{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1605194538161 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1605194538161 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 12 23:22:18 2020 " "Processing started: Thu Nov 12 23:22:18 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1605194538161 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1605194538161 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off exam_108_1 -c exam_108_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off exam_108_1 -c exam_108_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1605194538161 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1605194538528 ""}
{ "Warning" "WSGN_SEARCH_FILE" "exam_108_1.vhd 2 1 " "Using design file exam_108_1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 exam_108_1-beh " "Found design unit 1: exam_108_1-beh" {  } { { "exam_108_1.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605194539324 ""} { "Info" "ISGN_ENTITY_NAME" "1 exam_108_1 " "Found entity 1: exam_108_1" {  } { { "exam_108_1.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605194539324 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1605194539324 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "exam_108_1 " "Elaborating entity \"exam_108_1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1605194539334 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "bz exam_108_1.vhd(19) " "VHDL Signal Declaration warning at exam_108_1.vhd(19): used implicit default value for signal \"bz\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "exam_108_1.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1605194539334 "|exam_108_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_1KHz exam_108_1.vhd(156) " "Verilog HDL or VHDL warning at exam_108_1.vhd(156): object \"clk_1KHz\" assigned a value but never read" {  } { { "exam_108_1.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 156 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1605194539334 "|exam_108_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_1hz exam_108_1.vhd(156) " "Verilog HDL or VHDL warning at exam_108_1.vhd(156): object \"clk_1hz\" assigned a value but never read" {  } { { "exam_108_1.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 156 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1605194539334 "|exam_108_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SD178_debug exam_108_1.vhd(166) " "Verilog HDL or VHDL warning at exam_108_1.vhd(166): object \"SD178_debug\" assigned a value but never read" {  } { { "exam_108_1.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 166 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1605194539334 "|exam_108_1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "T_SBUF exam_108_1.vhd(169) " "VHDL Signal Declaration warning at exam_108_1.vhd(169): used implicit default value for signal \"T_SBUF\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "exam_108_1.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 169 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1605194539334 "|exam_108_1"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "Serial_max exam_108_1.vhd(195) " "VHDL Variable Declaration warning at exam_108_1.vhd(195): used initial value expression for variable \"Serial_max\" because variable was never assigned a value" {  } { { "exam_108_1.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 195 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Quartus II" 0 -1 1605194539334 "|exam_108_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nReset exam_108_1.vhd(221) " "VHDL Process Statement warning at exam_108_1.vhd(221): signal \"nReset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "exam_108_1.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 221 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1605194539334 "|exam_108_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg exam_108_1.vhd(246) " "Verilog HDL or VHDL warning at exam_108_1.vhd(246): object \"dbg\" assigned a value but never read" {  } { { "exam_108_1.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 246 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1605194539334 "|exam_108_1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED\[7..0\] exam_108_1.vhd(29) " "Output port \"LED\[7..0\]\" at exam_108_1.vhd(29) has no driver" {  } { { "exam_108_1.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1605194539334 "|exam_108_1"}
{ "Warning" "WSGN_SEARCH_FILE" "dht11.vhd 2 1 " "Using design file dht11.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DHT11-beh " "Found design unit 1: DHT11-beh" {  } { { "dht11.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/dht11.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605194539355 ""} { "Info" "ISGN_ENTITY_NAME" "1 DHT11 " "Found entity 1: DHT11" {  } { { "dht11.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/dht11.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605194539355 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1605194539355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DHT11 DHT11:u0 " "Elaborating entity \"DHT11\" for hierarchy \"DHT11:u0\"" {  } { { "exam_108_1.vhd" "u0" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194539357 ""}
{ "Warning" "WSGN_SEARCH_FILE" "dht11_basic.vhd 2 1 " "Using design file dht11_basic.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DHT11_BASIC-beh " "Found design unit 1: DHT11_BASIC-beh" {  } { { "dht11_basic.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/dht11_basic.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605194539374 ""} { "Info" "ISGN_ENTITY_NAME" "1 DHT11_BASIC " "Found entity 1: DHT11_BASIC" {  } { { "dht11_basic.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/dht11_basic.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605194539374 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1605194539374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DHT11_BASIC DHT11:u0\|DHT11_BASIC:u0 " "Elaborating entity \"DHT11_BASIC\" for hierarchy \"DHT11:u0\|DHT11_BASIC:u0\"" {  } { { "dht11.vhd" "u0" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/dht11.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194539374 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag dht11_basic.vhd(24) " "Verilog HDL or VHDL warning at dht11_basic.vhd(24): object \"flag\" assigned a value but never read" {  } { { "dht11_basic.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/dht11_basic.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1605194539374 "|exam_108_1|DHT11:u0|DHT11_BASIC:u0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key dht11_basic.vhd(50) " "VHDL Process Statement warning at dht11_basic.vhd(50): signal \"key\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dht11_basic.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/dht11_basic.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1605194539374 "|exam_108_1|DHT11:u0|DHT11_BASIC:u0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dat_out_temp1 dht11_basic.vhd(196) " "VHDL Process Statement warning at dht11_basic.vhd(196): signal \"dat_out_temp1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dht11_basic.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/dht11_basic.vhd" 196 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1605194539374 "|exam_108_1|DHT11:u0|DHT11_BASIC:u0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dat_out_temp2 dht11_basic.vhd(208) " "VHDL Process Statement warning at dht11_basic.vhd(208): signal \"dat_out_temp2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dht11_basic.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/dht11_basic.vhd" 208 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1605194539374 "|exam_108_1|DHT11:u0|DHT11_BASIC:u0"}
{ "Warning" "WSGN_SEARCH_FILE" "clock_generator.vhd 2 1 " "Using design file clock_generator.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_generator-beh " "Found design unit 1: clock_generator-beh" {  } { { "clock_generator.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/clock_generator.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605194539399 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_generator " "Found entity 1: clock_generator" {  } { { "clock_generator.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/clock_generator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605194539399 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1605194539399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_generator clock_generator:u1 " "Elaborating entity \"clock_generator\" for hierarchy \"clock_generator:u1\"" {  } { { "exam_108_1.vhd" "u1" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194539399 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lcdcontrol.vhd 2 1 " "Using design file lcdcontrol.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcdControl-behavioral " "Found design unit 1: lcdControl-behavioral" {  } { { "lcdcontrol.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/lcdcontrol.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605194539422 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcdControl " "Found entity 1: lcdControl" {  } { { "lcdcontrol.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/lcdcontrol.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605194539422 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1605194539422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcdControl lcdControl:u2 " "Elaborating entity \"lcdControl\" for hierarchy \"lcdControl:u2\"" {  } { { "exam_108_1.vhd" "u2" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194539430 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lx1 lcdcontrol.vhd(152) " "Verilog HDL or VHDL warning at lcdcontrol.vhd(152): object \"lx1\" assigned a value but never read" {  } { { "lcdcontrol.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/lcdcontrol.vhd" 152 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1605194539510 "|exam_108_1|lcdControl:u2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Serial_max lcdcontrol.vhd(157) " "VHDL Signal Declaration warning at lcdcontrol.vhd(157): used explicit default value for signal \"Serial_max\" because signal was never assigned a value" {  } { { "lcdcontrol.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/lcdcontrol.vhd" 157 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1605194539510 "|exam_108_1|lcdControl:u2"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "cnt_wire_max lcdcontrol.vhd(178) " "VHDL Variable Declaration warning at lcdcontrol.vhd(178): used initial value expression for variable \"cnt_wire_max\" because variable was never assigned a value" {  } { { "lcdcontrol.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/lcdcontrol.vhd" 178 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Quartus II" 0 -1 1605194539510 "|exam_108_1|lcdControl:u2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pos_y_max lcdcontrol.vhd(204) " "Verilog HDL or VHDL warning at lcdcontrol.vhd(204): object \"pos_y_max\" assigned a value but never read" {  } { { "lcdcontrol.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/lcdcontrol.vhd" 204 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1605194539510 "|exam_108_1|lcdControl:u2"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "selectchar lcdcontrol.vhd(213) " "VHDL Variable Declaration warning at lcdcontrol.vhd(213): used initial value expression for variable \"selectchar\" because variable was never assigned a value" {  } { { "lcdcontrol.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/lcdcontrol.vhd" 213 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Quartus II" 0 -1 1605194539510 "|exam_108_1|lcdControl:u2"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "lcdcontrol.vhd(630) " "Verilog HDL or VHDL warning at the lcdcontrol.vhd(630): index expression is not wide enough to address all of the elements in the array" {  } { { "lcdcontrol.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/lcdcontrol.vhd" 630 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1605194539510 "|exam_108_1|lcdControl:u2"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "lcdcontrol.vhd(632) " "Verilog HDL or VHDL warning at the lcdcontrol.vhd(632): index expression is not wide enough to address all of the elements in the array" {  } { { "lcdcontrol.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/lcdcontrol.vhd" 632 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1605194539510 "|exam_108_1|lcdControl:u2"}
{ "Warning" "WSGN_SEARCH_FILE" "lcd_drv.vhd 2 1 " "Using design file lcd_drv.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_DRV-beh " "Found design unit 1: LCD_DRV-beh" {  } { { "lcd_drv.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/lcd_drv.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605194539537 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_DRV " "Found entity 1: LCD_DRV" {  } { { "lcd_drv.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/lcd_drv.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605194539537 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1605194539537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_DRV LCD_DRV:u3 " "Elaborating entity \"LCD_DRV\" for hierarchy \"LCD_DRV:u3\"" {  } { { "exam_108_1.vhd" "u3" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194539537 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address_start lcd_drv.vhd(67) " "Verilog HDL or VHDL warning at lcd_drv.vhd(67): object \"address_start\" assigned a value but never read" {  } { { "lcd_drv.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/lcd_drv.vhd" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1605194539547 "|exam_108_1|LCD_DRV:u3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "disp_color lcd_drv.vhd(68) " "Verilog HDL or VHDL warning at lcd_drv.vhd(68): object \"disp_color\" assigned a value but never read" {  } { { "lcd_drv.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/lcd_drv.vhd" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1605194539547 "|exam_108_1|LCD_DRV:u3"}
{ "Warning" "WSGN_SEARCH_FILE" "up_mdu5.vhd 2 1 " "Using design file up_mdu5.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 up_mdu5-beh " "Found design unit 1: up_mdu5-beh" {  } { { "up_mdu5.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/up_mdu5.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605194539562 ""} { "Info" "ISGN_ENTITY_NAME" "1 up_mdu5 " "Found entity 1: up_mdu5" {  } { { "up_mdu5.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/up_mdu5.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605194539562 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1605194539562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_mdu5 LCD_DRV:u3\|up_mdu5:u0 " "Elaborating entity \"up_mdu5\" for hierarchy \"LCD_DRV:u3\|up_mdu5:u0\"" {  } { { "lcd_drv.vhd" "u0" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/lcd_drv.vhd" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194539564 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cmd_rom.v 1 1 " "Using design file cmd_rom.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cmd_rom " "Found entity 1: cmd_rom" {  } { { "cmd_rom.v" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/cmd_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605194539579 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1605194539579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmd_rom LCD_DRV:u3\|cmd_rom:u1 " "Elaborating entity \"cmd_rom\" for hierarchy \"LCD_DRV:u3\|cmd_rom:u1\"" {  } { { "lcd_drv.vhd" "u1" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/lcd_drv.vhd" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194539581 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "romA.data_a 0 cmd_rom.v(6) " "Net \"romA.data_a\" at cmd_rom.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "cmd_rom.v" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/cmd_rom.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1605194539582 "|exam_108_1|LCD_DRV:u3|cmd_rom:u1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "romA.waddr_a 0 cmd_rom.v(6) " "Net \"romA.waddr_a\" at cmd_rom.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "cmd_rom.v" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/cmd_rom.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1605194539582 "|exam_108_1|LCD_DRV:u3|cmd_rom:u1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "romA.we_a 0 cmd_rom.v(6) " "Net \"romA.we_a\" at cmd_rom.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "cmd_rom.v" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/cmd_rom.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1605194539582 "|exam_108_1|LCD_DRV:u3|cmd_rom:u1"}
{ "Warning" "WSGN_SEARCH_FILE" "raminfr.vhd 2 1 " "Using design file raminfr.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 raminfr-behavioral " "Found design unit 1: raminfr-behavioral" {  } { { "raminfr.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/raminfr.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605194539596 ""} { "Info" "ISGN_ENTITY_NAME" "1 raminfr " "Found entity 1: raminfr" {  } { { "raminfr.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/raminfr.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605194539596 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1605194539596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "raminfr LCD_DRV:u3\|raminfr:u2 " "Elaborating entity \"raminfr\" for hierarchy \"LCD_DRV:u3\|raminfr:u2\"" {  } { { "lcd_drv.vhd" "u2" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/lcd_drv.vhd" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194539598 ""}
{ "Warning" "WSGN_SEARCH_FILE" "keypad.vhd 2 1 " "Using design file keypad.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keypad-behavioral " "Found design unit 1: keypad-behavioral" {  } { { "keypad.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/keypad.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605194539613 ""} { "Info" "ISGN_ENTITY_NAME" "1 keypad " "Found entity 1: keypad" {  } { { "keypad.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/keypad.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605194539613 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1605194539613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad keypad:u4 " "Elaborating entity \"keypad\" for hierarchy \"keypad:u4\"" {  } { { "exam_108_1.vhd" "u4" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194539616 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sd178.vhd 2 1 " "Using design file sd178.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SD178-beh " "Found design unit 1: SD178-beh" {  } { { "sd178.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/sd178.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605194539633 ""} { "Info" "ISGN_ENTITY_NAME" "1 SD178 " "Found entity 1: SD178" {  } { { "sd178.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/sd178.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605194539633 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1605194539633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SD178 SD178:u5 " "Elaborating entity \"SD178\" for hierarchy \"SD178:u5\"" {  } { { "exam_108_1.vhd" "u5" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194539633 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sd178_ack_error sd178.vhd(64) " "Verilog HDL or VHDL warning at sd178.vhd(64): object \"sd178_ack_error\" assigned a value but never read" {  } { { "sd178.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/sd178.vhd" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1605194539633 "|exam_108_1|SD178:u5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sd178_data_rd sd178.vhd(66) " "Verilog HDL or VHDL warning at sd178.vhd(66): object \"sd178_data_rd\" assigned a value but never read" {  } { { "sd178.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/sd178.vhd" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1605194539633 "|exam_108_1|SD178:u5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "var_vol sd178.vhd(68) " "Verilog HDL or VHDL warning at sd178.vhd(68): object \"var_vol\" assigned a value but never read" {  } { { "sd178.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/sd178.vhd" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1605194539633 "|exam_108_1|SD178:u5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "var_vol_last sd178.vhd(68) " "Verilog HDL or VHDL warning at sd178.vhd(68): object \"var_vol_last\" assigned a value but never read" {  } { { "sd178.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/sd178.vhd" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1605194539633 "|exam_108_1|SD178:u5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d0 sd178.vhd(72) " "Verilog HDL or VHDL warning at sd178.vhd(72): object \"d0\" assigned a value but never read" {  } { { "sd178.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/sd178.vhd" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1605194539633 "|exam_108_1|SD178:u5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Serial_available sd178.vhd(82) " "Verilog HDL or VHDL warning at sd178.vhd(82): object \"Serial_available\" assigned a value but never read" {  } { { "sd178.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/sd178.vhd" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1605194539633 "|exam_108_1|SD178:u5"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "Serial_max sd178.vhd(99) " "VHDL Variable Declaration warning at sd178.vhd(99): used initial value expression for variable \"Serial_max\" because variable was never assigned a value" {  } { { "sd178.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/sd178.vhd" 99 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Quartus II" 0 -1 1605194539642 "|exam_108_1|SD178:u5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vol_loop sd178.vhd(117) " "Verilog HDL or VHDL warning at sd178.vhd(117): object \"vol_loop\" assigned a value but never read" {  } { { "sd178.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/sd178.vhd" 117 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1605194539643 "|exam_108_1|SD178:u5"}
{ "Warning" "WSGN_SEARCH_FILE" "i2c_master.vhd 2 1 " "Using design file i2c_master.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_master-logic " "Found design unit 1: i2c_master-logic" {  } { { "i2c_master.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/i2c_master.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605194539818 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_master " "Found entity 1: i2c_master" {  } { { "i2c_master.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/i2c_master.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605194539818 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1605194539818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master SD178:u5\|i2c_master:u0 " "Elaborating entity \"i2c_master\" for hierarchy \"SD178:u5\|i2c_master:u0\"" {  } { { "sd178.vhd" "u0" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/sd178.vhd" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194539818 ""}
{ "Warning" "WSGN_SEARCH_FILE" "tsl2561.vhd 2 1 " "Using design file tsl2561.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TSL2561-beh " "Found design unit 1: TSL2561-beh" {  } { { "tsl2561.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/tsl2561.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605194539837 ""} { "Info" "ISGN_ENTITY_NAME" "1 TSL2561 " "Found entity 1: TSL2561" {  } { { "tsl2561.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/tsl2561.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605194539837 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1605194539837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TSL2561 TSL2561:u6 " "Elaborating entity \"TSL2561\" for hierarchy \"TSL2561:u6\"" {  } { { "exam_108_1.vhd" "u6" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194539837 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ack_error tsl2561.vhd(45) " "Verilog HDL or VHDL warning at tsl2561.vhd(45): object \"ack_error\" assigned a value but never read" {  } { { "tsl2561.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/tsl2561.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1605194539837 "|exam_108_1|TSL2561:u6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master TSL2561:u6\|i2c_master:u0 " "Elaborating entity \"i2c_master\" for hierarchy \"TSL2561:u6\|i2c_master:u0\"" {  } { { "tsl2561.vhd" "u0" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/tsl2561.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194539837 ""}
{ "Warning" "WSGN_SEARCH_FILE" "uart.vhd 2 1 " "Using design file uart.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart-main " "Found design unit 1: uart-main" {  } { { "uart.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/uart.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605194539862 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "uart.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/uart.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605194539862 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1605194539862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:u7 " "Elaborating entity \"uart\" for hierarchy \"uart:u7\"" {  } { { "exam_108_1.vhd" "u7" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194539862 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "countE1 uart.vhd(51) " "VHDL Process Statement warning at uart.vhd(51): inferring latch(es) for signal or variable \"countE1\", which holds its previous value in one or more paths through the process" {  } { { "uart.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/uart.vhd" 51 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1605194539862 "|exam_108_1|uart:u7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "countE2 uart.vhd(73) " "VHDL Process Statement warning at uart.vhd(73): signal \"countE2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/uart.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1605194539862 "|exam_108_1|uart:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countE1 uart.vhd(51) " "Inferred latch for \"countE1\" at uart.vhd(51)" {  } { { "uart.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/uart.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605194539862 "|exam_108_1|uart:u7"}
{ "Warning" "WSGN_SEARCH_FILE" "seven_seg_display.vhd 2 1 " "Using design file seven_seg_display.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_seg_display-main " "Found design unit 1: seven_seg_display-main" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605194539882 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_display " "Found entity 1: seven_seg_display" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605194539882 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1605194539882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_display seven_seg_display:u8 " "Elaborating entity \"seven_seg_display\" for hierarchy \"seven_seg_display:u8\"" {  } { { "exam_108_1.vhd" "u8" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194539884 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cathed seven_seg_display.vhd(36) " "VHDL Process Statement warning at seven_seg_display.vhd(36): signal \"cathed\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1605194539886 "|exam_108_1|seven_seg_display:u8"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "number seven_seg_display.vhd(29) " "VHDL Process Statement warning at seven_seg_display.vhd(29): inferring latch(es) for signal or variable \"number\", which holds its previous value in one or more paths through the process" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1605194539887 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[15\]\[1\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[15\]\[1\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605194539887 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[15\]\[2\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[15\]\[2\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605194539887 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[15\]\[3\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[15\]\[3\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605194539887 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[15\]\[4\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[15\]\[4\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605194539887 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[15\]\[5\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[15\]\[5\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605194539887 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[15\]\[6\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[15\]\[6\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605194539887 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[15\]\[7\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[15\]\[7\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605194539887 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[14\]\[1\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[14\]\[1\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605194539887 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[14\]\[2\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[14\]\[2\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605194539887 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[14\]\[3\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[14\]\[3\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605194539887 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[14\]\[4\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[14\]\[4\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605194539887 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[14\]\[5\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[14\]\[5\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605194539887 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[14\]\[6\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[14\]\[6\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605194539887 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[14\]\[7\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[14\]\[7\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605194539887 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[13\]\[1\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[13\]\[1\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605194539887 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[13\]\[2\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[13\]\[2\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605194539887 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[13\]\[3\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[13\]\[3\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605194539888 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[13\]\[4\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[13\]\[4\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605194539888 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[13\]\[5\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[13\]\[5\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605194539888 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[13\]\[6\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[13\]\[6\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605194539888 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[13\]\[7\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[13\]\[7\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605194539888 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[12\]\[1\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[12\]\[1\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605194539888 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[12\]\[2\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[12\]\[2\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605194539888 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[12\]\[3\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[12\]\[3\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605194539888 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[12\]\[4\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[12\]\[4\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605194539888 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[12\]\[5\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[12\]\[5\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605194539888 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[12\]\[6\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[12\]\[6\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605194539888 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[12\]\[7\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[12\]\[7\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605194539888 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[11\]\[1\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[11\]\[1\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605194539888 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[11\]\[2\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[11\]\[2\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605194539888 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[11\]\[3\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[11\]\[3\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605194539888 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[11\]\[4\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[11\]\[4\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605194539888 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[11\]\[5\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[11\]\[5\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605194539888 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[11\]\[6\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[11\]\[6\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605194539888 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[11\]\[7\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[11\]\[7\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605194539889 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[10\]\[1\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[10\]\[1\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605194539889 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[10\]\[2\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[10\]\[2\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605194539889 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[10\]\[3\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[10\]\[3\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605194539889 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[10\]\[4\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[10\]\[4\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605194539889 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[10\]\[5\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[10\]\[5\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605194539889 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[10\]\[6\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[10\]\[6\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605194539889 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[10\]\[7\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[10\]\[7\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605194539889 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[9\]\[1\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[9\]\[1\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605194539889 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[9\]\[2\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[9\]\[2\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605194539889 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[9\]\[3\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[9\]\[3\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605194539889 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[9\]\[4\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[9\]\[4\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605194539889 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[9\]\[5\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[9\]\[5\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605194539889 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[9\]\[6\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[9\]\[6\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605194539889 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[9\]\[7\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[9\]\[7\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605194539889 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[8\]\[1\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[8\]\[1\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605194539889 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[8\]\[2\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[8\]\[2\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605194539889 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[8\]\[3\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[8\]\[3\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605194539889 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[8\]\[4\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[8\]\[4\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605194539890 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[8\]\[5\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[8\]\[5\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605194539890 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[8\]\[6\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[8\]\[6\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605194539890 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[8\]\[7\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[8\]\[7\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605194539890 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[7\]\[1\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[7\]\[1\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605194539890 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[7\]\[2\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[7\]\[2\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605194539890 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[7\]\[3\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[7\]\[3\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605194539890 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[7\]\[4\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[7\]\[4\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605194539890 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[7\]\[5\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[7\]\[5\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605194539890 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[7\]\[6\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[7\]\[6\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605194539890 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[7\]\[7\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[7\]\[7\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605194539890 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[6\]\[1\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[6\]\[1\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605194539890 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[6\]\[2\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[6\]\[2\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605194539890 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[6\]\[3\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[6\]\[3\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605194539890 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[6\]\[4\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[6\]\[4\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605194539890 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[6\]\[5\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[6\]\[5\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605194539890 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[6\]\[6\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[6\]\[6\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605194539890 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[6\]\[7\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[6\]\[7\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605194539890 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[5\]\[1\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[5\]\[1\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605194539891 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[5\]\[2\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[5\]\[2\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605194539891 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[5\]\[3\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[5\]\[3\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605194539891 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[5\]\[4\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[5\]\[4\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605194539891 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[5\]\[5\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[5\]\[5\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605194539891 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[5\]\[6\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[5\]\[6\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605194539891 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[5\]\[7\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[5\]\[7\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605194539891 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[4\]\[1\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[4\]\[1\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605194539891 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[4\]\[2\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[4\]\[2\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605194539891 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[4\]\[3\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[4\]\[3\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605194539891 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[4\]\[4\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[4\]\[4\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605194539891 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[4\]\[5\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[4\]\[5\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605194539891 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[4\]\[6\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[4\]\[6\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605194539891 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[4\]\[7\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[4\]\[7\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605194539891 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[3\]\[1\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[3\]\[1\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605194539891 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[3\]\[2\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[3\]\[2\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605194539891 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[3\]\[3\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[3\]\[3\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605194539891 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[3\]\[4\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[3\]\[4\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605194539891 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[3\]\[5\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[3\]\[5\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605194539892 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[3\]\[6\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[3\]\[6\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605194539892 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[3\]\[7\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[3\]\[7\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605194539892 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[2\]\[1\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[2\]\[1\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605194539892 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[2\]\[2\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[2\]\[2\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605194539892 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[2\]\[3\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[2\]\[3\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605194539892 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[2\]\[4\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[2\]\[4\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605194539892 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[2\]\[5\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[2\]\[5\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605194539892 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[2\]\[6\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[2\]\[6\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605194539892 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[2\]\[7\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[2\]\[7\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605194539892 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[1\]\[1\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[1\]\[1\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605194539892 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[1\]\[2\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[1\]\[2\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605194539892 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[1\]\[3\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[1\]\[3\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605194539892 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[1\]\[4\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[1\]\[4\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605194539892 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[1\]\[5\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[1\]\[5\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605194539892 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[1\]\[6\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[1\]\[6\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605194539892 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[1\]\[7\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[1\]\[7\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605194539892 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[0\]\[1\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[0\]\[1\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605194539892 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[0\]\[2\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[0\]\[2\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605194539892 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[0\]\[3\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[0\]\[3\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605194539892 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[0\]\[4\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[0\]\[4\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605194539892 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[0\]\[5\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[0\]\[5\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605194539892 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[0\]\[6\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[0\]\[6\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605194539892 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[0\]\[7\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[0\]\[7\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605194539892 "|exam_108_1|seven_seg_display:u8"}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "Serial_available_rtl_0 " "Inferred dual-clock RAM node \"Serial_available_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1605194545383 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "matrix_data " "RAM logic \"matrix_data\" is uninferred due to inappropriate RAM size" {  } { { "exam_108_1.vhd" "matrix_data" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 174 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1605194545395 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1605194545395 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "128 85 C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/db/exam_108_1.ram0_cmd_rom_565410ab.hdl.mif " "Memory depth (128) in the design file differs from memory depth (85) in the Memory Initialization File \"C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/db/exam_108_1.ram0_cmd_rom_565410ab.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1605194545399 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Serial_available_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Serial_available_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1605194556381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1605194556381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1605194556381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 11 " "Parameter NUMWORDS_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1605194556381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1605194556381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1605194556381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 11 " "Parameter NUMWORDS_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1605194556381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1605194556381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1605194556381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1605194556381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1605194556381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1605194556381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1605194556381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1605194556381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/exam_108_1.ram0_exam_108_1_3dc7ad4.hdl.mif " "Parameter INIT_FILE set to db/exam_108_1.ram0_exam_108_1_3dc7ad4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1605194556381 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1605194556381 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "LCD_DRV:u3\|raminfr:u2\|RAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"LCD_DRV:u3\|raminfr:u2\|RAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1605194556381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 6 " "Parameter WIDTH_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1605194556381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 15 " "Parameter WIDTHAD_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1605194556381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32768 " "Parameter NUMWORDS_A set to 32768" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1605194556381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1605194556381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1605194556381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1605194556381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1605194556381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1605194556381 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1605194556381 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1605194556381 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "25 " "Inferred 25 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "uart:u7\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"uart:u7\|Mult1\"" {  } { { "uart.vhd" "Mult1" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/uart.vhd" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1605194556381 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "uart:u7\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"uart:u7\|Mult0\"" {  } { { "uart.vhd" "Mult0" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/uart.vhd" 39 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1605194556381 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lcdControl:u2\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lcdControl:u2\|Div0\"" {  } { { "lcdcontrol.vhd" "Div0" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/lcdcontrol.vhd" 535 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1605194556381 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lcdControl:u2\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lcdControl:u2\|Div1\"" {  } { { "lcdcontrol.vhd" "Div1" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/lcdcontrol.vhd" 535 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1605194556381 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DHT11:u0\|DHT11_BASIC:u0\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DHT11:u0\|DHT11_BASIC:u0\|Mod1\"" {  } { { "dht11_basic.vhd" "Mod1" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/dht11_basic.vhd" 177 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1605194556381 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DHT11:u0\|DHT11_BASIC:u0\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DHT11:u0\|DHT11_BASIC:u0\|Div1\"" {  } { { "dht11_basic.vhd" "Div1" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/dht11_basic.vhd" 177 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1605194556381 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lcdControl:u2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lcdControl:u2\|Mult0\"" {  } { { "lcdcontrol.vhd" "Mult0" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/lcdcontrol.vhd" 310 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1605194556381 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DHT11:u0\|DHT11_BASIC:u0\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DHT11:u0\|DHT11_BASIC:u0\|Div0\"" {  } { { "dht11_basic.vhd" "Div0" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/dht11_basic.vhd" 176 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1605194556381 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DHT11:u0\|DHT11_BASIC:u0\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DHT11:u0\|DHT11_BASIC:u0\|Mod0\"" {  } { { "dht11_basic.vhd" "Mod0" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/dht11_basic.vhd" 176 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1605194556381 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lcdControl:u2\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lcdControl:u2\|Div2\"" {  } { { "lcdcontrol.vhd" "Div2" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/lcdcontrol.vhd" 617 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1605194556381 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lcdControl:u2\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lcdControl:u2\|Mult1\"" {  } { { "lcdcontrol.vhd" "Mult1" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/lcdcontrol.vhd" 439 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1605194556381 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lcdControl:u2\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lcdControl:u2\|Div3\"" {  } { { "lcdcontrol.vhd" "Div3" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/lcdcontrol.vhd" 710 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1605194556381 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lcdControl:u2\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lcdControl:u2\|Div4\"" {  } { { "lcdcontrol.vhd" "Div4" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/lcdcontrol.vhd" 712 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1605194556381 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "TSL2561:u6\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"TSL2561:u6\|Div2\"" {  } { { "tsl2561.vhd" "Div2" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/tsl2561.vhd" 158 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1605194556381 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "TSL2561:u6\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"TSL2561:u6\|Mod3\"" {  } { { "tsl2561.vhd" "Mod3" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/tsl2561.vhd" 158 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1605194556381 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "TSL2561:u6\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"TSL2561:u6\|Mod5\"" {  } { { "tsl2561.vhd" "Mod5" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/tsl2561.vhd" 160 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1605194556381 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "TSL2561:u6\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"TSL2561:u6\|Div1\"" {  } { { "tsl2561.vhd" "Div1" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/tsl2561.vhd" 157 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1605194556381 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "TSL2561:u6\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"TSL2561:u6\|Mod2\"" {  } { { "tsl2561.vhd" "Mod2" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/tsl2561.vhd" 157 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1605194556381 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "TSL2561:u6\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"TSL2561:u6\|Div3\"" {  } { { "tsl2561.vhd" "Div3" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/tsl2561.vhd" 159 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1605194556381 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "TSL2561:u6\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"TSL2561:u6\|Mod4\"" {  } { { "tsl2561.vhd" "Mod4" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/tsl2561.vhd" 159 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1605194556381 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "TSL2561:u6\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"TSL2561:u6\|Div0\"" {  } { { "tsl2561.vhd" "Div0" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/tsl2561.vhd" 156 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1605194556381 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "TSL2561:u6\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"TSL2561:u6\|Mod1\"" {  } { { "tsl2561.vhd" "Mod1" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/tsl2561.vhd" 156 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1605194556381 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "TSL2561:u6\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"TSL2561:u6\|Mod0\"" {  } { { "tsl2561.vhd" "Mod0" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/tsl2561.vhd" 155 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1605194556381 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lcdControl:u2\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lcdControl:u2\|Mult2\"" {  } { { "lcdcontrol.vhd" "Mult2" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/lcdcontrol.vhd" 617 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1605194556381 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lcdControl:u2\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lcdControl:u2\|Mult3\"" {  } { { "lcdcontrol.vhd" "Mult3" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/lcdcontrol.vhd" 617 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1605194556381 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1605194556381 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:Serial_available_rtl_0 " "Elaborated megafunction instantiation \"altsyncram:Serial_available_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1605194556434 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:Serial_available_rtl_0 " "Instantiated megafunction \"altsyncram:Serial_available_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194556434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194556434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194556434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 11 " "Parameter \"NUMWORDS_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194556434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194556434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194556434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 11 " "Parameter \"NUMWORDS_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194556434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194556434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194556434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194556434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194556434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194556434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194556434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194556434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/exam_108_1.ram0_exam_108_1_3dc7ad4.hdl.mif " "Parameter \"INIT_FILE\" = \"db/exam_108_1.ram0_exam_108_1_3dc7ad4.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194556434 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1605194556434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ejh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ejh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ejh1 " "Found entity 1: altsyncram_ejh1" {  } { { "db/altsyncram_ejh1.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/db/altsyncram_ejh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605194556508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605194556508 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LCD_DRV:u3\|raminfr:u2\|altsyncram:RAM_rtl_0 " "Elaborated megafunction instantiation \"LCD_DRV:u3\|raminfr:u2\|altsyncram:RAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1605194556518 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LCD_DRV:u3\|raminfr:u2\|altsyncram:RAM_rtl_0 " "Instantiated megafunction \"LCD_DRV:u3\|raminfr:u2\|altsyncram:RAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194556518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 6 " "Parameter \"WIDTH_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194556518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194556518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32768 " "Parameter \"NUMWORDS_A\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194556518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194556518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194556518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194556518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194556518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194556518 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1605194556518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fh41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fh41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fh41 " "Found entity 1: altsyncram_fh41" {  } { { "db/altsyncram_fh41.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/db/altsyncram_fh41.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605194556585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605194556585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dra.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dra.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dra " "Found entity 1: decode_dra" {  } { { "db/decode_dra.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/db/decode_dra.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605194556653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605194556653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_67a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_67a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_67a " "Found entity 1: decode_67a" {  } { { "db/decode_67a.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/db/decode_67a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605194556717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605194556717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rlb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_rlb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rlb " "Found entity 1: mux_rlb" {  } { { "db/mux_rlb.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/db/mux_rlb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605194556779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605194556779 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart:u7\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"uart:u7\|lpm_mult:Mult1\"" {  } { { "uart.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/uart.vhd" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1605194556811 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart:u7\|lpm_mult:Mult1 " "Instantiated megafunction \"uart:u7\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 26 " "Parameter \"LPM_WIDTHA\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194556811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 14 " "Parameter \"LPM_WIDTHB\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194556811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 40 " "Parameter \"LPM_WIDTHP\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194556811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 40 " "Parameter \"LPM_WIDTHR\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194556811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194556811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194556811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194556811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194556811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194556811 ""}  } { { "uart.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/uart.vhd" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1605194556811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_fft.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_fft.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_fft " "Found entity 1: mult_fft" {  } { { "db/mult_fft.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/db/mult_fft.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605194556884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605194556884 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lcdControl:u2\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"lcdControl:u2\|lpm_divide:Div0\"" {  } { { "lcdcontrol.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/lcdcontrol.vhd" 535 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1605194556926 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lcdControl:u2\|lpm_divide:Div0 " "Instantiated megafunction \"lcdControl:u2\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194556926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194556926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194556926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194556926 ""}  } { { "lcdcontrol.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/lcdcontrol.vhd" 535 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1605194556926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_agm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_agm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_agm " "Found entity 1: lpm_divide_agm" {  } { { "db/lpm_divide_agm.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/db/lpm_divide_agm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605194556993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605194556993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605194557014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605194557014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_13f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_13f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_13f " "Found entity 1: alt_u_div_13f" {  } { { "db/alt_u_div_13f.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/db/alt_u_div_13f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605194557038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605194557038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/db/add_sub_unc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605194557105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605194557105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605194557175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605194557175 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lcdControl:u2\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"lcdControl:u2\|lpm_divide:Div1\"" {  } { { "lcdcontrol.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/lcdcontrol.vhd" 535 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1605194557185 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lcdControl:u2\|lpm_divide:Div1 " "Instantiated megafunction \"lcdControl:u2\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194557185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194557185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194557185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194557185 ""}  } { { "lcdcontrol.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/lcdcontrol.vhd" 535 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1605194557185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_bgm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_bgm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_bgm " "Found entity 1: lpm_divide_bgm" {  } { { "db/lpm_divide_bgm.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/db/lpm_divide_bgm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605194557253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605194557253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ckh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ckh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ckh " "Found entity 1: sign_div_unsign_ckh" {  } { { "db/sign_div_unsign_ckh.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/db/sign_div_unsign_ckh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605194557272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605194557272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_33f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_33f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_33f " "Found entity 1: alt_u_div_33f" {  } { { "db/alt_u_div_33f.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/db/alt_u_div_33f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605194557290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605194557290 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DHT11:u0\|DHT11_BASIC:u0\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"DHT11:u0\|DHT11_BASIC:u0\|lpm_divide:Mod1\"" {  } { { "dht11_basic.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/dht11_basic.vhd" 177 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1605194557300 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DHT11:u0\|DHT11_BASIC:u0\|lpm_divide:Mod1 " "Instantiated megafunction \"DHT11:u0\|DHT11_BASIC:u0\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194557300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194557300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194557300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194557300 ""}  } { { "dht11_basic.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/dht11_basic.vhd" 177 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1605194557300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_f8m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_f8m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_f8m " "Found entity 1: lpm_divide_f8m" {  } { { "db/lpm_divide_f8m.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/db/lpm_divide_f8m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605194557378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605194557378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dkh " "Found entity 1: sign_div_unsign_dkh" {  } { { "db/sign_div_unsign_dkh.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/db/sign_div_unsign_dkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605194557395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605194557395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_53f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_53f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_53f " "Found entity 1: alt_u_div_53f" {  } { { "db/alt_u_div_53f.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/db/alt_u_div_53f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605194557413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605194557413 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DHT11:u0\|DHT11_BASIC:u0\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"DHT11:u0\|DHT11_BASIC:u0\|lpm_divide:Div1\"" {  } { { "dht11_basic.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/dht11_basic.vhd" 177 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1605194557433 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DHT11:u0\|DHT11_BASIC:u0\|lpm_divide:Div1 " "Instantiated megafunction \"DHT11:u0\|DHT11_BASIC:u0\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194557433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194557433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194557433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194557433 ""}  } { { "dht11_basic.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/dht11_basic.vhd" 177 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1605194557433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_9gm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_9gm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_9gm " "Found entity 1: lpm_divide_9gm" {  } { { "db/lpm_divide_9gm.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/db/lpm_divide_9gm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605194557501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605194557501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605194557519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605194557519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_v2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_v2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_v2f " "Found entity 1: alt_u_div_v2f" {  } { { "db/alt_u_div_v2f.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/db/alt_u_div_v2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605194557540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605194557540 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lcdControl:u2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lcdControl:u2\|lpm_mult:Mult0\"" {  } { { "lcdcontrol.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/lcdcontrol.vhd" 310 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1605194557557 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lcdControl:u2\|lpm_mult:Mult0 " "Instantiated megafunction \"lcdControl:u2\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194557558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194557558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 23 " "Parameter \"LPM_WIDTHP\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194557558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 23 " "Parameter \"LPM_WIDTHR\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194557558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194557558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194557558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194557558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194557558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194557558 ""}  } { { "lcdcontrol.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/lcdcontrol.vhd" 310 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1605194557558 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lcdControl:u2\|lpm_mult:Mult0\|multcore:mult_core lcdControl:u2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lcdControl:u2\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"lcdControl:u2\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/quartus_13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "lcdcontrol.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/lcdcontrol.vhd" 310 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194557594 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lcdControl:u2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder lcdControl:u2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lcdControl:u2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lcdControl:u2\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "d:/quartus_13.0/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "lcdcontrol.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/lcdcontrol.vhd" 310 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194557614 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lcdControl:u2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] lcdControl:u2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lcdControl:u2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lcdControl:u2\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/quartus_13.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "lcdcontrol.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/lcdcontrol.vhd" 310 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194557646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bfh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bfh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bfh " "Found entity 1: add_sub_bfh" {  } { { "db/add_sub_bfh.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/db/add_sub_bfh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605194557720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605194557720 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lcdControl:u2\|lpm_mult:Mult0\|altshift:external_latency_ffs lcdControl:u2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lcdControl:u2\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lcdControl:u2\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/quartus_13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "lcdcontrol.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/lcdcontrol.vhd" 310 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194557740 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lcdControl:u2\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"lcdControl:u2\|lpm_divide:Div2\"" {  } { { "lcdcontrol.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/lcdcontrol.vhd" 617 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1605194557780 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lcdControl:u2\|lpm_divide:Div2 " "Instantiated megafunction \"lcdControl:u2\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194557780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194557780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194557780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194557780 ""}  } { { "lcdcontrol.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/lcdcontrol.vhd" 617 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1605194557780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_shm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_shm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_shm " "Found entity 1: lpm_divide_shm" {  } { { "db/lpm_divide_shm.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/db/lpm_divide_shm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605194557843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605194557843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_tlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_tlh " "Found entity 1: sign_div_unsign_tlh" {  } { { "db/sign_div_unsign_tlh.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/db/sign_div_unsign_tlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605194557861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605194557861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_56f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_56f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_56f " "Found entity 1: alt_u_div_56f" {  } { { "db/alt_u_div_56f.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/db/alt_u_div_56f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605194557890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605194557890 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lcdControl:u2\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lcdControl:u2\|lpm_mult:Mult1\"" {  } { { "lcdcontrol.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/lcdcontrol.vhd" 439 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1605194557915 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lcdControl:u2\|lpm_mult:Mult1 " "Instantiated megafunction \"lcdControl:u2\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194557915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194557915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 11 " "Parameter \"LPM_WIDTHP\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194557915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 11 " "Parameter \"LPM_WIDTHR\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194557915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194557915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194557915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194557915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194557915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194557915 ""}  } { { "lcdcontrol.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/lcdcontrol.vhd" 439 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1605194557915 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lcdControl:u2\|lpm_mult:Mult1\|multcore:mult_core lcdControl:u2\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lcdControl:u2\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"lcdControl:u2\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "d:/quartus_13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "lcdcontrol.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/lcdcontrol.vhd" 439 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194557915 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lcdControl:u2\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder lcdControl:u2\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lcdControl:u2\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lcdControl:u2\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "d:/quartus_13.0/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "lcdcontrol.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/lcdcontrol.vhd" 439 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194557915 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lcdControl:u2\|lpm_mult:Mult1\|altshift:external_latency_ffs lcdControl:u2\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lcdControl:u2\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lcdControl:u2\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "d:/quartus_13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "lcdcontrol.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/lcdcontrol.vhd" 439 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194557925 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lcdControl:u2\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"lcdControl:u2\|lpm_divide:Div3\"" {  } { { "lcdcontrol.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/lcdcontrol.vhd" 710 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1605194557925 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lcdControl:u2\|lpm_divide:Div3 " "Instantiated megafunction \"lcdControl:u2\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194557925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194557925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194557925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194557925 ""}  } { { "lcdcontrol.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/lcdcontrol.vhd" 710 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1605194557925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_egm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_egm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_egm " "Found entity 1: lpm_divide_egm" {  } { { "db/lpm_divide_egm.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/db/lpm_divide_egm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605194557997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605194557997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/db/sign_div_unsign_fkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605194558014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605194558014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_93f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_93f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_93f " "Found entity 1: alt_u_div_93f" {  } { { "db/alt_u_div_93f.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/db/alt_u_div_93f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605194558032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605194558032 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TSL2561:u6\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"TSL2561:u6\|lpm_divide:Div2\"" {  } { { "tsl2561.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/tsl2561.vhd" 158 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1605194558062 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TSL2561:u6\|lpm_divide:Div2 " "Instantiated megafunction \"TSL2561:u6\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194558062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194558062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194558062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194558062 ""}  } { { "tsl2561.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/tsl2561.vhd" 158 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1605194558062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_qhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_qhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_qhm " "Found entity 1: lpm_divide_qhm" {  } { { "db/lpm_divide_qhm.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/db/lpm_divide_qhm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605194558132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605194558132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/db/sign_div_unsign_rlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605194558152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605194558152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_16f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_16f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_16f " "Found entity 1: alt_u_div_16f" {  } { { "db/alt_u_div_16f.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/db/alt_u_div_16f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605194558169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605194558169 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TSL2561:u6\|lpm_divide:Mod3 " "Elaborated megafunction instantiation \"TSL2561:u6\|lpm_divide:Mod3\"" {  } { { "tsl2561.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/tsl2561.vhd" 158 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1605194558189 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TSL2561:u6\|lpm_divide:Mod3 " "Instantiated megafunction \"TSL2561:u6\|lpm_divide:Mod3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194558189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194558189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194558189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194558189 ""}  } { { "tsl2561.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/tsl2561.vhd" 158 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1605194558189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_bbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_bbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_bbm " "Found entity 1: lpm_divide_bbm" {  } { { "db/lpm_divide_bbm.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/db/lpm_divide_bbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605194558257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605194558257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605194558274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605194558274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_t8f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_t8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_t8f " "Found entity 1: alt_u_div_t8f" {  } { { "db/alt_u_div_t8f.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/db/alt_u_div_t8f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605194558301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605194558301 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TSL2561:u6\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"TSL2561:u6\|lpm_divide:Div1\"" {  } { { "tsl2561.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/tsl2561.vhd" 157 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1605194558331 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TSL2561:u6\|lpm_divide:Div1 " "Instantiated megafunction \"TSL2561:u6\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194558331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194558331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194558331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194558331 ""}  } { { "tsl2561.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/tsl2561.vhd" 157 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1605194558331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4jm " "Found entity 1: lpm_divide_4jm" {  } { { "db/lpm_divide_4jm.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/db/lpm_divide_4jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605194558398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605194558398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Found entity 1: sign_div_unsign_5nh" {  } { { "db/sign_div_unsign_5nh.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/db/sign_div_unsign_5nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605194558415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605194558415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_l8f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_l8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_l8f " "Found entity 1: alt_u_div_l8f" {  } { { "db/alt_u_div_l8f.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/db/alt_u_div_l8f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605194558448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605194558448 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TSL2561:u6\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"TSL2561:u6\|lpm_divide:Div3\"" {  } { { "tsl2561.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/tsl2561.vhd" 159 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1605194558488 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TSL2561:u6\|lpm_divide:Div3 " "Instantiated megafunction \"TSL2561:u6\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194558488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194558488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194558488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194558488 ""}  } { { "tsl2561.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/tsl2561.vhd" 159 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1605194558488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_nhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_nhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_nhm " "Found entity 1: lpm_divide_nhm" {  } { { "db/lpm_divide_nhm.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/db/lpm_divide_nhm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605194558557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605194558557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605194558578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605194558578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_r5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_r5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_r5f " "Found entity 1: alt_u_div_r5f" {  } { { "db/alt_u_div_r5f.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/db/alt_u_div_r5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605194558606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605194558606 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TSL2561:u6\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"TSL2561:u6\|lpm_divide:Div0\"" {  } { { "tsl2561.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/tsl2561.vhd" 156 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1605194558638 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TSL2561:u6\|lpm_divide:Div0 " "Instantiated megafunction \"TSL2561:u6\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194558638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194558638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194558638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194558638 ""}  } { { "tsl2561.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/tsl2561.vhd" 156 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1605194558638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_8jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_8jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_8jm " "Found entity 1: lpm_divide_8jm" {  } { { "db/lpm_divide_8jm.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/db/lpm_divide_8jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605194558710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605194558710 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TSL2561:u6\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"TSL2561:u6\|lpm_divide:Mod0\"" {  } { { "tsl2561.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/tsl2561.vhd" 155 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1605194558740 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TSL2561:u6\|lpm_divide:Mod0 " "Instantiated megafunction \"TSL2561:u6\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 15 " "Parameter \"LPM_WIDTHN\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194558740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 15 " "Parameter \"LPM_WIDTHD\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194558740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194558740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194558740 ""}  } { { "tsl2561.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/tsl2561.vhd" 155 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1605194558740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_dbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_dbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_dbm " "Found entity 1: lpm_divide_dbm" {  } { { "db/lpm_divide_dbm.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/db/lpm_divide_dbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605194558811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605194558811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bnh " "Found entity 1: sign_div_unsign_bnh" {  } { { "db/sign_div_unsign_bnh.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/db/sign_div_unsign_bnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605194558829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605194558829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_19f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_19f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_19f " "Found entity 1: alt_u_div_19f" {  } { { "db/alt_u_div_19f.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/db/alt_u_div_19f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605194558858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605194558858 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lcdControl:u2\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"lcdControl:u2\|lpm_mult:Mult2\"" {  } { { "lcdcontrol.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/lcdcontrol.vhd" 617 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1605194558890 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lcdControl:u2\|lpm_mult:Mult2 " "Instantiated megafunction \"lcdControl:u2\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194558890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194558890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194558890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194558890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194558890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194558890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194558890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194558890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194558890 ""}  } { { "lcdcontrol.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/lcdcontrol.vhd" 617 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1605194558890 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lcdControl:u2\|lpm_mult:Mult2\|multcore:mult_core lcdControl:u2\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"lcdControl:u2\|lpm_mult:Mult2\|multcore:mult_core\", which is child of megafunction instantiation \"lcdControl:u2\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "d:/quartus_13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "lcdcontrol.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/lcdcontrol.vhd" 617 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194558895 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lcdControl:u2\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder lcdControl:u2\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"lcdControl:u2\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lcdControl:u2\|lpm_mult:Mult2\"" {  } { { "multcore.tdf" "" { Text "d:/quartus_13.0/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "lcdcontrol.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/lcdcontrol.vhd" 617 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194558898 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lcdControl:u2\|lpm_mult:Mult2\|altshift:external_latency_ffs lcdControl:u2\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"lcdControl:u2\|lpm_mult:Mult2\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lcdControl:u2\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "d:/quartus_13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "lcdcontrol.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/lcdcontrol.vhd" 617 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605194558898 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1605194560502 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "84 " "Ignored 84 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1605194560601 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1605194560601 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SD178_scl " "Inserted always-enabled tri-state buffer between \"SD178_scl\" and its non-tri-state driver." {  } { { "exam_108_1.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 11 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1605194560681 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "TSL2561_scl " "Inserted always-enabled tri-state buffer between \"TSL2561_scl\" and its non-tri-state driver." {  } { { "exam_108_1.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 14 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1605194560681 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1605194560681 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirs are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SD178_scl " "Fan-out of permanently enabled tri-state buffer feeding bidir \"SD178_scl\" is moved to its source" {  } { { "exam_108_1.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 11 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1605194560802 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "TSL2561_scl " "Fan-out of permanently enabled tri-state buffer feeding bidir \"TSL2561_scl\" is moved to its source" {  } { { "exam_108_1.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 14 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1605194560802 ""}  } {  } 0 13060 "One or more bidirs are fed by always enabled tri-state buffers" 0 0 "Quartus II" 0 -1 1605194560802 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 33 -1 0 } } { "exam_108_1.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 221 -1 0 } } { "lcd_drv.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/lcd_drv.vhd" 12 -1 0 } } { "i2c_master.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/i2c_master.vhd" 50 -1 0 } } { "i2c_master.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/i2c_master.vhd" 65 -1 0 } } { "dht11_basic.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/dht11_basic.vhd" 26 -1 0 } } { "dht11_basic.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/dht11_basic.vhd" 27 -1 0 } } { "keypad.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/keypad.vhd" 30 -1 0 } } { "lcd_drv.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/lcd_drv.vhd" 13 -1 0 } } { "lcdcontrol.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/lcdcontrol.vhd" 215 -1 0 } } { "i2c_master.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/i2c_master.vhd" 113 -1 0 } } { "dht11_basic.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/dht11_basic.vhd" 29 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1605194560912 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1605194560912 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "SD178_scl~synth " "Node \"SD178_scl~synth\"" {  } { { "exam_108_1.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1605194566544 ""} { "Warning" "WMLS_MLS_NODE_NAME" "TSL2561_scl~synth " "Node \"TSL2561_scl~synth\"" {  } { { "exam_108_1.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 14 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1605194566544 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1605194566544 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "bz GND " "Pin \"bz\" is stuck at GND" {  } { { "exam_108_1.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1605194566544 "|exam_108_1|bz"} { "Warning" "WMLS_MLS_STUCK_PIN" "R\[0\] GND " "Pin \"R\[0\]\" is stuck at GND" {  } { { "exam_108_1.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 221 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1605194566544 "|exam_108_1|R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R\[1\] GND " "Pin \"R\[1\]\" is stuck at GND" {  } { { "exam_108_1.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 221 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1605194566544 "|exam_108_1|R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R\[7\] GND " "Pin \"R\[7\]\" is stuck at GND" {  } { { "exam_108_1.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 221 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1605194566544 "|exam_108_1|R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[0\] VCC " "Pin \"G\[0\]\" is stuck at VCC" {  } { { "exam_108_1.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 221 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1605194566544 "|exam_108_1|G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[1\] VCC " "Pin \"G\[1\]\" is stuck at VCC" {  } { { "exam_108_1.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 221 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1605194566544 "|exam_108_1|G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[7\] VCC " "Pin \"G\[7\]\" is stuck at VCC" {  } { { "exam_108_1.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 221 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1605194566544 "|exam_108_1|G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "exam_108_1.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1605194566544 "|exam_108_1|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "exam_108_1.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1605194566544 "|exam_108_1|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "exam_108_1.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1605194566544 "|exam_108_1|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "exam_108_1.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1605194566544 "|exam_108_1|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "exam_108_1.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1605194566544 "|exam_108_1|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "exam_108_1.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1605194566544 "|exam_108_1|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "exam_108_1.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1605194566544 "|exam_108_1|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "exam_108_1.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1605194566544 "|exam_108_1|LED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BL VCC " "Pin \"BL\" is stuck at VCC" {  } { { "exam_108_1.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1605194566544 "|exam_108_1|BL"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1605194566544 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "lcdControl:u2\|fsm\[6\] High " "Register lcdControl:u2\|fsm\[6\] will power up to High" {  } { { "lcdcontrol.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/lcdcontrol.vhd" 215 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1605194566644 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "lcdControl:u2\|fsm\[5\] High " "Register lcdControl:u2\|fsm\[5\] will power up to High" {  } { { "lcdcontrol.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/lcdcontrol.vhd" 215 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1605194566644 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "lcdControl:u2\|fsm\[2\] High " "Register lcdControl:u2\|fsm\[2\] will power up to High" {  } { { "lcdcontrol.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/lcdcontrol.vhd" 215 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1605194566644 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1605194566644 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1605194567046 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "94 " "94 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1605194575420 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "TSL2561:u6\|lpm_divide:Mod2\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|op_3~18 " "Logic cell \"TSL2561:u6\|lpm_divide:Mod2\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|op_3~18\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1605194575461 ""} { "Info" "ISCL_SCL_CELL_NAME" "TSL2561:u6\|lpm_divide:Mod2\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|op_4~20 " "Logic cell \"TSL2561:u6\|lpm_divide:Mod2\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|op_4~20\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1605194575461 ""} { "Info" "ISCL_SCL_CELL_NAME" "TSL2561:u6\|lpm_divide:Mod3\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|op_12~18 " "Logic cell \"TSL2561:u6\|lpm_divide:Mod3\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|op_12~18\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1605194575461 ""} { "Info" "ISCL_SCL_CELL_NAME" "TSL2561:u6\|lpm_divide:Mod3\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_10_result_int\[0\]~22 " "Logic cell \"TSL2561:u6\|lpm_divide:Mod3\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_10_result_int\[0\]~22\"" {  } { { "db/alt_u_div_t8f.tdf" "add_sub_10_result_int\[0\]~22" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/db/alt_u_div_t8f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1605194575461 ""} { "Info" "ISCL_SCL_CELL_NAME" "TSL2561:u6\|lpm_divide:Mod3\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_11_result_int\[0\]~24 " "Logic cell \"TSL2561:u6\|lpm_divide:Mod3\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_11_result_int\[0\]~24\"" {  } { { "db/alt_u_div_t8f.tdf" "add_sub_11_result_int\[0\]~24" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/db/alt_u_div_t8f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1605194575461 ""} { "Info" "ISCL_SCL_CELL_NAME" "TSL2561:u6\|lpm_divide:Mod3\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_12_result_int\[0\]~26 " "Logic cell \"TSL2561:u6\|lpm_divide:Mod3\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_12_result_int\[0\]~26\"" {  } { { "db/alt_u_div_t8f.tdf" "add_sub_12_result_int\[0\]~26" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/db/alt_u_div_t8f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1605194575461 ""} { "Info" "ISCL_SCL_CELL_NAME" "TSL2561:u6\|lpm_divide:Mod3\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_13_result_int\[0\]~28 " "Logic cell \"TSL2561:u6\|lpm_divide:Mod3\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_13_result_int\[0\]~28\"" {  } { { "db/alt_u_div_t8f.tdf" "add_sub_13_result_int\[0\]~28" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/db/alt_u_div_t8f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1605194575461 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1605194575461 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1605194576350 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1605194576350 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dipsw1\[3\] " "No output dependent on input pin \"dipsw1\[3\]\"" {  } { { "exam_108_1.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1605194576986 "|exam_108_1|dipsw1[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1605194576986 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5944 " "Implemented 5944 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1605194576988 ""} { "Info" "ICUT_CUT_TM_OPINS" "77 " "Implemented 77 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1605194576988 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "5 " "Implemented 5 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1605194576988 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5807 " "Implemented 5807 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1605194576988 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1605194576988 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1605194576988 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1605194576988 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 85 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 85 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4798 " "Peak virtual memory: 4798 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1605194577086 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 12 23:22:57 2020 " "Processing ended: Thu Nov 12 23:22:57 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1605194577086 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1605194577086 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1605194577086 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1605194577086 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1605194578342 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1605194578343 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 12 23:22:57 2020 " "Processing started: Thu Nov 12 23:22:57 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1605194578343 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1605194578343 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off exam_108_1 -c exam_108_1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off exam_108_1 -c exam_108_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1605194578343 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1605194578417 ""}
{ "Info" "0" "" "Project  = exam_108_1" {  } {  } 0 0 "Project  = exam_108_1" 0 0 "Fitter" 0 0 1605194578417 ""}
{ "Info" "0" "" "Revision = exam_108_1" {  } {  } 0 0 "Revision = exam_108_1" 0 0 "Fitter" 0 0 1605194578418 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1605194578607 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "exam_108_1 EP3C16Q240C8 " "Selected device EP3C16Q240C8 for design \"exam_108_1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1605194578646 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1605194578712 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1605194578713 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1605194578713 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1605194578916 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1605194578926 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25Q240C8 " "Device EP3C25Q240C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1605194579212 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40Q240C8 " "Device EP3C40Q240C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1605194579212 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1605194579212 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 12 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 12" {  } { { "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 11676 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1605194579232 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 14 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 14" {  } { { "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 11678 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1605194579232 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 23 " "Pin ~ALTERA_DCLK~ is reserved at location 23" {  } { { "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 11680 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1605194579232 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 24 " "Pin ~ALTERA_DATA0~ is reserved at location 24" {  } { { "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 11682 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1605194579232 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 162 " "Pin ~ALTERA_nCEO~ is reserved at location 162" {  } { { "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 11684 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1605194579232 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1605194579232 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1605194579232 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1605194579272 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 97 " "No exact pin location assignment(s) for 1 pins of 97 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bz " "Pin bz not assigned to an exact location on the device" {  } { { "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" { bz } } } { "exam_108_1.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 19 0 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 142 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1605194579924 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1605194579924 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1605194580883 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "exam_108_1.sdc " "Synopsys Design Constraints File file not found: 'exam_108_1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1605194580893 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1605194580893 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1605194580943 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1605194580943 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1605194580943 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fin~input (placed in PIN 31 (CLK0, DIFFCLK_0p)) " "Automatically promoted node fin~input (placed in PIN 31 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1605194581349 ""}  } { { "exam_108_1.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 9 0 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fin~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 11660 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1605194581349 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DHT11:u0\|clk_1M  " "Automatically promoted node DHT11:u0\|clk_1M " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1605194581349 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DHT11:u0\|clk_1M~0 " "Destination node DHT11:u0\|clk_1M~0" {  } { { "dht11.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/dht11.vhd" 33 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DHT11:u0|clk_1M~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 5258 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1605194581349 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1605194581349 ""}  } { { "dht11.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/dht11.vhd" 33 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DHT11:u0|clk_1M } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 2177 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1605194581349 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LCD_DRV:u3\|up_mdu5:u0\|fout  " "Automatically promoted node LCD_DRV:u3\|up_mdu5:u0\|fout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1605194581349 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_DRV:u3\|up_mdu5:u0\|fout~0 " "Destination node LCD_DRV:u3\|up_mdu5:u0\|fout~0" {  } { { "up_mdu5.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/up_mdu5.vhd" 10 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DRV:u3|up_mdu5:u0|fout~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 10995 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1605194581349 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1605194581349 ""}  } { { "up_mdu5.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/up_mdu5.vhd" 10 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DRV:u3|up_mdu5:u0|fout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 956 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1605194581349 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DHT11:u0\|DHT11_BASIC:u0\|clks  " "Automatically promoted node DHT11:u0\|DHT11_BASIC:u0\|clks " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1605194581349 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DHT11:u0\|DHT11_BASIC:u0\|clks~0 " "Destination node DHT11:u0\|DHT11_BASIC:u0\|clks~0" {  } { { "dht11_basic.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/dht11_basic.vhd" 29 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DHT11:u0|DHT11_BASIC:u0|clks~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 6221 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1605194581349 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1605194581349 ""}  } { { "dht11_basic.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/dht11_basic.vhd" 29 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DHT11:u0|DHT11_BASIC:u0|clks } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 2146 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1605194581349 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_generator:u1\|clk_100Hz  " "Automatically promoted node clock_generator:u1\|clk_100Hz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1605194581349 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_generator:u1\|clk_100Hz~0 " "Destination node clock_generator:u1\|clk_100Hz~0" {  } { { "clock_generator.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/clock_generator.vhd" 11 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_generator:u1|clk_100Hz~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 4236 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1605194581349 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1605194581349 ""}  } { { "clock_generator.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/clock_generator.vhd" 11 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_generator:u1|clk_100Hz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 1888 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1605194581349 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_generator:u1\|clk_1MHz  " "Automatically promoted node clock_generator:u1\|clk_1MHz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1605194581349 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_generator:u1\|clk_1MHz~0 " "Destination node clock_generator:u1\|clk_1MHz~0" {  } { { "clock_generator.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/clock_generator.vhd" 9 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_generator:u1|clk_1MHz~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 5254 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1605194581349 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1605194581349 ""}  } { { "clock_generator.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/clock_generator.vhd" 9 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_generator:u1|clk_1MHz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 1886 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1605194581349 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FD\[12\]  " "Automatically promoted node FD\[12\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1605194581349 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FD\[12\]~44 " "Destination node FD\[12\]~44" {  } { { "exam_108_1.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 180 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FD[12]~44 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 4342 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1605194581349 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1605194581349 ""}  } { { "exam_108_1.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 180 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FD[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 2195 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1605194581349 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FD\[22\]  " "Automatically promoted node FD\[22\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1605194581349 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FD\[22\]~64 " "Destination node FD\[22\]~64" {  } { { "exam_108_1.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 180 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FD[22]~64 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 4372 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1605194581349 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1605194581349 ""}  } { { "exam_108_1.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 180 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FD[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 2185 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1605194581349 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "seven_seg_display:u8\|FD\[10\]  " "Automatically promoted node seven_seg_display:u8\|FD\[10\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1605194581349 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seven_seg_display:u8\|FD\[10\]~28 " "Destination node seven_seg_display:u8\|FD\[10\]~28" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 25 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seven_seg_display:u8|FD[10]~28 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 4257 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1605194581349 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1605194581349 ""}  } { { "seven_seg_display.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 25 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seven_seg_display:u8|FD[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 301 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1605194581349 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "uart:u7\|countE1  " "Automatically promoted node uart:u7\|countE1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1605194581349 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u7\|\\baud:i1\[0\] " "Destination node uart:u7\|\\baud:i1\[0\]" {  } { { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u7|\baud:i1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 347 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1605194581349 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u7\|\\baud:i1\[1\] " "Destination node uart:u7\|\\baud:i1\[1\]" {  } { { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u7|\baud:i1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 348 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1605194581349 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u7\|\\baud:i1\[2\] " "Destination node uart:u7\|\\baud:i1\[2\]" {  } { { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u7|\baud:i1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 349 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1605194581349 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u7\|\\baud:i1\[3\] " "Destination node uart:u7\|\\baud:i1\[3\]" {  } { { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u7|\baud:i1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 350 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1605194581349 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u7\|\\baud:i1\[4\] " "Destination node uart:u7\|\\baud:i1\[4\]" {  } { { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u7|\baud:i1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 351 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1605194581349 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u7\|\\baud:i1\[5\] " "Destination node uart:u7\|\\baud:i1\[5\]" {  } { { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u7|\baud:i1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 352 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1605194581349 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u7\|\\baud:i1\[6\] " "Destination node uart:u7\|\\baud:i1\[6\]" {  } { { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u7|\baud:i1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 353 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1605194581349 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u7\|\\baud:i1\[7\] " "Destination node uart:u7\|\\baud:i1\[7\]" {  } { { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u7|\baud:i1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 354 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1605194581349 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u7\|\\baud:i1\[8\] " "Destination node uart:u7\|\\baud:i1\[8\]" {  } { { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u7|\baud:i1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 355 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1605194581349 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u7\|\\baud:i1\[9\] " "Destination node uart:u7\|\\baud:i1\[9\]" {  } { { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u7|\baud:i1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 356 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1605194581349 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1605194581349 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1605194581349 ""}  } { { "uart.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/uart.vhd" 10 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u7|countE1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 411 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1605194581349 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "uart:u7\|uck1  " "Automatically promoted node uart:u7\|uck1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1605194581349 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u7\|uck1~0 " "Destination node uart:u7\|uck1~0" {  } { { "uart.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/uart.vhd" 17 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u7|uck1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 5444 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1605194581349 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1605194581349 ""}  } { { "uart.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/uart.vhd" 17 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u7|uck1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 402 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1605194581349 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "uart:u7\|uck2  " "Automatically promoted node uart:u7\|uck2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1605194581349 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u7\|uck2~0 " "Destination node uart:u7\|uck2~0" {  } { { "uart.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/uart.vhd" 17 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u7|uck2~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 4319 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1605194581349 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1605194581349 ""}  } { { "uart.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/uart.vhd" 17 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u7|uck2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 410 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1605194581349 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_generator:u1\|clk_1KHz  " "Automatically promoted node clock_generator:u1\|clk_1KHz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1605194581349 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_generator:u1\|clk_1KHz~0 " "Destination node clock_generator:u1\|clk_1KHz~0" {  } { { "clock_generator.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/clock_generator.vhd" 10 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_generator:u1|clk_1KHz~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 4667 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1605194581349 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1605194581349 ""}  } { { "clock_generator.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/clock_generator.vhd" 10 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_generator:u1|clk_1KHz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 1887 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1605194581349 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "keypad:u4\|tmpTouch  " "Automatically promoted node keypad:u4\|tmpTouch " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1605194581349 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcdControl:u2\|process_1~0 " "Destination node lcdControl:u2\|process_1~0" {  } { { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcdControl:u2|process_1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 4228 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1605194581349 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mode_lcd\[0\]~0 " "Destination node mode_lcd\[0\]~0" {  } { { "exam_108_1.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 248 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mode_lcd[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 4668 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1605194581349 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Main_State~0 " "Destination node Main_State~0" {  } { { "exam_108_1.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 142 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Main_State~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 5257 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1605194581349 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "delay_1\[4\]~3 " "Destination node delay_1\[4\]~3" {  } { { "exam_108_1.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 248 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { delay_1[4]~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 6205 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1605194581349 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "delay_1\[6\]~7 " "Destination node delay_1\[6\]~7" {  } { { "exam_108_1.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 248 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { delay_1[6]~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 6217 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1605194581349 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1605194581349 ""}  } { { "keypad.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/keypad.vhd" 30 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keypad:u4|tmpTouch } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 954 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1605194581349 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nReset~input (placed in PIN 99 (DIFFIO_B21n, DQS4B/CQ5B,DPCLK4)) " "Automatically promoted node nReset~input (placed in PIN 99 (DIFFIO_B21n, DQS4B/CQ5B,DPCLK4))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1605194581349 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "R\[6\]~reg0 " "Destination node R\[6\]~reg0" {  } { { "exam_108_1.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 221 0 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R[6]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 2223 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1605194581349 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "R\[5\]~reg0 " "Destination node R\[5\]~reg0" {  } { { "exam_108_1.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 221 0 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R[5]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 2224 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1605194581349 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "R\[4\]~reg0 " "Destination node R\[4\]~reg0" {  } { { "exam_108_1.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 221 0 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R[4]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 2225 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1605194581349 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "R\[3\]~reg0 " "Destination node R\[3\]~reg0" {  } { { "exam_108_1.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 221 0 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R[3]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 2226 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1605194581349 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "R\[2\]~reg0 " "Destination node R\[2\]~reg0" {  } { { "exam_108_1.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 221 0 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R[2]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 2227 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1605194581349 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "G\[6\]~reg0 " "Destination node G\[6\]~reg0" {  } { { "exam_108_1.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 221 0 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { G[6]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 2228 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1605194581349 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "G\[5\]~reg0 " "Destination node G\[5\]~reg0" {  } { { "exam_108_1.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 221 0 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { G[5]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 2229 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1605194581349 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "G\[4\]~reg0 " "Destination node G\[4\]~reg0" {  } { { "exam_108_1.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 221 0 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { G[4]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 2230 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1605194581349 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "G\[3\]~reg0 " "Destination node G\[3\]~reg0" {  } { { "exam_108_1.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 221 0 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { G[3]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 2231 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1605194581349 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "G\[2\]~reg0 " "Destination node G\[2\]~reg0" {  } { { "exam_108_1.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 221 0 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { G[2]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 2232 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1605194581349 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1605194581349 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1605194581349 ""}  } { { "exam_108_1.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 9 0 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nReset~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 11661 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1605194581349 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1605194582413 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1605194582423 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1605194582423 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1605194582433 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1605194582443 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1605194582453 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1605194583683 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1605194583693 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1605194583693 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 2.5V 0 1 0 " "Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1605194583714 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1605194583714 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1605194583714 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 13 3 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 13 total pin(s) used --  3 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1605194583714 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 12 5 " "I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 12 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1605194583714 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 9 13 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 9 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1605194583714 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 18 6 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 18 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1605194583714 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 11 8 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 11 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1605194583714 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 8 9 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 8 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1605194583714 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 18 4 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 18 total pin(s) used --  4 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1605194583714 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 12 12 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 12 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1605194583714 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1605194583714 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1605194583714 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1605194583844 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1605194585127 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1605194587328 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1605194587369 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1605194596568 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:09 " "Fitter placement operations ending: elapsed time is 00:00:09" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1605194596569 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1605194597994 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Router estimated average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "20 X21_Y10 X30_Y19 " "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19" {  } { { "loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 1 { 0 "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} { { 11 { 0 "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} 21 10 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1605194602412 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1605194602412 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:11 " "Fitter routing operations ending: elapsed time is 00:00:11" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1605194609401 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1605194609405 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1605194609405 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "8.75 " "Total time spent on timing analysis during the Fitter is 8.75 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1605194609558 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1605194609609 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1605194610463 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1605194610495 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1605194611122 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1605194612438 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "2 " "Following 2 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD178_scl a permanently enabled " "Pin SD178_scl has a permanently enabled output enable" {  } { { "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" { SD178_scl } } } { "d:/quartus_13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD178_scl" } } } } { "exam_108_1.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 11 0 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD178_scl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 137 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1605194613063 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "TSL2561_scl a permanently enabled " "Pin TSL2561_scl has a permanently enabled output enable" {  } { { "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" { TSL2561_scl } } } { "d:/quartus_13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TSL2561_scl" } } } } { "exam_108_1.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 14 0 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TSL2561_scl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 140 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1605194613063 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1605194613063 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/output_files/exam_108_1.fit.smsg " "Generated suppressed messages file C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/exam/exam_108_1/output_files/exam_108_1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1605194613665 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5644 " "Peak virtual memory: 5644 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1605194615427 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 12 23:23:35 2020 " "Processing ended: Thu Nov 12 23:23:35 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1605194615427 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1605194615427 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:03 " "Total CPU time (on all processors): 00:01:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1605194615427 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1605194615427 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1605194616417 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1605194616418 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 12 23:23:36 2020 " "Processing started: Thu Nov 12 23:23:36 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1605194616418 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1605194616418 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off exam_108_1 -c exam_108_1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off exam_108_1 -c exam_108_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1605194616418 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1605194617623 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1605194617649 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4596 " "Peak virtual memory: 4596 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1605194618039 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 12 23:23:38 2020 " "Processing ended: Thu Nov 12 23:23:38 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1605194618039 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1605194618039 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1605194618039 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1605194618039 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1605194618708 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1605194619298 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1605194619300 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 12 23:23:38 2020 " "Processing started: Thu Nov 12 23:23:38 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1605194619300 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1605194619300 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta exam_108_1 -c exam_108_1 " "Command: quartus_sta exam_108_1 -c exam_108_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1605194619300 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1605194619405 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1605194619715 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1605194619715 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1605194619772 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1605194619772 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1605194620313 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "exam_108_1.sdc " "Synopsys Design Constraints File file not found: 'exam_108_1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1605194620428 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1605194620429 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name fin fin " "create_clock -period 1.000 -name fin fin" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1605194620450 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name keypad:u4\|tmpTouch keypad:u4\|tmpTouch " "create_clock -period 1.000 -name keypad:u4\|tmpTouch keypad:u4\|tmpTouch" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1605194620450 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_generator:u1\|clk_100Hz clock_generator:u1\|clk_100Hz " "create_clock -period 1.000 -name clock_generator:u1\|clk_100Hz clock_generator:u1\|clk_100Hz" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1605194620450 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_generator:u1\|clk_1KHz clock_generator:u1\|clk_1KHz " "create_clock -period 1.000 -name clock_generator:u1\|clk_1KHz clock_generator:u1\|clk_1KHz" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1605194620450 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_generator:u1\|clk_1MHz clock_generator:u1\|clk_1MHz " "create_clock -period 1.000 -name clock_generator:u1\|clk_1MHz clock_generator:u1\|clk_1MHz" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1605194620450 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name uart:u7\|countE1 uart:u7\|countE1 " "create_clock -period 1.000 -name uart:u7\|countE1 uart:u7\|countE1" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1605194620450 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FD\[22\] FD\[22\] " "create_clock -period 1.000 -name FD\[22\] FD\[22\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1605194620450 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name uart:u7\|uck1 uart:u7\|uck1 " "create_clock -period 1.000 -name uart:u7\|uck1 uart:u7\|uck1" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1605194620450 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name LCD_DRV:u3\|up_mdu5:u0\|fout LCD_DRV:u3\|up_mdu5:u0\|fout " "create_clock -period 1.000 -name LCD_DRV:u3\|up_mdu5:u0\|fout LCD_DRV:u3\|up_mdu5:u0\|fout" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1605194620450 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DHT11:u0\|clk_1M DHT11:u0\|clk_1M " "create_clock -period 1.000 -name DHT11:u0\|clk_1M DHT11:u0\|clk_1M" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1605194620450 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DHT11:u0\|DHT11_BASIC:u0\|clks DHT11:u0\|DHT11_BASIC:u0\|clks " "create_clock -period 1.000 -name DHT11:u0\|DHT11_BASIC:u0\|clks DHT11:u0\|DHT11_BASIC:u0\|clks" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1605194620450 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name seven_seg_display:u8\|FD\[10\] seven_seg_display:u8\|FD\[10\] " "create_clock -period 1.000 -name seven_seg_display:u8\|FD\[10\] seven_seg_display:u8\|FD\[10\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1605194620450 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name uart:u7\|uck2 uart:u7\|uck2 " "create_clock -period 1.000 -name uart:u7\|uck2 uart:u7\|uck2" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1605194620450 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name uart:u7\|FD\[24\] uart:u7\|FD\[24\] " "create_clock -period 1.000 -name uart:u7\|FD\[24\] uart:u7\|FD\[24\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1605194620450 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FD\[12\] FD\[12\] " "create_clock -period 1.000 -name FD\[12\] FD\[12\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1605194620450 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1605194620450 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1605194620616 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1605194620620 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1605194620622 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1605194620640 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1605194621022 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1605194621022 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -40.626 " "Worst-case setup slack is -40.626" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194621027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194621027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -40.626     -9410.948 fin  " "  -40.626     -9410.948 fin " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194621027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.649      -666.458 DHT11:u0\|clk_1M  " "  -10.649      -666.458 DHT11:u0\|clk_1M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194621027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.789      -392.399 LCD_DRV:u3\|up_mdu5:u0\|fout  " "   -5.789      -392.399 LCD_DRV:u3\|up_mdu5:u0\|fout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194621027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.512       -45.393 uart:u7\|countE1  " "   -4.512       -45.393 uart:u7\|countE1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194621027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.451       -31.237 FD\[22\]  " "   -3.451       -31.237 FD\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194621027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.446       -90.803 clock_generator:u1\|clk_100Hz  " "   -3.446       -90.803 clock_generator:u1\|clk_100Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194621027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.725       -21.105 seven_seg_display:u8\|FD\[10\]  " "   -2.725       -21.105 seven_seg_display:u8\|FD\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194621027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.721       -46.725 clock_generator:u1\|clk_1MHz  " "   -2.721       -46.725 clock_generator:u1\|clk_1MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194621027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.850       -19.154 uart:u7\|uck1  " "   -1.850       -19.154 uart:u7\|uck1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194621027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.509       -64.155 DHT11:u0\|DHT11_BASIC:u0\|clks  " "   -1.509       -64.155 DHT11:u0\|DHT11_BASIC:u0\|clks " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194621027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.827        -6.593 FD\[12\]  " "   -0.827        -6.593 FD\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194621027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.730        -2.703 uart:u7\|uck2  " "   -0.730        -2.703 uart:u7\|uck2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194621027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.453        -1.058 keypad:u4\|tmpTouch  " "   -0.453        -1.058 keypad:u4\|tmpTouch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194621027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.414        -1.038 clock_generator:u1\|clk_1KHz  " "   -0.414        -1.038 clock_generator:u1\|clk_1KHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194621027 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1605194621027 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.279 " "Worst-case hold slack is -1.279" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194621061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194621061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.279        -7.877 fin  " "   -1.279        -7.877 fin " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194621061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.428        -1.108 uart:u7\|uck1  " "   -0.428        -1.108 uart:u7\|uck1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194621061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.268        -0.913 clock_generator:u1\|clk_1MHz  " "   -0.268        -0.913 clock_generator:u1\|clk_1MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194621061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.161        -0.161 clock_generator:u1\|clk_1KHz  " "   -0.161        -0.161 clock_generator:u1\|clk_1KHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194621061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.116        -0.274 uart:u7\|uck2  " "   -0.116        -0.274 uart:u7\|uck2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194621061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.064         0.000 DHT11:u0\|clk_1M  " "    0.064         0.000 DHT11:u0\|clk_1M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194621061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.434         0.000 keypad:u4\|tmpTouch  " "    0.434         0.000 keypad:u4\|tmpTouch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194621061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.435         0.000 LCD_DRV:u3\|up_mdu5:u0\|fout  " "    0.435         0.000 LCD_DRV:u3\|up_mdu5:u0\|fout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194621061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454         0.000 clock_generator:u1\|clk_100Hz  " "    0.454         0.000 clock_generator:u1\|clk_100Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194621061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455         0.000 FD\[12\]  " "    0.455         0.000 FD\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194621061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455         0.000 seven_seg_display:u8\|FD\[10\]  " "    0.455         0.000 seven_seg_display:u8\|FD\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194621061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.456         0.000 uart:u7\|countE1  " "    0.456         0.000 uart:u7\|countE1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194621061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.652         0.000 DHT11:u0\|DHT11_BASIC:u0\|clks  " "    0.652         0.000 DHT11:u0\|DHT11_BASIC:u0\|clks " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194621061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.917         0.000 FD\[22\]  " "    0.917         0.000 FD\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194621061 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1605194621061 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.681 " "Worst-case recovery slack is -3.681" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194621068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194621068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.681        -3.681 uart:u7\|FD\[24\]  " "   -3.681        -3.681 uart:u7\|FD\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194621068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.620        -8.386 DHT11:u0\|clk_1M  " "   -1.620        -8.386 DHT11:u0\|clk_1M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194621068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.367        -5.468 uart:u7\|uck2  " "   -1.367        -5.468 uart:u7\|uck2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194621068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.350         0.000 uart:u7\|uck1  " "    0.350         0.000 uart:u7\|uck1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194621068 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1605194621068 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.358 " "Worst-case removal slack is -0.358" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194621073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194621073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.358        -1.432 uart:u7\|uck1  " "   -0.358        -1.432 uart:u7\|uck1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194621073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.512         0.000 DHT11:u0\|clk_1M  " "    1.512         0.000 DHT11:u0\|clk_1M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194621073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.555         0.000 uart:u7\|uck2  " "    1.555         0.000 uart:u7\|uck2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194621073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.794         0.000 uart:u7\|FD\[24\]  " "    3.794         0.000 uart:u7\|FD\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194621073 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1605194621073 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194621079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194621079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201     -1484.039 fin  " "   -3.201     -1484.039 fin " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194621079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201       -21.499 uart:u7\|countE1  " "   -3.201       -21.499 uart:u7\|countE1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194621079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201       -21.045 FD\[22\]  " "   -3.201       -21.045 FD\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194621079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487      -179.927 DHT11:u0\|clk_1M  " "   -1.487      -179.927 DHT11:u0\|clk_1M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194621079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487      -135.317 LCD_DRV:u3\|up_mdu5:u0\|fout  " "   -1.487      -135.317 LCD_DRV:u3\|up_mdu5:u0\|fout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194621079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487      -114.499 DHT11:u0\|DHT11_BASIC:u0\|clks  " "   -1.487      -114.499 DHT11:u0\|DHT11_BASIC:u0\|clks " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194621079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -63.941 clock_generator:u1\|clk_100Hz  " "   -1.487       -63.941 clock_generator:u1\|clk_100Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194621079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -32.714 clock_generator:u1\|clk_1MHz  " "   -1.487       -32.714 clock_generator:u1\|clk_1MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194621079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -31.227 FD\[12\]  " "   -1.487       -31.227 FD\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194621079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -28.253 seven_seg_display:u8\|FD\[10\]  " "   -1.487       -28.253 seven_seg_display:u8\|FD\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194621079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -17.844 uart:u7\|uck1  " "   -1.487       -17.844 uart:u7\|uck1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194621079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -7.435 uart:u7\|uck2  " "   -1.487        -7.435 uart:u7\|uck2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194621079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -5.948 clock_generator:u1\|clk_1KHz  " "   -1.487        -5.948 clock_generator:u1\|clk_1KHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194621079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -5.948 keypad:u4\|tmpTouch  " "   -1.487        -5.948 keypad:u4\|tmpTouch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194621079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -1.487 uart:u7\|FD\[24\]  " "   -1.487        -1.487 uart:u7\|FD\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194621079 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1605194621079 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1605194622207 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1605194622264 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1605194623164 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1605194623550 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1605194623616 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1605194623616 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -37.232 " "Worst-case setup slack is -37.232" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194623627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194623627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -37.232     -8695.644 fin  " "  -37.232     -8695.644 fin " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194623627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.635      -610.074 DHT11:u0\|clk_1M  " "   -9.635      -610.074 DHT11:u0\|clk_1M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194623627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.336      -366.435 LCD_DRV:u3\|up_mdu5:u0\|fout  " "   -5.336      -366.435 LCD_DRV:u3\|up_mdu5:u0\|fout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194623627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.254       -42.477 uart:u7\|countE1  " "   -4.254       -42.477 uart:u7\|countE1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194623627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.165       -82.503 clock_generator:u1\|clk_100Hz  " "   -3.165       -82.503 clock_generator:u1\|clk_100Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194623627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.053       -27.333 FD\[22\]  " "   -3.053       -27.333 FD\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194623627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.526       -19.368 seven_seg_display:u8\|FD\[10\]  " "   -2.526       -19.368 seven_seg_display:u8\|FD\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194623627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.466       -42.127 clock_generator:u1\|clk_1MHz  " "   -2.466       -42.127 clock_generator:u1\|clk_1MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194623627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.650       -17.076 uart:u7\|uck1  " "   -1.650       -17.076 uart:u7\|uck1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194623627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.454       -57.031 DHT11:u0\|DHT11_BASIC:u0\|clks  " "   -1.454       -57.031 DHT11:u0\|DHT11_BASIC:u0\|clks " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194623627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.657        -4.800 FD\[12\]  " "   -0.657        -4.800 FD\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194623627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.576        -2.019 uart:u7\|uck2  " "   -0.576        -2.019 uart:u7\|uck2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194623627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.386        -0.807 keypad:u4\|tmpTouch  " "   -0.386        -0.807 keypad:u4\|tmpTouch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194623627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.298        -0.662 clock_generator:u1\|clk_1KHz  " "   -0.298        -0.662 clock_generator:u1\|clk_1KHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194623627 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1605194623627 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.134 " "Worst-case hold slack is -1.134" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194623658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194623658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.134        -6.926 fin  " "   -1.134        -6.926 fin " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194623658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.293        -0.585 uart:u7\|uck1  " "   -0.293        -0.585 uart:u7\|uck1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194623658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.193        -0.562 clock_generator:u1\|clk_1MHz  " "   -0.193        -0.562 clock_generator:u1\|clk_1MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194623658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.162        -0.390 uart:u7\|uck2  " "   -0.162        -0.390 uart:u7\|uck2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194623658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.045        -0.045 clock_generator:u1\|clk_1KHz  " "   -0.045        -0.045 clock_generator:u1\|clk_1KHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194623658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.096         0.000 DHT11:u0\|clk_1M  " "    0.096         0.000 DHT11:u0\|clk_1M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194623658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.347         0.000 keypad:u4\|tmpTouch  " "    0.347         0.000 keypad:u4\|tmpTouch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194623658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.384         0.000 LCD_DRV:u3\|up_mdu5:u0\|fout  " "    0.384         0.000 LCD_DRV:u3\|up_mdu5:u0\|fout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194623658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403         0.000 clock_generator:u1\|clk_100Hz  " "    0.403         0.000 clock_generator:u1\|clk_100Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194623658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404         0.000 FD\[12\]  " "    0.404         0.000 FD\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194623658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404         0.000 seven_seg_display:u8\|FD\[10\]  " "    0.404         0.000 seven_seg_display:u8\|FD\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194623658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.406         0.000 uart:u7\|countE1  " "    0.406         0.000 uart:u7\|countE1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194623658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.719         0.000 DHT11:u0\|DHT11_BASIC:u0\|clks  " "    0.719         0.000 DHT11:u0\|DHT11_BASIC:u0\|clks " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194623658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.835         0.000 FD\[22\]  " "    0.835         0.000 FD\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194623658 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1605194623658 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.249 " "Worst-case recovery slack is -3.249" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194623671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194623671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.249        -3.249 uart:u7\|FD\[24\]  " "   -3.249        -3.249 uart:u7\|FD\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194623671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.424        -7.092 DHT11:u0\|clk_1M  " "   -1.424        -7.092 DHT11:u0\|clk_1M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194623671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.135        -4.540 uart:u7\|uck2  " "   -1.135        -4.540 uart:u7\|uck2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194623671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401         0.000 uart:u7\|uck1  " "    0.401         0.000 uart:u7\|uck1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194623671 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1605194623671 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.291 " "Worst-case removal slack is -0.291" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194623689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194623689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.291        -1.164 uart:u7\|uck1  " "   -0.291        -1.164 uart:u7\|uck1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194623689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.363         0.000 DHT11:u0\|clk_1M  " "    1.363         0.000 DHT11:u0\|clk_1M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194623689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.436         0.000 uart:u7\|uck2  " "    1.436         0.000 uart:u7\|uck2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194623689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.479         0.000 uart:u7\|FD\[24\]  " "    3.479         0.000 uart:u7\|FD\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194623689 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1605194623689 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194623702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194623702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201     -1484.039 fin  " "   -3.201     -1484.039 fin " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194623702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201       -21.499 uart:u7\|countE1  " "   -3.201       -21.499 uart:u7\|countE1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194623702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201       -21.045 FD\[22\]  " "   -3.201       -21.045 FD\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194623702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487      -179.927 DHT11:u0\|clk_1M  " "   -1.487      -179.927 DHT11:u0\|clk_1M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194623702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487      -135.317 LCD_DRV:u3\|up_mdu5:u0\|fout  " "   -1.487      -135.317 LCD_DRV:u3\|up_mdu5:u0\|fout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194623702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487      -114.499 DHT11:u0\|DHT11_BASIC:u0\|clks  " "   -1.487      -114.499 DHT11:u0\|DHT11_BASIC:u0\|clks " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194623702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -63.941 clock_generator:u1\|clk_100Hz  " "   -1.487       -63.941 clock_generator:u1\|clk_100Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194623702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -32.714 clock_generator:u1\|clk_1MHz  " "   -1.487       -32.714 clock_generator:u1\|clk_1MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194623702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -31.227 FD\[12\]  " "   -1.487       -31.227 FD\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194623702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -28.253 seven_seg_display:u8\|FD\[10\]  " "   -1.487       -28.253 seven_seg_display:u8\|FD\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194623702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -17.844 uart:u7\|uck1  " "   -1.487       -17.844 uart:u7\|uck1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194623702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -7.435 uart:u7\|uck2  " "   -1.487        -7.435 uart:u7\|uck2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194623702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -5.948 clock_generator:u1\|clk_1KHz  " "   -1.487        -5.948 clock_generator:u1\|clk_1KHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194623702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -5.948 keypad:u4\|tmpTouch  " "   -1.487        -5.948 keypad:u4\|tmpTouch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194623702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -1.487 uart:u7\|FD\[24\]  " "   -1.487        -1.487 uart:u7\|FD\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194623702 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1605194623702 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1605194625228 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1605194625593 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1605194625623 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1605194625623 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.693 " "Worst-case setup slack is -16.693" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194625643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194625643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.693     -3580.632 fin  " "  -16.693     -3580.632 fin " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194625643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.299      -217.458 DHT11:u0\|clk_1M  " "   -4.299      -217.458 DHT11:u0\|clk_1M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194625643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.806      -119.767 LCD_DRV:u3\|up_mdu5:u0\|fout  " "   -1.806      -119.767 LCD_DRV:u3\|up_mdu5:u0\|fout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194625643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.610       -15.724 uart:u7\|countE1  " "   -1.610       -15.724 uart:u7\|countE1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194625643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.865       -16.249 clock_generator:u1\|clk_100Hz  " "   -0.865       -16.249 clock_generator:u1\|clk_100Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194625643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.706        -5.175 FD\[22\]  " "   -0.706        -5.175 FD\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194625643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.658        -4.559 seven_seg_display:u8\|FD\[10\]  " "   -0.658        -4.559 seven_seg_display:u8\|FD\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194625643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.564        -6.924 clock_generator:u1\|clk_1MHz  " "   -0.564        -6.924 clock_generator:u1\|clk_1MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194625643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.452        -7.970 DHT11:u0\|DHT11_BASIC:u0\|clks  " "   -0.452        -7.970 DHT11:u0\|DHT11_BASIC:u0\|clks " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194625643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.260        -1.742 uart:u7\|uck1  " "   -0.260        -1.742 uart:u7\|uck1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194625643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.205         0.000 FD\[12\]  " "    0.205         0.000 FD\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194625643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.250         0.000 uart:u7\|uck2  " "    0.250         0.000 uart:u7\|uck2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194625643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.361         0.000 keypad:u4\|tmpTouch  " "    0.361         0.000 keypad:u4\|tmpTouch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194625643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.364         0.000 clock_generator:u1\|clk_1KHz  " "    0.364         0.000 clock_generator:u1\|clk_1KHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194625643 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1605194625643 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.714 " "Worst-case hold slack is -0.714" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194625680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194625680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.714        -6.462 fin  " "   -0.714        -6.462 fin " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194625680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.335        -2.135 clock_generator:u1\|clk_1MHz  " "   -0.335        -2.135 clock_generator:u1\|clk_1MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194625680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.333        -1.801 uart:u7\|uck1  " "   -0.333        -1.801 uart:u7\|uck1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194625680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.238        -0.238 clock_generator:u1\|clk_1KHz  " "   -0.238        -0.238 clock_generator:u1\|clk_1KHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194625680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.147        -0.493 uart:u7\|uck2  " "   -0.147        -0.493 uart:u7\|uck2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194625680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.124        -0.124 DHT11:u0\|clk_1M  " "   -0.124        -0.124 DHT11:u0\|clk_1M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194625680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.090         0.000 keypad:u4\|tmpTouch  " "    0.090         0.000 keypad:u4\|tmpTouch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194625680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178         0.000 LCD_DRV:u3\|up_mdu5:u0\|fout  " "    0.178         0.000 LCD_DRV:u3\|up_mdu5:u0\|fout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194625680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181         0.000 uart:u7\|countE1  " "    0.181         0.000 uart:u7\|countE1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194625680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187         0.000 FD\[12\]  " "    0.187         0.000 FD\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194625680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188         0.000 clock_generator:u1\|clk_100Hz  " "    0.188         0.000 clock_generator:u1\|clk_100Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194625680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.189         0.000 seven_seg_display:u8\|FD\[10\]  " "    0.189         0.000 seven_seg_display:u8\|FD\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194625680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.336         0.000 DHT11:u0\|DHT11_BASIC:u0\|clks  " "    0.336         0.000 DHT11:u0\|DHT11_BASIC:u0\|clks " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194625680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.369         0.000 FD\[22\]  " "    0.369         0.000 FD\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194625680 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1605194625680 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.101 " "Worst-case recovery slack is -1.101" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194625707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194625707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.101        -1.101 uart:u7\|FD\[24\]  " "   -1.101        -1.101 uart:u7\|FD\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194625707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.108        -0.108 DHT11:u0\|clk_1M  " "   -0.108        -0.108 DHT11:u0\|clk_1M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194625707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.053        -0.212 uart:u7\|uck2  " "   -0.053        -0.212 uart:u7\|uck2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194625707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.374         0.000 uart:u7\|uck1  " "    0.374         0.000 uart:u7\|uck1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194625707 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1605194625707 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.167 " "Worst-case removal slack is -0.167" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194625732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194625732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.167        -0.668 uart:u7\|uck1  " "   -0.167        -0.668 uart:u7\|uck1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194625732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.652         0.000 DHT11:u0\|clk_1M  " "    0.652         0.000 DHT11:u0\|clk_1M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194625732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.656         0.000 uart:u7\|uck2  " "    0.656         0.000 uart:u7\|uck2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194625732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.675         0.000 uart:u7\|FD\[24\]  " "    1.675         0.000 uart:u7\|FD\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194625732 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1605194625732 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194625756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194625756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -974.778 fin  " "   -3.000      -974.778 fin " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194625756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000      -121.000 DHT11:u0\|clk_1M  " "   -1.000      -121.000 DHT11:u0\|clk_1M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194625756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -91.000 LCD_DRV:u3\|up_mdu5:u0\|fout  " "   -1.000       -91.000 LCD_DRV:u3\|up_mdu5:u0\|fout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194625756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -77.000 DHT11:u0\|DHT11_BASIC:u0\|clks  " "   -1.000       -77.000 DHT11:u0\|DHT11_BASIC:u0\|clks " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194625756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -43.000 clock_generator:u1\|clk_100Hz  " "   -1.000       -43.000 clock_generator:u1\|clk_100Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194625756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -22.000 clock_generator:u1\|clk_1MHz  " "   -1.000       -22.000 clock_generator:u1\|clk_1MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194625756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -21.000 FD\[12\]  " "   -1.000       -21.000 FD\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194625756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -19.000 seven_seg_display:u8\|FD\[10\]  " "   -1.000       -19.000 seven_seg_display:u8\|FD\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194625756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -13.000 FD\[22\]  " "   -1.000       -13.000 FD\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194625756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -12.000 uart:u7\|uck1  " "   -1.000       -12.000 uart:u7\|uck1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194625756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -11.000 uart:u7\|countE1  " "   -1.000       -11.000 uart:u7\|countE1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194625756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -5.000 uart:u7\|uck2  " "   -1.000        -5.000 uart:u7\|uck2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194625756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -4.000 clock_generator:u1\|clk_1KHz  " "   -1.000        -4.000 clock_generator:u1\|clk_1KHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194625756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -4.000 keypad:u4\|tmpTouch  " "   -1.000        -4.000 keypad:u4\|tmpTouch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194625756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -1.000 uart:u7\|FD\[24\]  " "   -1.000        -1.000 uart:u7\|FD\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1605194625756 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1605194625756 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1605194628364 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1605194628366 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4763 " "Peak virtual memory: 4763 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1605194628892 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 12 23:23:48 2020 " "Processing ended: Thu Nov 12 23:23:48 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1605194628892 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1605194628892 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1605194628892 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1605194628892 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 96 s " "Quartus II Full Compilation was successful. 0 errors, 96 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1605194629876 ""}
