s1(08Jul2021:14:36:49):  irun /home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/top_tb.sv +incdir+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./src+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./include+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim +define+prog0 +nc64bit -define CYCLE=8.0 -define MAX=2000000 +access+r +prog_path=/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/prog0 
s2(08Jul2021:14:39:46):  irun /home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/top_tb.sv +incdir+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./src+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./include+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim +define+prog0 +nc64bit -define CYCLE=8.0 -define MAX=2000000 +access+r +prog_path=/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/prog0 
s3(08Jul2021:14:40:06):  irun /home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/top_tb.sv +incdir+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./src+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./include+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim +define+prog0 +nc64bit -define CYCLE=8.0 -define MAX=2000000 +access+r +prog_path=/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/prog0 
s4(08Jul2021:14:40:57):  irun /home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/top_tb.sv +incdir+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./src+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./include+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim +define+prog0 +nc64bit -define CYCLE=8.0 -define MAX=2000000 +access+r +prog_path=/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/prog0 
s5(08Jul2021:14:41:39):  irun /home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/top_tb.sv +incdir+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./src+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./include+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim +define+prog0 +nc64bit -define CYCLE=8.0 -define MAX=2000000 +access+r +prog_path=/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/prog0 
s6(08Jul2021:14:42:59):  irun /home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/top_tb.sv +incdir+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./src+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./include+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim +define+prog0 +nc64bit -define CYCLE=8.0 -define MAX=2000000 +access+r +prog_path=/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/prog0 
s7(08Jul2021:14:43:31):  irun /home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/top_tb.sv +incdir+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./src+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./include+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim +define+prog0 +nc64bit -define CYCLE=8.0 -define MAX=2000000 +access+r +prog_path=/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/prog0 
s8(08Jul2021:14:44:06):  irun /home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/top_tb.sv +incdir+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./src+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./include+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim +define+prog0 +nc64bit -define CYCLE=8.0 -define MAX=2000000 +access+r +prog_path=/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/prog0 
s9(08Jul2021:14:44:33):  irun /home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/top_tb.sv +incdir+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./src+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./include+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim +define+prog0 +nc64bit -define CYCLE=8.0 -define MAX=2000000 +access+r +prog_path=/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/prog0 
s10(08Jul2021:14:46:10):  irun /home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/top_tb.sv +incdir+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./src+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./include+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim +define+prog0 +nc64bit -define CYCLE=8.0 -define MAX=2000000 +access+r +prog_path=/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/prog0 
s11(08Jul2021:14:57:49):  irun /home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/top_tb.sv +incdir+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./src+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./include+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim +define+prog0 +nc64bit -define CYCLE=8.0 -define MAX=2000000 +access+r +prog_path=/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/prog0 
s12(08Jul2021:15:02:13):  irun /home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/top_tb.sv +incdir+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./src+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./include+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim +define+prog0 +nc64bit -define CYCLE=8.0 -define MAX=2000000 +access+r +prog_path=/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/prog0 
s13(08Jul2021:15:04:50):  irun /home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/top_tb.sv +incdir+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./src+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./include+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim +define+prog0 +nc64bit -define CYCLE=8.0 -define MAX=2000000 +access+r +prog_path=/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/prog0 
s14(08Jul2021:15:06:59):  irun /home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/top_tb.sv +incdir+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./src+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./include+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim +define+prog0 +nc64bit -define CYCLE=8.0 -define MAX=2000000 +access+r +prog_path=/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/prog0 
s15(08Jul2021:15:07:02):  irun /home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/top_tb.sv +incdir+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./src+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./include+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim +define+prog0 +nc64bit -define CYCLE=8.0 -define MAX=2000000 +access+r +prog_path=/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/prog0 
s16(08Jul2021:15:14:13):  irun /home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/top_tb.sv +incdir+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./src+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./include+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim +define+prog0 +nc64bit -define CYCLE=8.0 -define MAX=2000000 +access+r +prog_path=/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/prog0 
s17(08Jul2021:15:14:52):  irun /home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/top_tb.sv +incdir+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./src+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./include+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim +define+prog0 +nc64bit -define CYCLE=8.0 -define MAX=2000000 +access+r +prog_path=/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/prog0 
s18(08Jul2021:15:15:51):  irun /home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/top_tb.sv +incdir+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./src+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./include+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim +define+prog0 +nc64bit -define CYCLE=8.0 -define MAX=2000000 +access+r +prog_path=/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/prog0 
s19(08Jul2021:15:17:14):  irun /home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/top_tb.sv +incdir+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./src+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./include+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim +define+prog0 +nc64bit -define CYCLE=8.0 -define MAX=2000000 +access+r +prog_path=/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/prog0 
s20(08Jul2021:15:17:45):  irun /home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/top_tb.sv +incdir+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./src+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./include+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim +define+prog0 +nc64bit -define CYCLE=8.0 -define MAX=2000000 +access+r +prog_path=/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/prog0 
s21(08Jul2021:15:19:41):  irun /home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/top_tb.sv +incdir+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./src+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./include+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim +define+prog0 +nc64bit -define CYCLE=8.0 -define MAX=2000000 +access+r +prog_path=/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/prog0 
s22(08Jul2021:15:19:57):  irun /home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/top_tb.sv +incdir+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./src+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./include+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim +define+prog0 +nc64bit -define CYCLE=8.0 -define MAX=2000000 +access+r +prog_path=/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/prog0 
s23(08Jul2021:15:21:34):  irun /home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/top_tb.sv +incdir+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./src+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./include+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim +define+prog0 +nc64bit -define CYCLE=8.0 -define MAX=2000000 +access+r +prog_path=/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/prog0 
s24(08Jul2021:15:22:42):  irun /home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/top_tb.sv +incdir+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./src+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./include+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim +define+prog0 +nc64bit -define CYCLE=8.0 -define MAX=2000000 +access+r +prog_path=/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/prog0 
s25(08Jul2021:15:24:03):  irun /home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/top_tb.sv +incdir+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./src+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./include+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim +define+prog0 +nc64bit -define CYCLE=8.0 -define MAX=2000000 +access+r +prog_path=/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/prog0 
s26(08Jul2021:15:25:00):  irun /home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/top_tb.sv +incdir+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./src+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./include+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim +define+prog0 +nc64bit -define CYCLE=8.0 -define MAX=2000000 +access+r +prog_path=/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/prog0 
s27(08Jul2021:15:25:13):  irun /home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/top_tb.sv +incdir+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./src+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./include+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim +define+prog0 +nc64bit -define CYCLE=8.0 -define MAX=2000000 +access+r +prog_path=/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/prog0 
s28(08Jul2021:15:25:16):  irun /home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/top_tb.sv +incdir+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./src+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./include+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim +define+prog0 +nc64bit -define CYCLE=8.0 -define MAX=2000000 +access+r +prog_path=/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/prog0 
s29(08Jul2021:15:27:19):  irun /home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/top_tb.sv +incdir+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./src+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./include+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim +define+prog0 +nc64bit -define CYCLE=8.0 -define MAX=2000000 +access+r +prog_path=/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/prog0 
s30(08Jul2021:15:28:11):  irun /home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/top_tb.sv +incdir+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./src+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./include+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim +define+prog0 +nc64bit -define CYCLE=8.0 -define MAX=2000000 +access+r +prog_path=/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/prog0 
s31(08Jul2021:15:28:13):  irun /home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/top_tb.sv +incdir+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./src+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./include+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim +define+prog0 +nc64bit -define CYCLE=8.0 -define MAX=2000000 +access+r +prog_path=/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/prog0 
s32(08Jul2021:15:28:17):  irun /home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/top_tb.sv +incdir+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./src+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./include+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim +define+prog0 +nc64bit -define CYCLE=8.0 -define MAX=2000000 +access+r +prog_path=/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/prog0 
s33(08Jul2021:15:31:14):  irun /home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/top_tb.sv +incdir+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./src+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./include+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim +define+prog0 +nc64bit -define CYCLE=8.0 -define MAX=2000000 +access+r +prog_path=/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/prog0 
s34(08Jul2021:15:35:32):  irun /home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/top_tb.sv +incdir+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./src+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./include+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim +define+prog0 +nc64bit -define CYCLE=8.0 -define MAX=2000000 +access+r +prog_path=/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/prog0 
s35(08Jul2021:15:38:48):  irun /home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/top_tb.sv +incdir+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./src+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./include+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim +define+prog0 +nc64bit -define CYCLE=8.0 -define MAX=2000000 +access+r +prog_path=/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/prog0 
s36(08Jul2021:15:40:40):  irun /home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/top_tb.sv +incdir+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./src+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./include+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim +define+prog0 +nc64bit -define CYCLE=8.0 -define MAX=2000000 +access+r +prog_path=/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/prog0 
s37(08Jul2021:15:42:04):  irun /home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/top_tb.sv +incdir+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./src+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./include+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim +define+prog0 +nc64bit -define CYCLE=8.0 -define MAX=2000000 +access+r +prog_path=/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/prog0 
s38(08Jul2021:15:43:00):  irun /home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/top_tb.sv +incdir+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./src+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./include+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim +define+prog0 +nc64bit -define CYCLE=8.0 -define MAX=2000000 +access+r +prog_path=/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/prog0 
s39(08Jul2021:15:43:52):  irun /home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/top_tb.sv +incdir+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./src+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./include+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim +define+prog0 +nc64bit -define CYCLE=8.0 -define MAX=2000000 +access+r +prog_path=/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/prog0 
s40(08Jul2021:15:44:18):  irun /home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/top_tb.sv +incdir+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./src+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./include+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim +define+prog0 +nc64bit -define CYCLE=8.0 -define MAX=2000000 +access+r +prog_path=/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/prog0 
s41(08Jul2021:15:45:01):  irun /home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/top_tb.sv +incdir+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./src+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./include+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim +define+prog0 +nc64bit -define CYCLE=8.0 -define MAX=2000000 +access+r +prog_path=/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/prog0 
s42(08Jul2021:15:45:31):  irun /home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/top_tb.sv +incdir+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./src+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./include+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim +define+prog0 +nc64bit -define CYCLE=8.0 -define MAX=2000000 +access+r +prog_path=/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/prog0 
s43(08Jul2021:15:46:08):  irun /home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/top_tb.sv +incdir+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./src+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./include+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim +define+prog0 +nc64bit -define CYCLE=8.0 -define MAX=2000000 +access+r +prog_path=/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/prog0 
s44(08Jul2021:15:46:44):  irun /home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/top_tb.sv +incdir+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./src+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./include+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim +define+prog0 +nc64bit -define CYCLE=8.0 -define MAX=2000000 +access+r +prog_path=/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/prog0 
s45(08Jul2021:15:47:26):  irun /home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/top_tb.sv +incdir+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./src+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./include+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim +define+prog0 +nc64bit -define CYCLE=8.0 -define MAX=2000000 +access+r +prog_path=/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/prog0 
s46(08Jul2021:15:47:27):  irun /home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/top_tb.sv +incdir+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./src+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./include+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim +define+prog0 +nc64bit -define CYCLE=8.0 -define MAX=2000000 +access+r +prog_path=/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/prog0 
s47(08Jul2021:15:48:32):  irun /home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/top_tb.sv +incdir+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./src+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./include+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim +define+prog0 +nc64bit -define CYCLE=8.0 -define MAX=2000000 +access+r +prog_path=/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/prog0 
s48(08Jul2021:15:48:35):  irun /home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/top_tb.sv +incdir+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./src+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./include+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim +define+prog0 +nc64bit -define CYCLE=8.0 -define MAX=2000000 +access+r +prog_path=/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/prog0 
s49(08Jul2021:15:49:04):  irun /home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/top_tb.sv +incdir+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./src+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./include+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim +define+prog0 +nc64bit -define CYCLE=8.0 -define MAX=2000000 +access+r +prog_path=/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/prog0 
s50(08Jul2021:16:05:10):  irun /home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/top_tb.sv +incdir+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./src+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./include+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim +define+prog0+FSDB_ALL +nc64bit -define CYCLE=8.0 -define MAX=2000000 +access+r +prog_path=/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/prog0 
s51(08Jul2021:16:12:50):  irun /home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/top_tb.sv +incdir+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./src+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./include+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim +define+prog0+FSDB_ALL +nc64bit -define CYCLE=8.0 -define MAX=2000000 +access+r +prog_path=/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/prog0 
s52(08Jul2021:16:14:38):  irun /home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/top_tb.sv +incdir+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./src+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./include+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim +define+prog0+FSDB_ALL +nc64bit -define CYCLE=8.0 -define MAX=2000000 +access+r +prog_path=/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/prog0 
s53(08Jul2021:16:16:59):  irun /home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/top_tb.sv +incdir+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./src+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./include+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim +define+prog0+FSDB_ALL +nc64bit -define CYCLE=8.0 -define MAX=2000000 +access+r +prog_path=/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/prog0 
s54(08Jul2021:16:30:07):  irun /home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/top_tb.sv +incdir+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./src+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./include+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim +define+prog0+FSDB_ALL +nc64bit -define CYCLE=8.0 -define MAX=2000000 +access+r +prog_path=/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/prog0 
s55(08Jul2021:16:30:13):  irun /home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/top_tb.sv +incdir+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./src+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./include+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim +define+prog0+FSDB_ALL +nc64bit -define CYCLE=8.0 -define MAX=2000000 +access+r +prog_path=/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/prog0 
s56(08Jul2021:16:33:21):  irun /home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/top_tb.sv +incdir+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./src+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./include+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim +define+prog0+FSDB_ALL +nc64bit -define CYCLE=8.0 -define MAX=2000000 +access+r +prog_path=/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/prog0 
s57(08Jul2021:16:33:27):  irun /home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/top_tb.sv +incdir+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./src+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./include+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim +define+prog0+FSDB_ALL +nc64bit -define CYCLE=8.0 -define MAX=2000000 +access+r +prog_path=/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/prog0 
s58(08Jul2021:16:35:03):  irun /home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/top_tb.sv +incdir+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./src+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./include+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim +define+prog0+FSDB_ALL +nc64bit -define CYCLE=8.0 -define MAX=2000000 +access+r +prog_path=/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/prog0 
s59(08Jul2021:16:35:10):  irun /home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/top_tb.sv +incdir+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./src+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./include+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim +define+prog0+FSDB_ALL +nc64bit -define CYCLE=8.0 -define MAX=2000000 +access+r +prog_path=/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/prog0 
s60(08Jul2021:17:02:41):  irun /home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/top_tb.sv +incdir+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./src+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./include+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim +define+prog0+FSDB_ALL +nc64bit -define CYCLE=8.0 -define MAX=2000000 +access+r +prog_path=/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/prog0 
s61(08Jul2021:17:18:29):  irun /home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/top_tb.sv +incdir+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./src+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./include+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim +define+prog0+FSDB_ALL +nc64bit -define CYCLE=8.0 -define MAX=2000000 +access+r +prog_path=/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/prog0 
s62(08Jul2021:17:46:11):  irun /home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/top_tb.sv +incdir+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./src+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./include+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim +define+prog0+FSDB_ALL +nc64bit -define CYCLE=8.0 -define MAX=2000000 +access+r +prog_path=/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/prog0 
s63(08Jul2021:17:47:17):  irun /home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/top_tb.sv +incdir+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./src+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./include+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim +define+prog0+FSDB_ALL +nc64bit -define CYCLE=8.0 -define MAX=20000 +access+r +prog_path=/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/prog0 
s64(08Jul2021:18:11:32):  irun /home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/top_tb.sv +incdir+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./src+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./include+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim +define+prog0+FSDB_ALL +nc64bit -define CYCLE=8.0 -define MAX=20000 +access+r +prog_path=/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/prog0 
s65(08Jul2021:18:40:42):  irun /home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/top_tb.sv +incdir+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./src+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./include+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim +define+prog0+FSDB_ALL +nc64bit -define CYCLE=8.0 -define MAX=20000 +access+r +prog_path=/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/prog0 
s66(08Jul2021:18:41:15):  irun /home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/top_tb.sv +incdir+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./src+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./include+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim +define+prog0+FSDB_ALL +nc64bit -define CYCLE=8.0 -define MAX=20000 +access+r +prog_path=/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/prog0 
s67(08Jul2021:18:51:35):  irun /home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/top_tb.sv +incdir+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./src+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./include+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim +define+prog0+FSDB_ALL +nc64bit -define CYCLE=8.0 -define MAX=20000 +access+r +prog_path=/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/prog0 
s68(08Jul2021:18:51:42):  irun /home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/top_tb.sv +incdir+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./src+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./include+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim +define+prog0+FSDB_ALL +nc64bit -define CYCLE=8.0 -define MAX=20000 +access+r +prog_path=/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/prog0 
s69(08Jul2021:20:23:34):  irun /home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/top_tb.sv +incdir+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./src+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./include+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim +define+prog0+FSDB_ALL +nc64bit -define CYCLE=8.0 -define MAX=20000 +access+r +prog_path=/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/prog0 
s70(08Jul2021:20:23:48):  irun /home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/top_tb.sv +incdir+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./src+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./include+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim +define+prog0+FSDB_ALL +nc64bit -define CYCLE=8.0 -define MAX=20000 +access+r +prog_path=/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/prog0 
s71(08Jul2021:21:03:07):  irun /home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/top_tb.sv +incdir+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./src+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./include+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim +define+prog0+FSDB_ALL +nc64bit -define CYCLE=8.0 -define MAX=20000 +access+r +prog_path=/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/prog0 
s72(08Jul2021:21:03:41):  irun /home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/top_tb.sv +incdir+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./src+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./include+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim +define+prog0+FSDB_ALL +nc64bit -define CYCLE=8.0 -define MAX=20000 +access+r +prog_path=/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/prog0 
s73(08Jul2021:21:17:35):  irun /home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/top_tb.sv +incdir+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./src+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./include+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim +define+prog0+FSDB_ALL +nc64bit -define CYCLE=8.0 -define MAX=20000 +access+r +prog_path=/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/prog0 
s74(08Jul2021:21:34:41):  irun /home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/top_tb.sv +incdir+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./src+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./include+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim +define+prog0+FSDB_ALL +nc64bit -define CYCLE=8.0 -define MAX=20000 +access+r +prog_path=/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/prog0 
s75(08Jul2021:21:52:54):  irun /home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/top_tb.sv +incdir+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./src+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./include+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim +define+prog0+FSDB_ALL +nc64bit -define CYCLE=8.0 -define MAX=20000 +access+r +prog_path=/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/prog0 
s76(08Jul2021:22:21:28):  irun /home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/top_tb.sv +incdir+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./src+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./include+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim +define+prog0+FSDB_ALL +nc64bit -define CYCLE=8.0 -define MAX=20000 +access+r +prog_path=/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/prog0 
s77(08Jul2021:22:21:56):  irun /home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/top_tb.sv +incdir+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./src+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./include+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim +define+prog0+FSDB_ALL +nc64bit -define CYCLE=8.0 -define MAX=2000000 +access+r +prog_path=/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/prog0 
s78(08Jul2021:22:40:24):  irun /home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/top_tb.sv +incdir+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./src+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./include+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim +define+prog0+FSDB_ALL +nc64bit -define CYCLE=8.0 -define MAX=2000000 +access+r +prog_path=/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/prog0 
s79(09Jul2021:00:05:09):  irun /home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/top_tb.sv +incdir+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./src+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./include+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim +define+prog0 +nc64bit -define CYCLE=8.0 -define MAX=2000000 +access+r +prog_path=/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/prog0 
s80(09Jul2021:01:35:14):  irun /home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/top_tb.sv +incdir+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./src+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./include+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim +define+prog0 +nc64bit -define CYCLE=8.0 -define MAX=2000000 +access+r +prog_path=/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/prog0 
s81(09Jul2021:10:40:46):  irun /home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/top_tb.sv +incdir+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./src+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./include+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim +define+prog0 +nc64bit -define CYCLE=8.0 -define MAX=2000000 +access+r +prog_path=/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/prog0 
s82(09Jul2021:10:51:57):  irun /home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/top_tb.sv +incdir+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./src+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./include+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim +define+prog0 +nc64bit -define CYCLE=8.0 -define MAX=2000000 +access+r +prog_path=/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/prog0 
s83(09Jul2021:11:05:46):  irun /home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/top_tb.sv +incdir+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./src+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./include+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim +define+prog0 +nc64bit -define CYCLE=8.0 -define MAX=2000000 +access+r +prog_path=/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/prog0 
s84(09Jul2021:12:13:55):  irun /home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/top_tb.sv +incdir+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./src+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./include+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim +define+prog0+FSDB_ALL +nc64bit -define CYCLE=8.0 -define MAX=2000000 +access+r +prog_path=/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/prog0 
s85(09Jul2021:13:01:18):  irun /home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/top_tb.sv -sdf_file /home/max.chen/Training_Summer2/VLSI_2018/hw1/./syn/top_syn.sdf +incdir+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./syn+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./include+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim +define+SYN+prog0 -define CYCLE=8.0 -define MAX=2000000 +access+r +prog_path=/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/prog0 
s86(09Jul2021:13:29:52):  irun /home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/top_tb.sv +incdir+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./src+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./include+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim +define+prog0 +nc64bit -define CYCLE=8.0 -define MAX=2000000 +access+r +prog_path=/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/prog0 
s87(09Jul2021:13:30:40):  irun /home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/top_tb.sv +incdir+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./src+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./include+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim +define+prog0 +nc64bit -define CYCLE=8.0 -define MAX=2000000 +access+r +prog_path=/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/prog0 
s88(09Jul2021:13:34:26):  irun /home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/top_tb.sv +incdir+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./src+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./include+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim +define+prog0 +nc64bit -define CYCLE=8.0 -define MAX=2000000 +access+r +prog_path=/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/prog0 
s89(09Jul2021:13:36:23):  irun /home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/top_tb.sv -sdf_file /home/max.chen/Training_Summer2/VLSI_2018/hw1/./syn/top_syn.sdf +incdir+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./syn+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./include+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim +define+SYN+prog0 -define CYCLE=8.0 -define MAX=2000000 +access+r +prog_path=/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/prog0 
s90(09Jul2021:13:48:18):  irun /home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/top_tb.sv -sdf_file /home/max.chen/Training_Summer2/VLSI_2018/hw1/./syn/top_syn.sdf +incdir+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./syn+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./include+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim +define+SYN+prog0 -define CYCLE=8.0 -define MAX=2000000 +access+r +prog_path=/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/prog0 
s91(09Jul2021:13:49:00):  irun /home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/top_tb.sv -sdf_file /home/max.chen/Training_Summer2/VLSI_2018/hw1/./syn/top_syn.sdf +incdir+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./syn+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./include+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim +define+SYN+prog0+FSDB_ALL -define CYCLE=8.0 -define MAX=2000000 +access+r +nc64bit +prog_path=/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/prog0 
s92(09Jul2021:13:50:05):  irun /home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/top_tb.sv -sdf_file /home/max.chen/Training_Summer2/VLSI_2018/hw1/./syn/top_syn.sdf +incdir+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./syn+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./include+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim +define+SYN+prog0+FSDB_ALL -define CYCLE=8.0 -define MAX=2000000 +access+r +nc64bit +prog_path=/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/prog0 
s93(09Jul2021:13:53:54):  irun /home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/top_tb.sv -sdf_file /home/max.chen/Training_Summer2/VLSI_2018/hw1/./syn/top_syn.sdf +incdir+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./syn+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./include+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim +define+SYN+prog0+FSDB_ALL -define CYCLE=8.0 -define MAX=2000000 +access+r +nc64bit +prog_path=/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/prog0 
s94(09Jul2021:13:54:19):  irun /home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/top_tb.sv +incdir+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./src+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./include+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim +define+prog0 +nc64bit -define CYCLE=8.0 -define MAX=2000000 +access+r +prog_path=/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/prog0 
s95(09Jul2021:13:54:54):  irun /home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/top_tb.sv -sdf_file /home/max.chen/Training_Summer2/VLSI_2018/hw1/./syn/top_syn.sdf +incdir+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./syn+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./include+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim +define+SYN+prog0+FSDB_ALL -define CYCLE=8.0 -define MAX=2000000 +access+r +nc64bit +prog_path=/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/prog0 
s96(09Jul2021:13:56:54):  irun /home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/top_tb.sv -sdf_file /home/max.chen/Training_Summer2/VLSI_2018/hw1/./syn/top_syn.sdf +incdir+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./syn+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./include+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim +define+SYN+prog0+FSDB_ALL -define CYCLE=8.0 -define MAX=2000000 +access+r +nc64bit +prog_path=/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/prog0 
s97(09Jul2021:14:08:18):  irun /home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/top_tb.sv -sdf_file /home/max.chen/Training_Summer2/VLSI_2018/hw1/./syn/top_syn.sdf +incdir+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./syn+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./include+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim +define+SYN+prog0+FSDB_ALL -define CYCLE=8.0 -define MAX=2000000 +access+r +nc64bit +prog_path=/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/prog0 
s98(09Jul2021:14:09:07):  irun /home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/top_tb.sv -sdf_file /home/max.chen/Training_Summer2/VLSI_2018/hw1/./syn/top_syn.sdf +incdir+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./syn+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./include+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim +define+SYN+prog0+FSDB_ALL -define CYCLE=8.0 -define MAX=2000000 +access+r +nc64bit +prog_path=/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/prog0 
s99(09Jul2021:14:10:40):  irun /home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/top_tb.sv -sdf_file /home/max.chen/Training_Summer2/VLSI_2018/hw1/./syn/top_syn.sdf +incdir+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./syn+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./include+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim +define+SYN+prog0+FSDB_ALL -define CYCLE=8.0 -define MAX=2000000 +access+r +nc64bit +prog_path=/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/prog0 
s100(09Jul2021:14:13:16):  irun /home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/top_tb.sv -sdf_file /home/max.chen/Training_Summer2/VLSI_2018/hw1/./syn/top_syn.sdf +incdir+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./syn+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./include+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim +define+SYN+prog0+FSDB_ALL -define CYCLE=20.0 -define MAX=2000000 +access+r +nc64bit +prog_path=/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/prog0 
s101(09Jul2021:15:58:44):  irun /home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/top_tb.sv -sdf_file /home/max.chen/Training_Summer2/VLSI_2018/hw1/./syn/top_syn.sdf +incdir+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./syn+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./include+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim +define+SYN+prog0 -define CYCLE=13.0 -define MAX=2000000 +access+r +nc64bit +prog_path=/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/prog0 
s102(09Jul2021:16:00:10):  irun /home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/top_tb.sv -sdf_file /home/max.chen/Training_Summer2/VLSI_2018/hw1/./syn/top_syn.sdf +incdir+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./syn+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./include+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim +define+SYN+prog0 -define CYCLE=13.0 -define MAX=2000000 +access+r +nc64bit +prog_path=/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/prog0 
s103(09Jul2021:16:00:27):  irun /home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/top_tb.sv +incdir+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./src+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./include+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim +define+prog0 +nc64bit -define CYCLE=13.0 -define MAX=2000000 +access+r +prog_path=/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/prog0 
s104(09Jul2021:16:01:24):  irun /home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/top_tb.sv +incdir+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./src+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./include+/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim +define+prog0+FSDB_ALL +nc64bit -define CYCLE=13.0 -define MAX=2000000 +access+r +prog_path=/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim/prog0 
