module top_module (
    input clk,
    input reset,      // Synchronous active-high reset
    output reg [3:0] q
);

    // 4-bit binary counter with a period of 16, reset synchronously
    always @(posedge clk) begin
        if (reset)
            q <= 4'b0000;
        else if (q == 4'b1111)
            q <= 4'b0000;
        else
            q <= q + 1;
    end

endmodule