
Moving1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000fb3c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000fc8  0800fcd0  0800fcd0  00010cd0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08010c98  08010c98  000121dc  2**0
                  CONTENTS
  4 .ARM          00000008  08010c98  08010c98  00011c98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08010ca0  08010ca0  000121dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08010ca0  08010ca0  00011ca0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08010ca4  08010ca4  00011ca4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001dc  20000000  08010ca8  00012000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000121dc  2**0
                  CONTENTS
 10 .bss          00005208  200001e0  200001e0  000121e0  2**3
                  ALLOC
 11 ._user_heap_stack 00000600  200053e8  200053e8  000121e0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000121dc  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001dd05  00000000  00000000  0001220c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003f7b  00000000  00000000  0002ff11  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001b78  00000000  00000000  00033e90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001584  00000000  00000000  00035a08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00025e92  00000000  00000000  00036f8c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001f605  00000000  00000000  0005ce1e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e9db6  00000000  00000000  0007c423  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001661d9  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00008a88  00000000  00000000  0016621c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000066  00000000  00000000  0016eca4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e0 	.word	0x200001e0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800fcb4 	.word	0x0800fcb4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e4 	.word	0x200001e4
 80001cc:	0800fcb4 	.word	0x0800fcb4

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9a0 	b.w	8000fe0 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	@ (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	@ (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	460c      	mov	r4, r1
 8000d2c:	2b00      	cmp	r3, #0
 8000d2e:	d14e      	bne.n	8000dce <__udivmoddi4+0xaa>
 8000d30:	4694      	mov	ip, r2
 8000d32:	458c      	cmp	ip, r1
 8000d34:	4686      	mov	lr, r0
 8000d36:	fab2 f282 	clz	r2, r2
 8000d3a:	d962      	bls.n	8000e02 <__udivmoddi4+0xde>
 8000d3c:	b14a      	cbz	r2, 8000d52 <__udivmoddi4+0x2e>
 8000d3e:	f1c2 0320 	rsb	r3, r2, #32
 8000d42:	4091      	lsls	r1, r2
 8000d44:	fa20 f303 	lsr.w	r3, r0, r3
 8000d48:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d4c:	4319      	orrs	r1, r3
 8000d4e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d52:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d56:	fa1f f68c 	uxth.w	r6, ip
 8000d5a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d5e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d62:	fb07 1114 	mls	r1, r7, r4, r1
 8000d66:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d6a:	fb04 f106 	mul.w	r1, r4, r6
 8000d6e:	4299      	cmp	r1, r3
 8000d70:	d90a      	bls.n	8000d88 <__udivmoddi4+0x64>
 8000d72:	eb1c 0303 	adds.w	r3, ip, r3
 8000d76:	f104 30ff 	add.w	r0, r4, #4294967295
 8000d7a:	f080 8112 	bcs.w	8000fa2 <__udivmoddi4+0x27e>
 8000d7e:	4299      	cmp	r1, r3
 8000d80:	f240 810f 	bls.w	8000fa2 <__udivmoddi4+0x27e>
 8000d84:	3c02      	subs	r4, #2
 8000d86:	4463      	add	r3, ip
 8000d88:	1a59      	subs	r1, r3, r1
 8000d8a:	fa1f f38e 	uxth.w	r3, lr
 8000d8e:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d92:	fb07 1110 	mls	r1, r7, r0, r1
 8000d96:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d9a:	fb00 f606 	mul.w	r6, r0, r6
 8000d9e:	429e      	cmp	r6, r3
 8000da0:	d90a      	bls.n	8000db8 <__udivmoddi4+0x94>
 8000da2:	eb1c 0303 	adds.w	r3, ip, r3
 8000da6:	f100 31ff 	add.w	r1, r0, #4294967295
 8000daa:	f080 80fc 	bcs.w	8000fa6 <__udivmoddi4+0x282>
 8000dae:	429e      	cmp	r6, r3
 8000db0:	f240 80f9 	bls.w	8000fa6 <__udivmoddi4+0x282>
 8000db4:	4463      	add	r3, ip
 8000db6:	3802      	subs	r0, #2
 8000db8:	1b9b      	subs	r3, r3, r6
 8000dba:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000dbe:	2100      	movs	r1, #0
 8000dc0:	b11d      	cbz	r5, 8000dca <__udivmoddi4+0xa6>
 8000dc2:	40d3      	lsrs	r3, r2
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	e9c5 3200 	strd	r3, r2, [r5]
 8000dca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dce:	428b      	cmp	r3, r1
 8000dd0:	d905      	bls.n	8000dde <__udivmoddi4+0xba>
 8000dd2:	b10d      	cbz	r5, 8000dd8 <__udivmoddi4+0xb4>
 8000dd4:	e9c5 0100 	strd	r0, r1, [r5]
 8000dd8:	2100      	movs	r1, #0
 8000dda:	4608      	mov	r0, r1
 8000ddc:	e7f5      	b.n	8000dca <__udivmoddi4+0xa6>
 8000dde:	fab3 f183 	clz	r1, r3
 8000de2:	2900      	cmp	r1, #0
 8000de4:	d146      	bne.n	8000e74 <__udivmoddi4+0x150>
 8000de6:	42a3      	cmp	r3, r4
 8000de8:	d302      	bcc.n	8000df0 <__udivmoddi4+0xcc>
 8000dea:	4290      	cmp	r0, r2
 8000dec:	f0c0 80f0 	bcc.w	8000fd0 <__udivmoddi4+0x2ac>
 8000df0:	1a86      	subs	r6, r0, r2
 8000df2:	eb64 0303 	sbc.w	r3, r4, r3
 8000df6:	2001      	movs	r0, #1
 8000df8:	2d00      	cmp	r5, #0
 8000dfa:	d0e6      	beq.n	8000dca <__udivmoddi4+0xa6>
 8000dfc:	e9c5 6300 	strd	r6, r3, [r5]
 8000e00:	e7e3      	b.n	8000dca <__udivmoddi4+0xa6>
 8000e02:	2a00      	cmp	r2, #0
 8000e04:	f040 8090 	bne.w	8000f28 <__udivmoddi4+0x204>
 8000e08:	eba1 040c 	sub.w	r4, r1, ip
 8000e0c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e10:	fa1f f78c 	uxth.w	r7, ip
 8000e14:	2101      	movs	r1, #1
 8000e16:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e1a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e1e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e22:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e26:	fb07 f006 	mul.w	r0, r7, r6
 8000e2a:	4298      	cmp	r0, r3
 8000e2c:	d908      	bls.n	8000e40 <__udivmoddi4+0x11c>
 8000e2e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e32:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e36:	d202      	bcs.n	8000e3e <__udivmoddi4+0x11a>
 8000e38:	4298      	cmp	r0, r3
 8000e3a:	f200 80cd 	bhi.w	8000fd8 <__udivmoddi4+0x2b4>
 8000e3e:	4626      	mov	r6, r4
 8000e40:	1a1c      	subs	r4, r3, r0
 8000e42:	fa1f f38e 	uxth.w	r3, lr
 8000e46:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e4a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e4e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e52:	fb00 f707 	mul.w	r7, r0, r7
 8000e56:	429f      	cmp	r7, r3
 8000e58:	d908      	bls.n	8000e6c <__udivmoddi4+0x148>
 8000e5a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e5e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e62:	d202      	bcs.n	8000e6a <__udivmoddi4+0x146>
 8000e64:	429f      	cmp	r7, r3
 8000e66:	f200 80b0 	bhi.w	8000fca <__udivmoddi4+0x2a6>
 8000e6a:	4620      	mov	r0, r4
 8000e6c:	1bdb      	subs	r3, r3, r7
 8000e6e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e72:	e7a5      	b.n	8000dc0 <__udivmoddi4+0x9c>
 8000e74:	f1c1 0620 	rsb	r6, r1, #32
 8000e78:	408b      	lsls	r3, r1
 8000e7a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e7e:	431f      	orrs	r7, r3
 8000e80:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e84:	fa04 f301 	lsl.w	r3, r4, r1
 8000e88:	ea43 030c 	orr.w	r3, r3, ip
 8000e8c:	40f4      	lsrs	r4, r6
 8000e8e:	fa00 f801 	lsl.w	r8, r0, r1
 8000e92:	0c38      	lsrs	r0, r7, #16
 8000e94:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000e98:	fbb4 fef0 	udiv	lr, r4, r0
 8000e9c:	fa1f fc87 	uxth.w	ip, r7
 8000ea0:	fb00 441e 	mls	r4, r0, lr, r4
 8000ea4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ea8:	fb0e f90c 	mul.w	r9, lr, ip
 8000eac:	45a1      	cmp	r9, r4
 8000eae:	fa02 f201 	lsl.w	r2, r2, r1
 8000eb2:	d90a      	bls.n	8000eca <__udivmoddi4+0x1a6>
 8000eb4:	193c      	adds	r4, r7, r4
 8000eb6:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000eba:	f080 8084 	bcs.w	8000fc6 <__udivmoddi4+0x2a2>
 8000ebe:	45a1      	cmp	r9, r4
 8000ec0:	f240 8081 	bls.w	8000fc6 <__udivmoddi4+0x2a2>
 8000ec4:	f1ae 0e02 	sub.w	lr, lr, #2
 8000ec8:	443c      	add	r4, r7
 8000eca:	eba4 0409 	sub.w	r4, r4, r9
 8000ece:	fa1f f983 	uxth.w	r9, r3
 8000ed2:	fbb4 f3f0 	udiv	r3, r4, r0
 8000ed6:	fb00 4413 	mls	r4, r0, r3, r4
 8000eda:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ede:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ee2:	45a4      	cmp	ip, r4
 8000ee4:	d907      	bls.n	8000ef6 <__udivmoddi4+0x1d2>
 8000ee6:	193c      	adds	r4, r7, r4
 8000ee8:	f103 30ff 	add.w	r0, r3, #4294967295
 8000eec:	d267      	bcs.n	8000fbe <__udivmoddi4+0x29a>
 8000eee:	45a4      	cmp	ip, r4
 8000ef0:	d965      	bls.n	8000fbe <__udivmoddi4+0x29a>
 8000ef2:	3b02      	subs	r3, #2
 8000ef4:	443c      	add	r4, r7
 8000ef6:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000efa:	fba0 9302 	umull	r9, r3, r0, r2
 8000efe:	eba4 040c 	sub.w	r4, r4, ip
 8000f02:	429c      	cmp	r4, r3
 8000f04:	46ce      	mov	lr, r9
 8000f06:	469c      	mov	ip, r3
 8000f08:	d351      	bcc.n	8000fae <__udivmoddi4+0x28a>
 8000f0a:	d04e      	beq.n	8000faa <__udivmoddi4+0x286>
 8000f0c:	b155      	cbz	r5, 8000f24 <__udivmoddi4+0x200>
 8000f0e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f12:	eb64 040c 	sbc.w	r4, r4, ip
 8000f16:	fa04 f606 	lsl.w	r6, r4, r6
 8000f1a:	40cb      	lsrs	r3, r1
 8000f1c:	431e      	orrs	r6, r3
 8000f1e:	40cc      	lsrs	r4, r1
 8000f20:	e9c5 6400 	strd	r6, r4, [r5]
 8000f24:	2100      	movs	r1, #0
 8000f26:	e750      	b.n	8000dca <__udivmoddi4+0xa6>
 8000f28:	f1c2 0320 	rsb	r3, r2, #32
 8000f2c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f30:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f34:	fa24 f303 	lsr.w	r3, r4, r3
 8000f38:	4094      	lsls	r4, r2
 8000f3a:	430c      	orrs	r4, r1
 8000f3c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f40:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f44:	fa1f f78c 	uxth.w	r7, ip
 8000f48:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f4c:	fb08 3110 	mls	r1, r8, r0, r3
 8000f50:	0c23      	lsrs	r3, r4, #16
 8000f52:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f56:	fb00 f107 	mul.w	r1, r0, r7
 8000f5a:	4299      	cmp	r1, r3
 8000f5c:	d908      	bls.n	8000f70 <__udivmoddi4+0x24c>
 8000f5e:	eb1c 0303 	adds.w	r3, ip, r3
 8000f62:	f100 36ff 	add.w	r6, r0, #4294967295
 8000f66:	d22c      	bcs.n	8000fc2 <__udivmoddi4+0x29e>
 8000f68:	4299      	cmp	r1, r3
 8000f6a:	d92a      	bls.n	8000fc2 <__udivmoddi4+0x29e>
 8000f6c:	3802      	subs	r0, #2
 8000f6e:	4463      	add	r3, ip
 8000f70:	1a5b      	subs	r3, r3, r1
 8000f72:	b2a4      	uxth	r4, r4
 8000f74:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f78:	fb08 3311 	mls	r3, r8, r1, r3
 8000f7c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f80:	fb01 f307 	mul.w	r3, r1, r7
 8000f84:	42a3      	cmp	r3, r4
 8000f86:	d908      	bls.n	8000f9a <__udivmoddi4+0x276>
 8000f88:	eb1c 0404 	adds.w	r4, ip, r4
 8000f8c:	f101 36ff 	add.w	r6, r1, #4294967295
 8000f90:	d213      	bcs.n	8000fba <__udivmoddi4+0x296>
 8000f92:	42a3      	cmp	r3, r4
 8000f94:	d911      	bls.n	8000fba <__udivmoddi4+0x296>
 8000f96:	3902      	subs	r1, #2
 8000f98:	4464      	add	r4, ip
 8000f9a:	1ae4      	subs	r4, r4, r3
 8000f9c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000fa0:	e739      	b.n	8000e16 <__udivmoddi4+0xf2>
 8000fa2:	4604      	mov	r4, r0
 8000fa4:	e6f0      	b.n	8000d88 <__udivmoddi4+0x64>
 8000fa6:	4608      	mov	r0, r1
 8000fa8:	e706      	b.n	8000db8 <__udivmoddi4+0x94>
 8000faa:	45c8      	cmp	r8, r9
 8000fac:	d2ae      	bcs.n	8000f0c <__udivmoddi4+0x1e8>
 8000fae:	ebb9 0e02 	subs.w	lr, r9, r2
 8000fb2:	eb63 0c07 	sbc.w	ip, r3, r7
 8000fb6:	3801      	subs	r0, #1
 8000fb8:	e7a8      	b.n	8000f0c <__udivmoddi4+0x1e8>
 8000fba:	4631      	mov	r1, r6
 8000fbc:	e7ed      	b.n	8000f9a <__udivmoddi4+0x276>
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	e799      	b.n	8000ef6 <__udivmoddi4+0x1d2>
 8000fc2:	4630      	mov	r0, r6
 8000fc4:	e7d4      	b.n	8000f70 <__udivmoddi4+0x24c>
 8000fc6:	46d6      	mov	lr, sl
 8000fc8:	e77f      	b.n	8000eca <__udivmoddi4+0x1a6>
 8000fca:	4463      	add	r3, ip
 8000fcc:	3802      	subs	r0, #2
 8000fce:	e74d      	b.n	8000e6c <__udivmoddi4+0x148>
 8000fd0:	4606      	mov	r6, r0
 8000fd2:	4623      	mov	r3, r4
 8000fd4:	4608      	mov	r0, r1
 8000fd6:	e70f      	b.n	8000df8 <__udivmoddi4+0xd4>
 8000fd8:	3e02      	subs	r6, #2
 8000fda:	4463      	add	r3, ip
 8000fdc:	e730      	b.n	8000e40 <__udivmoddi4+0x11c>
 8000fde:	bf00      	nop

08000fe0 <__aeabi_idiv0>:
 8000fe0:	4770      	bx	lr
 8000fe2:	bf00      	nop

08000fe4 <_ICM20948_SelectUserBank>:

#include "ICM20948.h"

HAL_StatusTypeDef _ICM20948_SelectUserBank(I2C_HandleTypeDef * hi2c, uint8_t const selectI2cAddress, int userBankNum) {
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	b08a      	sub	sp, #40	@ 0x28
 8000fe8:	af04      	add	r7, sp, #16
 8000fea:	60f8      	str	r0, [r7, #12]
 8000fec:	460b      	mov	r3, r1
 8000fee:	607a      	str	r2, [r7, #4]
 8000ff0:	72fb      	strb	r3, [r7, #11]
	HAL_StatusTypeDef status = HAL_OK;
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	75fb      	strb	r3, [r7, #23]
	uint8_t writeData = userBankNum << BIT_4;
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	b2db      	uxtb	r3, r3
 8000ffa:	011b      	lsls	r3, r3, #4
 8000ffc:	b2db      	uxtb	r3, r3
 8000ffe:	757b      	strb	r3, [r7, #21]
	uint8_t deviceI2CAddress = (selectI2cAddress == 0)? ICM20948__I2C_SLAVE_ADDRESS_1: ICM20948__I2C_SLAVE_ADDRESS_2;
 8001000:	7afb      	ldrb	r3, [r7, #11]
 8001002:	2b00      	cmp	r3, #0
 8001004:	d101      	bne.n	800100a <_ICM20948_SelectUserBank+0x26>
 8001006:	2368      	movs	r3, #104	@ 0x68
 8001008:	e000      	b.n	800100c <_ICM20948_SelectUserBank+0x28>
 800100a:	2369      	movs	r3, #105	@ 0x69
 800100c:	75bb      	strb	r3, [r7, #22]

	status = HAL_I2C_Mem_Write(
 800100e:	7dbb      	ldrb	r3, [r7, #22]
 8001010:	b29b      	uxth	r3, r3
 8001012:	005b      	lsls	r3, r3, #1
 8001014:	b299      	uxth	r1, r3
 8001016:	230a      	movs	r3, #10
 8001018:	9302      	str	r3, [sp, #8]
 800101a:	2301      	movs	r3, #1
 800101c:	9301      	str	r3, [sp, #4]
 800101e:	f107 0315 	add.w	r3, r7, #21
 8001022:	9300      	str	r3, [sp, #0]
 8001024:	2301      	movs	r3, #1
 8001026:	227f      	movs	r2, #127	@ 0x7f
 8001028:	68f8      	ldr	r0, [r7, #12]
 800102a:	f003 fa61 	bl	80044f0 <HAL_I2C_Mem_Write>
 800102e:	4603      	mov	r3, r0
 8001030:	75fb      	strb	r3, [r7, #23]
			I2C_MEMADD_SIZE_8BIT,
			&writeData,
			I2C_MEMADD_SIZE_8BIT,
			10);

	return status;
 8001032:	7dfb      	ldrb	r3, [r7, #23]
}
 8001034:	4618      	mov	r0, r3
 8001036:	3718      	adds	r7, #24
 8001038:	46bd      	mov	sp, r7
 800103a:	bd80      	pop	{r7, pc}

0800103c <_ICM20948_WriteByte>:

HAL_StatusTypeDef _ICM20948_WriteByte(I2C_HandleTypeDef * hi2c, uint8_t const selectI2cAddress, uint8_t const registerAddress, uint8_t writeData) {
 800103c:	b580      	push	{r7, lr}
 800103e:	b088      	sub	sp, #32
 8001040:	af04      	add	r7, sp, #16
 8001042:	6078      	str	r0, [r7, #4]
 8001044:	4608      	mov	r0, r1
 8001046:	4611      	mov	r1, r2
 8001048:	461a      	mov	r2, r3
 800104a:	4603      	mov	r3, r0
 800104c:	70fb      	strb	r3, [r7, #3]
 800104e:	460b      	mov	r3, r1
 8001050:	70bb      	strb	r3, [r7, #2]
 8001052:	4613      	mov	r3, r2
 8001054:	707b      	strb	r3, [r7, #1]
	HAL_StatusTypeDef status = HAL_OK;
 8001056:	2300      	movs	r3, #0
 8001058:	73fb      	strb	r3, [r7, #15]
	uint8_t deviceI2CAddress = (selectI2cAddress == 0)? ICM20948__I2C_SLAVE_ADDRESS_1: ICM20948__I2C_SLAVE_ADDRESS_2;
 800105a:	78fb      	ldrb	r3, [r7, #3]
 800105c:	2b00      	cmp	r3, #0
 800105e:	d101      	bne.n	8001064 <_ICM20948_WriteByte+0x28>
 8001060:	2368      	movs	r3, #104	@ 0x68
 8001062:	e000      	b.n	8001066 <_ICM20948_WriteByte+0x2a>
 8001064:	2369      	movs	r3, #105	@ 0x69
 8001066:	73bb      	strb	r3, [r7, #14]

	status = HAL_I2C_Mem_Write(
 8001068:	7bbb      	ldrb	r3, [r7, #14]
 800106a:	b29b      	uxth	r3, r3
 800106c:	005b      	lsls	r3, r3, #1
 800106e:	b299      	uxth	r1, r3
 8001070:	78bb      	ldrb	r3, [r7, #2]
 8001072:	b29a      	uxth	r2, r3
 8001074:	230a      	movs	r3, #10
 8001076:	9302      	str	r3, [sp, #8]
 8001078:	2301      	movs	r3, #1
 800107a:	9301      	str	r3, [sp, #4]
 800107c:	1c7b      	adds	r3, r7, #1
 800107e:	9300      	str	r3, [sp, #0]
 8001080:	2301      	movs	r3, #1
 8001082:	6878      	ldr	r0, [r7, #4]
 8001084:	f003 fa34 	bl	80044f0 <HAL_I2C_Mem_Write>
 8001088:	4603      	mov	r3, r0
 800108a:	73fb      	strb	r3, [r7, #15]
			I2C_MEMADD_SIZE_8BIT,
			&writeData,
			I2C_MEMADD_SIZE_8BIT,
			10);

	return status;
 800108c:	7bfb      	ldrb	r3, [r7, #15]
}
 800108e:	4618      	mov	r0, r3
 8001090:	3710      	adds	r7, #16
 8001092:	46bd      	mov	sp, r7
 8001094:	bd80      	pop	{r7, pc}

08001096 <_AK09916_WriteByte>:
			10);

	return status;
}

HAL_StatusTypeDef _AK09916_WriteByte(I2C_HandleTypeDef * hi2c, uint8_t const registerAddress, uint8_t writeData) {
 8001096:	b580      	push	{r7, lr}
 8001098:	b088      	sub	sp, #32
 800109a:	af04      	add	r7, sp, #16
 800109c:	6078      	str	r0, [r7, #4]
 800109e:	460b      	mov	r3, r1
 80010a0:	70fb      	strb	r3, [r7, #3]
 80010a2:	4613      	mov	r3, r2
 80010a4:	70bb      	strb	r3, [r7, #2]
	HAL_StatusTypeDef status = HAL_OK;
 80010a6:	2300      	movs	r3, #0
 80010a8:	73fb      	strb	r3, [r7, #15]

	status = HAL_I2C_Mem_Write(
 80010aa:	78fb      	ldrb	r3, [r7, #3]
 80010ac:	b29a      	uxth	r2, r3
 80010ae:	230a      	movs	r3, #10
 80010b0:	9302      	str	r3, [sp, #8]
 80010b2:	2301      	movs	r3, #1
 80010b4:	9301      	str	r3, [sp, #4]
 80010b6:	1cbb      	adds	r3, r7, #2
 80010b8:	9300      	str	r3, [sp, #0]
 80010ba:	2301      	movs	r3, #1
 80010bc:	2118      	movs	r1, #24
 80010be:	6878      	ldr	r0, [r7, #4]
 80010c0:	f003 fa16 	bl	80044f0 <HAL_I2C_Mem_Write>
 80010c4:	4603      	mov	r3, r0
 80010c6:	73fb      	strb	r3, [r7, #15]
			I2C_MEMADD_SIZE_8BIT,
			&writeData,
			I2C_MEMADD_SIZE_8BIT,
			10);

	return status;
 80010c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80010ca:	4618      	mov	r0, r3
 80010cc:	3710      	adds	r7, #16
 80010ce:	46bd      	mov	sp, r7
 80010d0:	bd80      	pop	{r7, pc}

080010d2 <ICM20948_init>:
	}
	
	return 0;
}

void ICM20948_init(I2C_HandleTypeDef * hi2c, uint8_t const selectI2cAddress, uint8_t const selectGyroSensitivity, uint8_t const selectAccelSensitivity) {
 80010d2:	b580      	push	{r7, lr}
 80010d4:	b084      	sub	sp, #16
 80010d6:	af00      	add	r7, sp, #0
 80010d8:	6078      	str	r0, [r7, #4]
 80010da:	4608      	mov	r0, r1
 80010dc:	4611      	mov	r1, r2
 80010de:	461a      	mov	r2, r3
 80010e0:	4603      	mov	r3, r0
 80010e2:	70fb      	strb	r3, [r7, #3]
 80010e4:	460b      	mov	r3, r1
 80010e6:	70bb      	strb	r3, [r7, #2]
 80010e8:	4613      	mov	r3, r2
 80010ea:	707b      	strb	r3, [r7, #1]
	HAL_StatusTypeDef status = HAL_OK;
 80010ec:	2300      	movs	r3, #0
 80010ee:	73fb      	strb	r3, [r7, #15]

	status = _ICM20948_SelectUserBank(hi2c, selectI2cAddress, USER_BANK_0);
 80010f0:	78fb      	ldrb	r3, [r7, #3]
 80010f2:	2200      	movs	r2, #0
 80010f4:	4619      	mov	r1, r3
 80010f6:	6878      	ldr	r0, [r7, #4]
 80010f8:	f7ff ff74 	bl	8000fe4 <_ICM20948_SelectUserBank>
 80010fc:	4603      	mov	r3, r0
 80010fe:	73fb      	strb	r3, [r7, #15]

	status = _ICM20948_WriteByte(
 8001100:	78f9      	ldrb	r1, [r7, #3]
 8001102:	2380      	movs	r3, #128	@ 0x80
 8001104:	2206      	movs	r2, #6
 8001106:	6878      	ldr	r0, [r7, #4]
 8001108:	f7ff ff98 	bl	800103c <_ICM20948_WriteByte>
 800110c:	4603      	mov	r3, r0
 800110e:	73fb      	strb	r3, [r7, #15]
			hi2c,
			selectI2cAddress,
			ICM20948__USER_BANK_0__PWR_MGMT_1__REGISTER,
			ICM20948_RESET);

	HAL_Delay(200);
 8001110:	20c8      	movs	r0, #200	@ 0xc8
 8001112:	f002 fac9 	bl	80036a8 <HAL_Delay>

	status = _ICM20948_WriteByte(
 8001116:	78f9      	ldrb	r1, [r7, #3]
 8001118:	2301      	movs	r3, #1
 800111a:	2206      	movs	r2, #6
 800111c:	6878      	ldr	r0, [r7, #4]
 800111e:	f7ff ff8d 	bl	800103c <_ICM20948_WriteByte>
 8001122:	4603      	mov	r3, r0
 8001124:	73fb      	strb	r3, [r7, #15]
			selectI2cAddress,
			ICM20948__USER_BANK_0__PWR_MGMT_1__REGISTER,
			ICM20948_AUTO_SELECT_CLOCK);

	//enable both gyroscope and accelerometer
	status = _ICM20948_WriteByte(
 8001126:	78f9      	ldrb	r1, [r7, #3]
 8001128:	2300      	movs	r3, #0
 800112a:	2207      	movs	r2, #7
 800112c:	6878      	ldr	r0, [r7, #4]
 800112e:	f7ff ff85 	bl	800103c <_ICM20948_WriteByte>
 8001132:	4603      	mov	r3, r0
 8001134:	73fb      	strb	r3, [r7, #15]
			hi2c,
			selectI2cAddress,
			ICM20948__USER_BANK_0__PWR_MGMT_2__REGISTER,
			ICM20948_DISABLE_SENSORS); // For some reason this needs to be tested

	status = _ICM20948_SelectUserBank(hi2c, selectI2cAddress, USER_BANK_2);
 8001136:	78fb      	ldrb	r3, [r7, #3]
 8001138:	2202      	movs	r2, #2
 800113a:	4619      	mov	r1, r3
 800113c:	6878      	ldr	r0, [r7, #4]
 800113e:	f7ff ff51 	bl	8000fe4 <_ICM20948_SelectUserBank>
 8001142:	4603      	mov	r3, r0
 8001144:	73fb      	strb	r3, [r7, #15]
	//gyroscope sampling rate settings.
	status = _ICM20948_WriteByte(
			hi2c,
			selectI2cAddress,
			ICM20948__USER_BANK_2__GYRO_CONFIG_1__REGISTER,
			0 << GYRO_DLPFCFG_BIT|selectGyroSensitivity << GYRO_FS_SEL_BIT|EN_GRYO_DLPF << GYRO_FCHOICE_BIT);
 8001146:	78bb      	ldrb	r3, [r7, #2]
 8001148:	005b      	lsls	r3, r3, #1
 800114a:	b25b      	sxtb	r3, r3
 800114c:	f043 0301 	orr.w	r3, r3, #1
 8001150:	b25b      	sxtb	r3, r3
	status = _ICM20948_WriteByte(
 8001152:	b2db      	uxtb	r3, r3
 8001154:	78f9      	ldrb	r1, [r7, #3]
 8001156:	2201      	movs	r2, #1
 8001158:	6878      	ldr	r0, [r7, #4]
 800115a:	f7ff ff6f 	bl	800103c <_ICM20948_WriteByte>
 800115e:	4603      	mov	r3, r0
 8001160:	73fb      	strb	r3, [r7, #15]
	status = _ICM20948_WriteByte(
 8001162:	78f9      	ldrb	r1, [r7, #3]
 8001164:	2304      	movs	r3, #4
 8001166:	2200      	movs	r2, #0
 8001168:	6878      	ldr	r0, [r7, #4]
 800116a:	f7ff ff67 	bl	800103c <_ICM20948_WriteByte>
 800116e:	4603      	mov	r3, r0
 8001170:	73fb      	strb	r3, [r7, #15]
	//accelerometer sampling rate settings.
	status = _ICM20948_WriteByte(
			hi2c,
			selectI2cAddress,
			ICM20948__USER_BANK_2__ACCEL_CONFIG__REGISTER,
			1 << ACCEL_DLPFCFG_BIT|selectAccelSensitivity << ACCEL_FS_SEL_BIT|0x01 << ACCEL_FCHOICE_BIT);
 8001172:	787b      	ldrb	r3, [r7, #1]
 8001174:	005b      	lsls	r3, r3, #1
 8001176:	b25b      	sxtb	r3, r3
 8001178:	f043 0309 	orr.w	r3, r3, #9
 800117c:	b25b      	sxtb	r3, r3
	status = _ICM20948_WriteByte(
 800117e:	b2db      	uxtb	r3, r3
 8001180:	78f9      	ldrb	r1, [r7, #3]
 8001182:	2214      	movs	r2, #20
 8001184:	6878      	ldr	r0, [r7, #4]
 8001186:	f7ff ff59 	bl	800103c <_ICM20948_WriteByte>
 800118a:	4603      	mov	r3, r0
 800118c:	73fb      	strb	r3, [r7, #15]
	status = _ICM20948_WriteByte(
 800118e:	78f9      	ldrb	r1, [r7, #3]
 8001190:	2304      	movs	r3, #4
 8001192:	2211      	movs	r2, #17
 8001194:	6878      	ldr	r0, [r7, #4]
 8001196:	f7ff ff51 	bl	800103c <_ICM20948_WriteByte>
 800119a:	4603      	mov	r3, r0
 800119c:	73fb      	strb	r3, [r7, #15]
			selectI2cAddress,
			ICM20948__USER_BANK_2__ACCEL_SMPLRT_DIV_2__REGISTER,
			4);


	status = _ICM20948_SelectUserBank(hi2c, selectI2cAddress, USER_BANK_0);
 800119e:	78fb      	ldrb	r3, [r7, #3]
 80011a0:	2200      	movs	r2, #0
 80011a2:	4619      	mov	r1, r3
 80011a4:	6878      	ldr	r0, [r7, #4]
 80011a6:	f7ff ff1d 	bl	8000fe4 <_ICM20948_SelectUserBank>
 80011aa:	4603      	mov	r3, r0
 80011ac:	73fb      	strb	r3, [r7, #15]

	status = _ICM20948_WriteByte(
 80011ae:	78f9      	ldrb	r1, [r7, #3]
 80011b0:	2302      	movs	r3, #2
 80011b2:	220f      	movs	r2, #15
 80011b4:	6878      	ldr	r0, [r7, #4]
 80011b6:	f7ff ff41 	bl	800103c <_ICM20948_WriteByte>
 80011ba:	4603      	mov	r3, r0
 80011bc:	73fb      	strb	r3, [r7, #15]
			hi2c,
			selectI2cAddress,
			ICM20948__USER_BANK_0__INT_PIN_CFG__REGISTER,
			0x02); // Don't understand how this works

	status = _AK09916_WriteByte(
 80011be:	2208      	movs	r2, #8
 80011c0:	2131      	movs	r1, #49	@ 0x31
 80011c2:	6878      	ldr	r0, [r7, #4]
 80011c4:	f7ff ff67 	bl	8001096 <_AK09916_WriteByte>
 80011c8:	4603      	mov	r3, r0
 80011ca:	73fb      	strb	r3, [r7, #15]
			hi2c,
			AK09916__CNTL2__REGISTER,
			0x08);
}
 80011cc:	bf00      	nop
 80011ce:	3710      	adds	r7, #16
 80011d0:	46bd      	mov	sp, r7
 80011d2:	bd80      	pop	{r7, pc}

080011d4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80011d8:	f002 f9f4 	bl	80035c4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80011dc:	f000 f856 	bl	800128c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80011e0:	f000 fc28 	bl	8001a34 <MX_GPIO_Init>
  MX_TIM8_Init();
 80011e4:	f000 fb52 	bl	800188c <MX_TIM8_Init>
  MX_TIM2_Init();
 80011e8:	f000 fa1e 	bl	8001628 <MX_TIM2_Init>
  MX_TIM1_Init();
 80011ec:	f000 f97e 	bl	80014ec <MX_TIM1_Init>
  MX_USART3_UART_Init();
 80011f0:	f000 fbf6 	bl	80019e0 <MX_USART3_UART_Init>
  MX_TIM3_Init();
 80011f4:	f000 fa6c 	bl	80016d0 <MX_TIM3_Init>
  MX_TIM4_Init();
 80011f8:	f000 fabe 	bl	8001778 <MX_TIM4_Init>
  MX_TIM6_Init();
 80011fc:	f000 fb10 	bl	8001820 <MX_TIM6_Init>
  MX_ADC1_Init();
 8001200:	f000 f8a2 	bl	8001348 <MX_ADC1_Init>
  MX_ADC2_Init();
 8001204:	f000 f8f2 	bl	80013ec <MX_ADC2_Init>
  MX_I2C1_Init();
 8001208:	f000 f942 	bl	8001490 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  OLED_Init();
 800120c:	f00a f93a 	bl	800b484 <OLED_Init>
//  IMU_init();

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8001210:	f007 fa14 	bl	800863c <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8001214:	4a11      	ldr	r2, [pc, #68]	@ (800125c <main+0x88>)
 8001216:	2100      	movs	r1, #0
 8001218:	4811      	ldr	r0, [pc, #68]	@ (8001260 <main+0x8c>)
 800121a:	f007 fa59 	bl	80086d0 <osThreadNew>
 800121e:	4603      	mov	r3, r0
 8001220:	4a10      	ldr	r2, [pc, #64]	@ (8001264 <main+0x90>)
 8001222:	6013      	str	r3, [r2, #0]

  /* creation of UART_Thread */
  UART_ThreadHandle = osThreadNew(Uart_Function, NULL, &UART_Thread_attributes);
 8001224:	4a10      	ldr	r2, [pc, #64]	@ (8001268 <main+0x94>)
 8001226:	2100      	movs	r1, #0
 8001228:	4810      	ldr	r0, [pc, #64]	@ (800126c <main+0x98>)
 800122a:	f007 fa51 	bl	80086d0 <osThreadNew>
 800122e:	4603      	mov	r3, r0
 8001230:	4a0f      	ldr	r2, [pc, #60]	@ (8001270 <main+0x9c>)
 8001232:	6013      	str	r3, [r2, #0]

  /* creation of Gyroscope */
  GyroscopeHandle = osThreadNew(GyroSensor, NULL, &Gyroscope_attributes);
 8001234:	4a0f      	ldr	r2, [pc, #60]	@ (8001274 <main+0xa0>)
 8001236:	2100      	movs	r1, #0
 8001238:	480f      	ldr	r0, [pc, #60]	@ (8001278 <main+0xa4>)
 800123a:	f007 fa49 	bl	80086d0 <osThreadNew>
 800123e:	4603      	mov	r3, r0
 8001240:	4a0e      	ldr	r2, [pc, #56]	@ (800127c <main+0xa8>)
 8001242:	6013      	str	r3, [r2, #0]

  /* creation of Encoder */
  EncoderHandle = osThreadNew(encoder, NULL, &Encoder_attributes);
 8001244:	4a0e      	ldr	r2, [pc, #56]	@ (8001280 <main+0xac>)
 8001246:	2100      	movs	r1, #0
 8001248:	480e      	ldr	r0, [pc, #56]	@ (8001284 <main+0xb0>)
 800124a:	f007 fa41 	bl	80086d0 <osThreadNew>
 800124e:	4603      	mov	r3, r0
 8001250:	4a0d      	ldr	r2, [pc, #52]	@ (8001288 <main+0xb4>)
 8001252:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8001254:	f007 fa16 	bl	8008684 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001258:	bf00      	nop
 800125a:	e7fd      	b.n	8001258 <main+0x84>
 800125c:	0800fd60 	.word	0x0800fd60
 8001260:	08002871 	.word	0x08002871
 8001264:	200004d8 	.word	0x200004d8
 8001268:	0800fd84 	.word	0x0800fd84
 800126c:	08002881 	.word	0x08002881
 8001270:	200004dc 	.word	0x200004dc
 8001274:	0800fda8 	.word	0x0800fda8
 8001278:	08002b3d 	.word	0x08002b3d
 800127c:	200004e0 	.word	0x200004e0
 8001280:	0800fdcc 	.word	0x0800fdcc
 8001284:	08002d0d 	.word	0x08002d0d
 8001288:	200004e4 	.word	0x200004e4

0800128c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	b094      	sub	sp, #80	@ 0x50
 8001290:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001292:	f107 0320 	add.w	r3, r7, #32
 8001296:	2230      	movs	r2, #48	@ 0x30
 8001298:	2100      	movs	r1, #0
 800129a:	4618      	mov	r0, r3
 800129c:	f00b fa4f 	bl	800c73e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80012a0:	f107 030c 	add.w	r3, r7, #12
 80012a4:	2200      	movs	r2, #0
 80012a6:	601a      	str	r2, [r3, #0]
 80012a8:	605a      	str	r2, [r3, #4]
 80012aa:	609a      	str	r2, [r3, #8]
 80012ac:	60da      	str	r2, [r3, #12]
 80012ae:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80012b0:	2300      	movs	r3, #0
 80012b2:	60bb      	str	r3, [r7, #8]
 80012b4:	4b22      	ldr	r3, [pc, #136]	@ (8001340 <SystemClock_Config+0xb4>)
 80012b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012b8:	4a21      	ldr	r2, [pc, #132]	@ (8001340 <SystemClock_Config+0xb4>)
 80012ba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80012be:	6413      	str	r3, [r2, #64]	@ 0x40
 80012c0:	4b1f      	ldr	r3, [pc, #124]	@ (8001340 <SystemClock_Config+0xb4>)
 80012c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012c4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80012c8:	60bb      	str	r3, [r7, #8]
 80012ca:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80012cc:	2300      	movs	r3, #0
 80012ce:	607b      	str	r3, [r7, #4]
 80012d0:	4b1c      	ldr	r3, [pc, #112]	@ (8001344 <SystemClock_Config+0xb8>)
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	4a1b      	ldr	r2, [pc, #108]	@ (8001344 <SystemClock_Config+0xb8>)
 80012d6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80012da:	6013      	str	r3, [r2, #0]
 80012dc:	4b19      	ldr	r3, [pc, #100]	@ (8001344 <SystemClock_Config+0xb8>)
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80012e4:	607b      	str	r3, [r7, #4]
 80012e6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80012e8:	2302      	movs	r3, #2
 80012ea:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80012ec:	2301      	movs	r3, #1
 80012ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80012f0:	2310      	movs	r3, #16
 80012f2:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80012f4:	2300      	movs	r3, #0
 80012f6:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012f8:	f107 0320 	add.w	r3, r7, #32
 80012fc:	4618      	mov	r0, r3
 80012fe:	f003 ffff 	bl	8005300 <HAL_RCC_OscConfig>
 8001302:	4603      	mov	r3, r0
 8001304:	2b00      	cmp	r3, #0
 8001306:	d001      	beq.n	800130c <SystemClock_Config+0x80>
  {
    Error_Handler();
 8001308:	f001 fd48 	bl	8002d9c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800130c:	230f      	movs	r3, #15
 800130e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001310:	2300      	movs	r3, #0
 8001312:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001314:	2300      	movs	r3, #0
 8001316:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001318:	2300      	movs	r3, #0
 800131a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800131c:	2300      	movs	r3, #0
 800131e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001320:	f107 030c 	add.w	r3, r7, #12
 8001324:	2100      	movs	r1, #0
 8001326:	4618      	mov	r0, r3
 8001328:	f004 fa62 	bl	80057f0 <HAL_RCC_ClockConfig>
 800132c:	4603      	mov	r3, r0
 800132e:	2b00      	cmp	r3, #0
 8001330:	d001      	beq.n	8001336 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8001332:	f001 fd33 	bl	8002d9c <Error_Handler>
  }
}
 8001336:	bf00      	nop
 8001338:	3750      	adds	r7, #80	@ 0x50
 800133a:	46bd      	mov	sp, r7
 800133c:	bd80      	pop	{r7, pc}
 800133e:	bf00      	nop
 8001340:	40023800 	.word	0x40023800
 8001344:	40007000 	.word	0x40007000

08001348 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	b084      	sub	sp, #16
 800134c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800134e:	463b      	mov	r3, r7
 8001350:	2200      	movs	r2, #0
 8001352:	601a      	str	r2, [r3, #0]
 8001354:	605a      	str	r2, [r3, #4]
 8001356:	609a      	str	r2, [r3, #8]
 8001358:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800135a:	4b21      	ldr	r3, [pc, #132]	@ (80013e0 <MX_ADC1_Init+0x98>)
 800135c:	4a21      	ldr	r2, [pc, #132]	@ (80013e4 <MX_ADC1_Init+0x9c>)
 800135e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001360:	4b1f      	ldr	r3, [pc, #124]	@ (80013e0 <MX_ADC1_Init+0x98>)
 8001362:	2200      	movs	r2, #0
 8001364:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001366:	4b1e      	ldr	r3, [pc, #120]	@ (80013e0 <MX_ADC1_Init+0x98>)
 8001368:	2200      	movs	r2, #0
 800136a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800136c:	4b1c      	ldr	r3, [pc, #112]	@ (80013e0 <MX_ADC1_Init+0x98>)
 800136e:	2200      	movs	r2, #0
 8001370:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001372:	4b1b      	ldr	r3, [pc, #108]	@ (80013e0 <MX_ADC1_Init+0x98>)
 8001374:	2200      	movs	r2, #0
 8001376:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001378:	4b19      	ldr	r3, [pc, #100]	@ (80013e0 <MX_ADC1_Init+0x98>)
 800137a:	2200      	movs	r2, #0
 800137c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001380:	4b17      	ldr	r3, [pc, #92]	@ (80013e0 <MX_ADC1_Init+0x98>)
 8001382:	2200      	movs	r2, #0
 8001384:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001386:	4b16      	ldr	r3, [pc, #88]	@ (80013e0 <MX_ADC1_Init+0x98>)
 8001388:	4a17      	ldr	r2, [pc, #92]	@ (80013e8 <MX_ADC1_Init+0xa0>)
 800138a:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800138c:	4b14      	ldr	r3, [pc, #80]	@ (80013e0 <MX_ADC1_Init+0x98>)
 800138e:	2200      	movs	r2, #0
 8001390:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001392:	4b13      	ldr	r3, [pc, #76]	@ (80013e0 <MX_ADC1_Init+0x98>)
 8001394:	2201      	movs	r2, #1
 8001396:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001398:	4b11      	ldr	r3, [pc, #68]	@ (80013e0 <MX_ADC1_Init+0x98>)
 800139a:	2200      	movs	r2, #0
 800139c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80013a0:	4b0f      	ldr	r3, [pc, #60]	@ (80013e0 <MX_ADC1_Init+0x98>)
 80013a2:	2201      	movs	r2, #1
 80013a4:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80013a6:	480e      	ldr	r0, [pc, #56]	@ (80013e0 <MX_ADC1_Init+0x98>)
 80013a8:	f002 f9a2 	bl	80036f0 <HAL_ADC_Init>
 80013ac:	4603      	mov	r3, r0
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d001      	beq.n	80013b6 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 80013b2:	f001 fcf3 	bl	8002d9c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 80013b6:	230b      	movs	r3, #11
 80013b8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80013ba:	2301      	movs	r3, #1
 80013bc:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80013be:	2300      	movs	r3, #0
 80013c0:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80013c2:	463b      	mov	r3, r7
 80013c4:	4619      	mov	r1, r3
 80013c6:	4806      	ldr	r0, [pc, #24]	@ (80013e0 <MX_ADC1_Init+0x98>)
 80013c8:	f002 f9d6 	bl	8003778 <HAL_ADC_ConfigChannel>
 80013cc:	4603      	mov	r3, r0
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d001      	beq.n	80013d6 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 80013d2:	f001 fce3 	bl	8002d9c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80013d6:	bf00      	nop
 80013d8:	3710      	adds	r7, #16
 80013da:	46bd      	mov	sp, r7
 80013dc:	bd80      	pop	{r7, pc}
 80013de:	bf00      	nop
 80013e0:	200001fc 	.word	0x200001fc
 80013e4:	40012000 	.word	0x40012000
 80013e8:	0f000001 	.word	0x0f000001

080013ec <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 80013ec:	b580      	push	{r7, lr}
 80013ee:	b084      	sub	sp, #16
 80013f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80013f2:	463b      	mov	r3, r7
 80013f4:	2200      	movs	r2, #0
 80013f6:	601a      	str	r2, [r3, #0]
 80013f8:	605a      	str	r2, [r3, #4]
 80013fa:	609a      	str	r2, [r3, #8]
 80013fc:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC2_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 80013fe:	4b21      	ldr	r3, [pc, #132]	@ (8001484 <MX_ADC2_Init+0x98>)
 8001400:	4a21      	ldr	r2, [pc, #132]	@ (8001488 <MX_ADC2_Init+0x9c>)
 8001402:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001404:	4b1f      	ldr	r3, [pc, #124]	@ (8001484 <MX_ADC2_Init+0x98>)
 8001406:	2200      	movs	r2, #0
 8001408:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 800140a:	4b1e      	ldr	r3, [pc, #120]	@ (8001484 <MX_ADC2_Init+0x98>)
 800140c:	2200      	movs	r2, #0
 800140e:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = DISABLE;
 8001410:	4b1c      	ldr	r3, [pc, #112]	@ (8001484 <MX_ADC2_Init+0x98>)
 8001412:	2200      	movs	r2, #0
 8001414:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8001416:	4b1b      	ldr	r3, [pc, #108]	@ (8001484 <MX_ADC2_Init+0x98>)
 8001418:	2200      	movs	r2, #0
 800141a:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800141c:	4b19      	ldr	r3, [pc, #100]	@ (8001484 <MX_ADC2_Init+0x98>)
 800141e:	2200      	movs	r2, #0
 8001420:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001424:	4b17      	ldr	r3, [pc, #92]	@ (8001484 <MX_ADC2_Init+0x98>)
 8001426:	2200      	movs	r2, #0
 8001428:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800142a:	4b16      	ldr	r3, [pc, #88]	@ (8001484 <MX_ADC2_Init+0x98>)
 800142c:	4a17      	ldr	r2, [pc, #92]	@ (800148c <MX_ADC2_Init+0xa0>)
 800142e:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001430:	4b14      	ldr	r3, [pc, #80]	@ (8001484 <MX_ADC2_Init+0x98>)
 8001432:	2200      	movs	r2, #0
 8001434:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 8001436:	4b13      	ldr	r3, [pc, #76]	@ (8001484 <MX_ADC2_Init+0x98>)
 8001438:	2201      	movs	r2, #1
 800143a:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 800143c:	4b11      	ldr	r3, [pc, #68]	@ (8001484 <MX_ADC2_Init+0x98>)
 800143e:	2200      	movs	r2, #0
 8001440:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001444:	4b0f      	ldr	r3, [pc, #60]	@ (8001484 <MX_ADC2_Init+0x98>)
 8001446:	2201      	movs	r2, #1
 8001448:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800144a:	480e      	ldr	r0, [pc, #56]	@ (8001484 <MX_ADC2_Init+0x98>)
 800144c:	f002 f950 	bl	80036f0 <HAL_ADC_Init>
 8001450:	4603      	mov	r3, r0
 8001452:	2b00      	cmp	r3, #0
 8001454:	d001      	beq.n	800145a <MX_ADC2_Init+0x6e>
  {
    Error_Handler();
 8001456:	f001 fca1 	bl	8002d9c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 800145a:	230c      	movs	r3, #12
 800145c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800145e:	2301      	movs	r3, #1
 8001460:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001462:	2300      	movs	r3, #0
 8001464:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001466:	463b      	mov	r3, r7
 8001468:	4619      	mov	r1, r3
 800146a:	4806      	ldr	r0, [pc, #24]	@ (8001484 <MX_ADC2_Init+0x98>)
 800146c:	f002 f984 	bl	8003778 <HAL_ADC_ConfigChannel>
 8001470:	4603      	mov	r3, r0
 8001472:	2b00      	cmp	r3, #0
 8001474:	d001      	beq.n	800147a <MX_ADC2_Init+0x8e>
  {
    Error_Handler();
 8001476:	f001 fc91 	bl	8002d9c <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 800147a:	bf00      	nop
 800147c:	3710      	adds	r7, #16
 800147e:	46bd      	mov	sp, r7
 8001480:	bd80      	pop	{r7, pc}
 8001482:	bf00      	nop
 8001484:	20000244 	.word	0x20000244
 8001488:	40012100 	.word	0x40012100
 800148c:	0f000001 	.word	0x0f000001

08001490 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001494:	4b12      	ldr	r3, [pc, #72]	@ (80014e0 <MX_I2C1_Init+0x50>)
 8001496:	4a13      	ldr	r2, [pc, #76]	@ (80014e4 <MX_I2C1_Init+0x54>)
 8001498:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 800149a:	4b11      	ldr	r3, [pc, #68]	@ (80014e0 <MX_I2C1_Init+0x50>)
 800149c:	4a12      	ldr	r2, [pc, #72]	@ (80014e8 <MX_I2C1_Init+0x58>)
 800149e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80014a0:	4b0f      	ldr	r3, [pc, #60]	@ (80014e0 <MX_I2C1_Init+0x50>)
 80014a2:	2200      	movs	r2, #0
 80014a4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80014a6:	4b0e      	ldr	r3, [pc, #56]	@ (80014e0 <MX_I2C1_Init+0x50>)
 80014a8:	2200      	movs	r2, #0
 80014aa:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80014ac:	4b0c      	ldr	r3, [pc, #48]	@ (80014e0 <MX_I2C1_Init+0x50>)
 80014ae:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80014b2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80014b4:	4b0a      	ldr	r3, [pc, #40]	@ (80014e0 <MX_I2C1_Init+0x50>)
 80014b6:	2200      	movs	r2, #0
 80014b8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80014ba:	4b09      	ldr	r3, [pc, #36]	@ (80014e0 <MX_I2C1_Init+0x50>)
 80014bc:	2200      	movs	r2, #0
 80014be:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80014c0:	4b07      	ldr	r3, [pc, #28]	@ (80014e0 <MX_I2C1_Init+0x50>)
 80014c2:	2200      	movs	r2, #0
 80014c4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80014c6:	4b06      	ldr	r3, [pc, #24]	@ (80014e0 <MX_I2C1_Init+0x50>)
 80014c8:	2200      	movs	r2, #0
 80014ca:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80014cc:	4804      	ldr	r0, [pc, #16]	@ (80014e0 <MX_I2C1_Init+0x50>)
 80014ce:	f002 fecb 	bl	8004268 <HAL_I2C_Init>
 80014d2:	4603      	mov	r3, r0
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d001      	beq.n	80014dc <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80014d8:	f001 fc60 	bl	8002d9c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80014dc:	bf00      	nop
 80014de:	bd80      	pop	{r7, pc}
 80014e0:	2000028c 	.word	0x2000028c
 80014e4:	40005400 	.word	0x40005400
 80014e8:	00061a80 	.word	0x00061a80

080014ec <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	b096      	sub	sp, #88	@ 0x58
 80014f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80014f2:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80014f6:	2200      	movs	r2, #0
 80014f8:	601a      	str	r2, [r3, #0]
 80014fa:	605a      	str	r2, [r3, #4]
 80014fc:	609a      	str	r2, [r3, #8]
 80014fe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001500:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001504:	2200      	movs	r2, #0
 8001506:	601a      	str	r2, [r3, #0]
 8001508:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800150a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800150e:	2200      	movs	r2, #0
 8001510:	601a      	str	r2, [r3, #0]
 8001512:	605a      	str	r2, [r3, #4]
 8001514:	609a      	str	r2, [r3, #8]
 8001516:	60da      	str	r2, [r3, #12]
 8001518:	611a      	str	r2, [r3, #16]
 800151a:	615a      	str	r2, [r3, #20]
 800151c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800151e:	1d3b      	adds	r3, r7, #4
 8001520:	2220      	movs	r2, #32
 8001522:	2100      	movs	r1, #0
 8001524:	4618      	mov	r0, r3
 8001526:	f00b f90a 	bl	800c73e <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800152a:	4b3d      	ldr	r3, [pc, #244]	@ (8001620 <MX_TIM1_Init+0x134>)
 800152c:	4a3d      	ldr	r2, [pc, #244]	@ (8001624 <MX_TIM1_Init+0x138>)
 800152e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 160;
 8001530:	4b3b      	ldr	r3, [pc, #236]	@ (8001620 <MX_TIM1_Init+0x134>)
 8001532:	22a0      	movs	r2, #160	@ 0xa0
 8001534:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001536:	4b3a      	ldr	r3, [pc, #232]	@ (8001620 <MX_TIM1_Init+0x134>)
 8001538:	2200      	movs	r2, #0
 800153a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000;
 800153c:	4b38      	ldr	r3, [pc, #224]	@ (8001620 <MX_TIM1_Init+0x134>)
 800153e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001542:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001544:	4b36      	ldr	r3, [pc, #216]	@ (8001620 <MX_TIM1_Init+0x134>)
 8001546:	2200      	movs	r2, #0
 8001548:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800154a:	4b35      	ldr	r3, [pc, #212]	@ (8001620 <MX_TIM1_Init+0x134>)
 800154c:	2200      	movs	r2, #0
 800154e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001550:	4b33      	ldr	r3, [pc, #204]	@ (8001620 <MX_TIM1_Init+0x134>)
 8001552:	2200      	movs	r2, #0
 8001554:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001556:	4832      	ldr	r0, [pc, #200]	@ (8001620 <MX_TIM1_Init+0x134>)
 8001558:	f004 fb2a 	bl	8005bb0 <HAL_TIM_Base_Init>
 800155c:	4603      	mov	r3, r0
 800155e:	2b00      	cmp	r3, #0
 8001560:	d001      	beq.n	8001566 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8001562:	f001 fc1b 	bl	8002d9c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001566:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800156a:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800156c:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001570:	4619      	mov	r1, r3
 8001572:	482b      	ldr	r0, [pc, #172]	@ (8001620 <MX_TIM1_Init+0x134>)
 8001574:	f005 f97c 	bl	8006870 <HAL_TIM_ConfigClockSource>
 8001578:	4603      	mov	r3, r0
 800157a:	2b00      	cmp	r3, #0
 800157c:	d001      	beq.n	8001582 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 800157e:	f001 fc0d 	bl	8002d9c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001582:	4827      	ldr	r0, [pc, #156]	@ (8001620 <MX_TIM1_Init+0x134>)
 8001584:	f004 fb63 	bl	8005c4e <HAL_TIM_PWM_Init>
 8001588:	4603      	mov	r3, r0
 800158a:	2b00      	cmp	r3, #0
 800158c:	d001      	beq.n	8001592 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 800158e:	f001 fc05 	bl	8002d9c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001592:	2300      	movs	r3, #0
 8001594:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001596:	2300      	movs	r3, #0
 8001598:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800159a:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800159e:	4619      	mov	r1, r3
 80015a0:	481f      	ldr	r0, [pc, #124]	@ (8001620 <MX_TIM1_Init+0x134>)
 80015a2:	f005 fedf 	bl	8007364 <HAL_TIMEx_MasterConfigSynchronization>
 80015a6:	4603      	mov	r3, r0
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d001      	beq.n	80015b0 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 80015ac:	f001 fbf6 	bl	8002d9c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80015b0:	2360      	movs	r3, #96	@ 0x60
 80015b2:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 80015b4:	2300      	movs	r3, #0
 80015b6:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80015b8:	2300      	movs	r3, #0
 80015ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80015bc:	2300      	movs	r3, #0
 80015be:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80015c0:	2300      	movs	r3, #0
 80015c2:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80015c4:	2300      	movs	r3, #0
 80015c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80015c8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80015cc:	220c      	movs	r2, #12
 80015ce:	4619      	mov	r1, r3
 80015d0:	4813      	ldr	r0, [pc, #76]	@ (8001620 <MX_TIM1_Init+0x134>)
 80015d2:	f005 f88b 	bl	80066ec <HAL_TIM_PWM_ConfigChannel>
 80015d6:	4603      	mov	r3, r0
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d001      	beq.n	80015e0 <MX_TIM1_Init+0xf4>
  {
    Error_Handler();
 80015dc:	f001 fbde 	bl	8002d9c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80015e0:	2300      	movs	r3, #0
 80015e2:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80015e4:	2300      	movs	r3, #0
 80015e6:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80015e8:	2300      	movs	r3, #0
 80015ea:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80015ec:	2300      	movs	r3, #0
 80015ee:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80015f0:	2300      	movs	r3, #0
 80015f2:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80015f4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80015f8:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80015fa:	2300      	movs	r3, #0
 80015fc:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80015fe:	1d3b      	adds	r3, r7, #4
 8001600:	4619      	mov	r1, r3
 8001602:	4807      	ldr	r0, [pc, #28]	@ (8001620 <MX_TIM1_Init+0x134>)
 8001604:	f005 ff2a 	bl	800745c <HAL_TIMEx_ConfigBreakDeadTime>
 8001608:	4603      	mov	r3, r0
 800160a:	2b00      	cmp	r3, #0
 800160c:	d001      	beq.n	8001612 <MX_TIM1_Init+0x126>
  {
    Error_Handler();
 800160e:	f001 fbc5 	bl	8002d9c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001612:	4803      	ldr	r0, [pc, #12]	@ (8001620 <MX_TIM1_Init+0x134>)
 8001614:	f001 fe0e 	bl	8003234 <HAL_TIM_MspPostInit>

}
 8001618:	bf00      	nop
 800161a:	3758      	adds	r7, #88	@ 0x58
 800161c:	46bd      	mov	sp, r7
 800161e:	bd80      	pop	{r7, pc}
 8001620:	200002e0 	.word	0x200002e0
 8001624:	40010000 	.word	0x40010000

08001628 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	b08c      	sub	sp, #48	@ 0x30
 800162c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800162e:	f107 030c 	add.w	r3, r7, #12
 8001632:	2224      	movs	r2, #36	@ 0x24
 8001634:	2100      	movs	r1, #0
 8001636:	4618      	mov	r0, r3
 8001638:	f00b f881 	bl	800c73e <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800163c:	1d3b      	adds	r3, r7, #4
 800163e:	2200      	movs	r2, #0
 8001640:	601a      	str	r2, [r3, #0]
 8001642:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001644:	4b21      	ldr	r3, [pc, #132]	@ (80016cc <MX_TIM2_Init+0xa4>)
 8001646:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800164a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800164c:	4b1f      	ldr	r3, [pc, #124]	@ (80016cc <MX_TIM2_Init+0xa4>)
 800164e:	2200      	movs	r2, #0
 8001650:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001652:	4b1e      	ldr	r3, [pc, #120]	@ (80016cc <MX_TIM2_Init+0xa4>)
 8001654:	2200      	movs	r2, #0
 8001656:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001658:	4b1c      	ldr	r3, [pc, #112]	@ (80016cc <MX_TIM2_Init+0xa4>)
 800165a:	f04f 32ff 	mov.w	r2, #4294967295
 800165e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001660:	4b1a      	ldr	r3, [pc, #104]	@ (80016cc <MX_TIM2_Init+0xa4>)
 8001662:	2200      	movs	r2, #0
 8001664:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001666:	4b19      	ldr	r3, [pc, #100]	@ (80016cc <MX_TIM2_Init+0xa4>)
 8001668:	2200      	movs	r2, #0
 800166a:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800166c:	2303      	movs	r3, #3
 800166e:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001670:	2300      	movs	r3, #0
 8001672:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001674:	2301      	movs	r3, #1
 8001676:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001678:	2300      	movs	r3, #0
 800167a:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800167c:	2300      	movs	r3, #0
 800167e:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001680:	2300      	movs	r3, #0
 8001682:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001684:	2301      	movs	r3, #1
 8001686:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001688:	2300      	movs	r3, #0
 800168a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 800168c:	2300      	movs	r3, #0
 800168e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8001690:	f107 030c 	add.w	r3, r7, #12
 8001694:	4619      	mov	r1, r3
 8001696:	480d      	ldr	r0, [pc, #52]	@ (80016cc <MX_TIM2_Init+0xa4>)
 8001698:	f004 fd68 	bl	800616c <HAL_TIM_Encoder_Init>
 800169c:	4603      	mov	r3, r0
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d001      	beq.n	80016a6 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 80016a2:	f001 fb7b 	bl	8002d9c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016a6:	2300      	movs	r3, #0
 80016a8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016aa:	2300      	movs	r3, #0
 80016ac:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80016ae:	1d3b      	adds	r3, r7, #4
 80016b0:	4619      	mov	r1, r3
 80016b2:	4806      	ldr	r0, [pc, #24]	@ (80016cc <MX_TIM2_Init+0xa4>)
 80016b4:	f005 fe56 	bl	8007364 <HAL_TIMEx_MasterConfigSynchronization>
 80016b8:	4603      	mov	r3, r0
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d001      	beq.n	80016c2 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 80016be:	f001 fb6d 	bl	8002d9c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80016c2:	bf00      	nop
 80016c4:	3730      	adds	r7, #48	@ 0x30
 80016c6:	46bd      	mov	sp, r7
 80016c8:	bd80      	pop	{r7, pc}
 80016ca:	bf00      	nop
 80016cc:	20000328 	.word	0x20000328

080016d0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	b08c      	sub	sp, #48	@ 0x30
 80016d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80016d6:	f107 030c 	add.w	r3, r7, #12
 80016da:	2224      	movs	r2, #36	@ 0x24
 80016dc:	2100      	movs	r1, #0
 80016de:	4618      	mov	r0, r3
 80016e0:	f00b f82d 	bl	800c73e <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016e4:	1d3b      	adds	r3, r7, #4
 80016e6:	2200      	movs	r2, #0
 80016e8:	601a      	str	r2, [r3, #0]
 80016ea:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80016ec:	4b20      	ldr	r3, [pc, #128]	@ (8001770 <MX_TIM3_Init+0xa0>)
 80016ee:	4a21      	ldr	r2, [pc, #132]	@ (8001774 <MX_TIM3_Init+0xa4>)
 80016f0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80016f2:	4b1f      	ldr	r3, [pc, #124]	@ (8001770 <MX_TIM3_Init+0xa0>)
 80016f4:	2200      	movs	r2, #0
 80016f6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016f8:	4b1d      	ldr	r3, [pc, #116]	@ (8001770 <MX_TIM3_Init+0xa0>)
 80016fa:	2200      	movs	r2, #0
 80016fc:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80016fe:	4b1c      	ldr	r3, [pc, #112]	@ (8001770 <MX_TIM3_Init+0xa0>)
 8001700:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001704:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001706:	4b1a      	ldr	r3, [pc, #104]	@ (8001770 <MX_TIM3_Init+0xa0>)
 8001708:	2200      	movs	r2, #0
 800170a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800170c:	4b18      	ldr	r3, [pc, #96]	@ (8001770 <MX_TIM3_Init+0xa0>)
 800170e:	2200      	movs	r2, #0
 8001710:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001712:	2301      	movs	r3, #1
 8001714:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001716:	2300      	movs	r3, #0
 8001718:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800171a:	2301      	movs	r3, #1
 800171c:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800171e:	2300      	movs	r3, #0
 8001720:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001722:	2300      	movs	r3, #0
 8001724:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001726:	2300      	movs	r3, #0
 8001728:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800172a:	2301      	movs	r3, #1
 800172c:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800172e:	2300      	movs	r3, #0
 8001730:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001732:	2300      	movs	r3, #0
 8001734:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8001736:	f107 030c 	add.w	r3, r7, #12
 800173a:	4619      	mov	r1, r3
 800173c:	480c      	ldr	r0, [pc, #48]	@ (8001770 <MX_TIM3_Init+0xa0>)
 800173e:	f004 fd15 	bl	800616c <HAL_TIM_Encoder_Init>
 8001742:	4603      	mov	r3, r0
 8001744:	2b00      	cmp	r3, #0
 8001746:	d001      	beq.n	800174c <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8001748:	f001 fb28 	bl	8002d9c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800174c:	2300      	movs	r3, #0
 800174e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001750:	2300      	movs	r3, #0
 8001752:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001754:	1d3b      	adds	r3, r7, #4
 8001756:	4619      	mov	r1, r3
 8001758:	4805      	ldr	r0, [pc, #20]	@ (8001770 <MX_TIM3_Init+0xa0>)
 800175a:	f005 fe03 	bl	8007364 <HAL_TIMEx_MasterConfigSynchronization>
 800175e:	4603      	mov	r3, r0
 8001760:	2b00      	cmp	r3, #0
 8001762:	d001      	beq.n	8001768 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8001764:	f001 fb1a 	bl	8002d9c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001768:	bf00      	nop
 800176a:	3730      	adds	r7, #48	@ 0x30
 800176c:	46bd      	mov	sp, r7
 800176e:	bd80      	pop	{r7, pc}
 8001770:	20000370 	.word	0x20000370
 8001774:	40000400 	.word	0x40000400

08001778 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001778:	b580      	push	{r7, lr}
 800177a:	b086      	sub	sp, #24
 800177c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800177e:	f107 0310 	add.w	r3, r7, #16
 8001782:	2200      	movs	r2, #0
 8001784:	601a      	str	r2, [r3, #0]
 8001786:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001788:	463b      	mov	r3, r7
 800178a:	2200      	movs	r2, #0
 800178c:	601a      	str	r2, [r3, #0]
 800178e:	605a      	str	r2, [r3, #4]
 8001790:	609a      	str	r2, [r3, #8]
 8001792:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001794:	4b20      	ldr	r3, [pc, #128]	@ (8001818 <MX_TIM4_Init+0xa0>)
 8001796:	4a21      	ldr	r2, [pc, #132]	@ (800181c <MX_TIM4_Init+0xa4>)
 8001798:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 16-1;
 800179a:	4b1f      	ldr	r3, [pc, #124]	@ (8001818 <MX_TIM4_Init+0xa0>)
 800179c:	220f      	movs	r2, #15
 800179e:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017a0:	4b1d      	ldr	r3, [pc, #116]	@ (8001818 <MX_TIM4_Init+0xa0>)
 80017a2:	2200      	movs	r2, #0
 80017a4:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 80017a6:	4b1c      	ldr	r3, [pc, #112]	@ (8001818 <MX_TIM4_Init+0xa0>)
 80017a8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80017ac:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80017ae:	4b1a      	ldr	r3, [pc, #104]	@ (8001818 <MX_TIM4_Init+0xa0>)
 80017b0:	2200      	movs	r2, #0
 80017b2:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80017b4:	4b18      	ldr	r3, [pc, #96]	@ (8001818 <MX_TIM4_Init+0xa0>)
 80017b6:	2200      	movs	r2, #0
 80017b8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim4) != HAL_OK)
 80017ba:	4817      	ldr	r0, [pc, #92]	@ (8001818 <MX_TIM4_Init+0xa0>)
 80017bc:	f004 fbd8 	bl	8005f70 <HAL_TIM_IC_Init>
 80017c0:	4603      	mov	r3, r0
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d001      	beq.n	80017ca <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 80017c6:	f001 fae9 	bl	8002d9c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80017ca:	2300      	movs	r3, #0
 80017cc:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80017ce:	2300      	movs	r3, #0
 80017d0:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80017d2:	f107 0310 	add.w	r3, r7, #16
 80017d6:	4619      	mov	r1, r3
 80017d8:	480f      	ldr	r0, [pc, #60]	@ (8001818 <MX_TIM4_Init+0xa0>)
 80017da:	f005 fdc3 	bl	8007364 <HAL_TIMEx_MasterConfigSynchronization>
 80017de:	4603      	mov	r3, r0
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d001      	beq.n	80017e8 <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 80017e4:	f001 fada 	bl	8002d9c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 80017e8:	230a      	movs	r3, #10
 80017ea:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80017ec:	2301      	movs	r3, #1
 80017ee:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80017f0:	2300      	movs	r3, #0
 80017f2:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 80017f4:	2300      	movs	r3, #0
 80017f6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80017f8:	463b      	mov	r3, r7
 80017fa:	2200      	movs	r2, #0
 80017fc:	4619      	mov	r1, r3
 80017fe:	4806      	ldr	r0, [pc, #24]	@ (8001818 <MX_TIM4_Init+0xa0>)
 8001800:	f004 fed8 	bl	80065b4 <HAL_TIM_IC_ConfigChannel>
 8001804:	4603      	mov	r3, r0
 8001806:	2b00      	cmp	r3, #0
 8001808:	d001      	beq.n	800180e <MX_TIM4_Init+0x96>
  {
    Error_Handler();
 800180a:	f001 fac7 	bl	8002d9c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800180e:	bf00      	nop
 8001810:	3718      	adds	r7, #24
 8001812:	46bd      	mov	sp, r7
 8001814:	bd80      	pop	{r7, pc}
 8001816:	bf00      	nop
 8001818:	200003b8 	.word	0x200003b8
 800181c:	40000800 	.word	0x40000800

08001820 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	b082      	sub	sp, #8
 8001824:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001826:	463b      	mov	r3, r7
 8001828:	2200      	movs	r2, #0
 800182a:	601a      	str	r2, [r3, #0]
 800182c:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800182e:	4b15      	ldr	r3, [pc, #84]	@ (8001884 <MX_TIM6_Init+0x64>)
 8001830:	4a15      	ldr	r2, [pc, #84]	@ (8001888 <MX_TIM6_Init+0x68>)
 8001832:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 16-1;
 8001834:	4b13      	ldr	r3, [pc, #76]	@ (8001884 <MX_TIM6_Init+0x64>)
 8001836:	220f      	movs	r2, #15
 8001838:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800183a:	4b12      	ldr	r3, [pc, #72]	@ (8001884 <MX_TIM6_Init+0x64>)
 800183c:	2200      	movs	r2, #0
 800183e:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 8001840:	4b10      	ldr	r3, [pc, #64]	@ (8001884 <MX_TIM6_Init+0x64>)
 8001842:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001846:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001848:	4b0e      	ldr	r3, [pc, #56]	@ (8001884 <MX_TIM6_Init+0x64>)
 800184a:	2200      	movs	r2, #0
 800184c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800184e:	480d      	ldr	r0, [pc, #52]	@ (8001884 <MX_TIM6_Init+0x64>)
 8001850:	f004 f9ae 	bl	8005bb0 <HAL_TIM_Base_Init>
 8001854:	4603      	mov	r3, r0
 8001856:	2b00      	cmp	r3, #0
 8001858:	d001      	beq.n	800185e <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 800185a:	f001 fa9f 	bl	8002d9c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800185e:	2300      	movs	r3, #0
 8001860:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001862:	2300      	movs	r3, #0
 8001864:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001866:	463b      	mov	r3, r7
 8001868:	4619      	mov	r1, r3
 800186a:	4806      	ldr	r0, [pc, #24]	@ (8001884 <MX_TIM6_Init+0x64>)
 800186c:	f005 fd7a 	bl	8007364 <HAL_TIMEx_MasterConfigSynchronization>
 8001870:	4603      	mov	r3, r0
 8001872:	2b00      	cmp	r3, #0
 8001874:	d001      	beq.n	800187a <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8001876:	f001 fa91 	bl	8002d9c <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800187a:	bf00      	nop
 800187c:	3708      	adds	r7, #8
 800187e:	46bd      	mov	sp, r7
 8001880:	bd80      	pop	{r7, pc}
 8001882:	bf00      	nop
 8001884:	20000400 	.word	0x20000400
 8001888:	40001000 	.word	0x40001000

0800188c <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 800188c:	b580      	push	{r7, lr}
 800188e:	b096      	sub	sp, #88	@ 0x58
 8001890:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001892:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001896:	2200      	movs	r2, #0
 8001898:	601a      	str	r2, [r3, #0]
 800189a:	605a      	str	r2, [r3, #4]
 800189c:	609a      	str	r2, [r3, #8]
 800189e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80018a0:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80018a4:	2200      	movs	r2, #0
 80018a6:	601a      	str	r2, [r3, #0]
 80018a8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80018aa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80018ae:	2200      	movs	r2, #0
 80018b0:	601a      	str	r2, [r3, #0]
 80018b2:	605a      	str	r2, [r3, #4]
 80018b4:	609a      	str	r2, [r3, #8]
 80018b6:	60da      	str	r2, [r3, #12]
 80018b8:	611a      	str	r2, [r3, #16]
 80018ba:	615a      	str	r2, [r3, #20]
 80018bc:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80018be:	1d3b      	adds	r3, r7, #4
 80018c0:	2220      	movs	r2, #32
 80018c2:	2100      	movs	r1, #0
 80018c4:	4618      	mov	r0, r3
 80018c6:	f00a ff3a 	bl	800c73e <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80018ca:	4b43      	ldr	r3, [pc, #268]	@ (80019d8 <MX_TIM8_Init+0x14c>)
 80018cc:	4a43      	ldr	r2, [pc, #268]	@ (80019dc <MX_TIM8_Init+0x150>)
 80018ce:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 80018d0:	4b41      	ldr	r3, [pc, #260]	@ (80019d8 <MX_TIM8_Init+0x14c>)
 80018d2:	2200      	movs	r2, #0
 80018d4:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018d6:	4b40      	ldr	r3, [pc, #256]	@ (80019d8 <MX_TIM8_Init+0x14c>)
 80018d8:	2200      	movs	r2, #0
 80018da:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 7199;
 80018dc:	4b3e      	ldr	r3, [pc, #248]	@ (80019d8 <MX_TIM8_Init+0x14c>)
 80018de:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 80018e2:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80018e4:	4b3c      	ldr	r3, [pc, #240]	@ (80019d8 <MX_TIM8_Init+0x14c>)
 80018e6:	2200      	movs	r2, #0
 80018e8:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80018ea:	4b3b      	ldr	r3, [pc, #236]	@ (80019d8 <MX_TIM8_Init+0x14c>)
 80018ec:	2200      	movs	r2, #0
 80018ee:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80018f0:	4b39      	ldr	r3, [pc, #228]	@ (80019d8 <MX_TIM8_Init+0x14c>)
 80018f2:	2200      	movs	r2, #0
 80018f4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 80018f6:	4838      	ldr	r0, [pc, #224]	@ (80019d8 <MX_TIM8_Init+0x14c>)
 80018f8:	f004 f95a 	bl	8005bb0 <HAL_TIM_Base_Init>
 80018fc:	4603      	mov	r3, r0
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d001      	beq.n	8001906 <MX_TIM8_Init+0x7a>
  {
    Error_Handler();
 8001902:	f001 fa4b 	bl	8002d9c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001906:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800190a:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 800190c:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001910:	4619      	mov	r1, r3
 8001912:	4831      	ldr	r0, [pc, #196]	@ (80019d8 <MX_TIM8_Init+0x14c>)
 8001914:	f004 ffac 	bl	8006870 <HAL_TIM_ConfigClockSource>
 8001918:	4603      	mov	r3, r0
 800191a:	2b00      	cmp	r3, #0
 800191c:	d001      	beq.n	8001922 <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 800191e:	f001 fa3d 	bl	8002d9c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8001922:	482d      	ldr	r0, [pc, #180]	@ (80019d8 <MX_TIM8_Init+0x14c>)
 8001924:	f004 f993 	bl	8005c4e <HAL_TIM_PWM_Init>
 8001928:	4603      	mov	r3, r0
 800192a:	2b00      	cmp	r3, #0
 800192c:	d001      	beq.n	8001932 <MX_TIM8_Init+0xa6>
  {
    Error_Handler();
 800192e:	f001 fa35 	bl	8002d9c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001932:	2300      	movs	r3, #0
 8001934:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001936:	2300      	movs	r3, #0
 8001938:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800193a:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800193e:	4619      	mov	r1, r3
 8001940:	4825      	ldr	r0, [pc, #148]	@ (80019d8 <MX_TIM8_Init+0x14c>)
 8001942:	f005 fd0f 	bl	8007364 <HAL_TIMEx_MasterConfigSynchronization>
 8001946:	4603      	mov	r3, r0
 8001948:	2b00      	cmp	r3, #0
 800194a:	d001      	beq.n	8001950 <MX_TIM8_Init+0xc4>
  {
    Error_Handler();
 800194c:	f001 fa26 	bl	8002d9c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001950:	2360      	movs	r3, #96	@ 0x60
 8001952:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8001954:	2300      	movs	r3, #0
 8001956:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001958:	2300      	movs	r3, #0
 800195a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800195c:	2300      	movs	r3, #0
 800195e:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001960:	2300      	movs	r3, #0
 8001962:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001964:	2300      	movs	r3, #0
 8001966:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001968:	2300      	movs	r3, #0
 800196a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800196c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001970:	2200      	movs	r2, #0
 8001972:	4619      	mov	r1, r3
 8001974:	4818      	ldr	r0, [pc, #96]	@ (80019d8 <MX_TIM8_Init+0x14c>)
 8001976:	f004 feb9 	bl	80066ec <HAL_TIM_PWM_ConfigChannel>
 800197a:	4603      	mov	r3, r0
 800197c:	2b00      	cmp	r3, #0
 800197e:	d001      	beq.n	8001984 <MX_TIM8_Init+0xf8>
  {
    Error_Handler();
 8001980:	f001 fa0c 	bl	8002d9c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001984:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001988:	2204      	movs	r2, #4
 800198a:	4619      	mov	r1, r3
 800198c:	4812      	ldr	r0, [pc, #72]	@ (80019d8 <MX_TIM8_Init+0x14c>)
 800198e:	f004 fead 	bl	80066ec <HAL_TIM_PWM_ConfigChannel>
 8001992:	4603      	mov	r3, r0
 8001994:	2b00      	cmp	r3, #0
 8001996:	d001      	beq.n	800199c <MX_TIM8_Init+0x110>
  {
    Error_Handler();
 8001998:	f001 fa00 	bl	8002d9c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800199c:	2300      	movs	r3, #0
 800199e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80019a0:	2300      	movs	r3, #0
 80019a2:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80019a4:	2300      	movs	r3, #0
 80019a6:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80019a8:	2300      	movs	r3, #0
 80019aa:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80019ac:	2300      	movs	r3, #0
 80019ae:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80019b0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80019b4:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80019b6:	2300      	movs	r3, #0
 80019b8:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 80019ba:	1d3b      	adds	r3, r7, #4
 80019bc:	4619      	mov	r1, r3
 80019be:	4806      	ldr	r0, [pc, #24]	@ (80019d8 <MX_TIM8_Init+0x14c>)
 80019c0:	f005 fd4c 	bl	800745c <HAL_TIMEx_ConfigBreakDeadTime>
 80019c4:	4603      	mov	r3, r0
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d001      	beq.n	80019ce <MX_TIM8_Init+0x142>
  {
    Error_Handler();
 80019ca:	f001 f9e7 	bl	8002d9c <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 80019ce:	bf00      	nop
 80019d0:	3758      	adds	r7, #88	@ 0x58
 80019d2:	46bd      	mov	sp, r7
 80019d4:	bd80      	pop	{r7, pc}
 80019d6:	bf00      	nop
 80019d8:	20000448 	.word	0x20000448
 80019dc:	40010400 	.word	0x40010400

080019e0 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80019e4:	4b11      	ldr	r3, [pc, #68]	@ (8001a2c <MX_USART3_UART_Init+0x4c>)
 80019e6:	4a12      	ldr	r2, [pc, #72]	@ (8001a30 <MX_USART3_UART_Init+0x50>)
 80019e8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80019ea:	4b10      	ldr	r3, [pc, #64]	@ (8001a2c <MX_USART3_UART_Init+0x4c>)
 80019ec:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80019f0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80019f2:	4b0e      	ldr	r3, [pc, #56]	@ (8001a2c <MX_USART3_UART_Init+0x4c>)
 80019f4:	2200      	movs	r2, #0
 80019f6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80019f8:	4b0c      	ldr	r3, [pc, #48]	@ (8001a2c <MX_USART3_UART_Init+0x4c>)
 80019fa:	2200      	movs	r2, #0
 80019fc:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80019fe:	4b0b      	ldr	r3, [pc, #44]	@ (8001a2c <MX_USART3_UART_Init+0x4c>)
 8001a00:	2200      	movs	r2, #0
 8001a02:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001a04:	4b09      	ldr	r3, [pc, #36]	@ (8001a2c <MX_USART3_UART_Init+0x4c>)
 8001a06:	220c      	movs	r2, #12
 8001a08:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a0a:	4b08      	ldr	r3, [pc, #32]	@ (8001a2c <MX_USART3_UART_Init+0x4c>)
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a10:	4b06      	ldr	r3, [pc, #24]	@ (8001a2c <MX_USART3_UART_Init+0x4c>)
 8001a12:	2200      	movs	r2, #0
 8001a14:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001a16:	4805      	ldr	r0, [pc, #20]	@ (8001a2c <MX_USART3_UART_Init+0x4c>)
 8001a18:	f005 fd86 	bl	8007528 <HAL_UART_Init>
 8001a1c:	4603      	mov	r3, r0
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d001      	beq.n	8001a26 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001a22:	f001 f9bb 	bl	8002d9c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001a26:	bf00      	nop
 8001a28:	bd80      	pop	{r7, pc}
 8001a2a:	bf00      	nop
 8001a2c:	20000490 	.word	0x20000490
 8001a30:	40004800 	.word	0x40004800

08001a34 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001a34:	b580      	push	{r7, lr}
 8001a36:	b08a      	sub	sp, #40	@ 0x28
 8001a38:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a3a:	f107 0314 	add.w	r3, r7, #20
 8001a3e:	2200      	movs	r2, #0
 8001a40:	601a      	str	r2, [r3, #0]
 8001a42:	605a      	str	r2, [r3, #4]
 8001a44:	609a      	str	r2, [r3, #8]
 8001a46:	60da      	str	r2, [r3, #12]
 8001a48:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	613b      	str	r3, [r7, #16]
 8001a4e:	4b52      	ldr	r3, [pc, #328]	@ (8001b98 <MX_GPIO_Init+0x164>)
 8001a50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a52:	4a51      	ldr	r2, [pc, #324]	@ (8001b98 <MX_GPIO_Init+0x164>)
 8001a54:	f043 0310 	orr.w	r3, r3, #16
 8001a58:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a5a:	4b4f      	ldr	r3, [pc, #316]	@ (8001b98 <MX_GPIO_Init+0x164>)
 8001a5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a5e:	f003 0310 	and.w	r3, r3, #16
 8001a62:	613b      	str	r3, [r7, #16]
 8001a64:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a66:	2300      	movs	r3, #0
 8001a68:	60fb      	str	r3, [r7, #12]
 8001a6a:	4b4b      	ldr	r3, [pc, #300]	@ (8001b98 <MX_GPIO_Init+0x164>)
 8001a6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a6e:	4a4a      	ldr	r2, [pc, #296]	@ (8001b98 <MX_GPIO_Init+0x164>)
 8001a70:	f043 0304 	orr.w	r3, r3, #4
 8001a74:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a76:	4b48      	ldr	r3, [pc, #288]	@ (8001b98 <MX_GPIO_Init+0x164>)
 8001a78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a7a:	f003 0304 	and.w	r3, r3, #4
 8001a7e:	60fb      	str	r3, [r7, #12]
 8001a80:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a82:	2300      	movs	r3, #0
 8001a84:	60bb      	str	r3, [r7, #8]
 8001a86:	4b44      	ldr	r3, [pc, #272]	@ (8001b98 <MX_GPIO_Init+0x164>)
 8001a88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a8a:	4a43      	ldr	r2, [pc, #268]	@ (8001b98 <MX_GPIO_Init+0x164>)
 8001a8c:	f043 0301 	orr.w	r3, r3, #1
 8001a90:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a92:	4b41      	ldr	r3, [pc, #260]	@ (8001b98 <MX_GPIO_Init+0x164>)
 8001a94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a96:	f003 0301 	and.w	r3, r3, #1
 8001a9a:	60bb      	str	r3, [r7, #8]
 8001a9c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	607b      	str	r3, [r7, #4]
 8001aa2:	4b3d      	ldr	r3, [pc, #244]	@ (8001b98 <MX_GPIO_Init+0x164>)
 8001aa4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aa6:	4a3c      	ldr	r2, [pc, #240]	@ (8001b98 <MX_GPIO_Init+0x164>)
 8001aa8:	f043 0308 	orr.w	r3, r3, #8
 8001aac:	6313      	str	r3, [r2, #48]	@ 0x30
 8001aae:	4b3a      	ldr	r3, [pc, #232]	@ (8001b98 <MX_GPIO_Init+0x164>)
 8001ab0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ab2:	f003 0308 	and.w	r3, r3, #8
 8001ab6:	607b      	str	r3, [r7, #4]
 8001ab8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001aba:	2300      	movs	r3, #0
 8001abc:	603b      	str	r3, [r7, #0]
 8001abe:	4b36      	ldr	r3, [pc, #216]	@ (8001b98 <MX_GPIO_Init+0x164>)
 8001ac0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ac2:	4a35      	ldr	r2, [pc, #212]	@ (8001b98 <MX_GPIO_Init+0x164>)
 8001ac4:	f043 0302 	orr.w	r3, r3, #2
 8001ac8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001aca:	4b33      	ldr	r3, [pc, #204]	@ (8001b98 <MX_GPIO_Init+0x164>)
 8001acc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ace:	f003 0302 	and.w	r3, r3, #2
 8001ad2:	603b      	str	r3, [r7, #0]
 8001ad4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, OLED_SCL_Pin|OLED_SDA_Pin|OLED_RST_Pin|OLED_DC_Pin
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	f44f 61bc 	mov.w	r1, #1504	@ 0x5e0
 8001adc:	482f      	ldr	r0, [pc, #188]	@ (8001b9c <MX_GPIO_Init+0x168>)
 8001ade:	f002 fba9 	bl	8004234 <HAL_GPIO_WritePin>
                          |LED3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, AIN2_Pin|AIN1_Pin|BIN1_Pin|BIN2_Pin, GPIO_PIN_RESET);
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	213c      	movs	r1, #60	@ 0x3c
 8001ae6:	482e      	ldr	r0, [pc, #184]	@ (8001ba0 <MX_GPIO_Init+0x16c>)
 8001ae8:	f002 fba4 	bl	8004234 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TRIG_GPIO_Port, TRIG_Pin, GPIO_PIN_RESET);
 8001aec:	2200      	movs	r2, #0
 8001aee:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001af2:	482c      	ldr	r0, [pc, #176]	@ (8001ba4 <MX_GPIO_Init+0x170>)
 8001af4:	f002 fb9e 	bl	8004234 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : OLED_SCL_Pin OLED_SDA_Pin OLED_RST_Pin OLED_DC_Pin
                           LED3_Pin */
  GPIO_InitStruct.Pin = OLED_SCL_Pin|OLED_SDA_Pin|OLED_RST_Pin|OLED_DC_Pin
 8001af8:	f44f 63bc 	mov.w	r3, #1504	@ 0x5e0
 8001afc:	617b      	str	r3, [r7, #20]
                          |LED3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001afe:	2301      	movs	r3, #1
 8001b00:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b02:	2300      	movs	r3, #0
 8001b04:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b06:	2300      	movs	r3, #0
 8001b08:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001b0a:	f107 0314 	add.w	r3, r7, #20
 8001b0e:	4619      	mov	r1, r3
 8001b10:	4822      	ldr	r0, [pc, #136]	@ (8001b9c <MX_GPIO_Init+0x168>)
 8001b12:	f002 f9f3 	bl	8003efc <HAL_GPIO_Init>

  /*Configure GPIO pins : AIN2_Pin AIN1_Pin */
  GPIO_InitStruct.Pin = AIN2_Pin|AIN1_Pin;
 8001b16:	230c      	movs	r3, #12
 8001b18:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b1a:	2301      	movs	r3, #1
 8001b1c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b1e:	2300      	movs	r3, #0
 8001b20:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001b22:	2302      	movs	r3, #2
 8001b24:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b26:	f107 0314 	add.w	r3, r7, #20
 8001b2a:	4619      	mov	r1, r3
 8001b2c:	481c      	ldr	r0, [pc, #112]	@ (8001ba0 <MX_GPIO_Init+0x16c>)
 8001b2e:	f002 f9e5 	bl	8003efc <HAL_GPIO_Init>

  /*Configure GPIO pins : BIN1_Pin BIN2_Pin */
  GPIO_InitStruct.Pin = BIN1_Pin|BIN2_Pin;
 8001b32:	2330      	movs	r3, #48	@ 0x30
 8001b34:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b36:	2301      	movs	r3, #1
 8001b38:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b3e:	2300      	movs	r3, #0
 8001b40:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b42:	f107 0314 	add.w	r3, r7, #20
 8001b46:	4619      	mov	r1, r3
 8001b48:	4815      	ldr	r0, [pc, #84]	@ (8001ba0 <MX_GPIO_Init+0x16c>)
 8001b4a:	f002 f9d7 	bl	8003efc <HAL_GPIO_Init>

  /*Configure GPIO pin : TRIG_Pin */
  GPIO_InitStruct.Pin = TRIG_Pin;
 8001b4e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001b52:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b54:	2301      	movs	r3, #1
 8001b56:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b58:	2300      	movs	r3, #0
 8001b5a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(TRIG_GPIO_Port, &GPIO_InitStruct);
 8001b60:	f107 0314 	add.w	r3, r7, #20
 8001b64:	4619      	mov	r1, r3
 8001b66:	480f      	ldr	r0, [pc, #60]	@ (8001ba4 <MX_GPIO_Init+0x170>)
 8001b68:	f002 f9c8 	bl	8003efc <HAL_GPIO_Init>

  /*Configure GPIO pins : PA9 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001b6c:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001b70:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b72:	2302      	movs	r3, #2
 8001b74:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b76:	2300      	movs	r3, #0
 8001b78:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b7a:	2303      	movs	r3, #3
 8001b7c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001b7e:	2307      	movs	r3, #7
 8001b80:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b82:	f107 0314 	add.w	r3, r7, #20
 8001b86:	4619      	mov	r1, r3
 8001b88:	4805      	ldr	r0, [pc, #20]	@ (8001ba0 <MX_GPIO_Init+0x16c>)
 8001b8a:	f002 f9b7 	bl	8003efc <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001b8e:	bf00      	nop
 8001b90:	3728      	adds	r7, #40	@ 0x28
 8001b92:	46bd      	mov	sp, r7
 8001b94:	bd80      	pop	{r7, pc}
 8001b96:	bf00      	nop
 8001b98:	40023800 	.word	0x40023800
 8001b9c:	40021000 	.word	0x40021000
 8001ba0:	40020000 	.word	0x40020000
 8001ba4:	40020c00 	.word	0x40020c00

08001ba8 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	b082      	sub	sp, #8
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	6078      	str	r0, [r7, #4]
	//Convert string recieved in sizeBuffer to integer
	if(bufferSize == 0 && startFlag == 0){
 8001bb0:	4b1b      	ldr	r3, [pc, #108]	@ (8001c20 <HAL_UART_RxCpltCallback+0x78>)
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d121      	bne.n	8001bfc <HAL_UART_RxCpltCallback+0x54>
 8001bb8:	4b1a      	ldr	r3, [pc, #104]	@ (8001c24 <HAL_UART_RxCpltCallback+0x7c>)
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d11d      	bne.n	8001bfc <HAL_UART_RxCpltCallback+0x54>
		//HAL_UART_Transmit(&huart3, &sizeBuffer, 4, 1000);
		bufferSize = atoi(sizeBuffer);
 8001bc0:	4819      	ldr	r0, [pc, #100]	@ (8001c28 <HAL_UART_RxCpltCallback+0x80>)
 8001bc2:	f009 fceb 	bl	800b59c <atoi>
 8001bc6:	4603      	mov	r3, r0
 8001bc8:	4a15      	ldr	r2, [pc, #84]	@ (8001c20 <HAL_UART_RxCpltCallback+0x78>)
 8001bca:	6013      	str	r3, [r2, #0]
		instructionIndex = bufferSize;
 8001bcc:	4b14      	ldr	r3, [pc, #80]	@ (8001c20 <HAL_UART_RxCpltCallback+0x78>)
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	461a      	mov	r2, r3
 8001bd2:	4b16      	ldr	r3, [pc, #88]	@ (8001c2c <HAL_UART_RxCpltCallback+0x84>)
 8001bd4:	601a      	str	r2, [r3, #0]
		instructionBuffer = (uint8_t*)malloc(bufferSize * sizeof(uint8_t)); //Allocate memory dynamically for instructionBuffer
 8001bd6:	4b12      	ldr	r3, [pc, #72]	@ (8001c20 <HAL_UART_RxCpltCallback+0x78>)
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	4618      	mov	r0, r3
 8001bdc:	f009 fce2 	bl	800b5a4 <malloc>
 8001be0:	4603      	mov	r3, r0
 8001be2:	461a      	mov	r2, r3
 8001be4:	4b12      	ldr	r3, [pc, #72]	@ (8001c30 <HAL_UART_RxCpltCallback+0x88>)
 8001be6:	601a      	str	r2, [r3, #0]
		HAL_UART_Receive_IT(&huart3, instructionBuffer, bufferSize);
 8001be8:	4b11      	ldr	r3, [pc, #68]	@ (8001c30 <HAL_UART_RxCpltCallback+0x88>)
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	4a0c      	ldr	r2, [pc, #48]	@ (8001c20 <HAL_UART_RxCpltCallback+0x78>)
 8001bee:	6812      	ldr	r2, [r2, #0]
 8001bf0:	b292      	uxth	r2, r2
 8001bf2:	4619      	mov	r1, r3
 8001bf4:	480f      	ldr	r0, [pc, #60]	@ (8001c34 <HAL_UART_RxCpltCallback+0x8c>)
 8001bf6:	f005 fd72 	bl	80076de <HAL_UART_Receive_IT>
	if(bufferSize == 0 && startFlag == 0){
 8001bfa:	e00d      	b.n	8001c18 <HAL_UART_RxCpltCallback+0x70>
	}
	else{
		startFlag = 1;
 8001bfc:	4b09      	ldr	r3, [pc, #36]	@ (8001c24 <HAL_UART_RxCpltCallback+0x7c>)
 8001bfe:	2201      	movs	r2, #1
 8001c00:	601a      	str	r2, [r3, #0]
		HAL_UART_Transmit(&huart3, instructionBuffer, bufferSize, 1000);
 8001c02:	4b0b      	ldr	r3, [pc, #44]	@ (8001c30 <HAL_UART_RxCpltCallback+0x88>)
 8001c04:	6819      	ldr	r1, [r3, #0]
 8001c06:	4b06      	ldr	r3, [pc, #24]	@ (8001c20 <HAL_UART_RxCpltCallback+0x78>)
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	b29a      	uxth	r2, r3
 8001c0c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001c10:	4808      	ldr	r0, [pc, #32]	@ (8001c34 <HAL_UART_RxCpltCallback+0x8c>)
 8001c12:	f005 fcd9 	bl	80075c8 <HAL_UART_Transmit>
//    	}
//    }
//    else{
//    	startFlag = 1;
//    }
}
 8001c16:	bf00      	nop
 8001c18:	bf00      	nop
 8001c1a:	3708      	adds	r7, #8
 8001c1c:	46bd      	mov	sp, r7
 8001c1e:	bd80      	pop	{r7, pc}
 8001c20:	200004ec 	.word	0x200004ec
 8001c24:	200004e8 	.word	0x200004e8
 8001c28:	20000000 	.word	0x20000000
 8001c2c:	200004f4 	.word	0x200004f4
 8001c30:	200004f0 	.word	0x200004f0
 8001c34:	20000490 	.word	0x20000490

08001c38 <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim){
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	b086      	sub	sp, #24
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	6078      	str	r0, [r7, #4]

	static int tc1, tc2, first=0, echo = 0;
	char buf[15];
	if(htim==&htim4){
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	4a4d      	ldr	r2, [pc, #308]	@ (8001d78 <HAL_TIM_IC_CaptureCallback+0x140>)
 8001c44:	4293      	cmp	r3, r2
 8001c46:	f040 808e 	bne.w	8001d66 <HAL_TIM_IC_CaptureCallback+0x12e>

		if (first == 0){
 8001c4a:	4b4c      	ldr	r3, [pc, #304]	@ (8001d7c <HAL_TIM_IC_CaptureCallback+0x144>)
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d11b      	bne.n	8001c8a <HAL_TIM_IC_CaptureCallback+0x52>
			tc1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 8001c52:	2100      	movs	r1, #0
 8001c54:	6878      	ldr	r0, [r7, #4]
 8001c56:	f004 fed3 	bl	8006a00 <HAL_TIM_ReadCapturedValue>
 8001c5a:	4603      	mov	r3, r0
 8001c5c:	461a      	mov	r2, r3
 8001c5e:	4b48      	ldr	r3, [pc, #288]	@ (8001d80 <HAL_TIM_IC_CaptureCallback+0x148>)
 8001c60:	601a      	str	r2, [r3, #0]
			first=1;
 8001c62:	4b46      	ldr	r3, [pc, #280]	@ (8001d7c <HAL_TIM_IC_CaptureCallback+0x144>)
 8001c64:	2201      	movs	r2, #1
 8001c66:	601a      	str	r2, [r3, #0]
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_FALLING);
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	6a1a      	ldr	r2, [r3, #32]
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	f022 020a 	bic.w	r2, r2, #10
 8001c76:	621a      	str	r2, [r3, #32]
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	6a1a      	ldr	r2, [r3, #32]
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	f042 0202 	orr.w	r2, r2, #2
 8001c86:	621a      	str	r2, [r3, #32]
			first=0;
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_RISING);
			HAL_TIM_IC_Stop_IT(&htim4, TIM_CHANNEL_1);
		}
	}
}
 8001c88:	e06d      	b.n	8001d66 <HAL_TIM_IC_CaptureCallback+0x12e>
		else if (first == 1){
 8001c8a:	4b3c      	ldr	r3, [pc, #240]	@ (8001d7c <HAL_TIM_IC_CaptureCallback+0x144>)
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	2b01      	cmp	r3, #1
 8001c90:	d169      	bne.n	8001d66 <HAL_TIM_IC_CaptureCallback+0x12e>
			tc2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 8001c92:	2100      	movs	r1, #0
 8001c94:	6878      	ldr	r0, [r7, #4]
 8001c96:	f004 feb3 	bl	8006a00 <HAL_TIM_ReadCapturedValue>
 8001c9a:	4603      	mov	r3, r0
 8001c9c:	461a      	mov	r2, r3
 8001c9e:	4b39      	ldr	r3, [pc, #228]	@ (8001d84 <HAL_TIM_IC_CaptureCallback+0x14c>)
 8001ca0:	601a      	str	r2, [r3, #0]
			__HAL_TIM_SET_COUNTER(htim, 0);
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	2200      	movs	r2, #0
 8001ca8:	625a      	str	r2, [r3, #36]	@ 0x24
			if(tc2 >= tc1){
 8001caa:	4b36      	ldr	r3, [pc, #216]	@ (8001d84 <HAL_TIM_IC_CaptureCallback+0x14c>)
 8001cac:	681a      	ldr	r2, [r3, #0]
 8001cae:	4b34      	ldr	r3, [pc, #208]	@ (8001d80 <HAL_TIM_IC_CaptureCallback+0x148>)
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	429a      	cmp	r2, r3
 8001cb4:	db07      	blt.n	8001cc6 <HAL_TIM_IC_CaptureCallback+0x8e>
				echo = tc2 - tc1;
 8001cb6:	4b33      	ldr	r3, [pc, #204]	@ (8001d84 <HAL_TIM_IC_CaptureCallback+0x14c>)
 8001cb8:	681a      	ldr	r2, [r3, #0]
 8001cba:	4b31      	ldr	r3, [pc, #196]	@ (8001d80 <HAL_TIM_IC_CaptureCallback+0x148>)
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	1ad3      	subs	r3, r2, r3
 8001cc0:	4a31      	ldr	r2, [pc, #196]	@ (8001d88 <HAL_TIM_IC_CaptureCallback+0x150>)
 8001cc2:	6013      	str	r3, [r2, #0]
 8001cc4:	e009      	b.n	8001cda <HAL_TIM_IC_CaptureCallback+0xa2>
				echo = (0xffff - tc1) + tc2;
 8001cc6:	4b2e      	ldr	r3, [pc, #184]	@ (8001d80 <HAL_TIM_IC_CaptureCallback+0x148>)
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	f5c3 437f 	rsb	r3, r3, #65280	@ 0xff00
 8001cce:	33ff      	adds	r3, #255	@ 0xff
 8001cd0:	4a2c      	ldr	r2, [pc, #176]	@ (8001d84 <HAL_TIM_IC_CaptureCallback+0x14c>)
 8001cd2:	6812      	ldr	r2, [r2, #0]
 8001cd4:	4413      	add	r3, r2
 8001cd6:	4a2c      	ldr	r2, [pc, #176]	@ (8001d88 <HAL_TIM_IC_CaptureCallback+0x150>)
 8001cd8:	6013      	str	r3, [r2, #0]
			sprintf(buf, "Echo = %5dus", echo);
 8001cda:	4b2b      	ldr	r3, [pc, #172]	@ (8001d88 <HAL_TIM_IC_CaptureCallback+0x150>)
 8001cdc:	681a      	ldr	r2, [r3, #0]
 8001cde:	f107 0308 	add.w	r3, r7, #8
 8001ce2:	492a      	ldr	r1, [pc, #168]	@ (8001d8c <HAL_TIM_IC_CaptureCallback+0x154>)
 8001ce4:	4618      	mov	r0, r3
 8001ce6:	f00a fcc7 	bl	800c678 <siprintf>
			OLED_ShowString(10, 40, &buf[0]);
 8001cea:	f107 0308 	add.w	r3, r7, #8
 8001cee:	461a      	mov	r2, r3
 8001cf0:	2128      	movs	r1, #40	@ 0x28
 8001cf2:	200a      	movs	r0, #10
 8001cf4:	f009 fb94 	bl	800b420 <OLED_ShowString>
			OLED_Refresh_Gram();
 8001cf8:	f009 fa1e 	bl	800b138 <OLED_Refresh_Gram>
			detectedDistance = echo * (0.0343/2);
 8001cfc:	4b22      	ldr	r3, [pc, #136]	@ (8001d88 <HAL_TIM_IC_CaptureCallback+0x150>)
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	4618      	mov	r0, r3
 8001d02:	f7fe fc0f 	bl	8000524 <__aeabi_i2d>
 8001d06:	a31a      	add	r3, pc, #104	@ (adr r3, 8001d70 <HAL_TIM_IC_CaptureCallback+0x138>)
 8001d08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d0c:	f7fe fc74 	bl	80005f8 <__aeabi_dmul>
 8001d10:	4602      	mov	r2, r0
 8001d12:	460b      	mov	r3, r1
 8001d14:	491e      	ldr	r1, [pc, #120]	@ (8001d90 <HAL_TIM_IC_CaptureCallback+0x158>)
 8001d16:	e9c1 2300 	strd	r2, r3, [r1]
			sprintf(buf, "Dist = %5.1fcm", detectedDistance);
 8001d1a:	4b1d      	ldr	r3, [pc, #116]	@ (8001d90 <HAL_TIM_IC_CaptureCallback+0x158>)
 8001d1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d20:	f107 0008 	add.w	r0, r7, #8
 8001d24:	491b      	ldr	r1, [pc, #108]	@ (8001d94 <HAL_TIM_IC_CaptureCallback+0x15c>)
 8001d26:	f00a fca7 	bl	800c678 <siprintf>
			OLED_ShowString(10, 50, &buf[0]);
 8001d2a:	f107 0308 	add.w	r3, r7, #8
 8001d2e:	461a      	mov	r2, r3
 8001d30:	2132      	movs	r1, #50	@ 0x32
 8001d32:	200a      	movs	r0, #10
 8001d34:	f009 fb74 	bl	800b420 <OLED_ShowString>
			OLED_Refresh_Gram();
 8001d38:	f009 f9fe 	bl	800b138 <OLED_Refresh_Gram>
			first=0;
 8001d3c:	4b0f      	ldr	r3, [pc, #60]	@ (8001d7c <HAL_TIM_IC_CaptureCallback+0x144>)
 8001d3e:	2200      	movs	r2, #0
 8001d40:	601a      	str	r2, [r3, #0]
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_RISING);
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	6a1a      	ldr	r2, [r3, #32]
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	f022 020a 	bic.w	r2, r2, #10
 8001d50:	621a      	str	r2, [r3, #32]
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681a      	ldr	r2, [r3, #0]
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	6a12      	ldr	r2, [r2, #32]
 8001d5c:	621a      	str	r2, [r3, #32]
			HAL_TIM_IC_Stop_IT(&htim4, TIM_CHANNEL_1);
 8001d5e:	2100      	movs	r1, #0
 8001d60:	4805      	ldr	r0, [pc, #20]	@ (8001d78 <HAL_TIM_IC_CaptureCallback+0x140>)
 8001d62:	f004 f955 	bl	8006010 <HAL_TIM_IC_Stop_IT>
}
 8001d66:	bf00      	nop
 8001d68:	3718      	adds	r7, #24
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	bd80      	pop	{r7, pc}
 8001d6e:	bf00      	nop
 8001d70:	04816f00 	.word	0x04816f00
 8001d74:	3f918fc5 	.word	0x3f918fc5
 8001d78:	200003b8 	.word	0x200003b8
 8001d7c:	20000534 	.word	0x20000534
 8001d80:	20000538 	.word	0x20000538
 8001d84:	2000053c 	.word	0x2000053c
 8001d88:	20000540 	.word	0x20000540
 8001d8c:	0800fcfc 	.word	0x0800fcfc
 8001d90:	20000500 	.word	0x20000500
 8001d94:	0800fd0c 	.word	0x0800fd0c

08001d98 <ICM_WriteByte>:

    }
}
//IMU related functions
// IMU related functions
HAL_StatusTypeDef ICM_WriteByte(I2C_HandleTypeDef * hi2c, uint8_t const registerAddress, uint8_t writeData){
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	b088      	sub	sp, #32
 8001d9c:	af04      	add	r7, sp, #16
 8001d9e:	6078      	str	r0, [r7, #4]
 8001da0:	460b      	mov	r3, r1
 8001da2:	70fb      	strb	r3, [r7, #3]
 8001da4:	4613      	mov	r3, r2
 8001da6:	70bb      	strb	r3, [r7, #2]
	HAL_StatusTypeDef status = HAL_OK;
 8001da8:	2300      	movs	r3, #0
 8001daa:	73fb      	strb	r3, [r7, #15]
	status = HAL_I2C_Mem_Write(
 8001dac:	78fb      	ldrb	r3, [r7, #3]
 8001dae:	b29a      	uxth	r2, r3
 8001db0:	230a      	movs	r3, #10
 8001db2:	9302      	str	r3, [sp, #8]
 8001db4:	2301      	movs	r3, #1
 8001db6:	9301      	str	r3, [sp, #4]
 8001db8:	1cbb      	adds	r3, r7, #2
 8001dba:	9300      	str	r3, [sp, #0]
 8001dbc:	2301      	movs	r3, #1
 8001dbe:	21d0      	movs	r1, #208	@ 0xd0
 8001dc0:	6878      	ldr	r0, [r7, #4]
 8001dc2:	f002 fb95 	bl	80044f0 <HAL_I2C_Mem_Write>
 8001dc6:	4603      	mov	r3, r0
 8001dc8:	73fb      	strb	r3, [r7, #15]
							registerAddress,
							I2C_MEMADD_SIZE_8BIT,
							&writeData,
							I2C_MEMADD_SIZE_8BIT,
							10);
	return status;
 8001dca:	7bfb      	ldrb	r3, [r7, #15]
}
 8001dcc:	4618      	mov	r0, r3
 8001dce:	3710      	adds	r7, #16
 8001dd0:	46bd      	mov	sp, r7
 8001dd2:	bd80      	pop	{r7, pc}

08001dd4 <ICM_BrustRead>:
							I2C_MEMADD_SIZE_8BIT,
							10);
	return status;
}

HAL_StatusTypeDef ICM_BrustRead(I2C_HandleTypeDef *hi2c, uint8_t const startAddress, uint16_t const amountOfRegistersToRead,uint8_t * readData){
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	b08a      	sub	sp, #40	@ 0x28
 8001dd8:	af04      	add	r7, sp, #16
 8001dda:	60f8      	str	r0, [r7, #12]
 8001ddc:	607b      	str	r3, [r7, #4]
 8001dde:	460b      	mov	r3, r1
 8001de0:	72fb      	strb	r3, [r7, #11]
 8001de2:	4613      	mov	r3, r2
 8001de4:	813b      	strh	r3, [r7, #8]
	HAL_StatusTypeDef status = HAL_OK;
 8001de6:	2300      	movs	r3, #0
 8001de8:	75fb      	strb	r3, [r7, #23]
	status = HAL_I2C_Mem_Read(
 8001dea:	7afb      	ldrb	r3, [r7, #11]
 8001dec:	b29a      	uxth	r2, r3
 8001dee:	230a      	movs	r3, #10
 8001df0:	9302      	str	r3, [sp, #8]
 8001df2:	893b      	ldrh	r3, [r7, #8]
 8001df4:	9301      	str	r3, [sp, #4]
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	9300      	str	r3, [sp, #0]
 8001dfa:	2301      	movs	r3, #1
 8001dfc:	21d0      	movs	r1, #208	@ 0xd0
 8001dfe:	68f8      	ldr	r0, [r7, #12]
 8001e00:	f002 fc70 	bl	80046e4 <HAL_I2C_Mem_Read>
 8001e04:	4603      	mov	r3, r0
 8001e06:	75fb      	strb	r3, [r7, #23]
							startAddress,
							I2C_MEMADD_SIZE_8BIT,
							readData,
							amountOfRegistersToRead * I2C_MEMADD_SIZE_8BIT,
							10);
	return status;
 8001e08:	7dfb      	ldrb	r3, [r7, #23]

}
 8001e0a:	4618      	mov	r0, r3
 8001e0c:	3718      	adds	r7, #24
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	bd80      	pop	{r7, pc}

08001e12 <ICM20948_SelectUserBank>:

HAL_StatusTypeDef ICM20948_SelectUserBank(I2C_HandleTypeDef * hi2c, int userBankNum) {
 8001e12:	b580      	push	{r7, lr}
 8001e14:	b088      	sub	sp, #32
 8001e16:	af04      	add	r7, sp, #16
 8001e18:	6078      	str	r0, [r7, #4]
 8001e1a:	6039      	str	r1, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	73fb      	strb	r3, [r7, #15]
	uint8_t writeData = userBankNum << 4;
 8001e20:	683b      	ldr	r3, [r7, #0]
 8001e22:	b2db      	uxtb	r3, r3
 8001e24:	011b      	lsls	r3, r3, #4
 8001e26:	b2db      	uxtb	r3, r3
 8001e28:	73bb      	strb	r3, [r7, #14]

	status = HAL_I2C_Mem_Write(
 8001e2a:	230a      	movs	r3, #10
 8001e2c:	9302      	str	r3, [sp, #8]
 8001e2e:	2301      	movs	r3, #1
 8001e30:	9301      	str	r3, [sp, #4]
 8001e32:	f107 030e 	add.w	r3, r7, #14
 8001e36:	9300      	str	r3, [sp, #0]
 8001e38:	2301      	movs	r3, #1
 8001e3a:	227f      	movs	r2, #127	@ 0x7f
 8001e3c:	21d0      	movs	r1, #208	@ 0xd0
 8001e3e:	6878      	ldr	r0, [r7, #4]
 8001e40:	f002 fb56 	bl	80044f0 <HAL_I2C_Mem_Write>
 8001e44:	4603      	mov	r3, r0
 8001e46:	73fb      	strb	r3, [r7, #15]
			I2C_MEMADD_SIZE_8BIT,
			&writeData,
			I2C_MEMADD_SIZE_8BIT,
			10);

	return status;
 8001e48:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e4a:	4618      	mov	r0, r3
 8001e4c:	3710      	adds	r7, #16
 8001e4e:	46bd      	mov	sp, r7
 8001e50:	bd80      	pop	{r7, pc}

08001e52 <__ICM20948_init>:

void __ICM20948_init(I2C_HandleTypeDef *hi2c){
 8001e52:	b580      	push	{r7, lr}
 8001e54:	b084      	sub	sp, #16
 8001e56:	af00      	add	r7, sp, #0
 8001e58:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef status = HAL_OK;
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	73fb      	strb	r3, [r7, #15]

	//Bank 0
	status = ICM20948_SelectUserBank(hi2c, 0x0);
 8001e5e:	2100      	movs	r1, #0
 8001e60:	6878      	ldr	r0, [r7, #4]
 8001e62:	f7ff ffd6 	bl	8001e12 <ICM20948_SelectUserBank>
 8001e66:	4603      	mov	r3, r0
 8001e68:	73fb      	strb	r3, [r7, #15]
	//Power Reset
	status = ICM_WriteByte(hi2c, PWR_MGMT_1, 0x80);
 8001e6a:	2280      	movs	r2, #128	@ 0x80
 8001e6c:	2106      	movs	r1, #6
 8001e6e:	6878      	ldr	r0, [r7, #4]
 8001e70:	f7ff ff92 	bl	8001d98 <ICM_WriteByte>
 8001e74:	4603      	mov	r3, r0
 8001e76:	73fb      	strb	r3, [r7, #15]
	HAL_Delay(200);
 8001e78:	20c8      	movs	r0, #200	@ 0xc8
 8001e7a:	f001 fc15 	bl	80036a8 <HAL_Delay>
	status = ICM_WriteByte(hi2c, PWR_MGMT_1, 0x01);
 8001e7e:	2201      	movs	r2, #1
 8001e80:	2106      	movs	r1, #6
 8001e82:	6878      	ldr	r0, [r7, #4]
 8001e84:	f7ff ff88 	bl	8001d98 <ICM_WriteByte>
 8001e88:	4603      	mov	r3, r0
 8001e8a:	73fb      	strb	r3, [r7, #15]

	//Enable both gyroscope and accelerometer
	status = ICM_WriteByte(hi2c, PWR_MGMT_2, 0x38);
 8001e8c:	2238      	movs	r2, #56	@ 0x38
 8001e8e:	2107      	movs	r1, #7
 8001e90:	6878      	ldr	r0, [r7, #4]
 8001e92:	f7ff ff81 	bl	8001d98 <ICM_WriteByte>
 8001e96:	4603      	mov	r3, r0
 8001e98:	73fb      	strb	r3, [r7, #15]

	//Bank 2
	status = ICM20948_SelectUserBank(hi2c, 0x2);
 8001e9a:	2102      	movs	r1, #2
 8001e9c:	6878      	ldr	r0, [r7, #4]
 8001e9e:	f7ff ffb8 	bl	8001e12 <ICM20948_SelectUserBank>
 8001ea2:	4603      	mov	r3, r0
 8001ea4:	73fb      	strb	r3, [r7, #15]

	status = ICM_WriteByte(hi2c, GYRO_CONFIG_1, 0x39);
 8001ea6:	2239      	movs	r2, #57	@ 0x39
 8001ea8:	2101      	movs	r1, #1
 8001eaa:	6878      	ldr	r0, [r7, #4]
 8001eac:	f7ff ff74 	bl	8001d98 <ICM_WriteByte>
 8001eb0:	4603      	mov	r3, r0
 8001eb2:	73fb      	strb	r3, [r7, #15]

	status = ICM_WriteByte(hi2c, GYRO_SMPLRT_DIV, 0x08);
 8001eb4:	2208      	movs	r2, #8
 8001eb6:	2100      	movs	r1, #0
 8001eb8:	6878      	ldr	r0, [r7, #4]
 8001eba:	f7ff ff6d 	bl	8001d98 <ICM_WriteByte>
 8001ebe:	4603      	mov	r3, r0
 8001ec0:	73fb      	strb	r3, [r7, #15]

	status = ICM_WriteByte(hi2c, ACCEL_CONFIG, 0x39);
 8001ec2:	2239      	movs	r2, #57	@ 0x39
 8001ec4:	2114      	movs	r1, #20
 8001ec6:	6878      	ldr	r0, [r7, #4]
 8001ec8:	f7ff ff66 	bl	8001d98 <ICM_WriteByte>
 8001ecc:	4603      	mov	r3, r0
 8001ece:	73fb      	strb	r3, [r7, #15]

	//Bank 0
	status = ICM20948_SelectUserBank(hi2c, 0x0);
 8001ed0:	2100      	movs	r1, #0
 8001ed2:	6878      	ldr	r0, [r7, #4]
 8001ed4:	f7ff ff9d 	bl	8001e12 <ICM20948_SelectUserBank>
 8001ed8:	4603      	mov	r3, r0
 8001eda:	73fb      	strb	r3, [r7, #15]
	//Interrupt pin config: BYPASS ENABLE
	status = ICM_WriteByte(hi2c, 0x0F, 0x02);
 8001edc:	2202      	movs	r2, #2
 8001ede:	210f      	movs	r1, #15
 8001ee0:	6878      	ldr	r0, [r7, #4]
 8001ee2:	f7ff ff59 	bl	8001d98 <ICM_WriteByte>
 8001ee6:	4603      	mov	r3, r0
 8001ee8:	73fb      	strb	r3, [r7, #15]


}
 8001eea:	bf00      	nop
 8001eec:	3710      	adds	r7, #16
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	bd80      	pop	{r7, pc}
	...

08001ef4 <countTargetTicks>:

uint32_t countTargetTicks(int distance) {
 8001ef4:	b480      	push	{r7}
 8001ef6:	b087      	sub	sp, #28
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	6078      	str	r0, [r7, #4]
    float rev, dist, circumference;
    uint32_t targetTicks;

    dist = (float)distance;  // Convert distance to float
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	ee07 3a90 	vmov	s15, r3
 8001f02:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001f06:	edc7 7a05 	vstr	s15, [r7, #20]
    circumference = PI * WHEEL_DIAMETER_CM;  // Calculate the wheel's circumference in cm
 8001f0a:	4b0e      	ldr	r3, [pc, #56]	@ (8001f44 <countTargetTicks+0x50>)
 8001f0c:	613b      	str	r3, [r7, #16]

    rev = dist / circumference;  // Calculate the number of wheel revolutions needed
 8001f0e:	edd7 6a05 	vldr	s13, [r7, #20]
 8001f12:	ed97 7a04 	vldr	s14, [r7, #16]
 8001f16:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001f1a:	edc7 7a03 	vstr	s15, [r7, #12]
    targetTicks = (uint32_t)(rev * TICKS_PER_REV);  // Convert revolutions to encoder ticks (adjust factor if needed)
 8001f1e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001f22:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8001f48 <countTargetTicks+0x54>
 8001f26:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001f2a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001f2e:	ee17 3a90 	vmov	r3, s15
 8001f32:	60bb      	str	r3, [r7, #8]

    return targetTicks;
 8001f34:	68bb      	ldr	r3, [r7, #8]
}
 8001f36:	4618      	mov	r0, r3
 8001f38:	371c      	adds	r7, #28
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f40:	4770      	bx	lr
 8001f42:	bf00      	nop
 8001f44:	41a35cd9 	.word	0x41a35cd9
 8001f48:	43b40000 	.word	0x43b40000

08001f4c <PID_Compute>:

    __HAL_TIM_SET_COUNTER(&htim3, 0);  // Reset the counter after reading
    return rightEncoderVal;
}

float PID_Compute(PID_TypeDef *pid, float setpoint, float measurement, int direction){
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	b088      	sub	sp, #32
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	60f8      	str	r0, [r7, #12]
 8001f54:	ed87 0a02 	vstr	s0, [r7, #8]
 8001f58:	edc7 0a01 	vstr	s1, [r7, #4]
 8001f5c:	6039      	str	r1, [r7, #0]
	float error;
	if (direction == 0){
 8001f5e:	683b      	ldr	r3, [r7, #0]
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d108      	bne.n	8001f76 <PID_Compute+0x2a>
		error = setpoint - measurement;
 8001f64:	ed97 7a02 	vldr	s14, [r7, #8]
 8001f68:	edd7 7a01 	vldr	s15, [r7, #4]
 8001f6c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001f70:	edc7 7a07 	vstr	s15, [r7, #28]
 8001f74:	e007      	b.n	8001f86 <PID_Compute+0x3a>
	}
	else{
		error = measurement-setpoint;
 8001f76:	ed97 7a01 	vldr	s14, [r7, #4]
 8001f7a:	edd7 7a02 	vldr	s15, [r7, #8]
 8001f7e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001f82:	edc7 7a07 	vstr	s15, [r7, #28]
	}
	pid->integral += error;
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	ed93 7a03 	vldr	s14, [r3, #12]
 8001f8c:	edd7 7a07 	vldr	s15, [r7, #28]
 8001f90:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	edc3 7a03 	vstr	s15, [r3, #12]
	float derivative = error - pid->previousError;
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	edd3 7a04 	vldr	s15, [r3, #16]
 8001fa0:	ed97 7a07 	vldr	s14, [r7, #28]
 8001fa4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001fa8:	edc7 7a06 	vstr	s15, [r7, #24]
	pid->previousError = error;
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	69fa      	ldr	r2, [r7, #28]
 8001fb0:	611a      	str	r2, [r3, #16]
	float output = ((pid->Kp*error) + (pid->Ki * pid->integral) + (pid->Kd * derivative));
 8001fb2:	68fb      	ldr	r3, [r7, #12]
 8001fb4:	ed93 7a00 	vldr	s14, [r3]
 8001fb8:	edd7 7a07 	vldr	s15, [r7, #28]
 8001fbc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	edd3 6a01 	vldr	s13, [r3, #4]
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	edd3 7a03 	vldr	s15, [r3, #12]
 8001fcc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001fd0:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	edd3 6a02 	vldr	s13, [r3, #8]
 8001fda:	edd7 7a06 	vldr	s15, [r7, #24]
 8001fde:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001fe2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001fe6:	edc7 7a05 	vstr	s15, [r7, #20]
	output = 2000 +(5000*output/100.0);
 8001fea:	edd7 7a05 	vldr	s15, [r7, #20]
 8001fee:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 800203c <PID_Compute+0xf0>
 8001ff2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001ff6:	ee17 0a90 	vmov	r0, s15
 8001ffa:	f7fe faa5 	bl	8000548 <__aeabi_f2d>
 8001ffe:	f04f 0200 	mov.w	r2, #0
 8002002:	4b0f      	ldr	r3, [pc, #60]	@ (8002040 <PID_Compute+0xf4>)
 8002004:	f7fe fc22 	bl	800084c <__aeabi_ddiv>
 8002008:	4602      	mov	r2, r0
 800200a:	460b      	mov	r3, r1
 800200c:	4610      	mov	r0, r2
 800200e:	4619      	mov	r1, r3
 8002010:	f04f 0200 	mov.w	r2, #0
 8002014:	4b0b      	ldr	r3, [pc, #44]	@ (8002044 <PID_Compute+0xf8>)
 8002016:	f7fe f939 	bl	800028c <__adddf3>
 800201a:	4602      	mov	r2, r0
 800201c:	460b      	mov	r3, r1
 800201e:	4610      	mov	r0, r2
 8002020:	4619      	mov	r1, r3
 8002022:	f7fe fde1 	bl	8000be8 <__aeabi_d2f>
 8002026:	4603      	mov	r3, r0
 8002028:	617b      	str	r3, [r7, #20]
	return output;
 800202a:	697b      	ldr	r3, [r7, #20]
 800202c:	ee07 3a90 	vmov	s15, r3
}
 8002030:	eeb0 0a67 	vmov.f32	s0, s15
 8002034:	3720      	adds	r7, #32
 8002036:	46bd      	mov	sp, r7
 8002038:	bd80      	pop	{r7, pc}
 800203a:	bf00      	nop
 800203c:	459c4000 	.word	0x459c4000
 8002040:	40590000 	.word	0x40590000
 8002044:	409f4000 	.word	0x409f4000

08002048 <PID_Init>:
void PID_Reset(PID_TypeDef *pid){
	pid->integral = 0.0f;
	pid->previousError = 0.0f;
}

void PID_Init(PID_TypeDef *pid, float Kp, float Ki, float Kd){
 8002048:	b480      	push	{r7}
 800204a:	b085      	sub	sp, #20
 800204c:	af00      	add	r7, sp, #0
 800204e:	60f8      	str	r0, [r7, #12]
 8002050:	ed87 0a02 	vstr	s0, [r7, #8]
 8002054:	edc7 0a01 	vstr	s1, [r7, #4]
 8002058:	ed87 1a00 	vstr	s2, [r7]
	pid->Kp = Kp;
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	68ba      	ldr	r2, [r7, #8]
 8002060:	601a      	str	r2, [r3, #0]
	pid->Ki = Ki;
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	687a      	ldr	r2, [r7, #4]
 8002066:	605a      	str	r2, [r3, #4]
	pid->Kd = Kd;
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	683a      	ldr	r2, [r7, #0]
 800206c:	609a      	str	r2, [r3, #8]

	pid->integral = 0.0f;
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	f04f 0200 	mov.w	r2, #0
 8002074:	60da      	str	r2, [r3, #12]
	pid->previousError = 0.0f;
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	f04f 0200 	mov.w	r2, #0
 800207c:	611a      	str	r2, [r3, #16]
}
 800207e:	bf00      	nop
 8002080:	3714      	adds	r7, #20
 8002082:	46bd      	mov	sp, r7
 8002084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002088:	4770      	bx	lr
	...

0800208c <forward>:

void forward(int distance){
 800208c:	b580      	push	{r7, lr}
 800208e:	b088      	sub	sp, #32
 8002090:	af00      	add	r7, sp, #0
 8002092:	6078      	str	r0, [r7, #4]
	yawAngle = 0.0;
 8002094:	4b3d      	ldr	r3, [pc, #244]	@ (800218c <forward+0x100>)
 8002096:	f04f 0200 	mov.w	r2, #0
 800209a:	601a      	str	r2, [r3, #0]
	htim1.Instance->CCR4 = 155;
 800209c:	4b3c      	ldr	r3, [pc, #240]	@ (8002190 <forward+0x104>)
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	229b      	movs	r2, #155	@ 0x9b
 80020a2:	641a      	str	r2, [r3, #64]	@ 0x40
    HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
 80020a4:	2100      	movs	r1, #0
 80020a6:	483b      	ldr	r0, [pc, #236]	@ (8002194 <forward+0x108>)
 80020a8:	f003 fe2a 	bl	8005d00 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_2);
 80020ac:	2104      	movs	r1, #4
 80020ae:	4839      	ldr	r0, [pc, #228]	@ (8002194 <forward+0x108>)
 80020b0:	f003 fe26 	bl	8005d00 <HAL_TIM_PWM_Start>
    HAL_GPIO_WritePin(GPIOA, AIN1_Pin, GPIO_PIN_SET);
 80020b4:	2201      	movs	r2, #1
 80020b6:	2108      	movs	r1, #8
 80020b8:	4837      	ldr	r0, [pc, #220]	@ (8002198 <forward+0x10c>)
 80020ba:	f002 f8bb 	bl	8004234 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, AIN2_Pin, GPIO_PIN_RESET);
 80020be:	2200      	movs	r2, #0
 80020c0:	2104      	movs	r1, #4
 80020c2:	4835      	ldr	r0, [pc, #212]	@ (8002198 <forward+0x10c>)
 80020c4:	f002 f8b6 	bl	8004234 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, BIN1_Pin, GPIO_PIN_SET);
 80020c8:	2201      	movs	r2, #1
 80020ca:	2110      	movs	r1, #16
 80020cc:	4832      	ldr	r0, [pc, #200]	@ (8002198 <forward+0x10c>)
 80020ce:	f002 f8b1 	bl	8004234 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, BIN2_Pin, GPIO_PIN_RESET);
 80020d2:	2200      	movs	r2, #0
 80020d4:	2120      	movs	r1, #32
 80020d6:	4830      	ldr	r0, [pc, #192]	@ (8002198 <forward+0x10c>)
 80020d8:	f002 f8ac 	bl	8004234 <HAL_GPIO_WritePin>


    double targetTicks = countTargetTicks(distance);
 80020dc:	6878      	ldr	r0, [r7, #4]
 80020de:	f7ff ff09 	bl	8001ef4 <countTargetTicks>
 80020e2:	4603      	mov	r3, r0
 80020e4:	4618      	mov	r0, r3
 80020e6:	f7fe fa0d 	bl	8000504 <__aeabi_ui2d>
 80020ea:	4602      	mov	r2, r0
 80020ec:	460b      	mov	r3, r1
 80020ee:	e9c7 2306 	strd	r2, r3, [r7, #24]

    int startCountB = __HAL_TIM_GET_COUNTER(&htim3);
 80020f2:	4b2a      	ldr	r3, [pc, #168]	@ (800219c <forward+0x110>)
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020f8:	617b      	str	r3, [r7, #20]
    int encoderCountB;
    int currentCountB ;

    PID_Init(&pid, 9.8f, 0.01f, 0.05f);
 80020fa:	ed9f 1a29 	vldr	s2, [pc, #164]	@ 80021a0 <forward+0x114>
 80020fe:	eddf 0a29 	vldr	s1, [pc, #164]	@ 80021a4 <forward+0x118>
 8002102:	ed9f 0a29 	vldr	s0, [pc, #164]	@ 80021a8 <forward+0x11c>
 8002106:	4829      	ldr	r0, [pc, #164]	@ (80021ac <forward+0x120>)
 8002108:	f7ff ff9e 	bl	8002048 <PID_Init>

    while (1) {

    	currentCountB = __HAL_TIM_GET_COUNTER(&htim3);
 800210c:	4b23      	ldr	r3, [pc, #140]	@ (800219c <forward+0x110>)
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002112:	613b      	str	r3, [r7, #16]
    	encoderCountB = abs(currentCountB - startCountB);
 8002114:	693a      	ldr	r2, [r7, #16]
 8002116:	697b      	ldr	r3, [r7, #20]
 8002118:	1ad3      	subs	r3, r2, r3
 800211a:	2b00      	cmp	r3, #0
 800211c:	bfb8      	it	lt
 800211e:	425b      	neglt	r3, r3
 8002120:	60fb      	str	r3, [r7, #12]
    	__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_1, 2500);
 8002122:	4b1c      	ldr	r3, [pc, #112]	@ (8002194 <forward+0x108>)
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	f640 12c4 	movw	r2, #2500	@ 0x9c4
 800212a:	635a      	str	r2, [r3, #52]	@ 0x34
    	uint16_t pwmValue = PID_Compute(&pid,0,yawAngle,0);
 800212c:	4b17      	ldr	r3, [pc, #92]	@ (800218c <forward+0x100>)
 800212e:	edd3 7a00 	vldr	s15, [r3]
 8002132:	2100      	movs	r1, #0
 8002134:	eef0 0a67 	vmov.f32	s1, s15
 8002138:	ed9f 0a1d 	vldr	s0, [pc, #116]	@ 80021b0 <forward+0x124>
 800213c:	481b      	ldr	r0, [pc, #108]	@ (80021ac <forward+0x120>)
 800213e:	f7ff ff05 	bl	8001f4c <PID_Compute>
 8002142:	eef0 7a40 	vmov.f32	s15, s0
 8002146:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800214a:	ee17 3a90 	vmov	r3, s15
 800214e:	817b      	strh	r3, [r7, #10]
        __HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_2, pwmValue);
 8002150:	4b10      	ldr	r3, [pc, #64]	@ (8002194 <forward+0x108>)
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	897a      	ldrh	r2, [r7, #10]
 8002156:	639a      	str	r2, [r3, #56]	@ 0x38


        if (rightEncoderVal >= targetTicks) {
 8002158:	4b16      	ldr	r3, [pc, #88]	@ (80021b4 <forward+0x128>)
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	4618      	mov	r0, r3
 800215e:	f7fe f9e1 	bl	8000524 <__aeabi_i2d>
 8002162:	4602      	mov	r2, r0
 8002164:	460b      	mov	r3, r1
 8002166:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800216a:	f7fe fcc1 	bl	8000af0 <__aeabi_dcmple>
 800216e:	4603      	mov	r3, r0
 8002170:	2b00      	cmp	r3, #0
 8002172:	d002      	beq.n	800217a <forward+0xee>
            stopMove();
 8002174:	f000 f8b6 	bl	80022e4 <stopMove>
            break;
 8002178:	e003      	b.n	8002182 <forward+0xf6>
        }

        osDelay(10);
 800217a:	200a      	movs	r0, #10
 800217c:	f006 fb3a 	bl	80087f4 <osDelay>
    while (1) {
 8002180:	e7c4      	b.n	800210c <forward+0x80>
    }
}
 8002182:	bf00      	nop
 8002184:	3720      	adds	r7, #32
 8002186:	46bd      	mov	sp, r7
 8002188:	bd80      	pop	{r7, pc}
 800218a:	bf00      	nop
 800218c:	20000514 	.word	0x20000514
 8002190:	200002e0 	.word	0x200002e0
 8002194:	20000448 	.word	0x20000448
 8002198:	40020000 	.word	0x40020000
 800219c:	20000370 	.word	0x20000370
 80021a0:	3d4ccccd 	.word	0x3d4ccccd
 80021a4:	3c23d70a 	.word	0x3c23d70a
 80021a8:	411ccccd 	.word	0x411ccccd
 80021ac:	20000518 	.word	0x20000518
 80021b0:	00000000 	.word	0x00000000
 80021b4:	20000530 	.word	0x20000530

080021b8 <backward>:

void backward(int distance){
 80021b8:	b580      	push	{r7, lr}
 80021ba:	b088      	sub	sp, #32
 80021bc:	af00      	add	r7, sp, #0
 80021be:	6078      	str	r0, [r7, #4]
	yawAngle = 0.0;
 80021c0:	4b3e      	ldr	r3, [pc, #248]	@ (80022bc <backward+0x104>)
 80021c2:	f04f 0200 	mov.w	r2, #0
 80021c6:	601a      	str	r2, [r3, #0]
	htim1.Instance->CCR4 = 150;
 80021c8:	4b3d      	ldr	r3, [pc, #244]	@ (80022c0 <backward+0x108>)
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	2296      	movs	r2, #150	@ 0x96
 80021ce:	641a      	str	r2, [r3, #64]	@ 0x40
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
 80021d0:	2100      	movs	r1, #0
 80021d2:	483c      	ldr	r0, [pc, #240]	@ (80022c4 <backward+0x10c>)
 80021d4:	f003 fd94 	bl	8005d00 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_2);
 80021d8:	2104      	movs	r1, #4
 80021da:	483a      	ldr	r0, [pc, #232]	@ (80022c4 <backward+0x10c>)
 80021dc:	f003 fd90 	bl	8005d00 <HAL_TIM_PWM_Start>
	HAL_GPIO_WritePin(GPIOA, AIN1_Pin, GPIO_PIN_RESET);
 80021e0:	2200      	movs	r2, #0
 80021e2:	2108      	movs	r1, #8
 80021e4:	4838      	ldr	r0, [pc, #224]	@ (80022c8 <backward+0x110>)
 80021e6:	f002 f825 	bl	8004234 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, AIN2_Pin, GPIO_PIN_SET);
 80021ea:	2201      	movs	r2, #1
 80021ec:	2104      	movs	r1, #4
 80021ee:	4836      	ldr	r0, [pc, #216]	@ (80022c8 <backward+0x110>)
 80021f0:	f002 f820 	bl	8004234 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, BIN1_Pin, GPIO_PIN_RESET);
 80021f4:	2200      	movs	r2, #0
 80021f6:	2110      	movs	r1, #16
 80021f8:	4833      	ldr	r0, [pc, #204]	@ (80022c8 <backward+0x110>)
 80021fa:	f002 f81b 	bl	8004234 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, BIN2_Pin, GPIO_PIN_SET);
 80021fe:	2201      	movs	r2, #1
 8002200:	2120      	movs	r1, #32
 8002202:	4831      	ldr	r0, [pc, #196]	@ (80022c8 <backward+0x110>)
 8002204:	f002 f816 	bl	8004234 <HAL_GPIO_WritePin>


	double targetTicks = countTargetTicks(distance);
 8002208:	6878      	ldr	r0, [r7, #4]
 800220a:	f7ff fe73 	bl	8001ef4 <countTargetTicks>
 800220e:	4603      	mov	r3, r0
 8002210:	4618      	mov	r0, r3
 8002212:	f7fe f977 	bl	8000504 <__aeabi_ui2d>
 8002216:	4602      	mov	r2, r0
 8002218:	460b      	mov	r3, r1
 800221a:	e9c7 2306 	strd	r2, r3, [r7, #24]

	int startCountB = __HAL_TIM_GET_COUNTER(&htim3);
 800221e:	4b2b      	ldr	r3, [pc, #172]	@ (80022cc <backward+0x114>)
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002224:	617b      	str	r3, [r7, #20]
	int encoderCountB;
	int currentCountB ;

	PID_Init(&pid, 9.0f, 0.01f, 0.05f);
 8002226:	ed9f 1a2a 	vldr	s2, [pc, #168]	@ 80022d0 <backward+0x118>
 800222a:	eddf 0a2a 	vldr	s1, [pc, #168]	@ 80022d4 <backward+0x11c>
 800222e:	eeb2 0a02 	vmov.f32	s0, #34	@ 0x41100000  9.0
 8002232:	4829      	ldr	r0, [pc, #164]	@ (80022d8 <backward+0x120>)
 8002234:	f7ff ff08 	bl	8002048 <PID_Init>

	while (1) {
		currentCountB = __HAL_TIM_GET_COUNTER(&htim3);
 8002238:	4b24      	ldr	r3, [pc, #144]	@ (80022cc <backward+0x114>)
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800223e:	613b      	str	r3, [r7, #16]
		encoderCountB = abs(currentCountB - startCountB);
 8002240:	693a      	ldr	r2, [r7, #16]
 8002242:	697b      	ldr	r3, [r7, #20]
 8002244:	1ad3      	subs	r3, r2, r3
 8002246:	2b00      	cmp	r3, #0
 8002248:	bfb8      	it	lt
 800224a:	425b      	neglt	r3, r3
 800224c:	60fb      	str	r3, [r7, #12]
		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_1,2500);
 800224e:	4b1d      	ldr	r3, [pc, #116]	@ (80022c4 <backward+0x10c>)
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	f640 12c4 	movw	r2, #2500	@ 0x9c4
 8002256:	635a      	str	r2, [r3, #52]	@ 0x34
		uint16_t pwmValue = PID_Compute(&pid,0,yawAngle,1);
 8002258:	4b18      	ldr	r3, [pc, #96]	@ (80022bc <backward+0x104>)
 800225a:	edd3 7a00 	vldr	s15, [r3]
 800225e:	2101      	movs	r1, #1
 8002260:	eef0 0a67 	vmov.f32	s1, s15
 8002264:	ed9f 0a1d 	vldr	s0, [pc, #116]	@ 80022dc <backward+0x124>
 8002268:	481b      	ldr	r0, [pc, #108]	@ (80022d8 <backward+0x120>)
 800226a:	f7ff fe6f 	bl	8001f4c <PID_Compute>
 800226e:	eef0 7a40 	vmov.f32	s15, s0
 8002272:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002276:	ee17 3a90 	vmov	r3, s15
 800227a:	817b      	strh	r3, [r7, #10]
		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_2, pwmValue);
 800227c:	4b11      	ldr	r3, [pc, #68]	@ (80022c4 <backward+0x10c>)
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	897a      	ldrh	r2, [r7, #10]
 8002282:	639a      	str	r2, [r3, #56]	@ 0x38


		if (abs(rightEncoderVal) >= targetTicks) {
 8002284:	4b16      	ldr	r3, [pc, #88]	@ (80022e0 <backward+0x128>)
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	2b00      	cmp	r3, #0
 800228a:	bfb8      	it	lt
 800228c:	425b      	neglt	r3, r3
 800228e:	4618      	mov	r0, r3
 8002290:	f7fe f948 	bl	8000524 <__aeabi_i2d>
 8002294:	4602      	mov	r2, r0
 8002296:	460b      	mov	r3, r1
 8002298:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800229c:	f7fe fc28 	bl	8000af0 <__aeabi_dcmple>
 80022a0:	4603      	mov	r3, r0
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d002      	beq.n	80022ac <backward+0xf4>
			stopMove();
 80022a6:	f000 f81d 	bl	80022e4 <stopMove>
			break;
 80022aa:	e003      	b.n	80022b4 <backward+0xfc>
		}

		osDelay(10);
 80022ac:	200a      	movs	r0, #10
 80022ae:	f006 faa1 	bl	80087f4 <osDelay>
	while (1) {
 80022b2:	e7c1      	b.n	8002238 <backward+0x80>
	}
}
 80022b4:	bf00      	nop
 80022b6:	3720      	adds	r7, #32
 80022b8:	46bd      	mov	sp, r7
 80022ba:	bd80      	pop	{r7, pc}
 80022bc:	20000514 	.word	0x20000514
 80022c0:	200002e0 	.word	0x200002e0
 80022c4:	20000448 	.word	0x20000448
 80022c8:	40020000 	.word	0x40020000
 80022cc:	20000370 	.word	0x20000370
 80022d0:	3d4ccccd 	.word	0x3d4ccccd
 80022d4:	3c23d70a 	.word	0x3c23d70a
 80022d8:	20000518 	.word	0x20000518
 80022dc:	00000000 	.word	0x00000000
 80022e0:	20000530 	.word	0x20000530

080022e4 <stopMove>:

void stopMove(){
 80022e4:	b580      	push	{r7, lr}
 80022e6:	af00      	add	r7, sp, #0
    // Reset GPIO pins to stop motors
    HAL_GPIO_WritePin(GPIOA, AIN1_Pin, GPIO_PIN_RESET);
 80022e8:	2200      	movs	r2, #0
 80022ea:	2108      	movs	r1, #8
 80022ec:	480d      	ldr	r0, [pc, #52]	@ (8002324 <stopMove+0x40>)
 80022ee:	f001 ffa1 	bl	8004234 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, AIN2_Pin, GPIO_PIN_RESET);
 80022f2:	2200      	movs	r2, #0
 80022f4:	2104      	movs	r1, #4
 80022f6:	480b      	ldr	r0, [pc, #44]	@ (8002324 <stopMove+0x40>)
 80022f8:	f001 ff9c 	bl	8004234 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, BIN1_Pin, GPIO_PIN_RESET);
 80022fc:	2200      	movs	r2, #0
 80022fe:	2110      	movs	r1, #16
 8002300:	4808      	ldr	r0, [pc, #32]	@ (8002324 <stopMove+0x40>)
 8002302:	f001 ff97 	bl	8004234 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, BIN2_Pin, GPIO_PIN_RESET);
 8002306:	2200      	movs	r2, #0
 8002308:	2120      	movs	r1, #32
 800230a:	4806      	ldr	r0, [pc, #24]	@ (8002324 <stopMove+0x40>)
 800230c:	f001 ff92 	bl	8004234 <HAL_GPIO_WritePin>

    // Set PWM values to zero to fully stop motors
    __HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_1, 0);
 8002310:	4b05      	ldr	r3, [pc, #20]	@ (8002328 <stopMove+0x44>)
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	2200      	movs	r2, #0
 8002316:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_2, 0);
 8002318:	4b03      	ldr	r3, [pc, #12]	@ (8002328 <stopMove+0x44>)
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	2200      	movs	r2, #0
 800231e:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8002320:	bf00      	nop
 8002322:	bd80      	pop	{r7, pc}
 8002324:	40020000 	.word	0x40020000
 8002328:	20000448 	.word	0x20000448

0800232c <frontRight>:

void frontRight(int distance){
 800232c:	b580      	push	{r7, lr}
 800232e:	b088      	sub	sp, #32
 8002330:	af00      	add	r7, sp, #0
 8002332:	6078      	str	r0, [r7, #4]
    yawAngle = 0.0; //reset angle
 8002334:	4b47      	ldr	r3, [pc, #284]	@ (8002454 <frontRight+0x128>)
 8002336:	f04f 0200 	mov.w	r2, #0
 800233a:	601a      	str	r2, [r3, #0]
    uint32_t pwmValL = 4200;
 800233c:	f241 0368 	movw	r3, #4200	@ 0x1068
 8002340:	61fb      	str	r3, [r7, #28]
    uint32_t pwmValR = 500;
 8002342:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8002346:	61bb      	str	r3, [r7, #24]
    uint32_t encoderCount = 0;
 8002348:	2300      	movs	r3, #0
 800234a:	617b      	str	r3, [r7, #20]
    uint32_t startEncoderCount = __HAL_TIM_GET_COUNTER(&htim2);
 800234c:	4b42      	ldr	r3, [pc, #264]	@ (8002458 <frontRight+0x12c>)
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002352:	613b      	str	r3, [r7, #16]
    uint32_t currentEncoderCount = 0;
 8002354:	2300      	movs	r3, #0
 8002356:	60fb      	str	r3, [r7, #12]
    uint32_t targetTicks = (uint32_t)countTargetTicks(distance);
 8002358:	6878      	ldr	r0, [r7, #4]
 800235a:	f7ff fdcb 	bl	8001ef4 <countTargetTicks>
 800235e:	60b8      	str	r0, [r7, #8]

        //(uint32_t)countTargetTicks(distance);
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 8002360:	210c      	movs	r1, #12
 8002362:	483e      	ldr	r0, [pc, #248]	@ (800245c <frontRight+0x130>)
 8002364:	f003 fccc 	bl	8005d00 <HAL_TIM_PWM_Start>
    htim1.Instance->CCR4 = 260;
 8002368:	4b3c      	ldr	r3, [pc, #240]	@ (800245c <frontRight+0x130>)
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002370:	641a      	str	r2, [r3, #64]	@ 0x40
    HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
 8002372:	2100      	movs	r1, #0
 8002374:	483a      	ldr	r0, [pc, #232]	@ (8002460 <frontRight+0x134>)
 8002376:	f003 fcc3 	bl	8005d00 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_2);
 800237a:	2104      	movs	r1, #4
 800237c:	4838      	ldr	r0, [pc, #224]	@ (8002460 <frontRight+0x134>)
 800237e:	f003 fcbf 	bl	8005d00 <HAL_TIM_PWM_Start>

    for(;;){
      //Move Forward
       HAL_GPIO_WritePin(GPIOA,AIN1_Pin,GPIO_PIN_SET);
 8002382:	2201      	movs	r2, #1
 8002384:	2108      	movs	r1, #8
 8002386:	4837      	ldr	r0, [pc, #220]	@ (8002464 <frontRight+0x138>)
 8002388:	f001 ff54 	bl	8004234 <HAL_GPIO_WritePin>
       HAL_GPIO_WritePin(GPIOA,AIN2_Pin,GPIO_PIN_RESET);
 800238c:	2200      	movs	r2, #0
 800238e:	2104      	movs	r1, #4
 8002390:	4834      	ldr	r0, [pc, #208]	@ (8002464 <frontRight+0x138>)
 8002392:	f001 ff4f 	bl	8004234 <HAL_GPIO_WritePin>
       __HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_1, pwmValL);
 8002396:	4b32      	ldr	r3, [pc, #200]	@ (8002460 <frontRight+0x134>)
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	69fa      	ldr	r2, [r7, #28]
 800239c:	635a      	str	r2, [r3, #52]	@ 0x34
       HAL_GPIO_WritePin(GPIOA,BIN2_Pin,GPIO_PIN_RESET);
 800239e:	2200      	movs	r2, #0
 80023a0:	2120      	movs	r1, #32
 80023a2:	4830      	ldr	r0, [pc, #192]	@ (8002464 <frontRight+0x138>)
 80023a4:	f001 ff46 	bl	8004234 <HAL_GPIO_WritePin>
       HAL_GPIO_WritePin(GPIOA,BIN1_Pin,GPIO_PIN_SET);
 80023a8:	2201      	movs	r2, #1
 80023aa:	2110      	movs	r1, #16
 80023ac:	482d      	ldr	r0, [pc, #180]	@ (8002464 <frontRight+0x138>)
 80023ae:	f001 ff41 	bl	8004234 <HAL_GPIO_WritePin>
       __HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_2, pwmValR);
 80023b2:	4b2b      	ldr	r3, [pc, #172]	@ (8002460 <frontRight+0x134>)
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	69ba      	ldr	r2, [r7, #24]
 80023b8:	639a      	str	r2, [r3, #56]	@ 0x38
      currentEncoderCount = __HAL_TIM_GET_COUNTER(&htim2);
 80023ba:	4b27      	ldr	r3, [pc, #156]	@ (8002458 <frontRight+0x12c>)
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023c0:	60fb      	str	r3, [r7, #12]
      osDelay(10);
 80023c2:	200a      	movs	r0, #10
 80023c4:	f006 fa16 	bl	80087f4 <osDelay>
        // Check if the robot has reached the target distance

          // Calculate total encoder ticks since the motor started moving
          if (__HAL_TIM_IS_TIM_COUNTING_DOWN(&htim2)) {
 80023c8:	4b23      	ldr	r3, [pc, #140]	@ (8002458 <frontRight+0x12c>)
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	f003 0310 	and.w	r3, r3, #16
 80023d2:	2b10      	cmp	r3, #16
 80023d4:	d104      	bne.n	80023e0 <frontRight+0xb4>
              encoderCount = (startEncoderCount - currentEncoderCount);
 80023d6:	693a      	ldr	r2, [r7, #16]
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	1ad3      	subs	r3, r2, r3
 80023dc:	617b      	str	r3, [r7, #20]
 80023de:	e003      	b.n	80023e8 <frontRight+0xbc>
          } else {
              encoderCount = (currentEncoderCount - startEncoderCount);
 80023e0:	68fa      	ldr	r2, [r7, #12]
 80023e2:	693b      	ldr	r3, [r7, #16]
 80023e4:	1ad3      	subs	r3, r2, r3
 80023e6:	617b      	str	r3, [r7, #20]
          }

          if (fabs(yawAngle)>=69) {
 80023e8:	4b1a      	ldr	r3, [pc, #104]	@ (8002454 <frontRight+0x128>)
 80023ea:	edd3 7a00 	vldr	s15, [r3]
 80023ee:	eef0 7ae7 	vabs.f32	s15, s15
 80023f2:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8002468 <frontRight+0x13c>
 80023f6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80023fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023fe:	db24      	blt.n	800244a <frontRight+0x11e>
              // Stop the motor
            HAL_GPIO_WritePin(GPIOA, AIN2_Pin, GPIO_PIN_RESET);
 8002400:	2200      	movs	r2, #0
 8002402:	2104      	movs	r1, #4
 8002404:	4817      	ldr	r0, [pc, #92]	@ (8002464 <frontRight+0x138>)
 8002406:	f001 ff15 	bl	8004234 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOA, AIN1_Pin, GPIO_PIN_RESET);
 800240a:	2200      	movs	r2, #0
 800240c:	2108      	movs	r1, #8
 800240e:	4815      	ldr	r0, [pc, #84]	@ (8002464 <frontRight+0x138>)
 8002410:	f001 ff10 	bl	8004234 <HAL_GPIO_WritePin>
            __HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_1, 0);  // Stop PWM
 8002414:	4b12      	ldr	r3, [pc, #72]	@ (8002460 <frontRight+0x134>)
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	2200      	movs	r2, #0
 800241a:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_GPIO_WritePin(GPIOA, BIN2_Pin, GPIO_PIN_RESET);
 800241c:	2200      	movs	r2, #0
 800241e:	2120      	movs	r1, #32
 8002420:	4810      	ldr	r0, [pc, #64]	@ (8002464 <frontRight+0x138>)
 8002422:	f001 ff07 	bl	8004234 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOA, BIN1_Pin, GPIO_PIN_RESET);
 8002426:	2200      	movs	r2, #0
 8002428:	2110      	movs	r1, #16
 800242a:	480e      	ldr	r0, [pc, #56]	@ (8002464 <frontRight+0x138>)
 800242c:	f001 ff02 	bl	8004234 <HAL_GPIO_WritePin>
            __HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_2, 0);  // Stop PWM
 8002430:	4b0b      	ldr	r3, [pc, #44]	@ (8002460 <frontRight+0x134>)
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	2200      	movs	r2, #0
 8002436:	639a      	str	r2, [r3, #56]	@ 0x38
            htim1.Instance -> CCR4 = 155;
 8002438:	4b08      	ldr	r3, [pc, #32]	@ (800245c <frontRight+0x130>)
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	229b      	movs	r2, #155	@ 0x9b
 800243e:	641a      	str	r2, [r3, #64]	@ 0x40
            yawAngle = 0.0;
 8002440:	4b04      	ldr	r3, [pc, #16]	@ (8002454 <frontRight+0x128>)
 8002442:	f04f 0200 	mov.w	r2, #0
 8002446:	601a      	str	r2, [r3, #0]

              return;
 8002448:	e000      	b.n	800244c <frontRight+0x120>
       HAL_GPIO_WritePin(GPIOA,AIN1_Pin,GPIO_PIN_SET);
 800244a:	e79a      	b.n	8002382 <frontRight+0x56>
          }
    }


}
 800244c:	3720      	adds	r7, #32
 800244e:	46bd      	mov	sp, r7
 8002450:	bd80      	pop	{r7, pc}
 8002452:	bf00      	nop
 8002454:	20000514 	.word	0x20000514
 8002458:	20000328 	.word	0x20000328
 800245c:	200002e0 	.word	0x200002e0
 8002460:	20000448 	.word	0x20000448
 8002464:	40020000 	.word	0x40020000
 8002468:	428a0000 	.word	0x428a0000

0800246c <backRight>:


void backRight(int distance){
 800246c:	b580      	push	{r7, lr}
 800246e:	b088      	sub	sp, #32
 8002470:	af00      	add	r7, sp, #0
 8002472:	6078      	str	r0, [r7, #4]
	yawAngle = 0.0; //reset angle
 8002474:	4b47      	ldr	r3, [pc, #284]	@ (8002594 <backRight+0x128>)
 8002476:	f04f 0200 	mov.w	r2, #0
 800247a:	601a      	str	r2, [r3, #0]
    uint32_t pwmValL = 4300;
 800247c:	f241 03cc 	movw	r3, #4300	@ 0x10cc
 8002480:	61fb      	str	r3, [r7, #28]
    uint32_t pwmValR = 500;
 8002482:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8002486:	61bb      	str	r3, [r7, #24]
  	uint32_t encoderCount = 0;
 8002488:	2300      	movs	r3, #0
 800248a:	617b      	str	r3, [r7, #20]
  	uint32_t startEncoderCount = __HAL_TIM_GET_COUNTER(&htim2);
 800248c:	4b42      	ldr	r3, [pc, #264]	@ (8002598 <backRight+0x12c>)
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002492:	613b      	str	r3, [r7, #16]
  	uint32_t currentEncoderCount = 0;
 8002494:	2300      	movs	r3, #0
 8002496:	60fb      	str	r3, [r7, #12]
  	uint32_t targetTicks = (uint32_t)countTargetTicks(distance);
 8002498:	6878      	ldr	r0, [r7, #4]
 800249a:	f7ff fd2b 	bl	8001ef4 <countTargetTicks>
 800249e:	60b8      	str	r0, [r7, #8]

  			//(uint32_t)countTargetTicks(distance);
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 80024a0:	210c      	movs	r1, #12
 80024a2:	483e      	ldr	r0, [pc, #248]	@ (800259c <backRight+0x130>)
 80024a4:	f003 fc2c 	bl	8005d00 <HAL_TIM_PWM_Start>
    htim1.Instance->CCR4 = 260;
 80024a8:	4b3c      	ldr	r3, [pc, #240]	@ (800259c <backRight+0x130>)
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80024b0:	641a      	str	r2, [r3, #64]	@ 0x40
  	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
 80024b2:	2100      	movs	r1, #0
 80024b4:	483a      	ldr	r0, [pc, #232]	@ (80025a0 <backRight+0x134>)
 80024b6:	f003 fc23 	bl	8005d00 <HAL_TIM_PWM_Start>
  	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_2);
 80024ba:	2104      	movs	r1, #4
 80024bc:	4838      	ldr	r0, [pc, #224]	@ (80025a0 <backRight+0x134>)
 80024be:	f003 fc1f 	bl	8005d00 <HAL_TIM_PWM_Start>

  	for(;;){
  	  //Move Backwards
  		 HAL_GPIO_WritePin(GPIOA,AIN1_Pin,GPIO_PIN_RESET);
 80024c2:	2200      	movs	r2, #0
 80024c4:	2108      	movs	r1, #8
 80024c6:	4837      	ldr	r0, [pc, #220]	@ (80025a4 <backRight+0x138>)
 80024c8:	f001 feb4 	bl	8004234 <HAL_GPIO_WritePin>
  		 HAL_GPIO_WritePin(GPIOA,AIN2_Pin,GPIO_PIN_SET);
 80024cc:	2201      	movs	r2, #1
 80024ce:	2104      	movs	r1, #4
 80024d0:	4834      	ldr	r0, [pc, #208]	@ (80025a4 <backRight+0x138>)
 80024d2:	f001 feaf 	bl	8004234 <HAL_GPIO_WritePin>
  		 __HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_1, pwmValL);
 80024d6:	4b32      	ldr	r3, [pc, #200]	@ (80025a0 <backRight+0x134>)
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	69fa      	ldr	r2, [r7, #28]
 80024dc:	635a      	str	r2, [r3, #52]	@ 0x34
  		 HAL_GPIO_WritePin(GPIOA,BIN2_Pin,GPIO_PIN_SET);
 80024de:	2201      	movs	r2, #1
 80024e0:	2120      	movs	r1, #32
 80024e2:	4830      	ldr	r0, [pc, #192]	@ (80025a4 <backRight+0x138>)
 80024e4:	f001 fea6 	bl	8004234 <HAL_GPIO_WritePin>
  		 HAL_GPIO_WritePin(GPIOA,BIN1_Pin,GPIO_PIN_RESET);
 80024e8:	2200      	movs	r2, #0
 80024ea:	2110      	movs	r1, #16
 80024ec:	482d      	ldr	r0, [pc, #180]	@ (80025a4 <backRight+0x138>)
 80024ee:	f001 fea1 	bl	8004234 <HAL_GPIO_WritePin>
  		 __HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_2, pwmValR);
 80024f2:	4b2b      	ldr	r3, [pc, #172]	@ (80025a0 <backRight+0x134>)
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	69ba      	ldr	r2, [r7, #24]
 80024f8:	639a      	str	r2, [r3, #56]	@ 0x38
  		osDelay(10);
 80024fa:	200a      	movs	r0, #10
 80024fc:	f006 f97a 	bl	80087f4 <osDelay>
  		currentEncoderCount = __HAL_TIM_GET_COUNTER(&htim2);
 8002500:	4b25      	ldr	r3, [pc, #148]	@ (8002598 <backRight+0x12c>)
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002506:	60fb      	str	r3, [r7, #12]

        // Check if the robot has reached the target distance

          // Calculate total encoder ticks since the motor started moving
          if (__HAL_TIM_IS_TIM_COUNTING_DOWN(&htim2)) {
 8002508:	4b23      	ldr	r3, [pc, #140]	@ (8002598 <backRight+0x12c>)
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	f003 0310 	and.w	r3, r3, #16
 8002512:	2b10      	cmp	r3, #16
 8002514:	d104      	bne.n	8002520 <backRight+0xb4>
              encoderCount = (startEncoderCount - currentEncoderCount);
 8002516:	693a      	ldr	r2, [r7, #16]
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	1ad3      	subs	r3, r2, r3
 800251c:	617b      	str	r3, [r7, #20]
 800251e:	e003      	b.n	8002528 <backRight+0xbc>
          } else {
              encoderCount = (currentEncoderCount - startEncoderCount);
 8002520:	68fa      	ldr	r2, [r7, #12]
 8002522:	693b      	ldr	r3, [r7, #16]
 8002524:	1ad3      	subs	r3, r2, r3
 8002526:	617b      	str	r3, [r7, #20]
          }

          if (fabs(yawAngle)>= 69) {
 8002528:	4b1a      	ldr	r3, [pc, #104]	@ (8002594 <backRight+0x128>)
 800252a:	edd3 7a00 	vldr	s15, [r3]
 800252e:	eef0 7ae7 	vabs.f32	s15, s15
 8002532:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 80025a8 <backRight+0x13c>
 8002536:	eef4 7ac7 	vcmpe.f32	s15, s14
 800253a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800253e:	db24      	blt.n	800258a <backRight+0x11e>
              // Stop the motor
              HAL_GPIO_WritePin(GPIOA, AIN2_Pin, GPIO_PIN_RESET);
 8002540:	2200      	movs	r2, #0
 8002542:	2104      	movs	r1, #4
 8002544:	4817      	ldr	r0, [pc, #92]	@ (80025a4 <backRight+0x138>)
 8002546:	f001 fe75 	bl	8004234 <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(GPIOA, AIN1_Pin, GPIO_PIN_RESET);
 800254a:	2200      	movs	r2, #0
 800254c:	2108      	movs	r1, #8
 800254e:	4815      	ldr	r0, [pc, #84]	@ (80025a4 <backRight+0x138>)
 8002550:	f001 fe70 	bl	8004234 <HAL_GPIO_WritePin>
              __HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_1, 0);  // Stop PWM
 8002554:	4b12      	ldr	r3, [pc, #72]	@ (80025a0 <backRight+0x134>)
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	2200      	movs	r2, #0
 800255a:	635a      	str	r2, [r3, #52]	@ 0x34
              HAL_GPIO_WritePin(GPIOA, BIN2_Pin, GPIO_PIN_RESET);
 800255c:	2200      	movs	r2, #0
 800255e:	2120      	movs	r1, #32
 8002560:	4810      	ldr	r0, [pc, #64]	@ (80025a4 <backRight+0x138>)
 8002562:	f001 fe67 	bl	8004234 <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(GPIOA, BIN1_Pin, GPIO_PIN_RESET);
 8002566:	2200      	movs	r2, #0
 8002568:	2110      	movs	r1, #16
 800256a:	480e      	ldr	r0, [pc, #56]	@ (80025a4 <backRight+0x138>)
 800256c:	f001 fe62 	bl	8004234 <HAL_GPIO_WritePin>
              __HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_2, 0);  // Stop PWM
 8002570:	4b0b      	ldr	r3, [pc, #44]	@ (80025a0 <backRight+0x134>)
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	2200      	movs	r2, #0
 8002576:	639a      	str	r2, [r3, #56]	@ 0x38
              htim1.Instance -> CCR4 = 155;
 8002578:	4b08      	ldr	r3, [pc, #32]	@ (800259c <backRight+0x130>)
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	229b      	movs	r2, #155	@ 0x9b
 800257e:	641a      	str	r2, [r3, #64]	@ 0x40
              yawAngle = 0.0;
 8002580:	4b04      	ldr	r3, [pc, #16]	@ (8002594 <backRight+0x128>)
 8002582:	f04f 0200 	mov.w	r2, #0
 8002586:	601a      	str	r2, [r3, #0]
              return;
 8002588:	e000      	b.n	800258c <backRight+0x120>
  		 HAL_GPIO_WritePin(GPIOA,AIN1_Pin,GPIO_PIN_RESET);
 800258a:	e79a      	b.n	80024c2 <backRight+0x56>
          }
  	}
}
 800258c:	3720      	adds	r7, #32
 800258e:	46bd      	mov	sp, r7
 8002590:	bd80      	pop	{r7, pc}
 8002592:	bf00      	nop
 8002594:	20000514 	.word	0x20000514
 8002598:	20000328 	.word	0x20000328
 800259c:	200002e0 	.word	0x200002e0
 80025a0:	20000448 	.word	0x20000448
 80025a4:	40020000 	.word	0x40020000
 80025a8:	428a0000 	.word	0x428a0000

080025ac <frontLeft>:
void frontLeft(int distance){
 80025ac:	b580      	push	{r7, lr}
 80025ae:	b088      	sub	sp, #32
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	6078      	str	r0, [r7, #4]
	yawAngle = 0.0; //reset angle
 80025b4:	4b46      	ldr	r3, [pc, #280]	@ (80026d0 <frontLeft+0x124>)
 80025b6:	f04f 0200 	mov.w	r2, #0
 80025ba:	601a      	str	r2, [r3, #0]
    uint32_t pwmValL = 800;
 80025bc:	f44f 7348 	mov.w	r3, #800	@ 0x320
 80025c0:	61fb      	str	r3, [r7, #28]
    uint32_t pwmValR = 4000;
 80025c2:	f44f 637a 	mov.w	r3, #4000	@ 0xfa0
 80025c6:	61bb      	str	r3, [r7, #24]
    uint32_t encoderCount = 0;
 80025c8:	2300      	movs	r3, #0
 80025ca:	617b      	str	r3, [r7, #20]
    uint32_t startEncoderCount = __HAL_TIM_GET_COUNTER(&htim2);
 80025cc:	4b41      	ldr	r3, [pc, #260]	@ (80026d4 <frontLeft+0x128>)
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025d2:	613b      	str	r3, [r7, #16]
    uint32_t currentEncoderCount = 0;
 80025d4:	2300      	movs	r3, #0
 80025d6:	60fb      	str	r3, [r7, #12]
    uint32_t targetTicks = (uint32_t)countTargetTicks(distance);
 80025d8:	6878      	ldr	r0, [r7, #4]
 80025da:	f7ff fc8b 	bl	8001ef4 <countTargetTicks>
 80025de:	60b8      	str	r0, [r7, #8]

    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 80025e0:	210c      	movs	r1, #12
 80025e2:	483d      	ldr	r0, [pc, #244]	@ (80026d8 <frontLeft+0x12c>)
 80025e4:	f003 fb8c 	bl	8005d00 <HAL_TIM_PWM_Start>
    htim1.Instance->CCR4 = 120;
 80025e8:	4b3b      	ldr	r3, [pc, #236]	@ (80026d8 <frontLeft+0x12c>)
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	2278      	movs	r2, #120	@ 0x78
 80025ee:	641a      	str	r2, [r3, #64]	@ 0x40
    HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
 80025f0:	2100      	movs	r1, #0
 80025f2:	483a      	ldr	r0, [pc, #232]	@ (80026dc <frontLeft+0x130>)
 80025f4:	f003 fb84 	bl	8005d00 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_2);
 80025f8:	2104      	movs	r1, #4
 80025fa:	4838      	ldr	r0, [pc, #224]	@ (80026dc <frontLeft+0x130>)
 80025fc:	f003 fb80 	bl	8005d00 <HAL_TIM_PWM_Start>


    for(;;){
      //Move Forward
       HAL_GPIO_WritePin(GPIOA,AIN1_Pin,GPIO_PIN_SET);
 8002600:	2201      	movs	r2, #1
 8002602:	2108      	movs	r1, #8
 8002604:	4836      	ldr	r0, [pc, #216]	@ (80026e0 <frontLeft+0x134>)
 8002606:	f001 fe15 	bl	8004234 <HAL_GPIO_WritePin>
       HAL_GPIO_WritePin(GPIOA,AIN2_Pin,GPIO_PIN_RESET);
 800260a:	2200      	movs	r2, #0
 800260c:	2104      	movs	r1, #4
 800260e:	4834      	ldr	r0, [pc, #208]	@ (80026e0 <frontLeft+0x134>)
 8002610:	f001 fe10 	bl	8004234 <HAL_GPIO_WritePin>
       __HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_1, pwmValL);
 8002614:	4b31      	ldr	r3, [pc, #196]	@ (80026dc <frontLeft+0x130>)
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	69fa      	ldr	r2, [r7, #28]
 800261a:	635a      	str	r2, [r3, #52]	@ 0x34
       HAL_GPIO_WritePin(GPIOA,BIN2_Pin,GPIO_PIN_RESET);
 800261c:	2200      	movs	r2, #0
 800261e:	2120      	movs	r1, #32
 8002620:	482f      	ldr	r0, [pc, #188]	@ (80026e0 <frontLeft+0x134>)
 8002622:	f001 fe07 	bl	8004234 <HAL_GPIO_WritePin>
       HAL_GPIO_WritePin(GPIOA,BIN1_Pin,GPIO_PIN_SET);
 8002626:	2201      	movs	r2, #1
 8002628:	2110      	movs	r1, #16
 800262a:	482d      	ldr	r0, [pc, #180]	@ (80026e0 <frontLeft+0x134>)
 800262c:	f001 fe02 	bl	8004234 <HAL_GPIO_WritePin>
       __HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_2, pwmValR);
 8002630:	4b2a      	ldr	r3, [pc, #168]	@ (80026dc <frontLeft+0x130>)
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	69ba      	ldr	r2, [r7, #24]
 8002636:	639a      	str	r2, [r3, #56]	@ 0x38
      osDelay(10);
 8002638:	200a      	movs	r0, #10
 800263a:	f006 f8db 	bl	80087f4 <osDelay>
      currentEncoderCount = __HAL_TIM_GET_COUNTER(&htim2);
 800263e:	4b25      	ldr	r3, [pc, #148]	@ (80026d4 <frontLeft+0x128>)
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002644:	60fb      	str	r3, [r7, #12]

        // Check if the robot has reached the target distance

          // Calculate total encoder ticks since the motor started moving
          if (__HAL_TIM_IS_TIM_COUNTING_DOWN(&htim2)) {
 8002646:	4b23      	ldr	r3, [pc, #140]	@ (80026d4 <frontLeft+0x128>)
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	f003 0310 	and.w	r3, r3, #16
 8002650:	2b10      	cmp	r3, #16
 8002652:	d104      	bne.n	800265e <frontLeft+0xb2>
              encoderCount = (startEncoderCount - currentEncoderCount);
 8002654:	693a      	ldr	r2, [r7, #16]
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	1ad3      	subs	r3, r2, r3
 800265a:	617b      	str	r3, [r7, #20]
 800265c:	e003      	b.n	8002666 <frontLeft+0xba>
          } else {
              encoderCount = (currentEncoderCount - startEncoderCount);
 800265e:	68fa      	ldr	r2, [r7, #12]
 8002660:	693b      	ldr	r3, [r7, #16]
 8002662:	1ad3      	subs	r3, r2, r3
 8002664:	617b      	str	r3, [r7, #20]
          }

          if (fabs(yawAngle)>= 86) {
 8002666:	4b1a      	ldr	r3, [pc, #104]	@ (80026d0 <frontLeft+0x124>)
 8002668:	edd3 7a00 	vldr	s15, [r3]
 800266c:	eef0 7ae7 	vabs.f32	s15, s15
 8002670:	ed9f 7a1c 	vldr	s14, [pc, #112]	@ 80026e4 <frontLeft+0x138>
 8002674:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002678:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800267c:	db24      	blt.n	80026c8 <frontLeft+0x11c>
              HAL_GPIO_WritePin(GPIOA, AIN2_Pin, GPIO_PIN_RESET);
 800267e:	2200      	movs	r2, #0
 8002680:	2104      	movs	r1, #4
 8002682:	4817      	ldr	r0, [pc, #92]	@ (80026e0 <frontLeft+0x134>)
 8002684:	f001 fdd6 	bl	8004234 <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(GPIOA, AIN1_Pin, GPIO_PIN_RESET);
 8002688:	2200      	movs	r2, #0
 800268a:	2108      	movs	r1, #8
 800268c:	4814      	ldr	r0, [pc, #80]	@ (80026e0 <frontLeft+0x134>)
 800268e:	f001 fdd1 	bl	8004234 <HAL_GPIO_WritePin>
              __HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_1, 0);  // Stop PWM
 8002692:	4b12      	ldr	r3, [pc, #72]	@ (80026dc <frontLeft+0x130>)
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	2200      	movs	r2, #0
 8002698:	635a      	str	r2, [r3, #52]	@ 0x34
              HAL_GPIO_WritePin(GPIOA, BIN2_Pin, GPIO_PIN_RESET);
 800269a:	2200      	movs	r2, #0
 800269c:	2120      	movs	r1, #32
 800269e:	4810      	ldr	r0, [pc, #64]	@ (80026e0 <frontLeft+0x134>)
 80026a0:	f001 fdc8 	bl	8004234 <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(GPIOA, BIN1_Pin, GPIO_PIN_RESET);
 80026a4:	2200      	movs	r2, #0
 80026a6:	2110      	movs	r1, #16
 80026a8:	480d      	ldr	r0, [pc, #52]	@ (80026e0 <frontLeft+0x134>)
 80026aa:	f001 fdc3 	bl	8004234 <HAL_GPIO_WritePin>
              __HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_2, 0);  // Stop PWM
 80026ae:	4b0b      	ldr	r3, [pc, #44]	@ (80026dc <frontLeft+0x130>)
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	2200      	movs	r2, #0
 80026b4:	639a      	str	r2, [r3, #56]	@ 0x38
              htim1.Instance -> CCR4 = 155;
 80026b6:	4b08      	ldr	r3, [pc, #32]	@ (80026d8 <frontLeft+0x12c>)
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	229b      	movs	r2, #155	@ 0x9b
 80026bc:	641a      	str	r2, [r3, #64]	@ 0x40
              yawAngle = 0.0;
 80026be:	4b04      	ldr	r3, [pc, #16]	@ (80026d0 <frontLeft+0x124>)
 80026c0:	f04f 0200 	mov.w	r2, #0
 80026c4:	601a      	str	r2, [r3, #0]
              return;
 80026c6:	e000      	b.n	80026ca <frontLeft+0x11e>
       HAL_GPIO_WritePin(GPIOA,AIN1_Pin,GPIO_PIN_SET);
 80026c8:	e79a      	b.n	8002600 <frontLeft+0x54>
          }
    }

}
 80026ca:	3720      	adds	r7, #32
 80026cc:	46bd      	mov	sp, r7
 80026ce:	bd80      	pop	{r7, pc}
 80026d0:	20000514 	.word	0x20000514
 80026d4:	20000328 	.word	0x20000328
 80026d8:	200002e0 	.word	0x200002e0
 80026dc:	20000448 	.word	0x20000448
 80026e0:	40020000 	.word	0x40020000
 80026e4:	42ac0000 	.word	0x42ac0000

080026e8 <backLeft>:

void backLeft(int distance){
 80026e8:	b580      	push	{r7, lr}
 80026ea:	b088      	sub	sp, #32
 80026ec:	af00      	add	r7, sp, #0
 80026ee:	6078      	str	r0, [r7, #4]
	yawAngle = 0.0; //reset angle
 80026f0:	4b46      	ldr	r3, [pc, #280]	@ (800280c <backLeft+0x124>)
 80026f2:	f04f 0200 	mov.w	r2, #0
 80026f6:	601a      	str	r2, [r3, #0]
    uint32_t pwmValL = 950;
 80026f8:	f240 33b6 	movw	r3, #950	@ 0x3b6
 80026fc:	61fb      	str	r3, [r7, #28]
    uint32_t pwmValR = 3600;
 80026fe:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 8002702:	61bb      	str	r3, [r7, #24]
    uint32_t encoderCount = 0;
 8002704:	2300      	movs	r3, #0
 8002706:	617b      	str	r3, [r7, #20]
    uint32_t startEncoderCount = __HAL_TIM_GET_COUNTER(&htim2);
 8002708:	4b41      	ldr	r3, [pc, #260]	@ (8002810 <backLeft+0x128>)
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800270e:	613b      	str	r3, [r7, #16]
    uint32_t currentEncoderCount = 0;
 8002710:	2300      	movs	r3, #0
 8002712:	60fb      	str	r3, [r7, #12]
    uint32_t targetTicks = (uint32_t)countTargetTicks(distance);
 8002714:	6878      	ldr	r0, [r7, #4]
 8002716:	f7ff fbed 	bl	8001ef4 <countTargetTicks>
 800271a:	60b8      	str	r0, [r7, #8]

    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 800271c:	210c      	movs	r1, #12
 800271e:	483d      	ldr	r0, [pc, #244]	@ (8002814 <backLeft+0x12c>)
 8002720:	f003 faee 	bl	8005d00 <HAL_TIM_PWM_Start>
    htim1.Instance->CCR4 = 88;
 8002724:	4b3b      	ldr	r3, [pc, #236]	@ (8002814 <backLeft+0x12c>)
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	2258      	movs	r2, #88	@ 0x58
 800272a:	641a      	str	r2, [r3, #64]	@ 0x40
    HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
 800272c:	2100      	movs	r1, #0
 800272e:	483a      	ldr	r0, [pc, #232]	@ (8002818 <backLeft+0x130>)
 8002730:	f003 fae6 	bl	8005d00 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_2);
 8002734:	2104      	movs	r1, #4
 8002736:	4838      	ldr	r0, [pc, #224]	@ (8002818 <backLeft+0x130>)
 8002738:	f003 fae2 	bl	8005d00 <HAL_TIM_PWM_Start>


    for(;;){
      //Move Backwards
       HAL_GPIO_WritePin(GPIOA,AIN1_Pin,GPIO_PIN_RESET);
 800273c:	2200      	movs	r2, #0
 800273e:	2108      	movs	r1, #8
 8002740:	4836      	ldr	r0, [pc, #216]	@ (800281c <backLeft+0x134>)
 8002742:	f001 fd77 	bl	8004234 <HAL_GPIO_WritePin>
       HAL_GPIO_WritePin(GPIOA,AIN2_Pin,GPIO_PIN_SET);
 8002746:	2201      	movs	r2, #1
 8002748:	2104      	movs	r1, #4
 800274a:	4834      	ldr	r0, [pc, #208]	@ (800281c <backLeft+0x134>)
 800274c:	f001 fd72 	bl	8004234 <HAL_GPIO_WritePin>
       __HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_1, pwmValL);
 8002750:	4b31      	ldr	r3, [pc, #196]	@ (8002818 <backLeft+0x130>)
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	69fa      	ldr	r2, [r7, #28]
 8002756:	635a      	str	r2, [r3, #52]	@ 0x34
       HAL_GPIO_WritePin(GPIOA,BIN2_Pin,GPIO_PIN_SET);
 8002758:	2201      	movs	r2, #1
 800275a:	2120      	movs	r1, #32
 800275c:	482f      	ldr	r0, [pc, #188]	@ (800281c <backLeft+0x134>)
 800275e:	f001 fd69 	bl	8004234 <HAL_GPIO_WritePin>
       HAL_GPIO_WritePin(GPIOA,BIN1_Pin,GPIO_PIN_RESET);
 8002762:	2200      	movs	r2, #0
 8002764:	2110      	movs	r1, #16
 8002766:	482d      	ldr	r0, [pc, #180]	@ (800281c <backLeft+0x134>)
 8002768:	f001 fd64 	bl	8004234 <HAL_GPIO_WritePin>
       __HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_2, pwmValR);
 800276c:	4b2a      	ldr	r3, [pc, #168]	@ (8002818 <backLeft+0x130>)
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	69ba      	ldr	r2, [r7, #24]
 8002772:	639a      	str	r2, [r3, #56]	@ 0x38
      osDelay(10);
 8002774:	200a      	movs	r0, #10
 8002776:	f006 f83d 	bl	80087f4 <osDelay>
      currentEncoderCount = __HAL_TIM_GET_COUNTER(&htim2);
 800277a:	4b25      	ldr	r3, [pc, #148]	@ (8002810 <backLeft+0x128>)
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002780:	60fb      	str	r3, [r7, #12]

        // Check if the robot has reached the target distance

          // Calculate total encoder ticks since the motor started moving
          if (__HAL_TIM_IS_TIM_COUNTING_DOWN(&htim2)) {
 8002782:	4b23      	ldr	r3, [pc, #140]	@ (8002810 <backLeft+0x128>)
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	f003 0310 	and.w	r3, r3, #16
 800278c:	2b10      	cmp	r3, #16
 800278e:	d104      	bne.n	800279a <backLeft+0xb2>
              encoderCount = (startEncoderCount - currentEncoderCount);
 8002790:	693a      	ldr	r2, [r7, #16]
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	1ad3      	subs	r3, r2, r3
 8002796:	617b      	str	r3, [r7, #20]
 8002798:	e003      	b.n	80027a2 <backLeft+0xba>
          } else {
              encoderCount = (currentEncoderCount - startEncoderCount);
 800279a:	68fa      	ldr	r2, [r7, #12]
 800279c:	693b      	ldr	r3, [r7, #16]
 800279e:	1ad3      	subs	r3, r2, r3
 80027a0:	617b      	str	r3, [r7, #20]
          }

          if (fabs(yawAngle)>=70) {
 80027a2:	4b1a      	ldr	r3, [pc, #104]	@ (800280c <backLeft+0x124>)
 80027a4:	edd3 7a00 	vldr	s15, [r3]
 80027a8:	eef0 7ae7 	vabs.f32	s15, s15
 80027ac:	ed9f 7a1c 	vldr	s14, [pc, #112]	@ 8002820 <backLeft+0x138>
 80027b0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80027b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80027b8:	db24      	blt.n	8002804 <backLeft+0x11c>
              HAL_GPIO_WritePin(GPIOA, AIN2_Pin, GPIO_PIN_RESET);
 80027ba:	2200      	movs	r2, #0
 80027bc:	2104      	movs	r1, #4
 80027be:	4817      	ldr	r0, [pc, #92]	@ (800281c <backLeft+0x134>)
 80027c0:	f001 fd38 	bl	8004234 <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(GPIOA, AIN1_Pin, GPIO_PIN_RESET);
 80027c4:	2200      	movs	r2, #0
 80027c6:	2108      	movs	r1, #8
 80027c8:	4814      	ldr	r0, [pc, #80]	@ (800281c <backLeft+0x134>)
 80027ca:	f001 fd33 	bl	8004234 <HAL_GPIO_WritePin>
              __HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_1, 0);  // Stop PWM
 80027ce:	4b12      	ldr	r3, [pc, #72]	@ (8002818 <backLeft+0x130>)
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	2200      	movs	r2, #0
 80027d4:	635a      	str	r2, [r3, #52]	@ 0x34
              HAL_GPIO_WritePin(GPIOA, BIN2_Pin, GPIO_PIN_RESET);
 80027d6:	2200      	movs	r2, #0
 80027d8:	2120      	movs	r1, #32
 80027da:	4810      	ldr	r0, [pc, #64]	@ (800281c <backLeft+0x134>)
 80027dc:	f001 fd2a 	bl	8004234 <HAL_GPIO_WritePin>
              HAL_GPIO_WritePin(GPIOA, BIN1_Pin, GPIO_PIN_RESET);
 80027e0:	2200      	movs	r2, #0
 80027e2:	2110      	movs	r1, #16
 80027e4:	480d      	ldr	r0, [pc, #52]	@ (800281c <backLeft+0x134>)
 80027e6:	f001 fd25 	bl	8004234 <HAL_GPIO_WritePin>
              __HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_2, 0);  // Stop PWM
 80027ea:	4b0b      	ldr	r3, [pc, #44]	@ (8002818 <backLeft+0x130>)
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	2200      	movs	r2, #0
 80027f0:	639a      	str	r2, [r3, #56]	@ 0x38
              htim1.Instance -> CCR4 = 155;
 80027f2:	4b08      	ldr	r3, [pc, #32]	@ (8002814 <backLeft+0x12c>)
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	229b      	movs	r2, #155	@ 0x9b
 80027f8:	641a      	str	r2, [r3, #64]	@ 0x40
              yawAngle = 0.0;
 80027fa:	4b04      	ldr	r3, [pc, #16]	@ (800280c <backLeft+0x124>)
 80027fc:	f04f 0200 	mov.w	r2, #0
 8002800:	601a      	str	r2, [r3, #0]
              return;
 8002802:	e000      	b.n	8002806 <backLeft+0x11e>
       HAL_GPIO_WritePin(GPIOA,AIN1_Pin,GPIO_PIN_RESET);
 8002804:	e79a      	b.n	800273c <backLeft+0x54>
          }
    }
}
 8002806:	3720      	adds	r7, #32
 8002808:	46bd      	mov	sp, r7
 800280a:	bd80      	pop	{r7, pc}
 800280c:	20000514 	.word	0x20000514
 8002810:	20000328 	.word	0x20000328
 8002814:	200002e0 	.word	0x200002e0
 8002818:	20000448 	.word	0x20000448
 800281c:	40020000 	.word	0x40020000
 8002820:	428c0000 	.word	0x428c0000

08002824 <resetAllGlobals>:

void resetAllGlobals() {
 8002824:	b580      	push	{r7, lr}
 8002826:	af00      	add	r7, sp, #0
    target_counts = 0;
 8002828:	4b0c      	ldr	r3, [pc, #48]	@ (800285c <resetAllGlobals+0x38>)
 800282a:	2200      	movs	r2, #0
 800282c:	601a      	str	r2, [r3, #0]
    detectedDistance = 0.0;
 800282e:	490c      	ldr	r1, [pc, #48]	@ (8002860 <resetAllGlobals+0x3c>)
 8002830:	f04f 0200 	mov.w	r2, #0
 8002834:	f04f 0300 	mov.w	r3, #0
 8002838:	e9c1 2300 	strd	r2, r3, [r1]
    startFlag = 0;
 800283c:	4b09      	ldr	r3, [pc, #36]	@ (8002864 <resetAllGlobals+0x40>)
 800283e:	2200      	movs	r2, #0
 8002840:	601a      	str	r2, [r3, #0]
    //memset(rxBuffer, 0, sizeof(rxBuffer));
    //memset(rpiBuffer, 0, sizeof(rpiBuffer));
    memset(instructionBuffer, 0, sizeof(instructionBuffer));
 8002842:	4b09      	ldr	r3, [pc, #36]	@ (8002868 <resetAllGlobals+0x44>)
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	2204      	movs	r2, #4
 8002848:	2100      	movs	r1, #0
 800284a:	4618      	mov	r0, r3
 800284c:	f009 ff77 	bl	800c73e <memset>
    instructionIndex = 0;
 8002850:	4b06      	ldr	r3, [pc, #24]	@ (800286c <resetAllGlobals+0x48>)
 8002852:	2200      	movs	r2, #0
 8002854:	601a      	str	r2, [r3, #0]
}
 8002856:	bf00      	nop
 8002858:	bd80      	pop	{r7, pc}
 800285a:	bf00      	nop
 800285c:	2000052c 	.word	0x2000052c
 8002860:	20000500 	.word	0x20000500
 8002864:	200004e8 	.word	0x200004e8
 8002868:	200004f0 	.word	0x200004f0
 800286c:	200004f4 	.word	0x200004f4

08002870 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8002870:	b580      	push	{r7, lr}
 8002872:	b082      	sub	sp, #8
 8002874:	af00      	add	r7, sp, #0
 8002876:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(10);
 8002878:	200a      	movs	r0, #10
 800287a:	f005 ffbb 	bl	80087f4 <osDelay>
 800287e:	e7fb      	b.n	8002878 <StartDefaultTask+0x8>

08002880 <Uart_Function>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Uart_Function */
void Uart_Function(void *argument)
{
 8002880:	b580      	push	{r7, lr}
 8002882:	b090      	sub	sp, #64	@ 0x40
 8002884:	af00      	add	r7, sp, #0
 8002886:	6078      	str	r0, [r7, #4]
	// osDelay(5000);
	// frontLeft(0);
	// osDelay(5000);
	// backLeft(0);
	// osDelay(5000);
	HAL_UART_Receive_IT(&huart3,sizeBuffer ,4);
 8002888:	2204      	movs	r2, #4
 800288a:	49a4      	ldr	r1, [pc, #656]	@ (8002b1c <Uart_Function+0x29c>)
 800288c:	48a4      	ldr	r0, [pc, #656]	@ (8002b20 <Uart_Function+0x2a0>)
 800288e:	f004 ff26 	bl	80076de <HAL_UART_Receive_IT>
	  for(;;)
	  {
	      if(startFlag) {
 8002892:	4ba4      	ldr	r3, [pc, #656]	@ (8002b24 <Uart_Function+0x2a4>)
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	2b00      	cmp	r3, #0
 8002898:	f000 8137 	beq.w	8002b0a <Uart_Function+0x28a>
	       uint32_t iBufferSize,currentIndex,dirIndex,turnIndex,hunIndex,tensIndex,onesIndex,distance;
	       int digit;
	       char num[4];
	       iBufferSize = instructionIndex;
 800289c:	4ba2      	ldr	r3, [pc, #648]	@ (8002b28 <Uart_Function+0x2a8>)
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	63bb      	str	r3, [r7, #56]	@ 0x38
	       currentIndex = 0;
 80028a2:	2300      	movs	r3, #0
 80028a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
	       //OLED_ShowString(10,50,"start movement");

	       while(currentIndex<iBufferSize){
 80028a6:	e11d      	b.n	8002ae4 <Uart_Function+0x264>
	        dirIndex = currentIndex;
 80028a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80028aa:	637b      	str	r3, [r7, #52]	@ 0x34
	        turnIndex = currentIndex + 1;
 80028ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80028ae:	3301      	adds	r3, #1
 80028b0:	633b      	str	r3, [r7, #48]	@ 0x30
	        hunIndex = currentIndex + 2;
 80028b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80028b4:	3302      	adds	r3, #2
 80028b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
	        tensIndex = currentIndex + 3;
 80028b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80028ba:	3303      	adds	r3, #3
 80028bc:	62bb      	str	r3, [r7, #40]	@ 0x28
	        onesIndex = currentIndex + 4;
 80028be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80028c0:	3304      	adds	r3, #4
 80028c2:	627b      	str	r3, [r7, #36]	@ 0x24

	           int length = 3;
 80028c4:	2303      	movs	r3, #3
 80028c6:	623b      	str	r3, [r7, #32]
	           strncpy(num, instructionBuffer + hunIndex, length);
 80028c8:	4b98      	ldr	r3, [pc, #608]	@ (8002b2c <Uart_Function+0x2ac>)
 80028ca:	681a      	ldr	r2, [r3, #0]
 80028cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80028ce:	18d1      	adds	r1, r2, r3
 80028d0:	6a3a      	ldr	r2, [r7, #32]
 80028d2:	f107 0314 	add.w	r3, r7, #20
 80028d6:	4618      	mov	r0, r3
 80028d8:	f009 ff39 	bl	800c74e <strncpy>
	           num[length] = '\0'; // Null-terminate the extracted
 80028dc:	f107 0214 	add.w	r2, r7, #20
 80028e0:	6a3b      	ldr	r3, [r7, #32]
 80028e2:	4413      	add	r3, r2
 80028e4:	2200      	movs	r2, #0
 80028e6:	701a      	strb	r2, [r3, #0]

	           digit = atoi(num);
 80028e8:	f107 0314 	add.w	r3, r7, #20
 80028ec:	4618      	mov	r0, r3
 80028ee:	f008 fe55 	bl	800b59c <atoi>
 80028f2:	61f8      	str	r0, [r7, #28]
	           distance = (uint32_t)digit;
 80028f4:	69fb      	ldr	r3, [r7, #28]
 80028f6:	61bb      	str	r3, [r7, #24]

	           char dist[8];
	           osDelay(2000);
 80028f8:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80028fc:	f005 ff7a 	bl	80087f4 <osDelay>
//	           OLED_ShowString(10,30,num);
//	           OLED_ShowString(10,50,dist); //Note index starts from 1
//	           osDelay(500);

	           char direction[3];
	           direction[0] = instructionBuffer[dirIndex];
 8002900:	4b8a      	ldr	r3, [pc, #552]	@ (8002b2c <Uart_Function+0x2ac>)
 8002902:	681a      	ldr	r2, [r3, #0]
 8002904:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002906:	4413      	add	r3, r2
 8002908:	781b      	ldrb	r3, [r3, #0]
 800290a:	723b      	strb	r3, [r7, #8]
	           direction[1] = instructionBuffer[turnIndex];
 800290c:	4b87      	ldr	r3, [pc, #540]	@ (8002b2c <Uart_Function+0x2ac>)
 800290e:	681a      	ldr	r2, [r3, #0]
 8002910:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002912:	4413      	add	r3, r2
 8002914:	781b      	ldrb	r3, [r3, #0]
 8002916:	727b      	strb	r3, [r7, #9]
	           osDelay(2000);
 8002918:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800291c:	f005 ff6a 	bl	80087f4 <osDelay>
//	           OLED_Clear();
//	           OLED_ShowString(10,10,direction);
//	           osDelay(500);
	           if(instructionBuffer[dirIndex] =='F'&& instructionBuffer[turnIndex]== 'F'){
 8002920:	4b82      	ldr	r3, [pc, #520]	@ (8002b2c <Uart_Function+0x2ac>)
 8002922:	681a      	ldr	r2, [r3, #0]
 8002924:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002926:	4413      	add	r3, r2
 8002928:	781b      	ldrb	r3, [r3, #0]
 800292a:	2b46      	cmp	r3, #70	@ 0x46
 800292c:	d112      	bne.n	8002954 <Uart_Function+0xd4>
 800292e:	4b7f      	ldr	r3, [pc, #508]	@ (8002b2c <Uart_Function+0x2ac>)
 8002930:	681a      	ldr	r2, [r3, #0]
 8002932:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002934:	4413      	add	r3, r2
 8002936:	781b      	ldrb	r3, [r3, #0]
 8002938:	2b46      	cmp	r3, #70	@ 0x46
 800293a:	d10b      	bne.n	8002954 <Uart_Function+0xd4>
//	            OLED_Clear();
//	            OLED_ShowString(10,10,"Front Movement");
	        	osDelay(500);
 800293c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002940:	f005 ff58 	bl	80087f4 <osDelay>
	            forward(digit);
 8002944:	69f8      	ldr	r0, [r7, #28]
 8002946:	f7ff fba1 	bl	800208c <forward>
	            osDelay(3000);
 800294a:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 800294e:	f005 ff51 	bl	80087f4 <osDelay>
 8002952:	e0c4      	b.n	8002ade <Uart_Function+0x25e>

	           }
	           else if(instructionBuffer[dirIndex] =='R'&& instructionBuffer[turnIndex]== 'R'){
 8002954:	4b75      	ldr	r3, [pc, #468]	@ (8002b2c <Uart_Function+0x2ac>)
 8002956:	681a      	ldr	r2, [r3, #0]
 8002958:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800295a:	4413      	add	r3, r2
 800295c:	781b      	ldrb	r3, [r3, #0]
 800295e:	2b52      	cmp	r3, #82	@ 0x52
 8002960:	d112      	bne.n	8002988 <Uart_Function+0x108>
 8002962:	4b72      	ldr	r3, [pc, #456]	@ (8002b2c <Uart_Function+0x2ac>)
 8002964:	681a      	ldr	r2, [r3, #0]
 8002966:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002968:	4413      	add	r3, r2
 800296a:	781b      	ldrb	r3, [r3, #0]
 800296c:	2b52      	cmp	r3, #82	@ 0x52
 800296e:	d10b      	bne.n	8002988 <Uart_Function+0x108>
	        	osDelay(500);
 8002970:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002974:	f005 ff3e 	bl	80087f4 <osDelay>
	            backward(digit);
 8002978:	69f8      	ldr	r0, [r7, #28]
 800297a:	f7ff fc1d 	bl	80021b8 <backward>
	            osDelay(3000);
 800297e:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8002982:	f005 ff37 	bl	80087f4 <osDelay>
 8002986:	e0aa      	b.n	8002ade <Uart_Function+0x25e>
	           }
	           else if(instructionBuffer[dirIndex] =='F'&& instructionBuffer[turnIndex]== 'R'){
 8002988:	4b68      	ldr	r3, [pc, #416]	@ (8002b2c <Uart_Function+0x2ac>)
 800298a:	681a      	ldr	r2, [r3, #0]
 800298c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800298e:	4413      	add	r3, r2
 8002990:	781b      	ldrb	r3, [r3, #0]
 8002992:	2b46      	cmp	r3, #70	@ 0x46
 8002994:	d112      	bne.n	80029bc <Uart_Function+0x13c>
 8002996:	4b65      	ldr	r3, [pc, #404]	@ (8002b2c <Uart_Function+0x2ac>)
 8002998:	681a      	ldr	r2, [r3, #0]
 800299a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800299c:	4413      	add	r3, r2
 800299e:	781b      	ldrb	r3, [r3, #0]
 80029a0:	2b52      	cmp	r3, #82	@ 0x52
 80029a2:	d10b      	bne.n	80029bc <Uart_Function+0x13c>
	        	osDelay(500);
 80029a4:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80029a8:	f005 ff24 	bl	80087f4 <osDelay>
	            frontRight(0);
 80029ac:	2000      	movs	r0, #0
 80029ae:	f7ff fcbd 	bl	800232c <frontRight>
	            osDelay(3000);
 80029b2:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 80029b6:	f005 ff1d 	bl	80087f4 <osDelay>
 80029ba:	e090      	b.n	8002ade <Uart_Function+0x25e>
	           }
	           else if(instructionBuffer[dirIndex] =='F'&& instructionBuffer[turnIndex]== 'L'){
 80029bc:	4b5b      	ldr	r3, [pc, #364]	@ (8002b2c <Uart_Function+0x2ac>)
 80029be:	681a      	ldr	r2, [r3, #0]
 80029c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80029c2:	4413      	add	r3, r2
 80029c4:	781b      	ldrb	r3, [r3, #0]
 80029c6:	2b46      	cmp	r3, #70	@ 0x46
 80029c8:	d111      	bne.n	80029ee <Uart_Function+0x16e>
 80029ca:	4b58      	ldr	r3, [pc, #352]	@ (8002b2c <Uart_Function+0x2ac>)
 80029cc:	681a      	ldr	r2, [r3, #0]
 80029ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80029d0:	4413      	add	r3, r2
 80029d2:	781b      	ldrb	r3, [r3, #0]
 80029d4:	2b4c      	cmp	r3, #76	@ 0x4c
 80029d6:	d10a      	bne.n	80029ee <Uart_Function+0x16e>
	        	osDelay(50);
 80029d8:	2032      	movs	r0, #50	@ 0x32
 80029da:	f005 ff0b 	bl	80087f4 <osDelay>
	            frontLeft(0);
 80029de:	2000      	movs	r0, #0
 80029e0:	f7ff fde4 	bl	80025ac <frontLeft>
	            osDelay(3000);
 80029e4:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 80029e8:	f005 ff04 	bl	80087f4 <osDelay>
 80029ec:	e077      	b.n	8002ade <Uart_Function+0x25e>
	           }
	           else if(instructionBuffer[dirIndex] =='B'&& instructionBuffer[turnIndex]== 'R'){
 80029ee:	4b4f      	ldr	r3, [pc, #316]	@ (8002b2c <Uart_Function+0x2ac>)
 80029f0:	681a      	ldr	r2, [r3, #0]
 80029f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80029f4:	4413      	add	r3, r2
 80029f6:	781b      	ldrb	r3, [r3, #0]
 80029f8:	2b42      	cmp	r3, #66	@ 0x42
 80029fa:	d112      	bne.n	8002a22 <Uart_Function+0x1a2>
 80029fc:	4b4b      	ldr	r3, [pc, #300]	@ (8002b2c <Uart_Function+0x2ac>)
 80029fe:	681a      	ldr	r2, [r3, #0]
 8002a00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a02:	4413      	add	r3, r2
 8002a04:	781b      	ldrb	r3, [r3, #0]
 8002a06:	2b52      	cmp	r3, #82	@ 0x52
 8002a08:	d10b      	bne.n	8002a22 <Uart_Function+0x1a2>
	        	osDelay(500);
 8002a0a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002a0e:	f005 fef1 	bl	80087f4 <osDelay>
	            backRight(0);
 8002a12:	2000      	movs	r0, #0
 8002a14:	f7ff fd2a 	bl	800246c <backRight>
	            osDelay(3000);
 8002a18:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8002a1c:	f005 feea 	bl	80087f4 <osDelay>
 8002a20:	e05d      	b.n	8002ade <Uart_Function+0x25e>
	           }
	           else if(instructionBuffer[dirIndex] =='B'&& instructionBuffer[turnIndex]== 'L'){
 8002a22:	4b42      	ldr	r3, [pc, #264]	@ (8002b2c <Uart_Function+0x2ac>)
 8002a24:	681a      	ldr	r2, [r3, #0]
 8002a26:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002a28:	4413      	add	r3, r2
 8002a2a:	781b      	ldrb	r3, [r3, #0]
 8002a2c:	2b42      	cmp	r3, #66	@ 0x42
 8002a2e:	d112      	bne.n	8002a56 <Uart_Function+0x1d6>
 8002a30:	4b3e      	ldr	r3, [pc, #248]	@ (8002b2c <Uart_Function+0x2ac>)
 8002a32:	681a      	ldr	r2, [r3, #0]
 8002a34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a36:	4413      	add	r3, r2
 8002a38:	781b      	ldrb	r3, [r3, #0]
 8002a3a:	2b4c      	cmp	r3, #76	@ 0x4c
 8002a3c:	d10b      	bne.n	8002a56 <Uart_Function+0x1d6>
	        	osDelay(500);
 8002a3e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002a42:	f005 fed7 	bl	80087f4 <osDelay>
	            backLeft(0);
 8002a46:	2000      	movs	r0, #0
 8002a48:	f7ff fe4e 	bl	80026e8 <backLeft>
	            osDelay(3000);
 8002a4c:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8002a50:	f005 fed0 	bl	80087f4 <osDelay>
 8002a54:	e043      	b.n	8002ade <Uart_Function+0x25e>
	           }
	           else if(instructionBuffer[dirIndex] =='S'&& instructionBuffer[turnIndex]== 'T'){
 8002a56:	4b35      	ldr	r3, [pc, #212]	@ (8002b2c <Uart_Function+0x2ac>)
 8002a58:	681a      	ldr	r2, [r3, #0]
 8002a5a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002a5c:	4413      	add	r3, r2
 8002a5e:	781b      	ldrb	r3, [r3, #0]
 8002a60:	2b53      	cmp	r3, #83	@ 0x53
 8002a62:	d13c      	bne.n	8002ade <Uart_Function+0x25e>
 8002a64:	4b31      	ldr	r3, [pc, #196]	@ (8002b2c <Uart_Function+0x2ac>)
 8002a66:	681a      	ldr	r2, [r3, #0]
 8002a68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a6a:	4413      	add	r3, r2
 8002a6c:	781b      	ldrb	r3, [r3, #0]
 8002a6e:	2b54      	cmp	r3, #84	@ 0x54
 8002a70:	d135      	bne.n	8002ade <Uart_Function+0x25e>
	            //transmit 's' to rpi to confirm we have stopped so it can snap picture
	            HAL_TIM_PWM_Stop(&htim8, TIM_CHANNEL_1);
 8002a72:	2100      	movs	r1, #0
 8002a74:	482e      	ldr	r0, [pc, #184]	@ (8002b30 <Uart_Function+0x2b0>)
 8002a76:	f003 fa0b 	bl	8005e90 <HAL_TIM_PWM_Stop>
	            HAL_TIM_PWM_Stop(&htim8, TIM_CHANNEL_2);
 8002a7a:	2104      	movs	r1, #4
 8002a7c:	482c      	ldr	r0, [pc, #176]	@ (8002b30 <Uart_Function+0x2b0>)
 8002a7e:	f003 fa07 	bl	8005e90 <HAL_TIM_PWM_Stop>
	            rpiBuffer[0] = instructionBuffer[dirIndex];
 8002a82:	4b2a      	ldr	r3, [pc, #168]	@ (8002b2c <Uart_Function+0x2ac>)
 8002a84:	681a      	ldr	r2, [r3, #0]
 8002a86:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002a88:	4413      	add	r3, r2
 8002a8a:	781a      	ldrb	r2, [r3, #0]
 8002a8c:	4b29      	ldr	r3, [pc, #164]	@ (8002b34 <Uart_Function+0x2b4>)
 8002a8e:	701a      	strb	r2, [r3, #0]
	            rpiBuffer[1] = instructionBuffer[turnIndex];
 8002a90:	4b26      	ldr	r3, [pc, #152]	@ (8002b2c <Uart_Function+0x2ac>)
 8002a92:	681a      	ldr	r2, [r3, #0]
 8002a94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a96:	4413      	add	r3, r2
 8002a98:	781a      	ldrb	r2, [r3, #0]
 8002a9a:	4b26      	ldr	r3, [pc, #152]	@ (8002b34 <Uart_Function+0x2b4>)
 8002a9c:	705a      	strb	r2, [r3, #1]
	            rpiBuffer[2] = instructionBuffer[hunIndex];
 8002a9e:	4b23      	ldr	r3, [pc, #140]	@ (8002b2c <Uart_Function+0x2ac>)
 8002aa0:	681a      	ldr	r2, [r3, #0]
 8002aa2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002aa4:	4413      	add	r3, r2
 8002aa6:	781a      	ldrb	r2, [r3, #0]
 8002aa8:	4b22      	ldr	r3, [pc, #136]	@ (8002b34 <Uart_Function+0x2b4>)
 8002aaa:	709a      	strb	r2, [r3, #2]
	            rpiBuffer[3] = instructionBuffer[tensIndex];
 8002aac:	4b1f      	ldr	r3, [pc, #124]	@ (8002b2c <Uart_Function+0x2ac>)
 8002aae:	681a      	ldr	r2, [r3, #0]
 8002ab0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ab2:	4413      	add	r3, r2
 8002ab4:	781a      	ldrb	r2, [r3, #0]
 8002ab6:	4b1f      	ldr	r3, [pc, #124]	@ (8002b34 <Uart_Function+0x2b4>)
 8002ab8:	70da      	strb	r2, [r3, #3]
	            rpiBuffer[4] = instructionBuffer[onesIndex];
 8002aba:	4b1c      	ldr	r3, [pc, #112]	@ (8002b2c <Uart_Function+0x2ac>)
 8002abc:	681a      	ldr	r2, [r3, #0]
 8002abe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ac0:	4413      	add	r3, r2
 8002ac2:	781a      	ldrb	r2, [r3, #0]
 8002ac4:	4b1b      	ldr	r3, [pc, #108]	@ (8002b34 <Uart_Function+0x2b4>)
 8002ac6:	711a      	strb	r2, [r3, #4]
	            HAL_UART_Transmit(&huart3, rpiBuffer, 5, 1000);
 8002ac8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002acc:	2205      	movs	r2, #5
 8002ace:	4919      	ldr	r1, [pc, #100]	@ (8002b34 <Uart_Function+0x2b4>)
 8002ad0:	4813      	ldr	r0, [pc, #76]	@ (8002b20 <Uart_Function+0x2a0>)
 8002ad2:	f004 fd79 	bl	80075c8 <HAL_UART_Transmit>
	            osDelay(1000);
 8002ad6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002ada:	f005 fe8b 	bl	80087f4 <osDelay>
	           }

	        currentIndex +=5;
 8002ade:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002ae0:	3305      	adds	r3, #5
 8002ae2:	63fb      	str	r3, [r7, #60]	@ 0x3c
	       while(currentIndex<iBufferSize){
 8002ae4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002ae6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002ae8:	429a      	cmp	r2, r3
 8002aea:	f4ff aedd 	bcc.w	80028a8 <Uart_Function+0x28>
	       }
	       if(currentIndex>=iBufferSize){
 8002aee:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002af0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002af2:	429a      	cmp	r2, r3
 8002af4:	d309      	bcc.n	8002b0a <Uart_Function+0x28a>
	        OLED_Clear();
 8002af6:	f008 fba1 	bl	800b23c <OLED_Clear>
	        OLED_ShowString(10,10,"exit forloop");
 8002afa:	4a0f      	ldr	r2, [pc, #60]	@ (8002b38 <Uart_Function+0x2b8>)
 8002afc:	210a      	movs	r1, #10
 8002afe:	200a      	movs	r0, #10
 8002b00:	f008 fc8e 	bl	800b420 <OLED_ShowString>
	        resetAllGlobals();
 8002b04:	f7ff fe8e 	bl	8002824 <resetAllGlobals>
	//      }

	      osDelay(1000);  // Adjust delay as needed
	  }
  /* USER CODE END Uart_Function */
}
 8002b08:	e004      	b.n	8002b14 <Uart_Function+0x294>
	      osDelay(1000);  // Adjust delay as needed
 8002b0a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002b0e:	f005 fe71 	bl	80087f4 <osDelay>
	      if(startFlag) {
 8002b12:	e6be      	b.n	8002892 <Uart_Function+0x12>
}
 8002b14:	3740      	adds	r7, #64	@ 0x40
 8002b16:	46bd      	mov	sp, r7
 8002b18:	bd80      	pop	{r7, pc}
 8002b1a:	bf00      	nop
 8002b1c:	20000000 	.word	0x20000000
 8002b20:	20000490 	.word	0x20000490
 8002b24:	200004e8 	.word	0x200004e8
 8002b28:	200004f4 	.word	0x200004f4
 8002b2c:	200004f0 	.word	0x200004f0
 8002b30:	20000448 	.word	0x20000448
 8002b34:	200004f8 	.word	0x200004f8
 8002b38:	0800fd1c 	.word	0x0800fd1c

08002b3c <GyroSensor>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_GyroSensor */
void GyroSensor(void *argument)
{
 8002b3c:	b5b0      	push	{r4, r5, r7, lr}
 8002b3e:	b08a      	sub	sp, #40	@ 0x28
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN GyroSensor */
  /* Infinite loop */
	__ICM20948_init(&hi2c1);
 8002b44:	4865      	ldr	r0, [pc, #404]	@ (8002cdc <GyroSensor+0x1a0>)
 8002b46:	f7ff f984 	bl	8001e52 <__ICM20948_init>
	prev_time_elapsed = HAL_GetTick();
 8002b4a:	f000 fda1 	bl	8003690 <HAL_GetTick>
 8002b4e:	4603      	mov	r3, r0
 8002b50:	4a63      	ldr	r2, [pc, #396]	@ (8002ce0 <GyroSensor+0x1a4>)
 8002b52:	6013      	str	r3, [r2, #0]
	ICM20948_init(&hi2c1);
 8002b54:	4861      	ldr	r0, [pc, #388]	@ (8002cdc <GyroSensor+0x1a0>)
 8002b56:	f7fe fabc 	bl	80010d2 <ICM20948_init>
	int16_t reading;
	uint8_t gyroZ[2];
	yawAngle = 0.0;
 8002b5a:	4b62      	ldr	r3, [pc, #392]	@ (8002ce4 <GyroSensor+0x1a8>)
 8002b5c:	f04f 0200 	mov.w	r2, #0
 8002b60:	601a      	str	r2, [r3, #0]
	float sum = 0.0;
 8002b62:	f04f 0300 	mov.w	r3, #0
 8002b66:	627b      	str	r3, [r7, #36]	@ 0x24
	int printAngle;
	char angleBuffer[8];
	for (int i = 0; i < 100; i++) {
 8002b68:	2300      	movs	r3, #0
 8002b6a:	623b      	str	r3, [r7, #32]
 8002b6c:	e01f      	b.n	8002bae <GyroSensor+0x72>
		ICM_BrustRead(&hi2c1, GYRO_ZOUT_H, 2, &gyroZ);
 8002b6e:	f107 0310 	add.w	r3, r7, #16
 8002b72:	2202      	movs	r2, #2
 8002b74:	2137      	movs	r1, #55	@ 0x37
 8002b76:	4859      	ldr	r0, [pc, #356]	@ (8002cdc <GyroSensor+0x1a0>)
 8002b78:	f7ff f92c 	bl	8001dd4 <ICM_BrustRead>
		reading = (int16_t)(gyroZ[0] << 8 | gyroZ[1]);
 8002b7c:	7c3b      	ldrb	r3, [r7, #16]
 8002b7e:	021b      	lsls	r3, r3, #8
 8002b80:	b21a      	sxth	r2, r3
 8002b82:	7c7b      	ldrb	r3, [r7, #17]
 8002b84:	b21b      	sxth	r3, r3
 8002b86:	4313      	orrs	r3, r2
 8002b88:	837b      	strh	r3, [r7, #26]
		sum += reading;
 8002b8a:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8002b8e:	ee07 3a90 	vmov	s15, r3
 8002b92:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002b96:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8002b9a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b9e:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
		osDelay(1); // Delay to simulate time between readings
 8002ba2:	2001      	movs	r0, #1
 8002ba4:	f005 fe26 	bl	80087f4 <osDelay>
	for (int i = 0; i < 100; i++) {
 8002ba8:	6a3b      	ldr	r3, [r7, #32]
 8002baa:	3301      	adds	r3, #1
 8002bac:	623b      	str	r3, [r7, #32]
 8002bae:	6a3b      	ldr	r3, [r7, #32]
 8002bb0:	2b63      	cmp	r3, #99	@ 0x63
 8002bb2:	dddc      	ble.n	8002b6e <GyroSensor+0x32>
	  }
	 float gyroOffset = sum / 100.0;
 8002bb4:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8002bb8:	eddf 6a4b 	vldr	s13, [pc, #300]	@ 8002ce8 <GyroSensor+0x1ac>
 8002bbc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002bc0:	edc7 7a07 	vstr	s15, [r7, #28]

	for (;;)
	{
		OLED_ShowString(0,0, "GyroStart");
 8002bc4:	4a49      	ldr	r2, [pc, #292]	@ (8002cec <GyroSensor+0x1b0>)
 8002bc6:	2100      	movs	r1, #0
 8002bc8:	2000      	movs	r0, #0
 8002bca:	f008 fc29 	bl	800b420 <OLED_ShowString>
		OLED_Refresh_Gram();
 8002bce:	f008 fab3 	bl	800b138 <OLED_Refresh_Gram>
		time_elapsed = HAL_GetTick();
 8002bd2:	f000 fd5d 	bl	8003690 <HAL_GetTick>
 8002bd6:	4603      	mov	r3, r0
 8002bd8:	4a45      	ldr	r2, [pc, #276]	@ (8002cf0 <GyroSensor+0x1b4>)
 8002bda:	6013      	str	r3, [r2, #0]
		 time_difference = time_elapsed - prev_time_elapsed;
 8002bdc:	4b44      	ldr	r3, [pc, #272]	@ (8002cf0 <GyroSensor+0x1b4>)
 8002bde:	681a      	ldr	r2, [r3, #0]
 8002be0:	4b3f      	ldr	r3, [pc, #252]	@ (8002ce0 <GyroSensor+0x1a4>)
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	1ad3      	subs	r3, r2, r3
 8002be6:	4a43      	ldr	r2, [pc, #268]	@ (8002cf4 <GyroSensor+0x1b8>)
 8002be8:	6013      	str	r3, [r2, #0]
		 ICM_BrustRead(&hi2c1, GYRO_ZOUT_H, 2, &gyroZ);
 8002bea:	f107 0310 	add.w	r3, r7, #16
 8002bee:	2202      	movs	r2, #2
 8002bf0:	2137      	movs	r1, #55	@ 0x37
 8002bf2:	483a      	ldr	r0, [pc, #232]	@ (8002cdc <GyroSensor+0x1a0>)
 8002bf4:	f7ff f8ee 	bl	8001dd4 <ICM_BrustRead>
		 reading = (int16_t)(gyroZ[0] << 8 |gyroZ[1]);
 8002bf8:	7c3b      	ldrb	r3, [r7, #16]
 8002bfa:	021b      	lsls	r3, r3, #8
 8002bfc:	b21a      	sxth	r2, r3
 8002bfe:	7c7b      	ldrb	r3, [r7, #17]
 8002c00:	b21b      	sxth	r3, r3
 8002c02:	4313      	orrs	r3, r2
 8002c04:	837b      	strh	r3, [r7, #26]
		 yawAngle += (float)((time_difference * (reading - gyroOffset)/ 131.0) )/ 1000.0;
 8002c06:	4b37      	ldr	r3, [pc, #220]	@ (8002ce4 <GyroSensor+0x1a8>)
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	4618      	mov	r0, r3
 8002c0c:	f7fd fc9c 	bl	8000548 <__aeabi_f2d>
 8002c10:	4604      	mov	r4, r0
 8002c12:	460d      	mov	r5, r1
 8002c14:	4b37      	ldr	r3, [pc, #220]	@ (8002cf4 <GyroSensor+0x1b8>)
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	ee07 3a90 	vmov	s15, r3
 8002c1c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002c20:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8002c24:	ee07 3a90 	vmov	s15, r3
 8002c28:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002c2c:	edd7 7a07 	vldr	s15, [r7, #28]
 8002c30:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002c34:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c38:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8002cf8 <GyroSensor+0x1bc>
 8002c3c:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002c40:	ee16 0a90 	vmov	r0, s13
 8002c44:	f7fd fc80 	bl	8000548 <__aeabi_f2d>
 8002c48:	f04f 0200 	mov.w	r2, #0
 8002c4c:	4b2b      	ldr	r3, [pc, #172]	@ (8002cfc <GyroSensor+0x1c0>)
 8002c4e:	f7fd fdfd 	bl	800084c <__aeabi_ddiv>
 8002c52:	4602      	mov	r2, r0
 8002c54:	460b      	mov	r3, r1
 8002c56:	4620      	mov	r0, r4
 8002c58:	4629      	mov	r1, r5
 8002c5a:	f7fd fb17 	bl	800028c <__adddf3>
 8002c5e:	4602      	mov	r2, r0
 8002c60:	460b      	mov	r3, r1
 8002c62:	4610      	mov	r0, r2
 8002c64:	4619      	mov	r1, r3
 8002c66:	f7fd ffbf 	bl	8000be8 <__aeabi_d2f>
 8002c6a:	4603      	mov	r3, r0
 8002c6c:	4a1d      	ldr	r2, [pc, #116]	@ (8002ce4 <GyroSensor+0x1a8>)
 8002c6e:	6013      	str	r3, [r2, #0]
		 //sprintf(oled_buf1,"%.2f\n\r", yawAngle);
		 //HAL_UART_Transmit(&huart3, (uint8_t*)oled_buf1, strlen(oled_buf1), HAL_MAX_DELAY); 	//serial plot
		 prev_time_elapsed = time_elapsed;
 8002c70:	4b1f      	ldr	r3, [pc, #124]	@ (8002cf0 <GyroSensor+0x1b4>)
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	4a1a      	ldr	r2, [pc, #104]	@ (8002ce0 <GyroSensor+0x1a4>)
 8002c76:	6013      	str	r3, [r2, #0]
		 printAngle = (int)fabs(yawAngle);
 8002c78:	4b1a      	ldr	r3, [pc, #104]	@ (8002ce4 <GyroSensor+0x1a8>)
 8002c7a:	edd3 7a00 	vldr	s15, [r3]
 8002c7e:	eef0 7ae7 	vabs.f32	s15, s15
 8002c82:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002c86:	ee17 3a90 	vmov	r3, s15
 8002c8a:	617b      	str	r3, [r7, #20]
		 sprintf(angleBuffer,"Angle = %d",printAngle);
 8002c8c:	f107 0308 	add.w	r3, r7, #8
 8002c90:	697a      	ldr	r2, [r7, #20]
 8002c92:	491b      	ldr	r1, [pc, #108]	@ (8002d00 <GyroSensor+0x1c4>)
 8002c94:	4618      	mov	r0, r3
 8002c96:	f009 fcef 	bl	800c678 <siprintf>
		 OLED_ShowString(10,20,angleBuffer);
 8002c9a:	f107 0308 	add.w	r3, r7, #8
 8002c9e:	461a      	mov	r2, r3
 8002ca0:	2114      	movs	r1, #20
 8002ca2:	200a      	movs	r0, #10
 8002ca4:	f008 fbbc 	bl	800b420 <OLED_ShowString>
		 OLED_Refresh_Gram();
 8002ca8:	f008 fa46 	bl	800b138 <OLED_Refresh_Gram>
		 if(fabs(yawAngle) >= 90){
 8002cac:	4b0d      	ldr	r3, [pc, #52]	@ (8002ce4 <GyroSensor+0x1a8>)
 8002cae:	edd3 7a00 	vldr	s15, [r3]
 8002cb2:	eef0 7ae7 	vabs.f32	s15, s15
 8002cb6:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 8002d04 <GyroSensor+0x1c8>
 8002cba:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002cbe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002cc2:	db06      	blt.n	8002cd2 <GyroSensor+0x196>
			 OLED_ShowString(10,10, "90");
 8002cc4:	4a10      	ldr	r2, [pc, #64]	@ (8002d08 <GyroSensor+0x1cc>)
 8002cc6:	210a      	movs	r1, #10
 8002cc8:	200a      	movs	r0, #10
 8002cca:	f008 fba9 	bl	800b420 <OLED_ShowString>
			 OLED_Refresh_Gram();
 8002cce:	f008 fa33 	bl	800b138 <OLED_Refresh_Gram>
		 }
		 osDelay(1);
 8002cd2:	2001      	movs	r0, #1
 8002cd4:	f005 fd8e 	bl	80087f4 <osDelay>
	{
 8002cd8:	e774      	b.n	8002bc4 <GyroSensor+0x88>
 8002cda:	bf00      	nop
 8002cdc:	2000028c 	.word	0x2000028c
 8002ce0:	2000050c 	.word	0x2000050c
 8002ce4:	20000514 	.word	0x20000514
 8002ce8:	42c80000 	.word	0x42c80000
 8002cec:	0800fd2c 	.word	0x0800fd2c
 8002cf0:	20000508 	.word	0x20000508
 8002cf4:	20000510 	.word	0x20000510
 8002cf8:	43030000 	.word	0x43030000
 8002cfc:	408f4000 	.word	0x408f4000
 8002d00:	0800fd38 	.word	0x0800fd38
 8002d04:	42b40000 	.word	0x42b40000
 8002d08:	0800fd44 	.word	0x0800fd44

08002d0c <encoder>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_encoder */
void encoder(void *argument)
{
 8002d0c:	b580      	push	{r7, lr}
 8002d0e:	b088      	sub	sp, #32
 8002d10:	af00      	add	r7, sp, #0
 8002d12:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN encoder */
  /* Infinite loop */
	HAL_TIM_Encoder_Start(&htim3,TIM_CHANNEL_ALL);
 8002d14:	213c      	movs	r1, #60	@ 0x3c
 8002d16:	481f      	ldr	r0, [pc, #124]	@ (8002d94 <encoder+0x88>)
 8002d18:	f003 face 	bl	80062b8 <HAL_TIM_Encoder_Start>
	int cntR = __HAL_TIM_GET_COUNTER(&htim3);  // Read the right encoder value
 8002d1c:	4b1d      	ldr	r3, [pc, #116]	@ (8002d94 <encoder+0x88>)
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d22:	617b      	str	r3, [r7, #20]
	    int diffR;
	    int dirR = 1;
 8002d24:	2301      	movs	r3, #1
 8002d26:	61bb      	str	r3, [r7, #24]
	    uint32_t tick = HAL_GetTick();
 8002d28:	f000 fcb2 	bl	8003690 <HAL_GetTick>
 8002d2c:	6138      	str	r0, [r7, #16]

	   // Reset the counter after reading
  for(;;)
  {
	  if(HAL_GetTick()-tick > 10L){
 8002d2e:	f000 fcaf 	bl	8003690 <HAL_GetTick>
 8002d32:	4602      	mov	r2, r0
 8002d34:	693b      	ldr	r3, [r7, #16]
 8002d36:	1ad3      	subs	r3, r2, r3
 8002d38:	2b0a      	cmp	r3, #10
 8002d3a:	d927      	bls.n	8002d8c <encoder+0x80>
	  int cntR = __HAL_TIM_GET_COUNTER(&htim3);
 8002d3c:	4b15      	ldr	r3, [pc, #84]	@ (8002d94 <encoder+0x88>)
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d42:	60fb      	str	r3, [r7, #12]
	  if (cntR > 32000) {
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	f5b3 4ffa 	cmp.w	r3, #32000	@ 0x7d00
 8002d4a:	dd06      	ble.n	8002d5a <encoder+0x4e>
	  	        dirR = 1;
 8002d4c:	2301      	movs	r3, #1
 8002d4e:	61bb      	str	r3, [r7, #24]
	  	        diffR = (65536 - cntR);
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	f5c3 3380 	rsb	r3, r3, #65536	@ 0x10000
 8002d56:	61fb      	str	r3, [r7, #28]
 8002d58:	e004      	b.n	8002d64 <encoder+0x58>
	  	    } else {
	  	        dirR = -1;
 8002d5a:	f04f 33ff 	mov.w	r3, #4294967295
 8002d5e:	61bb      	str	r3, [r7, #24]
	  	        diffR = cntR;
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	61fb      	str	r3, [r7, #28]
	  	    }

	  	    // Update right encoder value based on direction

	  	    if (dirR == 1) {
 8002d64:	69bb      	ldr	r3, [r7, #24]
 8002d66:	2b01      	cmp	r3, #1
 8002d68:	d106      	bne.n	8002d78 <encoder+0x6c>
	  	        rightEncoderVal -= diffR;
 8002d6a:	4b0b      	ldr	r3, [pc, #44]	@ (8002d98 <encoder+0x8c>)
 8002d6c:	681a      	ldr	r2, [r3, #0]
 8002d6e:	69fb      	ldr	r3, [r7, #28]
 8002d70:	1ad3      	subs	r3, r2, r3
 8002d72:	4a09      	ldr	r2, [pc, #36]	@ (8002d98 <encoder+0x8c>)
 8002d74:	6013      	str	r3, [r2, #0]
 8002d76:	e005      	b.n	8002d84 <encoder+0x78>
	  	    } else {
	  	        rightEncoderVal += diffR;
 8002d78:	4b07      	ldr	r3, [pc, #28]	@ (8002d98 <encoder+0x8c>)
 8002d7a:	681a      	ldr	r2, [r3, #0]
 8002d7c:	69fb      	ldr	r3, [r7, #28]
 8002d7e:	4413      	add	r3, r2
 8002d80:	4a05      	ldr	r2, [pc, #20]	@ (8002d98 <encoder+0x8c>)
 8002d82:	6013      	str	r3, [r2, #0]
	  	    }

	  	    __HAL_TIM_SET_COUNTER(&htim3, 0);
 8002d84:	4b03      	ldr	r3, [pc, #12]	@ (8002d94 <encoder+0x88>)
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	2200      	movs	r2, #0
 8002d8a:	625a      	str	r2, [r3, #36]	@ 0x24
	  }
    osDelay(1);
 8002d8c:	2001      	movs	r0, #1
 8002d8e:	f005 fd31 	bl	80087f4 <osDelay>
	  if(HAL_GetTick()-tick > 10L){
 8002d92:	e7cc      	b.n	8002d2e <encoder+0x22>
 8002d94:	20000370 	.word	0x20000370
 8002d98:	20000530 	.word	0x20000530

08002d9c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002d9c:	b480      	push	{r7}
 8002d9e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002da0:	b672      	cpsid	i
}
 8002da2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002da4:	bf00      	nop
 8002da6:	e7fd      	b.n	8002da4 <Error_Handler+0x8>

08002da8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002da8:	b580      	push	{r7, lr}
 8002daa:	b082      	sub	sp, #8
 8002dac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002dae:	2300      	movs	r3, #0
 8002db0:	607b      	str	r3, [r7, #4]
 8002db2:	4b12      	ldr	r3, [pc, #72]	@ (8002dfc <HAL_MspInit+0x54>)
 8002db4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002db6:	4a11      	ldr	r2, [pc, #68]	@ (8002dfc <HAL_MspInit+0x54>)
 8002db8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002dbc:	6453      	str	r3, [r2, #68]	@ 0x44
 8002dbe:	4b0f      	ldr	r3, [pc, #60]	@ (8002dfc <HAL_MspInit+0x54>)
 8002dc0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002dc2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002dc6:	607b      	str	r3, [r7, #4]
 8002dc8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002dca:	2300      	movs	r3, #0
 8002dcc:	603b      	str	r3, [r7, #0]
 8002dce:	4b0b      	ldr	r3, [pc, #44]	@ (8002dfc <HAL_MspInit+0x54>)
 8002dd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dd2:	4a0a      	ldr	r2, [pc, #40]	@ (8002dfc <HAL_MspInit+0x54>)
 8002dd4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002dd8:	6413      	str	r3, [r2, #64]	@ 0x40
 8002dda:	4b08      	ldr	r3, [pc, #32]	@ (8002dfc <HAL_MspInit+0x54>)
 8002ddc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dde:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002de2:	603b      	str	r3, [r7, #0]
 8002de4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002de6:	2200      	movs	r2, #0
 8002de8:	210f      	movs	r1, #15
 8002dea:	f06f 0001 	mvn.w	r0, #1
 8002dee:	f000 ffbc 	bl	8003d6a <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002df2:	bf00      	nop
 8002df4:	3708      	adds	r7, #8
 8002df6:	46bd      	mov	sp, r7
 8002df8:	bd80      	pop	{r7, pc}
 8002dfa:	bf00      	nop
 8002dfc:	40023800 	.word	0x40023800

08002e00 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002e00:	b580      	push	{r7, lr}
 8002e02:	b08c      	sub	sp, #48	@ 0x30
 8002e04:	af00      	add	r7, sp, #0
 8002e06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e08:	f107 031c 	add.w	r3, r7, #28
 8002e0c:	2200      	movs	r2, #0
 8002e0e:	601a      	str	r2, [r3, #0]
 8002e10:	605a      	str	r2, [r3, #4]
 8002e12:	609a      	str	r2, [r3, #8]
 8002e14:	60da      	str	r2, [r3, #12]
 8002e16:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	4a2e      	ldr	r2, [pc, #184]	@ (8002ed8 <HAL_ADC_MspInit+0xd8>)
 8002e1e:	4293      	cmp	r3, r2
 8002e20:	d128      	bne.n	8002e74 <HAL_ADC_MspInit+0x74>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002e22:	2300      	movs	r3, #0
 8002e24:	61bb      	str	r3, [r7, #24]
 8002e26:	4b2d      	ldr	r3, [pc, #180]	@ (8002edc <HAL_ADC_MspInit+0xdc>)
 8002e28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e2a:	4a2c      	ldr	r2, [pc, #176]	@ (8002edc <HAL_ADC_MspInit+0xdc>)
 8002e2c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002e30:	6453      	str	r3, [r2, #68]	@ 0x44
 8002e32:	4b2a      	ldr	r3, [pc, #168]	@ (8002edc <HAL_ADC_MspInit+0xdc>)
 8002e34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e36:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e3a:	61bb      	str	r3, [r7, #24]
 8002e3c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002e3e:	2300      	movs	r3, #0
 8002e40:	617b      	str	r3, [r7, #20]
 8002e42:	4b26      	ldr	r3, [pc, #152]	@ (8002edc <HAL_ADC_MspInit+0xdc>)
 8002e44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e46:	4a25      	ldr	r2, [pc, #148]	@ (8002edc <HAL_ADC_MspInit+0xdc>)
 8002e48:	f043 0304 	orr.w	r3, r3, #4
 8002e4c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002e4e:	4b23      	ldr	r3, [pc, #140]	@ (8002edc <HAL_ADC_MspInit+0xdc>)
 8002e50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e52:	f003 0304 	and.w	r3, r3, #4
 8002e56:	617b      	str	r3, [r7, #20]
 8002e58:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PC1     ------> ADC1_IN11
    */
    GPIO_InitStruct.Pin = IRRIGHT_Pin;
 8002e5a:	2302      	movs	r3, #2
 8002e5c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002e5e:	2303      	movs	r3, #3
 8002e60:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e62:	2300      	movs	r3, #0
 8002e64:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(IRRIGHT_GPIO_Port, &GPIO_InitStruct);
 8002e66:	f107 031c 	add.w	r3, r7, #28
 8002e6a:	4619      	mov	r1, r3
 8002e6c:	481c      	ldr	r0, [pc, #112]	@ (8002ee0 <HAL_ADC_MspInit+0xe0>)
 8002e6e:	f001 f845 	bl	8003efc <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8002e72:	e02c      	b.n	8002ece <HAL_ADC_MspInit+0xce>
  else if(hadc->Instance==ADC2)
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	4a1a      	ldr	r2, [pc, #104]	@ (8002ee4 <HAL_ADC_MspInit+0xe4>)
 8002e7a:	4293      	cmp	r3, r2
 8002e7c:	d127      	bne.n	8002ece <HAL_ADC_MspInit+0xce>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8002e7e:	2300      	movs	r3, #0
 8002e80:	613b      	str	r3, [r7, #16]
 8002e82:	4b16      	ldr	r3, [pc, #88]	@ (8002edc <HAL_ADC_MspInit+0xdc>)
 8002e84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e86:	4a15      	ldr	r2, [pc, #84]	@ (8002edc <HAL_ADC_MspInit+0xdc>)
 8002e88:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002e8c:	6453      	str	r3, [r2, #68]	@ 0x44
 8002e8e:	4b13      	ldr	r3, [pc, #76]	@ (8002edc <HAL_ADC_MspInit+0xdc>)
 8002e90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e92:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002e96:	613b      	str	r3, [r7, #16]
 8002e98:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002e9a:	2300      	movs	r3, #0
 8002e9c:	60fb      	str	r3, [r7, #12]
 8002e9e:	4b0f      	ldr	r3, [pc, #60]	@ (8002edc <HAL_ADC_MspInit+0xdc>)
 8002ea0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ea2:	4a0e      	ldr	r2, [pc, #56]	@ (8002edc <HAL_ADC_MspInit+0xdc>)
 8002ea4:	f043 0304 	orr.w	r3, r3, #4
 8002ea8:	6313      	str	r3, [r2, #48]	@ 0x30
 8002eaa:	4b0c      	ldr	r3, [pc, #48]	@ (8002edc <HAL_ADC_MspInit+0xdc>)
 8002eac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002eae:	f003 0304 	and.w	r3, r3, #4
 8002eb2:	60fb      	str	r3, [r7, #12]
 8002eb4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = IRLEFT_Pin;
 8002eb6:	2304      	movs	r3, #4
 8002eb8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002eba:	2303      	movs	r3, #3
 8002ebc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ebe:	2300      	movs	r3, #0
 8002ec0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(IRLEFT_GPIO_Port, &GPIO_InitStruct);
 8002ec2:	f107 031c 	add.w	r3, r7, #28
 8002ec6:	4619      	mov	r1, r3
 8002ec8:	4805      	ldr	r0, [pc, #20]	@ (8002ee0 <HAL_ADC_MspInit+0xe0>)
 8002eca:	f001 f817 	bl	8003efc <HAL_GPIO_Init>
}
 8002ece:	bf00      	nop
 8002ed0:	3730      	adds	r7, #48	@ 0x30
 8002ed2:	46bd      	mov	sp, r7
 8002ed4:	bd80      	pop	{r7, pc}
 8002ed6:	bf00      	nop
 8002ed8:	40012000 	.word	0x40012000
 8002edc:	40023800 	.word	0x40023800
 8002ee0:	40020800 	.word	0x40020800
 8002ee4:	40012100 	.word	0x40012100

08002ee8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	b08a      	sub	sp, #40	@ 0x28
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ef0:	f107 0314 	add.w	r3, r7, #20
 8002ef4:	2200      	movs	r2, #0
 8002ef6:	601a      	str	r2, [r3, #0]
 8002ef8:	605a      	str	r2, [r3, #4]
 8002efa:	609a      	str	r2, [r3, #8]
 8002efc:	60da      	str	r2, [r3, #12]
 8002efe:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	4a19      	ldr	r2, [pc, #100]	@ (8002f6c <HAL_I2C_MspInit+0x84>)
 8002f06:	4293      	cmp	r3, r2
 8002f08:	d12c      	bne.n	8002f64 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f0a:	2300      	movs	r3, #0
 8002f0c:	613b      	str	r3, [r7, #16]
 8002f0e:	4b18      	ldr	r3, [pc, #96]	@ (8002f70 <HAL_I2C_MspInit+0x88>)
 8002f10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f12:	4a17      	ldr	r2, [pc, #92]	@ (8002f70 <HAL_I2C_MspInit+0x88>)
 8002f14:	f043 0302 	orr.w	r3, r3, #2
 8002f18:	6313      	str	r3, [r2, #48]	@ 0x30
 8002f1a:	4b15      	ldr	r3, [pc, #84]	@ (8002f70 <HAL_I2C_MspInit+0x88>)
 8002f1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f1e:	f003 0302 	and.w	r3, r3, #2
 8002f22:	613b      	str	r3, [r7, #16]
 8002f24:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = ICM_SCL_Pin|ICM_SDA_Pin;
 8002f26:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002f2a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002f2c:	2312      	movs	r3, #18
 8002f2e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f30:	2300      	movs	r3, #0
 8002f32:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f34:	2303      	movs	r3, #3
 8002f36:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002f38:	2304      	movs	r3, #4
 8002f3a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f3c:	f107 0314 	add.w	r3, r7, #20
 8002f40:	4619      	mov	r1, r3
 8002f42:	480c      	ldr	r0, [pc, #48]	@ (8002f74 <HAL_I2C_MspInit+0x8c>)
 8002f44:	f000 ffda 	bl	8003efc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002f48:	2300      	movs	r3, #0
 8002f4a:	60fb      	str	r3, [r7, #12]
 8002f4c:	4b08      	ldr	r3, [pc, #32]	@ (8002f70 <HAL_I2C_MspInit+0x88>)
 8002f4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f50:	4a07      	ldr	r2, [pc, #28]	@ (8002f70 <HAL_I2C_MspInit+0x88>)
 8002f52:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002f56:	6413      	str	r3, [r2, #64]	@ 0x40
 8002f58:	4b05      	ldr	r3, [pc, #20]	@ (8002f70 <HAL_I2C_MspInit+0x88>)
 8002f5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f5c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002f60:	60fb      	str	r3, [r7, #12]
 8002f62:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8002f64:	bf00      	nop
 8002f66:	3728      	adds	r7, #40	@ 0x28
 8002f68:	46bd      	mov	sp, r7
 8002f6a:	bd80      	pop	{r7, pc}
 8002f6c:	40005400 	.word	0x40005400
 8002f70:	40023800 	.word	0x40023800
 8002f74:	40020400 	.word	0x40020400

08002f78 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002f78:	b580      	push	{r7, lr}
 8002f7a:	b08c      	sub	sp, #48	@ 0x30
 8002f7c:	af00      	add	r7, sp, #0
 8002f7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f80:	f107 031c 	add.w	r3, r7, #28
 8002f84:	2200      	movs	r2, #0
 8002f86:	601a      	str	r2, [r3, #0]
 8002f88:	605a      	str	r2, [r3, #4]
 8002f8a:	609a      	str	r2, [r3, #8]
 8002f8c:	60da      	str	r2, [r3, #12]
 8002f8e:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	4a2d      	ldr	r2, [pc, #180]	@ (800304c <HAL_TIM_Base_MspInit+0xd4>)
 8002f96:	4293      	cmp	r3, r2
 8002f98:	d10e      	bne.n	8002fb8 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002f9a:	2300      	movs	r3, #0
 8002f9c:	61bb      	str	r3, [r7, #24]
 8002f9e:	4b2c      	ldr	r3, [pc, #176]	@ (8003050 <HAL_TIM_Base_MspInit+0xd8>)
 8002fa0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fa2:	4a2b      	ldr	r2, [pc, #172]	@ (8003050 <HAL_TIM_Base_MspInit+0xd8>)
 8002fa4:	f043 0301 	orr.w	r3, r3, #1
 8002fa8:	6453      	str	r3, [r2, #68]	@ 0x44
 8002faa:	4b29      	ldr	r3, [pc, #164]	@ (8003050 <HAL_TIM_Base_MspInit+0xd8>)
 8002fac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fae:	f003 0301 	and.w	r3, r3, #1
 8002fb2:	61bb      	str	r3, [r7, #24]
 8002fb4:	69bb      	ldr	r3, [r7, #24]
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8002fb6:	e044      	b.n	8003042 <HAL_TIM_Base_MspInit+0xca>
  else if(htim_base->Instance==TIM6)
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	4a25      	ldr	r2, [pc, #148]	@ (8003054 <HAL_TIM_Base_MspInit+0xdc>)
 8002fbe:	4293      	cmp	r3, r2
 8002fc0:	d10e      	bne.n	8002fe0 <HAL_TIM_Base_MspInit+0x68>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002fc2:	2300      	movs	r3, #0
 8002fc4:	617b      	str	r3, [r7, #20]
 8002fc6:	4b22      	ldr	r3, [pc, #136]	@ (8003050 <HAL_TIM_Base_MspInit+0xd8>)
 8002fc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fca:	4a21      	ldr	r2, [pc, #132]	@ (8003050 <HAL_TIM_Base_MspInit+0xd8>)
 8002fcc:	f043 0310 	orr.w	r3, r3, #16
 8002fd0:	6413      	str	r3, [r2, #64]	@ 0x40
 8002fd2:	4b1f      	ldr	r3, [pc, #124]	@ (8003050 <HAL_TIM_Base_MspInit+0xd8>)
 8002fd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fd6:	f003 0310 	and.w	r3, r3, #16
 8002fda:	617b      	str	r3, [r7, #20]
 8002fdc:	697b      	ldr	r3, [r7, #20]
}
 8002fde:	e030      	b.n	8003042 <HAL_TIM_Base_MspInit+0xca>
  else if(htim_base->Instance==TIM8)
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	4a1c      	ldr	r2, [pc, #112]	@ (8003058 <HAL_TIM_Base_MspInit+0xe0>)
 8002fe6:	4293      	cmp	r3, r2
 8002fe8:	d12b      	bne.n	8003042 <HAL_TIM_Base_MspInit+0xca>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8002fea:	2300      	movs	r3, #0
 8002fec:	613b      	str	r3, [r7, #16]
 8002fee:	4b18      	ldr	r3, [pc, #96]	@ (8003050 <HAL_TIM_Base_MspInit+0xd8>)
 8002ff0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ff2:	4a17      	ldr	r2, [pc, #92]	@ (8003050 <HAL_TIM_Base_MspInit+0xd8>)
 8002ff4:	f043 0302 	orr.w	r3, r3, #2
 8002ff8:	6453      	str	r3, [r2, #68]	@ 0x44
 8002ffa:	4b15      	ldr	r3, [pc, #84]	@ (8003050 <HAL_TIM_Base_MspInit+0xd8>)
 8002ffc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ffe:	f003 0302 	and.w	r3, r3, #2
 8003002:	613b      	str	r3, [r7, #16]
 8003004:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003006:	2300      	movs	r3, #0
 8003008:	60fb      	str	r3, [r7, #12]
 800300a:	4b11      	ldr	r3, [pc, #68]	@ (8003050 <HAL_TIM_Base_MspInit+0xd8>)
 800300c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800300e:	4a10      	ldr	r2, [pc, #64]	@ (8003050 <HAL_TIM_Base_MspInit+0xd8>)
 8003010:	f043 0304 	orr.w	r3, r3, #4
 8003014:	6313      	str	r3, [r2, #48]	@ 0x30
 8003016:	4b0e      	ldr	r3, [pc, #56]	@ (8003050 <HAL_TIM_Base_MspInit+0xd8>)
 8003018:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800301a:	f003 0304 	and.w	r3, r3, #4
 800301e:	60fb      	str	r3, [r7, #12]
 8003020:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003022:	23c0      	movs	r3, #192	@ 0xc0
 8003024:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003026:	2302      	movs	r3, #2
 8003028:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800302a:	2300      	movs	r3, #0
 800302c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800302e:	2300      	movs	r3, #0
 8003030:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8003032:	2303      	movs	r3, #3
 8003034:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003036:	f107 031c 	add.w	r3, r7, #28
 800303a:	4619      	mov	r1, r3
 800303c:	4807      	ldr	r0, [pc, #28]	@ (800305c <HAL_TIM_Base_MspInit+0xe4>)
 800303e:	f000 ff5d 	bl	8003efc <HAL_GPIO_Init>
}
 8003042:	bf00      	nop
 8003044:	3730      	adds	r7, #48	@ 0x30
 8003046:	46bd      	mov	sp, r7
 8003048:	bd80      	pop	{r7, pc}
 800304a:	bf00      	nop
 800304c:	40010000 	.word	0x40010000
 8003050:	40023800 	.word	0x40023800
 8003054:	40001000 	.word	0x40001000
 8003058:	40010400 	.word	0x40010400
 800305c:	40020800 	.word	0x40020800

08003060 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8003060:	b580      	push	{r7, lr}
 8003062:	b08c      	sub	sp, #48	@ 0x30
 8003064:	af00      	add	r7, sp, #0
 8003066:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003068:	f107 031c 	add.w	r3, r7, #28
 800306c:	2200      	movs	r2, #0
 800306e:	601a      	str	r2, [r3, #0]
 8003070:	605a      	str	r2, [r3, #4]
 8003072:	609a      	str	r2, [r3, #8]
 8003074:	60da      	str	r2, [r3, #12]
 8003076:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003080:	d14b      	bne.n	800311a <HAL_TIM_Encoder_MspInit+0xba>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003082:	2300      	movs	r3, #0
 8003084:	61bb      	str	r3, [r7, #24]
 8003086:	4b3f      	ldr	r3, [pc, #252]	@ (8003184 <HAL_TIM_Encoder_MspInit+0x124>)
 8003088:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800308a:	4a3e      	ldr	r2, [pc, #248]	@ (8003184 <HAL_TIM_Encoder_MspInit+0x124>)
 800308c:	f043 0301 	orr.w	r3, r3, #1
 8003090:	6413      	str	r3, [r2, #64]	@ 0x40
 8003092:	4b3c      	ldr	r3, [pc, #240]	@ (8003184 <HAL_TIM_Encoder_MspInit+0x124>)
 8003094:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003096:	f003 0301 	and.w	r3, r3, #1
 800309a:	61bb      	str	r3, [r7, #24]
 800309c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800309e:	2300      	movs	r3, #0
 80030a0:	617b      	str	r3, [r7, #20]
 80030a2:	4b38      	ldr	r3, [pc, #224]	@ (8003184 <HAL_TIM_Encoder_MspInit+0x124>)
 80030a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030a6:	4a37      	ldr	r2, [pc, #220]	@ (8003184 <HAL_TIM_Encoder_MspInit+0x124>)
 80030a8:	f043 0301 	orr.w	r3, r3, #1
 80030ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80030ae:	4b35      	ldr	r3, [pc, #212]	@ (8003184 <HAL_TIM_Encoder_MspInit+0x124>)
 80030b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030b2:	f003 0301 	and.w	r3, r3, #1
 80030b6:	617b      	str	r3, [r7, #20]
 80030b8:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80030ba:	2300      	movs	r3, #0
 80030bc:	613b      	str	r3, [r7, #16]
 80030be:	4b31      	ldr	r3, [pc, #196]	@ (8003184 <HAL_TIM_Encoder_MspInit+0x124>)
 80030c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030c2:	4a30      	ldr	r2, [pc, #192]	@ (8003184 <HAL_TIM_Encoder_MspInit+0x124>)
 80030c4:	f043 0302 	orr.w	r3, r3, #2
 80030c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80030ca:	4b2e      	ldr	r3, [pc, #184]	@ (8003184 <HAL_TIM_Encoder_MspInit+0x124>)
 80030cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030ce:	f003 0302 	and.w	r3, r3, #2
 80030d2:	613b      	str	r3, [r7, #16]
 80030d4:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80030d6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80030da:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030dc:	2302      	movs	r3, #2
 80030de:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030e0:	2300      	movs	r3, #0
 80030e2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030e4:	2300      	movs	r3, #0
 80030e6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80030e8:	2301      	movs	r3, #1
 80030ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80030ec:	f107 031c 	add.w	r3, r7, #28
 80030f0:	4619      	mov	r1, r3
 80030f2:	4825      	ldr	r0, [pc, #148]	@ (8003188 <HAL_TIM_Encoder_MspInit+0x128>)
 80030f4:	f000 ff02 	bl	8003efc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80030f8:	2308      	movs	r3, #8
 80030fa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030fc:	2302      	movs	r3, #2
 80030fe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003100:	2300      	movs	r3, #0
 8003102:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003104:	2300      	movs	r3, #0
 8003106:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003108:	2301      	movs	r3, #1
 800310a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800310c:	f107 031c 	add.w	r3, r7, #28
 8003110:	4619      	mov	r1, r3
 8003112:	481e      	ldr	r0, [pc, #120]	@ (800318c <HAL_TIM_Encoder_MspInit+0x12c>)
 8003114:	f000 fef2 	bl	8003efc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8003118:	e030      	b.n	800317c <HAL_TIM_Encoder_MspInit+0x11c>
  else if(htim_encoder->Instance==TIM3)
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	4a1c      	ldr	r2, [pc, #112]	@ (8003190 <HAL_TIM_Encoder_MspInit+0x130>)
 8003120:	4293      	cmp	r3, r2
 8003122:	d12b      	bne.n	800317c <HAL_TIM_Encoder_MspInit+0x11c>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003124:	2300      	movs	r3, #0
 8003126:	60fb      	str	r3, [r7, #12]
 8003128:	4b16      	ldr	r3, [pc, #88]	@ (8003184 <HAL_TIM_Encoder_MspInit+0x124>)
 800312a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800312c:	4a15      	ldr	r2, [pc, #84]	@ (8003184 <HAL_TIM_Encoder_MspInit+0x124>)
 800312e:	f043 0302 	orr.w	r3, r3, #2
 8003132:	6413      	str	r3, [r2, #64]	@ 0x40
 8003134:	4b13      	ldr	r3, [pc, #76]	@ (8003184 <HAL_TIM_Encoder_MspInit+0x124>)
 8003136:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003138:	f003 0302 	and.w	r3, r3, #2
 800313c:	60fb      	str	r3, [r7, #12]
 800313e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003140:	2300      	movs	r3, #0
 8003142:	60bb      	str	r3, [r7, #8]
 8003144:	4b0f      	ldr	r3, [pc, #60]	@ (8003184 <HAL_TIM_Encoder_MspInit+0x124>)
 8003146:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003148:	4a0e      	ldr	r2, [pc, #56]	@ (8003184 <HAL_TIM_Encoder_MspInit+0x124>)
 800314a:	f043 0301 	orr.w	r3, r3, #1
 800314e:	6313      	str	r3, [r2, #48]	@ 0x30
 8003150:	4b0c      	ldr	r3, [pc, #48]	@ (8003184 <HAL_TIM_Encoder_MspInit+0x124>)
 8003152:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003154:	f003 0301 	and.w	r3, r3, #1
 8003158:	60bb      	str	r3, [r7, #8]
 800315a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800315c:	23c0      	movs	r3, #192	@ 0xc0
 800315e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003160:	2302      	movs	r3, #2
 8003162:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003164:	2300      	movs	r3, #0
 8003166:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003168:	2300      	movs	r3, #0
 800316a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800316c:	2302      	movs	r3, #2
 800316e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003170:	f107 031c 	add.w	r3, r7, #28
 8003174:	4619      	mov	r1, r3
 8003176:	4804      	ldr	r0, [pc, #16]	@ (8003188 <HAL_TIM_Encoder_MspInit+0x128>)
 8003178:	f000 fec0 	bl	8003efc <HAL_GPIO_Init>
}
 800317c:	bf00      	nop
 800317e:	3730      	adds	r7, #48	@ 0x30
 8003180:	46bd      	mov	sp, r7
 8003182:	bd80      	pop	{r7, pc}
 8003184:	40023800 	.word	0x40023800
 8003188:	40020000 	.word	0x40020000
 800318c:	40020400 	.word	0x40020400
 8003190:	40000400 	.word	0x40000400

08003194 <HAL_TIM_IC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_ic: TIM_IC handle pointer
* @retval None
*/
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 8003194:	b580      	push	{r7, lr}
 8003196:	b08a      	sub	sp, #40	@ 0x28
 8003198:	af00      	add	r7, sp, #0
 800319a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800319c:	f107 0314 	add.w	r3, r7, #20
 80031a0:	2200      	movs	r2, #0
 80031a2:	601a      	str	r2, [r3, #0]
 80031a4:	605a      	str	r2, [r3, #4]
 80031a6:	609a      	str	r2, [r3, #8]
 80031a8:	60da      	str	r2, [r3, #12]
 80031aa:	611a      	str	r2, [r3, #16]
  if(htim_ic->Instance==TIM4)
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	4a1d      	ldr	r2, [pc, #116]	@ (8003228 <HAL_TIM_IC_MspInit+0x94>)
 80031b2:	4293      	cmp	r3, r2
 80031b4:	d134      	bne.n	8003220 <HAL_TIM_IC_MspInit+0x8c>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 80031b6:	2300      	movs	r3, #0
 80031b8:	613b      	str	r3, [r7, #16]
 80031ba:	4b1c      	ldr	r3, [pc, #112]	@ (800322c <HAL_TIM_IC_MspInit+0x98>)
 80031bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031be:	4a1b      	ldr	r2, [pc, #108]	@ (800322c <HAL_TIM_IC_MspInit+0x98>)
 80031c0:	f043 0304 	orr.w	r3, r3, #4
 80031c4:	6413      	str	r3, [r2, #64]	@ 0x40
 80031c6:	4b19      	ldr	r3, [pc, #100]	@ (800322c <HAL_TIM_IC_MspInit+0x98>)
 80031c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031ca:	f003 0304 	and.w	r3, r3, #4
 80031ce:	613b      	str	r3, [r7, #16]
 80031d0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80031d2:	2300      	movs	r3, #0
 80031d4:	60fb      	str	r3, [r7, #12]
 80031d6:	4b15      	ldr	r3, [pc, #84]	@ (800322c <HAL_TIM_IC_MspInit+0x98>)
 80031d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031da:	4a14      	ldr	r2, [pc, #80]	@ (800322c <HAL_TIM_IC_MspInit+0x98>)
 80031dc:	f043 0308 	orr.w	r3, r3, #8
 80031e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80031e2:	4b12      	ldr	r3, [pc, #72]	@ (800322c <HAL_TIM_IC_MspInit+0x98>)
 80031e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031e6:	f003 0308 	and.w	r3, r3, #8
 80031ea:	60fb      	str	r3, [r7, #12]
 80031ec:	68fb      	ldr	r3, [r7, #12]
    /**TIM4 GPIO Configuration
    PD12     ------> TIM4_CH1
    */
    GPIO_InitStruct.Pin = ECHO_Pin;
 80031ee:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80031f2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80031f4:	2302      	movs	r3, #2
 80031f6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031f8:	2300      	movs	r3, #0
 80031fa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80031fc:	2300      	movs	r3, #0
 80031fe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8003200:	2302      	movs	r3, #2
 8003202:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(ECHO_GPIO_Port, &GPIO_InitStruct);
 8003204:	f107 0314 	add.w	r3, r7, #20
 8003208:	4619      	mov	r1, r3
 800320a:	4809      	ldr	r0, [pc, #36]	@ (8003230 <HAL_TIM_IC_MspInit+0x9c>)
 800320c:	f000 fe76 	bl	8003efc <HAL_GPIO_Init>

    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 5, 0);
 8003210:	2200      	movs	r2, #0
 8003212:	2105      	movs	r1, #5
 8003214:	201e      	movs	r0, #30
 8003216:	f000 fda8 	bl	8003d6a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800321a:	201e      	movs	r0, #30
 800321c:	f000 fdc1 	bl	8003da2 <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM4_MspInit 1 */

  }

}
 8003220:	bf00      	nop
 8003222:	3728      	adds	r7, #40	@ 0x28
 8003224:	46bd      	mov	sp, r7
 8003226:	bd80      	pop	{r7, pc}
 8003228:	40000800 	.word	0x40000800
 800322c:	40023800 	.word	0x40023800
 8003230:	40020c00 	.word	0x40020c00

08003234 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003234:	b580      	push	{r7, lr}
 8003236:	b088      	sub	sp, #32
 8003238:	af00      	add	r7, sp, #0
 800323a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800323c:	f107 030c 	add.w	r3, r7, #12
 8003240:	2200      	movs	r2, #0
 8003242:	601a      	str	r2, [r3, #0]
 8003244:	605a      	str	r2, [r3, #4]
 8003246:	609a      	str	r2, [r3, #8]
 8003248:	60da      	str	r2, [r3, #12]
 800324a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	4a12      	ldr	r2, [pc, #72]	@ (800329c <HAL_TIM_MspPostInit+0x68>)
 8003252:	4293      	cmp	r3, r2
 8003254:	d11e      	bne.n	8003294 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003256:	2300      	movs	r3, #0
 8003258:	60bb      	str	r3, [r7, #8]
 800325a:	4b11      	ldr	r3, [pc, #68]	@ (80032a0 <HAL_TIM_MspPostInit+0x6c>)
 800325c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800325e:	4a10      	ldr	r2, [pc, #64]	@ (80032a0 <HAL_TIM_MspPostInit+0x6c>)
 8003260:	f043 0310 	orr.w	r3, r3, #16
 8003264:	6313      	str	r3, [r2, #48]	@ 0x30
 8003266:	4b0e      	ldr	r3, [pc, #56]	@ (80032a0 <HAL_TIM_MspPostInit+0x6c>)
 8003268:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800326a:	f003 0310 	and.w	r3, r3, #16
 800326e:	60bb      	str	r3, [r7, #8]
 8003270:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PE14     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8003272:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8003276:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003278:	2302      	movs	r3, #2
 800327a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800327c:	2300      	movs	r3, #0
 800327e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003280:	2300      	movs	r3, #0
 8003282:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003284:	2301      	movs	r3, #1
 8003286:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003288:	f107 030c 	add.w	r3, r7, #12
 800328c:	4619      	mov	r1, r3
 800328e:	4805      	ldr	r0, [pc, #20]	@ (80032a4 <HAL_TIM_MspPostInit+0x70>)
 8003290:	f000 fe34 	bl	8003efc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8003294:	bf00      	nop
 8003296:	3720      	adds	r7, #32
 8003298:	46bd      	mov	sp, r7
 800329a:	bd80      	pop	{r7, pc}
 800329c:	40010000 	.word	0x40010000
 80032a0:	40023800 	.word	0x40023800
 80032a4:	40021000 	.word	0x40021000

080032a8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80032a8:	b580      	push	{r7, lr}
 80032aa:	b08a      	sub	sp, #40	@ 0x28
 80032ac:	af00      	add	r7, sp, #0
 80032ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80032b0:	f107 0314 	add.w	r3, r7, #20
 80032b4:	2200      	movs	r2, #0
 80032b6:	601a      	str	r2, [r3, #0]
 80032b8:	605a      	str	r2, [r3, #4]
 80032ba:	609a      	str	r2, [r3, #8]
 80032bc:	60da      	str	r2, [r3, #12]
 80032be:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	4a1d      	ldr	r2, [pc, #116]	@ (800333c <HAL_UART_MspInit+0x94>)
 80032c6:	4293      	cmp	r3, r2
 80032c8:	d134      	bne.n	8003334 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80032ca:	2300      	movs	r3, #0
 80032cc:	613b      	str	r3, [r7, #16]
 80032ce:	4b1c      	ldr	r3, [pc, #112]	@ (8003340 <HAL_UART_MspInit+0x98>)
 80032d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032d2:	4a1b      	ldr	r2, [pc, #108]	@ (8003340 <HAL_UART_MspInit+0x98>)
 80032d4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80032d8:	6413      	str	r3, [r2, #64]	@ 0x40
 80032da:	4b19      	ldr	r3, [pc, #100]	@ (8003340 <HAL_UART_MspInit+0x98>)
 80032dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032de:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80032e2:	613b      	str	r3, [r7, #16]
 80032e4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80032e6:	2300      	movs	r3, #0
 80032e8:	60fb      	str	r3, [r7, #12]
 80032ea:	4b15      	ldr	r3, [pc, #84]	@ (8003340 <HAL_UART_MspInit+0x98>)
 80032ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032ee:	4a14      	ldr	r2, [pc, #80]	@ (8003340 <HAL_UART_MspInit+0x98>)
 80032f0:	f043 0304 	orr.w	r3, r3, #4
 80032f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80032f6:	4b12      	ldr	r3, [pc, #72]	@ (8003340 <HAL_UART_MspInit+0x98>)
 80032f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032fa:	f003 0304 	and.w	r3, r3, #4
 80032fe:	60fb      	str	r3, [r7, #12]
 8003300:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PC10     ------> USART3_TX
    PC11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8003302:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8003306:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003308:	2302      	movs	r3, #2
 800330a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800330c:	2300      	movs	r3, #0
 800330e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003310:	2303      	movs	r3, #3
 8003312:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003314:	2307      	movs	r3, #7
 8003316:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003318:	f107 0314 	add.w	r3, r7, #20
 800331c:	4619      	mov	r1, r3
 800331e:	4809      	ldr	r0, [pc, #36]	@ (8003344 <HAL_UART_MspInit+0x9c>)
 8003320:	f000 fdec 	bl	8003efc <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8003324:	2200      	movs	r2, #0
 8003326:	2105      	movs	r1, #5
 8003328:	2027      	movs	r0, #39	@ 0x27
 800332a:	f000 fd1e 	bl	8003d6a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800332e:	2027      	movs	r0, #39	@ 0x27
 8003330:	f000 fd37 	bl	8003da2 <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART3_MspInit 1 */

  }

}
 8003334:	bf00      	nop
 8003336:	3728      	adds	r7, #40	@ 0x28
 8003338:	46bd      	mov	sp, r7
 800333a:	bd80      	pop	{r7, pc}
 800333c:	40004800 	.word	0x40004800
 8003340:	40023800 	.word	0x40023800
 8003344:	40020800 	.word	0x40020800

08003348 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003348:	b480      	push	{r7}
 800334a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800334c:	bf00      	nop
 800334e:	e7fd      	b.n	800334c <NMI_Handler+0x4>

08003350 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003350:	b480      	push	{r7}
 8003352:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003354:	bf00      	nop
 8003356:	e7fd      	b.n	8003354 <HardFault_Handler+0x4>

08003358 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003358:	b480      	push	{r7}
 800335a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800335c:	bf00      	nop
 800335e:	e7fd      	b.n	800335c <MemManage_Handler+0x4>

08003360 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003360:	b480      	push	{r7}
 8003362:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003364:	bf00      	nop
 8003366:	e7fd      	b.n	8003364 <BusFault_Handler+0x4>

08003368 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003368:	b480      	push	{r7}
 800336a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800336c:	bf00      	nop
 800336e:	e7fd      	b.n	800336c <UsageFault_Handler+0x4>

08003370 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003370:	b480      	push	{r7}
 8003372:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003374:	bf00      	nop
 8003376:	46bd      	mov	sp, r7
 8003378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800337c:	4770      	bx	lr

0800337e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800337e:	b580      	push	{r7, lr}
 8003380:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003382:	f000 f971 	bl	8003668 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8003386:	f006 fe5d 	bl	800a044 <xTaskGetSchedulerState>
 800338a:	4603      	mov	r3, r0
 800338c:	2b01      	cmp	r3, #1
 800338e:	d001      	beq.n	8003394 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8003390:	f007 fc52 	bl	800ac38 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003394:	bf00      	nop
 8003396:	bd80      	pop	{r7, pc}

08003398 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8003398:	b580      	push	{r7, lr}
 800339a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 800339c:	4802      	ldr	r0, [pc, #8]	@ (80033a8 <TIM4_IRQHandler+0x10>)
 800339e:	f003 f819 	bl	80063d4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80033a2:	bf00      	nop
 80033a4:	bd80      	pop	{r7, pc}
 80033a6:	bf00      	nop
 80033a8:	200003b8 	.word	0x200003b8

080033ac <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80033ac:	b580      	push	{r7, lr}
 80033ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80033b0:	4802      	ldr	r0, [pc, #8]	@ (80033bc <USART3_IRQHandler+0x10>)
 80033b2:	f004 f9b9 	bl	8007728 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80033b6:	bf00      	nop
 80033b8:	bd80      	pop	{r7, pc}
 80033ba:	bf00      	nop
 80033bc:	20000490 	.word	0x20000490

080033c0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80033c0:	b480      	push	{r7}
 80033c2:	af00      	add	r7, sp, #0
  return 1;
 80033c4:	2301      	movs	r3, #1
}
 80033c6:	4618      	mov	r0, r3
 80033c8:	46bd      	mov	sp, r7
 80033ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ce:	4770      	bx	lr

080033d0 <_kill>:

int _kill(int pid, int sig)
{
 80033d0:	b580      	push	{r7, lr}
 80033d2:	b082      	sub	sp, #8
 80033d4:	af00      	add	r7, sp, #0
 80033d6:	6078      	str	r0, [r7, #4]
 80033d8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80033da:	f009 fa25 	bl	800c828 <__errno>
 80033de:	4603      	mov	r3, r0
 80033e0:	2216      	movs	r2, #22
 80033e2:	601a      	str	r2, [r3, #0]
  return -1;
 80033e4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80033e8:	4618      	mov	r0, r3
 80033ea:	3708      	adds	r7, #8
 80033ec:	46bd      	mov	sp, r7
 80033ee:	bd80      	pop	{r7, pc}

080033f0 <_exit>:

void _exit (int status)
{
 80033f0:	b580      	push	{r7, lr}
 80033f2:	b082      	sub	sp, #8
 80033f4:	af00      	add	r7, sp, #0
 80033f6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80033f8:	f04f 31ff 	mov.w	r1, #4294967295
 80033fc:	6878      	ldr	r0, [r7, #4]
 80033fe:	f7ff ffe7 	bl	80033d0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003402:	bf00      	nop
 8003404:	e7fd      	b.n	8003402 <_exit+0x12>

08003406 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003406:	b580      	push	{r7, lr}
 8003408:	b086      	sub	sp, #24
 800340a:	af00      	add	r7, sp, #0
 800340c:	60f8      	str	r0, [r7, #12]
 800340e:	60b9      	str	r1, [r7, #8]
 8003410:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003412:	2300      	movs	r3, #0
 8003414:	617b      	str	r3, [r7, #20]
 8003416:	e00a      	b.n	800342e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003418:	f3af 8000 	nop.w
 800341c:	4601      	mov	r1, r0
 800341e:	68bb      	ldr	r3, [r7, #8]
 8003420:	1c5a      	adds	r2, r3, #1
 8003422:	60ba      	str	r2, [r7, #8]
 8003424:	b2ca      	uxtb	r2, r1
 8003426:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003428:	697b      	ldr	r3, [r7, #20]
 800342a:	3301      	adds	r3, #1
 800342c:	617b      	str	r3, [r7, #20]
 800342e:	697a      	ldr	r2, [r7, #20]
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	429a      	cmp	r2, r3
 8003434:	dbf0      	blt.n	8003418 <_read+0x12>
  }

  return len;
 8003436:	687b      	ldr	r3, [r7, #4]
}
 8003438:	4618      	mov	r0, r3
 800343a:	3718      	adds	r7, #24
 800343c:	46bd      	mov	sp, r7
 800343e:	bd80      	pop	{r7, pc}

08003440 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003440:	b580      	push	{r7, lr}
 8003442:	b086      	sub	sp, #24
 8003444:	af00      	add	r7, sp, #0
 8003446:	60f8      	str	r0, [r7, #12]
 8003448:	60b9      	str	r1, [r7, #8]
 800344a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800344c:	2300      	movs	r3, #0
 800344e:	617b      	str	r3, [r7, #20]
 8003450:	e009      	b.n	8003466 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003452:	68bb      	ldr	r3, [r7, #8]
 8003454:	1c5a      	adds	r2, r3, #1
 8003456:	60ba      	str	r2, [r7, #8]
 8003458:	781b      	ldrb	r3, [r3, #0]
 800345a:	4618      	mov	r0, r3
 800345c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003460:	697b      	ldr	r3, [r7, #20]
 8003462:	3301      	adds	r3, #1
 8003464:	617b      	str	r3, [r7, #20]
 8003466:	697a      	ldr	r2, [r7, #20]
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	429a      	cmp	r2, r3
 800346c:	dbf1      	blt.n	8003452 <_write+0x12>
  }
  return len;
 800346e:	687b      	ldr	r3, [r7, #4]
}
 8003470:	4618      	mov	r0, r3
 8003472:	3718      	adds	r7, #24
 8003474:	46bd      	mov	sp, r7
 8003476:	bd80      	pop	{r7, pc}

08003478 <_close>:

int _close(int file)
{
 8003478:	b480      	push	{r7}
 800347a:	b083      	sub	sp, #12
 800347c:	af00      	add	r7, sp, #0
 800347e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003480:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003484:	4618      	mov	r0, r3
 8003486:	370c      	adds	r7, #12
 8003488:	46bd      	mov	sp, r7
 800348a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800348e:	4770      	bx	lr

08003490 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003490:	b480      	push	{r7}
 8003492:	b083      	sub	sp, #12
 8003494:	af00      	add	r7, sp, #0
 8003496:	6078      	str	r0, [r7, #4]
 8003498:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800349a:	683b      	ldr	r3, [r7, #0]
 800349c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80034a0:	605a      	str	r2, [r3, #4]
  return 0;
 80034a2:	2300      	movs	r3, #0
}
 80034a4:	4618      	mov	r0, r3
 80034a6:	370c      	adds	r7, #12
 80034a8:	46bd      	mov	sp, r7
 80034aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ae:	4770      	bx	lr

080034b0 <_isatty>:

int _isatty(int file)
{
 80034b0:	b480      	push	{r7}
 80034b2:	b083      	sub	sp, #12
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80034b8:	2301      	movs	r3, #1
}
 80034ba:	4618      	mov	r0, r3
 80034bc:	370c      	adds	r7, #12
 80034be:	46bd      	mov	sp, r7
 80034c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c4:	4770      	bx	lr

080034c6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80034c6:	b480      	push	{r7}
 80034c8:	b085      	sub	sp, #20
 80034ca:	af00      	add	r7, sp, #0
 80034cc:	60f8      	str	r0, [r7, #12]
 80034ce:	60b9      	str	r1, [r7, #8]
 80034d0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80034d2:	2300      	movs	r3, #0
}
 80034d4:	4618      	mov	r0, r3
 80034d6:	3714      	adds	r7, #20
 80034d8:	46bd      	mov	sp, r7
 80034da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034de:	4770      	bx	lr

080034e0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80034e0:	b580      	push	{r7, lr}
 80034e2:	b086      	sub	sp, #24
 80034e4:	af00      	add	r7, sp, #0
 80034e6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80034e8:	4a14      	ldr	r2, [pc, #80]	@ (800353c <_sbrk+0x5c>)
 80034ea:	4b15      	ldr	r3, [pc, #84]	@ (8003540 <_sbrk+0x60>)
 80034ec:	1ad3      	subs	r3, r2, r3
 80034ee:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80034f0:	697b      	ldr	r3, [r7, #20]
 80034f2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80034f4:	4b13      	ldr	r3, [pc, #76]	@ (8003544 <_sbrk+0x64>)
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d102      	bne.n	8003502 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80034fc:	4b11      	ldr	r3, [pc, #68]	@ (8003544 <_sbrk+0x64>)
 80034fe:	4a12      	ldr	r2, [pc, #72]	@ (8003548 <_sbrk+0x68>)
 8003500:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003502:	4b10      	ldr	r3, [pc, #64]	@ (8003544 <_sbrk+0x64>)
 8003504:	681a      	ldr	r2, [r3, #0]
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	4413      	add	r3, r2
 800350a:	693a      	ldr	r2, [r7, #16]
 800350c:	429a      	cmp	r2, r3
 800350e:	d207      	bcs.n	8003520 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003510:	f009 f98a 	bl	800c828 <__errno>
 8003514:	4603      	mov	r3, r0
 8003516:	220c      	movs	r2, #12
 8003518:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800351a:	f04f 33ff 	mov.w	r3, #4294967295
 800351e:	e009      	b.n	8003534 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003520:	4b08      	ldr	r3, [pc, #32]	@ (8003544 <_sbrk+0x64>)
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003526:	4b07      	ldr	r3, [pc, #28]	@ (8003544 <_sbrk+0x64>)
 8003528:	681a      	ldr	r2, [r3, #0]
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	4413      	add	r3, r2
 800352e:	4a05      	ldr	r2, [pc, #20]	@ (8003544 <_sbrk+0x64>)
 8003530:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003532:	68fb      	ldr	r3, [r7, #12]
}
 8003534:	4618      	mov	r0, r3
 8003536:	3718      	adds	r7, #24
 8003538:	46bd      	mov	sp, r7
 800353a:	bd80      	pop	{r7, pc}
 800353c:	20020000 	.word	0x20020000
 8003540:	00000400 	.word	0x00000400
 8003544:	20000544 	.word	0x20000544
 8003548:	200053e8 	.word	0x200053e8

0800354c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800354c:	b480      	push	{r7}
 800354e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003550:	4b06      	ldr	r3, [pc, #24]	@ (800356c <SystemInit+0x20>)
 8003552:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003556:	4a05      	ldr	r2, [pc, #20]	@ (800356c <SystemInit+0x20>)
 8003558:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800355c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003560:	bf00      	nop
 8003562:	46bd      	mov	sp, r7
 8003564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003568:	4770      	bx	lr
 800356a:	bf00      	nop
 800356c:	e000ed00 	.word	0xe000ed00

08003570 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003570:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80035a8 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8003574:	f7ff ffea 	bl	800354c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003578:	480c      	ldr	r0, [pc, #48]	@ (80035ac <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800357a:	490d      	ldr	r1, [pc, #52]	@ (80035b0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800357c:	4a0d      	ldr	r2, [pc, #52]	@ (80035b4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800357e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003580:	e002      	b.n	8003588 <LoopCopyDataInit>

08003582 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003582:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003584:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003586:	3304      	adds	r3, #4

08003588 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003588:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800358a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800358c:	d3f9      	bcc.n	8003582 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800358e:	4a0a      	ldr	r2, [pc, #40]	@ (80035b8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003590:	4c0a      	ldr	r4, [pc, #40]	@ (80035bc <LoopFillZerobss+0x22>)
  movs r3, #0
 8003592:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003594:	e001      	b.n	800359a <LoopFillZerobss>

08003596 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003596:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003598:	3204      	adds	r2, #4

0800359a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800359a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800359c:	d3fb      	bcc.n	8003596 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800359e:	f009 f949 	bl	800c834 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80035a2:	f7fd fe17 	bl	80011d4 <main>
  bx  lr    
 80035a6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80035a8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80035ac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80035b0:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 80035b4:	08010ca8 	.word	0x08010ca8
  ldr r2, =_sbss
 80035b8:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 80035bc:	200053e8 	.word	0x200053e8

080035c0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80035c0:	e7fe      	b.n	80035c0 <ADC_IRQHandler>
	...

080035c4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80035c4:	b580      	push	{r7, lr}
 80035c6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80035c8:	4b0e      	ldr	r3, [pc, #56]	@ (8003604 <HAL_Init+0x40>)
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	4a0d      	ldr	r2, [pc, #52]	@ (8003604 <HAL_Init+0x40>)
 80035ce:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80035d2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80035d4:	4b0b      	ldr	r3, [pc, #44]	@ (8003604 <HAL_Init+0x40>)
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	4a0a      	ldr	r2, [pc, #40]	@ (8003604 <HAL_Init+0x40>)
 80035da:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80035de:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80035e0:	4b08      	ldr	r3, [pc, #32]	@ (8003604 <HAL_Init+0x40>)
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	4a07      	ldr	r2, [pc, #28]	@ (8003604 <HAL_Init+0x40>)
 80035e6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80035ea:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80035ec:	2003      	movs	r0, #3
 80035ee:	f000 fbb1 	bl	8003d54 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80035f2:	200f      	movs	r0, #15
 80035f4:	f000 f808 	bl	8003608 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80035f8:	f7ff fbd6 	bl	8002da8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80035fc:	2300      	movs	r3, #0
}
 80035fe:	4618      	mov	r0, r3
 8003600:	bd80      	pop	{r7, pc}
 8003602:	bf00      	nop
 8003604:	40023c00 	.word	0x40023c00

08003608 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003608:	b580      	push	{r7, lr}
 800360a:	b082      	sub	sp, #8
 800360c:	af00      	add	r7, sp, #0
 800360e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003610:	4b12      	ldr	r3, [pc, #72]	@ (800365c <HAL_InitTick+0x54>)
 8003612:	681a      	ldr	r2, [r3, #0]
 8003614:	4b12      	ldr	r3, [pc, #72]	@ (8003660 <HAL_InitTick+0x58>)
 8003616:	781b      	ldrb	r3, [r3, #0]
 8003618:	4619      	mov	r1, r3
 800361a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800361e:	fbb3 f3f1 	udiv	r3, r3, r1
 8003622:	fbb2 f3f3 	udiv	r3, r2, r3
 8003626:	4618      	mov	r0, r3
 8003628:	f000 fbc9 	bl	8003dbe <HAL_SYSTICK_Config>
 800362c:	4603      	mov	r3, r0
 800362e:	2b00      	cmp	r3, #0
 8003630:	d001      	beq.n	8003636 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003632:	2301      	movs	r3, #1
 8003634:	e00e      	b.n	8003654 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	2b0f      	cmp	r3, #15
 800363a:	d80a      	bhi.n	8003652 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800363c:	2200      	movs	r2, #0
 800363e:	6879      	ldr	r1, [r7, #4]
 8003640:	f04f 30ff 	mov.w	r0, #4294967295
 8003644:	f000 fb91 	bl	8003d6a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003648:	4a06      	ldr	r2, [pc, #24]	@ (8003664 <HAL_InitTick+0x5c>)
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800364e:	2300      	movs	r3, #0
 8003650:	e000      	b.n	8003654 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003652:	2301      	movs	r3, #1
}
 8003654:	4618      	mov	r0, r3
 8003656:	3708      	adds	r7, #8
 8003658:	46bd      	mov	sp, r7
 800365a:	bd80      	pop	{r7, pc}
 800365c:	20000004 	.word	0x20000004
 8003660:	2000000c 	.word	0x2000000c
 8003664:	20000008 	.word	0x20000008

08003668 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003668:	b480      	push	{r7}
 800366a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800366c:	4b06      	ldr	r3, [pc, #24]	@ (8003688 <HAL_IncTick+0x20>)
 800366e:	781b      	ldrb	r3, [r3, #0]
 8003670:	461a      	mov	r2, r3
 8003672:	4b06      	ldr	r3, [pc, #24]	@ (800368c <HAL_IncTick+0x24>)
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	4413      	add	r3, r2
 8003678:	4a04      	ldr	r2, [pc, #16]	@ (800368c <HAL_IncTick+0x24>)
 800367a:	6013      	str	r3, [r2, #0]
}
 800367c:	bf00      	nop
 800367e:	46bd      	mov	sp, r7
 8003680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003684:	4770      	bx	lr
 8003686:	bf00      	nop
 8003688:	2000000c 	.word	0x2000000c
 800368c:	20000548 	.word	0x20000548

08003690 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003690:	b480      	push	{r7}
 8003692:	af00      	add	r7, sp, #0
  return uwTick;
 8003694:	4b03      	ldr	r3, [pc, #12]	@ (80036a4 <HAL_GetTick+0x14>)
 8003696:	681b      	ldr	r3, [r3, #0]
}
 8003698:	4618      	mov	r0, r3
 800369a:	46bd      	mov	sp, r7
 800369c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a0:	4770      	bx	lr
 80036a2:	bf00      	nop
 80036a4:	20000548 	.word	0x20000548

080036a8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80036a8:	b580      	push	{r7, lr}
 80036aa:	b084      	sub	sp, #16
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80036b0:	f7ff ffee 	bl	8003690 <HAL_GetTick>
 80036b4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036c0:	d005      	beq.n	80036ce <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80036c2:	4b0a      	ldr	r3, [pc, #40]	@ (80036ec <HAL_Delay+0x44>)
 80036c4:	781b      	ldrb	r3, [r3, #0]
 80036c6:	461a      	mov	r2, r3
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	4413      	add	r3, r2
 80036cc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80036ce:	bf00      	nop
 80036d0:	f7ff ffde 	bl	8003690 <HAL_GetTick>
 80036d4:	4602      	mov	r2, r0
 80036d6:	68bb      	ldr	r3, [r7, #8]
 80036d8:	1ad3      	subs	r3, r2, r3
 80036da:	68fa      	ldr	r2, [r7, #12]
 80036dc:	429a      	cmp	r2, r3
 80036de:	d8f7      	bhi.n	80036d0 <HAL_Delay+0x28>
  {
  }
}
 80036e0:	bf00      	nop
 80036e2:	bf00      	nop
 80036e4:	3710      	adds	r7, #16
 80036e6:	46bd      	mov	sp, r7
 80036e8:	bd80      	pop	{r7, pc}
 80036ea:	bf00      	nop
 80036ec:	2000000c 	.word	0x2000000c

080036f0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80036f0:	b580      	push	{r7, lr}
 80036f2:	b084      	sub	sp, #16
 80036f4:	af00      	add	r7, sp, #0
 80036f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80036f8:	2300      	movs	r3, #0
 80036fa:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d101      	bne.n	8003706 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8003702:	2301      	movs	r3, #1
 8003704:	e033      	b.n	800376e <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800370a:	2b00      	cmp	r3, #0
 800370c:	d109      	bne.n	8003722 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800370e:	6878      	ldr	r0, [r7, #4]
 8003710:	f7ff fb76 	bl	8002e00 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	2200      	movs	r2, #0
 8003718:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	2200      	movs	r2, #0
 800371e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003726:	f003 0310 	and.w	r3, r3, #16
 800372a:	2b00      	cmp	r3, #0
 800372c:	d118      	bne.n	8003760 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003732:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003736:	f023 0302 	bic.w	r3, r3, #2
 800373a:	f043 0202 	orr.w	r2, r3, #2
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8003742:	6878      	ldr	r0, [r7, #4]
 8003744:	f000 f93a 	bl	80039bc <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	2200      	movs	r2, #0
 800374c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003752:	f023 0303 	bic.w	r3, r3, #3
 8003756:	f043 0201 	orr.w	r2, r3, #1
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	641a      	str	r2, [r3, #64]	@ 0x40
 800375e:	e001      	b.n	8003764 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003760:	2301      	movs	r3, #1
 8003762:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	2200      	movs	r2, #0
 8003768:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 800376c:	7bfb      	ldrb	r3, [r7, #15]
}
 800376e:	4618      	mov	r0, r3
 8003770:	3710      	adds	r7, #16
 8003772:	46bd      	mov	sp, r7
 8003774:	bd80      	pop	{r7, pc}
	...

08003778 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8003778:	b480      	push	{r7}
 800377a:	b085      	sub	sp, #20
 800377c:	af00      	add	r7, sp, #0
 800377e:	6078      	str	r0, [r7, #4]
 8003780:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8003782:	2300      	movs	r3, #0
 8003784:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800378c:	2b01      	cmp	r3, #1
 800378e:	d101      	bne.n	8003794 <HAL_ADC_ConfigChannel+0x1c>
 8003790:	2302      	movs	r3, #2
 8003792:	e105      	b.n	80039a0 <HAL_ADC_ConfigChannel+0x228>
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	2201      	movs	r2, #1
 8003798:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800379c:	683b      	ldr	r3, [r7, #0]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	2b09      	cmp	r3, #9
 80037a2:	d925      	bls.n	80037f0 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	68d9      	ldr	r1, [r3, #12]
 80037aa:	683b      	ldr	r3, [r7, #0]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	b29b      	uxth	r3, r3
 80037b0:	461a      	mov	r2, r3
 80037b2:	4613      	mov	r3, r2
 80037b4:	005b      	lsls	r3, r3, #1
 80037b6:	4413      	add	r3, r2
 80037b8:	3b1e      	subs	r3, #30
 80037ba:	2207      	movs	r2, #7
 80037bc:	fa02 f303 	lsl.w	r3, r2, r3
 80037c0:	43da      	mvns	r2, r3
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	400a      	ands	r2, r1
 80037c8:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	68d9      	ldr	r1, [r3, #12]
 80037d0:	683b      	ldr	r3, [r7, #0]
 80037d2:	689a      	ldr	r2, [r3, #8]
 80037d4:	683b      	ldr	r3, [r7, #0]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	b29b      	uxth	r3, r3
 80037da:	4618      	mov	r0, r3
 80037dc:	4603      	mov	r3, r0
 80037de:	005b      	lsls	r3, r3, #1
 80037e0:	4403      	add	r3, r0
 80037e2:	3b1e      	subs	r3, #30
 80037e4:	409a      	lsls	r2, r3
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	430a      	orrs	r2, r1
 80037ec:	60da      	str	r2, [r3, #12]
 80037ee:	e022      	b.n	8003836 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	6919      	ldr	r1, [r3, #16]
 80037f6:	683b      	ldr	r3, [r7, #0]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	b29b      	uxth	r3, r3
 80037fc:	461a      	mov	r2, r3
 80037fe:	4613      	mov	r3, r2
 8003800:	005b      	lsls	r3, r3, #1
 8003802:	4413      	add	r3, r2
 8003804:	2207      	movs	r2, #7
 8003806:	fa02 f303 	lsl.w	r3, r2, r3
 800380a:	43da      	mvns	r2, r3
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	400a      	ands	r2, r1
 8003812:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	6919      	ldr	r1, [r3, #16]
 800381a:	683b      	ldr	r3, [r7, #0]
 800381c:	689a      	ldr	r2, [r3, #8]
 800381e:	683b      	ldr	r3, [r7, #0]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	b29b      	uxth	r3, r3
 8003824:	4618      	mov	r0, r3
 8003826:	4603      	mov	r3, r0
 8003828:	005b      	lsls	r3, r3, #1
 800382a:	4403      	add	r3, r0
 800382c:	409a      	lsls	r2, r3
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	430a      	orrs	r2, r1
 8003834:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003836:	683b      	ldr	r3, [r7, #0]
 8003838:	685b      	ldr	r3, [r3, #4]
 800383a:	2b06      	cmp	r3, #6
 800383c:	d824      	bhi.n	8003888 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003844:	683b      	ldr	r3, [r7, #0]
 8003846:	685a      	ldr	r2, [r3, #4]
 8003848:	4613      	mov	r3, r2
 800384a:	009b      	lsls	r3, r3, #2
 800384c:	4413      	add	r3, r2
 800384e:	3b05      	subs	r3, #5
 8003850:	221f      	movs	r2, #31
 8003852:	fa02 f303 	lsl.w	r3, r2, r3
 8003856:	43da      	mvns	r2, r3
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	400a      	ands	r2, r1
 800385e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003866:	683b      	ldr	r3, [r7, #0]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	b29b      	uxth	r3, r3
 800386c:	4618      	mov	r0, r3
 800386e:	683b      	ldr	r3, [r7, #0]
 8003870:	685a      	ldr	r2, [r3, #4]
 8003872:	4613      	mov	r3, r2
 8003874:	009b      	lsls	r3, r3, #2
 8003876:	4413      	add	r3, r2
 8003878:	3b05      	subs	r3, #5
 800387a:	fa00 f203 	lsl.w	r2, r0, r3
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	430a      	orrs	r2, r1
 8003884:	635a      	str	r2, [r3, #52]	@ 0x34
 8003886:	e04c      	b.n	8003922 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003888:	683b      	ldr	r3, [r7, #0]
 800388a:	685b      	ldr	r3, [r3, #4]
 800388c:	2b0c      	cmp	r3, #12
 800388e:	d824      	bhi.n	80038da <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003896:	683b      	ldr	r3, [r7, #0]
 8003898:	685a      	ldr	r2, [r3, #4]
 800389a:	4613      	mov	r3, r2
 800389c:	009b      	lsls	r3, r3, #2
 800389e:	4413      	add	r3, r2
 80038a0:	3b23      	subs	r3, #35	@ 0x23
 80038a2:	221f      	movs	r2, #31
 80038a4:	fa02 f303 	lsl.w	r3, r2, r3
 80038a8:	43da      	mvns	r2, r3
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	400a      	ands	r2, r1
 80038b0:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80038b8:	683b      	ldr	r3, [r7, #0]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	b29b      	uxth	r3, r3
 80038be:	4618      	mov	r0, r3
 80038c0:	683b      	ldr	r3, [r7, #0]
 80038c2:	685a      	ldr	r2, [r3, #4]
 80038c4:	4613      	mov	r3, r2
 80038c6:	009b      	lsls	r3, r3, #2
 80038c8:	4413      	add	r3, r2
 80038ca:	3b23      	subs	r3, #35	@ 0x23
 80038cc:	fa00 f203 	lsl.w	r2, r0, r3
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	430a      	orrs	r2, r1
 80038d6:	631a      	str	r2, [r3, #48]	@ 0x30
 80038d8:	e023      	b.n	8003922 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80038e0:	683b      	ldr	r3, [r7, #0]
 80038e2:	685a      	ldr	r2, [r3, #4]
 80038e4:	4613      	mov	r3, r2
 80038e6:	009b      	lsls	r3, r3, #2
 80038e8:	4413      	add	r3, r2
 80038ea:	3b41      	subs	r3, #65	@ 0x41
 80038ec:	221f      	movs	r2, #31
 80038ee:	fa02 f303 	lsl.w	r3, r2, r3
 80038f2:	43da      	mvns	r2, r3
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	400a      	ands	r2, r1
 80038fa:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003902:	683b      	ldr	r3, [r7, #0]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	b29b      	uxth	r3, r3
 8003908:	4618      	mov	r0, r3
 800390a:	683b      	ldr	r3, [r7, #0]
 800390c:	685a      	ldr	r2, [r3, #4]
 800390e:	4613      	mov	r3, r2
 8003910:	009b      	lsls	r3, r3, #2
 8003912:	4413      	add	r3, r2
 8003914:	3b41      	subs	r3, #65	@ 0x41
 8003916:	fa00 f203 	lsl.w	r2, r0, r3
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	430a      	orrs	r2, r1
 8003920:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003922:	4b22      	ldr	r3, [pc, #136]	@ (80039ac <HAL_ADC_ConfigChannel+0x234>)
 8003924:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	4a21      	ldr	r2, [pc, #132]	@ (80039b0 <HAL_ADC_ConfigChannel+0x238>)
 800392c:	4293      	cmp	r3, r2
 800392e:	d109      	bne.n	8003944 <HAL_ADC_ConfigChannel+0x1cc>
 8003930:	683b      	ldr	r3, [r7, #0]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	2b12      	cmp	r3, #18
 8003936:	d105      	bne.n	8003944 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	685b      	ldr	r3, [r3, #4]
 800393c:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	4a19      	ldr	r2, [pc, #100]	@ (80039b0 <HAL_ADC_ConfigChannel+0x238>)
 800394a:	4293      	cmp	r3, r2
 800394c:	d123      	bne.n	8003996 <HAL_ADC_ConfigChannel+0x21e>
 800394e:	683b      	ldr	r3, [r7, #0]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	2b10      	cmp	r3, #16
 8003954:	d003      	beq.n	800395e <HAL_ADC_ConfigChannel+0x1e6>
 8003956:	683b      	ldr	r3, [r7, #0]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	2b11      	cmp	r3, #17
 800395c:	d11b      	bne.n	8003996 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	685b      	ldr	r3, [r3, #4]
 8003962:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800396a:	683b      	ldr	r3, [r7, #0]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	2b10      	cmp	r3, #16
 8003970:	d111      	bne.n	8003996 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003972:	4b10      	ldr	r3, [pc, #64]	@ (80039b4 <HAL_ADC_ConfigChannel+0x23c>)
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	4a10      	ldr	r2, [pc, #64]	@ (80039b8 <HAL_ADC_ConfigChannel+0x240>)
 8003978:	fba2 2303 	umull	r2, r3, r2, r3
 800397c:	0c9a      	lsrs	r2, r3, #18
 800397e:	4613      	mov	r3, r2
 8003980:	009b      	lsls	r3, r3, #2
 8003982:	4413      	add	r3, r2
 8003984:	005b      	lsls	r3, r3, #1
 8003986:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8003988:	e002      	b.n	8003990 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800398a:	68bb      	ldr	r3, [r7, #8]
 800398c:	3b01      	subs	r3, #1
 800398e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8003990:	68bb      	ldr	r3, [r7, #8]
 8003992:	2b00      	cmp	r3, #0
 8003994:	d1f9      	bne.n	800398a <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	2200      	movs	r2, #0
 800399a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 800399e:	2300      	movs	r3, #0
}
 80039a0:	4618      	mov	r0, r3
 80039a2:	3714      	adds	r7, #20
 80039a4:	46bd      	mov	sp, r7
 80039a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039aa:	4770      	bx	lr
 80039ac:	40012300 	.word	0x40012300
 80039b0:	40012000 	.word	0x40012000
 80039b4:	20000004 	.word	0x20000004
 80039b8:	431bde83 	.word	0x431bde83

080039bc <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 80039bc:	b480      	push	{r7}
 80039be:	b085      	sub	sp, #20
 80039c0:	af00      	add	r7, sp, #0
 80039c2:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80039c4:	4b79      	ldr	r3, [pc, #484]	@ (8003bac <ADC_Init+0x1f0>)
 80039c6:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	685b      	ldr	r3, [r3, #4]
 80039cc:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	685a      	ldr	r2, [r3, #4]
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	685b      	ldr	r3, [r3, #4]
 80039dc:	431a      	orrs	r2, r3
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	685a      	ldr	r2, [r3, #4]
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80039f0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	6859      	ldr	r1, [r3, #4]
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	691b      	ldr	r3, [r3, #16]
 80039fc:	021a      	lsls	r2, r3, #8
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	430a      	orrs	r2, r1
 8003a04:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	685a      	ldr	r2, [r3, #4]
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8003a14:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	6859      	ldr	r1, [r3, #4]
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	689a      	ldr	r2, [r3, #8]
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	430a      	orrs	r2, r1
 8003a26:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	689a      	ldr	r2, [r3, #8]
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003a36:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	6899      	ldr	r1, [r3, #8]
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	68da      	ldr	r2, [r3, #12]
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	430a      	orrs	r2, r1
 8003a48:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a4e:	4a58      	ldr	r2, [pc, #352]	@ (8003bb0 <ADC_Init+0x1f4>)
 8003a50:	4293      	cmp	r3, r2
 8003a52:	d022      	beq.n	8003a9a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	689a      	ldr	r2, [r3, #8]
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003a62:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	6899      	ldr	r1, [r3, #8]
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	430a      	orrs	r2, r1
 8003a74:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	689a      	ldr	r2, [r3, #8]
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003a84:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	6899      	ldr	r1, [r3, #8]
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	430a      	orrs	r2, r1
 8003a96:	609a      	str	r2, [r3, #8]
 8003a98:	e00f      	b.n	8003aba <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	689a      	ldr	r2, [r3, #8]
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003aa8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	689a      	ldr	r2, [r3, #8]
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003ab8:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	689a      	ldr	r2, [r3, #8]
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	f022 0202 	bic.w	r2, r2, #2
 8003ac8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	6899      	ldr	r1, [r3, #8]
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	7e1b      	ldrb	r3, [r3, #24]
 8003ad4:	005a      	lsls	r2, r3, #1
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	430a      	orrs	r2, r1
 8003adc:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d01b      	beq.n	8003b20 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	685a      	ldr	r2, [r3, #4]
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003af6:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	685a      	ldr	r2, [r3, #4]
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8003b06:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	6859      	ldr	r1, [r3, #4]
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b12:	3b01      	subs	r3, #1
 8003b14:	035a      	lsls	r2, r3, #13
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	430a      	orrs	r2, r1
 8003b1c:	605a      	str	r2, [r3, #4]
 8003b1e:	e007      	b.n	8003b30 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	685a      	ldr	r2, [r3, #4]
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003b2e:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8003b3e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	69db      	ldr	r3, [r3, #28]
 8003b4a:	3b01      	subs	r3, #1
 8003b4c:	051a      	lsls	r2, r3, #20
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	430a      	orrs	r2, r1
 8003b54:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	689a      	ldr	r2, [r3, #8]
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8003b64:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	6899      	ldr	r1, [r3, #8]
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8003b72:	025a      	lsls	r2, r3, #9
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	430a      	orrs	r2, r1
 8003b7a:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	689a      	ldr	r2, [r3, #8]
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003b8a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	6899      	ldr	r1, [r3, #8]
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	695b      	ldr	r3, [r3, #20]
 8003b96:	029a      	lsls	r2, r3, #10
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	430a      	orrs	r2, r1
 8003b9e:	609a      	str	r2, [r3, #8]
}
 8003ba0:	bf00      	nop
 8003ba2:	3714      	adds	r7, #20
 8003ba4:	46bd      	mov	sp, r7
 8003ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003baa:	4770      	bx	lr
 8003bac:	40012300 	.word	0x40012300
 8003bb0:	0f000001 	.word	0x0f000001

08003bb4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003bb4:	b480      	push	{r7}
 8003bb6:	b085      	sub	sp, #20
 8003bb8:	af00      	add	r7, sp, #0
 8003bba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	f003 0307 	and.w	r3, r3, #7
 8003bc2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003bc4:	4b0c      	ldr	r3, [pc, #48]	@ (8003bf8 <__NVIC_SetPriorityGrouping+0x44>)
 8003bc6:	68db      	ldr	r3, [r3, #12]
 8003bc8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003bca:	68ba      	ldr	r2, [r7, #8]
 8003bcc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003bd0:	4013      	ands	r3, r2
 8003bd2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003bd8:	68bb      	ldr	r3, [r7, #8]
 8003bda:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003bdc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003be0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003be4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003be6:	4a04      	ldr	r2, [pc, #16]	@ (8003bf8 <__NVIC_SetPriorityGrouping+0x44>)
 8003be8:	68bb      	ldr	r3, [r7, #8]
 8003bea:	60d3      	str	r3, [r2, #12]
}
 8003bec:	bf00      	nop
 8003bee:	3714      	adds	r7, #20
 8003bf0:	46bd      	mov	sp, r7
 8003bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf6:	4770      	bx	lr
 8003bf8:	e000ed00 	.word	0xe000ed00

08003bfc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003bfc:	b480      	push	{r7}
 8003bfe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003c00:	4b04      	ldr	r3, [pc, #16]	@ (8003c14 <__NVIC_GetPriorityGrouping+0x18>)
 8003c02:	68db      	ldr	r3, [r3, #12]
 8003c04:	0a1b      	lsrs	r3, r3, #8
 8003c06:	f003 0307 	and.w	r3, r3, #7
}
 8003c0a:	4618      	mov	r0, r3
 8003c0c:	46bd      	mov	sp, r7
 8003c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c12:	4770      	bx	lr
 8003c14:	e000ed00 	.word	0xe000ed00

08003c18 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003c18:	b480      	push	{r7}
 8003c1a:	b083      	sub	sp, #12
 8003c1c:	af00      	add	r7, sp, #0
 8003c1e:	4603      	mov	r3, r0
 8003c20:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003c22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	db0b      	blt.n	8003c42 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003c2a:	79fb      	ldrb	r3, [r7, #7]
 8003c2c:	f003 021f 	and.w	r2, r3, #31
 8003c30:	4907      	ldr	r1, [pc, #28]	@ (8003c50 <__NVIC_EnableIRQ+0x38>)
 8003c32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c36:	095b      	lsrs	r3, r3, #5
 8003c38:	2001      	movs	r0, #1
 8003c3a:	fa00 f202 	lsl.w	r2, r0, r2
 8003c3e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003c42:	bf00      	nop
 8003c44:	370c      	adds	r7, #12
 8003c46:	46bd      	mov	sp, r7
 8003c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c4c:	4770      	bx	lr
 8003c4e:	bf00      	nop
 8003c50:	e000e100 	.word	0xe000e100

08003c54 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003c54:	b480      	push	{r7}
 8003c56:	b083      	sub	sp, #12
 8003c58:	af00      	add	r7, sp, #0
 8003c5a:	4603      	mov	r3, r0
 8003c5c:	6039      	str	r1, [r7, #0]
 8003c5e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003c60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	db0a      	blt.n	8003c7e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003c68:	683b      	ldr	r3, [r7, #0]
 8003c6a:	b2da      	uxtb	r2, r3
 8003c6c:	490c      	ldr	r1, [pc, #48]	@ (8003ca0 <__NVIC_SetPriority+0x4c>)
 8003c6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c72:	0112      	lsls	r2, r2, #4
 8003c74:	b2d2      	uxtb	r2, r2
 8003c76:	440b      	add	r3, r1
 8003c78:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003c7c:	e00a      	b.n	8003c94 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003c7e:	683b      	ldr	r3, [r7, #0]
 8003c80:	b2da      	uxtb	r2, r3
 8003c82:	4908      	ldr	r1, [pc, #32]	@ (8003ca4 <__NVIC_SetPriority+0x50>)
 8003c84:	79fb      	ldrb	r3, [r7, #7]
 8003c86:	f003 030f 	and.w	r3, r3, #15
 8003c8a:	3b04      	subs	r3, #4
 8003c8c:	0112      	lsls	r2, r2, #4
 8003c8e:	b2d2      	uxtb	r2, r2
 8003c90:	440b      	add	r3, r1
 8003c92:	761a      	strb	r2, [r3, #24]
}
 8003c94:	bf00      	nop
 8003c96:	370c      	adds	r7, #12
 8003c98:	46bd      	mov	sp, r7
 8003c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c9e:	4770      	bx	lr
 8003ca0:	e000e100 	.word	0xe000e100
 8003ca4:	e000ed00 	.word	0xe000ed00

08003ca8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003ca8:	b480      	push	{r7}
 8003caa:	b089      	sub	sp, #36	@ 0x24
 8003cac:	af00      	add	r7, sp, #0
 8003cae:	60f8      	str	r0, [r7, #12]
 8003cb0:	60b9      	str	r1, [r7, #8]
 8003cb2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	f003 0307 	and.w	r3, r3, #7
 8003cba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003cbc:	69fb      	ldr	r3, [r7, #28]
 8003cbe:	f1c3 0307 	rsb	r3, r3, #7
 8003cc2:	2b04      	cmp	r3, #4
 8003cc4:	bf28      	it	cs
 8003cc6:	2304      	movcs	r3, #4
 8003cc8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003cca:	69fb      	ldr	r3, [r7, #28]
 8003ccc:	3304      	adds	r3, #4
 8003cce:	2b06      	cmp	r3, #6
 8003cd0:	d902      	bls.n	8003cd8 <NVIC_EncodePriority+0x30>
 8003cd2:	69fb      	ldr	r3, [r7, #28]
 8003cd4:	3b03      	subs	r3, #3
 8003cd6:	e000      	b.n	8003cda <NVIC_EncodePriority+0x32>
 8003cd8:	2300      	movs	r3, #0
 8003cda:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003cdc:	f04f 32ff 	mov.w	r2, #4294967295
 8003ce0:	69bb      	ldr	r3, [r7, #24]
 8003ce2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ce6:	43da      	mvns	r2, r3
 8003ce8:	68bb      	ldr	r3, [r7, #8]
 8003cea:	401a      	ands	r2, r3
 8003cec:	697b      	ldr	r3, [r7, #20]
 8003cee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003cf0:	f04f 31ff 	mov.w	r1, #4294967295
 8003cf4:	697b      	ldr	r3, [r7, #20]
 8003cf6:	fa01 f303 	lsl.w	r3, r1, r3
 8003cfa:	43d9      	mvns	r1, r3
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003d00:	4313      	orrs	r3, r2
         );
}
 8003d02:	4618      	mov	r0, r3
 8003d04:	3724      	adds	r7, #36	@ 0x24
 8003d06:	46bd      	mov	sp, r7
 8003d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d0c:	4770      	bx	lr
	...

08003d10 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003d10:	b580      	push	{r7, lr}
 8003d12:	b082      	sub	sp, #8
 8003d14:	af00      	add	r7, sp, #0
 8003d16:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	3b01      	subs	r3, #1
 8003d1c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003d20:	d301      	bcc.n	8003d26 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003d22:	2301      	movs	r3, #1
 8003d24:	e00f      	b.n	8003d46 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003d26:	4a0a      	ldr	r2, [pc, #40]	@ (8003d50 <SysTick_Config+0x40>)
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	3b01      	subs	r3, #1
 8003d2c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003d2e:	210f      	movs	r1, #15
 8003d30:	f04f 30ff 	mov.w	r0, #4294967295
 8003d34:	f7ff ff8e 	bl	8003c54 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003d38:	4b05      	ldr	r3, [pc, #20]	@ (8003d50 <SysTick_Config+0x40>)
 8003d3a:	2200      	movs	r2, #0
 8003d3c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003d3e:	4b04      	ldr	r3, [pc, #16]	@ (8003d50 <SysTick_Config+0x40>)
 8003d40:	2207      	movs	r2, #7
 8003d42:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003d44:	2300      	movs	r3, #0
}
 8003d46:	4618      	mov	r0, r3
 8003d48:	3708      	adds	r7, #8
 8003d4a:	46bd      	mov	sp, r7
 8003d4c:	bd80      	pop	{r7, pc}
 8003d4e:	bf00      	nop
 8003d50:	e000e010 	.word	0xe000e010

08003d54 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003d54:	b580      	push	{r7, lr}
 8003d56:	b082      	sub	sp, #8
 8003d58:	af00      	add	r7, sp, #0
 8003d5a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003d5c:	6878      	ldr	r0, [r7, #4]
 8003d5e:	f7ff ff29 	bl	8003bb4 <__NVIC_SetPriorityGrouping>
}
 8003d62:	bf00      	nop
 8003d64:	3708      	adds	r7, #8
 8003d66:	46bd      	mov	sp, r7
 8003d68:	bd80      	pop	{r7, pc}

08003d6a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003d6a:	b580      	push	{r7, lr}
 8003d6c:	b086      	sub	sp, #24
 8003d6e:	af00      	add	r7, sp, #0
 8003d70:	4603      	mov	r3, r0
 8003d72:	60b9      	str	r1, [r7, #8]
 8003d74:	607a      	str	r2, [r7, #4]
 8003d76:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003d78:	2300      	movs	r3, #0
 8003d7a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003d7c:	f7ff ff3e 	bl	8003bfc <__NVIC_GetPriorityGrouping>
 8003d80:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003d82:	687a      	ldr	r2, [r7, #4]
 8003d84:	68b9      	ldr	r1, [r7, #8]
 8003d86:	6978      	ldr	r0, [r7, #20]
 8003d88:	f7ff ff8e 	bl	8003ca8 <NVIC_EncodePriority>
 8003d8c:	4602      	mov	r2, r0
 8003d8e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003d92:	4611      	mov	r1, r2
 8003d94:	4618      	mov	r0, r3
 8003d96:	f7ff ff5d 	bl	8003c54 <__NVIC_SetPriority>
}
 8003d9a:	bf00      	nop
 8003d9c:	3718      	adds	r7, #24
 8003d9e:	46bd      	mov	sp, r7
 8003da0:	bd80      	pop	{r7, pc}

08003da2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003da2:	b580      	push	{r7, lr}
 8003da4:	b082      	sub	sp, #8
 8003da6:	af00      	add	r7, sp, #0
 8003da8:	4603      	mov	r3, r0
 8003daa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003dac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003db0:	4618      	mov	r0, r3
 8003db2:	f7ff ff31 	bl	8003c18 <__NVIC_EnableIRQ>
}
 8003db6:	bf00      	nop
 8003db8:	3708      	adds	r7, #8
 8003dba:	46bd      	mov	sp, r7
 8003dbc:	bd80      	pop	{r7, pc}

08003dbe <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003dbe:	b580      	push	{r7, lr}
 8003dc0:	b082      	sub	sp, #8
 8003dc2:	af00      	add	r7, sp, #0
 8003dc4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003dc6:	6878      	ldr	r0, [r7, #4]
 8003dc8:	f7ff ffa2 	bl	8003d10 <SysTick_Config>
 8003dcc:	4603      	mov	r3, r0
}
 8003dce:	4618      	mov	r0, r3
 8003dd0:	3708      	adds	r7, #8
 8003dd2:	46bd      	mov	sp, r7
 8003dd4:	bd80      	pop	{r7, pc}

08003dd6 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003dd6:	b580      	push	{r7, lr}
 8003dd8:	b084      	sub	sp, #16
 8003dda:	af00      	add	r7, sp, #0
 8003ddc:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003de2:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003de4:	f7ff fc54 	bl	8003690 <HAL_GetTick>
 8003de8:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003df0:	b2db      	uxtb	r3, r3
 8003df2:	2b02      	cmp	r3, #2
 8003df4:	d008      	beq.n	8003e08 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	2280      	movs	r2, #128	@ 0x80
 8003dfa:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	2200      	movs	r2, #0
 8003e00:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8003e04:	2301      	movs	r3, #1
 8003e06:	e052      	b.n	8003eae <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	681a      	ldr	r2, [r3, #0]
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	f022 0216 	bic.w	r2, r2, #22
 8003e16:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	695a      	ldr	r2, [r3, #20]
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003e26:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d103      	bne.n	8003e38 <HAL_DMA_Abort+0x62>
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d007      	beq.n	8003e48 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	681a      	ldr	r2, [r3, #0]
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	f022 0208 	bic.w	r2, r2, #8
 8003e46:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	681a      	ldr	r2, [r3, #0]
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	f022 0201 	bic.w	r2, r2, #1
 8003e56:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003e58:	e013      	b.n	8003e82 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003e5a:	f7ff fc19 	bl	8003690 <HAL_GetTick>
 8003e5e:	4602      	mov	r2, r0
 8003e60:	68bb      	ldr	r3, [r7, #8]
 8003e62:	1ad3      	subs	r3, r2, r3
 8003e64:	2b05      	cmp	r3, #5
 8003e66:	d90c      	bls.n	8003e82 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	2220      	movs	r2, #32
 8003e6c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	2203      	movs	r2, #3
 8003e72:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	2200      	movs	r2, #0
 8003e7a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8003e7e:	2303      	movs	r3, #3
 8003e80:	e015      	b.n	8003eae <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	f003 0301 	and.w	r3, r3, #1
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d1e4      	bne.n	8003e5a <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e94:	223f      	movs	r2, #63	@ 0x3f
 8003e96:	409a      	lsls	r2, r3
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	2201      	movs	r2, #1
 8003ea0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	2200      	movs	r2, #0
 8003ea8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8003eac:	2300      	movs	r3, #0
}
 8003eae:	4618      	mov	r0, r3
 8003eb0:	3710      	adds	r7, #16
 8003eb2:	46bd      	mov	sp, r7
 8003eb4:	bd80      	pop	{r7, pc}

08003eb6 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003eb6:	b480      	push	{r7}
 8003eb8:	b083      	sub	sp, #12
 8003eba:	af00      	add	r7, sp, #0
 8003ebc:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003ec4:	b2db      	uxtb	r3, r3
 8003ec6:	2b02      	cmp	r3, #2
 8003ec8:	d004      	beq.n	8003ed4 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	2280      	movs	r2, #128	@ 0x80
 8003ece:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8003ed0:	2301      	movs	r3, #1
 8003ed2:	e00c      	b.n	8003eee <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	2205      	movs	r2, #5
 8003ed8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	681a      	ldr	r2, [r3, #0]
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	f022 0201 	bic.w	r2, r2, #1
 8003eea:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003eec:	2300      	movs	r3, #0
}
 8003eee:	4618      	mov	r0, r3
 8003ef0:	370c      	adds	r7, #12
 8003ef2:	46bd      	mov	sp, r7
 8003ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef8:	4770      	bx	lr
	...

08003efc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003efc:	b480      	push	{r7}
 8003efe:	b089      	sub	sp, #36	@ 0x24
 8003f00:	af00      	add	r7, sp, #0
 8003f02:	6078      	str	r0, [r7, #4]
 8003f04:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003f06:	2300      	movs	r3, #0
 8003f08:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003f0a:	2300      	movs	r3, #0
 8003f0c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003f0e:	2300      	movs	r3, #0
 8003f10:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003f12:	2300      	movs	r3, #0
 8003f14:	61fb      	str	r3, [r7, #28]
 8003f16:	e16b      	b.n	80041f0 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003f18:	2201      	movs	r2, #1
 8003f1a:	69fb      	ldr	r3, [r7, #28]
 8003f1c:	fa02 f303 	lsl.w	r3, r2, r3
 8003f20:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003f22:	683b      	ldr	r3, [r7, #0]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	697a      	ldr	r2, [r7, #20]
 8003f28:	4013      	ands	r3, r2
 8003f2a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003f2c:	693a      	ldr	r2, [r7, #16]
 8003f2e:	697b      	ldr	r3, [r7, #20]
 8003f30:	429a      	cmp	r2, r3
 8003f32:	f040 815a 	bne.w	80041ea <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003f36:	683b      	ldr	r3, [r7, #0]
 8003f38:	685b      	ldr	r3, [r3, #4]
 8003f3a:	f003 0303 	and.w	r3, r3, #3
 8003f3e:	2b01      	cmp	r3, #1
 8003f40:	d005      	beq.n	8003f4e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003f42:	683b      	ldr	r3, [r7, #0]
 8003f44:	685b      	ldr	r3, [r3, #4]
 8003f46:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003f4a:	2b02      	cmp	r3, #2
 8003f4c:	d130      	bne.n	8003fb0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	689b      	ldr	r3, [r3, #8]
 8003f52:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003f54:	69fb      	ldr	r3, [r7, #28]
 8003f56:	005b      	lsls	r3, r3, #1
 8003f58:	2203      	movs	r2, #3
 8003f5a:	fa02 f303 	lsl.w	r3, r2, r3
 8003f5e:	43db      	mvns	r3, r3
 8003f60:	69ba      	ldr	r2, [r7, #24]
 8003f62:	4013      	ands	r3, r2
 8003f64:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003f66:	683b      	ldr	r3, [r7, #0]
 8003f68:	68da      	ldr	r2, [r3, #12]
 8003f6a:	69fb      	ldr	r3, [r7, #28]
 8003f6c:	005b      	lsls	r3, r3, #1
 8003f6e:	fa02 f303 	lsl.w	r3, r2, r3
 8003f72:	69ba      	ldr	r2, [r7, #24]
 8003f74:	4313      	orrs	r3, r2
 8003f76:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	69ba      	ldr	r2, [r7, #24]
 8003f7c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	685b      	ldr	r3, [r3, #4]
 8003f82:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003f84:	2201      	movs	r2, #1
 8003f86:	69fb      	ldr	r3, [r7, #28]
 8003f88:	fa02 f303 	lsl.w	r3, r2, r3
 8003f8c:	43db      	mvns	r3, r3
 8003f8e:	69ba      	ldr	r2, [r7, #24]
 8003f90:	4013      	ands	r3, r2
 8003f92:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003f94:	683b      	ldr	r3, [r7, #0]
 8003f96:	685b      	ldr	r3, [r3, #4]
 8003f98:	091b      	lsrs	r3, r3, #4
 8003f9a:	f003 0201 	and.w	r2, r3, #1
 8003f9e:	69fb      	ldr	r3, [r7, #28]
 8003fa0:	fa02 f303 	lsl.w	r3, r2, r3
 8003fa4:	69ba      	ldr	r2, [r7, #24]
 8003fa6:	4313      	orrs	r3, r2
 8003fa8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	69ba      	ldr	r2, [r7, #24]
 8003fae:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003fb0:	683b      	ldr	r3, [r7, #0]
 8003fb2:	685b      	ldr	r3, [r3, #4]
 8003fb4:	f003 0303 	and.w	r3, r3, #3
 8003fb8:	2b03      	cmp	r3, #3
 8003fba:	d017      	beq.n	8003fec <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	68db      	ldr	r3, [r3, #12]
 8003fc0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003fc2:	69fb      	ldr	r3, [r7, #28]
 8003fc4:	005b      	lsls	r3, r3, #1
 8003fc6:	2203      	movs	r2, #3
 8003fc8:	fa02 f303 	lsl.w	r3, r2, r3
 8003fcc:	43db      	mvns	r3, r3
 8003fce:	69ba      	ldr	r2, [r7, #24]
 8003fd0:	4013      	ands	r3, r2
 8003fd2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003fd4:	683b      	ldr	r3, [r7, #0]
 8003fd6:	689a      	ldr	r2, [r3, #8]
 8003fd8:	69fb      	ldr	r3, [r7, #28]
 8003fda:	005b      	lsls	r3, r3, #1
 8003fdc:	fa02 f303 	lsl.w	r3, r2, r3
 8003fe0:	69ba      	ldr	r2, [r7, #24]
 8003fe2:	4313      	orrs	r3, r2
 8003fe4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	69ba      	ldr	r2, [r7, #24]
 8003fea:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003fec:	683b      	ldr	r3, [r7, #0]
 8003fee:	685b      	ldr	r3, [r3, #4]
 8003ff0:	f003 0303 	and.w	r3, r3, #3
 8003ff4:	2b02      	cmp	r3, #2
 8003ff6:	d123      	bne.n	8004040 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003ff8:	69fb      	ldr	r3, [r7, #28]
 8003ffa:	08da      	lsrs	r2, r3, #3
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	3208      	adds	r2, #8
 8004000:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004004:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004006:	69fb      	ldr	r3, [r7, #28]
 8004008:	f003 0307 	and.w	r3, r3, #7
 800400c:	009b      	lsls	r3, r3, #2
 800400e:	220f      	movs	r2, #15
 8004010:	fa02 f303 	lsl.w	r3, r2, r3
 8004014:	43db      	mvns	r3, r3
 8004016:	69ba      	ldr	r2, [r7, #24]
 8004018:	4013      	ands	r3, r2
 800401a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800401c:	683b      	ldr	r3, [r7, #0]
 800401e:	691a      	ldr	r2, [r3, #16]
 8004020:	69fb      	ldr	r3, [r7, #28]
 8004022:	f003 0307 	and.w	r3, r3, #7
 8004026:	009b      	lsls	r3, r3, #2
 8004028:	fa02 f303 	lsl.w	r3, r2, r3
 800402c:	69ba      	ldr	r2, [r7, #24]
 800402e:	4313      	orrs	r3, r2
 8004030:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004032:	69fb      	ldr	r3, [r7, #28]
 8004034:	08da      	lsrs	r2, r3, #3
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	3208      	adds	r2, #8
 800403a:	69b9      	ldr	r1, [r7, #24]
 800403c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004046:	69fb      	ldr	r3, [r7, #28]
 8004048:	005b      	lsls	r3, r3, #1
 800404a:	2203      	movs	r2, #3
 800404c:	fa02 f303 	lsl.w	r3, r2, r3
 8004050:	43db      	mvns	r3, r3
 8004052:	69ba      	ldr	r2, [r7, #24]
 8004054:	4013      	ands	r3, r2
 8004056:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004058:	683b      	ldr	r3, [r7, #0]
 800405a:	685b      	ldr	r3, [r3, #4]
 800405c:	f003 0203 	and.w	r2, r3, #3
 8004060:	69fb      	ldr	r3, [r7, #28]
 8004062:	005b      	lsls	r3, r3, #1
 8004064:	fa02 f303 	lsl.w	r3, r2, r3
 8004068:	69ba      	ldr	r2, [r7, #24]
 800406a:	4313      	orrs	r3, r2
 800406c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	69ba      	ldr	r2, [r7, #24]
 8004072:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004074:	683b      	ldr	r3, [r7, #0]
 8004076:	685b      	ldr	r3, [r3, #4]
 8004078:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800407c:	2b00      	cmp	r3, #0
 800407e:	f000 80b4 	beq.w	80041ea <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004082:	2300      	movs	r3, #0
 8004084:	60fb      	str	r3, [r7, #12]
 8004086:	4b60      	ldr	r3, [pc, #384]	@ (8004208 <HAL_GPIO_Init+0x30c>)
 8004088:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800408a:	4a5f      	ldr	r2, [pc, #380]	@ (8004208 <HAL_GPIO_Init+0x30c>)
 800408c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004090:	6453      	str	r3, [r2, #68]	@ 0x44
 8004092:	4b5d      	ldr	r3, [pc, #372]	@ (8004208 <HAL_GPIO_Init+0x30c>)
 8004094:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004096:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800409a:	60fb      	str	r3, [r7, #12]
 800409c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800409e:	4a5b      	ldr	r2, [pc, #364]	@ (800420c <HAL_GPIO_Init+0x310>)
 80040a0:	69fb      	ldr	r3, [r7, #28]
 80040a2:	089b      	lsrs	r3, r3, #2
 80040a4:	3302      	adds	r3, #2
 80040a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80040aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80040ac:	69fb      	ldr	r3, [r7, #28]
 80040ae:	f003 0303 	and.w	r3, r3, #3
 80040b2:	009b      	lsls	r3, r3, #2
 80040b4:	220f      	movs	r2, #15
 80040b6:	fa02 f303 	lsl.w	r3, r2, r3
 80040ba:	43db      	mvns	r3, r3
 80040bc:	69ba      	ldr	r2, [r7, #24]
 80040be:	4013      	ands	r3, r2
 80040c0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	4a52      	ldr	r2, [pc, #328]	@ (8004210 <HAL_GPIO_Init+0x314>)
 80040c6:	4293      	cmp	r3, r2
 80040c8:	d02b      	beq.n	8004122 <HAL_GPIO_Init+0x226>
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	4a51      	ldr	r2, [pc, #324]	@ (8004214 <HAL_GPIO_Init+0x318>)
 80040ce:	4293      	cmp	r3, r2
 80040d0:	d025      	beq.n	800411e <HAL_GPIO_Init+0x222>
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	4a50      	ldr	r2, [pc, #320]	@ (8004218 <HAL_GPIO_Init+0x31c>)
 80040d6:	4293      	cmp	r3, r2
 80040d8:	d01f      	beq.n	800411a <HAL_GPIO_Init+0x21e>
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	4a4f      	ldr	r2, [pc, #316]	@ (800421c <HAL_GPIO_Init+0x320>)
 80040de:	4293      	cmp	r3, r2
 80040e0:	d019      	beq.n	8004116 <HAL_GPIO_Init+0x21a>
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	4a4e      	ldr	r2, [pc, #312]	@ (8004220 <HAL_GPIO_Init+0x324>)
 80040e6:	4293      	cmp	r3, r2
 80040e8:	d013      	beq.n	8004112 <HAL_GPIO_Init+0x216>
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	4a4d      	ldr	r2, [pc, #308]	@ (8004224 <HAL_GPIO_Init+0x328>)
 80040ee:	4293      	cmp	r3, r2
 80040f0:	d00d      	beq.n	800410e <HAL_GPIO_Init+0x212>
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	4a4c      	ldr	r2, [pc, #304]	@ (8004228 <HAL_GPIO_Init+0x32c>)
 80040f6:	4293      	cmp	r3, r2
 80040f8:	d007      	beq.n	800410a <HAL_GPIO_Init+0x20e>
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	4a4b      	ldr	r2, [pc, #300]	@ (800422c <HAL_GPIO_Init+0x330>)
 80040fe:	4293      	cmp	r3, r2
 8004100:	d101      	bne.n	8004106 <HAL_GPIO_Init+0x20a>
 8004102:	2307      	movs	r3, #7
 8004104:	e00e      	b.n	8004124 <HAL_GPIO_Init+0x228>
 8004106:	2308      	movs	r3, #8
 8004108:	e00c      	b.n	8004124 <HAL_GPIO_Init+0x228>
 800410a:	2306      	movs	r3, #6
 800410c:	e00a      	b.n	8004124 <HAL_GPIO_Init+0x228>
 800410e:	2305      	movs	r3, #5
 8004110:	e008      	b.n	8004124 <HAL_GPIO_Init+0x228>
 8004112:	2304      	movs	r3, #4
 8004114:	e006      	b.n	8004124 <HAL_GPIO_Init+0x228>
 8004116:	2303      	movs	r3, #3
 8004118:	e004      	b.n	8004124 <HAL_GPIO_Init+0x228>
 800411a:	2302      	movs	r3, #2
 800411c:	e002      	b.n	8004124 <HAL_GPIO_Init+0x228>
 800411e:	2301      	movs	r3, #1
 8004120:	e000      	b.n	8004124 <HAL_GPIO_Init+0x228>
 8004122:	2300      	movs	r3, #0
 8004124:	69fa      	ldr	r2, [r7, #28]
 8004126:	f002 0203 	and.w	r2, r2, #3
 800412a:	0092      	lsls	r2, r2, #2
 800412c:	4093      	lsls	r3, r2
 800412e:	69ba      	ldr	r2, [r7, #24]
 8004130:	4313      	orrs	r3, r2
 8004132:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004134:	4935      	ldr	r1, [pc, #212]	@ (800420c <HAL_GPIO_Init+0x310>)
 8004136:	69fb      	ldr	r3, [r7, #28]
 8004138:	089b      	lsrs	r3, r3, #2
 800413a:	3302      	adds	r3, #2
 800413c:	69ba      	ldr	r2, [r7, #24]
 800413e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004142:	4b3b      	ldr	r3, [pc, #236]	@ (8004230 <HAL_GPIO_Init+0x334>)
 8004144:	689b      	ldr	r3, [r3, #8]
 8004146:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004148:	693b      	ldr	r3, [r7, #16]
 800414a:	43db      	mvns	r3, r3
 800414c:	69ba      	ldr	r2, [r7, #24]
 800414e:	4013      	ands	r3, r2
 8004150:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004152:	683b      	ldr	r3, [r7, #0]
 8004154:	685b      	ldr	r3, [r3, #4]
 8004156:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800415a:	2b00      	cmp	r3, #0
 800415c:	d003      	beq.n	8004166 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800415e:	69ba      	ldr	r2, [r7, #24]
 8004160:	693b      	ldr	r3, [r7, #16]
 8004162:	4313      	orrs	r3, r2
 8004164:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004166:	4a32      	ldr	r2, [pc, #200]	@ (8004230 <HAL_GPIO_Init+0x334>)
 8004168:	69bb      	ldr	r3, [r7, #24]
 800416a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800416c:	4b30      	ldr	r3, [pc, #192]	@ (8004230 <HAL_GPIO_Init+0x334>)
 800416e:	68db      	ldr	r3, [r3, #12]
 8004170:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004172:	693b      	ldr	r3, [r7, #16]
 8004174:	43db      	mvns	r3, r3
 8004176:	69ba      	ldr	r2, [r7, #24]
 8004178:	4013      	ands	r3, r2
 800417a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800417c:	683b      	ldr	r3, [r7, #0]
 800417e:	685b      	ldr	r3, [r3, #4]
 8004180:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004184:	2b00      	cmp	r3, #0
 8004186:	d003      	beq.n	8004190 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8004188:	69ba      	ldr	r2, [r7, #24]
 800418a:	693b      	ldr	r3, [r7, #16]
 800418c:	4313      	orrs	r3, r2
 800418e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004190:	4a27      	ldr	r2, [pc, #156]	@ (8004230 <HAL_GPIO_Init+0x334>)
 8004192:	69bb      	ldr	r3, [r7, #24]
 8004194:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004196:	4b26      	ldr	r3, [pc, #152]	@ (8004230 <HAL_GPIO_Init+0x334>)
 8004198:	685b      	ldr	r3, [r3, #4]
 800419a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800419c:	693b      	ldr	r3, [r7, #16]
 800419e:	43db      	mvns	r3, r3
 80041a0:	69ba      	ldr	r2, [r7, #24]
 80041a2:	4013      	ands	r3, r2
 80041a4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80041a6:	683b      	ldr	r3, [r7, #0]
 80041a8:	685b      	ldr	r3, [r3, #4]
 80041aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d003      	beq.n	80041ba <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80041b2:	69ba      	ldr	r2, [r7, #24]
 80041b4:	693b      	ldr	r3, [r7, #16]
 80041b6:	4313      	orrs	r3, r2
 80041b8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80041ba:	4a1d      	ldr	r2, [pc, #116]	@ (8004230 <HAL_GPIO_Init+0x334>)
 80041bc:	69bb      	ldr	r3, [r7, #24]
 80041be:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80041c0:	4b1b      	ldr	r3, [pc, #108]	@ (8004230 <HAL_GPIO_Init+0x334>)
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80041c6:	693b      	ldr	r3, [r7, #16]
 80041c8:	43db      	mvns	r3, r3
 80041ca:	69ba      	ldr	r2, [r7, #24]
 80041cc:	4013      	ands	r3, r2
 80041ce:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80041d0:	683b      	ldr	r3, [r7, #0]
 80041d2:	685b      	ldr	r3, [r3, #4]
 80041d4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d003      	beq.n	80041e4 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80041dc:	69ba      	ldr	r2, [r7, #24]
 80041de:	693b      	ldr	r3, [r7, #16]
 80041e0:	4313      	orrs	r3, r2
 80041e2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80041e4:	4a12      	ldr	r2, [pc, #72]	@ (8004230 <HAL_GPIO_Init+0x334>)
 80041e6:	69bb      	ldr	r3, [r7, #24]
 80041e8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80041ea:	69fb      	ldr	r3, [r7, #28]
 80041ec:	3301      	adds	r3, #1
 80041ee:	61fb      	str	r3, [r7, #28]
 80041f0:	69fb      	ldr	r3, [r7, #28]
 80041f2:	2b0f      	cmp	r3, #15
 80041f4:	f67f ae90 	bls.w	8003f18 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80041f8:	bf00      	nop
 80041fa:	bf00      	nop
 80041fc:	3724      	adds	r7, #36	@ 0x24
 80041fe:	46bd      	mov	sp, r7
 8004200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004204:	4770      	bx	lr
 8004206:	bf00      	nop
 8004208:	40023800 	.word	0x40023800
 800420c:	40013800 	.word	0x40013800
 8004210:	40020000 	.word	0x40020000
 8004214:	40020400 	.word	0x40020400
 8004218:	40020800 	.word	0x40020800
 800421c:	40020c00 	.word	0x40020c00
 8004220:	40021000 	.word	0x40021000
 8004224:	40021400 	.word	0x40021400
 8004228:	40021800 	.word	0x40021800
 800422c:	40021c00 	.word	0x40021c00
 8004230:	40013c00 	.word	0x40013c00

08004234 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004234:	b480      	push	{r7}
 8004236:	b083      	sub	sp, #12
 8004238:	af00      	add	r7, sp, #0
 800423a:	6078      	str	r0, [r7, #4]
 800423c:	460b      	mov	r3, r1
 800423e:	807b      	strh	r3, [r7, #2]
 8004240:	4613      	mov	r3, r2
 8004242:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004244:	787b      	ldrb	r3, [r7, #1]
 8004246:	2b00      	cmp	r3, #0
 8004248:	d003      	beq.n	8004252 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800424a:	887a      	ldrh	r2, [r7, #2]
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004250:	e003      	b.n	800425a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004252:	887b      	ldrh	r3, [r7, #2]
 8004254:	041a      	lsls	r2, r3, #16
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	619a      	str	r2, [r3, #24]
}
 800425a:	bf00      	nop
 800425c:	370c      	adds	r7, #12
 800425e:	46bd      	mov	sp, r7
 8004260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004264:	4770      	bx	lr
	...

08004268 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004268:	b580      	push	{r7, lr}
 800426a:	b084      	sub	sp, #16
 800426c:	af00      	add	r7, sp, #0
 800426e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	2b00      	cmp	r3, #0
 8004274:	d101      	bne.n	800427a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004276:	2301      	movs	r3, #1
 8004278:	e12b      	b.n	80044d2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004280:	b2db      	uxtb	r3, r3
 8004282:	2b00      	cmp	r3, #0
 8004284:	d106      	bne.n	8004294 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	2200      	movs	r2, #0
 800428a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800428e:	6878      	ldr	r0, [r7, #4]
 8004290:	f7fe fe2a 	bl	8002ee8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	2224      	movs	r2, #36	@ 0x24
 8004298:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	681a      	ldr	r2, [r3, #0]
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	f022 0201 	bic.w	r2, r2, #1
 80042aa:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	681a      	ldr	r2, [r3, #0]
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80042ba:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	681a      	ldr	r2, [r3, #0]
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80042ca:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80042cc:	f001 fc48 	bl	8005b60 <HAL_RCC_GetPCLK1Freq>
 80042d0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	685b      	ldr	r3, [r3, #4]
 80042d6:	4a81      	ldr	r2, [pc, #516]	@ (80044dc <HAL_I2C_Init+0x274>)
 80042d8:	4293      	cmp	r3, r2
 80042da:	d807      	bhi.n	80042ec <HAL_I2C_Init+0x84>
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	4a80      	ldr	r2, [pc, #512]	@ (80044e0 <HAL_I2C_Init+0x278>)
 80042e0:	4293      	cmp	r3, r2
 80042e2:	bf94      	ite	ls
 80042e4:	2301      	movls	r3, #1
 80042e6:	2300      	movhi	r3, #0
 80042e8:	b2db      	uxtb	r3, r3
 80042ea:	e006      	b.n	80042fa <HAL_I2C_Init+0x92>
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	4a7d      	ldr	r2, [pc, #500]	@ (80044e4 <HAL_I2C_Init+0x27c>)
 80042f0:	4293      	cmp	r3, r2
 80042f2:	bf94      	ite	ls
 80042f4:	2301      	movls	r3, #1
 80042f6:	2300      	movhi	r3, #0
 80042f8:	b2db      	uxtb	r3, r3
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d001      	beq.n	8004302 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80042fe:	2301      	movs	r3, #1
 8004300:	e0e7      	b.n	80044d2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	4a78      	ldr	r2, [pc, #480]	@ (80044e8 <HAL_I2C_Init+0x280>)
 8004306:	fba2 2303 	umull	r2, r3, r2, r3
 800430a:	0c9b      	lsrs	r3, r3, #18
 800430c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	685b      	ldr	r3, [r3, #4]
 8004314:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	68ba      	ldr	r2, [r7, #8]
 800431e:	430a      	orrs	r2, r1
 8004320:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	6a1b      	ldr	r3, [r3, #32]
 8004328:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	685b      	ldr	r3, [r3, #4]
 8004330:	4a6a      	ldr	r2, [pc, #424]	@ (80044dc <HAL_I2C_Init+0x274>)
 8004332:	4293      	cmp	r3, r2
 8004334:	d802      	bhi.n	800433c <HAL_I2C_Init+0xd4>
 8004336:	68bb      	ldr	r3, [r7, #8]
 8004338:	3301      	adds	r3, #1
 800433a:	e009      	b.n	8004350 <HAL_I2C_Init+0xe8>
 800433c:	68bb      	ldr	r3, [r7, #8]
 800433e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8004342:	fb02 f303 	mul.w	r3, r2, r3
 8004346:	4a69      	ldr	r2, [pc, #420]	@ (80044ec <HAL_I2C_Init+0x284>)
 8004348:	fba2 2303 	umull	r2, r3, r2, r3
 800434c:	099b      	lsrs	r3, r3, #6
 800434e:	3301      	adds	r3, #1
 8004350:	687a      	ldr	r2, [r7, #4]
 8004352:	6812      	ldr	r2, [r2, #0]
 8004354:	430b      	orrs	r3, r1
 8004356:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	69db      	ldr	r3, [r3, #28]
 800435e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8004362:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	685b      	ldr	r3, [r3, #4]
 800436a:	495c      	ldr	r1, [pc, #368]	@ (80044dc <HAL_I2C_Init+0x274>)
 800436c:	428b      	cmp	r3, r1
 800436e:	d819      	bhi.n	80043a4 <HAL_I2C_Init+0x13c>
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	1e59      	subs	r1, r3, #1
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	685b      	ldr	r3, [r3, #4]
 8004378:	005b      	lsls	r3, r3, #1
 800437a:	fbb1 f3f3 	udiv	r3, r1, r3
 800437e:	1c59      	adds	r1, r3, #1
 8004380:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004384:	400b      	ands	r3, r1
 8004386:	2b00      	cmp	r3, #0
 8004388:	d00a      	beq.n	80043a0 <HAL_I2C_Init+0x138>
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	1e59      	subs	r1, r3, #1
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	685b      	ldr	r3, [r3, #4]
 8004392:	005b      	lsls	r3, r3, #1
 8004394:	fbb1 f3f3 	udiv	r3, r1, r3
 8004398:	3301      	adds	r3, #1
 800439a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800439e:	e051      	b.n	8004444 <HAL_I2C_Init+0x1dc>
 80043a0:	2304      	movs	r3, #4
 80043a2:	e04f      	b.n	8004444 <HAL_I2C_Init+0x1dc>
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	689b      	ldr	r3, [r3, #8]
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d111      	bne.n	80043d0 <HAL_I2C_Init+0x168>
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	1e58      	subs	r0, r3, #1
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	6859      	ldr	r1, [r3, #4]
 80043b4:	460b      	mov	r3, r1
 80043b6:	005b      	lsls	r3, r3, #1
 80043b8:	440b      	add	r3, r1
 80043ba:	fbb0 f3f3 	udiv	r3, r0, r3
 80043be:	3301      	adds	r3, #1
 80043c0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	bf0c      	ite	eq
 80043c8:	2301      	moveq	r3, #1
 80043ca:	2300      	movne	r3, #0
 80043cc:	b2db      	uxtb	r3, r3
 80043ce:	e012      	b.n	80043f6 <HAL_I2C_Init+0x18e>
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	1e58      	subs	r0, r3, #1
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	6859      	ldr	r1, [r3, #4]
 80043d8:	460b      	mov	r3, r1
 80043da:	009b      	lsls	r3, r3, #2
 80043dc:	440b      	add	r3, r1
 80043de:	0099      	lsls	r1, r3, #2
 80043e0:	440b      	add	r3, r1
 80043e2:	fbb0 f3f3 	udiv	r3, r0, r3
 80043e6:	3301      	adds	r3, #1
 80043e8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	bf0c      	ite	eq
 80043f0:	2301      	moveq	r3, #1
 80043f2:	2300      	movne	r3, #0
 80043f4:	b2db      	uxtb	r3, r3
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d001      	beq.n	80043fe <HAL_I2C_Init+0x196>
 80043fa:	2301      	movs	r3, #1
 80043fc:	e022      	b.n	8004444 <HAL_I2C_Init+0x1dc>
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	689b      	ldr	r3, [r3, #8]
 8004402:	2b00      	cmp	r3, #0
 8004404:	d10e      	bne.n	8004424 <HAL_I2C_Init+0x1bc>
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	1e58      	subs	r0, r3, #1
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	6859      	ldr	r1, [r3, #4]
 800440e:	460b      	mov	r3, r1
 8004410:	005b      	lsls	r3, r3, #1
 8004412:	440b      	add	r3, r1
 8004414:	fbb0 f3f3 	udiv	r3, r0, r3
 8004418:	3301      	adds	r3, #1
 800441a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800441e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004422:	e00f      	b.n	8004444 <HAL_I2C_Init+0x1dc>
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	1e58      	subs	r0, r3, #1
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	6859      	ldr	r1, [r3, #4]
 800442c:	460b      	mov	r3, r1
 800442e:	009b      	lsls	r3, r3, #2
 8004430:	440b      	add	r3, r1
 8004432:	0099      	lsls	r1, r3, #2
 8004434:	440b      	add	r3, r1
 8004436:	fbb0 f3f3 	udiv	r3, r0, r3
 800443a:	3301      	adds	r3, #1
 800443c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004440:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004444:	6879      	ldr	r1, [r7, #4]
 8004446:	6809      	ldr	r1, [r1, #0]
 8004448:	4313      	orrs	r3, r2
 800444a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	69da      	ldr	r2, [r3, #28]
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	6a1b      	ldr	r3, [r3, #32]
 800445e:	431a      	orrs	r2, r3
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	430a      	orrs	r2, r1
 8004466:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	689b      	ldr	r3, [r3, #8]
 800446e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8004472:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8004476:	687a      	ldr	r2, [r7, #4]
 8004478:	6911      	ldr	r1, [r2, #16]
 800447a:	687a      	ldr	r2, [r7, #4]
 800447c:	68d2      	ldr	r2, [r2, #12]
 800447e:	4311      	orrs	r1, r2
 8004480:	687a      	ldr	r2, [r7, #4]
 8004482:	6812      	ldr	r2, [r2, #0]
 8004484:	430b      	orrs	r3, r1
 8004486:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	68db      	ldr	r3, [r3, #12]
 800448e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	695a      	ldr	r2, [r3, #20]
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	699b      	ldr	r3, [r3, #24]
 800449a:	431a      	orrs	r2, r3
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	430a      	orrs	r2, r1
 80044a2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	681a      	ldr	r2, [r3, #0]
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	f042 0201 	orr.w	r2, r2, #1
 80044b2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	2200      	movs	r2, #0
 80044b8:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	2220      	movs	r2, #32
 80044be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	2200      	movs	r2, #0
 80044c6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	2200      	movs	r2, #0
 80044cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80044d0:	2300      	movs	r3, #0
}
 80044d2:	4618      	mov	r0, r3
 80044d4:	3710      	adds	r7, #16
 80044d6:	46bd      	mov	sp, r7
 80044d8:	bd80      	pop	{r7, pc}
 80044da:	bf00      	nop
 80044dc:	000186a0 	.word	0x000186a0
 80044e0:	001e847f 	.word	0x001e847f
 80044e4:	003d08ff 	.word	0x003d08ff
 80044e8:	431bde83 	.word	0x431bde83
 80044ec:	10624dd3 	.word	0x10624dd3

080044f0 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80044f0:	b580      	push	{r7, lr}
 80044f2:	b088      	sub	sp, #32
 80044f4:	af02      	add	r7, sp, #8
 80044f6:	60f8      	str	r0, [r7, #12]
 80044f8:	4608      	mov	r0, r1
 80044fa:	4611      	mov	r1, r2
 80044fc:	461a      	mov	r2, r3
 80044fe:	4603      	mov	r3, r0
 8004500:	817b      	strh	r3, [r7, #10]
 8004502:	460b      	mov	r3, r1
 8004504:	813b      	strh	r3, [r7, #8]
 8004506:	4613      	mov	r3, r2
 8004508:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800450a:	f7ff f8c1 	bl	8003690 <HAL_GetTick>
 800450e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004516:	b2db      	uxtb	r3, r3
 8004518:	2b20      	cmp	r3, #32
 800451a:	f040 80d9 	bne.w	80046d0 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800451e:	697b      	ldr	r3, [r7, #20]
 8004520:	9300      	str	r3, [sp, #0]
 8004522:	2319      	movs	r3, #25
 8004524:	2201      	movs	r2, #1
 8004526:	496d      	ldr	r1, [pc, #436]	@ (80046dc <HAL_I2C_Mem_Write+0x1ec>)
 8004528:	68f8      	ldr	r0, [r7, #12]
 800452a:	f000 fc8b 	bl	8004e44 <I2C_WaitOnFlagUntilTimeout>
 800452e:	4603      	mov	r3, r0
 8004530:	2b00      	cmp	r3, #0
 8004532:	d001      	beq.n	8004538 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8004534:	2302      	movs	r3, #2
 8004536:	e0cc      	b.n	80046d2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800453e:	2b01      	cmp	r3, #1
 8004540:	d101      	bne.n	8004546 <HAL_I2C_Mem_Write+0x56>
 8004542:	2302      	movs	r3, #2
 8004544:	e0c5      	b.n	80046d2 <HAL_I2C_Mem_Write+0x1e2>
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	2201      	movs	r2, #1
 800454a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	f003 0301 	and.w	r3, r3, #1
 8004558:	2b01      	cmp	r3, #1
 800455a:	d007      	beq.n	800456c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	681a      	ldr	r2, [r3, #0]
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	f042 0201 	orr.w	r2, r2, #1
 800456a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	681a      	ldr	r2, [r3, #0]
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800457a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	2221      	movs	r2, #33	@ 0x21
 8004580:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	2240      	movs	r2, #64	@ 0x40
 8004588:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	2200      	movs	r2, #0
 8004590:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	6a3a      	ldr	r2, [r7, #32]
 8004596:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800459c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045a2:	b29a      	uxth	r2, r3
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	4a4d      	ldr	r2, [pc, #308]	@ (80046e0 <HAL_I2C_Mem_Write+0x1f0>)
 80045ac:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80045ae:	88f8      	ldrh	r0, [r7, #6]
 80045b0:	893a      	ldrh	r2, [r7, #8]
 80045b2:	8979      	ldrh	r1, [r7, #10]
 80045b4:	697b      	ldr	r3, [r7, #20]
 80045b6:	9301      	str	r3, [sp, #4]
 80045b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045ba:	9300      	str	r3, [sp, #0]
 80045bc:	4603      	mov	r3, r0
 80045be:	68f8      	ldr	r0, [r7, #12]
 80045c0:	f000 fac2 	bl	8004b48 <I2C_RequestMemoryWrite>
 80045c4:	4603      	mov	r3, r0
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d052      	beq.n	8004670 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80045ca:	2301      	movs	r3, #1
 80045cc:	e081      	b.n	80046d2 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80045ce:	697a      	ldr	r2, [r7, #20]
 80045d0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80045d2:	68f8      	ldr	r0, [r7, #12]
 80045d4:	f000 fd50 	bl	8005078 <I2C_WaitOnTXEFlagUntilTimeout>
 80045d8:	4603      	mov	r3, r0
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d00d      	beq.n	80045fa <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045e2:	2b04      	cmp	r3, #4
 80045e4:	d107      	bne.n	80045f6 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	681a      	ldr	r2, [r3, #0]
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80045f4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80045f6:	2301      	movs	r3, #1
 80045f8:	e06b      	b.n	80046d2 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045fe:	781a      	ldrb	r2, [r3, #0]
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800460a:	1c5a      	adds	r2, r3, #1
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004614:	3b01      	subs	r3, #1
 8004616:	b29a      	uxth	r2, r3
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004620:	b29b      	uxth	r3, r3
 8004622:	3b01      	subs	r3, #1
 8004624:	b29a      	uxth	r2, r3
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	695b      	ldr	r3, [r3, #20]
 8004630:	f003 0304 	and.w	r3, r3, #4
 8004634:	2b04      	cmp	r3, #4
 8004636:	d11b      	bne.n	8004670 <HAL_I2C_Mem_Write+0x180>
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800463c:	2b00      	cmp	r3, #0
 800463e:	d017      	beq.n	8004670 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004644:	781a      	ldrb	r2, [r3, #0]
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004650:	1c5a      	adds	r2, r3, #1
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800465a:	3b01      	subs	r3, #1
 800465c:	b29a      	uxth	r2, r3
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004666:	b29b      	uxth	r3, r3
 8004668:	3b01      	subs	r3, #1
 800466a:	b29a      	uxth	r2, r3
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004674:	2b00      	cmp	r3, #0
 8004676:	d1aa      	bne.n	80045ce <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004678:	697a      	ldr	r2, [r7, #20]
 800467a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800467c:	68f8      	ldr	r0, [r7, #12]
 800467e:	f000 fd43 	bl	8005108 <I2C_WaitOnBTFFlagUntilTimeout>
 8004682:	4603      	mov	r3, r0
 8004684:	2b00      	cmp	r3, #0
 8004686:	d00d      	beq.n	80046a4 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800468c:	2b04      	cmp	r3, #4
 800468e:	d107      	bne.n	80046a0 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	681a      	ldr	r2, [r3, #0]
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800469e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80046a0:	2301      	movs	r3, #1
 80046a2:	e016      	b.n	80046d2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	681a      	ldr	r2, [r3, #0]
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80046b2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	2220      	movs	r2, #32
 80046b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	2200      	movs	r2, #0
 80046c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	2200      	movs	r2, #0
 80046c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80046cc:	2300      	movs	r3, #0
 80046ce:	e000      	b.n	80046d2 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80046d0:	2302      	movs	r3, #2
  }
}
 80046d2:	4618      	mov	r0, r3
 80046d4:	3718      	adds	r7, #24
 80046d6:	46bd      	mov	sp, r7
 80046d8:	bd80      	pop	{r7, pc}
 80046da:	bf00      	nop
 80046dc:	00100002 	.word	0x00100002
 80046e0:	ffff0000 	.word	0xffff0000

080046e4 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80046e4:	b580      	push	{r7, lr}
 80046e6:	b08c      	sub	sp, #48	@ 0x30
 80046e8:	af02      	add	r7, sp, #8
 80046ea:	60f8      	str	r0, [r7, #12]
 80046ec:	4608      	mov	r0, r1
 80046ee:	4611      	mov	r1, r2
 80046f0:	461a      	mov	r2, r3
 80046f2:	4603      	mov	r3, r0
 80046f4:	817b      	strh	r3, [r7, #10]
 80046f6:	460b      	mov	r3, r1
 80046f8:	813b      	strh	r3, [r7, #8]
 80046fa:	4613      	mov	r3, r2
 80046fc:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80046fe:	f7fe ffc7 	bl	8003690 <HAL_GetTick>
 8004702:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800470a:	b2db      	uxtb	r3, r3
 800470c:	2b20      	cmp	r3, #32
 800470e:	f040 8214 	bne.w	8004b3a <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004712:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004714:	9300      	str	r3, [sp, #0]
 8004716:	2319      	movs	r3, #25
 8004718:	2201      	movs	r2, #1
 800471a:	497b      	ldr	r1, [pc, #492]	@ (8004908 <HAL_I2C_Mem_Read+0x224>)
 800471c:	68f8      	ldr	r0, [r7, #12]
 800471e:	f000 fb91 	bl	8004e44 <I2C_WaitOnFlagUntilTimeout>
 8004722:	4603      	mov	r3, r0
 8004724:	2b00      	cmp	r3, #0
 8004726:	d001      	beq.n	800472c <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8004728:	2302      	movs	r3, #2
 800472a:	e207      	b.n	8004b3c <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004732:	2b01      	cmp	r3, #1
 8004734:	d101      	bne.n	800473a <HAL_I2C_Mem_Read+0x56>
 8004736:	2302      	movs	r3, #2
 8004738:	e200      	b.n	8004b3c <HAL_I2C_Mem_Read+0x458>
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	2201      	movs	r2, #1
 800473e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	f003 0301 	and.w	r3, r3, #1
 800474c:	2b01      	cmp	r3, #1
 800474e:	d007      	beq.n	8004760 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	681a      	ldr	r2, [r3, #0]
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	f042 0201 	orr.w	r2, r2, #1
 800475e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	681a      	ldr	r2, [r3, #0]
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800476e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	2222      	movs	r2, #34	@ 0x22
 8004774:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	2240      	movs	r2, #64	@ 0x40
 800477c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	2200      	movs	r2, #0
 8004784:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800478a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8004790:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004796:	b29a      	uxth	r2, r3
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	4a5b      	ldr	r2, [pc, #364]	@ (800490c <HAL_I2C_Mem_Read+0x228>)
 80047a0:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80047a2:	88f8      	ldrh	r0, [r7, #6]
 80047a4:	893a      	ldrh	r2, [r7, #8]
 80047a6:	8979      	ldrh	r1, [r7, #10]
 80047a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047aa:	9301      	str	r3, [sp, #4]
 80047ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80047ae:	9300      	str	r3, [sp, #0]
 80047b0:	4603      	mov	r3, r0
 80047b2:	68f8      	ldr	r0, [r7, #12]
 80047b4:	f000 fa5e 	bl	8004c74 <I2C_RequestMemoryRead>
 80047b8:	4603      	mov	r3, r0
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d001      	beq.n	80047c2 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80047be:	2301      	movs	r3, #1
 80047c0:	e1bc      	b.n	8004b3c <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d113      	bne.n	80047f2 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80047ca:	2300      	movs	r3, #0
 80047cc:	623b      	str	r3, [r7, #32]
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	695b      	ldr	r3, [r3, #20]
 80047d4:	623b      	str	r3, [r7, #32]
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	699b      	ldr	r3, [r3, #24]
 80047dc:	623b      	str	r3, [r7, #32]
 80047de:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	681a      	ldr	r2, [r3, #0]
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80047ee:	601a      	str	r2, [r3, #0]
 80047f0:	e190      	b.n	8004b14 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80047f6:	2b01      	cmp	r3, #1
 80047f8:	d11b      	bne.n	8004832 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	681a      	ldr	r2, [r3, #0]
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004808:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800480a:	2300      	movs	r3, #0
 800480c:	61fb      	str	r3, [r7, #28]
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	695b      	ldr	r3, [r3, #20]
 8004814:	61fb      	str	r3, [r7, #28]
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	699b      	ldr	r3, [r3, #24]
 800481c:	61fb      	str	r3, [r7, #28]
 800481e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	681a      	ldr	r2, [r3, #0]
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800482e:	601a      	str	r2, [r3, #0]
 8004830:	e170      	b.n	8004b14 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004836:	2b02      	cmp	r3, #2
 8004838:	d11b      	bne.n	8004872 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	681a      	ldr	r2, [r3, #0]
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004848:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	681a      	ldr	r2, [r3, #0]
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004858:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800485a:	2300      	movs	r3, #0
 800485c:	61bb      	str	r3, [r7, #24]
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	695b      	ldr	r3, [r3, #20]
 8004864:	61bb      	str	r3, [r7, #24]
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	699b      	ldr	r3, [r3, #24]
 800486c:	61bb      	str	r3, [r7, #24]
 800486e:	69bb      	ldr	r3, [r7, #24]
 8004870:	e150      	b.n	8004b14 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004872:	2300      	movs	r3, #0
 8004874:	617b      	str	r3, [r7, #20]
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	695b      	ldr	r3, [r3, #20]
 800487c:	617b      	str	r3, [r7, #20]
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	699b      	ldr	r3, [r3, #24]
 8004884:	617b      	str	r3, [r7, #20]
 8004886:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004888:	e144      	b.n	8004b14 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800488e:	2b03      	cmp	r3, #3
 8004890:	f200 80f1 	bhi.w	8004a76 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004898:	2b01      	cmp	r3, #1
 800489a:	d123      	bne.n	80048e4 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800489c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800489e:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80048a0:	68f8      	ldr	r0, [r7, #12]
 80048a2:	f000 fc79 	bl	8005198 <I2C_WaitOnRXNEFlagUntilTimeout>
 80048a6:	4603      	mov	r3, r0
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d001      	beq.n	80048b0 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 80048ac:	2301      	movs	r3, #1
 80048ae:	e145      	b.n	8004b3c <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	691a      	ldr	r2, [r3, #16]
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048ba:	b2d2      	uxtb	r2, r2
 80048bc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048c2:	1c5a      	adds	r2, r3, #1
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80048cc:	3b01      	subs	r3, #1
 80048ce:	b29a      	uxth	r2, r3
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80048d8:	b29b      	uxth	r3, r3
 80048da:	3b01      	subs	r3, #1
 80048dc:	b29a      	uxth	r2, r3
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80048e2:	e117      	b.n	8004b14 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80048e8:	2b02      	cmp	r3, #2
 80048ea:	d14e      	bne.n	800498a <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80048ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048ee:	9300      	str	r3, [sp, #0]
 80048f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80048f2:	2200      	movs	r2, #0
 80048f4:	4906      	ldr	r1, [pc, #24]	@ (8004910 <HAL_I2C_Mem_Read+0x22c>)
 80048f6:	68f8      	ldr	r0, [r7, #12]
 80048f8:	f000 faa4 	bl	8004e44 <I2C_WaitOnFlagUntilTimeout>
 80048fc:	4603      	mov	r3, r0
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d008      	beq.n	8004914 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8004902:	2301      	movs	r3, #1
 8004904:	e11a      	b.n	8004b3c <HAL_I2C_Mem_Read+0x458>
 8004906:	bf00      	nop
 8004908:	00100002 	.word	0x00100002
 800490c:	ffff0000 	.word	0xffff0000
 8004910:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	681a      	ldr	r2, [r3, #0]
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004922:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	691a      	ldr	r2, [r3, #16]
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800492e:	b2d2      	uxtb	r2, r2
 8004930:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004936:	1c5a      	adds	r2, r3, #1
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004940:	3b01      	subs	r3, #1
 8004942:	b29a      	uxth	r2, r3
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800494c:	b29b      	uxth	r3, r3
 800494e:	3b01      	subs	r3, #1
 8004950:	b29a      	uxth	r2, r3
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	691a      	ldr	r2, [r3, #16]
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004960:	b2d2      	uxtb	r2, r2
 8004962:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004968:	1c5a      	adds	r2, r3, #1
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004972:	3b01      	subs	r3, #1
 8004974:	b29a      	uxth	r2, r3
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800497e:	b29b      	uxth	r3, r3
 8004980:	3b01      	subs	r3, #1
 8004982:	b29a      	uxth	r2, r3
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004988:	e0c4      	b.n	8004b14 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800498a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800498c:	9300      	str	r3, [sp, #0]
 800498e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004990:	2200      	movs	r2, #0
 8004992:	496c      	ldr	r1, [pc, #432]	@ (8004b44 <HAL_I2C_Mem_Read+0x460>)
 8004994:	68f8      	ldr	r0, [r7, #12]
 8004996:	f000 fa55 	bl	8004e44 <I2C_WaitOnFlagUntilTimeout>
 800499a:	4603      	mov	r3, r0
 800499c:	2b00      	cmp	r3, #0
 800499e:	d001      	beq.n	80049a4 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 80049a0:	2301      	movs	r3, #1
 80049a2:	e0cb      	b.n	8004b3c <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	681a      	ldr	r2, [r3, #0]
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80049b2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	691a      	ldr	r2, [r3, #16]
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049be:	b2d2      	uxtb	r2, r2
 80049c0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049c6:	1c5a      	adds	r2, r3, #1
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80049d0:	3b01      	subs	r3, #1
 80049d2:	b29a      	uxth	r2, r3
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80049dc:	b29b      	uxth	r3, r3
 80049de:	3b01      	subs	r3, #1
 80049e0:	b29a      	uxth	r2, r3
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80049e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049e8:	9300      	str	r3, [sp, #0]
 80049ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049ec:	2200      	movs	r2, #0
 80049ee:	4955      	ldr	r1, [pc, #340]	@ (8004b44 <HAL_I2C_Mem_Read+0x460>)
 80049f0:	68f8      	ldr	r0, [r7, #12]
 80049f2:	f000 fa27 	bl	8004e44 <I2C_WaitOnFlagUntilTimeout>
 80049f6:	4603      	mov	r3, r0
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d001      	beq.n	8004a00 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80049fc:	2301      	movs	r3, #1
 80049fe:	e09d      	b.n	8004b3c <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	681a      	ldr	r2, [r3, #0]
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004a0e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	691a      	ldr	r2, [r3, #16]
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a1a:	b2d2      	uxtb	r2, r2
 8004a1c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a22:	1c5a      	adds	r2, r3, #1
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a2c:	3b01      	subs	r3, #1
 8004a2e:	b29a      	uxth	r2, r3
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a38:	b29b      	uxth	r3, r3
 8004a3a:	3b01      	subs	r3, #1
 8004a3c:	b29a      	uxth	r2, r3
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	691a      	ldr	r2, [r3, #16]
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a4c:	b2d2      	uxtb	r2, r2
 8004a4e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a54:	1c5a      	adds	r2, r3, #1
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a5e:	3b01      	subs	r3, #1
 8004a60:	b29a      	uxth	r2, r3
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a6a:	b29b      	uxth	r3, r3
 8004a6c:	3b01      	subs	r3, #1
 8004a6e:	b29a      	uxth	r2, r3
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004a74:	e04e      	b.n	8004b14 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004a76:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004a78:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8004a7a:	68f8      	ldr	r0, [r7, #12]
 8004a7c:	f000 fb8c 	bl	8005198 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004a80:	4603      	mov	r3, r0
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d001      	beq.n	8004a8a <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8004a86:	2301      	movs	r3, #1
 8004a88:	e058      	b.n	8004b3c <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	691a      	ldr	r2, [r3, #16]
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a94:	b2d2      	uxtb	r2, r2
 8004a96:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a9c:	1c5a      	adds	r2, r3, #1
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004aa6:	3b01      	subs	r3, #1
 8004aa8:	b29a      	uxth	r2, r3
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ab2:	b29b      	uxth	r3, r3
 8004ab4:	3b01      	subs	r3, #1
 8004ab6:	b29a      	uxth	r2, r3
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	695b      	ldr	r3, [r3, #20]
 8004ac2:	f003 0304 	and.w	r3, r3, #4
 8004ac6:	2b04      	cmp	r3, #4
 8004ac8:	d124      	bne.n	8004b14 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ace:	2b03      	cmp	r3, #3
 8004ad0:	d107      	bne.n	8004ae2 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	681a      	ldr	r2, [r3, #0]
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004ae0:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	691a      	ldr	r2, [r3, #16]
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004aec:	b2d2      	uxtb	r2, r2
 8004aee:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004af4:	1c5a      	adds	r2, r3, #1
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004afe:	3b01      	subs	r3, #1
 8004b00:	b29a      	uxth	r2, r3
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b0a:	b29b      	uxth	r3, r3
 8004b0c:	3b01      	subs	r3, #1
 8004b0e:	b29a      	uxth	r2, r3
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	f47f aeb6 	bne.w	800488a <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	2220      	movs	r2, #32
 8004b22:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	2200      	movs	r2, #0
 8004b2a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	2200      	movs	r2, #0
 8004b32:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004b36:	2300      	movs	r3, #0
 8004b38:	e000      	b.n	8004b3c <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8004b3a:	2302      	movs	r3, #2
  }
}
 8004b3c:	4618      	mov	r0, r3
 8004b3e:	3728      	adds	r7, #40	@ 0x28
 8004b40:	46bd      	mov	sp, r7
 8004b42:	bd80      	pop	{r7, pc}
 8004b44:	00010004 	.word	0x00010004

08004b48 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004b48:	b580      	push	{r7, lr}
 8004b4a:	b088      	sub	sp, #32
 8004b4c:	af02      	add	r7, sp, #8
 8004b4e:	60f8      	str	r0, [r7, #12]
 8004b50:	4608      	mov	r0, r1
 8004b52:	4611      	mov	r1, r2
 8004b54:	461a      	mov	r2, r3
 8004b56:	4603      	mov	r3, r0
 8004b58:	817b      	strh	r3, [r7, #10]
 8004b5a:	460b      	mov	r3, r1
 8004b5c:	813b      	strh	r3, [r7, #8]
 8004b5e:	4613      	mov	r3, r2
 8004b60:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	681a      	ldr	r2, [r3, #0]
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004b70:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004b72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b74:	9300      	str	r3, [sp, #0]
 8004b76:	6a3b      	ldr	r3, [r7, #32]
 8004b78:	2200      	movs	r2, #0
 8004b7a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004b7e:	68f8      	ldr	r0, [r7, #12]
 8004b80:	f000 f960 	bl	8004e44 <I2C_WaitOnFlagUntilTimeout>
 8004b84:	4603      	mov	r3, r0
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d00d      	beq.n	8004ba6 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b94:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004b98:	d103      	bne.n	8004ba2 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004ba0:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004ba2:	2303      	movs	r3, #3
 8004ba4:	e05f      	b.n	8004c66 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004ba6:	897b      	ldrh	r3, [r7, #10]
 8004ba8:	b2db      	uxtb	r3, r3
 8004baa:	461a      	mov	r2, r3
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004bb4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004bb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bb8:	6a3a      	ldr	r2, [r7, #32]
 8004bba:	492d      	ldr	r1, [pc, #180]	@ (8004c70 <I2C_RequestMemoryWrite+0x128>)
 8004bbc:	68f8      	ldr	r0, [r7, #12]
 8004bbe:	f000 f9bb 	bl	8004f38 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004bc2:	4603      	mov	r3, r0
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d001      	beq.n	8004bcc <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8004bc8:	2301      	movs	r3, #1
 8004bca:	e04c      	b.n	8004c66 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004bcc:	2300      	movs	r3, #0
 8004bce:	617b      	str	r3, [r7, #20]
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	695b      	ldr	r3, [r3, #20]
 8004bd6:	617b      	str	r3, [r7, #20]
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	699b      	ldr	r3, [r3, #24]
 8004bde:	617b      	str	r3, [r7, #20]
 8004be0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004be2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004be4:	6a39      	ldr	r1, [r7, #32]
 8004be6:	68f8      	ldr	r0, [r7, #12]
 8004be8:	f000 fa46 	bl	8005078 <I2C_WaitOnTXEFlagUntilTimeout>
 8004bec:	4603      	mov	r3, r0
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d00d      	beq.n	8004c0e <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bf6:	2b04      	cmp	r3, #4
 8004bf8:	d107      	bne.n	8004c0a <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	681a      	ldr	r2, [r3, #0]
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004c08:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004c0a:	2301      	movs	r3, #1
 8004c0c:	e02b      	b.n	8004c66 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004c0e:	88fb      	ldrh	r3, [r7, #6]
 8004c10:	2b01      	cmp	r3, #1
 8004c12:	d105      	bne.n	8004c20 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004c14:	893b      	ldrh	r3, [r7, #8]
 8004c16:	b2da      	uxtb	r2, r3
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	611a      	str	r2, [r3, #16]
 8004c1e:	e021      	b.n	8004c64 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004c20:	893b      	ldrh	r3, [r7, #8]
 8004c22:	0a1b      	lsrs	r3, r3, #8
 8004c24:	b29b      	uxth	r3, r3
 8004c26:	b2da      	uxtb	r2, r3
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004c2e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004c30:	6a39      	ldr	r1, [r7, #32]
 8004c32:	68f8      	ldr	r0, [r7, #12]
 8004c34:	f000 fa20 	bl	8005078 <I2C_WaitOnTXEFlagUntilTimeout>
 8004c38:	4603      	mov	r3, r0
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d00d      	beq.n	8004c5a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c42:	2b04      	cmp	r3, #4
 8004c44:	d107      	bne.n	8004c56 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	681a      	ldr	r2, [r3, #0]
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004c54:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004c56:	2301      	movs	r3, #1
 8004c58:	e005      	b.n	8004c66 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004c5a:	893b      	ldrh	r3, [r7, #8]
 8004c5c:	b2da      	uxtb	r2, r3
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8004c64:	2300      	movs	r3, #0
}
 8004c66:	4618      	mov	r0, r3
 8004c68:	3718      	adds	r7, #24
 8004c6a:	46bd      	mov	sp, r7
 8004c6c:	bd80      	pop	{r7, pc}
 8004c6e:	bf00      	nop
 8004c70:	00010002 	.word	0x00010002

08004c74 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004c74:	b580      	push	{r7, lr}
 8004c76:	b088      	sub	sp, #32
 8004c78:	af02      	add	r7, sp, #8
 8004c7a:	60f8      	str	r0, [r7, #12]
 8004c7c:	4608      	mov	r0, r1
 8004c7e:	4611      	mov	r1, r2
 8004c80:	461a      	mov	r2, r3
 8004c82:	4603      	mov	r3, r0
 8004c84:	817b      	strh	r3, [r7, #10]
 8004c86:	460b      	mov	r3, r1
 8004c88:	813b      	strh	r3, [r7, #8]
 8004c8a:	4613      	mov	r3, r2
 8004c8c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	681a      	ldr	r2, [r3, #0]
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004c9c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	681a      	ldr	r2, [r3, #0]
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004cac:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004cae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cb0:	9300      	str	r3, [sp, #0]
 8004cb2:	6a3b      	ldr	r3, [r7, #32]
 8004cb4:	2200      	movs	r2, #0
 8004cb6:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004cba:	68f8      	ldr	r0, [r7, #12]
 8004cbc:	f000 f8c2 	bl	8004e44 <I2C_WaitOnFlagUntilTimeout>
 8004cc0:	4603      	mov	r3, r0
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d00d      	beq.n	8004ce2 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004cd0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004cd4:	d103      	bne.n	8004cde <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004cdc:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004cde:	2303      	movs	r3, #3
 8004ce0:	e0aa      	b.n	8004e38 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004ce2:	897b      	ldrh	r3, [r7, #10]
 8004ce4:	b2db      	uxtb	r3, r3
 8004ce6:	461a      	mov	r2, r3
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004cf0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004cf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cf4:	6a3a      	ldr	r2, [r7, #32]
 8004cf6:	4952      	ldr	r1, [pc, #328]	@ (8004e40 <I2C_RequestMemoryRead+0x1cc>)
 8004cf8:	68f8      	ldr	r0, [r7, #12]
 8004cfa:	f000 f91d 	bl	8004f38 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004cfe:	4603      	mov	r3, r0
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d001      	beq.n	8004d08 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8004d04:	2301      	movs	r3, #1
 8004d06:	e097      	b.n	8004e38 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004d08:	2300      	movs	r3, #0
 8004d0a:	617b      	str	r3, [r7, #20]
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	695b      	ldr	r3, [r3, #20]
 8004d12:	617b      	str	r3, [r7, #20]
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	699b      	ldr	r3, [r3, #24]
 8004d1a:	617b      	str	r3, [r7, #20]
 8004d1c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004d1e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004d20:	6a39      	ldr	r1, [r7, #32]
 8004d22:	68f8      	ldr	r0, [r7, #12]
 8004d24:	f000 f9a8 	bl	8005078 <I2C_WaitOnTXEFlagUntilTimeout>
 8004d28:	4603      	mov	r3, r0
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d00d      	beq.n	8004d4a <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d32:	2b04      	cmp	r3, #4
 8004d34:	d107      	bne.n	8004d46 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	681a      	ldr	r2, [r3, #0]
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004d44:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004d46:	2301      	movs	r3, #1
 8004d48:	e076      	b.n	8004e38 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004d4a:	88fb      	ldrh	r3, [r7, #6]
 8004d4c:	2b01      	cmp	r3, #1
 8004d4e:	d105      	bne.n	8004d5c <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004d50:	893b      	ldrh	r3, [r7, #8]
 8004d52:	b2da      	uxtb	r2, r3
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	611a      	str	r2, [r3, #16]
 8004d5a:	e021      	b.n	8004da0 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004d5c:	893b      	ldrh	r3, [r7, #8]
 8004d5e:	0a1b      	lsrs	r3, r3, #8
 8004d60:	b29b      	uxth	r3, r3
 8004d62:	b2da      	uxtb	r2, r3
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004d6a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004d6c:	6a39      	ldr	r1, [r7, #32]
 8004d6e:	68f8      	ldr	r0, [r7, #12]
 8004d70:	f000 f982 	bl	8005078 <I2C_WaitOnTXEFlagUntilTimeout>
 8004d74:	4603      	mov	r3, r0
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d00d      	beq.n	8004d96 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d7e:	2b04      	cmp	r3, #4
 8004d80:	d107      	bne.n	8004d92 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	681a      	ldr	r2, [r3, #0]
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004d90:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004d92:	2301      	movs	r3, #1
 8004d94:	e050      	b.n	8004e38 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004d96:	893b      	ldrh	r3, [r7, #8]
 8004d98:	b2da      	uxtb	r2, r3
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004da0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004da2:	6a39      	ldr	r1, [r7, #32]
 8004da4:	68f8      	ldr	r0, [r7, #12]
 8004da6:	f000 f967 	bl	8005078 <I2C_WaitOnTXEFlagUntilTimeout>
 8004daa:	4603      	mov	r3, r0
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d00d      	beq.n	8004dcc <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004db4:	2b04      	cmp	r3, #4
 8004db6:	d107      	bne.n	8004dc8 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	681a      	ldr	r2, [r3, #0]
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004dc6:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004dc8:	2301      	movs	r3, #1
 8004dca:	e035      	b.n	8004e38 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	681a      	ldr	r2, [r3, #0]
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004dda:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004ddc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004dde:	9300      	str	r3, [sp, #0]
 8004de0:	6a3b      	ldr	r3, [r7, #32]
 8004de2:	2200      	movs	r2, #0
 8004de4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004de8:	68f8      	ldr	r0, [r7, #12]
 8004dea:	f000 f82b 	bl	8004e44 <I2C_WaitOnFlagUntilTimeout>
 8004dee:	4603      	mov	r3, r0
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d00d      	beq.n	8004e10 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004dfe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004e02:	d103      	bne.n	8004e0c <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004e0a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004e0c:	2303      	movs	r3, #3
 8004e0e:	e013      	b.n	8004e38 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004e10:	897b      	ldrh	r3, [r7, #10]
 8004e12:	b2db      	uxtb	r3, r3
 8004e14:	f043 0301 	orr.w	r3, r3, #1
 8004e18:	b2da      	uxtb	r2, r3
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004e20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e22:	6a3a      	ldr	r2, [r7, #32]
 8004e24:	4906      	ldr	r1, [pc, #24]	@ (8004e40 <I2C_RequestMemoryRead+0x1cc>)
 8004e26:	68f8      	ldr	r0, [r7, #12]
 8004e28:	f000 f886 	bl	8004f38 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004e2c:	4603      	mov	r3, r0
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d001      	beq.n	8004e36 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8004e32:	2301      	movs	r3, #1
 8004e34:	e000      	b.n	8004e38 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8004e36:	2300      	movs	r3, #0
}
 8004e38:	4618      	mov	r0, r3
 8004e3a:	3718      	adds	r7, #24
 8004e3c:	46bd      	mov	sp, r7
 8004e3e:	bd80      	pop	{r7, pc}
 8004e40:	00010002 	.word	0x00010002

08004e44 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004e44:	b580      	push	{r7, lr}
 8004e46:	b084      	sub	sp, #16
 8004e48:	af00      	add	r7, sp, #0
 8004e4a:	60f8      	str	r0, [r7, #12]
 8004e4c:	60b9      	str	r1, [r7, #8]
 8004e4e:	603b      	str	r3, [r7, #0]
 8004e50:	4613      	mov	r3, r2
 8004e52:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004e54:	e048      	b.n	8004ee8 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004e56:	683b      	ldr	r3, [r7, #0]
 8004e58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e5c:	d044      	beq.n	8004ee8 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004e5e:	f7fe fc17 	bl	8003690 <HAL_GetTick>
 8004e62:	4602      	mov	r2, r0
 8004e64:	69bb      	ldr	r3, [r7, #24]
 8004e66:	1ad3      	subs	r3, r2, r3
 8004e68:	683a      	ldr	r2, [r7, #0]
 8004e6a:	429a      	cmp	r2, r3
 8004e6c:	d302      	bcc.n	8004e74 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004e6e:	683b      	ldr	r3, [r7, #0]
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d139      	bne.n	8004ee8 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004e74:	68bb      	ldr	r3, [r7, #8]
 8004e76:	0c1b      	lsrs	r3, r3, #16
 8004e78:	b2db      	uxtb	r3, r3
 8004e7a:	2b01      	cmp	r3, #1
 8004e7c:	d10d      	bne.n	8004e9a <I2C_WaitOnFlagUntilTimeout+0x56>
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	695b      	ldr	r3, [r3, #20]
 8004e84:	43da      	mvns	r2, r3
 8004e86:	68bb      	ldr	r3, [r7, #8]
 8004e88:	4013      	ands	r3, r2
 8004e8a:	b29b      	uxth	r3, r3
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	bf0c      	ite	eq
 8004e90:	2301      	moveq	r3, #1
 8004e92:	2300      	movne	r3, #0
 8004e94:	b2db      	uxtb	r3, r3
 8004e96:	461a      	mov	r2, r3
 8004e98:	e00c      	b.n	8004eb4 <I2C_WaitOnFlagUntilTimeout+0x70>
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	699b      	ldr	r3, [r3, #24]
 8004ea0:	43da      	mvns	r2, r3
 8004ea2:	68bb      	ldr	r3, [r7, #8]
 8004ea4:	4013      	ands	r3, r2
 8004ea6:	b29b      	uxth	r3, r3
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	bf0c      	ite	eq
 8004eac:	2301      	moveq	r3, #1
 8004eae:	2300      	movne	r3, #0
 8004eb0:	b2db      	uxtb	r3, r3
 8004eb2:	461a      	mov	r2, r3
 8004eb4:	79fb      	ldrb	r3, [r7, #7]
 8004eb6:	429a      	cmp	r2, r3
 8004eb8:	d116      	bne.n	8004ee8 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	2200      	movs	r2, #0
 8004ebe:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	2220      	movs	r2, #32
 8004ec4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	2200      	movs	r2, #0
 8004ecc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ed4:	f043 0220 	orr.w	r2, r3, #32
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	2200      	movs	r2, #0
 8004ee0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004ee4:	2301      	movs	r3, #1
 8004ee6:	e023      	b.n	8004f30 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004ee8:	68bb      	ldr	r3, [r7, #8]
 8004eea:	0c1b      	lsrs	r3, r3, #16
 8004eec:	b2db      	uxtb	r3, r3
 8004eee:	2b01      	cmp	r3, #1
 8004ef0:	d10d      	bne.n	8004f0e <I2C_WaitOnFlagUntilTimeout+0xca>
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	695b      	ldr	r3, [r3, #20]
 8004ef8:	43da      	mvns	r2, r3
 8004efa:	68bb      	ldr	r3, [r7, #8]
 8004efc:	4013      	ands	r3, r2
 8004efe:	b29b      	uxth	r3, r3
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	bf0c      	ite	eq
 8004f04:	2301      	moveq	r3, #1
 8004f06:	2300      	movne	r3, #0
 8004f08:	b2db      	uxtb	r3, r3
 8004f0a:	461a      	mov	r2, r3
 8004f0c:	e00c      	b.n	8004f28 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	699b      	ldr	r3, [r3, #24]
 8004f14:	43da      	mvns	r2, r3
 8004f16:	68bb      	ldr	r3, [r7, #8]
 8004f18:	4013      	ands	r3, r2
 8004f1a:	b29b      	uxth	r3, r3
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	bf0c      	ite	eq
 8004f20:	2301      	moveq	r3, #1
 8004f22:	2300      	movne	r3, #0
 8004f24:	b2db      	uxtb	r3, r3
 8004f26:	461a      	mov	r2, r3
 8004f28:	79fb      	ldrb	r3, [r7, #7]
 8004f2a:	429a      	cmp	r2, r3
 8004f2c:	d093      	beq.n	8004e56 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004f2e:	2300      	movs	r3, #0
}
 8004f30:	4618      	mov	r0, r3
 8004f32:	3710      	adds	r7, #16
 8004f34:	46bd      	mov	sp, r7
 8004f36:	bd80      	pop	{r7, pc}

08004f38 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004f38:	b580      	push	{r7, lr}
 8004f3a:	b084      	sub	sp, #16
 8004f3c:	af00      	add	r7, sp, #0
 8004f3e:	60f8      	str	r0, [r7, #12]
 8004f40:	60b9      	str	r1, [r7, #8]
 8004f42:	607a      	str	r2, [r7, #4]
 8004f44:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004f46:	e071      	b.n	800502c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	695b      	ldr	r3, [r3, #20]
 8004f4e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004f52:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004f56:	d123      	bne.n	8004fa0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	681a      	ldr	r2, [r3, #0]
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004f66:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004f70:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	2200      	movs	r2, #0
 8004f76:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	2220      	movs	r2, #32
 8004f7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	2200      	movs	r2, #0
 8004f84:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f8c:	f043 0204 	orr.w	r2, r3, #4
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	2200      	movs	r2, #0
 8004f98:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004f9c:	2301      	movs	r3, #1
 8004f9e:	e067      	b.n	8005070 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004fa6:	d041      	beq.n	800502c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004fa8:	f7fe fb72 	bl	8003690 <HAL_GetTick>
 8004fac:	4602      	mov	r2, r0
 8004fae:	683b      	ldr	r3, [r7, #0]
 8004fb0:	1ad3      	subs	r3, r2, r3
 8004fb2:	687a      	ldr	r2, [r7, #4]
 8004fb4:	429a      	cmp	r2, r3
 8004fb6:	d302      	bcc.n	8004fbe <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d136      	bne.n	800502c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8004fbe:	68bb      	ldr	r3, [r7, #8]
 8004fc0:	0c1b      	lsrs	r3, r3, #16
 8004fc2:	b2db      	uxtb	r3, r3
 8004fc4:	2b01      	cmp	r3, #1
 8004fc6:	d10c      	bne.n	8004fe2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	695b      	ldr	r3, [r3, #20]
 8004fce:	43da      	mvns	r2, r3
 8004fd0:	68bb      	ldr	r3, [r7, #8]
 8004fd2:	4013      	ands	r3, r2
 8004fd4:	b29b      	uxth	r3, r3
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	bf14      	ite	ne
 8004fda:	2301      	movne	r3, #1
 8004fdc:	2300      	moveq	r3, #0
 8004fde:	b2db      	uxtb	r3, r3
 8004fe0:	e00b      	b.n	8004ffa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	699b      	ldr	r3, [r3, #24]
 8004fe8:	43da      	mvns	r2, r3
 8004fea:	68bb      	ldr	r3, [r7, #8]
 8004fec:	4013      	ands	r3, r2
 8004fee:	b29b      	uxth	r3, r3
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	bf14      	ite	ne
 8004ff4:	2301      	movne	r3, #1
 8004ff6:	2300      	moveq	r3, #0
 8004ff8:	b2db      	uxtb	r3, r3
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d016      	beq.n	800502c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	2200      	movs	r2, #0
 8005002:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	2220      	movs	r2, #32
 8005008:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	2200      	movs	r2, #0
 8005010:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005018:	f043 0220 	orr.w	r2, r3, #32
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	2200      	movs	r2, #0
 8005024:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005028:	2301      	movs	r3, #1
 800502a:	e021      	b.n	8005070 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800502c:	68bb      	ldr	r3, [r7, #8]
 800502e:	0c1b      	lsrs	r3, r3, #16
 8005030:	b2db      	uxtb	r3, r3
 8005032:	2b01      	cmp	r3, #1
 8005034:	d10c      	bne.n	8005050 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	695b      	ldr	r3, [r3, #20]
 800503c:	43da      	mvns	r2, r3
 800503e:	68bb      	ldr	r3, [r7, #8]
 8005040:	4013      	ands	r3, r2
 8005042:	b29b      	uxth	r3, r3
 8005044:	2b00      	cmp	r3, #0
 8005046:	bf14      	ite	ne
 8005048:	2301      	movne	r3, #1
 800504a:	2300      	moveq	r3, #0
 800504c:	b2db      	uxtb	r3, r3
 800504e:	e00b      	b.n	8005068 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	699b      	ldr	r3, [r3, #24]
 8005056:	43da      	mvns	r2, r3
 8005058:	68bb      	ldr	r3, [r7, #8]
 800505a:	4013      	ands	r3, r2
 800505c:	b29b      	uxth	r3, r3
 800505e:	2b00      	cmp	r3, #0
 8005060:	bf14      	ite	ne
 8005062:	2301      	movne	r3, #1
 8005064:	2300      	moveq	r3, #0
 8005066:	b2db      	uxtb	r3, r3
 8005068:	2b00      	cmp	r3, #0
 800506a:	f47f af6d 	bne.w	8004f48 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800506e:	2300      	movs	r3, #0
}
 8005070:	4618      	mov	r0, r3
 8005072:	3710      	adds	r7, #16
 8005074:	46bd      	mov	sp, r7
 8005076:	bd80      	pop	{r7, pc}

08005078 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005078:	b580      	push	{r7, lr}
 800507a:	b084      	sub	sp, #16
 800507c:	af00      	add	r7, sp, #0
 800507e:	60f8      	str	r0, [r7, #12]
 8005080:	60b9      	str	r1, [r7, #8]
 8005082:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005084:	e034      	b.n	80050f0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005086:	68f8      	ldr	r0, [r7, #12]
 8005088:	f000 f8e3 	bl	8005252 <I2C_IsAcknowledgeFailed>
 800508c:	4603      	mov	r3, r0
 800508e:	2b00      	cmp	r3, #0
 8005090:	d001      	beq.n	8005096 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005092:	2301      	movs	r3, #1
 8005094:	e034      	b.n	8005100 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005096:	68bb      	ldr	r3, [r7, #8]
 8005098:	f1b3 3fff 	cmp.w	r3, #4294967295
 800509c:	d028      	beq.n	80050f0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800509e:	f7fe faf7 	bl	8003690 <HAL_GetTick>
 80050a2:	4602      	mov	r2, r0
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	1ad3      	subs	r3, r2, r3
 80050a8:	68ba      	ldr	r2, [r7, #8]
 80050aa:	429a      	cmp	r2, r3
 80050ac:	d302      	bcc.n	80050b4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80050ae:	68bb      	ldr	r3, [r7, #8]
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d11d      	bne.n	80050f0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	695b      	ldr	r3, [r3, #20]
 80050ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80050be:	2b80      	cmp	r3, #128	@ 0x80
 80050c0:	d016      	beq.n	80050f0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	2200      	movs	r2, #0
 80050c6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	2220      	movs	r2, #32
 80050cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	2200      	movs	r2, #0
 80050d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050dc:	f043 0220 	orr.w	r2, r3, #32
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	2200      	movs	r2, #0
 80050e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80050ec:	2301      	movs	r3, #1
 80050ee:	e007      	b.n	8005100 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	695b      	ldr	r3, [r3, #20]
 80050f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80050fa:	2b80      	cmp	r3, #128	@ 0x80
 80050fc:	d1c3      	bne.n	8005086 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80050fe:	2300      	movs	r3, #0
}
 8005100:	4618      	mov	r0, r3
 8005102:	3710      	adds	r7, #16
 8005104:	46bd      	mov	sp, r7
 8005106:	bd80      	pop	{r7, pc}

08005108 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005108:	b580      	push	{r7, lr}
 800510a:	b084      	sub	sp, #16
 800510c:	af00      	add	r7, sp, #0
 800510e:	60f8      	str	r0, [r7, #12]
 8005110:	60b9      	str	r1, [r7, #8]
 8005112:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005114:	e034      	b.n	8005180 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005116:	68f8      	ldr	r0, [r7, #12]
 8005118:	f000 f89b 	bl	8005252 <I2C_IsAcknowledgeFailed>
 800511c:	4603      	mov	r3, r0
 800511e:	2b00      	cmp	r3, #0
 8005120:	d001      	beq.n	8005126 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005122:	2301      	movs	r3, #1
 8005124:	e034      	b.n	8005190 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005126:	68bb      	ldr	r3, [r7, #8]
 8005128:	f1b3 3fff 	cmp.w	r3, #4294967295
 800512c:	d028      	beq.n	8005180 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800512e:	f7fe faaf 	bl	8003690 <HAL_GetTick>
 8005132:	4602      	mov	r2, r0
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	1ad3      	subs	r3, r2, r3
 8005138:	68ba      	ldr	r2, [r7, #8]
 800513a:	429a      	cmp	r2, r3
 800513c:	d302      	bcc.n	8005144 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800513e:	68bb      	ldr	r3, [r7, #8]
 8005140:	2b00      	cmp	r3, #0
 8005142:	d11d      	bne.n	8005180 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	695b      	ldr	r3, [r3, #20]
 800514a:	f003 0304 	and.w	r3, r3, #4
 800514e:	2b04      	cmp	r3, #4
 8005150:	d016      	beq.n	8005180 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	2200      	movs	r2, #0
 8005156:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	2220      	movs	r2, #32
 800515c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	2200      	movs	r2, #0
 8005164:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800516c:	f043 0220 	orr.w	r2, r3, #32
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	2200      	movs	r2, #0
 8005178:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800517c:	2301      	movs	r3, #1
 800517e:	e007      	b.n	8005190 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	695b      	ldr	r3, [r3, #20]
 8005186:	f003 0304 	and.w	r3, r3, #4
 800518a:	2b04      	cmp	r3, #4
 800518c:	d1c3      	bne.n	8005116 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800518e:	2300      	movs	r3, #0
}
 8005190:	4618      	mov	r0, r3
 8005192:	3710      	adds	r7, #16
 8005194:	46bd      	mov	sp, r7
 8005196:	bd80      	pop	{r7, pc}

08005198 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005198:	b580      	push	{r7, lr}
 800519a:	b084      	sub	sp, #16
 800519c:	af00      	add	r7, sp, #0
 800519e:	60f8      	str	r0, [r7, #12]
 80051a0:	60b9      	str	r1, [r7, #8]
 80051a2:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80051a4:	e049      	b.n	800523a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	695b      	ldr	r3, [r3, #20]
 80051ac:	f003 0310 	and.w	r3, r3, #16
 80051b0:	2b10      	cmp	r3, #16
 80051b2:	d119      	bne.n	80051e8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	f06f 0210 	mvn.w	r2, #16
 80051bc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	2200      	movs	r2, #0
 80051c2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	2220      	movs	r2, #32
 80051c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	2200      	movs	r2, #0
 80051d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	2200      	movs	r2, #0
 80051e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80051e4:	2301      	movs	r3, #1
 80051e6:	e030      	b.n	800524a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80051e8:	f7fe fa52 	bl	8003690 <HAL_GetTick>
 80051ec:	4602      	mov	r2, r0
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	1ad3      	subs	r3, r2, r3
 80051f2:	68ba      	ldr	r2, [r7, #8]
 80051f4:	429a      	cmp	r2, r3
 80051f6:	d302      	bcc.n	80051fe <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80051f8:	68bb      	ldr	r3, [r7, #8]
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d11d      	bne.n	800523a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	695b      	ldr	r3, [r3, #20]
 8005204:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005208:	2b40      	cmp	r3, #64	@ 0x40
 800520a:	d016      	beq.n	800523a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	2200      	movs	r2, #0
 8005210:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	2220      	movs	r2, #32
 8005216:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	2200      	movs	r2, #0
 800521e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005226:	f043 0220 	orr.w	r2, r3, #32
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	2200      	movs	r2, #0
 8005232:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8005236:	2301      	movs	r3, #1
 8005238:	e007      	b.n	800524a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	695b      	ldr	r3, [r3, #20]
 8005240:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005244:	2b40      	cmp	r3, #64	@ 0x40
 8005246:	d1ae      	bne.n	80051a6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005248:	2300      	movs	r3, #0
}
 800524a:	4618      	mov	r0, r3
 800524c:	3710      	adds	r7, #16
 800524e:	46bd      	mov	sp, r7
 8005250:	bd80      	pop	{r7, pc}

08005252 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005252:	b480      	push	{r7}
 8005254:	b083      	sub	sp, #12
 8005256:	af00      	add	r7, sp, #0
 8005258:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	695b      	ldr	r3, [r3, #20]
 8005260:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005264:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005268:	d11b      	bne.n	80052a2 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005272:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	2200      	movs	r2, #0
 8005278:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	2220      	movs	r2, #32
 800527e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	2200      	movs	r2, #0
 8005286:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800528e:	f043 0204 	orr.w	r2, r3, #4
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	2200      	movs	r2, #0
 800529a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800529e:	2301      	movs	r3, #1
 80052a0:	e000      	b.n	80052a4 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80052a2:	2300      	movs	r3, #0
}
 80052a4:	4618      	mov	r0, r3
 80052a6:	370c      	adds	r7, #12
 80052a8:	46bd      	mov	sp, r7
 80052aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ae:	4770      	bx	lr

080052b0 <HAL_PWR_EnableBkUpAccess>:
  *         in backup domain protection disabling/enabling after programming the
  *         DBP bit" section.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80052b0:	b480      	push	{r7}
 80052b2:	b083      	sub	sp, #12
 80052b4:	af00      	add	r7, sp, #0
  __IO uint32_t dummyread;
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 80052b6:	4b06      	ldr	r3, [pc, #24]	@ (80052d0 <HAL_PWR_EnableBkUpAccess+0x20>)
 80052b8:	2201      	movs	r2, #1
 80052ba:	601a      	str	r2, [r3, #0]
  dummyread = PWR->CR;
 80052bc:	4b05      	ldr	r3, [pc, #20]	@ (80052d4 <HAL_PWR_EnableBkUpAccess+0x24>)
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	607b      	str	r3, [r7, #4]
  UNUSED(dummyread);
 80052c2:	687b      	ldr	r3, [r7, #4]
}
 80052c4:	bf00      	nop
 80052c6:	370c      	adds	r7, #12
 80052c8:	46bd      	mov	sp, r7
 80052ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ce:	4770      	bx	lr
 80052d0:	420e0020 	.word	0x420e0020
 80052d4:	40007000 	.word	0x40007000

080052d8 <HAL_PWR_DisableBkUpAccess>:
  *         in backup domain protection disabling/enabling after programming the
  *         DBP bit" section.
  * @retval None
  */
void HAL_PWR_DisableBkUpAccess(void)
{
 80052d8:	b480      	push	{r7}
 80052da:	b083      	sub	sp, #12
 80052dc:	af00      	add	r7, sp, #0
  __IO uint32_t dummyread;
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)DISABLE;
 80052de:	4b06      	ldr	r3, [pc, #24]	@ (80052f8 <HAL_PWR_DisableBkUpAccess+0x20>)
 80052e0:	2200      	movs	r2, #0
 80052e2:	601a      	str	r2, [r3, #0]
  dummyread = PWR->CR;
 80052e4:	4b05      	ldr	r3, [pc, #20]	@ (80052fc <HAL_PWR_DisableBkUpAccess+0x24>)
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	607b      	str	r3, [r7, #4]
  UNUSED(dummyread);
 80052ea:	687b      	ldr	r3, [r7, #4]
}
 80052ec:	bf00      	nop
 80052ee:	370c      	adds	r7, #12
 80052f0:	46bd      	mov	sp, r7
 80052f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052f6:	4770      	bx	lr
 80052f8:	420e0020 	.word	0x420e0020
 80052fc:	40007000 	.word	0x40007000

08005300 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005300:	b580      	push	{r7, lr}
 8005302:	b086      	sub	sp, #24
 8005304:	af00      	add	r7, sp, #0
 8005306:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	2b00      	cmp	r3, #0
 800530c:	d101      	bne.n	8005312 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800530e:	2301      	movs	r3, #1
 8005310:	e267      	b.n	80057e2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	f003 0301 	and.w	r3, r3, #1
 800531a:	2b00      	cmp	r3, #0
 800531c:	d075      	beq.n	800540a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800531e:	4b88      	ldr	r3, [pc, #544]	@ (8005540 <HAL_RCC_OscConfig+0x240>)
 8005320:	689b      	ldr	r3, [r3, #8]
 8005322:	f003 030c 	and.w	r3, r3, #12
 8005326:	2b04      	cmp	r3, #4
 8005328:	d00c      	beq.n	8005344 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800532a:	4b85      	ldr	r3, [pc, #532]	@ (8005540 <HAL_RCC_OscConfig+0x240>)
 800532c:	689b      	ldr	r3, [r3, #8]
 800532e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005332:	2b08      	cmp	r3, #8
 8005334:	d112      	bne.n	800535c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005336:	4b82      	ldr	r3, [pc, #520]	@ (8005540 <HAL_RCC_OscConfig+0x240>)
 8005338:	685b      	ldr	r3, [r3, #4]
 800533a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800533e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005342:	d10b      	bne.n	800535c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005344:	4b7e      	ldr	r3, [pc, #504]	@ (8005540 <HAL_RCC_OscConfig+0x240>)
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800534c:	2b00      	cmp	r3, #0
 800534e:	d05b      	beq.n	8005408 <HAL_RCC_OscConfig+0x108>
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	685b      	ldr	r3, [r3, #4]
 8005354:	2b00      	cmp	r3, #0
 8005356:	d157      	bne.n	8005408 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005358:	2301      	movs	r3, #1
 800535a:	e242      	b.n	80057e2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	685b      	ldr	r3, [r3, #4]
 8005360:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005364:	d106      	bne.n	8005374 <HAL_RCC_OscConfig+0x74>
 8005366:	4b76      	ldr	r3, [pc, #472]	@ (8005540 <HAL_RCC_OscConfig+0x240>)
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	4a75      	ldr	r2, [pc, #468]	@ (8005540 <HAL_RCC_OscConfig+0x240>)
 800536c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005370:	6013      	str	r3, [r2, #0]
 8005372:	e01d      	b.n	80053b0 <HAL_RCC_OscConfig+0xb0>
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	685b      	ldr	r3, [r3, #4]
 8005378:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800537c:	d10c      	bne.n	8005398 <HAL_RCC_OscConfig+0x98>
 800537e:	4b70      	ldr	r3, [pc, #448]	@ (8005540 <HAL_RCC_OscConfig+0x240>)
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	4a6f      	ldr	r2, [pc, #444]	@ (8005540 <HAL_RCC_OscConfig+0x240>)
 8005384:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005388:	6013      	str	r3, [r2, #0]
 800538a:	4b6d      	ldr	r3, [pc, #436]	@ (8005540 <HAL_RCC_OscConfig+0x240>)
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	4a6c      	ldr	r2, [pc, #432]	@ (8005540 <HAL_RCC_OscConfig+0x240>)
 8005390:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005394:	6013      	str	r3, [r2, #0]
 8005396:	e00b      	b.n	80053b0 <HAL_RCC_OscConfig+0xb0>
 8005398:	4b69      	ldr	r3, [pc, #420]	@ (8005540 <HAL_RCC_OscConfig+0x240>)
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	4a68      	ldr	r2, [pc, #416]	@ (8005540 <HAL_RCC_OscConfig+0x240>)
 800539e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80053a2:	6013      	str	r3, [r2, #0]
 80053a4:	4b66      	ldr	r3, [pc, #408]	@ (8005540 <HAL_RCC_OscConfig+0x240>)
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	4a65      	ldr	r2, [pc, #404]	@ (8005540 <HAL_RCC_OscConfig+0x240>)
 80053aa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80053ae:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	685b      	ldr	r3, [r3, #4]
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d013      	beq.n	80053e0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80053b8:	f7fe f96a 	bl	8003690 <HAL_GetTick>
 80053bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80053be:	e008      	b.n	80053d2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80053c0:	f7fe f966 	bl	8003690 <HAL_GetTick>
 80053c4:	4602      	mov	r2, r0
 80053c6:	693b      	ldr	r3, [r7, #16]
 80053c8:	1ad3      	subs	r3, r2, r3
 80053ca:	2b64      	cmp	r3, #100	@ 0x64
 80053cc:	d901      	bls.n	80053d2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80053ce:	2303      	movs	r3, #3
 80053d0:	e207      	b.n	80057e2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80053d2:	4b5b      	ldr	r3, [pc, #364]	@ (8005540 <HAL_RCC_OscConfig+0x240>)
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d0f0      	beq.n	80053c0 <HAL_RCC_OscConfig+0xc0>
 80053de:	e014      	b.n	800540a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80053e0:	f7fe f956 	bl	8003690 <HAL_GetTick>
 80053e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80053e6:	e008      	b.n	80053fa <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80053e8:	f7fe f952 	bl	8003690 <HAL_GetTick>
 80053ec:	4602      	mov	r2, r0
 80053ee:	693b      	ldr	r3, [r7, #16]
 80053f0:	1ad3      	subs	r3, r2, r3
 80053f2:	2b64      	cmp	r3, #100	@ 0x64
 80053f4:	d901      	bls.n	80053fa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80053f6:	2303      	movs	r3, #3
 80053f8:	e1f3      	b.n	80057e2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80053fa:	4b51      	ldr	r3, [pc, #324]	@ (8005540 <HAL_RCC_OscConfig+0x240>)
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005402:	2b00      	cmp	r3, #0
 8005404:	d1f0      	bne.n	80053e8 <HAL_RCC_OscConfig+0xe8>
 8005406:	e000      	b.n	800540a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005408:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	f003 0302 	and.w	r3, r3, #2
 8005412:	2b00      	cmp	r3, #0
 8005414:	d063      	beq.n	80054de <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005416:	4b4a      	ldr	r3, [pc, #296]	@ (8005540 <HAL_RCC_OscConfig+0x240>)
 8005418:	689b      	ldr	r3, [r3, #8]
 800541a:	f003 030c 	and.w	r3, r3, #12
 800541e:	2b00      	cmp	r3, #0
 8005420:	d00b      	beq.n	800543a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005422:	4b47      	ldr	r3, [pc, #284]	@ (8005540 <HAL_RCC_OscConfig+0x240>)
 8005424:	689b      	ldr	r3, [r3, #8]
 8005426:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800542a:	2b08      	cmp	r3, #8
 800542c:	d11c      	bne.n	8005468 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800542e:	4b44      	ldr	r3, [pc, #272]	@ (8005540 <HAL_RCC_OscConfig+0x240>)
 8005430:	685b      	ldr	r3, [r3, #4]
 8005432:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005436:	2b00      	cmp	r3, #0
 8005438:	d116      	bne.n	8005468 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800543a:	4b41      	ldr	r3, [pc, #260]	@ (8005540 <HAL_RCC_OscConfig+0x240>)
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	f003 0302 	and.w	r3, r3, #2
 8005442:	2b00      	cmp	r3, #0
 8005444:	d005      	beq.n	8005452 <HAL_RCC_OscConfig+0x152>
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	68db      	ldr	r3, [r3, #12]
 800544a:	2b01      	cmp	r3, #1
 800544c:	d001      	beq.n	8005452 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800544e:	2301      	movs	r3, #1
 8005450:	e1c7      	b.n	80057e2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005452:	4b3b      	ldr	r3, [pc, #236]	@ (8005540 <HAL_RCC_OscConfig+0x240>)
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	691b      	ldr	r3, [r3, #16]
 800545e:	00db      	lsls	r3, r3, #3
 8005460:	4937      	ldr	r1, [pc, #220]	@ (8005540 <HAL_RCC_OscConfig+0x240>)
 8005462:	4313      	orrs	r3, r2
 8005464:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005466:	e03a      	b.n	80054de <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	68db      	ldr	r3, [r3, #12]
 800546c:	2b00      	cmp	r3, #0
 800546e:	d020      	beq.n	80054b2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005470:	4b34      	ldr	r3, [pc, #208]	@ (8005544 <HAL_RCC_OscConfig+0x244>)
 8005472:	2201      	movs	r2, #1
 8005474:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005476:	f7fe f90b 	bl	8003690 <HAL_GetTick>
 800547a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800547c:	e008      	b.n	8005490 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800547e:	f7fe f907 	bl	8003690 <HAL_GetTick>
 8005482:	4602      	mov	r2, r0
 8005484:	693b      	ldr	r3, [r7, #16]
 8005486:	1ad3      	subs	r3, r2, r3
 8005488:	2b02      	cmp	r3, #2
 800548a:	d901      	bls.n	8005490 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800548c:	2303      	movs	r3, #3
 800548e:	e1a8      	b.n	80057e2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005490:	4b2b      	ldr	r3, [pc, #172]	@ (8005540 <HAL_RCC_OscConfig+0x240>)
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	f003 0302 	and.w	r3, r3, #2
 8005498:	2b00      	cmp	r3, #0
 800549a:	d0f0      	beq.n	800547e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800549c:	4b28      	ldr	r3, [pc, #160]	@ (8005540 <HAL_RCC_OscConfig+0x240>)
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	691b      	ldr	r3, [r3, #16]
 80054a8:	00db      	lsls	r3, r3, #3
 80054aa:	4925      	ldr	r1, [pc, #148]	@ (8005540 <HAL_RCC_OscConfig+0x240>)
 80054ac:	4313      	orrs	r3, r2
 80054ae:	600b      	str	r3, [r1, #0]
 80054b0:	e015      	b.n	80054de <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80054b2:	4b24      	ldr	r3, [pc, #144]	@ (8005544 <HAL_RCC_OscConfig+0x244>)
 80054b4:	2200      	movs	r2, #0
 80054b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80054b8:	f7fe f8ea 	bl	8003690 <HAL_GetTick>
 80054bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80054be:	e008      	b.n	80054d2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80054c0:	f7fe f8e6 	bl	8003690 <HAL_GetTick>
 80054c4:	4602      	mov	r2, r0
 80054c6:	693b      	ldr	r3, [r7, #16]
 80054c8:	1ad3      	subs	r3, r2, r3
 80054ca:	2b02      	cmp	r3, #2
 80054cc:	d901      	bls.n	80054d2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80054ce:	2303      	movs	r3, #3
 80054d0:	e187      	b.n	80057e2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80054d2:	4b1b      	ldr	r3, [pc, #108]	@ (8005540 <HAL_RCC_OscConfig+0x240>)
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	f003 0302 	and.w	r3, r3, #2
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d1f0      	bne.n	80054c0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	f003 0308 	and.w	r3, r3, #8
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d036      	beq.n	8005558 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	695b      	ldr	r3, [r3, #20]
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d016      	beq.n	8005520 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80054f2:	4b15      	ldr	r3, [pc, #84]	@ (8005548 <HAL_RCC_OscConfig+0x248>)
 80054f4:	2201      	movs	r2, #1
 80054f6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80054f8:	f7fe f8ca 	bl	8003690 <HAL_GetTick>
 80054fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80054fe:	e008      	b.n	8005512 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005500:	f7fe f8c6 	bl	8003690 <HAL_GetTick>
 8005504:	4602      	mov	r2, r0
 8005506:	693b      	ldr	r3, [r7, #16]
 8005508:	1ad3      	subs	r3, r2, r3
 800550a:	2b02      	cmp	r3, #2
 800550c:	d901      	bls.n	8005512 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800550e:	2303      	movs	r3, #3
 8005510:	e167      	b.n	80057e2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005512:	4b0b      	ldr	r3, [pc, #44]	@ (8005540 <HAL_RCC_OscConfig+0x240>)
 8005514:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005516:	f003 0302 	and.w	r3, r3, #2
 800551a:	2b00      	cmp	r3, #0
 800551c:	d0f0      	beq.n	8005500 <HAL_RCC_OscConfig+0x200>
 800551e:	e01b      	b.n	8005558 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005520:	4b09      	ldr	r3, [pc, #36]	@ (8005548 <HAL_RCC_OscConfig+0x248>)
 8005522:	2200      	movs	r2, #0
 8005524:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005526:	f7fe f8b3 	bl	8003690 <HAL_GetTick>
 800552a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800552c:	e00e      	b.n	800554c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800552e:	f7fe f8af 	bl	8003690 <HAL_GetTick>
 8005532:	4602      	mov	r2, r0
 8005534:	693b      	ldr	r3, [r7, #16]
 8005536:	1ad3      	subs	r3, r2, r3
 8005538:	2b02      	cmp	r3, #2
 800553a:	d907      	bls.n	800554c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800553c:	2303      	movs	r3, #3
 800553e:	e150      	b.n	80057e2 <HAL_RCC_OscConfig+0x4e2>
 8005540:	40023800 	.word	0x40023800
 8005544:	42470000 	.word	0x42470000
 8005548:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800554c:	4b88      	ldr	r3, [pc, #544]	@ (8005770 <HAL_RCC_OscConfig+0x470>)
 800554e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005550:	f003 0302 	and.w	r3, r3, #2
 8005554:	2b00      	cmp	r3, #0
 8005556:	d1ea      	bne.n	800552e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	f003 0304 	and.w	r3, r3, #4
 8005560:	2b00      	cmp	r3, #0
 8005562:	f000 8097 	beq.w	8005694 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005566:	2300      	movs	r3, #0
 8005568:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800556a:	4b81      	ldr	r3, [pc, #516]	@ (8005770 <HAL_RCC_OscConfig+0x470>)
 800556c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800556e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005572:	2b00      	cmp	r3, #0
 8005574:	d10f      	bne.n	8005596 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005576:	2300      	movs	r3, #0
 8005578:	60bb      	str	r3, [r7, #8]
 800557a:	4b7d      	ldr	r3, [pc, #500]	@ (8005770 <HAL_RCC_OscConfig+0x470>)
 800557c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800557e:	4a7c      	ldr	r2, [pc, #496]	@ (8005770 <HAL_RCC_OscConfig+0x470>)
 8005580:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005584:	6413      	str	r3, [r2, #64]	@ 0x40
 8005586:	4b7a      	ldr	r3, [pc, #488]	@ (8005770 <HAL_RCC_OscConfig+0x470>)
 8005588:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800558a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800558e:	60bb      	str	r3, [r7, #8]
 8005590:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005592:	2301      	movs	r3, #1
 8005594:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005596:	4b77      	ldr	r3, [pc, #476]	@ (8005774 <HAL_RCC_OscConfig+0x474>)
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d118      	bne.n	80055d4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80055a2:	4b74      	ldr	r3, [pc, #464]	@ (8005774 <HAL_RCC_OscConfig+0x474>)
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	4a73      	ldr	r2, [pc, #460]	@ (8005774 <HAL_RCC_OscConfig+0x474>)
 80055a8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80055ac:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80055ae:	f7fe f86f 	bl	8003690 <HAL_GetTick>
 80055b2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80055b4:	e008      	b.n	80055c8 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80055b6:	f7fe f86b 	bl	8003690 <HAL_GetTick>
 80055ba:	4602      	mov	r2, r0
 80055bc:	693b      	ldr	r3, [r7, #16]
 80055be:	1ad3      	subs	r3, r2, r3
 80055c0:	2b02      	cmp	r3, #2
 80055c2:	d901      	bls.n	80055c8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80055c4:	2303      	movs	r3, #3
 80055c6:	e10c      	b.n	80057e2 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80055c8:	4b6a      	ldr	r3, [pc, #424]	@ (8005774 <HAL_RCC_OscConfig+0x474>)
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d0f0      	beq.n	80055b6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	689b      	ldr	r3, [r3, #8]
 80055d8:	2b01      	cmp	r3, #1
 80055da:	d106      	bne.n	80055ea <HAL_RCC_OscConfig+0x2ea>
 80055dc:	4b64      	ldr	r3, [pc, #400]	@ (8005770 <HAL_RCC_OscConfig+0x470>)
 80055de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80055e0:	4a63      	ldr	r2, [pc, #396]	@ (8005770 <HAL_RCC_OscConfig+0x470>)
 80055e2:	f043 0301 	orr.w	r3, r3, #1
 80055e6:	6713      	str	r3, [r2, #112]	@ 0x70
 80055e8:	e01c      	b.n	8005624 <HAL_RCC_OscConfig+0x324>
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	689b      	ldr	r3, [r3, #8]
 80055ee:	2b05      	cmp	r3, #5
 80055f0:	d10c      	bne.n	800560c <HAL_RCC_OscConfig+0x30c>
 80055f2:	4b5f      	ldr	r3, [pc, #380]	@ (8005770 <HAL_RCC_OscConfig+0x470>)
 80055f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80055f6:	4a5e      	ldr	r2, [pc, #376]	@ (8005770 <HAL_RCC_OscConfig+0x470>)
 80055f8:	f043 0304 	orr.w	r3, r3, #4
 80055fc:	6713      	str	r3, [r2, #112]	@ 0x70
 80055fe:	4b5c      	ldr	r3, [pc, #368]	@ (8005770 <HAL_RCC_OscConfig+0x470>)
 8005600:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005602:	4a5b      	ldr	r2, [pc, #364]	@ (8005770 <HAL_RCC_OscConfig+0x470>)
 8005604:	f043 0301 	orr.w	r3, r3, #1
 8005608:	6713      	str	r3, [r2, #112]	@ 0x70
 800560a:	e00b      	b.n	8005624 <HAL_RCC_OscConfig+0x324>
 800560c:	4b58      	ldr	r3, [pc, #352]	@ (8005770 <HAL_RCC_OscConfig+0x470>)
 800560e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005610:	4a57      	ldr	r2, [pc, #348]	@ (8005770 <HAL_RCC_OscConfig+0x470>)
 8005612:	f023 0301 	bic.w	r3, r3, #1
 8005616:	6713      	str	r3, [r2, #112]	@ 0x70
 8005618:	4b55      	ldr	r3, [pc, #340]	@ (8005770 <HAL_RCC_OscConfig+0x470>)
 800561a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800561c:	4a54      	ldr	r2, [pc, #336]	@ (8005770 <HAL_RCC_OscConfig+0x470>)
 800561e:	f023 0304 	bic.w	r3, r3, #4
 8005622:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	689b      	ldr	r3, [r3, #8]
 8005628:	2b00      	cmp	r3, #0
 800562a:	d015      	beq.n	8005658 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800562c:	f7fe f830 	bl	8003690 <HAL_GetTick>
 8005630:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005632:	e00a      	b.n	800564a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005634:	f7fe f82c 	bl	8003690 <HAL_GetTick>
 8005638:	4602      	mov	r2, r0
 800563a:	693b      	ldr	r3, [r7, #16]
 800563c:	1ad3      	subs	r3, r2, r3
 800563e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005642:	4293      	cmp	r3, r2
 8005644:	d901      	bls.n	800564a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005646:	2303      	movs	r3, #3
 8005648:	e0cb      	b.n	80057e2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800564a:	4b49      	ldr	r3, [pc, #292]	@ (8005770 <HAL_RCC_OscConfig+0x470>)
 800564c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800564e:	f003 0302 	and.w	r3, r3, #2
 8005652:	2b00      	cmp	r3, #0
 8005654:	d0ee      	beq.n	8005634 <HAL_RCC_OscConfig+0x334>
 8005656:	e014      	b.n	8005682 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005658:	f7fe f81a 	bl	8003690 <HAL_GetTick>
 800565c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800565e:	e00a      	b.n	8005676 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005660:	f7fe f816 	bl	8003690 <HAL_GetTick>
 8005664:	4602      	mov	r2, r0
 8005666:	693b      	ldr	r3, [r7, #16]
 8005668:	1ad3      	subs	r3, r2, r3
 800566a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800566e:	4293      	cmp	r3, r2
 8005670:	d901      	bls.n	8005676 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005672:	2303      	movs	r3, #3
 8005674:	e0b5      	b.n	80057e2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005676:	4b3e      	ldr	r3, [pc, #248]	@ (8005770 <HAL_RCC_OscConfig+0x470>)
 8005678:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800567a:	f003 0302 	and.w	r3, r3, #2
 800567e:	2b00      	cmp	r3, #0
 8005680:	d1ee      	bne.n	8005660 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005682:	7dfb      	ldrb	r3, [r7, #23]
 8005684:	2b01      	cmp	r3, #1
 8005686:	d105      	bne.n	8005694 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005688:	4b39      	ldr	r3, [pc, #228]	@ (8005770 <HAL_RCC_OscConfig+0x470>)
 800568a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800568c:	4a38      	ldr	r2, [pc, #224]	@ (8005770 <HAL_RCC_OscConfig+0x470>)
 800568e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005692:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	699b      	ldr	r3, [r3, #24]
 8005698:	2b00      	cmp	r3, #0
 800569a:	f000 80a1 	beq.w	80057e0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800569e:	4b34      	ldr	r3, [pc, #208]	@ (8005770 <HAL_RCC_OscConfig+0x470>)
 80056a0:	689b      	ldr	r3, [r3, #8]
 80056a2:	f003 030c 	and.w	r3, r3, #12
 80056a6:	2b08      	cmp	r3, #8
 80056a8:	d05c      	beq.n	8005764 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	699b      	ldr	r3, [r3, #24]
 80056ae:	2b02      	cmp	r3, #2
 80056b0:	d141      	bne.n	8005736 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80056b2:	4b31      	ldr	r3, [pc, #196]	@ (8005778 <HAL_RCC_OscConfig+0x478>)
 80056b4:	2200      	movs	r2, #0
 80056b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80056b8:	f7fd ffea 	bl	8003690 <HAL_GetTick>
 80056bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80056be:	e008      	b.n	80056d2 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80056c0:	f7fd ffe6 	bl	8003690 <HAL_GetTick>
 80056c4:	4602      	mov	r2, r0
 80056c6:	693b      	ldr	r3, [r7, #16]
 80056c8:	1ad3      	subs	r3, r2, r3
 80056ca:	2b02      	cmp	r3, #2
 80056cc:	d901      	bls.n	80056d2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80056ce:	2303      	movs	r3, #3
 80056d0:	e087      	b.n	80057e2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80056d2:	4b27      	ldr	r3, [pc, #156]	@ (8005770 <HAL_RCC_OscConfig+0x470>)
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d1f0      	bne.n	80056c0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	69da      	ldr	r2, [r3, #28]
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	6a1b      	ldr	r3, [r3, #32]
 80056e6:	431a      	orrs	r2, r3
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056ec:	019b      	lsls	r3, r3, #6
 80056ee:	431a      	orrs	r2, r3
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80056f4:	085b      	lsrs	r3, r3, #1
 80056f6:	3b01      	subs	r3, #1
 80056f8:	041b      	lsls	r3, r3, #16
 80056fa:	431a      	orrs	r2, r3
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005700:	061b      	lsls	r3, r3, #24
 8005702:	491b      	ldr	r1, [pc, #108]	@ (8005770 <HAL_RCC_OscConfig+0x470>)
 8005704:	4313      	orrs	r3, r2
 8005706:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005708:	4b1b      	ldr	r3, [pc, #108]	@ (8005778 <HAL_RCC_OscConfig+0x478>)
 800570a:	2201      	movs	r2, #1
 800570c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800570e:	f7fd ffbf 	bl	8003690 <HAL_GetTick>
 8005712:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005714:	e008      	b.n	8005728 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005716:	f7fd ffbb 	bl	8003690 <HAL_GetTick>
 800571a:	4602      	mov	r2, r0
 800571c:	693b      	ldr	r3, [r7, #16]
 800571e:	1ad3      	subs	r3, r2, r3
 8005720:	2b02      	cmp	r3, #2
 8005722:	d901      	bls.n	8005728 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005724:	2303      	movs	r3, #3
 8005726:	e05c      	b.n	80057e2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005728:	4b11      	ldr	r3, [pc, #68]	@ (8005770 <HAL_RCC_OscConfig+0x470>)
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005730:	2b00      	cmp	r3, #0
 8005732:	d0f0      	beq.n	8005716 <HAL_RCC_OscConfig+0x416>
 8005734:	e054      	b.n	80057e0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005736:	4b10      	ldr	r3, [pc, #64]	@ (8005778 <HAL_RCC_OscConfig+0x478>)
 8005738:	2200      	movs	r2, #0
 800573a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800573c:	f7fd ffa8 	bl	8003690 <HAL_GetTick>
 8005740:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005742:	e008      	b.n	8005756 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005744:	f7fd ffa4 	bl	8003690 <HAL_GetTick>
 8005748:	4602      	mov	r2, r0
 800574a:	693b      	ldr	r3, [r7, #16]
 800574c:	1ad3      	subs	r3, r2, r3
 800574e:	2b02      	cmp	r3, #2
 8005750:	d901      	bls.n	8005756 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005752:	2303      	movs	r3, #3
 8005754:	e045      	b.n	80057e2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005756:	4b06      	ldr	r3, [pc, #24]	@ (8005770 <HAL_RCC_OscConfig+0x470>)
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800575e:	2b00      	cmp	r3, #0
 8005760:	d1f0      	bne.n	8005744 <HAL_RCC_OscConfig+0x444>
 8005762:	e03d      	b.n	80057e0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	699b      	ldr	r3, [r3, #24]
 8005768:	2b01      	cmp	r3, #1
 800576a:	d107      	bne.n	800577c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800576c:	2301      	movs	r3, #1
 800576e:	e038      	b.n	80057e2 <HAL_RCC_OscConfig+0x4e2>
 8005770:	40023800 	.word	0x40023800
 8005774:	40007000 	.word	0x40007000
 8005778:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800577c:	4b1b      	ldr	r3, [pc, #108]	@ (80057ec <HAL_RCC_OscConfig+0x4ec>)
 800577e:	685b      	ldr	r3, [r3, #4]
 8005780:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	699b      	ldr	r3, [r3, #24]
 8005786:	2b01      	cmp	r3, #1
 8005788:	d028      	beq.n	80057dc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005794:	429a      	cmp	r2, r3
 8005796:	d121      	bne.n	80057dc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80057a2:	429a      	cmp	r2, r3
 80057a4:	d11a      	bne.n	80057dc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80057a6:	68fa      	ldr	r2, [r7, #12]
 80057a8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80057ac:	4013      	ands	r3, r2
 80057ae:	687a      	ldr	r2, [r7, #4]
 80057b0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80057b2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80057b4:	4293      	cmp	r3, r2
 80057b6:	d111      	bne.n	80057dc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057c2:	085b      	lsrs	r3, r3, #1
 80057c4:	3b01      	subs	r3, #1
 80057c6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80057c8:	429a      	cmp	r2, r3
 80057ca:	d107      	bne.n	80057dc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057d6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80057d8:	429a      	cmp	r2, r3
 80057da:	d001      	beq.n	80057e0 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80057dc:	2301      	movs	r3, #1
 80057de:	e000      	b.n	80057e2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80057e0:	2300      	movs	r3, #0
}
 80057e2:	4618      	mov	r0, r3
 80057e4:	3718      	adds	r7, #24
 80057e6:	46bd      	mov	sp, r7
 80057e8:	bd80      	pop	{r7, pc}
 80057ea:	bf00      	nop
 80057ec:	40023800 	.word	0x40023800

080057f0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80057f0:	b580      	push	{r7, lr}
 80057f2:	b084      	sub	sp, #16
 80057f4:	af00      	add	r7, sp, #0
 80057f6:	6078      	str	r0, [r7, #4]
 80057f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	d101      	bne.n	8005804 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005800:	2301      	movs	r3, #1
 8005802:	e0cc      	b.n	800599e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005804:	4b68      	ldr	r3, [pc, #416]	@ (80059a8 <HAL_RCC_ClockConfig+0x1b8>)
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	f003 0307 	and.w	r3, r3, #7
 800580c:	683a      	ldr	r2, [r7, #0]
 800580e:	429a      	cmp	r2, r3
 8005810:	d90c      	bls.n	800582c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005812:	4b65      	ldr	r3, [pc, #404]	@ (80059a8 <HAL_RCC_ClockConfig+0x1b8>)
 8005814:	683a      	ldr	r2, [r7, #0]
 8005816:	b2d2      	uxtb	r2, r2
 8005818:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800581a:	4b63      	ldr	r3, [pc, #396]	@ (80059a8 <HAL_RCC_ClockConfig+0x1b8>)
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	f003 0307 	and.w	r3, r3, #7
 8005822:	683a      	ldr	r2, [r7, #0]
 8005824:	429a      	cmp	r2, r3
 8005826:	d001      	beq.n	800582c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005828:	2301      	movs	r3, #1
 800582a:	e0b8      	b.n	800599e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	f003 0302 	and.w	r3, r3, #2
 8005834:	2b00      	cmp	r3, #0
 8005836:	d020      	beq.n	800587a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	f003 0304 	and.w	r3, r3, #4
 8005840:	2b00      	cmp	r3, #0
 8005842:	d005      	beq.n	8005850 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005844:	4b59      	ldr	r3, [pc, #356]	@ (80059ac <HAL_RCC_ClockConfig+0x1bc>)
 8005846:	689b      	ldr	r3, [r3, #8]
 8005848:	4a58      	ldr	r2, [pc, #352]	@ (80059ac <HAL_RCC_ClockConfig+0x1bc>)
 800584a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800584e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	f003 0308 	and.w	r3, r3, #8
 8005858:	2b00      	cmp	r3, #0
 800585a:	d005      	beq.n	8005868 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800585c:	4b53      	ldr	r3, [pc, #332]	@ (80059ac <HAL_RCC_ClockConfig+0x1bc>)
 800585e:	689b      	ldr	r3, [r3, #8]
 8005860:	4a52      	ldr	r2, [pc, #328]	@ (80059ac <HAL_RCC_ClockConfig+0x1bc>)
 8005862:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005866:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005868:	4b50      	ldr	r3, [pc, #320]	@ (80059ac <HAL_RCC_ClockConfig+0x1bc>)
 800586a:	689b      	ldr	r3, [r3, #8]
 800586c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	689b      	ldr	r3, [r3, #8]
 8005874:	494d      	ldr	r1, [pc, #308]	@ (80059ac <HAL_RCC_ClockConfig+0x1bc>)
 8005876:	4313      	orrs	r3, r2
 8005878:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	f003 0301 	and.w	r3, r3, #1
 8005882:	2b00      	cmp	r3, #0
 8005884:	d044      	beq.n	8005910 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	685b      	ldr	r3, [r3, #4]
 800588a:	2b01      	cmp	r3, #1
 800588c:	d107      	bne.n	800589e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800588e:	4b47      	ldr	r3, [pc, #284]	@ (80059ac <HAL_RCC_ClockConfig+0x1bc>)
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005896:	2b00      	cmp	r3, #0
 8005898:	d119      	bne.n	80058ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800589a:	2301      	movs	r3, #1
 800589c:	e07f      	b.n	800599e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	685b      	ldr	r3, [r3, #4]
 80058a2:	2b02      	cmp	r3, #2
 80058a4:	d003      	beq.n	80058ae <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80058aa:	2b03      	cmp	r3, #3
 80058ac:	d107      	bne.n	80058be <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80058ae:	4b3f      	ldr	r3, [pc, #252]	@ (80059ac <HAL_RCC_ClockConfig+0x1bc>)
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d109      	bne.n	80058ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80058ba:	2301      	movs	r3, #1
 80058bc:	e06f      	b.n	800599e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80058be:	4b3b      	ldr	r3, [pc, #236]	@ (80059ac <HAL_RCC_ClockConfig+0x1bc>)
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	f003 0302 	and.w	r3, r3, #2
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d101      	bne.n	80058ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80058ca:	2301      	movs	r3, #1
 80058cc:	e067      	b.n	800599e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80058ce:	4b37      	ldr	r3, [pc, #220]	@ (80059ac <HAL_RCC_ClockConfig+0x1bc>)
 80058d0:	689b      	ldr	r3, [r3, #8]
 80058d2:	f023 0203 	bic.w	r2, r3, #3
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	685b      	ldr	r3, [r3, #4]
 80058da:	4934      	ldr	r1, [pc, #208]	@ (80059ac <HAL_RCC_ClockConfig+0x1bc>)
 80058dc:	4313      	orrs	r3, r2
 80058de:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80058e0:	f7fd fed6 	bl	8003690 <HAL_GetTick>
 80058e4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80058e6:	e00a      	b.n	80058fe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80058e8:	f7fd fed2 	bl	8003690 <HAL_GetTick>
 80058ec:	4602      	mov	r2, r0
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	1ad3      	subs	r3, r2, r3
 80058f2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80058f6:	4293      	cmp	r3, r2
 80058f8:	d901      	bls.n	80058fe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80058fa:	2303      	movs	r3, #3
 80058fc:	e04f      	b.n	800599e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80058fe:	4b2b      	ldr	r3, [pc, #172]	@ (80059ac <HAL_RCC_ClockConfig+0x1bc>)
 8005900:	689b      	ldr	r3, [r3, #8]
 8005902:	f003 020c 	and.w	r2, r3, #12
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	685b      	ldr	r3, [r3, #4]
 800590a:	009b      	lsls	r3, r3, #2
 800590c:	429a      	cmp	r2, r3
 800590e:	d1eb      	bne.n	80058e8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005910:	4b25      	ldr	r3, [pc, #148]	@ (80059a8 <HAL_RCC_ClockConfig+0x1b8>)
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	f003 0307 	and.w	r3, r3, #7
 8005918:	683a      	ldr	r2, [r7, #0]
 800591a:	429a      	cmp	r2, r3
 800591c:	d20c      	bcs.n	8005938 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800591e:	4b22      	ldr	r3, [pc, #136]	@ (80059a8 <HAL_RCC_ClockConfig+0x1b8>)
 8005920:	683a      	ldr	r2, [r7, #0]
 8005922:	b2d2      	uxtb	r2, r2
 8005924:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005926:	4b20      	ldr	r3, [pc, #128]	@ (80059a8 <HAL_RCC_ClockConfig+0x1b8>)
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	f003 0307 	and.w	r3, r3, #7
 800592e:	683a      	ldr	r2, [r7, #0]
 8005930:	429a      	cmp	r2, r3
 8005932:	d001      	beq.n	8005938 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005934:	2301      	movs	r3, #1
 8005936:	e032      	b.n	800599e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	f003 0304 	and.w	r3, r3, #4
 8005940:	2b00      	cmp	r3, #0
 8005942:	d008      	beq.n	8005956 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005944:	4b19      	ldr	r3, [pc, #100]	@ (80059ac <HAL_RCC_ClockConfig+0x1bc>)
 8005946:	689b      	ldr	r3, [r3, #8]
 8005948:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	68db      	ldr	r3, [r3, #12]
 8005950:	4916      	ldr	r1, [pc, #88]	@ (80059ac <HAL_RCC_ClockConfig+0x1bc>)
 8005952:	4313      	orrs	r3, r2
 8005954:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	f003 0308 	and.w	r3, r3, #8
 800595e:	2b00      	cmp	r3, #0
 8005960:	d009      	beq.n	8005976 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005962:	4b12      	ldr	r3, [pc, #72]	@ (80059ac <HAL_RCC_ClockConfig+0x1bc>)
 8005964:	689b      	ldr	r3, [r3, #8]
 8005966:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	691b      	ldr	r3, [r3, #16]
 800596e:	00db      	lsls	r3, r3, #3
 8005970:	490e      	ldr	r1, [pc, #56]	@ (80059ac <HAL_RCC_ClockConfig+0x1bc>)
 8005972:	4313      	orrs	r3, r2
 8005974:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005976:	f000 f821 	bl	80059bc <HAL_RCC_GetSysClockFreq>
 800597a:	4602      	mov	r2, r0
 800597c:	4b0b      	ldr	r3, [pc, #44]	@ (80059ac <HAL_RCC_ClockConfig+0x1bc>)
 800597e:	689b      	ldr	r3, [r3, #8]
 8005980:	091b      	lsrs	r3, r3, #4
 8005982:	f003 030f 	and.w	r3, r3, #15
 8005986:	490a      	ldr	r1, [pc, #40]	@ (80059b0 <HAL_RCC_ClockConfig+0x1c0>)
 8005988:	5ccb      	ldrb	r3, [r1, r3]
 800598a:	fa22 f303 	lsr.w	r3, r2, r3
 800598e:	4a09      	ldr	r2, [pc, #36]	@ (80059b4 <HAL_RCC_ClockConfig+0x1c4>)
 8005990:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005992:	4b09      	ldr	r3, [pc, #36]	@ (80059b8 <HAL_RCC_ClockConfig+0x1c8>)
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	4618      	mov	r0, r3
 8005998:	f7fd fe36 	bl	8003608 <HAL_InitTick>

  return HAL_OK;
 800599c:	2300      	movs	r3, #0
}
 800599e:	4618      	mov	r0, r3
 80059a0:	3710      	adds	r7, #16
 80059a2:	46bd      	mov	sp, r7
 80059a4:	bd80      	pop	{r7, pc}
 80059a6:	bf00      	nop
 80059a8:	40023c00 	.word	0x40023c00
 80059ac:	40023800 	.word	0x40023800
 80059b0:	0800fdf0 	.word	0x0800fdf0
 80059b4:	20000004 	.word	0x20000004
 80059b8:	20000008 	.word	0x20000008

080059bc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80059bc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80059c0:	b090      	sub	sp, #64	@ 0x40
 80059c2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80059c4:	2300      	movs	r3, #0
 80059c6:	637b      	str	r3, [r7, #52]	@ 0x34
 80059c8:	2300      	movs	r3, #0
 80059ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80059cc:	2300      	movs	r3, #0
 80059ce:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 80059d0:	2300      	movs	r3, #0
 80059d2:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80059d4:	4b59      	ldr	r3, [pc, #356]	@ (8005b3c <HAL_RCC_GetSysClockFreq+0x180>)
 80059d6:	689b      	ldr	r3, [r3, #8]
 80059d8:	f003 030c 	and.w	r3, r3, #12
 80059dc:	2b08      	cmp	r3, #8
 80059de:	d00d      	beq.n	80059fc <HAL_RCC_GetSysClockFreq+0x40>
 80059e0:	2b08      	cmp	r3, #8
 80059e2:	f200 80a1 	bhi.w	8005b28 <HAL_RCC_GetSysClockFreq+0x16c>
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d002      	beq.n	80059f0 <HAL_RCC_GetSysClockFreq+0x34>
 80059ea:	2b04      	cmp	r3, #4
 80059ec:	d003      	beq.n	80059f6 <HAL_RCC_GetSysClockFreq+0x3a>
 80059ee:	e09b      	b.n	8005b28 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80059f0:	4b53      	ldr	r3, [pc, #332]	@ (8005b40 <HAL_RCC_GetSysClockFreq+0x184>)
 80059f2:	63bb      	str	r3, [r7, #56]	@ 0x38
       break;
 80059f4:	e09b      	b.n	8005b2e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80059f6:	4b53      	ldr	r3, [pc, #332]	@ (8005b44 <HAL_RCC_GetSysClockFreq+0x188>)
 80059f8:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80059fa:	e098      	b.n	8005b2e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80059fc:	4b4f      	ldr	r3, [pc, #316]	@ (8005b3c <HAL_RCC_GetSysClockFreq+0x180>)
 80059fe:	685b      	ldr	r3, [r3, #4]
 8005a00:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005a04:	637b      	str	r3, [r7, #52]	@ 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005a06:	4b4d      	ldr	r3, [pc, #308]	@ (8005b3c <HAL_RCC_GetSysClockFreq+0x180>)
 8005a08:	685b      	ldr	r3, [r3, #4]
 8005a0a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d028      	beq.n	8005a64 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005a12:	4b4a      	ldr	r3, [pc, #296]	@ (8005b3c <HAL_RCC_GetSysClockFreq+0x180>)
 8005a14:	685b      	ldr	r3, [r3, #4]
 8005a16:	099b      	lsrs	r3, r3, #6
 8005a18:	2200      	movs	r2, #0
 8005a1a:	623b      	str	r3, [r7, #32]
 8005a1c:	627a      	str	r2, [r7, #36]	@ 0x24
 8005a1e:	6a3b      	ldr	r3, [r7, #32]
 8005a20:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8005a24:	2100      	movs	r1, #0
 8005a26:	4b47      	ldr	r3, [pc, #284]	@ (8005b44 <HAL_RCC_GetSysClockFreq+0x188>)
 8005a28:	fb03 f201 	mul.w	r2, r3, r1
 8005a2c:	2300      	movs	r3, #0
 8005a2e:	fb00 f303 	mul.w	r3, r0, r3
 8005a32:	4413      	add	r3, r2
 8005a34:	4a43      	ldr	r2, [pc, #268]	@ (8005b44 <HAL_RCC_GetSysClockFreq+0x188>)
 8005a36:	fba0 1202 	umull	r1, r2, r0, r2
 8005a3a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005a3c:	460a      	mov	r2, r1
 8005a3e:	62ba      	str	r2, [r7, #40]	@ 0x28
 8005a40:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005a42:	4413      	add	r3, r2
 8005a44:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005a46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005a48:	2200      	movs	r2, #0
 8005a4a:	61bb      	str	r3, [r7, #24]
 8005a4c:	61fa      	str	r2, [r7, #28]
 8005a4e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005a52:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8005a56:	f7fb f917 	bl	8000c88 <__aeabi_uldivmod>
 8005a5a:	4602      	mov	r2, r0
 8005a5c:	460b      	mov	r3, r1
 8005a5e:	4613      	mov	r3, r2
 8005a60:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005a62:	e053      	b.n	8005b0c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005a64:	4b35      	ldr	r3, [pc, #212]	@ (8005b3c <HAL_RCC_GetSysClockFreq+0x180>)
 8005a66:	685b      	ldr	r3, [r3, #4]
 8005a68:	099b      	lsrs	r3, r3, #6
 8005a6a:	2200      	movs	r2, #0
 8005a6c:	613b      	str	r3, [r7, #16]
 8005a6e:	617a      	str	r2, [r7, #20]
 8005a70:	693b      	ldr	r3, [r7, #16]
 8005a72:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8005a76:	f04f 0b00 	mov.w	fp, #0
 8005a7a:	4652      	mov	r2, sl
 8005a7c:	465b      	mov	r3, fp
 8005a7e:	f04f 0000 	mov.w	r0, #0
 8005a82:	f04f 0100 	mov.w	r1, #0
 8005a86:	0159      	lsls	r1, r3, #5
 8005a88:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005a8c:	0150      	lsls	r0, r2, #5
 8005a8e:	4602      	mov	r2, r0
 8005a90:	460b      	mov	r3, r1
 8005a92:	ebb2 080a 	subs.w	r8, r2, sl
 8005a96:	eb63 090b 	sbc.w	r9, r3, fp
 8005a9a:	f04f 0200 	mov.w	r2, #0
 8005a9e:	f04f 0300 	mov.w	r3, #0
 8005aa2:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8005aa6:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8005aaa:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8005aae:	ebb2 0408 	subs.w	r4, r2, r8
 8005ab2:	eb63 0509 	sbc.w	r5, r3, r9
 8005ab6:	f04f 0200 	mov.w	r2, #0
 8005aba:	f04f 0300 	mov.w	r3, #0
 8005abe:	00eb      	lsls	r3, r5, #3
 8005ac0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005ac4:	00e2      	lsls	r2, r4, #3
 8005ac6:	4614      	mov	r4, r2
 8005ac8:	461d      	mov	r5, r3
 8005aca:	eb14 030a 	adds.w	r3, r4, sl
 8005ace:	603b      	str	r3, [r7, #0]
 8005ad0:	eb45 030b 	adc.w	r3, r5, fp
 8005ad4:	607b      	str	r3, [r7, #4]
 8005ad6:	f04f 0200 	mov.w	r2, #0
 8005ada:	f04f 0300 	mov.w	r3, #0
 8005ade:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005ae2:	4629      	mov	r1, r5
 8005ae4:	028b      	lsls	r3, r1, #10
 8005ae6:	4621      	mov	r1, r4
 8005ae8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005aec:	4621      	mov	r1, r4
 8005aee:	028a      	lsls	r2, r1, #10
 8005af0:	4610      	mov	r0, r2
 8005af2:	4619      	mov	r1, r3
 8005af4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005af6:	2200      	movs	r2, #0
 8005af8:	60bb      	str	r3, [r7, #8]
 8005afa:	60fa      	str	r2, [r7, #12]
 8005afc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005b00:	f7fb f8c2 	bl	8000c88 <__aeabi_uldivmod>
 8005b04:	4602      	mov	r2, r0
 8005b06:	460b      	mov	r3, r1
 8005b08:	4613      	mov	r3, r2
 8005b0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005b0c:	4b0b      	ldr	r3, [pc, #44]	@ (8005b3c <HAL_RCC_GetSysClockFreq+0x180>)
 8005b0e:	685b      	ldr	r3, [r3, #4]
 8005b10:	0c1b      	lsrs	r3, r3, #16
 8005b12:	f003 0303 	and.w	r3, r3, #3
 8005b16:	3301      	adds	r3, #1
 8005b18:	005b      	lsls	r3, r3, #1
 8005b1a:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco/pllp;
 8005b1c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005b1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b20:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b24:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005b26:	e002      	b.n	8005b2e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005b28:	4b05      	ldr	r3, [pc, #20]	@ (8005b40 <HAL_RCC_GetSysClockFreq+0x184>)
 8005b2a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005b2c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005b2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8005b30:	4618      	mov	r0, r3
 8005b32:	3740      	adds	r7, #64	@ 0x40
 8005b34:	46bd      	mov	sp, r7
 8005b36:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005b3a:	bf00      	nop
 8005b3c:	40023800 	.word	0x40023800
 8005b40:	00f42400 	.word	0x00f42400
 8005b44:	017d7840 	.word	0x017d7840

08005b48 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005b48:	b480      	push	{r7}
 8005b4a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005b4c:	4b03      	ldr	r3, [pc, #12]	@ (8005b5c <HAL_RCC_GetHCLKFreq+0x14>)
 8005b4e:	681b      	ldr	r3, [r3, #0]
}
 8005b50:	4618      	mov	r0, r3
 8005b52:	46bd      	mov	sp, r7
 8005b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b58:	4770      	bx	lr
 8005b5a:	bf00      	nop
 8005b5c:	20000004 	.word	0x20000004

08005b60 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005b60:	b580      	push	{r7, lr}
 8005b62:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005b64:	f7ff fff0 	bl	8005b48 <HAL_RCC_GetHCLKFreq>
 8005b68:	4602      	mov	r2, r0
 8005b6a:	4b05      	ldr	r3, [pc, #20]	@ (8005b80 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005b6c:	689b      	ldr	r3, [r3, #8]
 8005b6e:	0a9b      	lsrs	r3, r3, #10
 8005b70:	f003 0307 	and.w	r3, r3, #7
 8005b74:	4903      	ldr	r1, [pc, #12]	@ (8005b84 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005b76:	5ccb      	ldrb	r3, [r1, r3]
 8005b78:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005b7c:	4618      	mov	r0, r3
 8005b7e:	bd80      	pop	{r7, pc}
 8005b80:	40023800 	.word	0x40023800
 8005b84:	0800fe00 	.word	0x0800fe00

08005b88 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005b88:	b580      	push	{r7, lr}
 8005b8a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005b8c:	f7ff ffdc 	bl	8005b48 <HAL_RCC_GetHCLKFreq>
 8005b90:	4602      	mov	r2, r0
 8005b92:	4b05      	ldr	r3, [pc, #20]	@ (8005ba8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005b94:	689b      	ldr	r3, [r3, #8]
 8005b96:	0b5b      	lsrs	r3, r3, #13
 8005b98:	f003 0307 	and.w	r3, r3, #7
 8005b9c:	4903      	ldr	r1, [pc, #12]	@ (8005bac <HAL_RCC_GetPCLK2Freq+0x24>)
 8005b9e:	5ccb      	ldrb	r3, [r1, r3]
 8005ba0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005ba4:	4618      	mov	r0, r3
 8005ba6:	bd80      	pop	{r7, pc}
 8005ba8:	40023800 	.word	0x40023800
 8005bac:	0800fe00 	.word	0x0800fe00

08005bb0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005bb0:	b580      	push	{r7, lr}
 8005bb2:	b082      	sub	sp, #8
 8005bb4:	af00      	add	r7, sp, #0
 8005bb6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d101      	bne.n	8005bc2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005bbe:	2301      	movs	r3, #1
 8005bc0:	e041      	b.n	8005c46 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005bc8:	b2db      	uxtb	r3, r3
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d106      	bne.n	8005bdc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	2200      	movs	r2, #0
 8005bd2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005bd6:	6878      	ldr	r0, [r7, #4]
 8005bd8:	f7fd f9ce 	bl	8002f78 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	2202      	movs	r2, #2
 8005be0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681a      	ldr	r2, [r3, #0]
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	3304      	adds	r3, #4
 8005bec:	4619      	mov	r1, r3
 8005bee:	4610      	mov	r0, r2
 8005bf0:	f000 ff72 	bl	8006ad8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	2201      	movs	r2, #1
 8005bf8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	2201      	movs	r2, #1
 8005c00:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	2201      	movs	r2, #1
 8005c08:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	2201      	movs	r2, #1
 8005c10:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	2201      	movs	r2, #1
 8005c18:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	2201      	movs	r2, #1
 8005c20:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	2201      	movs	r2, #1
 8005c28:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	2201      	movs	r2, #1
 8005c30:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	2201      	movs	r2, #1
 8005c38:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	2201      	movs	r2, #1
 8005c40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005c44:	2300      	movs	r3, #0
}
 8005c46:	4618      	mov	r0, r3
 8005c48:	3708      	adds	r7, #8
 8005c4a:	46bd      	mov	sp, r7
 8005c4c:	bd80      	pop	{r7, pc}

08005c4e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005c4e:	b580      	push	{r7, lr}
 8005c50:	b082      	sub	sp, #8
 8005c52:	af00      	add	r7, sp, #0
 8005c54:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d101      	bne.n	8005c60 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005c5c:	2301      	movs	r3, #1
 8005c5e:	e041      	b.n	8005ce4 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005c66:	b2db      	uxtb	r3, r3
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d106      	bne.n	8005c7a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	2200      	movs	r2, #0
 8005c70:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005c74:	6878      	ldr	r0, [r7, #4]
 8005c76:	f000 f839 	bl	8005cec <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	2202      	movs	r2, #2
 8005c7e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	681a      	ldr	r2, [r3, #0]
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	3304      	adds	r3, #4
 8005c8a:	4619      	mov	r1, r3
 8005c8c:	4610      	mov	r0, r2
 8005c8e:	f000 ff23 	bl	8006ad8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	2201      	movs	r2, #1
 8005c96:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	2201      	movs	r2, #1
 8005c9e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	2201      	movs	r2, #1
 8005ca6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	2201      	movs	r2, #1
 8005cae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	2201      	movs	r2, #1
 8005cb6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	2201      	movs	r2, #1
 8005cbe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	2201      	movs	r2, #1
 8005cc6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	2201      	movs	r2, #1
 8005cce:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	2201      	movs	r2, #1
 8005cd6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	2201      	movs	r2, #1
 8005cde:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005ce2:	2300      	movs	r3, #0
}
 8005ce4:	4618      	mov	r0, r3
 8005ce6:	3708      	adds	r7, #8
 8005ce8:	46bd      	mov	sp, r7
 8005cea:	bd80      	pop	{r7, pc}

08005cec <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005cec:	b480      	push	{r7}
 8005cee:	b083      	sub	sp, #12
 8005cf0:	af00      	add	r7, sp, #0
 8005cf2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005cf4:	bf00      	nop
 8005cf6:	370c      	adds	r7, #12
 8005cf8:	46bd      	mov	sp, r7
 8005cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cfe:	4770      	bx	lr

08005d00 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005d00:	b580      	push	{r7, lr}
 8005d02:	b084      	sub	sp, #16
 8005d04:	af00      	add	r7, sp, #0
 8005d06:	6078      	str	r0, [r7, #4]
 8005d08:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005d0a:	683b      	ldr	r3, [r7, #0]
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d109      	bne.n	8005d24 <HAL_TIM_PWM_Start+0x24>
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005d16:	b2db      	uxtb	r3, r3
 8005d18:	2b01      	cmp	r3, #1
 8005d1a:	bf14      	ite	ne
 8005d1c:	2301      	movne	r3, #1
 8005d1e:	2300      	moveq	r3, #0
 8005d20:	b2db      	uxtb	r3, r3
 8005d22:	e022      	b.n	8005d6a <HAL_TIM_PWM_Start+0x6a>
 8005d24:	683b      	ldr	r3, [r7, #0]
 8005d26:	2b04      	cmp	r3, #4
 8005d28:	d109      	bne.n	8005d3e <HAL_TIM_PWM_Start+0x3e>
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005d30:	b2db      	uxtb	r3, r3
 8005d32:	2b01      	cmp	r3, #1
 8005d34:	bf14      	ite	ne
 8005d36:	2301      	movne	r3, #1
 8005d38:	2300      	moveq	r3, #0
 8005d3a:	b2db      	uxtb	r3, r3
 8005d3c:	e015      	b.n	8005d6a <HAL_TIM_PWM_Start+0x6a>
 8005d3e:	683b      	ldr	r3, [r7, #0]
 8005d40:	2b08      	cmp	r3, #8
 8005d42:	d109      	bne.n	8005d58 <HAL_TIM_PWM_Start+0x58>
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005d4a:	b2db      	uxtb	r3, r3
 8005d4c:	2b01      	cmp	r3, #1
 8005d4e:	bf14      	ite	ne
 8005d50:	2301      	movne	r3, #1
 8005d52:	2300      	moveq	r3, #0
 8005d54:	b2db      	uxtb	r3, r3
 8005d56:	e008      	b.n	8005d6a <HAL_TIM_PWM_Start+0x6a>
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005d5e:	b2db      	uxtb	r3, r3
 8005d60:	2b01      	cmp	r3, #1
 8005d62:	bf14      	ite	ne
 8005d64:	2301      	movne	r3, #1
 8005d66:	2300      	moveq	r3, #0
 8005d68:	b2db      	uxtb	r3, r3
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d001      	beq.n	8005d72 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8005d6e:	2301      	movs	r3, #1
 8005d70:	e07c      	b.n	8005e6c <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005d72:	683b      	ldr	r3, [r7, #0]
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d104      	bne.n	8005d82 <HAL_TIM_PWM_Start+0x82>
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	2202      	movs	r2, #2
 8005d7c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005d80:	e013      	b.n	8005daa <HAL_TIM_PWM_Start+0xaa>
 8005d82:	683b      	ldr	r3, [r7, #0]
 8005d84:	2b04      	cmp	r3, #4
 8005d86:	d104      	bne.n	8005d92 <HAL_TIM_PWM_Start+0x92>
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	2202      	movs	r2, #2
 8005d8c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005d90:	e00b      	b.n	8005daa <HAL_TIM_PWM_Start+0xaa>
 8005d92:	683b      	ldr	r3, [r7, #0]
 8005d94:	2b08      	cmp	r3, #8
 8005d96:	d104      	bne.n	8005da2 <HAL_TIM_PWM_Start+0xa2>
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	2202      	movs	r2, #2
 8005d9c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005da0:	e003      	b.n	8005daa <HAL_TIM_PWM_Start+0xaa>
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	2202      	movs	r2, #2
 8005da6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	2201      	movs	r2, #1
 8005db0:	6839      	ldr	r1, [r7, #0]
 8005db2:	4618      	mov	r0, r3
 8005db4:	f001 fab0 	bl	8007318 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	4a2d      	ldr	r2, [pc, #180]	@ (8005e74 <HAL_TIM_PWM_Start+0x174>)
 8005dbe:	4293      	cmp	r3, r2
 8005dc0:	d004      	beq.n	8005dcc <HAL_TIM_PWM_Start+0xcc>
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	4a2c      	ldr	r2, [pc, #176]	@ (8005e78 <HAL_TIM_PWM_Start+0x178>)
 8005dc8:	4293      	cmp	r3, r2
 8005dca:	d101      	bne.n	8005dd0 <HAL_TIM_PWM_Start+0xd0>
 8005dcc:	2301      	movs	r3, #1
 8005dce:	e000      	b.n	8005dd2 <HAL_TIM_PWM_Start+0xd2>
 8005dd0:	2300      	movs	r3, #0
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d007      	beq.n	8005de6 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005de4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	4a22      	ldr	r2, [pc, #136]	@ (8005e74 <HAL_TIM_PWM_Start+0x174>)
 8005dec:	4293      	cmp	r3, r2
 8005dee:	d022      	beq.n	8005e36 <HAL_TIM_PWM_Start+0x136>
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005df8:	d01d      	beq.n	8005e36 <HAL_TIM_PWM_Start+0x136>
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	4a1f      	ldr	r2, [pc, #124]	@ (8005e7c <HAL_TIM_PWM_Start+0x17c>)
 8005e00:	4293      	cmp	r3, r2
 8005e02:	d018      	beq.n	8005e36 <HAL_TIM_PWM_Start+0x136>
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	4a1d      	ldr	r2, [pc, #116]	@ (8005e80 <HAL_TIM_PWM_Start+0x180>)
 8005e0a:	4293      	cmp	r3, r2
 8005e0c:	d013      	beq.n	8005e36 <HAL_TIM_PWM_Start+0x136>
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	4a1c      	ldr	r2, [pc, #112]	@ (8005e84 <HAL_TIM_PWM_Start+0x184>)
 8005e14:	4293      	cmp	r3, r2
 8005e16:	d00e      	beq.n	8005e36 <HAL_TIM_PWM_Start+0x136>
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	4a16      	ldr	r2, [pc, #88]	@ (8005e78 <HAL_TIM_PWM_Start+0x178>)
 8005e1e:	4293      	cmp	r3, r2
 8005e20:	d009      	beq.n	8005e36 <HAL_TIM_PWM_Start+0x136>
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	4a18      	ldr	r2, [pc, #96]	@ (8005e88 <HAL_TIM_PWM_Start+0x188>)
 8005e28:	4293      	cmp	r3, r2
 8005e2a:	d004      	beq.n	8005e36 <HAL_TIM_PWM_Start+0x136>
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	4a16      	ldr	r2, [pc, #88]	@ (8005e8c <HAL_TIM_PWM_Start+0x18c>)
 8005e32:	4293      	cmp	r3, r2
 8005e34:	d111      	bne.n	8005e5a <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	689b      	ldr	r3, [r3, #8]
 8005e3c:	f003 0307 	and.w	r3, r3, #7
 8005e40:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	2b06      	cmp	r3, #6
 8005e46:	d010      	beq.n	8005e6a <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	681a      	ldr	r2, [r3, #0]
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	f042 0201 	orr.w	r2, r2, #1
 8005e56:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005e58:	e007      	b.n	8005e6a <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	681a      	ldr	r2, [r3, #0]
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	f042 0201 	orr.w	r2, r2, #1
 8005e68:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005e6a:	2300      	movs	r3, #0
}
 8005e6c:	4618      	mov	r0, r3
 8005e6e:	3710      	adds	r7, #16
 8005e70:	46bd      	mov	sp, r7
 8005e72:	bd80      	pop	{r7, pc}
 8005e74:	40010000 	.word	0x40010000
 8005e78:	40010400 	.word	0x40010400
 8005e7c:	40000400 	.word	0x40000400
 8005e80:	40000800 	.word	0x40000800
 8005e84:	40000c00 	.word	0x40000c00
 8005e88:	40014000 	.word	0x40014000
 8005e8c:	40001800 	.word	0x40001800

08005e90 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005e90:	b580      	push	{r7, lr}
 8005e92:	b082      	sub	sp, #8
 8005e94:	af00      	add	r7, sp, #0
 8005e96:	6078      	str	r0, [r7, #4]
 8005e98:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	2200      	movs	r2, #0
 8005ea0:	6839      	ldr	r1, [r7, #0]
 8005ea2:	4618      	mov	r0, r3
 8005ea4:	f001 fa38 	bl	8007318 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	4a2e      	ldr	r2, [pc, #184]	@ (8005f68 <HAL_TIM_PWM_Stop+0xd8>)
 8005eae:	4293      	cmp	r3, r2
 8005eb0:	d004      	beq.n	8005ebc <HAL_TIM_PWM_Stop+0x2c>
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	4a2d      	ldr	r2, [pc, #180]	@ (8005f6c <HAL_TIM_PWM_Stop+0xdc>)
 8005eb8:	4293      	cmp	r3, r2
 8005eba:	d101      	bne.n	8005ec0 <HAL_TIM_PWM_Stop+0x30>
 8005ebc:	2301      	movs	r3, #1
 8005ebe:	e000      	b.n	8005ec2 <HAL_TIM_PWM_Stop+0x32>
 8005ec0:	2300      	movs	r3, #0
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d017      	beq.n	8005ef6 <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	6a1a      	ldr	r2, [r3, #32]
 8005ecc:	f241 1311 	movw	r3, #4369	@ 0x1111
 8005ed0:	4013      	ands	r3, r2
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d10f      	bne.n	8005ef6 <HAL_TIM_PWM_Stop+0x66>
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	6a1a      	ldr	r2, [r3, #32]
 8005edc:	f240 4344 	movw	r3, #1092	@ 0x444
 8005ee0:	4013      	ands	r3, r2
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d107      	bne.n	8005ef6 <HAL_TIM_PWM_Stop+0x66>
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005ef4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	6a1a      	ldr	r2, [r3, #32]
 8005efc:	f241 1311 	movw	r3, #4369	@ 0x1111
 8005f00:	4013      	ands	r3, r2
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d10f      	bne.n	8005f26 <HAL_TIM_PWM_Stop+0x96>
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	6a1a      	ldr	r2, [r3, #32]
 8005f0c:	f240 4344 	movw	r3, #1092	@ 0x444
 8005f10:	4013      	ands	r3, r2
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d107      	bne.n	8005f26 <HAL_TIM_PWM_Stop+0x96>
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	681a      	ldr	r2, [r3, #0]
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	f022 0201 	bic.w	r2, r2, #1
 8005f24:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8005f26:	683b      	ldr	r3, [r7, #0]
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d104      	bne.n	8005f36 <HAL_TIM_PWM_Stop+0xa6>
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	2201      	movs	r2, #1
 8005f30:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005f34:	e013      	b.n	8005f5e <HAL_TIM_PWM_Stop+0xce>
 8005f36:	683b      	ldr	r3, [r7, #0]
 8005f38:	2b04      	cmp	r3, #4
 8005f3a:	d104      	bne.n	8005f46 <HAL_TIM_PWM_Stop+0xb6>
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	2201      	movs	r2, #1
 8005f40:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005f44:	e00b      	b.n	8005f5e <HAL_TIM_PWM_Stop+0xce>
 8005f46:	683b      	ldr	r3, [r7, #0]
 8005f48:	2b08      	cmp	r3, #8
 8005f4a:	d104      	bne.n	8005f56 <HAL_TIM_PWM_Stop+0xc6>
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	2201      	movs	r2, #1
 8005f50:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005f54:	e003      	b.n	8005f5e <HAL_TIM_PWM_Stop+0xce>
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	2201      	movs	r2, #1
 8005f5a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Return function status */
  return HAL_OK;
 8005f5e:	2300      	movs	r3, #0
}
 8005f60:	4618      	mov	r0, r3
 8005f62:	3708      	adds	r7, #8
 8005f64:	46bd      	mov	sp, r7
 8005f66:	bd80      	pop	{r7, pc}
 8005f68:	40010000 	.word	0x40010000
 8005f6c:	40010400 	.word	0x40010400

08005f70 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8005f70:	b580      	push	{r7, lr}
 8005f72:	b082      	sub	sp, #8
 8005f74:	af00      	add	r7, sp, #0
 8005f76:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d101      	bne.n	8005f82 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8005f7e:	2301      	movs	r3, #1
 8005f80:	e041      	b.n	8006006 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005f88:	b2db      	uxtb	r3, r3
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d106      	bne.n	8005f9c <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	2200      	movs	r2, #0
 8005f92:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8005f96:	6878      	ldr	r0, [r7, #4]
 8005f98:	f7fd f8fc 	bl	8003194 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	2202      	movs	r2, #2
 8005fa0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681a      	ldr	r2, [r3, #0]
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	3304      	adds	r3, #4
 8005fac:	4619      	mov	r1, r3
 8005fae:	4610      	mov	r0, r2
 8005fb0:	f000 fd92 	bl	8006ad8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	2201      	movs	r2, #1
 8005fb8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	2201      	movs	r2, #1
 8005fc0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	2201      	movs	r2, #1
 8005fc8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	2201      	movs	r2, #1
 8005fd0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	2201      	movs	r2, #1
 8005fd8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	2201      	movs	r2, #1
 8005fe0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	2201      	movs	r2, #1
 8005fe8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	2201      	movs	r2, #1
 8005ff0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	2201      	movs	r2, #1
 8005ff8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	2201      	movs	r2, #1
 8006000:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006004:	2300      	movs	r3, #0
}
 8006006:	4618      	mov	r0, r3
 8006008:	3708      	adds	r7, #8
 800600a:	46bd      	mov	sp, r7
 800600c:	bd80      	pop	{r7, pc}
	...

08006010 <HAL_TIM_IC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006010:	b580      	push	{r7, lr}
 8006012:	b084      	sub	sp, #16
 8006014:	af00      	add	r7, sp, #0
 8006016:	6078      	str	r0, [r7, #4]
 8006018:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800601a:	2300      	movs	r3, #0
 800601c:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 800601e:	683b      	ldr	r3, [r7, #0]
 8006020:	2b0c      	cmp	r3, #12
 8006022:	d841      	bhi.n	80060a8 <HAL_TIM_IC_Stop_IT+0x98>
 8006024:	a201      	add	r2, pc, #4	@ (adr r2, 800602c <HAL_TIM_IC_Stop_IT+0x1c>)
 8006026:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800602a:	bf00      	nop
 800602c:	08006061 	.word	0x08006061
 8006030:	080060a9 	.word	0x080060a9
 8006034:	080060a9 	.word	0x080060a9
 8006038:	080060a9 	.word	0x080060a9
 800603c:	08006073 	.word	0x08006073
 8006040:	080060a9 	.word	0x080060a9
 8006044:	080060a9 	.word	0x080060a9
 8006048:	080060a9 	.word	0x080060a9
 800604c:	08006085 	.word	0x08006085
 8006050:	080060a9 	.word	0x080060a9
 8006054:	080060a9 	.word	0x080060a9
 8006058:	080060a9 	.word	0x080060a9
 800605c:	08006097 	.word	0x08006097
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	68da      	ldr	r2, [r3, #12]
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	f022 0202 	bic.w	r2, r2, #2
 800606e:	60da      	str	r2, [r3, #12]
      break;
 8006070:	e01d      	b.n	80060ae <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	68da      	ldr	r2, [r3, #12]
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	f022 0204 	bic.w	r2, r2, #4
 8006080:	60da      	str	r2, [r3, #12]
      break;
 8006082:	e014      	b.n	80060ae <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	68da      	ldr	r2, [r3, #12]
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	f022 0208 	bic.w	r2, r2, #8
 8006092:	60da      	str	r2, [r3, #12]
      break;
 8006094:	e00b      	b.n	80060ae <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	68da      	ldr	r2, [r3, #12]
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	f022 0210 	bic.w	r2, r2, #16
 80060a4:	60da      	str	r2, [r3, #12]
      break;
 80060a6:	e002      	b.n	80060ae <HAL_TIM_IC_Stop_IT+0x9e>
    }

    default:
      status = HAL_ERROR;
 80060a8:	2301      	movs	r3, #1
 80060aa:	73fb      	strb	r3, [r7, #15]
      break;
 80060ac:	bf00      	nop
  }

  if (status == HAL_OK)
 80060ae:	7bfb      	ldrb	r3, [r7, #15]
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d156      	bne.n	8006162 <HAL_TIM_IC_Stop_IT+0x152>
  {
    /* Disable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	2200      	movs	r2, #0
 80060ba:	6839      	ldr	r1, [r7, #0]
 80060bc:	4618      	mov	r0, r3
 80060be:	f001 f92b 	bl	8007318 <TIM_CCxChannelCmd>

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	6a1a      	ldr	r2, [r3, #32]
 80060c8:	f241 1311 	movw	r3, #4369	@ 0x1111
 80060cc:	4013      	ands	r3, r2
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d10f      	bne.n	80060f2 <HAL_TIM_IC_Stop_IT+0xe2>
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	6a1a      	ldr	r2, [r3, #32]
 80060d8:	f240 4344 	movw	r3, #1092	@ 0x444
 80060dc:	4013      	ands	r3, r2
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d107      	bne.n	80060f2 <HAL_TIM_IC_Stop_IT+0xe2>
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	681a      	ldr	r2, [r3, #0]
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	f022 0201 	bic.w	r2, r2, #1
 80060f0:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80060f2:	683b      	ldr	r3, [r7, #0]
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	d104      	bne.n	8006102 <HAL_TIM_IC_Stop_IT+0xf2>
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	2201      	movs	r2, #1
 80060fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006100:	e013      	b.n	800612a <HAL_TIM_IC_Stop_IT+0x11a>
 8006102:	683b      	ldr	r3, [r7, #0]
 8006104:	2b04      	cmp	r3, #4
 8006106:	d104      	bne.n	8006112 <HAL_TIM_IC_Stop_IT+0x102>
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	2201      	movs	r2, #1
 800610c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006110:	e00b      	b.n	800612a <HAL_TIM_IC_Stop_IT+0x11a>
 8006112:	683b      	ldr	r3, [r7, #0]
 8006114:	2b08      	cmp	r3, #8
 8006116:	d104      	bne.n	8006122 <HAL_TIM_IC_Stop_IT+0x112>
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	2201      	movs	r2, #1
 800611c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006120:	e003      	b.n	800612a <HAL_TIM_IC_Stop_IT+0x11a>
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	2201      	movs	r2, #1
 8006126:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800612a:	683b      	ldr	r3, [r7, #0]
 800612c:	2b00      	cmp	r3, #0
 800612e:	d104      	bne.n	800613a <HAL_TIM_IC_Stop_IT+0x12a>
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	2201      	movs	r2, #1
 8006134:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006138:	e013      	b.n	8006162 <HAL_TIM_IC_Stop_IT+0x152>
 800613a:	683b      	ldr	r3, [r7, #0]
 800613c:	2b04      	cmp	r3, #4
 800613e:	d104      	bne.n	800614a <HAL_TIM_IC_Stop_IT+0x13a>
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	2201      	movs	r2, #1
 8006144:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006148:	e00b      	b.n	8006162 <HAL_TIM_IC_Stop_IT+0x152>
 800614a:	683b      	ldr	r3, [r7, #0]
 800614c:	2b08      	cmp	r3, #8
 800614e:	d104      	bne.n	800615a <HAL_TIM_IC_Stop_IT+0x14a>
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	2201      	movs	r2, #1
 8006154:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006158:	e003      	b.n	8006162 <HAL_TIM_IC_Stop_IT+0x152>
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	2201      	movs	r2, #1
 800615e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
  }

  /* Return function status */
  return status;
 8006162:	7bfb      	ldrb	r3, [r7, #15]
}
 8006164:	4618      	mov	r0, r3
 8006166:	3710      	adds	r7, #16
 8006168:	46bd      	mov	sp, r7
 800616a:	bd80      	pop	{r7, pc}

0800616c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 800616c:	b580      	push	{r7, lr}
 800616e:	b086      	sub	sp, #24
 8006170:	af00      	add	r7, sp, #0
 8006172:	6078      	str	r0, [r7, #4]
 8006174:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	2b00      	cmp	r3, #0
 800617a:	d101      	bne.n	8006180 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800617c:	2301      	movs	r3, #1
 800617e:	e097      	b.n	80062b0 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006186:	b2db      	uxtb	r3, r3
 8006188:	2b00      	cmp	r3, #0
 800618a:	d106      	bne.n	800619a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	2200      	movs	r2, #0
 8006190:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8006194:	6878      	ldr	r0, [r7, #4]
 8006196:	f7fc ff63 	bl	8003060 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	2202      	movs	r2, #2
 800619e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	689b      	ldr	r3, [r3, #8]
 80061a8:	687a      	ldr	r2, [r7, #4]
 80061aa:	6812      	ldr	r2, [r2, #0]
 80061ac:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80061b0:	f023 0307 	bic.w	r3, r3, #7
 80061b4:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	681a      	ldr	r2, [r3, #0]
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	3304      	adds	r3, #4
 80061be:	4619      	mov	r1, r3
 80061c0:	4610      	mov	r0, r2
 80061c2:	f000 fc89 	bl	8006ad8 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	689b      	ldr	r3, [r3, #8]
 80061cc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	699b      	ldr	r3, [r3, #24]
 80061d4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	6a1b      	ldr	r3, [r3, #32]
 80061dc:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80061de:	683b      	ldr	r3, [r7, #0]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	697a      	ldr	r2, [r7, #20]
 80061e4:	4313      	orrs	r3, r2
 80061e6:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80061e8:	693b      	ldr	r3, [r7, #16]
 80061ea:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80061ee:	f023 0303 	bic.w	r3, r3, #3
 80061f2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80061f4:	683b      	ldr	r3, [r7, #0]
 80061f6:	689a      	ldr	r2, [r3, #8]
 80061f8:	683b      	ldr	r3, [r7, #0]
 80061fa:	699b      	ldr	r3, [r3, #24]
 80061fc:	021b      	lsls	r3, r3, #8
 80061fe:	4313      	orrs	r3, r2
 8006200:	693a      	ldr	r2, [r7, #16]
 8006202:	4313      	orrs	r3, r2
 8006204:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8006206:	693b      	ldr	r3, [r7, #16]
 8006208:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 800620c:	f023 030c 	bic.w	r3, r3, #12
 8006210:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8006212:	693b      	ldr	r3, [r7, #16]
 8006214:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006218:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800621c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800621e:	683b      	ldr	r3, [r7, #0]
 8006220:	68da      	ldr	r2, [r3, #12]
 8006222:	683b      	ldr	r3, [r7, #0]
 8006224:	69db      	ldr	r3, [r3, #28]
 8006226:	021b      	lsls	r3, r3, #8
 8006228:	4313      	orrs	r3, r2
 800622a:	693a      	ldr	r2, [r7, #16]
 800622c:	4313      	orrs	r3, r2
 800622e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8006230:	683b      	ldr	r3, [r7, #0]
 8006232:	691b      	ldr	r3, [r3, #16]
 8006234:	011a      	lsls	r2, r3, #4
 8006236:	683b      	ldr	r3, [r7, #0]
 8006238:	6a1b      	ldr	r3, [r3, #32]
 800623a:	031b      	lsls	r3, r3, #12
 800623c:	4313      	orrs	r3, r2
 800623e:	693a      	ldr	r2, [r7, #16]
 8006240:	4313      	orrs	r3, r2
 8006242:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800624a:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8006252:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8006254:	683b      	ldr	r3, [r7, #0]
 8006256:	685a      	ldr	r2, [r3, #4]
 8006258:	683b      	ldr	r3, [r7, #0]
 800625a:	695b      	ldr	r3, [r3, #20]
 800625c:	011b      	lsls	r3, r3, #4
 800625e:	4313      	orrs	r3, r2
 8006260:	68fa      	ldr	r2, [r7, #12]
 8006262:	4313      	orrs	r3, r2
 8006264:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	697a      	ldr	r2, [r7, #20]
 800626c:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	693a      	ldr	r2, [r7, #16]
 8006274:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	68fa      	ldr	r2, [r7, #12]
 800627c:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	2201      	movs	r2, #1
 8006282:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	2201      	movs	r2, #1
 800628a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	2201      	movs	r2, #1
 8006292:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	2201      	movs	r2, #1
 800629a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	2201      	movs	r2, #1
 80062a2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	2201      	movs	r2, #1
 80062aa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80062ae:	2300      	movs	r3, #0
}
 80062b0:	4618      	mov	r0, r3
 80062b2:	3718      	adds	r7, #24
 80062b4:	46bd      	mov	sp, r7
 80062b6:	bd80      	pop	{r7, pc}

080062b8 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80062b8:	b580      	push	{r7, lr}
 80062ba:	b084      	sub	sp, #16
 80062bc:	af00      	add	r7, sp, #0
 80062be:	6078      	str	r0, [r7, #4]
 80062c0:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80062c8:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80062d0:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80062d8:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80062e0:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80062e2:	683b      	ldr	r3, [r7, #0]
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d110      	bne.n	800630a <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80062e8:	7bfb      	ldrb	r3, [r7, #15]
 80062ea:	2b01      	cmp	r3, #1
 80062ec:	d102      	bne.n	80062f4 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80062ee:	7b7b      	ldrb	r3, [r7, #13]
 80062f0:	2b01      	cmp	r3, #1
 80062f2:	d001      	beq.n	80062f8 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 80062f4:	2301      	movs	r3, #1
 80062f6:	e069      	b.n	80063cc <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	2202      	movs	r2, #2
 80062fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	2202      	movs	r2, #2
 8006304:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006308:	e031      	b.n	800636e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800630a:	683b      	ldr	r3, [r7, #0]
 800630c:	2b04      	cmp	r3, #4
 800630e:	d110      	bne.n	8006332 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006310:	7bbb      	ldrb	r3, [r7, #14]
 8006312:	2b01      	cmp	r3, #1
 8006314:	d102      	bne.n	800631c <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8006316:	7b3b      	ldrb	r3, [r7, #12]
 8006318:	2b01      	cmp	r3, #1
 800631a:	d001      	beq.n	8006320 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 800631c:	2301      	movs	r3, #1
 800631e:	e055      	b.n	80063cc <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	2202      	movs	r2, #2
 8006324:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	2202      	movs	r2, #2
 800632c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006330:	e01d      	b.n	800636e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006332:	7bfb      	ldrb	r3, [r7, #15]
 8006334:	2b01      	cmp	r3, #1
 8006336:	d108      	bne.n	800634a <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006338:	7bbb      	ldrb	r3, [r7, #14]
 800633a:	2b01      	cmp	r3, #1
 800633c:	d105      	bne.n	800634a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800633e:	7b7b      	ldrb	r3, [r7, #13]
 8006340:	2b01      	cmp	r3, #1
 8006342:	d102      	bne.n	800634a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8006344:	7b3b      	ldrb	r3, [r7, #12]
 8006346:	2b01      	cmp	r3, #1
 8006348:	d001      	beq.n	800634e <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800634a:	2301      	movs	r3, #1
 800634c:	e03e      	b.n	80063cc <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	2202      	movs	r2, #2
 8006352:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	2202      	movs	r2, #2
 800635a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	2202      	movs	r2, #2
 8006362:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	2202      	movs	r2, #2
 800636a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800636e:	683b      	ldr	r3, [r7, #0]
 8006370:	2b00      	cmp	r3, #0
 8006372:	d003      	beq.n	800637c <HAL_TIM_Encoder_Start+0xc4>
 8006374:	683b      	ldr	r3, [r7, #0]
 8006376:	2b04      	cmp	r3, #4
 8006378:	d008      	beq.n	800638c <HAL_TIM_Encoder_Start+0xd4>
 800637a:	e00f      	b.n	800639c <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	2201      	movs	r2, #1
 8006382:	2100      	movs	r1, #0
 8006384:	4618      	mov	r0, r3
 8006386:	f000 ffc7 	bl	8007318 <TIM_CCxChannelCmd>
      break;
 800638a:	e016      	b.n	80063ba <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	2201      	movs	r2, #1
 8006392:	2104      	movs	r1, #4
 8006394:	4618      	mov	r0, r3
 8006396:	f000 ffbf 	bl	8007318 <TIM_CCxChannelCmd>
      break;
 800639a:	e00e      	b.n	80063ba <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	2201      	movs	r2, #1
 80063a2:	2100      	movs	r1, #0
 80063a4:	4618      	mov	r0, r3
 80063a6:	f000 ffb7 	bl	8007318 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	2201      	movs	r2, #1
 80063b0:	2104      	movs	r1, #4
 80063b2:	4618      	mov	r0, r3
 80063b4:	f000 ffb0 	bl	8007318 <TIM_CCxChannelCmd>
      break;
 80063b8:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	681a      	ldr	r2, [r3, #0]
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	f042 0201 	orr.w	r2, r2, #1
 80063c8:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80063ca:	2300      	movs	r3, #0
}
 80063cc:	4618      	mov	r0, r3
 80063ce:	3710      	adds	r7, #16
 80063d0:	46bd      	mov	sp, r7
 80063d2:	bd80      	pop	{r7, pc}

080063d4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80063d4:	b580      	push	{r7, lr}
 80063d6:	b084      	sub	sp, #16
 80063d8:	af00      	add	r7, sp, #0
 80063da:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	68db      	ldr	r3, [r3, #12]
 80063e2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	691b      	ldr	r3, [r3, #16]
 80063ea:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80063ec:	68bb      	ldr	r3, [r7, #8]
 80063ee:	f003 0302 	and.w	r3, r3, #2
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	d020      	beq.n	8006438 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	f003 0302 	and.w	r3, r3, #2
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d01b      	beq.n	8006438 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	f06f 0202 	mvn.w	r2, #2
 8006408:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	2201      	movs	r2, #1
 800640e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	699b      	ldr	r3, [r3, #24]
 8006416:	f003 0303 	and.w	r3, r3, #3
 800641a:	2b00      	cmp	r3, #0
 800641c:	d003      	beq.n	8006426 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800641e:	6878      	ldr	r0, [r7, #4]
 8006420:	f7fb fc0a 	bl	8001c38 <HAL_TIM_IC_CaptureCallback>
 8006424:	e005      	b.n	8006432 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006426:	6878      	ldr	r0, [r7, #4]
 8006428:	f000 fb38 	bl	8006a9c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800642c:	6878      	ldr	r0, [r7, #4]
 800642e:	f000 fb3f 	bl	8006ab0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	2200      	movs	r2, #0
 8006436:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006438:	68bb      	ldr	r3, [r7, #8]
 800643a:	f003 0304 	and.w	r3, r3, #4
 800643e:	2b00      	cmp	r3, #0
 8006440:	d020      	beq.n	8006484 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	f003 0304 	and.w	r3, r3, #4
 8006448:	2b00      	cmp	r3, #0
 800644a:	d01b      	beq.n	8006484 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	f06f 0204 	mvn.w	r2, #4
 8006454:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	2202      	movs	r2, #2
 800645a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	699b      	ldr	r3, [r3, #24]
 8006462:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006466:	2b00      	cmp	r3, #0
 8006468:	d003      	beq.n	8006472 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800646a:	6878      	ldr	r0, [r7, #4]
 800646c:	f7fb fbe4 	bl	8001c38 <HAL_TIM_IC_CaptureCallback>
 8006470:	e005      	b.n	800647e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006472:	6878      	ldr	r0, [r7, #4]
 8006474:	f000 fb12 	bl	8006a9c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006478:	6878      	ldr	r0, [r7, #4]
 800647a:	f000 fb19 	bl	8006ab0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	2200      	movs	r2, #0
 8006482:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006484:	68bb      	ldr	r3, [r7, #8]
 8006486:	f003 0308 	and.w	r3, r3, #8
 800648a:	2b00      	cmp	r3, #0
 800648c:	d020      	beq.n	80064d0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	f003 0308 	and.w	r3, r3, #8
 8006494:	2b00      	cmp	r3, #0
 8006496:	d01b      	beq.n	80064d0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	f06f 0208 	mvn.w	r2, #8
 80064a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	2204      	movs	r2, #4
 80064a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	69db      	ldr	r3, [r3, #28]
 80064ae:	f003 0303 	and.w	r3, r3, #3
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d003      	beq.n	80064be <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80064b6:	6878      	ldr	r0, [r7, #4]
 80064b8:	f7fb fbbe 	bl	8001c38 <HAL_TIM_IC_CaptureCallback>
 80064bc:	e005      	b.n	80064ca <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80064be:	6878      	ldr	r0, [r7, #4]
 80064c0:	f000 faec 	bl	8006a9c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80064c4:	6878      	ldr	r0, [r7, #4]
 80064c6:	f000 faf3 	bl	8006ab0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	2200      	movs	r2, #0
 80064ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80064d0:	68bb      	ldr	r3, [r7, #8]
 80064d2:	f003 0310 	and.w	r3, r3, #16
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d020      	beq.n	800651c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	f003 0310 	and.w	r3, r3, #16
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	d01b      	beq.n	800651c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	f06f 0210 	mvn.w	r2, #16
 80064ec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	2208      	movs	r2, #8
 80064f2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	69db      	ldr	r3, [r3, #28]
 80064fa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d003      	beq.n	800650a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006502:	6878      	ldr	r0, [r7, #4]
 8006504:	f7fb fb98 	bl	8001c38 <HAL_TIM_IC_CaptureCallback>
 8006508:	e005      	b.n	8006516 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800650a:	6878      	ldr	r0, [r7, #4]
 800650c:	f000 fac6 	bl	8006a9c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006510:	6878      	ldr	r0, [r7, #4]
 8006512:	f000 facd 	bl	8006ab0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	2200      	movs	r2, #0
 800651a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800651c:	68bb      	ldr	r3, [r7, #8]
 800651e:	f003 0301 	and.w	r3, r3, #1
 8006522:	2b00      	cmp	r3, #0
 8006524:	d00c      	beq.n	8006540 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	f003 0301 	and.w	r3, r3, #1
 800652c:	2b00      	cmp	r3, #0
 800652e:	d007      	beq.n	8006540 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	f06f 0201 	mvn.w	r2, #1
 8006538:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800653a:	6878      	ldr	r0, [r7, #4]
 800653c:	f000 faa4 	bl	8006a88 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8006540:	68bb      	ldr	r3, [r7, #8]
 8006542:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006546:	2b00      	cmp	r3, #0
 8006548:	d00c      	beq.n	8006564 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006550:	2b00      	cmp	r3, #0
 8006552:	d007      	beq.n	8006564 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800655c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800655e:	6878      	ldr	r0, [r7, #4]
 8006560:	f000 ffd8 	bl	8007514 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006564:	68bb      	ldr	r3, [r7, #8]
 8006566:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800656a:	2b00      	cmp	r3, #0
 800656c:	d00c      	beq.n	8006588 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006574:	2b00      	cmp	r3, #0
 8006576:	d007      	beq.n	8006588 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006580:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006582:	6878      	ldr	r0, [r7, #4]
 8006584:	f000 fa9e 	bl	8006ac4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006588:	68bb      	ldr	r3, [r7, #8]
 800658a:	f003 0320 	and.w	r3, r3, #32
 800658e:	2b00      	cmp	r3, #0
 8006590:	d00c      	beq.n	80065ac <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	f003 0320 	and.w	r3, r3, #32
 8006598:	2b00      	cmp	r3, #0
 800659a:	d007      	beq.n	80065ac <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	f06f 0220 	mvn.w	r2, #32
 80065a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80065a6:	6878      	ldr	r0, [r7, #4]
 80065a8:	f000 ffaa 	bl	8007500 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80065ac:	bf00      	nop
 80065ae:	3710      	adds	r7, #16
 80065b0:	46bd      	mov	sp, r7
 80065b2:	bd80      	pop	{r7, pc}

080065b4 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80065b4:	b580      	push	{r7, lr}
 80065b6:	b086      	sub	sp, #24
 80065b8:	af00      	add	r7, sp, #0
 80065ba:	60f8      	str	r0, [r7, #12]
 80065bc:	60b9      	str	r1, [r7, #8]
 80065be:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80065c0:	2300      	movs	r3, #0
 80065c2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80065ca:	2b01      	cmp	r3, #1
 80065cc:	d101      	bne.n	80065d2 <HAL_TIM_IC_ConfigChannel+0x1e>
 80065ce:	2302      	movs	r3, #2
 80065d0:	e088      	b.n	80066e4 <HAL_TIM_IC_ConfigChannel+0x130>
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	2201      	movs	r2, #1
 80065d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d11b      	bne.n	8006618 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80065e4:	68bb      	ldr	r3, [r7, #8]
 80065e6:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80065e8:	68bb      	ldr	r3, [r7, #8]
 80065ea:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80065ec:	68bb      	ldr	r3, [r7, #8]
 80065ee:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 80065f0:	f000 fcce 	bl	8006f90 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	699a      	ldr	r2, [r3, #24]
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	f022 020c 	bic.w	r2, r2, #12
 8006602:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	6999      	ldr	r1, [r3, #24]
 800660a:	68bb      	ldr	r3, [r7, #8]
 800660c:	689a      	ldr	r2, [r3, #8]
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	430a      	orrs	r2, r1
 8006614:	619a      	str	r2, [r3, #24]
 8006616:	e060      	b.n	80066da <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	2b04      	cmp	r3, #4
 800661c:	d11c      	bne.n	8006658 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8006622:	68bb      	ldr	r3, [r7, #8]
 8006624:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8006626:	68bb      	ldr	r3, [r7, #8]
 8006628:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800662a:	68bb      	ldr	r3, [r7, #8]
 800662c:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 800662e:	f000 fd52 	bl	80070d6 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	699a      	ldr	r2, [r3, #24]
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8006640:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	6999      	ldr	r1, [r3, #24]
 8006648:	68bb      	ldr	r3, [r7, #8]
 800664a:	689b      	ldr	r3, [r3, #8]
 800664c:	021a      	lsls	r2, r3, #8
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	430a      	orrs	r2, r1
 8006654:	619a      	str	r2, [r3, #24]
 8006656:	e040      	b.n	80066da <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	2b08      	cmp	r3, #8
 800665c:	d11b      	bne.n	8006696 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8006662:	68bb      	ldr	r3, [r7, #8]
 8006664:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8006666:	68bb      	ldr	r3, [r7, #8]
 8006668:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800666a:	68bb      	ldr	r3, [r7, #8]
 800666c:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 800666e:	f000 fd9f 	bl	80071b0 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	69da      	ldr	r2, [r3, #28]
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	f022 020c 	bic.w	r2, r2, #12
 8006680:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	69d9      	ldr	r1, [r3, #28]
 8006688:	68bb      	ldr	r3, [r7, #8]
 800668a:	689a      	ldr	r2, [r3, #8]
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	430a      	orrs	r2, r1
 8006692:	61da      	str	r2, [r3, #28]
 8006694:	e021      	b.n	80066da <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	2b0c      	cmp	r3, #12
 800669a:	d11c      	bne.n	80066d6 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80066a0:	68bb      	ldr	r3, [r7, #8]
 80066a2:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80066a4:	68bb      	ldr	r3, [r7, #8]
 80066a6:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80066a8:	68bb      	ldr	r3, [r7, #8]
 80066aa:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 80066ac:	f000 fdbc 	bl	8007228 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	69da      	ldr	r2, [r3, #28]
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80066be:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	69d9      	ldr	r1, [r3, #28]
 80066c6:	68bb      	ldr	r3, [r7, #8]
 80066c8:	689b      	ldr	r3, [r3, #8]
 80066ca:	021a      	lsls	r2, r3, #8
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	430a      	orrs	r2, r1
 80066d2:	61da      	str	r2, [r3, #28]
 80066d4:	e001      	b.n	80066da <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 80066d6:	2301      	movs	r3, #1
 80066d8:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	2200      	movs	r2, #0
 80066de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80066e2:	7dfb      	ldrb	r3, [r7, #23]
}
 80066e4:	4618      	mov	r0, r3
 80066e6:	3718      	adds	r7, #24
 80066e8:	46bd      	mov	sp, r7
 80066ea:	bd80      	pop	{r7, pc}

080066ec <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80066ec:	b580      	push	{r7, lr}
 80066ee:	b086      	sub	sp, #24
 80066f0:	af00      	add	r7, sp, #0
 80066f2:	60f8      	str	r0, [r7, #12]
 80066f4:	60b9      	str	r1, [r7, #8]
 80066f6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80066f8:	2300      	movs	r3, #0
 80066fa:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006702:	2b01      	cmp	r3, #1
 8006704:	d101      	bne.n	800670a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006706:	2302      	movs	r3, #2
 8006708:	e0ae      	b.n	8006868 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	2201      	movs	r2, #1
 800670e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	2b0c      	cmp	r3, #12
 8006716:	f200 809f 	bhi.w	8006858 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800671a:	a201      	add	r2, pc, #4	@ (adr r2, 8006720 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800671c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006720:	08006755 	.word	0x08006755
 8006724:	08006859 	.word	0x08006859
 8006728:	08006859 	.word	0x08006859
 800672c:	08006859 	.word	0x08006859
 8006730:	08006795 	.word	0x08006795
 8006734:	08006859 	.word	0x08006859
 8006738:	08006859 	.word	0x08006859
 800673c:	08006859 	.word	0x08006859
 8006740:	080067d7 	.word	0x080067d7
 8006744:	08006859 	.word	0x08006859
 8006748:	08006859 	.word	0x08006859
 800674c:	08006859 	.word	0x08006859
 8006750:	08006817 	.word	0x08006817
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	68b9      	ldr	r1, [r7, #8]
 800675a:	4618      	mov	r0, r3
 800675c:	f000 fa68 	bl	8006c30 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	699a      	ldr	r2, [r3, #24]
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	f042 0208 	orr.w	r2, r2, #8
 800676e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	699a      	ldr	r2, [r3, #24]
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	f022 0204 	bic.w	r2, r2, #4
 800677e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	6999      	ldr	r1, [r3, #24]
 8006786:	68bb      	ldr	r3, [r7, #8]
 8006788:	691a      	ldr	r2, [r3, #16]
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	430a      	orrs	r2, r1
 8006790:	619a      	str	r2, [r3, #24]
      break;
 8006792:	e064      	b.n	800685e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	68b9      	ldr	r1, [r7, #8]
 800679a:	4618      	mov	r0, r3
 800679c:	f000 fab8 	bl	8006d10 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	699a      	ldr	r2, [r3, #24]
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80067ae:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	699a      	ldr	r2, [r3, #24]
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80067be:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	6999      	ldr	r1, [r3, #24]
 80067c6:	68bb      	ldr	r3, [r7, #8]
 80067c8:	691b      	ldr	r3, [r3, #16]
 80067ca:	021a      	lsls	r2, r3, #8
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	430a      	orrs	r2, r1
 80067d2:	619a      	str	r2, [r3, #24]
      break;
 80067d4:	e043      	b.n	800685e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	68b9      	ldr	r1, [r7, #8]
 80067dc:	4618      	mov	r0, r3
 80067de:	f000 fb0d 	bl	8006dfc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	69da      	ldr	r2, [r3, #28]
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	f042 0208 	orr.w	r2, r2, #8
 80067f0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	69da      	ldr	r2, [r3, #28]
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	f022 0204 	bic.w	r2, r2, #4
 8006800:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	69d9      	ldr	r1, [r3, #28]
 8006808:	68bb      	ldr	r3, [r7, #8]
 800680a:	691a      	ldr	r2, [r3, #16]
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	430a      	orrs	r2, r1
 8006812:	61da      	str	r2, [r3, #28]
      break;
 8006814:	e023      	b.n	800685e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	68b9      	ldr	r1, [r7, #8]
 800681c:	4618      	mov	r0, r3
 800681e:	f000 fb61 	bl	8006ee4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	69da      	ldr	r2, [r3, #28]
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006830:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	69da      	ldr	r2, [r3, #28]
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006840:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	69d9      	ldr	r1, [r3, #28]
 8006848:	68bb      	ldr	r3, [r7, #8]
 800684a:	691b      	ldr	r3, [r3, #16]
 800684c:	021a      	lsls	r2, r3, #8
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	430a      	orrs	r2, r1
 8006854:	61da      	str	r2, [r3, #28]
      break;
 8006856:	e002      	b.n	800685e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8006858:	2301      	movs	r3, #1
 800685a:	75fb      	strb	r3, [r7, #23]
      break;
 800685c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	2200      	movs	r2, #0
 8006862:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006866:	7dfb      	ldrb	r3, [r7, #23]
}
 8006868:	4618      	mov	r0, r3
 800686a:	3718      	adds	r7, #24
 800686c:	46bd      	mov	sp, r7
 800686e:	bd80      	pop	{r7, pc}

08006870 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006870:	b580      	push	{r7, lr}
 8006872:	b084      	sub	sp, #16
 8006874:	af00      	add	r7, sp, #0
 8006876:	6078      	str	r0, [r7, #4]
 8006878:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800687a:	2300      	movs	r3, #0
 800687c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006884:	2b01      	cmp	r3, #1
 8006886:	d101      	bne.n	800688c <HAL_TIM_ConfigClockSource+0x1c>
 8006888:	2302      	movs	r3, #2
 800688a:	e0b4      	b.n	80069f6 <HAL_TIM_ConfigClockSource+0x186>
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	2201      	movs	r2, #1
 8006890:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	2202      	movs	r2, #2
 8006898:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	689b      	ldr	r3, [r3, #8]
 80068a2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80068a4:	68bb      	ldr	r3, [r7, #8]
 80068a6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80068aa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80068ac:	68bb      	ldr	r3, [r7, #8]
 80068ae:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80068b2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	68ba      	ldr	r2, [r7, #8]
 80068ba:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80068bc:	683b      	ldr	r3, [r7, #0]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80068c4:	d03e      	beq.n	8006944 <HAL_TIM_ConfigClockSource+0xd4>
 80068c6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80068ca:	f200 8087 	bhi.w	80069dc <HAL_TIM_ConfigClockSource+0x16c>
 80068ce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80068d2:	f000 8086 	beq.w	80069e2 <HAL_TIM_ConfigClockSource+0x172>
 80068d6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80068da:	d87f      	bhi.n	80069dc <HAL_TIM_ConfigClockSource+0x16c>
 80068dc:	2b70      	cmp	r3, #112	@ 0x70
 80068de:	d01a      	beq.n	8006916 <HAL_TIM_ConfigClockSource+0xa6>
 80068e0:	2b70      	cmp	r3, #112	@ 0x70
 80068e2:	d87b      	bhi.n	80069dc <HAL_TIM_ConfigClockSource+0x16c>
 80068e4:	2b60      	cmp	r3, #96	@ 0x60
 80068e6:	d050      	beq.n	800698a <HAL_TIM_ConfigClockSource+0x11a>
 80068e8:	2b60      	cmp	r3, #96	@ 0x60
 80068ea:	d877      	bhi.n	80069dc <HAL_TIM_ConfigClockSource+0x16c>
 80068ec:	2b50      	cmp	r3, #80	@ 0x50
 80068ee:	d03c      	beq.n	800696a <HAL_TIM_ConfigClockSource+0xfa>
 80068f0:	2b50      	cmp	r3, #80	@ 0x50
 80068f2:	d873      	bhi.n	80069dc <HAL_TIM_ConfigClockSource+0x16c>
 80068f4:	2b40      	cmp	r3, #64	@ 0x40
 80068f6:	d058      	beq.n	80069aa <HAL_TIM_ConfigClockSource+0x13a>
 80068f8:	2b40      	cmp	r3, #64	@ 0x40
 80068fa:	d86f      	bhi.n	80069dc <HAL_TIM_ConfigClockSource+0x16c>
 80068fc:	2b30      	cmp	r3, #48	@ 0x30
 80068fe:	d064      	beq.n	80069ca <HAL_TIM_ConfigClockSource+0x15a>
 8006900:	2b30      	cmp	r3, #48	@ 0x30
 8006902:	d86b      	bhi.n	80069dc <HAL_TIM_ConfigClockSource+0x16c>
 8006904:	2b20      	cmp	r3, #32
 8006906:	d060      	beq.n	80069ca <HAL_TIM_ConfigClockSource+0x15a>
 8006908:	2b20      	cmp	r3, #32
 800690a:	d867      	bhi.n	80069dc <HAL_TIM_ConfigClockSource+0x16c>
 800690c:	2b00      	cmp	r3, #0
 800690e:	d05c      	beq.n	80069ca <HAL_TIM_ConfigClockSource+0x15a>
 8006910:	2b10      	cmp	r3, #16
 8006912:	d05a      	beq.n	80069ca <HAL_TIM_ConfigClockSource+0x15a>
 8006914:	e062      	b.n	80069dc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800691a:	683b      	ldr	r3, [r7, #0]
 800691c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800691e:	683b      	ldr	r3, [r7, #0]
 8006920:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006922:	683b      	ldr	r3, [r7, #0]
 8006924:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006926:	f000 fcd7 	bl	80072d8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	689b      	ldr	r3, [r3, #8]
 8006930:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006932:	68bb      	ldr	r3, [r7, #8]
 8006934:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006938:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	68ba      	ldr	r2, [r7, #8]
 8006940:	609a      	str	r2, [r3, #8]
      break;
 8006942:	e04f      	b.n	80069e4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006948:	683b      	ldr	r3, [r7, #0]
 800694a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800694c:	683b      	ldr	r3, [r7, #0]
 800694e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006950:	683b      	ldr	r3, [r7, #0]
 8006952:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006954:	f000 fcc0 	bl	80072d8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	689a      	ldr	r2, [r3, #8]
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006966:	609a      	str	r2, [r3, #8]
      break;
 8006968:	e03c      	b.n	80069e4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800696e:	683b      	ldr	r3, [r7, #0]
 8006970:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006972:	683b      	ldr	r3, [r7, #0]
 8006974:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006976:	461a      	mov	r2, r3
 8006978:	f000 fb7e 	bl	8007078 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	2150      	movs	r1, #80	@ 0x50
 8006982:	4618      	mov	r0, r3
 8006984:	f000 fc8d 	bl	80072a2 <TIM_ITRx_SetConfig>
      break;
 8006988:	e02c      	b.n	80069e4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800698e:	683b      	ldr	r3, [r7, #0]
 8006990:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006992:	683b      	ldr	r3, [r7, #0]
 8006994:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006996:	461a      	mov	r2, r3
 8006998:	f000 fbda 	bl	8007150 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	2160      	movs	r1, #96	@ 0x60
 80069a2:	4618      	mov	r0, r3
 80069a4:	f000 fc7d 	bl	80072a2 <TIM_ITRx_SetConfig>
      break;
 80069a8:	e01c      	b.n	80069e4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80069ae:	683b      	ldr	r3, [r7, #0]
 80069b0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80069b2:	683b      	ldr	r3, [r7, #0]
 80069b4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80069b6:	461a      	mov	r2, r3
 80069b8:	f000 fb5e 	bl	8007078 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	2140      	movs	r1, #64	@ 0x40
 80069c2:	4618      	mov	r0, r3
 80069c4:	f000 fc6d 	bl	80072a2 <TIM_ITRx_SetConfig>
      break;
 80069c8:	e00c      	b.n	80069e4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	681a      	ldr	r2, [r3, #0]
 80069ce:	683b      	ldr	r3, [r7, #0]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	4619      	mov	r1, r3
 80069d4:	4610      	mov	r0, r2
 80069d6:	f000 fc64 	bl	80072a2 <TIM_ITRx_SetConfig>
      break;
 80069da:	e003      	b.n	80069e4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80069dc:	2301      	movs	r3, #1
 80069de:	73fb      	strb	r3, [r7, #15]
      break;
 80069e0:	e000      	b.n	80069e4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80069e2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	2201      	movs	r2, #1
 80069e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	2200      	movs	r2, #0
 80069f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80069f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80069f6:	4618      	mov	r0, r3
 80069f8:	3710      	adds	r7, #16
 80069fa:	46bd      	mov	sp, r7
 80069fc:	bd80      	pop	{r7, pc}
	...

08006a00 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006a00:	b480      	push	{r7}
 8006a02:	b085      	sub	sp, #20
 8006a04:	af00      	add	r7, sp, #0
 8006a06:	6078      	str	r0, [r7, #4]
 8006a08:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8006a0a:	2300      	movs	r3, #0
 8006a0c:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8006a0e:	683b      	ldr	r3, [r7, #0]
 8006a10:	2b0c      	cmp	r3, #12
 8006a12:	d831      	bhi.n	8006a78 <HAL_TIM_ReadCapturedValue+0x78>
 8006a14:	a201      	add	r2, pc, #4	@ (adr r2, 8006a1c <HAL_TIM_ReadCapturedValue+0x1c>)
 8006a16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a1a:	bf00      	nop
 8006a1c:	08006a51 	.word	0x08006a51
 8006a20:	08006a79 	.word	0x08006a79
 8006a24:	08006a79 	.word	0x08006a79
 8006a28:	08006a79 	.word	0x08006a79
 8006a2c:	08006a5b 	.word	0x08006a5b
 8006a30:	08006a79 	.word	0x08006a79
 8006a34:	08006a79 	.word	0x08006a79
 8006a38:	08006a79 	.word	0x08006a79
 8006a3c:	08006a65 	.word	0x08006a65
 8006a40:	08006a79 	.word	0x08006a79
 8006a44:	08006a79 	.word	0x08006a79
 8006a48:	08006a79 	.word	0x08006a79
 8006a4c:	08006a6f 	.word	0x08006a6f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006a56:	60fb      	str	r3, [r7, #12]

      break;
 8006a58:	e00f      	b.n	8006a7a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a60:	60fb      	str	r3, [r7, #12]

      break;
 8006a62:	e00a      	b.n	8006a7a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006a6a:	60fb      	str	r3, [r7, #12]

      break;
 8006a6c:	e005      	b.n	8006a7a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a74:	60fb      	str	r3, [r7, #12]

      break;
 8006a76:	e000      	b.n	8006a7a <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8006a78:	bf00      	nop
  }

  return tmpreg;
 8006a7a:	68fb      	ldr	r3, [r7, #12]
}
 8006a7c:	4618      	mov	r0, r3
 8006a7e:	3714      	adds	r7, #20
 8006a80:	46bd      	mov	sp, r7
 8006a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a86:	4770      	bx	lr

08006a88 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006a88:	b480      	push	{r7}
 8006a8a:	b083      	sub	sp, #12
 8006a8c:	af00      	add	r7, sp, #0
 8006a8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8006a90:	bf00      	nop
 8006a92:	370c      	adds	r7, #12
 8006a94:	46bd      	mov	sp, r7
 8006a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a9a:	4770      	bx	lr

08006a9c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006a9c:	b480      	push	{r7}
 8006a9e:	b083      	sub	sp, #12
 8006aa0:	af00      	add	r7, sp, #0
 8006aa2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006aa4:	bf00      	nop
 8006aa6:	370c      	adds	r7, #12
 8006aa8:	46bd      	mov	sp, r7
 8006aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aae:	4770      	bx	lr

08006ab0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006ab0:	b480      	push	{r7}
 8006ab2:	b083      	sub	sp, #12
 8006ab4:	af00      	add	r7, sp, #0
 8006ab6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006ab8:	bf00      	nop
 8006aba:	370c      	adds	r7, #12
 8006abc:	46bd      	mov	sp, r7
 8006abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ac2:	4770      	bx	lr

08006ac4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006ac4:	b480      	push	{r7}
 8006ac6:	b083      	sub	sp, #12
 8006ac8:	af00      	add	r7, sp, #0
 8006aca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006acc:	bf00      	nop
 8006ace:	370c      	adds	r7, #12
 8006ad0:	46bd      	mov	sp, r7
 8006ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ad6:	4770      	bx	lr

08006ad8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006ad8:	b480      	push	{r7}
 8006ada:	b085      	sub	sp, #20
 8006adc:	af00      	add	r7, sp, #0
 8006ade:	6078      	str	r0, [r7, #4]
 8006ae0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	4a46      	ldr	r2, [pc, #280]	@ (8006c04 <TIM_Base_SetConfig+0x12c>)
 8006aec:	4293      	cmp	r3, r2
 8006aee:	d013      	beq.n	8006b18 <TIM_Base_SetConfig+0x40>
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006af6:	d00f      	beq.n	8006b18 <TIM_Base_SetConfig+0x40>
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	4a43      	ldr	r2, [pc, #268]	@ (8006c08 <TIM_Base_SetConfig+0x130>)
 8006afc:	4293      	cmp	r3, r2
 8006afe:	d00b      	beq.n	8006b18 <TIM_Base_SetConfig+0x40>
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	4a42      	ldr	r2, [pc, #264]	@ (8006c0c <TIM_Base_SetConfig+0x134>)
 8006b04:	4293      	cmp	r3, r2
 8006b06:	d007      	beq.n	8006b18 <TIM_Base_SetConfig+0x40>
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	4a41      	ldr	r2, [pc, #260]	@ (8006c10 <TIM_Base_SetConfig+0x138>)
 8006b0c:	4293      	cmp	r3, r2
 8006b0e:	d003      	beq.n	8006b18 <TIM_Base_SetConfig+0x40>
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	4a40      	ldr	r2, [pc, #256]	@ (8006c14 <TIM_Base_SetConfig+0x13c>)
 8006b14:	4293      	cmp	r3, r2
 8006b16:	d108      	bne.n	8006b2a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006b1e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006b20:	683b      	ldr	r3, [r7, #0]
 8006b22:	685b      	ldr	r3, [r3, #4]
 8006b24:	68fa      	ldr	r2, [r7, #12]
 8006b26:	4313      	orrs	r3, r2
 8006b28:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	4a35      	ldr	r2, [pc, #212]	@ (8006c04 <TIM_Base_SetConfig+0x12c>)
 8006b2e:	4293      	cmp	r3, r2
 8006b30:	d02b      	beq.n	8006b8a <TIM_Base_SetConfig+0xb2>
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006b38:	d027      	beq.n	8006b8a <TIM_Base_SetConfig+0xb2>
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	4a32      	ldr	r2, [pc, #200]	@ (8006c08 <TIM_Base_SetConfig+0x130>)
 8006b3e:	4293      	cmp	r3, r2
 8006b40:	d023      	beq.n	8006b8a <TIM_Base_SetConfig+0xb2>
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	4a31      	ldr	r2, [pc, #196]	@ (8006c0c <TIM_Base_SetConfig+0x134>)
 8006b46:	4293      	cmp	r3, r2
 8006b48:	d01f      	beq.n	8006b8a <TIM_Base_SetConfig+0xb2>
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	4a30      	ldr	r2, [pc, #192]	@ (8006c10 <TIM_Base_SetConfig+0x138>)
 8006b4e:	4293      	cmp	r3, r2
 8006b50:	d01b      	beq.n	8006b8a <TIM_Base_SetConfig+0xb2>
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	4a2f      	ldr	r2, [pc, #188]	@ (8006c14 <TIM_Base_SetConfig+0x13c>)
 8006b56:	4293      	cmp	r3, r2
 8006b58:	d017      	beq.n	8006b8a <TIM_Base_SetConfig+0xb2>
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	4a2e      	ldr	r2, [pc, #184]	@ (8006c18 <TIM_Base_SetConfig+0x140>)
 8006b5e:	4293      	cmp	r3, r2
 8006b60:	d013      	beq.n	8006b8a <TIM_Base_SetConfig+0xb2>
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	4a2d      	ldr	r2, [pc, #180]	@ (8006c1c <TIM_Base_SetConfig+0x144>)
 8006b66:	4293      	cmp	r3, r2
 8006b68:	d00f      	beq.n	8006b8a <TIM_Base_SetConfig+0xb2>
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	4a2c      	ldr	r2, [pc, #176]	@ (8006c20 <TIM_Base_SetConfig+0x148>)
 8006b6e:	4293      	cmp	r3, r2
 8006b70:	d00b      	beq.n	8006b8a <TIM_Base_SetConfig+0xb2>
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	4a2b      	ldr	r2, [pc, #172]	@ (8006c24 <TIM_Base_SetConfig+0x14c>)
 8006b76:	4293      	cmp	r3, r2
 8006b78:	d007      	beq.n	8006b8a <TIM_Base_SetConfig+0xb2>
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	4a2a      	ldr	r2, [pc, #168]	@ (8006c28 <TIM_Base_SetConfig+0x150>)
 8006b7e:	4293      	cmp	r3, r2
 8006b80:	d003      	beq.n	8006b8a <TIM_Base_SetConfig+0xb2>
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	4a29      	ldr	r2, [pc, #164]	@ (8006c2c <TIM_Base_SetConfig+0x154>)
 8006b86:	4293      	cmp	r3, r2
 8006b88:	d108      	bne.n	8006b9c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006b90:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006b92:	683b      	ldr	r3, [r7, #0]
 8006b94:	68db      	ldr	r3, [r3, #12]
 8006b96:	68fa      	ldr	r2, [r7, #12]
 8006b98:	4313      	orrs	r3, r2
 8006b9a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006ba2:	683b      	ldr	r3, [r7, #0]
 8006ba4:	695b      	ldr	r3, [r3, #20]
 8006ba6:	4313      	orrs	r3, r2
 8006ba8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	68fa      	ldr	r2, [r7, #12]
 8006bae:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006bb0:	683b      	ldr	r3, [r7, #0]
 8006bb2:	689a      	ldr	r2, [r3, #8]
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006bb8:	683b      	ldr	r3, [r7, #0]
 8006bba:	681a      	ldr	r2, [r3, #0]
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	4a10      	ldr	r2, [pc, #64]	@ (8006c04 <TIM_Base_SetConfig+0x12c>)
 8006bc4:	4293      	cmp	r3, r2
 8006bc6:	d003      	beq.n	8006bd0 <TIM_Base_SetConfig+0xf8>
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	4a12      	ldr	r2, [pc, #72]	@ (8006c14 <TIM_Base_SetConfig+0x13c>)
 8006bcc:	4293      	cmp	r3, r2
 8006bce:	d103      	bne.n	8006bd8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006bd0:	683b      	ldr	r3, [r7, #0]
 8006bd2:	691a      	ldr	r2, [r3, #16]
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	2201      	movs	r2, #1
 8006bdc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	691b      	ldr	r3, [r3, #16]
 8006be2:	f003 0301 	and.w	r3, r3, #1
 8006be6:	2b01      	cmp	r3, #1
 8006be8:	d105      	bne.n	8006bf6 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	691b      	ldr	r3, [r3, #16]
 8006bee:	f023 0201 	bic.w	r2, r3, #1
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	611a      	str	r2, [r3, #16]
  }
}
 8006bf6:	bf00      	nop
 8006bf8:	3714      	adds	r7, #20
 8006bfa:	46bd      	mov	sp, r7
 8006bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c00:	4770      	bx	lr
 8006c02:	bf00      	nop
 8006c04:	40010000 	.word	0x40010000
 8006c08:	40000400 	.word	0x40000400
 8006c0c:	40000800 	.word	0x40000800
 8006c10:	40000c00 	.word	0x40000c00
 8006c14:	40010400 	.word	0x40010400
 8006c18:	40014000 	.word	0x40014000
 8006c1c:	40014400 	.word	0x40014400
 8006c20:	40014800 	.word	0x40014800
 8006c24:	40001800 	.word	0x40001800
 8006c28:	40001c00 	.word	0x40001c00
 8006c2c:	40002000 	.word	0x40002000

08006c30 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006c30:	b480      	push	{r7}
 8006c32:	b087      	sub	sp, #28
 8006c34:	af00      	add	r7, sp, #0
 8006c36:	6078      	str	r0, [r7, #4]
 8006c38:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	6a1b      	ldr	r3, [r3, #32]
 8006c3e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	6a1b      	ldr	r3, [r3, #32]
 8006c44:	f023 0201 	bic.w	r2, r3, #1
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	685b      	ldr	r3, [r3, #4]
 8006c50:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	699b      	ldr	r3, [r3, #24]
 8006c56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006c5e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	f023 0303 	bic.w	r3, r3, #3
 8006c66:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006c68:	683b      	ldr	r3, [r7, #0]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	68fa      	ldr	r2, [r7, #12]
 8006c6e:	4313      	orrs	r3, r2
 8006c70:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006c72:	697b      	ldr	r3, [r7, #20]
 8006c74:	f023 0302 	bic.w	r3, r3, #2
 8006c78:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006c7a:	683b      	ldr	r3, [r7, #0]
 8006c7c:	689b      	ldr	r3, [r3, #8]
 8006c7e:	697a      	ldr	r2, [r7, #20]
 8006c80:	4313      	orrs	r3, r2
 8006c82:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	4a20      	ldr	r2, [pc, #128]	@ (8006d08 <TIM_OC1_SetConfig+0xd8>)
 8006c88:	4293      	cmp	r3, r2
 8006c8a:	d003      	beq.n	8006c94 <TIM_OC1_SetConfig+0x64>
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	4a1f      	ldr	r2, [pc, #124]	@ (8006d0c <TIM_OC1_SetConfig+0xdc>)
 8006c90:	4293      	cmp	r3, r2
 8006c92:	d10c      	bne.n	8006cae <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006c94:	697b      	ldr	r3, [r7, #20]
 8006c96:	f023 0308 	bic.w	r3, r3, #8
 8006c9a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006c9c:	683b      	ldr	r3, [r7, #0]
 8006c9e:	68db      	ldr	r3, [r3, #12]
 8006ca0:	697a      	ldr	r2, [r7, #20]
 8006ca2:	4313      	orrs	r3, r2
 8006ca4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006ca6:	697b      	ldr	r3, [r7, #20]
 8006ca8:	f023 0304 	bic.w	r3, r3, #4
 8006cac:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	4a15      	ldr	r2, [pc, #84]	@ (8006d08 <TIM_OC1_SetConfig+0xd8>)
 8006cb2:	4293      	cmp	r3, r2
 8006cb4:	d003      	beq.n	8006cbe <TIM_OC1_SetConfig+0x8e>
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	4a14      	ldr	r2, [pc, #80]	@ (8006d0c <TIM_OC1_SetConfig+0xdc>)
 8006cba:	4293      	cmp	r3, r2
 8006cbc:	d111      	bne.n	8006ce2 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006cbe:	693b      	ldr	r3, [r7, #16]
 8006cc0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006cc4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006cc6:	693b      	ldr	r3, [r7, #16]
 8006cc8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006ccc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006cce:	683b      	ldr	r3, [r7, #0]
 8006cd0:	695b      	ldr	r3, [r3, #20]
 8006cd2:	693a      	ldr	r2, [r7, #16]
 8006cd4:	4313      	orrs	r3, r2
 8006cd6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006cd8:	683b      	ldr	r3, [r7, #0]
 8006cda:	699b      	ldr	r3, [r3, #24]
 8006cdc:	693a      	ldr	r2, [r7, #16]
 8006cde:	4313      	orrs	r3, r2
 8006ce0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	693a      	ldr	r2, [r7, #16]
 8006ce6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	68fa      	ldr	r2, [r7, #12]
 8006cec:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006cee:	683b      	ldr	r3, [r7, #0]
 8006cf0:	685a      	ldr	r2, [r3, #4]
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	697a      	ldr	r2, [r7, #20]
 8006cfa:	621a      	str	r2, [r3, #32]
}
 8006cfc:	bf00      	nop
 8006cfe:	371c      	adds	r7, #28
 8006d00:	46bd      	mov	sp, r7
 8006d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d06:	4770      	bx	lr
 8006d08:	40010000 	.word	0x40010000
 8006d0c:	40010400 	.word	0x40010400

08006d10 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006d10:	b480      	push	{r7}
 8006d12:	b087      	sub	sp, #28
 8006d14:	af00      	add	r7, sp, #0
 8006d16:	6078      	str	r0, [r7, #4]
 8006d18:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	6a1b      	ldr	r3, [r3, #32]
 8006d1e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	6a1b      	ldr	r3, [r3, #32]
 8006d24:	f023 0210 	bic.w	r2, r3, #16
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	685b      	ldr	r3, [r3, #4]
 8006d30:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	699b      	ldr	r3, [r3, #24]
 8006d36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006d3e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006d46:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006d48:	683b      	ldr	r3, [r7, #0]
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	021b      	lsls	r3, r3, #8
 8006d4e:	68fa      	ldr	r2, [r7, #12]
 8006d50:	4313      	orrs	r3, r2
 8006d52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006d54:	697b      	ldr	r3, [r7, #20]
 8006d56:	f023 0320 	bic.w	r3, r3, #32
 8006d5a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006d5c:	683b      	ldr	r3, [r7, #0]
 8006d5e:	689b      	ldr	r3, [r3, #8]
 8006d60:	011b      	lsls	r3, r3, #4
 8006d62:	697a      	ldr	r2, [r7, #20]
 8006d64:	4313      	orrs	r3, r2
 8006d66:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	4a22      	ldr	r2, [pc, #136]	@ (8006df4 <TIM_OC2_SetConfig+0xe4>)
 8006d6c:	4293      	cmp	r3, r2
 8006d6e:	d003      	beq.n	8006d78 <TIM_OC2_SetConfig+0x68>
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	4a21      	ldr	r2, [pc, #132]	@ (8006df8 <TIM_OC2_SetConfig+0xe8>)
 8006d74:	4293      	cmp	r3, r2
 8006d76:	d10d      	bne.n	8006d94 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006d78:	697b      	ldr	r3, [r7, #20]
 8006d7a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006d7e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006d80:	683b      	ldr	r3, [r7, #0]
 8006d82:	68db      	ldr	r3, [r3, #12]
 8006d84:	011b      	lsls	r3, r3, #4
 8006d86:	697a      	ldr	r2, [r7, #20]
 8006d88:	4313      	orrs	r3, r2
 8006d8a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006d8c:	697b      	ldr	r3, [r7, #20]
 8006d8e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006d92:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	4a17      	ldr	r2, [pc, #92]	@ (8006df4 <TIM_OC2_SetConfig+0xe4>)
 8006d98:	4293      	cmp	r3, r2
 8006d9a:	d003      	beq.n	8006da4 <TIM_OC2_SetConfig+0x94>
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	4a16      	ldr	r2, [pc, #88]	@ (8006df8 <TIM_OC2_SetConfig+0xe8>)
 8006da0:	4293      	cmp	r3, r2
 8006da2:	d113      	bne.n	8006dcc <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006da4:	693b      	ldr	r3, [r7, #16]
 8006da6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006daa:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006dac:	693b      	ldr	r3, [r7, #16]
 8006dae:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006db2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006db4:	683b      	ldr	r3, [r7, #0]
 8006db6:	695b      	ldr	r3, [r3, #20]
 8006db8:	009b      	lsls	r3, r3, #2
 8006dba:	693a      	ldr	r2, [r7, #16]
 8006dbc:	4313      	orrs	r3, r2
 8006dbe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006dc0:	683b      	ldr	r3, [r7, #0]
 8006dc2:	699b      	ldr	r3, [r3, #24]
 8006dc4:	009b      	lsls	r3, r3, #2
 8006dc6:	693a      	ldr	r2, [r7, #16]
 8006dc8:	4313      	orrs	r3, r2
 8006dca:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	693a      	ldr	r2, [r7, #16]
 8006dd0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	68fa      	ldr	r2, [r7, #12]
 8006dd6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006dd8:	683b      	ldr	r3, [r7, #0]
 8006dda:	685a      	ldr	r2, [r3, #4]
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	697a      	ldr	r2, [r7, #20]
 8006de4:	621a      	str	r2, [r3, #32]
}
 8006de6:	bf00      	nop
 8006de8:	371c      	adds	r7, #28
 8006dea:	46bd      	mov	sp, r7
 8006dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006df0:	4770      	bx	lr
 8006df2:	bf00      	nop
 8006df4:	40010000 	.word	0x40010000
 8006df8:	40010400 	.word	0x40010400

08006dfc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006dfc:	b480      	push	{r7}
 8006dfe:	b087      	sub	sp, #28
 8006e00:	af00      	add	r7, sp, #0
 8006e02:	6078      	str	r0, [r7, #4]
 8006e04:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	6a1b      	ldr	r3, [r3, #32]
 8006e0a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	6a1b      	ldr	r3, [r3, #32]
 8006e10:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	685b      	ldr	r3, [r3, #4]
 8006e1c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	69db      	ldr	r3, [r3, #28]
 8006e22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006e2a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	f023 0303 	bic.w	r3, r3, #3
 8006e32:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006e34:	683b      	ldr	r3, [r7, #0]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	68fa      	ldr	r2, [r7, #12]
 8006e3a:	4313      	orrs	r3, r2
 8006e3c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006e3e:	697b      	ldr	r3, [r7, #20]
 8006e40:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006e44:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006e46:	683b      	ldr	r3, [r7, #0]
 8006e48:	689b      	ldr	r3, [r3, #8]
 8006e4a:	021b      	lsls	r3, r3, #8
 8006e4c:	697a      	ldr	r2, [r7, #20]
 8006e4e:	4313      	orrs	r3, r2
 8006e50:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	4a21      	ldr	r2, [pc, #132]	@ (8006edc <TIM_OC3_SetConfig+0xe0>)
 8006e56:	4293      	cmp	r3, r2
 8006e58:	d003      	beq.n	8006e62 <TIM_OC3_SetConfig+0x66>
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	4a20      	ldr	r2, [pc, #128]	@ (8006ee0 <TIM_OC3_SetConfig+0xe4>)
 8006e5e:	4293      	cmp	r3, r2
 8006e60:	d10d      	bne.n	8006e7e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006e62:	697b      	ldr	r3, [r7, #20]
 8006e64:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006e68:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006e6a:	683b      	ldr	r3, [r7, #0]
 8006e6c:	68db      	ldr	r3, [r3, #12]
 8006e6e:	021b      	lsls	r3, r3, #8
 8006e70:	697a      	ldr	r2, [r7, #20]
 8006e72:	4313      	orrs	r3, r2
 8006e74:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006e76:	697b      	ldr	r3, [r7, #20]
 8006e78:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006e7c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	4a16      	ldr	r2, [pc, #88]	@ (8006edc <TIM_OC3_SetConfig+0xe0>)
 8006e82:	4293      	cmp	r3, r2
 8006e84:	d003      	beq.n	8006e8e <TIM_OC3_SetConfig+0x92>
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	4a15      	ldr	r2, [pc, #84]	@ (8006ee0 <TIM_OC3_SetConfig+0xe4>)
 8006e8a:	4293      	cmp	r3, r2
 8006e8c:	d113      	bne.n	8006eb6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006e8e:	693b      	ldr	r3, [r7, #16]
 8006e90:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006e94:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006e96:	693b      	ldr	r3, [r7, #16]
 8006e98:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006e9c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006e9e:	683b      	ldr	r3, [r7, #0]
 8006ea0:	695b      	ldr	r3, [r3, #20]
 8006ea2:	011b      	lsls	r3, r3, #4
 8006ea4:	693a      	ldr	r2, [r7, #16]
 8006ea6:	4313      	orrs	r3, r2
 8006ea8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006eaa:	683b      	ldr	r3, [r7, #0]
 8006eac:	699b      	ldr	r3, [r3, #24]
 8006eae:	011b      	lsls	r3, r3, #4
 8006eb0:	693a      	ldr	r2, [r7, #16]
 8006eb2:	4313      	orrs	r3, r2
 8006eb4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	693a      	ldr	r2, [r7, #16]
 8006eba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	68fa      	ldr	r2, [r7, #12]
 8006ec0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006ec2:	683b      	ldr	r3, [r7, #0]
 8006ec4:	685a      	ldr	r2, [r3, #4]
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	697a      	ldr	r2, [r7, #20]
 8006ece:	621a      	str	r2, [r3, #32]
}
 8006ed0:	bf00      	nop
 8006ed2:	371c      	adds	r7, #28
 8006ed4:	46bd      	mov	sp, r7
 8006ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eda:	4770      	bx	lr
 8006edc:	40010000 	.word	0x40010000
 8006ee0:	40010400 	.word	0x40010400

08006ee4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006ee4:	b480      	push	{r7}
 8006ee6:	b087      	sub	sp, #28
 8006ee8:	af00      	add	r7, sp, #0
 8006eea:	6078      	str	r0, [r7, #4]
 8006eec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	6a1b      	ldr	r3, [r3, #32]
 8006ef2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	6a1b      	ldr	r3, [r3, #32]
 8006ef8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	685b      	ldr	r3, [r3, #4]
 8006f04:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	69db      	ldr	r3, [r3, #28]
 8006f0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006f12:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006f1a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006f1c:	683b      	ldr	r3, [r7, #0]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	021b      	lsls	r3, r3, #8
 8006f22:	68fa      	ldr	r2, [r7, #12]
 8006f24:	4313      	orrs	r3, r2
 8006f26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006f28:	693b      	ldr	r3, [r7, #16]
 8006f2a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006f2e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006f30:	683b      	ldr	r3, [r7, #0]
 8006f32:	689b      	ldr	r3, [r3, #8]
 8006f34:	031b      	lsls	r3, r3, #12
 8006f36:	693a      	ldr	r2, [r7, #16]
 8006f38:	4313      	orrs	r3, r2
 8006f3a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	4a12      	ldr	r2, [pc, #72]	@ (8006f88 <TIM_OC4_SetConfig+0xa4>)
 8006f40:	4293      	cmp	r3, r2
 8006f42:	d003      	beq.n	8006f4c <TIM_OC4_SetConfig+0x68>
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	4a11      	ldr	r2, [pc, #68]	@ (8006f8c <TIM_OC4_SetConfig+0xa8>)
 8006f48:	4293      	cmp	r3, r2
 8006f4a:	d109      	bne.n	8006f60 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006f4c:	697b      	ldr	r3, [r7, #20]
 8006f4e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006f52:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006f54:	683b      	ldr	r3, [r7, #0]
 8006f56:	695b      	ldr	r3, [r3, #20]
 8006f58:	019b      	lsls	r3, r3, #6
 8006f5a:	697a      	ldr	r2, [r7, #20]
 8006f5c:	4313      	orrs	r3, r2
 8006f5e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	697a      	ldr	r2, [r7, #20]
 8006f64:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	68fa      	ldr	r2, [r7, #12]
 8006f6a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006f6c:	683b      	ldr	r3, [r7, #0]
 8006f6e:	685a      	ldr	r2, [r3, #4]
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	693a      	ldr	r2, [r7, #16]
 8006f78:	621a      	str	r2, [r3, #32]
}
 8006f7a:	bf00      	nop
 8006f7c:	371c      	adds	r7, #28
 8006f7e:	46bd      	mov	sp, r7
 8006f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f84:	4770      	bx	lr
 8006f86:	bf00      	nop
 8006f88:	40010000 	.word	0x40010000
 8006f8c:	40010400 	.word	0x40010400

08006f90 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8006f90:	b480      	push	{r7}
 8006f92:	b087      	sub	sp, #28
 8006f94:	af00      	add	r7, sp, #0
 8006f96:	60f8      	str	r0, [r7, #12]
 8006f98:	60b9      	str	r1, [r7, #8]
 8006f9a:	607a      	str	r2, [r7, #4]
 8006f9c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	6a1b      	ldr	r3, [r3, #32]
 8006fa2:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	6a1b      	ldr	r3, [r3, #32]
 8006fa8:	f023 0201 	bic.w	r2, r3, #1
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	699b      	ldr	r3, [r3, #24]
 8006fb4:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	4a28      	ldr	r2, [pc, #160]	@ (800705c <TIM_TI1_SetConfig+0xcc>)
 8006fba:	4293      	cmp	r3, r2
 8006fbc:	d01b      	beq.n	8006ff6 <TIM_TI1_SetConfig+0x66>
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006fc4:	d017      	beq.n	8006ff6 <TIM_TI1_SetConfig+0x66>
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	4a25      	ldr	r2, [pc, #148]	@ (8007060 <TIM_TI1_SetConfig+0xd0>)
 8006fca:	4293      	cmp	r3, r2
 8006fcc:	d013      	beq.n	8006ff6 <TIM_TI1_SetConfig+0x66>
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	4a24      	ldr	r2, [pc, #144]	@ (8007064 <TIM_TI1_SetConfig+0xd4>)
 8006fd2:	4293      	cmp	r3, r2
 8006fd4:	d00f      	beq.n	8006ff6 <TIM_TI1_SetConfig+0x66>
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	4a23      	ldr	r2, [pc, #140]	@ (8007068 <TIM_TI1_SetConfig+0xd8>)
 8006fda:	4293      	cmp	r3, r2
 8006fdc:	d00b      	beq.n	8006ff6 <TIM_TI1_SetConfig+0x66>
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	4a22      	ldr	r2, [pc, #136]	@ (800706c <TIM_TI1_SetConfig+0xdc>)
 8006fe2:	4293      	cmp	r3, r2
 8006fe4:	d007      	beq.n	8006ff6 <TIM_TI1_SetConfig+0x66>
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	4a21      	ldr	r2, [pc, #132]	@ (8007070 <TIM_TI1_SetConfig+0xe0>)
 8006fea:	4293      	cmp	r3, r2
 8006fec:	d003      	beq.n	8006ff6 <TIM_TI1_SetConfig+0x66>
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	4a20      	ldr	r2, [pc, #128]	@ (8007074 <TIM_TI1_SetConfig+0xe4>)
 8006ff2:	4293      	cmp	r3, r2
 8006ff4:	d101      	bne.n	8006ffa <TIM_TI1_SetConfig+0x6a>
 8006ff6:	2301      	movs	r3, #1
 8006ff8:	e000      	b.n	8006ffc <TIM_TI1_SetConfig+0x6c>
 8006ffa:	2300      	movs	r3, #0
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d008      	beq.n	8007012 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8007000:	697b      	ldr	r3, [r7, #20]
 8007002:	f023 0303 	bic.w	r3, r3, #3
 8007006:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8007008:	697a      	ldr	r2, [r7, #20]
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	4313      	orrs	r3, r2
 800700e:	617b      	str	r3, [r7, #20]
 8007010:	e003      	b.n	800701a <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8007012:	697b      	ldr	r3, [r7, #20]
 8007014:	f043 0301 	orr.w	r3, r3, #1
 8007018:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800701a:	697b      	ldr	r3, [r7, #20]
 800701c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007020:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8007022:	683b      	ldr	r3, [r7, #0]
 8007024:	011b      	lsls	r3, r3, #4
 8007026:	b2db      	uxtb	r3, r3
 8007028:	697a      	ldr	r2, [r7, #20]
 800702a:	4313      	orrs	r3, r2
 800702c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800702e:	693b      	ldr	r3, [r7, #16]
 8007030:	f023 030a 	bic.w	r3, r3, #10
 8007034:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8007036:	68bb      	ldr	r3, [r7, #8]
 8007038:	f003 030a 	and.w	r3, r3, #10
 800703c:	693a      	ldr	r2, [r7, #16]
 800703e:	4313      	orrs	r3, r2
 8007040:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	697a      	ldr	r2, [r7, #20]
 8007046:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	693a      	ldr	r2, [r7, #16]
 800704c:	621a      	str	r2, [r3, #32]
}
 800704e:	bf00      	nop
 8007050:	371c      	adds	r7, #28
 8007052:	46bd      	mov	sp, r7
 8007054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007058:	4770      	bx	lr
 800705a:	bf00      	nop
 800705c:	40010000 	.word	0x40010000
 8007060:	40000400 	.word	0x40000400
 8007064:	40000800 	.word	0x40000800
 8007068:	40000c00 	.word	0x40000c00
 800706c:	40010400 	.word	0x40010400
 8007070:	40014000 	.word	0x40014000
 8007074:	40001800 	.word	0x40001800

08007078 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007078:	b480      	push	{r7}
 800707a:	b087      	sub	sp, #28
 800707c:	af00      	add	r7, sp, #0
 800707e:	60f8      	str	r0, [r7, #12]
 8007080:	60b9      	str	r1, [r7, #8]
 8007082:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	6a1b      	ldr	r3, [r3, #32]
 8007088:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	6a1b      	ldr	r3, [r3, #32]
 800708e:	f023 0201 	bic.w	r2, r3, #1
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	699b      	ldr	r3, [r3, #24]
 800709a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800709c:	693b      	ldr	r3, [r7, #16]
 800709e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80070a2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	011b      	lsls	r3, r3, #4
 80070a8:	693a      	ldr	r2, [r7, #16]
 80070aa:	4313      	orrs	r3, r2
 80070ac:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80070ae:	697b      	ldr	r3, [r7, #20]
 80070b0:	f023 030a 	bic.w	r3, r3, #10
 80070b4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80070b6:	697a      	ldr	r2, [r7, #20]
 80070b8:	68bb      	ldr	r3, [r7, #8]
 80070ba:	4313      	orrs	r3, r2
 80070bc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	693a      	ldr	r2, [r7, #16]
 80070c2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	697a      	ldr	r2, [r7, #20]
 80070c8:	621a      	str	r2, [r3, #32]
}
 80070ca:	bf00      	nop
 80070cc:	371c      	adds	r7, #28
 80070ce:	46bd      	mov	sp, r7
 80070d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070d4:	4770      	bx	lr

080070d6 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80070d6:	b480      	push	{r7}
 80070d8:	b087      	sub	sp, #28
 80070da:	af00      	add	r7, sp, #0
 80070dc:	60f8      	str	r0, [r7, #12]
 80070de:	60b9      	str	r1, [r7, #8]
 80070e0:	607a      	str	r2, [r7, #4]
 80070e2:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	6a1b      	ldr	r3, [r3, #32]
 80070e8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	6a1b      	ldr	r3, [r3, #32]
 80070ee:	f023 0210 	bic.w	r2, r3, #16
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	699b      	ldr	r3, [r3, #24]
 80070fa:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80070fc:	693b      	ldr	r3, [r7, #16]
 80070fe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007102:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	021b      	lsls	r3, r3, #8
 8007108:	693a      	ldr	r2, [r7, #16]
 800710a:	4313      	orrs	r3, r2
 800710c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800710e:	693b      	ldr	r3, [r7, #16]
 8007110:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007114:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8007116:	683b      	ldr	r3, [r7, #0]
 8007118:	031b      	lsls	r3, r3, #12
 800711a:	b29b      	uxth	r3, r3
 800711c:	693a      	ldr	r2, [r7, #16]
 800711e:	4313      	orrs	r3, r2
 8007120:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007122:	697b      	ldr	r3, [r7, #20]
 8007124:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007128:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800712a:	68bb      	ldr	r3, [r7, #8]
 800712c:	011b      	lsls	r3, r3, #4
 800712e:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8007132:	697a      	ldr	r2, [r7, #20]
 8007134:	4313      	orrs	r3, r2
 8007136:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	693a      	ldr	r2, [r7, #16]
 800713c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800713e:	68fb      	ldr	r3, [r7, #12]
 8007140:	697a      	ldr	r2, [r7, #20]
 8007142:	621a      	str	r2, [r3, #32]
}
 8007144:	bf00      	nop
 8007146:	371c      	adds	r7, #28
 8007148:	46bd      	mov	sp, r7
 800714a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800714e:	4770      	bx	lr

08007150 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007150:	b480      	push	{r7}
 8007152:	b087      	sub	sp, #28
 8007154:	af00      	add	r7, sp, #0
 8007156:	60f8      	str	r0, [r7, #12]
 8007158:	60b9      	str	r1, [r7, #8]
 800715a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	6a1b      	ldr	r3, [r3, #32]
 8007160:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	6a1b      	ldr	r3, [r3, #32]
 8007166:	f023 0210 	bic.w	r2, r3, #16
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800716e:	68fb      	ldr	r3, [r7, #12]
 8007170:	699b      	ldr	r3, [r3, #24]
 8007172:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007174:	693b      	ldr	r3, [r7, #16]
 8007176:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800717a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	031b      	lsls	r3, r3, #12
 8007180:	693a      	ldr	r2, [r7, #16]
 8007182:	4313      	orrs	r3, r2
 8007184:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007186:	697b      	ldr	r3, [r7, #20]
 8007188:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800718c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800718e:	68bb      	ldr	r3, [r7, #8]
 8007190:	011b      	lsls	r3, r3, #4
 8007192:	697a      	ldr	r2, [r7, #20]
 8007194:	4313      	orrs	r3, r2
 8007196:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	693a      	ldr	r2, [r7, #16]
 800719c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800719e:	68fb      	ldr	r3, [r7, #12]
 80071a0:	697a      	ldr	r2, [r7, #20]
 80071a2:	621a      	str	r2, [r3, #32]
}
 80071a4:	bf00      	nop
 80071a6:	371c      	adds	r7, #28
 80071a8:	46bd      	mov	sp, r7
 80071aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ae:	4770      	bx	lr

080071b0 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80071b0:	b480      	push	{r7}
 80071b2:	b087      	sub	sp, #28
 80071b4:	af00      	add	r7, sp, #0
 80071b6:	60f8      	str	r0, [r7, #12]
 80071b8:	60b9      	str	r1, [r7, #8]
 80071ba:	607a      	str	r2, [r7, #4]
 80071bc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 80071be:	68fb      	ldr	r3, [r7, #12]
 80071c0:	6a1b      	ldr	r3, [r3, #32]
 80071c2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	6a1b      	ldr	r3, [r3, #32]
 80071c8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	69db      	ldr	r3, [r3, #28]
 80071d4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80071d6:	693b      	ldr	r3, [r7, #16]
 80071d8:	f023 0303 	bic.w	r3, r3, #3
 80071dc:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 80071de:	693a      	ldr	r2, [r7, #16]
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	4313      	orrs	r3, r2
 80071e4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80071e6:	693b      	ldr	r3, [r7, #16]
 80071e8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80071ec:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80071ee:	683b      	ldr	r3, [r7, #0]
 80071f0:	011b      	lsls	r3, r3, #4
 80071f2:	b2db      	uxtb	r3, r3
 80071f4:	693a      	ldr	r2, [r7, #16]
 80071f6:	4313      	orrs	r3, r2
 80071f8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80071fa:	697b      	ldr	r3, [r7, #20]
 80071fc:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8007200:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8007202:	68bb      	ldr	r3, [r7, #8]
 8007204:	021b      	lsls	r3, r3, #8
 8007206:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 800720a:	697a      	ldr	r2, [r7, #20]
 800720c:	4313      	orrs	r3, r2
 800720e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	693a      	ldr	r2, [r7, #16]
 8007214:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8007216:	68fb      	ldr	r3, [r7, #12]
 8007218:	697a      	ldr	r2, [r7, #20]
 800721a:	621a      	str	r2, [r3, #32]
}
 800721c:	bf00      	nop
 800721e:	371c      	adds	r7, #28
 8007220:	46bd      	mov	sp, r7
 8007222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007226:	4770      	bx	lr

08007228 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007228:	b480      	push	{r7}
 800722a:	b087      	sub	sp, #28
 800722c:	af00      	add	r7, sp, #0
 800722e:	60f8      	str	r0, [r7, #12]
 8007230:	60b9      	str	r1, [r7, #8]
 8007232:	607a      	str	r2, [r7, #4]
 8007234:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8007236:	68fb      	ldr	r3, [r7, #12]
 8007238:	6a1b      	ldr	r3, [r3, #32]
 800723a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	6a1b      	ldr	r3, [r3, #32]
 8007240:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	69db      	ldr	r3, [r3, #28]
 800724c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800724e:	693b      	ldr	r3, [r7, #16]
 8007250:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007254:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	021b      	lsls	r3, r3, #8
 800725a:	693a      	ldr	r2, [r7, #16]
 800725c:	4313      	orrs	r3, r2
 800725e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8007260:	693b      	ldr	r3, [r7, #16]
 8007262:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007266:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8007268:	683b      	ldr	r3, [r7, #0]
 800726a:	031b      	lsls	r3, r3, #12
 800726c:	b29b      	uxth	r3, r3
 800726e:	693a      	ldr	r2, [r7, #16]
 8007270:	4313      	orrs	r3, r2
 8007272:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8007274:	697b      	ldr	r3, [r7, #20]
 8007276:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 800727a:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800727c:	68bb      	ldr	r3, [r7, #8]
 800727e:	031b      	lsls	r3, r3, #12
 8007280:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8007284:	697a      	ldr	r2, [r7, #20]
 8007286:	4313      	orrs	r3, r2
 8007288:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	693a      	ldr	r2, [r7, #16]
 800728e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	697a      	ldr	r2, [r7, #20]
 8007294:	621a      	str	r2, [r3, #32]
}
 8007296:	bf00      	nop
 8007298:	371c      	adds	r7, #28
 800729a:	46bd      	mov	sp, r7
 800729c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072a0:	4770      	bx	lr

080072a2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80072a2:	b480      	push	{r7}
 80072a4:	b085      	sub	sp, #20
 80072a6:	af00      	add	r7, sp, #0
 80072a8:	6078      	str	r0, [r7, #4]
 80072aa:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	689b      	ldr	r3, [r3, #8]
 80072b0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80072b8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80072ba:	683a      	ldr	r2, [r7, #0]
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	4313      	orrs	r3, r2
 80072c0:	f043 0307 	orr.w	r3, r3, #7
 80072c4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	68fa      	ldr	r2, [r7, #12]
 80072ca:	609a      	str	r2, [r3, #8]
}
 80072cc:	bf00      	nop
 80072ce:	3714      	adds	r7, #20
 80072d0:	46bd      	mov	sp, r7
 80072d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072d6:	4770      	bx	lr

080072d8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80072d8:	b480      	push	{r7}
 80072da:	b087      	sub	sp, #28
 80072dc:	af00      	add	r7, sp, #0
 80072de:	60f8      	str	r0, [r7, #12]
 80072e0:	60b9      	str	r1, [r7, #8]
 80072e2:	607a      	str	r2, [r7, #4]
 80072e4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	689b      	ldr	r3, [r3, #8]
 80072ea:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80072ec:	697b      	ldr	r3, [r7, #20]
 80072ee:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80072f2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80072f4:	683b      	ldr	r3, [r7, #0]
 80072f6:	021a      	lsls	r2, r3, #8
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	431a      	orrs	r2, r3
 80072fc:	68bb      	ldr	r3, [r7, #8]
 80072fe:	4313      	orrs	r3, r2
 8007300:	697a      	ldr	r2, [r7, #20]
 8007302:	4313      	orrs	r3, r2
 8007304:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	697a      	ldr	r2, [r7, #20]
 800730a:	609a      	str	r2, [r3, #8]
}
 800730c:	bf00      	nop
 800730e:	371c      	adds	r7, #28
 8007310:	46bd      	mov	sp, r7
 8007312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007316:	4770      	bx	lr

08007318 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007318:	b480      	push	{r7}
 800731a:	b087      	sub	sp, #28
 800731c:	af00      	add	r7, sp, #0
 800731e:	60f8      	str	r0, [r7, #12]
 8007320:	60b9      	str	r1, [r7, #8]
 8007322:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007324:	68bb      	ldr	r3, [r7, #8]
 8007326:	f003 031f 	and.w	r3, r3, #31
 800732a:	2201      	movs	r2, #1
 800732c:	fa02 f303 	lsl.w	r3, r2, r3
 8007330:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	6a1a      	ldr	r2, [r3, #32]
 8007336:	697b      	ldr	r3, [r7, #20]
 8007338:	43db      	mvns	r3, r3
 800733a:	401a      	ands	r2, r3
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	6a1a      	ldr	r2, [r3, #32]
 8007344:	68bb      	ldr	r3, [r7, #8]
 8007346:	f003 031f 	and.w	r3, r3, #31
 800734a:	6879      	ldr	r1, [r7, #4]
 800734c:	fa01 f303 	lsl.w	r3, r1, r3
 8007350:	431a      	orrs	r2, r3
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	621a      	str	r2, [r3, #32]
}
 8007356:	bf00      	nop
 8007358:	371c      	adds	r7, #28
 800735a:	46bd      	mov	sp, r7
 800735c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007360:	4770      	bx	lr
	...

08007364 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007364:	b480      	push	{r7}
 8007366:	b085      	sub	sp, #20
 8007368:	af00      	add	r7, sp, #0
 800736a:	6078      	str	r0, [r7, #4]
 800736c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007374:	2b01      	cmp	r3, #1
 8007376:	d101      	bne.n	800737c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007378:	2302      	movs	r3, #2
 800737a:	e05a      	b.n	8007432 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	2201      	movs	r2, #1
 8007380:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	2202      	movs	r2, #2
 8007388:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	685b      	ldr	r3, [r3, #4]
 8007392:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	689b      	ldr	r3, [r3, #8]
 800739a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80073a2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80073a4:	683b      	ldr	r3, [r7, #0]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	68fa      	ldr	r2, [r7, #12]
 80073aa:	4313      	orrs	r3, r2
 80073ac:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	68fa      	ldr	r2, [r7, #12]
 80073b4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	4a21      	ldr	r2, [pc, #132]	@ (8007440 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80073bc:	4293      	cmp	r3, r2
 80073be:	d022      	beq.n	8007406 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80073c8:	d01d      	beq.n	8007406 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	4a1d      	ldr	r2, [pc, #116]	@ (8007444 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80073d0:	4293      	cmp	r3, r2
 80073d2:	d018      	beq.n	8007406 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	4a1b      	ldr	r2, [pc, #108]	@ (8007448 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80073da:	4293      	cmp	r3, r2
 80073dc:	d013      	beq.n	8007406 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	4a1a      	ldr	r2, [pc, #104]	@ (800744c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80073e4:	4293      	cmp	r3, r2
 80073e6:	d00e      	beq.n	8007406 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	4a18      	ldr	r2, [pc, #96]	@ (8007450 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80073ee:	4293      	cmp	r3, r2
 80073f0:	d009      	beq.n	8007406 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	4a17      	ldr	r2, [pc, #92]	@ (8007454 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80073f8:	4293      	cmp	r3, r2
 80073fa:	d004      	beq.n	8007406 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	4a15      	ldr	r2, [pc, #84]	@ (8007458 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007402:	4293      	cmp	r3, r2
 8007404:	d10c      	bne.n	8007420 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007406:	68bb      	ldr	r3, [r7, #8]
 8007408:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800740c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800740e:	683b      	ldr	r3, [r7, #0]
 8007410:	685b      	ldr	r3, [r3, #4]
 8007412:	68ba      	ldr	r2, [r7, #8]
 8007414:	4313      	orrs	r3, r2
 8007416:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	68ba      	ldr	r2, [r7, #8]
 800741e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	2201      	movs	r2, #1
 8007424:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	2200      	movs	r2, #0
 800742c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007430:	2300      	movs	r3, #0
}
 8007432:	4618      	mov	r0, r3
 8007434:	3714      	adds	r7, #20
 8007436:	46bd      	mov	sp, r7
 8007438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800743c:	4770      	bx	lr
 800743e:	bf00      	nop
 8007440:	40010000 	.word	0x40010000
 8007444:	40000400 	.word	0x40000400
 8007448:	40000800 	.word	0x40000800
 800744c:	40000c00 	.word	0x40000c00
 8007450:	40010400 	.word	0x40010400
 8007454:	40014000 	.word	0x40014000
 8007458:	40001800 	.word	0x40001800

0800745c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800745c:	b480      	push	{r7}
 800745e:	b085      	sub	sp, #20
 8007460:	af00      	add	r7, sp, #0
 8007462:	6078      	str	r0, [r7, #4]
 8007464:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8007466:	2300      	movs	r3, #0
 8007468:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007470:	2b01      	cmp	r3, #1
 8007472:	d101      	bne.n	8007478 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8007474:	2302      	movs	r3, #2
 8007476:	e03d      	b.n	80074f4 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	2201      	movs	r2, #1
 800747c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8007486:	683b      	ldr	r3, [r7, #0]
 8007488:	68db      	ldr	r3, [r3, #12]
 800748a:	4313      	orrs	r3, r2
 800748c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007494:	683b      	ldr	r3, [r7, #0]
 8007496:	689b      	ldr	r3, [r3, #8]
 8007498:	4313      	orrs	r3, r2
 800749a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80074a2:	683b      	ldr	r3, [r7, #0]
 80074a4:	685b      	ldr	r3, [r3, #4]
 80074a6:	4313      	orrs	r3, r2
 80074a8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80074aa:	68fb      	ldr	r3, [r7, #12]
 80074ac:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80074b0:	683b      	ldr	r3, [r7, #0]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	4313      	orrs	r3, r2
 80074b6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80074be:	683b      	ldr	r3, [r7, #0]
 80074c0:	691b      	ldr	r3, [r3, #16]
 80074c2:	4313      	orrs	r3, r2
 80074c4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80074c6:	68fb      	ldr	r3, [r7, #12]
 80074c8:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80074cc:	683b      	ldr	r3, [r7, #0]
 80074ce:	695b      	ldr	r3, [r3, #20]
 80074d0:	4313      	orrs	r3, r2
 80074d2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80074da:	683b      	ldr	r3, [r7, #0]
 80074dc:	69db      	ldr	r3, [r3, #28]
 80074de:	4313      	orrs	r3, r2
 80074e0:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	68fa      	ldr	r2, [r7, #12]
 80074e8:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	2200      	movs	r2, #0
 80074ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80074f2:	2300      	movs	r3, #0
}
 80074f4:	4618      	mov	r0, r3
 80074f6:	3714      	adds	r7, #20
 80074f8:	46bd      	mov	sp, r7
 80074fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074fe:	4770      	bx	lr

08007500 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007500:	b480      	push	{r7}
 8007502:	b083      	sub	sp, #12
 8007504:	af00      	add	r7, sp, #0
 8007506:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007508:	bf00      	nop
 800750a:	370c      	adds	r7, #12
 800750c:	46bd      	mov	sp, r7
 800750e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007512:	4770      	bx	lr

08007514 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007514:	b480      	push	{r7}
 8007516:	b083      	sub	sp, #12
 8007518:	af00      	add	r7, sp, #0
 800751a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800751c:	bf00      	nop
 800751e:	370c      	adds	r7, #12
 8007520:	46bd      	mov	sp, r7
 8007522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007526:	4770      	bx	lr

08007528 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007528:	b580      	push	{r7, lr}
 800752a:	b082      	sub	sp, #8
 800752c:	af00      	add	r7, sp, #0
 800752e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	2b00      	cmp	r3, #0
 8007534:	d101      	bne.n	800753a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007536:	2301      	movs	r3, #1
 8007538:	e042      	b.n	80075c0 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007540:	b2db      	uxtb	r3, r3
 8007542:	2b00      	cmp	r3, #0
 8007544:	d106      	bne.n	8007554 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	2200      	movs	r2, #0
 800754a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800754e:	6878      	ldr	r0, [r7, #4]
 8007550:	f7fb feaa 	bl	80032a8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	2224      	movs	r2, #36	@ 0x24
 8007558:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	68da      	ldr	r2, [r3, #12]
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800756a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800756c:	6878      	ldr	r0, [r7, #4]
 800756e:	f000 fdbd 	bl	80080ec <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	691a      	ldr	r2, [r3, #16]
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007580:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	695a      	ldr	r2, [r3, #20]
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007590:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	68da      	ldr	r2, [r3, #12]
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80075a0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	2200      	movs	r2, #0
 80075a6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	2220      	movs	r2, #32
 80075ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	2220      	movs	r2, #32
 80075b4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	2200      	movs	r2, #0
 80075bc:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80075be:	2300      	movs	r3, #0
}
 80075c0:	4618      	mov	r0, r3
 80075c2:	3708      	adds	r7, #8
 80075c4:	46bd      	mov	sp, r7
 80075c6:	bd80      	pop	{r7, pc}

080075c8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80075c8:	b580      	push	{r7, lr}
 80075ca:	b08a      	sub	sp, #40	@ 0x28
 80075cc:	af02      	add	r7, sp, #8
 80075ce:	60f8      	str	r0, [r7, #12]
 80075d0:	60b9      	str	r1, [r7, #8]
 80075d2:	603b      	str	r3, [r7, #0]
 80075d4:	4613      	mov	r3, r2
 80075d6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80075d8:	2300      	movs	r3, #0
 80075da:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80075e2:	b2db      	uxtb	r3, r3
 80075e4:	2b20      	cmp	r3, #32
 80075e6:	d175      	bne.n	80076d4 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80075e8:	68bb      	ldr	r3, [r7, #8]
 80075ea:	2b00      	cmp	r3, #0
 80075ec:	d002      	beq.n	80075f4 <HAL_UART_Transmit+0x2c>
 80075ee:	88fb      	ldrh	r3, [r7, #6]
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	d101      	bne.n	80075f8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80075f4:	2301      	movs	r3, #1
 80075f6:	e06e      	b.n	80076d6 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	2200      	movs	r2, #0
 80075fc:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80075fe:	68fb      	ldr	r3, [r7, #12]
 8007600:	2221      	movs	r2, #33	@ 0x21
 8007602:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007606:	f7fc f843 	bl	8003690 <HAL_GetTick>
 800760a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800760c:	68fb      	ldr	r3, [r7, #12]
 800760e:	88fa      	ldrh	r2, [r7, #6]
 8007610:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8007612:	68fb      	ldr	r3, [r7, #12]
 8007614:	88fa      	ldrh	r2, [r7, #6]
 8007616:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	689b      	ldr	r3, [r3, #8]
 800761c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007620:	d108      	bne.n	8007634 <HAL_UART_Transmit+0x6c>
 8007622:	68fb      	ldr	r3, [r7, #12]
 8007624:	691b      	ldr	r3, [r3, #16]
 8007626:	2b00      	cmp	r3, #0
 8007628:	d104      	bne.n	8007634 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800762a:	2300      	movs	r3, #0
 800762c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800762e:	68bb      	ldr	r3, [r7, #8]
 8007630:	61bb      	str	r3, [r7, #24]
 8007632:	e003      	b.n	800763c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8007634:	68bb      	ldr	r3, [r7, #8]
 8007636:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007638:	2300      	movs	r3, #0
 800763a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800763c:	e02e      	b.n	800769c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800763e:	683b      	ldr	r3, [r7, #0]
 8007640:	9300      	str	r3, [sp, #0]
 8007642:	697b      	ldr	r3, [r7, #20]
 8007644:	2200      	movs	r2, #0
 8007646:	2180      	movs	r1, #128	@ 0x80
 8007648:	68f8      	ldr	r0, [r7, #12]
 800764a:	f000 fb1f 	bl	8007c8c <UART_WaitOnFlagUntilTimeout>
 800764e:	4603      	mov	r3, r0
 8007650:	2b00      	cmp	r3, #0
 8007652:	d005      	beq.n	8007660 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	2220      	movs	r2, #32
 8007658:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800765c:	2303      	movs	r3, #3
 800765e:	e03a      	b.n	80076d6 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8007660:	69fb      	ldr	r3, [r7, #28]
 8007662:	2b00      	cmp	r3, #0
 8007664:	d10b      	bne.n	800767e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007666:	69bb      	ldr	r3, [r7, #24]
 8007668:	881b      	ldrh	r3, [r3, #0]
 800766a:	461a      	mov	r2, r3
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007674:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8007676:	69bb      	ldr	r3, [r7, #24]
 8007678:	3302      	adds	r3, #2
 800767a:	61bb      	str	r3, [r7, #24]
 800767c:	e007      	b.n	800768e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800767e:	69fb      	ldr	r3, [r7, #28]
 8007680:	781a      	ldrb	r2, [r3, #0]
 8007682:	68fb      	ldr	r3, [r7, #12]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8007688:	69fb      	ldr	r3, [r7, #28]
 800768a:	3301      	adds	r3, #1
 800768c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007692:	b29b      	uxth	r3, r3
 8007694:	3b01      	subs	r3, #1
 8007696:	b29a      	uxth	r2, r3
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80076a0:	b29b      	uxth	r3, r3
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	d1cb      	bne.n	800763e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80076a6:	683b      	ldr	r3, [r7, #0]
 80076a8:	9300      	str	r3, [sp, #0]
 80076aa:	697b      	ldr	r3, [r7, #20]
 80076ac:	2200      	movs	r2, #0
 80076ae:	2140      	movs	r1, #64	@ 0x40
 80076b0:	68f8      	ldr	r0, [r7, #12]
 80076b2:	f000 faeb 	bl	8007c8c <UART_WaitOnFlagUntilTimeout>
 80076b6:	4603      	mov	r3, r0
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	d005      	beq.n	80076c8 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80076bc:	68fb      	ldr	r3, [r7, #12]
 80076be:	2220      	movs	r2, #32
 80076c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80076c4:	2303      	movs	r3, #3
 80076c6:	e006      	b.n	80076d6 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	2220      	movs	r2, #32
 80076cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80076d0:	2300      	movs	r3, #0
 80076d2:	e000      	b.n	80076d6 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80076d4:	2302      	movs	r3, #2
  }
}
 80076d6:	4618      	mov	r0, r3
 80076d8:	3720      	adds	r7, #32
 80076da:	46bd      	mov	sp, r7
 80076dc:	bd80      	pop	{r7, pc}

080076de <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80076de:	b580      	push	{r7, lr}
 80076e0:	b084      	sub	sp, #16
 80076e2:	af00      	add	r7, sp, #0
 80076e4:	60f8      	str	r0, [r7, #12]
 80076e6:	60b9      	str	r1, [r7, #8]
 80076e8:	4613      	mov	r3, r2
 80076ea:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80076f2:	b2db      	uxtb	r3, r3
 80076f4:	2b20      	cmp	r3, #32
 80076f6:	d112      	bne.n	800771e <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80076f8:	68bb      	ldr	r3, [r7, #8]
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	d002      	beq.n	8007704 <HAL_UART_Receive_IT+0x26>
 80076fe:	88fb      	ldrh	r3, [r7, #6]
 8007700:	2b00      	cmp	r3, #0
 8007702:	d101      	bne.n	8007708 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8007704:	2301      	movs	r3, #1
 8007706:	e00b      	b.n	8007720 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	2200      	movs	r2, #0
 800770c:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800770e:	88fb      	ldrh	r3, [r7, #6]
 8007710:	461a      	mov	r2, r3
 8007712:	68b9      	ldr	r1, [r7, #8]
 8007714:	68f8      	ldr	r0, [r7, #12]
 8007716:	f000 fb12 	bl	8007d3e <UART_Start_Receive_IT>
 800771a:	4603      	mov	r3, r0
 800771c:	e000      	b.n	8007720 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 800771e:	2302      	movs	r3, #2
  }
}
 8007720:	4618      	mov	r0, r3
 8007722:	3710      	adds	r7, #16
 8007724:	46bd      	mov	sp, r7
 8007726:	bd80      	pop	{r7, pc}

08007728 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007728:	b580      	push	{r7, lr}
 800772a:	b0ba      	sub	sp, #232	@ 0xe8
 800772c:	af00      	add	r7, sp, #0
 800772e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	68db      	ldr	r3, [r3, #12]
 8007740:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	695b      	ldr	r3, [r3, #20]
 800774a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800774e:	2300      	movs	r3, #0
 8007750:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8007754:	2300      	movs	r3, #0
 8007756:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800775a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800775e:	f003 030f 	and.w	r3, r3, #15
 8007762:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8007766:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800776a:	2b00      	cmp	r3, #0
 800776c:	d10f      	bne.n	800778e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800776e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007772:	f003 0320 	and.w	r3, r3, #32
 8007776:	2b00      	cmp	r3, #0
 8007778:	d009      	beq.n	800778e <HAL_UART_IRQHandler+0x66>
 800777a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800777e:	f003 0320 	and.w	r3, r3, #32
 8007782:	2b00      	cmp	r3, #0
 8007784:	d003      	beq.n	800778e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8007786:	6878      	ldr	r0, [r7, #4]
 8007788:	f000 fbf2 	bl	8007f70 <UART_Receive_IT>
      return;
 800778c:	e25b      	b.n	8007c46 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800778e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007792:	2b00      	cmp	r3, #0
 8007794:	f000 80de 	beq.w	8007954 <HAL_UART_IRQHandler+0x22c>
 8007798:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800779c:	f003 0301 	and.w	r3, r3, #1
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	d106      	bne.n	80077b2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80077a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80077a8:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	f000 80d1 	beq.w	8007954 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80077b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80077b6:	f003 0301 	and.w	r3, r3, #1
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	d00b      	beq.n	80077d6 <HAL_UART_IRQHandler+0xae>
 80077be:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80077c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80077c6:	2b00      	cmp	r3, #0
 80077c8:	d005      	beq.n	80077d6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80077ce:	f043 0201 	orr.w	r2, r3, #1
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80077d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80077da:	f003 0304 	and.w	r3, r3, #4
 80077de:	2b00      	cmp	r3, #0
 80077e0:	d00b      	beq.n	80077fa <HAL_UART_IRQHandler+0xd2>
 80077e2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80077e6:	f003 0301 	and.w	r3, r3, #1
 80077ea:	2b00      	cmp	r3, #0
 80077ec:	d005      	beq.n	80077fa <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80077f2:	f043 0202 	orr.w	r2, r3, #2
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80077fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80077fe:	f003 0302 	and.w	r3, r3, #2
 8007802:	2b00      	cmp	r3, #0
 8007804:	d00b      	beq.n	800781e <HAL_UART_IRQHandler+0xf6>
 8007806:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800780a:	f003 0301 	and.w	r3, r3, #1
 800780e:	2b00      	cmp	r3, #0
 8007810:	d005      	beq.n	800781e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007816:	f043 0204 	orr.w	r2, r3, #4
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800781e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007822:	f003 0308 	and.w	r3, r3, #8
 8007826:	2b00      	cmp	r3, #0
 8007828:	d011      	beq.n	800784e <HAL_UART_IRQHandler+0x126>
 800782a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800782e:	f003 0320 	and.w	r3, r3, #32
 8007832:	2b00      	cmp	r3, #0
 8007834:	d105      	bne.n	8007842 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8007836:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800783a:	f003 0301 	and.w	r3, r3, #1
 800783e:	2b00      	cmp	r3, #0
 8007840:	d005      	beq.n	800784e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007846:	f043 0208 	orr.w	r2, r3, #8
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007852:	2b00      	cmp	r3, #0
 8007854:	f000 81f2 	beq.w	8007c3c <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007858:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800785c:	f003 0320 	and.w	r3, r3, #32
 8007860:	2b00      	cmp	r3, #0
 8007862:	d008      	beq.n	8007876 <HAL_UART_IRQHandler+0x14e>
 8007864:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007868:	f003 0320 	and.w	r3, r3, #32
 800786c:	2b00      	cmp	r3, #0
 800786e:	d002      	beq.n	8007876 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8007870:	6878      	ldr	r0, [r7, #4]
 8007872:	f000 fb7d 	bl	8007f70 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	695b      	ldr	r3, [r3, #20]
 800787c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007880:	2b40      	cmp	r3, #64	@ 0x40
 8007882:	bf0c      	ite	eq
 8007884:	2301      	moveq	r3, #1
 8007886:	2300      	movne	r3, #0
 8007888:	b2db      	uxtb	r3, r3
 800788a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007892:	f003 0308 	and.w	r3, r3, #8
 8007896:	2b00      	cmp	r3, #0
 8007898:	d103      	bne.n	80078a2 <HAL_UART_IRQHandler+0x17a>
 800789a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d04f      	beq.n	8007942 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80078a2:	6878      	ldr	r0, [r7, #4]
 80078a4:	f000 fa85 	bl	8007db2 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	695b      	ldr	r3, [r3, #20]
 80078ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80078b2:	2b40      	cmp	r3, #64	@ 0x40
 80078b4:	d141      	bne.n	800793a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	3314      	adds	r3, #20
 80078bc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078c0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80078c4:	e853 3f00 	ldrex	r3, [r3]
 80078c8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80078cc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80078d0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80078d4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	3314      	adds	r3, #20
 80078de:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80078e2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80078e6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078ea:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80078ee:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80078f2:	e841 2300 	strex	r3, r2, [r1]
 80078f6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80078fa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80078fe:	2b00      	cmp	r3, #0
 8007900:	d1d9      	bne.n	80078b6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007906:	2b00      	cmp	r3, #0
 8007908:	d013      	beq.n	8007932 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800790e:	4a7e      	ldr	r2, [pc, #504]	@ (8007b08 <HAL_UART_IRQHandler+0x3e0>)
 8007910:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007916:	4618      	mov	r0, r3
 8007918:	f7fc facd 	bl	8003eb6 <HAL_DMA_Abort_IT>
 800791c:	4603      	mov	r3, r0
 800791e:	2b00      	cmp	r3, #0
 8007920:	d016      	beq.n	8007950 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007926:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007928:	687a      	ldr	r2, [r7, #4]
 800792a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800792c:	4610      	mov	r0, r2
 800792e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007930:	e00e      	b.n	8007950 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007932:	6878      	ldr	r0, [r7, #4]
 8007934:	f000 f994 	bl	8007c60 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007938:	e00a      	b.n	8007950 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800793a:	6878      	ldr	r0, [r7, #4]
 800793c:	f000 f990 	bl	8007c60 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007940:	e006      	b.n	8007950 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007942:	6878      	ldr	r0, [r7, #4]
 8007944:	f000 f98c 	bl	8007c60 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	2200      	movs	r2, #0
 800794c:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800794e:	e175      	b.n	8007c3c <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007950:	bf00      	nop
    return;
 8007952:	e173      	b.n	8007c3c <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007958:	2b01      	cmp	r3, #1
 800795a:	f040 814f 	bne.w	8007bfc <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800795e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007962:	f003 0310 	and.w	r3, r3, #16
 8007966:	2b00      	cmp	r3, #0
 8007968:	f000 8148 	beq.w	8007bfc <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800796c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007970:	f003 0310 	and.w	r3, r3, #16
 8007974:	2b00      	cmp	r3, #0
 8007976:	f000 8141 	beq.w	8007bfc <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800797a:	2300      	movs	r3, #0
 800797c:	60bb      	str	r3, [r7, #8]
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	60bb      	str	r3, [r7, #8]
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	685b      	ldr	r3, [r3, #4]
 800798c:	60bb      	str	r3, [r7, #8]
 800798e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	695b      	ldr	r3, [r3, #20]
 8007996:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800799a:	2b40      	cmp	r3, #64	@ 0x40
 800799c:	f040 80b6 	bne.w	8007b0c <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	685b      	ldr	r3, [r3, #4]
 80079a8:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80079ac:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	f000 8145 	beq.w	8007c40 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80079ba:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80079be:	429a      	cmp	r2, r3
 80079c0:	f080 813e 	bcs.w	8007c40 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80079ca:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80079d0:	69db      	ldr	r3, [r3, #28]
 80079d2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80079d6:	f000 8088 	beq.w	8007aea <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	330c      	adds	r3, #12
 80079e0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079e4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80079e8:	e853 3f00 	ldrex	r3, [r3]
 80079ec:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80079f0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80079f4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80079f8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	330c      	adds	r3, #12
 8007a02:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8007a06:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8007a0a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a0e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8007a12:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8007a16:	e841 2300 	strex	r3, r2, [r1]
 8007a1a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8007a1e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007a22:	2b00      	cmp	r3, #0
 8007a24:	d1d9      	bne.n	80079da <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	3314      	adds	r3, #20
 8007a2c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a2e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007a30:	e853 3f00 	ldrex	r3, [r3]
 8007a34:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8007a36:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007a38:	f023 0301 	bic.w	r3, r3, #1
 8007a3c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	3314      	adds	r3, #20
 8007a46:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8007a4a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8007a4e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a50:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8007a52:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8007a56:	e841 2300 	strex	r3, r2, [r1]
 8007a5a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007a5c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007a5e:	2b00      	cmp	r3, #0
 8007a60:	d1e1      	bne.n	8007a26 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	3314      	adds	r3, #20
 8007a68:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a6a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007a6c:	e853 3f00 	ldrex	r3, [r3]
 8007a70:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8007a72:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007a74:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007a78:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	3314      	adds	r3, #20
 8007a82:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8007a86:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007a88:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a8a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007a8c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007a8e:	e841 2300 	strex	r3, r2, [r1]
 8007a92:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007a94:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007a96:	2b00      	cmp	r3, #0
 8007a98:	d1e3      	bne.n	8007a62 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	2220      	movs	r2, #32
 8007a9e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	2200      	movs	r2, #0
 8007aa6:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	330c      	adds	r3, #12
 8007aae:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ab0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007ab2:	e853 3f00 	ldrex	r3, [r3]
 8007ab6:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007ab8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007aba:	f023 0310 	bic.w	r3, r3, #16
 8007abe:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	330c      	adds	r3, #12
 8007ac8:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8007acc:	65ba      	str	r2, [r7, #88]	@ 0x58
 8007ace:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ad0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007ad2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007ad4:	e841 2300 	strex	r3, r2, [r1]
 8007ad8:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007ada:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007adc:	2b00      	cmp	r3, #0
 8007ade:	d1e3      	bne.n	8007aa8 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007ae4:	4618      	mov	r0, r3
 8007ae6:	f7fc f976 	bl	8003dd6 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	2202      	movs	r2, #2
 8007aee:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007af8:	b29b      	uxth	r3, r3
 8007afa:	1ad3      	subs	r3, r2, r3
 8007afc:	b29b      	uxth	r3, r3
 8007afe:	4619      	mov	r1, r3
 8007b00:	6878      	ldr	r0, [r7, #4]
 8007b02:	f000 f8b7 	bl	8007c74 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007b06:	e09b      	b.n	8007c40 <HAL_UART_IRQHandler+0x518>
 8007b08:	08007e79 	.word	0x08007e79
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007b14:	b29b      	uxth	r3, r3
 8007b16:	1ad3      	subs	r3, r2, r3
 8007b18:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007b20:	b29b      	uxth	r3, r3
 8007b22:	2b00      	cmp	r3, #0
 8007b24:	f000 808e 	beq.w	8007c44 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8007b28:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007b2c:	2b00      	cmp	r3, #0
 8007b2e:	f000 8089 	beq.w	8007c44 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	330c      	adds	r3, #12
 8007b38:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b3c:	e853 3f00 	ldrex	r3, [r3]
 8007b40:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007b42:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007b44:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007b48:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	330c      	adds	r3, #12
 8007b52:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8007b56:	647a      	str	r2, [r7, #68]	@ 0x44
 8007b58:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b5a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007b5c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007b5e:	e841 2300 	strex	r3, r2, [r1]
 8007b62:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007b64:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007b66:	2b00      	cmp	r3, #0
 8007b68:	d1e3      	bne.n	8007b32 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	3314      	adds	r3, #20
 8007b70:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b74:	e853 3f00 	ldrex	r3, [r3]
 8007b78:	623b      	str	r3, [r7, #32]
   return(result);
 8007b7a:	6a3b      	ldr	r3, [r7, #32]
 8007b7c:	f023 0301 	bic.w	r3, r3, #1
 8007b80:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	3314      	adds	r3, #20
 8007b8a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8007b8e:	633a      	str	r2, [r7, #48]	@ 0x30
 8007b90:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b92:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007b94:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007b96:	e841 2300 	strex	r3, r2, [r1]
 8007b9a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007b9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b9e:	2b00      	cmp	r3, #0
 8007ba0:	d1e3      	bne.n	8007b6a <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	2220      	movs	r2, #32
 8007ba6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	2200      	movs	r2, #0
 8007bae:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	330c      	adds	r3, #12
 8007bb6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bb8:	693b      	ldr	r3, [r7, #16]
 8007bba:	e853 3f00 	ldrex	r3, [r3]
 8007bbe:	60fb      	str	r3, [r7, #12]
   return(result);
 8007bc0:	68fb      	ldr	r3, [r7, #12]
 8007bc2:	f023 0310 	bic.w	r3, r3, #16
 8007bc6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	330c      	adds	r3, #12
 8007bd0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8007bd4:	61fa      	str	r2, [r7, #28]
 8007bd6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bd8:	69b9      	ldr	r1, [r7, #24]
 8007bda:	69fa      	ldr	r2, [r7, #28]
 8007bdc:	e841 2300 	strex	r3, r2, [r1]
 8007be0:	617b      	str	r3, [r7, #20]
   return(result);
 8007be2:	697b      	ldr	r3, [r7, #20]
 8007be4:	2b00      	cmp	r3, #0
 8007be6:	d1e3      	bne.n	8007bb0 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	2202      	movs	r2, #2
 8007bec:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007bee:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007bf2:	4619      	mov	r1, r3
 8007bf4:	6878      	ldr	r0, [r7, #4]
 8007bf6:	f000 f83d 	bl	8007c74 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007bfa:	e023      	b.n	8007c44 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007bfc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007c00:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007c04:	2b00      	cmp	r3, #0
 8007c06:	d009      	beq.n	8007c1c <HAL_UART_IRQHandler+0x4f4>
 8007c08:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007c0c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007c10:	2b00      	cmp	r3, #0
 8007c12:	d003      	beq.n	8007c1c <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8007c14:	6878      	ldr	r0, [r7, #4]
 8007c16:	f000 f943 	bl	8007ea0 <UART_Transmit_IT>
    return;
 8007c1a:	e014      	b.n	8007c46 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007c1c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007c20:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007c24:	2b00      	cmp	r3, #0
 8007c26:	d00e      	beq.n	8007c46 <HAL_UART_IRQHandler+0x51e>
 8007c28:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007c2c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007c30:	2b00      	cmp	r3, #0
 8007c32:	d008      	beq.n	8007c46 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8007c34:	6878      	ldr	r0, [r7, #4]
 8007c36:	f000 f983 	bl	8007f40 <UART_EndTransmit_IT>
    return;
 8007c3a:	e004      	b.n	8007c46 <HAL_UART_IRQHandler+0x51e>
    return;
 8007c3c:	bf00      	nop
 8007c3e:	e002      	b.n	8007c46 <HAL_UART_IRQHandler+0x51e>
      return;
 8007c40:	bf00      	nop
 8007c42:	e000      	b.n	8007c46 <HAL_UART_IRQHandler+0x51e>
      return;
 8007c44:	bf00      	nop
  }
}
 8007c46:	37e8      	adds	r7, #232	@ 0xe8
 8007c48:	46bd      	mov	sp, r7
 8007c4a:	bd80      	pop	{r7, pc}

08007c4c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007c4c:	b480      	push	{r7}
 8007c4e:	b083      	sub	sp, #12
 8007c50:	af00      	add	r7, sp, #0
 8007c52:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8007c54:	bf00      	nop
 8007c56:	370c      	adds	r7, #12
 8007c58:	46bd      	mov	sp, r7
 8007c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c5e:	4770      	bx	lr

08007c60 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007c60:	b480      	push	{r7}
 8007c62:	b083      	sub	sp, #12
 8007c64:	af00      	add	r7, sp, #0
 8007c66:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8007c68:	bf00      	nop
 8007c6a:	370c      	adds	r7, #12
 8007c6c:	46bd      	mov	sp, r7
 8007c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c72:	4770      	bx	lr

08007c74 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007c74:	b480      	push	{r7}
 8007c76:	b083      	sub	sp, #12
 8007c78:	af00      	add	r7, sp, #0
 8007c7a:	6078      	str	r0, [r7, #4]
 8007c7c:	460b      	mov	r3, r1
 8007c7e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007c80:	bf00      	nop
 8007c82:	370c      	adds	r7, #12
 8007c84:	46bd      	mov	sp, r7
 8007c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c8a:	4770      	bx	lr

08007c8c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8007c8c:	b580      	push	{r7, lr}
 8007c8e:	b086      	sub	sp, #24
 8007c90:	af00      	add	r7, sp, #0
 8007c92:	60f8      	str	r0, [r7, #12]
 8007c94:	60b9      	str	r1, [r7, #8]
 8007c96:	603b      	str	r3, [r7, #0]
 8007c98:	4613      	mov	r3, r2
 8007c9a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007c9c:	e03b      	b.n	8007d16 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007c9e:	6a3b      	ldr	r3, [r7, #32]
 8007ca0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ca4:	d037      	beq.n	8007d16 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007ca6:	f7fb fcf3 	bl	8003690 <HAL_GetTick>
 8007caa:	4602      	mov	r2, r0
 8007cac:	683b      	ldr	r3, [r7, #0]
 8007cae:	1ad3      	subs	r3, r2, r3
 8007cb0:	6a3a      	ldr	r2, [r7, #32]
 8007cb2:	429a      	cmp	r2, r3
 8007cb4:	d302      	bcc.n	8007cbc <UART_WaitOnFlagUntilTimeout+0x30>
 8007cb6:	6a3b      	ldr	r3, [r7, #32]
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	d101      	bne.n	8007cc0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007cbc:	2303      	movs	r3, #3
 8007cbe:	e03a      	b.n	8007d36 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007cc0:	68fb      	ldr	r3, [r7, #12]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	68db      	ldr	r3, [r3, #12]
 8007cc6:	f003 0304 	and.w	r3, r3, #4
 8007cca:	2b00      	cmp	r3, #0
 8007ccc:	d023      	beq.n	8007d16 <UART_WaitOnFlagUntilTimeout+0x8a>
 8007cce:	68bb      	ldr	r3, [r7, #8]
 8007cd0:	2b80      	cmp	r3, #128	@ 0x80
 8007cd2:	d020      	beq.n	8007d16 <UART_WaitOnFlagUntilTimeout+0x8a>
 8007cd4:	68bb      	ldr	r3, [r7, #8]
 8007cd6:	2b40      	cmp	r3, #64	@ 0x40
 8007cd8:	d01d      	beq.n	8007d16 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	f003 0308 	and.w	r3, r3, #8
 8007ce4:	2b08      	cmp	r3, #8
 8007ce6:	d116      	bne.n	8007d16 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8007ce8:	2300      	movs	r3, #0
 8007cea:	617b      	str	r3, [r7, #20]
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	617b      	str	r3, [r7, #20]
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	685b      	ldr	r3, [r3, #4]
 8007cfa:	617b      	str	r3, [r7, #20]
 8007cfc:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007cfe:	68f8      	ldr	r0, [r7, #12]
 8007d00:	f000 f857 	bl	8007db2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007d04:	68fb      	ldr	r3, [r7, #12]
 8007d06:	2208      	movs	r2, #8
 8007d08:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	2200      	movs	r2, #0
 8007d0e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8007d12:	2301      	movs	r3, #1
 8007d14:	e00f      	b.n	8007d36 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007d16:	68fb      	ldr	r3, [r7, #12]
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	681a      	ldr	r2, [r3, #0]
 8007d1c:	68bb      	ldr	r3, [r7, #8]
 8007d1e:	4013      	ands	r3, r2
 8007d20:	68ba      	ldr	r2, [r7, #8]
 8007d22:	429a      	cmp	r2, r3
 8007d24:	bf0c      	ite	eq
 8007d26:	2301      	moveq	r3, #1
 8007d28:	2300      	movne	r3, #0
 8007d2a:	b2db      	uxtb	r3, r3
 8007d2c:	461a      	mov	r2, r3
 8007d2e:	79fb      	ldrb	r3, [r7, #7]
 8007d30:	429a      	cmp	r2, r3
 8007d32:	d0b4      	beq.n	8007c9e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007d34:	2300      	movs	r3, #0
}
 8007d36:	4618      	mov	r0, r3
 8007d38:	3718      	adds	r7, #24
 8007d3a:	46bd      	mov	sp, r7
 8007d3c:	bd80      	pop	{r7, pc}

08007d3e <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007d3e:	b480      	push	{r7}
 8007d40:	b085      	sub	sp, #20
 8007d42:	af00      	add	r7, sp, #0
 8007d44:	60f8      	str	r0, [r7, #12]
 8007d46:	60b9      	str	r1, [r7, #8]
 8007d48:	4613      	mov	r3, r2
 8007d4a:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8007d4c:	68fb      	ldr	r3, [r7, #12]
 8007d4e:	68ba      	ldr	r2, [r7, #8]
 8007d50:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	88fa      	ldrh	r2, [r7, #6]
 8007d56:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	88fa      	ldrh	r2, [r7, #6]
 8007d5c:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	2200      	movs	r2, #0
 8007d62:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	2222      	movs	r2, #34	@ 0x22
 8007d68:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8007d6c:	68fb      	ldr	r3, [r7, #12]
 8007d6e:	691b      	ldr	r3, [r3, #16]
 8007d70:	2b00      	cmp	r3, #0
 8007d72:	d007      	beq.n	8007d84 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	68da      	ldr	r2, [r3, #12]
 8007d7a:	68fb      	ldr	r3, [r7, #12]
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007d82:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	695a      	ldr	r2, [r3, #20]
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	f042 0201 	orr.w	r2, r2, #1
 8007d92:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	68da      	ldr	r2, [r3, #12]
 8007d9a:	68fb      	ldr	r3, [r7, #12]
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	f042 0220 	orr.w	r2, r2, #32
 8007da2:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8007da4:	2300      	movs	r3, #0
}
 8007da6:	4618      	mov	r0, r3
 8007da8:	3714      	adds	r7, #20
 8007daa:	46bd      	mov	sp, r7
 8007dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007db0:	4770      	bx	lr

08007db2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007db2:	b480      	push	{r7}
 8007db4:	b095      	sub	sp, #84	@ 0x54
 8007db6:	af00      	add	r7, sp, #0
 8007db8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	330c      	adds	r3, #12
 8007dc0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007dc2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007dc4:	e853 3f00 	ldrex	r3, [r3]
 8007dc8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007dca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007dcc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007dd0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	330c      	adds	r3, #12
 8007dd8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007dda:	643a      	str	r2, [r7, #64]	@ 0x40
 8007ddc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007dde:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007de0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007de2:	e841 2300 	strex	r3, r2, [r1]
 8007de6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007de8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007dea:	2b00      	cmp	r3, #0
 8007dec:	d1e5      	bne.n	8007dba <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	3314      	adds	r3, #20
 8007df4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007df6:	6a3b      	ldr	r3, [r7, #32]
 8007df8:	e853 3f00 	ldrex	r3, [r3]
 8007dfc:	61fb      	str	r3, [r7, #28]
   return(result);
 8007dfe:	69fb      	ldr	r3, [r7, #28]
 8007e00:	f023 0301 	bic.w	r3, r3, #1
 8007e04:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	3314      	adds	r3, #20
 8007e0c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007e0e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007e10:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e12:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007e14:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007e16:	e841 2300 	strex	r3, r2, [r1]
 8007e1a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007e1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e1e:	2b00      	cmp	r3, #0
 8007e20:	d1e5      	bne.n	8007dee <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e26:	2b01      	cmp	r3, #1
 8007e28:	d119      	bne.n	8007e5e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	330c      	adds	r3, #12
 8007e30:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	e853 3f00 	ldrex	r3, [r3]
 8007e38:	60bb      	str	r3, [r7, #8]
   return(result);
 8007e3a:	68bb      	ldr	r3, [r7, #8]
 8007e3c:	f023 0310 	bic.w	r3, r3, #16
 8007e40:	647b      	str	r3, [r7, #68]	@ 0x44
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	681b      	ldr	r3, [r3, #0]
 8007e46:	330c      	adds	r3, #12
 8007e48:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007e4a:	61ba      	str	r2, [r7, #24]
 8007e4c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e4e:	6979      	ldr	r1, [r7, #20]
 8007e50:	69ba      	ldr	r2, [r7, #24]
 8007e52:	e841 2300 	strex	r3, r2, [r1]
 8007e56:	613b      	str	r3, [r7, #16]
   return(result);
 8007e58:	693b      	ldr	r3, [r7, #16]
 8007e5a:	2b00      	cmp	r3, #0
 8007e5c:	d1e5      	bne.n	8007e2a <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	2220      	movs	r2, #32
 8007e62:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	2200      	movs	r2, #0
 8007e6a:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8007e6c:	bf00      	nop
 8007e6e:	3754      	adds	r7, #84	@ 0x54
 8007e70:	46bd      	mov	sp, r7
 8007e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e76:	4770      	bx	lr

08007e78 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007e78:	b580      	push	{r7, lr}
 8007e7a:	b084      	sub	sp, #16
 8007e7c:	af00      	add	r7, sp, #0
 8007e7e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e84:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007e86:	68fb      	ldr	r3, [r7, #12]
 8007e88:	2200      	movs	r2, #0
 8007e8a:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8007e8c:	68fb      	ldr	r3, [r7, #12]
 8007e8e:	2200      	movs	r2, #0
 8007e90:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007e92:	68f8      	ldr	r0, [r7, #12]
 8007e94:	f7ff fee4 	bl	8007c60 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007e98:	bf00      	nop
 8007e9a:	3710      	adds	r7, #16
 8007e9c:	46bd      	mov	sp, r7
 8007e9e:	bd80      	pop	{r7, pc}

08007ea0 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007ea0:	b480      	push	{r7}
 8007ea2:	b085      	sub	sp, #20
 8007ea4:	af00      	add	r7, sp, #0
 8007ea6:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007eae:	b2db      	uxtb	r3, r3
 8007eb0:	2b21      	cmp	r3, #33	@ 0x21
 8007eb2:	d13e      	bne.n	8007f32 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	689b      	ldr	r3, [r3, #8]
 8007eb8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007ebc:	d114      	bne.n	8007ee8 <UART_Transmit_IT+0x48>
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	691b      	ldr	r3, [r3, #16]
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	d110      	bne.n	8007ee8 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	6a1b      	ldr	r3, [r3, #32]
 8007eca:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007ecc:	68fb      	ldr	r3, [r7, #12]
 8007ece:	881b      	ldrh	r3, [r3, #0]
 8007ed0:	461a      	mov	r2, r3
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007eda:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	6a1b      	ldr	r3, [r3, #32]
 8007ee0:	1c9a      	adds	r2, r3, #2
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	621a      	str	r2, [r3, #32]
 8007ee6:	e008      	b.n	8007efa <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	6a1b      	ldr	r3, [r3, #32]
 8007eec:	1c59      	adds	r1, r3, #1
 8007eee:	687a      	ldr	r2, [r7, #4]
 8007ef0:	6211      	str	r1, [r2, #32]
 8007ef2:	781a      	ldrb	r2, [r3, #0]
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007efe:	b29b      	uxth	r3, r3
 8007f00:	3b01      	subs	r3, #1
 8007f02:	b29b      	uxth	r3, r3
 8007f04:	687a      	ldr	r2, [r7, #4]
 8007f06:	4619      	mov	r1, r3
 8007f08:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8007f0a:	2b00      	cmp	r3, #0
 8007f0c:	d10f      	bne.n	8007f2e <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	68da      	ldr	r2, [r3, #12]
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007f1c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	68da      	ldr	r2, [r3, #12]
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007f2c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007f2e:	2300      	movs	r3, #0
 8007f30:	e000      	b.n	8007f34 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007f32:	2302      	movs	r3, #2
  }
}
 8007f34:	4618      	mov	r0, r3
 8007f36:	3714      	adds	r7, #20
 8007f38:	46bd      	mov	sp, r7
 8007f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f3e:	4770      	bx	lr

08007f40 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007f40:	b580      	push	{r7, lr}
 8007f42:	b082      	sub	sp, #8
 8007f44:	af00      	add	r7, sp, #0
 8007f46:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	68da      	ldr	r2, [r3, #12]
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007f56:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	2220      	movs	r2, #32
 8007f5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007f60:	6878      	ldr	r0, [r7, #4]
 8007f62:	f7ff fe73 	bl	8007c4c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007f66:	2300      	movs	r3, #0
}
 8007f68:	4618      	mov	r0, r3
 8007f6a:	3708      	adds	r7, #8
 8007f6c:	46bd      	mov	sp, r7
 8007f6e:	bd80      	pop	{r7, pc}

08007f70 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007f70:	b580      	push	{r7, lr}
 8007f72:	b08c      	sub	sp, #48	@ 0x30
 8007f74:	af00      	add	r7, sp, #0
 8007f76:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007f7e:	b2db      	uxtb	r3, r3
 8007f80:	2b22      	cmp	r3, #34	@ 0x22
 8007f82:	f040 80ae 	bne.w	80080e2 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	689b      	ldr	r3, [r3, #8]
 8007f8a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007f8e:	d117      	bne.n	8007fc0 <UART_Receive_IT+0x50>
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	691b      	ldr	r3, [r3, #16]
 8007f94:	2b00      	cmp	r3, #0
 8007f96:	d113      	bne.n	8007fc0 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8007f98:	2300      	movs	r3, #0
 8007f9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007fa0:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	685b      	ldr	r3, [r3, #4]
 8007fa8:	b29b      	uxth	r3, r3
 8007faa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007fae:	b29a      	uxth	r2, r3
 8007fb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fb2:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007fb8:	1c9a      	adds	r2, r3, #2
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	629a      	str	r2, [r3, #40]	@ 0x28
 8007fbe:	e026      	b.n	800800e <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007fc4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8007fc6:	2300      	movs	r3, #0
 8007fc8:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	689b      	ldr	r3, [r3, #8]
 8007fce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007fd2:	d007      	beq.n	8007fe4 <UART_Receive_IT+0x74>
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	689b      	ldr	r3, [r3, #8]
 8007fd8:	2b00      	cmp	r3, #0
 8007fda:	d10a      	bne.n	8007ff2 <UART_Receive_IT+0x82>
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	691b      	ldr	r3, [r3, #16]
 8007fe0:	2b00      	cmp	r3, #0
 8007fe2:	d106      	bne.n	8007ff2 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	685b      	ldr	r3, [r3, #4]
 8007fea:	b2da      	uxtb	r2, r3
 8007fec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007fee:	701a      	strb	r2, [r3, #0]
 8007ff0:	e008      	b.n	8008004 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	681b      	ldr	r3, [r3, #0]
 8007ff6:	685b      	ldr	r3, [r3, #4]
 8007ff8:	b2db      	uxtb	r3, r3
 8007ffa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007ffe:	b2da      	uxtb	r2, r3
 8008000:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008002:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008008:	1c5a      	adds	r2, r3, #1
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008012:	b29b      	uxth	r3, r3
 8008014:	3b01      	subs	r3, #1
 8008016:	b29b      	uxth	r3, r3
 8008018:	687a      	ldr	r2, [r7, #4]
 800801a:	4619      	mov	r1, r3
 800801c:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800801e:	2b00      	cmp	r3, #0
 8008020:	d15d      	bne.n	80080de <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	68da      	ldr	r2, [r3, #12]
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	f022 0220 	bic.w	r2, r2, #32
 8008030:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	68da      	ldr	r2, [r3, #12]
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008040:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	695a      	ldr	r2, [r3, #20]
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	f022 0201 	bic.w	r2, r2, #1
 8008050:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	2220      	movs	r2, #32
 8008056:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	2200      	movs	r2, #0
 800805e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008064:	2b01      	cmp	r3, #1
 8008066:	d135      	bne.n	80080d4 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	2200      	movs	r2, #0
 800806c:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	330c      	adds	r3, #12
 8008074:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008076:	697b      	ldr	r3, [r7, #20]
 8008078:	e853 3f00 	ldrex	r3, [r3]
 800807c:	613b      	str	r3, [r7, #16]
   return(result);
 800807e:	693b      	ldr	r3, [r7, #16]
 8008080:	f023 0310 	bic.w	r3, r3, #16
 8008084:	627b      	str	r3, [r7, #36]	@ 0x24
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	681b      	ldr	r3, [r3, #0]
 800808a:	330c      	adds	r3, #12
 800808c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800808e:	623a      	str	r2, [r7, #32]
 8008090:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008092:	69f9      	ldr	r1, [r7, #28]
 8008094:	6a3a      	ldr	r2, [r7, #32]
 8008096:	e841 2300 	strex	r3, r2, [r1]
 800809a:	61bb      	str	r3, [r7, #24]
   return(result);
 800809c:	69bb      	ldr	r3, [r7, #24]
 800809e:	2b00      	cmp	r3, #0
 80080a0:	d1e5      	bne.n	800806e <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	f003 0310 	and.w	r3, r3, #16
 80080ac:	2b10      	cmp	r3, #16
 80080ae:	d10a      	bne.n	80080c6 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80080b0:	2300      	movs	r3, #0
 80080b2:	60fb      	str	r3, [r7, #12]
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	681b      	ldr	r3, [r3, #0]
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	60fb      	str	r3, [r7, #12]
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	685b      	ldr	r3, [r3, #4]
 80080c2:	60fb      	str	r3, [r7, #12]
 80080c4:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80080ca:	4619      	mov	r1, r3
 80080cc:	6878      	ldr	r0, [r7, #4]
 80080ce:	f7ff fdd1 	bl	8007c74 <HAL_UARTEx_RxEventCallback>
 80080d2:	e002      	b.n	80080da <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80080d4:	6878      	ldr	r0, [r7, #4]
 80080d6:	f7f9 fd67 	bl	8001ba8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80080da:	2300      	movs	r3, #0
 80080dc:	e002      	b.n	80080e4 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80080de:	2300      	movs	r3, #0
 80080e0:	e000      	b.n	80080e4 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80080e2:	2302      	movs	r3, #2
  }
}
 80080e4:	4618      	mov	r0, r3
 80080e6:	3730      	adds	r7, #48	@ 0x30
 80080e8:	46bd      	mov	sp, r7
 80080ea:	bd80      	pop	{r7, pc}

080080ec <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80080ec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80080f0:	b0c0      	sub	sp, #256	@ 0x100
 80080f2:	af00      	add	r7, sp, #0
 80080f4:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80080f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80080fc:	681b      	ldr	r3, [r3, #0]
 80080fe:	691b      	ldr	r3, [r3, #16]
 8008100:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8008104:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008108:	68d9      	ldr	r1, [r3, #12]
 800810a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800810e:	681a      	ldr	r2, [r3, #0]
 8008110:	ea40 0301 	orr.w	r3, r0, r1
 8008114:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008116:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800811a:	689a      	ldr	r2, [r3, #8]
 800811c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008120:	691b      	ldr	r3, [r3, #16]
 8008122:	431a      	orrs	r2, r3
 8008124:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008128:	695b      	ldr	r3, [r3, #20]
 800812a:	431a      	orrs	r2, r3
 800812c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008130:	69db      	ldr	r3, [r3, #28]
 8008132:	4313      	orrs	r3, r2
 8008134:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8008138:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	68db      	ldr	r3, [r3, #12]
 8008140:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8008144:	f021 010c 	bic.w	r1, r1, #12
 8008148:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800814c:	681a      	ldr	r2, [r3, #0]
 800814e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8008152:	430b      	orrs	r3, r1
 8008154:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008156:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	695b      	ldr	r3, [r3, #20]
 800815e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8008162:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008166:	6999      	ldr	r1, [r3, #24]
 8008168:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800816c:	681a      	ldr	r2, [r3, #0]
 800816e:	ea40 0301 	orr.w	r3, r0, r1
 8008172:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008174:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008178:	681a      	ldr	r2, [r3, #0]
 800817a:	4b8f      	ldr	r3, [pc, #572]	@ (80083b8 <UART_SetConfig+0x2cc>)
 800817c:	429a      	cmp	r2, r3
 800817e:	d005      	beq.n	800818c <UART_SetConfig+0xa0>
 8008180:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008184:	681a      	ldr	r2, [r3, #0]
 8008186:	4b8d      	ldr	r3, [pc, #564]	@ (80083bc <UART_SetConfig+0x2d0>)
 8008188:	429a      	cmp	r2, r3
 800818a:	d104      	bne.n	8008196 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800818c:	f7fd fcfc 	bl	8005b88 <HAL_RCC_GetPCLK2Freq>
 8008190:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8008194:	e003      	b.n	800819e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8008196:	f7fd fce3 	bl	8005b60 <HAL_RCC_GetPCLK1Freq>
 800819a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800819e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80081a2:	69db      	ldr	r3, [r3, #28]
 80081a4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80081a8:	f040 810c 	bne.w	80083c4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80081ac:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80081b0:	2200      	movs	r2, #0
 80081b2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80081b6:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80081ba:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80081be:	4622      	mov	r2, r4
 80081c0:	462b      	mov	r3, r5
 80081c2:	1891      	adds	r1, r2, r2
 80081c4:	65b9      	str	r1, [r7, #88]	@ 0x58
 80081c6:	415b      	adcs	r3, r3
 80081c8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80081ca:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80081ce:	4621      	mov	r1, r4
 80081d0:	eb12 0801 	adds.w	r8, r2, r1
 80081d4:	4629      	mov	r1, r5
 80081d6:	eb43 0901 	adc.w	r9, r3, r1
 80081da:	f04f 0200 	mov.w	r2, #0
 80081de:	f04f 0300 	mov.w	r3, #0
 80081e2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80081e6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80081ea:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80081ee:	4690      	mov	r8, r2
 80081f0:	4699      	mov	r9, r3
 80081f2:	4623      	mov	r3, r4
 80081f4:	eb18 0303 	adds.w	r3, r8, r3
 80081f8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80081fc:	462b      	mov	r3, r5
 80081fe:	eb49 0303 	adc.w	r3, r9, r3
 8008202:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8008206:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800820a:	685b      	ldr	r3, [r3, #4]
 800820c:	2200      	movs	r2, #0
 800820e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8008212:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8008216:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800821a:	460b      	mov	r3, r1
 800821c:	18db      	adds	r3, r3, r3
 800821e:	653b      	str	r3, [r7, #80]	@ 0x50
 8008220:	4613      	mov	r3, r2
 8008222:	eb42 0303 	adc.w	r3, r2, r3
 8008226:	657b      	str	r3, [r7, #84]	@ 0x54
 8008228:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800822c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8008230:	f7f8 fd2a 	bl	8000c88 <__aeabi_uldivmod>
 8008234:	4602      	mov	r2, r0
 8008236:	460b      	mov	r3, r1
 8008238:	4b61      	ldr	r3, [pc, #388]	@ (80083c0 <UART_SetConfig+0x2d4>)
 800823a:	fba3 2302 	umull	r2, r3, r3, r2
 800823e:	095b      	lsrs	r3, r3, #5
 8008240:	011c      	lsls	r4, r3, #4
 8008242:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008246:	2200      	movs	r2, #0
 8008248:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800824c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8008250:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8008254:	4642      	mov	r2, r8
 8008256:	464b      	mov	r3, r9
 8008258:	1891      	adds	r1, r2, r2
 800825a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800825c:	415b      	adcs	r3, r3
 800825e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008260:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8008264:	4641      	mov	r1, r8
 8008266:	eb12 0a01 	adds.w	sl, r2, r1
 800826a:	4649      	mov	r1, r9
 800826c:	eb43 0b01 	adc.w	fp, r3, r1
 8008270:	f04f 0200 	mov.w	r2, #0
 8008274:	f04f 0300 	mov.w	r3, #0
 8008278:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800827c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8008280:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008284:	4692      	mov	sl, r2
 8008286:	469b      	mov	fp, r3
 8008288:	4643      	mov	r3, r8
 800828a:	eb1a 0303 	adds.w	r3, sl, r3
 800828e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008292:	464b      	mov	r3, r9
 8008294:	eb4b 0303 	adc.w	r3, fp, r3
 8008298:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800829c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80082a0:	685b      	ldr	r3, [r3, #4]
 80082a2:	2200      	movs	r2, #0
 80082a4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80082a8:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80082ac:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80082b0:	460b      	mov	r3, r1
 80082b2:	18db      	adds	r3, r3, r3
 80082b4:	643b      	str	r3, [r7, #64]	@ 0x40
 80082b6:	4613      	mov	r3, r2
 80082b8:	eb42 0303 	adc.w	r3, r2, r3
 80082bc:	647b      	str	r3, [r7, #68]	@ 0x44
 80082be:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80082c2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80082c6:	f7f8 fcdf 	bl	8000c88 <__aeabi_uldivmod>
 80082ca:	4602      	mov	r2, r0
 80082cc:	460b      	mov	r3, r1
 80082ce:	4611      	mov	r1, r2
 80082d0:	4b3b      	ldr	r3, [pc, #236]	@ (80083c0 <UART_SetConfig+0x2d4>)
 80082d2:	fba3 2301 	umull	r2, r3, r3, r1
 80082d6:	095b      	lsrs	r3, r3, #5
 80082d8:	2264      	movs	r2, #100	@ 0x64
 80082da:	fb02 f303 	mul.w	r3, r2, r3
 80082de:	1acb      	subs	r3, r1, r3
 80082e0:	00db      	lsls	r3, r3, #3
 80082e2:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80082e6:	4b36      	ldr	r3, [pc, #216]	@ (80083c0 <UART_SetConfig+0x2d4>)
 80082e8:	fba3 2302 	umull	r2, r3, r3, r2
 80082ec:	095b      	lsrs	r3, r3, #5
 80082ee:	005b      	lsls	r3, r3, #1
 80082f0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80082f4:	441c      	add	r4, r3
 80082f6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80082fa:	2200      	movs	r2, #0
 80082fc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008300:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8008304:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8008308:	4642      	mov	r2, r8
 800830a:	464b      	mov	r3, r9
 800830c:	1891      	adds	r1, r2, r2
 800830e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8008310:	415b      	adcs	r3, r3
 8008312:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008314:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8008318:	4641      	mov	r1, r8
 800831a:	1851      	adds	r1, r2, r1
 800831c:	6339      	str	r1, [r7, #48]	@ 0x30
 800831e:	4649      	mov	r1, r9
 8008320:	414b      	adcs	r3, r1
 8008322:	637b      	str	r3, [r7, #52]	@ 0x34
 8008324:	f04f 0200 	mov.w	r2, #0
 8008328:	f04f 0300 	mov.w	r3, #0
 800832c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8008330:	4659      	mov	r1, fp
 8008332:	00cb      	lsls	r3, r1, #3
 8008334:	4651      	mov	r1, sl
 8008336:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800833a:	4651      	mov	r1, sl
 800833c:	00ca      	lsls	r2, r1, #3
 800833e:	4610      	mov	r0, r2
 8008340:	4619      	mov	r1, r3
 8008342:	4603      	mov	r3, r0
 8008344:	4642      	mov	r2, r8
 8008346:	189b      	adds	r3, r3, r2
 8008348:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800834c:	464b      	mov	r3, r9
 800834e:	460a      	mov	r2, r1
 8008350:	eb42 0303 	adc.w	r3, r2, r3
 8008354:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008358:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800835c:	685b      	ldr	r3, [r3, #4]
 800835e:	2200      	movs	r2, #0
 8008360:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8008364:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8008368:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800836c:	460b      	mov	r3, r1
 800836e:	18db      	adds	r3, r3, r3
 8008370:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008372:	4613      	mov	r3, r2
 8008374:	eb42 0303 	adc.w	r3, r2, r3
 8008378:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800837a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800837e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8008382:	f7f8 fc81 	bl	8000c88 <__aeabi_uldivmod>
 8008386:	4602      	mov	r2, r0
 8008388:	460b      	mov	r3, r1
 800838a:	4b0d      	ldr	r3, [pc, #52]	@ (80083c0 <UART_SetConfig+0x2d4>)
 800838c:	fba3 1302 	umull	r1, r3, r3, r2
 8008390:	095b      	lsrs	r3, r3, #5
 8008392:	2164      	movs	r1, #100	@ 0x64
 8008394:	fb01 f303 	mul.w	r3, r1, r3
 8008398:	1ad3      	subs	r3, r2, r3
 800839a:	00db      	lsls	r3, r3, #3
 800839c:	3332      	adds	r3, #50	@ 0x32
 800839e:	4a08      	ldr	r2, [pc, #32]	@ (80083c0 <UART_SetConfig+0x2d4>)
 80083a0:	fba2 2303 	umull	r2, r3, r2, r3
 80083a4:	095b      	lsrs	r3, r3, #5
 80083a6:	f003 0207 	and.w	r2, r3, #7
 80083aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	4422      	add	r2, r4
 80083b2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80083b4:	e106      	b.n	80085c4 <UART_SetConfig+0x4d8>
 80083b6:	bf00      	nop
 80083b8:	40011000 	.word	0x40011000
 80083bc:	40011400 	.word	0x40011400
 80083c0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80083c4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80083c8:	2200      	movs	r2, #0
 80083ca:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80083ce:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80083d2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80083d6:	4642      	mov	r2, r8
 80083d8:	464b      	mov	r3, r9
 80083da:	1891      	adds	r1, r2, r2
 80083dc:	6239      	str	r1, [r7, #32]
 80083de:	415b      	adcs	r3, r3
 80083e0:	627b      	str	r3, [r7, #36]	@ 0x24
 80083e2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80083e6:	4641      	mov	r1, r8
 80083e8:	1854      	adds	r4, r2, r1
 80083ea:	4649      	mov	r1, r9
 80083ec:	eb43 0501 	adc.w	r5, r3, r1
 80083f0:	f04f 0200 	mov.w	r2, #0
 80083f4:	f04f 0300 	mov.w	r3, #0
 80083f8:	00eb      	lsls	r3, r5, #3
 80083fa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80083fe:	00e2      	lsls	r2, r4, #3
 8008400:	4614      	mov	r4, r2
 8008402:	461d      	mov	r5, r3
 8008404:	4643      	mov	r3, r8
 8008406:	18e3      	adds	r3, r4, r3
 8008408:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800840c:	464b      	mov	r3, r9
 800840e:	eb45 0303 	adc.w	r3, r5, r3
 8008412:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8008416:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800841a:	685b      	ldr	r3, [r3, #4]
 800841c:	2200      	movs	r2, #0
 800841e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008422:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8008426:	f04f 0200 	mov.w	r2, #0
 800842a:	f04f 0300 	mov.w	r3, #0
 800842e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8008432:	4629      	mov	r1, r5
 8008434:	008b      	lsls	r3, r1, #2
 8008436:	4621      	mov	r1, r4
 8008438:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800843c:	4621      	mov	r1, r4
 800843e:	008a      	lsls	r2, r1, #2
 8008440:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8008444:	f7f8 fc20 	bl	8000c88 <__aeabi_uldivmod>
 8008448:	4602      	mov	r2, r0
 800844a:	460b      	mov	r3, r1
 800844c:	4b60      	ldr	r3, [pc, #384]	@ (80085d0 <UART_SetConfig+0x4e4>)
 800844e:	fba3 2302 	umull	r2, r3, r3, r2
 8008452:	095b      	lsrs	r3, r3, #5
 8008454:	011c      	lsls	r4, r3, #4
 8008456:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800845a:	2200      	movs	r2, #0
 800845c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008460:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8008464:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8008468:	4642      	mov	r2, r8
 800846a:	464b      	mov	r3, r9
 800846c:	1891      	adds	r1, r2, r2
 800846e:	61b9      	str	r1, [r7, #24]
 8008470:	415b      	adcs	r3, r3
 8008472:	61fb      	str	r3, [r7, #28]
 8008474:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008478:	4641      	mov	r1, r8
 800847a:	1851      	adds	r1, r2, r1
 800847c:	6139      	str	r1, [r7, #16]
 800847e:	4649      	mov	r1, r9
 8008480:	414b      	adcs	r3, r1
 8008482:	617b      	str	r3, [r7, #20]
 8008484:	f04f 0200 	mov.w	r2, #0
 8008488:	f04f 0300 	mov.w	r3, #0
 800848c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008490:	4659      	mov	r1, fp
 8008492:	00cb      	lsls	r3, r1, #3
 8008494:	4651      	mov	r1, sl
 8008496:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800849a:	4651      	mov	r1, sl
 800849c:	00ca      	lsls	r2, r1, #3
 800849e:	4610      	mov	r0, r2
 80084a0:	4619      	mov	r1, r3
 80084a2:	4603      	mov	r3, r0
 80084a4:	4642      	mov	r2, r8
 80084a6:	189b      	adds	r3, r3, r2
 80084a8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80084ac:	464b      	mov	r3, r9
 80084ae:	460a      	mov	r2, r1
 80084b0:	eb42 0303 	adc.w	r3, r2, r3
 80084b4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80084b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80084bc:	685b      	ldr	r3, [r3, #4]
 80084be:	2200      	movs	r2, #0
 80084c0:	67bb      	str	r3, [r7, #120]	@ 0x78
 80084c2:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80084c4:	f04f 0200 	mov.w	r2, #0
 80084c8:	f04f 0300 	mov.w	r3, #0
 80084cc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80084d0:	4649      	mov	r1, r9
 80084d2:	008b      	lsls	r3, r1, #2
 80084d4:	4641      	mov	r1, r8
 80084d6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80084da:	4641      	mov	r1, r8
 80084dc:	008a      	lsls	r2, r1, #2
 80084de:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80084e2:	f7f8 fbd1 	bl	8000c88 <__aeabi_uldivmod>
 80084e6:	4602      	mov	r2, r0
 80084e8:	460b      	mov	r3, r1
 80084ea:	4611      	mov	r1, r2
 80084ec:	4b38      	ldr	r3, [pc, #224]	@ (80085d0 <UART_SetConfig+0x4e4>)
 80084ee:	fba3 2301 	umull	r2, r3, r3, r1
 80084f2:	095b      	lsrs	r3, r3, #5
 80084f4:	2264      	movs	r2, #100	@ 0x64
 80084f6:	fb02 f303 	mul.w	r3, r2, r3
 80084fa:	1acb      	subs	r3, r1, r3
 80084fc:	011b      	lsls	r3, r3, #4
 80084fe:	3332      	adds	r3, #50	@ 0x32
 8008500:	4a33      	ldr	r2, [pc, #204]	@ (80085d0 <UART_SetConfig+0x4e4>)
 8008502:	fba2 2303 	umull	r2, r3, r2, r3
 8008506:	095b      	lsrs	r3, r3, #5
 8008508:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800850c:	441c      	add	r4, r3
 800850e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008512:	2200      	movs	r2, #0
 8008514:	673b      	str	r3, [r7, #112]	@ 0x70
 8008516:	677a      	str	r2, [r7, #116]	@ 0x74
 8008518:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800851c:	4642      	mov	r2, r8
 800851e:	464b      	mov	r3, r9
 8008520:	1891      	adds	r1, r2, r2
 8008522:	60b9      	str	r1, [r7, #8]
 8008524:	415b      	adcs	r3, r3
 8008526:	60fb      	str	r3, [r7, #12]
 8008528:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800852c:	4641      	mov	r1, r8
 800852e:	1851      	adds	r1, r2, r1
 8008530:	6039      	str	r1, [r7, #0]
 8008532:	4649      	mov	r1, r9
 8008534:	414b      	adcs	r3, r1
 8008536:	607b      	str	r3, [r7, #4]
 8008538:	f04f 0200 	mov.w	r2, #0
 800853c:	f04f 0300 	mov.w	r3, #0
 8008540:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8008544:	4659      	mov	r1, fp
 8008546:	00cb      	lsls	r3, r1, #3
 8008548:	4651      	mov	r1, sl
 800854a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800854e:	4651      	mov	r1, sl
 8008550:	00ca      	lsls	r2, r1, #3
 8008552:	4610      	mov	r0, r2
 8008554:	4619      	mov	r1, r3
 8008556:	4603      	mov	r3, r0
 8008558:	4642      	mov	r2, r8
 800855a:	189b      	adds	r3, r3, r2
 800855c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800855e:	464b      	mov	r3, r9
 8008560:	460a      	mov	r2, r1
 8008562:	eb42 0303 	adc.w	r3, r2, r3
 8008566:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008568:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800856c:	685b      	ldr	r3, [r3, #4]
 800856e:	2200      	movs	r2, #0
 8008570:	663b      	str	r3, [r7, #96]	@ 0x60
 8008572:	667a      	str	r2, [r7, #100]	@ 0x64
 8008574:	f04f 0200 	mov.w	r2, #0
 8008578:	f04f 0300 	mov.w	r3, #0
 800857c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8008580:	4649      	mov	r1, r9
 8008582:	008b      	lsls	r3, r1, #2
 8008584:	4641      	mov	r1, r8
 8008586:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800858a:	4641      	mov	r1, r8
 800858c:	008a      	lsls	r2, r1, #2
 800858e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8008592:	f7f8 fb79 	bl	8000c88 <__aeabi_uldivmod>
 8008596:	4602      	mov	r2, r0
 8008598:	460b      	mov	r3, r1
 800859a:	4b0d      	ldr	r3, [pc, #52]	@ (80085d0 <UART_SetConfig+0x4e4>)
 800859c:	fba3 1302 	umull	r1, r3, r3, r2
 80085a0:	095b      	lsrs	r3, r3, #5
 80085a2:	2164      	movs	r1, #100	@ 0x64
 80085a4:	fb01 f303 	mul.w	r3, r1, r3
 80085a8:	1ad3      	subs	r3, r2, r3
 80085aa:	011b      	lsls	r3, r3, #4
 80085ac:	3332      	adds	r3, #50	@ 0x32
 80085ae:	4a08      	ldr	r2, [pc, #32]	@ (80085d0 <UART_SetConfig+0x4e4>)
 80085b0:	fba2 2303 	umull	r2, r3, r2, r3
 80085b4:	095b      	lsrs	r3, r3, #5
 80085b6:	f003 020f 	and.w	r2, r3, #15
 80085ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	4422      	add	r2, r4
 80085c2:	609a      	str	r2, [r3, #8]
}
 80085c4:	bf00      	nop
 80085c6:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80085ca:	46bd      	mov	sp, r7
 80085cc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80085d0:	51eb851f 	.word	0x51eb851f

080085d4 <__NVIC_SetPriority>:
{
 80085d4:	b480      	push	{r7}
 80085d6:	b083      	sub	sp, #12
 80085d8:	af00      	add	r7, sp, #0
 80085da:	4603      	mov	r3, r0
 80085dc:	6039      	str	r1, [r7, #0]
 80085de:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80085e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80085e4:	2b00      	cmp	r3, #0
 80085e6:	db0a      	blt.n	80085fe <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80085e8:	683b      	ldr	r3, [r7, #0]
 80085ea:	b2da      	uxtb	r2, r3
 80085ec:	490c      	ldr	r1, [pc, #48]	@ (8008620 <__NVIC_SetPriority+0x4c>)
 80085ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80085f2:	0112      	lsls	r2, r2, #4
 80085f4:	b2d2      	uxtb	r2, r2
 80085f6:	440b      	add	r3, r1
 80085f8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80085fc:	e00a      	b.n	8008614 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80085fe:	683b      	ldr	r3, [r7, #0]
 8008600:	b2da      	uxtb	r2, r3
 8008602:	4908      	ldr	r1, [pc, #32]	@ (8008624 <__NVIC_SetPriority+0x50>)
 8008604:	79fb      	ldrb	r3, [r7, #7]
 8008606:	f003 030f 	and.w	r3, r3, #15
 800860a:	3b04      	subs	r3, #4
 800860c:	0112      	lsls	r2, r2, #4
 800860e:	b2d2      	uxtb	r2, r2
 8008610:	440b      	add	r3, r1
 8008612:	761a      	strb	r2, [r3, #24]
}
 8008614:	bf00      	nop
 8008616:	370c      	adds	r7, #12
 8008618:	46bd      	mov	sp, r7
 800861a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800861e:	4770      	bx	lr
 8008620:	e000e100 	.word	0xe000e100
 8008624:	e000ed00 	.word	0xe000ed00

08008628 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8008628:	b580      	push	{r7, lr}
 800862a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800862c:	2100      	movs	r1, #0
 800862e:	f06f 0004 	mvn.w	r0, #4
 8008632:	f7ff ffcf 	bl	80085d4 <__NVIC_SetPriority>
#endif
}
 8008636:	bf00      	nop
 8008638:	bd80      	pop	{r7, pc}
	...

0800863c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800863c:	b480      	push	{r7}
 800863e:	b083      	sub	sp, #12
 8008640:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008642:	f3ef 8305 	mrs	r3, IPSR
 8008646:	603b      	str	r3, [r7, #0]
  return(result);
 8008648:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800864a:	2b00      	cmp	r3, #0
 800864c:	d003      	beq.n	8008656 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800864e:	f06f 0305 	mvn.w	r3, #5
 8008652:	607b      	str	r3, [r7, #4]
 8008654:	e00c      	b.n	8008670 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8008656:	4b0a      	ldr	r3, [pc, #40]	@ (8008680 <osKernelInitialize+0x44>)
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	2b00      	cmp	r3, #0
 800865c:	d105      	bne.n	800866a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800865e:	4b08      	ldr	r3, [pc, #32]	@ (8008680 <osKernelInitialize+0x44>)
 8008660:	2201      	movs	r2, #1
 8008662:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8008664:	2300      	movs	r3, #0
 8008666:	607b      	str	r3, [r7, #4]
 8008668:	e002      	b.n	8008670 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800866a:	f04f 33ff 	mov.w	r3, #4294967295
 800866e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8008670:	687b      	ldr	r3, [r7, #4]
}
 8008672:	4618      	mov	r0, r3
 8008674:	370c      	adds	r7, #12
 8008676:	46bd      	mov	sp, r7
 8008678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800867c:	4770      	bx	lr
 800867e:	bf00      	nop
 8008680:	2000054c 	.word	0x2000054c

08008684 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8008684:	b580      	push	{r7, lr}
 8008686:	b082      	sub	sp, #8
 8008688:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800868a:	f3ef 8305 	mrs	r3, IPSR
 800868e:	603b      	str	r3, [r7, #0]
  return(result);
 8008690:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008692:	2b00      	cmp	r3, #0
 8008694:	d003      	beq.n	800869e <osKernelStart+0x1a>
    stat = osErrorISR;
 8008696:	f06f 0305 	mvn.w	r3, #5
 800869a:	607b      	str	r3, [r7, #4]
 800869c:	e010      	b.n	80086c0 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800869e:	4b0b      	ldr	r3, [pc, #44]	@ (80086cc <osKernelStart+0x48>)
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	2b01      	cmp	r3, #1
 80086a4:	d109      	bne.n	80086ba <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80086a6:	f7ff ffbf 	bl	8008628 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80086aa:	4b08      	ldr	r3, [pc, #32]	@ (80086cc <osKernelStart+0x48>)
 80086ac:	2202      	movs	r2, #2
 80086ae:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80086b0:	f001 f87a 	bl	80097a8 <vTaskStartScheduler>
      stat = osOK;
 80086b4:	2300      	movs	r3, #0
 80086b6:	607b      	str	r3, [r7, #4]
 80086b8:	e002      	b.n	80086c0 <osKernelStart+0x3c>
    } else {
      stat = osError;
 80086ba:	f04f 33ff 	mov.w	r3, #4294967295
 80086be:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80086c0:	687b      	ldr	r3, [r7, #4]
}
 80086c2:	4618      	mov	r0, r3
 80086c4:	3708      	adds	r7, #8
 80086c6:	46bd      	mov	sp, r7
 80086c8:	bd80      	pop	{r7, pc}
 80086ca:	bf00      	nop
 80086cc:	2000054c 	.word	0x2000054c

080086d0 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80086d0:	b580      	push	{r7, lr}
 80086d2:	b08e      	sub	sp, #56	@ 0x38
 80086d4:	af04      	add	r7, sp, #16
 80086d6:	60f8      	str	r0, [r7, #12]
 80086d8:	60b9      	str	r1, [r7, #8]
 80086da:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80086dc:	2300      	movs	r3, #0
 80086de:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80086e0:	f3ef 8305 	mrs	r3, IPSR
 80086e4:	617b      	str	r3, [r7, #20]
  return(result);
 80086e6:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80086e8:	2b00      	cmp	r3, #0
 80086ea:	d17e      	bne.n	80087ea <osThreadNew+0x11a>
 80086ec:	68fb      	ldr	r3, [r7, #12]
 80086ee:	2b00      	cmp	r3, #0
 80086f0:	d07b      	beq.n	80087ea <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80086f2:	2380      	movs	r3, #128	@ 0x80
 80086f4:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80086f6:	2318      	movs	r3, #24
 80086f8:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80086fa:	2300      	movs	r3, #0
 80086fc:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 80086fe:	f04f 33ff 	mov.w	r3, #4294967295
 8008702:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	2b00      	cmp	r3, #0
 8008708:	d045      	beq.n	8008796 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	681b      	ldr	r3, [r3, #0]
 800870e:	2b00      	cmp	r3, #0
 8008710:	d002      	beq.n	8008718 <osThreadNew+0x48>
        name = attr->name;
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	681b      	ldr	r3, [r3, #0]
 8008716:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	699b      	ldr	r3, [r3, #24]
 800871c:	2b00      	cmp	r3, #0
 800871e:	d002      	beq.n	8008726 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	699b      	ldr	r3, [r3, #24]
 8008724:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8008726:	69fb      	ldr	r3, [r7, #28]
 8008728:	2b00      	cmp	r3, #0
 800872a:	d008      	beq.n	800873e <osThreadNew+0x6e>
 800872c:	69fb      	ldr	r3, [r7, #28]
 800872e:	2b38      	cmp	r3, #56	@ 0x38
 8008730:	d805      	bhi.n	800873e <osThreadNew+0x6e>
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	685b      	ldr	r3, [r3, #4]
 8008736:	f003 0301 	and.w	r3, r3, #1
 800873a:	2b00      	cmp	r3, #0
 800873c:	d001      	beq.n	8008742 <osThreadNew+0x72>
        return (NULL);
 800873e:	2300      	movs	r3, #0
 8008740:	e054      	b.n	80087ec <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	695b      	ldr	r3, [r3, #20]
 8008746:	2b00      	cmp	r3, #0
 8008748:	d003      	beq.n	8008752 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	695b      	ldr	r3, [r3, #20]
 800874e:	089b      	lsrs	r3, r3, #2
 8008750:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	689b      	ldr	r3, [r3, #8]
 8008756:	2b00      	cmp	r3, #0
 8008758:	d00e      	beq.n	8008778 <osThreadNew+0xa8>
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	68db      	ldr	r3, [r3, #12]
 800875e:	2b5b      	cmp	r3, #91	@ 0x5b
 8008760:	d90a      	bls.n	8008778 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8008766:	2b00      	cmp	r3, #0
 8008768:	d006      	beq.n	8008778 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	695b      	ldr	r3, [r3, #20]
 800876e:	2b00      	cmp	r3, #0
 8008770:	d002      	beq.n	8008778 <osThreadNew+0xa8>
        mem = 1;
 8008772:	2301      	movs	r3, #1
 8008774:	61bb      	str	r3, [r7, #24]
 8008776:	e010      	b.n	800879a <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	689b      	ldr	r3, [r3, #8]
 800877c:	2b00      	cmp	r3, #0
 800877e:	d10c      	bne.n	800879a <osThreadNew+0xca>
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	68db      	ldr	r3, [r3, #12]
 8008784:	2b00      	cmp	r3, #0
 8008786:	d108      	bne.n	800879a <osThreadNew+0xca>
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	691b      	ldr	r3, [r3, #16]
 800878c:	2b00      	cmp	r3, #0
 800878e:	d104      	bne.n	800879a <osThreadNew+0xca>
          mem = 0;
 8008790:	2300      	movs	r3, #0
 8008792:	61bb      	str	r3, [r7, #24]
 8008794:	e001      	b.n	800879a <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8008796:	2300      	movs	r3, #0
 8008798:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800879a:	69bb      	ldr	r3, [r7, #24]
 800879c:	2b01      	cmp	r3, #1
 800879e:	d110      	bne.n	80087c2 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80087a4:	687a      	ldr	r2, [r7, #4]
 80087a6:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80087a8:	9202      	str	r2, [sp, #8]
 80087aa:	9301      	str	r3, [sp, #4]
 80087ac:	69fb      	ldr	r3, [r7, #28]
 80087ae:	9300      	str	r3, [sp, #0]
 80087b0:	68bb      	ldr	r3, [r7, #8]
 80087b2:	6a3a      	ldr	r2, [r7, #32]
 80087b4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80087b6:	68f8      	ldr	r0, [r7, #12]
 80087b8:	f000 fe1a 	bl	80093f0 <xTaskCreateStatic>
 80087bc:	4603      	mov	r3, r0
 80087be:	613b      	str	r3, [r7, #16]
 80087c0:	e013      	b.n	80087ea <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80087c2:	69bb      	ldr	r3, [r7, #24]
 80087c4:	2b00      	cmp	r3, #0
 80087c6:	d110      	bne.n	80087ea <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80087c8:	6a3b      	ldr	r3, [r7, #32]
 80087ca:	b29a      	uxth	r2, r3
 80087cc:	f107 0310 	add.w	r3, r7, #16
 80087d0:	9301      	str	r3, [sp, #4]
 80087d2:	69fb      	ldr	r3, [r7, #28]
 80087d4:	9300      	str	r3, [sp, #0]
 80087d6:	68bb      	ldr	r3, [r7, #8]
 80087d8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80087da:	68f8      	ldr	r0, [r7, #12]
 80087dc:	f000 fe68 	bl	80094b0 <xTaskCreate>
 80087e0:	4603      	mov	r3, r0
 80087e2:	2b01      	cmp	r3, #1
 80087e4:	d001      	beq.n	80087ea <osThreadNew+0x11a>
            hTask = NULL;
 80087e6:	2300      	movs	r3, #0
 80087e8:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80087ea:	693b      	ldr	r3, [r7, #16]
}
 80087ec:	4618      	mov	r0, r3
 80087ee:	3728      	adds	r7, #40	@ 0x28
 80087f0:	46bd      	mov	sp, r7
 80087f2:	bd80      	pop	{r7, pc}

080087f4 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80087f4:	b580      	push	{r7, lr}
 80087f6:	b084      	sub	sp, #16
 80087f8:	af00      	add	r7, sp, #0
 80087fa:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80087fc:	f3ef 8305 	mrs	r3, IPSR
 8008800:	60bb      	str	r3, [r7, #8]
  return(result);
 8008802:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008804:	2b00      	cmp	r3, #0
 8008806:	d003      	beq.n	8008810 <osDelay+0x1c>
    stat = osErrorISR;
 8008808:	f06f 0305 	mvn.w	r3, #5
 800880c:	60fb      	str	r3, [r7, #12]
 800880e:	e007      	b.n	8008820 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8008810:	2300      	movs	r3, #0
 8008812:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	2b00      	cmp	r3, #0
 8008818:	d002      	beq.n	8008820 <osDelay+0x2c>
      vTaskDelay(ticks);
 800881a:	6878      	ldr	r0, [r7, #4]
 800881c:	f000 ff8e 	bl	800973c <vTaskDelay>
    }
  }

  return (stat);
 8008820:	68fb      	ldr	r3, [r7, #12]
}
 8008822:	4618      	mov	r0, r3
 8008824:	3710      	adds	r7, #16
 8008826:	46bd      	mov	sp, r7
 8008828:	bd80      	pop	{r7, pc}
	...

0800882c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800882c:	b480      	push	{r7}
 800882e:	b085      	sub	sp, #20
 8008830:	af00      	add	r7, sp, #0
 8008832:	60f8      	str	r0, [r7, #12]
 8008834:	60b9      	str	r1, [r7, #8]
 8008836:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8008838:	68fb      	ldr	r3, [r7, #12]
 800883a:	4a07      	ldr	r2, [pc, #28]	@ (8008858 <vApplicationGetIdleTaskMemory+0x2c>)
 800883c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800883e:	68bb      	ldr	r3, [r7, #8]
 8008840:	4a06      	ldr	r2, [pc, #24]	@ (800885c <vApplicationGetIdleTaskMemory+0x30>)
 8008842:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	2280      	movs	r2, #128	@ 0x80
 8008848:	601a      	str	r2, [r3, #0]
}
 800884a:	bf00      	nop
 800884c:	3714      	adds	r7, #20
 800884e:	46bd      	mov	sp, r7
 8008850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008854:	4770      	bx	lr
 8008856:	bf00      	nop
 8008858:	20000550 	.word	0x20000550
 800885c:	200005ac 	.word	0x200005ac

08008860 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8008860:	b480      	push	{r7}
 8008862:	b085      	sub	sp, #20
 8008864:	af00      	add	r7, sp, #0
 8008866:	60f8      	str	r0, [r7, #12]
 8008868:	60b9      	str	r1, [r7, #8]
 800886a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800886c:	68fb      	ldr	r3, [r7, #12]
 800886e:	4a07      	ldr	r2, [pc, #28]	@ (800888c <vApplicationGetTimerTaskMemory+0x2c>)
 8008870:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8008872:	68bb      	ldr	r3, [r7, #8]
 8008874:	4a06      	ldr	r2, [pc, #24]	@ (8008890 <vApplicationGetTimerTaskMemory+0x30>)
 8008876:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800887e:	601a      	str	r2, [r3, #0]
}
 8008880:	bf00      	nop
 8008882:	3714      	adds	r7, #20
 8008884:	46bd      	mov	sp, r7
 8008886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800888a:	4770      	bx	lr
 800888c:	200007ac 	.word	0x200007ac
 8008890:	20000808 	.word	0x20000808

08008894 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8008894:	b480      	push	{r7}
 8008896:	b083      	sub	sp, #12
 8008898:	af00      	add	r7, sp, #0
 800889a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	f103 0208 	add.w	r2, r3, #8
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	f04f 32ff 	mov.w	r2, #4294967295
 80088ac:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	f103 0208 	add.w	r2, r3, #8
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	f103 0208 	add.w	r2, r3, #8
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	2200      	movs	r2, #0
 80088c6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80088c8:	bf00      	nop
 80088ca:	370c      	adds	r7, #12
 80088cc:	46bd      	mov	sp, r7
 80088ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088d2:	4770      	bx	lr

080088d4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80088d4:	b480      	push	{r7}
 80088d6:	b083      	sub	sp, #12
 80088d8:	af00      	add	r7, sp, #0
 80088da:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	2200      	movs	r2, #0
 80088e0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80088e2:	bf00      	nop
 80088e4:	370c      	adds	r7, #12
 80088e6:	46bd      	mov	sp, r7
 80088e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088ec:	4770      	bx	lr

080088ee <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80088ee:	b480      	push	{r7}
 80088f0:	b085      	sub	sp, #20
 80088f2:	af00      	add	r7, sp, #0
 80088f4:	6078      	str	r0, [r7, #4]
 80088f6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	685b      	ldr	r3, [r3, #4]
 80088fc:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80088fe:	683b      	ldr	r3, [r7, #0]
 8008900:	68fa      	ldr	r2, [r7, #12]
 8008902:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8008904:	68fb      	ldr	r3, [r7, #12]
 8008906:	689a      	ldr	r2, [r3, #8]
 8008908:	683b      	ldr	r3, [r7, #0]
 800890a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800890c:	68fb      	ldr	r3, [r7, #12]
 800890e:	689b      	ldr	r3, [r3, #8]
 8008910:	683a      	ldr	r2, [r7, #0]
 8008912:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8008914:	68fb      	ldr	r3, [r7, #12]
 8008916:	683a      	ldr	r2, [r7, #0]
 8008918:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800891a:	683b      	ldr	r3, [r7, #0]
 800891c:	687a      	ldr	r2, [r7, #4]
 800891e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	681b      	ldr	r3, [r3, #0]
 8008924:	1c5a      	adds	r2, r3, #1
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	601a      	str	r2, [r3, #0]
}
 800892a:	bf00      	nop
 800892c:	3714      	adds	r7, #20
 800892e:	46bd      	mov	sp, r7
 8008930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008934:	4770      	bx	lr

08008936 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008936:	b480      	push	{r7}
 8008938:	b085      	sub	sp, #20
 800893a:	af00      	add	r7, sp, #0
 800893c:	6078      	str	r0, [r7, #4]
 800893e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8008940:	683b      	ldr	r3, [r7, #0]
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8008946:	68bb      	ldr	r3, [r7, #8]
 8008948:	f1b3 3fff 	cmp.w	r3, #4294967295
 800894c:	d103      	bne.n	8008956 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	691b      	ldr	r3, [r3, #16]
 8008952:	60fb      	str	r3, [r7, #12]
 8008954:	e00c      	b.n	8008970 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	3308      	adds	r3, #8
 800895a:	60fb      	str	r3, [r7, #12]
 800895c:	e002      	b.n	8008964 <vListInsert+0x2e>
 800895e:	68fb      	ldr	r3, [r7, #12]
 8008960:	685b      	ldr	r3, [r3, #4]
 8008962:	60fb      	str	r3, [r7, #12]
 8008964:	68fb      	ldr	r3, [r7, #12]
 8008966:	685b      	ldr	r3, [r3, #4]
 8008968:	681b      	ldr	r3, [r3, #0]
 800896a:	68ba      	ldr	r2, [r7, #8]
 800896c:	429a      	cmp	r2, r3
 800896e:	d2f6      	bcs.n	800895e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8008970:	68fb      	ldr	r3, [r7, #12]
 8008972:	685a      	ldr	r2, [r3, #4]
 8008974:	683b      	ldr	r3, [r7, #0]
 8008976:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8008978:	683b      	ldr	r3, [r7, #0]
 800897a:	685b      	ldr	r3, [r3, #4]
 800897c:	683a      	ldr	r2, [r7, #0]
 800897e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8008980:	683b      	ldr	r3, [r7, #0]
 8008982:	68fa      	ldr	r2, [r7, #12]
 8008984:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8008986:	68fb      	ldr	r3, [r7, #12]
 8008988:	683a      	ldr	r2, [r7, #0]
 800898a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800898c:	683b      	ldr	r3, [r7, #0]
 800898e:	687a      	ldr	r2, [r7, #4]
 8008990:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	1c5a      	adds	r2, r3, #1
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	601a      	str	r2, [r3, #0]
}
 800899c:	bf00      	nop
 800899e:	3714      	adds	r7, #20
 80089a0:	46bd      	mov	sp, r7
 80089a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089a6:	4770      	bx	lr

080089a8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80089a8:	b480      	push	{r7}
 80089aa:	b085      	sub	sp, #20
 80089ac:	af00      	add	r7, sp, #0
 80089ae:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	691b      	ldr	r3, [r3, #16]
 80089b4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	685b      	ldr	r3, [r3, #4]
 80089ba:	687a      	ldr	r2, [r7, #4]
 80089bc:	6892      	ldr	r2, [r2, #8]
 80089be:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	689b      	ldr	r3, [r3, #8]
 80089c4:	687a      	ldr	r2, [r7, #4]
 80089c6:	6852      	ldr	r2, [r2, #4]
 80089c8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80089ca:	68fb      	ldr	r3, [r7, #12]
 80089cc:	685b      	ldr	r3, [r3, #4]
 80089ce:	687a      	ldr	r2, [r7, #4]
 80089d0:	429a      	cmp	r2, r3
 80089d2:	d103      	bne.n	80089dc <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	689a      	ldr	r2, [r3, #8]
 80089d8:	68fb      	ldr	r3, [r7, #12]
 80089da:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	2200      	movs	r2, #0
 80089e0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80089e2:	68fb      	ldr	r3, [r7, #12]
 80089e4:	681b      	ldr	r3, [r3, #0]
 80089e6:	1e5a      	subs	r2, r3, #1
 80089e8:	68fb      	ldr	r3, [r7, #12]
 80089ea:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80089ec:	68fb      	ldr	r3, [r7, #12]
 80089ee:	681b      	ldr	r3, [r3, #0]
}
 80089f0:	4618      	mov	r0, r3
 80089f2:	3714      	adds	r7, #20
 80089f4:	46bd      	mov	sp, r7
 80089f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089fa:	4770      	bx	lr

080089fc <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80089fc:	b580      	push	{r7, lr}
 80089fe:	b084      	sub	sp, #16
 8008a00:	af00      	add	r7, sp, #0
 8008a02:	6078      	str	r0, [r7, #4]
 8008a04:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8008a0a:	68fb      	ldr	r3, [r7, #12]
 8008a0c:	2b00      	cmp	r3, #0
 8008a0e:	d10b      	bne.n	8008a28 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8008a10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a14:	f383 8811 	msr	BASEPRI, r3
 8008a18:	f3bf 8f6f 	isb	sy
 8008a1c:	f3bf 8f4f 	dsb	sy
 8008a20:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8008a22:	bf00      	nop
 8008a24:	bf00      	nop
 8008a26:	e7fd      	b.n	8008a24 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8008a28:	f002 f876 	bl	800ab18 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008a2c:	68fb      	ldr	r3, [r7, #12]
 8008a2e:	681a      	ldr	r2, [r3, #0]
 8008a30:	68fb      	ldr	r3, [r7, #12]
 8008a32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008a34:	68f9      	ldr	r1, [r7, #12]
 8008a36:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8008a38:	fb01 f303 	mul.w	r3, r1, r3
 8008a3c:	441a      	add	r2, r3
 8008a3e:	68fb      	ldr	r3, [r7, #12]
 8008a40:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8008a42:	68fb      	ldr	r3, [r7, #12]
 8008a44:	2200      	movs	r2, #0
 8008a46:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8008a48:	68fb      	ldr	r3, [r7, #12]
 8008a4a:	681a      	ldr	r2, [r3, #0]
 8008a4c:	68fb      	ldr	r3, [r7, #12]
 8008a4e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008a50:	68fb      	ldr	r3, [r7, #12]
 8008a52:	681a      	ldr	r2, [r3, #0]
 8008a54:	68fb      	ldr	r3, [r7, #12]
 8008a56:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008a58:	3b01      	subs	r3, #1
 8008a5a:	68f9      	ldr	r1, [r7, #12]
 8008a5c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8008a5e:	fb01 f303 	mul.w	r3, r1, r3
 8008a62:	441a      	add	r2, r3
 8008a64:	68fb      	ldr	r3, [r7, #12]
 8008a66:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8008a68:	68fb      	ldr	r3, [r7, #12]
 8008a6a:	22ff      	movs	r2, #255	@ 0xff
 8008a6c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	22ff      	movs	r2, #255	@ 0xff
 8008a74:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8008a78:	683b      	ldr	r3, [r7, #0]
 8008a7a:	2b00      	cmp	r3, #0
 8008a7c:	d114      	bne.n	8008aa8 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008a7e:	68fb      	ldr	r3, [r7, #12]
 8008a80:	691b      	ldr	r3, [r3, #16]
 8008a82:	2b00      	cmp	r3, #0
 8008a84:	d01a      	beq.n	8008abc <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008a86:	68fb      	ldr	r3, [r7, #12]
 8008a88:	3310      	adds	r3, #16
 8008a8a:	4618      	mov	r0, r3
 8008a8c:	f001 f91a 	bl	8009cc4 <xTaskRemoveFromEventList>
 8008a90:	4603      	mov	r3, r0
 8008a92:	2b00      	cmp	r3, #0
 8008a94:	d012      	beq.n	8008abc <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8008a96:	4b0d      	ldr	r3, [pc, #52]	@ (8008acc <xQueueGenericReset+0xd0>)
 8008a98:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008a9c:	601a      	str	r2, [r3, #0]
 8008a9e:	f3bf 8f4f 	dsb	sy
 8008aa2:	f3bf 8f6f 	isb	sy
 8008aa6:	e009      	b.n	8008abc <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8008aa8:	68fb      	ldr	r3, [r7, #12]
 8008aaa:	3310      	adds	r3, #16
 8008aac:	4618      	mov	r0, r3
 8008aae:	f7ff fef1 	bl	8008894 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8008ab2:	68fb      	ldr	r3, [r7, #12]
 8008ab4:	3324      	adds	r3, #36	@ 0x24
 8008ab6:	4618      	mov	r0, r3
 8008ab8:	f7ff feec 	bl	8008894 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8008abc:	f002 f85e 	bl	800ab7c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8008ac0:	2301      	movs	r3, #1
}
 8008ac2:	4618      	mov	r0, r3
 8008ac4:	3710      	adds	r7, #16
 8008ac6:	46bd      	mov	sp, r7
 8008ac8:	bd80      	pop	{r7, pc}
 8008aca:	bf00      	nop
 8008acc:	e000ed04 	.word	0xe000ed04

08008ad0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8008ad0:	b580      	push	{r7, lr}
 8008ad2:	b08e      	sub	sp, #56	@ 0x38
 8008ad4:	af02      	add	r7, sp, #8
 8008ad6:	60f8      	str	r0, [r7, #12]
 8008ad8:	60b9      	str	r1, [r7, #8]
 8008ada:	607a      	str	r2, [r7, #4]
 8008adc:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8008ade:	68fb      	ldr	r3, [r7, #12]
 8008ae0:	2b00      	cmp	r3, #0
 8008ae2:	d10b      	bne.n	8008afc <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8008ae4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ae8:	f383 8811 	msr	BASEPRI, r3
 8008aec:	f3bf 8f6f 	isb	sy
 8008af0:	f3bf 8f4f 	dsb	sy
 8008af4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8008af6:	bf00      	nop
 8008af8:	bf00      	nop
 8008afa:	e7fd      	b.n	8008af8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8008afc:	683b      	ldr	r3, [r7, #0]
 8008afe:	2b00      	cmp	r3, #0
 8008b00:	d10b      	bne.n	8008b1a <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8008b02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b06:	f383 8811 	msr	BASEPRI, r3
 8008b0a:	f3bf 8f6f 	isb	sy
 8008b0e:	f3bf 8f4f 	dsb	sy
 8008b12:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8008b14:	bf00      	nop
 8008b16:	bf00      	nop
 8008b18:	e7fd      	b.n	8008b16 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	2b00      	cmp	r3, #0
 8008b1e:	d002      	beq.n	8008b26 <xQueueGenericCreateStatic+0x56>
 8008b20:	68bb      	ldr	r3, [r7, #8]
 8008b22:	2b00      	cmp	r3, #0
 8008b24:	d001      	beq.n	8008b2a <xQueueGenericCreateStatic+0x5a>
 8008b26:	2301      	movs	r3, #1
 8008b28:	e000      	b.n	8008b2c <xQueueGenericCreateStatic+0x5c>
 8008b2a:	2300      	movs	r3, #0
 8008b2c:	2b00      	cmp	r3, #0
 8008b2e:	d10b      	bne.n	8008b48 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8008b30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b34:	f383 8811 	msr	BASEPRI, r3
 8008b38:	f3bf 8f6f 	isb	sy
 8008b3c:	f3bf 8f4f 	dsb	sy
 8008b40:	623b      	str	r3, [r7, #32]
}
 8008b42:	bf00      	nop
 8008b44:	bf00      	nop
 8008b46:	e7fd      	b.n	8008b44 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	2b00      	cmp	r3, #0
 8008b4c:	d102      	bne.n	8008b54 <xQueueGenericCreateStatic+0x84>
 8008b4e:	68bb      	ldr	r3, [r7, #8]
 8008b50:	2b00      	cmp	r3, #0
 8008b52:	d101      	bne.n	8008b58 <xQueueGenericCreateStatic+0x88>
 8008b54:	2301      	movs	r3, #1
 8008b56:	e000      	b.n	8008b5a <xQueueGenericCreateStatic+0x8a>
 8008b58:	2300      	movs	r3, #0
 8008b5a:	2b00      	cmp	r3, #0
 8008b5c:	d10b      	bne.n	8008b76 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8008b5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b62:	f383 8811 	msr	BASEPRI, r3
 8008b66:	f3bf 8f6f 	isb	sy
 8008b6a:	f3bf 8f4f 	dsb	sy
 8008b6e:	61fb      	str	r3, [r7, #28]
}
 8008b70:	bf00      	nop
 8008b72:	bf00      	nop
 8008b74:	e7fd      	b.n	8008b72 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8008b76:	2350      	movs	r3, #80	@ 0x50
 8008b78:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8008b7a:	697b      	ldr	r3, [r7, #20]
 8008b7c:	2b50      	cmp	r3, #80	@ 0x50
 8008b7e:	d00b      	beq.n	8008b98 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8008b80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b84:	f383 8811 	msr	BASEPRI, r3
 8008b88:	f3bf 8f6f 	isb	sy
 8008b8c:	f3bf 8f4f 	dsb	sy
 8008b90:	61bb      	str	r3, [r7, #24]
}
 8008b92:	bf00      	nop
 8008b94:	bf00      	nop
 8008b96:	e7fd      	b.n	8008b94 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8008b98:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008b9a:	683b      	ldr	r3, [r7, #0]
 8008b9c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8008b9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ba0:	2b00      	cmp	r3, #0
 8008ba2:	d00d      	beq.n	8008bc0 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8008ba4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ba6:	2201      	movs	r2, #1
 8008ba8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008bac:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8008bb0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008bb2:	9300      	str	r3, [sp, #0]
 8008bb4:	4613      	mov	r3, r2
 8008bb6:	687a      	ldr	r2, [r7, #4]
 8008bb8:	68b9      	ldr	r1, [r7, #8]
 8008bba:	68f8      	ldr	r0, [r7, #12]
 8008bbc:	f000 f805 	bl	8008bca <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8008bc0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8008bc2:	4618      	mov	r0, r3
 8008bc4:	3730      	adds	r7, #48	@ 0x30
 8008bc6:	46bd      	mov	sp, r7
 8008bc8:	bd80      	pop	{r7, pc}

08008bca <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8008bca:	b580      	push	{r7, lr}
 8008bcc:	b084      	sub	sp, #16
 8008bce:	af00      	add	r7, sp, #0
 8008bd0:	60f8      	str	r0, [r7, #12]
 8008bd2:	60b9      	str	r1, [r7, #8]
 8008bd4:	607a      	str	r2, [r7, #4]
 8008bd6:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8008bd8:	68bb      	ldr	r3, [r7, #8]
 8008bda:	2b00      	cmp	r3, #0
 8008bdc:	d103      	bne.n	8008be6 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8008bde:	69bb      	ldr	r3, [r7, #24]
 8008be0:	69ba      	ldr	r2, [r7, #24]
 8008be2:	601a      	str	r2, [r3, #0]
 8008be4:	e002      	b.n	8008bec <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8008be6:	69bb      	ldr	r3, [r7, #24]
 8008be8:	687a      	ldr	r2, [r7, #4]
 8008bea:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8008bec:	69bb      	ldr	r3, [r7, #24]
 8008bee:	68fa      	ldr	r2, [r7, #12]
 8008bf0:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8008bf2:	69bb      	ldr	r3, [r7, #24]
 8008bf4:	68ba      	ldr	r2, [r7, #8]
 8008bf6:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8008bf8:	2101      	movs	r1, #1
 8008bfa:	69b8      	ldr	r0, [r7, #24]
 8008bfc:	f7ff fefe 	bl	80089fc <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8008c00:	69bb      	ldr	r3, [r7, #24]
 8008c02:	78fa      	ldrb	r2, [r7, #3]
 8008c04:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8008c08:	bf00      	nop
 8008c0a:	3710      	adds	r7, #16
 8008c0c:	46bd      	mov	sp, r7
 8008c0e:	bd80      	pop	{r7, pc}

08008c10 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8008c10:	b580      	push	{r7, lr}
 8008c12:	b08e      	sub	sp, #56	@ 0x38
 8008c14:	af00      	add	r7, sp, #0
 8008c16:	60f8      	str	r0, [r7, #12]
 8008c18:	60b9      	str	r1, [r7, #8]
 8008c1a:	607a      	str	r2, [r7, #4]
 8008c1c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8008c1e:	2300      	movs	r3, #0
 8008c20:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008c22:	68fb      	ldr	r3, [r7, #12]
 8008c24:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8008c26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c28:	2b00      	cmp	r3, #0
 8008c2a:	d10b      	bne.n	8008c44 <xQueueGenericSend+0x34>
	__asm volatile
 8008c2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c30:	f383 8811 	msr	BASEPRI, r3
 8008c34:	f3bf 8f6f 	isb	sy
 8008c38:	f3bf 8f4f 	dsb	sy
 8008c3c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8008c3e:	bf00      	nop
 8008c40:	bf00      	nop
 8008c42:	e7fd      	b.n	8008c40 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008c44:	68bb      	ldr	r3, [r7, #8]
 8008c46:	2b00      	cmp	r3, #0
 8008c48:	d103      	bne.n	8008c52 <xQueueGenericSend+0x42>
 8008c4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008c4e:	2b00      	cmp	r3, #0
 8008c50:	d101      	bne.n	8008c56 <xQueueGenericSend+0x46>
 8008c52:	2301      	movs	r3, #1
 8008c54:	e000      	b.n	8008c58 <xQueueGenericSend+0x48>
 8008c56:	2300      	movs	r3, #0
 8008c58:	2b00      	cmp	r3, #0
 8008c5a:	d10b      	bne.n	8008c74 <xQueueGenericSend+0x64>
	__asm volatile
 8008c5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c60:	f383 8811 	msr	BASEPRI, r3
 8008c64:	f3bf 8f6f 	isb	sy
 8008c68:	f3bf 8f4f 	dsb	sy
 8008c6c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8008c6e:	bf00      	nop
 8008c70:	bf00      	nop
 8008c72:	e7fd      	b.n	8008c70 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008c74:	683b      	ldr	r3, [r7, #0]
 8008c76:	2b02      	cmp	r3, #2
 8008c78:	d103      	bne.n	8008c82 <xQueueGenericSend+0x72>
 8008c7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c7c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008c7e:	2b01      	cmp	r3, #1
 8008c80:	d101      	bne.n	8008c86 <xQueueGenericSend+0x76>
 8008c82:	2301      	movs	r3, #1
 8008c84:	e000      	b.n	8008c88 <xQueueGenericSend+0x78>
 8008c86:	2300      	movs	r3, #0
 8008c88:	2b00      	cmp	r3, #0
 8008c8a:	d10b      	bne.n	8008ca4 <xQueueGenericSend+0x94>
	__asm volatile
 8008c8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c90:	f383 8811 	msr	BASEPRI, r3
 8008c94:	f3bf 8f6f 	isb	sy
 8008c98:	f3bf 8f4f 	dsb	sy
 8008c9c:	623b      	str	r3, [r7, #32]
}
 8008c9e:	bf00      	nop
 8008ca0:	bf00      	nop
 8008ca2:	e7fd      	b.n	8008ca0 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008ca4:	f001 f9ce 	bl	800a044 <xTaskGetSchedulerState>
 8008ca8:	4603      	mov	r3, r0
 8008caa:	2b00      	cmp	r3, #0
 8008cac:	d102      	bne.n	8008cb4 <xQueueGenericSend+0xa4>
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	2b00      	cmp	r3, #0
 8008cb2:	d101      	bne.n	8008cb8 <xQueueGenericSend+0xa8>
 8008cb4:	2301      	movs	r3, #1
 8008cb6:	e000      	b.n	8008cba <xQueueGenericSend+0xaa>
 8008cb8:	2300      	movs	r3, #0
 8008cba:	2b00      	cmp	r3, #0
 8008cbc:	d10b      	bne.n	8008cd6 <xQueueGenericSend+0xc6>
	__asm volatile
 8008cbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008cc2:	f383 8811 	msr	BASEPRI, r3
 8008cc6:	f3bf 8f6f 	isb	sy
 8008cca:	f3bf 8f4f 	dsb	sy
 8008cce:	61fb      	str	r3, [r7, #28]
}
 8008cd0:	bf00      	nop
 8008cd2:	bf00      	nop
 8008cd4:	e7fd      	b.n	8008cd2 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008cd6:	f001 ff1f 	bl	800ab18 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008cda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008cdc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008cde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ce0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008ce2:	429a      	cmp	r2, r3
 8008ce4:	d302      	bcc.n	8008cec <xQueueGenericSend+0xdc>
 8008ce6:	683b      	ldr	r3, [r7, #0]
 8008ce8:	2b02      	cmp	r3, #2
 8008cea:	d129      	bne.n	8008d40 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008cec:	683a      	ldr	r2, [r7, #0]
 8008cee:	68b9      	ldr	r1, [r7, #8]
 8008cf0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008cf2:	f000 fa0f 	bl	8009114 <prvCopyDataToQueue>
 8008cf6:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008cf8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008cfa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008cfc:	2b00      	cmp	r3, #0
 8008cfe:	d010      	beq.n	8008d22 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008d00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d02:	3324      	adds	r3, #36	@ 0x24
 8008d04:	4618      	mov	r0, r3
 8008d06:	f000 ffdd 	bl	8009cc4 <xTaskRemoveFromEventList>
 8008d0a:	4603      	mov	r3, r0
 8008d0c:	2b00      	cmp	r3, #0
 8008d0e:	d013      	beq.n	8008d38 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8008d10:	4b3f      	ldr	r3, [pc, #252]	@ (8008e10 <xQueueGenericSend+0x200>)
 8008d12:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008d16:	601a      	str	r2, [r3, #0]
 8008d18:	f3bf 8f4f 	dsb	sy
 8008d1c:	f3bf 8f6f 	isb	sy
 8008d20:	e00a      	b.n	8008d38 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8008d22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008d24:	2b00      	cmp	r3, #0
 8008d26:	d007      	beq.n	8008d38 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8008d28:	4b39      	ldr	r3, [pc, #228]	@ (8008e10 <xQueueGenericSend+0x200>)
 8008d2a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008d2e:	601a      	str	r2, [r3, #0]
 8008d30:	f3bf 8f4f 	dsb	sy
 8008d34:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8008d38:	f001 ff20 	bl	800ab7c <vPortExitCritical>
				return pdPASS;
 8008d3c:	2301      	movs	r3, #1
 8008d3e:	e063      	b.n	8008e08 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	2b00      	cmp	r3, #0
 8008d44:	d103      	bne.n	8008d4e <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008d46:	f001 ff19 	bl	800ab7c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8008d4a:	2300      	movs	r3, #0
 8008d4c:	e05c      	b.n	8008e08 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008d4e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008d50:	2b00      	cmp	r3, #0
 8008d52:	d106      	bne.n	8008d62 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008d54:	f107 0314 	add.w	r3, r7, #20
 8008d58:	4618      	mov	r0, r3
 8008d5a:	f001 f817 	bl	8009d8c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008d5e:	2301      	movs	r3, #1
 8008d60:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008d62:	f001 ff0b 	bl	800ab7c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008d66:	f000 fd87 	bl	8009878 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008d6a:	f001 fed5 	bl	800ab18 <vPortEnterCritical>
 8008d6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d70:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008d74:	b25b      	sxtb	r3, r3
 8008d76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008d7a:	d103      	bne.n	8008d84 <xQueueGenericSend+0x174>
 8008d7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d7e:	2200      	movs	r2, #0
 8008d80:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008d84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d86:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008d8a:	b25b      	sxtb	r3, r3
 8008d8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008d90:	d103      	bne.n	8008d9a <xQueueGenericSend+0x18a>
 8008d92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d94:	2200      	movs	r2, #0
 8008d96:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008d9a:	f001 feef 	bl	800ab7c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008d9e:	1d3a      	adds	r2, r7, #4
 8008da0:	f107 0314 	add.w	r3, r7, #20
 8008da4:	4611      	mov	r1, r2
 8008da6:	4618      	mov	r0, r3
 8008da8:	f001 f806 	bl	8009db8 <xTaskCheckForTimeOut>
 8008dac:	4603      	mov	r3, r0
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	d124      	bne.n	8008dfc <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8008db2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008db4:	f000 faa6 	bl	8009304 <prvIsQueueFull>
 8008db8:	4603      	mov	r3, r0
 8008dba:	2b00      	cmp	r3, #0
 8008dbc:	d018      	beq.n	8008df0 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8008dbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008dc0:	3310      	adds	r3, #16
 8008dc2:	687a      	ldr	r2, [r7, #4]
 8008dc4:	4611      	mov	r1, r2
 8008dc6:	4618      	mov	r0, r3
 8008dc8:	f000 ff2a 	bl	8009c20 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8008dcc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008dce:	f000 fa31 	bl	8009234 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8008dd2:	f000 fd5f 	bl	8009894 <xTaskResumeAll>
 8008dd6:	4603      	mov	r3, r0
 8008dd8:	2b00      	cmp	r3, #0
 8008dda:	f47f af7c 	bne.w	8008cd6 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8008dde:	4b0c      	ldr	r3, [pc, #48]	@ (8008e10 <xQueueGenericSend+0x200>)
 8008de0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008de4:	601a      	str	r2, [r3, #0]
 8008de6:	f3bf 8f4f 	dsb	sy
 8008dea:	f3bf 8f6f 	isb	sy
 8008dee:	e772      	b.n	8008cd6 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8008df0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008df2:	f000 fa1f 	bl	8009234 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008df6:	f000 fd4d 	bl	8009894 <xTaskResumeAll>
 8008dfa:	e76c      	b.n	8008cd6 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8008dfc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008dfe:	f000 fa19 	bl	8009234 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008e02:	f000 fd47 	bl	8009894 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8008e06:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8008e08:	4618      	mov	r0, r3
 8008e0a:	3738      	adds	r7, #56	@ 0x38
 8008e0c:	46bd      	mov	sp, r7
 8008e0e:	bd80      	pop	{r7, pc}
 8008e10:	e000ed04 	.word	0xe000ed04

08008e14 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8008e14:	b580      	push	{r7, lr}
 8008e16:	b090      	sub	sp, #64	@ 0x40
 8008e18:	af00      	add	r7, sp, #0
 8008e1a:	60f8      	str	r0, [r7, #12]
 8008e1c:	60b9      	str	r1, [r7, #8]
 8008e1e:	607a      	str	r2, [r7, #4]
 8008e20:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8008e22:	68fb      	ldr	r3, [r7, #12]
 8008e24:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8008e26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e28:	2b00      	cmp	r3, #0
 8008e2a:	d10b      	bne.n	8008e44 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8008e2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e30:	f383 8811 	msr	BASEPRI, r3
 8008e34:	f3bf 8f6f 	isb	sy
 8008e38:	f3bf 8f4f 	dsb	sy
 8008e3c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8008e3e:	bf00      	nop
 8008e40:	bf00      	nop
 8008e42:	e7fd      	b.n	8008e40 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008e44:	68bb      	ldr	r3, [r7, #8]
 8008e46:	2b00      	cmp	r3, #0
 8008e48:	d103      	bne.n	8008e52 <xQueueGenericSendFromISR+0x3e>
 8008e4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008e4e:	2b00      	cmp	r3, #0
 8008e50:	d101      	bne.n	8008e56 <xQueueGenericSendFromISR+0x42>
 8008e52:	2301      	movs	r3, #1
 8008e54:	e000      	b.n	8008e58 <xQueueGenericSendFromISR+0x44>
 8008e56:	2300      	movs	r3, #0
 8008e58:	2b00      	cmp	r3, #0
 8008e5a:	d10b      	bne.n	8008e74 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8008e5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e60:	f383 8811 	msr	BASEPRI, r3
 8008e64:	f3bf 8f6f 	isb	sy
 8008e68:	f3bf 8f4f 	dsb	sy
 8008e6c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8008e6e:	bf00      	nop
 8008e70:	bf00      	nop
 8008e72:	e7fd      	b.n	8008e70 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008e74:	683b      	ldr	r3, [r7, #0]
 8008e76:	2b02      	cmp	r3, #2
 8008e78:	d103      	bne.n	8008e82 <xQueueGenericSendFromISR+0x6e>
 8008e7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e7c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008e7e:	2b01      	cmp	r3, #1
 8008e80:	d101      	bne.n	8008e86 <xQueueGenericSendFromISR+0x72>
 8008e82:	2301      	movs	r3, #1
 8008e84:	e000      	b.n	8008e88 <xQueueGenericSendFromISR+0x74>
 8008e86:	2300      	movs	r3, #0
 8008e88:	2b00      	cmp	r3, #0
 8008e8a:	d10b      	bne.n	8008ea4 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8008e8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e90:	f383 8811 	msr	BASEPRI, r3
 8008e94:	f3bf 8f6f 	isb	sy
 8008e98:	f3bf 8f4f 	dsb	sy
 8008e9c:	623b      	str	r3, [r7, #32]
}
 8008e9e:	bf00      	nop
 8008ea0:	bf00      	nop
 8008ea2:	e7fd      	b.n	8008ea0 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008ea4:	f001 ff18 	bl	800acd8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8008ea8:	f3ef 8211 	mrs	r2, BASEPRI
 8008eac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008eb0:	f383 8811 	msr	BASEPRI, r3
 8008eb4:	f3bf 8f6f 	isb	sy
 8008eb8:	f3bf 8f4f 	dsb	sy
 8008ebc:	61fa      	str	r2, [r7, #28]
 8008ebe:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8008ec0:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008ec2:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008ec4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ec6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008ec8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008eca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008ecc:	429a      	cmp	r2, r3
 8008ece:	d302      	bcc.n	8008ed6 <xQueueGenericSendFromISR+0xc2>
 8008ed0:	683b      	ldr	r3, [r7, #0]
 8008ed2:	2b02      	cmp	r3, #2
 8008ed4:	d12f      	bne.n	8008f36 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8008ed6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ed8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008edc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008ee0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ee2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008ee4:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008ee6:	683a      	ldr	r2, [r7, #0]
 8008ee8:	68b9      	ldr	r1, [r7, #8]
 8008eea:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8008eec:	f000 f912 	bl	8009114 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8008ef0:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8008ef4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ef8:	d112      	bne.n	8008f20 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008efa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008efc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008efe:	2b00      	cmp	r3, #0
 8008f00:	d016      	beq.n	8008f30 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008f02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f04:	3324      	adds	r3, #36	@ 0x24
 8008f06:	4618      	mov	r0, r3
 8008f08:	f000 fedc 	bl	8009cc4 <xTaskRemoveFromEventList>
 8008f0c:	4603      	mov	r3, r0
 8008f0e:	2b00      	cmp	r3, #0
 8008f10:	d00e      	beq.n	8008f30 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	2b00      	cmp	r3, #0
 8008f16:	d00b      	beq.n	8008f30 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	2201      	movs	r2, #1
 8008f1c:	601a      	str	r2, [r3, #0]
 8008f1e:	e007      	b.n	8008f30 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8008f20:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8008f24:	3301      	adds	r3, #1
 8008f26:	b2db      	uxtb	r3, r3
 8008f28:	b25a      	sxtb	r2, r3
 8008f2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f2c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8008f30:	2301      	movs	r3, #1
 8008f32:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8008f34:	e001      	b.n	8008f3a <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8008f36:	2300      	movs	r3, #0
 8008f38:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008f3a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008f3c:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8008f3e:	697b      	ldr	r3, [r7, #20]
 8008f40:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8008f44:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008f46:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8008f48:	4618      	mov	r0, r3
 8008f4a:	3740      	adds	r7, #64	@ 0x40
 8008f4c:	46bd      	mov	sp, r7
 8008f4e:	bd80      	pop	{r7, pc}

08008f50 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8008f50:	b580      	push	{r7, lr}
 8008f52:	b08c      	sub	sp, #48	@ 0x30
 8008f54:	af00      	add	r7, sp, #0
 8008f56:	60f8      	str	r0, [r7, #12]
 8008f58:	60b9      	str	r1, [r7, #8]
 8008f5a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8008f5c:	2300      	movs	r3, #0
 8008f5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008f60:	68fb      	ldr	r3, [r7, #12]
 8008f62:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8008f64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f66:	2b00      	cmp	r3, #0
 8008f68:	d10b      	bne.n	8008f82 <xQueueReceive+0x32>
	__asm volatile
 8008f6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f6e:	f383 8811 	msr	BASEPRI, r3
 8008f72:	f3bf 8f6f 	isb	sy
 8008f76:	f3bf 8f4f 	dsb	sy
 8008f7a:	623b      	str	r3, [r7, #32]
}
 8008f7c:	bf00      	nop
 8008f7e:	bf00      	nop
 8008f80:	e7fd      	b.n	8008f7e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008f82:	68bb      	ldr	r3, [r7, #8]
 8008f84:	2b00      	cmp	r3, #0
 8008f86:	d103      	bne.n	8008f90 <xQueueReceive+0x40>
 8008f88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008f8c:	2b00      	cmp	r3, #0
 8008f8e:	d101      	bne.n	8008f94 <xQueueReceive+0x44>
 8008f90:	2301      	movs	r3, #1
 8008f92:	e000      	b.n	8008f96 <xQueueReceive+0x46>
 8008f94:	2300      	movs	r3, #0
 8008f96:	2b00      	cmp	r3, #0
 8008f98:	d10b      	bne.n	8008fb2 <xQueueReceive+0x62>
	__asm volatile
 8008f9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f9e:	f383 8811 	msr	BASEPRI, r3
 8008fa2:	f3bf 8f6f 	isb	sy
 8008fa6:	f3bf 8f4f 	dsb	sy
 8008faa:	61fb      	str	r3, [r7, #28]
}
 8008fac:	bf00      	nop
 8008fae:	bf00      	nop
 8008fb0:	e7fd      	b.n	8008fae <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008fb2:	f001 f847 	bl	800a044 <xTaskGetSchedulerState>
 8008fb6:	4603      	mov	r3, r0
 8008fb8:	2b00      	cmp	r3, #0
 8008fba:	d102      	bne.n	8008fc2 <xQueueReceive+0x72>
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	2b00      	cmp	r3, #0
 8008fc0:	d101      	bne.n	8008fc6 <xQueueReceive+0x76>
 8008fc2:	2301      	movs	r3, #1
 8008fc4:	e000      	b.n	8008fc8 <xQueueReceive+0x78>
 8008fc6:	2300      	movs	r3, #0
 8008fc8:	2b00      	cmp	r3, #0
 8008fca:	d10b      	bne.n	8008fe4 <xQueueReceive+0x94>
	__asm volatile
 8008fcc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fd0:	f383 8811 	msr	BASEPRI, r3
 8008fd4:	f3bf 8f6f 	isb	sy
 8008fd8:	f3bf 8f4f 	dsb	sy
 8008fdc:	61bb      	str	r3, [r7, #24]
}
 8008fde:	bf00      	nop
 8008fe0:	bf00      	nop
 8008fe2:	e7fd      	b.n	8008fe0 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008fe4:	f001 fd98 	bl	800ab18 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008fe8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008fea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008fec:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008fee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ff0:	2b00      	cmp	r3, #0
 8008ff2:	d01f      	beq.n	8009034 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008ff4:	68b9      	ldr	r1, [r7, #8]
 8008ff6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008ff8:	f000 f8f6 	bl	80091e8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008ffc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ffe:	1e5a      	subs	r2, r3, #1
 8009000:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009002:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009004:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009006:	691b      	ldr	r3, [r3, #16]
 8009008:	2b00      	cmp	r3, #0
 800900a:	d00f      	beq.n	800902c <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800900c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800900e:	3310      	adds	r3, #16
 8009010:	4618      	mov	r0, r3
 8009012:	f000 fe57 	bl	8009cc4 <xTaskRemoveFromEventList>
 8009016:	4603      	mov	r3, r0
 8009018:	2b00      	cmp	r3, #0
 800901a:	d007      	beq.n	800902c <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800901c:	4b3c      	ldr	r3, [pc, #240]	@ (8009110 <xQueueReceive+0x1c0>)
 800901e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009022:	601a      	str	r2, [r3, #0]
 8009024:	f3bf 8f4f 	dsb	sy
 8009028:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800902c:	f001 fda6 	bl	800ab7c <vPortExitCritical>
				return pdPASS;
 8009030:	2301      	movs	r3, #1
 8009032:	e069      	b.n	8009108 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	2b00      	cmp	r3, #0
 8009038:	d103      	bne.n	8009042 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800903a:	f001 fd9f 	bl	800ab7c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800903e:	2300      	movs	r3, #0
 8009040:	e062      	b.n	8009108 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009042:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009044:	2b00      	cmp	r3, #0
 8009046:	d106      	bne.n	8009056 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009048:	f107 0310 	add.w	r3, r7, #16
 800904c:	4618      	mov	r0, r3
 800904e:	f000 fe9d 	bl	8009d8c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009052:	2301      	movs	r3, #1
 8009054:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009056:	f001 fd91 	bl	800ab7c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800905a:	f000 fc0d 	bl	8009878 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800905e:	f001 fd5b 	bl	800ab18 <vPortEnterCritical>
 8009062:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009064:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009068:	b25b      	sxtb	r3, r3
 800906a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800906e:	d103      	bne.n	8009078 <xQueueReceive+0x128>
 8009070:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009072:	2200      	movs	r2, #0
 8009074:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009078:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800907a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800907e:	b25b      	sxtb	r3, r3
 8009080:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009084:	d103      	bne.n	800908e <xQueueReceive+0x13e>
 8009086:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009088:	2200      	movs	r2, #0
 800908a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800908e:	f001 fd75 	bl	800ab7c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009092:	1d3a      	adds	r2, r7, #4
 8009094:	f107 0310 	add.w	r3, r7, #16
 8009098:	4611      	mov	r1, r2
 800909a:	4618      	mov	r0, r3
 800909c:	f000 fe8c 	bl	8009db8 <xTaskCheckForTimeOut>
 80090a0:	4603      	mov	r3, r0
 80090a2:	2b00      	cmp	r3, #0
 80090a4:	d123      	bne.n	80090ee <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80090a6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80090a8:	f000 f916 	bl	80092d8 <prvIsQueueEmpty>
 80090ac:	4603      	mov	r3, r0
 80090ae:	2b00      	cmp	r3, #0
 80090b0:	d017      	beq.n	80090e2 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80090b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80090b4:	3324      	adds	r3, #36	@ 0x24
 80090b6:	687a      	ldr	r2, [r7, #4]
 80090b8:	4611      	mov	r1, r2
 80090ba:	4618      	mov	r0, r3
 80090bc:	f000 fdb0 	bl	8009c20 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80090c0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80090c2:	f000 f8b7 	bl	8009234 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80090c6:	f000 fbe5 	bl	8009894 <xTaskResumeAll>
 80090ca:	4603      	mov	r3, r0
 80090cc:	2b00      	cmp	r3, #0
 80090ce:	d189      	bne.n	8008fe4 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 80090d0:	4b0f      	ldr	r3, [pc, #60]	@ (8009110 <xQueueReceive+0x1c0>)
 80090d2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80090d6:	601a      	str	r2, [r3, #0]
 80090d8:	f3bf 8f4f 	dsb	sy
 80090dc:	f3bf 8f6f 	isb	sy
 80090e0:	e780      	b.n	8008fe4 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80090e2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80090e4:	f000 f8a6 	bl	8009234 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80090e8:	f000 fbd4 	bl	8009894 <xTaskResumeAll>
 80090ec:	e77a      	b.n	8008fe4 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80090ee:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80090f0:	f000 f8a0 	bl	8009234 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80090f4:	f000 fbce 	bl	8009894 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80090f8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80090fa:	f000 f8ed 	bl	80092d8 <prvIsQueueEmpty>
 80090fe:	4603      	mov	r3, r0
 8009100:	2b00      	cmp	r3, #0
 8009102:	f43f af6f 	beq.w	8008fe4 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8009106:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8009108:	4618      	mov	r0, r3
 800910a:	3730      	adds	r7, #48	@ 0x30
 800910c:	46bd      	mov	sp, r7
 800910e:	bd80      	pop	{r7, pc}
 8009110:	e000ed04 	.word	0xe000ed04

08009114 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8009114:	b580      	push	{r7, lr}
 8009116:	b086      	sub	sp, #24
 8009118:	af00      	add	r7, sp, #0
 800911a:	60f8      	str	r0, [r7, #12]
 800911c:	60b9      	str	r1, [r7, #8]
 800911e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8009120:	2300      	movs	r3, #0
 8009122:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009124:	68fb      	ldr	r3, [r7, #12]
 8009126:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009128:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800912a:	68fb      	ldr	r3, [r7, #12]
 800912c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800912e:	2b00      	cmp	r3, #0
 8009130:	d10d      	bne.n	800914e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009132:	68fb      	ldr	r3, [r7, #12]
 8009134:	681b      	ldr	r3, [r3, #0]
 8009136:	2b00      	cmp	r3, #0
 8009138:	d14d      	bne.n	80091d6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800913a:	68fb      	ldr	r3, [r7, #12]
 800913c:	689b      	ldr	r3, [r3, #8]
 800913e:	4618      	mov	r0, r3
 8009140:	f000 ff9e 	bl	800a080 <xTaskPriorityDisinherit>
 8009144:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8009146:	68fb      	ldr	r3, [r7, #12]
 8009148:	2200      	movs	r2, #0
 800914a:	609a      	str	r2, [r3, #8]
 800914c:	e043      	b.n	80091d6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	2b00      	cmp	r3, #0
 8009152:	d119      	bne.n	8009188 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009154:	68fb      	ldr	r3, [r7, #12]
 8009156:	6858      	ldr	r0, [r3, #4]
 8009158:	68fb      	ldr	r3, [r7, #12]
 800915a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800915c:	461a      	mov	r2, r3
 800915e:	68b9      	ldr	r1, [r7, #8]
 8009160:	f003 fb8f 	bl	800c882 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009164:	68fb      	ldr	r3, [r7, #12]
 8009166:	685a      	ldr	r2, [r3, #4]
 8009168:	68fb      	ldr	r3, [r7, #12]
 800916a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800916c:	441a      	add	r2, r3
 800916e:	68fb      	ldr	r3, [r7, #12]
 8009170:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009172:	68fb      	ldr	r3, [r7, #12]
 8009174:	685a      	ldr	r2, [r3, #4]
 8009176:	68fb      	ldr	r3, [r7, #12]
 8009178:	689b      	ldr	r3, [r3, #8]
 800917a:	429a      	cmp	r2, r3
 800917c:	d32b      	bcc.n	80091d6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800917e:	68fb      	ldr	r3, [r7, #12]
 8009180:	681a      	ldr	r2, [r3, #0]
 8009182:	68fb      	ldr	r3, [r7, #12]
 8009184:	605a      	str	r2, [r3, #4]
 8009186:	e026      	b.n	80091d6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8009188:	68fb      	ldr	r3, [r7, #12]
 800918a:	68d8      	ldr	r0, [r3, #12]
 800918c:	68fb      	ldr	r3, [r7, #12]
 800918e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009190:	461a      	mov	r2, r3
 8009192:	68b9      	ldr	r1, [r7, #8]
 8009194:	f003 fb75 	bl	800c882 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8009198:	68fb      	ldr	r3, [r7, #12]
 800919a:	68da      	ldr	r2, [r3, #12]
 800919c:	68fb      	ldr	r3, [r7, #12]
 800919e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80091a0:	425b      	negs	r3, r3
 80091a2:	441a      	add	r2, r3
 80091a4:	68fb      	ldr	r3, [r7, #12]
 80091a6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80091a8:	68fb      	ldr	r3, [r7, #12]
 80091aa:	68da      	ldr	r2, [r3, #12]
 80091ac:	68fb      	ldr	r3, [r7, #12]
 80091ae:	681b      	ldr	r3, [r3, #0]
 80091b0:	429a      	cmp	r2, r3
 80091b2:	d207      	bcs.n	80091c4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80091b4:	68fb      	ldr	r3, [r7, #12]
 80091b6:	689a      	ldr	r2, [r3, #8]
 80091b8:	68fb      	ldr	r3, [r7, #12]
 80091ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80091bc:	425b      	negs	r3, r3
 80091be:	441a      	add	r2, r3
 80091c0:	68fb      	ldr	r3, [r7, #12]
 80091c2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	2b02      	cmp	r3, #2
 80091c8:	d105      	bne.n	80091d6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80091ca:	693b      	ldr	r3, [r7, #16]
 80091cc:	2b00      	cmp	r3, #0
 80091ce:	d002      	beq.n	80091d6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80091d0:	693b      	ldr	r3, [r7, #16]
 80091d2:	3b01      	subs	r3, #1
 80091d4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80091d6:	693b      	ldr	r3, [r7, #16]
 80091d8:	1c5a      	adds	r2, r3, #1
 80091da:	68fb      	ldr	r3, [r7, #12]
 80091dc:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80091de:	697b      	ldr	r3, [r7, #20]
}
 80091e0:	4618      	mov	r0, r3
 80091e2:	3718      	adds	r7, #24
 80091e4:	46bd      	mov	sp, r7
 80091e6:	bd80      	pop	{r7, pc}

080091e8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80091e8:	b580      	push	{r7, lr}
 80091ea:	b082      	sub	sp, #8
 80091ec:	af00      	add	r7, sp, #0
 80091ee:	6078      	str	r0, [r7, #4]
 80091f0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80091f6:	2b00      	cmp	r3, #0
 80091f8:	d018      	beq.n	800922c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	68da      	ldr	r2, [r3, #12]
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009202:	441a      	add	r2, r3
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	68da      	ldr	r2, [r3, #12]
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	689b      	ldr	r3, [r3, #8]
 8009210:	429a      	cmp	r2, r3
 8009212:	d303      	bcc.n	800921c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	681a      	ldr	r2, [r3, #0]
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	68d9      	ldr	r1, [r3, #12]
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009224:	461a      	mov	r2, r3
 8009226:	6838      	ldr	r0, [r7, #0]
 8009228:	f003 fb2b 	bl	800c882 <memcpy>
	}
}
 800922c:	bf00      	nop
 800922e:	3708      	adds	r7, #8
 8009230:	46bd      	mov	sp, r7
 8009232:	bd80      	pop	{r7, pc}

08009234 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8009234:	b580      	push	{r7, lr}
 8009236:	b084      	sub	sp, #16
 8009238:	af00      	add	r7, sp, #0
 800923a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800923c:	f001 fc6c 	bl	800ab18 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009246:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009248:	e011      	b.n	800926e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800924e:	2b00      	cmp	r3, #0
 8009250:	d012      	beq.n	8009278 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	3324      	adds	r3, #36	@ 0x24
 8009256:	4618      	mov	r0, r3
 8009258:	f000 fd34 	bl	8009cc4 <xTaskRemoveFromEventList>
 800925c:	4603      	mov	r3, r0
 800925e:	2b00      	cmp	r3, #0
 8009260:	d001      	beq.n	8009266 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8009262:	f000 fe0d 	bl	8009e80 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8009266:	7bfb      	ldrb	r3, [r7, #15]
 8009268:	3b01      	subs	r3, #1
 800926a:	b2db      	uxtb	r3, r3
 800926c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800926e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009272:	2b00      	cmp	r3, #0
 8009274:	dce9      	bgt.n	800924a <prvUnlockQueue+0x16>
 8009276:	e000      	b.n	800927a <prvUnlockQueue+0x46>
					break;
 8009278:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	22ff      	movs	r2, #255	@ 0xff
 800927e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8009282:	f001 fc7b 	bl	800ab7c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8009286:	f001 fc47 	bl	800ab18 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009290:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009292:	e011      	b.n	80092b8 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	691b      	ldr	r3, [r3, #16]
 8009298:	2b00      	cmp	r3, #0
 800929a:	d012      	beq.n	80092c2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	3310      	adds	r3, #16
 80092a0:	4618      	mov	r0, r3
 80092a2:	f000 fd0f 	bl	8009cc4 <xTaskRemoveFromEventList>
 80092a6:	4603      	mov	r3, r0
 80092a8:	2b00      	cmp	r3, #0
 80092aa:	d001      	beq.n	80092b0 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80092ac:	f000 fde8 	bl	8009e80 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80092b0:	7bbb      	ldrb	r3, [r7, #14]
 80092b2:	3b01      	subs	r3, #1
 80092b4:	b2db      	uxtb	r3, r3
 80092b6:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80092b8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80092bc:	2b00      	cmp	r3, #0
 80092be:	dce9      	bgt.n	8009294 <prvUnlockQueue+0x60>
 80092c0:	e000      	b.n	80092c4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80092c2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	22ff      	movs	r2, #255	@ 0xff
 80092c8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80092cc:	f001 fc56 	bl	800ab7c <vPortExitCritical>
}
 80092d0:	bf00      	nop
 80092d2:	3710      	adds	r7, #16
 80092d4:	46bd      	mov	sp, r7
 80092d6:	bd80      	pop	{r7, pc}

080092d8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80092d8:	b580      	push	{r7, lr}
 80092da:	b084      	sub	sp, #16
 80092dc:	af00      	add	r7, sp, #0
 80092de:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80092e0:	f001 fc1a 	bl	800ab18 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80092e8:	2b00      	cmp	r3, #0
 80092ea:	d102      	bne.n	80092f2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80092ec:	2301      	movs	r3, #1
 80092ee:	60fb      	str	r3, [r7, #12]
 80092f0:	e001      	b.n	80092f6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80092f2:	2300      	movs	r3, #0
 80092f4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80092f6:	f001 fc41 	bl	800ab7c <vPortExitCritical>

	return xReturn;
 80092fa:	68fb      	ldr	r3, [r7, #12]
}
 80092fc:	4618      	mov	r0, r3
 80092fe:	3710      	adds	r7, #16
 8009300:	46bd      	mov	sp, r7
 8009302:	bd80      	pop	{r7, pc}

08009304 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8009304:	b580      	push	{r7, lr}
 8009306:	b084      	sub	sp, #16
 8009308:	af00      	add	r7, sp, #0
 800930a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800930c:	f001 fc04 	bl	800ab18 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009318:	429a      	cmp	r2, r3
 800931a:	d102      	bne.n	8009322 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800931c:	2301      	movs	r3, #1
 800931e:	60fb      	str	r3, [r7, #12]
 8009320:	e001      	b.n	8009326 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8009322:	2300      	movs	r3, #0
 8009324:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8009326:	f001 fc29 	bl	800ab7c <vPortExitCritical>

	return xReturn;
 800932a:	68fb      	ldr	r3, [r7, #12]
}
 800932c:	4618      	mov	r0, r3
 800932e:	3710      	adds	r7, #16
 8009330:	46bd      	mov	sp, r7
 8009332:	bd80      	pop	{r7, pc}

08009334 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8009334:	b480      	push	{r7}
 8009336:	b085      	sub	sp, #20
 8009338:	af00      	add	r7, sp, #0
 800933a:	6078      	str	r0, [r7, #4]
 800933c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800933e:	2300      	movs	r3, #0
 8009340:	60fb      	str	r3, [r7, #12]
 8009342:	e014      	b.n	800936e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8009344:	4a0f      	ldr	r2, [pc, #60]	@ (8009384 <vQueueAddToRegistry+0x50>)
 8009346:	68fb      	ldr	r3, [r7, #12]
 8009348:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800934c:	2b00      	cmp	r3, #0
 800934e:	d10b      	bne.n	8009368 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8009350:	490c      	ldr	r1, [pc, #48]	@ (8009384 <vQueueAddToRegistry+0x50>)
 8009352:	68fb      	ldr	r3, [r7, #12]
 8009354:	683a      	ldr	r2, [r7, #0]
 8009356:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800935a:	4a0a      	ldr	r2, [pc, #40]	@ (8009384 <vQueueAddToRegistry+0x50>)
 800935c:	68fb      	ldr	r3, [r7, #12]
 800935e:	00db      	lsls	r3, r3, #3
 8009360:	4413      	add	r3, r2
 8009362:	687a      	ldr	r2, [r7, #4]
 8009364:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8009366:	e006      	b.n	8009376 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009368:	68fb      	ldr	r3, [r7, #12]
 800936a:	3301      	adds	r3, #1
 800936c:	60fb      	str	r3, [r7, #12]
 800936e:	68fb      	ldr	r3, [r7, #12]
 8009370:	2b07      	cmp	r3, #7
 8009372:	d9e7      	bls.n	8009344 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8009374:	bf00      	nop
 8009376:	bf00      	nop
 8009378:	3714      	adds	r7, #20
 800937a:	46bd      	mov	sp, r7
 800937c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009380:	4770      	bx	lr
 8009382:	bf00      	nop
 8009384:	20000c08 	.word	0x20000c08

08009388 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8009388:	b580      	push	{r7, lr}
 800938a:	b086      	sub	sp, #24
 800938c:	af00      	add	r7, sp, #0
 800938e:	60f8      	str	r0, [r7, #12]
 8009390:	60b9      	str	r1, [r7, #8]
 8009392:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8009394:	68fb      	ldr	r3, [r7, #12]
 8009396:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8009398:	f001 fbbe 	bl	800ab18 <vPortEnterCritical>
 800939c:	697b      	ldr	r3, [r7, #20]
 800939e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80093a2:	b25b      	sxtb	r3, r3
 80093a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80093a8:	d103      	bne.n	80093b2 <vQueueWaitForMessageRestricted+0x2a>
 80093aa:	697b      	ldr	r3, [r7, #20]
 80093ac:	2200      	movs	r2, #0
 80093ae:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80093b2:	697b      	ldr	r3, [r7, #20]
 80093b4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80093b8:	b25b      	sxtb	r3, r3
 80093ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80093be:	d103      	bne.n	80093c8 <vQueueWaitForMessageRestricted+0x40>
 80093c0:	697b      	ldr	r3, [r7, #20]
 80093c2:	2200      	movs	r2, #0
 80093c4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80093c8:	f001 fbd8 	bl	800ab7c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80093cc:	697b      	ldr	r3, [r7, #20]
 80093ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80093d0:	2b00      	cmp	r3, #0
 80093d2:	d106      	bne.n	80093e2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80093d4:	697b      	ldr	r3, [r7, #20]
 80093d6:	3324      	adds	r3, #36	@ 0x24
 80093d8:	687a      	ldr	r2, [r7, #4]
 80093da:	68b9      	ldr	r1, [r7, #8]
 80093dc:	4618      	mov	r0, r3
 80093de:	f000 fc45 	bl	8009c6c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80093e2:	6978      	ldr	r0, [r7, #20]
 80093e4:	f7ff ff26 	bl	8009234 <prvUnlockQueue>
	}
 80093e8:	bf00      	nop
 80093ea:	3718      	adds	r7, #24
 80093ec:	46bd      	mov	sp, r7
 80093ee:	bd80      	pop	{r7, pc}

080093f0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80093f0:	b580      	push	{r7, lr}
 80093f2:	b08e      	sub	sp, #56	@ 0x38
 80093f4:	af04      	add	r7, sp, #16
 80093f6:	60f8      	str	r0, [r7, #12]
 80093f8:	60b9      	str	r1, [r7, #8]
 80093fa:	607a      	str	r2, [r7, #4]
 80093fc:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80093fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009400:	2b00      	cmp	r3, #0
 8009402:	d10b      	bne.n	800941c <xTaskCreateStatic+0x2c>
	__asm volatile
 8009404:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009408:	f383 8811 	msr	BASEPRI, r3
 800940c:	f3bf 8f6f 	isb	sy
 8009410:	f3bf 8f4f 	dsb	sy
 8009414:	623b      	str	r3, [r7, #32]
}
 8009416:	bf00      	nop
 8009418:	bf00      	nop
 800941a:	e7fd      	b.n	8009418 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800941c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800941e:	2b00      	cmp	r3, #0
 8009420:	d10b      	bne.n	800943a <xTaskCreateStatic+0x4a>
	__asm volatile
 8009422:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009426:	f383 8811 	msr	BASEPRI, r3
 800942a:	f3bf 8f6f 	isb	sy
 800942e:	f3bf 8f4f 	dsb	sy
 8009432:	61fb      	str	r3, [r7, #28]
}
 8009434:	bf00      	nop
 8009436:	bf00      	nop
 8009438:	e7fd      	b.n	8009436 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800943a:	235c      	movs	r3, #92	@ 0x5c
 800943c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800943e:	693b      	ldr	r3, [r7, #16]
 8009440:	2b5c      	cmp	r3, #92	@ 0x5c
 8009442:	d00b      	beq.n	800945c <xTaskCreateStatic+0x6c>
	__asm volatile
 8009444:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009448:	f383 8811 	msr	BASEPRI, r3
 800944c:	f3bf 8f6f 	isb	sy
 8009450:	f3bf 8f4f 	dsb	sy
 8009454:	61bb      	str	r3, [r7, #24]
}
 8009456:	bf00      	nop
 8009458:	bf00      	nop
 800945a:	e7fd      	b.n	8009458 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800945c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800945e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009460:	2b00      	cmp	r3, #0
 8009462:	d01e      	beq.n	80094a2 <xTaskCreateStatic+0xb2>
 8009464:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009466:	2b00      	cmp	r3, #0
 8009468:	d01b      	beq.n	80094a2 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800946a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800946c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800946e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009470:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009472:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8009474:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009476:	2202      	movs	r2, #2
 8009478:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800947c:	2300      	movs	r3, #0
 800947e:	9303      	str	r3, [sp, #12]
 8009480:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009482:	9302      	str	r3, [sp, #8]
 8009484:	f107 0314 	add.w	r3, r7, #20
 8009488:	9301      	str	r3, [sp, #4]
 800948a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800948c:	9300      	str	r3, [sp, #0]
 800948e:	683b      	ldr	r3, [r7, #0]
 8009490:	687a      	ldr	r2, [r7, #4]
 8009492:	68b9      	ldr	r1, [r7, #8]
 8009494:	68f8      	ldr	r0, [r7, #12]
 8009496:	f000 f850 	bl	800953a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800949a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800949c:	f000 f8de 	bl	800965c <prvAddNewTaskToReadyList>
 80094a0:	e001      	b.n	80094a6 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80094a2:	2300      	movs	r3, #0
 80094a4:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80094a6:	697b      	ldr	r3, [r7, #20]
	}
 80094a8:	4618      	mov	r0, r3
 80094aa:	3728      	adds	r7, #40	@ 0x28
 80094ac:	46bd      	mov	sp, r7
 80094ae:	bd80      	pop	{r7, pc}

080094b0 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80094b0:	b580      	push	{r7, lr}
 80094b2:	b08c      	sub	sp, #48	@ 0x30
 80094b4:	af04      	add	r7, sp, #16
 80094b6:	60f8      	str	r0, [r7, #12]
 80094b8:	60b9      	str	r1, [r7, #8]
 80094ba:	603b      	str	r3, [r7, #0]
 80094bc:	4613      	mov	r3, r2
 80094be:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80094c0:	88fb      	ldrh	r3, [r7, #6]
 80094c2:	009b      	lsls	r3, r3, #2
 80094c4:	4618      	mov	r0, r3
 80094c6:	f001 fc49 	bl	800ad5c <pvPortMalloc>
 80094ca:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80094cc:	697b      	ldr	r3, [r7, #20]
 80094ce:	2b00      	cmp	r3, #0
 80094d0:	d00e      	beq.n	80094f0 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80094d2:	205c      	movs	r0, #92	@ 0x5c
 80094d4:	f001 fc42 	bl	800ad5c <pvPortMalloc>
 80094d8:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80094da:	69fb      	ldr	r3, [r7, #28]
 80094dc:	2b00      	cmp	r3, #0
 80094de:	d003      	beq.n	80094e8 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80094e0:	69fb      	ldr	r3, [r7, #28]
 80094e2:	697a      	ldr	r2, [r7, #20]
 80094e4:	631a      	str	r2, [r3, #48]	@ 0x30
 80094e6:	e005      	b.n	80094f4 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80094e8:	6978      	ldr	r0, [r7, #20]
 80094ea:	f001 fd05 	bl	800aef8 <vPortFree>
 80094ee:	e001      	b.n	80094f4 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80094f0:	2300      	movs	r3, #0
 80094f2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80094f4:	69fb      	ldr	r3, [r7, #28]
 80094f6:	2b00      	cmp	r3, #0
 80094f8:	d017      	beq.n	800952a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80094fa:	69fb      	ldr	r3, [r7, #28]
 80094fc:	2200      	movs	r2, #0
 80094fe:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8009502:	88fa      	ldrh	r2, [r7, #6]
 8009504:	2300      	movs	r3, #0
 8009506:	9303      	str	r3, [sp, #12]
 8009508:	69fb      	ldr	r3, [r7, #28]
 800950a:	9302      	str	r3, [sp, #8]
 800950c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800950e:	9301      	str	r3, [sp, #4]
 8009510:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009512:	9300      	str	r3, [sp, #0]
 8009514:	683b      	ldr	r3, [r7, #0]
 8009516:	68b9      	ldr	r1, [r7, #8]
 8009518:	68f8      	ldr	r0, [r7, #12]
 800951a:	f000 f80e 	bl	800953a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800951e:	69f8      	ldr	r0, [r7, #28]
 8009520:	f000 f89c 	bl	800965c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8009524:	2301      	movs	r3, #1
 8009526:	61bb      	str	r3, [r7, #24]
 8009528:	e002      	b.n	8009530 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800952a:	f04f 33ff 	mov.w	r3, #4294967295
 800952e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8009530:	69bb      	ldr	r3, [r7, #24]
	}
 8009532:	4618      	mov	r0, r3
 8009534:	3720      	adds	r7, #32
 8009536:	46bd      	mov	sp, r7
 8009538:	bd80      	pop	{r7, pc}

0800953a <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800953a:	b580      	push	{r7, lr}
 800953c:	b088      	sub	sp, #32
 800953e:	af00      	add	r7, sp, #0
 8009540:	60f8      	str	r0, [r7, #12]
 8009542:	60b9      	str	r1, [r7, #8]
 8009544:	607a      	str	r2, [r7, #4]
 8009546:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8009548:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800954a:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	009b      	lsls	r3, r3, #2
 8009550:	461a      	mov	r2, r3
 8009552:	21a5      	movs	r1, #165	@ 0xa5
 8009554:	f003 f8f3 	bl	800c73e <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8009558:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800955a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8009562:	3b01      	subs	r3, #1
 8009564:	009b      	lsls	r3, r3, #2
 8009566:	4413      	add	r3, r2
 8009568:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800956a:	69bb      	ldr	r3, [r7, #24]
 800956c:	f023 0307 	bic.w	r3, r3, #7
 8009570:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8009572:	69bb      	ldr	r3, [r7, #24]
 8009574:	f003 0307 	and.w	r3, r3, #7
 8009578:	2b00      	cmp	r3, #0
 800957a:	d00b      	beq.n	8009594 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800957c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009580:	f383 8811 	msr	BASEPRI, r3
 8009584:	f3bf 8f6f 	isb	sy
 8009588:	f3bf 8f4f 	dsb	sy
 800958c:	617b      	str	r3, [r7, #20]
}
 800958e:	bf00      	nop
 8009590:	bf00      	nop
 8009592:	e7fd      	b.n	8009590 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8009594:	68bb      	ldr	r3, [r7, #8]
 8009596:	2b00      	cmp	r3, #0
 8009598:	d01f      	beq.n	80095da <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800959a:	2300      	movs	r3, #0
 800959c:	61fb      	str	r3, [r7, #28]
 800959e:	e012      	b.n	80095c6 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80095a0:	68ba      	ldr	r2, [r7, #8]
 80095a2:	69fb      	ldr	r3, [r7, #28]
 80095a4:	4413      	add	r3, r2
 80095a6:	7819      	ldrb	r1, [r3, #0]
 80095a8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80095aa:	69fb      	ldr	r3, [r7, #28]
 80095ac:	4413      	add	r3, r2
 80095ae:	3334      	adds	r3, #52	@ 0x34
 80095b0:	460a      	mov	r2, r1
 80095b2:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80095b4:	68ba      	ldr	r2, [r7, #8]
 80095b6:	69fb      	ldr	r3, [r7, #28]
 80095b8:	4413      	add	r3, r2
 80095ba:	781b      	ldrb	r3, [r3, #0]
 80095bc:	2b00      	cmp	r3, #0
 80095be:	d006      	beq.n	80095ce <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80095c0:	69fb      	ldr	r3, [r7, #28]
 80095c2:	3301      	adds	r3, #1
 80095c4:	61fb      	str	r3, [r7, #28]
 80095c6:	69fb      	ldr	r3, [r7, #28]
 80095c8:	2b0f      	cmp	r3, #15
 80095ca:	d9e9      	bls.n	80095a0 <prvInitialiseNewTask+0x66>
 80095cc:	e000      	b.n	80095d0 <prvInitialiseNewTask+0x96>
			{
				break;
 80095ce:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80095d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095d2:	2200      	movs	r2, #0
 80095d4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80095d8:	e003      	b.n	80095e2 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80095da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095dc:	2200      	movs	r2, #0
 80095de:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80095e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095e4:	2b37      	cmp	r3, #55	@ 0x37
 80095e6:	d901      	bls.n	80095ec <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80095e8:	2337      	movs	r3, #55	@ 0x37
 80095ea:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80095ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095ee:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80095f0:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80095f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095f4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80095f6:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80095f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095fa:	2200      	movs	r2, #0
 80095fc:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80095fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009600:	3304      	adds	r3, #4
 8009602:	4618      	mov	r0, r3
 8009604:	f7ff f966 	bl	80088d4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8009608:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800960a:	3318      	adds	r3, #24
 800960c:	4618      	mov	r0, r3
 800960e:	f7ff f961 	bl	80088d4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8009612:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009614:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009616:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009618:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800961a:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800961e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009620:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8009622:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009624:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009626:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8009628:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800962a:	2200      	movs	r2, #0
 800962c:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800962e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009630:	2200      	movs	r2, #0
 8009632:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8009636:	683a      	ldr	r2, [r7, #0]
 8009638:	68f9      	ldr	r1, [r7, #12]
 800963a:	69b8      	ldr	r0, [r7, #24]
 800963c:	f001 f93e 	bl	800a8bc <pxPortInitialiseStack>
 8009640:	4602      	mov	r2, r0
 8009642:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009644:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8009646:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009648:	2b00      	cmp	r3, #0
 800964a:	d002      	beq.n	8009652 <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800964c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800964e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009650:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009652:	bf00      	nop
 8009654:	3720      	adds	r7, #32
 8009656:	46bd      	mov	sp, r7
 8009658:	bd80      	pop	{r7, pc}
	...

0800965c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800965c:	b580      	push	{r7, lr}
 800965e:	b082      	sub	sp, #8
 8009660:	af00      	add	r7, sp, #0
 8009662:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8009664:	f001 fa58 	bl	800ab18 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8009668:	4b2d      	ldr	r3, [pc, #180]	@ (8009720 <prvAddNewTaskToReadyList+0xc4>)
 800966a:	681b      	ldr	r3, [r3, #0]
 800966c:	3301      	adds	r3, #1
 800966e:	4a2c      	ldr	r2, [pc, #176]	@ (8009720 <prvAddNewTaskToReadyList+0xc4>)
 8009670:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8009672:	4b2c      	ldr	r3, [pc, #176]	@ (8009724 <prvAddNewTaskToReadyList+0xc8>)
 8009674:	681b      	ldr	r3, [r3, #0]
 8009676:	2b00      	cmp	r3, #0
 8009678:	d109      	bne.n	800968e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800967a:	4a2a      	ldr	r2, [pc, #168]	@ (8009724 <prvAddNewTaskToReadyList+0xc8>)
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8009680:	4b27      	ldr	r3, [pc, #156]	@ (8009720 <prvAddNewTaskToReadyList+0xc4>)
 8009682:	681b      	ldr	r3, [r3, #0]
 8009684:	2b01      	cmp	r3, #1
 8009686:	d110      	bne.n	80096aa <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8009688:	f000 fc1e 	bl	8009ec8 <prvInitialiseTaskLists>
 800968c:	e00d      	b.n	80096aa <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800968e:	4b26      	ldr	r3, [pc, #152]	@ (8009728 <prvAddNewTaskToReadyList+0xcc>)
 8009690:	681b      	ldr	r3, [r3, #0]
 8009692:	2b00      	cmp	r3, #0
 8009694:	d109      	bne.n	80096aa <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8009696:	4b23      	ldr	r3, [pc, #140]	@ (8009724 <prvAddNewTaskToReadyList+0xc8>)
 8009698:	681b      	ldr	r3, [r3, #0]
 800969a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80096a0:	429a      	cmp	r2, r3
 80096a2:	d802      	bhi.n	80096aa <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80096a4:	4a1f      	ldr	r2, [pc, #124]	@ (8009724 <prvAddNewTaskToReadyList+0xc8>)
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80096aa:	4b20      	ldr	r3, [pc, #128]	@ (800972c <prvAddNewTaskToReadyList+0xd0>)
 80096ac:	681b      	ldr	r3, [r3, #0]
 80096ae:	3301      	adds	r3, #1
 80096b0:	4a1e      	ldr	r2, [pc, #120]	@ (800972c <prvAddNewTaskToReadyList+0xd0>)
 80096b2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80096b4:	4b1d      	ldr	r3, [pc, #116]	@ (800972c <prvAddNewTaskToReadyList+0xd0>)
 80096b6:	681a      	ldr	r2, [r3, #0]
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80096c0:	4b1b      	ldr	r3, [pc, #108]	@ (8009730 <prvAddNewTaskToReadyList+0xd4>)
 80096c2:	681b      	ldr	r3, [r3, #0]
 80096c4:	429a      	cmp	r2, r3
 80096c6:	d903      	bls.n	80096d0 <prvAddNewTaskToReadyList+0x74>
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80096cc:	4a18      	ldr	r2, [pc, #96]	@ (8009730 <prvAddNewTaskToReadyList+0xd4>)
 80096ce:	6013      	str	r3, [r2, #0]
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80096d4:	4613      	mov	r3, r2
 80096d6:	009b      	lsls	r3, r3, #2
 80096d8:	4413      	add	r3, r2
 80096da:	009b      	lsls	r3, r3, #2
 80096dc:	4a15      	ldr	r2, [pc, #84]	@ (8009734 <prvAddNewTaskToReadyList+0xd8>)
 80096de:	441a      	add	r2, r3
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	3304      	adds	r3, #4
 80096e4:	4619      	mov	r1, r3
 80096e6:	4610      	mov	r0, r2
 80096e8:	f7ff f901 	bl	80088ee <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80096ec:	f001 fa46 	bl	800ab7c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80096f0:	4b0d      	ldr	r3, [pc, #52]	@ (8009728 <prvAddNewTaskToReadyList+0xcc>)
 80096f2:	681b      	ldr	r3, [r3, #0]
 80096f4:	2b00      	cmp	r3, #0
 80096f6:	d00e      	beq.n	8009716 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80096f8:	4b0a      	ldr	r3, [pc, #40]	@ (8009724 <prvAddNewTaskToReadyList+0xc8>)
 80096fa:	681b      	ldr	r3, [r3, #0]
 80096fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009702:	429a      	cmp	r2, r3
 8009704:	d207      	bcs.n	8009716 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8009706:	4b0c      	ldr	r3, [pc, #48]	@ (8009738 <prvAddNewTaskToReadyList+0xdc>)
 8009708:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800970c:	601a      	str	r2, [r3, #0]
 800970e:	f3bf 8f4f 	dsb	sy
 8009712:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009716:	bf00      	nop
 8009718:	3708      	adds	r7, #8
 800971a:	46bd      	mov	sp, r7
 800971c:	bd80      	pop	{r7, pc}
 800971e:	bf00      	nop
 8009720:	2000111c 	.word	0x2000111c
 8009724:	20000c48 	.word	0x20000c48
 8009728:	20001128 	.word	0x20001128
 800972c:	20001138 	.word	0x20001138
 8009730:	20001124 	.word	0x20001124
 8009734:	20000c4c 	.word	0x20000c4c
 8009738:	e000ed04 	.word	0xe000ed04

0800973c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800973c:	b580      	push	{r7, lr}
 800973e:	b084      	sub	sp, #16
 8009740:	af00      	add	r7, sp, #0
 8009742:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8009744:	2300      	movs	r3, #0
 8009746:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	2b00      	cmp	r3, #0
 800974c:	d018      	beq.n	8009780 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800974e:	4b14      	ldr	r3, [pc, #80]	@ (80097a0 <vTaskDelay+0x64>)
 8009750:	681b      	ldr	r3, [r3, #0]
 8009752:	2b00      	cmp	r3, #0
 8009754:	d00b      	beq.n	800976e <vTaskDelay+0x32>
	__asm volatile
 8009756:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800975a:	f383 8811 	msr	BASEPRI, r3
 800975e:	f3bf 8f6f 	isb	sy
 8009762:	f3bf 8f4f 	dsb	sy
 8009766:	60bb      	str	r3, [r7, #8]
}
 8009768:	bf00      	nop
 800976a:	bf00      	nop
 800976c:	e7fd      	b.n	800976a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800976e:	f000 f883 	bl	8009878 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8009772:	2100      	movs	r1, #0
 8009774:	6878      	ldr	r0, [r7, #4]
 8009776:	f000 fcf3 	bl	800a160 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800977a:	f000 f88b 	bl	8009894 <xTaskResumeAll>
 800977e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8009780:	68fb      	ldr	r3, [r7, #12]
 8009782:	2b00      	cmp	r3, #0
 8009784:	d107      	bne.n	8009796 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8009786:	4b07      	ldr	r3, [pc, #28]	@ (80097a4 <vTaskDelay+0x68>)
 8009788:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800978c:	601a      	str	r2, [r3, #0]
 800978e:	f3bf 8f4f 	dsb	sy
 8009792:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009796:	bf00      	nop
 8009798:	3710      	adds	r7, #16
 800979a:	46bd      	mov	sp, r7
 800979c:	bd80      	pop	{r7, pc}
 800979e:	bf00      	nop
 80097a0:	20001144 	.word	0x20001144
 80097a4:	e000ed04 	.word	0xe000ed04

080097a8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80097a8:	b580      	push	{r7, lr}
 80097aa:	b08a      	sub	sp, #40	@ 0x28
 80097ac:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80097ae:	2300      	movs	r3, #0
 80097b0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80097b2:	2300      	movs	r3, #0
 80097b4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80097b6:	463a      	mov	r2, r7
 80097b8:	1d39      	adds	r1, r7, #4
 80097ba:	f107 0308 	add.w	r3, r7, #8
 80097be:	4618      	mov	r0, r3
 80097c0:	f7ff f834 	bl	800882c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80097c4:	6839      	ldr	r1, [r7, #0]
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	68ba      	ldr	r2, [r7, #8]
 80097ca:	9202      	str	r2, [sp, #8]
 80097cc:	9301      	str	r3, [sp, #4]
 80097ce:	2300      	movs	r3, #0
 80097d0:	9300      	str	r3, [sp, #0]
 80097d2:	2300      	movs	r3, #0
 80097d4:	460a      	mov	r2, r1
 80097d6:	4922      	ldr	r1, [pc, #136]	@ (8009860 <vTaskStartScheduler+0xb8>)
 80097d8:	4822      	ldr	r0, [pc, #136]	@ (8009864 <vTaskStartScheduler+0xbc>)
 80097da:	f7ff fe09 	bl	80093f0 <xTaskCreateStatic>
 80097de:	4603      	mov	r3, r0
 80097e0:	4a21      	ldr	r2, [pc, #132]	@ (8009868 <vTaskStartScheduler+0xc0>)
 80097e2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80097e4:	4b20      	ldr	r3, [pc, #128]	@ (8009868 <vTaskStartScheduler+0xc0>)
 80097e6:	681b      	ldr	r3, [r3, #0]
 80097e8:	2b00      	cmp	r3, #0
 80097ea:	d002      	beq.n	80097f2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80097ec:	2301      	movs	r3, #1
 80097ee:	617b      	str	r3, [r7, #20]
 80097f0:	e001      	b.n	80097f6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80097f2:	2300      	movs	r3, #0
 80097f4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80097f6:	697b      	ldr	r3, [r7, #20]
 80097f8:	2b01      	cmp	r3, #1
 80097fa:	d102      	bne.n	8009802 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80097fc:	f000 fd04 	bl	800a208 <xTimerCreateTimerTask>
 8009800:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8009802:	697b      	ldr	r3, [r7, #20]
 8009804:	2b01      	cmp	r3, #1
 8009806:	d116      	bne.n	8009836 <vTaskStartScheduler+0x8e>
	__asm volatile
 8009808:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800980c:	f383 8811 	msr	BASEPRI, r3
 8009810:	f3bf 8f6f 	isb	sy
 8009814:	f3bf 8f4f 	dsb	sy
 8009818:	613b      	str	r3, [r7, #16]
}
 800981a:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800981c:	4b13      	ldr	r3, [pc, #76]	@ (800986c <vTaskStartScheduler+0xc4>)
 800981e:	f04f 32ff 	mov.w	r2, #4294967295
 8009822:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8009824:	4b12      	ldr	r3, [pc, #72]	@ (8009870 <vTaskStartScheduler+0xc8>)
 8009826:	2201      	movs	r2, #1
 8009828:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800982a:	4b12      	ldr	r3, [pc, #72]	@ (8009874 <vTaskStartScheduler+0xcc>)
 800982c:	2200      	movs	r2, #0
 800982e:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8009830:	f001 f8ce 	bl	800a9d0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8009834:	e00f      	b.n	8009856 <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8009836:	697b      	ldr	r3, [r7, #20]
 8009838:	f1b3 3fff 	cmp.w	r3, #4294967295
 800983c:	d10b      	bne.n	8009856 <vTaskStartScheduler+0xae>
	__asm volatile
 800983e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009842:	f383 8811 	msr	BASEPRI, r3
 8009846:	f3bf 8f6f 	isb	sy
 800984a:	f3bf 8f4f 	dsb	sy
 800984e:	60fb      	str	r3, [r7, #12]
}
 8009850:	bf00      	nop
 8009852:	bf00      	nop
 8009854:	e7fd      	b.n	8009852 <vTaskStartScheduler+0xaa>
}
 8009856:	bf00      	nop
 8009858:	3718      	adds	r7, #24
 800985a:	46bd      	mov	sp, r7
 800985c:	bd80      	pop	{r7, pc}
 800985e:	bf00      	nop
 8009860:	0800fd48 	.word	0x0800fd48
 8009864:	08009e99 	.word	0x08009e99
 8009868:	20001140 	.word	0x20001140
 800986c:	2000113c 	.word	0x2000113c
 8009870:	20001128 	.word	0x20001128
 8009874:	20001120 	.word	0x20001120

08009878 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8009878:	b480      	push	{r7}
 800987a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800987c:	4b04      	ldr	r3, [pc, #16]	@ (8009890 <vTaskSuspendAll+0x18>)
 800987e:	681b      	ldr	r3, [r3, #0]
 8009880:	3301      	adds	r3, #1
 8009882:	4a03      	ldr	r2, [pc, #12]	@ (8009890 <vTaskSuspendAll+0x18>)
 8009884:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8009886:	bf00      	nop
 8009888:	46bd      	mov	sp, r7
 800988a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800988e:	4770      	bx	lr
 8009890:	20001144 	.word	0x20001144

08009894 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8009894:	b580      	push	{r7, lr}
 8009896:	b084      	sub	sp, #16
 8009898:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800989a:	2300      	movs	r3, #0
 800989c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800989e:	2300      	movs	r3, #0
 80098a0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80098a2:	4b42      	ldr	r3, [pc, #264]	@ (80099ac <xTaskResumeAll+0x118>)
 80098a4:	681b      	ldr	r3, [r3, #0]
 80098a6:	2b00      	cmp	r3, #0
 80098a8:	d10b      	bne.n	80098c2 <xTaskResumeAll+0x2e>
	__asm volatile
 80098aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80098ae:	f383 8811 	msr	BASEPRI, r3
 80098b2:	f3bf 8f6f 	isb	sy
 80098b6:	f3bf 8f4f 	dsb	sy
 80098ba:	603b      	str	r3, [r7, #0]
}
 80098bc:	bf00      	nop
 80098be:	bf00      	nop
 80098c0:	e7fd      	b.n	80098be <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80098c2:	f001 f929 	bl	800ab18 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80098c6:	4b39      	ldr	r3, [pc, #228]	@ (80099ac <xTaskResumeAll+0x118>)
 80098c8:	681b      	ldr	r3, [r3, #0]
 80098ca:	3b01      	subs	r3, #1
 80098cc:	4a37      	ldr	r2, [pc, #220]	@ (80099ac <xTaskResumeAll+0x118>)
 80098ce:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80098d0:	4b36      	ldr	r3, [pc, #216]	@ (80099ac <xTaskResumeAll+0x118>)
 80098d2:	681b      	ldr	r3, [r3, #0]
 80098d4:	2b00      	cmp	r3, #0
 80098d6:	d162      	bne.n	800999e <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80098d8:	4b35      	ldr	r3, [pc, #212]	@ (80099b0 <xTaskResumeAll+0x11c>)
 80098da:	681b      	ldr	r3, [r3, #0]
 80098dc:	2b00      	cmp	r3, #0
 80098de:	d05e      	beq.n	800999e <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80098e0:	e02f      	b.n	8009942 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80098e2:	4b34      	ldr	r3, [pc, #208]	@ (80099b4 <xTaskResumeAll+0x120>)
 80098e4:	68db      	ldr	r3, [r3, #12]
 80098e6:	68db      	ldr	r3, [r3, #12]
 80098e8:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80098ea:	68fb      	ldr	r3, [r7, #12]
 80098ec:	3318      	adds	r3, #24
 80098ee:	4618      	mov	r0, r3
 80098f0:	f7ff f85a 	bl	80089a8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80098f4:	68fb      	ldr	r3, [r7, #12]
 80098f6:	3304      	adds	r3, #4
 80098f8:	4618      	mov	r0, r3
 80098fa:	f7ff f855 	bl	80089a8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80098fe:	68fb      	ldr	r3, [r7, #12]
 8009900:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009902:	4b2d      	ldr	r3, [pc, #180]	@ (80099b8 <xTaskResumeAll+0x124>)
 8009904:	681b      	ldr	r3, [r3, #0]
 8009906:	429a      	cmp	r2, r3
 8009908:	d903      	bls.n	8009912 <xTaskResumeAll+0x7e>
 800990a:	68fb      	ldr	r3, [r7, #12]
 800990c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800990e:	4a2a      	ldr	r2, [pc, #168]	@ (80099b8 <xTaskResumeAll+0x124>)
 8009910:	6013      	str	r3, [r2, #0]
 8009912:	68fb      	ldr	r3, [r7, #12]
 8009914:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009916:	4613      	mov	r3, r2
 8009918:	009b      	lsls	r3, r3, #2
 800991a:	4413      	add	r3, r2
 800991c:	009b      	lsls	r3, r3, #2
 800991e:	4a27      	ldr	r2, [pc, #156]	@ (80099bc <xTaskResumeAll+0x128>)
 8009920:	441a      	add	r2, r3
 8009922:	68fb      	ldr	r3, [r7, #12]
 8009924:	3304      	adds	r3, #4
 8009926:	4619      	mov	r1, r3
 8009928:	4610      	mov	r0, r2
 800992a:	f7fe ffe0 	bl	80088ee <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800992e:	68fb      	ldr	r3, [r7, #12]
 8009930:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009932:	4b23      	ldr	r3, [pc, #140]	@ (80099c0 <xTaskResumeAll+0x12c>)
 8009934:	681b      	ldr	r3, [r3, #0]
 8009936:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009938:	429a      	cmp	r2, r3
 800993a:	d302      	bcc.n	8009942 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800993c:	4b21      	ldr	r3, [pc, #132]	@ (80099c4 <xTaskResumeAll+0x130>)
 800993e:	2201      	movs	r2, #1
 8009940:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009942:	4b1c      	ldr	r3, [pc, #112]	@ (80099b4 <xTaskResumeAll+0x120>)
 8009944:	681b      	ldr	r3, [r3, #0]
 8009946:	2b00      	cmp	r3, #0
 8009948:	d1cb      	bne.n	80098e2 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800994a:	68fb      	ldr	r3, [r7, #12]
 800994c:	2b00      	cmp	r3, #0
 800994e:	d001      	beq.n	8009954 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8009950:	f000 fb58 	bl	800a004 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8009954:	4b1c      	ldr	r3, [pc, #112]	@ (80099c8 <xTaskResumeAll+0x134>)
 8009956:	681b      	ldr	r3, [r3, #0]
 8009958:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	2b00      	cmp	r3, #0
 800995e:	d010      	beq.n	8009982 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8009960:	f000 f846 	bl	80099f0 <xTaskIncrementTick>
 8009964:	4603      	mov	r3, r0
 8009966:	2b00      	cmp	r3, #0
 8009968:	d002      	beq.n	8009970 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800996a:	4b16      	ldr	r3, [pc, #88]	@ (80099c4 <xTaskResumeAll+0x130>)
 800996c:	2201      	movs	r2, #1
 800996e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	3b01      	subs	r3, #1
 8009974:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	2b00      	cmp	r3, #0
 800997a:	d1f1      	bne.n	8009960 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800997c:	4b12      	ldr	r3, [pc, #72]	@ (80099c8 <xTaskResumeAll+0x134>)
 800997e:	2200      	movs	r2, #0
 8009980:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8009982:	4b10      	ldr	r3, [pc, #64]	@ (80099c4 <xTaskResumeAll+0x130>)
 8009984:	681b      	ldr	r3, [r3, #0]
 8009986:	2b00      	cmp	r3, #0
 8009988:	d009      	beq.n	800999e <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800998a:	2301      	movs	r3, #1
 800998c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800998e:	4b0f      	ldr	r3, [pc, #60]	@ (80099cc <xTaskResumeAll+0x138>)
 8009990:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009994:	601a      	str	r2, [r3, #0]
 8009996:	f3bf 8f4f 	dsb	sy
 800999a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800999e:	f001 f8ed 	bl	800ab7c <vPortExitCritical>

	return xAlreadyYielded;
 80099a2:	68bb      	ldr	r3, [r7, #8]
}
 80099a4:	4618      	mov	r0, r3
 80099a6:	3710      	adds	r7, #16
 80099a8:	46bd      	mov	sp, r7
 80099aa:	bd80      	pop	{r7, pc}
 80099ac:	20001144 	.word	0x20001144
 80099b0:	2000111c 	.word	0x2000111c
 80099b4:	200010dc 	.word	0x200010dc
 80099b8:	20001124 	.word	0x20001124
 80099bc:	20000c4c 	.word	0x20000c4c
 80099c0:	20000c48 	.word	0x20000c48
 80099c4:	20001130 	.word	0x20001130
 80099c8:	2000112c 	.word	0x2000112c
 80099cc:	e000ed04 	.word	0xe000ed04

080099d0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80099d0:	b480      	push	{r7}
 80099d2:	b083      	sub	sp, #12
 80099d4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80099d6:	4b05      	ldr	r3, [pc, #20]	@ (80099ec <xTaskGetTickCount+0x1c>)
 80099d8:	681b      	ldr	r3, [r3, #0]
 80099da:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80099dc:	687b      	ldr	r3, [r7, #4]
}
 80099de:	4618      	mov	r0, r3
 80099e0:	370c      	adds	r7, #12
 80099e2:	46bd      	mov	sp, r7
 80099e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099e8:	4770      	bx	lr
 80099ea:	bf00      	nop
 80099ec:	20001120 	.word	0x20001120

080099f0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80099f0:	b580      	push	{r7, lr}
 80099f2:	b086      	sub	sp, #24
 80099f4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80099f6:	2300      	movs	r3, #0
 80099f8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80099fa:	4b4f      	ldr	r3, [pc, #316]	@ (8009b38 <xTaskIncrementTick+0x148>)
 80099fc:	681b      	ldr	r3, [r3, #0]
 80099fe:	2b00      	cmp	r3, #0
 8009a00:	f040 8090 	bne.w	8009b24 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8009a04:	4b4d      	ldr	r3, [pc, #308]	@ (8009b3c <xTaskIncrementTick+0x14c>)
 8009a06:	681b      	ldr	r3, [r3, #0]
 8009a08:	3301      	adds	r3, #1
 8009a0a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8009a0c:	4a4b      	ldr	r2, [pc, #300]	@ (8009b3c <xTaskIncrementTick+0x14c>)
 8009a0e:	693b      	ldr	r3, [r7, #16]
 8009a10:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8009a12:	693b      	ldr	r3, [r7, #16]
 8009a14:	2b00      	cmp	r3, #0
 8009a16:	d121      	bne.n	8009a5c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8009a18:	4b49      	ldr	r3, [pc, #292]	@ (8009b40 <xTaskIncrementTick+0x150>)
 8009a1a:	681b      	ldr	r3, [r3, #0]
 8009a1c:	681b      	ldr	r3, [r3, #0]
 8009a1e:	2b00      	cmp	r3, #0
 8009a20:	d00b      	beq.n	8009a3a <xTaskIncrementTick+0x4a>
	__asm volatile
 8009a22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a26:	f383 8811 	msr	BASEPRI, r3
 8009a2a:	f3bf 8f6f 	isb	sy
 8009a2e:	f3bf 8f4f 	dsb	sy
 8009a32:	603b      	str	r3, [r7, #0]
}
 8009a34:	bf00      	nop
 8009a36:	bf00      	nop
 8009a38:	e7fd      	b.n	8009a36 <xTaskIncrementTick+0x46>
 8009a3a:	4b41      	ldr	r3, [pc, #260]	@ (8009b40 <xTaskIncrementTick+0x150>)
 8009a3c:	681b      	ldr	r3, [r3, #0]
 8009a3e:	60fb      	str	r3, [r7, #12]
 8009a40:	4b40      	ldr	r3, [pc, #256]	@ (8009b44 <xTaskIncrementTick+0x154>)
 8009a42:	681b      	ldr	r3, [r3, #0]
 8009a44:	4a3e      	ldr	r2, [pc, #248]	@ (8009b40 <xTaskIncrementTick+0x150>)
 8009a46:	6013      	str	r3, [r2, #0]
 8009a48:	4a3e      	ldr	r2, [pc, #248]	@ (8009b44 <xTaskIncrementTick+0x154>)
 8009a4a:	68fb      	ldr	r3, [r7, #12]
 8009a4c:	6013      	str	r3, [r2, #0]
 8009a4e:	4b3e      	ldr	r3, [pc, #248]	@ (8009b48 <xTaskIncrementTick+0x158>)
 8009a50:	681b      	ldr	r3, [r3, #0]
 8009a52:	3301      	adds	r3, #1
 8009a54:	4a3c      	ldr	r2, [pc, #240]	@ (8009b48 <xTaskIncrementTick+0x158>)
 8009a56:	6013      	str	r3, [r2, #0]
 8009a58:	f000 fad4 	bl	800a004 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8009a5c:	4b3b      	ldr	r3, [pc, #236]	@ (8009b4c <xTaskIncrementTick+0x15c>)
 8009a5e:	681b      	ldr	r3, [r3, #0]
 8009a60:	693a      	ldr	r2, [r7, #16]
 8009a62:	429a      	cmp	r2, r3
 8009a64:	d349      	bcc.n	8009afa <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009a66:	4b36      	ldr	r3, [pc, #216]	@ (8009b40 <xTaskIncrementTick+0x150>)
 8009a68:	681b      	ldr	r3, [r3, #0]
 8009a6a:	681b      	ldr	r3, [r3, #0]
 8009a6c:	2b00      	cmp	r3, #0
 8009a6e:	d104      	bne.n	8009a7a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009a70:	4b36      	ldr	r3, [pc, #216]	@ (8009b4c <xTaskIncrementTick+0x15c>)
 8009a72:	f04f 32ff 	mov.w	r2, #4294967295
 8009a76:	601a      	str	r2, [r3, #0]
					break;
 8009a78:	e03f      	b.n	8009afa <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009a7a:	4b31      	ldr	r3, [pc, #196]	@ (8009b40 <xTaskIncrementTick+0x150>)
 8009a7c:	681b      	ldr	r3, [r3, #0]
 8009a7e:	68db      	ldr	r3, [r3, #12]
 8009a80:	68db      	ldr	r3, [r3, #12]
 8009a82:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8009a84:	68bb      	ldr	r3, [r7, #8]
 8009a86:	685b      	ldr	r3, [r3, #4]
 8009a88:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8009a8a:	693a      	ldr	r2, [r7, #16]
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	429a      	cmp	r2, r3
 8009a90:	d203      	bcs.n	8009a9a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8009a92:	4a2e      	ldr	r2, [pc, #184]	@ (8009b4c <xTaskIncrementTick+0x15c>)
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8009a98:	e02f      	b.n	8009afa <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009a9a:	68bb      	ldr	r3, [r7, #8]
 8009a9c:	3304      	adds	r3, #4
 8009a9e:	4618      	mov	r0, r3
 8009aa0:	f7fe ff82 	bl	80089a8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009aa4:	68bb      	ldr	r3, [r7, #8]
 8009aa6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009aa8:	2b00      	cmp	r3, #0
 8009aaa:	d004      	beq.n	8009ab6 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009aac:	68bb      	ldr	r3, [r7, #8]
 8009aae:	3318      	adds	r3, #24
 8009ab0:	4618      	mov	r0, r3
 8009ab2:	f7fe ff79 	bl	80089a8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8009ab6:	68bb      	ldr	r3, [r7, #8]
 8009ab8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009aba:	4b25      	ldr	r3, [pc, #148]	@ (8009b50 <xTaskIncrementTick+0x160>)
 8009abc:	681b      	ldr	r3, [r3, #0]
 8009abe:	429a      	cmp	r2, r3
 8009ac0:	d903      	bls.n	8009aca <xTaskIncrementTick+0xda>
 8009ac2:	68bb      	ldr	r3, [r7, #8]
 8009ac4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009ac6:	4a22      	ldr	r2, [pc, #136]	@ (8009b50 <xTaskIncrementTick+0x160>)
 8009ac8:	6013      	str	r3, [r2, #0]
 8009aca:	68bb      	ldr	r3, [r7, #8]
 8009acc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009ace:	4613      	mov	r3, r2
 8009ad0:	009b      	lsls	r3, r3, #2
 8009ad2:	4413      	add	r3, r2
 8009ad4:	009b      	lsls	r3, r3, #2
 8009ad6:	4a1f      	ldr	r2, [pc, #124]	@ (8009b54 <xTaskIncrementTick+0x164>)
 8009ad8:	441a      	add	r2, r3
 8009ada:	68bb      	ldr	r3, [r7, #8]
 8009adc:	3304      	adds	r3, #4
 8009ade:	4619      	mov	r1, r3
 8009ae0:	4610      	mov	r0, r2
 8009ae2:	f7fe ff04 	bl	80088ee <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009ae6:	68bb      	ldr	r3, [r7, #8]
 8009ae8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009aea:	4b1b      	ldr	r3, [pc, #108]	@ (8009b58 <xTaskIncrementTick+0x168>)
 8009aec:	681b      	ldr	r3, [r3, #0]
 8009aee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009af0:	429a      	cmp	r2, r3
 8009af2:	d3b8      	bcc.n	8009a66 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8009af4:	2301      	movs	r3, #1
 8009af6:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009af8:	e7b5      	b.n	8009a66 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8009afa:	4b17      	ldr	r3, [pc, #92]	@ (8009b58 <xTaskIncrementTick+0x168>)
 8009afc:	681b      	ldr	r3, [r3, #0]
 8009afe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009b00:	4914      	ldr	r1, [pc, #80]	@ (8009b54 <xTaskIncrementTick+0x164>)
 8009b02:	4613      	mov	r3, r2
 8009b04:	009b      	lsls	r3, r3, #2
 8009b06:	4413      	add	r3, r2
 8009b08:	009b      	lsls	r3, r3, #2
 8009b0a:	440b      	add	r3, r1
 8009b0c:	681b      	ldr	r3, [r3, #0]
 8009b0e:	2b01      	cmp	r3, #1
 8009b10:	d901      	bls.n	8009b16 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8009b12:	2301      	movs	r3, #1
 8009b14:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8009b16:	4b11      	ldr	r3, [pc, #68]	@ (8009b5c <xTaskIncrementTick+0x16c>)
 8009b18:	681b      	ldr	r3, [r3, #0]
 8009b1a:	2b00      	cmp	r3, #0
 8009b1c:	d007      	beq.n	8009b2e <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8009b1e:	2301      	movs	r3, #1
 8009b20:	617b      	str	r3, [r7, #20]
 8009b22:	e004      	b.n	8009b2e <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8009b24:	4b0e      	ldr	r3, [pc, #56]	@ (8009b60 <xTaskIncrementTick+0x170>)
 8009b26:	681b      	ldr	r3, [r3, #0]
 8009b28:	3301      	adds	r3, #1
 8009b2a:	4a0d      	ldr	r2, [pc, #52]	@ (8009b60 <xTaskIncrementTick+0x170>)
 8009b2c:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8009b2e:	697b      	ldr	r3, [r7, #20]
}
 8009b30:	4618      	mov	r0, r3
 8009b32:	3718      	adds	r7, #24
 8009b34:	46bd      	mov	sp, r7
 8009b36:	bd80      	pop	{r7, pc}
 8009b38:	20001144 	.word	0x20001144
 8009b3c:	20001120 	.word	0x20001120
 8009b40:	200010d4 	.word	0x200010d4
 8009b44:	200010d8 	.word	0x200010d8
 8009b48:	20001134 	.word	0x20001134
 8009b4c:	2000113c 	.word	0x2000113c
 8009b50:	20001124 	.word	0x20001124
 8009b54:	20000c4c 	.word	0x20000c4c
 8009b58:	20000c48 	.word	0x20000c48
 8009b5c:	20001130 	.word	0x20001130
 8009b60:	2000112c 	.word	0x2000112c

08009b64 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8009b64:	b480      	push	{r7}
 8009b66:	b085      	sub	sp, #20
 8009b68:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8009b6a:	4b28      	ldr	r3, [pc, #160]	@ (8009c0c <vTaskSwitchContext+0xa8>)
 8009b6c:	681b      	ldr	r3, [r3, #0]
 8009b6e:	2b00      	cmp	r3, #0
 8009b70:	d003      	beq.n	8009b7a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8009b72:	4b27      	ldr	r3, [pc, #156]	@ (8009c10 <vTaskSwitchContext+0xac>)
 8009b74:	2201      	movs	r2, #1
 8009b76:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8009b78:	e042      	b.n	8009c00 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 8009b7a:	4b25      	ldr	r3, [pc, #148]	@ (8009c10 <vTaskSwitchContext+0xac>)
 8009b7c:	2200      	movs	r2, #0
 8009b7e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009b80:	4b24      	ldr	r3, [pc, #144]	@ (8009c14 <vTaskSwitchContext+0xb0>)
 8009b82:	681b      	ldr	r3, [r3, #0]
 8009b84:	60fb      	str	r3, [r7, #12]
 8009b86:	e011      	b.n	8009bac <vTaskSwitchContext+0x48>
 8009b88:	68fb      	ldr	r3, [r7, #12]
 8009b8a:	2b00      	cmp	r3, #0
 8009b8c:	d10b      	bne.n	8009ba6 <vTaskSwitchContext+0x42>
	__asm volatile
 8009b8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b92:	f383 8811 	msr	BASEPRI, r3
 8009b96:	f3bf 8f6f 	isb	sy
 8009b9a:	f3bf 8f4f 	dsb	sy
 8009b9e:	607b      	str	r3, [r7, #4]
}
 8009ba0:	bf00      	nop
 8009ba2:	bf00      	nop
 8009ba4:	e7fd      	b.n	8009ba2 <vTaskSwitchContext+0x3e>
 8009ba6:	68fb      	ldr	r3, [r7, #12]
 8009ba8:	3b01      	subs	r3, #1
 8009baa:	60fb      	str	r3, [r7, #12]
 8009bac:	491a      	ldr	r1, [pc, #104]	@ (8009c18 <vTaskSwitchContext+0xb4>)
 8009bae:	68fa      	ldr	r2, [r7, #12]
 8009bb0:	4613      	mov	r3, r2
 8009bb2:	009b      	lsls	r3, r3, #2
 8009bb4:	4413      	add	r3, r2
 8009bb6:	009b      	lsls	r3, r3, #2
 8009bb8:	440b      	add	r3, r1
 8009bba:	681b      	ldr	r3, [r3, #0]
 8009bbc:	2b00      	cmp	r3, #0
 8009bbe:	d0e3      	beq.n	8009b88 <vTaskSwitchContext+0x24>
 8009bc0:	68fa      	ldr	r2, [r7, #12]
 8009bc2:	4613      	mov	r3, r2
 8009bc4:	009b      	lsls	r3, r3, #2
 8009bc6:	4413      	add	r3, r2
 8009bc8:	009b      	lsls	r3, r3, #2
 8009bca:	4a13      	ldr	r2, [pc, #76]	@ (8009c18 <vTaskSwitchContext+0xb4>)
 8009bcc:	4413      	add	r3, r2
 8009bce:	60bb      	str	r3, [r7, #8]
 8009bd0:	68bb      	ldr	r3, [r7, #8]
 8009bd2:	685b      	ldr	r3, [r3, #4]
 8009bd4:	685a      	ldr	r2, [r3, #4]
 8009bd6:	68bb      	ldr	r3, [r7, #8]
 8009bd8:	605a      	str	r2, [r3, #4]
 8009bda:	68bb      	ldr	r3, [r7, #8]
 8009bdc:	685a      	ldr	r2, [r3, #4]
 8009bde:	68bb      	ldr	r3, [r7, #8]
 8009be0:	3308      	adds	r3, #8
 8009be2:	429a      	cmp	r2, r3
 8009be4:	d104      	bne.n	8009bf0 <vTaskSwitchContext+0x8c>
 8009be6:	68bb      	ldr	r3, [r7, #8]
 8009be8:	685b      	ldr	r3, [r3, #4]
 8009bea:	685a      	ldr	r2, [r3, #4]
 8009bec:	68bb      	ldr	r3, [r7, #8]
 8009bee:	605a      	str	r2, [r3, #4]
 8009bf0:	68bb      	ldr	r3, [r7, #8]
 8009bf2:	685b      	ldr	r3, [r3, #4]
 8009bf4:	68db      	ldr	r3, [r3, #12]
 8009bf6:	4a09      	ldr	r2, [pc, #36]	@ (8009c1c <vTaskSwitchContext+0xb8>)
 8009bf8:	6013      	str	r3, [r2, #0]
 8009bfa:	4a06      	ldr	r2, [pc, #24]	@ (8009c14 <vTaskSwitchContext+0xb0>)
 8009bfc:	68fb      	ldr	r3, [r7, #12]
 8009bfe:	6013      	str	r3, [r2, #0]
}
 8009c00:	bf00      	nop
 8009c02:	3714      	adds	r7, #20
 8009c04:	46bd      	mov	sp, r7
 8009c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c0a:	4770      	bx	lr
 8009c0c:	20001144 	.word	0x20001144
 8009c10:	20001130 	.word	0x20001130
 8009c14:	20001124 	.word	0x20001124
 8009c18:	20000c4c 	.word	0x20000c4c
 8009c1c:	20000c48 	.word	0x20000c48

08009c20 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8009c20:	b580      	push	{r7, lr}
 8009c22:	b084      	sub	sp, #16
 8009c24:	af00      	add	r7, sp, #0
 8009c26:	6078      	str	r0, [r7, #4]
 8009c28:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	2b00      	cmp	r3, #0
 8009c2e:	d10b      	bne.n	8009c48 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8009c30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c34:	f383 8811 	msr	BASEPRI, r3
 8009c38:	f3bf 8f6f 	isb	sy
 8009c3c:	f3bf 8f4f 	dsb	sy
 8009c40:	60fb      	str	r3, [r7, #12]
}
 8009c42:	bf00      	nop
 8009c44:	bf00      	nop
 8009c46:	e7fd      	b.n	8009c44 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009c48:	4b07      	ldr	r3, [pc, #28]	@ (8009c68 <vTaskPlaceOnEventList+0x48>)
 8009c4a:	681b      	ldr	r3, [r3, #0]
 8009c4c:	3318      	adds	r3, #24
 8009c4e:	4619      	mov	r1, r3
 8009c50:	6878      	ldr	r0, [r7, #4]
 8009c52:	f7fe fe70 	bl	8008936 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8009c56:	2101      	movs	r1, #1
 8009c58:	6838      	ldr	r0, [r7, #0]
 8009c5a:	f000 fa81 	bl	800a160 <prvAddCurrentTaskToDelayedList>
}
 8009c5e:	bf00      	nop
 8009c60:	3710      	adds	r7, #16
 8009c62:	46bd      	mov	sp, r7
 8009c64:	bd80      	pop	{r7, pc}
 8009c66:	bf00      	nop
 8009c68:	20000c48 	.word	0x20000c48

08009c6c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8009c6c:	b580      	push	{r7, lr}
 8009c6e:	b086      	sub	sp, #24
 8009c70:	af00      	add	r7, sp, #0
 8009c72:	60f8      	str	r0, [r7, #12]
 8009c74:	60b9      	str	r1, [r7, #8]
 8009c76:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8009c78:	68fb      	ldr	r3, [r7, #12]
 8009c7a:	2b00      	cmp	r3, #0
 8009c7c:	d10b      	bne.n	8009c96 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8009c7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c82:	f383 8811 	msr	BASEPRI, r3
 8009c86:	f3bf 8f6f 	isb	sy
 8009c8a:	f3bf 8f4f 	dsb	sy
 8009c8e:	617b      	str	r3, [r7, #20]
}
 8009c90:	bf00      	nop
 8009c92:	bf00      	nop
 8009c94:	e7fd      	b.n	8009c92 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009c96:	4b0a      	ldr	r3, [pc, #40]	@ (8009cc0 <vTaskPlaceOnEventListRestricted+0x54>)
 8009c98:	681b      	ldr	r3, [r3, #0]
 8009c9a:	3318      	adds	r3, #24
 8009c9c:	4619      	mov	r1, r3
 8009c9e:	68f8      	ldr	r0, [r7, #12]
 8009ca0:	f7fe fe25 	bl	80088ee <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	2b00      	cmp	r3, #0
 8009ca8:	d002      	beq.n	8009cb0 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8009caa:	f04f 33ff 	mov.w	r3, #4294967295
 8009cae:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8009cb0:	6879      	ldr	r1, [r7, #4]
 8009cb2:	68b8      	ldr	r0, [r7, #8]
 8009cb4:	f000 fa54 	bl	800a160 <prvAddCurrentTaskToDelayedList>
	}
 8009cb8:	bf00      	nop
 8009cba:	3718      	adds	r7, #24
 8009cbc:	46bd      	mov	sp, r7
 8009cbe:	bd80      	pop	{r7, pc}
 8009cc0:	20000c48 	.word	0x20000c48

08009cc4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8009cc4:	b580      	push	{r7, lr}
 8009cc6:	b086      	sub	sp, #24
 8009cc8:	af00      	add	r7, sp, #0
 8009cca:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	68db      	ldr	r3, [r3, #12]
 8009cd0:	68db      	ldr	r3, [r3, #12]
 8009cd2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8009cd4:	693b      	ldr	r3, [r7, #16]
 8009cd6:	2b00      	cmp	r3, #0
 8009cd8:	d10b      	bne.n	8009cf2 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8009cda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009cde:	f383 8811 	msr	BASEPRI, r3
 8009ce2:	f3bf 8f6f 	isb	sy
 8009ce6:	f3bf 8f4f 	dsb	sy
 8009cea:	60fb      	str	r3, [r7, #12]
}
 8009cec:	bf00      	nop
 8009cee:	bf00      	nop
 8009cf0:	e7fd      	b.n	8009cee <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8009cf2:	693b      	ldr	r3, [r7, #16]
 8009cf4:	3318      	adds	r3, #24
 8009cf6:	4618      	mov	r0, r3
 8009cf8:	f7fe fe56 	bl	80089a8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009cfc:	4b1d      	ldr	r3, [pc, #116]	@ (8009d74 <xTaskRemoveFromEventList+0xb0>)
 8009cfe:	681b      	ldr	r3, [r3, #0]
 8009d00:	2b00      	cmp	r3, #0
 8009d02:	d11d      	bne.n	8009d40 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8009d04:	693b      	ldr	r3, [r7, #16]
 8009d06:	3304      	adds	r3, #4
 8009d08:	4618      	mov	r0, r3
 8009d0a:	f7fe fe4d 	bl	80089a8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8009d0e:	693b      	ldr	r3, [r7, #16]
 8009d10:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009d12:	4b19      	ldr	r3, [pc, #100]	@ (8009d78 <xTaskRemoveFromEventList+0xb4>)
 8009d14:	681b      	ldr	r3, [r3, #0]
 8009d16:	429a      	cmp	r2, r3
 8009d18:	d903      	bls.n	8009d22 <xTaskRemoveFromEventList+0x5e>
 8009d1a:	693b      	ldr	r3, [r7, #16]
 8009d1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d1e:	4a16      	ldr	r2, [pc, #88]	@ (8009d78 <xTaskRemoveFromEventList+0xb4>)
 8009d20:	6013      	str	r3, [r2, #0]
 8009d22:	693b      	ldr	r3, [r7, #16]
 8009d24:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009d26:	4613      	mov	r3, r2
 8009d28:	009b      	lsls	r3, r3, #2
 8009d2a:	4413      	add	r3, r2
 8009d2c:	009b      	lsls	r3, r3, #2
 8009d2e:	4a13      	ldr	r2, [pc, #76]	@ (8009d7c <xTaskRemoveFromEventList+0xb8>)
 8009d30:	441a      	add	r2, r3
 8009d32:	693b      	ldr	r3, [r7, #16]
 8009d34:	3304      	adds	r3, #4
 8009d36:	4619      	mov	r1, r3
 8009d38:	4610      	mov	r0, r2
 8009d3a:	f7fe fdd8 	bl	80088ee <vListInsertEnd>
 8009d3e:	e005      	b.n	8009d4c <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8009d40:	693b      	ldr	r3, [r7, #16]
 8009d42:	3318      	adds	r3, #24
 8009d44:	4619      	mov	r1, r3
 8009d46:	480e      	ldr	r0, [pc, #56]	@ (8009d80 <xTaskRemoveFromEventList+0xbc>)
 8009d48:	f7fe fdd1 	bl	80088ee <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009d4c:	693b      	ldr	r3, [r7, #16]
 8009d4e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009d50:	4b0c      	ldr	r3, [pc, #48]	@ (8009d84 <xTaskRemoveFromEventList+0xc0>)
 8009d52:	681b      	ldr	r3, [r3, #0]
 8009d54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d56:	429a      	cmp	r2, r3
 8009d58:	d905      	bls.n	8009d66 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8009d5a:	2301      	movs	r3, #1
 8009d5c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8009d5e:	4b0a      	ldr	r3, [pc, #40]	@ (8009d88 <xTaskRemoveFromEventList+0xc4>)
 8009d60:	2201      	movs	r2, #1
 8009d62:	601a      	str	r2, [r3, #0]
 8009d64:	e001      	b.n	8009d6a <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8009d66:	2300      	movs	r3, #0
 8009d68:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8009d6a:	697b      	ldr	r3, [r7, #20]
}
 8009d6c:	4618      	mov	r0, r3
 8009d6e:	3718      	adds	r7, #24
 8009d70:	46bd      	mov	sp, r7
 8009d72:	bd80      	pop	{r7, pc}
 8009d74:	20001144 	.word	0x20001144
 8009d78:	20001124 	.word	0x20001124
 8009d7c:	20000c4c 	.word	0x20000c4c
 8009d80:	200010dc 	.word	0x200010dc
 8009d84:	20000c48 	.word	0x20000c48
 8009d88:	20001130 	.word	0x20001130

08009d8c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8009d8c:	b480      	push	{r7}
 8009d8e:	b083      	sub	sp, #12
 8009d90:	af00      	add	r7, sp, #0
 8009d92:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8009d94:	4b06      	ldr	r3, [pc, #24]	@ (8009db0 <vTaskInternalSetTimeOutState+0x24>)
 8009d96:	681a      	ldr	r2, [r3, #0]
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8009d9c:	4b05      	ldr	r3, [pc, #20]	@ (8009db4 <vTaskInternalSetTimeOutState+0x28>)
 8009d9e:	681a      	ldr	r2, [r3, #0]
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	605a      	str	r2, [r3, #4]
}
 8009da4:	bf00      	nop
 8009da6:	370c      	adds	r7, #12
 8009da8:	46bd      	mov	sp, r7
 8009daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dae:	4770      	bx	lr
 8009db0:	20001134 	.word	0x20001134
 8009db4:	20001120 	.word	0x20001120

08009db8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8009db8:	b580      	push	{r7, lr}
 8009dba:	b088      	sub	sp, #32
 8009dbc:	af00      	add	r7, sp, #0
 8009dbe:	6078      	str	r0, [r7, #4]
 8009dc0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8009dc2:	687b      	ldr	r3, [r7, #4]
 8009dc4:	2b00      	cmp	r3, #0
 8009dc6:	d10b      	bne.n	8009de0 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8009dc8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009dcc:	f383 8811 	msr	BASEPRI, r3
 8009dd0:	f3bf 8f6f 	isb	sy
 8009dd4:	f3bf 8f4f 	dsb	sy
 8009dd8:	613b      	str	r3, [r7, #16]
}
 8009dda:	bf00      	nop
 8009ddc:	bf00      	nop
 8009dde:	e7fd      	b.n	8009ddc <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8009de0:	683b      	ldr	r3, [r7, #0]
 8009de2:	2b00      	cmp	r3, #0
 8009de4:	d10b      	bne.n	8009dfe <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8009de6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009dea:	f383 8811 	msr	BASEPRI, r3
 8009dee:	f3bf 8f6f 	isb	sy
 8009df2:	f3bf 8f4f 	dsb	sy
 8009df6:	60fb      	str	r3, [r7, #12]
}
 8009df8:	bf00      	nop
 8009dfa:	bf00      	nop
 8009dfc:	e7fd      	b.n	8009dfa <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8009dfe:	f000 fe8b 	bl	800ab18 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8009e02:	4b1d      	ldr	r3, [pc, #116]	@ (8009e78 <xTaskCheckForTimeOut+0xc0>)
 8009e04:	681b      	ldr	r3, [r3, #0]
 8009e06:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	685b      	ldr	r3, [r3, #4]
 8009e0c:	69ba      	ldr	r2, [r7, #24]
 8009e0e:	1ad3      	subs	r3, r2, r3
 8009e10:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8009e12:	683b      	ldr	r3, [r7, #0]
 8009e14:	681b      	ldr	r3, [r3, #0]
 8009e16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009e1a:	d102      	bne.n	8009e22 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8009e1c:	2300      	movs	r3, #0
 8009e1e:	61fb      	str	r3, [r7, #28]
 8009e20:	e023      	b.n	8009e6a <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8009e22:	687b      	ldr	r3, [r7, #4]
 8009e24:	681a      	ldr	r2, [r3, #0]
 8009e26:	4b15      	ldr	r3, [pc, #84]	@ (8009e7c <xTaskCheckForTimeOut+0xc4>)
 8009e28:	681b      	ldr	r3, [r3, #0]
 8009e2a:	429a      	cmp	r2, r3
 8009e2c:	d007      	beq.n	8009e3e <xTaskCheckForTimeOut+0x86>
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	685b      	ldr	r3, [r3, #4]
 8009e32:	69ba      	ldr	r2, [r7, #24]
 8009e34:	429a      	cmp	r2, r3
 8009e36:	d302      	bcc.n	8009e3e <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8009e38:	2301      	movs	r3, #1
 8009e3a:	61fb      	str	r3, [r7, #28]
 8009e3c:	e015      	b.n	8009e6a <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8009e3e:	683b      	ldr	r3, [r7, #0]
 8009e40:	681b      	ldr	r3, [r3, #0]
 8009e42:	697a      	ldr	r2, [r7, #20]
 8009e44:	429a      	cmp	r2, r3
 8009e46:	d20b      	bcs.n	8009e60 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8009e48:	683b      	ldr	r3, [r7, #0]
 8009e4a:	681a      	ldr	r2, [r3, #0]
 8009e4c:	697b      	ldr	r3, [r7, #20]
 8009e4e:	1ad2      	subs	r2, r2, r3
 8009e50:	683b      	ldr	r3, [r7, #0]
 8009e52:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8009e54:	6878      	ldr	r0, [r7, #4]
 8009e56:	f7ff ff99 	bl	8009d8c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8009e5a:	2300      	movs	r3, #0
 8009e5c:	61fb      	str	r3, [r7, #28]
 8009e5e:	e004      	b.n	8009e6a <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8009e60:	683b      	ldr	r3, [r7, #0]
 8009e62:	2200      	movs	r2, #0
 8009e64:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8009e66:	2301      	movs	r3, #1
 8009e68:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8009e6a:	f000 fe87 	bl	800ab7c <vPortExitCritical>

	return xReturn;
 8009e6e:	69fb      	ldr	r3, [r7, #28]
}
 8009e70:	4618      	mov	r0, r3
 8009e72:	3720      	adds	r7, #32
 8009e74:	46bd      	mov	sp, r7
 8009e76:	bd80      	pop	{r7, pc}
 8009e78:	20001120 	.word	0x20001120
 8009e7c:	20001134 	.word	0x20001134

08009e80 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8009e80:	b480      	push	{r7}
 8009e82:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8009e84:	4b03      	ldr	r3, [pc, #12]	@ (8009e94 <vTaskMissedYield+0x14>)
 8009e86:	2201      	movs	r2, #1
 8009e88:	601a      	str	r2, [r3, #0]
}
 8009e8a:	bf00      	nop
 8009e8c:	46bd      	mov	sp, r7
 8009e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e92:	4770      	bx	lr
 8009e94:	20001130 	.word	0x20001130

08009e98 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8009e98:	b580      	push	{r7, lr}
 8009e9a:	b082      	sub	sp, #8
 8009e9c:	af00      	add	r7, sp, #0
 8009e9e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8009ea0:	f000 f852 	bl	8009f48 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8009ea4:	4b06      	ldr	r3, [pc, #24]	@ (8009ec0 <prvIdleTask+0x28>)
 8009ea6:	681b      	ldr	r3, [r3, #0]
 8009ea8:	2b01      	cmp	r3, #1
 8009eaa:	d9f9      	bls.n	8009ea0 <prvIdleTask+0x8>
			{
				taskYIELD();
 8009eac:	4b05      	ldr	r3, [pc, #20]	@ (8009ec4 <prvIdleTask+0x2c>)
 8009eae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009eb2:	601a      	str	r2, [r3, #0]
 8009eb4:	f3bf 8f4f 	dsb	sy
 8009eb8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8009ebc:	e7f0      	b.n	8009ea0 <prvIdleTask+0x8>
 8009ebe:	bf00      	nop
 8009ec0:	20000c4c 	.word	0x20000c4c
 8009ec4:	e000ed04 	.word	0xe000ed04

08009ec8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8009ec8:	b580      	push	{r7, lr}
 8009eca:	b082      	sub	sp, #8
 8009ecc:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009ece:	2300      	movs	r3, #0
 8009ed0:	607b      	str	r3, [r7, #4]
 8009ed2:	e00c      	b.n	8009eee <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8009ed4:	687a      	ldr	r2, [r7, #4]
 8009ed6:	4613      	mov	r3, r2
 8009ed8:	009b      	lsls	r3, r3, #2
 8009eda:	4413      	add	r3, r2
 8009edc:	009b      	lsls	r3, r3, #2
 8009ede:	4a12      	ldr	r2, [pc, #72]	@ (8009f28 <prvInitialiseTaskLists+0x60>)
 8009ee0:	4413      	add	r3, r2
 8009ee2:	4618      	mov	r0, r3
 8009ee4:	f7fe fcd6 	bl	8008894 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	3301      	adds	r3, #1
 8009eec:	607b      	str	r3, [r7, #4]
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	2b37      	cmp	r3, #55	@ 0x37
 8009ef2:	d9ef      	bls.n	8009ed4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8009ef4:	480d      	ldr	r0, [pc, #52]	@ (8009f2c <prvInitialiseTaskLists+0x64>)
 8009ef6:	f7fe fccd 	bl	8008894 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8009efa:	480d      	ldr	r0, [pc, #52]	@ (8009f30 <prvInitialiseTaskLists+0x68>)
 8009efc:	f7fe fcca 	bl	8008894 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8009f00:	480c      	ldr	r0, [pc, #48]	@ (8009f34 <prvInitialiseTaskLists+0x6c>)
 8009f02:	f7fe fcc7 	bl	8008894 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8009f06:	480c      	ldr	r0, [pc, #48]	@ (8009f38 <prvInitialiseTaskLists+0x70>)
 8009f08:	f7fe fcc4 	bl	8008894 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8009f0c:	480b      	ldr	r0, [pc, #44]	@ (8009f3c <prvInitialiseTaskLists+0x74>)
 8009f0e:	f7fe fcc1 	bl	8008894 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8009f12:	4b0b      	ldr	r3, [pc, #44]	@ (8009f40 <prvInitialiseTaskLists+0x78>)
 8009f14:	4a05      	ldr	r2, [pc, #20]	@ (8009f2c <prvInitialiseTaskLists+0x64>)
 8009f16:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8009f18:	4b0a      	ldr	r3, [pc, #40]	@ (8009f44 <prvInitialiseTaskLists+0x7c>)
 8009f1a:	4a05      	ldr	r2, [pc, #20]	@ (8009f30 <prvInitialiseTaskLists+0x68>)
 8009f1c:	601a      	str	r2, [r3, #0]
}
 8009f1e:	bf00      	nop
 8009f20:	3708      	adds	r7, #8
 8009f22:	46bd      	mov	sp, r7
 8009f24:	bd80      	pop	{r7, pc}
 8009f26:	bf00      	nop
 8009f28:	20000c4c 	.word	0x20000c4c
 8009f2c:	200010ac 	.word	0x200010ac
 8009f30:	200010c0 	.word	0x200010c0
 8009f34:	200010dc 	.word	0x200010dc
 8009f38:	200010f0 	.word	0x200010f0
 8009f3c:	20001108 	.word	0x20001108
 8009f40:	200010d4 	.word	0x200010d4
 8009f44:	200010d8 	.word	0x200010d8

08009f48 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8009f48:	b580      	push	{r7, lr}
 8009f4a:	b082      	sub	sp, #8
 8009f4c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009f4e:	e019      	b.n	8009f84 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8009f50:	f000 fde2 	bl	800ab18 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009f54:	4b10      	ldr	r3, [pc, #64]	@ (8009f98 <prvCheckTasksWaitingTermination+0x50>)
 8009f56:	68db      	ldr	r3, [r3, #12]
 8009f58:	68db      	ldr	r3, [r3, #12]
 8009f5a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	3304      	adds	r3, #4
 8009f60:	4618      	mov	r0, r3
 8009f62:	f7fe fd21 	bl	80089a8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8009f66:	4b0d      	ldr	r3, [pc, #52]	@ (8009f9c <prvCheckTasksWaitingTermination+0x54>)
 8009f68:	681b      	ldr	r3, [r3, #0]
 8009f6a:	3b01      	subs	r3, #1
 8009f6c:	4a0b      	ldr	r2, [pc, #44]	@ (8009f9c <prvCheckTasksWaitingTermination+0x54>)
 8009f6e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8009f70:	4b0b      	ldr	r3, [pc, #44]	@ (8009fa0 <prvCheckTasksWaitingTermination+0x58>)
 8009f72:	681b      	ldr	r3, [r3, #0]
 8009f74:	3b01      	subs	r3, #1
 8009f76:	4a0a      	ldr	r2, [pc, #40]	@ (8009fa0 <prvCheckTasksWaitingTermination+0x58>)
 8009f78:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8009f7a:	f000 fdff 	bl	800ab7c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8009f7e:	6878      	ldr	r0, [r7, #4]
 8009f80:	f000 f810 	bl	8009fa4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009f84:	4b06      	ldr	r3, [pc, #24]	@ (8009fa0 <prvCheckTasksWaitingTermination+0x58>)
 8009f86:	681b      	ldr	r3, [r3, #0]
 8009f88:	2b00      	cmp	r3, #0
 8009f8a:	d1e1      	bne.n	8009f50 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8009f8c:	bf00      	nop
 8009f8e:	bf00      	nop
 8009f90:	3708      	adds	r7, #8
 8009f92:	46bd      	mov	sp, r7
 8009f94:	bd80      	pop	{r7, pc}
 8009f96:	bf00      	nop
 8009f98:	200010f0 	.word	0x200010f0
 8009f9c:	2000111c 	.word	0x2000111c
 8009fa0:	20001104 	.word	0x20001104

08009fa4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8009fa4:	b580      	push	{r7, lr}
 8009fa6:	b084      	sub	sp, #16
 8009fa8:	af00      	add	r7, sp, #0
 8009faa:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8009fb2:	2b00      	cmp	r3, #0
 8009fb4:	d108      	bne.n	8009fc8 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009fba:	4618      	mov	r0, r3
 8009fbc:	f000 ff9c 	bl	800aef8 <vPortFree>
				vPortFree( pxTCB );
 8009fc0:	6878      	ldr	r0, [r7, #4]
 8009fc2:	f000 ff99 	bl	800aef8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8009fc6:	e019      	b.n	8009ffc <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8009fce:	2b01      	cmp	r3, #1
 8009fd0:	d103      	bne.n	8009fda <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8009fd2:	6878      	ldr	r0, [r7, #4]
 8009fd4:	f000 ff90 	bl	800aef8 <vPortFree>
	}
 8009fd8:	e010      	b.n	8009ffc <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8009fe0:	2b02      	cmp	r3, #2
 8009fe2:	d00b      	beq.n	8009ffc <prvDeleteTCB+0x58>
	__asm volatile
 8009fe4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009fe8:	f383 8811 	msr	BASEPRI, r3
 8009fec:	f3bf 8f6f 	isb	sy
 8009ff0:	f3bf 8f4f 	dsb	sy
 8009ff4:	60fb      	str	r3, [r7, #12]
}
 8009ff6:	bf00      	nop
 8009ff8:	bf00      	nop
 8009ffa:	e7fd      	b.n	8009ff8 <prvDeleteTCB+0x54>
	}
 8009ffc:	bf00      	nop
 8009ffe:	3710      	adds	r7, #16
 800a000:	46bd      	mov	sp, r7
 800a002:	bd80      	pop	{r7, pc}

0800a004 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800a004:	b480      	push	{r7}
 800a006:	b083      	sub	sp, #12
 800a008:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a00a:	4b0c      	ldr	r3, [pc, #48]	@ (800a03c <prvResetNextTaskUnblockTime+0x38>)
 800a00c:	681b      	ldr	r3, [r3, #0]
 800a00e:	681b      	ldr	r3, [r3, #0]
 800a010:	2b00      	cmp	r3, #0
 800a012:	d104      	bne.n	800a01e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800a014:	4b0a      	ldr	r3, [pc, #40]	@ (800a040 <prvResetNextTaskUnblockTime+0x3c>)
 800a016:	f04f 32ff 	mov.w	r2, #4294967295
 800a01a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800a01c:	e008      	b.n	800a030 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a01e:	4b07      	ldr	r3, [pc, #28]	@ (800a03c <prvResetNextTaskUnblockTime+0x38>)
 800a020:	681b      	ldr	r3, [r3, #0]
 800a022:	68db      	ldr	r3, [r3, #12]
 800a024:	68db      	ldr	r3, [r3, #12]
 800a026:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	685b      	ldr	r3, [r3, #4]
 800a02c:	4a04      	ldr	r2, [pc, #16]	@ (800a040 <prvResetNextTaskUnblockTime+0x3c>)
 800a02e:	6013      	str	r3, [r2, #0]
}
 800a030:	bf00      	nop
 800a032:	370c      	adds	r7, #12
 800a034:	46bd      	mov	sp, r7
 800a036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a03a:	4770      	bx	lr
 800a03c:	200010d4 	.word	0x200010d4
 800a040:	2000113c 	.word	0x2000113c

0800a044 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800a044:	b480      	push	{r7}
 800a046:	b083      	sub	sp, #12
 800a048:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800a04a:	4b0b      	ldr	r3, [pc, #44]	@ (800a078 <xTaskGetSchedulerState+0x34>)
 800a04c:	681b      	ldr	r3, [r3, #0]
 800a04e:	2b00      	cmp	r3, #0
 800a050:	d102      	bne.n	800a058 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800a052:	2301      	movs	r3, #1
 800a054:	607b      	str	r3, [r7, #4]
 800a056:	e008      	b.n	800a06a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a058:	4b08      	ldr	r3, [pc, #32]	@ (800a07c <xTaskGetSchedulerState+0x38>)
 800a05a:	681b      	ldr	r3, [r3, #0]
 800a05c:	2b00      	cmp	r3, #0
 800a05e:	d102      	bne.n	800a066 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800a060:	2302      	movs	r3, #2
 800a062:	607b      	str	r3, [r7, #4]
 800a064:	e001      	b.n	800a06a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800a066:	2300      	movs	r3, #0
 800a068:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800a06a:	687b      	ldr	r3, [r7, #4]
	}
 800a06c:	4618      	mov	r0, r3
 800a06e:	370c      	adds	r7, #12
 800a070:	46bd      	mov	sp, r7
 800a072:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a076:	4770      	bx	lr
 800a078:	20001128 	.word	0x20001128
 800a07c:	20001144 	.word	0x20001144

0800a080 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800a080:	b580      	push	{r7, lr}
 800a082:	b086      	sub	sp, #24
 800a084:	af00      	add	r7, sp, #0
 800a086:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800a08c:	2300      	movs	r3, #0
 800a08e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	2b00      	cmp	r3, #0
 800a094:	d058      	beq.n	800a148 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800a096:	4b2f      	ldr	r3, [pc, #188]	@ (800a154 <xTaskPriorityDisinherit+0xd4>)
 800a098:	681b      	ldr	r3, [r3, #0]
 800a09a:	693a      	ldr	r2, [r7, #16]
 800a09c:	429a      	cmp	r2, r3
 800a09e:	d00b      	beq.n	800a0b8 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800a0a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a0a4:	f383 8811 	msr	BASEPRI, r3
 800a0a8:	f3bf 8f6f 	isb	sy
 800a0ac:	f3bf 8f4f 	dsb	sy
 800a0b0:	60fb      	str	r3, [r7, #12]
}
 800a0b2:	bf00      	nop
 800a0b4:	bf00      	nop
 800a0b6:	e7fd      	b.n	800a0b4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800a0b8:	693b      	ldr	r3, [r7, #16]
 800a0ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a0bc:	2b00      	cmp	r3, #0
 800a0be:	d10b      	bne.n	800a0d8 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800a0c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a0c4:	f383 8811 	msr	BASEPRI, r3
 800a0c8:	f3bf 8f6f 	isb	sy
 800a0cc:	f3bf 8f4f 	dsb	sy
 800a0d0:	60bb      	str	r3, [r7, #8]
}
 800a0d2:	bf00      	nop
 800a0d4:	bf00      	nop
 800a0d6:	e7fd      	b.n	800a0d4 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800a0d8:	693b      	ldr	r3, [r7, #16]
 800a0da:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a0dc:	1e5a      	subs	r2, r3, #1
 800a0de:	693b      	ldr	r3, [r7, #16]
 800a0e0:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800a0e2:	693b      	ldr	r3, [r7, #16]
 800a0e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a0e6:	693b      	ldr	r3, [r7, #16]
 800a0e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a0ea:	429a      	cmp	r2, r3
 800a0ec:	d02c      	beq.n	800a148 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800a0ee:	693b      	ldr	r3, [r7, #16]
 800a0f0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a0f2:	2b00      	cmp	r3, #0
 800a0f4:	d128      	bne.n	800a148 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a0f6:	693b      	ldr	r3, [r7, #16]
 800a0f8:	3304      	adds	r3, #4
 800a0fa:	4618      	mov	r0, r3
 800a0fc:	f7fe fc54 	bl	80089a8 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800a100:	693b      	ldr	r3, [r7, #16]
 800a102:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a104:	693b      	ldr	r3, [r7, #16]
 800a106:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a108:	693b      	ldr	r3, [r7, #16]
 800a10a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a10c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800a110:	693b      	ldr	r3, [r7, #16]
 800a112:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800a114:	693b      	ldr	r3, [r7, #16]
 800a116:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a118:	4b0f      	ldr	r3, [pc, #60]	@ (800a158 <xTaskPriorityDisinherit+0xd8>)
 800a11a:	681b      	ldr	r3, [r3, #0]
 800a11c:	429a      	cmp	r2, r3
 800a11e:	d903      	bls.n	800a128 <xTaskPriorityDisinherit+0xa8>
 800a120:	693b      	ldr	r3, [r7, #16]
 800a122:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a124:	4a0c      	ldr	r2, [pc, #48]	@ (800a158 <xTaskPriorityDisinherit+0xd8>)
 800a126:	6013      	str	r3, [r2, #0]
 800a128:	693b      	ldr	r3, [r7, #16]
 800a12a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a12c:	4613      	mov	r3, r2
 800a12e:	009b      	lsls	r3, r3, #2
 800a130:	4413      	add	r3, r2
 800a132:	009b      	lsls	r3, r3, #2
 800a134:	4a09      	ldr	r2, [pc, #36]	@ (800a15c <xTaskPriorityDisinherit+0xdc>)
 800a136:	441a      	add	r2, r3
 800a138:	693b      	ldr	r3, [r7, #16]
 800a13a:	3304      	adds	r3, #4
 800a13c:	4619      	mov	r1, r3
 800a13e:	4610      	mov	r0, r2
 800a140:	f7fe fbd5 	bl	80088ee <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800a144:	2301      	movs	r3, #1
 800a146:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800a148:	697b      	ldr	r3, [r7, #20]
	}
 800a14a:	4618      	mov	r0, r3
 800a14c:	3718      	adds	r7, #24
 800a14e:	46bd      	mov	sp, r7
 800a150:	bd80      	pop	{r7, pc}
 800a152:	bf00      	nop
 800a154:	20000c48 	.word	0x20000c48
 800a158:	20001124 	.word	0x20001124
 800a15c:	20000c4c 	.word	0x20000c4c

0800a160 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800a160:	b580      	push	{r7, lr}
 800a162:	b084      	sub	sp, #16
 800a164:	af00      	add	r7, sp, #0
 800a166:	6078      	str	r0, [r7, #4]
 800a168:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800a16a:	4b21      	ldr	r3, [pc, #132]	@ (800a1f0 <prvAddCurrentTaskToDelayedList+0x90>)
 800a16c:	681b      	ldr	r3, [r3, #0]
 800a16e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a170:	4b20      	ldr	r3, [pc, #128]	@ (800a1f4 <prvAddCurrentTaskToDelayedList+0x94>)
 800a172:	681b      	ldr	r3, [r3, #0]
 800a174:	3304      	adds	r3, #4
 800a176:	4618      	mov	r0, r3
 800a178:	f7fe fc16 	bl	80089a8 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800a17c:	687b      	ldr	r3, [r7, #4]
 800a17e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a182:	d10a      	bne.n	800a19a <prvAddCurrentTaskToDelayedList+0x3a>
 800a184:	683b      	ldr	r3, [r7, #0]
 800a186:	2b00      	cmp	r3, #0
 800a188:	d007      	beq.n	800a19a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a18a:	4b1a      	ldr	r3, [pc, #104]	@ (800a1f4 <prvAddCurrentTaskToDelayedList+0x94>)
 800a18c:	681b      	ldr	r3, [r3, #0]
 800a18e:	3304      	adds	r3, #4
 800a190:	4619      	mov	r1, r3
 800a192:	4819      	ldr	r0, [pc, #100]	@ (800a1f8 <prvAddCurrentTaskToDelayedList+0x98>)
 800a194:	f7fe fbab 	bl	80088ee <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800a198:	e026      	b.n	800a1e8 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800a19a:	68fa      	ldr	r2, [r7, #12]
 800a19c:	687b      	ldr	r3, [r7, #4]
 800a19e:	4413      	add	r3, r2
 800a1a0:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800a1a2:	4b14      	ldr	r3, [pc, #80]	@ (800a1f4 <prvAddCurrentTaskToDelayedList+0x94>)
 800a1a4:	681b      	ldr	r3, [r3, #0]
 800a1a6:	68ba      	ldr	r2, [r7, #8]
 800a1a8:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800a1aa:	68ba      	ldr	r2, [r7, #8]
 800a1ac:	68fb      	ldr	r3, [r7, #12]
 800a1ae:	429a      	cmp	r2, r3
 800a1b0:	d209      	bcs.n	800a1c6 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a1b2:	4b12      	ldr	r3, [pc, #72]	@ (800a1fc <prvAddCurrentTaskToDelayedList+0x9c>)
 800a1b4:	681a      	ldr	r2, [r3, #0]
 800a1b6:	4b0f      	ldr	r3, [pc, #60]	@ (800a1f4 <prvAddCurrentTaskToDelayedList+0x94>)
 800a1b8:	681b      	ldr	r3, [r3, #0]
 800a1ba:	3304      	adds	r3, #4
 800a1bc:	4619      	mov	r1, r3
 800a1be:	4610      	mov	r0, r2
 800a1c0:	f7fe fbb9 	bl	8008936 <vListInsert>
}
 800a1c4:	e010      	b.n	800a1e8 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a1c6:	4b0e      	ldr	r3, [pc, #56]	@ (800a200 <prvAddCurrentTaskToDelayedList+0xa0>)
 800a1c8:	681a      	ldr	r2, [r3, #0]
 800a1ca:	4b0a      	ldr	r3, [pc, #40]	@ (800a1f4 <prvAddCurrentTaskToDelayedList+0x94>)
 800a1cc:	681b      	ldr	r3, [r3, #0]
 800a1ce:	3304      	adds	r3, #4
 800a1d0:	4619      	mov	r1, r3
 800a1d2:	4610      	mov	r0, r2
 800a1d4:	f7fe fbaf 	bl	8008936 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800a1d8:	4b0a      	ldr	r3, [pc, #40]	@ (800a204 <prvAddCurrentTaskToDelayedList+0xa4>)
 800a1da:	681b      	ldr	r3, [r3, #0]
 800a1dc:	68ba      	ldr	r2, [r7, #8]
 800a1de:	429a      	cmp	r2, r3
 800a1e0:	d202      	bcs.n	800a1e8 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800a1e2:	4a08      	ldr	r2, [pc, #32]	@ (800a204 <prvAddCurrentTaskToDelayedList+0xa4>)
 800a1e4:	68bb      	ldr	r3, [r7, #8]
 800a1e6:	6013      	str	r3, [r2, #0]
}
 800a1e8:	bf00      	nop
 800a1ea:	3710      	adds	r7, #16
 800a1ec:	46bd      	mov	sp, r7
 800a1ee:	bd80      	pop	{r7, pc}
 800a1f0:	20001120 	.word	0x20001120
 800a1f4:	20000c48 	.word	0x20000c48
 800a1f8:	20001108 	.word	0x20001108
 800a1fc:	200010d8 	.word	0x200010d8
 800a200:	200010d4 	.word	0x200010d4
 800a204:	2000113c 	.word	0x2000113c

0800a208 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800a208:	b580      	push	{r7, lr}
 800a20a:	b08a      	sub	sp, #40	@ 0x28
 800a20c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800a20e:	2300      	movs	r3, #0
 800a210:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800a212:	f000 fb13 	bl	800a83c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800a216:	4b1d      	ldr	r3, [pc, #116]	@ (800a28c <xTimerCreateTimerTask+0x84>)
 800a218:	681b      	ldr	r3, [r3, #0]
 800a21a:	2b00      	cmp	r3, #0
 800a21c:	d021      	beq.n	800a262 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800a21e:	2300      	movs	r3, #0
 800a220:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800a222:	2300      	movs	r3, #0
 800a224:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800a226:	1d3a      	adds	r2, r7, #4
 800a228:	f107 0108 	add.w	r1, r7, #8
 800a22c:	f107 030c 	add.w	r3, r7, #12
 800a230:	4618      	mov	r0, r3
 800a232:	f7fe fb15 	bl	8008860 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800a236:	6879      	ldr	r1, [r7, #4]
 800a238:	68bb      	ldr	r3, [r7, #8]
 800a23a:	68fa      	ldr	r2, [r7, #12]
 800a23c:	9202      	str	r2, [sp, #8]
 800a23e:	9301      	str	r3, [sp, #4]
 800a240:	2302      	movs	r3, #2
 800a242:	9300      	str	r3, [sp, #0]
 800a244:	2300      	movs	r3, #0
 800a246:	460a      	mov	r2, r1
 800a248:	4911      	ldr	r1, [pc, #68]	@ (800a290 <xTimerCreateTimerTask+0x88>)
 800a24a:	4812      	ldr	r0, [pc, #72]	@ (800a294 <xTimerCreateTimerTask+0x8c>)
 800a24c:	f7ff f8d0 	bl	80093f0 <xTaskCreateStatic>
 800a250:	4603      	mov	r3, r0
 800a252:	4a11      	ldr	r2, [pc, #68]	@ (800a298 <xTimerCreateTimerTask+0x90>)
 800a254:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800a256:	4b10      	ldr	r3, [pc, #64]	@ (800a298 <xTimerCreateTimerTask+0x90>)
 800a258:	681b      	ldr	r3, [r3, #0]
 800a25a:	2b00      	cmp	r3, #0
 800a25c:	d001      	beq.n	800a262 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800a25e:	2301      	movs	r3, #1
 800a260:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800a262:	697b      	ldr	r3, [r7, #20]
 800a264:	2b00      	cmp	r3, #0
 800a266:	d10b      	bne.n	800a280 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800a268:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a26c:	f383 8811 	msr	BASEPRI, r3
 800a270:	f3bf 8f6f 	isb	sy
 800a274:	f3bf 8f4f 	dsb	sy
 800a278:	613b      	str	r3, [r7, #16]
}
 800a27a:	bf00      	nop
 800a27c:	bf00      	nop
 800a27e:	e7fd      	b.n	800a27c <xTimerCreateTimerTask+0x74>
	return xReturn;
 800a280:	697b      	ldr	r3, [r7, #20]
}
 800a282:	4618      	mov	r0, r3
 800a284:	3718      	adds	r7, #24
 800a286:	46bd      	mov	sp, r7
 800a288:	bd80      	pop	{r7, pc}
 800a28a:	bf00      	nop
 800a28c:	20001178 	.word	0x20001178
 800a290:	0800fd50 	.word	0x0800fd50
 800a294:	0800a3d5 	.word	0x0800a3d5
 800a298:	2000117c 	.word	0x2000117c

0800a29c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800a29c:	b580      	push	{r7, lr}
 800a29e:	b08a      	sub	sp, #40	@ 0x28
 800a2a0:	af00      	add	r7, sp, #0
 800a2a2:	60f8      	str	r0, [r7, #12]
 800a2a4:	60b9      	str	r1, [r7, #8]
 800a2a6:	607a      	str	r2, [r7, #4]
 800a2a8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800a2aa:	2300      	movs	r3, #0
 800a2ac:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800a2ae:	68fb      	ldr	r3, [r7, #12]
 800a2b0:	2b00      	cmp	r3, #0
 800a2b2:	d10b      	bne.n	800a2cc <xTimerGenericCommand+0x30>
	__asm volatile
 800a2b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a2b8:	f383 8811 	msr	BASEPRI, r3
 800a2bc:	f3bf 8f6f 	isb	sy
 800a2c0:	f3bf 8f4f 	dsb	sy
 800a2c4:	623b      	str	r3, [r7, #32]
}
 800a2c6:	bf00      	nop
 800a2c8:	bf00      	nop
 800a2ca:	e7fd      	b.n	800a2c8 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800a2cc:	4b19      	ldr	r3, [pc, #100]	@ (800a334 <xTimerGenericCommand+0x98>)
 800a2ce:	681b      	ldr	r3, [r3, #0]
 800a2d0:	2b00      	cmp	r3, #0
 800a2d2:	d02a      	beq.n	800a32a <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800a2d4:	68bb      	ldr	r3, [r7, #8]
 800a2d6:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800a2d8:	687b      	ldr	r3, [r7, #4]
 800a2da:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800a2dc:	68fb      	ldr	r3, [r7, #12]
 800a2de:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800a2e0:	68bb      	ldr	r3, [r7, #8]
 800a2e2:	2b05      	cmp	r3, #5
 800a2e4:	dc18      	bgt.n	800a318 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800a2e6:	f7ff fead 	bl	800a044 <xTaskGetSchedulerState>
 800a2ea:	4603      	mov	r3, r0
 800a2ec:	2b02      	cmp	r3, #2
 800a2ee:	d109      	bne.n	800a304 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800a2f0:	4b10      	ldr	r3, [pc, #64]	@ (800a334 <xTimerGenericCommand+0x98>)
 800a2f2:	6818      	ldr	r0, [r3, #0]
 800a2f4:	f107 0110 	add.w	r1, r7, #16
 800a2f8:	2300      	movs	r3, #0
 800a2fa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a2fc:	f7fe fc88 	bl	8008c10 <xQueueGenericSend>
 800a300:	6278      	str	r0, [r7, #36]	@ 0x24
 800a302:	e012      	b.n	800a32a <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800a304:	4b0b      	ldr	r3, [pc, #44]	@ (800a334 <xTimerGenericCommand+0x98>)
 800a306:	6818      	ldr	r0, [r3, #0]
 800a308:	f107 0110 	add.w	r1, r7, #16
 800a30c:	2300      	movs	r3, #0
 800a30e:	2200      	movs	r2, #0
 800a310:	f7fe fc7e 	bl	8008c10 <xQueueGenericSend>
 800a314:	6278      	str	r0, [r7, #36]	@ 0x24
 800a316:	e008      	b.n	800a32a <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800a318:	4b06      	ldr	r3, [pc, #24]	@ (800a334 <xTimerGenericCommand+0x98>)
 800a31a:	6818      	ldr	r0, [r3, #0]
 800a31c:	f107 0110 	add.w	r1, r7, #16
 800a320:	2300      	movs	r3, #0
 800a322:	683a      	ldr	r2, [r7, #0]
 800a324:	f7fe fd76 	bl	8008e14 <xQueueGenericSendFromISR>
 800a328:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800a32a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800a32c:	4618      	mov	r0, r3
 800a32e:	3728      	adds	r7, #40	@ 0x28
 800a330:	46bd      	mov	sp, r7
 800a332:	bd80      	pop	{r7, pc}
 800a334:	20001178 	.word	0x20001178

0800a338 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800a338:	b580      	push	{r7, lr}
 800a33a:	b088      	sub	sp, #32
 800a33c:	af02      	add	r7, sp, #8
 800a33e:	6078      	str	r0, [r7, #4]
 800a340:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a342:	4b23      	ldr	r3, [pc, #140]	@ (800a3d0 <prvProcessExpiredTimer+0x98>)
 800a344:	681b      	ldr	r3, [r3, #0]
 800a346:	68db      	ldr	r3, [r3, #12]
 800a348:	68db      	ldr	r3, [r3, #12]
 800a34a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a34c:	697b      	ldr	r3, [r7, #20]
 800a34e:	3304      	adds	r3, #4
 800a350:	4618      	mov	r0, r3
 800a352:	f7fe fb29 	bl	80089a8 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a356:	697b      	ldr	r3, [r7, #20]
 800a358:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a35c:	f003 0304 	and.w	r3, r3, #4
 800a360:	2b00      	cmp	r3, #0
 800a362:	d023      	beq.n	800a3ac <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800a364:	697b      	ldr	r3, [r7, #20]
 800a366:	699a      	ldr	r2, [r3, #24]
 800a368:	687b      	ldr	r3, [r7, #4]
 800a36a:	18d1      	adds	r1, r2, r3
 800a36c:	687b      	ldr	r3, [r7, #4]
 800a36e:	683a      	ldr	r2, [r7, #0]
 800a370:	6978      	ldr	r0, [r7, #20]
 800a372:	f000 f8d5 	bl	800a520 <prvInsertTimerInActiveList>
 800a376:	4603      	mov	r3, r0
 800a378:	2b00      	cmp	r3, #0
 800a37a:	d020      	beq.n	800a3be <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a37c:	2300      	movs	r3, #0
 800a37e:	9300      	str	r3, [sp, #0]
 800a380:	2300      	movs	r3, #0
 800a382:	687a      	ldr	r2, [r7, #4]
 800a384:	2100      	movs	r1, #0
 800a386:	6978      	ldr	r0, [r7, #20]
 800a388:	f7ff ff88 	bl	800a29c <xTimerGenericCommand>
 800a38c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800a38e:	693b      	ldr	r3, [r7, #16]
 800a390:	2b00      	cmp	r3, #0
 800a392:	d114      	bne.n	800a3be <prvProcessExpiredTimer+0x86>
	__asm volatile
 800a394:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a398:	f383 8811 	msr	BASEPRI, r3
 800a39c:	f3bf 8f6f 	isb	sy
 800a3a0:	f3bf 8f4f 	dsb	sy
 800a3a4:	60fb      	str	r3, [r7, #12]
}
 800a3a6:	bf00      	nop
 800a3a8:	bf00      	nop
 800a3aa:	e7fd      	b.n	800a3a8 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a3ac:	697b      	ldr	r3, [r7, #20]
 800a3ae:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a3b2:	f023 0301 	bic.w	r3, r3, #1
 800a3b6:	b2da      	uxtb	r2, r3
 800a3b8:	697b      	ldr	r3, [r7, #20]
 800a3ba:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a3be:	697b      	ldr	r3, [r7, #20]
 800a3c0:	6a1b      	ldr	r3, [r3, #32]
 800a3c2:	6978      	ldr	r0, [r7, #20]
 800a3c4:	4798      	blx	r3
}
 800a3c6:	bf00      	nop
 800a3c8:	3718      	adds	r7, #24
 800a3ca:	46bd      	mov	sp, r7
 800a3cc:	bd80      	pop	{r7, pc}
 800a3ce:	bf00      	nop
 800a3d0:	20001170 	.word	0x20001170

0800a3d4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800a3d4:	b580      	push	{r7, lr}
 800a3d6:	b084      	sub	sp, #16
 800a3d8:	af00      	add	r7, sp, #0
 800a3da:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800a3dc:	f107 0308 	add.w	r3, r7, #8
 800a3e0:	4618      	mov	r0, r3
 800a3e2:	f000 f859 	bl	800a498 <prvGetNextExpireTime>
 800a3e6:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800a3e8:	68bb      	ldr	r3, [r7, #8]
 800a3ea:	4619      	mov	r1, r3
 800a3ec:	68f8      	ldr	r0, [r7, #12]
 800a3ee:	f000 f805 	bl	800a3fc <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800a3f2:	f000 f8d7 	bl	800a5a4 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800a3f6:	bf00      	nop
 800a3f8:	e7f0      	b.n	800a3dc <prvTimerTask+0x8>
	...

0800a3fc <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800a3fc:	b580      	push	{r7, lr}
 800a3fe:	b084      	sub	sp, #16
 800a400:	af00      	add	r7, sp, #0
 800a402:	6078      	str	r0, [r7, #4]
 800a404:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800a406:	f7ff fa37 	bl	8009878 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a40a:	f107 0308 	add.w	r3, r7, #8
 800a40e:	4618      	mov	r0, r3
 800a410:	f000 f866 	bl	800a4e0 <prvSampleTimeNow>
 800a414:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800a416:	68bb      	ldr	r3, [r7, #8]
 800a418:	2b00      	cmp	r3, #0
 800a41a:	d130      	bne.n	800a47e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800a41c:	683b      	ldr	r3, [r7, #0]
 800a41e:	2b00      	cmp	r3, #0
 800a420:	d10a      	bne.n	800a438 <prvProcessTimerOrBlockTask+0x3c>
 800a422:	687a      	ldr	r2, [r7, #4]
 800a424:	68fb      	ldr	r3, [r7, #12]
 800a426:	429a      	cmp	r2, r3
 800a428:	d806      	bhi.n	800a438 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800a42a:	f7ff fa33 	bl	8009894 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800a42e:	68f9      	ldr	r1, [r7, #12]
 800a430:	6878      	ldr	r0, [r7, #4]
 800a432:	f7ff ff81 	bl	800a338 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800a436:	e024      	b.n	800a482 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800a438:	683b      	ldr	r3, [r7, #0]
 800a43a:	2b00      	cmp	r3, #0
 800a43c:	d008      	beq.n	800a450 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800a43e:	4b13      	ldr	r3, [pc, #76]	@ (800a48c <prvProcessTimerOrBlockTask+0x90>)
 800a440:	681b      	ldr	r3, [r3, #0]
 800a442:	681b      	ldr	r3, [r3, #0]
 800a444:	2b00      	cmp	r3, #0
 800a446:	d101      	bne.n	800a44c <prvProcessTimerOrBlockTask+0x50>
 800a448:	2301      	movs	r3, #1
 800a44a:	e000      	b.n	800a44e <prvProcessTimerOrBlockTask+0x52>
 800a44c:	2300      	movs	r3, #0
 800a44e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800a450:	4b0f      	ldr	r3, [pc, #60]	@ (800a490 <prvProcessTimerOrBlockTask+0x94>)
 800a452:	6818      	ldr	r0, [r3, #0]
 800a454:	687a      	ldr	r2, [r7, #4]
 800a456:	68fb      	ldr	r3, [r7, #12]
 800a458:	1ad3      	subs	r3, r2, r3
 800a45a:	683a      	ldr	r2, [r7, #0]
 800a45c:	4619      	mov	r1, r3
 800a45e:	f7fe ff93 	bl	8009388 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800a462:	f7ff fa17 	bl	8009894 <xTaskResumeAll>
 800a466:	4603      	mov	r3, r0
 800a468:	2b00      	cmp	r3, #0
 800a46a:	d10a      	bne.n	800a482 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800a46c:	4b09      	ldr	r3, [pc, #36]	@ (800a494 <prvProcessTimerOrBlockTask+0x98>)
 800a46e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a472:	601a      	str	r2, [r3, #0]
 800a474:	f3bf 8f4f 	dsb	sy
 800a478:	f3bf 8f6f 	isb	sy
}
 800a47c:	e001      	b.n	800a482 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800a47e:	f7ff fa09 	bl	8009894 <xTaskResumeAll>
}
 800a482:	bf00      	nop
 800a484:	3710      	adds	r7, #16
 800a486:	46bd      	mov	sp, r7
 800a488:	bd80      	pop	{r7, pc}
 800a48a:	bf00      	nop
 800a48c:	20001174 	.word	0x20001174
 800a490:	20001178 	.word	0x20001178
 800a494:	e000ed04 	.word	0xe000ed04

0800a498 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800a498:	b480      	push	{r7}
 800a49a:	b085      	sub	sp, #20
 800a49c:	af00      	add	r7, sp, #0
 800a49e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800a4a0:	4b0e      	ldr	r3, [pc, #56]	@ (800a4dc <prvGetNextExpireTime+0x44>)
 800a4a2:	681b      	ldr	r3, [r3, #0]
 800a4a4:	681b      	ldr	r3, [r3, #0]
 800a4a6:	2b00      	cmp	r3, #0
 800a4a8:	d101      	bne.n	800a4ae <prvGetNextExpireTime+0x16>
 800a4aa:	2201      	movs	r2, #1
 800a4ac:	e000      	b.n	800a4b0 <prvGetNextExpireTime+0x18>
 800a4ae:	2200      	movs	r2, #0
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	681b      	ldr	r3, [r3, #0]
 800a4b8:	2b00      	cmp	r3, #0
 800a4ba:	d105      	bne.n	800a4c8 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a4bc:	4b07      	ldr	r3, [pc, #28]	@ (800a4dc <prvGetNextExpireTime+0x44>)
 800a4be:	681b      	ldr	r3, [r3, #0]
 800a4c0:	68db      	ldr	r3, [r3, #12]
 800a4c2:	681b      	ldr	r3, [r3, #0]
 800a4c4:	60fb      	str	r3, [r7, #12]
 800a4c6:	e001      	b.n	800a4cc <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800a4c8:	2300      	movs	r3, #0
 800a4ca:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800a4cc:	68fb      	ldr	r3, [r7, #12]
}
 800a4ce:	4618      	mov	r0, r3
 800a4d0:	3714      	adds	r7, #20
 800a4d2:	46bd      	mov	sp, r7
 800a4d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4d8:	4770      	bx	lr
 800a4da:	bf00      	nop
 800a4dc:	20001170 	.word	0x20001170

0800a4e0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800a4e0:	b580      	push	{r7, lr}
 800a4e2:	b084      	sub	sp, #16
 800a4e4:	af00      	add	r7, sp, #0
 800a4e6:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800a4e8:	f7ff fa72 	bl	80099d0 <xTaskGetTickCount>
 800a4ec:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800a4ee:	4b0b      	ldr	r3, [pc, #44]	@ (800a51c <prvSampleTimeNow+0x3c>)
 800a4f0:	681b      	ldr	r3, [r3, #0]
 800a4f2:	68fa      	ldr	r2, [r7, #12]
 800a4f4:	429a      	cmp	r2, r3
 800a4f6:	d205      	bcs.n	800a504 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800a4f8:	f000 f93a 	bl	800a770 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	2201      	movs	r2, #1
 800a500:	601a      	str	r2, [r3, #0]
 800a502:	e002      	b.n	800a50a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800a504:	687b      	ldr	r3, [r7, #4]
 800a506:	2200      	movs	r2, #0
 800a508:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800a50a:	4a04      	ldr	r2, [pc, #16]	@ (800a51c <prvSampleTimeNow+0x3c>)
 800a50c:	68fb      	ldr	r3, [r7, #12]
 800a50e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800a510:	68fb      	ldr	r3, [r7, #12]
}
 800a512:	4618      	mov	r0, r3
 800a514:	3710      	adds	r7, #16
 800a516:	46bd      	mov	sp, r7
 800a518:	bd80      	pop	{r7, pc}
 800a51a:	bf00      	nop
 800a51c:	20001180 	.word	0x20001180

0800a520 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800a520:	b580      	push	{r7, lr}
 800a522:	b086      	sub	sp, #24
 800a524:	af00      	add	r7, sp, #0
 800a526:	60f8      	str	r0, [r7, #12]
 800a528:	60b9      	str	r1, [r7, #8]
 800a52a:	607a      	str	r2, [r7, #4]
 800a52c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800a52e:	2300      	movs	r3, #0
 800a530:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800a532:	68fb      	ldr	r3, [r7, #12]
 800a534:	68ba      	ldr	r2, [r7, #8]
 800a536:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a538:	68fb      	ldr	r3, [r7, #12]
 800a53a:	68fa      	ldr	r2, [r7, #12]
 800a53c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800a53e:	68ba      	ldr	r2, [r7, #8]
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	429a      	cmp	r2, r3
 800a544:	d812      	bhi.n	800a56c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a546:	687a      	ldr	r2, [r7, #4]
 800a548:	683b      	ldr	r3, [r7, #0]
 800a54a:	1ad2      	subs	r2, r2, r3
 800a54c:	68fb      	ldr	r3, [r7, #12]
 800a54e:	699b      	ldr	r3, [r3, #24]
 800a550:	429a      	cmp	r2, r3
 800a552:	d302      	bcc.n	800a55a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800a554:	2301      	movs	r3, #1
 800a556:	617b      	str	r3, [r7, #20]
 800a558:	e01b      	b.n	800a592 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800a55a:	4b10      	ldr	r3, [pc, #64]	@ (800a59c <prvInsertTimerInActiveList+0x7c>)
 800a55c:	681a      	ldr	r2, [r3, #0]
 800a55e:	68fb      	ldr	r3, [r7, #12]
 800a560:	3304      	adds	r3, #4
 800a562:	4619      	mov	r1, r3
 800a564:	4610      	mov	r0, r2
 800a566:	f7fe f9e6 	bl	8008936 <vListInsert>
 800a56a:	e012      	b.n	800a592 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800a56c:	687a      	ldr	r2, [r7, #4]
 800a56e:	683b      	ldr	r3, [r7, #0]
 800a570:	429a      	cmp	r2, r3
 800a572:	d206      	bcs.n	800a582 <prvInsertTimerInActiveList+0x62>
 800a574:	68ba      	ldr	r2, [r7, #8]
 800a576:	683b      	ldr	r3, [r7, #0]
 800a578:	429a      	cmp	r2, r3
 800a57a:	d302      	bcc.n	800a582 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800a57c:	2301      	movs	r3, #1
 800a57e:	617b      	str	r3, [r7, #20]
 800a580:	e007      	b.n	800a592 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a582:	4b07      	ldr	r3, [pc, #28]	@ (800a5a0 <prvInsertTimerInActiveList+0x80>)
 800a584:	681a      	ldr	r2, [r3, #0]
 800a586:	68fb      	ldr	r3, [r7, #12]
 800a588:	3304      	adds	r3, #4
 800a58a:	4619      	mov	r1, r3
 800a58c:	4610      	mov	r0, r2
 800a58e:	f7fe f9d2 	bl	8008936 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800a592:	697b      	ldr	r3, [r7, #20]
}
 800a594:	4618      	mov	r0, r3
 800a596:	3718      	adds	r7, #24
 800a598:	46bd      	mov	sp, r7
 800a59a:	bd80      	pop	{r7, pc}
 800a59c:	20001174 	.word	0x20001174
 800a5a0:	20001170 	.word	0x20001170

0800a5a4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800a5a4:	b580      	push	{r7, lr}
 800a5a6:	b08e      	sub	sp, #56	@ 0x38
 800a5a8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a5aa:	e0ce      	b.n	800a74a <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	2b00      	cmp	r3, #0
 800a5b0:	da19      	bge.n	800a5e6 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800a5b2:	1d3b      	adds	r3, r7, #4
 800a5b4:	3304      	adds	r3, #4
 800a5b6:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800a5b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a5ba:	2b00      	cmp	r3, #0
 800a5bc:	d10b      	bne.n	800a5d6 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800a5be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a5c2:	f383 8811 	msr	BASEPRI, r3
 800a5c6:	f3bf 8f6f 	isb	sy
 800a5ca:	f3bf 8f4f 	dsb	sy
 800a5ce:	61fb      	str	r3, [r7, #28]
}
 800a5d0:	bf00      	nop
 800a5d2:	bf00      	nop
 800a5d4:	e7fd      	b.n	800a5d2 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800a5d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a5d8:	681b      	ldr	r3, [r3, #0]
 800a5da:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a5dc:	6850      	ldr	r0, [r2, #4]
 800a5de:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a5e0:	6892      	ldr	r2, [r2, #8]
 800a5e2:	4611      	mov	r1, r2
 800a5e4:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	2b00      	cmp	r3, #0
 800a5ea:	f2c0 80ae 	blt.w	800a74a <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800a5ee:	68fb      	ldr	r3, [r7, #12]
 800a5f0:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800a5f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a5f4:	695b      	ldr	r3, [r3, #20]
 800a5f6:	2b00      	cmp	r3, #0
 800a5f8:	d004      	beq.n	800a604 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a5fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a5fc:	3304      	adds	r3, #4
 800a5fe:	4618      	mov	r0, r3
 800a600:	f7fe f9d2 	bl	80089a8 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a604:	463b      	mov	r3, r7
 800a606:	4618      	mov	r0, r3
 800a608:	f7ff ff6a 	bl	800a4e0 <prvSampleTimeNow>
 800a60c:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800a60e:	687b      	ldr	r3, [r7, #4]
 800a610:	2b09      	cmp	r3, #9
 800a612:	f200 8097 	bhi.w	800a744 <prvProcessReceivedCommands+0x1a0>
 800a616:	a201      	add	r2, pc, #4	@ (adr r2, 800a61c <prvProcessReceivedCommands+0x78>)
 800a618:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a61c:	0800a645 	.word	0x0800a645
 800a620:	0800a645 	.word	0x0800a645
 800a624:	0800a645 	.word	0x0800a645
 800a628:	0800a6bb 	.word	0x0800a6bb
 800a62c:	0800a6cf 	.word	0x0800a6cf
 800a630:	0800a71b 	.word	0x0800a71b
 800a634:	0800a645 	.word	0x0800a645
 800a638:	0800a645 	.word	0x0800a645
 800a63c:	0800a6bb 	.word	0x0800a6bb
 800a640:	0800a6cf 	.word	0x0800a6cf
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a644:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a646:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a64a:	f043 0301 	orr.w	r3, r3, #1
 800a64e:	b2da      	uxtb	r2, r3
 800a650:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a652:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800a656:	68ba      	ldr	r2, [r7, #8]
 800a658:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a65a:	699b      	ldr	r3, [r3, #24]
 800a65c:	18d1      	adds	r1, r2, r3
 800a65e:	68bb      	ldr	r3, [r7, #8]
 800a660:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a662:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a664:	f7ff ff5c 	bl	800a520 <prvInsertTimerInActiveList>
 800a668:	4603      	mov	r3, r0
 800a66a:	2b00      	cmp	r3, #0
 800a66c:	d06c      	beq.n	800a748 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a66e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a670:	6a1b      	ldr	r3, [r3, #32]
 800a672:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a674:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a676:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a678:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a67c:	f003 0304 	and.w	r3, r3, #4
 800a680:	2b00      	cmp	r3, #0
 800a682:	d061      	beq.n	800a748 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800a684:	68ba      	ldr	r2, [r7, #8]
 800a686:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a688:	699b      	ldr	r3, [r3, #24]
 800a68a:	441a      	add	r2, r3
 800a68c:	2300      	movs	r3, #0
 800a68e:	9300      	str	r3, [sp, #0]
 800a690:	2300      	movs	r3, #0
 800a692:	2100      	movs	r1, #0
 800a694:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a696:	f7ff fe01 	bl	800a29c <xTimerGenericCommand>
 800a69a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800a69c:	6a3b      	ldr	r3, [r7, #32]
 800a69e:	2b00      	cmp	r3, #0
 800a6a0:	d152      	bne.n	800a748 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800a6a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a6a6:	f383 8811 	msr	BASEPRI, r3
 800a6aa:	f3bf 8f6f 	isb	sy
 800a6ae:	f3bf 8f4f 	dsb	sy
 800a6b2:	61bb      	str	r3, [r7, #24]
}
 800a6b4:	bf00      	nop
 800a6b6:	bf00      	nop
 800a6b8:	e7fd      	b.n	800a6b6 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a6ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a6bc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a6c0:	f023 0301 	bic.w	r3, r3, #1
 800a6c4:	b2da      	uxtb	r2, r3
 800a6c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a6c8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800a6cc:	e03d      	b.n	800a74a <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a6ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a6d0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a6d4:	f043 0301 	orr.w	r3, r3, #1
 800a6d8:	b2da      	uxtb	r2, r3
 800a6da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a6dc:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800a6e0:	68ba      	ldr	r2, [r7, #8]
 800a6e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a6e4:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800a6e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a6e8:	699b      	ldr	r3, [r3, #24]
 800a6ea:	2b00      	cmp	r3, #0
 800a6ec:	d10b      	bne.n	800a706 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800a6ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a6f2:	f383 8811 	msr	BASEPRI, r3
 800a6f6:	f3bf 8f6f 	isb	sy
 800a6fa:	f3bf 8f4f 	dsb	sy
 800a6fe:	617b      	str	r3, [r7, #20]
}
 800a700:	bf00      	nop
 800a702:	bf00      	nop
 800a704:	e7fd      	b.n	800a702 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800a706:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a708:	699a      	ldr	r2, [r3, #24]
 800a70a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a70c:	18d1      	adds	r1, r2, r3
 800a70e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a710:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a712:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a714:	f7ff ff04 	bl	800a520 <prvInsertTimerInActiveList>
					break;
 800a718:	e017      	b.n	800a74a <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800a71a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a71c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a720:	f003 0302 	and.w	r3, r3, #2
 800a724:	2b00      	cmp	r3, #0
 800a726:	d103      	bne.n	800a730 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800a728:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a72a:	f000 fbe5 	bl	800aef8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800a72e:	e00c      	b.n	800a74a <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a730:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a732:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a736:	f023 0301 	bic.w	r3, r3, #1
 800a73a:	b2da      	uxtb	r2, r3
 800a73c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a73e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800a742:	e002      	b.n	800a74a <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800a744:	bf00      	nop
 800a746:	e000      	b.n	800a74a <prvProcessReceivedCommands+0x1a6>
					break;
 800a748:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a74a:	4b08      	ldr	r3, [pc, #32]	@ (800a76c <prvProcessReceivedCommands+0x1c8>)
 800a74c:	681b      	ldr	r3, [r3, #0]
 800a74e:	1d39      	adds	r1, r7, #4
 800a750:	2200      	movs	r2, #0
 800a752:	4618      	mov	r0, r3
 800a754:	f7fe fbfc 	bl	8008f50 <xQueueReceive>
 800a758:	4603      	mov	r3, r0
 800a75a:	2b00      	cmp	r3, #0
 800a75c:	f47f af26 	bne.w	800a5ac <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800a760:	bf00      	nop
 800a762:	bf00      	nop
 800a764:	3730      	adds	r7, #48	@ 0x30
 800a766:	46bd      	mov	sp, r7
 800a768:	bd80      	pop	{r7, pc}
 800a76a:	bf00      	nop
 800a76c:	20001178 	.word	0x20001178

0800a770 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800a770:	b580      	push	{r7, lr}
 800a772:	b088      	sub	sp, #32
 800a774:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a776:	e049      	b.n	800a80c <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a778:	4b2e      	ldr	r3, [pc, #184]	@ (800a834 <prvSwitchTimerLists+0xc4>)
 800a77a:	681b      	ldr	r3, [r3, #0]
 800a77c:	68db      	ldr	r3, [r3, #12]
 800a77e:	681b      	ldr	r3, [r3, #0]
 800a780:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a782:	4b2c      	ldr	r3, [pc, #176]	@ (800a834 <prvSwitchTimerLists+0xc4>)
 800a784:	681b      	ldr	r3, [r3, #0]
 800a786:	68db      	ldr	r3, [r3, #12]
 800a788:	68db      	ldr	r3, [r3, #12]
 800a78a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a78c:	68fb      	ldr	r3, [r7, #12]
 800a78e:	3304      	adds	r3, #4
 800a790:	4618      	mov	r0, r3
 800a792:	f7fe f909 	bl	80089a8 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a796:	68fb      	ldr	r3, [r7, #12]
 800a798:	6a1b      	ldr	r3, [r3, #32]
 800a79a:	68f8      	ldr	r0, [r7, #12]
 800a79c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a79e:	68fb      	ldr	r3, [r7, #12]
 800a7a0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a7a4:	f003 0304 	and.w	r3, r3, #4
 800a7a8:	2b00      	cmp	r3, #0
 800a7aa:	d02f      	beq.n	800a80c <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800a7ac:	68fb      	ldr	r3, [r7, #12]
 800a7ae:	699b      	ldr	r3, [r3, #24]
 800a7b0:	693a      	ldr	r2, [r7, #16]
 800a7b2:	4413      	add	r3, r2
 800a7b4:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800a7b6:	68ba      	ldr	r2, [r7, #8]
 800a7b8:	693b      	ldr	r3, [r7, #16]
 800a7ba:	429a      	cmp	r2, r3
 800a7bc:	d90e      	bls.n	800a7dc <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800a7be:	68fb      	ldr	r3, [r7, #12]
 800a7c0:	68ba      	ldr	r2, [r7, #8]
 800a7c2:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a7c4:	68fb      	ldr	r3, [r7, #12]
 800a7c6:	68fa      	ldr	r2, [r7, #12]
 800a7c8:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a7ca:	4b1a      	ldr	r3, [pc, #104]	@ (800a834 <prvSwitchTimerLists+0xc4>)
 800a7cc:	681a      	ldr	r2, [r3, #0]
 800a7ce:	68fb      	ldr	r3, [r7, #12]
 800a7d0:	3304      	adds	r3, #4
 800a7d2:	4619      	mov	r1, r3
 800a7d4:	4610      	mov	r0, r2
 800a7d6:	f7fe f8ae 	bl	8008936 <vListInsert>
 800a7da:	e017      	b.n	800a80c <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a7dc:	2300      	movs	r3, #0
 800a7de:	9300      	str	r3, [sp, #0]
 800a7e0:	2300      	movs	r3, #0
 800a7e2:	693a      	ldr	r2, [r7, #16]
 800a7e4:	2100      	movs	r1, #0
 800a7e6:	68f8      	ldr	r0, [r7, #12]
 800a7e8:	f7ff fd58 	bl	800a29c <xTimerGenericCommand>
 800a7ec:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	2b00      	cmp	r3, #0
 800a7f2:	d10b      	bne.n	800a80c <prvSwitchTimerLists+0x9c>
	__asm volatile
 800a7f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a7f8:	f383 8811 	msr	BASEPRI, r3
 800a7fc:	f3bf 8f6f 	isb	sy
 800a800:	f3bf 8f4f 	dsb	sy
 800a804:	603b      	str	r3, [r7, #0]
}
 800a806:	bf00      	nop
 800a808:	bf00      	nop
 800a80a:	e7fd      	b.n	800a808 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a80c:	4b09      	ldr	r3, [pc, #36]	@ (800a834 <prvSwitchTimerLists+0xc4>)
 800a80e:	681b      	ldr	r3, [r3, #0]
 800a810:	681b      	ldr	r3, [r3, #0]
 800a812:	2b00      	cmp	r3, #0
 800a814:	d1b0      	bne.n	800a778 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800a816:	4b07      	ldr	r3, [pc, #28]	@ (800a834 <prvSwitchTimerLists+0xc4>)
 800a818:	681b      	ldr	r3, [r3, #0]
 800a81a:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800a81c:	4b06      	ldr	r3, [pc, #24]	@ (800a838 <prvSwitchTimerLists+0xc8>)
 800a81e:	681b      	ldr	r3, [r3, #0]
 800a820:	4a04      	ldr	r2, [pc, #16]	@ (800a834 <prvSwitchTimerLists+0xc4>)
 800a822:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800a824:	4a04      	ldr	r2, [pc, #16]	@ (800a838 <prvSwitchTimerLists+0xc8>)
 800a826:	697b      	ldr	r3, [r7, #20]
 800a828:	6013      	str	r3, [r2, #0]
}
 800a82a:	bf00      	nop
 800a82c:	3718      	adds	r7, #24
 800a82e:	46bd      	mov	sp, r7
 800a830:	bd80      	pop	{r7, pc}
 800a832:	bf00      	nop
 800a834:	20001170 	.word	0x20001170
 800a838:	20001174 	.word	0x20001174

0800a83c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800a83c:	b580      	push	{r7, lr}
 800a83e:	b082      	sub	sp, #8
 800a840:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800a842:	f000 f969 	bl	800ab18 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800a846:	4b15      	ldr	r3, [pc, #84]	@ (800a89c <prvCheckForValidListAndQueue+0x60>)
 800a848:	681b      	ldr	r3, [r3, #0]
 800a84a:	2b00      	cmp	r3, #0
 800a84c:	d120      	bne.n	800a890 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800a84e:	4814      	ldr	r0, [pc, #80]	@ (800a8a0 <prvCheckForValidListAndQueue+0x64>)
 800a850:	f7fe f820 	bl	8008894 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800a854:	4813      	ldr	r0, [pc, #76]	@ (800a8a4 <prvCheckForValidListAndQueue+0x68>)
 800a856:	f7fe f81d 	bl	8008894 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800a85a:	4b13      	ldr	r3, [pc, #76]	@ (800a8a8 <prvCheckForValidListAndQueue+0x6c>)
 800a85c:	4a10      	ldr	r2, [pc, #64]	@ (800a8a0 <prvCheckForValidListAndQueue+0x64>)
 800a85e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800a860:	4b12      	ldr	r3, [pc, #72]	@ (800a8ac <prvCheckForValidListAndQueue+0x70>)
 800a862:	4a10      	ldr	r2, [pc, #64]	@ (800a8a4 <prvCheckForValidListAndQueue+0x68>)
 800a864:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800a866:	2300      	movs	r3, #0
 800a868:	9300      	str	r3, [sp, #0]
 800a86a:	4b11      	ldr	r3, [pc, #68]	@ (800a8b0 <prvCheckForValidListAndQueue+0x74>)
 800a86c:	4a11      	ldr	r2, [pc, #68]	@ (800a8b4 <prvCheckForValidListAndQueue+0x78>)
 800a86e:	2110      	movs	r1, #16
 800a870:	200a      	movs	r0, #10
 800a872:	f7fe f92d 	bl	8008ad0 <xQueueGenericCreateStatic>
 800a876:	4603      	mov	r3, r0
 800a878:	4a08      	ldr	r2, [pc, #32]	@ (800a89c <prvCheckForValidListAndQueue+0x60>)
 800a87a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800a87c:	4b07      	ldr	r3, [pc, #28]	@ (800a89c <prvCheckForValidListAndQueue+0x60>)
 800a87e:	681b      	ldr	r3, [r3, #0]
 800a880:	2b00      	cmp	r3, #0
 800a882:	d005      	beq.n	800a890 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800a884:	4b05      	ldr	r3, [pc, #20]	@ (800a89c <prvCheckForValidListAndQueue+0x60>)
 800a886:	681b      	ldr	r3, [r3, #0]
 800a888:	490b      	ldr	r1, [pc, #44]	@ (800a8b8 <prvCheckForValidListAndQueue+0x7c>)
 800a88a:	4618      	mov	r0, r3
 800a88c:	f7fe fd52 	bl	8009334 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a890:	f000 f974 	bl	800ab7c <vPortExitCritical>
}
 800a894:	bf00      	nop
 800a896:	46bd      	mov	sp, r7
 800a898:	bd80      	pop	{r7, pc}
 800a89a:	bf00      	nop
 800a89c:	20001178 	.word	0x20001178
 800a8a0:	20001148 	.word	0x20001148
 800a8a4:	2000115c 	.word	0x2000115c
 800a8a8:	20001170 	.word	0x20001170
 800a8ac:	20001174 	.word	0x20001174
 800a8b0:	20001224 	.word	0x20001224
 800a8b4:	20001184 	.word	0x20001184
 800a8b8:	0800fd58 	.word	0x0800fd58

0800a8bc <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800a8bc:	b480      	push	{r7}
 800a8be:	b085      	sub	sp, #20
 800a8c0:	af00      	add	r7, sp, #0
 800a8c2:	60f8      	str	r0, [r7, #12]
 800a8c4:	60b9      	str	r1, [r7, #8]
 800a8c6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800a8c8:	68fb      	ldr	r3, [r7, #12]
 800a8ca:	3b04      	subs	r3, #4
 800a8cc:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800a8ce:	68fb      	ldr	r3, [r7, #12]
 800a8d0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800a8d4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a8d6:	68fb      	ldr	r3, [r7, #12]
 800a8d8:	3b04      	subs	r3, #4
 800a8da:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800a8dc:	68bb      	ldr	r3, [r7, #8]
 800a8de:	f023 0201 	bic.w	r2, r3, #1
 800a8e2:	68fb      	ldr	r3, [r7, #12]
 800a8e4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a8e6:	68fb      	ldr	r3, [r7, #12]
 800a8e8:	3b04      	subs	r3, #4
 800a8ea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800a8ec:	4a0c      	ldr	r2, [pc, #48]	@ (800a920 <pxPortInitialiseStack+0x64>)
 800a8ee:	68fb      	ldr	r3, [r7, #12]
 800a8f0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800a8f2:	68fb      	ldr	r3, [r7, #12]
 800a8f4:	3b14      	subs	r3, #20
 800a8f6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800a8f8:	687a      	ldr	r2, [r7, #4]
 800a8fa:	68fb      	ldr	r3, [r7, #12]
 800a8fc:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800a8fe:	68fb      	ldr	r3, [r7, #12]
 800a900:	3b04      	subs	r3, #4
 800a902:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800a904:	68fb      	ldr	r3, [r7, #12]
 800a906:	f06f 0202 	mvn.w	r2, #2
 800a90a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800a90c:	68fb      	ldr	r3, [r7, #12]
 800a90e:	3b20      	subs	r3, #32
 800a910:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800a912:	68fb      	ldr	r3, [r7, #12]
}
 800a914:	4618      	mov	r0, r3
 800a916:	3714      	adds	r7, #20
 800a918:	46bd      	mov	sp, r7
 800a91a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a91e:	4770      	bx	lr
 800a920:	0800a925 	.word	0x0800a925

0800a924 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800a924:	b480      	push	{r7}
 800a926:	b085      	sub	sp, #20
 800a928:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800a92a:	2300      	movs	r3, #0
 800a92c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800a92e:	4b13      	ldr	r3, [pc, #76]	@ (800a97c <prvTaskExitError+0x58>)
 800a930:	681b      	ldr	r3, [r3, #0]
 800a932:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a936:	d00b      	beq.n	800a950 <prvTaskExitError+0x2c>
	__asm volatile
 800a938:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a93c:	f383 8811 	msr	BASEPRI, r3
 800a940:	f3bf 8f6f 	isb	sy
 800a944:	f3bf 8f4f 	dsb	sy
 800a948:	60fb      	str	r3, [r7, #12]
}
 800a94a:	bf00      	nop
 800a94c:	bf00      	nop
 800a94e:	e7fd      	b.n	800a94c <prvTaskExitError+0x28>
	__asm volatile
 800a950:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a954:	f383 8811 	msr	BASEPRI, r3
 800a958:	f3bf 8f6f 	isb	sy
 800a95c:	f3bf 8f4f 	dsb	sy
 800a960:	60bb      	str	r3, [r7, #8]
}
 800a962:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800a964:	bf00      	nop
 800a966:	687b      	ldr	r3, [r7, #4]
 800a968:	2b00      	cmp	r3, #0
 800a96a:	d0fc      	beq.n	800a966 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800a96c:	bf00      	nop
 800a96e:	bf00      	nop
 800a970:	3714      	adds	r7, #20
 800a972:	46bd      	mov	sp, r7
 800a974:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a978:	4770      	bx	lr
 800a97a:	bf00      	nop
 800a97c:	20000010 	.word	0x20000010

0800a980 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800a980:	4b07      	ldr	r3, [pc, #28]	@ (800a9a0 <pxCurrentTCBConst2>)
 800a982:	6819      	ldr	r1, [r3, #0]
 800a984:	6808      	ldr	r0, [r1, #0]
 800a986:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a98a:	f380 8809 	msr	PSP, r0
 800a98e:	f3bf 8f6f 	isb	sy
 800a992:	f04f 0000 	mov.w	r0, #0
 800a996:	f380 8811 	msr	BASEPRI, r0
 800a99a:	4770      	bx	lr
 800a99c:	f3af 8000 	nop.w

0800a9a0 <pxCurrentTCBConst2>:
 800a9a0:	20000c48 	.word	0x20000c48
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800a9a4:	bf00      	nop
 800a9a6:	bf00      	nop

0800a9a8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800a9a8:	4808      	ldr	r0, [pc, #32]	@ (800a9cc <prvPortStartFirstTask+0x24>)
 800a9aa:	6800      	ldr	r0, [r0, #0]
 800a9ac:	6800      	ldr	r0, [r0, #0]
 800a9ae:	f380 8808 	msr	MSP, r0
 800a9b2:	f04f 0000 	mov.w	r0, #0
 800a9b6:	f380 8814 	msr	CONTROL, r0
 800a9ba:	b662      	cpsie	i
 800a9bc:	b661      	cpsie	f
 800a9be:	f3bf 8f4f 	dsb	sy
 800a9c2:	f3bf 8f6f 	isb	sy
 800a9c6:	df00      	svc	0
 800a9c8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800a9ca:	bf00      	nop
 800a9cc:	e000ed08 	.word	0xe000ed08

0800a9d0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800a9d0:	b580      	push	{r7, lr}
 800a9d2:	b086      	sub	sp, #24
 800a9d4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800a9d6:	4b47      	ldr	r3, [pc, #284]	@ (800aaf4 <xPortStartScheduler+0x124>)
 800a9d8:	681b      	ldr	r3, [r3, #0]
 800a9da:	4a47      	ldr	r2, [pc, #284]	@ (800aaf8 <xPortStartScheduler+0x128>)
 800a9dc:	4293      	cmp	r3, r2
 800a9de:	d10b      	bne.n	800a9f8 <xPortStartScheduler+0x28>
	__asm volatile
 800a9e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a9e4:	f383 8811 	msr	BASEPRI, r3
 800a9e8:	f3bf 8f6f 	isb	sy
 800a9ec:	f3bf 8f4f 	dsb	sy
 800a9f0:	613b      	str	r3, [r7, #16]
}
 800a9f2:	bf00      	nop
 800a9f4:	bf00      	nop
 800a9f6:	e7fd      	b.n	800a9f4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800a9f8:	4b3e      	ldr	r3, [pc, #248]	@ (800aaf4 <xPortStartScheduler+0x124>)
 800a9fa:	681b      	ldr	r3, [r3, #0]
 800a9fc:	4a3f      	ldr	r2, [pc, #252]	@ (800aafc <xPortStartScheduler+0x12c>)
 800a9fe:	4293      	cmp	r3, r2
 800aa00:	d10b      	bne.n	800aa1a <xPortStartScheduler+0x4a>
	__asm volatile
 800aa02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa06:	f383 8811 	msr	BASEPRI, r3
 800aa0a:	f3bf 8f6f 	isb	sy
 800aa0e:	f3bf 8f4f 	dsb	sy
 800aa12:	60fb      	str	r3, [r7, #12]
}
 800aa14:	bf00      	nop
 800aa16:	bf00      	nop
 800aa18:	e7fd      	b.n	800aa16 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800aa1a:	4b39      	ldr	r3, [pc, #228]	@ (800ab00 <xPortStartScheduler+0x130>)
 800aa1c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800aa1e:	697b      	ldr	r3, [r7, #20]
 800aa20:	781b      	ldrb	r3, [r3, #0]
 800aa22:	b2db      	uxtb	r3, r3
 800aa24:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800aa26:	697b      	ldr	r3, [r7, #20]
 800aa28:	22ff      	movs	r2, #255	@ 0xff
 800aa2a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800aa2c:	697b      	ldr	r3, [r7, #20]
 800aa2e:	781b      	ldrb	r3, [r3, #0]
 800aa30:	b2db      	uxtb	r3, r3
 800aa32:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800aa34:	78fb      	ldrb	r3, [r7, #3]
 800aa36:	b2db      	uxtb	r3, r3
 800aa38:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800aa3c:	b2da      	uxtb	r2, r3
 800aa3e:	4b31      	ldr	r3, [pc, #196]	@ (800ab04 <xPortStartScheduler+0x134>)
 800aa40:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800aa42:	4b31      	ldr	r3, [pc, #196]	@ (800ab08 <xPortStartScheduler+0x138>)
 800aa44:	2207      	movs	r2, #7
 800aa46:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800aa48:	e009      	b.n	800aa5e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800aa4a:	4b2f      	ldr	r3, [pc, #188]	@ (800ab08 <xPortStartScheduler+0x138>)
 800aa4c:	681b      	ldr	r3, [r3, #0]
 800aa4e:	3b01      	subs	r3, #1
 800aa50:	4a2d      	ldr	r2, [pc, #180]	@ (800ab08 <xPortStartScheduler+0x138>)
 800aa52:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800aa54:	78fb      	ldrb	r3, [r7, #3]
 800aa56:	b2db      	uxtb	r3, r3
 800aa58:	005b      	lsls	r3, r3, #1
 800aa5a:	b2db      	uxtb	r3, r3
 800aa5c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800aa5e:	78fb      	ldrb	r3, [r7, #3]
 800aa60:	b2db      	uxtb	r3, r3
 800aa62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800aa66:	2b80      	cmp	r3, #128	@ 0x80
 800aa68:	d0ef      	beq.n	800aa4a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800aa6a:	4b27      	ldr	r3, [pc, #156]	@ (800ab08 <xPortStartScheduler+0x138>)
 800aa6c:	681b      	ldr	r3, [r3, #0]
 800aa6e:	f1c3 0307 	rsb	r3, r3, #7
 800aa72:	2b04      	cmp	r3, #4
 800aa74:	d00b      	beq.n	800aa8e <xPortStartScheduler+0xbe>
	__asm volatile
 800aa76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa7a:	f383 8811 	msr	BASEPRI, r3
 800aa7e:	f3bf 8f6f 	isb	sy
 800aa82:	f3bf 8f4f 	dsb	sy
 800aa86:	60bb      	str	r3, [r7, #8]
}
 800aa88:	bf00      	nop
 800aa8a:	bf00      	nop
 800aa8c:	e7fd      	b.n	800aa8a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800aa8e:	4b1e      	ldr	r3, [pc, #120]	@ (800ab08 <xPortStartScheduler+0x138>)
 800aa90:	681b      	ldr	r3, [r3, #0]
 800aa92:	021b      	lsls	r3, r3, #8
 800aa94:	4a1c      	ldr	r2, [pc, #112]	@ (800ab08 <xPortStartScheduler+0x138>)
 800aa96:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800aa98:	4b1b      	ldr	r3, [pc, #108]	@ (800ab08 <xPortStartScheduler+0x138>)
 800aa9a:	681b      	ldr	r3, [r3, #0]
 800aa9c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800aaa0:	4a19      	ldr	r2, [pc, #100]	@ (800ab08 <xPortStartScheduler+0x138>)
 800aaa2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800aaa4:	687b      	ldr	r3, [r7, #4]
 800aaa6:	b2da      	uxtb	r2, r3
 800aaa8:	697b      	ldr	r3, [r7, #20]
 800aaaa:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800aaac:	4b17      	ldr	r3, [pc, #92]	@ (800ab0c <xPortStartScheduler+0x13c>)
 800aaae:	681b      	ldr	r3, [r3, #0]
 800aab0:	4a16      	ldr	r2, [pc, #88]	@ (800ab0c <xPortStartScheduler+0x13c>)
 800aab2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800aab6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800aab8:	4b14      	ldr	r3, [pc, #80]	@ (800ab0c <xPortStartScheduler+0x13c>)
 800aaba:	681b      	ldr	r3, [r3, #0]
 800aabc:	4a13      	ldr	r2, [pc, #76]	@ (800ab0c <xPortStartScheduler+0x13c>)
 800aabe:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800aac2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800aac4:	f000 f8da 	bl	800ac7c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800aac8:	4b11      	ldr	r3, [pc, #68]	@ (800ab10 <xPortStartScheduler+0x140>)
 800aaca:	2200      	movs	r2, #0
 800aacc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800aace:	f000 f8f9 	bl	800acc4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800aad2:	4b10      	ldr	r3, [pc, #64]	@ (800ab14 <xPortStartScheduler+0x144>)
 800aad4:	681b      	ldr	r3, [r3, #0]
 800aad6:	4a0f      	ldr	r2, [pc, #60]	@ (800ab14 <xPortStartScheduler+0x144>)
 800aad8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800aadc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800aade:	f7ff ff63 	bl	800a9a8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800aae2:	f7ff f83f 	bl	8009b64 <vTaskSwitchContext>
	prvTaskExitError();
 800aae6:	f7ff ff1d 	bl	800a924 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800aaea:	2300      	movs	r3, #0
}
 800aaec:	4618      	mov	r0, r3
 800aaee:	3718      	adds	r7, #24
 800aaf0:	46bd      	mov	sp, r7
 800aaf2:	bd80      	pop	{r7, pc}
 800aaf4:	e000ed00 	.word	0xe000ed00
 800aaf8:	410fc271 	.word	0x410fc271
 800aafc:	410fc270 	.word	0x410fc270
 800ab00:	e000e400 	.word	0xe000e400
 800ab04:	20001274 	.word	0x20001274
 800ab08:	20001278 	.word	0x20001278
 800ab0c:	e000ed20 	.word	0xe000ed20
 800ab10:	20000010 	.word	0x20000010
 800ab14:	e000ef34 	.word	0xe000ef34

0800ab18 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800ab18:	b480      	push	{r7}
 800ab1a:	b083      	sub	sp, #12
 800ab1c:	af00      	add	r7, sp, #0
	__asm volatile
 800ab1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab22:	f383 8811 	msr	BASEPRI, r3
 800ab26:	f3bf 8f6f 	isb	sy
 800ab2a:	f3bf 8f4f 	dsb	sy
 800ab2e:	607b      	str	r3, [r7, #4]
}
 800ab30:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800ab32:	4b10      	ldr	r3, [pc, #64]	@ (800ab74 <vPortEnterCritical+0x5c>)
 800ab34:	681b      	ldr	r3, [r3, #0]
 800ab36:	3301      	adds	r3, #1
 800ab38:	4a0e      	ldr	r2, [pc, #56]	@ (800ab74 <vPortEnterCritical+0x5c>)
 800ab3a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800ab3c:	4b0d      	ldr	r3, [pc, #52]	@ (800ab74 <vPortEnterCritical+0x5c>)
 800ab3e:	681b      	ldr	r3, [r3, #0]
 800ab40:	2b01      	cmp	r3, #1
 800ab42:	d110      	bne.n	800ab66 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800ab44:	4b0c      	ldr	r3, [pc, #48]	@ (800ab78 <vPortEnterCritical+0x60>)
 800ab46:	681b      	ldr	r3, [r3, #0]
 800ab48:	b2db      	uxtb	r3, r3
 800ab4a:	2b00      	cmp	r3, #0
 800ab4c:	d00b      	beq.n	800ab66 <vPortEnterCritical+0x4e>
	__asm volatile
 800ab4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab52:	f383 8811 	msr	BASEPRI, r3
 800ab56:	f3bf 8f6f 	isb	sy
 800ab5a:	f3bf 8f4f 	dsb	sy
 800ab5e:	603b      	str	r3, [r7, #0]
}
 800ab60:	bf00      	nop
 800ab62:	bf00      	nop
 800ab64:	e7fd      	b.n	800ab62 <vPortEnterCritical+0x4a>
	}
}
 800ab66:	bf00      	nop
 800ab68:	370c      	adds	r7, #12
 800ab6a:	46bd      	mov	sp, r7
 800ab6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab70:	4770      	bx	lr
 800ab72:	bf00      	nop
 800ab74:	20000010 	.word	0x20000010
 800ab78:	e000ed04 	.word	0xe000ed04

0800ab7c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800ab7c:	b480      	push	{r7}
 800ab7e:	b083      	sub	sp, #12
 800ab80:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800ab82:	4b12      	ldr	r3, [pc, #72]	@ (800abcc <vPortExitCritical+0x50>)
 800ab84:	681b      	ldr	r3, [r3, #0]
 800ab86:	2b00      	cmp	r3, #0
 800ab88:	d10b      	bne.n	800aba2 <vPortExitCritical+0x26>
	__asm volatile
 800ab8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab8e:	f383 8811 	msr	BASEPRI, r3
 800ab92:	f3bf 8f6f 	isb	sy
 800ab96:	f3bf 8f4f 	dsb	sy
 800ab9a:	607b      	str	r3, [r7, #4]
}
 800ab9c:	bf00      	nop
 800ab9e:	bf00      	nop
 800aba0:	e7fd      	b.n	800ab9e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800aba2:	4b0a      	ldr	r3, [pc, #40]	@ (800abcc <vPortExitCritical+0x50>)
 800aba4:	681b      	ldr	r3, [r3, #0]
 800aba6:	3b01      	subs	r3, #1
 800aba8:	4a08      	ldr	r2, [pc, #32]	@ (800abcc <vPortExitCritical+0x50>)
 800abaa:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800abac:	4b07      	ldr	r3, [pc, #28]	@ (800abcc <vPortExitCritical+0x50>)
 800abae:	681b      	ldr	r3, [r3, #0]
 800abb0:	2b00      	cmp	r3, #0
 800abb2:	d105      	bne.n	800abc0 <vPortExitCritical+0x44>
 800abb4:	2300      	movs	r3, #0
 800abb6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800abb8:	683b      	ldr	r3, [r7, #0]
 800abba:	f383 8811 	msr	BASEPRI, r3
}
 800abbe:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800abc0:	bf00      	nop
 800abc2:	370c      	adds	r7, #12
 800abc4:	46bd      	mov	sp, r7
 800abc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abca:	4770      	bx	lr
 800abcc:	20000010 	.word	0x20000010

0800abd0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800abd0:	f3ef 8009 	mrs	r0, PSP
 800abd4:	f3bf 8f6f 	isb	sy
 800abd8:	4b15      	ldr	r3, [pc, #84]	@ (800ac30 <pxCurrentTCBConst>)
 800abda:	681a      	ldr	r2, [r3, #0]
 800abdc:	f01e 0f10 	tst.w	lr, #16
 800abe0:	bf08      	it	eq
 800abe2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800abe6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800abea:	6010      	str	r0, [r2, #0]
 800abec:	e92d 0009 	stmdb	sp!, {r0, r3}
 800abf0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800abf4:	f380 8811 	msr	BASEPRI, r0
 800abf8:	f3bf 8f4f 	dsb	sy
 800abfc:	f3bf 8f6f 	isb	sy
 800ac00:	f7fe ffb0 	bl	8009b64 <vTaskSwitchContext>
 800ac04:	f04f 0000 	mov.w	r0, #0
 800ac08:	f380 8811 	msr	BASEPRI, r0
 800ac0c:	bc09      	pop	{r0, r3}
 800ac0e:	6819      	ldr	r1, [r3, #0]
 800ac10:	6808      	ldr	r0, [r1, #0]
 800ac12:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac16:	f01e 0f10 	tst.w	lr, #16
 800ac1a:	bf08      	it	eq
 800ac1c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800ac20:	f380 8809 	msr	PSP, r0
 800ac24:	f3bf 8f6f 	isb	sy
 800ac28:	4770      	bx	lr
 800ac2a:	bf00      	nop
 800ac2c:	f3af 8000 	nop.w

0800ac30 <pxCurrentTCBConst>:
 800ac30:	20000c48 	.word	0x20000c48
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800ac34:	bf00      	nop
 800ac36:	bf00      	nop

0800ac38 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800ac38:	b580      	push	{r7, lr}
 800ac3a:	b082      	sub	sp, #8
 800ac3c:	af00      	add	r7, sp, #0
	__asm volatile
 800ac3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac42:	f383 8811 	msr	BASEPRI, r3
 800ac46:	f3bf 8f6f 	isb	sy
 800ac4a:	f3bf 8f4f 	dsb	sy
 800ac4e:	607b      	str	r3, [r7, #4]
}
 800ac50:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800ac52:	f7fe fecd 	bl	80099f0 <xTaskIncrementTick>
 800ac56:	4603      	mov	r3, r0
 800ac58:	2b00      	cmp	r3, #0
 800ac5a:	d003      	beq.n	800ac64 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800ac5c:	4b06      	ldr	r3, [pc, #24]	@ (800ac78 <xPortSysTickHandler+0x40>)
 800ac5e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ac62:	601a      	str	r2, [r3, #0]
 800ac64:	2300      	movs	r3, #0
 800ac66:	603b      	str	r3, [r7, #0]
	__asm volatile
 800ac68:	683b      	ldr	r3, [r7, #0]
 800ac6a:	f383 8811 	msr	BASEPRI, r3
}
 800ac6e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800ac70:	bf00      	nop
 800ac72:	3708      	adds	r7, #8
 800ac74:	46bd      	mov	sp, r7
 800ac76:	bd80      	pop	{r7, pc}
 800ac78:	e000ed04 	.word	0xe000ed04

0800ac7c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800ac7c:	b480      	push	{r7}
 800ac7e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800ac80:	4b0b      	ldr	r3, [pc, #44]	@ (800acb0 <vPortSetupTimerInterrupt+0x34>)
 800ac82:	2200      	movs	r2, #0
 800ac84:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800ac86:	4b0b      	ldr	r3, [pc, #44]	@ (800acb4 <vPortSetupTimerInterrupt+0x38>)
 800ac88:	2200      	movs	r2, #0
 800ac8a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800ac8c:	4b0a      	ldr	r3, [pc, #40]	@ (800acb8 <vPortSetupTimerInterrupt+0x3c>)
 800ac8e:	681b      	ldr	r3, [r3, #0]
 800ac90:	4a0a      	ldr	r2, [pc, #40]	@ (800acbc <vPortSetupTimerInterrupt+0x40>)
 800ac92:	fba2 2303 	umull	r2, r3, r2, r3
 800ac96:	099b      	lsrs	r3, r3, #6
 800ac98:	4a09      	ldr	r2, [pc, #36]	@ (800acc0 <vPortSetupTimerInterrupt+0x44>)
 800ac9a:	3b01      	subs	r3, #1
 800ac9c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800ac9e:	4b04      	ldr	r3, [pc, #16]	@ (800acb0 <vPortSetupTimerInterrupt+0x34>)
 800aca0:	2207      	movs	r2, #7
 800aca2:	601a      	str	r2, [r3, #0]
}
 800aca4:	bf00      	nop
 800aca6:	46bd      	mov	sp, r7
 800aca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acac:	4770      	bx	lr
 800acae:	bf00      	nop
 800acb0:	e000e010 	.word	0xe000e010
 800acb4:	e000e018 	.word	0xe000e018
 800acb8:	20000004 	.word	0x20000004
 800acbc:	10624dd3 	.word	0x10624dd3
 800acc0:	e000e014 	.word	0xe000e014

0800acc4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800acc4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800acd4 <vPortEnableVFP+0x10>
 800acc8:	6801      	ldr	r1, [r0, #0]
 800acca:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800acce:	6001      	str	r1, [r0, #0]
 800acd0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800acd2:	bf00      	nop
 800acd4:	e000ed88 	.word	0xe000ed88

0800acd8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800acd8:	b480      	push	{r7}
 800acda:	b085      	sub	sp, #20
 800acdc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800acde:	f3ef 8305 	mrs	r3, IPSR
 800ace2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800ace4:	68fb      	ldr	r3, [r7, #12]
 800ace6:	2b0f      	cmp	r3, #15
 800ace8:	d915      	bls.n	800ad16 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800acea:	4a18      	ldr	r2, [pc, #96]	@ (800ad4c <vPortValidateInterruptPriority+0x74>)
 800acec:	68fb      	ldr	r3, [r7, #12]
 800acee:	4413      	add	r3, r2
 800acf0:	781b      	ldrb	r3, [r3, #0]
 800acf2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800acf4:	4b16      	ldr	r3, [pc, #88]	@ (800ad50 <vPortValidateInterruptPriority+0x78>)
 800acf6:	781b      	ldrb	r3, [r3, #0]
 800acf8:	7afa      	ldrb	r2, [r7, #11]
 800acfa:	429a      	cmp	r2, r3
 800acfc:	d20b      	bcs.n	800ad16 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800acfe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad02:	f383 8811 	msr	BASEPRI, r3
 800ad06:	f3bf 8f6f 	isb	sy
 800ad0a:	f3bf 8f4f 	dsb	sy
 800ad0e:	607b      	str	r3, [r7, #4]
}
 800ad10:	bf00      	nop
 800ad12:	bf00      	nop
 800ad14:	e7fd      	b.n	800ad12 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800ad16:	4b0f      	ldr	r3, [pc, #60]	@ (800ad54 <vPortValidateInterruptPriority+0x7c>)
 800ad18:	681b      	ldr	r3, [r3, #0]
 800ad1a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800ad1e:	4b0e      	ldr	r3, [pc, #56]	@ (800ad58 <vPortValidateInterruptPriority+0x80>)
 800ad20:	681b      	ldr	r3, [r3, #0]
 800ad22:	429a      	cmp	r2, r3
 800ad24:	d90b      	bls.n	800ad3e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800ad26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad2a:	f383 8811 	msr	BASEPRI, r3
 800ad2e:	f3bf 8f6f 	isb	sy
 800ad32:	f3bf 8f4f 	dsb	sy
 800ad36:	603b      	str	r3, [r7, #0]
}
 800ad38:	bf00      	nop
 800ad3a:	bf00      	nop
 800ad3c:	e7fd      	b.n	800ad3a <vPortValidateInterruptPriority+0x62>
	}
 800ad3e:	bf00      	nop
 800ad40:	3714      	adds	r7, #20
 800ad42:	46bd      	mov	sp, r7
 800ad44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad48:	4770      	bx	lr
 800ad4a:	bf00      	nop
 800ad4c:	e000e3f0 	.word	0xe000e3f0
 800ad50:	20001274 	.word	0x20001274
 800ad54:	e000ed0c 	.word	0xe000ed0c
 800ad58:	20001278 	.word	0x20001278

0800ad5c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800ad5c:	b580      	push	{r7, lr}
 800ad5e:	b08a      	sub	sp, #40	@ 0x28
 800ad60:	af00      	add	r7, sp, #0
 800ad62:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800ad64:	2300      	movs	r3, #0
 800ad66:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800ad68:	f7fe fd86 	bl	8009878 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800ad6c:	4b5c      	ldr	r3, [pc, #368]	@ (800aee0 <pvPortMalloc+0x184>)
 800ad6e:	681b      	ldr	r3, [r3, #0]
 800ad70:	2b00      	cmp	r3, #0
 800ad72:	d101      	bne.n	800ad78 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800ad74:	f000 f924 	bl	800afc0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800ad78:	4b5a      	ldr	r3, [pc, #360]	@ (800aee4 <pvPortMalloc+0x188>)
 800ad7a:	681a      	ldr	r2, [r3, #0]
 800ad7c:	687b      	ldr	r3, [r7, #4]
 800ad7e:	4013      	ands	r3, r2
 800ad80:	2b00      	cmp	r3, #0
 800ad82:	f040 8095 	bne.w	800aeb0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800ad86:	687b      	ldr	r3, [r7, #4]
 800ad88:	2b00      	cmp	r3, #0
 800ad8a:	d01e      	beq.n	800adca <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800ad8c:	2208      	movs	r2, #8
 800ad8e:	687b      	ldr	r3, [r7, #4]
 800ad90:	4413      	add	r3, r2
 800ad92:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800ad94:	687b      	ldr	r3, [r7, #4]
 800ad96:	f003 0307 	and.w	r3, r3, #7
 800ad9a:	2b00      	cmp	r3, #0
 800ad9c:	d015      	beq.n	800adca <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800ad9e:	687b      	ldr	r3, [r7, #4]
 800ada0:	f023 0307 	bic.w	r3, r3, #7
 800ada4:	3308      	adds	r3, #8
 800ada6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800ada8:	687b      	ldr	r3, [r7, #4]
 800adaa:	f003 0307 	and.w	r3, r3, #7
 800adae:	2b00      	cmp	r3, #0
 800adb0:	d00b      	beq.n	800adca <pvPortMalloc+0x6e>
	__asm volatile
 800adb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800adb6:	f383 8811 	msr	BASEPRI, r3
 800adba:	f3bf 8f6f 	isb	sy
 800adbe:	f3bf 8f4f 	dsb	sy
 800adc2:	617b      	str	r3, [r7, #20]
}
 800adc4:	bf00      	nop
 800adc6:	bf00      	nop
 800adc8:	e7fd      	b.n	800adc6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800adca:	687b      	ldr	r3, [r7, #4]
 800adcc:	2b00      	cmp	r3, #0
 800adce:	d06f      	beq.n	800aeb0 <pvPortMalloc+0x154>
 800add0:	4b45      	ldr	r3, [pc, #276]	@ (800aee8 <pvPortMalloc+0x18c>)
 800add2:	681b      	ldr	r3, [r3, #0]
 800add4:	687a      	ldr	r2, [r7, #4]
 800add6:	429a      	cmp	r2, r3
 800add8:	d86a      	bhi.n	800aeb0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800adda:	4b44      	ldr	r3, [pc, #272]	@ (800aeec <pvPortMalloc+0x190>)
 800addc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800adde:	4b43      	ldr	r3, [pc, #268]	@ (800aeec <pvPortMalloc+0x190>)
 800ade0:	681b      	ldr	r3, [r3, #0]
 800ade2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800ade4:	e004      	b.n	800adf0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800ade6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ade8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800adea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800adec:	681b      	ldr	r3, [r3, #0]
 800adee:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800adf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800adf2:	685b      	ldr	r3, [r3, #4]
 800adf4:	687a      	ldr	r2, [r7, #4]
 800adf6:	429a      	cmp	r2, r3
 800adf8:	d903      	bls.n	800ae02 <pvPortMalloc+0xa6>
 800adfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800adfc:	681b      	ldr	r3, [r3, #0]
 800adfe:	2b00      	cmp	r3, #0
 800ae00:	d1f1      	bne.n	800ade6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800ae02:	4b37      	ldr	r3, [pc, #220]	@ (800aee0 <pvPortMalloc+0x184>)
 800ae04:	681b      	ldr	r3, [r3, #0]
 800ae06:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ae08:	429a      	cmp	r2, r3
 800ae0a:	d051      	beq.n	800aeb0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800ae0c:	6a3b      	ldr	r3, [r7, #32]
 800ae0e:	681b      	ldr	r3, [r3, #0]
 800ae10:	2208      	movs	r2, #8
 800ae12:	4413      	add	r3, r2
 800ae14:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800ae16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae18:	681a      	ldr	r2, [r3, #0]
 800ae1a:	6a3b      	ldr	r3, [r7, #32]
 800ae1c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800ae1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae20:	685a      	ldr	r2, [r3, #4]
 800ae22:	687b      	ldr	r3, [r7, #4]
 800ae24:	1ad2      	subs	r2, r2, r3
 800ae26:	2308      	movs	r3, #8
 800ae28:	005b      	lsls	r3, r3, #1
 800ae2a:	429a      	cmp	r2, r3
 800ae2c:	d920      	bls.n	800ae70 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800ae2e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ae30:	687b      	ldr	r3, [r7, #4]
 800ae32:	4413      	add	r3, r2
 800ae34:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800ae36:	69bb      	ldr	r3, [r7, #24]
 800ae38:	f003 0307 	and.w	r3, r3, #7
 800ae3c:	2b00      	cmp	r3, #0
 800ae3e:	d00b      	beq.n	800ae58 <pvPortMalloc+0xfc>
	__asm volatile
 800ae40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ae44:	f383 8811 	msr	BASEPRI, r3
 800ae48:	f3bf 8f6f 	isb	sy
 800ae4c:	f3bf 8f4f 	dsb	sy
 800ae50:	613b      	str	r3, [r7, #16]
}
 800ae52:	bf00      	nop
 800ae54:	bf00      	nop
 800ae56:	e7fd      	b.n	800ae54 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800ae58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae5a:	685a      	ldr	r2, [r3, #4]
 800ae5c:	687b      	ldr	r3, [r7, #4]
 800ae5e:	1ad2      	subs	r2, r2, r3
 800ae60:	69bb      	ldr	r3, [r7, #24]
 800ae62:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800ae64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae66:	687a      	ldr	r2, [r7, #4]
 800ae68:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800ae6a:	69b8      	ldr	r0, [r7, #24]
 800ae6c:	f000 f90a 	bl	800b084 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800ae70:	4b1d      	ldr	r3, [pc, #116]	@ (800aee8 <pvPortMalloc+0x18c>)
 800ae72:	681a      	ldr	r2, [r3, #0]
 800ae74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae76:	685b      	ldr	r3, [r3, #4]
 800ae78:	1ad3      	subs	r3, r2, r3
 800ae7a:	4a1b      	ldr	r2, [pc, #108]	@ (800aee8 <pvPortMalloc+0x18c>)
 800ae7c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800ae7e:	4b1a      	ldr	r3, [pc, #104]	@ (800aee8 <pvPortMalloc+0x18c>)
 800ae80:	681a      	ldr	r2, [r3, #0]
 800ae82:	4b1b      	ldr	r3, [pc, #108]	@ (800aef0 <pvPortMalloc+0x194>)
 800ae84:	681b      	ldr	r3, [r3, #0]
 800ae86:	429a      	cmp	r2, r3
 800ae88:	d203      	bcs.n	800ae92 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800ae8a:	4b17      	ldr	r3, [pc, #92]	@ (800aee8 <pvPortMalloc+0x18c>)
 800ae8c:	681b      	ldr	r3, [r3, #0]
 800ae8e:	4a18      	ldr	r2, [pc, #96]	@ (800aef0 <pvPortMalloc+0x194>)
 800ae90:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800ae92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae94:	685a      	ldr	r2, [r3, #4]
 800ae96:	4b13      	ldr	r3, [pc, #76]	@ (800aee4 <pvPortMalloc+0x188>)
 800ae98:	681b      	ldr	r3, [r3, #0]
 800ae9a:	431a      	orrs	r2, r3
 800ae9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae9e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800aea0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aea2:	2200      	movs	r2, #0
 800aea4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800aea6:	4b13      	ldr	r3, [pc, #76]	@ (800aef4 <pvPortMalloc+0x198>)
 800aea8:	681b      	ldr	r3, [r3, #0]
 800aeaa:	3301      	adds	r3, #1
 800aeac:	4a11      	ldr	r2, [pc, #68]	@ (800aef4 <pvPortMalloc+0x198>)
 800aeae:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800aeb0:	f7fe fcf0 	bl	8009894 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800aeb4:	69fb      	ldr	r3, [r7, #28]
 800aeb6:	f003 0307 	and.w	r3, r3, #7
 800aeba:	2b00      	cmp	r3, #0
 800aebc:	d00b      	beq.n	800aed6 <pvPortMalloc+0x17a>
	__asm volatile
 800aebe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aec2:	f383 8811 	msr	BASEPRI, r3
 800aec6:	f3bf 8f6f 	isb	sy
 800aeca:	f3bf 8f4f 	dsb	sy
 800aece:	60fb      	str	r3, [r7, #12]
}
 800aed0:	bf00      	nop
 800aed2:	bf00      	nop
 800aed4:	e7fd      	b.n	800aed2 <pvPortMalloc+0x176>
	return pvReturn;
 800aed6:	69fb      	ldr	r3, [r7, #28]
}
 800aed8:	4618      	mov	r0, r3
 800aeda:	3728      	adds	r7, #40	@ 0x28
 800aedc:	46bd      	mov	sp, r7
 800aede:	bd80      	pop	{r7, pc}
 800aee0:	20004e84 	.word	0x20004e84
 800aee4:	20004e98 	.word	0x20004e98
 800aee8:	20004e88 	.word	0x20004e88
 800aeec:	20004e7c 	.word	0x20004e7c
 800aef0:	20004e8c 	.word	0x20004e8c
 800aef4:	20004e90 	.word	0x20004e90

0800aef8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800aef8:	b580      	push	{r7, lr}
 800aefa:	b086      	sub	sp, #24
 800aefc:	af00      	add	r7, sp, #0
 800aefe:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800af00:	687b      	ldr	r3, [r7, #4]
 800af02:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800af04:	687b      	ldr	r3, [r7, #4]
 800af06:	2b00      	cmp	r3, #0
 800af08:	d04f      	beq.n	800afaa <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800af0a:	2308      	movs	r3, #8
 800af0c:	425b      	negs	r3, r3
 800af0e:	697a      	ldr	r2, [r7, #20]
 800af10:	4413      	add	r3, r2
 800af12:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800af14:	697b      	ldr	r3, [r7, #20]
 800af16:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800af18:	693b      	ldr	r3, [r7, #16]
 800af1a:	685a      	ldr	r2, [r3, #4]
 800af1c:	4b25      	ldr	r3, [pc, #148]	@ (800afb4 <vPortFree+0xbc>)
 800af1e:	681b      	ldr	r3, [r3, #0]
 800af20:	4013      	ands	r3, r2
 800af22:	2b00      	cmp	r3, #0
 800af24:	d10b      	bne.n	800af3e <vPortFree+0x46>
	__asm volatile
 800af26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800af2a:	f383 8811 	msr	BASEPRI, r3
 800af2e:	f3bf 8f6f 	isb	sy
 800af32:	f3bf 8f4f 	dsb	sy
 800af36:	60fb      	str	r3, [r7, #12]
}
 800af38:	bf00      	nop
 800af3a:	bf00      	nop
 800af3c:	e7fd      	b.n	800af3a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800af3e:	693b      	ldr	r3, [r7, #16]
 800af40:	681b      	ldr	r3, [r3, #0]
 800af42:	2b00      	cmp	r3, #0
 800af44:	d00b      	beq.n	800af5e <vPortFree+0x66>
	__asm volatile
 800af46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800af4a:	f383 8811 	msr	BASEPRI, r3
 800af4e:	f3bf 8f6f 	isb	sy
 800af52:	f3bf 8f4f 	dsb	sy
 800af56:	60bb      	str	r3, [r7, #8]
}
 800af58:	bf00      	nop
 800af5a:	bf00      	nop
 800af5c:	e7fd      	b.n	800af5a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800af5e:	693b      	ldr	r3, [r7, #16]
 800af60:	685a      	ldr	r2, [r3, #4]
 800af62:	4b14      	ldr	r3, [pc, #80]	@ (800afb4 <vPortFree+0xbc>)
 800af64:	681b      	ldr	r3, [r3, #0]
 800af66:	4013      	ands	r3, r2
 800af68:	2b00      	cmp	r3, #0
 800af6a:	d01e      	beq.n	800afaa <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800af6c:	693b      	ldr	r3, [r7, #16]
 800af6e:	681b      	ldr	r3, [r3, #0]
 800af70:	2b00      	cmp	r3, #0
 800af72:	d11a      	bne.n	800afaa <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800af74:	693b      	ldr	r3, [r7, #16]
 800af76:	685a      	ldr	r2, [r3, #4]
 800af78:	4b0e      	ldr	r3, [pc, #56]	@ (800afb4 <vPortFree+0xbc>)
 800af7a:	681b      	ldr	r3, [r3, #0]
 800af7c:	43db      	mvns	r3, r3
 800af7e:	401a      	ands	r2, r3
 800af80:	693b      	ldr	r3, [r7, #16]
 800af82:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800af84:	f7fe fc78 	bl	8009878 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800af88:	693b      	ldr	r3, [r7, #16]
 800af8a:	685a      	ldr	r2, [r3, #4]
 800af8c:	4b0a      	ldr	r3, [pc, #40]	@ (800afb8 <vPortFree+0xc0>)
 800af8e:	681b      	ldr	r3, [r3, #0]
 800af90:	4413      	add	r3, r2
 800af92:	4a09      	ldr	r2, [pc, #36]	@ (800afb8 <vPortFree+0xc0>)
 800af94:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800af96:	6938      	ldr	r0, [r7, #16]
 800af98:	f000 f874 	bl	800b084 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800af9c:	4b07      	ldr	r3, [pc, #28]	@ (800afbc <vPortFree+0xc4>)
 800af9e:	681b      	ldr	r3, [r3, #0]
 800afa0:	3301      	adds	r3, #1
 800afa2:	4a06      	ldr	r2, [pc, #24]	@ (800afbc <vPortFree+0xc4>)
 800afa4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800afa6:	f7fe fc75 	bl	8009894 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800afaa:	bf00      	nop
 800afac:	3718      	adds	r7, #24
 800afae:	46bd      	mov	sp, r7
 800afb0:	bd80      	pop	{r7, pc}
 800afb2:	bf00      	nop
 800afb4:	20004e98 	.word	0x20004e98
 800afb8:	20004e88 	.word	0x20004e88
 800afbc:	20004e94 	.word	0x20004e94

0800afc0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800afc0:	b480      	push	{r7}
 800afc2:	b085      	sub	sp, #20
 800afc4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800afc6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800afca:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800afcc:	4b27      	ldr	r3, [pc, #156]	@ (800b06c <prvHeapInit+0xac>)
 800afce:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800afd0:	68fb      	ldr	r3, [r7, #12]
 800afd2:	f003 0307 	and.w	r3, r3, #7
 800afd6:	2b00      	cmp	r3, #0
 800afd8:	d00c      	beq.n	800aff4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800afda:	68fb      	ldr	r3, [r7, #12]
 800afdc:	3307      	adds	r3, #7
 800afde:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800afe0:	68fb      	ldr	r3, [r7, #12]
 800afe2:	f023 0307 	bic.w	r3, r3, #7
 800afe6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800afe8:	68ba      	ldr	r2, [r7, #8]
 800afea:	68fb      	ldr	r3, [r7, #12]
 800afec:	1ad3      	subs	r3, r2, r3
 800afee:	4a1f      	ldr	r2, [pc, #124]	@ (800b06c <prvHeapInit+0xac>)
 800aff0:	4413      	add	r3, r2
 800aff2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800aff4:	68fb      	ldr	r3, [r7, #12]
 800aff6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800aff8:	4a1d      	ldr	r2, [pc, #116]	@ (800b070 <prvHeapInit+0xb0>)
 800affa:	687b      	ldr	r3, [r7, #4]
 800affc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800affe:	4b1c      	ldr	r3, [pc, #112]	@ (800b070 <prvHeapInit+0xb0>)
 800b000:	2200      	movs	r2, #0
 800b002:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800b004:	687b      	ldr	r3, [r7, #4]
 800b006:	68ba      	ldr	r2, [r7, #8]
 800b008:	4413      	add	r3, r2
 800b00a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800b00c:	2208      	movs	r2, #8
 800b00e:	68fb      	ldr	r3, [r7, #12]
 800b010:	1a9b      	subs	r3, r3, r2
 800b012:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b014:	68fb      	ldr	r3, [r7, #12]
 800b016:	f023 0307 	bic.w	r3, r3, #7
 800b01a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800b01c:	68fb      	ldr	r3, [r7, #12]
 800b01e:	4a15      	ldr	r2, [pc, #84]	@ (800b074 <prvHeapInit+0xb4>)
 800b020:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800b022:	4b14      	ldr	r3, [pc, #80]	@ (800b074 <prvHeapInit+0xb4>)
 800b024:	681b      	ldr	r3, [r3, #0]
 800b026:	2200      	movs	r2, #0
 800b028:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800b02a:	4b12      	ldr	r3, [pc, #72]	@ (800b074 <prvHeapInit+0xb4>)
 800b02c:	681b      	ldr	r3, [r3, #0]
 800b02e:	2200      	movs	r2, #0
 800b030:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800b032:	687b      	ldr	r3, [r7, #4]
 800b034:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800b036:	683b      	ldr	r3, [r7, #0]
 800b038:	68fa      	ldr	r2, [r7, #12]
 800b03a:	1ad2      	subs	r2, r2, r3
 800b03c:	683b      	ldr	r3, [r7, #0]
 800b03e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800b040:	4b0c      	ldr	r3, [pc, #48]	@ (800b074 <prvHeapInit+0xb4>)
 800b042:	681a      	ldr	r2, [r3, #0]
 800b044:	683b      	ldr	r3, [r7, #0]
 800b046:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b048:	683b      	ldr	r3, [r7, #0]
 800b04a:	685b      	ldr	r3, [r3, #4]
 800b04c:	4a0a      	ldr	r2, [pc, #40]	@ (800b078 <prvHeapInit+0xb8>)
 800b04e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b050:	683b      	ldr	r3, [r7, #0]
 800b052:	685b      	ldr	r3, [r3, #4]
 800b054:	4a09      	ldr	r2, [pc, #36]	@ (800b07c <prvHeapInit+0xbc>)
 800b056:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800b058:	4b09      	ldr	r3, [pc, #36]	@ (800b080 <prvHeapInit+0xc0>)
 800b05a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800b05e:	601a      	str	r2, [r3, #0]
}
 800b060:	bf00      	nop
 800b062:	3714      	adds	r7, #20
 800b064:	46bd      	mov	sp, r7
 800b066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b06a:	4770      	bx	lr
 800b06c:	2000127c 	.word	0x2000127c
 800b070:	20004e7c 	.word	0x20004e7c
 800b074:	20004e84 	.word	0x20004e84
 800b078:	20004e8c 	.word	0x20004e8c
 800b07c:	20004e88 	.word	0x20004e88
 800b080:	20004e98 	.word	0x20004e98

0800b084 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800b084:	b480      	push	{r7}
 800b086:	b085      	sub	sp, #20
 800b088:	af00      	add	r7, sp, #0
 800b08a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800b08c:	4b28      	ldr	r3, [pc, #160]	@ (800b130 <prvInsertBlockIntoFreeList+0xac>)
 800b08e:	60fb      	str	r3, [r7, #12]
 800b090:	e002      	b.n	800b098 <prvInsertBlockIntoFreeList+0x14>
 800b092:	68fb      	ldr	r3, [r7, #12]
 800b094:	681b      	ldr	r3, [r3, #0]
 800b096:	60fb      	str	r3, [r7, #12]
 800b098:	68fb      	ldr	r3, [r7, #12]
 800b09a:	681b      	ldr	r3, [r3, #0]
 800b09c:	687a      	ldr	r2, [r7, #4]
 800b09e:	429a      	cmp	r2, r3
 800b0a0:	d8f7      	bhi.n	800b092 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800b0a2:	68fb      	ldr	r3, [r7, #12]
 800b0a4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800b0a6:	68fb      	ldr	r3, [r7, #12]
 800b0a8:	685b      	ldr	r3, [r3, #4]
 800b0aa:	68ba      	ldr	r2, [r7, #8]
 800b0ac:	4413      	add	r3, r2
 800b0ae:	687a      	ldr	r2, [r7, #4]
 800b0b0:	429a      	cmp	r2, r3
 800b0b2:	d108      	bne.n	800b0c6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800b0b4:	68fb      	ldr	r3, [r7, #12]
 800b0b6:	685a      	ldr	r2, [r3, #4]
 800b0b8:	687b      	ldr	r3, [r7, #4]
 800b0ba:	685b      	ldr	r3, [r3, #4]
 800b0bc:	441a      	add	r2, r3
 800b0be:	68fb      	ldr	r3, [r7, #12]
 800b0c0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800b0c2:	68fb      	ldr	r3, [r7, #12]
 800b0c4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800b0c6:	687b      	ldr	r3, [r7, #4]
 800b0c8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800b0ca:	687b      	ldr	r3, [r7, #4]
 800b0cc:	685b      	ldr	r3, [r3, #4]
 800b0ce:	68ba      	ldr	r2, [r7, #8]
 800b0d0:	441a      	add	r2, r3
 800b0d2:	68fb      	ldr	r3, [r7, #12]
 800b0d4:	681b      	ldr	r3, [r3, #0]
 800b0d6:	429a      	cmp	r2, r3
 800b0d8:	d118      	bne.n	800b10c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800b0da:	68fb      	ldr	r3, [r7, #12]
 800b0dc:	681a      	ldr	r2, [r3, #0]
 800b0de:	4b15      	ldr	r3, [pc, #84]	@ (800b134 <prvInsertBlockIntoFreeList+0xb0>)
 800b0e0:	681b      	ldr	r3, [r3, #0]
 800b0e2:	429a      	cmp	r2, r3
 800b0e4:	d00d      	beq.n	800b102 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800b0e6:	687b      	ldr	r3, [r7, #4]
 800b0e8:	685a      	ldr	r2, [r3, #4]
 800b0ea:	68fb      	ldr	r3, [r7, #12]
 800b0ec:	681b      	ldr	r3, [r3, #0]
 800b0ee:	685b      	ldr	r3, [r3, #4]
 800b0f0:	441a      	add	r2, r3
 800b0f2:	687b      	ldr	r3, [r7, #4]
 800b0f4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800b0f6:	68fb      	ldr	r3, [r7, #12]
 800b0f8:	681b      	ldr	r3, [r3, #0]
 800b0fa:	681a      	ldr	r2, [r3, #0]
 800b0fc:	687b      	ldr	r3, [r7, #4]
 800b0fe:	601a      	str	r2, [r3, #0]
 800b100:	e008      	b.n	800b114 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800b102:	4b0c      	ldr	r3, [pc, #48]	@ (800b134 <prvInsertBlockIntoFreeList+0xb0>)
 800b104:	681a      	ldr	r2, [r3, #0]
 800b106:	687b      	ldr	r3, [r7, #4]
 800b108:	601a      	str	r2, [r3, #0]
 800b10a:	e003      	b.n	800b114 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800b10c:	68fb      	ldr	r3, [r7, #12]
 800b10e:	681a      	ldr	r2, [r3, #0]
 800b110:	687b      	ldr	r3, [r7, #4]
 800b112:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800b114:	68fa      	ldr	r2, [r7, #12]
 800b116:	687b      	ldr	r3, [r7, #4]
 800b118:	429a      	cmp	r2, r3
 800b11a:	d002      	beq.n	800b122 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800b11c:	68fb      	ldr	r3, [r7, #12]
 800b11e:	687a      	ldr	r2, [r7, #4]
 800b120:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b122:	bf00      	nop
 800b124:	3714      	adds	r7, #20
 800b126:	46bd      	mov	sp, r7
 800b128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b12c:	4770      	bx	lr
 800b12e:	bf00      	nop
 800b130:	20004e7c 	.word	0x20004e7c
 800b134:	20004e84 	.word	0x20004e84

0800b138 <OLED_Refresh_Gram>:

#include "../../PeripheralDriver/Inc/oledfont.h"

uint8_t OLED_GRAM[128][8];	 
void OLED_Refresh_Gram(void)
{
 800b138:	b580      	push	{r7, lr}
 800b13a:	b082      	sub	sp, #8
 800b13c:	af00      	add	r7, sp, #0
	uint8_t i,n;		    
	for(i=0;i<8;i++)  
 800b13e:	2300      	movs	r3, #0
 800b140:	71fb      	strb	r3, [r7, #7]
 800b142:	e026      	b.n	800b192 <OLED_Refresh_Gram+0x5a>
	{  
		OLED_WR_Byte (0xb0+i,OLED_CMD);    
 800b144:	79fb      	ldrb	r3, [r7, #7]
 800b146:	3b50      	subs	r3, #80	@ 0x50
 800b148:	b2db      	uxtb	r3, r3
 800b14a:	2100      	movs	r1, #0
 800b14c:	4618      	mov	r0, r3
 800b14e:	f000 f82b 	bl	800b1a8 <OLED_WR_Byte>
		OLED_WR_Byte (0x00,OLED_CMD);      
 800b152:	2100      	movs	r1, #0
 800b154:	2000      	movs	r0, #0
 800b156:	f000 f827 	bl	800b1a8 <OLED_WR_Byte>
		OLED_WR_Byte (0x10,OLED_CMD);        
 800b15a:	2100      	movs	r1, #0
 800b15c:	2010      	movs	r0, #16
 800b15e:	f000 f823 	bl	800b1a8 <OLED_WR_Byte>
		for(n=0;n<128;n++)OLED_WR_Byte(OLED_GRAM[n][i],OLED_DATA); 
 800b162:	2300      	movs	r3, #0
 800b164:	71bb      	strb	r3, [r7, #6]
 800b166:	e00d      	b.n	800b184 <OLED_Refresh_Gram+0x4c>
 800b168:	79ba      	ldrb	r2, [r7, #6]
 800b16a:	79fb      	ldrb	r3, [r7, #7]
 800b16c:	490d      	ldr	r1, [pc, #52]	@ (800b1a4 <OLED_Refresh_Gram+0x6c>)
 800b16e:	00d2      	lsls	r2, r2, #3
 800b170:	440a      	add	r2, r1
 800b172:	4413      	add	r3, r2
 800b174:	781b      	ldrb	r3, [r3, #0]
 800b176:	2101      	movs	r1, #1
 800b178:	4618      	mov	r0, r3
 800b17a:	f000 f815 	bl	800b1a8 <OLED_WR_Byte>
 800b17e:	79bb      	ldrb	r3, [r7, #6]
 800b180:	3301      	adds	r3, #1
 800b182:	71bb      	strb	r3, [r7, #6]
 800b184:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800b188:	2b00      	cmp	r3, #0
 800b18a:	daed      	bge.n	800b168 <OLED_Refresh_Gram+0x30>
	for(i=0;i<8;i++)  
 800b18c:	79fb      	ldrb	r3, [r7, #7]
 800b18e:	3301      	adds	r3, #1
 800b190:	71fb      	strb	r3, [r7, #7]
 800b192:	79fb      	ldrb	r3, [r7, #7]
 800b194:	2b07      	cmp	r3, #7
 800b196:	d9d5      	bls.n	800b144 <OLED_Refresh_Gram+0xc>
	}   
}
 800b198:	bf00      	nop
 800b19a:	bf00      	nop
 800b19c:	3708      	adds	r7, #8
 800b19e:	46bd      	mov	sp, r7
 800b1a0:	bd80      	pop	{r7, pc}
 800b1a2:	bf00      	nop
 800b1a4:	20004e9c 	.word	0x20004e9c

0800b1a8 <OLED_WR_Byte>:

void OLED_WR_Byte(uint8_t dat,uint8_t cmd)
{	
 800b1a8:	b580      	push	{r7, lr}
 800b1aa:	b084      	sub	sp, #16
 800b1ac:	af00      	add	r7, sp, #0
 800b1ae:	4603      	mov	r3, r0
 800b1b0:	460a      	mov	r2, r1
 800b1b2:	71fb      	strb	r3, [r7, #7]
 800b1b4:	4613      	mov	r3, r2
 800b1b6:	71bb      	strb	r3, [r7, #6]
	uint8_t i;			  
	if(cmd)
 800b1b8:	79bb      	ldrb	r3, [r7, #6]
 800b1ba:	2b00      	cmp	r3, #0
 800b1bc:	d006      	beq.n	800b1cc <OLED_WR_Byte+0x24>
	  OLED_RS_Set();
 800b1be:	2201      	movs	r2, #1
 800b1c0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800b1c4:	481c      	ldr	r0, [pc, #112]	@ (800b238 <OLED_WR_Byte+0x90>)
 800b1c6:	f7f9 f835 	bl	8004234 <HAL_GPIO_WritePin>
 800b1ca:	e005      	b.n	800b1d8 <OLED_WR_Byte+0x30>
	else 
	  OLED_RS_Clr();		  
 800b1cc:	2200      	movs	r2, #0
 800b1ce:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800b1d2:	4819      	ldr	r0, [pc, #100]	@ (800b238 <OLED_WR_Byte+0x90>)
 800b1d4:	f7f9 f82e 	bl	8004234 <HAL_GPIO_WritePin>
	for(i=0;i<8;i++)
 800b1d8:	2300      	movs	r3, #0
 800b1da:	73fb      	strb	r3, [r7, #15]
 800b1dc:	e01e      	b.n	800b21c <OLED_WR_Byte+0x74>
	{			  
		OLED_SCLK_Clr();
 800b1de:	2200      	movs	r2, #0
 800b1e0:	2120      	movs	r1, #32
 800b1e2:	4815      	ldr	r0, [pc, #84]	@ (800b238 <OLED_WR_Byte+0x90>)
 800b1e4:	f7f9 f826 	bl	8004234 <HAL_GPIO_WritePin>
		if(dat&0x80)
 800b1e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b1ec:	2b00      	cmp	r3, #0
 800b1ee:	da05      	bge.n	800b1fc <OLED_WR_Byte+0x54>
		   OLED_SDIN_Set();
 800b1f0:	2201      	movs	r2, #1
 800b1f2:	2140      	movs	r1, #64	@ 0x40
 800b1f4:	4810      	ldr	r0, [pc, #64]	@ (800b238 <OLED_WR_Byte+0x90>)
 800b1f6:	f7f9 f81d 	bl	8004234 <HAL_GPIO_WritePin>
 800b1fa:	e004      	b.n	800b206 <OLED_WR_Byte+0x5e>
		else 
		   OLED_SDIN_Clr();
 800b1fc:	2200      	movs	r2, #0
 800b1fe:	2140      	movs	r1, #64	@ 0x40
 800b200:	480d      	ldr	r0, [pc, #52]	@ (800b238 <OLED_WR_Byte+0x90>)
 800b202:	f7f9 f817 	bl	8004234 <HAL_GPIO_WritePin>
		OLED_SCLK_Set();
 800b206:	2201      	movs	r2, #1
 800b208:	2120      	movs	r1, #32
 800b20a:	480b      	ldr	r0, [pc, #44]	@ (800b238 <OLED_WR_Byte+0x90>)
 800b20c:	f7f9 f812 	bl	8004234 <HAL_GPIO_WritePin>
		dat<<=1;   
 800b210:	79fb      	ldrb	r3, [r7, #7]
 800b212:	005b      	lsls	r3, r3, #1
 800b214:	71fb      	strb	r3, [r7, #7]
	for(i=0;i<8;i++)
 800b216:	7bfb      	ldrb	r3, [r7, #15]
 800b218:	3301      	adds	r3, #1
 800b21a:	73fb      	strb	r3, [r7, #15]
 800b21c:	7bfb      	ldrb	r3, [r7, #15]
 800b21e:	2b07      	cmp	r3, #7
 800b220:	d9dd      	bls.n	800b1de <OLED_WR_Byte+0x36>
	}				 		  
	OLED_RS_Set();   	  
 800b222:	2201      	movs	r2, #1
 800b224:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800b228:	4803      	ldr	r0, [pc, #12]	@ (800b238 <OLED_WR_Byte+0x90>)
 800b22a:	f7f9 f803 	bl	8004234 <HAL_GPIO_WritePin>
} 
 800b22e:	bf00      	nop
 800b230:	3710      	adds	r7, #16
 800b232:	46bd      	mov	sp, r7
 800b234:	bd80      	pop	{r7, pc}
 800b236:	bf00      	nop
 800b238:	40021000 	.word	0x40021000

0800b23c <OLED_Clear>:

/**************************************************************************
Clear OLED
**************************************************************************/  
void OLED_Clear(void)  
{  
 800b23c:	b580      	push	{r7, lr}
 800b23e:	b082      	sub	sp, #8
 800b240:	af00      	add	r7, sp, #0
	uint8_t i,n;  
	for(i=0;i<8;i++)for(n=0;n<128;n++)OLED_GRAM[n][i]=0X00;  
 800b242:	2300      	movs	r3, #0
 800b244:	71fb      	strb	r3, [r7, #7]
 800b246:	e014      	b.n	800b272 <OLED_Clear+0x36>
 800b248:	2300      	movs	r3, #0
 800b24a:	71bb      	strb	r3, [r7, #6]
 800b24c:	e00a      	b.n	800b264 <OLED_Clear+0x28>
 800b24e:	79ba      	ldrb	r2, [r7, #6]
 800b250:	79fb      	ldrb	r3, [r7, #7]
 800b252:	490c      	ldr	r1, [pc, #48]	@ (800b284 <OLED_Clear+0x48>)
 800b254:	00d2      	lsls	r2, r2, #3
 800b256:	440a      	add	r2, r1
 800b258:	4413      	add	r3, r2
 800b25a:	2200      	movs	r2, #0
 800b25c:	701a      	strb	r2, [r3, #0]
 800b25e:	79bb      	ldrb	r3, [r7, #6]
 800b260:	3301      	adds	r3, #1
 800b262:	71bb      	strb	r3, [r7, #6]
 800b264:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800b268:	2b00      	cmp	r3, #0
 800b26a:	daf0      	bge.n	800b24e <OLED_Clear+0x12>
 800b26c:	79fb      	ldrb	r3, [r7, #7]
 800b26e:	3301      	adds	r3, #1
 800b270:	71fb      	strb	r3, [r7, #7]
 800b272:	79fb      	ldrb	r3, [r7, #7]
 800b274:	2b07      	cmp	r3, #7
 800b276:	d9e7      	bls.n	800b248 <OLED_Clear+0xc>
	OLED_Refresh_Gram();//Refresh
 800b278:	f7ff ff5e 	bl	800b138 <OLED_Refresh_Gram>
}
 800b27c:	bf00      	nop
 800b27e:	3708      	adds	r7, #8
 800b280:	46bd      	mov	sp, r7
 800b282:	bd80      	pop	{r7, pc}
 800b284:	20004e9c 	.word	0x20004e9c

0800b288 <OLED_DrawPoint>:

/**************************************************************************
Draw A Point
**************************************************************************/ 
void OLED_DrawPoint(uint8_t x,uint8_t y,uint8_t t)
{
 800b288:	b480      	push	{r7}
 800b28a:	b085      	sub	sp, #20
 800b28c:	af00      	add	r7, sp, #0
 800b28e:	4603      	mov	r3, r0
 800b290:	71fb      	strb	r3, [r7, #7]
 800b292:	460b      	mov	r3, r1
 800b294:	71bb      	strb	r3, [r7, #6]
 800b296:	4613      	mov	r3, r2
 800b298:	717b      	strb	r3, [r7, #5]
	uint8_t pos,bx,temp=0;
 800b29a:	2300      	movs	r3, #0
 800b29c:	73fb      	strb	r3, [r7, #15]
	if(x>127||y>63)return;//Out of reach
 800b29e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b2a2:	2b00      	cmp	r3, #0
 800b2a4:	db41      	blt.n	800b32a <OLED_DrawPoint+0xa2>
 800b2a6:	79bb      	ldrb	r3, [r7, #6]
 800b2a8:	2b3f      	cmp	r3, #63	@ 0x3f
 800b2aa:	d83e      	bhi.n	800b32a <OLED_DrawPoint+0xa2>
	pos=7-y/8;
 800b2ac:	79bb      	ldrb	r3, [r7, #6]
 800b2ae:	08db      	lsrs	r3, r3, #3
 800b2b0:	b2db      	uxtb	r3, r3
 800b2b2:	f1c3 0307 	rsb	r3, r3, #7
 800b2b6:	73bb      	strb	r3, [r7, #14]
	bx=y%8;
 800b2b8:	79bb      	ldrb	r3, [r7, #6]
 800b2ba:	f003 0307 	and.w	r3, r3, #7
 800b2be:	737b      	strb	r3, [r7, #13]
	temp=1<<(7-bx);
 800b2c0:	7b7b      	ldrb	r3, [r7, #13]
 800b2c2:	f1c3 0307 	rsb	r3, r3, #7
 800b2c6:	2201      	movs	r2, #1
 800b2c8:	fa02 f303 	lsl.w	r3, r2, r3
 800b2cc:	73fb      	strb	r3, [r7, #15]
	if(t)OLED_GRAM[x][pos]|=temp;
 800b2ce:	797b      	ldrb	r3, [r7, #5]
 800b2d0:	2b00      	cmp	r3, #0
 800b2d2:	d012      	beq.n	800b2fa <OLED_DrawPoint+0x72>
 800b2d4:	79fa      	ldrb	r2, [r7, #7]
 800b2d6:	7bbb      	ldrb	r3, [r7, #14]
 800b2d8:	4917      	ldr	r1, [pc, #92]	@ (800b338 <OLED_DrawPoint+0xb0>)
 800b2da:	00d2      	lsls	r2, r2, #3
 800b2dc:	440a      	add	r2, r1
 800b2de:	4413      	add	r3, r2
 800b2e0:	7818      	ldrb	r0, [r3, #0]
 800b2e2:	79fa      	ldrb	r2, [r7, #7]
 800b2e4:	7bbb      	ldrb	r3, [r7, #14]
 800b2e6:	7bf9      	ldrb	r1, [r7, #15]
 800b2e8:	4301      	orrs	r1, r0
 800b2ea:	b2c8      	uxtb	r0, r1
 800b2ec:	4912      	ldr	r1, [pc, #72]	@ (800b338 <OLED_DrawPoint+0xb0>)
 800b2ee:	00d2      	lsls	r2, r2, #3
 800b2f0:	440a      	add	r2, r1
 800b2f2:	4413      	add	r3, r2
 800b2f4:	4602      	mov	r2, r0
 800b2f6:	701a      	strb	r2, [r3, #0]
 800b2f8:	e018      	b.n	800b32c <OLED_DrawPoint+0xa4>
	else OLED_GRAM[x][pos]&=~temp;	    
 800b2fa:	79fa      	ldrb	r2, [r7, #7]
 800b2fc:	7bbb      	ldrb	r3, [r7, #14]
 800b2fe:	490e      	ldr	r1, [pc, #56]	@ (800b338 <OLED_DrawPoint+0xb0>)
 800b300:	00d2      	lsls	r2, r2, #3
 800b302:	440a      	add	r2, r1
 800b304:	4413      	add	r3, r2
 800b306:	781b      	ldrb	r3, [r3, #0]
 800b308:	b25a      	sxtb	r2, r3
 800b30a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b30e:	43db      	mvns	r3, r3
 800b310:	b25b      	sxtb	r3, r3
 800b312:	4013      	ands	r3, r2
 800b314:	b259      	sxtb	r1, r3
 800b316:	79fa      	ldrb	r2, [r7, #7]
 800b318:	7bbb      	ldrb	r3, [r7, #14]
 800b31a:	b2c8      	uxtb	r0, r1
 800b31c:	4906      	ldr	r1, [pc, #24]	@ (800b338 <OLED_DrawPoint+0xb0>)
 800b31e:	00d2      	lsls	r2, r2, #3
 800b320:	440a      	add	r2, r1
 800b322:	4413      	add	r3, r2
 800b324:	4602      	mov	r2, r0
 800b326:	701a      	strb	r2, [r3, #0]
 800b328:	e000      	b.n	800b32c <OLED_DrawPoint+0xa4>
	if(x>127||y>63)return;//Out of reach
 800b32a:	bf00      	nop
}
 800b32c:	3714      	adds	r7, #20
 800b32e:	46bd      	mov	sp, r7
 800b330:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b334:	4770      	bx	lr
 800b336:	bf00      	nop
 800b338:	20004e9c 	.word	0x20004e9c

0800b33c <OLED_ShowChar>:
/**************************************************************************
Show Char
**************************************************************************/
void OLED_ShowChar(uint8_t x,uint8_t y,uint8_t chr,uint8_t size,uint8_t mode)
{      			    
 800b33c:	b590      	push	{r4, r7, lr}
 800b33e:	b085      	sub	sp, #20
 800b340:	af00      	add	r7, sp, #0
 800b342:	4604      	mov	r4, r0
 800b344:	4608      	mov	r0, r1
 800b346:	4611      	mov	r1, r2
 800b348:	461a      	mov	r2, r3
 800b34a:	4623      	mov	r3, r4
 800b34c:	71fb      	strb	r3, [r7, #7]
 800b34e:	4603      	mov	r3, r0
 800b350:	71bb      	strb	r3, [r7, #6]
 800b352:	460b      	mov	r3, r1
 800b354:	717b      	strb	r3, [r7, #5]
 800b356:	4613      	mov	r3, r2
 800b358:	713b      	strb	r3, [r7, #4]
	uint8_t temp,t,t1;
	uint8_t y0=y;
 800b35a:	79bb      	ldrb	r3, [r7, #6]
 800b35c:	733b      	strb	r3, [r7, #12]
	chr=chr-' ';				   
 800b35e:	797b      	ldrb	r3, [r7, #5]
 800b360:	3b20      	subs	r3, #32
 800b362:	717b      	strb	r3, [r7, #5]
    for(t=0;t<size;t++)
 800b364:	2300      	movs	r3, #0
 800b366:	73bb      	strb	r3, [r7, #14]
 800b368:	e04d      	b.n	800b406 <OLED_ShowChar+0xca>
    {   
		if(size==12)temp=oled_asc2_1206[chr][t];  //1206 Size
 800b36a:	793b      	ldrb	r3, [r7, #4]
 800b36c:	2b0c      	cmp	r3, #12
 800b36e:	d10b      	bne.n	800b388 <OLED_ShowChar+0x4c>
 800b370:	797a      	ldrb	r2, [r7, #5]
 800b372:	7bb9      	ldrb	r1, [r7, #14]
 800b374:	4828      	ldr	r0, [pc, #160]	@ (800b418 <OLED_ShowChar+0xdc>)
 800b376:	4613      	mov	r3, r2
 800b378:	005b      	lsls	r3, r3, #1
 800b37a:	4413      	add	r3, r2
 800b37c:	009b      	lsls	r3, r3, #2
 800b37e:	4403      	add	r3, r0
 800b380:	440b      	add	r3, r1
 800b382:	781b      	ldrb	r3, [r3, #0]
 800b384:	73fb      	strb	r3, [r7, #15]
 800b386:	e007      	b.n	800b398 <OLED_ShowChar+0x5c>
		else temp=oled_asc2_1608[chr][t];		 //1608 Size	                          
 800b388:	797a      	ldrb	r2, [r7, #5]
 800b38a:	7bbb      	ldrb	r3, [r7, #14]
 800b38c:	4923      	ldr	r1, [pc, #140]	@ (800b41c <OLED_ShowChar+0xe0>)
 800b38e:	0112      	lsls	r2, r2, #4
 800b390:	440a      	add	r2, r1
 800b392:	4413      	add	r3, r2
 800b394:	781b      	ldrb	r3, [r3, #0]
 800b396:	73fb      	strb	r3, [r7, #15]
        for(t1=0;t1<8;t1++)
 800b398:	2300      	movs	r3, #0
 800b39a:	737b      	strb	r3, [r7, #13]
 800b39c:	e02d      	b.n	800b3fa <OLED_ShowChar+0xbe>
		{
			if(temp&0x80)OLED_DrawPoint(x,y,mode);
 800b39e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b3a2:	2b00      	cmp	r3, #0
 800b3a4:	da07      	bge.n	800b3b6 <OLED_ShowChar+0x7a>
 800b3a6:	f897 2020 	ldrb.w	r2, [r7, #32]
 800b3aa:	79b9      	ldrb	r1, [r7, #6]
 800b3ac:	79fb      	ldrb	r3, [r7, #7]
 800b3ae:	4618      	mov	r0, r3
 800b3b0:	f7ff ff6a 	bl	800b288 <OLED_DrawPoint>
 800b3b4:	e00c      	b.n	800b3d0 <OLED_ShowChar+0x94>
			else OLED_DrawPoint(x,y,!mode);
 800b3b6:	f897 3020 	ldrb.w	r3, [r7, #32]
 800b3ba:	2b00      	cmp	r3, #0
 800b3bc:	bf0c      	ite	eq
 800b3be:	2301      	moveq	r3, #1
 800b3c0:	2300      	movne	r3, #0
 800b3c2:	b2db      	uxtb	r3, r3
 800b3c4:	461a      	mov	r2, r3
 800b3c6:	79b9      	ldrb	r1, [r7, #6]
 800b3c8:	79fb      	ldrb	r3, [r7, #7]
 800b3ca:	4618      	mov	r0, r3
 800b3cc:	f7ff ff5c 	bl	800b288 <OLED_DrawPoint>
			temp<<=1;
 800b3d0:	7bfb      	ldrb	r3, [r7, #15]
 800b3d2:	005b      	lsls	r3, r3, #1
 800b3d4:	73fb      	strb	r3, [r7, #15]
			y++;
 800b3d6:	79bb      	ldrb	r3, [r7, #6]
 800b3d8:	3301      	adds	r3, #1
 800b3da:	71bb      	strb	r3, [r7, #6]
			if((y-y0)==size)
 800b3dc:	79ba      	ldrb	r2, [r7, #6]
 800b3de:	7b3b      	ldrb	r3, [r7, #12]
 800b3e0:	1ad2      	subs	r2, r2, r3
 800b3e2:	793b      	ldrb	r3, [r7, #4]
 800b3e4:	429a      	cmp	r2, r3
 800b3e6:	d105      	bne.n	800b3f4 <OLED_ShowChar+0xb8>
			{
				y=y0;
 800b3e8:	7b3b      	ldrb	r3, [r7, #12]
 800b3ea:	71bb      	strb	r3, [r7, #6]
				x++;
 800b3ec:	79fb      	ldrb	r3, [r7, #7]
 800b3ee:	3301      	adds	r3, #1
 800b3f0:	71fb      	strb	r3, [r7, #7]
				break;
 800b3f2:	e005      	b.n	800b400 <OLED_ShowChar+0xc4>
        for(t1=0;t1<8;t1++)
 800b3f4:	7b7b      	ldrb	r3, [r7, #13]
 800b3f6:	3301      	adds	r3, #1
 800b3f8:	737b      	strb	r3, [r7, #13]
 800b3fa:	7b7b      	ldrb	r3, [r7, #13]
 800b3fc:	2b07      	cmp	r3, #7
 800b3fe:	d9ce      	bls.n	800b39e <OLED_ShowChar+0x62>
    for(t=0;t<size;t++)
 800b400:	7bbb      	ldrb	r3, [r7, #14]
 800b402:	3301      	adds	r3, #1
 800b404:	73bb      	strb	r3, [r7, #14]
 800b406:	7bba      	ldrb	r2, [r7, #14]
 800b408:	793b      	ldrb	r3, [r7, #4]
 800b40a:	429a      	cmp	r2, r3
 800b40c:	d3ad      	bcc.n	800b36a <OLED_ShowChar+0x2e>
			}
		}  	 
    }          
}
 800b40e:	bf00      	nop
 800b410:	bf00      	nop
 800b412:	3714      	adds	r7, #20
 800b414:	46bd      	mov	sp, r7
 800b416:	bd90      	pop	{r4, r7, pc}
 800b418:	0800fe08 	.word	0x0800fe08
 800b41c:	0801027c 	.word	0x0801027c

0800b420 <OLED_ShowString>:
} 
/**************************************************************************
Show The String
**************************************************************************/
void OLED_ShowString(uint8_t x,uint8_t y,const uint8_t *p)
{
 800b420:	b580      	push	{r7, lr}
 800b422:	b084      	sub	sp, #16
 800b424:	af02      	add	r7, sp, #8
 800b426:	4603      	mov	r3, r0
 800b428:	603a      	str	r2, [r7, #0]
 800b42a:	71fb      	strb	r3, [r7, #7]
 800b42c:	460b      	mov	r3, r1
 800b42e:	71bb      	strb	r3, [r7, #6]
#define MAX_CHAR_POSX 122
#define MAX_CHAR_POSY 58          
    while(*p!='\0')
 800b430:	e01f      	b.n	800b472 <OLED_ShowString+0x52>
    {       
        if(x>MAX_CHAR_POSX){x=0;y+=16;}
 800b432:	79fb      	ldrb	r3, [r7, #7]
 800b434:	2b7a      	cmp	r3, #122	@ 0x7a
 800b436:	d904      	bls.n	800b442 <OLED_ShowString+0x22>
 800b438:	2300      	movs	r3, #0
 800b43a:	71fb      	strb	r3, [r7, #7]
 800b43c:	79bb      	ldrb	r3, [r7, #6]
 800b43e:	3310      	adds	r3, #16
 800b440:	71bb      	strb	r3, [r7, #6]
        if(y>MAX_CHAR_POSY){y=x=0;OLED_Clear();}
 800b442:	79bb      	ldrb	r3, [r7, #6]
 800b444:	2b3a      	cmp	r3, #58	@ 0x3a
 800b446:	d905      	bls.n	800b454 <OLED_ShowString+0x34>
 800b448:	2300      	movs	r3, #0
 800b44a:	71fb      	strb	r3, [r7, #7]
 800b44c:	79fb      	ldrb	r3, [r7, #7]
 800b44e:	71bb      	strb	r3, [r7, #6]
 800b450:	f7ff fef4 	bl	800b23c <OLED_Clear>
        OLED_ShowChar(x,y,*p,12,1);	 
 800b454:	683b      	ldr	r3, [r7, #0]
 800b456:	781a      	ldrb	r2, [r3, #0]
 800b458:	79b9      	ldrb	r1, [r7, #6]
 800b45a:	79f8      	ldrb	r0, [r7, #7]
 800b45c:	2301      	movs	r3, #1
 800b45e:	9300      	str	r3, [sp, #0]
 800b460:	230c      	movs	r3, #12
 800b462:	f7ff ff6b 	bl	800b33c <OLED_ShowChar>
        x+=8;
 800b466:	79fb      	ldrb	r3, [r7, #7]
 800b468:	3308      	adds	r3, #8
 800b46a:	71fb      	strb	r3, [r7, #7]
        p++;
 800b46c:	683b      	ldr	r3, [r7, #0]
 800b46e:	3301      	adds	r3, #1
 800b470:	603b      	str	r3, [r7, #0]
    while(*p!='\0')
 800b472:	683b      	ldr	r3, [r7, #0]
 800b474:	781b      	ldrb	r3, [r3, #0]
 800b476:	2b00      	cmp	r3, #0
 800b478:	d1db      	bne.n	800b432 <OLED_ShowString+0x12>
    }  
}	 
 800b47a:	bf00      	nop
 800b47c:	bf00      	nop
 800b47e:	3708      	adds	r7, #8
 800b480:	46bd      	mov	sp, r7
 800b482:	bd80      	pop	{r7, pc}

0800b484 <OLED_Init>:

void OLED_Init(void)
{
 800b484:	b580      	push	{r7, lr}
 800b486:	af00      	add	r7, sp, #0
	HAL_PWR_EnableBkUpAccess(); //Enable access to the RTC and Backup Register
 800b488:	f7f9 ff12 	bl	80052b0 <HAL_PWR_EnableBkUpAccess>
	__HAL_RCC_LSE_CONFIG(RCC_LSE_OFF); //turn OFF the LSE oscillator, LSERDY flag goes low after 6 LSE oscillator clock cycles.
 800b48c:	4b41      	ldr	r3, [pc, #260]	@ (800b594 <OLED_Init+0x110>)
 800b48e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b490:	4a40      	ldr	r2, [pc, #256]	@ (800b594 <OLED_Init+0x110>)
 800b492:	f023 0301 	bic.w	r3, r3, #1
 800b496:	6713      	str	r3, [r2, #112]	@ 0x70
 800b498:	4b3e      	ldr	r3, [pc, #248]	@ (800b594 <OLED_Init+0x110>)
 800b49a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b49c:	4a3d      	ldr	r2, [pc, #244]	@ (800b594 <OLED_Init+0x110>)
 800b49e:	f023 0304 	bic.w	r3, r3, #4
 800b4a2:	6713      	str	r3, [r2, #112]	@ 0x70
	                                   //LSE oscillator switch off to let PC13 PC14 PC15 be IO
	
	
	HAL_PWR_DisableBkUpAccess();
 800b4a4:	f7f9 ff18 	bl	80052d8 <HAL_PWR_DisableBkUpAccess>
	
	OLED_RST_Clr();
 800b4a8:	2200      	movs	r2, #0
 800b4aa:	2180      	movs	r1, #128	@ 0x80
 800b4ac:	483a      	ldr	r0, [pc, #232]	@ (800b598 <OLED_Init+0x114>)
 800b4ae:	f7f8 fec1 	bl	8004234 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 800b4b2:	2064      	movs	r0, #100	@ 0x64
 800b4b4:	f7f8 f8f8 	bl	80036a8 <HAL_Delay>
	OLED_RST_Set();
 800b4b8:	2201      	movs	r2, #1
 800b4ba:	2180      	movs	r1, #128	@ 0x80
 800b4bc:	4836      	ldr	r0, [pc, #216]	@ (800b598 <OLED_Init+0x114>)
 800b4be:	f7f8 feb9 	bl	8004234 <HAL_GPIO_WritePin>
	
	OLED_WR_Byte(0xAE,OLED_CMD); //Off Display
 800b4c2:	2100      	movs	r1, #0
 800b4c4:	20ae      	movs	r0, #174	@ 0xae
 800b4c6:	f7ff fe6f 	bl	800b1a8 <OLED_WR_Byte>
	
	OLED_WR_Byte(0xD5,OLED_CMD); //Set Oscillator Division
 800b4ca:	2100      	movs	r1, #0
 800b4cc:	20d5      	movs	r0, #213	@ 0xd5
 800b4ce:	f7ff fe6b 	bl	800b1a8 <OLED_WR_Byte>
	OLED_WR_Byte(80,OLED_CMD);    //[3:0]: divide ratio of the DCLK, [7:4], set the oscillator frequency. Reset
 800b4d2:	2100      	movs	r1, #0
 800b4d4:	2050      	movs	r0, #80	@ 0x50
 800b4d6:	f7ff fe67 	bl	800b1a8 <OLED_WR_Byte>
	OLED_WR_Byte(0xA8,OLED_CMD); //multiplex ratio
 800b4da:	2100      	movs	r1, #0
 800b4dc:	20a8      	movs	r0, #168	@ 0xa8
 800b4de:	f7ff fe63 	bl	800b1a8 <OLED_WR_Byte>
	OLED_WR_Byte(0X3F,OLED_CMD); //duty = 0X3F(1/64) 
 800b4e2:	2100      	movs	r1, #0
 800b4e4:	203f      	movs	r0, #63	@ 0x3f
 800b4e6:	f7ff fe5f 	bl	800b1a8 <OLED_WR_Byte>
	OLED_WR_Byte(0xD3,OLED_CMD);  //set display offset
 800b4ea:	2100      	movs	r1, #0
 800b4ec:	20d3      	movs	r0, #211	@ 0xd3
 800b4ee:	f7ff fe5b 	bl	800b1a8 <OLED_WR_Byte>
	OLED_WR_Byte(0X00,OLED_CMD); //0
 800b4f2:	2100      	movs	r1, #0
 800b4f4:	2000      	movs	r0, #0
 800b4f6:	f7ff fe57 	bl	800b1a8 <OLED_WR_Byte>

	OLED_WR_Byte(0x40,OLED_CMD); //set display start line [5:0]- from 0-63. RESET
 800b4fa:	2100      	movs	r1, #0
 800b4fc:	2040      	movs	r0, #64	@ 0x40
 800b4fe:	f7ff fe53 	bl	800b1a8 <OLED_WR_Byte>
													
	OLED_WR_Byte(0x8D,OLED_CMD); //Set charge pump
 800b502:	2100      	movs	r1, #0
 800b504:	208d      	movs	r0, #141	@ 0x8d
 800b506:	f7ff fe4f 	bl	800b1a8 <OLED_WR_Byte>
	OLED_WR_Byte(0x14,OLED_CMD); //Enable Charge Pump
 800b50a:	2100      	movs	r1, #0
 800b50c:	2014      	movs	r0, #20
 800b50e:	f7ff fe4b 	bl	800b1a8 <OLED_WR_Byte>
	OLED_WR_Byte(0x20,OLED_CMD); //Set Memory Addressing Mode
 800b512:	2100      	movs	r1, #0
 800b514:	2020      	movs	r0, #32
 800b516:	f7ff fe47 	bl	800b1a8 <OLED_WR_Byte>
	OLED_WR_Byte(0x02,OLED_CMD); //Page Addressing Mode (RESET)
 800b51a:	2100      	movs	r1, #0
 800b51c:	2002      	movs	r0, #2
 800b51e:	f7ff fe43 	bl	800b1a8 <OLED_WR_Byte>
	OLED_WR_Byte(0xA1,OLED_CMD); //Set segment remap, bit0:0,0->0;1,0->127;
 800b522:	2100      	movs	r1, #0
 800b524:	20a1      	movs	r0, #161	@ 0xa1
 800b526:	f7ff fe3f 	bl	800b1a8 <OLED_WR_Byte>
	OLED_WR_Byte(0xC0,OLED_CMD); //Set COM Output Scan Direction
 800b52a:	2100      	movs	r1, #0
 800b52c:	20c0      	movs	r0, #192	@ 0xc0
 800b52e:	f7ff fe3b 	bl	800b1a8 <OLED_WR_Byte>
	OLED_WR_Byte(0xDA,OLED_CMD); //Set COM Pins
 800b532:	2100      	movs	r1, #0
 800b534:	20da      	movs	r0, #218	@ 0xda
 800b536:	f7ff fe37 	bl	800b1a8 <OLED_WR_Byte>
	OLED_WR_Byte(0x12,OLED_CMD); //[5:4] setting
 800b53a:	2100      	movs	r1, #0
 800b53c:	2012      	movs	r0, #18
 800b53e:	f7ff fe33 	bl	800b1a8 <OLED_WR_Byte>
	 
	OLED_WR_Byte(0x81,OLED_CMD); //Contrast Control
 800b542:	2100      	movs	r1, #0
 800b544:	2081      	movs	r0, #129	@ 0x81
 800b546:	f7ff fe2f 	bl	800b1a8 <OLED_WR_Byte>
	OLED_WR_Byte(0xEF,OLED_CMD); //1~256; Default: 0X7F
 800b54a:	2100      	movs	r1, #0
 800b54c:	20ef      	movs	r0, #239	@ 0xef
 800b54e:	f7ff fe2b 	bl	800b1a8 <OLED_WR_Byte>
	OLED_WR_Byte(0xD9,OLED_CMD); //Set Pre-charge Period
 800b552:	2100      	movs	r1, #0
 800b554:	20d9      	movs	r0, #217	@ 0xd9
 800b556:	f7ff fe27 	bl	800b1a8 <OLED_WR_Byte>
	OLED_WR_Byte(0xf1,OLED_CMD); //[3:0],PHASE 1;[7:4],PHASE 2;
 800b55a:	2100      	movs	r1, #0
 800b55c:	20f1      	movs	r0, #241	@ 0xf1
 800b55e:	f7ff fe23 	bl	800b1a8 <OLED_WR_Byte>
	OLED_WR_Byte(0xDB,OLED_CMD); //Set VCOMH
 800b562:	2100      	movs	r1, #0
 800b564:	20db      	movs	r0, #219	@ 0xdb
 800b566:	f7ff fe1f 	bl	800b1a8 <OLED_WR_Byte>
	OLED_WR_Byte(0x30,OLED_CMD);  //[6:4] 000,0.65*vcc;001,0.77*vcc;011,0.83*vcc;
 800b56a:	2100      	movs	r1, #0
 800b56c:	2030      	movs	r0, #48	@ 0x30
 800b56e:	f7ff fe1b 	bl	800b1a8 <OLED_WR_Byte>

	OLED_WR_Byte(0xA4,OLED_CMD); //Enable display outputs according to the GDDRAM contents
 800b572:	2100      	movs	r1, #0
 800b574:	20a4      	movs	r0, #164	@ 0xa4
 800b576:	f7ff fe17 	bl	800b1a8 <OLED_WR_Byte>
	OLED_WR_Byte(0xA6,OLED_CMD); //Set normal display   						   
 800b57a:	2100      	movs	r1, #0
 800b57c:	20a6      	movs	r0, #166	@ 0xa6
 800b57e:	f7ff fe13 	bl	800b1a8 <OLED_WR_Byte>
	OLED_WR_Byte(0xAF,OLED_CMD); //DISPLAY ON	 
 800b582:	2100      	movs	r1, #0
 800b584:	20af      	movs	r0, #175	@ 0xaf
 800b586:	f7ff fe0f 	bl	800b1a8 <OLED_WR_Byte>
	OLED_Clear(); 
 800b58a:	f7ff fe57 	bl	800b23c <OLED_Clear>
 800b58e:	bf00      	nop
 800b590:	bd80      	pop	{r7, pc}
 800b592:	bf00      	nop
 800b594:	40023800 	.word	0x40023800
 800b598:	40021000 	.word	0x40021000

0800b59c <atoi>:
 800b59c:	220a      	movs	r2, #10
 800b59e:	2100      	movs	r1, #0
 800b5a0:	f000 b932 	b.w	800b808 <strtol>

0800b5a4 <malloc>:
 800b5a4:	4b02      	ldr	r3, [pc, #8]	@ (800b5b0 <malloc+0xc>)
 800b5a6:	4601      	mov	r1, r0
 800b5a8:	6818      	ldr	r0, [r3, #0]
 800b5aa:	f000 b825 	b.w	800b5f8 <_malloc_r>
 800b5ae:	bf00      	nop
 800b5b0:	20000020 	.word	0x20000020

0800b5b4 <sbrk_aligned>:
 800b5b4:	b570      	push	{r4, r5, r6, lr}
 800b5b6:	4e0f      	ldr	r6, [pc, #60]	@ (800b5f4 <sbrk_aligned+0x40>)
 800b5b8:	460c      	mov	r4, r1
 800b5ba:	6831      	ldr	r1, [r6, #0]
 800b5bc:	4605      	mov	r5, r0
 800b5be:	b911      	cbnz	r1, 800b5c6 <sbrk_aligned+0x12>
 800b5c0:	f001 f910 	bl	800c7e4 <_sbrk_r>
 800b5c4:	6030      	str	r0, [r6, #0]
 800b5c6:	4621      	mov	r1, r4
 800b5c8:	4628      	mov	r0, r5
 800b5ca:	f001 f90b 	bl	800c7e4 <_sbrk_r>
 800b5ce:	1c43      	adds	r3, r0, #1
 800b5d0:	d103      	bne.n	800b5da <sbrk_aligned+0x26>
 800b5d2:	f04f 34ff 	mov.w	r4, #4294967295
 800b5d6:	4620      	mov	r0, r4
 800b5d8:	bd70      	pop	{r4, r5, r6, pc}
 800b5da:	1cc4      	adds	r4, r0, #3
 800b5dc:	f024 0403 	bic.w	r4, r4, #3
 800b5e0:	42a0      	cmp	r0, r4
 800b5e2:	d0f8      	beq.n	800b5d6 <sbrk_aligned+0x22>
 800b5e4:	1a21      	subs	r1, r4, r0
 800b5e6:	4628      	mov	r0, r5
 800b5e8:	f001 f8fc 	bl	800c7e4 <_sbrk_r>
 800b5ec:	3001      	adds	r0, #1
 800b5ee:	d1f2      	bne.n	800b5d6 <sbrk_aligned+0x22>
 800b5f0:	e7ef      	b.n	800b5d2 <sbrk_aligned+0x1e>
 800b5f2:	bf00      	nop
 800b5f4:	2000529c 	.word	0x2000529c

0800b5f8 <_malloc_r>:
 800b5f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b5fc:	1ccd      	adds	r5, r1, #3
 800b5fe:	f025 0503 	bic.w	r5, r5, #3
 800b602:	3508      	adds	r5, #8
 800b604:	2d0c      	cmp	r5, #12
 800b606:	bf38      	it	cc
 800b608:	250c      	movcc	r5, #12
 800b60a:	2d00      	cmp	r5, #0
 800b60c:	4606      	mov	r6, r0
 800b60e:	db01      	blt.n	800b614 <_malloc_r+0x1c>
 800b610:	42a9      	cmp	r1, r5
 800b612:	d904      	bls.n	800b61e <_malloc_r+0x26>
 800b614:	230c      	movs	r3, #12
 800b616:	6033      	str	r3, [r6, #0]
 800b618:	2000      	movs	r0, #0
 800b61a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b61e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b6f4 <_malloc_r+0xfc>
 800b622:	f000 f869 	bl	800b6f8 <__malloc_lock>
 800b626:	f8d8 3000 	ldr.w	r3, [r8]
 800b62a:	461c      	mov	r4, r3
 800b62c:	bb44      	cbnz	r4, 800b680 <_malloc_r+0x88>
 800b62e:	4629      	mov	r1, r5
 800b630:	4630      	mov	r0, r6
 800b632:	f7ff ffbf 	bl	800b5b4 <sbrk_aligned>
 800b636:	1c43      	adds	r3, r0, #1
 800b638:	4604      	mov	r4, r0
 800b63a:	d158      	bne.n	800b6ee <_malloc_r+0xf6>
 800b63c:	f8d8 4000 	ldr.w	r4, [r8]
 800b640:	4627      	mov	r7, r4
 800b642:	2f00      	cmp	r7, #0
 800b644:	d143      	bne.n	800b6ce <_malloc_r+0xd6>
 800b646:	2c00      	cmp	r4, #0
 800b648:	d04b      	beq.n	800b6e2 <_malloc_r+0xea>
 800b64a:	6823      	ldr	r3, [r4, #0]
 800b64c:	4639      	mov	r1, r7
 800b64e:	4630      	mov	r0, r6
 800b650:	eb04 0903 	add.w	r9, r4, r3
 800b654:	f001 f8c6 	bl	800c7e4 <_sbrk_r>
 800b658:	4581      	cmp	r9, r0
 800b65a:	d142      	bne.n	800b6e2 <_malloc_r+0xea>
 800b65c:	6821      	ldr	r1, [r4, #0]
 800b65e:	1a6d      	subs	r5, r5, r1
 800b660:	4629      	mov	r1, r5
 800b662:	4630      	mov	r0, r6
 800b664:	f7ff ffa6 	bl	800b5b4 <sbrk_aligned>
 800b668:	3001      	adds	r0, #1
 800b66a:	d03a      	beq.n	800b6e2 <_malloc_r+0xea>
 800b66c:	6823      	ldr	r3, [r4, #0]
 800b66e:	442b      	add	r3, r5
 800b670:	6023      	str	r3, [r4, #0]
 800b672:	f8d8 3000 	ldr.w	r3, [r8]
 800b676:	685a      	ldr	r2, [r3, #4]
 800b678:	bb62      	cbnz	r2, 800b6d4 <_malloc_r+0xdc>
 800b67a:	f8c8 7000 	str.w	r7, [r8]
 800b67e:	e00f      	b.n	800b6a0 <_malloc_r+0xa8>
 800b680:	6822      	ldr	r2, [r4, #0]
 800b682:	1b52      	subs	r2, r2, r5
 800b684:	d420      	bmi.n	800b6c8 <_malloc_r+0xd0>
 800b686:	2a0b      	cmp	r2, #11
 800b688:	d917      	bls.n	800b6ba <_malloc_r+0xc2>
 800b68a:	1961      	adds	r1, r4, r5
 800b68c:	42a3      	cmp	r3, r4
 800b68e:	6025      	str	r5, [r4, #0]
 800b690:	bf18      	it	ne
 800b692:	6059      	strne	r1, [r3, #4]
 800b694:	6863      	ldr	r3, [r4, #4]
 800b696:	bf08      	it	eq
 800b698:	f8c8 1000 	streq.w	r1, [r8]
 800b69c:	5162      	str	r2, [r4, r5]
 800b69e:	604b      	str	r3, [r1, #4]
 800b6a0:	4630      	mov	r0, r6
 800b6a2:	f000 f82f 	bl	800b704 <__malloc_unlock>
 800b6a6:	f104 000b 	add.w	r0, r4, #11
 800b6aa:	1d23      	adds	r3, r4, #4
 800b6ac:	f020 0007 	bic.w	r0, r0, #7
 800b6b0:	1ac2      	subs	r2, r0, r3
 800b6b2:	bf1c      	itt	ne
 800b6b4:	1a1b      	subne	r3, r3, r0
 800b6b6:	50a3      	strne	r3, [r4, r2]
 800b6b8:	e7af      	b.n	800b61a <_malloc_r+0x22>
 800b6ba:	6862      	ldr	r2, [r4, #4]
 800b6bc:	42a3      	cmp	r3, r4
 800b6be:	bf0c      	ite	eq
 800b6c0:	f8c8 2000 	streq.w	r2, [r8]
 800b6c4:	605a      	strne	r2, [r3, #4]
 800b6c6:	e7eb      	b.n	800b6a0 <_malloc_r+0xa8>
 800b6c8:	4623      	mov	r3, r4
 800b6ca:	6864      	ldr	r4, [r4, #4]
 800b6cc:	e7ae      	b.n	800b62c <_malloc_r+0x34>
 800b6ce:	463c      	mov	r4, r7
 800b6d0:	687f      	ldr	r7, [r7, #4]
 800b6d2:	e7b6      	b.n	800b642 <_malloc_r+0x4a>
 800b6d4:	461a      	mov	r2, r3
 800b6d6:	685b      	ldr	r3, [r3, #4]
 800b6d8:	42a3      	cmp	r3, r4
 800b6da:	d1fb      	bne.n	800b6d4 <_malloc_r+0xdc>
 800b6dc:	2300      	movs	r3, #0
 800b6de:	6053      	str	r3, [r2, #4]
 800b6e0:	e7de      	b.n	800b6a0 <_malloc_r+0xa8>
 800b6e2:	230c      	movs	r3, #12
 800b6e4:	6033      	str	r3, [r6, #0]
 800b6e6:	4630      	mov	r0, r6
 800b6e8:	f000 f80c 	bl	800b704 <__malloc_unlock>
 800b6ec:	e794      	b.n	800b618 <_malloc_r+0x20>
 800b6ee:	6005      	str	r5, [r0, #0]
 800b6f0:	e7d6      	b.n	800b6a0 <_malloc_r+0xa8>
 800b6f2:	bf00      	nop
 800b6f4:	200052a0 	.word	0x200052a0

0800b6f8 <__malloc_lock>:
 800b6f8:	4801      	ldr	r0, [pc, #4]	@ (800b700 <__malloc_lock+0x8>)
 800b6fa:	f001 b8c0 	b.w	800c87e <__retarget_lock_acquire_recursive>
 800b6fe:	bf00      	nop
 800b700:	200053e4 	.word	0x200053e4

0800b704 <__malloc_unlock>:
 800b704:	4801      	ldr	r0, [pc, #4]	@ (800b70c <__malloc_unlock+0x8>)
 800b706:	f001 b8bb 	b.w	800c880 <__retarget_lock_release_recursive>
 800b70a:	bf00      	nop
 800b70c:	200053e4 	.word	0x200053e4

0800b710 <_strtol_l.constprop.0>:
 800b710:	2b24      	cmp	r3, #36	@ 0x24
 800b712:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b716:	4686      	mov	lr, r0
 800b718:	4690      	mov	r8, r2
 800b71a:	d801      	bhi.n	800b720 <_strtol_l.constprop.0+0x10>
 800b71c:	2b01      	cmp	r3, #1
 800b71e:	d106      	bne.n	800b72e <_strtol_l.constprop.0+0x1e>
 800b720:	f001 f882 	bl	800c828 <__errno>
 800b724:	2316      	movs	r3, #22
 800b726:	6003      	str	r3, [r0, #0]
 800b728:	2000      	movs	r0, #0
 800b72a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b72e:	4834      	ldr	r0, [pc, #208]	@ (800b800 <_strtol_l.constprop.0+0xf0>)
 800b730:	460d      	mov	r5, r1
 800b732:	462a      	mov	r2, r5
 800b734:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b738:	5d06      	ldrb	r6, [r0, r4]
 800b73a:	f016 0608 	ands.w	r6, r6, #8
 800b73e:	d1f8      	bne.n	800b732 <_strtol_l.constprop.0+0x22>
 800b740:	2c2d      	cmp	r4, #45	@ 0x2d
 800b742:	d12d      	bne.n	800b7a0 <_strtol_l.constprop.0+0x90>
 800b744:	782c      	ldrb	r4, [r5, #0]
 800b746:	2601      	movs	r6, #1
 800b748:	1c95      	adds	r5, r2, #2
 800b74a:	f033 0210 	bics.w	r2, r3, #16
 800b74e:	d109      	bne.n	800b764 <_strtol_l.constprop.0+0x54>
 800b750:	2c30      	cmp	r4, #48	@ 0x30
 800b752:	d12a      	bne.n	800b7aa <_strtol_l.constprop.0+0x9a>
 800b754:	782a      	ldrb	r2, [r5, #0]
 800b756:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800b75a:	2a58      	cmp	r2, #88	@ 0x58
 800b75c:	d125      	bne.n	800b7aa <_strtol_l.constprop.0+0x9a>
 800b75e:	786c      	ldrb	r4, [r5, #1]
 800b760:	2310      	movs	r3, #16
 800b762:	3502      	adds	r5, #2
 800b764:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800b768:	f10c 3cff 	add.w	ip, ip, #4294967295
 800b76c:	2200      	movs	r2, #0
 800b76e:	fbbc f9f3 	udiv	r9, ip, r3
 800b772:	4610      	mov	r0, r2
 800b774:	fb03 ca19 	mls	sl, r3, r9, ip
 800b778:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800b77c:	2f09      	cmp	r7, #9
 800b77e:	d81b      	bhi.n	800b7b8 <_strtol_l.constprop.0+0xa8>
 800b780:	463c      	mov	r4, r7
 800b782:	42a3      	cmp	r3, r4
 800b784:	dd27      	ble.n	800b7d6 <_strtol_l.constprop.0+0xc6>
 800b786:	1c57      	adds	r7, r2, #1
 800b788:	d007      	beq.n	800b79a <_strtol_l.constprop.0+0x8a>
 800b78a:	4581      	cmp	r9, r0
 800b78c:	d320      	bcc.n	800b7d0 <_strtol_l.constprop.0+0xc0>
 800b78e:	d101      	bne.n	800b794 <_strtol_l.constprop.0+0x84>
 800b790:	45a2      	cmp	sl, r4
 800b792:	db1d      	blt.n	800b7d0 <_strtol_l.constprop.0+0xc0>
 800b794:	fb00 4003 	mla	r0, r0, r3, r4
 800b798:	2201      	movs	r2, #1
 800b79a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b79e:	e7eb      	b.n	800b778 <_strtol_l.constprop.0+0x68>
 800b7a0:	2c2b      	cmp	r4, #43	@ 0x2b
 800b7a2:	bf04      	itt	eq
 800b7a4:	782c      	ldrbeq	r4, [r5, #0]
 800b7a6:	1c95      	addeq	r5, r2, #2
 800b7a8:	e7cf      	b.n	800b74a <_strtol_l.constprop.0+0x3a>
 800b7aa:	2b00      	cmp	r3, #0
 800b7ac:	d1da      	bne.n	800b764 <_strtol_l.constprop.0+0x54>
 800b7ae:	2c30      	cmp	r4, #48	@ 0x30
 800b7b0:	bf0c      	ite	eq
 800b7b2:	2308      	moveq	r3, #8
 800b7b4:	230a      	movne	r3, #10
 800b7b6:	e7d5      	b.n	800b764 <_strtol_l.constprop.0+0x54>
 800b7b8:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800b7bc:	2f19      	cmp	r7, #25
 800b7be:	d801      	bhi.n	800b7c4 <_strtol_l.constprop.0+0xb4>
 800b7c0:	3c37      	subs	r4, #55	@ 0x37
 800b7c2:	e7de      	b.n	800b782 <_strtol_l.constprop.0+0x72>
 800b7c4:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800b7c8:	2f19      	cmp	r7, #25
 800b7ca:	d804      	bhi.n	800b7d6 <_strtol_l.constprop.0+0xc6>
 800b7cc:	3c57      	subs	r4, #87	@ 0x57
 800b7ce:	e7d8      	b.n	800b782 <_strtol_l.constprop.0+0x72>
 800b7d0:	f04f 32ff 	mov.w	r2, #4294967295
 800b7d4:	e7e1      	b.n	800b79a <_strtol_l.constprop.0+0x8a>
 800b7d6:	1c53      	adds	r3, r2, #1
 800b7d8:	d108      	bne.n	800b7ec <_strtol_l.constprop.0+0xdc>
 800b7da:	2322      	movs	r3, #34	@ 0x22
 800b7dc:	f8ce 3000 	str.w	r3, [lr]
 800b7e0:	4660      	mov	r0, ip
 800b7e2:	f1b8 0f00 	cmp.w	r8, #0
 800b7e6:	d0a0      	beq.n	800b72a <_strtol_l.constprop.0+0x1a>
 800b7e8:	1e69      	subs	r1, r5, #1
 800b7ea:	e006      	b.n	800b7fa <_strtol_l.constprop.0+0xea>
 800b7ec:	b106      	cbz	r6, 800b7f0 <_strtol_l.constprop.0+0xe0>
 800b7ee:	4240      	negs	r0, r0
 800b7f0:	f1b8 0f00 	cmp.w	r8, #0
 800b7f4:	d099      	beq.n	800b72a <_strtol_l.constprop.0+0x1a>
 800b7f6:	2a00      	cmp	r2, #0
 800b7f8:	d1f6      	bne.n	800b7e8 <_strtol_l.constprop.0+0xd8>
 800b7fa:	f8c8 1000 	str.w	r1, [r8]
 800b7fe:	e794      	b.n	800b72a <_strtol_l.constprop.0+0x1a>
 800b800:	0801086d 	.word	0x0801086d

0800b804 <_strtol_r>:
 800b804:	f7ff bf84 	b.w	800b710 <_strtol_l.constprop.0>

0800b808 <strtol>:
 800b808:	4613      	mov	r3, r2
 800b80a:	460a      	mov	r2, r1
 800b80c:	4601      	mov	r1, r0
 800b80e:	4802      	ldr	r0, [pc, #8]	@ (800b818 <strtol+0x10>)
 800b810:	6800      	ldr	r0, [r0, #0]
 800b812:	f7ff bf7d 	b.w	800b710 <_strtol_l.constprop.0>
 800b816:	bf00      	nop
 800b818:	20000020 	.word	0x20000020

0800b81c <__cvt>:
 800b81c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b820:	ec57 6b10 	vmov	r6, r7, d0
 800b824:	2f00      	cmp	r7, #0
 800b826:	460c      	mov	r4, r1
 800b828:	4619      	mov	r1, r3
 800b82a:	463b      	mov	r3, r7
 800b82c:	bfbb      	ittet	lt
 800b82e:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800b832:	461f      	movlt	r7, r3
 800b834:	2300      	movge	r3, #0
 800b836:	232d      	movlt	r3, #45	@ 0x2d
 800b838:	700b      	strb	r3, [r1, #0]
 800b83a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b83c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800b840:	4691      	mov	r9, r2
 800b842:	f023 0820 	bic.w	r8, r3, #32
 800b846:	bfbc      	itt	lt
 800b848:	4632      	movlt	r2, r6
 800b84a:	4616      	movlt	r6, r2
 800b84c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800b850:	d005      	beq.n	800b85e <__cvt+0x42>
 800b852:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800b856:	d100      	bne.n	800b85a <__cvt+0x3e>
 800b858:	3401      	adds	r4, #1
 800b85a:	2102      	movs	r1, #2
 800b85c:	e000      	b.n	800b860 <__cvt+0x44>
 800b85e:	2103      	movs	r1, #3
 800b860:	ab03      	add	r3, sp, #12
 800b862:	9301      	str	r3, [sp, #4]
 800b864:	ab02      	add	r3, sp, #8
 800b866:	9300      	str	r3, [sp, #0]
 800b868:	ec47 6b10 	vmov	d0, r6, r7
 800b86c:	4653      	mov	r3, sl
 800b86e:	4622      	mov	r2, r4
 800b870:	f001 f8a6 	bl	800c9c0 <_dtoa_r>
 800b874:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800b878:	4605      	mov	r5, r0
 800b87a:	d119      	bne.n	800b8b0 <__cvt+0x94>
 800b87c:	f019 0f01 	tst.w	r9, #1
 800b880:	d00e      	beq.n	800b8a0 <__cvt+0x84>
 800b882:	eb00 0904 	add.w	r9, r0, r4
 800b886:	2200      	movs	r2, #0
 800b888:	2300      	movs	r3, #0
 800b88a:	4630      	mov	r0, r6
 800b88c:	4639      	mov	r1, r7
 800b88e:	f7f5 f91b 	bl	8000ac8 <__aeabi_dcmpeq>
 800b892:	b108      	cbz	r0, 800b898 <__cvt+0x7c>
 800b894:	f8cd 900c 	str.w	r9, [sp, #12]
 800b898:	2230      	movs	r2, #48	@ 0x30
 800b89a:	9b03      	ldr	r3, [sp, #12]
 800b89c:	454b      	cmp	r3, r9
 800b89e:	d31e      	bcc.n	800b8de <__cvt+0xc2>
 800b8a0:	9b03      	ldr	r3, [sp, #12]
 800b8a2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b8a4:	1b5b      	subs	r3, r3, r5
 800b8a6:	4628      	mov	r0, r5
 800b8a8:	6013      	str	r3, [r2, #0]
 800b8aa:	b004      	add	sp, #16
 800b8ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b8b0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800b8b4:	eb00 0904 	add.w	r9, r0, r4
 800b8b8:	d1e5      	bne.n	800b886 <__cvt+0x6a>
 800b8ba:	7803      	ldrb	r3, [r0, #0]
 800b8bc:	2b30      	cmp	r3, #48	@ 0x30
 800b8be:	d10a      	bne.n	800b8d6 <__cvt+0xba>
 800b8c0:	2200      	movs	r2, #0
 800b8c2:	2300      	movs	r3, #0
 800b8c4:	4630      	mov	r0, r6
 800b8c6:	4639      	mov	r1, r7
 800b8c8:	f7f5 f8fe 	bl	8000ac8 <__aeabi_dcmpeq>
 800b8cc:	b918      	cbnz	r0, 800b8d6 <__cvt+0xba>
 800b8ce:	f1c4 0401 	rsb	r4, r4, #1
 800b8d2:	f8ca 4000 	str.w	r4, [sl]
 800b8d6:	f8da 3000 	ldr.w	r3, [sl]
 800b8da:	4499      	add	r9, r3
 800b8dc:	e7d3      	b.n	800b886 <__cvt+0x6a>
 800b8de:	1c59      	adds	r1, r3, #1
 800b8e0:	9103      	str	r1, [sp, #12]
 800b8e2:	701a      	strb	r2, [r3, #0]
 800b8e4:	e7d9      	b.n	800b89a <__cvt+0x7e>

0800b8e6 <__exponent>:
 800b8e6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b8e8:	2900      	cmp	r1, #0
 800b8ea:	bfba      	itte	lt
 800b8ec:	4249      	neglt	r1, r1
 800b8ee:	232d      	movlt	r3, #45	@ 0x2d
 800b8f0:	232b      	movge	r3, #43	@ 0x2b
 800b8f2:	2909      	cmp	r1, #9
 800b8f4:	7002      	strb	r2, [r0, #0]
 800b8f6:	7043      	strb	r3, [r0, #1]
 800b8f8:	dd29      	ble.n	800b94e <__exponent+0x68>
 800b8fa:	f10d 0307 	add.w	r3, sp, #7
 800b8fe:	461d      	mov	r5, r3
 800b900:	270a      	movs	r7, #10
 800b902:	461a      	mov	r2, r3
 800b904:	fbb1 f6f7 	udiv	r6, r1, r7
 800b908:	fb07 1416 	mls	r4, r7, r6, r1
 800b90c:	3430      	adds	r4, #48	@ 0x30
 800b90e:	f802 4c01 	strb.w	r4, [r2, #-1]
 800b912:	460c      	mov	r4, r1
 800b914:	2c63      	cmp	r4, #99	@ 0x63
 800b916:	f103 33ff 	add.w	r3, r3, #4294967295
 800b91a:	4631      	mov	r1, r6
 800b91c:	dcf1      	bgt.n	800b902 <__exponent+0x1c>
 800b91e:	3130      	adds	r1, #48	@ 0x30
 800b920:	1e94      	subs	r4, r2, #2
 800b922:	f803 1c01 	strb.w	r1, [r3, #-1]
 800b926:	1c41      	adds	r1, r0, #1
 800b928:	4623      	mov	r3, r4
 800b92a:	42ab      	cmp	r3, r5
 800b92c:	d30a      	bcc.n	800b944 <__exponent+0x5e>
 800b92e:	f10d 0309 	add.w	r3, sp, #9
 800b932:	1a9b      	subs	r3, r3, r2
 800b934:	42ac      	cmp	r4, r5
 800b936:	bf88      	it	hi
 800b938:	2300      	movhi	r3, #0
 800b93a:	3302      	adds	r3, #2
 800b93c:	4403      	add	r3, r0
 800b93e:	1a18      	subs	r0, r3, r0
 800b940:	b003      	add	sp, #12
 800b942:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b944:	f813 6b01 	ldrb.w	r6, [r3], #1
 800b948:	f801 6f01 	strb.w	r6, [r1, #1]!
 800b94c:	e7ed      	b.n	800b92a <__exponent+0x44>
 800b94e:	2330      	movs	r3, #48	@ 0x30
 800b950:	3130      	adds	r1, #48	@ 0x30
 800b952:	7083      	strb	r3, [r0, #2]
 800b954:	70c1      	strb	r1, [r0, #3]
 800b956:	1d03      	adds	r3, r0, #4
 800b958:	e7f1      	b.n	800b93e <__exponent+0x58>
	...

0800b95c <_printf_float>:
 800b95c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b960:	b08d      	sub	sp, #52	@ 0x34
 800b962:	460c      	mov	r4, r1
 800b964:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800b968:	4616      	mov	r6, r2
 800b96a:	461f      	mov	r7, r3
 800b96c:	4605      	mov	r5, r0
 800b96e:	f000 ff01 	bl	800c774 <_localeconv_r>
 800b972:	6803      	ldr	r3, [r0, #0]
 800b974:	9304      	str	r3, [sp, #16]
 800b976:	4618      	mov	r0, r3
 800b978:	f7f4 fc7a 	bl	8000270 <strlen>
 800b97c:	2300      	movs	r3, #0
 800b97e:	930a      	str	r3, [sp, #40]	@ 0x28
 800b980:	f8d8 3000 	ldr.w	r3, [r8]
 800b984:	9005      	str	r0, [sp, #20]
 800b986:	3307      	adds	r3, #7
 800b988:	f023 0307 	bic.w	r3, r3, #7
 800b98c:	f103 0208 	add.w	r2, r3, #8
 800b990:	f894 a018 	ldrb.w	sl, [r4, #24]
 800b994:	f8d4 b000 	ldr.w	fp, [r4]
 800b998:	f8c8 2000 	str.w	r2, [r8]
 800b99c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b9a0:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800b9a4:	9307      	str	r3, [sp, #28]
 800b9a6:	f8cd 8018 	str.w	r8, [sp, #24]
 800b9aa:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800b9ae:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b9b2:	4b9c      	ldr	r3, [pc, #624]	@ (800bc24 <_printf_float+0x2c8>)
 800b9b4:	f04f 32ff 	mov.w	r2, #4294967295
 800b9b8:	f7f5 f8b8 	bl	8000b2c <__aeabi_dcmpun>
 800b9bc:	bb70      	cbnz	r0, 800ba1c <_printf_float+0xc0>
 800b9be:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b9c2:	4b98      	ldr	r3, [pc, #608]	@ (800bc24 <_printf_float+0x2c8>)
 800b9c4:	f04f 32ff 	mov.w	r2, #4294967295
 800b9c8:	f7f5 f892 	bl	8000af0 <__aeabi_dcmple>
 800b9cc:	bb30      	cbnz	r0, 800ba1c <_printf_float+0xc0>
 800b9ce:	2200      	movs	r2, #0
 800b9d0:	2300      	movs	r3, #0
 800b9d2:	4640      	mov	r0, r8
 800b9d4:	4649      	mov	r1, r9
 800b9d6:	f7f5 f881 	bl	8000adc <__aeabi_dcmplt>
 800b9da:	b110      	cbz	r0, 800b9e2 <_printf_float+0x86>
 800b9dc:	232d      	movs	r3, #45	@ 0x2d
 800b9de:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b9e2:	4a91      	ldr	r2, [pc, #580]	@ (800bc28 <_printf_float+0x2cc>)
 800b9e4:	4b91      	ldr	r3, [pc, #580]	@ (800bc2c <_printf_float+0x2d0>)
 800b9e6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800b9ea:	bf94      	ite	ls
 800b9ec:	4690      	movls	r8, r2
 800b9ee:	4698      	movhi	r8, r3
 800b9f0:	2303      	movs	r3, #3
 800b9f2:	6123      	str	r3, [r4, #16]
 800b9f4:	f02b 0304 	bic.w	r3, fp, #4
 800b9f8:	6023      	str	r3, [r4, #0]
 800b9fa:	f04f 0900 	mov.w	r9, #0
 800b9fe:	9700      	str	r7, [sp, #0]
 800ba00:	4633      	mov	r3, r6
 800ba02:	aa0b      	add	r2, sp, #44	@ 0x2c
 800ba04:	4621      	mov	r1, r4
 800ba06:	4628      	mov	r0, r5
 800ba08:	f000 f9d2 	bl	800bdb0 <_printf_common>
 800ba0c:	3001      	adds	r0, #1
 800ba0e:	f040 808d 	bne.w	800bb2c <_printf_float+0x1d0>
 800ba12:	f04f 30ff 	mov.w	r0, #4294967295
 800ba16:	b00d      	add	sp, #52	@ 0x34
 800ba18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ba1c:	4642      	mov	r2, r8
 800ba1e:	464b      	mov	r3, r9
 800ba20:	4640      	mov	r0, r8
 800ba22:	4649      	mov	r1, r9
 800ba24:	f7f5 f882 	bl	8000b2c <__aeabi_dcmpun>
 800ba28:	b140      	cbz	r0, 800ba3c <_printf_float+0xe0>
 800ba2a:	464b      	mov	r3, r9
 800ba2c:	2b00      	cmp	r3, #0
 800ba2e:	bfbc      	itt	lt
 800ba30:	232d      	movlt	r3, #45	@ 0x2d
 800ba32:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800ba36:	4a7e      	ldr	r2, [pc, #504]	@ (800bc30 <_printf_float+0x2d4>)
 800ba38:	4b7e      	ldr	r3, [pc, #504]	@ (800bc34 <_printf_float+0x2d8>)
 800ba3a:	e7d4      	b.n	800b9e6 <_printf_float+0x8a>
 800ba3c:	6863      	ldr	r3, [r4, #4]
 800ba3e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800ba42:	9206      	str	r2, [sp, #24]
 800ba44:	1c5a      	adds	r2, r3, #1
 800ba46:	d13b      	bne.n	800bac0 <_printf_float+0x164>
 800ba48:	2306      	movs	r3, #6
 800ba4a:	6063      	str	r3, [r4, #4]
 800ba4c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800ba50:	2300      	movs	r3, #0
 800ba52:	6022      	str	r2, [r4, #0]
 800ba54:	9303      	str	r3, [sp, #12]
 800ba56:	ab0a      	add	r3, sp, #40	@ 0x28
 800ba58:	e9cd a301 	strd	sl, r3, [sp, #4]
 800ba5c:	ab09      	add	r3, sp, #36	@ 0x24
 800ba5e:	9300      	str	r3, [sp, #0]
 800ba60:	6861      	ldr	r1, [r4, #4]
 800ba62:	ec49 8b10 	vmov	d0, r8, r9
 800ba66:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800ba6a:	4628      	mov	r0, r5
 800ba6c:	f7ff fed6 	bl	800b81c <__cvt>
 800ba70:	9b06      	ldr	r3, [sp, #24]
 800ba72:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800ba74:	2b47      	cmp	r3, #71	@ 0x47
 800ba76:	4680      	mov	r8, r0
 800ba78:	d129      	bne.n	800bace <_printf_float+0x172>
 800ba7a:	1cc8      	adds	r0, r1, #3
 800ba7c:	db02      	blt.n	800ba84 <_printf_float+0x128>
 800ba7e:	6863      	ldr	r3, [r4, #4]
 800ba80:	4299      	cmp	r1, r3
 800ba82:	dd41      	ble.n	800bb08 <_printf_float+0x1ac>
 800ba84:	f1aa 0a02 	sub.w	sl, sl, #2
 800ba88:	fa5f fa8a 	uxtb.w	sl, sl
 800ba8c:	3901      	subs	r1, #1
 800ba8e:	4652      	mov	r2, sl
 800ba90:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800ba94:	9109      	str	r1, [sp, #36]	@ 0x24
 800ba96:	f7ff ff26 	bl	800b8e6 <__exponent>
 800ba9a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ba9c:	1813      	adds	r3, r2, r0
 800ba9e:	2a01      	cmp	r2, #1
 800baa0:	4681      	mov	r9, r0
 800baa2:	6123      	str	r3, [r4, #16]
 800baa4:	dc02      	bgt.n	800baac <_printf_float+0x150>
 800baa6:	6822      	ldr	r2, [r4, #0]
 800baa8:	07d2      	lsls	r2, r2, #31
 800baaa:	d501      	bpl.n	800bab0 <_printf_float+0x154>
 800baac:	3301      	adds	r3, #1
 800baae:	6123      	str	r3, [r4, #16]
 800bab0:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800bab4:	2b00      	cmp	r3, #0
 800bab6:	d0a2      	beq.n	800b9fe <_printf_float+0xa2>
 800bab8:	232d      	movs	r3, #45	@ 0x2d
 800baba:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800babe:	e79e      	b.n	800b9fe <_printf_float+0xa2>
 800bac0:	9a06      	ldr	r2, [sp, #24]
 800bac2:	2a47      	cmp	r2, #71	@ 0x47
 800bac4:	d1c2      	bne.n	800ba4c <_printf_float+0xf0>
 800bac6:	2b00      	cmp	r3, #0
 800bac8:	d1c0      	bne.n	800ba4c <_printf_float+0xf0>
 800baca:	2301      	movs	r3, #1
 800bacc:	e7bd      	b.n	800ba4a <_printf_float+0xee>
 800bace:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800bad2:	d9db      	bls.n	800ba8c <_printf_float+0x130>
 800bad4:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800bad8:	d118      	bne.n	800bb0c <_printf_float+0x1b0>
 800bada:	2900      	cmp	r1, #0
 800badc:	6863      	ldr	r3, [r4, #4]
 800bade:	dd0b      	ble.n	800baf8 <_printf_float+0x19c>
 800bae0:	6121      	str	r1, [r4, #16]
 800bae2:	b913      	cbnz	r3, 800baea <_printf_float+0x18e>
 800bae4:	6822      	ldr	r2, [r4, #0]
 800bae6:	07d0      	lsls	r0, r2, #31
 800bae8:	d502      	bpl.n	800baf0 <_printf_float+0x194>
 800baea:	3301      	adds	r3, #1
 800baec:	440b      	add	r3, r1
 800baee:	6123      	str	r3, [r4, #16]
 800baf0:	65a1      	str	r1, [r4, #88]	@ 0x58
 800baf2:	f04f 0900 	mov.w	r9, #0
 800baf6:	e7db      	b.n	800bab0 <_printf_float+0x154>
 800baf8:	b913      	cbnz	r3, 800bb00 <_printf_float+0x1a4>
 800bafa:	6822      	ldr	r2, [r4, #0]
 800bafc:	07d2      	lsls	r2, r2, #31
 800bafe:	d501      	bpl.n	800bb04 <_printf_float+0x1a8>
 800bb00:	3302      	adds	r3, #2
 800bb02:	e7f4      	b.n	800baee <_printf_float+0x192>
 800bb04:	2301      	movs	r3, #1
 800bb06:	e7f2      	b.n	800baee <_printf_float+0x192>
 800bb08:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800bb0c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bb0e:	4299      	cmp	r1, r3
 800bb10:	db05      	blt.n	800bb1e <_printf_float+0x1c2>
 800bb12:	6823      	ldr	r3, [r4, #0]
 800bb14:	6121      	str	r1, [r4, #16]
 800bb16:	07d8      	lsls	r0, r3, #31
 800bb18:	d5ea      	bpl.n	800baf0 <_printf_float+0x194>
 800bb1a:	1c4b      	adds	r3, r1, #1
 800bb1c:	e7e7      	b.n	800baee <_printf_float+0x192>
 800bb1e:	2900      	cmp	r1, #0
 800bb20:	bfd4      	ite	le
 800bb22:	f1c1 0202 	rsble	r2, r1, #2
 800bb26:	2201      	movgt	r2, #1
 800bb28:	4413      	add	r3, r2
 800bb2a:	e7e0      	b.n	800baee <_printf_float+0x192>
 800bb2c:	6823      	ldr	r3, [r4, #0]
 800bb2e:	055a      	lsls	r2, r3, #21
 800bb30:	d407      	bmi.n	800bb42 <_printf_float+0x1e6>
 800bb32:	6923      	ldr	r3, [r4, #16]
 800bb34:	4642      	mov	r2, r8
 800bb36:	4631      	mov	r1, r6
 800bb38:	4628      	mov	r0, r5
 800bb3a:	47b8      	blx	r7
 800bb3c:	3001      	adds	r0, #1
 800bb3e:	d12b      	bne.n	800bb98 <_printf_float+0x23c>
 800bb40:	e767      	b.n	800ba12 <_printf_float+0xb6>
 800bb42:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800bb46:	f240 80dd 	bls.w	800bd04 <_printf_float+0x3a8>
 800bb4a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800bb4e:	2200      	movs	r2, #0
 800bb50:	2300      	movs	r3, #0
 800bb52:	f7f4 ffb9 	bl	8000ac8 <__aeabi_dcmpeq>
 800bb56:	2800      	cmp	r0, #0
 800bb58:	d033      	beq.n	800bbc2 <_printf_float+0x266>
 800bb5a:	4a37      	ldr	r2, [pc, #220]	@ (800bc38 <_printf_float+0x2dc>)
 800bb5c:	2301      	movs	r3, #1
 800bb5e:	4631      	mov	r1, r6
 800bb60:	4628      	mov	r0, r5
 800bb62:	47b8      	blx	r7
 800bb64:	3001      	adds	r0, #1
 800bb66:	f43f af54 	beq.w	800ba12 <_printf_float+0xb6>
 800bb6a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800bb6e:	4543      	cmp	r3, r8
 800bb70:	db02      	blt.n	800bb78 <_printf_float+0x21c>
 800bb72:	6823      	ldr	r3, [r4, #0]
 800bb74:	07d8      	lsls	r0, r3, #31
 800bb76:	d50f      	bpl.n	800bb98 <_printf_float+0x23c>
 800bb78:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bb7c:	4631      	mov	r1, r6
 800bb7e:	4628      	mov	r0, r5
 800bb80:	47b8      	blx	r7
 800bb82:	3001      	adds	r0, #1
 800bb84:	f43f af45 	beq.w	800ba12 <_printf_float+0xb6>
 800bb88:	f04f 0900 	mov.w	r9, #0
 800bb8c:	f108 38ff 	add.w	r8, r8, #4294967295
 800bb90:	f104 0a1a 	add.w	sl, r4, #26
 800bb94:	45c8      	cmp	r8, r9
 800bb96:	dc09      	bgt.n	800bbac <_printf_float+0x250>
 800bb98:	6823      	ldr	r3, [r4, #0]
 800bb9a:	079b      	lsls	r3, r3, #30
 800bb9c:	f100 8103 	bmi.w	800bda6 <_printf_float+0x44a>
 800bba0:	68e0      	ldr	r0, [r4, #12]
 800bba2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800bba4:	4298      	cmp	r0, r3
 800bba6:	bfb8      	it	lt
 800bba8:	4618      	movlt	r0, r3
 800bbaa:	e734      	b.n	800ba16 <_printf_float+0xba>
 800bbac:	2301      	movs	r3, #1
 800bbae:	4652      	mov	r2, sl
 800bbb0:	4631      	mov	r1, r6
 800bbb2:	4628      	mov	r0, r5
 800bbb4:	47b8      	blx	r7
 800bbb6:	3001      	adds	r0, #1
 800bbb8:	f43f af2b 	beq.w	800ba12 <_printf_float+0xb6>
 800bbbc:	f109 0901 	add.w	r9, r9, #1
 800bbc0:	e7e8      	b.n	800bb94 <_printf_float+0x238>
 800bbc2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bbc4:	2b00      	cmp	r3, #0
 800bbc6:	dc39      	bgt.n	800bc3c <_printf_float+0x2e0>
 800bbc8:	4a1b      	ldr	r2, [pc, #108]	@ (800bc38 <_printf_float+0x2dc>)
 800bbca:	2301      	movs	r3, #1
 800bbcc:	4631      	mov	r1, r6
 800bbce:	4628      	mov	r0, r5
 800bbd0:	47b8      	blx	r7
 800bbd2:	3001      	adds	r0, #1
 800bbd4:	f43f af1d 	beq.w	800ba12 <_printf_float+0xb6>
 800bbd8:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800bbdc:	ea59 0303 	orrs.w	r3, r9, r3
 800bbe0:	d102      	bne.n	800bbe8 <_printf_float+0x28c>
 800bbe2:	6823      	ldr	r3, [r4, #0]
 800bbe4:	07d9      	lsls	r1, r3, #31
 800bbe6:	d5d7      	bpl.n	800bb98 <_printf_float+0x23c>
 800bbe8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bbec:	4631      	mov	r1, r6
 800bbee:	4628      	mov	r0, r5
 800bbf0:	47b8      	blx	r7
 800bbf2:	3001      	adds	r0, #1
 800bbf4:	f43f af0d 	beq.w	800ba12 <_printf_float+0xb6>
 800bbf8:	f04f 0a00 	mov.w	sl, #0
 800bbfc:	f104 0b1a 	add.w	fp, r4, #26
 800bc00:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bc02:	425b      	negs	r3, r3
 800bc04:	4553      	cmp	r3, sl
 800bc06:	dc01      	bgt.n	800bc0c <_printf_float+0x2b0>
 800bc08:	464b      	mov	r3, r9
 800bc0a:	e793      	b.n	800bb34 <_printf_float+0x1d8>
 800bc0c:	2301      	movs	r3, #1
 800bc0e:	465a      	mov	r2, fp
 800bc10:	4631      	mov	r1, r6
 800bc12:	4628      	mov	r0, r5
 800bc14:	47b8      	blx	r7
 800bc16:	3001      	adds	r0, #1
 800bc18:	f43f aefb 	beq.w	800ba12 <_printf_float+0xb6>
 800bc1c:	f10a 0a01 	add.w	sl, sl, #1
 800bc20:	e7ee      	b.n	800bc00 <_printf_float+0x2a4>
 800bc22:	bf00      	nop
 800bc24:	7fefffff 	.word	0x7fefffff
 800bc28:	0801096d 	.word	0x0801096d
 800bc2c:	08010971 	.word	0x08010971
 800bc30:	08010975 	.word	0x08010975
 800bc34:	08010979 	.word	0x08010979
 800bc38:	0801097d 	.word	0x0801097d
 800bc3c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800bc3e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800bc42:	4553      	cmp	r3, sl
 800bc44:	bfa8      	it	ge
 800bc46:	4653      	movge	r3, sl
 800bc48:	2b00      	cmp	r3, #0
 800bc4a:	4699      	mov	r9, r3
 800bc4c:	dc36      	bgt.n	800bcbc <_printf_float+0x360>
 800bc4e:	f04f 0b00 	mov.w	fp, #0
 800bc52:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800bc56:	f104 021a 	add.w	r2, r4, #26
 800bc5a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800bc5c:	9306      	str	r3, [sp, #24]
 800bc5e:	eba3 0309 	sub.w	r3, r3, r9
 800bc62:	455b      	cmp	r3, fp
 800bc64:	dc31      	bgt.n	800bcca <_printf_float+0x36e>
 800bc66:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bc68:	459a      	cmp	sl, r3
 800bc6a:	dc3a      	bgt.n	800bce2 <_printf_float+0x386>
 800bc6c:	6823      	ldr	r3, [r4, #0]
 800bc6e:	07da      	lsls	r2, r3, #31
 800bc70:	d437      	bmi.n	800bce2 <_printf_float+0x386>
 800bc72:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bc74:	ebaa 0903 	sub.w	r9, sl, r3
 800bc78:	9b06      	ldr	r3, [sp, #24]
 800bc7a:	ebaa 0303 	sub.w	r3, sl, r3
 800bc7e:	4599      	cmp	r9, r3
 800bc80:	bfa8      	it	ge
 800bc82:	4699      	movge	r9, r3
 800bc84:	f1b9 0f00 	cmp.w	r9, #0
 800bc88:	dc33      	bgt.n	800bcf2 <_printf_float+0x396>
 800bc8a:	f04f 0800 	mov.w	r8, #0
 800bc8e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800bc92:	f104 0b1a 	add.w	fp, r4, #26
 800bc96:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bc98:	ebaa 0303 	sub.w	r3, sl, r3
 800bc9c:	eba3 0309 	sub.w	r3, r3, r9
 800bca0:	4543      	cmp	r3, r8
 800bca2:	f77f af79 	ble.w	800bb98 <_printf_float+0x23c>
 800bca6:	2301      	movs	r3, #1
 800bca8:	465a      	mov	r2, fp
 800bcaa:	4631      	mov	r1, r6
 800bcac:	4628      	mov	r0, r5
 800bcae:	47b8      	blx	r7
 800bcb0:	3001      	adds	r0, #1
 800bcb2:	f43f aeae 	beq.w	800ba12 <_printf_float+0xb6>
 800bcb6:	f108 0801 	add.w	r8, r8, #1
 800bcba:	e7ec      	b.n	800bc96 <_printf_float+0x33a>
 800bcbc:	4642      	mov	r2, r8
 800bcbe:	4631      	mov	r1, r6
 800bcc0:	4628      	mov	r0, r5
 800bcc2:	47b8      	blx	r7
 800bcc4:	3001      	adds	r0, #1
 800bcc6:	d1c2      	bne.n	800bc4e <_printf_float+0x2f2>
 800bcc8:	e6a3      	b.n	800ba12 <_printf_float+0xb6>
 800bcca:	2301      	movs	r3, #1
 800bccc:	4631      	mov	r1, r6
 800bcce:	4628      	mov	r0, r5
 800bcd0:	9206      	str	r2, [sp, #24]
 800bcd2:	47b8      	blx	r7
 800bcd4:	3001      	adds	r0, #1
 800bcd6:	f43f ae9c 	beq.w	800ba12 <_printf_float+0xb6>
 800bcda:	9a06      	ldr	r2, [sp, #24]
 800bcdc:	f10b 0b01 	add.w	fp, fp, #1
 800bce0:	e7bb      	b.n	800bc5a <_printf_float+0x2fe>
 800bce2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bce6:	4631      	mov	r1, r6
 800bce8:	4628      	mov	r0, r5
 800bcea:	47b8      	blx	r7
 800bcec:	3001      	adds	r0, #1
 800bcee:	d1c0      	bne.n	800bc72 <_printf_float+0x316>
 800bcf0:	e68f      	b.n	800ba12 <_printf_float+0xb6>
 800bcf2:	9a06      	ldr	r2, [sp, #24]
 800bcf4:	464b      	mov	r3, r9
 800bcf6:	4442      	add	r2, r8
 800bcf8:	4631      	mov	r1, r6
 800bcfa:	4628      	mov	r0, r5
 800bcfc:	47b8      	blx	r7
 800bcfe:	3001      	adds	r0, #1
 800bd00:	d1c3      	bne.n	800bc8a <_printf_float+0x32e>
 800bd02:	e686      	b.n	800ba12 <_printf_float+0xb6>
 800bd04:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800bd08:	f1ba 0f01 	cmp.w	sl, #1
 800bd0c:	dc01      	bgt.n	800bd12 <_printf_float+0x3b6>
 800bd0e:	07db      	lsls	r3, r3, #31
 800bd10:	d536      	bpl.n	800bd80 <_printf_float+0x424>
 800bd12:	2301      	movs	r3, #1
 800bd14:	4642      	mov	r2, r8
 800bd16:	4631      	mov	r1, r6
 800bd18:	4628      	mov	r0, r5
 800bd1a:	47b8      	blx	r7
 800bd1c:	3001      	adds	r0, #1
 800bd1e:	f43f ae78 	beq.w	800ba12 <_printf_float+0xb6>
 800bd22:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bd26:	4631      	mov	r1, r6
 800bd28:	4628      	mov	r0, r5
 800bd2a:	47b8      	blx	r7
 800bd2c:	3001      	adds	r0, #1
 800bd2e:	f43f ae70 	beq.w	800ba12 <_printf_float+0xb6>
 800bd32:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800bd36:	2200      	movs	r2, #0
 800bd38:	2300      	movs	r3, #0
 800bd3a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800bd3e:	f7f4 fec3 	bl	8000ac8 <__aeabi_dcmpeq>
 800bd42:	b9c0      	cbnz	r0, 800bd76 <_printf_float+0x41a>
 800bd44:	4653      	mov	r3, sl
 800bd46:	f108 0201 	add.w	r2, r8, #1
 800bd4a:	4631      	mov	r1, r6
 800bd4c:	4628      	mov	r0, r5
 800bd4e:	47b8      	blx	r7
 800bd50:	3001      	adds	r0, #1
 800bd52:	d10c      	bne.n	800bd6e <_printf_float+0x412>
 800bd54:	e65d      	b.n	800ba12 <_printf_float+0xb6>
 800bd56:	2301      	movs	r3, #1
 800bd58:	465a      	mov	r2, fp
 800bd5a:	4631      	mov	r1, r6
 800bd5c:	4628      	mov	r0, r5
 800bd5e:	47b8      	blx	r7
 800bd60:	3001      	adds	r0, #1
 800bd62:	f43f ae56 	beq.w	800ba12 <_printf_float+0xb6>
 800bd66:	f108 0801 	add.w	r8, r8, #1
 800bd6a:	45d0      	cmp	r8, sl
 800bd6c:	dbf3      	blt.n	800bd56 <_printf_float+0x3fa>
 800bd6e:	464b      	mov	r3, r9
 800bd70:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800bd74:	e6df      	b.n	800bb36 <_printf_float+0x1da>
 800bd76:	f04f 0800 	mov.w	r8, #0
 800bd7a:	f104 0b1a 	add.w	fp, r4, #26
 800bd7e:	e7f4      	b.n	800bd6a <_printf_float+0x40e>
 800bd80:	2301      	movs	r3, #1
 800bd82:	4642      	mov	r2, r8
 800bd84:	e7e1      	b.n	800bd4a <_printf_float+0x3ee>
 800bd86:	2301      	movs	r3, #1
 800bd88:	464a      	mov	r2, r9
 800bd8a:	4631      	mov	r1, r6
 800bd8c:	4628      	mov	r0, r5
 800bd8e:	47b8      	blx	r7
 800bd90:	3001      	adds	r0, #1
 800bd92:	f43f ae3e 	beq.w	800ba12 <_printf_float+0xb6>
 800bd96:	f108 0801 	add.w	r8, r8, #1
 800bd9a:	68e3      	ldr	r3, [r4, #12]
 800bd9c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800bd9e:	1a5b      	subs	r3, r3, r1
 800bda0:	4543      	cmp	r3, r8
 800bda2:	dcf0      	bgt.n	800bd86 <_printf_float+0x42a>
 800bda4:	e6fc      	b.n	800bba0 <_printf_float+0x244>
 800bda6:	f04f 0800 	mov.w	r8, #0
 800bdaa:	f104 0919 	add.w	r9, r4, #25
 800bdae:	e7f4      	b.n	800bd9a <_printf_float+0x43e>

0800bdb0 <_printf_common>:
 800bdb0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bdb4:	4616      	mov	r6, r2
 800bdb6:	4698      	mov	r8, r3
 800bdb8:	688a      	ldr	r2, [r1, #8]
 800bdba:	690b      	ldr	r3, [r1, #16]
 800bdbc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800bdc0:	4293      	cmp	r3, r2
 800bdc2:	bfb8      	it	lt
 800bdc4:	4613      	movlt	r3, r2
 800bdc6:	6033      	str	r3, [r6, #0]
 800bdc8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800bdcc:	4607      	mov	r7, r0
 800bdce:	460c      	mov	r4, r1
 800bdd0:	b10a      	cbz	r2, 800bdd6 <_printf_common+0x26>
 800bdd2:	3301      	adds	r3, #1
 800bdd4:	6033      	str	r3, [r6, #0]
 800bdd6:	6823      	ldr	r3, [r4, #0]
 800bdd8:	0699      	lsls	r1, r3, #26
 800bdda:	bf42      	ittt	mi
 800bddc:	6833      	ldrmi	r3, [r6, #0]
 800bdde:	3302      	addmi	r3, #2
 800bde0:	6033      	strmi	r3, [r6, #0]
 800bde2:	6825      	ldr	r5, [r4, #0]
 800bde4:	f015 0506 	ands.w	r5, r5, #6
 800bde8:	d106      	bne.n	800bdf8 <_printf_common+0x48>
 800bdea:	f104 0a19 	add.w	sl, r4, #25
 800bdee:	68e3      	ldr	r3, [r4, #12]
 800bdf0:	6832      	ldr	r2, [r6, #0]
 800bdf2:	1a9b      	subs	r3, r3, r2
 800bdf4:	42ab      	cmp	r3, r5
 800bdf6:	dc26      	bgt.n	800be46 <_printf_common+0x96>
 800bdf8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800bdfc:	6822      	ldr	r2, [r4, #0]
 800bdfe:	3b00      	subs	r3, #0
 800be00:	bf18      	it	ne
 800be02:	2301      	movne	r3, #1
 800be04:	0692      	lsls	r2, r2, #26
 800be06:	d42b      	bmi.n	800be60 <_printf_common+0xb0>
 800be08:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800be0c:	4641      	mov	r1, r8
 800be0e:	4638      	mov	r0, r7
 800be10:	47c8      	blx	r9
 800be12:	3001      	adds	r0, #1
 800be14:	d01e      	beq.n	800be54 <_printf_common+0xa4>
 800be16:	6823      	ldr	r3, [r4, #0]
 800be18:	6922      	ldr	r2, [r4, #16]
 800be1a:	f003 0306 	and.w	r3, r3, #6
 800be1e:	2b04      	cmp	r3, #4
 800be20:	bf02      	ittt	eq
 800be22:	68e5      	ldreq	r5, [r4, #12]
 800be24:	6833      	ldreq	r3, [r6, #0]
 800be26:	1aed      	subeq	r5, r5, r3
 800be28:	68a3      	ldr	r3, [r4, #8]
 800be2a:	bf0c      	ite	eq
 800be2c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800be30:	2500      	movne	r5, #0
 800be32:	4293      	cmp	r3, r2
 800be34:	bfc4      	itt	gt
 800be36:	1a9b      	subgt	r3, r3, r2
 800be38:	18ed      	addgt	r5, r5, r3
 800be3a:	2600      	movs	r6, #0
 800be3c:	341a      	adds	r4, #26
 800be3e:	42b5      	cmp	r5, r6
 800be40:	d11a      	bne.n	800be78 <_printf_common+0xc8>
 800be42:	2000      	movs	r0, #0
 800be44:	e008      	b.n	800be58 <_printf_common+0xa8>
 800be46:	2301      	movs	r3, #1
 800be48:	4652      	mov	r2, sl
 800be4a:	4641      	mov	r1, r8
 800be4c:	4638      	mov	r0, r7
 800be4e:	47c8      	blx	r9
 800be50:	3001      	adds	r0, #1
 800be52:	d103      	bne.n	800be5c <_printf_common+0xac>
 800be54:	f04f 30ff 	mov.w	r0, #4294967295
 800be58:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800be5c:	3501      	adds	r5, #1
 800be5e:	e7c6      	b.n	800bdee <_printf_common+0x3e>
 800be60:	18e1      	adds	r1, r4, r3
 800be62:	1c5a      	adds	r2, r3, #1
 800be64:	2030      	movs	r0, #48	@ 0x30
 800be66:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800be6a:	4422      	add	r2, r4
 800be6c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800be70:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800be74:	3302      	adds	r3, #2
 800be76:	e7c7      	b.n	800be08 <_printf_common+0x58>
 800be78:	2301      	movs	r3, #1
 800be7a:	4622      	mov	r2, r4
 800be7c:	4641      	mov	r1, r8
 800be7e:	4638      	mov	r0, r7
 800be80:	47c8      	blx	r9
 800be82:	3001      	adds	r0, #1
 800be84:	d0e6      	beq.n	800be54 <_printf_common+0xa4>
 800be86:	3601      	adds	r6, #1
 800be88:	e7d9      	b.n	800be3e <_printf_common+0x8e>
	...

0800be8c <_printf_i>:
 800be8c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800be90:	7e0f      	ldrb	r7, [r1, #24]
 800be92:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800be94:	2f78      	cmp	r7, #120	@ 0x78
 800be96:	4691      	mov	r9, r2
 800be98:	4680      	mov	r8, r0
 800be9a:	460c      	mov	r4, r1
 800be9c:	469a      	mov	sl, r3
 800be9e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800bea2:	d807      	bhi.n	800beb4 <_printf_i+0x28>
 800bea4:	2f62      	cmp	r7, #98	@ 0x62
 800bea6:	d80a      	bhi.n	800bebe <_printf_i+0x32>
 800bea8:	2f00      	cmp	r7, #0
 800beaa:	f000 80d2 	beq.w	800c052 <_printf_i+0x1c6>
 800beae:	2f58      	cmp	r7, #88	@ 0x58
 800beb0:	f000 80b9 	beq.w	800c026 <_printf_i+0x19a>
 800beb4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800beb8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800bebc:	e03a      	b.n	800bf34 <_printf_i+0xa8>
 800bebe:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800bec2:	2b15      	cmp	r3, #21
 800bec4:	d8f6      	bhi.n	800beb4 <_printf_i+0x28>
 800bec6:	a101      	add	r1, pc, #4	@ (adr r1, 800becc <_printf_i+0x40>)
 800bec8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800becc:	0800bf25 	.word	0x0800bf25
 800bed0:	0800bf39 	.word	0x0800bf39
 800bed4:	0800beb5 	.word	0x0800beb5
 800bed8:	0800beb5 	.word	0x0800beb5
 800bedc:	0800beb5 	.word	0x0800beb5
 800bee0:	0800beb5 	.word	0x0800beb5
 800bee4:	0800bf39 	.word	0x0800bf39
 800bee8:	0800beb5 	.word	0x0800beb5
 800beec:	0800beb5 	.word	0x0800beb5
 800bef0:	0800beb5 	.word	0x0800beb5
 800bef4:	0800beb5 	.word	0x0800beb5
 800bef8:	0800c039 	.word	0x0800c039
 800befc:	0800bf63 	.word	0x0800bf63
 800bf00:	0800bff3 	.word	0x0800bff3
 800bf04:	0800beb5 	.word	0x0800beb5
 800bf08:	0800beb5 	.word	0x0800beb5
 800bf0c:	0800c05b 	.word	0x0800c05b
 800bf10:	0800beb5 	.word	0x0800beb5
 800bf14:	0800bf63 	.word	0x0800bf63
 800bf18:	0800beb5 	.word	0x0800beb5
 800bf1c:	0800beb5 	.word	0x0800beb5
 800bf20:	0800bffb 	.word	0x0800bffb
 800bf24:	6833      	ldr	r3, [r6, #0]
 800bf26:	1d1a      	adds	r2, r3, #4
 800bf28:	681b      	ldr	r3, [r3, #0]
 800bf2a:	6032      	str	r2, [r6, #0]
 800bf2c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800bf30:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800bf34:	2301      	movs	r3, #1
 800bf36:	e09d      	b.n	800c074 <_printf_i+0x1e8>
 800bf38:	6833      	ldr	r3, [r6, #0]
 800bf3a:	6820      	ldr	r0, [r4, #0]
 800bf3c:	1d19      	adds	r1, r3, #4
 800bf3e:	6031      	str	r1, [r6, #0]
 800bf40:	0606      	lsls	r6, r0, #24
 800bf42:	d501      	bpl.n	800bf48 <_printf_i+0xbc>
 800bf44:	681d      	ldr	r5, [r3, #0]
 800bf46:	e003      	b.n	800bf50 <_printf_i+0xc4>
 800bf48:	0645      	lsls	r5, r0, #25
 800bf4a:	d5fb      	bpl.n	800bf44 <_printf_i+0xb8>
 800bf4c:	f9b3 5000 	ldrsh.w	r5, [r3]
 800bf50:	2d00      	cmp	r5, #0
 800bf52:	da03      	bge.n	800bf5c <_printf_i+0xd0>
 800bf54:	232d      	movs	r3, #45	@ 0x2d
 800bf56:	426d      	negs	r5, r5
 800bf58:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bf5c:	4859      	ldr	r0, [pc, #356]	@ (800c0c4 <_printf_i+0x238>)
 800bf5e:	230a      	movs	r3, #10
 800bf60:	e011      	b.n	800bf86 <_printf_i+0xfa>
 800bf62:	6821      	ldr	r1, [r4, #0]
 800bf64:	6833      	ldr	r3, [r6, #0]
 800bf66:	0608      	lsls	r0, r1, #24
 800bf68:	f853 5b04 	ldr.w	r5, [r3], #4
 800bf6c:	d402      	bmi.n	800bf74 <_printf_i+0xe8>
 800bf6e:	0649      	lsls	r1, r1, #25
 800bf70:	bf48      	it	mi
 800bf72:	b2ad      	uxthmi	r5, r5
 800bf74:	2f6f      	cmp	r7, #111	@ 0x6f
 800bf76:	4853      	ldr	r0, [pc, #332]	@ (800c0c4 <_printf_i+0x238>)
 800bf78:	6033      	str	r3, [r6, #0]
 800bf7a:	bf14      	ite	ne
 800bf7c:	230a      	movne	r3, #10
 800bf7e:	2308      	moveq	r3, #8
 800bf80:	2100      	movs	r1, #0
 800bf82:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800bf86:	6866      	ldr	r6, [r4, #4]
 800bf88:	60a6      	str	r6, [r4, #8]
 800bf8a:	2e00      	cmp	r6, #0
 800bf8c:	bfa2      	ittt	ge
 800bf8e:	6821      	ldrge	r1, [r4, #0]
 800bf90:	f021 0104 	bicge.w	r1, r1, #4
 800bf94:	6021      	strge	r1, [r4, #0]
 800bf96:	b90d      	cbnz	r5, 800bf9c <_printf_i+0x110>
 800bf98:	2e00      	cmp	r6, #0
 800bf9a:	d04b      	beq.n	800c034 <_printf_i+0x1a8>
 800bf9c:	4616      	mov	r6, r2
 800bf9e:	fbb5 f1f3 	udiv	r1, r5, r3
 800bfa2:	fb03 5711 	mls	r7, r3, r1, r5
 800bfa6:	5dc7      	ldrb	r7, [r0, r7]
 800bfa8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800bfac:	462f      	mov	r7, r5
 800bfae:	42bb      	cmp	r3, r7
 800bfb0:	460d      	mov	r5, r1
 800bfb2:	d9f4      	bls.n	800bf9e <_printf_i+0x112>
 800bfb4:	2b08      	cmp	r3, #8
 800bfb6:	d10b      	bne.n	800bfd0 <_printf_i+0x144>
 800bfb8:	6823      	ldr	r3, [r4, #0]
 800bfba:	07df      	lsls	r7, r3, #31
 800bfbc:	d508      	bpl.n	800bfd0 <_printf_i+0x144>
 800bfbe:	6923      	ldr	r3, [r4, #16]
 800bfc0:	6861      	ldr	r1, [r4, #4]
 800bfc2:	4299      	cmp	r1, r3
 800bfc4:	bfde      	ittt	le
 800bfc6:	2330      	movle	r3, #48	@ 0x30
 800bfc8:	f806 3c01 	strble.w	r3, [r6, #-1]
 800bfcc:	f106 36ff 	addle.w	r6, r6, #4294967295
 800bfd0:	1b92      	subs	r2, r2, r6
 800bfd2:	6122      	str	r2, [r4, #16]
 800bfd4:	f8cd a000 	str.w	sl, [sp]
 800bfd8:	464b      	mov	r3, r9
 800bfda:	aa03      	add	r2, sp, #12
 800bfdc:	4621      	mov	r1, r4
 800bfde:	4640      	mov	r0, r8
 800bfe0:	f7ff fee6 	bl	800bdb0 <_printf_common>
 800bfe4:	3001      	adds	r0, #1
 800bfe6:	d14a      	bne.n	800c07e <_printf_i+0x1f2>
 800bfe8:	f04f 30ff 	mov.w	r0, #4294967295
 800bfec:	b004      	add	sp, #16
 800bfee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bff2:	6823      	ldr	r3, [r4, #0]
 800bff4:	f043 0320 	orr.w	r3, r3, #32
 800bff8:	6023      	str	r3, [r4, #0]
 800bffa:	4833      	ldr	r0, [pc, #204]	@ (800c0c8 <_printf_i+0x23c>)
 800bffc:	2778      	movs	r7, #120	@ 0x78
 800bffe:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800c002:	6823      	ldr	r3, [r4, #0]
 800c004:	6831      	ldr	r1, [r6, #0]
 800c006:	061f      	lsls	r7, r3, #24
 800c008:	f851 5b04 	ldr.w	r5, [r1], #4
 800c00c:	d402      	bmi.n	800c014 <_printf_i+0x188>
 800c00e:	065f      	lsls	r7, r3, #25
 800c010:	bf48      	it	mi
 800c012:	b2ad      	uxthmi	r5, r5
 800c014:	6031      	str	r1, [r6, #0]
 800c016:	07d9      	lsls	r1, r3, #31
 800c018:	bf44      	itt	mi
 800c01a:	f043 0320 	orrmi.w	r3, r3, #32
 800c01e:	6023      	strmi	r3, [r4, #0]
 800c020:	b11d      	cbz	r5, 800c02a <_printf_i+0x19e>
 800c022:	2310      	movs	r3, #16
 800c024:	e7ac      	b.n	800bf80 <_printf_i+0xf4>
 800c026:	4827      	ldr	r0, [pc, #156]	@ (800c0c4 <_printf_i+0x238>)
 800c028:	e7e9      	b.n	800bffe <_printf_i+0x172>
 800c02a:	6823      	ldr	r3, [r4, #0]
 800c02c:	f023 0320 	bic.w	r3, r3, #32
 800c030:	6023      	str	r3, [r4, #0]
 800c032:	e7f6      	b.n	800c022 <_printf_i+0x196>
 800c034:	4616      	mov	r6, r2
 800c036:	e7bd      	b.n	800bfb4 <_printf_i+0x128>
 800c038:	6833      	ldr	r3, [r6, #0]
 800c03a:	6825      	ldr	r5, [r4, #0]
 800c03c:	6961      	ldr	r1, [r4, #20]
 800c03e:	1d18      	adds	r0, r3, #4
 800c040:	6030      	str	r0, [r6, #0]
 800c042:	062e      	lsls	r6, r5, #24
 800c044:	681b      	ldr	r3, [r3, #0]
 800c046:	d501      	bpl.n	800c04c <_printf_i+0x1c0>
 800c048:	6019      	str	r1, [r3, #0]
 800c04a:	e002      	b.n	800c052 <_printf_i+0x1c6>
 800c04c:	0668      	lsls	r0, r5, #25
 800c04e:	d5fb      	bpl.n	800c048 <_printf_i+0x1bc>
 800c050:	8019      	strh	r1, [r3, #0]
 800c052:	2300      	movs	r3, #0
 800c054:	6123      	str	r3, [r4, #16]
 800c056:	4616      	mov	r6, r2
 800c058:	e7bc      	b.n	800bfd4 <_printf_i+0x148>
 800c05a:	6833      	ldr	r3, [r6, #0]
 800c05c:	1d1a      	adds	r2, r3, #4
 800c05e:	6032      	str	r2, [r6, #0]
 800c060:	681e      	ldr	r6, [r3, #0]
 800c062:	6862      	ldr	r2, [r4, #4]
 800c064:	2100      	movs	r1, #0
 800c066:	4630      	mov	r0, r6
 800c068:	f7f4 f8b2 	bl	80001d0 <memchr>
 800c06c:	b108      	cbz	r0, 800c072 <_printf_i+0x1e6>
 800c06e:	1b80      	subs	r0, r0, r6
 800c070:	6060      	str	r0, [r4, #4]
 800c072:	6863      	ldr	r3, [r4, #4]
 800c074:	6123      	str	r3, [r4, #16]
 800c076:	2300      	movs	r3, #0
 800c078:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c07c:	e7aa      	b.n	800bfd4 <_printf_i+0x148>
 800c07e:	6923      	ldr	r3, [r4, #16]
 800c080:	4632      	mov	r2, r6
 800c082:	4649      	mov	r1, r9
 800c084:	4640      	mov	r0, r8
 800c086:	47d0      	blx	sl
 800c088:	3001      	adds	r0, #1
 800c08a:	d0ad      	beq.n	800bfe8 <_printf_i+0x15c>
 800c08c:	6823      	ldr	r3, [r4, #0]
 800c08e:	079b      	lsls	r3, r3, #30
 800c090:	d413      	bmi.n	800c0ba <_printf_i+0x22e>
 800c092:	68e0      	ldr	r0, [r4, #12]
 800c094:	9b03      	ldr	r3, [sp, #12]
 800c096:	4298      	cmp	r0, r3
 800c098:	bfb8      	it	lt
 800c09a:	4618      	movlt	r0, r3
 800c09c:	e7a6      	b.n	800bfec <_printf_i+0x160>
 800c09e:	2301      	movs	r3, #1
 800c0a0:	4632      	mov	r2, r6
 800c0a2:	4649      	mov	r1, r9
 800c0a4:	4640      	mov	r0, r8
 800c0a6:	47d0      	blx	sl
 800c0a8:	3001      	adds	r0, #1
 800c0aa:	d09d      	beq.n	800bfe8 <_printf_i+0x15c>
 800c0ac:	3501      	adds	r5, #1
 800c0ae:	68e3      	ldr	r3, [r4, #12]
 800c0b0:	9903      	ldr	r1, [sp, #12]
 800c0b2:	1a5b      	subs	r3, r3, r1
 800c0b4:	42ab      	cmp	r3, r5
 800c0b6:	dcf2      	bgt.n	800c09e <_printf_i+0x212>
 800c0b8:	e7eb      	b.n	800c092 <_printf_i+0x206>
 800c0ba:	2500      	movs	r5, #0
 800c0bc:	f104 0619 	add.w	r6, r4, #25
 800c0c0:	e7f5      	b.n	800c0ae <_printf_i+0x222>
 800c0c2:	bf00      	nop
 800c0c4:	0801097f 	.word	0x0801097f
 800c0c8:	08010990 	.word	0x08010990

0800c0cc <_scanf_float>:
 800c0cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c0d0:	b087      	sub	sp, #28
 800c0d2:	4617      	mov	r7, r2
 800c0d4:	9303      	str	r3, [sp, #12]
 800c0d6:	688b      	ldr	r3, [r1, #8]
 800c0d8:	1e5a      	subs	r2, r3, #1
 800c0da:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800c0de:	bf81      	itttt	hi
 800c0e0:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800c0e4:	eb03 0b05 	addhi.w	fp, r3, r5
 800c0e8:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800c0ec:	608b      	strhi	r3, [r1, #8]
 800c0ee:	680b      	ldr	r3, [r1, #0]
 800c0f0:	460a      	mov	r2, r1
 800c0f2:	f04f 0500 	mov.w	r5, #0
 800c0f6:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800c0fa:	f842 3b1c 	str.w	r3, [r2], #28
 800c0fe:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800c102:	4680      	mov	r8, r0
 800c104:	460c      	mov	r4, r1
 800c106:	bf98      	it	ls
 800c108:	f04f 0b00 	movls.w	fp, #0
 800c10c:	9201      	str	r2, [sp, #4]
 800c10e:	4616      	mov	r6, r2
 800c110:	46aa      	mov	sl, r5
 800c112:	46a9      	mov	r9, r5
 800c114:	9502      	str	r5, [sp, #8]
 800c116:	68a2      	ldr	r2, [r4, #8]
 800c118:	b152      	cbz	r2, 800c130 <_scanf_float+0x64>
 800c11a:	683b      	ldr	r3, [r7, #0]
 800c11c:	781b      	ldrb	r3, [r3, #0]
 800c11e:	2b4e      	cmp	r3, #78	@ 0x4e
 800c120:	d864      	bhi.n	800c1ec <_scanf_float+0x120>
 800c122:	2b40      	cmp	r3, #64	@ 0x40
 800c124:	d83c      	bhi.n	800c1a0 <_scanf_float+0xd4>
 800c126:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800c12a:	b2c8      	uxtb	r0, r1
 800c12c:	280e      	cmp	r0, #14
 800c12e:	d93a      	bls.n	800c1a6 <_scanf_float+0xda>
 800c130:	f1b9 0f00 	cmp.w	r9, #0
 800c134:	d003      	beq.n	800c13e <_scanf_float+0x72>
 800c136:	6823      	ldr	r3, [r4, #0]
 800c138:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c13c:	6023      	str	r3, [r4, #0]
 800c13e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c142:	f1ba 0f01 	cmp.w	sl, #1
 800c146:	f200 8117 	bhi.w	800c378 <_scanf_float+0x2ac>
 800c14a:	9b01      	ldr	r3, [sp, #4]
 800c14c:	429e      	cmp	r6, r3
 800c14e:	f200 8108 	bhi.w	800c362 <_scanf_float+0x296>
 800c152:	2001      	movs	r0, #1
 800c154:	b007      	add	sp, #28
 800c156:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c15a:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800c15e:	2a0d      	cmp	r2, #13
 800c160:	d8e6      	bhi.n	800c130 <_scanf_float+0x64>
 800c162:	a101      	add	r1, pc, #4	@ (adr r1, 800c168 <_scanf_float+0x9c>)
 800c164:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800c168:	0800c2af 	.word	0x0800c2af
 800c16c:	0800c131 	.word	0x0800c131
 800c170:	0800c131 	.word	0x0800c131
 800c174:	0800c131 	.word	0x0800c131
 800c178:	0800c30f 	.word	0x0800c30f
 800c17c:	0800c2e7 	.word	0x0800c2e7
 800c180:	0800c131 	.word	0x0800c131
 800c184:	0800c131 	.word	0x0800c131
 800c188:	0800c2bd 	.word	0x0800c2bd
 800c18c:	0800c131 	.word	0x0800c131
 800c190:	0800c131 	.word	0x0800c131
 800c194:	0800c131 	.word	0x0800c131
 800c198:	0800c131 	.word	0x0800c131
 800c19c:	0800c275 	.word	0x0800c275
 800c1a0:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800c1a4:	e7db      	b.n	800c15e <_scanf_float+0x92>
 800c1a6:	290e      	cmp	r1, #14
 800c1a8:	d8c2      	bhi.n	800c130 <_scanf_float+0x64>
 800c1aa:	a001      	add	r0, pc, #4	@ (adr r0, 800c1b0 <_scanf_float+0xe4>)
 800c1ac:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800c1b0:	0800c265 	.word	0x0800c265
 800c1b4:	0800c131 	.word	0x0800c131
 800c1b8:	0800c265 	.word	0x0800c265
 800c1bc:	0800c2fb 	.word	0x0800c2fb
 800c1c0:	0800c131 	.word	0x0800c131
 800c1c4:	0800c20d 	.word	0x0800c20d
 800c1c8:	0800c24b 	.word	0x0800c24b
 800c1cc:	0800c24b 	.word	0x0800c24b
 800c1d0:	0800c24b 	.word	0x0800c24b
 800c1d4:	0800c24b 	.word	0x0800c24b
 800c1d8:	0800c24b 	.word	0x0800c24b
 800c1dc:	0800c24b 	.word	0x0800c24b
 800c1e0:	0800c24b 	.word	0x0800c24b
 800c1e4:	0800c24b 	.word	0x0800c24b
 800c1e8:	0800c24b 	.word	0x0800c24b
 800c1ec:	2b6e      	cmp	r3, #110	@ 0x6e
 800c1ee:	d809      	bhi.n	800c204 <_scanf_float+0x138>
 800c1f0:	2b60      	cmp	r3, #96	@ 0x60
 800c1f2:	d8b2      	bhi.n	800c15a <_scanf_float+0x8e>
 800c1f4:	2b54      	cmp	r3, #84	@ 0x54
 800c1f6:	d07b      	beq.n	800c2f0 <_scanf_float+0x224>
 800c1f8:	2b59      	cmp	r3, #89	@ 0x59
 800c1fa:	d199      	bne.n	800c130 <_scanf_float+0x64>
 800c1fc:	2d07      	cmp	r5, #7
 800c1fe:	d197      	bne.n	800c130 <_scanf_float+0x64>
 800c200:	2508      	movs	r5, #8
 800c202:	e02c      	b.n	800c25e <_scanf_float+0x192>
 800c204:	2b74      	cmp	r3, #116	@ 0x74
 800c206:	d073      	beq.n	800c2f0 <_scanf_float+0x224>
 800c208:	2b79      	cmp	r3, #121	@ 0x79
 800c20a:	e7f6      	b.n	800c1fa <_scanf_float+0x12e>
 800c20c:	6821      	ldr	r1, [r4, #0]
 800c20e:	05c8      	lsls	r0, r1, #23
 800c210:	d51b      	bpl.n	800c24a <_scanf_float+0x17e>
 800c212:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800c216:	6021      	str	r1, [r4, #0]
 800c218:	f109 0901 	add.w	r9, r9, #1
 800c21c:	f1bb 0f00 	cmp.w	fp, #0
 800c220:	d003      	beq.n	800c22a <_scanf_float+0x15e>
 800c222:	3201      	adds	r2, #1
 800c224:	f10b 3bff 	add.w	fp, fp, #4294967295
 800c228:	60a2      	str	r2, [r4, #8]
 800c22a:	68a3      	ldr	r3, [r4, #8]
 800c22c:	3b01      	subs	r3, #1
 800c22e:	60a3      	str	r3, [r4, #8]
 800c230:	6923      	ldr	r3, [r4, #16]
 800c232:	3301      	adds	r3, #1
 800c234:	6123      	str	r3, [r4, #16]
 800c236:	687b      	ldr	r3, [r7, #4]
 800c238:	3b01      	subs	r3, #1
 800c23a:	2b00      	cmp	r3, #0
 800c23c:	607b      	str	r3, [r7, #4]
 800c23e:	f340 8087 	ble.w	800c350 <_scanf_float+0x284>
 800c242:	683b      	ldr	r3, [r7, #0]
 800c244:	3301      	adds	r3, #1
 800c246:	603b      	str	r3, [r7, #0]
 800c248:	e765      	b.n	800c116 <_scanf_float+0x4a>
 800c24a:	eb1a 0105 	adds.w	r1, sl, r5
 800c24e:	f47f af6f 	bne.w	800c130 <_scanf_float+0x64>
 800c252:	6822      	ldr	r2, [r4, #0]
 800c254:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800c258:	6022      	str	r2, [r4, #0]
 800c25a:	460d      	mov	r5, r1
 800c25c:	468a      	mov	sl, r1
 800c25e:	f806 3b01 	strb.w	r3, [r6], #1
 800c262:	e7e2      	b.n	800c22a <_scanf_float+0x15e>
 800c264:	6822      	ldr	r2, [r4, #0]
 800c266:	0610      	lsls	r0, r2, #24
 800c268:	f57f af62 	bpl.w	800c130 <_scanf_float+0x64>
 800c26c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800c270:	6022      	str	r2, [r4, #0]
 800c272:	e7f4      	b.n	800c25e <_scanf_float+0x192>
 800c274:	f1ba 0f00 	cmp.w	sl, #0
 800c278:	d10e      	bne.n	800c298 <_scanf_float+0x1cc>
 800c27a:	f1b9 0f00 	cmp.w	r9, #0
 800c27e:	d10e      	bne.n	800c29e <_scanf_float+0x1d2>
 800c280:	6822      	ldr	r2, [r4, #0]
 800c282:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800c286:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800c28a:	d108      	bne.n	800c29e <_scanf_float+0x1d2>
 800c28c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800c290:	6022      	str	r2, [r4, #0]
 800c292:	f04f 0a01 	mov.w	sl, #1
 800c296:	e7e2      	b.n	800c25e <_scanf_float+0x192>
 800c298:	f1ba 0f02 	cmp.w	sl, #2
 800c29c:	d055      	beq.n	800c34a <_scanf_float+0x27e>
 800c29e:	2d01      	cmp	r5, #1
 800c2a0:	d002      	beq.n	800c2a8 <_scanf_float+0x1dc>
 800c2a2:	2d04      	cmp	r5, #4
 800c2a4:	f47f af44 	bne.w	800c130 <_scanf_float+0x64>
 800c2a8:	3501      	adds	r5, #1
 800c2aa:	b2ed      	uxtb	r5, r5
 800c2ac:	e7d7      	b.n	800c25e <_scanf_float+0x192>
 800c2ae:	f1ba 0f01 	cmp.w	sl, #1
 800c2b2:	f47f af3d 	bne.w	800c130 <_scanf_float+0x64>
 800c2b6:	f04f 0a02 	mov.w	sl, #2
 800c2ba:	e7d0      	b.n	800c25e <_scanf_float+0x192>
 800c2bc:	b97d      	cbnz	r5, 800c2de <_scanf_float+0x212>
 800c2be:	f1b9 0f00 	cmp.w	r9, #0
 800c2c2:	f47f af38 	bne.w	800c136 <_scanf_float+0x6a>
 800c2c6:	6822      	ldr	r2, [r4, #0]
 800c2c8:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800c2cc:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800c2d0:	f040 8108 	bne.w	800c4e4 <_scanf_float+0x418>
 800c2d4:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800c2d8:	6022      	str	r2, [r4, #0]
 800c2da:	2501      	movs	r5, #1
 800c2dc:	e7bf      	b.n	800c25e <_scanf_float+0x192>
 800c2de:	2d03      	cmp	r5, #3
 800c2e0:	d0e2      	beq.n	800c2a8 <_scanf_float+0x1dc>
 800c2e2:	2d05      	cmp	r5, #5
 800c2e4:	e7de      	b.n	800c2a4 <_scanf_float+0x1d8>
 800c2e6:	2d02      	cmp	r5, #2
 800c2e8:	f47f af22 	bne.w	800c130 <_scanf_float+0x64>
 800c2ec:	2503      	movs	r5, #3
 800c2ee:	e7b6      	b.n	800c25e <_scanf_float+0x192>
 800c2f0:	2d06      	cmp	r5, #6
 800c2f2:	f47f af1d 	bne.w	800c130 <_scanf_float+0x64>
 800c2f6:	2507      	movs	r5, #7
 800c2f8:	e7b1      	b.n	800c25e <_scanf_float+0x192>
 800c2fa:	6822      	ldr	r2, [r4, #0]
 800c2fc:	0591      	lsls	r1, r2, #22
 800c2fe:	f57f af17 	bpl.w	800c130 <_scanf_float+0x64>
 800c302:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800c306:	6022      	str	r2, [r4, #0]
 800c308:	f8cd 9008 	str.w	r9, [sp, #8]
 800c30c:	e7a7      	b.n	800c25e <_scanf_float+0x192>
 800c30e:	6822      	ldr	r2, [r4, #0]
 800c310:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800c314:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800c318:	d006      	beq.n	800c328 <_scanf_float+0x25c>
 800c31a:	0550      	lsls	r0, r2, #21
 800c31c:	f57f af08 	bpl.w	800c130 <_scanf_float+0x64>
 800c320:	f1b9 0f00 	cmp.w	r9, #0
 800c324:	f000 80de 	beq.w	800c4e4 <_scanf_float+0x418>
 800c328:	0591      	lsls	r1, r2, #22
 800c32a:	bf58      	it	pl
 800c32c:	9902      	ldrpl	r1, [sp, #8]
 800c32e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800c332:	bf58      	it	pl
 800c334:	eba9 0101 	subpl.w	r1, r9, r1
 800c338:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800c33c:	bf58      	it	pl
 800c33e:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800c342:	6022      	str	r2, [r4, #0]
 800c344:	f04f 0900 	mov.w	r9, #0
 800c348:	e789      	b.n	800c25e <_scanf_float+0x192>
 800c34a:	f04f 0a03 	mov.w	sl, #3
 800c34e:	e786      	b.n	800c25e <_scanf_float+0x192>
 800c350:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800c354:	4639      	mov	r1, r7
 800c356:	4640      	mov	r0, r8
 800c358:	4798      	blx	r3
 800c35a:	2800      	cmp	r0, #0
 800c35c:	f43f aedb 	beq.w	800c116 <_scanf_float+0x4a>
 800c360:	e6e6      	b.n	800c130 <_scanf_float+0x64>
 800c362:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800c366:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800c36a:	463a      	mov	r2, r7
 800c36c:	4640      	mov	r0, r8
 800c36e:	4798      	blx	r3
 800c370:	6923      	ldr	r3, [r4, #16]
 800c372:	3b01      	subs	r3, #1
 800c374:	6123      	str	r3, [r4, #16]
 800c376:	e6e8      	b.n	800c14a <_scanf_float+0x7e>
 800c378:	1e6b      	subs	r3, r5, #1
 800c37a:	2b06      	cmp	r3, #6
 800c37c:	d824      	bhi.n	800c3c8 <_scanf_float+0x2fc>
 800c37e:	2d02      	cmp	r5, #2
 800c380:	d836      	bhi.n	800c3f0 <_scanf_float+0x324>
 800c382:	9b01      	ldr	r3, [sp, #4]
 800c384:	429e      	cmp	r6, r3
 800c386:	f67f aee4 	bls.w	800c152 <_scanf_float+0x86>
 800c38a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800c38e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800c392:	463a      	mov	r2, r7
 800c394:	4640      	mov	r0, r8
 800c396:	4798      	blx	r3
 800c398:	6923      	ldr	r3, [r4, #16]
 800c39a:	3b01      	subs	r3, #1
 800c39c:	6123      	str	r3, [r4, #16]
 800c39e:	e7f0      	b.n	800c382 <_scanf_float+0x2b6>
 800c3a0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800c3a4:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800c3a8:	463a      	mov	r2, r7
 800c3aa:	4640      	mov	r0, r8
 800c3ac:	4798      	blx	r3
 800c3ae:	6923      	ldr	r3, [r4, #16]
 800c3b0:	3b01      	subs	r3, #1
 800c3b2:	6123      	str	r3, [r4, #16]
 800c3b4:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c3b8:	fa5f fa8a 	uxtb.w	sl, sl
 800c3bc:	f1ba 0f02 	cmp.w	sl, #2
 800c3c0:	d1ee      	bne.n	800c3a0 <_scanf_float+0x2d4>
 800c3c2:	3d03      	subs	r5, #3
 800c3c4:	b2ed      	uxtb	r5, r5
 800c3c6:	1b76      	subs	r6, r6, r5
 800c3c8:	6823      	ldr	r3, [r4, #0]
 800c3ca:	05da      	lsls	r2, r3, #23
 800c3cc:	d530      	bpl.n	800c430 <_scanf_float+0x364>
 800c3ce:	055b      	lsls	r3, r3, #21
 800c3d0:	d511      	bpl.n	800c3f6 <_scanf_float+0x32a>
 800c3d2:	9b01      	ldr	r3, [sp, #4]
 800c3d4:	429e      	cmp	r6, r3
 800c3d6:	f67f aebc 	bls.w	800c152 <_scanf_float+0x86>
 800c3da:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800c3de:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800c3e2:	463a      	mov	r2, r7
 800c3e4:	4640      	mov	r0, r8
 800c3e6:	4798      	blx	r3
 800c3e8:	6923      	ldr	r3, [r4, #16]
 800c3ea:	3b01      	subs	r3, #1
 800c3ec:	6123      	str	r3, [r4, #16]
 800c3ee:	e7f0      	b.n	800c3d2 <_scanf_float+0x306>
 800c3f0:	46aa      	mov	sl, r5
 800c3f2:	46b3      	mov	fp, r6
 800c3f4:	e7de      	b.n	800c3b4 <_scanf_float+0x2e8>
 800c3f6:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800c3fa:	6923      	ldr	r3, [r4, #16]
 800c3fc:	2965      	cmp	r1, #101	@ 0x65
 800c3fe:	f103 33ff 	add.w	r3, r3, #4294967295
 800c402:	f106 35ff 	add.w	r5, r6, #4294967295
 800c406:	6123      	str	r3, [r4, #16]
 800c408:	d00c      	beq.n	800c424 <_scanf_float+0x358>
 800c40a:	2945      	cmp	r1, #69	@ 0x45
 800c40c:	d00a      	beq.n	800c424 <_scanf_float+0x358>
 800c40e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800c412:	463a      	mov	r2, r7
 800c414:	4640      	mov	r0, r8
 800c416:	4798      	blx	r3
 800c418:	6923      	ldr	r3, [r4, #16]
 800c41a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800c41e:	3b01      	subs	r3, #1
 800c420:	1eb5      	subs	r5, r6, #2
 800c422:	6123      	str	r3, [r4, #16]
 800c424:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800c428:	463a      	mov	r2, r7
 800c42a:	4640      	mov	r0, r8
 800c42c:	4798      	blx	r3
 800c42e:	462e      	mov	r6, r5
 800c430:	6822      	ldr	r2, [r4, #0]
 800c432:	f012 0210 	ands.w	r2, r2, #16
 800c436:	d001      	beq.n	800c43c <_scanf_float+0x370>
 800c438:	2000      	movs	r0, #0
 800c43a:	e68b      	b.n	800c154 <_scanf_float+0x88>
 800c43c:	7032      	strb	r2, [r6, #0]
 800c43e:	6823      	ldr	r3, [r4, #0]
 800c440:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800c444:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c448:	d11c      	bne.n	800c484 <_scanf_float+0x3b8>
 800c44a:	9b02      	ldr	r3, [sp, #8]
 800c44c:	454b      	cmp	r3, r9
 800c44e:	eba3 0209 	sub.w	r2, r3, r9
 800c452:	d123      	bne.n	800c49c <_scanf_float+0x3d0>
 800c454:	9901      	ldr	r1, [sp, #4]
 800c456:	2200      	movs	r2, #0
 800c458:	4640      	mov	r0, r8
 800c45a:	f002 fb75 	bl	800eb48 <_strtod_r>
 800c45e:	9b03      	ldr	r3, [sp, #12]
 800c460:	6821      	ldr	r1, [r4, #0]
 800c462:	681b      	ldr	r3, [r3, #0]
 800c464:	f011 0f02 	tst.w	r1, #2
 800c468:	ec57 6b10 	vmov	r6, r7, d0
 800c46c:	f103 0204 	add.w	r2, r3, #4
 800c470:	d01f      	beq.n	800c4b2 <_scanf_float+0x3e6>
 800c472:	9903      	ldr	r1, [sp, #12]
 800c474:	600a      	str	r2, [r1, #0]
 800c476:	681b      	ldr	r3, [r3, #0]
 800c478:	e9c3 6700 	strd	r6, r7, [r3]
 800c47c:	68e3      	ldr	r3, [r4, #12]
 800c47e:	3301      	adds	r3, #1
 800c480:	60e3      	str	r3, [r4, #12]
 800c482:	e7d9      	b.n	800c438 <_scanf_float+0x36c>
 800c484:	9b04      	ldr	r3, [sp, #16]
 800c486:	2b00      	cmp	r3, #0
 800c488:	d0e4      	beq.n	800c454 <_scanf_float+0x388>
 800c48a:	9905      	ldr	r1, [sp, #20]
 800c48c:	230a      	movs	r3, #10
 800c48e:	3101      	adds	r1, #1
 800c490:	4640      	mov	r0, r8
 800c492:	f7ff f9b7 	bl	800b804 <_strtol_r>
 800c496:	9b04      	ldr	r3, [sp, #16]
 800c498:	9e05      	ldr	r6, [sp, #20]
 800c49a:	1ac2      	subs	r2, r0, r3
 800c49c:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800c4a0:	429e      	cmp	r6, r3
 800c4a2:	bf28      	it	cs
 800c4a4:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800c4a8:	4910      	ldr	r1, [pc, #64]	@ (800c4ec <_scanf_float+0x420>)
 800c4aa:	4630      	mov	r0, r6
 800c4ac:	f000 f8e4 	bl	800c678 <siprintf>
 800c4b0:	e7d0      	b.n	800c454 <_scanf_float+0x388>
 800c4b2:	f011 0f04 	tst.w	r1, #4
 800c4b6:	9903      	ldr	r1, [sp, #12]
 800c4b8:	600a      	str	r2, [r1, #0]
 800c4ba:	d1dc      	bne.n	800c476 <_scanf_float+0x3aa>
 800c4bc:	681d      	ldr	r5, [r3, #0]
 800c4be:	4632      	mov	r2, r6
 800c4c0:	463b      	mov	r3, r7
 800c4c2:	4630      	mov	r0, r6
 800c4c4:	4639      	mov	r1, r7
 800c4c6:	f7f4 fb31 	bl	8000b2c <__aeabi_dcmpun>
 800c4ca:	b128      	cbz	r0, 800c4d8 <_scanf_float+0x40c>
 800c4cc:	4808      	ldr	r0, [pc, #32]	@ (800c4f0 <_scanf_float+0x424>)
 800c4ce:	f000 f9e7 	bl	800c8a0 <nanf>
 800c4d2:	ed85 0a00 	vstr	s0, [r5]
 800c4d6:	e7d1      	b.n	800c47c <_scanf_float+0x3b0>
 800c4d8:	4630      	mov	r0, r6
 800c4da:	4639      	mov	r1, r7
 800c4dc:	f7f4 fb84 	bl	8000be8 <__aeabi_d2f>
 800c4e0:	6028      	str	r0, [r5, #0]
 800c4e2:	e7cb      	b.n	800c47c <_scanf_float+0x3b0>
 800c4e4:	f04f 0900 	mov.w	r9, #0
 800c4e8:	e629      	b.n	800c13e <_scanf_float+0x72>
 800c4ea:	bf00      	nop
 800c4ec:	080109a1 	.word	0x080109a1
 800c4f0:	08010c34 	.word	0x08010c34

0800c4f4 <std>:
 800c4f4:	2300      	movs	r3, #0
 800c4f6:	b510      	push	{r4, lr}
 800c4f8:	4604      	mov	r4, r0
 800c4fa:	e9c0 3300 	strd	r3, r3, [r0]
 800c4fe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c502:	6083      	str	r3, [r0, #8]
 800c504:	8181      	strh	r1, [r0, #12]
 800c506:	6643      	str	r3, [r0, #100]	@ 0x64
 800c508:	81c2      	strh	r2, [r0, #14]
 800c50a:	6183      	str	r3, [r0, #24]
 800c50c:	4619      	mov	r1, r3
 800c50e:	2208      	movs	r2, #8
 800c510:	305c      	adds	r0, #92	@ 0x5c
 800c512:	f000 f914 	bl	800c73e <memset>
 800c516:	4b0d      	ldr	r3, [pc, #52]	@ (800c54c <std+0x58>)
 800c518:	6263      	str	r3, [r4, #36]	@ 0x24
 800c51a:	4b0d      	ldr	r3, [pc, #52]	@ (800c550 <std+0x5c>)
 800c51c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800c51e:	4b0d      	ldr	r3, [pc, #52]	@ (800c554 <std+0x60>)
 800c520:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800c522:	4b0d      	ldr	r3, [pc, #52]	@ (800c558 <std+0x64>)
 800c524:	6323      	str	r3, [r4, #48]	@ 0x30
 800c526:	4b0d      	ldr	r3, [pc, #52]	@ (800c55c <std+0x68>)
 800c528:	6224      	str	r4, [r4, #32]
 800c52a:	429c      	cmp	r4, r3
 800c52c:	d006      	beq.n	800c53c <std+0x48>
 800c52e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800c532:	4294      	cmp	r4, r2
 800c534:	d002      	beq.n	800c53c <std+0x48>
 800c536:	33d0      	adds	r3, #208	@ 0xd0
 800c538:	429c      	cmp	r4, r3
 800c53a:	d105      	bne.n	800c548 <std+0x54>
 800c53c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800c540:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c544:	f000 b99a 	b.w	800c87c <__retarget_lock_init_recursive>
 800c548:	bd10      	pop	{r4, pc}
 800c54a:	bf00      	nop
 800c54c:	0800c6b9 	.word	0x0800c6b9
 800c550:	0800c6db 	.word	0x0800c6db
 800c554:	0800c713 	.word	0x0800c713
 800c558:	0800c737 	.word	0x0800c737
 800c55c:	200052a4 	.word	0x200052a4

0800c560 <stdio_exit_handler>:
 800c560:	4a02      	ldr	r2, [pc, #8]	@ (800c56c <stdio_exit_handler+0xc>)
 800c562:	4903      	ldr	r1, [pc, #12]	@ (800c570 <stdio_exit_handler+0x10>)
 800c564:	4803      	ldr	r0, [pc, #12]	@ (800c574 <stdio_exit_handler+0x14>)
 800c566:	f000 b869 	b.w	800c63c <_fwalk_sglue>
 800c56a:	bf00      	nop
 800c56c:	20000014 	.word	0x20000014
 800c570:	0800ef0d 	.word	0x0800ef0d
 800c574:	20000024 	.word	0x20000024

0800c578 <cleanup_stdio>:
 800c578:	6841      	ldr	r1, [r0, #4]
 800c57a:	4b0c      	ldr	r3, [pc, #48]	@ (800c5ac <cleanup_stdio+0x34>)
 800c57c:	4299      	cmp	r1, r3
 800c57e:	b510      	push	{r4, lr}
 800c580:	4604      	mov	r4, r0
 800c582:	d001      	beq.n	800c588 <cleanup_stdio+0x10>
 800c584:	f002 fcc2 	bl	800ef0c <_fflush_r>
 800c588:	68a1      	ldr	r1, [r4, #8]
 800c58a:	4b09      	ldr	r3, [pc, #36]	@ (800c5b0 <cleanup_stdio+0x38>)
 800c58c:	4299      	cmp	r1, r3
 800c58e:	d002      	beq.n	800c596 <cleanup_stdio+0x1e>
 800c590:	4620      	mov	r0, r4
 800c592:	f002 fcbb 	bl	800ef0c <_fflush_r>
 800c596:	68e1      	ldr	r1, [r4, #12]
 800c598:	4b06      	ldr	r3, [pc, #24]	@ (800c5b4 <cleanup_stdio+0x3c>)
 800c59a:	4299      	cmp	r1, r3
 800c59c:	d004      	beq.n	800c5a8 <cleanup_stdio+0x30>
 800c59e:	4620      	mov	r0, r4
 800c5a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c5a4:	f002 bcb2 	b.w	800ef0c <_fflush_r>
 800c5a8:	bd10      	pop	{r4, pc}
 800c5aa:	bf00      	nop
 800c5ac:	200052a4 	.word	0x200052a4
 800c5b0:	2000530c 	.word	0x2000530c
 800c5b4:	20005374 	.word	0x20005374

0800c5b8 <global_stdio_init.part.0>:
 800c5b8:	b510      	push	{r4, lr}
 800c5ba:	4b0b      	ldr	r3, [pc, #44]	@ (800c5e8 <global_stdio_init.part.0+0x30>)
 800c5bc:	4c0b      	ldr	r4, [pc, #44]	@ (800c5ec <global_stdio_init.part.0+0x34>)
 800c5be:	4a0c      	ldr	r2, [pc, #48]	@ (800c5f0 <global_stdio_init.part.0+0x38>)
 800c5c0:	601a      	str	r2, [r3, #0]
 800c5c2:	4620      	mov	r0, r4
 800c5c4:	2200      	movs	r2, #0
 800c5c6:	2104      	movs	r1, #4
 800c5c8:	f7ff ff94 	bl	800c4f4 <std>
 800c5cc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800c5d0:	2201      	movs	r2, #1
 800c5d2:	2109      	movs	r1, #9
 800c5d4:	f7ff ff8e 	bl	800c4f4 <std>
 800c5d8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800c5dc:	2202      	movs	r2, #2
 800c5de:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c5e2:	2112      	movs	r1, #18
 800c5e4:	f7ff bf86 	b.w	800c4f4 <std>
 800c5e8:	200053dc 	.word	0x200053dc
 800c5ec:	200052a4 	.word	0x200052a4
 800c5f0:	0800c561 	.word	0x0800c561

0800c5f4 <__sfp_lock_acquire>:
 800c5f4:	4801      	ldr	r0, [pc, #4]	@ (800c5fc <__sfp_lock_acquire+0x8>)
 800c5f6:	f000 b942 	b.w	800c87e <__retarget_lock_acquire_recursive>
 800c5fa:	bf00      	nop
 800c5fc:	200053e5 	.word	0x200053e5

0800c600 <__sfp_lock_release>:
 800c600:	4801      	ldr	r0, [pc, #4]	@ (800c608 <__sfp_lock_release+0x8>)
 800c602:	f000 b93d 	b.w	800c880 <__retarget_lock_release_recursive>
 800c606:	bf00      	nop
 800c608:	200053e5 	.word	0x200053e5

0800c60c <__sinit>:
 800c60c:	b510      	push	{r4, lr}
 800c60e:	4604      	mov	r4, r0
 800c610:	f7ff fff0 	bl	800c5f4 <__sfp_lock_acquire>
 800c614:	6a23      	ldr	r3, [r4, #32]
 800c616:	b11b      	cbz	r3, 800c620 <__sinit+0x14>
 800c618:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c61c:	f7ff bff0 	b.w	800c600 <__sfp_lock_release>
 800c620:	4b04      	ldr	r3, [pc, #16]	@ (800c634 <__sinit+0x28>)
 800c622:	6223      	str	r3, [r4, #32]
 800c624:	4b04      	ldr	r3, [pc, #16]	@ (800c638 <__sinit+0x2c>)
 800c626:	681b      	ldr	r3, [r3, #0]
 800c628:	2b00      	cmp	r3, #0
 800c62a:	d1f5      	bne.n	800c618 <__sinit+0xc>
 800c62c:	f7ff ffc4 	bl	800c5b8 <global_stdio_init.part.0>
 800c630:	e7f2      	b.n	800c618 <__sinit+0xc>
 800c632:	bf00      	nop
 800c634:	0800c579 	.word	0x0800c579
 800c638:	200053dc 	.word	0x200053dc

0800c63c <_fwalk_sglue>:
 800c63c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c640:	4607      	mov	r7, r0
 800c642:	4688      	mov	r8, r1
 800c644:	4614      	mov	r4, r2
 800c646:	2600      	movs	r6, #0
 800c648:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c64c:	f1b9 0901 	subs.w	r9, r9, #1
 800c650:	d505      	bpl.n	800c65e <_fwalk_sglue+0x22>
 800c652:	6824      	ldr	r4, [r4, #0]
 800c654:	2c00      	cmp	r4, #0
 800c656:	d1f7      	bne.n	800c648 <_fwalk_sglue+0xc>
 800c658:	4630      	mov	r0, r6
 800c65a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c65e:	89ab      	ldrh	r3, [r5, #12]
 800c660:	2b01      	cmp	r3, #1
 800c662:	d907      	bls.n	800c674 <_fwalk_sglue+0x38>
 800c664:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c668:	3301      	adds	r3, #1
 800c66a:	d003      	beq.n	800c674 <_fwalk_sglue+0x38>
 800c66c:	4629      	mov	r1, r5
 800c66e:	4638      	mov	r0, r7
 800c670:	47c0      	blx	r8
 800c672:	4306      	orrs	r6, r0
 800c674:	3568      	adds	r5, #104	@ 0x68
 800c676:	e7e9      	b.n	800c64c <_fwalk_sglue+0x10>

0800c678 <siprintf>:
 800c678:	b40e      	push	{r1, r2, r3}
 800c67a:	b500      	push	{lr}
 800c67c:	b09c      	sub	sp, #112	@ 0x70
 800c67e:	ab1d      	add	r3, sp, #116	@ 0x74
 800c680:	9002      	str	r0, [sp, #8]
 800c682:	9006      	str	r0, [sp, #24]
 800c684:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800c688:	4809      	ldr	r0, [pc, #36]	@ (800c6b0 <siprintf+0x38>)
 800c68a:	9107      	str	r1, [sp, #28]
 800c68c:	9104      	str	r1, [sp, #16]
 800c68e:	4909      	ldr	r1, [pc, #36]	@ (800c6b4 <siprintf+0x3c>)
 800c690:	f853 2b04 	ldr.w	r2, [r3], #4
 800c694:	9105      	str	r1, [sp, #20]
 800c696:	6800      	ldr	r0, [r0, #0]
 800c698:	9301      	str	r3, [sp, #4]
 800c69a:	a902      	add	r1, sp, #8
 800c69c:	f002 fab6 	bl	800ec0c <_svfiprintf_r>
 800c6a0:	9b02      	ldr	r3, [sp, #8]
 800c6a2:	2200      	movs	r2, #0
 800c6a4:	701a      	strb	r2, [r3, #0]
 800c6a6:	b01c      	add	sp, #112	@ 0x70
 800c6a8:	f85d eb04 	ldr.w	lr, [sp], #4
 800c6ac:	b003      	add	sp, #12
 800c6ae:	4770      	bx	lr
 800c6b0:	20000020 	.word	0x20000020
 800c6b4:	ffff0208 	.word	0xffff0208

0800c6b8 <__sread>:
 800c6b8:	b510      	push	{r4, lr}
 800c6ba:	460c      	mov	r4, r1
 800c6bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c6c0:	f000 f87e 	bl	800c7c0 <_read_r>
 800c6c4:	2800      	cmp	r0, #0
 800c6c6:	bfab      	itete	ge
 800c6c8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800c6ca:	89a3      	ldrhlt	r3, [r4, #12]
 800c6cc:	181b      	addge	r3, r3, r0
 800c6ce:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800c6d2:	bfac      	ite	ge
 800c6d4:	6563      	strge	r3, [r4, #84]	@ 0x54
 800c6d6:	81a3      	strhlt	r3, [r4, #12]
 800c6d8:	bd10      	pop	{r4, pc}

0800c6da <__swrite>:
 800c6da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c6de:	461f      	mov	r7, r3
 800c6e0:	898b      	ldrh	r3, [r1, #12]
 800c6e2:	05db      	lsls	r3, r3, #23
 800c6e4:	4605      	mov	r5, r0
 800c6e6:	460c      	mov	r4, r1
 800c6e8:	4616      	mov	r6, r2
 800c6ea:	d505      	bpl.n	800c6f8 <__swrite+0x1e>
 800c6ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c6f0:	2302      	movs	r3, #2
 800c6f2:	2200      	movs	r2, #0
 800c6f4:	f000 f852 	bl	800c79c <_lseek_r>
 800c6f8:	89a3      	ldrh	r3, [r4, #12]
 800c6fa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c6fe:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800c702:	81a3      	strh	r3, [r4, #12]
 800c704:	4632      	mov	r2, r6
 800c706:	463b      	mov	r3, r7
 800c708:	4628      	mov	r0, r5
 800c70a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c70e:	f000 b879 	b.w	800c804 <_write_r>

0800c712 <__sseek>:
 800c712:	b510      	push	{r4, lr}
 800c714:	460c      	mov	r4, r1
 800c716:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c71a:	f000 f83f 	bl	800c79c <_lseek_r>
 800c71e:	1c43      	adds	r3, r0, #1
 800c720:	89a3      	ldrh	r3, [r4, #12]
 800c722:	bf15      	itete	ne
 800c724:	6560      	strne	r0, [r4, #84]	@ 0x54
 800c726:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800c72a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800c72e:	81a3      	strheq	r3, [r4, #12]
 800c730:	bf18      	it	ne
 800c732:	81a3      	strhne	r3, [r4, #12]
 800c734:	bd10      	pop	{r4, pc}

0800c736 <__sclose>:
 800c736:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c73a:	f000 b81f 	b.w	800c77c <_close_r>

0800c73e <memset>:
 800c73e:	4402      	add	r2, r0
 800c740:	4603      	mov	r3, r0
 800c742:	4293      	cmp	r3, r2
 800c744:	d100      	bne.n	800c748 <memset+0xa>
 800c746:	4770      	bx	lr
 800c748:	f803 1b01 	strb.w	r1, [r3], #1
 800c74c:	e7f9      	b.n	800c742 <memset+0x4>

0800c74e <strncpy>:
 800c74e:	b510      	push	{r4, lr}
 800c750:	3901      	subs	r1, #1
 800c752:	4603      	mov	r3, r0
 800c754:	b132      	cbz	r2, 800c764 <strncpy+0x16>
 800c756:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800c75a:	f803 4b01 	strb.w	r4, [r3], #1
 800c75e:	3a01      	subs	r2, #1
 800c760:	2c00      	cmp	r4, #0
 800c762:	d1f7      	bne.n	800c754 <strncpy+0x6>
 800c764:	441a      	add	r2, r3
 800c766:	2100      	movs	r1, #0
 800c768:	4293      	cmp	r3, r2
 800c76a:	d100      	bne.n	800c76e <strncpy+0x20>
 800c76c:	bd10      	pop	{r4, pc}
 800c76e:	f803 1b01 	strb.w	r1, [r3], #1
 800c772:	e7f9      	b.n	800c768 <strncpy+0x1a>

0800c774 <_localeconv_r>:
 800c774:	4800      	ldr	r0, [pc, #0]	@ (800c778 <_localeconv_r+0x4>)
 800c776:	4770      	bx	lr
 800c778:	20000160 	.word	0x20000160

0800c77c <_close_r>:
 800c77c:	b538      	push	{r3, r4, r5, lr}
 800c77e:	4d06      	ldr	r5, [pc, #24]	@ (800c798 <_close_r+0x1c>)
 800c780:	2300      	movs	r3, #0
 800c782:	4604      	mov	r4, r0
 800c784:	4608      	mov	r0, r1
 800c786:	602b      	str	r3, [r5, #0]
 800c788:	f7f6 fe76 	bl	8003478 <_close>
 800c78c:	1c43      	adds	r3, r0, #1
 800c78e:	d102      	bne.n	800c796 <_close_r+0x1a>
 800c790:	682b      	ldr	r3, [r5, #0]
 800c792:	b103      	cbz	r3, 800c796 <_close_r+0x1a>
 800c794:	6023      	str	r3, [r4, #0]
 800c796:	bd38      	pop	{r3, r4, r5, pc}
 800c798:	200053e0 	.word	0x200053e0

0800c79c <_lseek_r>:
 800c79c:	b538      	push	{r3, r4, r5, lr}
 800c79e:	4d07      	ldr	r5, [pc, #28]	@ (800c7bc <_lseek_r+0x20>)
 800c7a0:	4604      	mov	r4, r0
 800c7a2:	4608      	mov	r0, r1
 800c7a4:	4611      	mov	r1, r2
 800c7a6:	2200      	movs	r2, #0
 800c7a8:	602a      	str	r2, [r5, #0]
 800c7aa:	461a      	mov	r2, r3
 800c7ac:	f7f6 fe8b 	bl	80034c6 <_lseek>
 800c7b0:	1c43      	adds	r3, r0, #1
 800c7b2:	d102      	bne.n	800c7ba <_lseek_r+0x1e>
 800c7b4:	682b      	ldr	r3, [r5, #0]
 800c7b6:	b103      	cbz	r3, 800c7ba <_lseek_r+0x1e>
 800c7b8:	6023      	str	r3, [r4, #0]
 800c7ba:	bd38      	pop	{r3, r4, r5, pc}
 800c7bc:	200053e0 	.word	0x200053e0

0800c7c0 <_read_r>:
 800c7c0:	b538      	push	{r3, r4, r5, lr}
 800c7c2:	4d07      	ldr	r5, [pc, #28]	@ (800c7e0 <_read_r+0x20>)
 800c7c4:	4604      	mov	r4, r0
 800c7c6:	4608      	mov	r0, r1
 800c7c8:	4611      	mov	r1, r2
 800c7ca:	2200      	movs	r2, #0
 800c7cc:	602a      	str	r2, [r5, #0]
 800c7ce:	461a      	mov	r2, r3
 800c7d0:	f7f6 fe19 	bl	8003406 <_read>
 800c7d4:	1c43      	adds	r3, r0, #1
 800c7d6:	d102      	bne.n	800c7de <_read_r+0x1e>
 800c7d8:	682b      	ldr	r3, [r5, #0]
 800c7da:	b103      	cbz	r3, 800c7de <_read_r+0x1e>
 800c7dc:	6023      	str	r3, [r4, #0]
 800c7de:	bd38      	pop	{r3, r4, r5, pc}
 800c7e0:	200053e0 	.word	0x200053e0

0800c7e4 <_sbrk_r>:
 800c7e4:	b538      	push	{r3, r4, r5, lr}
 800c7e6:	4d06      	ldr	r5, [pc, #24]	@ (800c800 <_sbrk_r+0x1c>)
 800c7e8:	2300      	movs	r3, #0
 800c7ea:	4604      	mov	r4, r0
 800c7ec:	4608      	mov	r0, r1
 800c7ee:	602b      	str	r3, [r5, #0]
 800c7f0:	f7f6 fe76 	bl	80034e0 <_sbrk>
 800c7f4:	1c43      	adds	r3, r0, #1
 800c7f6:	d102      	bne.n	800c7fe <_sbrk_r+0x1a>
 800c7f8:	682b      	ldr	r3, [r5, #0]
 800c7fa:	b103      	cbz	r3, 800c7fe <_sbrk_r+0x1a>
 800c7fc:	6023      	str	r3, [r4, #0]
 800c7fe:	bd38      	pop	{r3, r4, r5, pc}
 800c800:	200053e0 	.word	0x200053e0

0800c804 <_write_r>:
 800c804:	b538      	push	{r3, r4, r5, lr}
 800c806:	4d07      	ldr	r5, [pc, #28]	@ (800c824 <_write_r+0x20>)
 800c808:	4604      	mov	r4, r0
 800c80a:	4608      	mov	r0, r1
 800c80c:	4611      	mov	r1, r2
 800c80e:	2200      	movs	r2, #0
 800c810:	602a      	str	r2, [r5, #0]
 800c812:	461a      	mov	r2, r3
 800c814:	f7f6 fe14 	bl	8003440 <_write>
 800c818:	1c43      	adds	r3, r0, #1
 800c81a:	d102      	bne.n	800c822 <_write_r+0x1e>
 800c81c:	682b      	ldr	r3, [r5, #0]
 800c81e:	b103      	cbz	r3, 800c822 <_write_r+0x1e>
 800c820:	6023      	str	r3, [r4, #0]
 800c822:	bd38      	pop	{r3, r4, r5, pc}
 800c824:	200053e0 	.word	0x200053e0

0800c828 <__errno>:
 800c828:	4b01      	ldr	r3, [pc, #4]	@ (800c830 <__errno+0x8>)
 800c82a:	6818      	ldr	r0, [r3, #0]
 800c82c:	4770      	bx	lr
 800c82e:	bf00      	nop
 800c830:	20000020 	.word	0x20000020

0800c834 <__libc_init_array>:
 800c834:	b570      	push	{r4, r5, r6, lr}
 800c836:	4d0d      	ldr	r5, [pc, #52]	@ (800c86c <__libc_init_array+0x38>)
 800c838:	4c0d      	ldr	r4, [pc, #52]	@ (800c870 <__libc_init_array+0x3c>)
 800c83a:	1b64      	subs	r4, r4, r5
 800c83c:	10a4      	asrs	r4, r4, #2
 800c83e:	2600      	movs	r6, #0
 800c840:	42a6      	cmp	r6, r4
 800c842:	d109      	bne.n	800c858 <__libc_init_array+0x24>
 800c844:	4d0b      	ldr	r5, [pc, #44]	@ (800c874 <__libc_init_array+0x40>)
 800c846:	4c0c      	ldr	r4, [pc, #48]	@ (800c878 <__libc_init_array+0x44>)
 800c848:	f003 fa34 	bl	800fcb4 <_init>
 800c84c:	1b64      	subs	r4, r4, r5
 800c84e:	10a4      	asrs	r4, r4, #2
 800c850:	2600      	movs	r6, #0
 800c852:	42a6      	cmp	r6, r4
 800c854:	d105      	bne.n	800c862 <__libc_init_array+0x2e>
 800c856:	bd70      	pop	{r4, r5, r6, pc}
 800c858:	f855 3b04 	ldr.w	r3, [r5], #4
 800c85c:	4798      	blx	r3
 800c85e:	3601      	adds	r6, #1
 800c860:	e7ee      	b.n	800c840 <__libc_init_array+0xc>
 800c862:	f855 3b04 	ldr.w	r3, [r5], #4
 800c866:	4798      	blx	r3
 800c868:	3601      	adds	r6, #1
 800c86a:	e7f2      	b.n	800c852 <__libc_init_array+0x1e>
 800c86c:	08010ca0 	.word	0x08010ca0
 800c870:	08010ca0 	.word	0x08010ca0
 800c874:	08010ca0 	.word	0x08010ca0
 800c878:	08010ca4 	.word	0x08010ca4

0800c87c <__retarget_lock_init_recursive>:
 800c87c:	4770      	bx	lr

0800c87e <__retarget_lock_acquire_recursive>:
 800c87e:	4770      	bx	lr

0800c880 <__retarget_lock_release_recursive>:
 800c880:	4770      	bx	lr

0800c882 <memcpy>:
 800c882:	440a      	add	r2, r1
 800c884:	4291      	cmp	r1, r2
 800c886:	f100 33ff 	add.w	r3, r0, #4294967295
 800c88a:	d100      	bne.n	800c88e <memcpy+0xc>
 800c88c:	4770      	bx	lr
 800c88e:	b510      	push	{r4, lr}
 800c890:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c894:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c898:	4291      	cmp	r1, r2
 800c89a:	d1f9      	bne.n	800c890 <memcpy+0xe>
 800c89c:	bd10      	pop	{r4, pc}
	...

0800c8a0 <nanf>:
 800c8a0:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800c8a8 <nanf+0x8>
 800c8a4:	4770      	bx	lr
 800c8a6:	bf00      	nop
 800c8a8:	7fc00000 	.word	0x7fc00000

0800c8ac <quorem>:
 800c8ac:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c8b0:	6903      	ldr	r3, [r0, #16]
 800c8b2:	690c      	ldr	r4, [r1, #16]
 800c8b4:	42a3      	cmp	r3, r4
 800c8b6:	4607      	mov	r7, r0
 800c8b8:	db7e      	blt.n	800c9b8 <quorem+0x10c>
 800c8ba:	3c01      	subs	r4, #1
 800c8bc:	f101 0814 	add.w	r8, r1, #20
 800c8c0:	00a3      	lsls	r3, r4, #2
 800c8c2:	f100 0514 	add.w	r5, r0, #20
 800c8c6:	9300      	str	r3, [sp, #0]
 800c8c8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c8cc:	9301      	str	r3, [sp, #4]
 800c8ce:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800c8d2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c8d6:	3301      	adds	r3, #1
 800c8d8:	429a      	cmp	r2, r3
 800c8da:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800c8de:	fbb2 f6f3 	udiv	r6, r2, r3
 800c8e2:	d32e      	bcc.n	800c942 <quorem+0x96>
 800c8e4:	f04f 0a00 	mov.w	sl, #0
 800c8e8:	46c4      	mov	ip, r8
 800c8ea:	46ae      	mov	lr, r5
 800c8ec:	46d3      	mov	fp, sl
 800c8ee:	f85c 3b04 	ldr.w	r3, [ip], #4
 800c8f2:	b298      	uxth	r0, r3
 800c8f4:	fb06 a000 	mla	r0, r6, r0, sl
 800c8f8:	0c02      	lsrs	r2, r0, #16
 800c8fa:	0c1b      	lsrs	r3, r3, #16
 800c8fc:	fb06 2303 	mla	r3, r6, r3, r2
 800c900:	f8de 2000 	ldr.w	r2, [lr]
 800c904:	b280      	uxth	r0, r0
 800c906:	b292      	uxth	r2, r2
 800c908:	1a12      	subs	r2, r2, r0
 800c90a:	445a      	add	r2, fp
 800c90c:	f8de 0000 	ldr.w	r0, [lr]
 800c910:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c914:	b29b      	uxth	r3, r3
 800c916:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800c91a:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800c91e:	b292      	uxth	r2, r2
 800c920:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800c924:	45e1      	cmp	r9, ip
 800c926:	f84e 2b04 	str.w	r2, [lr], #4
 800c92a:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800c92e:	d2de      	bcs.n	800c8ee <quorem+0x42>
 800c930:	9b00      	ldr	r3, [sp, #0]
 800c932:	58eb      	ldr	r3, [r5, r3]
 800c934:	b92b      	cbnz	r3, 800c942 <quorem+0x96>
 800c936:	9b01      	ldr	r3, [sp, #4]
 800c938:	3b04      	subs	r3, #4
 800c93a:	429d      	cmp	r5, r3
 800c93c:	461a      	mov	r2, r3
 800c93e:	d32f      	bcc.n	800c9a0 <quorem+0xf4>
 800c940:	613c      	str	r4, [r7, #16]
 800c942:	4638      	mov	r0, r7
 800c944:	f001 f90e 	bl	800db64 <__mcmp>
 800c948:	2800      	cmp	r0, #0
 800c94a:	db25      	blt.n	800c998 <quorem+0xec>
 800c94c:	4629      	mov	r1, r5
 800c94e:	2000      	movs	r0, #0
 800c950:	f858 2b04 	ldr.w	r2, [r8], #4
 800c954:	f8d1 c000 	ldr.w	ip, [r1]
 800c958:	fa1f fe82 	uxth.w	lr, r2
 800c95c:	fa1f f38c 	uxth.w	r3, ip
 800c960:	eba3 030e 	sub.w	r3, r3, lr
 800c964:	4403      	add	r3, r0
 800c966:	0c12      	lsrs	r2, r2, #16
 800c968:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800c96c:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800c970:	b29b      	uxth	r3, r3
 800c972:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c976:	45c1      	cmp	r9, r8
 800c978:	f841 3b04 	str.w	r3, [r1], #4
 800c97c:	ea4f 4022 	mov.w	r0, r2, asr #16
 800c980:	d2e6      	bcs.n	800c950 <quorem+0xa4>
 800c982:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c986:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c98a:	b922      	cbnz	r2, 800c996 <quorem+0xea>
 800c98c:	3b04      	subs	r3, #4
 800c98e:	429d      	cmp	r5, r3
 800c990:	461a      	mov	r2, r3
 800c992:	d30b      	bcc.n	800c9ac <quorem+0x100>
 800c994:	613c      	str	r4, [r7, #16]
 800c996:	3601      	adds	r6, #1
 800c998:	4630      	mov	r0, r6
 800c99a:	b003      	add	sp, #12
 800c99c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c9a0:	6812      	ldr	r2, [r2, #0]
 800c9a2:	3b04      	subs	r3, #4
 800c9a4:	2a00      	cmp	r2, #0
 800c9a6:	d1cb      	bne.n	800c940 <quorem+0x94>
 800c9a8:	3c01      	subs	r4, #1
 800c9aa:	e7c6      	b.n	800c93a <quorem+0x8e>
 800c9ac:	6812      	ldr	r2, [r2, #0]
 800c9ae:	3b04      	subs	r3, #4
 800c9b0:	2a00      	cmp	r2, #0
 800c9b2:	d1ef      	bne.n	800c994 <quorem+0xe8>
 800c9b4:	3c01      	subs	r4, #1
 800c9b6:	e7ea      	b.n	800c98e <quorem+0xe2>
 800c9b8:	2000      	movs	r0, #0
 800c9ba:	e7ee      	b.n	800c99a <quorem+0xee>
 800c9bc:	0000      	movs	r0, r0
	...

0800c9c0 <_dtoa_r>:
 800c9c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c9c4:	69c7      	ldr	r7, [r0, #28]
 800c9c6:	b099      	sub	sp, #100	@ 0x64
 800c9c8:	ed8d 0b02 	vstr	d0, [sp, #8]
 800c9cc:	ec55 4b10 	vmov	r4, r5, d0
 800c9d0:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800c9d2:	9109      	str	r1, [sp, #36]	@ 0x24
 800c9d4:	4683      	mov	fp, r0
 800c9d6:	920e      	str	r2, [sp, #56]	@ 0x38
 800c9d8:	9313      	str	r3, [sp, #76]	@ 0x4c
 800c9da:	b97f      	cbnz	r7, 800c9fc <_dtoa_r+0x3c>
 800c9dc:	2010      	movs	r0, #16
 800c9de:	f7fe fde1 	bl	800b5a4 <malloc>
 800c9e2:	4602      	mov	r2, r0
 800c9e4:	f8cb 001c 	str.w	r0, [fp, #28]
 800c9e8:	b920      	cbnz	r0, 800c9f4 <_dtoa_r+0x34>
 800c9ea:	4ba7      	ldr	r3, [pc, #668]	@ (800cc88 <_dtoa_r+0x2c8>)
 800c9ec:	21ef      	movs	r1, #239	@ 0xef
 800c9ee:	48a7      	ldr	r0, [pc, #668]	@ (800cc8c <_dtoa_r+0x2cc>)
 800c9f0:	f002 faea 	bl	800efc8 <__assert_func>
 800c9f4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800c9f8:	6007      	str	r7, [r0, #0]
 800c9fa:	60c7      	str	r7, [r0, #12]
 800c9fc:	f8db 301c 	ldr.w	r3, [fp, #28]
 800ca00:	6819      	ldr	r1, [r3, #0]
 800ca02:	b159      	cbz	r1, 800ca1c <_dtoa_r+0x5c>
 800ca04:	685a      	ldr	r2, [r3, #4]
 800ca06:	604a      	str	r2, [r1, #4]
 800ca08:	2301      	movs	r3, #1
 800ca0a:	4093      	lsls	r3, r2
 800ca0c:	608b      	str	r3, [r1, #8]
 800ca0e:	4658      	mov	r0, fp
 800ca10:	f000 fe24 	bl	800d65c <_Bfree>
 800ca14:	f8db 301c 	ldr.w	r3, [fp, #28]
 800ca18:	2200      	movs	r2, #0
 800ca1a:	601a      	str	r2, [r3, #0]
 800ca1c:	1e2b      	subs	r3, r5, #0
 800ca1e:	bfb9      	ittee	lt
 800ca20:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800ca24:	9303      	strlt	r3, [sp, #12]
 800ca26:	2300      	movge	r3, #0
 800ca28:	6033      	strge	r3, [r6, #0]
 800ca2a:	9f03      	ldr	r7, [sp, #12]
 800ca2c:	4b98      	ldr	r3, [pc, #608]	@ (800cc90 <_dtoa_r+0x2d0>)
 800ca2e:	bfbc      	itt	lt
 800ca30:	2201      	movlt	r2, #1
 800ca32:	6032      	strlt	r2, [r6, #0]
 800ca34:	43bb      	bics	r3, r7
 800ca36:	d112      	bne.n	800ca5e <_dtoa_r+0x9e>
 800ca38:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800ca3a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800ca3e:	6013      	str	r3, [r2, #0]
 800ca40:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800ca44:	4323      	orrs	r3, r4
 800ca46:	f000 854d 	beq.w	800d4e4 <_dtoa_r+0xb24>
 800ca4a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800ca4c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800cca4 <_dtoa_r+0x2e4>
 800ca50:	2b00      	cmp	r3, #0
 800ca52:	f000 854f 	beq.w	800d4f4 <_dtoa_r+0xb34>
 800ca56:	f10a 0303 	add.w	r3, sl, #3
 800ca5a:	f000 bd49 	b.w	800d4f0 <_dtoa_r+0xb30>
 800ca5e:	ed9d 7b02 	vldr	d7, [sp, #8]
 800ca62:	2200      	movs	r2, #0
 800ca64:	ec51 0b17 	vmov	r0, r1, d7
 800ca68:	2300      	movs	r3, #0
 800ca6a:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800ca6e:	f7f4 f82b 	bl	8000ac8 <__aeabi_dcmpeq>
 800ca72:	4680      	mov	r8, r0
 800ca74:	b158      	cbz	r0, 800ca8e <_dtoa_r+0xce>
 800ca76:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800ca78:	2301      	movs	r3, #1
 800ca7a:	6013      	str	r3, [r2, #0]
 800ca7c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800ca7e:	b113      	cbz	r3, 800ca86 <_dtoa_r+0xc6>
 800ca80:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800ca82:	4b84      	ldr	r3, [pc, #528]	@ (800cc94 <_dtoa_r+0x2d4>)
 800ca84:	6013      	str	r3, [r2, #0]
 800ca86:	f8df a220 	ldr.w	sl, [pc, #544]	@ 800cca8 <_dtoa_r+0x2e8>
 800ca8a:	f000 bd33 	b.w	800d4f4 <_dtoa_r+0xb34>
 800ca8e:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800ca92:	aa16      	add	r2, sp, #88	@ 0x58
 800ca94:	a917      	add	r1, sp, #92	@ 0x5c
 800ca96:	4658      	mov	r0, fp
 800ca98:	f001 f984 	bl	800dda4 <__d2b>
 800ca9c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800caa0:	4681      	mov	r9, r0
 800caa2:	2e00      	cmp	r6, #0
 800caa4:	d077      	beq.n	800cb96 <_dtoa_r+0x1d6>
 800caa6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800caa8:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800caac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800cab0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800cab4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800cab8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800cabc:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800cac0:	4619      	mov	r1, r3
 800cac2:	2200      	movs	r2, #0
 800cac4:	4b74      	ldr	r3, [pc, #464]	@ (800cc98 <_dtoa_r+0x2d8>)
 800cac6:	f7f3 fbdf 	bl	8000288 <__aeabi_dsub>
 800caca:	a369      	add	r3, pc, #420	@ (adr r3, 800cc70 <_dtoa_r+0x2b0>)
 800cacc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cad0:	f7f3 fd92 	bl	80005f8 <__aeabi_dmul>
 800cad4:	a368      	add	r3, pc, #416	@ (adr r3, 800cc78 <_dtoa_r+0x2b8>)
 800cad6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cada:	f7f3 fbd7 	bl	800028c <__adddf3>
 800cade:	4604      	mov	r4, r0
 800cae0:	4630      	mov	r0, r6
 800cae2:	460d      	mov	r5, r1
 800cae4:	f7f3 fd1e 	bl	8000524 <__aeabi_i2d>
 800cae8:	a365      	add	r3, pc, #404	@ (adr r3, 800cc80 <_dtoa_r+0x2c0>)
 800caea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800caee:	f7f3 fd83 	bl	80005f8 <__aeabi_dmul>
 800caf2:	4602      	mov	r2, r0
 800caf4:	460b      	mov	r3, r1
 800caf6:	4620      	mov	r0, r4
 800caf8:	4629      	mov	r1, r5
 800cafa:	f7f3 fbc7 	bl	800028c <__adddf3>
 800cafe:	4604      	mov	r4, r0
 800cb00:	460d      	mov	r5, r1
 800cb02:	f7f4 f829 	bl	8000b58 <__aeabi_d2iz>
 800cb06:	2200      	movs	r2, #0
 800cb08:	4607      	mov	r7, r0
 800cb0a:	2300      	movs	r3, #0
 800cb0c:	4620      	mov	r0, r4
 800cb0e:	4629      	mov	r1, r5
 800cb10:	f7f3 ffe4 	bl	8000adc <__aeabi_dcmplt>
 800cb14:	b140      	cbz	r0, 800cb28 <_dtoa_r+0x168>
 800cb16:	4638      	mov	r0, r7
 800cb18:	f7f3 fd04 	bl	8000524 <__aeabi_i2d>
 800cb1c:	4622      	mov	r2, r4
 800cb1e:	462b      	mov	r3, r5
 800cb20:	f7f3 ffd2 	bl	8000ac8 <__aeabi_dcmpeq>
 800cb24:	b900      	cbnz	r0, 800cb28 <_dtoa_r+0x168>
 800cb26:	3f01      	subs	r7, #1
 800cb28:	2f16      	cmp	r7, #22
 800cb2a:	d851      	bhi.n	800cbd0 <_dtoa_r+0x210>
 800cb2c:	4b5b      	ldr	r3, [pc, #364]	@ (800cc9c <_dtoa_r+0x2dc>)
 800cb2e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800cb32:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb36:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800cb3a:	f7f3 ffcf 	bl	8000adc <__aeabi_dcmplt>
 800cb3e:	2800      	cmp	r0, #0
 800cb40:	d048      	beq.n	800cbd4 <_dtoa_r+0x214>
 800cb42:	3f01      	subs	r7, #1
 800cb44:	2300      	movs	r3, #0
 800cb46:	9312      	str	r3, [sp, #72]	@ 0x48
 800cb48:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800cb4a:	1b9b      	subs	r3, r3, r6
 800cb4c:	1e5a      	subs	r2, r3, #1
 800cb4e:	bf44      	itt	mi
 800cb50:	f1c3 0801 	rsbmi	r8, r3, #1
 800cb54:	2300      	movmi	r3, #0
 800cb56:	9208      	str	r2, [sp, #32]
 800cb58:	bf54      	ite	pl
 800cb5a:	f04f 0800 	movpl.w	r8, #0
 800cb5e:	9308      	strmi	r3, [sp, #32]
 800cb60:	2f00      	cmp	r7, #0
 800cb62:	db39      	blt.n	800cbd8 <_dtoa_r+0x218>
 800cb64:	9b08      	ldr	r3, [sp, #32]
 800cb66:	970f      	str	r7, [sp, #60]	@ 0x3c
 800cb68:	443b      	add	r3, r7
 800cb6a:	9308      	str	r3, [sp, #32]
 800cb6c:	2300      	movs	r3, #0
 800cb6e:	930a      	str	r3, [sp, #40]	@ 0x28
 800cb70:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cb72:	2b09      	cmp	r3, #9
 800cb74:	d864      	bhi.n	800cc40 <_dtoa_r+0x280>
 800cb76:	2b05      	cmp	r3, #5
 800cb78:	bfc4      	itt	gt
 800cb7a:	3b04      	subgt	r3, #4
 800cb7c:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800cb7e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cb80:	f1a3 0302 	sub.w	r3, r3, #2
 800cb84:	bfcc      	ite	gt
 800cb86:	2400      	movgt	r4, #0
 800cb88:	2401      	movle	r4, #1
 800cb8a:	2b03      	cmp	r3, #3
 800cb8c:	d863      	bhi.n	800cc56 <_dtoa_r+0x296>
 800cb8e:	e8df f003 	tbb	[pc, r3]
 800cb92:	372a      	.short	0x372a
 800cb94:	5535      	.short	0x5535
 800cb96:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800cb9a:	441e      	add	r6, r3
 800cb9c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800cba0:	2b20      	cmp	r3, #32
 800cba2:	bfc1      	itttt	gt
 800cba4:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800cba8:	409f      	lslgt	r7, r3
 800cbaa:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800cbae:	fa24 f303 	lsrgt.w	r3, r4, r3
 800cbb2:	bfd6      	itet	le
 800cbb4:	f1c3 0320 	rsble	r3, r3, #32
 800cbb8:	ea47 0003 	orrgt.w	r0, r7, r3
 800cbbc:	fa04 f003 	lslle.w	r0, r4, r3
 800cbc0:	f7f3 fca0 	bl	8000504 <__aeabi_ui2d>
 800cbc4:	2201      	movs	r2, #1
 800cbc6:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800cbca:	3e01      	subs	r6, #1
 800cbcc:	9214      	str	r2, [sp, #80]	@ 0x50
 800cbce:	e777      	b.n	800cac0 <_dtoa_r+0x100>
 800cbd0:	2301      	movs	r3, #1
 800cbd2:	e7b8      	b.n	800cb46 <_dtoa_r+0x186>
 800cbd4:	9012      	str	r0, [sp, #72]	@ 0x48
 800cbd6:	e7b7      	b.n	800cb48 <_dtoa_r+0x188>
 800cbd8:	427b      	negs	r3, r7
 800cbda:	930a      	str	r3, [sp, #40]	@ 0x28
 800cbdc:	2300      	movs	r3, #0
 800cbde:	eba8 0807 	sub.w	r8, r8, r7
 800cbe2:	930f      	str	r3, [sp, #60]	@ 0x3c
 800cbe4:	e7c4      	b.n	800cb70 <_dtoa_r+0x1b0>
 800cbe6:	2300      	movs	r3, #0
 800cbe8:	930b      	str	r3, [sp, #44]	@ 0x2c
 800cbea:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cbec:	2b00      	cmp	r3, #0
 800cbee:	dc35      	bgt.n	800cc5c <_dtoa_r+0x29c>
 800cbf0:	2301      	movs	r3, #1
 800cbf2:	9300      	str	r3, [sp, #0]
 800cbf4:	9307      	str	r3, [sp, #28]
 800cbf6:	461a      	mov	r2, r3
 800cbf8:	920e      	str	r2, [sp, #56]	@ 0x38
 800cbfa:	e00b      	b.n	800cc14 <_dtoa_r+0x254>
 800cbfc:	2301      	movs	r3, #1
 800cbfe:	e7f3      	b.n	800cbe8 <_dtoa_r+0x228>
 800cc00:	2300      	movs	r3, #0
 800cc02:	930b      	str	r3, [sp, #44]	@ 0x2c
 800cc04:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cc06:	18fb      	adds	r3, r7, r3
 800cc08:	9300      	str	r3, [sp, #0]
 800cc0a:	3301      	adds	r3, #1
 800cc0c:	2b01      	cmp	r3, #1
 800cc0e:	9307      	str	r3, [sp, #28]
 800cc10:	bfb8      	it	lt
 800cc12:	2301      	movlt	r3, #1
 800cc14:	f8db 001c 	ldr.w	r0, [fp, #28]
 800cc18:	2100      	movs	r1, #0
 800cc1a:	2204      	movs	r2, #4
 800cc1c:	f102 0514 	add.w	r5, r2, #20
 800cc20:	429d      	cmp	r5, r3
 800cc22:	d91f      	bls.n	800cc64 <_dtoa_r+0x2a4>
 800cc24:	6041      	str	r1, [r0, #4]
 800cc26:	4658      	mov	r0, fp
 800cc28:	f000 fcd8 	bl	800d5dc <_Balloc>
 800cc2c:	4682      	mov	sl, r0
 800cc2e:	2800      	cmp	r0, #0
 800cc30:	d13c      	bne.n	800ccac <_dtoa_r+0x2ec>
 800cc32:	4b1b      	ldr	r3, [pc, #108]	@ (800cca0 <_dtoa_r+0x2e0>)
 800cc34:	4602      	mov	r2, r0
 800cc36:	f240 11af 	movw	r1, #431	@ 0x1af
 800cc3a:	e6d8      	b.n	800c9ee <_dtoa_r+0x2e>
 800cc3c:	2301      	movs	r3, #1
 800cc3e:	e7e0      	b.n	800cc02 <_dtoa_r+0x242>
 800cc40:	2401      	movs	r4, #1
 800cc42:	2300      	movs	r3, #0
 800cc44:	9309      	str	r3, [sp, #36]	@ 0x24
 800cc46:	940b      	str	r4, [sp, #44]	@ 0x2c
 800cc48:	f04f 33ff 	mov.w	r3, #4294967295
 800cc4c:	9300      	str	r3, [sp, #0]
 800cc4e:	9307      	str	r3, [sp, #28]
 800cc50:	2200      	movs	r2, #0
 800cc52:	2312      	movs	r3, #18
 800cc54:	e7d0      	b.n	800cbf8 <_dtoa_r+0x238>
 800cc56:	2301      	movs	r3, #1
 800cc58:	930b      	str	r3, [sp, #44]	@ 0x2c
 800cc5a:	e7f5      	b.n	800cc48 <_dtoa_r+0x288>
 800cc5c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cc5e:	9300      	str	r3, [sp, #0]
 800cc60:	9307      	str	r3, [sp, #28]
 800cc62:	e7d7      	b.n	800cc14 <_dtoa_r+0x254>
 800cc64:	3101      	adds	r1, #1
 800cc66:	0052      	lsls	r2, r2, #1
 800cc68:	e7d8      	b.n	800cc1c <_dtoa_r+0x25c>
 800cc6a:	bf00      	nop
 800cc6c:	f3af 8000 	nop.w
 800cc70:	636f4361 	.word	0x636f4361
 800cc74:	3fd287a7 	.word	0x3fd287a7
 800cc78:	8b60c8b3 	.word	0x8b60c8b3
 800cc7c:	3fc68a28 	.word	0x3fc68a28
 800cc80:	509f79fb 	.word	0x509f79fb
 800cc84:	3fd34413 	.word	0x3fd34413
 800cc88:	080109b3 	.word	0x080109b3
 800cc8c:	080109ca 	.word	0x080109ca
 800cc90:	7ff00000 	.word	0x7ff00000
 800cc94:	0801097e 	.word	0x0801097e
 800cc98:	3ff80000 	.word	0x3ff80000
 800cc9c:	08010ac0 	.word	0x08010ac0
 800cca0:	08010a22 	.word	0x08010a22
 800cca4:	080109af 	.word	0x080109af
 800cca8:	0801097d 	.word	0x0801097d
 800ccac:	f8db 301c 	ldr.w	r3, [fp, #28]
 800ccb0:	6018      	str	r0, [r3, #0]
 800ccb2:	9b07      	ldr	r3, [sp, #28]
 800ccb4:	2b0e      	cmp	r3, #14
 800ccb6:	f200 80a4 	bhi.w	800ce02 <_dtoa_r+0x442>
 800ccba:	2c00      	cmp	r4, #0
 800ccbc:	f000 80a1 	beq.w	800ce02 <_dtoa_r+0x442>
 800ccc0:	2f00      	cmp	r7, #0
 800ccc2:	dd33      	ble.n	800cd2c <_dtoa_r+0x36c>
 800ccc4:	4bad      	ldr	r3, [pc, #692]	@ (800cf7c <_dtoa_r+0x5bc>)
 800ccc6:	f007 020f 	and.w	r2, r7, #15
 800ccca:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ccce:	ed93 7b00 	vldr	d7, [r3]
 800ccd2:	05f8      	lsls	r0, r7, #23
 800ccd4:	ed8d 7b04 	vstr	d7, [sp, #16]
 800ccd8:	ea4f 1427 	mov.w	r4, r7, asr #4
 800ccdc:	d516      	bpl.n	800cd0c <_dtoa_r+0x34c>
 800ccde:	4ba8      	ldr	r3, [pc, #672]	@ (800cf80 <_dtoa_r+0x5c0>)
 800cce0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800cce4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800cce8:	f7f3 fdb0 	bl	800084c <__aeabi_ddiv>
 800ccec:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ccf0:	f004 040f 	and.w	r4, r4, #15
 800ccf4:	2603      	movs	r6, #3
 800ccf6:	4da2      	ldr	r5, [pc, #648]	@ (800cf80 <_dtoa_r+0x5c0>)
 800ccf8:	b954      	cbnz	r4, 800cd10 <_dtoa_r+0x350>
 800ccfa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ccfe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cd02:	f7f3 fda3 	bl	800084c <__aeabi_ddiv>
 800cd06:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800cd0a:	e028      	b.n	800cd5e <_dtoa_r+0x39e>
 800cd0c:	2602      	movs	r6, #2
 800cd0e:	e7f2      	b.n	800ccf6 <_dtoa_r+0x336>
 800cd10:	07e1      	lsls	r1, r4, #31
 800cd12:	d508      	bpl.n	800cd26 <_dtoa_r+0x366>
 800cd14:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cd18:	e9d5 2300 	ldrd	r2, r3, [r5]
 800cd1c:	f7f3 fc6c 	bl	80005f8 <__aeabi_dmul>
 800cd20:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800cd24:	3601      	adds	r6, #1
 800cd26:	1064      	asrs	r4, r4, #1
 800cd28:	3508      	adds	r5, #8
 800cd2a:	e7e5      	b.n	800ccf8 <_dtoa_r+0x338>
 800cd2c:	f000 80d2 	beq.w	800ced4 <_dtoa_r+0x514>
 800cd30:	427c      	negs	r4, r7
 800cd32:	4b92      	ldr	r3, [pc, #584]	@ (800cf7c <_dtoa_r+0x5bc>)
 800cd34:	4d92      	ldr	r5, [pc, #584]	@ (800cf80 <_dtoa_r+0x5c0>)
 800cd36:	f004 020f 	and.w	r2, r4, #15
 800cd3a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800cd3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd42:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800cd46:	f7f3 fc57 	bl	80005f8 <__aeabi_dmul>
 800cd4a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800cd4e:	1124      	asrs	r4, r4, #4
 800cd50:	2300      	movs	r3, #0
 800cd52:	2602      	movs	r6, #2
 800cd54:	2c00      	cmp	r4, #0
 800cd56:	f040 80b2 	bne.w	800cebe <_dtoa_r+0x4fe>
 800cd5a:	2b00      	cmp	r3, #0
 800cd5c:	d1d3      	bne.n	800cd06 <_dtoa_r+0x346>
 800cd5e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800cd60:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800cd64:	2b00      	cmp	r3, #0
 800cd66:	f000 80b7 	beq.w	800ced8 <_dtoa_r+0x518>
 800cd6a:	4b86      	ldr	r3, [pc, #536]	@ (800cf84 <_dtoa_r+0x5c4>)
 800cd6c:	2200      	movs	r2, #0
 800cd6e:	4620      	mov	r0, r4
 800cd70:	4629      	mov	r1, r5
 800cd72:	f7f3 feb3 	bl	8000adc <__aeabi_dcmplt>
 800cd76:	2800      	cmp	r0, #0
 800cd78:	f000 80ae 	beq.w	800ced8 <_dtoa_r+0x518>
 800cd7c:	9b07      	ldr	r3, [sp, #28]
 800cd7e:	2b00      	cmp	r3, #0
 800cd80:	f000 80aa 	beq.w	800ced8 <_dtoa_r+0x518>
 800cd84:	9b00      	ldr	r3, [sp, #0]
 800cd86:	2b00      	cmp	r3, #0
 800cd88:	dd37      	ble.n	800cdfa <_dtoa_r+0x43a>
 800cd8a:	1e7b      	subs	r3, r7, #1
 800cd8c:	9304      	str	r3, [sp, #16]
 800cd8e:	4620      	mov	r0, r4
 800cd90:	4b7d      	ldr	r3, [pc, #500]	@ (800cf88 <_dtoa_r+0x5c8>)
 800cd92:	2200      	movs	r2, #0
 800cd94:	4629      	mov	r1, r5
 800cd96:	f7f3 fc2f 	bl	80005f8 <__aeabi_dmul>
 800cd9a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800cd9e:	9c00      	ldr	r4, [sp, #0]
 800cda0:	3601      	adds	r6, #1
 800cda2:	4630      	mov	r0, r6
 800cda4:	f7f3 fbbe 	bl	8000524 <__aeabi_i2d>
 800cda8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800cdac:	f7f3 fc24 	bl	80005f8 <__aeabi_dmul>
 800cdb0:	4b76      	ldr	r3, [pc, #472]	@ (800cf8c <_dtoa_r+0x5cc>)
 800cdb2:	2200      	movs	r2, #0
 800cdb4:	f7f3 fa6a 	bl	800028c <__adddf3>
 800cdb8:	4605      	mov	r5, r0
 800cdba:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800cdbe:	2c00      	cmp	r4, #0
 800cdc0:	f040 808d 	bne.w	800cede <_dtoa_r+0x51e>
 800cdc4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cdc8:	4b71      	ldr	r3, [pc, #452]	@ (800cf90 <_dtoa_r+0x5d0>)
 800cdca:	2200      	movs	r2, #0
 800cdcc:	f7f3 fa5c 	bl	8000288 <__aeabi_dsub>
 800cdd0:	4602      	mov	r2, r0
 800cdd2:	460b      	mov	r3, r1
 800cdd4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800cdd8:	462a      	mov	r2, r5
 800cdda:	4633      	mov	r3, r6
 800cddc:	f7f3 fe9c 	bl	8000b18 <__aeabi_dcmpgt>
 800cde0:	2800      	cmp	r0, #0
 800cde2:	f040 828b 	bne.w	800d2fc <_dtoa_r+0x93c>
 800cde6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cdea:	462a      	mov	r2, r5
 800cdec:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800cdf0:	f7f3 fe74 	bl	8000adc <__aeabi_dcmplt>
 800cdf4:	2800      	cmp	r0, #0
 800cdf6:	f040 8128 	bne.w	800d04a <_dtoa_r+0x68a>
 800cdfa:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800cdfe:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800ce02:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800ce04:	2b00      	cmp	r3, #0
 800ce06:	f2c0 815a 	blt.w	800d0be <_dtoa_r+0x6fe>
 800ce0a:	2f0e      	cmp	r7, #14
 800ce0c:	f300 8157 	bgt.w	800d0be <_dtoa_r+0x6fe>
 800ce10:	4b5a      	ldr	r3, [pc, #360]	@ (800cf7c <_dtoa_r+0x5bc>)
 800ce12:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800ce16:	ed93 7b00 	vldr	d7, [r3]
 800ce1a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ce1c:	2b00      	cmp	r3, #0
 800ce1e:	ed8d 7b00 	vstr	d7, [sp]
 800ce22:	da03      	bge.n	800ce2c <_dtoa_r+0x46c>
 800ce24:	9b07      	ldr	r3, [sp, #28]
 800ce26:	2b00      	cmp	r3, #0
 800ce28:	f340 8101 	ble.w	800d02e <_dtoa_r+0x66e>
 800ce2c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800ce30:	4656      	mov	r6, sl
 800ce32:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ce36:	4620      	mov	r0, r4
 800ce38:	4629      	mov	r1, r5
 800ce3a:	f7f3 fd07 	bl	800084c <__aeabi_ddiv>
 800ce3e:	f7f3 fe8b 	bl	8000b58 <__aeabi_d2iz>
 800ce42:	4680      	mov	r8, r0
 800ce44:	f7f3 fb6e 	bl	8000524 <__aeabi_i2d>
 800ce48:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ce4c:	f7f3 fbd4 	bl	80005f8 <__aeabi_dmul>
 800ce50:	4602      	mov	r2, r0
 800ce52:	460b      	mov	r3, r1
 800ce54:	4620      	mov	r0, r4
 800ce56:	4629      	mov	r1, r5
 800ce58:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800ce5c:	f7f3 fa14 	bl	8000288 <__aeabi_dsub>
 800ce60:	f806 4b01 	strb.w	r4, [r6], #1
 800ce64:	9d07      	ldr	r5, [sp, #28]
 800ce66:	eba6 040a 	sub.w	r4, r6, sl
 800ce6a:	42a5      	cmp	r5, r4
 800ce6c:	4602      	mov	r2, r0
 800ce6e:	460b      	mov	r3, r1
 800ce70:	f040 8117 	bne.w	800d0a2 <_dtoa_r+0x6e2>
 800ce74:	f7f3 fa0a 	bl	800028c <__adddf3>
 800ce78:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ce7c:	4604      	mov	r4, r0
 800ce7e:	460d      	mov	r5, r1
 800ce80:	f7f3 fe4a 	bl	8000b18 <__aeabi_dcmpgt>
 800ce84:	2800      	cmp	r0, #0
 800ce86:	f040 80f9 	bne.w	800d07c <_dtoa_r+0x6bc>
 800ce8a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ce8e:	4620      	mov	r0, r4
 800ce90:	4629      	mov	r1, r5
 800ce92:	f7f3 fe19 	bl	8000ac8 <__aeabi_dcmpeq>
 800ce96:	b118      	cbz	r0, 800cea0 <_dtoa_r+0x4e0>
 800ce98:	f018 0f01 	tst.w	r8, #1
 800ce9c:	f040 80ee 	bne.w	800d07c <_dtoa_r+0x6bc>
 800cea0:	4649      	mov	r1, r9
 800cea2:	4658      	mov	r0, fp
 800cea4:	f000 fbda 	bl	800d65c <_Bfree>
 800cea8:	2300      	movs	r3, #0
 800ceaa:	7033      	strb	r3, [r6, #0]
 800ceac:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800ceae:	3701      	adds	r7, #1
 800ceb0:	601f      	str	r7, [r3, #0]
 800ceb2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800ceb4:	2b00      	cmp	r3, #0
 800ceb6:	f000 831d 	beq.w	800d4f4 <_dtoa_r+0xb34>
 800ceba:	601e      	str	r6, [r3, #0]
 800cebc:	e31a      	b.n	800d4f4 <_dtoa_r+0xb34>
 800cebe:	07e2      	lsls	r2, r4, #31
 800cec0:	d505      	bpl.n	800cece <_dtoa_r+0x50e>
 800cec2:	e9d5 2300 	ldrd	r2, r3, [r5]
 800cec6:	f7f3 fb97 	bl	80005f8 <__aeabi_dmul>
 800ceca:	3601      	adds	r6, #1
 800cecc:	2301      	movs	r3, #1
 800cece:	1064      	asrs	r4, r4, #1
 800ced0:	3508      	adds	r5, #8
 800ced2:	e73f      	b.n	800cd54 <_dtoa_r+0x394>
 800ced4:	2602      	movs	r6, #2
 800ced6:	e742      	b.n	800cd5e <_dtoa_r+0x39e>
 800ced8:	9c07      	ldr	r4, [sp, #28]
 800ceda:	9704      	str	r7, [sp, #16]
 800cedc:	e761      	b.n	800cda2 <_dtoa_r+0x3e2>
 800cede:	4b27      	ldr	r3, [pc, #156]	@ (800cf7c <_dtoa_r+0x5bc>)
 800cee0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800cee2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800cee6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800ceea:	4454      	add	r4, sl
 800ceec:	2900      	cmp	r1, #0
 800ceee:	d053      	beq.n	800cf98 <_dtoa_r+0x5d8>
 800cef0:	4928      	ldr	r1, [pc, #160]	@ (800cf94 <_dtoa_r+0x5d4>)
 800cef2:	2000      	movs	r0, #0
 800cef4:	f7f3 fcaa 	bl	800084c <__aeabi_ddiv>
 800cef8:	4633      	mov	r3, r6
 800cefa:	462a      	mov	r2, r5
 800cefc:	f7f3 f9c4 	bl	8000288 <__aeabi_dsub>
 800cf00:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800cf04:	4656      	mov	r6, sl
 800cf06:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cf0a:	f7f3 fe25 	bl	8000b58 <__aeabi_d2iz>
 800cf0e:	4605      	mov	r5, r0
 800cf10:	f7f3 fb08 	bl	8000524 <__aeabi_i2d>
 800cf14:	4602      	mov	r2, r0
 800cf16:	460b      	mov	r3, r1
 800cf18:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cf1c:	f7f3 f9b4 	bl	8000288 <__aeabi_dsub>
 800cf20:	3530      	adds	r5, #48	@ 0x30
 800cf22:	4602      	mov	r2, r0
 800cf24:	460b      	mov	r3, r1
 800cf26:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800cf2a:	f806 5b01 	strb.w	r5, [r6], #1
 800cf2e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800cf32:	f7f3 fdd3 	bl	8000adc <__aeabi_dcmplt>
 800cf36:	2800      	cmp	r0, #0
 800cf38:	d171      	bne.n	800d01e <_dtoa_r+0x65e>
 800cf3a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800cf3e:	4911      	ldr	r1, [pc, #68]	@ (800cf84 <_dtoa_r+0x5c4>)
 800cf40:	2000      	movs	r0, #0
 800cf42:	f7f3 f9a1 	bl	8000288 <__aeabi_dsub>
 800cf46:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800cf4a:	f7f3 fdc7 	bl	8000adc <__aeabi_dcmplt>
 800cf4e:	2800      	cmp	r0, #0
 800cf50:	f040 8095 	bne.w	800d07e <_dtoa_r+0x6be>
 800cf54:	42a6      	cmp	r6, r4
 800cf56:	f43f af50 	beq.w	800cdfa <_dtoa_r+0x43a>
 800cf5a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800cf5e:	4b0a      	ldr	r3, [pc, #40]	@ (800cf88 <_dtoa_r+0x5c8>)
 800cf60:	2200      	movs	r2, #0
 800cf62:	f7f3 fb49 	bl	80005f8 <__aeabi_dmul>
 800cf66:	4b08      	ldr	r3, [pc, #32]	@ (800cf88 <_dtoa_r+0x5c8>)
 800cf68:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800cf6c:	2200      	movs	r2, #0
 800cf6e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cf72:	f7f3 fb41 	bl	80005f8 <__aeabi_dmul>
 800cf76:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800cf7a:	e7c4      	b.n	800cf06 <_dtoa_r+0x546>
 800cf7c:	08010ac0 	.word	0x08010ac0
 800cf80:	08010a98 	.word	0x08010a98
 800cf84:	3ff00000 	.word	0x3ff00000
 800cf88:	40240000 	.word	0x40240000
 800cf8c:	401c0000 	.word	0x401c0000
 800cf90:	40140000 	.word	0x40140000
 800cf94:	3fe00000 	.word	0x3fe00000
 800cf98:	4631      	mov	r1, r6
 800cf9a:	4628      	mov	r0, r5
 800cf9c:	f7f3 fb2c 	bl	80005f8 <__aeabi_dmul>
 800cfa0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800cfa4:	9415      	str	r4, [sp, #84]	@ 0x54
 800cfa6:	4656      	mov	r6, sl
 800cfa8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cfac:	f7f3 fdd4 	bl	8000b58 <__aeabi_d2iz>
 800cfb0:	4605      	mov	r5, r0
 800cfb2:	f7f3 fab7 	bl	8000524 <__aeabi_i2d>
 800cfb6:	4602      	mov	r2, r0
 800cfb8:	460b      	mov	r3, r1
 800cfba:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cfbe:	f7f3 f963 	bl	8000288 <__aeabi_dsub>
 800cfc2:	3530      	adds	r5, #48	@ 0x30
 800cfc4:	f806 5b01 	strb.w	r5, [r6], #1
 800cfc8:	4602      	mov	r2, r0
 800cfca:	460b      	mov	r3, r1
 800cfcc:	42a6      	cmp	r6, r4
 800cfce:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800cfd2:	f04f 0200 	mov.w	r2, #0
 800cfd6:	d124      	bne.n	800d022 <_dtoa_r+0x662>
 800cfd8:	4bac      	ldr	r3, [pc, #688]	@ (800d28c <_dtoa_r+0x8cc>)
 800cfda:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800cfde:	f7f3 f955 	bl	800028c <__adddf3>
 800cfe2:	4602      	mov	r2, r0
 800cfe4:	460b      	mov	r3, r1
 800cfe6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cfea:	f7f3 fd95 	bl	8000b18 <__aeabi_dcmpgt>
 800cfee:	2800      	cmp	r0, #0
 800cff0:	d145      	bne.n	800d07e <_dtoa_r+0x6be>
 800cff2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800cff6:	49a5      	ldr	r1, [pc, #660]	@ (800d28c <_dtoa_r+0x8cc>)
 800cff8:	2000      	movs	r0, #0
 800cffa:	f7f3 f945 	bl	8000288 <__aeabi_dsub>
 800cffe:	4602      	mov	r2, r0
 800d000:	460b      	mov	r3, r1
 800d002:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d006:	f7f3 fd69 	bl	8000adc <__aeabi_dcmplt>
 800d00a:	2800      	cmp	r0, #0
 800d00c:	f43f aef5 	beq.w	800cdfa <_dtoa_r+0x43a>
 800d010:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800d012:	1e73      	subs	r3, r6, #1
 800d014:	9315      	str	r3, [sp, #84]	@ 0x54
 800d016:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800d01a:	2b30      	cmp	r3, #48	@ 0x30
 800d01c:	d0f8      	beq.n	800d010 <_dtoa_r+0x650>
 800d01e:	9f04      	ldr	r7, [sp, #16]
 800d020:	e73e      	b.n	800cea0 <_dtoa_r+0x4e0>
 800d022:	4b9b      	ldr	r3, [pc, #620]	@ (800d290 <_dtoa_r+0x8d0>)
 800d024:	f7f3 fae8 	bl	80005f8 <__aeabi_dmul>
 800d028:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d02c:	e7bc      	b.n	800cfa8 <_dtoa_r+0x5e8>
 800d02e:	d10c      	bne.n	800d04a <_dtoa_r+0x68a>
 800d030:	4b98      	ldr	r3, [pc, #608]	@ (800d294 <_dtoa_r+0x8d4>)
 800d032:	2200      	movs	r2, #0
 800d034:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d038:	f7f3 fade 	bl	80005f8 <__aeabi_dmul>
 800d03c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d040:	f7f3 fd60 	bl	8000b04 <__aeabi_dcmpge>
 800d044:	2800      	cmp	r0, #0
 800d046:	f000 8157 	beq.w	800d2f8 <_dtoa_r+0x938>
 800d04a:	2400      	movs	r4, #0
 800d04c:	4625      	mov	r5, r4
 800d04e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d050:	43db      	mvns	r3, r3
 800d052:	9304      	str	r3, [sp, #16]
 800d054:	4656      	mov	r6, sl
 800d056:	2700      	movs	r7, #0
 800d058:	4621      	mov	r1, r4
 800d05a:	4658      	mov	r0, fp
 800d05c:	f000 fafe 	bl	800d65c <_Bfree>
 800d060:	2d00      	cmp	r5, #0
 800d062:	d0dc      	beq.n	800d01e <_dtoa_r+0x65e>
 800d064:	b12f      	cbz	r7, 800d072 <_dtoa_r+0x6b2>
 800d066:	42af      	cmp	r7, r5
 800d068:	d003      	beq.n	800d072 <_dtoa_r+0x6b2>
 800d06a:	4639      	mov	r1, r7
 800d06c:	4658      	mov	r0, fp
 800d06e:	f000 faf5 	bl	800d65c <_Bfree>
 800d072:	4629      	mov	r1, r5
 800d074:	4658      	mov	r0, fp
 800d076:	f000 faf1 	bl	800d65c <_Bfree>
 800d07a:	e7d0      	b.n	800d01e <_dtoa_r+0x65e>
 800d07c:	9704      	str	r7, [sp, #16]
 800d07e:	4633      	mov	r3, r6
 800d080:	461e      	mov	r6, r3
 800d082:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d086:	2a39      	cmp	r2, #57	@ 0x39
 800d088:	d107      	bne.n	800d09a <_dtoa_r+0x6da>
 800d08a:	459a      	cmp	sl, r3
 800d08c:	d1f8      	bne.n	800d080 <_dtoa_r+0x6c0>
 800d08e:	9a04      	ldr	r2, [sp, #16]
 800d090:	3201      	adds	r2, #1
 800d092:	9204      	str	r2, [sp, #16]
 800d094:	2230      	movs	r2, #48	@ 0x30
 800d096:	f88a 2000 	strb.w	r2, [sl]
 800d09a:	781a      	ldrb	r2, [r3, #0]
 800d09c:	3201      	adds	r2, #1
 800d09e:	701a      	strb	r2, [r3, #0]
 800d0a0:	e7bd      	b.n	800d01e <_dtoa_r+0x65e>
 800d0a2:	4b7b      	ldr	r3, [pc, #492]	@ (800d290 <_dtoa_r+0x8d0>)
 800d0a4:	2200      	movs	r2, #0
 800d0a6:	f7f3 faa7 	bl	80005f8 <__aeabi_dmul>
 800d0aa:	2200      	movs	r2, #0
 800d0ac:	2300      	movs	r3, #0
 800d0ae:	4604      	mov	r4, r0
 800d0b0:	460d      	mov	r5, r1
 800d0b2:	f7f3 fd09 	bl	8000ac8 <__aeabi_dcmpeq>
 800d0b6:	2800      	cmp	r0, #0
 800d0b8:	f43f aebb 	beq.w	800ce32 <_dtoa_r+0x472>
 800d0bc:	e6f0      	b.n	800cea0 <_dtoa_r+0x4e0>
 800d0be:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800d0c0:	2a00      	cmp	r2, #0
 800d0c2:	f000 80db 	beq.w	800d27c <_dtoa_r+0x8bc>
 800d0c6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d0c8:	2a01      	cmp	r2, #1
 800d0ca:	f300 80bf 	bgt.w	800d24c <_dtoa_r+0x88c>
 800d0ce:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800d0d0:	2a00      	cmp	r2, #0
 800d0d2:	f000 80b7 	beq.w	800d244 <_dtoa_r+0x884>
 800d0d6:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800d0da:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800d0dc:	4646      	mov	r6, r8
 800d0de:	9a08      	ldr	r2, [sp, #32]
 800d0e0:	2101      	movs	r1, #1
 800d0e2:	441a      	add	r2, r3
 800d0e4:	4658      	mov	r0, fp
 800d0e6:	4498      	add	r8, r3
 800d0e8:	9208      	str	r2, [sp, #32]
 800d0ea:	f000 fbb5 	bl	800d858 <__i2b>
 800d0ee:	4605      	mov	r5, r0
 800d0f0:	b15e      	cbz	r6, 800d10a <_dtoa_r+0x74a>
 800d0f2:	9b08      	ldr	r3, [sp, #32]
 800d0f4:	2b00      	cmp	r3, #0
 800d0f6:	dd08      	ble.n	800d10a <_dtoa_r+0x74a>
 800d0f8:	42b3      	cmp	r3, r6
 800d0fa:	9a08      	ldr	r2, [sp, #32]
 800d0fc:	bfa8      	it	ge
 800d0fe:	4633      	movge	r3, r6
 800d100:	eba8 0803 	sub.w	r8, r8, r3
 800d104:	1af6      	subs	r6, r6, r3
 800d106:	1ad3      	subs	r3, r2, r3
 800d108:	9308      	str	r3, [sp, #32]
 800d10a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d10c:	b1f3      	cbz	r3, 800d14c <_dtoa_r+0x78c>
 800d10e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d110:	2b00      	cmp	r3, #0
 800d112:	f000 80b7 	beq.w	800d284 <_dtoa_r+0x8c4>
 800d116:	b18c      	cbz	r4, 800d13c <_dtoa_r+0x77c>
 800d118:	4629      	mov	r1, r5
 800d11a:	4622      	mov	r2, r4
 800d11c:	4658      	mov	r0, fp
 800d11e:	f000 fc5b 	bl	800d9d8 <__pow5mult>
 800d122:	464a      	mov	r2, r9
 800d124:	4601      	mov	r1, r0
 800d126:	4605      	mov	r5, r0
 800d128:	4658      	mov	r0, fp
 800d12a:	f000 fbab 	bl	800d884 <__multiply>
 800d12e:	4649      	mov	r1, r9
 800d130:	9004      	str	r0, [sp, #16]
 800d132:	4658      	mov	r0, fp
 800d134:	f000 fa92 	bl	800d65c <_Bfree>
 800d138:	9b04      	ldr	r3, [sp, #16]
 800d13a:	4699      	mov	r9, r3
 800d13c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d13e:	1b1a      	subs	r2, r3, r4
 800d140:	d004      	beq.n	800d14c <_dtoa_r+0x78c>
 800d142:	4649      	mov	r1, r9
 800d144:	4658      	mov	r0, fp
 800d146:	f000 fc47 	bl	800d9d8 <__pow5mult>
 800d14a:	4681      	mov	r9, r0
 800d14c:	2101      	movs	r1, #1
 800d14e:	4658      	mov	r0, fp
 800d150:	f000 fb82 	bl	800d858 <__i2b>
 800d154:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d156:	4604      	mov	r4, r0
 800d158:	2b00      	cmp	r3, #0
 800d15a:	f000 81cf 	beq.w	800d4fc <_dtoa_r+0xb3c>
 800d15e:	461a      	mov	r2, r3
 800d160:	4601      	mov	r1, r0
 800d162:	4658      	mov	r0, fp
 800d164:	f000 fc38 	bl	800d9d8 <__pow5mult>
 800d168:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d16a:	2b01      	cmp	r3, #1
 800d16c:	4604      	mov	r4, r0
 800d16e:	f300 8095 	bgt.w	800d29c <_dtoa_r+0x8dc>
 800d172:	9b02      	ldr	r3, [sp, #8]
 800d174:	2b00      	cmp	r3, #0
 800d176:	f040 8087 	bne.w	800d288 <_dtoa_r+0x8c8>
 800d17a:	9b03      	ldr	r3, [sp, #12]
 800d17c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d180:	2b00      	cmp	r3, #0
 800d182:	f040 8089 	bne.w	800d298 <_dtoa_r+0x8d8>
 800d186:	9b03      	ldr	r3, [sp, #12]
 800d188:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800d18c:	0d1b      	lsrs	r3, r3, #20
 800d18e:	051b      	lsls	r3, r3, #20
 800d190:	b12b      	cbz	r3, 800d19e <_dtoa_r+0x7de>
 800d192:	9b08      	ldr	r3, [sp, #32]
 800d194:	3301      	adds	r3, #1
 800d196:	9308      	str	r3, [sp, #32]
 800d198:	f108 0801 	add.w	r8, r8, #1
 800d19c:	2301      	movs	r3, #1
 800d19e:	930a      	str	r3, [sp, #40]	@ 0x28
 800d1a0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d1a2:	2b00      	cmp	r3, #0
 800d1a4:	f000 81b0 	beq.w	800d508 <_dtoa_r+0xb48>
 800d1a8:	6923      	ldr	r3, [r4, #16]
 800d1aa:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800d1ae:	6918      	ldr	r0, [r3, #16]
 800d1b0:	f000 fb06 	bl	800d7c0 <__hi0bits>
 800d1b4:	f1c0 0020 	rsb	r0, r0, #32
 800d1b8:	9b08      	ldr	r3, [sp, #32]
 800d1ba:	4418      	add	r0, r3
 800d1bc:	f010 001f 	ands.w	r0, r0, #31
 800d1c0:	d077      	beq.n	800d2b2 <_dtoa_r+0x8f2>
 800d1c2:	f1c0 0320 	rsb	r3, r0, #32
 800d1c6:	2b04      	cmp	r3, #4
 800d1c8:	dd6b      	ble.n	800d2a2 <_dtoa_r+0x8e2>
 800d1ca:	9b08      	ldr	r3, [sp, #32]
 800d1cc:	f1c0 001c 	rsb	r0, r0, #28
 800d1d0:	4403      	add	r3, r0
 800d1d2:	4480      	add	r8, r0
 800d1d4:	4406      	add	r6, r0
 800d1d6:	9308      	str	r3, [sp, #32]
 800d1d8:	f1b8 0f00 	cmp.w	r8, #0
 800d1dc:	dd05      	ble.n	800d1ea <_dtoa_r+0x82a>
 800d1de:	4649      	mov	r1, r9
 800d1e0:	4642      	mov	r2, r8
 800d1e2:	4658      	mov	r0, fp
 800d1e4:	f000 fc52 	bl	800da8c <__lshift>
 800d1e8:	4681      	mov	r9, r0
 800d1ea:	9b08      	ldr	r3, [sp, #32]
 800d1ec:	2b00      	cmp	r3, #0
 800d1ee:	dd05      	ble.n	800d1fc <_dtoa_r+0x83c>
 800d1f0:	4621      	mov	r1, r4
 800d1f2:	461a      	mov	r2, r3
 800d1f4:	4658      	mov	r0, fp
 800d1f6:	f000 fc49 	bl	800da8c <__lshift>
 800d1fa:	4604      	mov	r4, r0
 800d1fc:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800d1fe:	2b00      	cmp	r3, #0
 800d200:	d059      	beq.n	800d2b6 <_dtoa_r+0x8f6>
 800d202:	4621      	mov	r1, r4
 800d204:	4648      	mov	r0, r9
 800d206:	f000 fcad 	bl	800db64 <__mcmp>
 800d20a:	2800      	cmp	r0, #0
 800d20c:	da53      	bge.n	800d2b6 <_dtoa_r+0x8f6>
 800d20e:	1e7b      	subs	r3, r7, #1
 800d210:	9304      	str	r3, [sp, #16]
 800d212:	4649      	mov	r1, r9
 800d214:	2300      	movs	r3, #0
 800d216:	220a      	movs	r2, #10
 800d218:	4658      	mov	r0, fp
 800d21a:	f000 fa41 	bl	800d6a0 <__multadd>
 800d21e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d220:	4681      	mov	r9, r0
 800d222:	2b00      	cmp	r3, #0
 800d224:	f000 8172 	beq.w	800d50c <_dtoa_r+0xb4c>
 800d228:	2300      	movs	r3, #0
 800d22a:	4629      	mov	r1, r5
 800d22c:	220a      	movs	r2, #10
 800d22e:	4658      	mov	r0, fp
 800d230:	f000 fa36 	bl	800d6a0 <__multadd>
 800d234:	9b00      	ldr	r3, [sp, #0]
 800d236:	2b00      	cmp	r3, #0
 800d238:	4605      	mov	r5, r0
 800d23a:	dc67      	bgt.n	800d30c <_dtoa_r+0x94c>
 800d23c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d23e:	2b02      	cmp	r3, #2
 800d240:	dc41      	bgt.n	800d2c6 <_dtoa_r+0x906>
 800d242:	e063      	b.n	800d30c <_dtoa_r+0x94c>
 800d244:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800d246:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800d24a:	e746      	b.n	800d0da <_dtoa_r+0x71a>
 800d24c:	9b07      	ldr	r3, [sp, #28]
 800d24e:	1e5c      	subs	r4, r3, #1
 800d250:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d252:	42a3      	cmp	r3, r4
 800d254:	bfbf      	itttt	lt
 800d256:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800d258:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800d25a:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800d25c:	1ae3      	sublt	r3, r4, r3
 800d25e:	bfb4      	ite	lt
 800d260:	18d2      	addlt	r2, r2, r3
 800d262:	1b1c      	subge	r4, r3, r4
 800d264:	9b07      	ldr	r3, [sp, #28]
 800d266:	bfbc      	itt	lt
 800d268:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800d26a:	2400      	movlt	r4, #0
 800d26c:	2b00      	cmp	r3, #0
 800d26e:	bfb5      	itete	lt
 800d270:	eba8 0603 	sublt.w	r6, r8, r3
 800d274:	9b07      	ldrge	r3, [sp, #28]
 800d276:	2300      	movlt	r3, #0
 800d278:	4646      	movge	r6, r8
 800d27a:	e730      	b.n	800d0de <_dtoa_r+0x71e>
 800d27c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800d27e:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800d280:	4646      	mov	r6, r8
 800d282:	e735      	b.n	800d0f0 <_dtoa_r+0x730>
 800d284:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800d286:	e75c      	b.n	800d142 <_dtoa_r+0x782>
 800d288:	2300      	movs	r3, #0
 800d28a:	e788      	b.n	800d19e <_dtoa_r+0x7de>
 800d28c:	3fe00000 	.word	0x3fe00000
 800d290:	40240000 	.word	0x40240000
 800d294:	40140000 	.word	0x40140000
 800d298:	9b02      	ldr	r3, [sp, #8]
 800d29a:	e780      	b.n	800d19e <_dtoa_r+0x7de>
 800d29c:	2300      	movs	r3, #0
 800d29e:	930a      	str	r3, [sp, #40]	@ 0x28
 800d2a0:	e782      	b.n	800d1a8 <_dtoa_r+0x7e8>
 800d2a2:	d099      	beq.n	800d1d8 <_dtoa_r+0x818>
 800d2a4:	9a08      	ldr	r2, [sp, #32]
 800d2a6:	331c      	adds	r3, #28
 800d2a8:	441a      	add	r2, r3
 800d2aa:	4498      	add	r8, r3
 800d2ac:	441e      	add	r6, r3
 800d2ae:	9208      	str	r2, [sp, #32]
 800d2b0:	e792      	b.n	800d1d8 <_dtoa_r+0x818>
 800d2b2:	4603      	mov	r3, r0
 800d2b4:	e7f6      	b.n	800d2a4 <_dtoa_r+0x8e4>
 800d2b6:	9b07      	ldr	r3, [sp, #28]
 800d2b8:	9704      	str	r7, [sp, #16]
 800d2ba:	2b00      	cmp	r3, #0
 800d2bc:	dc20      	bgt.n	800d300 <_dtoa_r+0x940>
 800d2be:	9300      	str	r3, [sp, #0]
 800d2c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d2c2:	2b02      	cmp	r3, #2
 800d2c4:	dd1e      	ble.n	800d304 <_dtoa_r+0x944>
 800d2c6:	9b00      	ldr	r3, [sp, #0]
 800d2c8:	2b00      	cmp	r3, #0
 800d2ca:	f47f aec0 	bne.w	800d04e <_dtoa_r+0x68e>
 800d2ce:	4621      	mov	r1, r4
 800d2d0:	2205      	movs	r2, #5
 800d2d2:	4658      	mov	r0, fp
 800d2d4:	f000 f9e4 	bl	800d6a0 <__multadd>
 800d2d8:	4601      	mov	r1, r0
 800d2da:	4604      	mov	r4, r0
 800d2dc:	4648      	mov	r0, r9
 800d2de:	f000 fc41 	bl	800db64 <__mcmp>
 800d2e2:	2800      	cmp	r0, #0
 800d2e4:	f77f aeb3 	ble.w	800d04e <_dtoa_r+0x68e>
 800d2e8:	4656      	mov	r6, sl
 800d2ea:	2331      	movs	r3, #49	@ 0x31
 800d2ec:	f806 3b01 	strb.w	r3, [r6], #1
 800d2f0:	9b04      	ldr	r3, [sp, #16]
 800d2f2:	3301      	adds	r3, #1
 800d2f4:	9304      	str	r3, [sp, #16]
 800d2f6:	e6ae      	b.n	800d056 <_dtoa_r+0x696>
 800d2f8:	9c07      	ldr	r4, [sp, #28]
 800d2fa:	9704      	str	r7, [sp, #16]
 800d2fc:	4625      	mov	r5, r4
 800d2fe:	e7f3      	b.n	800d2e8 <_dtoa_r+0x928>
 800d300:	9b07      	ldr	r3, [sp, #28]
 800d302:	9300      	str	r3, [sp, #0]
 800d304:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d306:	2b00      	cmp	r3, #0
 800d308:	f000 8104 	beq.w	800d514 <_dtoa_r+0xb54>
 800d30c:	2e00      	cmp	r6, #0
 800d30e:	dd05      	ble.n	800d31c <_dtoa_r+0x95c>
 800d310:	4629      	mov	r1, r5
 800d312:	4632      	mov	r2, r6
 800d314:	4658      	mov	r0, fp
 800d316:	f000 fbb9 	bl	800da8c <__lshift>
 800d31a:	4605      	mov	r5, r0
 800d31c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d31e:	2b00      	cmp	r3, #0
 800d320:	d05a      	beq.n	800d3d8 <_dtoa_r+0xa18>
 800d322:	6869      	ldr	r1, [r5, #4]
 800d324:	4658      	mov	r0, fp
 800d326:	f000 f959 	bl	800d5dc <_Balloc>
 800d32a:	4606      	mov	r6, r0
 800d32c:	b928      	cbnz	r0, 800d33a <_dtoa_r+0x97a>
 800d32e:	4b84      	ldr	r3, [pc, #528]	@ (800d540 <_dtoa_r+0xb80>)
 800d330:	4602      	mov	r2, r0
 800d332:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800d336:	f7ff bb5a 	b.w	800c9ee <_dtoa_r+0x2e>
 800d33a:	692a      	ldr	r2, [r5, #16]
 800d33c:	3202      	adds	r2, #2
 800d33e:	0092      	lsls	r2, r2, #2
 800d340:	f105 010c 	add.w	r1, r5, #12
 800d344:	300c      	adds	r0, #12
 800d346:	f7ff fa9c 	bl	800c882 <memcpy>
 800d34a:	2201      	movs	r2, #1
 800d34c:	4631      	mov	r1, r6
 800d34e:	4658      	mov	r0, fp
 800d350:	f000 fb9c 	bl	800da8c <__lshift>
 800d354:	f10a 0301 	add.w	r3, sl, #1
 800d358:	9307      	str	r3, [sp, #28]
 800d35a:	9b00      	ldr	r3, [sp, #0]
 800d35c:	4453      	add	r3, sl
 800d35e:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d360:	9b02      	ldr	r3, [sp, #8]
 800d362:	f003 0301 	and.w	r3, r3, #1
 800d366:	462f      	mov	r7, r5
 800d368:	930a      	str	r3, [sp, #40]	@ 0x28
 800d36a:	4605      	mov	r5, r0
 800d36c:	9b07      	ldr	r3, [sp, #28]
 800d36e:	4621      	mov	r1, r4
 800d370:	3b01      	subs	r3, #1
 800d372:	4648      	mov	r0, r9
 800d374:	9300      	str	r3, [sp, #0]
 800d376:	f7ff fa99 	bl	800c8ac <quorem>
 800d37a:	4639      	mov	r1, r7
 800d37c:	9002      	str	r0, [sp, #8]
 800d37e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800d382:	4648      	mov	r0, r9
 800d384:	f000 fbee 	bl	800db64 <__mcmp>
 800d388:	462a      	mov	r2, r5
 800d38a:	9008      	str	r0, [sp, #32]
 800d38c:	4621      	mov	r1, r4
 800d38e:	4658      	mov	r0, fp
 800d390:	f000 fc04 	bl	800db9c <__mdiff>
 800d394:	68c2      	ldr	r2, [r0, #12]
 800d396:	4606      	mov	r6, r0
 800d398:	bb02      	cbnz	r2, 800d3dc <_dtoa_r+0xa1c>
 800d39a:	4601      	mov	r1, r0
 800d39c:	4648      	mov	r0, r9
 800d39e:	f000 fbe1 	bl	800db64 <__mcmp>
 800d3a2:	4602      	mov	r2, r0
 800d3a4:	4631      	mov	r1, r6
 800d3a6:	4658      	mov	r0, fp
 800d3a8:	920e      	str	r2, [sp, #56]	@ 0x38
 800d3aa:	f000 f957 	bl	800d65c <_Bfree>
 800d3ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d3b0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d3b2:	9e07      	ldr	r6, [sp, #28]
 800d3b4:	ea43 0102 	orr.w	r1, r3, r2
 800d3b8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d3ba:	4319      	orrs	r1, r3
 800d3bc:	d110      	bne.n	800d3e0 <_dtoa_r+0xa20>
 800d3be:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800d3c2:	d029      	beq.n	800d418 <_dtoa_r+0xa58>
 800d3c4:	9b08      	ldr	r3, [sp, #32]
 800d3c6:	2b00      	cmp	r3, #0
 800d3c8:	dd02      	ble.n	800d3d0 <_dtoa_r+0xa10>
 800d3ca:	9b02      	ldr	r3, [sp, #8]
 800d3cc:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800d3d0:	9b00      	ldr	r3, [sp, #0]
 800d3d2:	f883 8000 	strb.w	r8, [r3]
 800d3d6:	e63f      	b.n	800d058 <_dtoa_r+0x698>
 800d3d8:	4628      	mov	r0, r5
 800d3da:	e7bb      	b.n	800d354 <_dtoa_r+0x994>
 800d3dc:	2201      	movs	r2, #1
 800d3de:	e7e1      	b.n	800d3a4 <_dtoa_r+0x9e4>
 800d3e0:	9b08      	ldr	r3, [sp, #32]
 800d3e2:	2b00      	cmp	r3, #0
 800d3e4:	db04      	blt.n	800d3f0 <_dtoa_r+0xa30>
 800d3e6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800d3e8:	430b      	orrs	r3, r1
 800d3ea:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d3ec:	430b      	orrs	r3, r1
 800d3ee:	d120      	bne.n	800d432 <_dtoa_r+0xa72>
 800d3f0:	2a00      	cmp	r2, #0
 800d3f2:	dded      	ble.n	800d3d0 <_dtoa_r+0xa10>
 800d3f4:	4649      	mov	r1, r9
 800d3f6:	2201      	movs	r2, #1
 800d3f8:	4658      	mov	r0, fp
 800d3fa:	f000 fb47 	bl	800da8c <__lshift>
 800d3fe:	4621      	mov	r1, r4
 800d400:	4681      	mov	r9, r0
 800d402:	f000 fbaf 	bl	800db64 <__mcmp>
 800d406:	2800      	cmp	r0, #0
 800d408:	dc03      	bgt.n	800d412 <_dtoa_r+0xa52>
 800d40a:	d1e1      	bne.n	800d3d0 <_dtoa_r+0xa10>
 800d40c:	f018 0f01 	tst.w	r8, #1
 800d410:	d0de      	beq.n	800d3d0 <_dtoa_r+0xa10>
 800d412:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800d416:	d1d8      	bne.n	800d3ca <_dtoa_r+0xa0a>
 800d418:	9a00      	ldr	r2, [sp, #0]
 800d41a:	2339      	movs	r3, #57	@ 0x39
 800d41c:	7013      	strb	r3, [r2, #0]
 800d41e:	4633      	mov	r3, r6
 800d420:	461e      	mov	r6, r3
 800d422:	3b01      	subs	r3, #1
 800d424:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800d428:	2a39      	cmp	r2, #57	@ 0x39
 800d42a:	d052      	beq.n	800d4d2 <_dtoa_r+0xb12>
 800d42c:	3201      	adds	r2, #1
 800d42e:	701a      	strb	r2, [r3, #0]
 800d430:	e612      	b.n	800d058 <_dtoa_r+0x698>
 800d432:	2a00      	cmp	r2, #0
 800d434:	dd07      	ble.n	800d446 <_dtoa_r+0xa86>
 800d436:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800d43a:	d0ed      	beq.n	800d418 <_dtoa_r+0xa58>
 800d43c:	9a00      	ldr	r2, [sp, #0]
 800d43e:	f108 0301 	add.w	r3, r8, #1
 800d442:	7013      	strb	r3, [r2, #0]
 800d444:	e608      	b.n	800d058 <_dtoa_r+0x698>
 800d446:	9b07      	ldr	r3, [sp, #28]
 800d448:	9a07      	ldr	r2, [sp, #28]
 800d44a:	f803 8c01 	strb.w	r8, [r3, #-1]
 800d44e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d450:	4293      	cmp	r3, r2
 800d452:	d028      	beq.n	800d4a6 <_dtoa_r+0xae6>
 800d454:	4649      	mov	r1, r9
 800d456:	2300      	movs	r3, #0
 800d458:	220a      	movs	r2, #10
 800d45a:	4658      	mov	r0, fp
 800d45c:	f000 f920 	bl	800d6a0 <__multadd>
 800d460:	42af      	cmp	r7, r5
 800d462:	4681      	mov	r9, r0
 800d464:	f04f 0300 	mov.w	r3, #0
 800d468:	f04f 020a 	mov.w	r2, #10
 800d46c:	4639      	mov	r1, r7
 800d46e:	4658      	mov	r0, fp
 800d470:	d107      	bne.n	800d482 <_dtoa_r+0xac2>
 800d472:	f000 f915 	bl	800d6a0 <__multadd>
 800d476:	4607      	mov	r7, r0
 800d478:	4605      	mov	r5, r0
 800d47a:	9b07      	ldr	r3, [sp, #28]
 800d47c:	3301      	adds	r3, #1
 800d47e:	9307      	str	r3, [sp, #28]
 800d480:	e774      	b.n	800d36c <_dtoa_r+0x9ac>
 800d482:	f000 f90d 	bl	800d6a0 <__multadd>
 800d486:	4629      	mov	r1, r5
 800d488:	4607      	mov	r7, r0
 800d48a:	2300      	movs	r3, #0
 800d48c:	220a      	movs	r2, #10
 800d48e:	4658      	mov	r0, fp
 800d490:	f000 f906 	bl	800d6a0 <__multadd>
 800d494:	4605      	mov	r5, r0
 800d496:	e7f0      	b.n	800d47a <_dtoa_r+0xaba>
 800d498:	9b00      	ldr	r3, [sp, #0]
 800d49a:	2b00      	cmp	r3, #0
 800d49c:	bfcc      	ite	gt
 800d49e:	461e      	movgt	r6, r3
 800d4a0:	2601      	movle	r6, #1
 800d4a2:	4456      	add	r6, sl
 800d4a4:	2700      	movs	r7, #0
 800d4a6:	4649      	mov	r1, r9
 800d4a8:	2201      	movs	r2, #1
 800d4aa:	4658      	mov	r0, fp
 800d4ac:	f000 faee 	bl	800da8c <__lshift>
 800d4b0:	4621      	mov	r1, r4
 800d4b2:	4681      	mov	r9, r0
 800d4b4:	f000 fb56 	bl	800db64 <__mcmp>
 800d4b8:	2800      	cmp	r0, #0
 800d4ba:	dcb0      	bgt.n	800d41e <_dtoa_r+0xa5e>
 800d4bc:	d102      	bne.n	800d4c4 <_dtoa_r+0xb04>
 800d4be:	f018 0f01 	tst.w	r8, #1
 800d4c2:	d1ac      	bne.n	800d41e <_dtoa_r+0xa5e>
 800d4c4:	4633      	mov	r3, r6
 800d4c6:	461e      	mov	r6, r3
 800d4c8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d4cc:	2a30      	cmp	r2, #48	@ 0x30
 800d4ce:	d0fa      	beq.n	800d4c6 <_dtoa_r+0xb06>
 800d4d0:	e5c2      	b.n	800d058 <_dtoa_r+0x698>
 800d4d2:	459a      	cmp	sl, r3
 800d4d4:	d1a4      	bne.n	800d420 <_dtoa_r+0xa60>
 800d4d6:	9b04      	ldr	r3, [sp, #16]
 800d4d8:	3301      	adds	r3, #1
 800d4da:	9304      	str	r3, [sp, #16]
 800d4dc:	2331      	movs	r3, #49	@ 0x31
 800d4de:	f88a 3000 	strb.w	r3, [sl]
 800d4e2:	e5b9      	b.n	800d058 <_dtoa_r+0x698>
 800d4e4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800d4e6:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800d544 <_dtoa_r+0xb84>
 800d4ea:	b11b      	cbz	r3, 800d4f4 <_dtoa_r+0xb34>
 800d4ec:	f10a 0308 	add.w	r3, sl, #8
 800d4f0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800d4f2:	6013      	str	r3, [r2, #0]
 800d4f4:	4650      	mov	r0, sl
 800d4f6:	b019      	add	sp, #100	@ 0x64
 800d4f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d4fc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d4fe:	2b01      	cmp	r3, #1
 800d500:	f77f ae37 	ble.w	800d172 <_dtoa_r+0x7b2>
 800d504:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d506:	930a      	str	r3, [sp, #40]	@ 0x28
 800d508:	2001      	movs	r0, #1
 800d50a:	e655      	b.n	800d1b8 <_dtoa_r+0x7f8>
 800d50c:	9b00      	ldr	r3, [sp, #0]
 800d50e:	2b00      	cmp	r3, #0
 800d510:	f77f aed6 	ble.w	800d2c0 <_dtoa_r+0x900>
 800d514:	4656      	mov	r6, sl
 800d516:	4621      	mov	r1, r4
 800d518:	4648      	mov	r0, r9
 800d51a:	f7ff f9c7 	bl	800c8ac <quorem>
 800d51e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800d522:	f806 8b01 	strb.w	r8, [r6], #1
 800d526:	9b00      	ldr	r3, [sp, #0]
 800d528:	eba6 020a 	sub.w	r2, r6, sl
 800d52c:	4293      	cmp	r3, r2
 800d52e:	ddb3      	ble.n	800d498 <_dtoa_r+0xad8>
 800d530:	4649      	mov	r1, r9
 800d532:	2300      	movs	r3, #0
 800d534:	220a      	movs	r2, #10
 800d536:	4658      	mov	r0, fp
 800d538:	f000 f8b2 	bl	800d6a0 <__multadd>
 800d53c:	4681      	mov	r9, r0
 800d53e:	e7ea      	b.n	800d516 <_dtoa_r+0xb56>
 800d540:	08010a22 	.word	0x08010a22
 800d544:	080109a6 	.word	0x080109a6

0800d548 <_free_r>:
 800d548:	b538      	push	{r3, r4, r5, lr}
 800d54a:	4605      	mov	r5, r0
 800d54c:	2900      	cmp	r1, #0
 800d54e:	d041      	beq.n	800d5d4 <_free_r+0x8c>
 800d550:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d554:	1f0c      	subs	r4, r1, #4
 800d556:	2b00      	cmp	r3, #0
 800d558:	bfb8      	it	lt
 800d55a:	18e4      	addlt	r4, r4, r3
 800d55c:	f7fe f8cc 	bl	800b6f8 <__malloc_lock>
 800d560:	4a1d      	ldr	r2, [pc, #116]	@ (800d5d8 <_free_r+0x90>)
 800d562:	6813      	ldr	r3, [r2, #0]
 800d564:	b933      	cbnz	r3, 800d574 <_free_r+0x2c>
 800d566:	6063      	str	r3, [r4, #4]
 800d568:	6014      	str	r4, [r2, #0]
 800d56a:	4628      	mov	r0, r5
 800d56c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d570:	f7fe b8c8 	b.w	800b704 <__malloc_unlock>
 800d574:	42a3      	cmp	r3, r4
 800d576:	d908      	bls.n	800d58a <_free_r+0x42>
 800d578:	6820      	ldr	r0, [r4, #0]
 800d57a:	1821      	adds	r1, r4, r0
 800d57c:	428b      	cmp	r3, r1
 800d57e:	bf01      	itttt	eq
 800d580:	6819      	ldreq	r1, [r3, #0]
 800d582:	685b      	ldreq	r3, [r3, #4]
 800d584:	1809      	addeq	r1, r1, r0
 800d586:	6021      	streq	r1, [r4, #0]
 800d588:	e7ed      	b.n	800d566 <_free_r+0x1e>
 800d58a:	461a      	mov	r2, r3
 800d58c:	685b      	ldr	r3, [r3, #4]
 800d58e:	b10b      	cbz	r3, 800d594 <_free_r+0x4c>
 800d590:	42a3      	cmp	r3, r4
 800d592:	d9fa      	bls.n	800d58a <_free_r+0x42>
 800d594:	6811      	ldr	r1, [r2, #0]
 800d596:	1850      	adds	r0, r2, r1
 800d598:	42a0      	cmp	r0, r4
 800d59a:	d10b      	bne.n	800d5b4 <_free_r+0x6c>
 800d59c:	6820      	ldr	r0, [r4, #0]
 800d59e:	4401      	add	r1, r0
 800d5a0:	1850      	adds	r0, r2, r1
 800d5a2:	4283      	cmp	r3, r0
 800d5a4:	6011      	str	r1, [r2, #0]
 800d5a6:	d1e0      	bne.n	800d56a <_free_r+0x22>
 800d5a8:	6818      	ldr	r0, [r3, #0]
 800d5aa:	685b      	ldr	r3, [r3, #4]
 800d5ac:	6053      	str	r3, [r2, #4]
 800d5ae:	4408      	add	r0, r1
 800d5b0:	6010      	str	r0, [r2, #0]
 800d5b2:	e7da      	b.n	800d56a <_free_r+0x22>
 800d5b4:	d902      	bls.n	800d5bc <_free_r+0x74>
 800d5b6:	230c      	movs	r3, #12
 800d5b8:	602b      	str	r3, [r5, #0]
 800d5ba:	e7d6      	b.n	800d56a <_free_r+0x22>
 800d5bc:	6820      	ldr	r0, [r4, #0]
 800d5be:	1821      	adds	r1, r4, r0
 800d5c0:	428b      	cmp	r3, r1
 800d5c2:	bf04      	itt	eq
 800d5c4:	6819      	ldreq	r1, [r3, #0]
 800d5c6:	685b      	ldreq	r3, [r3, #4]
 800d5c8:	6063      	str	r3, [r4, #4]
 800d5ca:	bf04      	itt	eq
 800d5cc:	1809      	addeq	r1, r1, r0
 800d5ce:	6021      	streq	r1, [r4, #0]
 800d5d0:	6054      	str	r4, [r2, #4]
 800d5d2:	e7ca      	b.n	800d56a <_free_r+0x22>
 800d5d4:	bd38      	pop	{r3, r4, r5, pc}
 800d5d6:	bf00      	nop
 800d5d8:	200052a0 	.word	0x200052a0

0800d5dc <_Balloc>:
 800d5dc:	b570      	push	{r4, r5, r6, lr}
 800d5de:	69c6      	ldr	r6, [r0, #28]
 800d5e0:	4604      	mov	r4, r0
 800d5e2:	460d      	mov	r5, r1
 800d5e4:	b976      	cbnz	r6, 800d604 <_Balloc+0x28>
 800d5e6:	2010      	movs	r0, #16
 800d5e8:	f7fd ffdc 	bl	800b5a4 <malloc>
 800d5ec:	4602      	mov	r2, r0
 800d5ee:	61e0      	str	r0, [r4, #28]
 800d5f0:	b920      	cbnz	r0, 800d5fc <_Balloc+0x20>
 800d5f2:	4b18      	ldr	r3, [pc, #96]	@ (800d654 <_Balloc+0x78>)
 800d5f4:	4818      	ldr	r0, [pc, #96]	@ (800d658 <_Balloc+0x7c>)
 800d5f6:	216b      	movs	r1, #107	@ 0x6b
 800d5f8:	f001 fce6 	bl	800efc8 <__assert_func>
 800d5fc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d600:	6006      	str	r6, [r0, #0]
 800d602:	60c6      	str	r6, [r0, #12]
 800d604:	69e6      	ldr	r6, [r4, #28]
 800d606:	68f3      	ldr	r3, [r6, #12]
 800d608:	b183      	cbz	r3, 800d62c <_Balloc+0x50>
 800d60a:	69e3      	ldr	r3, [r4, #28]
 800d60c:	68db      	ldr	r3, [r3, #12]
 800d60e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800d612:	b9b8      	cbnz	r0, 800d644 <_Balloc+0x68>
 800d614:	2101      	movs	r1, #1
 800d616:	fa01 f605 	lsl.w	r6, r1, r5
 800d61a:	1d72      	adds	r2, r6, #5
 800d61c:	0092      	lsls	r2, r2, #2
 800d61e:	4620      	mov	r0, r4
 800d620:	f001 fcf0 	bl	800f004 <_calloc_r>
 800d624:	b160      	cbz	r0, 800d640 <_Balloc+0x64>
 800d626:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800d62a:	e00e      	b.n	800d64a <_Balloc+0x6e>
 800d62c:	2221      	movs	r2, #33	@ 0x21
 800d62e:	2104      	movs	r1, #4
 800d630:	4620      	mov	r0, r4
 800d632:	f001 fce7 	bl	800f004 <_calloc_r>
 800d636:	69e3      	ldr	r3, [r4, #28]
 800d638:	60f0      	str	r0, [r6, #12]
 800d63a:	68db      	ldr	r3, [r3, #12]
 800d63c:	2b00      	cmp	r3, #0
 800d63e:	d1e4      	bne.n	800d60a <_Balloc+0x2e>
 800d640:	2000      	movs	r0, #0
 800d642:	bd70      	pop	{r4, r5, r6, pc}
 800d644:	6802      	ldr	r2, [r0, #0]
 800d646:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800d64a:	2300      	movs	r3, #0
 800d64c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800d650:	e7f7      	b.n	800d642 <_Balloc+0x66>
 800d652:	bf00      	nop
 800d654:	080109b3 	.word	0x080109b3
 800d658:	08010a33 	.word	0x08010a33

0800d65c <_Bfree>:
 800d65c:	b570      	push	{r4, r5, r6, lr}
 800d65e:	69c6      	ldr	r6, [r0, #28]
 800d660:	4605      	mov	r5, r0
 800d662:	460c      	mov	r4, r1
 800d664:	b976      	cbnz	r6, 800d684 <_Bfree+0x28>
 800d666:	2010      	movs	r0, #16
 800d668:	f7fd ff9c 	bl	800b5a4 <malloc>
 800d66c:	4602      	mov	r2, r0
 800d66e:	61e8      	str	r0, [r5, #28]
 800d670:	b920      	cbnz	r0, 800d67c <_Bfree+0x20>
 800d672:	4b09      	ldr	r3, [pc, #36]	@ (800d698 <_Bfree+0x3c>)
 800d674:	4809      	ldr	r0, [pc, #36]	@ (800d69c <_Bfree+0x40>)
 800d676:	218f      	movs	r1, #143	@ 0x8f
 800d678:	f001 fca6 	bl	800efc8 <__assert_func>
 800d67c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d680:	6006      	str	r6, [r0, #0]
 800d682:	60c6      	str	r6, [r0, #12]
 800d684:	b13c      	cbz	r4, 800d696 <_Bfree+0x3a>
 800d686:	69eb      	ldr	r3, [r5, #28]
 800d688:	6862      	ldr	r2, [r4, #4]
 800d68a:	68db      	ldr	r3, [r3, #12]
 800d68c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d690:	6021      	str	r1, [r4, #0]
 800d692:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800d696:	bd70      	pop	{r4, r5, r6, pc}
 800d698:	080109b3 	.word	0x080109b3
 800d69c:	08010a33 	.word	0x08010a33

0800d6a0 <__multadd>:
 800d6a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d6a4:	690d      	ldr	r5, [r1, #16]
 800d6a6:	4607      	mov	r7, r0
 800d6a8:	460c      	mov	r4, r1
 800d6aa:	461e      	mov	r6, r3
 800d6ac:	f101 0c14 	add.w	ip, r1, #20
 800d6b0:	2000      	movs	r0, #0
 800d6b2:	f8dc 3000 	ldr.w	r3, [ip]
 800d6b6:	b299      	uxth	r1, r3
 800d6b8:	fb02 6101 	mla	r1, r2, r1, r6
 800d6bc:	0c1e      	lsrs	r6, r3, #16
 800d6be:	0c0b      	lsrs	r3, r1, #16
 800d6c0:	fb02 3306 	mla	r3, r2, r6, r3
 800d6c4:	b289      	uxth	r1, r1
 800d6c6:	3001      	adds	r0, #1
 800d6c8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800d6cc:	4285      	cmp	r5, r0
 800d6ce:	f84c 1b04 	str.w	r1, [ip], #4
 800d6d2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800d6d6:	dcec      	bgt.n	800d6b2 <__multadd+0x12>
 800d6d8:	b30e      	cbz	r6, 800d71e <__multadd+0x7e>
 800d6da:	68a3      	ldr	r3, [r4, #8]
 800d6dc:	42ab      	cmp	r3, r5
 800d6de:	dc19      	bgt.n	800d714 <__multadd+0x74>
 800d6e0:	6861      	ldr	r1, [r4, #4]
 800d6e2:	4638      	mov	r0, r7
 800d6e4:	3101      	adds	r1, #1
 800d6e6:	f7ff ff79 	bl	800d5dc <_Balloc>
 800d6ea:	4680      	mov	r8, r0
 800d6ec:	b928      	cbnz	r0, 800d6fa <__multadd+0x5a>
 800d6ee:	4602      	mov	r2, r0
 800d6f0:	4b0c      	ldr	r3, [pc, #48]	@ (800d724 <__multadd+0x84>)
 800d6f2:	480d      	ldr	r0, [pc, #52]	@ (800d728 <__multadd+0x88>)
 800d6f4:	21ba      	movs	r1, #186	@ 0xba
 800d6f6:	f001 fc67 	bl	800efc8 <__assert_func>
 800d6fa:	6922      	ldr	r2, [r4, #16]
 800d6fc:	3202      	adds	r2, #2
 800d6fe:	f104 010c 	add.w	r1, r4, #12
 800d702:	0092      	lsls	r2, r2, #2
 800d704:	300c      	adds	r0, #12
 800d706:	f7ff f8bc 	bl	800c882 <memcpy>
 800d70a:	4621      	mov	r1, r4
 800d70c:	4638      	mov	r0, r7
 800d70e:	f7ff ffa5 	bl	800d65c <_Bfree>
 800d712:	4644      	mov	r4, r8
 800d714:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800d718:	3501      	adds	r5, #1
 800d71a:	615e      	str	r6, [r3, #20]
 800d71c:	6125      	str	r5, [r4, #16]
 800d71e:	4620      	mov	r0, r4
 800d720:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d724:	08010a22 	.word	0x08010a22
 800d728:	08010a33 	.word	0x08010a33

0800d72c <__s2b>:
 800d72c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d730:	460c      	mov	r4, r1
 800d732:	4615      	mov	r5, r2
 800d734:	461f      	mov	r7, r3
 800d736:	2209      	movs	r2, #9
 800d738:	3308      	adds	r3, #8
 800d73a:	4606      	mov	r6, r0
 800d73c:	fb93 f3f2 	sdiv	r3, r3, r2
 800d740:	2100      	movs	r1, #0
 800d742:	2201      	movs	r2, #1
 800d744:	429a      	cmp	r2, r3
 800d746:	db09      	blt.n	800d75c <__s2b+0x30>
 800d748:	4630      	mov	r0, r6
 800d74a:	f7ff ff47 	bl	800d5dc <_Balloc>
 800d74e:	b940      	cbnz	r0, 800d762 <__s2b+0x36>
 800d750:	4602      	mov	r2, r0
 800d752:	4b19      	ldr	r3, [pc, #100]	@ (800d7b8 <__s2b+0x8c>)
 800d754:	4819      	ldr	r0, [pc, #100]	@ (800d7bc <__s2b+0x90>)
 800d756:	21d3      	movs	r1, #211	@ 0xd3
 800d758:	f001 fc36 	bl	800efc8 <__assert_func>
 800d75c:	0052      	lsls	r2, r2, #1
 800d75e:	3101      	adds	r1, #1
 800d760:	e7f0      	b.n	800d744 <__s2b+0x18>
 800d762:	9b08      	ldr	r3, [sp, #32]
 800d764:	6143      	str	r3, [r0, #20]
 800d766:	2d09      	cmp	r5, #9
 800d768:	f04f 0301 	mov.w	r3, #1
 800d76c:	6103      	str	r3, [r0, #16]
 800d76e:	dd16      	ble.n	800d79e <__s2b+0x72>
 800d770:	f104 0909 	add.w	r9, r4, #9
 800d774:	46c8      	mov	r8, r9
 800d776:	442c      	add	r4, r5
 800d778:	f818 3b01 	ldrb.w	r3, [r8], #1
 800d77c:	4601      	mov	r1, r0
 800d77e:	3b30      	subs	r3, #48	@ 0x30
 800d780:	220a      	movs	r2, #10
 800d782:	4630      	mov	r0, r6
 800d784:	f7ff ff8c 	bl	800d6a0 <__multadd>
 800d788:	45a0      	cmp	r8, r4
 800d78a:	d1f5      	bne.n	800d778 <__s2b+0x4c>
 800d78c:	f1a5 0408 	sub.w	r4, r5, #8
 800d790:	444c      	add	r4, r9
 800d792:	1b2d      	subs	r5, r5, r4
 800d794:	1963      	adds	r3, r4, r5
 800d796:	42bb      	cmp	r3, r7
 800d798:	db04      	blt.n	800d7a4 <__s2b+0x78>
 800d79a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d79e:	340a      	adds	r4, #10
 800d7a0:	2509      	movs	r5, #9
 800d7a2:	e7f6      	b.n	800d792 <__s2b+0x66>
 800d7a4:	f814 3b01 	ldrb.w	r3, [r4], #1
 800d7a8:	4601      	mov	r1, r0
 800d7aa:	3b30      	subs	r3, #48	@ 0x30
 800d7ac:	220a      	movs	r2, #10
 800d7ae:	4630      	mov	r0, r6
 800d7b0:	f7ff ff76 	bl	800d6a0 <__multadd>
 800d7b4:	e7ee      	b.n	800d794 <__s2b+0x68>
 800d7b6:	bf00      	nop
 800d7b8:	08010a22 	.word	0x08010a22
 800d7bc:	08010a33 	.word	0x08010a33

0800d7c0 <__hi0bits>:
 800d7c0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800d7c4:	4603      	mov	r3, r0
 800d7c6:	bf36      	itet	cc
 800d7c8:	0403      	lslcc	r3, r0, #16
 800d7ca:	2000      	movcs	r0, #0
 800d7cc:	2010      	movcc	r0, #16
 800d7ce:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800d7d2:	bf3c      	itt	cc
 800d7d4:	021b      	lslcc	r3, r3, #8
 800d7d6:	3008      	addcc	r0, #8
 800d7d8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d7dc:	bf3c      	itt	cc
 800d7de:	011b      	lslcc	r3, r3, #4
 800d7e0:	3004      	addcc	r0, #4
 800d7e2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d7e6:	bf3c      	itt	cc
 800d7e8:	009b      	lslcc	r3, r3, #2
 800d7ea:	3002      	addcc	r0, #2
 800d7ec:	2b00      	cmp	r3, #0
 800d7ee:	db05      	blt.n	800d7fc <__hi0bits+0x3c>
 800d7f0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800d7f4:	f100 0001 	add.w	r0, r0, #1
 800d7f8:	bf08      	it	eq
 800d7fa:	2020      	moveq	r0, #32
 800d7fc:	4770      	bx	lr

0800d7fe <__lo0bits>:
 800d7fe:	6803      	ldr	r3, [r0, #0]
 800d800:	4602      	mov	r2, r0
 800d802:	f013 0007 	ands.w	r0, r3, #7
 800d806:	d00b      	beq.n	800d820 <__lo0bits+0x22>
 800d808:	07d9      	lsls	r1, r3, #31
 800d80a:	d421      	bmi.n	800d850 <__lo0bits+0x52>
 800d80c:	0798      	lsls	r0, r3, #30
 800d80e:	bf49      	itett	mi
 800d810:	085b      	lsrmi	r3, r3, #1
 800d812:	089b      	lsrpl	r3, r3, #2
 800d814:	2001      	movmi	r0, #1
 800d816:	6013      	strmi	r3, [r2, #0]
 800d818:	bf5c      	itt	pl
 800d81a:	6013      	strpl	r3, [r2, #0]
 800d81c:	2002      	movpl	r0, #2
 800d81e:	4770      	bx	lr
 800d820:	b299      	uxth	r1, r3
 800d822:	b909      	cbnz	r1, 800d828 <__lo0bits+0x2a>
 800d824:	0c1b      	lsrs	r3, r3, #16
 800d826:	2010      	movs	r0, #16
 800d828:	b2d9      	uxtb	r1, r3
 800d82a:	b909      	cbnz	r1, 800d830 <__lo0bits+0x32>
 800d82c:	3008      	adds	r0, #8
 800d82e:	0a1b      	lsrs	r3, r3, #8
 800d830:	0719      	lsls	r1, r3, #28
 800d832:	bf04      	itt	eq
 800d834:	091b      	lsreq	r3, r3, #4
 800d836:	3004      	addeq	r0, #4
 800d838:	0799      	lsls	r1, r3, #30
 800d83a:	bf04      	itt	eq
 800d83c:	089b      	lsreq	r3, r3, #2
 800d83e:	3002      	addeq	r0, #2
 800d840:	07d9      	lsls	r1, r3, #31
 800d842:	d403      	bmi.n	800d84c <__lo0bits+0x4e>
 800d844:	085b      	lsrs	r3, r3, #1
 800d846:	f100 0001 	add.w	r0, r0, #1
 800d84a:	d003      	beq.n	800d854 <__lo0bits+0x56>
 800d84c:	6013      	str	r3, [r2, #0]
 800d84e:	4770      	bx	lr
 800d850:	2000      	movs	r0, #0
 800d852:	4770      	bx	lr
 800d854:	2020      	movs	r0, #32
 800d856:	4770      	bx	lr

0800d858 <__i2b>:
 800d858:	b510      	push	{r4, lr}
 800d85a:	460c      	mov	r4, r1
 800d85c:	2101      	movs	r1, #1
 800d85e:	f7ff febd 	bl	800d5dc <_Balloc>
 800d862:	4602      	mov	r2, r0
 800d864:	b928      	cbnz	r0, 800d872 <__i2b+0x1a>
 800d866:	4b05      	ldr	r3, [pc, #20]	@ (800d87c <__i2b+0x24>)
 800d868:	4805      	ldr	r0, [pc, #20]	@ (800d880 <__i2b+0x28>)
 800d86a:	f240 1145 	movw	r1, #325	@ 0x145
 800d86e:	f001 fbab 	bl	800efc8 <__assert_func>
 800d872:	2301      	movs	r3, #1
 800d874:	6144      	str	r4, [r0, #20]
 800d876:	6103      	str	r3, [r0, #16]
 800d878:	bd10      	pop	{r4, pc}
 800d87a:	bf00      	nop
 800d87c:	08010a22 	.word	0x08010a22
 800d880:	08010a33 	.word	0x08010a33

0800d884 <__multiply>:
 800d884:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d888:	4614      	mov	r4, r2
 800d88a:	690a      	ldr	r2, [r1, #16]
 800d88c:	6923      	ldr	r3, [r4, #16]
 800d88e:	429a      	cmp	r2, r3
 800d890:	bfa8      	it	ge
 800d892:	4623      	movge	r3, r4
 800d894:	460f      	mov	r7, r1
 800d896:	bfa4      	itt	ge
 800d898:	460c      	movge	r4, r1
 800d89a:	461f      	movge	r7, r3
 800d89c:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800d8a0:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800d8a4:	68a3      	ldr	r3, [r4, #8]
 800d8a6:	6861      	ldr	r1, [r4, #4]
 800d8a8:	eb0a 0609 	add.w	r6, sl, r9
 800d8ac:	42b3      	cmp	r3, r6
 800d8ae:	b085      	sub	sp, #20
 800d8b0:	bfb8      	it	lt
 800d8b2:	3101      	addlt	r1, #1
 800d8b4:	f7ff fe92 	bl	800d5dc <_Balloc>
 800d8b8:	b930      	cbnz	r0, 800d8c8 <__multiply+0x44>
 800d8ba:	4602      	mov	r2, r0
 800d8bc:	4b44      	ldr	r3, [pc, #272]	@ (800d9d0 <__multiply+0x14c>)
 800d8be:	4845      	ldr	r0, [pc, #276]	@ (800d9d4 <__multiply+0x150>)
 800d8c0:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800d8c4:	f001 fb80 	bl	800efc8 <__assert_func>
 800d8c8:	f100 0514 	add.w	r5, r0, #20
 800d8cc:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800d8d0:	462b      	mov	r3, r5
 800d8d2:	2200      	movs	r2, #0
 800d8d4:	4543      	cmp	r3, r8
 800d8d6:	d321      	bcc.n	800d91c <__multiply+0x98>
 800d8d8:	f107 0114 	add.w	r1, r7, #20
 800d8dc:	f104 0214 	add.w	r2, r4, #20
 800d8e0:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800d8e4:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800d8e8:	9302      	str	r3, [sp, #8]
 800d8ea:	1b13      	subs	r3, r2, r4
 800d8ec:	3b15      	subs	r3, #21
 800d8ee:	f023 0303 	bic.w	r3, r3, #3
 800d8f2:	3304      	adds	r3, #4
 800d8f4:	f104 0715 	add.w	r7, r4, #21
 800d8f8:	42ba      	cmp	r2, r7
 800d8fa:	bf38      	it	cc
 800d8fc:	2304      	movcc	r3, #4
 800d8fe:	9301      	str	r3, [sp, #4]
 800d900:	9b02      	ldr	r3, [sp, #8]
 800d902:	9103      	str	r1, [sp, #12]
 800d904:	428b      	cmp	r3, r1
 800d906:	d80c      	bhi.n	800d922 <__multiply+0x9e>
 800d908:	2e00      	cmp	r6, #0
 800d90a:	dd03      	ble.n	800d914 <__multiply+0x90>
 800d90c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800d910:	2b00      	cmp	r3, #0
 800d912:	d05b      	beq.n	800d9cc <__multiply+0x148>
 800d914:	6106      	str	r6, [r0, #16]
 800d916:	b005      	add	sp, #20
 800d918:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d91c:	f843 2b04 	str.w	r2, [r3], #4
 800d920:	e7d8      	b.n	800d8d4 <__multiply+0x50>
 800d922:	f8b1 a000 	ldrh.w	sl, [r1]
 800d926:	f1ba 0f00 	cmp.w	sl, #0
 800d92a:	d024      	beq.n	800d976 <__multiply+0xf2>
 800d92c:	f104 0e14 	add.w	lr, r4, #20
 800d930:	46a9      	mov	r9, r5
 800d932:	f04f 0c00 	mov.w	ip, #0
 800d936:	f85e 7b04 	ldr.w	r7, [lr], #4
 800d93a:	f8d9 3000 	ldr.w	r3, [r9]
 800d93e:	fa1f fb87 	uxth.w	fp, r7
 800d942:	b29b      	uxth	r3, r3
 800d944:	fb0a 330b 	mla	r3, sl, fp, r3
 800d948:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800d94c:	f8d9 7000 	ldr.w	r7, [r9]
 800d950:	4463      	add	r3, ip
 800d952:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800d956:	fb0a c70b 	mla	r7, sl, fp, ip
 800d95a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800d95e:	b29b      	uxth	r3, r3
 800d960:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800d964:	4572      	cmp	r2, lr
 800d966:	f849 3b04 	str.w	r3, [r9], #4
 800d96a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800d96e:	d8e2      	bhi.n	800d936 <__multiply+0xb2>
 800d970:	9b01      	ldr	r3, [sp, #4]
 800d972:	f845 c003 	str.w	ip, [r5, r3]
 800d976:	9b03      	ldr	r3, [sp, #12]
 800d978:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800d97c:	3104      	adds	r1, #4
 800d97e:	f1b9 0f00 	cmp.w	r9, #0
 800d982:	d021      	beq.n	800d9c8 <__multiply+0x144>
 800d984:	682b      	ldr	r3, [r5, #0]
 800d986:	f104 0c14 	add.w	ip, r4, #20
 800d98a:	46ae      	mov	lr, r5
 800d98c:	f04f 0a00 	mov.w	sl, #0
 800d990:	f8bc b000 	ldrh.w	fp, [ip]
 800d994:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800d998:	fb09 770b 	mla	r7, r9, fp, r7
 800d99c:	4457      	add	r7, sl
 800d99e:	b29b      	uxth	r3, r3
 800d9a0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800d9a4:	f84e 3b04 	str.w	r3, [lr], #4
 800d9a8:	f85c 3b04 	ldr.w	r3, [ip], #4
 800d9ac:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d9b0:	f8be 3000 	ldrh.w	r3, [lr]
 800d9b4:	fb09 330a 	mla	r3, r9, sl, r3
 800d9b8:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800d9bc:	4562      	cmp	r2, ip
 800d9be:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d9c2:	d8e5      	bhi.n	800d990 <__multiply+0x10c>
 800d9c4:	9f01      	ldr	r7, [sp, #4]
 800d9c6:	51eb      	str	r3, [r5, r7]
 800d9c8:	3504      	adds	r5, #4
 800d9ca:	e799      	b.n	800d900 <__multiply+0x7c>
 800d9cc:	3e01      	subs	r6, #1
 800d9ce:	e79b      	b.n	800d908 <__multiply+0x84>
 800d9d0:	08010a22 	.word	0x08010a22
 800d9d4:	08010a33 	.word	0x08010a33

0800d9d8 <__pow5mult>:
 800d9d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d9dc:	4615      	mov	r5, r2
 800d9de:	f012 0203 	ands.w	r2, r2, #3
 800d9e2:	4607      	mov	r7, r0
 800d9e4:	460e      	mov	r6, r1
 800d9e6:	d007      	beq.n	800d9f8 <__pow5mult+0x20>
 800d9e8:	4c25      	ldr	r4, [pc, #148]	@ (800da80 <__pow5mult+0xa8>)
 800d9ea:	3a01      	subs	r2, #1
 800d9ec:	2300      	movs	r3, #0
 800d9ee:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d9f2:	f7ff fe55 	bl	800d6a0 <__multadd>
 800d9f6:	4606      	mov	r6, r0
 800d9f8:	10ad      	asrs	r5, r5, #2
 800d9fa:	d03d      	beq.n	800da78 <__pow5mult+0xa0>
 800d9fc:	69fc      	ldr	r4, [r7, #28]
 800d9fe:	b97c      	cbnz	r4, 800da20 <__pow5mult+0x48>
 800da00:	2010      	movs	r0, #16
 800da02:	f7fd fdcf 	bl	800b5a4 <malloc>
 800da06:	4602      	mov	r2, r0
 800da08:	61f8      	str	r0, [r7, #28]
 800da0a:	b928      	cbnz	r0, 800da18 <__pow5mult+0x40>
 800da0c:	4b1d      	ldr	r3, [pc, #116]	@ (800da84 <__pow5mult+0xac>)
 800da0e:	481e      	ldr	r0, [pc, #120]	@ (800da88 <__pow5mult+0xb0>)
 800da10:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800da14:	f001 fad8 	bl	800efc8 <__assert_func>
 800da18:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800da1c:	6004      	str	r4, [r0, #0]
 800da1e:	60c4      	str	r4, [r0, #12]
 800da20:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800da24:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800da28:	b94c      	cbnz	r4, 800da3e <__pow5mult+0x66>
 800da2a:	f240 2171 	movw	r1, #625	@ 0x271
 800da2e:	4638      	mov	r0, r7
 800da30:	f7ff ff12 	bl	800d858 <__i2b>
 800da34:	2300      	movs	r3, #0
 800da36:	f8c8 0008 	str.w	r0, [r8, #8]
 800da3a:	4604      	mov	r4, r0
 800da3c:	6003      	str	r3, [r0, #0]
 800da3e:	f04f 0900 	mov.w	r9, #0
 800da42:	07eb      	lsls	r3, r5, #31
 800da44:	d50a      	bpl.n	800da5c <__pow5mult+0x84>
 800da46:	4631      	mov	r1, r6
 800da48:	4622      	mov	r2, r4
 800da4a:	4638      	mov	r0, r7
 800da4c:	f7ff ff1a 	bl	800d884 <__multiply>
 800da50:	4631      	mov	r1, r6
 800da52:	4680      	mov	r8, r0
 800da54:	4638      	mov	r0, r7
 800da56:	f7ff fe01 	bl	800d65c <_Bfree>
 800da5a:	4646      	mov	r6, r8
 800da5c:	106d      	asrs	r5, r5, #1
 800da5e:	d00b      	beq.n	800da78 <__pow5mult+0xa0>
 800da60:	6820      	ldr	r0, [r4, #0]
 800da62:	b938      	cbnz	r0, 800da74 <__pow5mult+0x9c>
 800da64:	4622      	mov	r2, r4
 800da66:	4621      	mov	r1, r4
 800da68:	4638      	mov	r0, r7
 800da6a:	f7ff ff0b 	bl	800d884 <__multiply>
 800da6e:	6020      	str	r0, [r4, #0]
 800da70:	f8c0 9000 	str.w	r9, [r0]
 800da74:	4604      	mov	r4, r0
 800da76:	e7e4      	b.n	800da42 <__pow5mult+0x6a>
 800da78:	4630      	mov	r0, r6
 800da7a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800da7e:	bf00      	nop
 800da80:	08010a8c 	.word	0x08010a8c
 800da84:	080109b3 	.word	0x080109b3
 800da88:	08010a33 	.word	0x08010a33

0800da8c <__lshift>:
 800da8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800da90:	460c      	mov	r4, r1
 800da92:	6849      	ldr	r1, [r1, #4]
 800da94:	6923      	ldr	r3, [r4, #16]
 800da96:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800da9a:	68a3      	ldr	r3, [r4, #8]
 800da9c:	4607      	mov	r7, r0
 800da9e:	4691      	mov	r9, r2
 800daa0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800daa4:	f108 0601 	add.w	r6, r8, #1
 800daa8:	42b3      	cmp	r3, r6
 800daaa:	db0b      	blt.n	800dac4 <__lshift+0x38>
 800daac:	4638      	mov	r0, r7
 800daae:	f7ff fd95 	bl	800d5dc <_Balloc>
 800dab2:	4605      	mov	r5, r0
 800dab4:	b948      	cbnz	r0, 800daca <__lshift+0x3e>
 800dab6:	4602      	mov	r2, r0
 800dab8:	4b28      	ldr	r3, [pc, #160]	@ (800db5c <__lshift+0xd0>)
 800daba:	4829      	ldr	r0, [pc, #164]	@ (800db60 <__lshift+0xd4>)
 800dabc:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800dac0:	f001 fa82 	bl	800efc8 <__assert_func>
 800dac4:	3101      	adds	r1, #1
 800dac6:	005b      	lsls	r3, r3, #1
 800dac8:	e7ee      	b.n	800daa8 <__lshift+0x1c>
 800daca:	2300      	movs	r3, #0
 800dacc:	f100 0114 	add.w	r1, r0, #20
 800dad0:	f100 0210 	add.w	r2, r0, #16
 800dad4:	4618      	mov	r0, r3
 800dad6:	4553      	cmp	r3, sl
 800dad8:	db33      	blt.n	800db42 <__lshift+0xb6>
 800dada:	6920      	ldr	r0, [r4, #16]
 800dadc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800dae0:	f104 0314 	add.w	r3, r4, #20
 800dae4:	f019 091f 	ands.w	r9, r9, #31
 800dae8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800daec:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800daf0:	d02b      	beq.n	800db4a <__lshift+0xbe>
 800daf2:	f1c9 0e20 	rsb	lr, r9, #32
 800daf6:	468a      	mov	sl, r1
 800daf8:	2200      	movs	r2, #0
 800dafa:	6818      	ldr	r0, [r3, #0]
 800dafc:	fa00 f009 	lsl.w	r0, r0, r9
 800db00:	4310      	orrs	r0, r2
 800db02:	f84a 0b04 	str.w	r0, [sl], #4
 800db06:	f853 2b04 	ldr.w	r2, [r3], #4
 800db0a:	459c      	cmp	ip, r3
 800db0c:	fa22 f20e 	lsr.w	r2, r2, lr
 800db10:	d8f3      	bhi.n	800dafa <__lshift+0x6e>
 800db12:	ebac 0304 	sub.w	r3, ip, r4
 800db16:	3b15      	subs	r3, #21
 800db18:	f023 0303 	bic.w	r3, r3, #3
 800db1c:	3304      	adds	r3, #4
 800db1e:	f104 0015 	add.w	r0, r4, #21
 800db22:	4584      	cmp	ip, r0
 800db24:	bf38      	it	cc
 800db26:	2304      	movcc	r3, #4
 800db28:	50ca      	str	r2, [r1, r3]
 800db2a:	b10a      	cbz	r2, 800db30 <__lshift+0xa4>
 800db2c:	f108 0602 	add.w	r6, r8, #2
 800db30:	3e01      	subs	r6, #1
 800db32:	4638      	mov	r0, r7
 800db34:	612e      	str	r6, [r5, #16]
 800db36:	4621      	mov	r1, r4
 800db38:	f7ff fd90 	bl	800d65c <_Bfree>
 800db3c:	4628      	mov	r0, r5
 800db3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800db42:	f842 0f04 	str.w	r0, [r2, #4]!
 800db46:	3301      	adds	r3, #1
 800db48:	e7c5      	b.n	800dad6 <__lshift+0x4a>
 800db4a:	3904      	subs	r1, #4
 800db4c:	f853 2b04 	ldr.w	r2, [r3], #4
 800db50:	f841 2f04 	str.w	r2, [r1, #4]!
 800db54:	459c      	cmp	ip, r3
 800db56:	d8f9      	bhi.n	800db4c <__lshift+0xc0>
 800db58:	e7ea      	b.n	800db30 <__lshift+0xa4>
 800db5a:	bf00      	nop
 800db5c:	08010a22 	.word	0x08010a22
 800db60:	08010a33 	.word	0x08010a33

0800db64 <__mcmp>:
 800db64:	690a      	ldr	r2, [r1, #16]
 800db66:	4603      	mov	r3, r0
 800db68:	6900      	ldr	r0, [r0, #16]
 800db6a:	1a80      	subs	r0, r0, r2
 800db6c:	b530      	push	{r4, r5, lr}
 800db6e:	d10e      	bne.n	800db8e <__mcmp+0x2a>
 800db70:	3314      	adds	r3, #20
 800db72:	3114      	adds	r1, #20
 800db74:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800db78:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800db7c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800db80:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800db84:	4295      	cmp	r5, r2
 800db86:	d003      	beq.n	800db90 <__mcmp+0x2c>
 800db88:	d205      	bcs.n	800db96 <__mcmp+0x32>
 800db8a:	f04f 30ff 	mov.w	r0, #4294967295
 800db8e:	bd30      	pop	{r4, r5, pc}
 800db90:	42a3      	cmp	r3, r4
 800db92:	d3f3      	bcc.n	800db7c <__mcmp+0x18>
 800db94:	e7fb      	b.n	800db8e <__mcmp+0x2a>
 800db96:	2001      	movs	r0, #1
 800db98:	e7f9      	b.n	800db8e <__mcmp+0x2a>
	...

0800db9c <__mdiff>:
 800db9c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dba0:	4689      	mov	r9, r1
 800dba2:	4606      	mov	r6, r0
 800dba4:	4611      	mov	r1, r2
 800dba6:	4648      	mov	r0, r9
 800dba8:	4614      	mov	r4, r2
 800dbaa:	f7ff ffdb 	bl	800db64 <__mcmp>
 800dbae:	1e05      	subs	r5, r0, #0
 800dbb0:	d112      	bne.n	800dbd8 <__mdiff+0x3c>
 800dbb2:	4629      	mov	r1, r5
 800dbb4:	4630      	mov	r0, r6
 800dbb6:	f7ff fd11 	bl	800d5dc <_Balloc>
 800dbba:	4602      	mov	r2, r0
 800dbbc:	b928      	cbnz	r0, 800dbca <__mdiff+0x2e>
 800dbbe:	4b3f      	ldr	r3, [pc, #252]	@ (800dcbc <__mdiff+0x120>)
 800dbc0:	f240 2137 	movw	r1, #567	@ 0x237
 800dbc4:	483e      	ldr	r0, [pc, #248]	@ (800dcc0 <__mdiff+0x124>)
 800dbc6:	f001 f9ff 	bl	800efc8 <__assert_func>
 800dbca:	2301      	movs	r3, #1
 800dbcc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800dbd0:	4610      	mov	r0, r2
 800dbd2:	b003      	add	sp, #12
 800dbd4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dbd8:	bfbc      	itt	lt
 800dbda:	464b      	movlt	r3, r9
 800dbdc:	46a1      	movlt	r9, r4
 800dbde:	4630      	mov	r0, r6
 800dbe0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800dbe4:	bfba      	itte	lt
 800dbe6:	461c      	movlt	r4, r3
 800dbe8:	2501      	movlt	r5, #1
 800dbea:	2500      	movge	r5, #0
 800dbec:	f7ff fcf6 	bl	800d5dc <_Balloc>
 800dbf0:	4602      	mov	r2, r0
 800dbf2:	b918      	cbnz	r0, 800dbfc <__mdiff+0x60>
 800dbf4:	4b31      	ldr	r3, [pc, #196]	@ (800dcbc <__mdiff+0x120>)
 800dbf6:	f240 2145 	movw	r1, #581	@ 0x245
 800dbfa:	e7e3      	b.n	800dbc4 <__mdiff+0x28>
 800dbfc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800dc00:	6926      	ldr	r6, [r4, #16]
 800dc02:	60c5      	str	r5, [r0, #12]
 800dc04:	f109 0310 	add.w	r3, r9, #16
 800dc08:	f109 0514 	add.w	r5, r9, #20
 800dc0c:	f104 0e14 	add.w	lr, r4, #20
 800dc10:	f100 0b14 	add.w	fp, r0, #20
 800dc14:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800dc18:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800dc1c:	9301      	str	r3, [sp, #4]
 800dc1e:	46d9      	mov	r9, fp
 800dc20:	f04f 0c00 	mov.w	ip, #0
 800dc24:	9b01      	ldr	r3, [sp, #4]
 800dc26:	f85e 0b04 	ldr.w	r0, [lr], #4
 800dc2a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800dc2e:	9301      	str	r3, [sp, #4]
 800dc30:	fa1f f38a 	uxth.w	r3, sl
 800dc34:	4619      	mov	r1, r3
 800dc36:	b283      	uxth	r3, r0
 800dc38:	1acb      	subs	r3, r1, r3
 800dc3a:	0c00      	lsrs	r0, r0, #16
 800dc3c:	4463      	add	r3, ip
 800dc3e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800dc42:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800dc46:	b29b      	uxth	r3, r3
 800dc48:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800dc4c:	4576      	cmp	r6, lr
 800dc4e:	f849 3b04 	str.w	r3, [r9], #4
 800dc52:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800dc56:	d8e5      	bhi.n	800dc24 <__mdiff+0x88>
 800dc58:	1b33      	subs	r3, r6, r4
 800dc5a:	3b15      	subs	r3, #21
 800dc5c:	f023 0303 	bic.w	r3, r3, #3
 800dc60:	3415      	adds	r4, #21
 800dc62:	3304      	adds	r3, #4
 800dc64:	42a6      	cmp	r6, r4
 800dc66:	bf38      	it	cc
 800dc68:	2304      	movcc	r3, #4
 800dc6a:	441d      	add	r5, r3
 800dc6c:	445b      	add	r3, fp
 800dc6e:	461e      	mov	r6, r3
 800dc70:	462c      	mov	r4, r5
 800dc72:	4544      	cmp	r4, r8
 800dc74:	d30e      	bcc.n	800dc94 <__mdiff+0xf8>
 800dc76:	f108 0103 	add.w	r1, r8, #3
 800dc7a:	1b49      	subs	r1, r1, r5
 800dc7c:	f021 0103 	bic.w	r1, r1, #3
 800dc80:	3d03      	subs	r5, #3
 800dc82:	45a8      	cmp	r8, r5
 800dc84:	bf38      	it	cc
 800dc86:	2100      	movcc	r1, #0
 800dc88:	440b      	add	r3, r1
 800dc8a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800dc8e:	b191      	cbz	r1, 800dcb6 <__mdiff+0x11a>
 800dc90:	6117      	str	r7, [r2, #16]
 800dc92:	e79d      	b.n	800dbd0 <__mdiff+0x34>
 800dc94:	f854 1b04 	ldr.w	r1, [r4], #4
 800dc98:	46e6      	mov	lr, ip
 800dc9a:	0c08      	lsrs	r0, r1, #16
 800dc9c:	fa1c fc81 	uxtah	ip, ip, r1
 800dca0:	4471      	add	r1, lr
 800dca2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800dca6:	b289      	uxth	r1, r1
 800dca8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800dcac:	f846 1b04 	str.w	r1, [r6], #4
 800dcb0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800dcb4:	e7dd      	b.n	800dc72 <__mdiff+0xd6>
 800dcb6:	3f01      	subs	r7, #1
 800dcb8:	e7e7      	b.n	800dc8a <__mdiff+0xee>
 800dcba:	bf00      	nop
 800dcbc:	08010a22 	.word	0x08010a22
 800dcc0:	08010a33 	.word	0x08010a33

0800dcc4 <__ulp>:
 800dcc4:	b082      	sub	sp, #8
 800dcc6:	ed8d 0b00 	vstr	d0, [sp]
 800dcca:	9a01      	ldr	r2, [sp, #4]
 800dccc:	4b0f      	ldr	r3, [pc, #60]	@ (800dd0c <__ulp+0x48>)
 800dcce:	4013      	ands	r3, r2
 800dcd0:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800dcd4:	2b00      	cmp	r3, #0
 800dcd6:	dc08      	bgt.n	800dcea <__ulp+0x26>
 800dcd8:	425b      	negs	r3, r3
 800dcda:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800dcde:	ea4f 5223 	mov.w	r2, r3, asr #20
 800dce2:	da04      	bge.n	800dcee <__ulp+0x2a>
 800dce4:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800dce8:	4113      	asrs	r3, r2
 800dcea:	2200      	movs	r2, #0
 800dcec:	e008      	b.n	800dd00 <__ulp+0x3c>
 800dcee:	f1a2 0314 	sub.w	r3, r2, #20
 800dcf2:	2b1e      	cmp	r3, #30
 800dcf4:	bfda      	itte	le
 800dcf6:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800dcfa:	40da      	lsrle	r2, r3
 800dcfc:	2201      	movgt	r2, #1
 800dcfe:	2300      	movs	r3, #0
 800dd00:	4619      	mov	r1, r3
 800dd02:	4610      	mov	r0, r2
 800dd04:	ec41 0b10 	vmov	d0, r0, r1
 800dd08:	b002      	add	sp, #8
 800dd0a:	4770      	bx	lr
 800dd0c:	7ff00000 	.word	0x7ff00000

0800dd10 <__b2d>:
 800dd10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dd14:	6906      	ldr	r6, [r0, #16]
 800dd16:	f100 0814 	add.w	r8, r0, #20
 800dd1a:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800dd1e:	1f37      	subs	r7, r6, #4
 800dd20:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800dd24:	4610      	mov	r0, r2
 800dd26:	f7ff fd4b 	bl	800d7c0 <__hi0bits>
 800dd2a:	f1c0 0320 	rsb	r3, r0, #32
 800dd2e:	280a      	cmp	r0, #10
 800dd30:	600b      	str	r3, [r1, #0]
 800dd32:	491b      	ldr	r1, [pc, #108]	@ (800dda0 <__b2d+0x90>)
 800dd34:	dc15      	bgt.n	800dd62 <__b2d+0x52>
 800dd36:	f1c0 0c0b 	rsb	ip, r0, #11
 800dd3a:	fa22 f30c 	lsr.w	r3, r2, ip
 800dd3e:	45b8      	cmp	r8, r7
 800dd40:	ea43 0501 	orr.w	r5, r3, r1
 800dd44:	bf34      	ite	cc
 800dd46:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800dd4a:	2300      	movcs	r3, #0
 800dd4c:	3015      	adds	r0, #21
 800dd4e:	fa02 f000 	lsl.w	r0, r2, r0
 800dd52:	fa23 f30c 	lsr.w	r3, r3, ip
 800dd56:	4303      	orrs	r3, r0
 800dd58:	461c      	mov	r4, r3
 800dd5a:	ec45 4b10 	vmov	d0, r4, r5
 800dd5e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dd62:	45b8      	cmp	r8, r7
 800dd64:	bf3a      	itte	cc
 800dd66:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800dd6a:	f1a6 0708 	subcc.w	r7, r6, #8
 800dd6e:	2300      	movcs	r3, #0
 800dd70:	380b      	subs	r0, #11
 800dd72:	d012      	beq.n	800dd9a <__b2d+0x8a>
 800dd74:	f1c0 0120 	rsb	r1, r0, #32
 800dd78:	fa23 f401 	lsr.w	r4, r3, r1
 800dd7c:	4082      	lsls	r2, r0
 800dd7e:	4322      	orrs	r2, r4
 800dd80:	4547      	cmp	r7, r8
 800dd82:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800dd86:	bf8c      	ite	hi
 800dd88:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800dd8c:	2200      	movls	r2, #0
 800dd8e:	4083      	lsls	r3, r0
 800dd90:	40ca      	lsrs	r2, r1
 800dd92:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800dd96:	4313      	orrs	r3, r2
 800dd98:	e7de      	b.n	800dd58 <__b2d+0x48>
 800dd9a:	ea42 0501 	orr.w	r5, r2, r1
 800dd9e:	e7db      	b.n	800dd58 <__b2d+0x48>
 800dda0:	3ff00000 	.word	0x3ff00000

0800dda4 <__d2b>:
 800dda4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800dda8:	460f      	mov	r7, r1
 800ddaa:	2101      	movs	r1, #1
 800ddac:	ec59 8b10 	vmov	r8, r9, d0
 800ddb0:	4616      	mov	r6, r2
 800ddb2:	f7ff fc13 	bl	800d5dc <_Balloc>
 800ddb6:	4604      	mov	r4, r0
 800ddb8:	b930      	cbnz	r0, 800ddc8 <__d2b+0x24>
 800ddba:	4602      	mov	r2, r0
 800ddbc:	4b23      	ldr	r3, [pc, #140]	@ (800de4c <__d2b+0xa8>)
 800ddbe:	4824      	ldr	r0, [pc, #144]	@ (800de50 <__d2b+0xac>)
 800ddc0:	f240 310f 	movw	r1, #783	@ 0x30f
 800ddc4:	f001 f900 	bl	800efc8 <__assert_func>
 800ddc8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800ddcc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ddd0:	b10d      	cbz	r5, 800ddd6 <__d2b+0x32>
 800ddd2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800ddd6:	9301      	str	r3, [sp, #4]
 800ddd8:	f1b8 0300 	subs.w	r3, r8, #0
 800dddc:	d023      	beq.n	800de26 <__d2b+0x82>
 800ddde:	4668      	mov	r0, sp
 800dde0:	9300      	str	r3, [sp, #0]
 800dde2:	f7ff fd0c 	bl	800d7fe <__lo0bits>
 800dde6:	e9dd 1200 	ldrd	r1, r2, [sp]
 800ddea:	b1d0      	cbz	r0, 800de22 <__d2b+0x7e>
 800ddec:	f1c0 0320 	rsb	r3, r0, #32
 800ddf0:	fa02 f303 	lsl.w	r3, r2, r3
 800ddf4:	430b      	orrs	r3, r1
 800ddf6:	40c2      	lsrs	r2, r0
 800ddf8:	6163      	str	r3, [r4, #20]
 800ddfa:	9201      	str	r2, [sp, #4]
 800ddfc:	9b01      	ldr	r3, [sp, #4]
 800ddfe:	61a3      	str	r3, [r4, #24]
 800de00:	2b00      	cmp	r3, #0
 800de02:	bf0c      	ite	eq
 800de04:	2201      	moveq	r2, #1
 800de06:	2202      	movne	r2, #2
 800de08:	6122      	str	r2, [r4, #16]
 800de0a:	b1a5      	cbz	r5, 800de36 <__d2b+0x92>
 800de0c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800de10:	4405      	add	r5, r0
 800de12:	603d      	str	r5, [r7, #0]
 800de14:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800de18:	6030      	str	r0, [r6, #0]
 800de1a:	4620      	mov	r0, r4
 800de1c:	b003      	add	sp, #12
 800de1e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800de22:	6161      	str	r1, [r4, #20]
 800de24:	e7ea      	b.n	800ddfc <__d2b+0x58>
 800de26:	a801      	add	r0, sp, #4
 800de28:	f7ff fce9 	bl	800d7fe <__lo0bits>
 800de2c:	9b01      	ldr	r3, [sp, #4]
 800de2e:	6163      	str	r3, [r4, #20]
 800de30:	3020      	adds	r0, #32
 800de32:	2201      	movs	r2, #1
 800de34:	e7e8      	b.n	800de08 <__d2b+0x64>
 800de36:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800de3a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800de3e:	6038      	str	r0, [r7, #0]
 800de40:	6918      	ldr	r0, [r3, #16]
 800de42:	f7ff fcbd 	bl	800d7c0 <__hi0bits>
 800de46:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800de4a:	e7e5      	b.n	800de18 <__d2b+0x74>
 800de4c:	08010a22 	.word	0x08010a22
 800de50:	08010a33 	.word	0x08010a33

0800de54 <__ratio>:
 800de54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800de58:	b085      	sub	sp, #20
 800de5a:	e9cd 1000 	strd	r1, r0, [sp]
 800de5e:	a902      	add	r1, sp, #8
 800de60:	f7ff ff56 	bl	800dd10 <__b2d>
 800de64:	9800      	ldr	r0, [sp, #0]
 800de66:	a903      	add	r1, sp, #12
 800de68:	ec55 4b10 	vmov	r4, r5, d0
 800de6c:	f7ff ff50 	bl	800dd10 <__b2d>
 800de70:	9b01      	ldr	r3, [sp, #4]
 800de72:	6919      	ldr	r1, [r3, #16]
 800de74:	9b00      	ldr	r3, [sp, #0]
 800de76:	691b      	ldr	r3, [r3, #16]
 800de78:	1ac9      	subs	r1, r1, r3
 800de7a:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800de7e:	1a9b      	subs	r3, r3, r2
 800de80:	ec5b ab10 	vmov	sl, fp, d0
 800de84:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800de88:	2b00      	cmp	r3, #0
 800de8a:	bfce      	itee	gt
 800de8c:	462a      	movgt	r2, r5
 800de8e:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800de92:	465a      	movle	r2, fp
 800de94:	462f      	mov	r7, r5
 800de96:	46d9      	mov	r9, fp
 800de98:	bfcc      	ite	gt
 800de9a:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800de9e:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800dea2:	464b      	mov	r3, r9
 800dea4:	4652      	mov	r2, sl
 800dea6:	4620      	mov	r0, r4
 800dea8:	4639      	mov	r1, r7
 800deaa:	f7f2 fccf 	bl	800084c <__aeabi_ddiv>
 800deae:	ec41 0b10 	vmov	d0, r0, r1
 800deb2:	b005      	add	sp, #20
 800deb4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800deb8 <__copybits>:
 800deb8:	3901      	subs	r1, #1
 800deba:	b570      	push	{r4, r5, r6, lr}
 800debc:	1149      	asrs	r1, r1, #5
 800debe:	6914      	ldr	r4, [r2, #16]
 800dec0:	3101      	adds	r1, #1
 800dec2:	f102 0314 	add.w	r3, r2, #20
 800dec6:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800deca:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800dece:	1f05      	subs	r5, r0, #4
 800ded0:	42a3      	cmp	r3, r4
 800ded2:	d30c      	bcc.n	800deee <__copybits+0x36>
 800ded4:	1aa3      	subs	r3, r4, r2
 800ded6:	3b11      	subs	r3, #17
 800ded8:	f023 0303 	bic.w	r3, r3, #3
 800dedc:	3211      	adds	r2, #17
 800dede:	42a2      	cmp	r2, r4
 800dee0:	bf88      	it	hi
 800dee2:	2300      	movhi	r3, #0
 800dee4:	4418      	add	r0, r3
 800dee6:	2300      	movs	r3, #0
 800dee8:	4288      	cmp	r0, r1
 800deea:	d305      	bcc.n	800def8 <__copybits+0x40>
 800deec:	bd70      	pop	{r4, r5, r6, pc}
 800deee:	f853 6b04 	ldr.w	r6, [r3], #4
 800def2:	f845 6f04 	str.w	r6, [r5, #4]!
 800def6:	e7eb      	b.n	800ded0 <__copybits+0x18>
 800def8:	f840 3b04 	str.w	r3, [r0], #4
 800defc:	e7f4      	b.n	800dee8 <__copybits+0x30>

0800defe <__any_on>:
 800defe:	f100 0214 	add.w	r2, r0, #20
 800df02:	6900      	ldr	r0, [r0, #16]
 800df04:	114b      	asrs	r3, r1, #5
 800df06:	4298      	cmp	r0, r3
 800df08:	b510      	push	{r4, lr}
 800df0a:	db11      	blt.n	800df30 <__any_on+0x32>
 800df0c:	dd0a      	ble.n	800df24 <__any_on+0x26>
 800df0e:	f011 011f 	ands.w	r1, r1, #31
 800df12:	d007      	beq.n	800df24 <__any_on+0x26>
 800df14:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800df18:	fa24 f001 	lsr.w	r0, r4, r1
 800df1c:	fa00 f101 	lsl.w	r1, r0, r1
 800df20:	428c      	cmp	r4, r1
 800df22:	d10b      	bne.n	800df3c <__any_on+0x3e>
 800df24:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800df28:	4293      	cmp	r3, r2
 800df2a:	d803      	bhi.n	800df34 <__any_on+0x36>
 800df2c:	2000      	movs	r0, #0
 800df2e:	bd10      	pop	{r4, pc}
 800df30:	4603      	mov	r3, r0
 800df32:	e7f7      	b.n	800df24 <__any_on+0x26>
 800df34:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800df38:	2900      	cmp	r1, #0
 800df3a:	d0f5      	beq.n	800df28 <__any_on+0x2a>
 800df3c:	2001      	movs	r0, #1
 800df3e:	e7f6      	b.n	800df2e <__any_on+0x30>

0800df40 <sulp>:
 800df40:	b570      	push	{r4, r5, r6, lr}
 800df42:	4604      	mov	r4, r0
 800df44:	460d      	mov	r5, r1
 800df46:	ec45 4b10 	vmov	d0, r4, r5
 800df4a:	4616      	mov	r6, r2
 800df4c:	f7ff feba 	bl	800dcc4 <__ulp>
 800df50:	ec51 0b10 	vmov	r0, r1, d0
 800df54:	b17e      	cbz	r6, 800df76 <sulp+0x36>
 800df56:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800df5a:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800df5e:	2b00      	cmp	r3, #0
 800df60:	dd09      	ble.n	800df76 <sulp+0x36>
 800df62:	051b      	lsls	r3, r3, #20
 800df64:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800df68:	2400      	movs	r4, #0
 800df6a:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800df6e:	4622      	mov	r2, r4
 800df70:	462b      	mov	r3, r5
 800df72:	f7f2 fb41 	bl	80005f8 <__aeabi_dmul>
 800df76:	ec41 0b10 	vmov	d0, r0, r1
 800df7a:	bd70      	pop	{r4, r5, r6, pc}
 800df7c:	0000      	movs	r0, r0
	...

0800df80 <_strtod_l>:
 800df80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800df84:	b09f      	sub	sp, #124	@ 0x7c
 800df86:	460c      	mov	r4, r1
 800df88:	9217      	str	r2, [sp, #92]	@ 0x5c
 800df8a:	2200      	movs	r2, #0
 800df8c:	921a      	str	r2, [sp, #104]	@ 0x68
 800df8e:	9005      	str	r0, [sp, #20]
 800df90:	f04f 0a00 	mov.w	sl, #0
 800df94:	f04f 0b00 	mov.w	fp, #0
 800df98:	460a      	mov	r2, r1
 800df9a:	9219      	str	r2, [sp, #100]	@ 0x64
 800df9c:	7811      	ldrb	r1, [r2, #0]
 800df9e:	292b      	cmp	r1, #43	@ 0x2b
 800dfa0:	d04a      	beq.n	800e038 <_strtod_l+0xb8>
 800dfa2:	d838      	bhi.n	800e016 <_strtod_l+0x96>
 800dfa4:	290d      	cmp	r1, #13
 800dfa6:	d832      	bhi.n	800e00e <_strtod_l+0x8e>
 800dfa8:	2908      	cmp	r1, #8
 800dfaa:	d832      	bhi.n	800e012 <_strtod_l+0x92>
 800dfac:	2900      	cmp	r1, #0
 800dfae:	d03b      	beq.n	800e028 <_strtod_l+0xa8>
 800dfb0:	2200      	movs	r2, #0
 800dfb2:	920b      	str	r2, [sp, #44]	@ 0x2c
 800dfb4:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800dfb6:	782a      	ldrb	r2, [r5, #0]
 800dfb8:	2a30      	cmp	r2, #48	@ 0x30
 800dfba:	f040 80b3 	bne.w	800e124 <_strtod_l+0x1a4>
 800dfbe:	786a      	ldrb	r2, [r5, #1]
 800dfc0:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800dfc4:	2a58      	cmp	r2, #88	@ 0x58
 800dfc6:	d16e      	bne.n	800e0a6 <_strtod_l+0x126>
 800dfc8:	9302      	str	r3, [sp, #8]
 800dfca:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800dfcc:	9301      	str	r3, [sp, #4]
 800dfce:	ab1a      	add	r3, sp, #104	@ 0x68
 800dfd0:	9300      	str	r3, [sp, #0]
 800dfd2:	4a8e      	ldr	r2, [pc, #568]	@ (800e20c <_strtod_l+0x28c>)
 800dfd4:	9805      	ldr	r0, [sp, #20]
 800dfd6:	ab1b      	add	r3, sp, #108	@ 0x6c
 800dfd8:	a919      	add	r1, sp, #100	@ 0x64
 800dfda:	f001 f88f 	bl	800f0fc <__gethex>
 800dfde:	f010 060f 	ands.w	r6, r0, #15
 800dfe2:	4604      	mov	r4, r0
 800dfe4:	d005      	beq.n	800dff2 <_strtod_l+0x72>
 800dfe6:	2e06      	cmp	r6, #6
 800dfe8:	d128      	bne.n	800e03c <_strtod_l+0xbc>
 800dfea:	3501      	adds	r5, #1
 800dfec:	2300      	movs	r3, #0
 800dfee:	9519      	str	r5, [sp, #100]	@ 0x64
 800dff0:	930b      	str	r3, [sp, #44]	@ 0x2c
 800dff2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800dff4:	2b00      	cmp	r3, #0
 800dff6:	f040 858e 	bne.w	800eb16 <_strtod_l+0xb96>
 800dffa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800dffc:	b1cb      	cbz	r3, 800e032 <_strtod_l+0xb2>
 800dffe:	4652      	mov	r2, sl
 800e000:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800e004:	ec43 2b10 	vmov	d0, r2, r3
 800e008:	b01f      	add	sp, #124	@ 0x7c
 800e00a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e00e:	2920      	cmp	r1, #32
 800e010:	d1ce      	bne.n	800dfb0 <_strtod_l+0x30>
 800e012:	3201      	adds	r2, #1
 800e014:	e7c1      	b.n	800df9a <_strtod_l+0x1a>
 800e016:	292d      	cmp	r1, #45	@ 0x2d
 800e018:	d1ca      	bne.n	800dfb0 <_strtod_l+0x30>
 800e01a:	2101      	movs	r1, #1
 800e01c:	910b      	str	r1, [sp, #44]	@ 0x2c
 800e01e:	1c51      	adds	r1, r2, #1
 800e020:	9119      	str	r1, [sp, #100]	@ 0x64
 800e022:	7852      	ldrb	r2, [r2, #1]
 800e024:	2a00      	cmp	r2, #0
 800e026:	d1c5      	bne.n	800dfb4 <_strtod_l+0x34>
 800e028:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800e02a:	9419      	str	r4, [sp, #100]	@ 0x64
 800e02c:	2b00      	cmp	r3, #0
 800e02e:	f040 8570 	bne.w	800eb12 <_strtod_l+0xb92>
 800e032:	4652      	mov	r2, sl
 800e034:	465b      	mov	r3, fp
 800e036:	e7e5      	b.n	800e004 <_strtod_l+0x84>
 800e038:	2100      	movs	r1, #0
 800e03a:	e7ef      	b.n	800e01c <_strtod_l+0x9c>
 800e03c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800e03e:	b13a      	cbz	r2, 800e050 <_strtod_l+0xd0>
 800e040:	2135      	movs	r1, #53	@ 0x35
 800e042:	a81c      	add	r0, sp, #112	@ 0x70
 800e044:	f7ff ff38 	bl	800deb8 <__copybits>
 800e048:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e04a:	9805      	ldr	r0, [sp, #20]
 800e04c:	f7ff fb06 	bl	800d65c <_Bfree>
 800e050:	3e01      	subs	r6, #1
 800e052:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800e054:	2e04      	cmp	r6, #4
 800e056:	d806      	bhi.n	800e066 <_strtod_l+0xe6>
 800e058:	e8df f006 	tbb	[pc, r6]
 800e05c:	201d0314 	.word	0x201d0314
 800e060:	14          	.byte	0x14
 800e061:	00          	.byte	0x00
 800e062:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800e066:	05e1      	lsls	r1, r4, #23
 800e068:	bf48      	it	mi
 800e06a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800e06e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800e072:	0d1b      	lsrs	r3, r3, #20
 800e074:	051b      	lsls	r3, r3, #20
 800e076:	2b00      	cmp	r3, #0
 800e078:	d1bb      	bne.n	800dff2 <_strtod_l+0x72>
 800e07a:	f7fe fbd5 	bl	800c828 <__errno>
 800e07e:	2322      	movs	r3, #34	@ 0x22
 800e080:	6003      	str	r3, [r0, #0]
 800e082:	e7b6      	b.n	800dff2 <_strtod_l+0x72>
 800e084:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800e088:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800e08c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800e090:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800e094:	e7e7      	b.n	800e066 <_strtod_l+0xe6>
 800e096:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 800e214 <_strtod_l+0x294>
 800e09a:	e7e4      	b.n	800e066 <_strtod_l+0xe6>
 800e09c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800e0a0:	f04f 3aff 	mov.w	sl, #4294967295
 800e0a4:	e7df      	b.n	800e066 <_strtod_l+0xe6>
 800e0a6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e0a8:	1c5a      	adds	r2, r3, #1
 800e0aa:	9219      	str	r2, [sp, #100]	@ 0x64
 800e0ac:	785b      	ldrb	r3, [r3, #1]
 800e0ae:	2b30      	cmp	r3, #48	@ 0x30
 800e0b0:	d0f9      	beq.n	800e0a6 <_strtod_l+0x126>
 800e0b2:	2b00      	cmp	r3, #0
 800e0b4:	d09d      	beq.n	800dff2 <_strtod_l+0x72>
 800e0b6:	2301      	movs	r3, #1
 800e0b8:	9309      	str	r3, [sp, #36]	@ 0x24
 800e0ba:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e0bc:	930c      	str	r3, [sp, #48]	@ 0x30
 800e0be:	2300      	movs	r3, #0
 800e0c0:	9308      	str	r3, [sp, #32]
 800e0c2:	930a      	str	r3, [sp, #40]	@ 0x28
 800e0c4:	461f      	mov	r7, r3
 800e0c6:	220a      	movs	r2, #10
 800e0c8:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800e0ca:	7805      	ldrb	r5, [r0, #0]
 800e0cc:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800e0d0:	b2d9      	uxtb	r1, r3
 800e0d2:	2909      	cmp	r1, #9
 800e0d4:	d928      	bls.n	800e128 <_strtod_l+0x1a8>
 800e0d6:	494e      	ldr	r1, [pc, #312]	@ (800e210 <_strtod_l+0x290>)
 800e0d8:	2201      	movs	r2, #1
 800e0da:	f000 ff59 	bl	800ef90 <strncmp>
 800e0de:	2800      	cmp	r0, #0
 800e0e0:	d032      	beq.n	800e148 <_strtod_l+0x1c8>
 800e0e2:	2000      	movs	r0, #0
 800e0e4:	462a      	mov	r2, r5
 800e0e6:	4681      	mov	r9, r0
 800e0e8:	463d      	mov	r5, r7
 800e0ea:	4603      	mov	r3, r0
 800e0ec:	2a65      	cmp	r2, #101	@ 0x65
 800e0ee:	d001      	beq.n	800e0f4 <_strtod_l+0x174>
 800e0f0:	2a45      	cmp	r2, #69	@ 0x45
 800e0f2:	d114      	bne.n	800e11e <_strtod_l+0x19e>
 800e0f4:	b91d      	cbnz	r5, 800e0fe <_strtod_l+0x17e>
 800e0f6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e0f8:	4302      	orrs	r2, r0
 800e0fa:	d095      	beq.n	800e028 <_strtod_l+0xa8>
 800e0fc:	2500      	movs	r5, #0
 800e0fe:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800e100:	1c62      	adds	r2, r4, #1
 800e102:	9219      	str	r2, [sp, #100]	@ 0x64
 800e104:	7862      	ldrb	r2, [r4, #1]
 800e106:	2a2b      	cmp	r2, #43	@ 0x2b
 800e108:	d077      	beq.n	800e1fa <_strtod_l+0x27a>
 800e10a:	2a2d      	cmp	r2, #45	@ 0x2d
 800e10c:	d07b      	beq.n	800e206 <_strtod_l+0x286>
 800e10e:	f04f 0c00 	mov.w	ip, #0
 800e112:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800e116:	2909      	cmp	r1, #9
 800e118:	f240 8082 	bls.w	800e220 <_strtod_l+0x2a0>
 800e11c:	9419      	str	r4, [sp, #100]	@ 0x64
 800e11e:	f04f 0800 	mov.w	r8, #0
 800e122:	e0a2      	b.n	800e26a <_strtod_l+0x2ea>
 800e124:	2300      	movs	r3, #0
 800e126:	e7c7      	b.n	800e0b8 <_strtod_l+0x138>
 800e128:	2f08      	cmp	r7, #8
 800e12a:	bfd5      	itete	le
 800e12c:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 800e12e:	9908      	ldrgt	r1, [sp, #32]
 800e130:	fb02 3301 	mlale	r3, r2, r1, r3
 800e134:	fb02 3301 	mlagt	r3, r2, r1, r3
 800e138:	f100 0001 	add.w	r0, r0, #1
 800e13c:	bfd4      	ite	le
 800e13e:	930a      	strle	r3, [sp, #40]	@ 0x28
 800e140:	9308      	strgt	r3, [sp, #32]
 800e142:	3701      	adds	r7, #1
 800e144:	9019      	str	r0, [sp, #100]	@ 0x64
 800e146:	e7bf      	b.n	800e0c8 <_strtod_l+0x148>
 800e148:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e14a:	1c5a      	adds	r2, r3, #1
 800e14c:	9219      	str	r2, [sp, #100]	@ 0x64
 800e14e:	785a      	ldrb	r2, [r3, #1]
 800e150:	b37f      	cbz	r7, 800e1b2 <_strtod_l+0x232>
 800e152:	4681      	mov	r9, r0
 800e154:	463d      	mov	r5, r7
 800e156:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800e15a:	2b09      	cmp	r3, #9
 800e15c:	d912      	bls.n	800e184 <_strtod_l+0x204>
 800e15e:	2301      	movs	r3, #1
 800e160:	e7c4      	b.n	800e0ec <_strtod_l+0x16c>
 800e162:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e164:	1c5a      	adds	r2, r3, #1
 800e166:	9219      	str	r2, [sp, #100]	@ 0x64
 800e168:	785a      	ldrb	r2, [r3, #1]
 800e16a:	3001      	adds	r0, #1
 800e16c:	2a30      	cmp	r2, #48	@ 0x30
 800e16e:	d0f8      	beq.n	800e162 <_strtod_l+0x1e2>
 800e170:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800e174:	2b08      	cmp	r3, #8
 800e176:	f200 84d3 	bhi.w	800eb20 <_strtod_l+0xba0>
 800e17a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e17c:	930c      	str	r3, [sp, #48]	@ 0x30
 800e17e:	4681      	mov	r9, r0
 800e180:	2000      	movs	r0, #0
 800e182:	4605      	mov	r5, r0
 800e184:	3a30      	subs	r2, #48	@ 0x30
 800e186:	f100 0301 	add.w	r3, r0, #1
 800e18a:	d02a      	beq.n	800e1e2 <_strtod_l+0x262>
 800e18c:	4499      	add	r9, r3
 800e18e:	eb00 0c05 	add.w	ip, r0, r5
 800e192:	462b      	mov	r3, r5
 800e194:	210a      	movs	r1, #10
 800e196:	4563      	cmp	r3, ip
 800e198:	d10d      	bne.n	800e1b6 <_strtod_l+0x236>
 800e19a:	1c69      	adds	r1, r5, #1
 800e19c:	4401      	add	r1, r0
 800e19e:	4428      	add	r0, r5
 800e1a0:	2808      	cmp	r0, #8
 800e1a2:	dc16      	bgt.n	800e1d2 <_strtod_l+0x252>
 800e1a4:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800e1a6:	230a      	movs	r3, #10
 800e1a8:	fb03 2300 	mla	r3, r3, r0, r2
 800e1ac:	930a      	str	r3, [sp, #40]	@ 0x28
 800e1ae:	2300      	movs	r3, #0
 800e1b0:	e018      	b.n	800e1e4 <_strtod_l+0x264>
 800e1b2:	4638      	mov	r0, r7
 800e1b4:	e7da      	b.n	800e16c <_strtod_l+0x1ec>
 800e1b6:	2b08      	cmp	r3, #8
 800e1b8:	f103 0301 	add.w	r3, r3, #1
 800e1bc:	dc03      	bgt.n	800e1c6 <_strtod_l+0x246>
 800e1be:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800e1c0:	434e      	muls	r6, r1
 800e1c2:	960a      	str	r6, [sp, #40]	@ 0x28
 800e1c4:	e7e7      	b.n	800e196 <_strtod_l+0x216>
 800e1c6:	2b10      	cmp	r3, #16
 800e1c8:	bfde      	ittt	le
 800e1ca:	9e08      	ldrle	r6, [sp, #32]
 800e1cc:	434e      	mulle	r6, r1
 800e1ce:	9608      	strle	r6, [sp, #32]
 800e1d0:	e7e1      	b.n	800e196 <_strtod_l+0x216>
 800e1d2:	280f      	cmp	r0, #15
 800e1d4:	dceb      	bgt.n	800e1ae <_strtod_l+0x22e>
 800e1d6:	9808      	ldr	r0, [sp, #32]
 800e1d8:	230a      	movs	r3, #10
 800e1da:	fb03 2300 	mla	r3, r3, r0, r2
 800e1de:	9308      	str	r3, [sp, #32]
 800e1e0:	e7e5      	b.n	800e1ae <_strtod_l+0x22e>
 800e1e2:	4629      	mov	r1, r5
 800e1e4:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800e1e6:	1c50      	adds	r0, r2, #1
 800e1e8:	9019      	str	r0, [sp, #100]	@ 0x64
 800e1ea:	7852      	ldrb	r2, [r2, #1]
 800e1ec:	4618      	mov	r0, r3
 800e1ee:	460d      	mov	r5, r1
 800e1f0:	e7b1      	b.n	800e156 <_strtod_l+0x1d6>
 800e1f2:	f04f 0900 	mov.w	r9, #0
 800e1f6:	2301      	movs	r3, #1
 800e1f8:	e77d      	b.n	800e0f6 <_strtod_l+0x176>
 800e1fa:	f04f 0c00 	mov.w	ip, #0
 800e1fe:	1ca2      	adds	r2, r4, #2
 800e200:	9219      	str	r2, [sp, #100]	@ 0x64
 800e202:	78a2      	ldrb	r2, [r4, #2]
 800e204:	e785      	b.n	800e112 <_strtod_l+0x192>
 800e206:	f04f 0c01 	mov.w	ip, #1
 800e20a:	e7f8      	b.n	800e1fe <_strtod_l+0x27e>
 800e20c:	08010ba0 	.word	0x08010ba0
 800e210:	08010b88 	.word	0x08010b88
 800e214:	7ff00000 	.word	0x7ff00000
 800e218:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800e21a:	1c51      	adds	r1, r2, #1
 800e21c:	9119      	str	r1, [sp, #100]	@ 0x64
 800e21e:	7852      	ldrb	r2, [r2, #1]
 800e220:	2a30      	cmp	r2, #48	@ 0x30
 800e222:	d0f9      	beq.n	800e218 <_strtod_l+0x298>
 800e224:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800e228:	2908      	cmp	r1, #8
 800e22a:	f63f af78 	bhi.w	800e11e <_strtod_l+0x19e>
 800e22e:	3a30      	subs	r2, #48	@ 0x30
 800e230:	920e      	str	r2, [sp, #56]	@ 0x38
 800e232:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800e234:	920f      	str	r2, [sp, #60]	@ 0x3c
 800e236:	f04f 080a 	mov.w	r8, #10
 800e23a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800e23c:	1c56      	adds	r6, r2, #1
 800e23e:	9619      	str	r6, [sp, #100]	@ 0x64
 800e240:	7852      	ldrb	r2, [r2, #1]
 800e242:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800e246:	f1be 0f09 	cmp.w	lr, #9
 800e24a:	d939      	bls.n	800e2c0 <_strtod_l+0x340>
 800e24c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800e24e:	1a76      	subs	r6, r6, r1
 800e250:	2e08      	cmp	r6, #8
 800e252:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800e256:	dc03      	bgt.n	800e260 <_strtod_l+0x2e0>
 800e258:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800e25a:	4588      	cmp	r8, r1
 800e25c:	bfa8      	it	ge
 800e25e:	4688      	movge	r8, r1
 800e260:	f1bc 0f00 	cmp.w	ip, #0
 800e264:	d001      	beq.n	800e26a <_strtod_l+0x2ea>
 800e266:	f1c8 0800 	rsb	r8, r8, #0
 800e26a:	2d00      	cmp	r5, #0
 800e26c:	d14e      	bne.n	800e30c <_strtod_l+0x38c>
 800e26e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800e270:	4308      	orrs	r0, r1
 800e272:	f47f aebe 	bne.w	800dff2 <_strtod_l+0x72>
 800e276:	2b00      	cmp	r3, #0
 800e278:	f47f aed6 	bne.w	800e028 <_strtod_l+0xa8>
 800e27c:	2a69      	cmp	r2, #105	@ 0x69
 800e27e:	d028      	beq.n	800e2d2 <_strtod_l+0x352>
 800e280:	dc25      	bgt.n	800e2ce <_strtod_l+0x34e>
 800e282:	2a49      	cmp	r2, #73	@ 0x49
 800e284:	d025      	beq.n	800e2d2 <_strtod_l+0x352>
 800e286:	2a4e      	cmp	r2, #78	@ 0x4e
 800e288:	f47f aece 	bne.w	800e028 <_strtod_l+0xa8>
 800e28c:	499b      	ldr	r1, [pc, #620]	@ (800e4fc <_strtod_l+0x57c>)
 800e28e:	a819      	add	r0, sp, #100	@ 0x64
 800e290:	f001 f956 	bl	800f540 <__match>
 800e294:	2800      	cmp	r0, #0
 800e296:	f43f aec7 	beq.w	800e028 <_strtod_l+0xa8>
 800e29a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e29c:	781b      	ldrb	r3, [r3, #0]
 800e29e:	2b28      	cmp	r3, #40	@ 0x28
 800e2a0:	d12e      	bne.n	800e300 <_strtod_l+0x380>
 800e2a2:	4997      	ldr	r1, [pc, #604]	@ (800e500 <_strtod_l+0x580>)
 800e2a4:	aa1c      	add	r2, sp, #112	@ 0x70
 800e2a6:	a819      	add	r0, sp, #100	@ 0x64
 800e2a8:	f001 f95e 	bl	800f568 <__hexnan>
 800e2ac:	2805      	cmp	r0, #5
 800e2ae:	d127      	bne.n	800e300 <_strtod_l+0x380>
 800e2b0:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800e2b2:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800e2b6:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800e2ba:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800e2be:	e698      	b.n	800dff2 <_strtod_l+0x72>
 800e2c0:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800e2c2:	fb08 2101 	mla	r1, r8, r1, r2
 800e2c6:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800e2ca:	920e      	str	r2, [sp, #56]	@ 0x38
 800e2cc:	e7b5      	b.n	800e23a <_strtod_l+0x2ba>
 800e2ce:	2a6e      	cmp	r2, #110	@ 0x6e
 800e2d0:	e7da      	b.n	800e288 <_strtod_l+0x308>
 800e2d2:	498c      	ldr	r1, [pc, #560]	@ (800e504 <_strtod_l+0x584>)
 800e2d4:	a819      	add	r0, sp, #100	@ 0x64
 800e2d6:	f001 f933 	bl	800f540 <__match>
 800e2da:	2800      	cmp	r0, #0
 800e2dc:	f43f aea4 	beq.w	800e028 <_strtod_l+0xa8>
 800e2e0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e2e2:	4989      	ldr	r1, [pc, #548]	@ (800e508 <_strtod_l+0x588>)
 800e2e4:	3b01      	subs	r3, #1
 800e2e6:	a819      	add	r0, sp, #100	@ 0x64
 800e2e8:	9319      	str	r3, [sp, #100]	@ 0x64
 800e2ea:	f001 f929 	bl	800f540 <__match>
 800e2ee:	b910      	cbnz	r0, 800e2f6 <_strtod_l+0x376>
 800e2f0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e2f2:	3301      	adds	r3, #1
 800e2f4:	9319      	str	r3, [sp, #100]	@ 0x64
 800e2f6:	f8df b220 	ldr.w	fp, [pc, #544]	@ 800e518 <_strtod_l+0x598>
 800e2fa:	f04f 0a00 	mov.w	sl, #0
 800e2fe:	e678      	b.n	800dff2 <_strtod_l+0x72>
 800e300:	4882      	ldr	r0, [pc, #520]	@ (800e50c <_strtod_l+0x58c>)
 800e302:	f000 fe59 	bl	800efb8 <nan>
 800e306:	ec5b ab10 	vmov	sl, fp, d0
 800e30a:	e672      	b.n	800dff2 <_strtod_l+0x72>
 800e30c:	eba8 0309 	sub.w	r3, r8, r9
 800e310:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800e312:	9309      	str	r3, [sp, #36]	@ 0x24
 800e314:	2f00      	cmp	r7, #0
 800e316:	bf08      	it	eq
 800e318:	462f      	moveq	r7, r5
 800e31a:	2d10      	cmp	r5, #16
 800e31c:	462c      	mov	r4, r5
 800e31e:	bfa8      	it	ge
 800e320:	2410      	movge	r4, #16
 800e322:	f7f2 f8ef 	bl	8000504 <__aeabi_ui2d>
 800e326:	2d09      	cmp	r5, #9
 800e328:	4682      	mov	sl, r0
 800e32a:	468b      	mov	fp, r1
 800e32c:	dc13      	bgt.n	800e356 <_strtod_l+0x3d6>
 800e32e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e330:	2b00      	cmp	r3, #0
 800e332:	f43f ae5e 	beq.w	800dff2 <_strtod_l+0x72>
 800e336:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e338:	dd78      	ble.n	800e42c <_strtod_l+0x4ac>
 800e33a:	2b16      	cmp	r3, #22
 800e33c:	dc5f      	bgt.n	800e3fe <_strtod_l+0x47e>
 800e33e:	4974      	ldr	r1, [pc, #464]	@ (800e510 <_strtod_l+0x590>)
 800e340:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800e344:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e348:	4652      	mov	r2, sl
 800e34a:	465b      	mov	r3, fp
 800e34c:	f7f2 f954 	bl	80005f8 <__aeabi_dmul>
 800e350:	4682      	mov	sl, r0
 800e352:	468b      	mov	fp, r1
 800e354:	e64d      	b.n	800dff2 <_strtod_l+0x72>
 800e356:	4b6e      	ldr	r3, [pc, #440]	@ (800e510 <_strtod_l+0x590>)
 800e358:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800e35c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800e360:	f7f2 f94a 	bl	80005f8 <__aeabi_dmul>
 800e364:	4682      	mov	sl, r0
 800e366:	9808      	ldr	r0, [sp, #32]
 800e368:	468b      	mov	fp, r1
 800e36a:	f7f2 f8cb 	bl	8000504 <__aeabi_ui2d>
 800e36e:	4602      	mov	r2, r0
 800e370:	460b      	mov	r3, r1
 800e372:	4650      	mov	r0, sl
 800e374:	4659      	mov	r1, fp
 800e376:	f7f1 ff89 	bl	800028c <__adddf3>
 800e37a:	2d0f      	cmp	r5, #15
 800e37c:	4682      	mov	sl, r0
 800e37e:	468b      	mov	fp, r1
 800e380:	ddd5      	ble.n	800e32e <_strtod_l+0x3ae>
 800e382:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e384:	1b2c      	subs	r4, r5, r4
 800e386:	441c      	add	r4, r3
 800e388:	2c00      	cmp	r4, #0
 800e38a:	f340 8096 	ble.w	800e4ba <_strtod_l+0x53a>
 800e38e:	f014 030f 	ands.w	r3, r4, #15
 800e392:	d00a      	beq.n	800e3aa <_strtod_l+0x42a>
 800e394:	495e      	ldr	r1, [pc, #376]	@ (800e510 <_strtod_l+0x590>)
 800e396:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800e39a:	4652      	mov	r2, sl
 800e39c:	465b      	mov	r3, fp
 800e39e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e3a2:	f7f2 f929 	bl	80005f8 <__aeabi_dmul>
 800e3a6:	4682      	mov	sl, r0
 800e3a8:	468b      	mov	fp, r1
 800e3aa:	f034 040f 	bics.w	r4, r4, #15
 800e3ae:	d073      	beq.n	800e498 <_strtod_l+0x518>
 800e3b0:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800e3b4:	dd48      	ble.n	800e448 <_strtod_l+0x4c8>
 800e3b6:	2400      	movs	r4, #0
 800e3b8:	46a0      	mov	r8, r4
 800e3ba:	940a      	str	r4, [sp, #40]	@ 0x28
 800e3bc:	46a1      	mov	r9, r4
 800e3be:	9a05      	ldr	r2, [sp, #20]
 800e3c0:	f8df b154 	ldr.w	fp, [pc, #340]	@ 800e518 <_strtod_l+0x598>
 800e3c4:	2322      	movs	r3, #34	@ 0x22
 800e3c6:	6013      	str	r3, [r2, #0]
 800e3c8:	f04f 0a00 	mov.w	sl, #0
 800e3cc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e3ce:	2b00      	cmp	r3, #0
 800e3d0:	f43f ae0f 	beq.w	800dff2 <_strtod_l+0x72>
 800e3d4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e3d6:	9805      	ldr	r0, [sp, #20]
 800e3d8:	f7ff f940 	bl	800d65c <_Bfree>
 800e3dc:	9805      	ldr	r0, [sp, #20]
 800e3de:	4649      	mov	r1, r9
 800e3e0:	f7ff f93c 	bl	800d65c <_Bfree>
 800e3e4:	9805      	ldr	r0, [sp, #20]
 800e3e6:	4641      	mov	r1, r8
 800e3e8:	f7ff f938 	bl	800d65c <_Bfree>
 800e3ec:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800e3ee:	9805      	ldr	r0, [sp, #20]
 800e3f0:	f7ff f934 	bl	800d65c <_Bfree>
 800e3f4:	9805      	ldr	r0, [sp, #20]
 800e3f6:	4621      	mov	r1, r4
 800e3f8:	f7ff f930 	bl	800d65c <_Bfree>
 800e3fc:	e5f9      	b.n	800dff2 <_strtod_l+0x72>
 800e3fe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e400:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800e404:	4293      	cmp	r3, r2
 800e406:	dbbc      	blt.n	800e382 <_strtod_l+0x402>
 800e408:	4c41      	ldr	r4, [pc, #260]	@ (800e510 <_strtod_l+0x590>)
 800e40a:	f1c5 050f 	rsb	r5, r5, #15
 800e40e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800e412:	4652      	mov	r2, sl
 800e414:	465b      	mov	r3, fp
 800e416:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e41a:	f7f2 f8ed 	bl	80005f8 <__aeabi_dmul>
 800e41e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e420:	1b5d      	subs	r5, r3, r5
 800e422:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800e426:	e9d4 2300 	ldrd	r2, r3, [r4]
 800e42a:	e78f      	b.n	800e34c <_strtod_l+0x3cc>
 800e42c:	3316      	adds	r3, #22
 800e42e:	dba8      	blt.n	800e382 <_strtod_l+0x402>
 800e430:	4b37      	ldr	r3, [pc, #220]	@ (800e510 <_strtod_l+0x590>)
 800e432:	eba9 0808 	sub.w	r8, r9, r8
 800e436:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800e43a:	e9d8 2300 	ldrd	r2, r3, [r8]
 800e43e:	4650      	mov	r0, sl
 800e440:	4659      	mov	r1, fp
 800e442:	f7f2 fa03 	bl	800084c <__aeabi_ddiv>
 800e446:	e783      	b.n	800e350 <_strtod_l+0x3d0>
 800e448:	4b32      	ldr	r3, [pc, #200]	@ (800e514 <_strtod_l+0x594>)
 800e44a:	9308      	str	r3, [sp, #32]
 800e44c:	2300      	movs	r3, #0
 800e44e:	1124      	asrs	r4, r4, #4
 800e450:	4650      	mov	r0, sl
 800e452:	4659      	mov	r1, fp
 800e454:	461e      	mov	r6, r3
 800e456:	2c01      	cmp	r4, #1
 800e458:	dc21      	bgt.n	800e49e <_strtod_l+0x51e>
 800e45a:	b10b      	cbz	r3, 800e460 <_strtod_l+0x4e0>
 800e45c:	4682      	mov	sl, r0
 800e45e:	468b      	mov	fp, r1
 800e460:	492c      	ldr	r1, [pc, #176]	@ (800e514 <_strtod_l+0x594>)
 800e462:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800e466:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800e46a:	4652      	mov	r2, sl
 800e46c:	465b      	mov	r3, fp
 800e46e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e472:	f7f2 f8c1 	bl	80005f8 <__aeabi_dmul>
 800e476:	4b28      	ldr	r3, [pc, #160]	@ (800e518 <_strtod_l+0x598>)
 800e478:	460a      	mov	r2, r1
 800e47a:	400b      	ands	r3, r1
 800e47c:	4927      	ldr	r1, [pc, #156]	@ (800e51c <_strtod_l+0x59c>)
 800e47e:	428b      	cmp	r3, r1
 800e480:	4682      	mov	sl, r0
 800e482:	d898      	bhi.n	800e3b6 <_strtod_l+0x436>
 800e484:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800e488:	428b      	cmp	r3, r1
 800e48a:	bf86      	itte	hi
 800e48c:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 800e520 <_strtod_l+0x5a0>
 800e490:	f04f 3aff 	movhi.w	sl, #4294967295
 800e494:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800e498:	2300      	movs	r3, #0
 800e49a:	9308      	str	r3, [sp, #32]
 800e49c:	e07a      	b.n	800e594 <_strtod_l+0x614>
 800e49e:	07e2      	lsls	r2, r4, #31
 800e4a0:	d505      	bpl.n	800e4ae <_strtod_l+0x52e>
 800e4a2:	9b08      	ldr	r3, [sp, #32]
 800e4a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e4a8:	f7f2 f8a6 	bl	80005f8 <__aeabi_dmul>
 800e4ac:	2301      	movs	r3, #1
 800e4ae:	9a08      	ldr	r2, [sp, #32]
 800e4b0:	3208      	adds	r2, #8
 800e4b2:	3601      	adds	r6, #1
 800e4b4:	1064      	asrs	r4, r4, #1
 800e4b6:	9208      	str	r2, [sp, #32]
 800e4b8:	e7cd      	b.n	800e456 <_strtod_l+0x4d6>
 800e4ba:	d0ed      	beq.n	800e498 <_strtod_l+0x518>
 800e4bc:	4264      	negs	r4, r4
 800e4be:	f014 020f 	ands.w	r2, r4, #15
 800e4c2:	d00a      	beq.n	800e4da <_strtod_l+0x55a>
 800e4c4:	4b12      	ldr	r3, [pc, #72]	@ (800e510 <_strtod_l+0x590>)
 800e4c6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e4ca:	4650      	mov	r0, sl
 800e4cc:	4659      	mov	r1, fp
 800e4ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e4d2:	f7f2 f9bb 	bl	800084c <__aeabi_ddiv>
 800e4d6:	4682      	mov	sl, r0
 800e4d8:	468b      	mov	fp, r1
 800e4da:	1124      	asrs	r4, r4, #4
 800e4dc:	d0dc      	beq.n	800e498 <_strtod_l+0x518>
 800e4de:	2c1f      	cmp	r4, #31
 800e4e0:	dd20      	ble.n	800e524 <_strtod_l+0x5a4>
 800e4e2:	2400      	movs	r4, #0
 800e4e4:	46a0      	mov	r8, r4
 800e4e6:	940a      	str	r4, [sp, #40]	@ 0x28
 800e4e8:	46a1      	mov	r9, r4
 800e4ea:	9a05      	ldr	r2, [sp, #20]
 800e4ec:	2322      	movs	r3, #34	@ 0x22
 800e4ee:	f04f 0a00 	mov.w	sl, #0
 800e4f2:	f04f 0b00 	mov.w	fp, #0
 800e4f6:	6013      	str	r3, [r2, #0]
 800e4f8:	e768      	b.n	800e3cc <_strtod_l+0x44c>
 800e4fa:	bf00      	nop
 800e4fc:	0801097a 	.word	0x0801097a
 800e500:	08010b8c 	.word	0x08010b8c
 800e504:	08010972 	.word	0x08010972
 800e508:	080109a9 	.word	0x080109a9
 800e50c:	08010c34 	.word	0x08010c34
 800e510:	08010ac0 	.word	0x08010ac0
 800e514:	08010a98 	.word	0x08010a98
 800e518:	7ff00000 	.word	0x7ff00000
 800e51c:	7ca00000 	.word	0x7ca00000
 800e520:	7fefffff 	.word	0x7fefffff
 800e524:	f014 0310 	ands.w	r3, r4, #16
 800e528:	bf18      	it	ne
 800e52a:	236a      	movne	r3, #106	@ 0x6a
 800e52c:	4ea9      	ldr	r6, [pc, #676]	@ (800e7d4 <_strtod_l+0x854>)
 800e52e:	9308      	str	r3, [sp, #32]
 800e530:	4650      	mov	r0, sl
 800e532:	4659      	mov	r1, fp
 800e534:	2300      	movs	r3, #0
 800e536:	07e2      	lsls	r2, r4, #31
 800e538:	d504      	bpl.n	800e544 <_strtod_l+0x5c4>
 800e53a:	e9d6 2300 	ldrd	r2, r3, [r6]
 800e53e:	f7f2 f85b 	bl	80005f8 <__aeabi_dmul>
 800e542:	2301      	movs	r3, #1
 800e544:	1064      	asrs	r4, r4, #1
 800e546:	f106 0608 	add.w	r6, r6, #8
 800e54a:	d1f4      	bne.n	800e536 <_strtod_l+0x5b6>
 800e54c:	b10b      	cbz	r3, 800e552 <_strtod_l+0x5d2>
 800e54e:	4682      	mov	sl, r0
 800e550:	468b      	mov	fp, r1
 800e552:	9b08      	ldr	r3, [sp, #32]
 800e554:	b1b3      	cbz	r3, 800e584 <_strtod_l+0x604>
 800e556:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800e55a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800e55e:	2b00      	cmp	r3, #0
 800e560:	4659      	mov	r1, fp
 800e562:	dd0f      	ble.n	800e584 <_strtod_l+0x604>
 800e564:	2b1f      	cmp	r3, #31
 800e566:	dd55      	ble.n	800e614 <_strtod_l+0x694>
 800e568:	2b34      	cmp	r3, #52	@ 0x34
 800e56a:	bfde      	ittt	le
 800e56c:	f04f 33ff 	movle.w	r3, #4294967295
 800e570:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800e574:	4093      	lslle	r3, r2
 800e576:	f04f 0a00 	mov.w	sl, #0
 800e57a:	bfcc      	ite	gt
 800e57c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800e580:	ea03 0b01 	andle.w	fp, r3, r1
 800e584:	2200      	movs	r2, #0
 800e586:	2300      	movs	r3, #0
 800e588:	4650      	mov	r0, sl
 800e58a:	4659      	mov	r1, fp
 800e58c:	f7f2 fa9c 	bl	8000ac8 <__aeabi_dcmpeq>
 800e590:	2800      	cmp	r0, #0
 800e592:	d1a6      	bne.n	800e4e2 <_strtod_l+0x562>
 800e594:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e596:	9300      	str	r3, [sp, #0]
 800e598:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800e59a:	9805      	ldr	r0, [sp, #20]
 800e59c:	462b      	mov	r3, r5
 800e59e:	463a      	mov	r2, r7
 800e5a0:	f7ff f8c4 	bl	800d72c <__s2b>
 800e5a4:	900a      	str	r0, [sp, #40]	@ 0x28
 800e5a6:	2800      	cmp	r0, #0
 800e5a8:	f43f af05 	beq.w	800e3b6 <_strtod_l+0x436>
 800e5ac:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e5ae:	2a00      	cmp	r2, #0
 800e5b0:	eba9 0308 	sub.w	r3, r9, r8
 800e5b4:	bfa8      	it	ge
 800e5b6:	2300      	movge	r3, #0
 800e5b8:	9312      	str	r3, [sp, #72]	@ 0x48
 800e5ba:	2400      	movs	r4, #0
 800e5bc:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800e5c0:	9316      	str	r3, [sp, #88]	@ 0x58
 800e5c2:	46a0      	mov	r8, r4
 800e5c4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e5c6:	9805      	ldr	r0, [sp, #20]
 800e5c8:	6859      	ldr	r1, [r3, #4]
 800e5ca:	f7ff f807 	bl	800d5dc <_Balloc>
 800e5ce:	4681      	mov	r9, r0
 800e5d0:	2800      	cmp	r0, #0
 800e5d2:	f43f aef4 	beq.w	800e3be <_strtod_l+0x43e>
 800e5d6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e5d8:	691a      	ldr	r2, [r3, #16]
 800e5da:	3202      	adds	r2, #2
 800e5dc:	f103 010c 	add.w	r1, r3, #12
 800e5e0:	0092      	lsls	r2, r2, #2
 800e5e2:	300c      	adds	r0, #12
 800e5e4:	f7fe f94d 	bl	800c882 <memcpy>
 800e5e8:	ec4b ab10 	vmov	d0, sl, fp
 800e5ec:	9805      	ldr	r0, [sp, #20]
 800e5ee:	aa1c      	add	r2, sp, #112	@ 0x70
 800e5f0:	a91b      	add	r1, sp, #108	@ 0x6c
 800e5f2:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800e5f6:	f7ff fbd5 	bl	800dda4 <__d2b>
 800e5fa:	901a      	str	r0, [sp, #104]	@ 0x68
 800e5fc:	2800      	cmp	r0, #0
 800e5fe:	f43f aede 	beq.w	800e3be <_strtod_l+0x43e>
 800e602:	9805      	ldr	r0, [sp, #20]
 800e604:	2101      	movs	r1, #1
 800e606:	f7ff f927 	bl	800d858 <__i2b>
 800e60a:	4680      	mov	r8, r0
 800e60c:	b948      	cbnz	r0, 800e622 <_strtod_l+0x6a2>
 800e60e:	f04f 0800 	mov.w	r8, #0
 800e612:	e6d4      	b.n	800e3be <_strtod_l+0x43e>
 800e614:	f04f 32ff 	mov.w	r2, #4294967295
 800e618:	fa02 f303 	lsl.w	r3, r2, r3
 800e61c:	ea03 0a0a 	and.w	sl, r3, sl
 800e620:	e7b0      	b.n	800e584 <_strtod_l+0x604>
 800e622:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800e624:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800e626:	2d00      	cmp	r5, #0
 800e628:	bfab      	itete	ge
 800e62a:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800e62c:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800e62e:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800e630:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800e632:	bfac      	ite	ge
 800e634:	18ef      	addge	r7, r5, r3
 800e636:	1b5e      	sublt	r6, r3, r5
 800e638:	9b08      	ldr	r3, [sp, #32]
 800e63a:	1aed      	subs	r5, r5, r3
 800e63c:	4415      	add	r5, r2
 800e63e:	4b66      	ldr	r3, [pc, #408]	@ (800e7d8 <_strtod_l+0x858>)
 800e640:	3d01      	subs	r5, #1
 800e642:	429d      	cmp	r5, r3
 800e644:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800e648:	da50      	bge.n	800e6ec <_strtod_l+0x76c>
 800e64a:	1b5b      	subs	r3, r3, r5
 800e64c:	2b1f      	cmp	r3, #31
 800e64e:	eba2 0203 	sub.w	r2, r2, r3
 800e652:	f04f 0101 	mov.w	r1, #1
 800e656:	dc3d      	bgt.n	800e6d4 <_strtod_l+0x754>
 800e658:	fa01 f303 	lsl.w	r3, r1, r3
 800e65c:	9313      	str	r3, [sp, #76]	@ 0x4c
 800e65e:	2300      	movs	r3, #0
 800e660:	9310      	str	r3, [sp, #64]	@ 0x40
 800e662:	18bd      	adds	r5, r7, r2
 800e664:	9b08      	ldr	r3, [sp, #32]
 800e666:	42af      	cmp	r7, r5
 800e668:	4416      	add	r6, r2
 800e66a:	441e      	add	r6, r3
 800e66c:	463b      	mov	r3, r7
 800e66e:	bfa8      	it	ge
 800e670:	462b      	movge	r3, r5
 800e672:	42b3      	cmp	r3, r6
 800e674:	bfa8      	it	ge
 800e676:	4633      	movge	r3, r6
 800e678:	2b00      	cmp	r3, #0
 800e67a:	bfc2      	ittt	gt
 800e67c:	1aed      	subgt	r5, r5, r3
 800e67e:	1af6      	subgt	r6, r6, r3
 800e680:	1aff      	subgt	r7, r7, r3
 800e682:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800e684:	2b00      	cmp	r3, #0
 800e686:	dd16      	ble.n	800e6b6 <_strtod_l+0x736>
 800e688:	4641      	mov	r1, r8
 800e68a:	9805      	ldr	r0, [sp, #20]
 800e68c:	461a      	mov	r2, r3
 800e68e:	f7ff f9a3 	bl	800d9d8 <__pow5mult>
 800e692:	4680      	mov	r8, r0
 800e694:	2800      	cmp	r0, #0
 800e696:	d0ba      	beq.n	800e60e <_strtod_l+0x68e>
 800e698:	4601      	mov	r1, r0
 800e69a:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800e69c:	9805      	ldr	r0, [sp, #20]
 800e69e:	f7ff f8f1 	bl	800d884 <__multiply>
 800e6a2:	900e      	str	r0, [sp, #56]	@ 0x38
 800e6a4:	2800      	cmp	r0, #0
 800e6a6:	f43f ae8a 	beq.w	800e3be <_strtod_l+0x43e>
 800e6aa:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e6ac:	9805      	ldr	r0, [sp, #20]
 800e6ae:	f7fe ffd5 	bl	800d65c <_Bfree>
 800e6b2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e6b4:	931a      	str	r3, [sp, #104]	@ 0x68
 800e6b6:	2d00      	cmp	r5, #0
 800e6b8:	dc1d      	bgt.n	800e6f6 <_strtod_l+0x776>
 800e6ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e6bc:	2b00      	cmp	r3, #0
 800e6be:	dd23      	ble.n	800e708 <_strtod_l+0x788>
 800e6c0:	4649      	mov	r1, r9
 800e6c2:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800e6c4:	9805      	ldr	r0, [sp, #20]
 800e6c6:	f7ff f987 	bl	800d9d8 <__pow5mult>
 800e6ca:	4681      	mov	r9, r0
 800e6cc:	b9e0      	cbnz	r0, 800e708 <_strtod_l+0x788>
 800e6ce:	f04f 0900 	mov.w	r9, #0
 800e6d2:	e674      	b.n	800e3be <_strtod_l+0x43e>
 800e6d4:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800e6d8:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800e6dc:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800e6e0:	35e2      	adds	r5, #226	@ 0xe2
 800e6e2:	fa01 f305 	lsl.w	r3, r1, r5
 800e6e6:	9310      	str	r3, [sp, #64]	@ 0x40
 800e6e8:	9113      	str	r1, [sp, #76]	@ 0x4c
 800e6ea:	e7ba      	b.n	800e662 <_strtod_l+0x6e2>
 800e6ec:	2300      	movs	r3, #0
 800e6ee:	9310      	str	r3, [sp, #64]	@ 0x40
 800e6f0:	2301      	movs	r3, #1
 800e6f2:	9313      	str	r3, [sp, #76]	@ 0x4c
 800e6f4:	e7b5      	b.n	800e662 <_strtod_l+0x6e2>
 800e6f6:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e6f8:	9805      	ldr	r0, [sp, #20]
 800e6fa:	462a      	mov	r2, r5
 800e6fc:	f7ff f9c6 	bl	800da8c <__lshift>
 800e700:	901a      	str	r0, [sp, #104]	@ 0x68
 800e702:	2800      	cmp	r0, #0
 800e704:	d1d9      	bne.n	800e6ba <_strtod_l+0x73a>
 800e706:	e65a      	b.n	800e3be <_strtod_l+0x43e>
 800e708:	2e00      	cmp	r6, #0
 800e70a:	dd07      	ble.n	800e71c <_strtod_l+0x79c>
 800e70c:	4649      	mov	r1, r9
 800e70e:	9805      	ldr	r0, [sp, #20]
 800e710:	4632      	mov	r2, r6
 800e712:	f7ff f9bb 	bl	800da8c <__lshift>
 800e716:	4681      	mov	r9, r0
 800e718:	2800      	cmp	r0, #0
 800e71a:	d0d8      	beq.n	800e6ce <_strtod_l+0x74e>
 800e71c:	2f00      	cmp	r7, #0
 800e71e:	dd08      	ble.n	800e732 <_strtod_l+0x7b2>
 800e720:	4641      	mov	r1, r8
 800e722:	9805      	ldr	r0, [sp, #20]
 800e724:	463a      	mov	r2, r7
 800e726:	f7ff f9b1 	bl	800da8c <__lshift>
 800e72a:	4680      	mov	r8, r0
 800e72c:	2800      	cmp	r0, #0
 800e72e:	f43f ae46 	beq.w	800e3be <_strtod_l+0x43e>
 800e732:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e734:	9805      	ldr	r0, [sp, #20]
 800e736:	464a      	mov	r2, r9
 800e738:	f7ff fa30 	bl	800db9c <__mdiff>
 800e73c:	4604      	mov	r4, r0
 800e73e:	2800      	cmp	r0, #0
 800e740:	f43f ae3d 	beq.w	800e3be <_strtod_l+0x43e>
 800e744:	68c3      	ldr	r3, [r0, #12]
 800e746:	930f      	str	r3, [sp, #60]	@ 0x3c
 800e748:	2300      	movs	r3, #0
 800e74a:	60c3      	str	r3, [r0, #12]
 800e74c:	4641      	mov	r1, r8
 800e74e:	f7ff fa09 	bl	800db64 <__mcmp>
 800e752:	2800      	cmp	r0, #0
 800e754:	da46      	bge.n	800e7e4 <_strtod_l+0x864>
 800e756:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e758:	ea53 030a 	orrs.w	r3, r3, sl
 800e75c:	d16c      	bne.n	800e838 <_strtod_l+0x8b8>
 800e75e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800e762:	2b00      	cmp	r3, #0
 800e764:	d168      	bne.n	800e838 <_strtod_l+0x8b8>
 800e766:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800e76a:	0d1b      	lsrs	r3, r3, #20
 800e76c:	051b      	lsls	r3, r3, #20
 800e76e:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800e772:	d961      	bls.n	800e838 <_strtod_l+0x8b8>
 800e774:	6963      	ldr	r3, [r4, #20]
 800e776:	b913      	cbnz	r3, 800e77e <_strtod_l+0x7fe>
 800e778:	6923      	ldr	r3, [r4, #16]
 800e77a:	2b01      	cmp	r3, #1
 800e77c:	dd5c      	ble.n	800e838 <_strtod_l+0x8b8>
 800e77e:	4621      	mov	r1, r4
 800e780:	2201      	movs	r2, #1
 800e782:	9805      	ldr	r0, [sp, #20]
 800e784:	f7ff f982 	bl	800da8c <__lshift>
 800e788:	4641      	mov	r1, r8
 800e78a:	4604      	mov	r4, r0
 800e78c:	f7ff f9ea 	bl	800db64 <__mcmp>
 800e790:	2800      	cmp	r0, #0
 800e792:	dd51      	ble.n	800e838 <_strtod_l+0x8b8>
 800e794:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800e798:	9a08      	ldr	r2, [sp, #32]
 800e79a:	0d1b      	lsrs	r3, r3, #20
 800e79c:	051b      	lsls	r3, r3, #20
 800e79e:	2a00      	cmp	r2, #0
 800e7a0:	d06b      	beq.n	800e87a <_strtod_l+0x8fa>
 800e7a2:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800e7a6:	d868      	bhi.n	800e87a <_strtod_l+0x8fa>
 800e7a8:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800e7ac:	f67f ae9d 	bls.w	800e4ea <_strtod_l+0x56a>
 800e7b0:	4b0a      	ldr	r3, [pc, #40]	@ (800e7dc <_strtod_l+0x85c>)
 800e7b2:	4650      	mov	r0, sl
 800e7b4:	4659      	mov	r1, fp
 800e7b6:	2200      	movs	r2, #0
 800e7b8:	f7f1 ff1e 	bl	80005f8 <__aeabi_dmul>
 800e7bc:	4b08      	ldr	r3, [pc, #32]	@ (800e7e0 <_strtod_l+0x860>)
 800e7be:	400b      	ands	r3, r1
 800e7c0:	4682      	mov	sl, r0
 800e7c2:	468b      	mov	fp, r1
 800e7c4:	2b00      	cmp	r3, #0
 800e7c6:	f47f ae05 	bne.w	800e3d4 <_strtod_l+0x454>
 800e7ca:	9a05      	ldr	r2, [sp, #20]
 800e7cc:	2322      	movs	r3, #34	@ 0x22
 800e7ce:	6013      	str	r3, [r2, #0]
 800e7d0:	e600      	b.n	800e3d4 <_strtod_l+0x454>
 800e7d2:	bf00      	nop
 800e7d4:	08010bb8 	.word	0x08010bb8
 800e7d8:	fffffc02 	.word	0xfffffc02
 800e7dc:	39500000 	.word	0x39500000
 800e7e0:	7ff00000 	.word	0x7ff00000
 800e7e4:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800e7e8:	d165      	bne.n	800e8b6 <_strtod_l+0x936>
 800e7ea:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800e7ec:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800e7f0:	b35a      	cbz	r2, 800e84a <_strtod_l+0x8ca>
 800e7f2:	4a9f      	ldr	r2, [pc, #636]	@ (800ea70 <_strtod_l+0xaf0>)
 800e7f4:	4293      	cmp	r3, r2
 800e7f6:	d12b      	bne.n	800e850 <_strtod_l+0x8d0>
 800e7f8:	9b08      	ldr	r3, [sp, #32]
 800e7fa:	4651      	mov	r1, sl
 800e7fc:	b303      	cbz	r3, 800e840 <_strtod_l+0x8c0>
 800e7fe:	4b9d      	ldr	r3, [pc, #628]	@ (800ea74 <_strtod_l+0xaf4>)
 800e800:	465a      	mov	r2, fp
 800e802:	4013      	ands	r3, r2
 800e804:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800e808:	f04f 32ff 	mov.w	r2, #4294967295
 800e80c:	d81b      	bhi.n	800e846 <_strtod_l+0x8c6>
 800e80e:	0d1b      	lsrs	r3, r3, #20
 800e810:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800e814:	fa02 f303 	lsl.w	r3, r2, r3
 800e818:	4299      	cmp	r1, r3
 800e81a:	d119      	bne.n	800e850 <_strtod_l+0x8d0>
 800e81c:	4b96      	ldr	r3, [pc, #600]	@ (800ea78 <_strtod_l+0xaf8>)
 800e81e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e820:	429a      	cmp	r2, r3
 800e822:	d102      	bne.n	800e82a <_strtod_l+0x8aa>
 800e824:	3101      	adds	r1, #1
 800e826:	f43f adca 	beq.w	800e3be <_strtod_l+0x43e>
 800e82a:	4b92      	ldr	r3, [pc, #584]	@ (800ea74 <_strtod_l+0xaf4>)
 800e82c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e82e:	401a      	ands	r2, r3
 800e830:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800e834:	f04f 0a00 	mov.w	sl, #0
 800e838:	9b08      	ldr	r3, [sp, #32]
 800e83a:	2b00      	cmp	r3, #0
 800e83c:	d1b8      	bne.n	800e7b0 <_strtod_l+0x830>
 800e83e:	e5c9      	b.n	800e3d4 <_strtod_l+0x454>
 800e840:	f04f 33ff 	mov.w	r3, #4294967295
 800e844:	e7e8      	b.n	800e818 <_strtod_l+0x898>
 800e846:	4613      	mov	r3, r2
 800e848:	e7e6      	b.n	800e818 <_strtod_l+0x898>
 800e84a:	ea53 030a 	orrs.w	r3, r3, sl
 800e84e:	d0a1      	beq.n	800e794 <_strtod_l+0x814>
 800e850:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800e852:	b1db      	cbz	r3, 800e88c <_strtod_l+0x90c>
 800e854:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e856:	4213      	tst	r3, r2
 800e858:	d0ee      	beq.n	800e838 <_strtod_l+0x8b8>
 800e85a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e85c:	9a08      	ldr	r2, [sp, #32]
 800e85e:	4650      	mov	r0, sl
 800e860:	4659      	mov	r1, fp
 800e862:	b1bb      	cbz	r3, 800e894 <_strtod_l+0x914>
 800e864:	f7ff fb6c 	bl	800df40 <sulp>
 800e868:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e86c:	ec53 2b10 	vmov	r2, r3, d0
 800e870:	f7f1 fd0c 	bl	800028c <__adddf3>
 800e874:	4682      	mov	sl, r0
 800e876:	468b      	mov	fp, r1
 800e878:	e7de      	b.n	800e838 <_strtod_l+0x8b8>
 800e87a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800e87e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800e882:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800e886:	f04f 3aff 	mov.w	sl, #4294967295
 800e88a:	e7d5      	b.n	800e838 <_strtod_l+0x8b8>
 800e88c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800e88e:	ea13 0f0a 	tst.w	r3, sl
 800e892:	e7e1      	b.n	800e858 <_strtod_l+0x8d8>
 800e894:	f7ff fb54 	bl	800df40 <sulp>
 800e898:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e89c:	ec53 2b10 	vmov	r2, r3, d0
 800e8a0:	f7f1 fcf2 	bl	8000288 <__aeabi_dsub>
 800e8a4:	2200      	movs	r2, #0
 800e8a6:	2300      	movs	r3, #0
 800e8a8:	4682      	mov	sl, r0
 800e8aa:	468b      	mov	fp, r1
 800e8ac:	f7f2 f90c 	bl	8000ac8 <__aeabi_dcmpeq>
 800e8b0:	2800      	cmp	r0, #0
 800e8b2:	d0c1      	beq.n	800e838 <_strtod_l+0x8b8>
 800e8b4:	e619      	b.n	800e4ea <_strtod_l+0x56a>
 800e8b6:	4641      	mov	r1, r8
 800e8b8:	4620      	mov	r0, r4
 800e8ba:	f7ff facb 	bl	800de54 <__ratio>
 800e8be:	ec57 6b10 	vmov	r6, r7, d0
 800e8c2:	2200      	movs	r2, #0
 800e8c4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800e8c8:	4630      	mov	r0, r6
 800e8ca:	4639      	mov	r1, r7
 800e8cc:	f7f2 f910 	bl	8000af0 <__aeabi_dcmple>
 800e8d0:	2800      	cmp	r0, #0
 800e8d2:	d06f      	beq.n	800e9b4 <_strtod_l+0xa34>
 800e8d4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e8d6:	2b00      	cmp	r3, #0
 800e8d8:	d17a      	bne.n	800e9d0 <_strtod_l+0xa50>
 800e8da:	f1ba 0f00 	cmp.w	sl, #0
 800e8de:	d158      	bne.n	800e992 <_strtod_l+0xa12>
 800e8e0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e8e2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e8e6:	2b00      	cmp	r3, #0
 800e8e8:	d15a      	bne.n	800e9a0 <_strtod_l+0xa20>
 800e8ea:	4b64      	ldr	r3, [pc, #400]	@ (800ea7c <_strtod_l+0xafc>)
 800e8ec:	2200      	movs	r2, #0
 800e8ee:	4630      	mov	r0, r6
 800e8f0:	4639      	mov	r1, r7
 800e8f2:	f7f2 f8f3 	bl	8000adc <__aeabi_dcmplt>
 800e8f6:	2800      	cmp	r0, #0
 800e8f8:	d159      	bne.n	800e9ae <_strtod_l+0xa2e>
 800e8fa:	4630      	mov	r0, r6
 800e8fc:	4639      	mov	r1, r7
 800e8fe:	4b60      	ldr	r3, [pc, #384]	@ (800ea80 <_strtod_l+0xb00>)
 800e900:	2200      	movs	r2, #0
 800e902:	f7f1 fe79 	bl	80005f8 <__aeabi_dmul>
 800e906:	4606      	mov	r6, r0
 800e908:	460f      	mov	r7, r1
 800e90a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800e90e:	9606      	str	r6, [sp, #24]
 800e910:	9307      	str	r3, [sp, #28]
 800e912:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800e916:	4d57      	ldr	r5, [pc, #348]	@ (800ea74 <_strtod_l+0xaf4>)
 800e918:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800e91c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e91e:	401d      	ands	r5, r3
 800e920:	4b58      	ldr	r3, [pc, #352]	@ (800ea84 <_strtod_l+0xb04>)
 800e922:	429d      	cmp	r5, r3
 800e924:	f040 80b2 	bne.w	800ea8c <_strtod_l+0xb0c>
 800e928:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e92a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800e92e:	ec4b ab10 	vmov	d0, sl, fp
 800e932:	f7ff f9c7 	bl	800dcc4 <__ulp>
 800e936:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800e93a:	ec51 0b10 	vmov	r0, r1, d0
 800e93e:	f7f1 fe5b 	bl	80005f8 <__aeabi_dmul>
 800e942:	4652      	mov	r2, sl
 800e944:	465b      	mov	r3, fp
 800e946:	f7f1 fca1 	bl	800028c <__adddf3>
 800e94a:	460b      	mov	r3, r1
 800e94c:	4949      	ldr	r1, [pc, #292]	@ (800ea74 <_strtod_l+0xaf4>)
 800e94e:	4a4e      	ldr	r2, [pc, #312]	@ (800ea88 <_strtod_l+0xb08>)
 800e950:	4019      	ands	r1, r3
 800e952:	4291      	cmp	r1, r2
 800e954:	4682      	mov	sl, r0
 800e956:	d942      	bls.n	800e9de <_strtod_l+0xa5e>
 800e958:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800e95a:	4b47      	ldr	r3, [pc, #284]	@ (800ea78 <_strtod_l+0xaf8>)
 800e95c:	429a      	cmp	r2, r3
 800e95e:	d103      	bne.n	800e968 <_strtod_l+0x9e8>
 800e960:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e962:	3301      	adds	r3, #1
 800e964:	f43f ad2b 	beq.w	800e3be <_strtod_l+0x43e>
 800e968:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800ea78 <_strtod_l+0xaf8>
 800e96c:	f04f 3aff 	mov.w	sl, #4294967295
 800e970:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e972:	9805      	ldr	r0, [sp, #20]
 800e974:	f7fe fe72 	bl	800d65c <_Bfree>
 800e978:	9805      	ldr	r0, [sp, #20]
 800e97a:	4649      	mov	r1, r9
 800e97c:	f7fe fe6e 	bl	800d65c <_Bfree>
 800e980:	9805      	ldr	r0, [sp, #20]
 800e982:	4641      	mov	r1, r8
 800e984:	f7fe fe6a 	bl	800d65c <_Bfree>
 800e988:	9805      	ldr	r0, [sp, #20]
 800e98a:	4621      	mov	r1, r4
 800e98c:	f7fe fe66 	bl	800d65c <_Bfree>
 800e990:	e618      	b.n	800e5c4 <_strtod_l+0x644>
 800e992:	f1ba 0f01 	cmp.w	sl, #1
 800e996:	d103      	bne.n	800e9a0 <_strtod_l+0xa20>
 800e998:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e99a:	2b00      	cmp	r3, #0
 800e99c:	f43f ada5 	beq.w	800e4ea <_strtod_l+0x56a>
 800e9a0:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800ea50 <_strtod_l+0xad0>
 800e9a4:	4f35      	ldr	r7, [pc, #212]	@ (800ea7c <_strtod_l+0xafc>)
 800e9a6:	ed8d 7b06 	vstr	d7, [sp, #24]
 800e9aa:	2600      	movs	r6, #0
 800e9ac:	e7b1      	b.n	800e912 <_strtod_l+0x992>
 800e9ae:	4f34      	ldr	r7, [pc, #208]	@ (800ea80 <_strtod_l+0xb00>)
 800e9b0:	2600      	movs	r6, #0
 800e9b2:	e7aa      	b.n	800e90a <_strtod_l+0x98a>
 800e9b4:	4b32      	ldr	r3, [pc, #200]	@ (800ea80 <_strtod_l+0xb00>)
 800e9b6:	4630      	mov	r0, r6
 800e9b8:	4639      	mov	r1, r7
 800e9ba:	2200      	movs	r2, #0
 800e9bc:	f7f1 fe1c 	bl	80005f8 <__aeabi_dmul>
 800e9c0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e9c2:	4606      	mov	r6, r0
 800e9c4:	460f      	mov	r7, r1
 800e9c6:	2b00      	cmp	r3, #0
 800e9c8:	d09f      	beq.n	800e90a <_strtod_l+0x98a>
 800e9ca:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800e9ce:	e7a0      	b.n	800e912 <_strtod_l+0x992>
 800e9d0:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800ea58 <_strtod_l+0xad8>
 800e9d4:	ed8d 7b06 	vstr	d7, [sp, #24]
 800e9d8:	ec57 6b17 	vmov	r6, r7, d7
 800e9dc:	e799      	b.n	800e912 <_strtod_l+0x992>
 800e9de:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800e9e2:	9b08      	ldr	r3, [sp, #32]
 800e9e4:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800e9e8:	2b00      	cmp	r3, #0
 800e9ea:	d1c1      	bne.n	800e970 <_strtod_l+0x9f0>
 800e9ec:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800e9f0:	0d1b      	lsrs	r3, r3, #20
 800e9f2:	051b      	lsls	r3, r3, #20
 800e9f4:	429d      	cmp	r5, r3
 800e9f6:	d1bb      	bne.n	800e970 <_strtod_l+0x9f0>
 800e9f8:	4630      	mov	r0, r6
 800e9fa:	4639      	mov	r1, r7
 800e9fc:	f7f2 f95c 	bl	8000cb8 <__aeabi_d2lz>
 800ea00:	f7f1 fdcc 	bl	800059c <__aeabi_l2d>
 800ea04:	4602      	mov	r2, r0
 800ea06:	460b      	mov	r3, r1
 800ea08:	4630      	mov	r0, r6
 800ea0a:	4639      	mov	r1, r7
 800ea0c:	f7f1 fc3c 	bl	8000288 <__aeabi_dsub>
 800ea10:	460b      	mov	r3, r1
 800ea12:	4602      	mov	r2, r0
 800ea14:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800ea18:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800ea1c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ea1e:	ea46 060a 	orr.w	r6, r6, sl
 800ea22:	431e      	orrs	r6, r3
 800ea24:	d06f      	beq.n	800eb06 <_strtod_l+0xb86>
 800ea26:	a30e      	add	r3, pc, #56	@ (adr r3, 800ea60 <_strtod_l+0xae0>)
 800ea28:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ea2c:	f7f2 f856 	bl	8000adc <__aeabi_dcmplt>
 800ea30:	2800      	cmp	r0, #0
 800ea32:	f47f accf 	bne.w	800e3d4 <_strtod_l+0x454>
 800ea36:	a30c      	add	r3, pc, #48	@ (adr r3, 800ea68 <_strtod_l+0xae8>)
 800ea38:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ea3c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ea40:	f7f2 f86a 	bl	8000b18 <__aeabi_dcmpgt>
 800ea44:	2800      	cmp	r0, #0
 800ea46:	d093      	beq.n	800e970 <_strtod_l+0x9f0>
 800ea48:	e4c4      	b.n	800e3d4 <_strtod_l+0x454>
 800ea4a:	bf00      	nop
 800ea4c:	f3af 8000 	nop.w
 800ea50:	00000000 	.word	0x00000000
 800ea54:	bff00000 	.word	0xbff00000
 800ea58:	00000000 	.word	0x00000000
 800ea5c:	3ff00000 	.word	0x3ff00000
 800ea60:	94a03595 	.word	0x94a03595
 800ea64:	3fdfffff 	.word	0x3fdfffff
 800ea68:	35afe535 	.word	0x35afe535
 800ea6c:	3fe00000 	.word	0x3fe00000
 800ea70:	000fffff 	.word	0x000fffff
 800ea74:	7ff00000 	.word	0x7ff00000
 800ea78:	7fefffff 	.word	0x7fefffff
 800ea7c:	3ff00000 	.word	0x3ff00000
 800ea80:	3fe00000 	.word	0x3fe00000
 800ea84:	7fe00000 	.word	0x7fe00000
 800ea88:	7c9fffff 	.word	0x7c9fffff
 800ea8c:	9b08      	ldr	r3, [sp, #32]
 800ea8e:	b323      	cbz	r3, 800eada <_strtod_l+0xb5a>
 800ea90:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800ea94:	d821      	bhi.n	800eada <_strtod_l+0xb5a>
 800ea96:	a328      	add	r3, pc, #160	@ (adr r3, 800eb38 <_strtod_l+0xbb8>)
 800ea98:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ea9c:	4630      	mov	r0, r6
 800ea9e:	4639      	mov	r1, r7
 800eaa0:	f7f2 f826 	bl	8000af0 <__aeabi_dcmple>
 800eaa4:	b1a0      	cbz	r0, 800ead0 <_strtod_l+0xb50>
 800eaa6:	4639      	mov	r1, r7
 800eaa8:	4630      	mov	r0, r6
 800eaaa:	f7f2 f87d 	bl	8000ba8 <__aeabi_d2uiz>
 800eaae:	2801      	cmp	r0, #1
 800eab0:	bf38      	it	cc
 800eab2:	2001      	movcc	r0, #1
 800eab4:	f7f1 fd26 	bl	8000504 <__aeabi_ui2d>
 800eab8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800eaba:	4606      	mov	r6, r0
 800eabc:	460f      	mov	r7, r1
 800eabe:	b9fb      	cbnz	r3, 800eb00 <_strtod_l+0xb80>
 800eac0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800eac4:	9014      	str	r0, [sp, #80]	@ 0x50
 800eac6:	9315      	str	r3, [sp, #84]	@ 0x54
 800eac8:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800eacc:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800ead0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800ead2:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800ead6:	1b5b      	subs	r3, r3, r5
 800ead8:	9311      	str	r3, [sp, #68]	@ 0x44
 800eada:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800eade:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800eae2:	f7ff f8ef 	bl	800dcc4 <__ulp>
 800eae6:	4650      	mov	r0, sl
 800eae8:	ec53 2b10 	vmov	r2, r3, d0
 800eaec:	4659      	mov	r1, fp
 800eaee:	f7f1 fd83 	bl	80005f8 <__aeabi_dmul>
 800eaf2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800eaf6:	f7f1 fbc9 	bl	800028c <__adddf3>
 800eafa:	4682      	mov	sl, r0
 800eafc:	468b      	mov	fp, r1
 800eafe:	e770      	b.n	800e9e2 <_strtod_l+0xa62>
 800eb00:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800eb04:	e7e0      	b.n	800eac8 <_strtod_l+0xb48>
 800eb06:	a30e      	add	r3, pc, #56	@ (adr r3, 800eb40 <_strtod_l+0xbc0>)
 800eb08:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb0c:	f7f1 ffe6 	bl	8000adc <__aeabi_dcmplt>
 800eb10:	e798      	b.n	800ea44 <_strtod_l+0xac4>
 800eb12:	2300      	movs	r3, #0
 800eb14:	930b      	str	r3, [sp, #44]	@ 0x2c
 800eb16:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800eb18:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800eb1a:	6013      	str	r3, [r2, #0]
 800eb1c:	f7ff ba6d 	b.w	800dffa <_strtod_l+0x7a>
 800eb20:	2a65      	cmp	r2, #101	@ 0x65
 800eb22:	f43f ab66 	beq.w	800e1f2 <_strtod_l+0x272>
 800eb26:	2a45      	cmp	r2, #69	@ 0x45
 800eb28:	f43f ab63 	beq.w	800e1f2 <_strtod_l+0x272>
 800eb2c:	2301      	movs	r3, #1
 800eb2e:	f7ff bb9e 	b.w	800e26e <_strtod_l+0x2ee>
 800eb32:	bf00      	nop
 800eb34:	f3af 8000 	nop.w
 800eb38:	ffc00000 	.word	0xffc00000
 800eb3c:	41dfffff 	.word	0x41dfffff
 800eb40:	94a03595 	.word	0x94a03595
 800eb44:	3fcfffff 	.word	0x3fcfffff

0800eb48 <_strtod_r>:
 800eb48:	4b01      	ldr	r3, [pc, #4]	@ (800eb50 <_strtod_r+0x8>)
 800eb4a:	f7ff ba19 	b.w	800df80 <_strtod_l>
 800eb4e:	bf00      	nop
 800eb50:	20000070 	.word	0x20000070

0800eb54 <__ssputs_r>:
 800eb54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800eb58:	688e      	ldr	r6, [r1, #8]
 800eb5a:	461f      	mov	r7, r3
 800eb5c:	42be      	cmp	r6, r7
 800eb5e:	680b      	ldr	r3, [r1, #0]
 800eb60:	4682      	mov	sl, r0
 800eb62:	460c      	mov	r4, r1
 800eb64:	4690      	mov	r8, r2
 800eb66:	d82d      	bhi.n	800ebc4 <__ssputs_r+0x70>
 800eb68:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800eb6c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800eb70:	d026      	beq.n	800ebc0 <__ssputs_r+0x6c>
 800eb72:	6965      	ldr	r5, [r4, #20]
 800eb74:	6909      	ldr	r1, [r1, #16]
 800eb76:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800eb7a:	eba3 0901 	sub.w	r9, r3, r1
 800eb7e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800eb82:	1c7b      	adds	r3, r7, #1
 800eb84:	444b      	add	r3, r9
 800eb86:	106d      	asrs	r5, r5, #1
 800eb88:	429d      	cmp	r5, r3
 800eb8a:	bf38      	it	cc
 800eb8c:	461d      	movcc	r5, r3
 800eb8e:	0553      	lsls	r3, r2, #21
 800eb90:	d527      	bpl.n	800ebe2 <__ssputs_r+0x8e>
 800eb92:	4629      	mov	r1, r5
 800eb94:	f7fc fd30 	bl	800b5f8 <_malloc_r>
 800eb98:	4606      	mov	r6, r0
 800eb9a:	b360      	cbz	r0, 800ebf6 <__ssputs_r+0xa2>
 800eb9c:	6921      	ldr	r1, [r4, #16]
 800eb9e:	464a      	mov	r2, r9
 800eba0:	f7fd fe6f 	bl	800c882 <memcpy>
 800eba4:	89a3      	ldrh	r3, [r4, #12]
 800eba6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800ebaa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ebae:	81a3      	strh	r3, [r4, #12]
 800ebb0:	6126      	str	r6, [r4, #16]
 800ebb2:	6165      	str	r5, [r4, #20]
 800ebb4:	444e      	add	r6, r9
 800ebb6:	eba5 0509 	sub.w	r5, r5, r9
 800ebba:	6026      	str	r6, [r4, #0]
 800ebbc:	60a5      	str	r5, [r4, #8]
 800ebbe:	463e      	mov	r6, r7
 800ebc0:	42be      	cmp	r6, r7
 800ebc2:	d900      	bls.n	800ebc6 <__ssputs_r+0x72>
 800ebc4:	463e      	mov	r6, r7
 800ebc6:	6820      	ldr	r0, [r4, #0]
 800ebc8:	4632      	mov	r2, r6
 800ebca:	4641      	mov	r1, r8
 800ebcc:	f000 f9c6 	bl	800ef5c <memmove>
 800ebd0:	68a3      	ldr	r3, [r4, #8]
 800ebd2:	1b9b      	subs	r3, r3, r6
 800ebd4:	60a3      	str	r3, [r4, #8]
 800ebd6:	6823      	ldr	r3, [r4, #0]
 800ebd8:	4433      	add	r3, r6
 800ebda:	6023      	str	r3, [r4, #0]
 800ebdc:	2000      	movs	r0, #0
 800ebde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ebe2:	462a      	mov	r2, r5
 800ebe4:	f000 fd6d 	bl	800f6c2 <_realloc_r>
 800ebe8:	4606      	mov	r6, r0
 800ebea:	2800      	cmp	r0, #0
 800ebec:	d1e0      	bne.n	800ebb0 <__ssputs_r+0x5c>
 800ebee:	6921      	ldr	r1, [r4, #16]
 800ebf0:	4650      	mov	r0, sl
 800ebf2:	f7fe fca9 	bl	800d548 <_free_r>
 800ebf6:	230c      	movs	r3, #12
 800ebf8:	f8ca 3000 	str.w	r3, [sl]
 800ebfc:	89a3      	ldrh	r3, [r4, #12]
 800ebfe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ec02:	81a3      	strh	r3, [r4, #12]
 800ec04:	f04f 30ff 	mov.w	r0, #4294967295
 800ec08:	e7e9      	b.n	800ebde <__ssputs_r+0x8a>
	...

0800ec0c <_svfiprintf_r>:
 800ec0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ec10:	4698      	mov	r8, r3
 800ec12:	898b      	ldrh	r3, [r1, #12]
 800ec14:	061b      	lsls	r3, r3, #24
 800ec16:	b09d      	sub	sp, #116	@ 0x74
 800ec18:	4607      	mov	r7, r0
 800ec1a:	460d      	mov	r5, r1
 800ec1c:	4614      	mov	r4, r2
 800ec1e:	d510      	bpl.n	800ec42 <_svfiprintf_r+0x36>
 800ec20:	690b      	ldr	r3, [r1, #16]
 800ec22:	b973      	cbnz	r3, 800ec42 <_svfiprintf_r+0x36>
 800ec24:	2140      	movs	r1, #64	@ 0x40
 800ec26:	f7fc fce7 	bl	800b5f8 <_malloc_r>
 800ec2a:	6028      	str	r0, [r5, #0]
 800ec2c:	6128      	str	r0, [r5, #16]
 800ec2e:	b930      	cbnz	r0, 800ec3e <_svfiprintf_r+0x32>
 800ec30:	230c      	movs	r3, #12
 800ec32:	603b      	str	r3, [r7, #0]
 800ec34:	f04f 30ff 	mov.w	r0, #4294967295
 800ec38:	b01d      	add	sp, #116	@ 0x74
 800ec3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ec3e:	2340      	movs	r3, #64	@ 0x40
 800ec40:	616b      	str	r3, [r5, #20]
 800ec42:	2300      	movs	r3, #0
 800ec44:	9309      	str	r3, [sp, #36]	@ 0x24
 800ec46:	2320      	movs	r3, #32
 800ec48:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ec4c:	f8cd 800c 	str.w	r8, [sp, #12]
 800ec50:	2330      	movs	r3, #48	@ 0x30
 800ec52:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800edf0 <_svfiprintf_r+0x1e4>
 800ec56:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ec5a:	f04f 0901 	mov.w	r9, #1
 800ec5e:	4623      	mov	r3, r4
 800ec60:	469a      	mov	sl, r3
 800ec62:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ec66:	b10a      	cbz	r2, 800ec6c <_svfiprintf_r+0x60>
 800ec68:	2a25      	cmp	r2, #37	@ 0x25
 800ec6a:	d1f9      	bne.n	800ec60 <_svfiprintf_r+0x54>
 800ec6c:	ebba 0b04 	subs.w	fp, sl, r4
 800ec70:	d00b      	beq.n	800ec8a <_svfiprintf_r+0x7e>
 800ec72:	465b      	mov	r3, fp
 800ec74:	4622      	mov	r2, r4
 800ec76:	4629      	mov	r1, r5
 800ec78:	4638      	mov	r0, r7
 800ec7a:	f7ff ff6b 	bl	800eb54 <__ssputs_r>
 800ec7e:	3001      	adds	r0, #1
 800ec80:	f000 80a7 	beq.w	800edd2 <_svfiprintf_r+0x1c6>
 800ec84:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ec86:	445a      	add	r2, fp
 800ec88:	9209      	str	r2, [sp, #36]	@ 0x24
 800ec8a:	f89a 3000 	ldrb.w	r3, [sl]
 800ec8e:	2b00      	cmp	r3, #0
 800ec90:	f000 809f 	beq.w	800edd2 <_svfiprintf_r+0x1c6>
 800ec94:	2300      	movs	r3, #0
 800ec96:	f04f 32ff 	mov.w	r2, #4294967295
 800ec9a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ec9e:	f10a 0a01 	add.w	sl, sl, #1
 800eca2:	9304      	str	r3, [sp, #16]
 800eca4:	9307      	str	r3, [sp, #28]
 800eca6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ecaa:	931a      	str	r3, [sp, #104]	@ 0x68
 800ecac:	4654      	mov	r4, sl
 800ecae:	2205      	movs	r2, #5
 800ecb0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ecb4:	484e      	ldr	r0, [pc, #312]	@ (800edf0 <_svfiprintf_r+0x1e4>)
 800ecb6:	f7f1 fa8b 	bl	80001d0 <memchr>
 800ecba:	9a04      	ldr	r2, [sp, #16]
 800ecbc:	b9d8      	cbnz	r0, 800ecf6 <_svfiprintf_r+0xea>
 800ecbe:	06d0      	lsls	r0, r2, #27
 800ecc0:	bf44      	itt	mi
 800ecc2:	2320      	movmi	r3, #32
 800ecc4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ecc8:	0711      	lsls	r1, r2, #28
 800ecca:	bf44      	itt	mi
 800eccc:	232b      	movmi	r3, #43	@ 0x2b
 800ecce:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ecd2:	f89a 3000 	ldrb.w	r3, [sl]
 800ecd6:	2b2a      	cmp	r3, #42	@ 0x2a
 800ecd8:	d015      	beq.n	800ed06 <_svfiprintf_r+0xfa>
 800ecda:	9a07      	ldr	r2, [sp, #28]
 800ecdc:	4654      	mov	r4, sl
 800ecde:	2000      	movs	r0, #0
 800ece0:	f04f 0c0a 	mov.w	ip, #10
 800ece4:	4621      	mov	r1, r4
 800ece6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ecea:	3b30      	subs	r3, #48	@ 0x30
 800ecec:	2b09      	cmp	r3, #9
 800ecee:	d94b      	bls.n	800ed88 <_svfiprintf_r+0x17c>
 800ecf0:	b1b0      	cbz	r0, 800ed20 <_svfiprintf_r+0x114>
 800ecf2:	9207      	str	r2, [sp, #28]
 800ecf4:	e014      	b.n	800ed20 <_svfiprintf_r+0x114>
 800ecf6:	eba0 0308 	sub.w	r3, r0, r8
 800ecfa:	fa09 f303 	lsl.w	r3, r9, r3
 800ecfe:	4313      	orrs	r3, r2
 800ed00:	9304      	str	r3, [sp, #16]
 800ed02:	46a2      	mov	sl, r4
 800ed04:	e7d2      	b.n	800ecac <_svfiprintf_r+0xa0>
 800ed06:	9b03      	ldr	r3, [sp, #12]
 800ed08:	1d19      	adds	r1, r3, #4
 800ed0a:	681b      	ldr	r3, [r3, #0]
 800ed0c:	9103      	str	r1, [sp, #12]
 800ed0e:	2b00      	cmp	r3, #0
 800ed10:	bfbb      	ittet	lt
 800ed12:	425b      	neglt	r3, r3
 800ed14:	f042 0202 	orrlt.w	r2, r2, #2
 800ed18:	9307      	strge	r3, [sp, #28]
 800ed1a:	9307      	strlt	r3, [sp, #28]
 800ed1c:	bfb8      	it	lt
 800ed1e:	9204      	strlt	r2, [sp, #16]
 800ed20:	7823      	ldrb	r3, [r4, #0]
 800ed22:	2b2e      	cmp	r3, #46	@ 0x2e
 800ed24:	d10a      	bne.n	800ed3c <_svfiprintf_r+0x130>
 800ed26:	7863      	ldrb	r3, [r4, #1]
 800ed28:	2b2a      	cmp	r3, #42	@ 0x2a
 800ed2a:	d132      	bne.n	800ed92 <_svfiprintf_r+0x186>
 800ed2c:	9b03      	ldr	r3, [sp, #12]
 800ed2e:	1d1a      	adds	r2, r3, #4
 800ed30:	681b      	ldr	r3, [r3, #0]
 800ed32:	9203      	str	r2, [sp, #12]
 800ed34:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ed38:	3402      	adds	r4, #2
 800ed3a:	9305      	str	r3, [sp, #20]
 800ed3c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800ee00 <_svfiprintf_r+0x1f4>
 800ed40:	7821      	ldrb	r1, [r4, #0]
 800ed42:	2203      	movs	r2, #3
 800ed44:	4650      	mov	r0, sl
 800ed46:	f7f1 fa43 	bl	80001d0 <memchr>
 800ed4a:	b138      	cbz	r0, 800ed5c <_svfiprintf_r+0x150>
 800ed4c:	9b04      	ldr	r3, [sp, #16]
 800ed4e:	eba0 000a 	sub.w	r0, r0, sl
 800ed52:	2240      	movs	r2, #64	@ 0x40
 800ed54:	4082      	lsls	r2, r0
 800ed56:	4313      	orrs	r3, r2
 800ed58:	3401      	adds	r4, #1
 800ed5a:	9304      	str	r3, [sp, #16]
 800ed5c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ed60:	4824      	ldr	r0, [pc, #144]	@ (800edf4 <_svfiprintf_r+0x1e8>)
 800ed62:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ed66:	2206      	movs	r2, #6
 800ed68:	f7f1 fa32 	bl	80001d0 <memchr>
 800ed6c:	2800      	cmp	r0, #0
 800ed6e:	d036      	beq.n	800edde <_svfiprintf_r+0x1d2>
 800ed70:	4b21      	ldr	r3, [pc, #132]	@ (800edf8 <_svfiprintf_r+0x1ec>)
 800ed72:	bb1b      	cbnz	r3, 800edbc <_svfiprintf_r+0x1b0>
 800ed74:	9b03      	ldr	r3, [sp, #12]
 800ed76:	3307      	adds	r3, #7
 800ed78:	f023 0307 	bic.w	r3, r3, #7
 800ed7c:	3308      	adds	r3, #8
 800ed7e:	9303      	str	r3, [sp, #12]
 800ed80:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ed82:	4433      	add	r3, r6
 800ed84:	9309      	str	r3, [sp, #36]	@ 0x24
 800ed86:	e76a      	b.n	800ec5e <_svfiprintf_r+0x52>
 800ed88:	fb0c 3202 	mla	r2, ip, r2, r3
 800ed8c:	460c      	mov	r4, r1
 800ed8e:	2001      	movs	r0, #1
 800ed90:	e7a8      	b.n	800ece4 <_svfiprintf_r+0xd8>
 800ed92:	2300      	movs	r3, #0
 800ed94:	3401      	adds	r4, #1
 800ed96:	9305      	str	r3, [sp, #20]
 800ed98:	4619      	mov	r1, r3
 800ed9a:	f04f 0c0a 	mov.w	ip, #10
 800ed9e:	4620      	mov	r0, r4
 800eda0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800eda4:	3a30      	subs	r2, #48	@ 0x30
 800eda6:	2a09      	cmp	r2, #9
 800eda8:	d903      	bls.n	800edb2 <_svfiprintf_r+0x1a6>
 800edaa:	2b00      	cmp	r3, #0
 800edac:	d0c6      	beq.n	800ed3c <_svfiprintf_r+0x130>
 800edae:	9105      	str	r1, [sp, #20]
 800edb0:	e7c4      	b.n	800ed3c <_svfiprintf_r+0x130>
 800edb2:	fb0c 2101 	mla	r1, ip, r1, r2
 800edb6:	4604      	mov	r4, r0
 800edb8:	2301      	movs	r3, #1
 800edba:	e7f0      	b.n	800ed9e <_svfiprintf_r+0x192>
 800edbc:	ab03      	add	r3, sp, #12
 800edbe:	9300      	str	r3, [sp, #0]
 800edc0:	462a      	mov	r2, r5
 800edc2:	4b0e      	ldr	r3, [pc, #56]	@ (800edfc <_svfiprintf_r+0x1f0>)
 800edc4:	a904      	add	r1, sp, #16
 800edc6:	4638      	mov	r0, r7
 800edc8:	f7fc fdc8 	bl	800b95c <_printf_float>
 800edcc:	1c42      	adds	r2, r0, #1
 800edce:	4606      	mov	r6, r0
 800edd0:	d1d6      	bne.n	800ed80 <_svfiprintf_r+0x174>
 800edd2:	89ab      	ldrh	r3, [r5, #12]
 800edd4:	065b      	lsls	r3, r3, #25
 800edd6:	f53f af2d 	bmi.w	800ec34 <_svfiprintf_r+0x28>
 800edda:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800eddc:	e72c      	b.n	800ec38 <_svfiprintf_r+0x2c>
 800edde:	ab03      	add	r3, sp, #12
 800ede0:	9300      	str	r3, [sp, #0]
 800ede2:	462a      	mov	r2, r5
 800ede4:	4b05      	ldr	r3, [pc, #20]	@ (800edfc <_svfiprintf_r+0x1f0>)
 800ede6:	a904      	add	r1, sp, #16
 800ede8:	4638      	mov	r0, r7
 800edea:	f7fd f84f 	bl	800be8c <_printf_i>
 800edee:	e7ed      	b.n	800edcc <_svfiprintf_r+0x1c0>
 800edf0:	08010be0 	.word	0x08010be0
 800edf4:	08010bea 	.word	0x08010bea
 800edf8:	0800b95d 	.word	0x0800b95d
 800edfc:	0800eb55 	.word	0x0800eb55
 800ee00:	08010be6 	.word	0x08010be6

0800ee04 <__sflush_r>:
 800ee04:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ee08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ee0c:	0716      	lsls	r6, r2, #28
 800ee0e:	4605      	mov	r5, r0
 800ee10:	460c      	mov	r4, r1
 800ee12:	d454      	bmi.n	800eebe <__sflush_r+0xba>
 800ee14:	684b      	ldr	r3, [r1, #4]
 800ee16:	2b00      	cmp	r3, #0
 800ee18:	dc02      	bgt.n	800ee20 <__sflush_r+0x1c>
 800ee1a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800ee1c:	2b00      	cmp	r3, #0
 800ee1e:	dd48      	ble.n	800eeb2 <__sflush_r+0xae>
 800ee20:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ee22:	2e00      	cmp	r6, #0
 800ee24:	d045      	beq.n	800eeb2 <__sflush_r+0xae>
 800ee26:	2300      	movs	r3, #0
 800ee28:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800ee2c:	682f      	ldr	r7, [r5, #0]
 800ee2e:	6a21      	ldr	r1, [r4, #32]
 800ee30:	602b      	str	r3, [r5, #0]
 800ee32:	d030      	beq.n	800ee96 <__sflush_r+0x92>
 800ee34:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800ee36:	89a3      	ldrh	r3, [r4, #12]
 800ee38:	0759      	lsls	r1, r3, #29
 800ee3a:	d505      	bpl.n	800ee48 <__sflush_r+0x44>
 800ee3c:	6863      	ldr	r3, [r4, #4]
 800ee3e:	1ad2      	subs	r2, r2, r3
 800ee40:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800ee42:	b10b      	cbz	r3, 800ee48 <__sflush_r+0x44>
 800ee44:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800ee46:	1ad2      	subs	r2, r2, r3
 800ee48:	2300      	movs	r3, #0
 800ee4a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ee4c:	6a21      	ldr	r1, [r4, #32]
 800ee4e:	4628      	mov	r0, r5
 800ee50:	47b0      	blx	r6
 800ee52:	1c43      	adds	r3, r0, #1
 800ee54:	89a3      	ldrh	r3, [r4, #12]
 800ee56:	d106      	bne.n	800ee66 <__sflush_r+0x62>
 800ee58:	6829      	ldr	r1, [r5, #0]
 800ee5a:	291d      	cmp	r1, #29
 800ee5c:	d82b      	bhi.n	800eeb6 <__sflush_r+0xb2>
 800ee5e:	4a2a      	ldr	r2, [pc, #168]	@ (800ef08 <__sflush_r+0x104>)
 800ee60:	410a      	asrs	r2, r1
 800ee62:	07d6      	lsls	r6, r2, #31
 800ee64:	d427      	bmi.n	800eeb6 <__sflush_r+0xb2>
 800ee66:	2200      	movs	r2, #0
 800ee68:	6062      	str	r2, [r4, #4]
 800ee6a:	04d9      	lsls	r1, r3, #19
 800ee6c:	6922      	ldr	r2, [r4, #16]
 800ee6e:	6022      	str	r2, [r4, #0]
 800ee70:	d504      	bpl.n	800ee7c <__sflush_r+0x78>
 800ee72:	1c42      	adds	r2, r0, #1
 800ee74:	d101      	bne.n	800ee7a <__sflush_r+0x76>
 800ee76:	682b      	ldr	r3, [r5, #0]
 800ee78:	b903      	cbnz	r3, 800ee7c <__sflush_r+0x78>
 800ee7a:	6560      	str	r0, [r4, #84]	@ 0x54
 800ee7c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ee7e:	602f      	str	r7, [r5, #0]
 800ee80:	b1b9      	cbz	r1, 800eeb2 <__sflush_r+0xae>
 800ee82:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ee86:	4299      	cmp	r1, r3
 800ee88:	d002      	beq.n	800ee90 <__sflush_r+0x8c>
 800ee8a:	4628      	mov	r0, r5
 800ee8c:	f7fe fb5c 	bl	800d548 <_free_r>
 800ee90:	2300      	movs	r3, #0
 800ee92:	6363      	str	r3, [r4, #52]	@ 0x34
 800ee94:	e00d      	b.n	800eeb2 <__sflush_r+0xae>
 800ee96:	2301      	movs	r3, #1
 800ee98:	4628      	mov	r0, r5
 800ee9a:	47b0      	blx	r6
 800ee9c:	4602      	mov	r2, r0
 800ee9e:	1c50      	adds	r0, r2, #1
 800eea0:	d1c9      	bne.n	800ee36 <__sflush_r+0x32>
 800eea2:	682b      	ldr	r3, [r5, #0]
 800eea4:	2b00      	cmp	r3, #0
 800eea6:	d0c6      	beq.n	800ee36 <__sflush_r+0x32>
 800eea8:	2b1d      	cmp	r3, #29
 800eeaa:	d001      	beq.n	800eeb0 <__sflush_r+0xac>
 800eeac:	2b16      	cmp	r3, #22
 800eeae:	d11e      	bne.n	800eeee <__sflush_r+0xea>
 800eeb0:	602f      	str	r7, [r5, #0]
 800eeb2:	2000      	movs	r0, #0
 800eeb4:	e022      	b.n	800eefc <__sflush_r+0xf8>
 800eeb6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800eeba:	b21b      	sxth	r3, r3
 800eebc:	e01b      	b.n	800eef6 <__sflush_r+0xf2>
 800eebe:	690f      	ldr	r7, [r1, #16]
 800eec0:	2f00      	cmp	r7, #0
 800eec2:	d0f6      	beq.n	800eeb2 <__sflush_r+0xae>
 800eec4:	0793      	lsls	r3, r2, #30
 800eec6:	680e      	ldr	r6, [r1, #0]
 800eec8:	bf08      	it	eq
 800eeca:	694b      	ldreq	r3, [r1, #20]
 800eecc:	600f      	str	r7, [r1, #0]
 800eece:	bf18      	it	ne
 800eed0:	2300      	movne	r3, #0
 800eed2:	eba6 0807 	sub.w	r8, r6, r7
 800eed6:	608b      	str	r3, [r1, #8]
 800eed8:	f1b8 0f00 	cmp.w	r8, #0
 800eedc:	dde9      	ble.n	800eeb2 <__sflush_r+0xae>
 800eede:	6a21      	ldr	r1, [r4, #32]
 800eee0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800eee2:	4643      	mov	r3, r8
 800eee4:	463a      	mov	r2, r7
 800eee6:	4628      	mov	r0, r5
 800eee8:	47b0      	blx	r6
 800eeea:	2800      	cmp	r0, #0
 800eeec:	dc08      	bgt.n	800ef00 <__sflush_r+0xfc>
 800eeee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800eef2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800eef6:	81a3      	strh	r3, [r4, #12]
 800eef8:	f04f 30ff 	mov.w	r0, #4294967295
 800eefc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ef00:	4407      	add	r7, r0
 800ef02:	eba8 0800 	sub.w	r8, r8, r0
 800ef06:	e7e7      	b.n	800eed8 <__sflush_r+0xd4>
 800ef08:	dfbffffe 	.word	0xdfbffffe

0800ef0c <_fflush_r>:
 800ef0c:	b538      	push	{r3, r4, r5, lr}
 800ef0e:	690b      	ldr	r3, [r1, #16]
 800ef10:	4605      	mov	r5, r0
 800ef12:	460c      	mov	r4, r1
 800ef14:	b913      	cbnz	r3, 800ef1c <_fflush_r+0x10>
 800ef16:	2500      	movs	r5, #0
 800ef18:	4628      	mov	r0, r5
 800ef1a:	bd38      	pop	{r3, r4, r5, pc}
 800ef1c:	b118      	cbz	r0, 800ef26 <_fflush_r+0x1a>
 800ef1e:	6a03      	ldr	r3, [r0, #32]
 800ef20:	b90b      	cbnz	r3, 800ef26 <_fflush_r+0x1a>
 800ef22:	f7fd fb73 	bl	800c60c <__sinit>
 800ef26:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ef2a:	2b00      	cmp	r3, #0
 800ef2c:	d0f3      	beq.n	800ef16 <_fflush_r+0xa>
 800ef2e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800ef30:	07d0      	lsls	r0, r2, #31
 800ef32:	d404      	bmi.n	800ef3e <_fflush_r+0x32>
 800ef34:	0599      	lsls	r1, r3, #22
 800ef36:	d402      	bmi.n	800ef3e <_fflush_r+0x32>
 800ef38:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ef3a:	f7fd fca0 	bl	800c87e <__retarget_lock_acquire_recursive>
 800ef3e:	4628      	mov	r0, r5
 800ef40:	4621      	mov	r1, r4
 800ef42:	f7ff ff5f 	bl	800ee04 <__sflush_r>
 800ef46:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ef48:	07da      	lsls	r2, r3, #31
 800ef4a:	4605      	mov	r5, r0
 800ef4c:	d4e4      	bmi.n	800ef18 <_fflush_r+0xc>
 800ef4e:	89a3      	ldrh	r3, [r4, #12]
 800ef50:	059b      	lsls	r3, r3, #22
 800ef52:	d4e1      	bmi.n	800ef18 <_fflush_r+0xc>
 800ef54:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ef56:	f7fd fc93 	bl	800c880 <__retarget_lock_release_recursive>
 800ef5a:	e7dd      	b.n	800ef18 <_fflush_r+0xc>

0800ef5c <memmove>:
 800ef5c:	4288      	cmp	r0, r1
 800ef5e:	b510      	push	{r4, lr}
 800ef60:	eb01 0402 	add.w	r4, r1, r2
 800ef64:	d902      	bls.n	800ef6c <memmove+0x10>
 800ef66:	4284      	cmp	r4, r0
 800ef68:	4623      	mov	r3, r4
 800ef6a:	d807      	bhi.n	800ef7c <memmove+0x20>
 800ef6c:	1e43      	subs	r3, r0, #1
 800ef6e:	42a1      	cmp	r1, r4
 800ef70:	d008      	beq.n	800ef84 <memmove+0x28>
 800ef72:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ef76:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ef7a:	e7f8      	b.n	800ef6e <memmove+0x12>
 800ef7c:	4402      	add	r2, r0
 800ef7e:	4601      	mov	r1, r0
 800ef80:	428a      	cmp	r2, r1
 800ef82:	d100      	bne.n	800ef86 <memmove+0x2a>
 800ef84:	bd10      	pop	{r4, pc}
 800ef86:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ef8a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ef8e:	e7f7      	b.n	800ef80 <memmove+0x24>

0800ef90 <strncmp>:
 800ef90:	b510      	push	{r4, lr}
 800ef92:	b16a      	cbz	r2, 800efb0 <strncmp+0x20>
 800ef94:	3901      	subs	r1, #1
 800ef96:	1884      	adds	r4, r0, r2
 800ef98:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ef9c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800efa0:	429a      	cmp	r2, r3
 800efa2:	d103      	bne.n	800efac <strncmp+0x1c>
 800efa4:	42a0      	cmp	r0, r4
 800efa6:	d001      	beq.n	800efac <strncmp+0x1c>
 800efa8:	2a00      	cmp	r2, #0
 800efaa:	d1f5      	bne.n	800ef98 <strncmp+0x8>
 800efac:	1ad0      	subs	r0, r2, r3
 800efae:	bd10      	pop	{r4, pc}
 800efb0:	4610      	mov	r0, r2
 800efb2:	e7fc      	b.n	800efae <strncmp+0x1e>
 800efb4:	0000      	movs	r0, r0
	...

0800efb8 <nan>:
 800efb8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800efc0 <nan+0x8>
 800efbc:	4770      	bx	lr
 800efbe:	bf00      	nop
 800efc0:	00000000 	.word	0x00000000
 800efc4:	7ff80000 	.word	0x7ff80000

0800efc8 <__assert_func>:
 800efc8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800efca:	4614      	mov	r4, r2
 800efcc:	461a      	mov	r2, r3
 800efce:	4b09      	ldr	r3, [pc, #36]	@ (800eff4 <__assert_func+0x2c>)
 800efd0:	681b      	ldr	r3, [r3, #0]
 800efd2:	4605      	mov	r5, r0
 800efd4:	68d8      	ldr	r0, [r3, #12]
 800efd6:	b954      	cbnz	r4, 800efee <__assert_func+0x26>
 800efd8:	4b07      	ldr	r3, [pc, #28]	@ (800eff8 <__assert_func+0x30>)
 800efda:	461c      	mov	r4, r3
 800efdc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800efe0:	9100      	str	r1, [sp, #0]
 800efe2:	462b      	mov	r3, r5
 800efe4:	4905      	ldr	r1, [pc, #20]	@ (800effc <__assert_func+0x34>)
 800efe6:	f000 fba7 	bl	800f738 <fiprintf>
 800efea:	f000 fbb7 	bl	800f75c <abort>
 800efee:	4b04      	ldr	r3, [pc, #16]	@ (800f000 <__assert_func+0x38>)
 800eff0:	e7f4      	b.n	800efdc <__assert_func+0x14>
 800eff2:	bf00      	nop
 800eff4:	20000020 	.word	0x20000020
 800eff8:	08010c34 	.word	0x08010c34
 800effc:	08010c06 	.word	0x08010c06
 800f000:	08010bf9 	.word	0x08010bf9

0800f004 <_calloc_r>:
 800f004:	b570      	push	{r4, r5, r6, lr}
 800f006:	fba1 5402 	umull	r5, r4, r1, r2
 800f00a:	b93c      	cbnz	r4, 800f01c <_calloc_r+0x18>
 800f00c:	4629      	mov	r1, r5
 800f00e:	f7fc faf3 	bl	800b5f8 <_malloc_r>
 800f012:	4606      	mov	r6, r0
 800f014:	b928      	cbnz	r0, 800f022 <_calloc_r+0x1e>
 800f016:	2600      	movs	r6, #0
 800f018:	4630      	mov	r0, r6
 800f01a:	bd70      	pop	{r4, r5, r6, pc}
 800f01c:	220c      	movs	r2, #12
 800f01e:	6002      	str	r2, [r0, #0]
 800f020:	e7f9      	b.n	800f016 <_calloc_r+0x12>
 800f022:	462a      	mov	r2, r5
 800f024:	4621      	mov	r1, r4
 800f026:	f7fd fb8a 	bl	800c73e <memset>
 800f02a:	e7f5      	b.n	800f018 <_calloc_r+0x14>

0800f02c <rshift>:
 800f02c:	6903      	ldr	r3, [r0, #16]
 800f02e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800f032:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800f036:	ea4f 1261 	mov.w	r2, r1, asr #5
 800f03a:	f100 0414 	add.w	r4, r0, #20
 800f03e:	dd45      	ble.n	800f0cc <rshift+0xa0>
 800f040:	f011 011f 	ands.w	r1, r1, #31
 800f044:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800f048:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800f04c:	d10c      	bne.n	800f068 <rshift+0x3c>
 800f04e:	f100 0710 	add.w	r7, r0, #16
 800f052:	4629      	mov	r1, r5
 800f054:	42b1      	cmp	r1, r6
 800f056:	d334      	bcc.n	800f0c2 <rshift+0x96>
 800f058:	1a9b      	subs	r3, r3, r2
 800f05a:	009b      	lsls	r3, r3, #2
 800f05c:	1eea      	subs	r2, r5, #3
 800f05e:	4296      	cmp	r6, r2
 800f060:	bf38      	it	cc
 800f062:	2300      	movcc	r3, #0
 800f064:	4423      	add	r3, r4
 800f066:	e015      	b.n	800f094 <rshift+0x68>
 800f068:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800f06c:	f1c1 0820 	rsb	r8, r1, #32
 800f070:	40cf      	lsrs	r7, r1
 800f072:	f105 0e04 	add.w	lr, r5, #4
 800f076:	46a1      	mov	r9, r4
 800f078:	4576      	cmp	r6, lr
 800f07a:	46f4      	mov	ip, lr
 800f07c:	d815      	bhi.n	800f0aa <rshift+0x7e>
 800f07e:	1a9a      	subs	r2, r3, r2
 800f080:	0092      	lsls	r2, r2, #2
 800f082:	3a04      	subs	r2, #4
 800f084:	3501      	adds	r5, #1
 800f086:	42ae      	cmp	r6, r5
 800f088:	bf38      	it	cc
 800f08a:	2200      	movcc	r2, #0
 800f08c:	18a3      	adds	r3, r4, r2
 800f08e:	50a7      	str	r7, [r4, r2]
 800f090:	b107      	cbz	r7, 800f094 <rshift+0x68>
 800f092:	3304      	adds	r3, #4
 800f094:	1b1a      	subs	r2, r3, r4
 800f096:	42a3      	cmp	r3, r4
 800f098:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800f09c:	bf08      	it	eq
 800f09e:	2300      	moveq	r3, #0
 800f0a0:	6102      	str	r2, [r0, #16]
 800f0a2:	bf08      	it	eq
 800f0a4:	6143      	streq	r3, [r0, #20]
 800f0a6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f0aa:	f8dc c000 	ldr.w	ip, [ip]
 800f0ae:	fa0c fc08 	lsl.w	ip, ip, r8
 800f0b2:	ea4c 0707 	orr.w	r7, ip, r7
 800f0b6:	f849 7b04 	str.w	r7, [r9], #4
 800f0ba:	f85e 7b04 	ldr.w	r7, [lr], #4
 800f0be:	40cf      	lsrs	r7, r1
 800f0c0:	e7da      	b.n	800f078 <rshift+0x4c>
 800f0c2:	f851 cb04 	ldr.w	ip, [r1], #4
 800f0c6:	f847 cf04 	str.w	ip, [r7, #4]!
 800f0ca:	e7c3      	b.n	800f054 <rshift+0x28>
 800f0cc:	4623      	mov	r3, r4
 800f0ce:	e7e1      	b.n	800f094 <rshift+0x68>

0800f0d0 <__hexdig_fun>:
 800f0d0:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800f0d4:	2b09      	cmp	r3, #9
 800f0d6:	d802      	bhi.n	800f0de <__hexdig_fun+0xe>
 800f0d8:	3820      	subs	r0, #32
 800f0da:	b2c0      	uxtb	r0, r0
 800f0dc:	4770      	bx	lr
 800f0de:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800f0e2:	2b05      	cmp	r3, #5
 800f0e4:	d801      	bhi.n	800f0ea <__hexdig_fun+0x1a>
 800f0e6:	3847      	subs	r0, #71	@ 0x47
 800f0e8:	e7f7      	b.n	800f0da <__hexdig_fun+0xa>
 800f0ea:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800f0ee:	2b05      	cmp	r3, #5
 800f0f0:	d801      	bhi.n	800f0f6 <__hexdig_fun+0x26>
 800f0f2:	3827      	subs	r0, #39	@ 0x27
 800f0f4:	e7f1      	b.n	800f0da <__hexdig_fun+0xa>
 800f0f6:	2000      	movs	r0, #0
 800f0f8:	4770      	bx	lr
	...

0800f0fc <__gethex>:
 800f0fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f100:	b085      	sub	sp, #20
 800f102:	468a      	mov	sl, r1
 800f104:	9302      	str	r3, [sp, #8]
 800f106:	680b      	ldr	r3, [r1, #0]
 800f108:	9001      	str	r0, [sp, #4]
 800f10a:	4690      	mov	r8, r2
 800f10c:	1c9c      	adds	r4, r3, #2
 800f10e:	46a1      	mov	r9, r4
 800f110:	f814 0b01 	ldrb.w	r0, [r4], #1
 800f114:	2830      	cmp	r0, #48	@ 0x30
 800f116:	d0fa      	beq.n	800f10e <__gethex+0x12>
 800f118:	eba9 0303 	sub.w	r3, r9, r3
 800f11c:	f1a3 0b02 	sub.w	fp, r3, #2
 800f120:	f7ff ffd6 	bl	800f0d0 <__hexdig_fun>
 800f124:	4605      	mov	r5, r0
 800f126:	2800      	cmp	r0, #0
 800f128:	d168      	bne.n	800f1fc <__gethex+0x100>
 800f12a:	49a0      	ldr	r1, [pc, #640]	@ (800f3ac <__gethex+0x2b0>)
 800f12c:	2201      	movs	r2, #1
 800f12e:	4648      	mov	r0, r9
 800f130:	f7ff ff2e 	bl	800ef90 <strncmp>
 800f134:	4607      	mov	r7, r0
 800f136:	2800      	cmp	r0, #0
 800f138:	d167      	bne.n	800f20a <__gethex+0x10e>
 800f13a:	f899 0001 	ldrb.w	r0, [r9, #1]
 800f13e:	4626      	mov	r6, r4
 800f140:	f7ff ffc6 	bl	800f0d0 <__hexdig_fun>
 800f144:	2800      	cmp	r0, #0
 800f146:	d062      	beq.n	800f20e <__gethex+0x112>
 800f148:	4623      	mov	r3, r4
 800f14a:	7818      	ldrb	r0, [r3, #0]
 800f14c:	2830      	cmp	r0, #48	@ 0x30
 800f14e:	4699      	mov	r9, r3
 800f150:	f103 0301 	add.w	r3, r3, #1
 800f154:	d0f9      	beq.n	800f14a <__gethex+0x4e>
 800f156:	f7ff ffbb 	bl	800f0d0 <__hexdig_fun>
 800f15a:	fab0 f580 	clz	r5, r0
 800f15e:	096d      	lsrs	r5, r5, #5
 800f160:	f04f 0b01 	mov.w	fp, #1
 800f164:	464a      	mov	r2, r9
 800f166:	4616      	mov	r6, r2
 800f168:	3201      	adds	r2, #1
 800f16a:	7830      	ldrb	r0, [r6, #0]
 800f16c:	f7ff ffb0 	bl	800f0d0 <__hexdig_fun>
 800f170:	2800      	cmp	r0, #0
 800f172:	d1f8      	bne.n	800f166 <__gethex+0x6a>
 800f174:	498d      	ldr	r1, [pc, #564]	@ (800f3ac <__gethex+0x2b0>)
 800f176:	2201      	movs	r2, #1
 800f178:	4630      	mov	r0, r6
 800f17a:	f7ff ff09 	bl	800ef90 <strncmp>
 800f17e:	2800      	cmp	r0, #0
 800f180:	d13f      	bne.n	800f202 <__gethex+0x106>
 800f182:	b944      	cbnz	r4, 800f196 <__gethex+0x9a>
 800f184:	1c74      	adds	r4, r6, #1
 800f186:	4622      	mov	r2, r4
 800f188:	4616      	mov	r6, r2
 800f18a:	3201      	adds	r2, #1
 800f18c:	7830      	ldrb	r0, [r6, #0]
 800f18e:	f7ff ff9f 	bl	800f0d0 <__hexdig_fun>
 800f192:	2800      	cmp	r0, #0
 800f194:	d1f8      	bne.n	800f188 <__gethex+0x8c>
 800f196:	1ba4      	subs	r4, r4, r6
 800f198:	00a7      	lsls	r7, r4, #2
 800f19a:	7833      	ldrb	r3, [r6, #0]
 800f19c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800f1a0:	2b50      	cmp	r3, #80	@ 0x50
 800f1a2:	d13e      	bne.n	800f222 <__gethex+0x126>
 800f1a4:	7873      	ldrb	r3, [r6, #1]
 800f1a6:	2b2b      	cmp	r3, #43	@ 0x2b
 800f1a8:	d033      	beq.n	800f212 <__gethex+0x116>
 800f1aa:	2b2d      	cmp	r3, #45	@ 0x2d
 800f1ac:	d034      	beq.n	800f218 <__gethex+0x11c>
 800f1ae:	1c71      	adds	r1, r6, #1
 800f1b0:	2400      	movs	r4, #0
 800f1b2:	7808      	ldrb	r0, [r1, #0]
 800f1b4:	f7ff ff8c 	bl	800f0d0 <__hexdig_fun>
 800f1b8:	1e43      	subs	r3, r0, #1
 800f1ba:	b2db      	uxtb	r3, r3
 800f1bc:	2b18      	cmp	r3, #24
 800f1be:	d830      	bhi.n	800f222 <__gethex+0x126>
 800f1c0:	f1a0 0210 	sub.w	r2, r0, #16
 800f1c4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800f1c8:	f7ff ff82 	bl	800f0d0 <__hexdig_fun>
 800f1cc:	f100 3cff 	add.w	ip, r0, #4294967295
 800f1d0:	fa5f fc8c 	uxtb.w	ip, ip
 800f1d4:	f1bc 0f18 	cmp.w	ip, #24
 800f1d8:	f04f 030a 	mov.w	r3, #10
 800f1dc:	d91e      	bls.n	800f21c <__gethex+0x120>
 800f1de:	b104      	cbz	r4, 800f1e2 <__gethex+0xe6>
 800f1e0:	4252      	negs	r2, r2
 800f1e2:	4417      	add	r7, r2
 800f1e4:	f8ca 1000 	str.w	r1, [sl]
 800f1e8:	b1ed      	cbz	r5, 800f226 <__gethex+0x12a>
 800f1ea:	f1bb 0f00 	cmp.w	fp, #0
 800f1ee:	bf0c      	ite	eq
 800f1f0:	2506      	moveq	r5, #6
 800f1f2:	2500      	movne	r5, #0
 800f1f4:	4628      	mov	r0, r5
 800f1f6:	b005      	add	sp, #20
 800f1f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f1fc:	2500      	movs	r5, #0
 800f1fe:	462c      	mov	r4, r5
 800f200:	e7b0      	b.n	800f164 <__gethex+0x68>
 800f202:	2c00      	cmp	r4, #0
 800f204:	d1c7      	bne.n	800f196 <__gethex+0x9a>
 800f206:	4627      	mov	r7, r4
 800f208:	e7c7      	b.n	800f19a <__gethex+0x9e>
 800f20a:	464e      	mov	r6, r9
 800f20c:	462f      	mov	r7, r5
 800f20e:	2501      	movs	r5, #1
 800f210:	e7c3      	b.n	800f19a <__gethex+0x9e>
 800f212:	2400      	movs	r4, #0
 800f214:	1cb1      	adds	r1, r6, #2
 800f216:	e7cc      	b.n	800f1b2 <__gethex+0xb6>
 800f218:	2401      	movs	r4, #1
 800f21a:	e7fb      	b.n	800f214 <__gethex+0x118>
 800f21c:	fb03 0002 	mla	r0, r3, r2, r0
 800f220:	e7ce      	b.n	800f1c0 <__gethex+0xc4>
 800f222:	4631      	mov	r1, r6
 800f224:	e7de      	b.n	800f1e4 <__gethex+0xe8>
 800f226:	eba6 0309 	sub.w	r3, r6, r9
 800f22a:	3b01      	subs	r3, #1
 800f22c:	4629      	mov	r1, r5
 800f22e:	2b07      	cmp	r3, #7
 800f230:	dc0a      	bgt.n	800f248 <__gethex+0x14c>
 800f232:	9801      	ldr	r0, [sp, #4]
 800f234:	f7fe f9d2 	bl	800d5dc <_Balloc>
 800f238:	4604      	mov	r4, r0
 800f23a:	b940      	cbnz	r0, 800f24e <__gethex+0x152>
 800f23c:	4b5c      	ldr	r3, [pc, #368]	@ (800f3b0 <__gethex+0x2b4>)
 800f23e:	4602      	mov	r2, r0
 800f240:	21e4      	movs	r1, #228	@ 0xe4
 800f242:	485c      	ldr	r0, [pc, #368]	@ (800f3b4 <__gethex+0x2b8>)
 800f244:	f7ff fec0 	bl	800efc8 <__assert_func>
 800f248:	3101      	adds	r1, #1
 800f24a:	105b      	asrs	r3, r3, #1
 800f24c:	e7ef      	b.n	800f22e <__gethex+0x132>
 800f24e:	f100 0a14 	add.w	sl, r0, #20
 800f252:	2300      	movs	r3, #0
 800f254:	4655      	mov	r5, sl
 800f256:	469b      	mov	fp, r3
 800f258:	45b1      	cmp	r9, r6
 800f25a:	d337      	bcc.n	800f2cc <__gethex+0x1d0>
 800f25c:	f845 bb04 	str.w	fp, [r5], #4
 800f260:	eba5 050a 	sub.w	r5, r5, sl
 800f264:	10ad      	asrs	r5, r5, #2
 800f266:	6125      	str	r5, [r4, #16]
 800f268:	4658      	mov	r0, fp
 800f26a:	f7fe faa9 	bl	800d7c0 <__hi0bits>
 800f26e:	016d      	lsls	r5, r5, #5
 800f270:	f8d8 6000 	ldr.w	r6, [r8]
 800f274:	1a2d      	subs	r5, r5, r0
 800f276:	42b5      	cmp	r5, r6
 800f278:	dd54      	ble.n	800f324 <__gethex+0x228>
 800f27a:	1bad      	subs	r5, r5, r6
 800f27c:	4629      	mov	r1, r5
 800f27e:	4620      	mov	r0, r4
 800f280:	f7fe fe3d 	bl	800defe <__any_on>
 800f284:	4681      	mov	r9, r0
 800f286:	b178      	cbz	r0, 800f2a8 <__gethex+0x1ac>
 800f288:	1e6b      	subs	r3, r5, #1
 800f28a:	1159      	asrs	r1, r3, #5
 800f28c:	f003 021f 	and.w	r2, r3, #31
 800f290:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800f294:	f04f 0901 	mov.w	r9, #1
 800f298:	fa09 f202 	lsl.w	r2, r9, r2
 800f29c:	420a      	tst	r2, r1
 800f29e:	d003      	beq.n	800f2a8 <__gethex+0x1ac>
 800f2a0:	454b      	cmp	r3, r9
 800f2a2:	dc36      	bgt.n	800f312 <__gethex+0x216>
 800f2a4:	f04f 0902 	mov.w	r9, #2
 800f2a8:	4629      	mov	r1, r5
 800f2aa:	4620      	mov	r0, r4
 800f2ac:	f7ff febe 	bl	800f02c <rshift>
 800f2b0:	442f      	add	r7, r5
 800f2b2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800f2b6:	42bb      	cmp	r3, r7
 800f2b8:	da42      	bge.n	800f340 <__gethex+0x244>
 800f2ba:	9801      	ldr	r0, [sp, #4]
 800f2bc:	4621      	mov	r1, r4
 800f2be:	f7fe f9cd 	bl	800d65c <_Bfree>
 800f2c2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800f2c4:	2300      	movs	r3, #0
 800f2c6:	6013      	str	r3, [r2, #0]
 800f2c8:	25a3      	movs	r5, #163	@ 0xa3
 800f2ca:	e793      	b.n	800f1f4 <__gethex+0xf8>
 800f2cc:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800f2d0:	2a2e      	cmp	r2, #46	@ 0x2e
 800f2d2:	d012      	beq.n	800f2fa <__gethex+0x1fe>
 800f2d4:	2b20      	cmp	r3, #32
 800f2d6:	d104      	bne.n	800f2e2 <__gethex+0x1e6>
 800f2d8:	f845 bb04 	str.w	fp, [r5], #4
 800f2dc:	f04f 0b00 	mov.w	fp, #0
 800f2e0:	465b      	mov	r3, fp
 800f2e2:	7830      	ldrb	r0, [r6, #0]
 800f2e4:	9303      	str	r3, [sp, #12]
 800f2e6:	f7ff fef3 	bl	800f0d0 <__hexdig_fun>
 800f2ea:	9b03      	ldr	r3, [sp, #12]
 800f2ec:	f000 000f 	and.w	r0, r0, #15
 800f2f0:	4098      	lsls	r0, r3
 800f2f2:	ea4b 0b00 	orr.w	fp, fp, r0
 800f2f6:	3304      	adds	r3, #4
 800f2f8:	e7ae      	b.n	800f258 <__gethex+0x15c>
 800f2fa:	45b1      	cmp	r9, r6
 800f2fc:	d8ea      	bhi.n	800f2d4 <__gethex+0x1d8>
 800f2fe:	492b      	ldr	r1, [pc, #172]	@ (800f3ac <__gethex+0x2b0>)
 800f300:	9303      	str	r3, [sp, #12]
 800f302:	2201      	movs	r2, #1
 800f304:	4630      	mov	r0, r6
 800f306:	f7ff fe43 	bl	800ef90 <strncmp>
 800f30a:	9b03      	ldr	r3, [sp, #12]
 800f30c:	2800      	cmp	r0, #0
 800f30e:	d1e1      	bne.n	800f2d4 <__gethex+0x1d8>
 800f310:	e7a2      	b.n	800f258 <__gethex+0x15c>
 800f312:	1ea9      	subs	r1, r5, #2
 800f314:	4620      	mov	r0, r4
 800f316:	f7fe fdf2 	bl	800defe <__any_on>
 800f31a:	2800      	cmp	r0, #0
 800f31c:	d0c2      	beq.n	800f2a4 <__gethex+0x1a8>
 800f31e:	f04f 0903 	mov.w	r9, #3
 800f322:	e7c1      	b.n	800f2a8 <__gethex+0x1ac>
 800f324:	da09      	bge.n	800f33a <__gethex+0x23e>
 800f326:	1b75      	subs	r5, r6, r5
 800f328:	4621      	mov	r1, r4
 800f32a:	9801      	ldr	r0, [sp, #4]
 800f32c:	462a      	mov	r2, r5
 800f32e:	f7fe fbad 	bl	800da8c <__lshift>
 800f332:	1b7f      	subs	r7, r7, r5
 800f334:	4604      	mov	r4, r0
 800f336:	f100 0a14 	add.w	sl, r0, #20
 800f33a:	f04f 0900 	mov.w	r9, #0
 800f33e:	e7b8      	b.n	800f2b2 <__gethex+0x1b6>
 800f340:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800f344:	42bd      	cmp	r5, r7
 800f346:	dd6f      	ble.n	800f428 <__gethex+0x32c>
 800f348:	1bed      	subs	r5, r5, r7
 800f34a:	42ae      	cmp	r6, r5
 800f34c:	dc34      	bgt.n	800f3b8 <__gethex+0x2bc>
 800f34e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800f352:	2b02      	cmp	r3, #2
 800f354:	d022      	beq.n	800f39c <__gethex+0x2a0>
 800f356:	2b03      	cmp	r3, #3
 800f358:	d024      	beq.n	800f3a4 <__gethex+0x2a8>
 800f35a:	2b01      	cmp	r3, #1
 800f35c:	d115      	bne.n	800f38a <__gethex+0x28e>
 800f35e:	42ae      	cmp	r6, r5
 800f360:	d113      	bne.n	800f38a <__gethex+0x28e>
 800f362:	2e01      	cmp	r6, #1
 800f364:	d10b      	bne.n	800f37e <__gethex+0x282>
 800f366:	9a02      	ldr	r2, [sp, #8]
 800f368:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800f36c:	6013      	str	r3, [r2, #0]
 800f36e:	2301      	movs	r3, #1
 800f370:	6123      	str	r3, [r4, #16]
 800f372:	f8ca 3000 	str.w	r3, [sl]
 800f376:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f378:	2562      	movs	r5, #98	@ 0x62
 800f37a:	601c      	str	r4, [r3, #0]
 800f37c:	e73a      	b.n	800f1f4 <__gethex+0xf8>
 800f37e:	1e71      	subs	r1, r6, #1
 800f380:	4620      	mov	r0, r4
 800f382:	f7fe fdbc 	bl	800defe <__any_on>
 800f386:	2800      	cmp	r0, #0
 800f388:	d1ed      	bne.n	800f366 <__gethex+0x26a>
 800f38a:	9801      	ldr	r0, [sp, #4]
 800f38c:	4621      	mov	r1, r4
 800f38e:	f7fe f965 	bl	800d65c <_Bfree>
 800f392:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800f394:	2300      	movs	r3, #0
 800f396:	6013      	str	r3, [r2, #0]
 800f398:	2550      	movs	r5, #80	@ 0x50
 800f39a:	e72b      	b.n	800f1f4 <__gethex+0xf8>
 800f39c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f39e:	2b00      	cmp	r3, #0
 800f3a0:	d1f3      	bne.n	800f38a <__gethex+0x28e>
 800f3a2:	e7e0      	b.n	800f366 <__gethex+0x26a>
 800f3a4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f3a6:	2b00      	cmp	r3, #0
 800f3a8:	d1dd      	bne.n	800f366 <__gethex+0x26a>
 800f3aa:	e7ee      	b.n	800f38a <__gethex+0x28e>
 800f3ac:	08010b88 	.word	0x08010b88
 800f3b0:	08010a22 	.word	0x08010a22
 800f3b4:	08010c35 	.word	0x08010c35
 800f3b8:	1e6f      	subs	r7, r5, #1
 800f3ba:	f1b9 0f00 	cmp.w	r9, #0
 800f3be:	d130      	bne.n	800f422 <__gethex+0x326>
 800f3c0:	b127      	cbz	r7, 800f3cc <__gethex+0x2d0>
 800f3c2:	4639      	mov	r1, r7
 800f3c4:	4620      	mov	r0, r4
 800f3c6:	f7fe fd9a 	bl	800defe <__any_on>
 800f3ca:	4681      	mov	r9, r0
 800f3cc:	117a      	asrs	r2, r7, #5
 800f3ce:	2301      	movs	r3, #1
 800f3d0:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800f3d4:	f007 071f 	and.w	r7, r7, #31
 800f3d8:	40bb      	lsls	r3, r7
 800f3da:	4213      	tst	r3, r2
 800f3dc:	4629      	mov	r1, r5
 800f3de:	4620      	mov	r0, r4
 800f3e0:	bf18      	it	ne
 800f3e2:	f049 0902 	orrne.w	r9, r9, #2
 800f3e6:	f7ff fe21 	bl	800f02c <rshift>
 800f3ea:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800f3ee:	1b76      	subs	r6, r6, r5
 800f3f0:	2502      	movs	r5, #2
 800f3f2:	f1b9 0f00 	cmp.w	r9, #0
 800f3f6:	d047      	beq.n	800f488 <__gethex+0x38c>
 800f3f8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800f3fc:	2b02      	cmp	r3, #2
 800f3fe:	d015      	beq.n	800f42c <__gethex+0x330>
 800f400:	2b03      	cmp	r3, #3
 800f402:	d017      	beq.n	800f434 <__gethex+0x338>
 800f404:	2b01      	cmp	r3, #1
 800f406:	d109      	bne.n	800f41c <__gethex+0x320>
 800f408:	f019 0f02 	tst.w	r9, #2
 800f40c:	d006      	beq.n	800f41c <__gethex+0x320>
 800f40e:	f8da 3000 	ldr.w	r3, [sl]
 800f412:	ea49 0903 	orr.w	r9, r9, r3
 800f416:	f019 0f01 	tst.w	r9, #1
 800f41a:	d10e      	bne.n	800f43a <__gethex+0x33e>
 800f41c:	f045 0510 	orr.w	r5, r5, #16
 800f420:	e032      	b.n	800f488 <__gethex+0x38c>
 800f422:	f04f 0901 	mov.w	r9, #1
 800f426:	e7d1      	b.n	800f3cc <__gethex+0x2d0>
 800f428:	2501      	movs	r5, #1
 800f42a:	e7e2      	b.n	800f3f2 <__gethex+0x2f6>
 800f42c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f42e:	f1c3 0301 	rsb	r3, r3, #1
 800f432:	930f      	str	r3, [sp, #60]	@ 0x3c
 800f434:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f436:	2b00      	cmp	r3, #0
 800f438:	d0f0      	beq.n	800f41c <__gethex+0x320>
 800f43a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800f43e:	f104 0314 	add.w	r3, r4, #20
 800f442:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800f446:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800f44a:	f04f 0c00 	mov.w	ip, #0
 800f44e:	4618      	mov	r0, r3
 800f450:	f853 2b04 	ldr.w	r2, [r3], #4
 800f454:	f1b2 3fff 	cmp.w	r2, #4294967295
 800f458:	d01b      	beq.n	800f492 <__gethex+0x396>
 800f45a:	3201      	adds	r2, #1
 800f45c:	6002      	str	r2, [r0, #0]
 800f45e:	2d02      	cmp	r5, #2
 800f460:	f104 0314 	add.w	r3, r4, #20
 800f464:	d13c      	bne.n	800f4e0 <__gethex+0x3e4>
 800f466:	f8d8 2000 	ldr.w	r2, [r8]
 800f46a:	3a01      	subs	r2, #1
 800f46c:	42b2      	cmp	r2, r6
 800f46e:	d109      	bne.n	800f484 <__gethex+0x388>
 800f470:	1171      	asrs	r1, r6, #5
 800f472:	2201      	movs	r2, #1
 800f474:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800f478:	f006 061f 	and.w	r6, r6, #31
 800f47c:	fa02 f606 	lsl.w	r6, r2, r6
 800f480:	421e      	tst	r6, r3
 800f482:	d13a      	bne.n	800f4fa <__gethex+0x3fe>
 800f484:	f045 0520 	orr.w	r5, r5, #32
 800f488:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f48a:	601c      	str	r4, [r3, #0]
 800f48c:	9b02      	ldr	r3, [sp, #8]
 800f48e:	601f      	str	r7, [r3, #0]
 800f490:	e6b0      	b.n	800f1f4 <__gethex+0xf8>
 800f492:	4299      	cmp	r1, r3
 800f494:	f843 cc04 	str.w	ip, [r3, #-4]
 800f498:	d8d9      	bhi.n	800f44e <__gethex+0x352>
 800f49a:	68a3      	ldr	r3, [r4, #8]
 800f49c:	459b      	cmp	fp, r3
 800f49e:	db17      	blt.n	800f4d0 <__gethex+0x3d4>
 800f4a0:	6861      	ldr	r1, [r4, #4]
 800f4a2:	9801      	ldr	r0, [sp, #4]
 800f4a4:	3101      	adds	r1, #1
 800f4a6:	f7fe f899 	bl	800d5dc <_Balloc>
 800f4aa:	4681      	mov	r9, r0
 800f4ac:	b918      	cbnz	r0, 800f4b6 <__gethex+0x3ba>
 800f4ae:	4b1a      	ldr	r3, [pc, #104]	@ (800f518 <__gethex+0x41c>)
 800f4b0:	4602      	mov	r2, r0
 800f4b2:	2184      	movs	r1, #132	@ 0x84
 800f4b4:	e6c5      	b.n	800f242 <__gethex+0x146>
 800f4b6:	6922      	ldr	r2, [r4, #16]
 800f4b8:	3202      	adds	r2, #2
 800f4ba:	f104 010c 	add.w	r1, r4, #12
 800f4be:	0092      	lsls	r2, r2, #2
 800f4c0:	300c      	adds	r0, #12
 800f4c2:	f7fd f9de 	bl	800c882 <memcpy>
 800f4c6:	4621      	mov	r1, r4
 800f4c8:	9801      	ldr	r0, [sp, #4]
 800f4ca:	f7fe f8c7 	bl	800d65c <_Bfree>
 800f4ce:	464c      	mov	r4, r9
 800f4d0:	6923      	ldr	r3, [r4, #16]
 800f4d2:	1c5a      	adds	r2, r3, #1
 800f4d4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800f4d8:	6122      	str	r2, [r4, #16]
 800f4da:	2201      	movs	r2, #1
 800f4dc:	615a      	str	r2, [r3, #20]
 800f4de:	e7be      	b.n	800f45e <__gethex+0x362>
 800f4e0:	6922      	ldr	r2, [r4, #16]
 800f4e2:	455a      	cmp	r2, fp
 800f4e4:	dd0b      	ble.n	800f4fe <__gethex+0x402>
 800f4e6:	2101      	movs	r1, #1
 800f4e8:	4620      	mov	r0, r4
 800f4ea:	f7ff fd9f 	bl	800f02c <rshift>
 800f4ee:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800f4f2:	3701      	adds	r7, #1
 800f4f4:	42bb      	cmp	r3, r7
 800f4f6:	f6ff aee0 	blt.w	800f2ba <__gethex+0x1be>
 800f4fa:	2501      	movs	r5, #1
 800f4fc:	e7c2      	b.n	800f484 <__gethex+0x388>
 800f4fe:	f016 061f 	ands.w	r6, r6, #31
 800f502:	d0fa      	beq.n	800f4fa <__gethex+0x3fe>
 800f504:	4453      	add	r3, sl
 800f506:	f1c6 0620 	rsb	r6, r6, #32
 800f50a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800f50e:	f7fe f957 	bl	800d7c0 <__hi0bits>
 800f512:	42b0      	cmp	r0, r6
 800f514:	dbe7      	blt.n	800f4e6 <__gethex+0x3ea>
 800f516:	e7f0      	b.n	800f4fa <__gethex+0x3fe>
 800f518:	08010a22 	.word	0x08010a22

0800f51c <L_shift>:
 800f51c:	f1c2 0208 	rsb	r2, r2, #8
 800f520:	0092      	lsls	r2, r2, #2
 800f522:	b570      	push	{r4, r5, r6, lr}
 800f524:	f1c2 0620 	rsb	r6, r2, #32
 800f528:	6843      	ldr	r3, [r0, #4]
 800f52a:	6804      	ldr	r4, [r0, #0]
 800f52c:	fa03 f506 	lsl.w	r5, r3, r6
 800f530:	432c      	orrs	r4, r5
 800f532:	40d3      	lsrs	r3, r2
 800f534:	6004      	str	r4, [r0, #0]
 800f536:	f840 3f04 	str.w	r3, [r0, #4]!
 800f53a:	4288      	cmp	r0, r1
 800f53c:	d3f4      	bcc.n	800f528 <L_shift+0xc>
 800f53e:	bd70      	pop	{r4, r5, r6, pc}

0800f540 <__match>:
 800f540:	b530      	push	{r4, r5, lr}
 800f542:	6803      	ldr	r3, [r0, #0]
 800f544:	3301      	adds	r3, #1
 800f546:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f54a:	b914      	cbnz	r4, 800f552 <__match+0x12>
 800f54c:	6003      	str	r3, [r0, #0]
 800f54e:	2001      	movs	r0, #1
 800f550:	bd30      	pop	{r4, r5, pc}
 800f552:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f556:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800f55a:	2d19      	cmp	r5, #25
 800f55c:	bf98      	it	ls
 800f55e:	3220      	addls	r2, #32
 800f560:	42a2      	cmp	r2, r4
 800f562:	d0f0      	beq.n	800f546 <__match+0x6>
 800f564:	2000      	movs	r0, #0
 800f566:	e7f3      	b.n	800f550 <__match+0x10>

0800f568 <__hexnan>:
 800f568:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f56c:	680b      	ldr	r3, [r1, #0]
 800f56e:	6801      	ldr	r1, [r0, #0]
 800f570:	115e      	asrs	r6, r3, #5
 800f572:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800f576:	f013 031f 	ands.w	r3, r3, #31
 800f57a:	b087      	sub	sp, #28
 800f57c:	bf18      	it	ne
 800f57e:	3604      	addne	r6, #4
 800f580:	2500      	movs	r5, #0
 800f582:	1f37      	subs	r7, r6, #4
 800f584:	4682      	mov	sl, r0
 800f586:	4690      	mov	r8, r2
 800f588:	9301      	str	r3, [sp, #4]
 800f58a:	f846 5c04 	str.w	r5, [r6, #-4]
 800f58e:	46b9      	mov	r9, r7
 800f590:	463c      	mov	r4, r7
 800f592:	9502      	str	r5, [sp, #8]
 800f594:	46ab      	mov	fp, r5
 800f596:	784a      	ldrb	r2, [r1, #1]
 800f598:	1c4b      	adds	r3, r1, #1
 800f59a:	9303      	str	r3, [sp, #12]
 800f59c:	b342      	cbz	r2, 800f5f0 <__hexnan+0x88>
 800f59e:	4610      	mov	r0, r2
 800f5a0:	9105      	str	r1, [sp, #20]
 800f5a2:	9204      	str	r2, [sp, #16]
 800f5a4:	f7ff fd94 	bl	800f0d0 <__hexdig_fun>
 800f5a8:	2800      	cmp	r0, #0
 800f5aa:	d151      	bne.n	800f650 <__hexnan+0xe8>
 800f5ac:	9a04      	ldr	r2, [sp, #16]
 800f5ae:	9905      	ldr	r1, [sp, #20]
 800f5b0:	2a20      	cmp	r2, #32
 800f5b2:	d818      	bhi.n	800f5e6 <__hexnan+0x7e>
 800f5b4:	9b02      	ldr	r3, [sp, #8]
 800f5b6:	459b      	cmp	fp, r3
 800f5b8:	dd13      	ble.n	800f5e2 <__hexnan+0x7a>
 800f5ba:	454c      	cmp	r4, r9
 800f5bc:	d206      	bcs.n	800f5cc <__hexnan+0x64>
 800f5be:	2d07      	cmp	r5, #7
 800f5c0:	dc04      	bgt.n	800f5cc <__hexnan+0x64>
 800f5c2:	462a      	mov	r2, r5
 800f5c4:	4649      	mov	r1, r9
 800f5c6:	4620      	mov	r0, r4
 800f5c8:	f7ff ffa8 	bl	800f51c <L_shift>
 800f5cc:	4544      	cmp	r4, r8
 800f5ce:	d952      	bls.n	800f676 <__hexnan+0x10e>
 800f5d0:	2300      	movs	r3, #0
 800f5d2:	f1a4 0904 	sub.w	r9, r4, #4
 800f5d6:	f844 3c04 	str.w	r3, [r4, #-4]
 800f5da:	f8cd b008 	str.w	fp, [sp, #8]
 800f5de:	464c      	mov	r4, r9
 800f5e0:	461d      	mov	r5, r3
 800f5e2:	9903      	ldr	r1, [sp, #12]
 800f5e4:	e7d7      	b.n	800f596 <__hexnan+0x2e>
 800f5e6:	2a29      	cmp	r2, #41	@ 0x29
 800f5e8:	d157      	bne.n	800f69a <__hexnan+0x132>
 800f5ea:	3102      	adds	r1, #2
 800f5ec:	f8ca 1000 	str.w	r1, [sl]
 800f5f0:	f1bb 0f00 	cmp.w	fp, #0
 800f5f4:	d051      	beq.n	800f69a <__hexnan+0x132>
 800f5f6:	454c      	cmp	r4, r9
 800f5f8:	d206      	bcs.n	800f608 <__hexnan+0xa0>
 800f5fa:	2d07      	cmp	r5, #7
 800f5fc:	dc04      	bgt.n	800f608 <__hexnan+0xa0>
 800f5fe:	462a      	mov	r2, r5
 800f600:	4649      	mov	r1, r9
 800f602:	4620      	mov	r0, r4
 800f604:	f7ff ff8a 	bl	800f51c <L_shift>
 800f608:	4544      	cmp	r4, r8
 800f60a:	d936      	bls.n	800f67a <__hexnan+0x112>
 800f60c:	f1a8 0204 	sub.w	r2, r8, #4
 800f610:	4623      	mov	r3, r4
 800f612:	f853 1b04 	ldr.w	r1, [r3], #4
 800f616:	f842 1f04 	str.w	r1, [r2, #4]!
 800f61a:	429f      	cmp	r7, r3
 800f61c:	d2f9      	bcs.n	800f612 <__hexnan+0xaa>
 800f61e:	1b3b      	subs	r3, r7, r4
 800f620:	f023 0303 	bic.w	r3, r3, #3
 800f624:	3304      	adds	r3, #4
 800f626:	3401      	adds	r4, #1
 800f628:	3e03      	subs	r6, #3
 800f62a:	42b4      	cmp	r4, r6
 800f62c:	bf88      	it	hi
 800f62e:	2304      	movhi	r3, #4
 800f630:	4443      	add	r3, r8
 800f632:	2200      	movs	r2, #0
 800f634:	f843 2b04 	str.w	r2, [r3], #4
 800f638:	429f      	cmp	r7, r3
 800f63a:	d2fb      	bcs.n	800f634 <__hexnan+0xcc>
 800f63c:	683b      	ldr	r3, [r7, #0]
 800f63e:	b91b      	cbnz	r3, 800f648 <__hexnan+0xe0>
 800f640:	4547      	cmp	r7, r8
 800f642:	d128      	bne.n	800f696 <__hexnan+0x12e>
 800f644:	2301      	movs	r3, #1
 800f646:	603b      	str	r3, [r7, #0]
 800f648:	2005      	movs	r0, #5
 800f64a:	b007      	add	sp, #28
 800f64c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f650:	3501      	adds	r5, #1
 800f652:	2d08      	cmp	r5, #8
 800f654:	f10b 0b01 	add.w	fp, fp, #1
 800f658:	dd06      	ble.n	800f668 <__hexnan+0x100>
 800f65a:	4544      	cmp	r4, r8
 800f65c:	d9c1      	bls.n	800f5e2 <__hexnan+0x7a>
 800f65e:	2300      	movs	r3, #0
 800f660:	f844 3c04 	str.w	r3, [r4, #-4]
 800f664:	2501      	movs	r5, #1
 800f666:	3c04      	subs	r4, #4
 800f668:	6822      	ldr	r2, [r4, #0]
 800f66a:	f000 000f 	and.w	r0, r0, #15
 800f66e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800f672:	6020      	str	r0, [r4, #0]
 800f674:	e7b5      	b.n	800f5e2 <__hexnan+0x7a>
 800f676:	2508      	movs	r5, #8
 800f678:	e7b3      	b.n	800f5e2 <__hexnan+0x7a>
 800f67a:	9b01      	ldr	r3, [sp, #4]
 800f67c:	2b00      	cmp	r3, #0
 800f67e:	d0dd      	beq.n	800f63c <__hexnan+0xd4>
 800f680:	f1c3 0320 	rsb	r3, r3, #32
 800f684:	f04f 32ff 	mov.w	r2, #4294967295
 800f688:	40da      	lsrs	r2, r3
 800f68a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800f68e:	4013      	ands	r3, r2
 800f690:	f846 3c04 	str.w	r3, [r6, #-4]
 800f694:	e7d2      	b.n	800f63c <__hexnan+0xd4>
 800f696:	3f04      	subs	r7, #4
 800f698:	e7d0      	b.n	800f63c <__hexnan+0xd4>
 800f69a:	2004      	movs	r0, #4
 800f69c:	e7d5      	b.n	800f64a <__hexnan+0xe2>

0800f69e <__ascii_mbtowc>:
 800f69e:	b082      	sub	sp, #8
 800f6a0:	b901      	cbnz	r1, 800f6a4 <__ascii_mbtowc+0x6>
 800f6a2:	a901      	add	r1, sp, #4
 800f6a4:	b142      	cbz	r2, 800f6b8 <__ascii_mbtowc+0x1a>
 800f6a6:	b14b      	cbz	r3, 800f6bc <__ascii_mbtowc+0x1e>
 800f6a8:	7813      	ldrb	r3, [r2, #0]
 800f6aa:	600b      	str	r3, [r1, #0]
 800f6ac:	7812      	ldrb	r2, [r2, #0]
 800f6ae:	1e10      	subs	r0, r2, #0
 800f6b0:	bf18      	it	ne
 800f6b2:	2001      	movne	r0, #1
 800f6b4:	b002      	add	sp, #8
 800f6b6:	4770      	bx	lr
 800f6b8:	4610      	mov	r0, r2
 800f6ba:	e7fb      	b.n	800f6b4 <__ascii_mbtowc+0x16>
 800f6bc:	f06f 0001 	mvn.w	r0, #1
 800f6c0:	e7f8      	b.n	800f6b4 <__ascii_mbtowc+0x16>

0800f6c2 <_realloc_r>:
 800f6c2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f6c6:	4680      	mov	r8, r0
 800f6c8:	4615      	mov	r5, r2
 800f6ca:	460c      	mov	r4, r1
 800f6cc:	b921      	cbnz	r1, 800f6d8 <_realloc_r+0x16>
 800f6ce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f6d2:	4611      	mov	r1, r2
 800f6d4:	f7fb bf90 	b.w	800b5f8 <_malloc_r>
 800f6d8:	b92a      	cbnz	r2, 800f6e6 <_realloc_r+0x24>
 800f6da:	f7fd ff35 	bl	800d548 <_free_r>
 800f6de:	2400      	movs	r4, #0
 800f6e0:	4620      	mov	r0, r4
 800f6e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f6e6:	f000 f840 	bl	800f76a <_malloc_usable_size_r>
 800f6ea:	4285      	cmp	r5, r0
 800f6ec:	4606      	mov	r6, r0
 800f6ee:	d802      	bhi.n	800f6f6 <_realloc_r+0x34>
 800f6f0:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800f6f4:	d8f4      	bhi.n	800f6e0 <_realloc_r+0x1e>
 800f6f6:	4629      	mov	r1, r5
 800f6f8:	4640      	mov	r0, r8
 800f6fa:	f7fb ff7d 	bl	800b5f8 <_malloc_r>
 800f6fe:	4607      	mov	r7, r0
 800f700:	2800      	cmp	r0, #0
 800f702:	d0ec      	beq.n	800f6de <_realloc_r+0x1c>
 800f704:	42b5      	cmp	r5, r6
 800f706:	462a      	mov	r2, r5
 800f708:	4621      	mov	r1, r4
 800f70a:	bf28      	it	cs
 800f70c:	4632      	movcs	r2, r6
 800f70e:	f7fd f8b8 	bl	800c882 <memcpy>
 800f712:	4621      	mov	r1, r4
 800f714:	4640      	mov	r0, r8
 800f716:	f7fd ff17 	bl	800d548 <_free_r>
 800f71a:	463c      	mov	r4, r7
 800f71c:	e7e0      	b.n	800f6e0 <_realloc_r+0x1e>

0800f71e <__ascii_wctomb>:
 800f71e:	4603      	mov	r3, r0
 800f720:	4608      	mov	r0, r1
 800f722:	b141      	cbz	r1, 800f736 <__ascii_wctomb+0x18>
 800f724:	2aff      	cmp	r2, #255	@ 0xff
 800f726:	d904      	bls.n	800f732 <__ascii_wctomb+0x14>
 800f728:	228a      	movs	r2, #138	@ 0x8a
 800f72a:	601a      	str	r2, [r3, #0]
 800f72c:	f04f 30ff 	mov.w	r0, #4294967295
 800f730:	4770      	bx	lr
 800f732:	700a      	strb	r2, [r1, #0]
 800f734:	2001      	movs	r0, #1
 800f736:	4770      	bx	lr

0800f738 <fiprintf>:
 800f738:	b40e      	push	{r1, r2, r3}
 800f73a:	b503      	push	{r0, r1, lr}
 800f73c:	4601      	mov	r1, r0
 800f73e:	ab03      	add	r3, sp, #12
 800f740:	4805      	ldr	r0, [pc, #20]	@ (800f758 <fiprintf+0x20>)
 800f742:	f853 2b04 	ldr.w	r2, [r3], #4
 800f746:	6800      	ldr	r0, [r0, #0]
 800f748:	9301      	str	r3, [sp, #4]
 800f74a:	f000 f83f 	bl	800f7cc <_vfiprintf_r>
 800f74e:	b002      	add	sp, #8
 800f750:	f85d eb04 	ldr.w	lr, [sp], #4
 800f754:	b003      	add	sp, #12
 800f756:	4770      	bx	lr
 800f758:	20000020 	.word	0x20000020

0800f75c <abort>:
 800f75c:	b508      	push	{r3, lr}
 800f75e:	2006      	movs	r0, #6
 800f760:	f000 fa08 	bl	800fb74 <raise>
 800f764:	2001      	movs	r0, #1
 800f766:	f7f3 fe43 	bl	80033f0 <_exit>

0800f76a <_malloc_usable_size_r>:
 800f76a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f76e:	1f18      	subs	r0, r3, #4
 800f770:	2b00      	cmp	r3, #0
 800f772:	bfbc      	itt	lt
 800f774:	580b      	ldrlt	r3, [r1, r0]
 800f776:	18c0      	addlt	r0, r0, r3
 800f778:	4770      	bx	lr

0800f77a <__sfputc_r>:
 800f77a:	6893      	ldr	r3, [r2, #8]
 800f77c:	3b01      	subs	r3, #1
 800f77e:	2b00      	cmp	r3, #0
 800f780:	b410      	push	{r4}
 800f782:	6093      	str	r3, [r2, #8]
 800f784:	da08      	bge.n	800f798 <__sfputc_r+0x1e>
 800f786:	6994      	ldr	r4, [r2, #24]
 800f788:	42a3      	cmp	r3, r4
 800f78a:	db01      	blt.n	800f790 <__sfputc_r+0x16>
 800f78c:	290a      	cmp	r1, #10
 800f78e:	d103      	bne.n	800f798 <__sfputc_r+0x1e>
 800f790:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f794:	f000 b932 	b.w	800f9fc <__swbuf_r>
 800f798:	6813      	ldr	r3, [r2, #0]
 800f79a:	1c58      	adds	r0, r3, #1
 800f79c:	6010      	str	r0, [r2, #0]
 800f79e:	7019      	strb	r1, [r3, #0]
 800f7a0:	4608      	mov	r0, r1
 800f7a2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f7a6:	4770      	bx	lr

0800f7a8 <__sfputs_r>:
 800f7a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f7aa:	4606      	mov	r6, r0
 800f7ac:	460f      	mov	r7, r1
 800f7ae:	4614      	mov	r4, r2
 800f7b0:	18d5      	adds	r5, r2, r3
 800f7b2:	42ac      	cmp	r4, r5
 800f7b4:	d101      	bne.n	800f7ba <__sfputs_r+0x12>
 800f7b6:	2000      	movs	r0, #0
 800f7b8:	e007      	b.n	800f7ca <__sfputs_r+0x22>
 800f7ba:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f7be:	463a      	mov	r2, r7
 800f7c0:	4630      	mov	r0, r6
 800f7c2:	f7ff ffda 	bl	800f77a <__sfputc_r>
 800f7c6:	1c43      	adds	r3, r0, #1
 800f7c8:	d1f3      	bne.n	800f7b2 <__sfputs_r+0xa>
 800f7ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800f7cc <_vfiprintf_r>:
 800f7cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f7d0:	460d      	mov	r5, r1
 800f7d2:	b09d      	sub	sp, #116	@ 0x74
 800f7d4:	4614      	mov	r4, r2
 800f7d6:	4698      	mov	r8, r3
 800f7d8:	4606      	mov	r6, r0
 800f7da:	b118      	cbz	r0, 800f7e4 <_vfiprintf_r+0x18>
 800f7dc:	6a03      	ldr	r3, [r0, #32]
 800f7de:	b90b      	cbnz	r3, 800f7e4 <_vfiprintf_r+0x18>
 800f7e0:	f7fc ff14 	bl	800c60c <__sinit>
 800f7e4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f7e6:	07d9      	lsls	r1, r3, #31
 800f7e8:	d405      	bmi.n	800f7f6 <_vfiprintf_r+0x2a>
 800f7ea:	89ab      	ldrh	r3, [r5, #12]
 800f7ec:	059a      	lsls	r2, r3, #22
 800f7ee:	d402      	bmi.n	800f7f6 <_vfiprintf_r+0x2a>
 800f7f0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f7f2:	f7fd f844 	bl	800c87e <__retarget_lock_acquire_recursive>
 800f7f6:	89ab      	ldrh	r3, [r5, #12]
 800f7f8:	071b      	lsls	r3, r3, #28
 800f7fa:	d501      	bpl.n	800f800 <_vfiprintf_r+0x34>
 800f7fc:	692b      	ldr	r3, [r5, #16]
 800f7fe:	b99b      	cbnz	r3, 800f828 <_vfiprintf_r+0x5c>
 800f800:	4629      	mov	r1, r5
 800f802:	4630      	mov	r0, r6
 800f804:	f000 f938 	bl	800fa78 <__swsetup_r>
 800f808:	b170      	cbz	r0, 800f828 <_vfiprintf_r+0x5c>
 800f80a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f80c:	07dc      	lsls	r4, r3, #31
 800f80e:	d504      	bpl.n	800f81a <_vfiprintf_r+0x4e>
 800f810:	f04f 30ff 	mov.w	r0, #4294967295
 800f814:	b01d      	add	sp, #116	@ 0x74
 800f816:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f81a:	89ab      	ldrh	r3, [r5, #12]
 800f81c:	0598      	lsls	r0, r3, #22
 800f81e:	d4f7      	bmi.n	800f810 <_vfiprintf_r+0x44>
 800f820:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f822:	f7fd f82d 	bl	800c880 <__retarget_lock_release_recursive>
 800f826:	e7f3      	b.n	800f810 <_vfiprintf_r+0x44>
 800f828:	2300      	movs	r3, #0
 800f82a:	9309      	str	r3, [sp, #36]	@ 0x24
 800f82c:	2320      	movs	r3, #32
 800f82e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800f832:	f8cd 800c 	str.w	r8, [sp, #12]
 800f836:	2330      	movs	r3, #48	@ 0x30
 800f838:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800f9e8 <_vfiprintf_r+0x21c>
 800f83c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800f840:	f04f 0901 	mov.w	r9, #1
 800f844:	4623      	mov	r3, r4
 800f846:	469a      	mov	sl, r3
 800f848:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f84c:	b10a      	cbz	r2, 800f852 <_vfiprintf_r+0x86>
 800f84e:	2a25      	cmp	r2, #37	@ 0x25
 800f850:	d1f9      	bne.n	800f846 <_vfiprintf_r+0x7a>
 800f852:	ebba 0b04 	subs.w	fp, sl, r4
 800f856:	d00b      	beq.n	800f870 <_vfiprintf_r+0xa4>
 800f858:	465b      	mov	r3, fp
 800f85a:	4622      	mov	r2, r4
 800f85c:	4629      	mov	r1, r5
 800f85e:	4630      	mov	r0, r6
 800f860:	f7ff ffa2 	bl	800f7a8 <__sfputs_r>
 800f864:	3001      	adds	r0, #1
 800f866:	f000 80a7 	beq.w	800f9b8 <_vfiprintf_r+0x1ec>
 800f86a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f86c:	445a      	add	r2, fp
 800f86e:	9209      	str	r2, [sp, #36]	@ 0x24
 800f870:	f89a 3000 	ldrb.w	r3, [sl]
 800f874:	2b00      	cmp	r3, #0
 800f876:	f000 809f 	beq.w	800f9b8 <_vfiprintf_r+0x1ec>
 800f87a:	2300      	movs	r3, #0
 800f87c:	f04f 32ff 	mov.w	r2, #4294967295
 800f880:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f884:	f10a 0a01 	add.w	sl, sl, #1
 800f888:	9304      	str	r3, [sp, #16]
 800f88a:	9307      	str	r3, [sp, #28]
 800f88c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800f890:	931a      	str	r3, [sp, #104]	@ 0x68
 800f892:	4654      	mov	r4, sl
 800f894:	2205      	movs	r2, #5
 800f896:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f89a:	4853      	ldr	r0, [pc, #332]	@ (800f9e8 <_vfiprintf_r+0x21c>)
 800f89c:	f7f0 fc98 	bl	80001d0 <memchr>
 800f8a0:	9a04      	ldr	r2, [sp, #16]
 800f8a2:	b9d8      	cbnz	r0, 800f8dc <_vfiprintf_r+0x110>
 800f8a4:	06d1      	lsls	r1, r2, #27
 800f8a6:	bf44      	itt	mi
 800f8a8:	2320      	movmi	r3, #32
 800f8aa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f8ae:	0713      	lsls	r3, r2, #28
 800f8b0:	bf44      	itt	mi
 800f8b2:	232b      	movmi	r3, #43	@ 0x2b
 800f8b4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f8b8:	f89a 3000 	ldrb.w	r3, [sl]
 800f8bc:	2b2a      	cmp	r3, #42	@ 0x2a
 800f8be:	d015      	beq.n	800f8ec <_vfiprintf_r+0x120>
 800f8c0:	9a07      	ldr	r2, [sp, #28]
 800f8c2:	4654      	mov	r4, sl
 800f8c4:	2000      	movs	r0, #0
 800f8c6:	f04f 0c0a 	mov.w	ip, #10
 800f8ca:	4621      	mov	r1, r4
 800f8cc:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f8d0:	3b30      	subs	r3, #48	@ 0x30
 800f8d2:	2b09      	cmp	r3, #9
 800f8d4:	d94b      	bls.n	800f96e <_vfiprintf_r+0x1a2>
 800f8d6:	b1b0      	cbz	r0, 800f906 <_vfiprintf_r+0x13a>
 800f8d8:	9207      	str	r2, [sp, #28]
 800f8da:	e014      	b.n	800f906 <_vfiprintf_r+0x13a>
 800f8dc:	eba0 0308 	sub.w	r3, r0, r8
 800f8e0:	fa09 f303 	lsl.w	r3, r9, r3
 800f8e4:	4313      	orrs	r3, r2
 800f8e6:	9304      	str	r3, [sp, #16]
 800f8e8:	46a2      	mov	sl, r4
 800f8ea:	e7d2      	b.n	800f892 <_vfiprintf_r+0xc6>
 800f8ec:	9b03      	ldr	r3, [sp, #12]
 800f8ee:	1d19      	adds	r1, r3, #4
 800f8f0:	681b      	ldr	r3, [r3, #0]
 800f8f2:	9103      	str	r1, [sp, #12]
 800f8f4:	2b00      	cmp	r3, #0
 800f8f6:	bfbb      	ittet	lt
 800f8f8:	425b      	neglt	r3, r3
 800f8fa:	f042 0202 	orrlt.w	r2, r2, #2
 800f8fe:	9307      	strge	r3, [sp, #28]
 800f900:	9307      	strlt	r3, [sp, #28]
 800f902:	bfb8      	it	lt
 800f904:	9204      	strlt	r2, [sp, #16]
 800f906:	7823      	ldrb	r3, [r4, #0]
 800f908:	2b2e      	cmp	r3, #46	@ 0x2e
 800f90a:	d10a      	bne.n	800f922 <_vfiprintf_r+0x156>
 800f90c:	7863      	ldrb	r3, [r4, #1]
 800f90e:	2b2a      	cmp	r3, #42	@ 0x2a
 800f910:	d132      	bne.n	800f978 <_vfiprintf_r+0x1ac>
 800f912:	9b03      	ldr	r3, [sp, #12]
 800f914:	1d1a      	adds	r2, r3, #4
 800f916:	681b      	ldr	r3, [r3, #0]
 800f918:	9203      	str	r2, [sp, #12]
 800f91a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800f91e:	3402      	adds	r4, #2
 800f920:	9305      	str	r3, [sp, #20]
 800f922:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800f9f8 <_vfiprintf_r+0x22c>
 800f926:	7821      	ldrb	r1, [r4, #0]
 800f928:	2203      	movs	r2, #3
 800f92a:	4650      	mov	r0, sl
 800f92c:	f7f0 fc50 	bl	80001d0 <memchr>
 800f930:	b138      	cbz	r0, 800f942 <_vfiprintf_r+0x176>
 800f932:	9b04      	ldr	r3, [sp, #16]
 800f934:	eba0 000a 	sub.w	r0, r0, sl
 800f938:	2240      	movs	r2, #64	@ 0x40
 800f93a:	4082      	lsls	r2, r0
 800f93c:	4313      	orrs	r3, r2
 800f93e:	3401      	adds	r4, #1
 800f940:	9304      	str	r3, [sp, #16]
 800f942:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f946:	4829      	ldr	r0, [pc, #164]	@ (800f9ec <_vfiprintf_r+0x220>)
 800f948:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800f94c:	2206      	movs	r2, #6
 800f94e:	f7f0 fc3f 	bl	80001d0 <memchr>
 800f952:	2800      	cmp	r0, #0
 800f954:	d03f      	beq.n	800f9d6 <_vfiprintf_r+0x20a>
 800f956:	4b26      	ldr	r3, [pc, #152]	@ (800f9f0 <_vfiprintf_r+0x224>)
 800f958:	bb1b      	cbnz	r3, 800f9a2 <_vfiprintf_r+0x1d6>
 800f95a:	9b03      	ldr	r3, [sp, #12]
 800f95c:	3307      	adds	r3, #7
 800f95e:	f023 0307 	bic.w	r3, r3, #7
 800f962:	3308      	adds	r3, #8
 800f964:	9303      	str	r3, [sp, #12]
 800f966:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f968:	443b      	add	r3, r7
 800f96a:	9309      	str	r3, [sp, #36]	@ 0x24
 800f96c:	e76a      	b.n	800f844 <_vfiprintf_r+0x78>
 800f96e:	fb0c 3202 	mla	r2, ip, r2, r3
 800f972:	460c      	mov	r4, r1
 800f974:	2001      	movs	r0, #1
 800f976:	e7a8      	b.n	800f8ca <_vfiprintf_r+0xfe>
 800f978:	2300      	movs	r3, #0
 800f97a:	3401      	adds	r4, #1
 800f97c:	9305      	str	r3, [sp, #20]
 800f97e:	4619      	mov	r1, r3
 800f980:	f04f 0c0a 	mov.w	ip, #10
 800f984:	4620      	mov	r0, r4
 800f986:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f98a:	3a30      	subs	r2, #48	@ 0x30
 800f98c:	2a09      	cmp	r2, #9
 800f98e:	d903      	bls.n	800f998 <_vfiprintf_r+0x1cc>
 800f990:	2b00      	cmp	r3, #0
 800f992:	d0c6      	beq.n	800f922 <_vfiprintf_r+0x156>
 800f994:	9105      	str	r1, [sp, #20]
 800f996:	e7c4      	b.n	800f922 <_vfiprintf_r+0x156>
 800f998:	fb0c 2101 	mla	r1, ip, r1, r2
 800f99c:	4604      	mov	r4, r0
 800f99e:	2301      	movs	r3, #1
 800f9a0:	e7f0      	b.n	800f984 <_vfiprintf_r+0x1b8>
 800f9a2:	ab03      	add	r3, sp, #12
 800f9a4:	9300      	str	r3, [sp, #0]
 800f9a6:	462a      	mov	r2, r5
 800f9a8:	4b12      	ldr	r3, [pc, #72]	@ (800f9f4 <_vfiprintf_r+0x228>)
 800f9aa:	a904      	add	r1, sp, #16
 800f9ac:	4630      	mov	r0, r6
 800f9ae:	f7fb ffd5 	bl	800b95c <_printf_float>
 800f9b2:	4607      	mov	r7, r0
 800f9b4:	1c78      	adds	r0, r7, #1
 800f9b6:	d1d6      	bne.n	800f966 <_vfiprintf_r+0x19a>
 800f9b8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f9ba:	07d9      	lsls	r1, r3, #31
 800f9bc:	d405      	bmi.n	800f9ca <_vfiprintf_r+0x1fe>
 800f9be:	89ab      	ldrh	r3, [r5, #12]
 800f9c0:	059a      	lsls	r2, r3, #22
 800f9c2:	d402      	bmi.n	800f9ca <_vfiprintf_r+0x1fe>
 800f9c4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f9c6:	f7fc ff5b 	bl	800c880 <__retarget_lock_release_recursive>
 800f9ca:	89ab      	ldrh	r3, [r5, #12]
 800f9cc:	065b      	lsls	r3, r3, #25
 800f9ce:	f53f af1f 	bmi.w	800f810 <_vfiprintf_r+0x44>
 800f9d2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800f9d4:	e71e      	b.n	800f814 <_vfiprintf_r+0x48>
 800f9d6:	ab03      	add	r3, sp, #12
 800f9d8:	9300      	str	r3, [sp, #0]
 800f9da:	462a      	mov	r2, r5
 800f9dc:	4b05      	ldr	r3, [pc, #20]	@ (800f9f4 <_vfiprintf_r+0x228>)
 800f9de:	a904      	add	r1, sp, #16
 800f9e0:	4630      	mov	r0, r6
 800f9e2:	f7fc fa53 	bl	800be8c <_printf_i>
 800f9e6:	e7e4      	b.n	800f9b2 <_vfiprintf_r+0x1e6>
 800f9e8:	08010be0 	.word	0x08010be0
 800f9ec:	08010bea 	.word	0x08010bea
 800f9f0:	0800b95d 	.word	0x0800b95d
 800f9f4:	0800f7a9 	.word	0x0800f7a9
 800f9f8:	08010be6 	.word	0x08010be6

0800f9fc <__swbuf_r>:
 800f9fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f9fe:	460e      	mov	r6, r1
 800fa00:	4614      	mov	r4, r2
 800fa02:	4605      	mov	r5, r0
 800fa04:	b118      	cbz	r0, 800fa0e <__swbuf_r+0x12>
 800fa06:	6a03      	ldr	r3, [r0, #32]
 800fa08:	b90b      	cbnz	r3, 800fa0e <__swbuf_r+0x12>
 800fa0a:	f7fc fdff 	bl	800c60c <__sinit>
 800fa0e:	69a3      	ldr	r3, [r4, #24]
 800fa10:	60a3      	str	r3, [r4, #8]
 800fa12:	89a3      	ldrh	r3, [r4, #12]
 800fa14:	071a      	lsls	r2, r3, #28
 800fa16:	d501      	bpl.n	800fa1c <__swbuf_r+0x20>
 800fa18:	6923      	ldr	r3, [r4, #16]
 800fa1a:	b943      	cbnz	r3, 800fa2e <__swbuf_r+0x32>
 800fa1c:	4621      	mov	r1, r4
 800fa1e:	4628      	mov	r0, r5
 800fa20:	f000 f82a 	bl	800fa78 <__swsetup_r>
 800fa24:	b118      	cbz	r0, 800fa2e <__swbuf_r+0x32>
 800fa26:	f04f 37ff 	mov.w	r7, #4294967295
 800fa2a:	4638      	mov	r0, r7
 800fa2c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fa2e:	6823      	ldr	r3, [r4, #0]
 800fa30:	6922      	ldr	r2, [r4, #16]
 800fa32:	1a98      	subs	r0, r3, r2
 800fa34:	6963      	ldr	r3, [r4, #20]
 800fa36:	b2f6      	uxtb	r6, r6
 800fa38:	4283      	cmp	r3, r0
 800fa3a:	4637      	mov	r7, r6
 800fa3c:	dc05      	bgt.n	800fa4a <__swbuf_r+0x4e>
 800fa3e:	4621      	mov	r1, r4
 800fa40:	4628      	mov	r0, r5
 800fa42:	f7ff fa63 	bl	800ef0c <_fflush_r>
 800fa46:	2800      	cmp	r0, #0
 800fa48:	d1ed      	bne.n	800fa26 <__swbuf_r+0x2a>
 800fa4a:	68a3      	ldr	r3, [r4, #8]
 800fa4c:	3b01      	subs	r3, #1
 800fa4e:	60a3      	str	r3, [r4, #8]
 800fa50:	6823      	ldr	r3, [r4, #0]
 800fa52:	1c5a      	adds	r2, r3, #1
 800fa54:	6022      	str	r2, [r4, #0]
 800fa56:	701e      	strb	r6, [r3, #0]
 800fa58:	6962      	ldr	r2, [r4, #20]
 800fa5a:	1c43      	adds	r3, r0, #1
 800fa5c:	429a      	cmp	r2, r3
 800fa5e:	d004      	beq.n	800fa6a <__swbuf_r+0x6e>
 800fa60:	89a3      	ldrh	r3, [r4, #12]
 800fa62:	07db      	lsls	r3, r3, #31
 800fa64:	d5e1      	bpl.n	800fa2a <__swbuf_r+0x2e>
 800fa66:	2e0a      	cmp	r6, #10
 800fa68:	d1df      	bne.n	800fa2a <__swbuf_r+0x2e>
 800fa6a:	4621      	mov	r1, r4
 800fa6c:	4628      	mov	r0, r5
 800fa6e:	f7ff fa4d 	bl	800ef0c <_fflush_r>
 800fa72:	2800      	cmp	r0, #0
 800fa74:	d0d9      	beq.n	800fa2a <__swbuf_r+0x2e>
 800fa76:	e7d6      	b.n	800fa26 <__swbuf_r+0x2a>

0800fa78 <__swsetup_r>:
 800fa78:	b538      	push	{r3, r4, r5, lr}
 800fa7a:	4b29      	ldr	r3, [pc, #164]	@ (800fb20 <__swsetup_r+0xa8>)
 800fa7c:	4605      	mov	r5, r0
 800fa7e:	6818      	ldr	r0, [r3, #0]
 800fa80:	460c      	mov	r4, r1
 800fa82:	b118      	cbz	r0, 800fa8c <__swsetup_r+0x14>
 800fa84:	6a03      	ldr	r3, [r0, #32]
 800fa86:	b90b      	cbnz	r3, 800fa8c <__swsetup_r+0x14>
 800fa88:	f7fc fdc0 	bl	800c60c <__sinit>
 800fa8c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fa90:	0719      	lsls	r1, r3, #28
 800fa92:	d422      	bmi.n	800fada <__swsetup_r+0x62>
 800fa94:	06da      	lsls	r2, r3, #27
 800fa96:	d407      	bmi.n	800faa8 <__swsetup_r+0x30>
 800fa98:	2209      	movs	r2, #9
 800fa9a:	602a      	str	r2, [r5, #0]
 800fa9c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800faa0:	81a3      	strh	r3, [r4, #12]
 800faa2:	f04f 30ff 	mov.w	r0, #4294967295
 800faa6:	e033      	b.n	800fb10 <__swsetup_r+0x98>
 800faa8:	0758      	lsls	r0, r3, #29
 800faaa:	d512      	bpl.n	800fad2 <__swsetup_r+0x5a>
 800faac:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800faae:	b141      	cbz	r1, 800fac2 <__swsetup_r+0x4a>
 800fab0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800fab4:	4299      	cmp	r1, r3
 800fab6:	d002      	beq.n	800fabe <__swsetup_r+0x46>
 800fab8:	4628      	mov	r0, r5
 800faba:	f7fd fd45 	bl	800d548 <_free_r>
 800fabe:	2300      	movs	r3, #0
 800fac0:	6363      	str	r3, [r4, #52]	@ 0x34
 800fac2:	89a3      	ldrh	r3, [r4, #12]
 800fac4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800fac8:	81a3      	strh	r3, [r4, #12]
 800faca:	2300      	movs	r3, #0
 800facc:	6063      	str	r3, [r4, #4]
 800face:	6923      	ldr	r3, [r4, #16]
 800fad0:	6023      	str	r3, [r4, #0]
 800fad2:	89a3      	ldrh	r3, [r4, #12]
 800fad4:	f043 0308 	orr.w	r3, r3, #8
 800fad8:	81a3      	strh	r3, [r4, #12]
 800fada:	6923      	ldr	r3, [r4, #16]
 800fadc:	b94b      	cbnz	r3, 800faf2 <__swsetup_r+0x7a>
 800fade:	89a3      	ldrh	r3, [r4, #12]
 800fae0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800fae4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800fae8:	d003      	beq.n	800faf2 <__swsetup_r+0x7a>
 800faea:	4621      	mov	r1, r4
 800faec:	4628      	mov	r0, r5
 800faee:	f000 f883 	bl	800fbf8 <__smakebuf_r>
 800faf2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800faf6:	f013 0201 	ands.w	r2, r3, #1
 800fafa:	d00a      	beq.n	800fb12 <__swsetup_r+0x9a>
 800fafc:	2200      	movs	r2, #0
 800fafe:	60a2      	str	r2, [r4, #8]
 800fb00:	6962      	ldr	r2, [r4, #20]
 800fb02:	4252      	negs	r2, r2
 800fb04:	61a2      	str	r2, [r4, #24]
 800fb06:	6922      	ldr	r2, [r4, #16]
 800fb08:	b942      	cbnz	r2, 800fb1c <__swsetup_r+0xa4>
 800fb0a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800fb0e:	d1c5      	bne.n	800fa9c <__swsetup_r+0x24>
 800fb10:	bd38      	pop	{r3, r4, r5, pc}
 800fb12:	0799      	lsls	r1, r3, #30
 800fb14:	bf58      	it	pl
 800fb16:	6962      	ldrpl	r2, [r4, #20]
 800fb18:	60a2      	str	r2, [r4, #8]
 800fb1a:	e7f4      	b.n	800fb06 <__swsetup_r+0x8e>
 800fb1c:	2000      	movs	r0, #0
 800fb1e:	e7f7      	b.n	800fb10 <__swsetup_r+0x98>
 800fb20:	20000020 	.word	0x20000020

0800fb24 <_raise_r>:
 800fb24:	291f      	cmp	r1, #31
 800fb26:	b538      	push	{r3, r4, r5, lr}
 800fb28:	4605      	mov	r5, r0
 800fb2a:	460c      	mov	r4, r1
 800fb2c:	d904      	bls.n	800fb38 <_raise_r+0x14>
 800fb2e:	2316      	movs	r3, #22
 800fb30:	6003      	str	r3, [r0, #0]
 800fb32:	f04f 30ff 	mov.w	r0, #4294967295
 800fb36:	bd38      	pop	{r3, r4, r5, pc}
 800fb38:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800fb3a:	b112      	cbz	r2, 800fb42 <_raise_r+0x1e>
 800fb3c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800fb40:	b94b      	cbnz	r3, 800fb56 <_raise_r+0x32>
 800fb42:	4628      	mov	r0, r5
 800fb44:	f000 f830 	bl	800fba8 <_getpid_r>
 800fb48:	4622      	mov	r2, r4
 800fb4a:	4601      	mov	r1, r0
 800fb4c:	4628      	mov	r0, r5
 800fb4e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800fb52:	f000 b817 	b.w	800fb84 <_kill_r>
 800fb56:	2b01      	cmp	r3, #1
 800fb58:	d00a      	beq.n	800fb70 <_raise_r+0x4c>
 800fb5a:	1c59      	adds	r1, r3, #1
 800fb5c:	d103      	bne.n	800fb66 <_raise_r+0x42>
 800fb5e:	2316      	movs	r3, #22
 800fb60:	6003      	str	r3, [r0, #0]
 800fb62:	2001      	movs	r0, #1
 800fb64:	e7e7      	b.n	800fb36 <_raise_r+0x12>
 800fb66:	2100      	movs	r1, #0
 800fb68:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800fb6c:	4620      	mov	r0, r4
 800fb6e:	4798      	blx	r3
 800fb70:	2000      	movs	r0, #0
 800fb72:	e7e0      	b.n	800fb36 <_raise_r+0x12>

0800fb74 <raise>:
 800fb74:	4b02      	ldr	r3, [pc, #8]	@ (800fb80 <raise+0xc>)
 800fb76:	4601      	mov	r1, r0
 800fb78:	6818      	ldr	r0, [r3, #0]
 800fb7a:	f7ff bfd3 	b.w	800fb24 <_raise_r>
 800fb7e:	bf00      	nop
 800fb80:	20000020 	.word	0x20000020

0800fb84 <_kill_r>:
 800fb84:	b538      	push	{r3, r4, r5, lr}
 800fb86:	4d07      	ldr	r5, [pc, #28]	@ (800fba4 <_kill_r+0x20>)
 800fb88:	2300      	movs	r3, #0
 800fb8a:	4604      	mov	r4, r0
 800fb8c:	4608      	mov	r0, r1
 800fb8e:	4611      	mov	r1, r2
 800fb90:	602b      	str	r3, [r5, #0]
 800fb92:	f7f3 fc1d 	bl	80033d0 <_kill>
 800fb96:	1c43      	adds	r3, r0, #1
 800fb98:	d102      	bne.n	800fba0 <_kill_r+0x1c>
 800fb9a:	682b      	ldr	r3, [r5, #0]
 800fb9c:	b103      	cbz	r3, 800fba0 <_kill_r+0x1c>
 800fb9e:	6023      	str	r3, [r4, #0]
 800fba0:	bd38      	pop	{r3, r4, r5, pc}
 800fba2:	bf00      	nop
 800fba4:	200053e0 	.word	0x200053e0

0800fba8 <_getpid_r>:
 800fba8:	f7f3 bc0a 	b.w	80033c0 <_getpid>

0800fbac <__swhatbuf_r>:
 800fbac:	b570      	push	{r4, r5, r6, lr}
 800fbae:	460c      	mov	r4, r1
 800fbb0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fbb4:	2900      	cmp	r1, #0
 800fbb6:	b096      	sub	sp, #88	@ 0x58
 800fbb8:	4615      	mov	r5, r2
 800fbba:	461e      	mov	r6, r3
 800fbbc:	da0d      	bge.n	800fbda <__swhatbuf_r+0x2e>
 800fbbe:	89a3      	ldrh	r3, [r4, #12]
 800fbc0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800fbc4:	f04f 0100 	mov.w	r1, #0
 800fbc8:	bf14      	ite	ne
 800fbca:	2340      	movne	r3, #64	@ 0x40
 800fbcc:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800fbd0:	2000      	movs	r0, #0
 800fbd2:	6031      	str	r1, [r6, #0]
 800fbd4:	602b      	str	r3, [r5, #0]
 800fbd6:	b016      	add	sp, #88	@ 0x58
 800fbd8:	bd70      	pop	{r4, r5, r6, pc}
 800fbda:	466a      	mov	r2, sp
 800fbdc:	f000 f848 	bl	800fc70 <_fstat_r>
 800fbe0:	2800      	cmp	r0, #0
 800fbe2:	dbec      	blt.n	800fbbe <__swhatbuf_r+0x12>
 800fbe4:	9901      	ldr	r1, [sp, #4]
 800fbe6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800fbea:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800fbee:	4259      	negs	r1, r3
 800fbf0:	4159      	adcs	r1, r3
 800fbf2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800fbf6:	e7eb      	b.n	800fbd0 <__swhatbuf_r+0x24>

0800fbf8 <__smakebuf_r>:
 800fbf8:	898b      	ldrh	r3, [r1, #12]
 800fbfa:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800fbfc:	079d      	lsls	r5, r3, #30
 800fbfe:	4606      	mov	r6, r0
 800fc00:	460c      	mov	r4, r1
 800fc02:	d507      	bpl.n	800fc14 <__smakebuf_r+0x1c>
 800fc04:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800fc08:	6023      	str	r3, [r4, #0]
 800fc0a:	6123      	str	r3, [r4, #16]
 800fc0c:	2301      	movs	r3, #1
 800fc0e:	6163      	str	r3, [r4, #20]
 800fc10:	b003      	add	sp, #12
 800fc12:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fc14:	ab01      	add	r3, sp, #4
 800fc16:	466a      	mov	r2, sp
 800fc18:	f7ff ffc8 	bl	800fbac <__swhatbuf_r>
 800fc1c:	9f00      	ldr	r7, [sp, #0]
 800fc1e:	4605      	mov	r5, r0
 800fc20:	4639      	mov	r1, r7
 800fc22:	4630      	mov	r0, r6
 800fc24:	f7fb fce8 	bl	800b5f8 <_malloc_r>
 800fc28:	b948      	cbnz	r0, 800fc3e <__smakebuf_r+0x46>
 800fc2a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fc2e:	059a      	lsls	r2, r3, #22
 800fc30:	d4ee      	bmi.n	800fc10 <__smakebuf_r+0x18>
 800fc32:	f023 0303 	bic.w	r3, r3, #3
 800fc36:	f043 0302 	orr.w	r3, r3, #2
 800fc3a:	81a3      	strh	r3, [r4, #12]
 800fc3c:	e7e2      	b.n	800fc04 <__smakebuf_r+0xc>
 800fc3e:	89a3      	ldrh	r3, [r4, #12]
 800fc40:	6020      	str	r0, [r4, #0]
 800fc42:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800fc46:	81a3      	strh	r3, [r4, #12]
 800fc48:	9b01      	ldr	r3, [sp, #4]
 800fc4a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800fc4e:	b15b      	cbz	r3, 800fc68 <__smakebuf_r+0x70>
 800fc50:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800fc54:	4630      	mov	r0, r6
 800fc56:	f000 f81d 	bl	800fc94 <_isatty_r>
 800fc5a:	b128      	cbz	r0, 800fc68 <__smakebuf_r+0x70>
 800fc5c:	89a3      	ldrh	r3, [r4, #12]
 800fc5e:	f023 0303 	bic.w	r3, r3, #3
 800fc62:	f043 0301 	orr.w	r3, r3, #1
 800fc66:	81a3      	strh	r3, [r4, #12]
 800fc68:	89a3      	ldrh	r3, [r4, #12]
 800fc6a:	431d      	orrs	r5, r3
 800fc6c:	81a5      	strh	r5, [r4, #12]
 800fc6e:	e7cf      	b.n	800fc10 <__smakebuf_r+0x18>

0800fc70 <_fstat_r>:
 800fc70:	b538      	push	{r3, r4, r5, lr}
 800fc72:	4d07      	ldr	r5, [pc, #28]	@ (800fc90 <_fstat_r+0x20>)
 800fc74:	2300      	movs	r3, #0
 800fc76:	4604      	mov	r4, r0
 800fc78:	4608      	mov	r0, r1
 800fc7a:	4611      	mov	r1, r2
 800fc7c:	602b      	str	r3, [r5, #0]
 800fc7e:	f7f3 fc07 	bl	8003490 <_fstat>
 800fc82:	1c43      	adds	r3, r0, #1
 800fc84:	d102      	bne.n	800fc8c <_fstat_r+0x1c>
 800fc86:	682b      	ldr	r3, [r5, #0]
 800fc88:	b103      	cbz	r3, 800fc8c <_fstat_r+0x1c>
 800fc8a:	6023      	str	r3, [r4, #0]
 800fc8c:	bd38      	pop	{r3, r4, r5, pc}
 800fc8e:	bf00      	nop
 800fc90:	200053e0 	.word	0x200053e0

0800fc94 <_isatty_r>:
 800fc94:	b538      	push	{r3, r4, r5, lr}
 800fc96:	4d06      	ldr	r5, [pc, #24]	@ (800fcb0 <_isatty_r+0x1c>)
 800fc98:	2300      	movs	r3, #0
 800fc9a:	4604      	mov	r4, r0
 800fc9c:	4608      	mov	r0, r1
 800fc9e:	602b      	str	r3, [r5, #0]
 800fca0:	f7f3 fc06 	bl	80034b0 <_isatty>
 800fca4:	1c43      	adds	r3, r0, #1
 800fca6:	d102      	bne.n	800fcae <_isatty_r+0x1a>
 800fca8:	682b      	ldr	r3, [r5, #0]
 800fcaa:	b103      	cbz	r3, 800fcae <_isatty_r+0x1a>
 800fcac:	6023      	str	r3, [r4, #0]
 800fcae:	bd38      	pop	{r3, r4, r5, pc}
 800fcb0:	200053e0 	.word	0x200053e0

0800fcb4 <_init>:
 800fcb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fcb6:	bf00      	nop
 800fcb8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fcba:	bc08      	pop	{r3}
 800fcbc:	469e      	mov	lr, r3
 800fcbe:	4770      	bx	lr

0800fcc0 <_fini>:
 800fcc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fcc2:	bf00      	nop
 800fcc4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fcc6:	bc08      	pop	{r3}
 800fcc8:	469e      	mov	lr, r3
 800fcca:	4770      	bx	lr
