/*
 * Copyright (C) 2016-2018, Nils Asmussen <nils@os.inf.tu-dresden.de>
 * Economic rights: Technische Universitaet Dresden (Germany)
 *
 * This file is part of M3 (Microkernel-based SysteM for Heterogeneous Manycores).
 *
 * M3 is free software: you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * M3 is distributed in the hope that it will be useful, but
 * WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
 * General Public License version 2 for more details.
 */

#pragma once

#include <base/Common.h>
#include <base/CPU.h>

namespace m3 {

inline uint64_t CPU::read8b(uintptr_t addr) {
    uint64_t res;
    asm volatile (
        "mov (%1), %0"
        : "=r"(res)
        : "r"(addr)
    );
    return res;
}

inline void CPU::write8b(uintptr_t addr, uint64_t val) {
    asm volatile (
        "mov %0, (%1)"
        :
        : "r"(val), "r"(addr)
    );
}

inline word_t CPU::get_sp() {
    word_t val;
    asm volatile (
          "mov %%rsp, %0;"
          : "=r" (val)
    );
    return val;
}

inline void CPU::exit() {
    ulong res = 9;  // EXIT
    asm volatile ("int $63" : "+a"(res) : : "memory");
    UNREACHED;
}

void CPU::compute(cycles_t cycles) {
    cycles_t iterations = cycles / 2;
    asm volatile (
        ".align 16;"
        "1: dec %0;"
        "test   %0, %0;"
        "ja     1b;"
        // let the compiler know that we change the value of iterations
        // as it seems, inputs are not expected to change
        : "=r"(iterations) : "0"(iterations)
    );
}

inline void CPU::memory_barrier() {
    asm volatile (
        "mfence"
        :
        :
        : "memory"
    );
}

}
