[OpenPhySyn] [2021-05-02 09:03:12.723] [info] Loaded 6 transforms.
[OpenPhySyn] [2021-05-02 09:03:18.260] [info] OpenPhySyn: 1.8.1
Warning: /openLANE_flow/designs/vm/runs/epin/tmp/opt.lib, line 32 default_operating_condition ss_100C_1v60 not found.
Notice 0: Reading LEF file:  /openLANE_flow/designs/vm/runs/epin/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 438 library cells
Notice 0: Finished LEF file:  /openLANE_flow/designs/vm/runs/epin/tmp/merged_unpadded.lef
Notice 0: 
Reading DEF file: /openLANE_flow/designs/vm/runs/epin/tmp/placement/replace.def
Notice 0: Design: vm
Notice 0:     Created 14 pins.
Notice 0:     Created 161 components and 878 component-terminals.
Notice 0:     Created 2 special nets and 0 connections.
Notice 0:     Created 95 nets and 300 connections.
Notice 0: Finished DEF file: /openLANE_flow/designs/vm/runs/epin/tmp/placement/replace.def
[INFO]: Setting output delay to: 2.0
[INFO]: Setting input delay to: 2.0
[INFO]: Setting load to: 0.01765
=============== Initial Reports =============
Startpoint: coin[0] (input port clocked by clk)
Endpoint: _159_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   2.00    2.00 ^ input external delay
   0.02    2.02 ^ coin[0] (in)
   0.25    2.27 ^ _078_/X (sky130_fd_sc_hd__or2_4)
   0.12    2.39 v _079_/Y (sky130_fd_sc_hd__inv_2)
   0.41    2.80 v _103_/X (sky130_fd_sc_hd__a21o_4)
   0.45    3.25 v _115_/X (sky130_fd_sc_hd__or2_4)
   0.82    4.08 v _116_/X (sky130_fd_sc_hd__or4_4)
   0.36    4.44 v _117_/X (sky130_fd_sc_hd__and3_4)
   0.00    4.44 v _159_/D (sky130_fd_sc_hd__dfxtp_4)
           4.44   data arrival time

  10.00   10.00   clock clk (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ _159_/CLK (sky130_fd_sc_hd__dfxtp_4)
  -0.29    9.71   library setup time
           9.71   data required time
---------------------------------------------------------
           9.71   data required time
          -4.44   data arrival time
---------------------------------------------------------
           5.28   slack (MET)


Capacitance violations: 0
Transition violations: 0
wns 0.00
tns 0.00
Initial area: 12299 um2
OpenPhySyn timing repair:
[OpenPhySyn] [2021-05-02 09:03:54.320] [info] Invoking repair_timing transform
[OpenPhySyn] [2021-05-02 09:03:54.349] [info] Buffer library: sky130_fd_sc_hd__buf_2, sky130_fd_sc_hd__buf_4, sky130_fd_sc_hd__buf_8
[OpenPhySyn] [2021-05-02 09:03:54.349] [info] Inverter library: None
[OpenPhySyn] [2021-05-02 09:03:54.349] [info] Buffering: enabled
[OpenPhySyn] [2021-05-02 09:03:54.349] [info] Driver sizing: enabled
[OpenPhySyn] [2021-05-02 09:03:54.349] [info] Pin-swapping: enabled
[OpenPhySyn] [2021-05-02 09:03:54.349] [info] Mode: Timing-Driven
[OpenPhySyn] [2021-05-02 09:03:54.349] [info] Iteration 1
[OpenPhySyn] [2021-05-02 09:03:54.572] [info] No more violations or cannot find more optimal buffer
[OpenPhySyn] [2021-05-02 09:03:54.572] [info] Runtime: 0s
[OpenPhySyn] [2021-05-02 09:03:54.572] [info] Buffers: 0
[OpenPhySyn] [2021-05-02 09:03:54.572] [info] Resize up: 0
[OpenPhySyn] [2021-05-02 09:03:54.572] [info] Resize down: 0
[OpenPhySyn] [2021-05-02 09:03:54.572] [info] Pin Swap: 0
[OpenPhySyn] [2021-05-02 09:03:54.572] [info] Buffered nets: 0
[OpenPhySyn] [2021-05-02 09:03:54.572] [info] Fanout violations: 0
[OpenPhySyn] [2021-05-02 09:03:54.572] [info] Transition violations: 0
[OpenPhySyn] [2021-05-02 09:03:54.572] [info] Capacitance violations: 0
[OpenPhySyn] [2021-05-02 09:03:54.572] [info] Slack gain: 0.0
[OpenPhySyn] [2021-05-02 09:03:54.572] [info] Initial area: 1230
[OpenPhySyn] [2021-05-02 09:03:54.573] [info] New area: 1230
[OpenPhySyn] [2021-05-02 09:03:54.573] [info] Finished repair_timing transform (0)
Added/updated 0 cells
=============== Final Reports =============
Startpoint: coin[0] (input port clocked by clk)
Endpoint: _159_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   2.00    2.00 ^ input external delay
   0.02    2.02 ^ coin[0] (in)
   0.25    2.27 ^ _078_/X (sky130_fd_sc_hd__or2_4)
   0.12    2.39 v _079_/Y (sky130_fd_sc_hd__inv_2)
   0.41    2.80 v _103_/X (sky130_fd_sc_hd__a21o_4)
   0.45    3.25 v _115_/X (sky130_fd_sc_hd__or2_4)
   0.82    4.08 v _116_/X (sky130_fd_sc_hd__or4_4)
   0.36    4.44 v _117_/X (sky130_fd_sc_hd__and3_4)
   0.00    4.44 v _159_/D (sky130_fd_sc_hd__dfxtp_4)
           4.44   data arrival time

  10.00   10.00   clock clk (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ _159_/CLK (sky130_fd_sc_hd__dfxtp_4)
  -0.29    9.71   library setup time
           9.71   data required time
---------------------------------------------------------
           9.71   data required time
          -4.44   data arrival time
---------------------------------------------------------
           5.28   slack (MET)


Capacitance violations: 0
Transition violations: 0
wns 0.00
tns 0.00
Final area: 12299 um2
Export optimized design
