DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
]
libraryRefs [
"ieee"
]
)
version "24.1"
appVersion "2009.2 (Build 10)"
model (Symbol
commonDM (CommonDM
ldm (LogicalDM
suid 30,0
usingSuid 1
emptyRow *1 (LEmptyRow
)
uid 91,0
optionalChildren [
*2 (RefLabelRowHdr
)
*3 (TitleRowHdr
)
*4 (FilterRowHdr
)
*5 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*6 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*7 (GroupColHdr
tm "GroupColHdrMgr"
)
*8 (NameColHdr
tm "NameColHdrMgr"
)
*9 (ModeColHdr
tm "ModeColHdrMgr"
)
*10 (TypeColHdr
tm "TypeColHdrMgr"
)
*11 (BoundsColHdr
tm "BoundsColHdrMgr"
)
*12 (InitColHdr
tm "InitColHdrMgr"
)
*13 (EolColHdr
tm "EolColHdrMgr"
)
*14 (LogPort
port (LogicalPort
m 1
decl (Decl
n "clock"
t "std_ulogic"
o 2
suid 21,0
)
)
uid 387,0
)
*15 (LogPort
port (LogicalPort
m 1
decl (Decl
n "reset"
t "std_ulogic"
o 1
suid 22,0
)
)
uid 389,0
)
*16 (LogPort
port (LogicalPort
decl (Decl
n "rxData"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 8
suid 23,0
)
)
uid 391,0
)
*17 (LogPort
port (LogicalPort
decl (Decl
n "rxEmpty"
t "std_ulogic"
o 6
suid 24,0
)
)
uid 393,0
)
*18 (LogPort
port (LogicalPort
m 1
decl (Decl
n "rxRd"
t "std_ulogic"
o 5
suid 25,0
)
)
uid 395,0
)
*19 (LogPort
port (LogicalPort
m 2
decl (Decl
n "sCl"
t "std_logic"
o 11
suid 26,0
)
)
uid 397,0
)
*20 (LogPort
port (LogicalPort
m 2
decl (Decl
n "sDa"
t "std_logic"
o 11
suid 27,0
)
)
uid 399,0
)
*21 (LogPort
port (LogicalPort
m 1
decl (Decl
n "txData"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 7
suid 28,0
)
)
uid 401,0
)
*22 (LogPort
port (LogicalPort
decl (Decl
n "txFull"
t "std_ulogic"
o 4
suid 29,0
)
)
uid 403,0
)
*23 (LogPort
port (LogicalPort
m 1
decl (Decl
n "txWr"
t "std_ulogic"
o 3
suid 30,0
)
)
uid 405,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 104,0
optionalChildren [
*24 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *25 (MRCItem
litem &1
pos 10
dimension 20
)
uid 106,0
optionalChildren [
*26 (MRCItem
litem &2
pos 0
dimension 20
uid 107,0
)
*27 (MRCItem
litem &3
pos 1
dimension 23
uid 108,0
)
*28 (MRCItem
litem &4
pos 2
hidden 1
dimension 20
uid 109,0
)
*29 (MRCItem
litem &14
pos 0
dimension 20
uid 388,0
)
*30 (MRCItem
litem &15
pos 1
dimension 20
uid 390,0
)
*31 (MRCItem
litem &16
pos 2
dimension 20
uid 392,0
)
*32 (MRCItem
litem &17
pos 3
dimension 20
uid 394,0
)
*33 (MRCItem
litem &18
pos 4
dimension 20
uid 396,0
)
*34 (MRCItem
litem &19
pos 5
dimension 20
uid 398,0
)
*35 (MRCItem
litem &20
pos 6
dimension 20
uid 400,0
)
*36 (MRCItem
litem &21
pos 7
dimension 20
uid 402,0
)
*37 (MRCItem
litem &22
pos 8
dimension 20
uid 404,0
)
*38 (MRCItem
litem &23
pos 9
dimension 20
uid 406,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 110,0
optionalChildren [
*39 (MRCItem
litem &5
pos 0
dimension 20
uid 111,0
)
*40 (MRCItem
litem &7
pos 1
dimension 50
uid 112,0
)
*41 (MRCItem
litem &8
pos 2
dimension 100
uid 113,0
)
*42 (MRCItem
litem &9
pos 3
dimension 50
uid 114,0
)
*43 (MRCItem
litem &10
pos 4
dimension 100
uid 115,0
)
*44 (MRCItem
litem &11
pos 5
dimension 100
uid 116,0
)
*45 (MRCItem
litem &12
pos 6
dimension 50
uid 117,0
)
*46 (MRCItem
litem &13
pos 7
dimension 80
uid 118,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 105,0
vaOverrides [
]
)
]
)
uid 90,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *47 (LEmptyRow
)
uid 120,0
optionalChildren [
*48 (RefLabelRowHdr
)
*49 (TitleRowHdr
)
*50 (FilterRowHdr
)
*51 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*52 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*53 (GroupColHdr
tm "GroupColHdrMgr"
)
*54 (NameColHdr
tm "GenericNameColHdrMgr"
)
*55 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*56 (InitColHdr
tm "GenericValueColHdrMgr"
)
*57 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*58 (EolColHdr
tm "GenericEolColHdrMgr"
)
*59 (LogGeneric
generic (GiElement
name "clockFrequency"
type "positive"
value "66E6"
)
uid 169,0
)
*60 (LogGeneric
generic (GiElement
name "dataBitNb"
type "positive"
value "8"
)
uid 194,0
)
*61 (LogGeneric
generic (GiElement
name "i2cFrequency"
type "positive"
value "100E3"
)
uid 312,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 132,0
optionalChildren [
*62 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *63 (MRCItem
litem &47
pos 3
dimension 20
)
uid 134,0
optionalChildren [
*64 (MRCItem
litem &48
pos 0
dimension 20
uid 135,0
)
*65 (MRCItem
litem &49
pos 1
dimension 23
uid 136,0
)
*66 (MRCItem
litem &50
pos 2
hidden 1
dimension 20
uid 137,0
)
*67 (MRCItem
litem &59
pos 0
dimension 20
uid 170,0
)
*68 (MRCItem
litem &60
pos 2
dimension 20
uid 195,0
)
*69 (MRCItem
litem &61
pos 1
dimension 20
uid 313,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 138,0
optionalChildren [
*70 (MRCItem
litem &51
pos 0
dimension 20
uid 139,0
)
*71 (MRCItem
litem &53
pos 1
dimension 50
uid 140,0
)
*72 (MRCItem
litem &54
pos 2
dimension 100
uid 141,0
)
*73 (MRCItem
litem &55
pos 3
dimension 100
uid 142,0
)
*74 (MRCItem
litem &56
pos 4
dimension 50
uid 143,0
)
*75 (MRCItem
litem &57
pos 5
dimension 50
uid 144,0
)
*76 (MRCItem
litem &58
pos 6
dimension 80
uid 145,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 133,0
vaOverrides [
]
)
]
)
uid 119,0
type 1
)
VExpander (VariableExpander
vvMap [
(vvPair
variable " "
value " "
)
(vvPair
variable "HDLDir"
value "C:\\Labs\\FPGA\\ELN_kart\\..\\Libs\\I2C_test\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\Labs\\FPGA\\ELN_kart\\..\\Libs\\I2C_test\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\Labs\\FPGA\\ELN_kart\\..\\Libs\\I2C_test\\hds\\i2c@fifo_tester\\interface.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\Labs\\FPGA\\ELN_kart\\..\\Libs\\I2C_test\\hds\\i2c@fifo_tester\\interface.user"
)
(vvPair
variable "SourceDir"
value "C:\\Labs\\FPGA\\ELN_kart\\..\\Libs\\I2C_test\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "interface"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_config"
)
(vvPair
variable "d"
value "C:\\Labs\\FPGA\\ELN_kart\\..\\Libs\\I2C_test\\hds\\i2c@fifo_tester"
)
(vvPair
variable "d_logical"
value "C:\\Labs\\FPGA\\ELN_kart\\..\\Libs\\I2C_test\\hds\\i2cFifo_tester"
)
(vvPair
variable "date"
value "26.06.2012"
)
(vvPair
variable "day"
value "mar."
)
(vvPair
variable "day_long"
value "mardi"
)
(vvPair
variable "dd"
value "26"
)
(vvPair
variable "designName"
value "$DESIGN_NAME"
)
(vvPair
variable "entity_name"
value "i2cFifo_tester"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "interface"
)
(vvPair
variable "f_logical"
value "interface"
)
(vvPair
variable "f_noext"
value "interface"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "WE3673"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "I2C_test"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/Kart/I2C_test/work"
)
(vvPair
variable "mm"
value "06"
)
(vvPair
variable "module_name"
value "i2cFifo_tester"
)
(vvPair
variable "month"
value "juin"
)
(vvPair
variable "month_long"
value "juin"
)
(vvPair
variable "p"
value "C:\\Labs\\FPGA\\ELN_kart\\..\\Libs\\I2C_test\\hds\\i2c@fifo_tester\\interface"
)
(vvPair
variable "p_logical"
value "C:\\Labs\\FPGA\\ELN_kart\\..\\Libs\\I2C_test\\hds\\i2cFifo_tester\\interface"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_ActelPath"
value "$ACTEL_HOME"
)
(vvPair
variable "task_ActelProjectPath"
value "$SCRATCH_DIR\\$DESIGN_NAME\\$ACTEL_WORK_DIR"
)
(vvPair
variable "task_HDSPath"
value "$HDS_HOME"
)
(vvPair
variable "task_ModelSimPath"
value "$MODELSIM_HOME\\win32"
)
(vvPair
variable "this_ext"
value "<TBD>"
)
(vvPair
variable "this_file"
value "interface"
)
(vvPair
variable "this_file_logical"
value "interface"
)
(vvPair
variable "time"
value "09:13:26"
)
(vvPair
variable "unit"
value "i2cFifo_tester"
)
(vvPair
variable "user"
value "francois"
)
(vvPair
variable "version"
value "2009.2 (Build 10)"
)
(vvPair
variable "view"
value "interface"
)
(vvPair
variable "year"
value "2012"
)
(vvPair
variable "yy"
value "12"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 89,0
optionalChildren [
*77 (SymbolBody
uid 8,0
optionalChildren [
*78 (CptPort
uid 337,0
ps "OnEdgeStrategy"
shape (Triangle
uid 338,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37625,5250,38375,6000"
)
tg (CPTG
uid 339,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 340,0
ro 270
va (VaSet
)
xt "37400,7000,38600,10400"
st "clock"
ju 2
blo "38400,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 341,0
va (VaSet
font "Verdana,8,0"
)
xt "44000,5000,57000,6000"
st "clock   : OUT    std_ulogic  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "clock"
t "std_ulogic"
o 2
suid 21,0
)
)
)
*79 (CptPort
uid 342,0
ps "OnEdgeStrategy"
shape (Triangle
uid 343,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "39625,5250,40375,6000"
)
tg (CPTG
uid 344,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 345,0
ro 270
va (VaSet
)
xt "39400,7000,40600,10300"
st "reset"
ju 2
blo "40400,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 346,0
va (VaSet
font "Verdana,8,0"
)
xt "44000,6000,57000,7000"
st "reset   : OUT    std_ulogic  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "reset"
t "std_ulogic"
o 1
suid 22,0
)
)
)
*80 (CptPort
uid 347,0
ps "OnEdgeStrategy"
shape (Triangle
uid 348,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30625,5250,31375,6000"
)
tg (CPTG
uid 349,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 350,0
ro 270
va (VaSet
)
xt "30400,7000,31600,11100"
st "rxData"
ju 2
blo "31400,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 351,0
va (VaSet
font "Verdana,8,0"
)
xt "44000,2000,70800,3000"
st "rxData  : IN     std_ulogic_vector (dataBitNb-1 DOWNTO 0) ;
"
)
thePort (LogicalPort
decl (Decl
n "rxData"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 8
suid 23,0
)
)
)
*81 (CptPort
uid 352,0
ps "OnEdgeStrategy"
shape (Triangle
uid 353,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "32625,5250,33375,6000"
)
tg (CPTG
uid 354,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 355,0
ro 270
va (VaSet
)
xt "32400,7000,33600,11900"
st "rxEmpty"
ju 2
blo "33400,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 356,0
va (VaSet
font "Verdana,8,0"
)
xt "44000,3000,57300,4000"
st "rxEmpty : IN     std_ulogic  ;
"
)
thePort (LogicalPort
decl (Decl
n "rxEmpty"
t "std_ulogic"
o 6
suid 24,0
)
)
)
*82 (CptPort
uid 357,0
ps "OnEdgeStrategy"
shape (Triangle
uid 358,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34625,5250,35375,6000"
)
tg (CPTG
uid 359,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 360,0
ro 270
va (VaSet
)
xt "34400,7000,35600,10000"
st "rxRd"
ju 2
blo "35400,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 361,0
va (VaSet
font "Verdana,8,0"
)
xt "44000,7000,57200,8000"
st "rxRd    : OUT    std_ulogic  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "rxRd"
t "std_ulogic"
o 5
suid 25,0
)
)
)
*83 (CptPort
uid 362,0
ps "OnEdgeStrategy"
shape (Diamond
uid 363,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "73625,5250,74375,6000"
)
tg (CPTG
uid 364,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 365,0
va (VaSet
)
xt "75000,6000,77400,7200"
st "sCl"
blo "75000,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 366,0
va (VaSet
font "Verdana,8,0"
)
xt "44000,10000,56600,11000"
st "sCl     : INOUT  std_logic  ;
"
)
thePort (LogicalPort
m 2
decl (Decl
n "sCl"
t "std_logic"
o 11
suid 26,0
)
)
)
*84 (CptPort
uid 367,0
ps "OnEdgeStrategy"
shape (Diamond
uid 368,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "75625,5250,76375,6000"
)
tg (CPTG
uid 369,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 370,0
va (VaSet
)
xt "77000,6000,79700,7200"
st "sDa"
blo "77000,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 371,0
va (VaSet
font "Verdana,8,0"
)
xt "44000,11000,56200,12000"
st "sDa     : INOUT  std_logic 
"
)
thePort (LogicalPort
m 2
decl (Decl
n "sDa"
t "std_logic"
o 11
suid 27,0
)
)
)
*85 (CptPort
uid 372,0
ps "OnEdgeStrategy"
shape (Triangle
uid 373,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22625,5250,23375,6000"
)
tg (CPTG
uid 374,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 375,0
ro 270
va (VaSet
)
xt "22400,7000,23600,11100"
st "txData"
ju 2
blo "23400,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 376,0
va (VaSet
font "Verdana,8,0"
)
xt "44000,8000,71300,9000"
st "txData  : OUT    std_ulogic_vector (dataBitNb-1 DOWNTO 0) ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "txData"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 7
suid 28,0
)
)
)
*86 (CptPort
uid 377,0
ps "OnEdgeStrategy"
shape (Triangle
uid 378,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24625,5250,25375,6000"
)
tg (CPTG
uid 379,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 380,0
ro 270
va (VaSet
)
xt "24400,7000,25600,10500"
st "txFull"
ju 2
blo "25400,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 381,0
va (VaSet
font "Verdana,8,0"
)
xt "44000,4000,56400,5000"
st "txFull  : IN     std_ulogic  ;
"
)
thePort (LogicalPort
decl (Decl
n "txFull"
t "std_ulogic"
o 4
suid 29,0
)
)
)
*87 (CptPort
uid 382,0
ps "OnEdgeStrategy"
shape (Triangle
uid 383,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "26625,5250,27375,6000"
)
tg (CPTG
uid 384,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 385,0
ro 270
va (VaSet
)
xt "26400,7000,27600,10000"
st "txWr"
ju 2
blo "27400,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 386,0
va (VaSet
font "Verdana,8,0"
)
xt "44000,9000,57200,10000"
st "txWr    : OUT    std_ulogic  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "txWr"
t "std_ulogic"
o 3
suid 30,0
)
)
)
]
shape (Rectangle
uid 9,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,6000,106000,14000"
)
biTextGroup (BiTextGroup
uid 10,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
uid 11,0
va (VaSet
)
xt "56300,8800,61600,10000"
st "I2C_test"
blo "56300,9800"
)
second (Text
uid 12,0
va (VaSet
)
xt "56300,10000,64700,11200"
st "i2cFifo_tester"
blo "56300,11000"
)
)
gi *88 (GenericInterface
uid 13,0
ps "CenterOffsetStrategy"
matrix (Matrix
uid 14,0
text (MLText
uid 15,0
va (VaSet
font "Verdana,8,0"
)
xt "32500,6000,46800,11000"
st "Generic Declarations

clockFrequency positive 66E6   
i2cFrequency   positive 100E3  
dataBitNb      positive 8      "
)
header "Generic Declarations"
showHdrWhenContentsEmpty 1
)
elements [
(GiElement
name "clockFrequency"
type "positive"
value "66E6"
)
(GiElement
name "i2cFrequency"
type "positive"
value "100E3"
)
(GiElement
name "dataBitNb"
type "positive"
value "8"
)
]
)
portInstanceVisAsIs 1
portInstanceVis (PortSigDisplay
sTC 0
sF 0
)
portVis (PortSigDisplay
sTC 0
sF 0
)
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "65535,0,0"
)
packageList *89 (PackageList
uid 16,0
stg "VerticalLayoutStrategy"
textVec [
*90 (Text
uid 17,0
va (VaSet
font "arial,8,1"
)
xt "0,0,5400,1000"
st "Package List"
blo "0,800"
)
*91 (MLText
uid 18,0
va (VaSet
font "Verdana,8,0"
)
xt "0,1000,13600,4000"
st "LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;"
tm "PackageList"
)
]
)
windowSize "72,45,1090,735"
viewArea "-500,-500,71410,48820"
cachedDiagramExtent "0,0,106000,14000"
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "Verdana,8,0"
)
xt "200,200,2500,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
)
xt "1000,1000,5200,2200"
st "Panel0"
blo "1000,2000"
tm "PanelText"
)
)
)
parentGraphicsRef (HdmGraphicsRef
libraryName "I2C_test"
entityName "i2cFifo_tb"
viewName "struct.bd"
)
defaultSymbolBody (SymbolBody
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,6000,41000,26000"
)
biTextGroup (BiTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "25350,14800,30650,16000"
st "<library>"
blo "25350,15800"
)
second (Text
va (VaSet
)
xt "25350,16000,29250,17200"
st "<cell>"
blo "25350,17000"
)
)
gi *92 (GenericInterface
ps "CenterOffsetStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Verdana,8,0"
)
xt "0,12000,9700,13000"
st "Generic Declarations"
)
header "Generic Declarations"
showHdrWhenContentsEmpty 1
)
elements [
]
)
portInstanceVisAsIs 1
portInstanceVis (PortSigDisplay
sIVOD 1
)
portVis (PortSigDisplay
sIVOD 1
)
)
defaultCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,2500,1950"
st "In0"
blo "0,1750"
tm "CptPortNameMgr"
)
)
dt (MLText
va (VaSet
font "Verdana,8,0"
)
)
thePort (LogicalPort
decl (Decl
n "In0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 0
)
)
)
defaultCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
bg "0,0,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,4300,1950"
st "Buffer0"
blo "0,1750"
tm "CptPortNameMgr"
)
)
dt (MLText
va (VaSet
font "Verdana,8,0"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Buffer0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 0
)
)
)
DeclarativeBlock *93 (SymDeclBlock
uid 1,0
stg "SymDeclLayoutStrategy"
declLabel (Text
uid 2,0
va (VaSet
font "Verdana,8,1"
)
xt "42000,0,49000,1000"
st "Declarations"
blo "42000,800"
)
portLabel (Text
uid 3,0
va (VaSet
font "Verdana,8,1"
)
xt "42000,1000,45400,2000"
st "Ports:"
blo "42000,1800"
)
externalLabel (Text
uid 4,0
va (VaSet
font "Verdana,8,1"
)
xt "42000,12000,45000,13000"
st "User:"
blo "42000,12800"
)
internalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "42000,0,49600,1000"
st "Internal User:"
blo "42000,800"
)
externalText (MLText
uid 5,0
va (VaSet
font "Verdana,8,0"
)
xt "44000,13000,44000,13000"
tm "SyDeclarativeTextMgr"
)
internalText (MLText
uid 7,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "42000,0,42000,0"
tm "SyDeclarativeTextMgr"
)
)
lastUid 406,0
activeModelName "Symbol:GEN"
)
