
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001028                       # Number of seconds simulated
sim_ticks                                  1027933773                       # Number of ticks simulated
final_tick                               398756285028                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 207528                       # Simulator instruction rate (inst/s)
host_op_rate                                   262926                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  35376                       # Simulator tick rate (ticks/s)
host_mem_usage                               67337208                       # Number of bytes of host memory used
host_seconds                                 29057.13                       # Real time elapsed on the host
sim_insts                                  6030177523                       # Number of instructions simulated
sim_ops                                    7639881004                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         3328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data         8704                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        59520                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        36096                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        13056                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data        14976                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data        37376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data        14848                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data         9472                       # Number of bytes read from this memory
system.physmem.bytes_read::total               213376                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           19328                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       105728                       # Number of bytes written to this memory
system.physmem.bytes_written::total            105728                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           26                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data           68                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          465                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          282                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          102                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data          117                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data          292                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data          116                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data           74                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1667                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             826                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  826                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      3237563                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      8467472                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1618781                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     57902563                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1743303                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     35115103                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      3362084                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     12701207                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst      1867825                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     14569032                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst      1743303                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     36360319                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst      1867825                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     14444510                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst      3362084                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data      9214601                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               207577575                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      3237563                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1618781                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1743303                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      3362084                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst      1867825                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst      1743303                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst      1867825                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst      3362084                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           18802768                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks         102854875                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total              102854875                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks         102854875                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      3237563                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      8467472                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1618781                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     57902563                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1743303                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     35115103                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      3362084                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     12701207                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst      1867825                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     14569032                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst      1743303                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     36360319                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst      1867825                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     14444510                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst      3362084                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data      9214601                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              310432450                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus0.numCycles                 2465070                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups          224846                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted       187175                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        21899                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups        84593                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits           79935                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS           23717                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect          992                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      1944830                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               1233204                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             224846                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       103652                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               256210                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          61883                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles         54983                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines           122172                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        20829                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      2295802                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.660801                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.041256                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         2039592     88.84%     88.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           15535      0.68%     89.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           19633      0.86%     90.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           31333      1.36%     91.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           12660      0.55%     92.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           16851      0.73%     93.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           19523      0.85%     93.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7            9165      0.40%     94.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          131510      5.73%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      2295802                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.091213                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.500271                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         1933532                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles        67651                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           254926                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles          125                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         39562                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        34084                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          218                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       1506557                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1275                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         39562                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         1935941                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles           5479                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        56405                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           252613                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles         5797                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       1496549                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents           708                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents         4056                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands      2090438                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      6955223                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      6955223                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps      1718824                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          371586                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts          355                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          185                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            21168                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       141643                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        72377                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads          807                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        15998                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           1459042                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded          357                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          1389123                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         1850                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       195631                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       414854                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      2295802                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.605071                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.327454                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      1708725     74.43%     74.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       266385     11.60%     86.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       110133      4.80%     90.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        61544      2.68%     93.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        82968      3.61%     97.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        25955      1.13%     98.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        25553      1.11%     99.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        13437      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         1102      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      2295802                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           9761     78.93%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          1352     10.93%     89.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         1253     10.13%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      1170268     84.25%     84.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        18822      1.35%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          170      0.01%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       127850      9.20%     94.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        72013      5.18%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       1389123                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.563523                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              12366                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008902                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      5088264                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      1655050                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      1351068                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       1401489                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         1013                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        29935                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         1470                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         39562                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles           4157                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles          492                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      1459401                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         1046                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       141643                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        72377                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          185                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           414                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        12113                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect        12759                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        24872                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      1363775                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       125297                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        25348                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              197268                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          192378                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             71971                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.553240                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               1351103                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              1351068                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           809242                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          2174894                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.548085                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.372083                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts      1000005                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps      1232105                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts       227289                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          345                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        21873                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      2256240                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.546088                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.365561                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      1734276     76.87%     76.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       264856     11.74%     88.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        95978      4.25%     92.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        47651      2.11%     94.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        43764      1.94%     96.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        18462      0.82%     97.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6        18166      0.81%     98.53% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7         8718      0.39%     98.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        24369      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      2256240                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      1000005                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       1232105                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                182615                       # Number of memory references committed
system.switch_cpus0.commit.loads               111708                       # Number of loads committed
system.switch_cpus0.commit.membars                172                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            178645                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          1109201                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        25420                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events        24369                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads             3691252                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            2958367                       # The number of ROB writes
system.switch_cpus0.timesIdled                  30946                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 169268                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts            1000005                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              1232105                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total      1000005                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.465058                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.465058                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.405670                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.405670                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         6133709                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        1889612                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads        1391657                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes           344                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 2465070                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups          193895                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted       158245                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect        20491                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups        79946                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits           73988                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS           19342                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect          913                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      1879202                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts               1146296                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             193895                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches        93330                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               235176                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          64287                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles         58808                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines           117356                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        20560                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      2216244                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.628755                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.995598                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         1981068     89.39%     89.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           12357      0.56%     89.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           19680      0.89%     90.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           29672      1.34%     92.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           12408      0.56%     92.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           14532      0.66%     93.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           15485      0.70%     94.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           10797      0.49%     94.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8          120245      5.43%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      2216244                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.078657                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.465016                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         1856448                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles        82215                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           233534                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         1304                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles         42742                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved        31369                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          318                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts       1389687                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1090                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles         42742                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         1861049                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          38550                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        29969                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           230365                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        13566                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts       1386615                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          656                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          2389                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents         6936                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          927                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands      1898279                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups      6463162                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups      6463162                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps      1563347                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps          334932                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts          300                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          158                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            40441                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       140020                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        77244                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         3746                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        14938                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded           1381928                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded          300                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued          1288566                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         1926                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       214296                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined       494932                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      2216244                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.581419                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.266908                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      1667910     75.26%     75.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1       222179     10.03%     85.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       122619      5.53%     90.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        80908      3.65%     94.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        73842      3.33%     97.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        22924      1.03%     98.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        16353      0.74%     99.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7         5753      0.26%     99.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         3756      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      2216244                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu            376     11.73%     11.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          1328     41.42%     53.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         1502     46.85%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu      1061519     82.38%     82.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        23736      1.84%     84.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          142      0.01%     84.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       127376      9.89%     94.12% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        75793      5.88%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total       1288566                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.522730                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               3206                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002488                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      4798508                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes      1596586                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses      1265126                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses       1291772                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         5920                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        29415                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           63                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         4833                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          988                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles         42742                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          29111                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         1615                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts      1382228                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts           39                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       140020                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        77244                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          158                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           902                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           43                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           63                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect        11110                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect        12514                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts        23624                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts      1269828                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       120424                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        18738                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              196081                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches          172125                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             75657                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.515129                       # Inst execution rate
system.switch_cpus1.iew.wb_sent               1265222                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count              1265126                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           748660                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers          1900369                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.513221                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.393955                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts       936499                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps      1142042                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts       241201                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          284                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        20865                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      2173502                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.525439                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.375353                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      1710587     78.70%     78.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1       220373     10.14%     88.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        91569      4.21%     93.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        46798      2.15%     95.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        35059      1.61%     96.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        20007      0.92%     97.74% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6        12310      0.57%     98.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        10386      0.48%     98.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        26413      1.22%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      2173502                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts       936499                       # Number of instructions committed
system.switch_cpus1.commit.committedOps       1142042                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                183016                       # Number of memory references committed
system.switch_cpus1.commit.loads               110605                       # Number of loads committed
system.switch_cpus1.commit.membars                142                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            158572                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          1032519                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls        22271                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events        26413                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads             3530332                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            2809235                       # The number of ROB writes
system.switch_cpus1.timesIdled                  33358                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 248826                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts             936499                       # Number of Instructions Simulated
system.switch_cpus1.committedOps              1142042                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total       936499                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.632219                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.632219                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.379908                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.379908                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads         5762894                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        1729743                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads        1316002                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes           284                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 2465070                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups          192339                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted       173166                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect        12034                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups        71317                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits           66749                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS           10545                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect          541                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      2023477                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               1208568                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             192339                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches        77294                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles               238210                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          38167                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles         47106                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines           118004                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        11898                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      2334649                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.608304                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.941886                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         2096439     89.80%     89.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1            8442      0.36%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           17412      0.75%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3            7068      0.30%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           38691      1.66%     92.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           34870      1.49%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6            6493      0.28%     94.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           14237      0.61%     95.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          110997      4.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      2334649                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.078026                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.490277                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         2012020                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles        58975                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           237215                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles          782                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         25651                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        17025                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          205                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1417093                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1250                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         25651                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         2014710                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          38467                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        13400                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           235400                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles         7015                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1415203                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents          2532                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents         2828                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents            3                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands      1671154                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      6660486                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      6660486                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps      1442217                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          228907                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          176                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts           96                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts            19906                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       330021                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       165577                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         1510                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores         8143                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1409999                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          176                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1343156                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         1045                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       132328                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       323550                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      2334649                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.575314                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.372445                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      1857025     79.54%     79.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       143347      6.14%     85.68% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       117248      5.02%     90.70% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3        50880      2.18%     92.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        64352      2.76%     95.64% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        61971      2.65%     98.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        35115      1.50%     99.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7         2968      0.13%     99.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         1743      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      2334649                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu           3396     11.18%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         26185     86.22%     97.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite          790      2.60%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu       847176     63.07%     63.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        11790      0.88%     63.95% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     63.95% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     63.95% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     63.95% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     63.95% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     63.95% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     63.95% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     63.95% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     63.95% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     63.95% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     63.95% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     63.95% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     63.95% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     63.95% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     63.95% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     63.95% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     63.95% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.95% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     63.95% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.95% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.95% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.95% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.95% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.95% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc           80      0.01%     63.96% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     63.96% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.96% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.96% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       319211     23.77%     87.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       164899     12.28%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1343156                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.544875                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              30371                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.022612                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      5052377                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1542555                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      1329312                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1373527                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         2235                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        16717                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           52                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         1652                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          119                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         25651                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          35054                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         1726                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1410175                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts           14                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       330021                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       165577                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts           96                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          1183                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           52                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect         6224                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect         7571                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        13795                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      1331993                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       317923                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        11163                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              482796                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          174012                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            164873                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.540347                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               1329461                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              1329312                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           719806                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers          1424669                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.539259                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.505244                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      1069738                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps      1257358                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts       152985                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          160                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        12065                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      2308998                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.544547                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.366430                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      1852160     80.21%     80.21% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       167306      7.25%     87.46% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2        78288      3.39%     90.85% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        77026      3.34%     94.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        20914      0.91%     95.09% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        89586      3.88%     98.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6         6977      0.30%     99.27% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7         4978      0.22%     99.49% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        11763      0.51%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      2308998                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      1069738                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       1257358                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                477226                       # Number of memory references committed
system.switch_cpus2.commit.loads               313301                       # Number of loads committed
system.switch_cpus2.commit.membars                 80                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            166002                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          1118266                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        12244                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events        11763                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads             3707578                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            2846375                       # The number of ROB writes
system.switch_cpus2.timesIdled                  45832                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 130421                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            1069738                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              1257358                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      1069738                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.304368                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.304368                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.433958                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.433958                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         6575369                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        1550054                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads        1676656                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes           160                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus3.numCycles                 2465070                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups          204362                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted       167175                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect        21585                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups        81735                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits           77782                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS           20539                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect          965                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      1954875                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts               1142395                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             204362                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches        98321                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               236767                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          59856                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles         43235                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines           121173                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        21466                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      2272904                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.617202                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.965510                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         2036137     89.58%     89.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           10909      0.48%     90.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           16882      0.74%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           23056      1.01%     91.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           24264      1.07%     92.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5           20733      0.91%     93.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           10792      0.47%     94.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           17520      0.77%     95.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8          112611      4.95%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      2272904                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.082903                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.463433                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         1935248                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles        63296                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles           236194                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles          367                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles         37795                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved        33493                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          208                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts       1399727                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1270                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles         37795                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         1940918                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          13980                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        36827                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           230904                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        12476                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts       1398639                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents          1620                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents         5488                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands      1952995                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups      6500619                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups      6500619                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps      1662272                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          290718                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts          335                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          172                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            39201                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       131513                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores        69995                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads          830                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        32503                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded           1396020                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded          336                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued          1315711                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued          262                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       171745                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined       416796                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      2272904                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.578868                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.262310                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      1704127     74.98%     74.98% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1       243272     10.70%     85.68% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2       121345      5.34%     91.02% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        82602      3.63%     94.65% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        65572      2.88%     97.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        27794      1.22%     98.76% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6        17866      0.79%     99.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7         9119      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         1207      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      2272904                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu            297     12.51%     12.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead           877     36.93%     49.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         1201     50.57%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu      1107533     84.18%     84.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        19515      1.48%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          163      0.01%     85.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       118779      9.03%     94.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        69721      5.30%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total       1315711                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.533742                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt               2375                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.001805                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      4906963                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes      1568115                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses      1294175                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses       1318086                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         2750                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        23502                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         1307                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles         37795                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          11236                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         1140                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts      1396363                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       131513                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts        69995                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          172                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents           956                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           15                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect        11589                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect        12851                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts        24440                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts      1296250                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       111924                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        19461                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              181633                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches          183873                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             69709                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.525847                       # Inst execution rate
system.switch_cpus3.iew.wb_sent               1294251                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count              1294175                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           744198                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers          2004669                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.525005                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.371232                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts       968811                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps      1192121                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts       204246                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          329                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        21633                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      2235109                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.533361                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.361121                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      1735038     77.63%     77.63% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1       253288     11.33%     88.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        90317      4.04%     93.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        43474      1.95%     94.94% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        43657      1.95%     96.90% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        21573      0.97%     97.86% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6        14228      0.64%     98.50% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7         8356      0.37%     98.87% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        25178      1.13%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      2235109                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts       968811                       # Number of instructions committed
system.switch_cpus3.commit.committedOps       1192121                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                176696                       # Number of memory references committed
system.switch_cpus3.commit.loads               108008                       # Number of loads committed
system.switch_cpus3.commit.membars                164                       # Number of memory barriers committed
system.switch_cpus3.commit.branches            171903                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts          1074069                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls        24540                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events        25178                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads             3606285                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            2830540                       # The number of ROB writes
system.switch_cpus3.timesIdled                  31352                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 192166                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts             968811                       # Number of Instructions Simulated
system.switch_cpus3.committedOps              1192121                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total       968811                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.544428                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.544428                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.393016                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.393016                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads         5830644                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        1805069                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads        1297049                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes           328                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus4.numCycles                 2465070                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups          200764                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted       164457                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect        21473                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups        82728                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits           76741                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS           20406                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect          948                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles      1926056                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts               1148108                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches             200764                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches        97147                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles               251111                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles          61484                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles         52615                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines           120249                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes        21268                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples      2269449                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.619382                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.974856                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0         2018338     88.94%     88.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1           26452      1.17%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2           30953      1.36%     91.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3           17164      0.76%     92.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4           19541      0.86%     93.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5           11081      0.49%     93.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6            7587      0.33%     93.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7           19950      0.88%     94.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8          118383      5.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total      2269449                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.081444                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.465751                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles         1910443                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles        68779                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles           249051                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         1851                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles         39321                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved        32588                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          346                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts       1401309                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1877                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles         39321                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles         1913692                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles          13818                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles        46371                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles           247690                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles         8553                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts       1399751                       # Number of instructions processed by rename
system.switch_cpus4.rename.IQFullEvents          1941                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents         4159                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands      1947701                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups      6516604                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups      6516604                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps      1633680                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps          314014                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts          360                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          201                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts            24818                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads       134045                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores        71932                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads         1671                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores        15807                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded           1396475                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded          361                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued          1311875                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         1847                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined       191748                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined       444062                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved           41                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples      2269449                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.578059                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.270273                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0      1718177     75.71%     75.71% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1       221256      9.75%     85.46% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2       118859      5.24%     90.70% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3        82202      3.62%     94.32% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4        72495      3.19%     97.51% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5        37189      1.64%     99.15% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6         8890      0.39%     99.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7         6018      0.27%     99.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8         4363      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total      2269449                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu            343     11.32%     11.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead          1367     45.13%     56.45% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite         1319     43.55%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu      1098835     83.76%     83.76% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult        20472      1.56%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc          159      0.01%     85.33% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead       121003      9.22%     94.56% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite        71406      5.44%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total       1311875                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.532186                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt               3029                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002309                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads      4898074                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes      1588618                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses      1288286                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses       1314904                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads         3346                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads        25927                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           34                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         1996                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads           80                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles         39321                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles           9779                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles         1011                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts      1396837                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts           30                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts       134045                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts        71932                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          201                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents           699                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           34                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect        11774                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect        12495                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts        24269                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts      1291086                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts       113281                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts        20788                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs              184665                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches          179597                       # Number of branches executed
system.switch_cpus4.iew.exec_stores             71384                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.523752                       # Inst execution rate
system.switch_cpus4.iew.wb_sent               1288361                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count              1288286                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers           767096                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers          2011177                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.522616                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.381416                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts       959022                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps      1176619                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts       220218                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls          320                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts        21449                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples      2230128                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.527602                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.346699                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0      1749651     78.46%     78.46% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1       222927     10.00%     88.45% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2        93408      4.19%     92.64% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3        55733      2.50%     95.14% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4        38783      1.74%     96.88% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5        25149      1.13%     98.01% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6        13322      0.60%     98.60% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7        10372      0.47%     99.07% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8        20783      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total      2230128                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts       959022                       # Number of instructions committed
system.switch_cpus4.commit.committedOps       1176619                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs                178054                       # Number of memory references committed
system.switch_cpus4.commit.loads               108118                       # Number of loads committed
system.switch_cpus4.commit.membars                160                       # Number of memory barriers committed
system.switch_cpus4.commit.branches            168331                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts          1060841                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls        23943                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events        20783                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads             3606182                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes            2833002                       # The number of ROB writes
system.switch_cpus4.timesIdled                  31491                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                 195621                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts             959022                       # Number of Instructions Simulated
system.switch_cpus4.committedOps              1176619                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total       959022                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.570400                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.570400                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.389045                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.389045                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads         5822742                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes        1791177                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads        1305760                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes           320                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus5.numCycles                 2465070                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups          192791                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted       173615                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect        12027                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups        73797                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits           66977                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS           10501                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect          539                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles      2023639                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts               1210204                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches             192791                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches        77478                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles               238728                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles          38273                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles         45337                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines           118032                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        11884                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples      2333677                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.609355                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.942970                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0         2094949     89.77%     89.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1            8513      0.36%     90.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2           17559      0.75%     90.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3            7070      0.30%     91.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4           38845      1.66%     92.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5           34951      1.50%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6            6547      0.28%     94.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7           14164      0.61%     95.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8          111079      4.76%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total      2333677                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.078209                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.490941                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles         2012245                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles        57171                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles           237682                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles          804                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles         25769                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved        17015                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          204                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts       1418780                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1250                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles         25769                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles         2014848                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles          38717                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles        11436                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles           235953                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles         6948                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts       1416879                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents          2598                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents         2657                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents          112                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands      1672990                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups      6668035                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups      6668035                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps      1442865                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps          230113                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts          169                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts           89                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts            19437                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads       330240                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores       165717                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads         1634                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores         8087                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded           1411646                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded          169                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued          1344485                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued          998                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined       133430                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined       325258                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples      2333677                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.576123                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.373167                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0      1855553     79.51%     79.51% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1       143476      6.15%     85.66% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2       117410      5.03%     90.69% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3        50938      2.18%     92.87% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4        64464      2.76%     95.64% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5        61948      2.65%     98.29% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6        35151      1.51%     99.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7         3023      0.13%     99.93% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8         1714      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total      2333677                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu           3448     11.31%     11.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         26218     86.03%     97.34% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite          811      2.66%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu       848085     63.08%     63.08% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult        11777      0.88%     63.95% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     63.95% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     63.95% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     63.95% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     63.95% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     63.95% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     63.95% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     63.95% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     63.95% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     63.95% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     63.95% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     63.95% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     63.95% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     63.95% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     63.95% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     63.95% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     63.95% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.95% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     63.95% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.95% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.95% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.95% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.95% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.95% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc           80      0.01%     63.96% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     63.96% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.96% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.96% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead       319526     23.77%     87.73% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite       165017     12.27%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total       1344485                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.545415                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt              30477                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.022668                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads      5054122                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes      1545296                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses      1330580                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses       1374962                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads         2273                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads        16672                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           51                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         1660                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads          119                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles         25769                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles          35136                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         1787                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts      1411815                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts           12                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts       330240                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts       165717                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts           89                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          1235                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            3                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           51                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect         6201                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect         7595                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts        13796                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts      1333335                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts       318196                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        11150                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs              483172                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches          174193                       # Number of branches executed
system.switch_cpus5.iew.exec_stores            164976                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.540891                       # Inst execution rate
system.switch_cpus5.iew.wb_sent               1330710                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count              1330580                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers           720703                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers          1426492                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.539774                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.505228                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts      1070354                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps      1258049                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts       153905                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls          160                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts        12057                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples      2307908                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.545104                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.367366                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0      1851141     80.21%     80.21% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1       167023      7.24%     87.45% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2        78299      3.39%     90.84% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3        77134      3.34%     94.18% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4        20874      0.90%     95.08% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5        89634      3.88%     98.97% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6         7072      0.31%     99.28% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7         4920      0.21%     99.49% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8        11811      0.51%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total      2307908                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts      1070354                       # Number of instructions committed
system.switch_cpus5.commit.committedOps       1258049                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs                477618                       # Number of memory references committed
system.switch_cpus5.commit.loads               313561                       # Number of loads committed
system.switch_cpus5.commit.membars                 80                       # Number of memory barriers committed
system.switch_cpus5.commit.branches            166096                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts          1118863                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls        12244                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events        11811                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads             3708051                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes            2849703                       # The number of ROB writes
system.switch_cpus5.timesIdled                  45922                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                 131393                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts            1070354                       # Number of Instructions Simulated
system.switch_cpus5.committedOps              1258049                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total      1070354                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.303042                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.303042                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.434208                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.434208                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads         6581982                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes        1551395                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads        1678579                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes           160                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus6.numCycles                 2465070                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups          200833                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted       164516                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect        21481                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups        82762                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits           76768                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS           20415                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect          948                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles      1926823                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts               1148600                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches             200833                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches        97183                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles               251216                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles          61515                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles         52655                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines           120295                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes        21275                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples      2270384                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.619398                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.974893                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0         2019168     88.94%     88.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1           26464      1.17%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2           30962      1.36%     91.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3           17171      0.76%     92.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4           19547      0.86%     93.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5           11084      0.49%     93.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6            7595      0.33%     93.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7           19952      0.88%     94.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8          118441      5.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total      2270384                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.081472                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.465950                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles         1911192                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles        68838                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles           249150                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         1856                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles         39344                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved        32598                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          346                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts       1401917                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1877                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles         39344                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles         1914443                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles          13906                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles        46341                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles           247790                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles         8556                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts       1400359                       # Number of instructions processed by rename
system.switch_cpus6.rename.IQFullEvents          1941                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents         4159                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands      1948543                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups      6519484                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups      6519484                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps      1634346                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps          314197                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts          360                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          201                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts            24842                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads       134104                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores        71967                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads         1671                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores        15825                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded           1397083                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded          361                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued          1312399                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         1846                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined       191881                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined       444492                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           41                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples      2270384                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.578052                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.270298                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0      1718923     75.71%     75.71% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1       221300      9.75%     85.46% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2       118917      5.24%     90.70% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3        82233      3.62%     94.32% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4        72526      3.19%     97.51% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5        37203      1.64%     99.15% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6         8893      0.39%     99.54% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7         6023      0.27%     99.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8         4366      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total      2270384                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu            343     11.33%     11.33% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead          1363     45.03%     56.36% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite         1321     43.64%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu      1099265     83.76%     83.76% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult        20492      1.56%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc          159      0.01%     85.33% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead       121047      9.22%     94.56% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite        71436      5.44%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total       1312399                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.532398                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt               3027                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002306                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads      4900055                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes      1589359                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses      1288805                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses       1315426                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads         3346                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads        25946                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           34                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         2000                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads           80                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles         39344                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles           9858                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles         1017                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts      1397445                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts           30                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts       134104                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts        71967                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          201                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents           702                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           34                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect        11780                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect        12497                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts        24277                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts      1291604                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts       113320                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        20795                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs              184735                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches          179652                       # Number of branches executed
system.switch_cpus6.iew.exec_stores             71415                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.523962                       # Inst execution rate
system.switch_cpus6.iew.wb_sent               1288880                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count              1288805                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers           767414                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers          2011995                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.522827                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.381419                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts       959412                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps      1177095                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts       220353                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls          320                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts        21457                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples      2231040                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.527599                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.346739                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0      1750398     78.46%     78.46% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1       222986      9.99%     88.45% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2        93447      4.19%     92.64% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3        55749      2.50%     95.14% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4        38799      1.74%     96.88% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5        25161      1.13%     98.01% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6        13327      0.60%     98.60% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7        10379      0.47%     99.07% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8        20794      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total      2231040                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts       959412                       # Number of instructions committed
system.switch_cpus6.commit.committedOps       1177095                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs                178125                       # Number of memory references committed
system.switch_cpus6.commit.loads               108158                       # Number of loads committed
system.switch_cpus6.commit.membars                160                       # Number of memory barriers committed
system.switch_cpus6.commit.branches            168384                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts          1061284                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls        23955                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events        20794                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads             3607694                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes            2834244                       # The number of ROB writes
system.switch_cpus6.timesIdled                  31510                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                 194686                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts             959412                       # Number of Instructions Simulated
system.switch_cpus6.committedOps              1177095                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total       959412                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.569355                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.569355                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.389203                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.389203                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads         5825123                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes        1791903                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads        1306320                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes           320                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus7.numCycles                 2465070                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups          224671                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted       186939                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect        21802                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups        84682                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits           80059                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS           23777                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect          977                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles      1944521                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts               1232162                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches             224671                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches       103836                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles               256234                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles          61584                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles         55981                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines           122055                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        20716                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples      2296312                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.660263                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     2.040086                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0         2040078     88.84%     88.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1           15569      0.68%     89.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2           19666      0.86%     90.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3           31418      1.37%     91.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4           12650      0.55%     92.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5           16935      0.74%     93.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6           19560      0.85%     93.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7            9109      0.40%     94.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8          131327      5.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total      2296312                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.091142                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.499849                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles         1933126                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles        68773                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles           254939                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles          109                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles         39359                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved        34142                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          218                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts       1505499                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1279                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles         39359                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles         1935537                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles           5328                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles        57713                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles           252620                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles         5750                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts       1495297                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents            8                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents           675                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents         4072                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands      2088742                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups      6949583                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups      6949583                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps      1719854                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps          368866                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts          355                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts          185                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts            20839                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads       141611                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores        72505                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads          767                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores        16073                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded           1458654                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded          357                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued          1389201                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         1793                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined       194199                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined       413444                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples      2296312                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.604970                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.327050                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0      1709062     74.43%     74.43% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1       266361     11.60%     86.03% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2       110337      4.80%     90.83% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3        61604      2.68%     93.51% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4        83041      3.62%     97.13% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5        25987      1.13%     98.26% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6        25294      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7        13517      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8         1109      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total      2296312                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu           9692     78.80%     78.80% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead          1353     11.00%     89.80% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite         1254     10.20%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu      1170041     84.22%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult        18840      1.36%     85.58% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.58% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.58% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.58% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.58% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.58% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.58% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.58% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.58% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.58% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.58% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.58% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.58% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.58% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.58% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.58% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.58% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.58% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.58% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.58% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.58% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.58% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.58% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.58% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc          170      0.01%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead       128041      9.22%     94.81% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite        72109      5.19%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total       1389201                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.563554                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt              12299                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.008853                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads      5088805                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes      1653230                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses      1351254                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses       1401500                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads          940                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads        29835                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         1565                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles         39359                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles           4070                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles          489                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts      1459013                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts         1108                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts       141611                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts        72505                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts          185                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents           403                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect        12129                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect        12660                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts        24789                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts      1364082                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts       125467                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        25118                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs              197532                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches          192560                       # Number of branches executed
system.switch_cpus7.iew.exec_stores             72065                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.553364                       # Inst execution rate
system.switch_cpus7.iew.wb_sent               1351286                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count              1351254                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers           809332                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers          2174071                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.548160                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.372266                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts      1000586                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps      1232823                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts       226181                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls          345                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts        21776                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples      2256953                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.546233                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.365691                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0      1734616     76.86%     76.86% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1       265158     11.75%     88.61% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2        95971      4.25%     92.86% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3        47643      2.11%     94.97% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4        43794      1.94%     96.91% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5        18477      0.82%     97.73% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6        18194      0.81%     98.53% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7         8731      0.39%     98.92% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8        24369      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total      2256953                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts      1000586                       # Number of instructions committed
system.switch_cpus7.commit.committedOps       1232823                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs                182716                       # Number of memory references committed
system.switch_cpus7.commit.loads               111776                       # Number of loads committed
system.switch_cpus7.commit.membars                172                       # Number of memory barriers committed
system.switch_cpus7.commit.branches            178756                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts          1109838                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls        25433                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events        24369                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads             3691575                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes            2957385                       # The number of ROB writes
system.switch_cpus7.timesIdled                  30778                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                 168758                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts            1000586                       # Number of Instructions Simulated
system.switch_cpus7.committedOps              1232823                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total      1000586                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.463626                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.463626                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.405906                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.405906                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads         6134667                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes        1889955                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads        1390733                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes           344                       # number of misc regfile writes
system.l2.replacements                           1668                       # number of replacements
system.l2.tagsinuse                      32757.157056                       # Cycle average of tags in use
system.l2.total_refs                          1714665                       # Total number of references to valid blocks.
system.l2.sampled_refs                          34425                       # Sample count of references to valid blocks.
system.l2.avg_refs                          49.808715                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          1667.724017                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     16.873859                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data     34.826234                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     12.549332                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    199.424577                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     13.214775                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    148.014116                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     26.408980                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data     52.698327                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     14.618027                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data     61.777311                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     13.331968                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data    149.376754                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     14.617556                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data     60.719650                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     17.285319                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data     36.872863                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           2303.565026                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           5772.463493                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           4871.787618                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           2906.137559                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           3597.794276                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           4858.156301                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           3640.245127                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           2266.673991                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.050895                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000515                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.001063                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000383                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.006086                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000403                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.004517                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000806                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.001608                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000446                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.001885                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000407                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.004559                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000446                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.001853                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000528                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.001125                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.070299                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.176162                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.148675                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.088688                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.109796                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.148259                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.111091                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.069173                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999669                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data          271                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data          581                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data          504                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data          299                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data          368                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data          492                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data          370                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data          266                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    3156                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             1597                       # number of Writeback hits
system.l2.Writeback_hits::total                  1597                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     9                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data          274                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          581                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data          504                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          302                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data          368                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data          492                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data          370                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data          269                       # number of demand (read+write) hits
system.l2.demand_hits::total                     3165                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data          274                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          581                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data          504                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          302                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data          368                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data          492                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data          370                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data          269                       # number of overall hits
system.l2.overall_hits::total                    3165                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           26                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data           68                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          413                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          282                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           27                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          102                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data          117                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data          292                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data          116                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           27                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data           74                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1615                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data           52                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  52                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           26                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data           68                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          465                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          282                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           27                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          102                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data          117                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data          292                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data          116                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           27                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data           74                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1667                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           26                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data           68                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          465                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          282                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           27                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          102                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data          117                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data          292                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data          116                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           27                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data           74                       # number of overall misses
system.l2.overall_misses::total                  1667                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      4129993                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     10319767                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1907124                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     62350746                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2161581                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     42411606                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      4011443                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     15504494                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      2186241                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data     17947581                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      1974437                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data     44227383                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      2408128                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data     17594677                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      4178900                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data     11295882                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       244609983                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data      7854074                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       7854074                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      4129993                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     10319767                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1907124                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     70204820                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2161581                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     42411606                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      4011443                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     15504494                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      2186241                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data     17947581                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      1974437                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data     44227383                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      2408128                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data     17594677                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      4178900                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data     11295882                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        252464057                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      4129993                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     10319767                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1907124                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     70204820                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2161581                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     42411606                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      4011443                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     15504494                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      2186241                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data     17947581                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      1974437                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data     44227383                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      2408128                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data     17594677                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      4178900                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data     11295882                       # number of overall miss cycles
system.l2.overall_miss_latency::total       252464057                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           28                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data          339                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data          994                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data          786                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           28                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data          401                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data          485                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data          784                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data          486                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           29                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data          340                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                4771                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         1597                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              1597                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           52                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                61                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           28                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data          342                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         1046                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data          786                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           28                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data          404                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data          485                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data          784                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data          486                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           29                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data          343                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 4832                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           28                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data          342                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         1046                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data          786                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           28                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data          404                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data          485                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data          784                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data          486                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           29                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data          343                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                4832                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.928571                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.200590                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.415493                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.358779                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.964286                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.254364                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.241237                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.372449                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.238683                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.931034                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.217647                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.338503                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.852459                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.928571                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.198830                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.444551                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.358779                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.964286                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.252475                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.241237                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.372449                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.238683                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.931034                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.215743                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.344992                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.928571                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.198830                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.444551                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.358779                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.964286                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.252475                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.241237                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.372449                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.238683                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.931034                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.215743                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.344992                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 158845.884615                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 151761.279412                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 146701.846154                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 150970.329298                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 154398.642857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 150395.765957                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 148571.962963                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 152004.843137                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 145749.400000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 153398.128205                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 141031.214286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 151463.640411                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 160541.866667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 151678.250000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 154774.074074                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 152647.054054                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 151461.289783                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 151039.884615                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 151039.884615                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 158845.884615                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 151761.279412                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 146701.846154                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 150978.107527                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 154398.642857                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 150395.765957                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 148571.962963                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 152004.843137                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 145749.400000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 153398.128205                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 141031.214286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 151463.640411                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 160541.866667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 151678.250000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 154774.074074                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 152647.054054                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 151448.144571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 158845.884615                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 151761.279412                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 146701.846154                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 150978.107527                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 154398.642857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 150395.765957                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 148571.962963                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 152004.843137                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 145749.400000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 153398.128205                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 141031.214286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 151463.640411                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 160541.866667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 151678.250000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 154774.074074                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 152647.054054                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 151448.144571                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  826                       # number of writebacks
system.l2.writebacks::total                       826                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           26                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data           68                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          413                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          282                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           27                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          102                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data          117                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data          292                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data          116                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           27                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data           74                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1615                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data           52                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             52                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           26                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data           68                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          465                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          282                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           27                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          102                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data          117                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data          292                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data          116                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           27                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data           74                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1667                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           26                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data           68                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          465                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          282                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           27                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          102                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data          117                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data          292                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data          116                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           27                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data           74                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1667                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      2619984                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data      6364443                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1150338                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     38292427                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1347427                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     25986610                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      2440136                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data      9562257                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      1312611                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data     11133102                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      1158758                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data     27227937                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      1536344                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data     10837771                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      2607324                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data      6986605                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    150564074                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data      4822804                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      4822804                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      2619984                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data      6364443                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1150338                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     43115231                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1347427                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     25986610                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      2440136                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data      9562257                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      1312611                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data     11133102                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      1158758                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data     27227937                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      1536344                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data     10837771                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      2607324                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data      6986605                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    155386878                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      2619984                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data      6364443                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1150338                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     43115231                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1347427                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     25986610                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      2440136                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data      9562257                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      1312611                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data     11133102                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      1158758                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data     27227937                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      1536344                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data     10837771                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      2607324                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data      6986605                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    155386878                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.928571                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.200590                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.415493                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.358779                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.964286                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.254364                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.241237                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.372449                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.238683                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.931034                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.217647                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.338503                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.852459                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.928571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.198830                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.444551                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.358779                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.964286                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.252475                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.241237                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.372449                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.238683                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.931034                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.215743                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.344992                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.928571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.198830                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.444551                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.358779                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.964286                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.252475                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.241237                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.372449                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.238683                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.931034                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.215743                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.344992                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 100768.615385                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 93594.750000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 88487.538462                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 92717.740920                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 96244.785714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 92151.099291                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 90375.407407                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 93747.617647                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 87507.400000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 95154.717949                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 82768.428571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 93246.359589                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 102422.933333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 93429.060345                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 96567.555556                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 94413.581081                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 93228.528793                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 92746.230769                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 92746.230769                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 100768.615385                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 93594.750000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 88487.538462                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 92720.926882                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 96244.785714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 92151.099291                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 90375.407407                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 93747.617647                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 87507.400000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 95154.717949                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 82768.428571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 93246.359589                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 102422.933333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 93429.060345                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 96567.555556                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 94413.581081                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93213.484103                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 100768.615385                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 93594.750000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 88487.538462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 92720.926882                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 96244.785714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 92151.099291                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 90375.407407                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 93747.617647                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 87507.400000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 95154.717949                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 82768.428571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 93246.359589                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 102422.933333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 93429.060345                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 96567.555556                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 94413.581081                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 93213.484103                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               472.696803                       # Cycle average of tags in use
system.cpu0.icache.total_refs               750130101                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   483                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1553064.391304                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    17.696803                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          455                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.028360                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.729167                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.757527                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       122134                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         122134                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       122134                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          122134                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       122134                       # number of overall hits
system.cpu0.icache.overall_hits::total         122134                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           38                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           38                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           38                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            38                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           38                       # number of overall misses
system.cpu0.icache.overall_misses::total           38                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      6056125                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      6056125                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      6056125                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      6056125                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      6056125                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      6056125                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       122172                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       122172                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       122172                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       122172                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       122172                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       122172                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000311                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000311                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000311                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000311                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000311                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000311                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 159371.710526                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 159371.710526                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 159371.710526                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 159371.710526                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 159371.710526                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 159371.710526                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           10                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           10                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           10                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           28                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           28                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           28                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      4711173                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      4711173                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      4711173                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      4711173                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      4711173                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      4711173                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000229                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000229                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000229                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000229                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000229                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000229                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 168256.178571                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 168256.178571                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 168256.178571                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 168256.178571                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 168256.178571                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 168256.178571                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                   342                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               108893261                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                   598                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              182095.754181                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   116.861580                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data   139.138420                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.456491                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.543509                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        96238                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          96238                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        70544                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         70544                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          177                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          177                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          172                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          172                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       166782                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          166782                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       166782                       # number of overall hits
system.cpu0.dcache.overall_hits::total         166782                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data          854                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          854                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           12                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           12                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data          866                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total           866                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data          866                       # number of overall misses
system.cpu0.dcache.overall_misses::total          866                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data     81042138                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     81042138                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data       993421                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total       993421                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data     82035559                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total     82035559                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data     82035559                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total     82035559                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        97092                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        97092                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        70556                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        70556                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          172                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          172                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       167648                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       167648                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       167648                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       167648                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008796                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008796                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000170                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000170                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005166                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005166                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005166                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005166                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 94897.117096                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 94897.117096                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 82785.083333                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 82785.083333                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 94729.282910                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 94729.282910                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 94729.282910                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 94729.282910                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           86                       # number of writebacks
system.cpu0.dcache.writebacks::total               86                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data          515                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          515                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data            9                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data          524                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total          524                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data          524                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total          524                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data          339                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          339                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data          342                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          342                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data          342                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          342                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     29281888                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     29281888                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       208432                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       208432                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     29490320                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     29490320                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     29490320                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     29490320                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003492                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003492                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000043                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000043                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002040                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002040                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002040                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002040                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 86377.250737                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 86377.250737                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 69477.333333                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 69477.333333                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 86229.005848                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 86229.005848                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 86229.005848                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 86229.005848                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               501.548595                       # Cycle average of tags in use
system.cpu1.icache.total_refs               750409790                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   502                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1494840.219124                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.548595                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          489                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020110                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.783654                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.803764                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       117340                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         117340                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       117340                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          117340                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       117340                       # number of overall hits
system.cpu1.icache.overall_hits::total         117340                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2283360                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2283360                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2283360                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2283360                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2283360                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2283360                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       117356                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       117356                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       117356                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       117356                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       117356                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       117356                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000136                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000136                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000136                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000136                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000136                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000136                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst       142710                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total       142710                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst       142710                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total       142710                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst       142710                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total       142710                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2015815                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2015815                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2015815                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2015815                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2015815                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2015815                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000111                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000111                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000111                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000111                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000111                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000111                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 155062.692308                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 155062.692308                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 155062.692308                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 155062.692308                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 155062.692308                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 155062.692308                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  1046                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               125071970                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  1302                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              96061.420891                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   183.770876                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    72.229124                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.717855                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.282145                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        88552                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          88552                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        71656                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         71656                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          144                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          144                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          142                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          142                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       160208                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          160208                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       160208                       # number of overall hits
system.cpu1.dcache.overall_hits::total         160208                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         2344                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         2344                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          376                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          376                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         2720                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          2720                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         2720                       # number of overall misses
system.cpu1.dcache.overall_misses::total         2720                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    292041699                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    292041699                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     68106963                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     68106963                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    360148662                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    360148662                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    360148662                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    360148662                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        90896                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        90896                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        72032                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        72032                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          144                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          144                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          142                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          142                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       162928                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       162928                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       162928                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       162928                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.025788                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.025788                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.005220                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.005220                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.016694                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.016694                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.016694                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.016694                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 124591.168515                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 124591.168515                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 181135.539894                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 181135.539894                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 132407.596324                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 132407.596324                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 132407.596324                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 132407.596324                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          545                       # number of writebacks
system.cpu1.dcache.writebacks::total              545                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         1350                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1350                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          324                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          324                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         1674                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         1674                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         1674                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         1674                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data          994                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          994                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           52                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         1046                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         1046                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         1046                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         1046                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    105552674                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    105552674                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      8310726                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      8310726                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    113863400                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    113863400                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    113863400                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    113863400                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.010936                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.010936                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000722                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000722                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.006420                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.006420                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.006420                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.006420                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 106189.812877                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 106189.812877                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 159821.653846                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 159821.653846                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 108856.022945                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 108856.022945                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 108856.022945                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 108856.022945                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               556.213943                       # Cycle average of tags in use
system.cpu2.icache.total_refs               765694005                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   557                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1374675.053860                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.213943                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          543                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.021176                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.870192                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.891368                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       117988                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         117988                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       117988                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          117988                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       117988                       # number of overall hits
system.cpu2.icache.overall_hits::total         117988                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2650010                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2650010                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2650010                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2650010                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2650010                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2650010                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       118004                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       118004                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       118004                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       118004                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       118004                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       118004                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000136                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000136                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000136                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000136                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000136                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000136                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 165625.625000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 165625.625000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 165625.625000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 165625.625000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 165625.625000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 165625.625000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2321858                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2321858                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2321858                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2321858                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2321858                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2321858                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000119                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000119                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000119                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000119                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000119                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000119                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst       165847                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total       165847                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst       165847                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total       165847                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst       165847                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total       165847                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                   785                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               287983736                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  1041                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              276641.437080                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   102.359762                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data   153.640238                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.399843                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.600157                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       300137                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         300137                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       163764                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        163764                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data           83                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total           83                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data           80                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total           80                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       463901                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          463901                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       463901                       # number of overall hits
system.cpu2.dcache.overall_hits::total         463901                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         2769                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         2769                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         2769                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          2769                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         2769                       # number of overall misses
system.cpu2.dcache.overall_misses::total         2769                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    311050862                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    311050862                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    311050862                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    311050862                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    311050862                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    311050862                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       302906                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       302906                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       163764                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       163764                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data           83                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total           83                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data           80                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total           80                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       466670                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       466670                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       466670                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       466670                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009141                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009141                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005934                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005934                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005934                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005934                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 112333.283496                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 112333.283496                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 112333.283496                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 112333.283496                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 112333.283496                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 112333.283496                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          212                       # number of writebacks
system.cpu2.dcache.writebacks::total              212                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         1983                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         1983                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         1983                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         1983                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         1983                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         1983                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data          786                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          786                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data          786                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          786                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data          786                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          786                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     80020049                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     80020049                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     80020049                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     80020049                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     80020049                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     80020049                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002595                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002595                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001684                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001684                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001684                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001684                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 101806.678117                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 101806.678117                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 101806.678117                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 101806.678117                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 101806.678117                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 101806.678117                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               502.393100                       # Cycle average of tags in use
system.cpu3.icache.total_refs               746682679                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   503                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1484458.606362                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    27.393100                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          475                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.043899                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.761218                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.805117                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       121141                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         121141                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       121141                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          121141                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       121141                       # number of overall hits
system.cpu3.icache.overall_hits::total         121141                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           32                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           32                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           32                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            32                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           32                       # number of overall misses
system.cpu3.icache.overall_misses::total           32                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      4928421                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4928421                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      4928421                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4928421                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      4928421                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4928421                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       121173                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       121173                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       121173                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       121173                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       121173                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       121173                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000264                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000264                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000264                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000264                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000264                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000264                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 154013.156250                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 154013.156250                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 154013.156250                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 154013.156250                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 154013.156250                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 154013.156250                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            4                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            4                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           28                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           28                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           28                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      4304443                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      4304443                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      4304443                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      4304443                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      4304443                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      4304443                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000231                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000231                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000231                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000231                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000231                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000231                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 153730.107143                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 153730.107143                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 153730.107143                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 153730.107143                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 153730.107143                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 153730.107143                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                   404                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               112794696                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                   660                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              170901.054545                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   158.862954                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    97.137046                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.620558                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.379442                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        81911                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          81911                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        68354                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         68354                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          165                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          165                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          164                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          164                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       150265                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          150265                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       150265                       # number of overall hits
system.cpu3.dcache.overall_hits::total         150265                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         1302                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1302                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           14                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           14                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         1316                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          1316                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         1316                       # number of overall misses
system.cpu3.dcache.overall_misses::total         1316                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    143775258                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    143775258                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      1177568                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      1177568                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    144952826                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    144952826                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    144952826                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    144952826                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        83213                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        83213                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        68368                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        68368                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          165                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          165                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          164                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          164                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       151581                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       151581                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       151581                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       151581                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.015647                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.015647                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000205                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000205                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008682                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008682                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008682                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008682                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 110426.465438                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 110426.465438                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data        84112                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total        84112                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 110146.524316                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 110146.524316                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 110146.524316                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 110146.524316                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks           86                       # number of writebacks
system.cpu3.dcache.writebacks::total               86                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data          901                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total          901                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           11                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           11                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data          912                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total          912                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data          912                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total          912                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          401                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          401                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data          404                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          404                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data          404                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          404                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     36314382                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     36314382                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       197651                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       197651                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     36512033                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     36512033                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     36512033                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     36512033                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004819                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004819                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000044                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000044                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002665                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002665                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002665                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002665                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 90559.556110                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 90559.556110                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 65883.666667                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 65883.666667                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 90376.319307                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 90376.319307                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 90376.319307                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 90376.319307                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               496.617177                       # Cycle average of tags in use
system.cpu4.icache.total_refs               747247507                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1503516.110664                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    14.617177                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          482                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.023425                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.772436                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.795861                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       120230                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         120230                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       120230                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          120230                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       120230                       # number of overall hits
system.cpu4.icache.overall_hits::total         120230                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           19                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           19                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           19                       # number of overall misses
system.cpu4.icache.overall_misses::total           19                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      2975617                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      2975617                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      2975617                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      2975617                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      2975617                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      2975617                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       120249                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       120249                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       120249                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       120249                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       120249                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       120249                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000158                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000158                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000158                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000158                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000158                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000158                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 156611.421053                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 156611.421053                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 156611.421053                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 156611.421053                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 156611.421053                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 156611.421053                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            4                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            4                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            4                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           15                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           15                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           15                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      2313029                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      2313029                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      2313029                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      2313029                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      2313029                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      2313029                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000125                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000125                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000125                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000125                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000125                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000125                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 154201.933333                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 154201.933333                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 154201.933333                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 154201.933333                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 154201.933333                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 154201.933333                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                   485                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               117749484                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                   741                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              158906.186235                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   160.106738                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    95.893262                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.625417                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.374583                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data        82905                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total          82905                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        69533                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         69533                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          177                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          177                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          160                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          160                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       152438                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          152438                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       152438                       # number of overall hits
system.cpu4.dcache.overall_hits::total         152438                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         1678                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         1678                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           68                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           68                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         1746                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          1746                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         1746                       # number of overall misses
system.cpu4.dcache.overall_misses::total         1746                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data    190321895                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    190321895                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      6930710                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      6930710                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data    197252605                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    197252605                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data    197252605                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    197252605                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data        84583                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total        84583                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        69601                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        69601                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          160                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          160                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       154184                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       154184                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       154184                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       154184                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.019839                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.019839                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000977                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000977                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.011324                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.011324                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.011324                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.011324                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 113421.868296                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 113421.868296                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 101922.205882                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 101922.205882                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 112974.000573                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 112974.000573                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 112974.000573                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 112974.000573                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          190                       # number of writebacks
system.cpu4.dcache.writebacks::total              190                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data         1193                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         1193                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           68                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           68                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data         1261                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         1261                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data         1261                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         1261                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data          485                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total          485                       # number of ReadReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data          485                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total          485                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data          485                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total          485                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data     43741167                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total     43741167                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data     43741167                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total     43741167                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data     43741167                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total     43741167                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.005734                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.005734                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.003146                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.003146                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.003146                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.003146                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 90187.973196                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 90187.973196                       # average ReadReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 90187.973196                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 90187.973196                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 90187.973196                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 90187.973196                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               556.331157                       # Cycle average of tags in use
system.cpu5.icache.total_refs               765694034                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   557                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1374675.105925                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    13.331157                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          543                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.021364                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.870192                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.891556                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       118017                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         118017                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       118017                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          118017                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       118017                       # number of overall hits
system.cpu5.icache.overall_hits::total         118017                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           15                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           15                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           15                       # number of overall misses
system.cpu5.icache.overall_misses::total           15                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      2361488                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      2361488                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      2361488                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      2361488                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      2361488                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      2361488                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       118032                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       118032                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       118032                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       118032                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       118032                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       118032                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000127                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000127                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000127                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000127                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000127                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000127                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 157432.533333                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 157432.533333                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 157432.533333                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 157432.533333                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 157432.533333                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 157432.533333                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            1                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            1                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            1                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           14                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           14                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           14                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      2111670                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      2111670                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      2111670                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      2111670                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      2111670                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      2111670                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000119                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000119                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000119                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000119                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000119                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000119                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 150833.571429                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 150833.571429                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 150833.571429                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 150833.571429                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 150833.571429                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 150833.571429                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                   784                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               287984110                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  1040                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              276907.798077                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   102.321908                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data   153.678092                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.399695                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.600305                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       300380                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         300380                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       163896                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        163896                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data           82                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total           82                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data           80                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total           80                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data       464276                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          464276                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data       464276                       # number of overall hits
system.cpu5.dcache.overall_hits::total         464276                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         2766                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         2766                       # number of ReadReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         2766                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          2766                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         2766                       # number of overall misses
system.cpu5.dcache.overall_misses::total         2766                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data    313664396                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    313664396                       # number of ReadReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data    313664396                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    313664396                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data    313664396                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    313664396                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data       303146                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       303146                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       163896                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       163896                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data           82                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total           82                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data           80                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total           80                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data       467042                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       467042                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data       467042                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       467042                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.009124                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.009124                       # miss rate for ReadReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.005922                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.005922                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.005922                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.005922                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 113399.998554                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 113399.998554                       # average ReadReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 113399.998554                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 113399.998554                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 113399.998554                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 113399.998554                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          203                       # number of writebacks
system.cpu5.dcache.writebacks::total              203                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data         1982                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         1982                       # number of ReadReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data         1982                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         1982                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data         1982                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         1982                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data          784                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total          784                       # number of ReadReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data          784                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total          784                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data          784                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total          784                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data     81473740                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total     81473740                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data     81473740                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total     81473740                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data     81473740                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total     81473740                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.002586                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.002586                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.001679                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.001679                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.001679                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.001679                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 103920.586735                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 103920.586735                       # average ReadReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 103920.586735                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 103920.586735                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 103920.586735                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 103920.586735                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               496.616669                       # Cycle average of tags in use
system.cpu6.icache.total_refs               747247553                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1503516.203219                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    14.616669                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          482                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.023424                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.772436                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.795860                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       120276                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         120276                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       120276                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          120276                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       120276                       # number of overall hits
system.cpu6.icache.overall_hits::total         120276                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           19                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           19                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           19                       # number of overall misses
system.cpu6.icache.overall_misses::total           19                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      3256001                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      3256001                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      3256001                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      3256001                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      3256001                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      3256001                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       120295                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       120295                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       120295                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       120295                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       120295                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       120295                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000158                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000158                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000158                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000158                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000158                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000158                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 171368.473684                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 171368.473684                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 171368.473684                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 171368.473684                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 171368.473684                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 171368.473684                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            4                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            4                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            4                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           15                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           15                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           15                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      2572119                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      2572119                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      2572119                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      2572119                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      2572119                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      2572119                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000125                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000125                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000125                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000125                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000125                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000125                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 171474.600000                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 171474.600000                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 171474.600000                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 171474.600000                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 171474.600000                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 171474.600000                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                   486                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               117749549                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                   742                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              158692.114555                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   160.142044                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    95.857956                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.625555                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.374445                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data        82939                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total          82939                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        69564                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         69564                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          177                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          177                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          160                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          160                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       152503                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          152503                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       152503                       # number of overall hits
system.cpu6.dcache.overall_hits::total         152503                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         1680                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         1680                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           68                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           68                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         1748                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          1748                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         1748                       # number of overall misses
system.cpu6.dcache.overall_misses::total         1748                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data    188611928                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    188611928                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data      7353347                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      7353347                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data    195965275                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    195965275                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data    195965275                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    195965275                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data        84619                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total        84619                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        69632                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        69632                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          160                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          160                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       154251                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       154251                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       154251                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       154251                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.019854                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.019854                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000977                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000977                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.011332                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.011332                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.011332                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.011332                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 112269.004762                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 112269.004762                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 108137.455882                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 108137.455882                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 112108.280892                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 112108.280892                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 112108.280892                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 112108.280892                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          195                       # number of writebacks
system.cpu6.dcache.writebacks::total              195                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data         1194                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         1194                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           68                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           68                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data         1262                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         1262                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data         1262                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         1262                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data          486                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total          486                       # number of ReadReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data          486                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total          486                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data          486                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total          486                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data     43538203                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total     43538203                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data     43538203                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total     43538203                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data     43538203                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total     43538203                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.005743                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.005743                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.003151                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.003151                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.003151                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.003151                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 89584.779835                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 89584.779835                       # average ReadReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 89584.779835                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 89584.779835                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 89584.779835                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 89584.779835                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               473.108080                       # Cycle average of tags in use
system.cpu7.icache.total_refs               750129984                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   484                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1549855.338843                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    18.108080                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          455                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.029019                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.729167                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.758186                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       122017                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         122017                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       122017                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          122017                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       122017                       # number of overall hits
system.cpu7.icache.overall_hits::total         122017                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           38                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           38                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           38                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            38                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           38                       # number of overall misses
system.cpu7.icache.overall_misses::total           38                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      5986894                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      5986894                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      5986894                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      5986894                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      5986894                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      5986894                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       122055                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       122055                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       122055                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       122055                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       122055                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       122055                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000311                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000311                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000311                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000311                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000311                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000311                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 157549.842105                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 157549.842105                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 157549.842105                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 157549.842105                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 157549.842105                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 157549.842105                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            9                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            9                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            9                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           29                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           29                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           29                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      4754978                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      4754978                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      4754978                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      4754978                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      4754978                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      4754978                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000238                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000238                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000238                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000238                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000238                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000238                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 163964.758621                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 163964.758621                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 163964.758621                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 163964.758621                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 163964.758621                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 163964.758621                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                   343                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               108893528                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                   599                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              181792.200334                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   117.127375                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data   138.872625                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.457529                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.542471                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data        96472                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total          96472                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data        70577                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total         70577                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          177                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          177                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          172                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          172                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data       167049                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          167049                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data       167049                       # number of overall hits
system.cpu7.dcache.overall_hits::total         167049                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data          841                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total          841                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           12                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           12                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data          853                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total           853                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data          853                       # number of overall misses
system.cpu7.dcache.overall_misses::total          853                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data     81243638                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total     81243638                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data       994211                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total       994211                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data     82237849                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total     82237849                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data     82237849                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total     82237849                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data        97313                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total        97313                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data        70589                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total        70589                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          172                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          172                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data       167902                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       167902                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data       167902                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       167902                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.008642                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.008642                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000170                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000170                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.005080                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.005080                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.005080                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.005080                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 96603.612366                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 96603.612366                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 82850.916667                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 82850.916667                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 96410.139508                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 96410.139508                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 96410.139508                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 96410.139508                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks           80                       # number of writebacks
system.cpu7.dcache.writebacks::total               80                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data          501                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total          501                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data            9                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data          510                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total          510                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data          510                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total          510                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data          340                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          340                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data            3                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data          343                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          343                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data          343                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          343                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data     29799134                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total     29799134                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data       208510                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       208510                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data     30007644                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total     30007644                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data     30007644                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total     30007644                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.003494                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.003494                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000042                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000042                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002043                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002043                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002043                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002043                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 87644.511765                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 87644.511765                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 69503.333333                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 69503.333333                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 87485.842566                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 87485.842566                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 87485.842566                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 87485.842566                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
