#-----------------------------------------------------------
# Vivado v2015.3 (64-bit)
# SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
# IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
# Start of session at: Fri Nov 13 13:59:47 2015
# Process ID: 6752
# Current directory: D:/HOME/elektronika/zed3_eth/zed3_eth.runs/synth_1
# Command line: vivado.exe -log ZynqDesign_wrapper.vds -mode batch -messageDb vivado.pb -notrace -source ZynqDesign_wrapper.tcl
# Log file: D:/HOME/elektronika/zed3_eth/zed3_eth.runs/synth_1/ZynqDesign_wrapper.vds
# Journal file: D:/HOME/elektronika/zed3_eth/zed3_eth.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source ZynqDesign_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2015.3/data/ip'.
Command: synth_design -top ZynqDesign_wrapper -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
WARNING: [Synth 8-992] S_AXI_GP0_ACLK_temp is already implicitly declared earlier [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2701]
WARNING: [Synth 8-992] S_AXI_GP1_ACLK_temp is already implicitly declared earlier [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2702]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 359.023 ; gain = 186.648
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_wrapper' [D:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/hdl/ZynqDesign_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign' [D:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/hdl/ZynqDesign.v:13]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_clk_wiz_0_0' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_clk_wiz_0_0/ZynqDesign_clk_wiz_0_0.v:69]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_clk_wiz_0_0_clk_wiz' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_clk_wiz_0_0/ZynqDesign_clk_wiz_0_0_clk_wiz.v:67]
INFO: [Synth 8-638] synthesizing module 'IBUF' [D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:14176]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:14176]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:20441]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 20.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 20.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 20.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 180.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (2#1) [D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:20441]
INFO: [Synth 8-638] synthesizing module 'BUFG' [D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (3#1) [D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'ZynqDesign_clk_wiz_0_0_clk_wiz' (4#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_clk_wiz_0_0/ZynqDesign_clk_wiz_0_0_clk_wiz.v:67]
INFO: [Synth 8-256] done synthesizing module 'ZynqDesign_clk_wiz_0_0' (5#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_clk_wiz_0_0/ZynqDesign_clk_wiz_0_0.v:69]
WARNING: [Synth 8-350] instance 'clk_wiz_0' of module 'ZynqDesign_clk_wiz_0_0' requires 4 connections, but only 3 given [D:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/hdl/ZynqDesign.v:236]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_axi_ethernetlite_0_0' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axi_ethernetlite_0_0/synth/ZynqDesign_axi_ethernetlite_0_0.vhd:94]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_INSTANCE bound to: axi_ethernetlite_inst - type: string 
	Parameter C_S_AXI_ACLK_PERIOD_PS bound to: 10000 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4LITE - type: string 
	Parameter C_INCLUDE_MDIO bound to: 0 - type: integer 
	Parameter C_INCLUDE_INTERNAL_LOOPBACK bound to: 1 - type: integer 
	Parameter C_INCLUDE_GLOBAL_BUFFERS bound to: 1 - type: integer 
	Parameter C_DUPLEX bound to: 1 - type: integer 
	Parameter C_TX_PING_PONG bound to: 1 - type: integer 
	Parameter C_RX_PING_PONG bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'axi_ethernetlite' declared at 'd:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/axi_ethernetlite.vhd:251' bound to instance 'U0' of component 'axi_ethernetlite' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axi_ethernetlite_0_0/synth/ZynqDesign_axi_ethernetlite_0_0.vhd:203]
INFO: [Synth 8-638] synthesizing module 'axi_ethernetlite' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/axi_ethernetlite.vhd:359]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_INSTANCE bound to: axi_ethernetlite_inst - type: string 
	Parameter C_S_AXI_ACLK_PERIOD_PS bound to: 10000 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4LITE - type: string 
	Parameter C_INCLUDE_MDIO bound to: 0 - type: integer 
	Parameter C_INCLUDE_INTERNAL_LOOPBACK bound to: 1 - type: integer 
	Parameter C_INCLUDE_GLOBAL_BUFFERS bound to: 1 - type: integer 
	Parameter C_DUPLEX bound to: 1 - type: integer 
	Parameter C_TX_PING_PONG bound to: 1 - type: integer 
	Parameter C_RX_PING_PONG bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/axi_ethernetlite.vhd:274]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/axi_ethernetlite.vhd:275]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 1 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (6#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-3491] module 'IBUF' declared at 'D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:14176' bound to instance 'TX_IBUF_INST' of component 'IBUF' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/axi_ethernetlite.vhd:555]
INFO: [Synth 8-3491] module 'IBUF' declared at 'D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:14176' bound to instance 'RX_IBUF_INST' of component 'IBUF' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/axi_ethernetlite.vhd:561]
INFO: [Synth 8-3491] module 'BUFG' declared at 'D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:607' bound to instance 'CLOCK_BUFG_TX' of component 'BUFG' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/axi_ethernetlite.vhd:569]
INFO: [Synth 8-3491] module 'BUFGMUX' declared at 'D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:696' bound to instance 'CLOCK_MUX' of component 'BUFGMUX' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/axi_ethernetlite.vhd:578]
INFO: [Synth 8-638] synthesizing module 'BUFGMUX' [D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:696]
	Parameter CLK_SEL_TYPE bound to: SYNC - type: string 
INFO: [Synth 8-256] done synthesizing module 'BUFGMUX' (7#1) [D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:696]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 1 - type: integer 
	Parameter C_MTBF_STAGES bound to: 2 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (7#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'DV_FF' to cell 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/axi_ethernetlite.vhd:682]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 4 - type: integer 
	Parameter C_MTBF_STAGES bound to: 2 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:837]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized1' (7#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:3952' bound to instance 'RX_FF_LOOP' of component 'FDRE' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/axi_ethernetlite.vhd:717]
INFO: [Synth 8-638] synthesizing module 'FDRE' [D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:3952]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE' (8#1) [D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:3952]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:3952' bound to instance 'RX_FF_LOOP' of component 'FDRE' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/axi_ethernetlite.vhd:717]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:3952' bound to instance 'RX_FF_LOOP' of component 'FDRE' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/axi_ethernetlite.vhd:717]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:3952' bound to instance 'RX_FF_LOOP' of component 'FDRE' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/axi_ethernetlite.vhd:717]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized2' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 1 - type: integer 
	Parameter C_MTBF_STAGES bound to: 2 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized2' (8#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized3' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 4 - type: integer 
	Parameter C_MTBF_STAGES bound to: 2 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:837]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized3' (8#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:3952' bound to instance 'RX_FF_I' of component 'FDRE' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/axi_ethernetlite.vhd:857]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:3952' bound to instance 'TX_FF_I' of component 'FDRE' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/axi_ethernetlite.vhd:865]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:3952' bound to instance 'RX_FF_I' of component 'FDRE' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/axi_ethernetlite.vhd:857]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:3952' bound to instance 'TX_FF_I' of component 'FDRE' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/axi_ethernetlite.vhd:865]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:3952' bound to instance 'RX_FF_I' of component 'FDRE' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/axi_ethernetlite.vhd:857]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:3952' bound to instance 'TX_FF_I' of component 'FDRE' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/axi_ethernetlite.vhd:865]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:3952' bound to instance 'RX_FF_I' of component 'FDRE' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/axi_ethernetlite.vhd:857]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:3952' bound to instance 'TX_FF_I' of component 'FDRE' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/axi_ethernetlite.vhd:865]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:3952' bound to instance 'DVD_FF' of component 'FDRE' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/axi_ethernetlite.vhd:884]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:3952' bound to instance 'RER_FF' of component 'FDRE' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/axi_ethernetlite.vhd:892]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:3952' bound to instance 'TEN_FF' of component 'FDRE' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/axi_ethernetlite.vhd:900]
INFO: [Synth 8-638] synthesizing module 'xemac' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/xemac.vhd:243]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ACLK_PERIOD_PS bound to: 10000 - type: integer 
	Parameter C_DUPLEX bound to: 1 - type: integer 
	Parameter C_RX_PING_PONG bound to: 1 - type: integer 
	Parameter C_TX_PING_PONG bound to: 1 - type: integer 
	Parameter C_INCLUDE_MDIO bound to: 0 - type: integer 
	Parameter NODE_MAC bound to: 48'b000000000000000001011110000000001111101011001110 
INFO: [Synth 8-3491] module 'FDR' declared at 'D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:3939' bound to instance 'IP2INTC_IRPT_REG_I' of component 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/xemac.vhd:421]
INFO: [Synth 8-638] synthesizing module 'FDR' [D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:3939]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDR' (9#1) [D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:3939]
INFO: [Synth 8-638] synthesizing module 'axi_ethernetlite_v3_0_4_emac' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/emac.vhd:222]
	Parameter C_DUPLEX bound to: 1 - type: integer 
	Parameter NODE_MAC bound to: 48'b000000000000000001011110000000001111101011001110 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'receive' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/receive.vhd:193]
	Parameter C_DUPLEX bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'rx_statemachine' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/rx_statemachine.vhd:212]
	Parameter C_DUPLEX bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'FDR' declared at 'D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:3939' bound to instance 'crcokdelay' of component 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/rx_statemachine.vhd:335]
INFO: [Synth 8-3491] module 'FDS' declared at 'D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:4075' bound to instance 'state0a' of component 'FDS' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/rx_statemachine.vhd:388]
INFO: [Synth 8-638] synthesizing module 'FDS' [D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:4075]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'FDS' (10#1) [D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:4075]
INFO: [Synth 8-3491] module 'FDR' declared at 'D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:3939' bound to instance 'state1a' of component 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/rx_statemachine.vhd:404]
INFO: [Synth 8-3491] module 'FDR' declared at 'D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:3939' bound to instance 'state2a' of component 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/rx_statemachine.vhd:429]
INFO: [Synth 8-3491] module 'FDR' declared at 'D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:3939' bound to instance 'state3a' of component 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/rx_statemachine.vhd:446]
INFO: [Synth 8-3491] module 'FDR' declared at 'D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:3939' bound to instance 'state4a' of component 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/rx_statemachine.vhd:470]
INFO: [Synth 8-3491] module 'FDR' declared at 'D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:3939' bound to instance 'state17a' of component 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/rx_statemachine.vhd:679]
INFO: [Synth 8-3491] module 'FDR' declared at 'D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:3939' bound to instance 'state18a' of component 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/rx_statemachine.vhd:704]
INFO: [Synth 8-3491] module 'FDR' declared at 'D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:3939' bound to instance 'state20a' of component 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/rx_statemachine.vhd:721]
INFO: [Synth 8-3491] module 'FDR' declared at 'D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:3939' bound to instance 'state21a' of component 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/rx_statemachine.vhd:745]
INFO: [Synth 8-3491] module 'FDR' declared at 'D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:3939' bound to instance 'state22a' of component 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/rx_statemachine.vhd:771]
INFO: [Synth 8-3491] module 'FDR' declared at 'D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:3939' bound to instance 'preamble' of component 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/rx_statemachine.vhd:1020]
INFO: [Synth 8-256] done synthesizing module 'rx_statemachine' (11#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/rx_statemachine.vhd:212]
INFO: [Synth 8-638] synthesizing module 'rx_intrfce' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/rx_intrfce.vhd:188]
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'async_fifo_fg' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_fifo_v1_0/hdl/src/vhdl/async_fifo_fg.vhd:253]
	Parameter C_ALLOW_2N_DEPTH bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 6 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 15 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_RD_ACK bound to: 1 - type: integer 
	Parameter C_HAS_RD_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_ERR bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_ERR bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_RD_ACK_LOW bound to: 0 - type: integer 
	Parameter C_RD_COUNT_WIDTH bound to: 2 - type: integer 
	Parameter C_RD_ERR_LOW bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_USE_BLOCKMEM bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_COUNT_WIDTH bound to: 2 - type: integer 
	Parameter C_WR_ERR_LOW bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_0' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 2 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 6 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 6 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 1 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 2 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 13 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 12 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 2 - type: integer 
	Parameter C_RD_DEPTH bound to: 16 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 2 - type: integer 
	Parameter C_WR_DEPTH bound to: 16 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 4 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 512x36 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 5 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_0_synth' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33685]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 2 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 6 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 6 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 1 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 2 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 13 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 12 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 2 - type: integer 
	Parameter C_RD_DEPTH bound to: 16 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 2 - type: integer 
	Parameter C_WR_DEPTH bound to: 16 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 4 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 512x36 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 5 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33749]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12410]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_WR_RST_MAXFAN bound to: 2 - type: integer 
	Parameter C_RD_RST_MAXFAN bound to: 2 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12517]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12518]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12519]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12520]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12837]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12838]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12839]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12840]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12841]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo' (12#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12410]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32446]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 2 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH bound to: 6 - type: integer 
	Parameter C_WR_DEPTH bound to: 16 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 6 - type: integer 
	Parameter C_RD_DEPTH bound to: 16 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 13 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 12 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_HAS_VALID bound to: 1 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 2 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 2 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20617]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 6 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 6 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_RD_DEPTH bound to: 16 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_DEPTH bound to: 16 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 13 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 12 - type: integer 
	Parameter C_HAS_VALID bound to: 1 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 2 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized0' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12410]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_WR_RST_MAXFAN bound to: 3 - type: integer 
	Parameter C_RD_RST_MAXFAN bound to: 3 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized0' (12#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12410]
INFO: [Synth 8-638] synthesizing module 'input_blk' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4030]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 6 - type: integer 
	Parameter C_PKTFIFO_DATA_WIDTH bound to: 6 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 6 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'input_blk' (13#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4030]
INFO: [Synth 8-638] synthesizing module 'memory' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5666]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 6 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 6 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_LARGER_DEPTH bound to: 16 - type: integer 
	Parameter C_RD_DEPTH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH bound to: 16 - type: integer 
	Parameter C_SMALLER_DATA_WIDTH bound to: 6 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dmem' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5423]
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH bound to: 6 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 6 - type: integer 
	Parameter C_LARGER_DEPTH bound to: 16 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_SMALLER_DATA_WIDTH bound to: 6 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5437]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5452]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5456]
INFO: [Synth 8-256] done synthesizing module 'dmem' (14#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5423]
INFO: [Synth 8-256] done synthesizing module 'memory' (15#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5666]
INFO: [Synth 8-638] synthesizing module 'clk_x_pntrs' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13084]
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4797]
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4802]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff' (16#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4797]
INFO: [Synth 8-256] done synthesizing module 'clk_x_pntrs' (17#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13084]
INFO: [Synth 8-638] synthesizing module 'rd_logic' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19722]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 1 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_RD_DEPTH bound to: 16 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_DEPTH bound to: 16 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8212]
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_PNTR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr' (18#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8212]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_as' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8581]
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'compare' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7596]
	Parameter C_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'compare' (19#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7596]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_as' (20#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8581]
INFO: [Synth 8-638] synthesizing module 'rd_handshaking_flags' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10309]
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 1 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rd_handshaking_flags' (21#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10309]
INFO: [Synth 8-256] done synthesizing module 'rd_logic' (22#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19722]
INFO: [Synth 8-638] synthesizing module 'wr_logic' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16283]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 13 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 12 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7795]
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_WR_RD_RATIO bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr' (23#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7795]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_as' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13568]
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_as' (24#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13568]
INFO: [Synth 8-256] done synthesizing module 'wr_logic' (25#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16283]
INFO: [Synth 8-638] synthesizing module 'output_blk' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4470]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH bound to: 6 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 6 - type: integer 
	Parameter C_PKTFIFO_DATA_WIDTH bound to: 6 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 1 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 2 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 2 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'output_blk' (26#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4470]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo' (27#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20617]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top' (28#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32446]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_0_synth' (29#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33685]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_0' (30#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-256] done synthesizing module 'async_fifo_fg' (31#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_fifo_v1_0/hdl/src/vhdl/async_fifo_fg.vhd:253]
INFO: [Synth 8-256] done synthesizing module 'rx_intrfce' (32#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/rx_intrfce.vhd:188]
INFO: [Synth 8-638] synthesizing module 'crcgenrx' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/crcgenrx.vhd:207]
INFO: [Synth 8-256] done synthesizing module 'crcgenrx' (33#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/crcgenrx.vhd:207]
INFO: [Synth 8-256] done synthesizing module 'receive' (34#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/receive.vhd:193]
INFO: [Synth 8-638] synthesizing module 'transmit' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/transmit.vhd:218]
	Parameter C_DUPLEX bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'crcgentx' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/crcgentx.vhd:225]
INFO: [Synth 8-638] synthesizing module 'crcnibshiftreg' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/crcnibshiftreg.vhd:144]
INFO: [Synth 8-256] done synthesizing module 'crcnibshiftreg' (35#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/crcnibshiftreg.vhd:144]
INFO: [Synth 8-256] done synthesizing module 'crcgentx' (36#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/crcgentx.vhd:225]
INFO: [Synth 8-638] synthesizing module 'tx_intrfce' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/tx_intrfce.vhd:181]
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-3491] module 'FDR' declared at 'D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:3939' bound to instance 'pipeIt' of component 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/tx_intrfce.vhd:290]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized4' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 1 - type: integer 
	Parameter C_MTBF_STAGES bound to: 3 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized4' (36#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'tx_intrfce' (37#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/tx_intrfce.vhd:181]
INFO: [Synth 8-638] synthesizing module 'mux_onehot_f' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/mux_onehot_f.vhd:161]
	Parameter C_DW bound to: 4 - type: integer 
	Parameter C_NB bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:21295' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/mux_onehot_f.vhd:257]
INFO: [Synth 8-638] synthesizing module 'MUXCY' [D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:21295]
INFO: [Synth 8-256] done synthesizing module 'MUXCY' (38#1) [D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:21295]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:21295' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/mux_onehot_f.vhd:257]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:21295' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/mux_onehot_f.vhd:257]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:21295' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/mux_onehot_f.vhd:257]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:21295' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/mux_onehot_f.vhd:257]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:21295' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/mux_onehot_f.vhd:257]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:21295' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/mux_onehot_f.vhd:257]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:21295' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/mux_onehot_f.vhd:257]
INFO: [Synth 8-256] done synthesizing module 'mux_onehot_f' (39#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/mux_onehot_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'ld_arith_reg' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/ld_arith_reg.vhd:161]
	Parameter C_ADD_SUB_NOT bound to: 0 - type: bool 
	Parameter C_REG_WIDTH bound to: 12 - type: integer 
	Parameter C_RESET_VALUE bound to: 12'b000000000000 
	Parameter C_LD_WIDTH bound to: 12 - type: integer 
	Parameter C_LD_OFFSET bound to: 0 - type: integer 
	Parameter C_AD_WIDTH bound to: 12 - type: integer 
	Parameter C_AD_OFFSET bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'MULT_AND' declared at 'D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:21284' bound to instance 'MULT_AND_i1' of component 'MULT_AND' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/ld_arith_reg.vhd:281]
INFO: [Synth 8-638] synthesizing module 'MULT_AND' [D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:21284]
INFO: [Synth 8-256] done synthesizing module 'MULT_AND' (40#1) [D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:21284]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:21295' bound to instance 'MUXCY_i1' of component 'MUXCY' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/ld_arith_reg.vhd:291]
INFO: [Synth 8-3491] module 'XORCY' declared at 'D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:44894' bound to instance 'XORCY_i1' of component 'XORCY' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/ld_arith_reg.vhd:302]
INFO: [Synth 8-638] synthesizing module 'XORCY' [D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:44894]
INFO: [Synth 8-256] done synthesizing module 'XORCY' (41#1) [D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:44894]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:3952' bound to instance 'FDRE_i1' of component 'FDRE' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/ld_arith_reg.vhd:318]
INFO: [Synth 8-3491] module 'MULT_AND' declared at 'D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:21284' bound to instance 'MULT_AND_i1' of component 'MULT_AND' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/ld_arith_reg.vhd:281]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:21295' bound to instance 'MUXCY_i1' of component 'MUXCY' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/ld_arith_reg.vhd:291]
INFO: [Synth 8-3491] module 'XORCY' declared at 'D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:44894' bound to instance 'XORCY_i1' of component 'XORCY' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/ld_arith_reg.vhd:302]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:3952' bound to instance 'FDRE_i1' of component 'FDRE' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/ld_arith_reg.vhd:318]
INFO: [Synth 8-3491] module 'MULT_AND' declared at 'D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:21284' bound to instance 'MULT_AND_i1' of component 'MULT_AND' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/ld_arith_reg.vhd:281]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:21295' bound to instance 'MUXCY_i1' of component 'MUXCY' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/ld_arith_reg.vhd:291]
INFO: [Synth 8-3491] module 'XORCY' declared at 'D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:44894' bound to instance 'XORCY_i1' of component 'XORCY' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/ld_arith_reg.vhd:302]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:3952' bound to instance 'FDRE_i1' of component 'FDRE' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/ld_arith_reg.vhd:318]
INFO: [Synth 8-3491] module 'MULT_AND' declared at 'D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:21284' bound to instance 'MULT_AND_i1' of component 'MULT_AND' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/ld_arith_reg.vhd:281]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:21295' bound to instance 'MUXCY_i1' of component 'MUXCY' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/ld_arith_reg.vhd:291]
INFO: [Synth 8-3491] module 'XORCY' declared at 'D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:44894' bound to instance 'XORCY_i1' of component 'XORCY' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/ld_arith_reg.vhd:302]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:3952' bound to instance 'FDRE_i1' of component 'FDRE' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/ld_arith_reg.vhd:318]
INFO: [Synth 8-3491] module 'MULT_AND' declared at 'D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:21284' bound to instance 'MULT_AND_i1' of component 'MULT_AND' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/ld_arith_reg.vhd:281]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:21295' bound to instance 'MUXCY_i1' of component 'MUXCY' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/ld_arith_reg.vhd:291]
INFO: [Synth 8-3491] module 'XORCY' declared at 'D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:44894' bound to instance 'XORCY_i1' of component 'XORCY' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/ld_arith_reg.vhd:302]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:3952' bound to instance 'FDRE_i1' of component 'FDRE' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/ld_arith_reg.vhd:318]
INFO: [Synth 8-3491] module 'MULT_AND' declared at 'D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:21284' bound to instance 'MULT_AND_i1' of component 'MULT_AND' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/ld_arith_reg.vhd:281]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:21295' bound to instance 'MUXCY_i1' of component 'MUXCY' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/ld_arith_reg.vhd:291]
INFO: [Synth 8-3491] module 'XORCY' declared at 'D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:44894' bound to instance 'XORCY_i1' of component 'XORCY' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/ld_arith_reg.vhd:302]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:3952' bound to instance 'FDRE_i1' of component 'FDRE' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/ld_arith_reg.vhd:318]
INFO: [Synth 8-3491] module 'MULT_AND' declared at 'D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:21284' bound to instance 'MULT_AND_i1' of component 'MULT_AND' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/ld_arith_reg.vhd:281]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:21295' bound to instance 'MUXCY_i1' of component 'MUXCY' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/ld_arith_reg.vhd:291]
INFO: [Synth 8-3491] module 'XORCY' declared at 'D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:44894' bound to instance 'XORCY_i1' of component 'XORCY' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/ld_arith_reg.vhd:302]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:3952' bound to instance 'FDRE_i1' of component 'FDRE' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/ld_arith_reg.vhd:318]
INFO: [Synth 8-3491] module 'MULT_AND' declared at 'D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:21284' bound to instance 'MULT_AND_i1' of component 'MULT_AND' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/ld_arith_reg.vhd:281]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:21295' bound to instance 'MUXCY_i1' of component 'MUXCY' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/ld_arith_reg.vhd:291]
INFO: [Synth 8-3491] module 'XORCY' declared at 'D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:44894' bound to instance 'XORCY_i1' of component 'XORCY' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/ld_arith_reg.vhd:302]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:3952' bound to instance 'FDRE_i1' of component 'FDRE' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/ld_arith_reg.vhd:318]
INFO: [Synth 8-3491] module 'MULT_AND' declared at 'D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:21284' bound to instance 'MULT_AND_i1' of component 'MULT_AND' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/ld_arith_reg.vhd:281]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:21295' bound to instance 'MUXCY_i1' of component 'MUXCY' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/ld_arith_reg.vhd:291]
INFO: [Synth 8-3491] module 'XORCY' declared at 'D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:44894' bound to instance 'XORCY_i1' of component 'XORCY' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/ld_arith_reg.vhd:302]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:3952' bound to instance 'FDRE_i1' of component 'FDRE' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/ld_arith_reg.vhd:318]
INFO: [Synth 8-3491] module 'MULT_AND' declared at 'D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:21284' bound to instance 'MULT_AND_i1' of component 'MULT_AND' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/ld_arith_reg.vhd:281]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:21295' bound to instance 'MUXCY_i1' of component 'MUXCY' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/ld_arith_reg.vhd:291]
INFO: [Synth 8-3491] module 'XORCY' declared at 'D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:44894' bound to instance 'XORCY_i1' of component 'XORCY' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/ld_arith_reg.vhd:302]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:3952' bound to instance 'FDRE_i1' of component 'FDRE' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/ld_arith_reg.vhd:318]
INFO: [Synth 8-3491] module 'MULT_AND' declared at 'D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:21284' bound to instance 'MULT_AND_i1' of component 'MULT_AND' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/ld_arith_reg.vhd:281]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:21295' bound to instance 'MUXCY_i1' of component 'MUXCY' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/ld_arith_reg.vhd:291]
INFO: [Synth 8-3491] module 'XORCY' declared at 'D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:44894' bound to instance 'XORCY_i1' of component 'XORCY' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/ld_arith_reg.vhd:302]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:3952' bound to instance 'FDRE_i1' of component 'FDRE' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/ld_arith_reg.vhd:318]
INFO: [Synth 8-3491] module 'MULT_AND' declared at 'D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:21284' bound to instance 'MULT_AND_i1' of component 'MULT_AND' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/ld_arith_reg.vhd:281]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:21295' bound to instance 'MUXCY_i1' of component 'MUXCY' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/ld_arith_reg.vhd:291]
INFO: [Synth 8-3491] module 'XORCY' declared at 'D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:44894' bound to instance 'XORCY_i1' of component 'XORCY' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/ld_arith_reg.vhd:302]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:3952' bound to instance 'FDRE_i1' of component 'FDRE' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/ld_arith_reg.vhd:318]
INFO: [Synth 8-256] done synthesizing module 'ld_arith_reg' (42#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/ld_arith_reg.vhd:161]
INFO: [Synth 8-638] synthesizing module 'tx_statemachine' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/tx_statemachine.vhd:263]
	Parameter C_DUPLEX bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cntr5bit' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/cntr5bit.vhd:155]
INFO: [Synth 8-256] done synthesizing module 'cntr5bit' (43#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/cntr5bit.vhd:155]
INFO: [Synth 8-3491] module 'FDS' declared at 'D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:4075' bound to instance 'STATE0A' of component 'FDS' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/tx_statemachine.vhd:592]
INFO: [Synth 8-3491] module 'FDR' declared at 'D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:3939' bound to instance 'STATE5A' of component 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/tx_statemachine.vhd:624]
INFO: [Synth 8-3491] module 'FDR' declared at 'D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:3939' bound to instance 'STATE6A' of component 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/tx_statemachine.vhd:639]
INFO: [Synth 8-3491] module 'FDR' declared at 'D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:3939' bound to instance 'STATE7A' of component 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/tx_statemachine.vhd:657]
INFO: [Synth 8-3491] module 'FDR' declared at 'D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:3939' bound to instance 'STATE8A' of component 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/tx_statemachine.vhd:675]
INFO: [Synth 8-3491] module 'FDR' declared at 'D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:3939' bound to instance 'STATE9A' of component 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/tx_statemachine.vhd:692]
INFO: [Synth 8-3491] module 'FDR' declared at 'D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:3939' bound to instance 'STATE10A' of component 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/tx_statemachine.vhd:709]
INFO: [Synth 8-3491] module 'FDR' declared at 'D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:3939' bound to instance 'STATE11A' of component 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/tx_statemachine.vhd:732]
INFO: [Synth 8-3491] module 'FDR' declared at 'D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:3939' bound to instance 'STATE12A' of component 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/tx_statemachine.vhd:748]
INFO: [Synth 8-3491] module 'FDR' declared at 'D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:3939' bound to instance 'STATE13A' of component 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/tx_statemachine.vhd:764]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'tx_statemachine' (44#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/tx_statemachine.vhd:263]
INFO: [Synth 8-638] synthesizing module 'deferral' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/deferral.vhd:171]
INFO: [Synth 8-638] synthesizing module 'defer_state' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/defer_state.vhd:173]
INFO: [Synth 8-226] default block is never used [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/defer_state.vhd:220]
INFO: [Synth 8-256] done synthesizing module 'defer_state' (45#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/defer_state.vhd:173]
INFO: [Synth 8-256] done synthesizing module 'deferral' (46#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/deferral.vhd:171]
INFO: [Synth 8-638] synthesizing module 'ld_arith_reg__parameterized0' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/ld_arith_reg.vhd:161]
	Parameter C_ADD_SUB_NOT bound to: 1 - type: bool 
	Parameter C_REG_WIDTH bound to: 12 - type: integer 
	Parameter C_RESET_VALUE bound to: 12'b000000000000 
	Parameter C_LD_WIDTH bound to: 12 - type: integer 
	Parameter C_LD_OFFSET bound to: 0 - type: integer 
	Parameter C_AD_WIDTH bound to: 12 - type: integer 
	Parameter C_AD_OFFSET bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ld_arith_reg__parameterized0' (46#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/ld_arith_reg.vhd:161]
INFO: [Synth 8-638] synthesizing module 'ld_arith_reg__parameterized1' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/ld_arith_reg.vhd:161]
	Parameter C_ADD_SUB_NOT bound to: 0 - type: bool 
	Parameter C_REG_WIDTH bound to: 4 - type: integer 
	Parameter C_RESET_VALUE bound to: 4'b1000 
	Parameter C_LD_WIDTH bound to: 4 - type: integer 
	Parameter C_LD_OFFSET bound to: 0 - type: integer 
	Parameter C_AD_WIDTH bound to: 4 - type: integer 
	Parameter C_AD_OFFSET bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FDSE' [D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:4088]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDSE' (47#1) [D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:4088]
INFO: [Synth 8-256] done synthesizing module 'ld_arith_reg__parameterized1' (47#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/ld_arith_reg.vhd:161]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized5' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 1 - type: integer 
	Parameter C_MTBF_STAGES bound to: 2 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized5' (47#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized6' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 1 - type: integer 
	Parameter C_MTBF_STAGES bound to: 2 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized6' (47#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'transmit' (48#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/transmit.vhd:218]
INFO: [Synth 8-638] synthesizing module 'MacAddrRAM' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/macaddrram.vhd:187]
	Parameter MACAddr bound to: 48'b000000000000000001011110000000001111101011001110 
	Parameter Filler bound to: 16'b0000000000000000 
INFO: [Synth 8-638] synthesizing module 'ram16x4' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/ram16x4.vhd:168]
	Parameter INIT_00 bound to: 16'b0000000000000000 
	Parameter INIT_01 bound to: 16'b1110010100000000 
	Parameter INIT_02 bound to: 16'b1010111111101100 
	Parameter INIT_03 bound to: 16'b0000000000000000 
INFO: [Synth 8-638] synthesizing module 'RAM16X1S' [D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:36625]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'RAM16X1S' (49#1) [D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:36625]
INFO: [Synth 8-256] done synthesizing module 'ram16x4' (50#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/ram16x4.vhd:168]
INFO: [Synth 8-256] done synthesizing module 'MacAddrRAM' (51#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/macaddrram.vhd:187]
INFO: [Synth 8-256] done synthesizing module 'axi_ethernetlite_v3_0_4_emac' (52#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/emac.vhd:222]
INFO: [Synth 8-638] synthesizing module 'emac_dpram' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/emac_dpram.vhd:184]
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_wrapper' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_bmg_v1_0/hdl/src/vhdl/blk_mem_gen_wrapper.vhd:192]
	Parameter c_family bound to: zynq - type: string 
	Parameter c_xdevicefamily bound to: zynq - type: string 
	Parameter c_elaboration_dir bound to: (null) - type: string 
	Parameter c_mem_type bound to: 2 - type: integer 
	Parameter c_algorithm bound to: 1 - type: integer 
	Parameter c_prim_type bound to: 1 - type: integer 
	Parameter c_byte_size bound to: 8 - type: integer 
	Parameter c_sim_collision_check bound to: NONE - type: string 
	Parameter c_common_clk bound to: 1 - type: integer 
	Parameter c_disable_warn_bhv_coll bound to: 1 - type: integer 
	Parameter c_disable_warn_bhv_range bound to: 1 - type: integer 
	Parameter c_load_init_file bound to: 0 - type: integer 
	Parameter c_init_file_name bound to: no_coe_file_loaded - type: string 
	Parameter c_use_default_data bound to: 0 - type: integer 
	Parameter c_default_data bound to: 0 - type: string 
	Parameter c_has_mem_output_regs_a bound to: 0 - type: integer 
	Parameter c_has_mux_output_regs_a bound to: 0 - type: integer 
	Parameter c_write_width_a bound to: 4 - type: integer 
	Parameter c_read_width_a bound to: 4 - type: integer 
	Parameter c_write_depth_a bound to: 4096 - type: integer 
	Parameter c_read_depth_a bound to: 4096 - type: integer 
	Parameter c_addra_width bound to: 12 - type: integer 
	Parameter c_write_mode_a bound to: READ_FIRST - type: string 
	Parameter c_has_ena bound to: 1 - type: integer 
	Parameter c_has_regcea bound to: 1 - type: integer 
	Parameter c_has_ssra bound to: 0 - type: integer 
	Parameter c_sinita_val bound to: 0 - type: string 
	Parameter c_use_byte_wea bound to: 0 - type: integer 
	Parameter c_wea_width bound to: 1 - type: integer 
	Parameter c_has_mem_output_regs_b bound to: 0 - type: integer 
	Parameter c_has_mux_output_regs_b bound to: 0 - type: integer 
	Parameter c_write_width_b bound to: 32 - type: integer 
	Parameter c_read_width_b bound to: 32 - type: integer 
	Parameter c_write_depth_b bound to: 512 - type: integer 
	Parameter c_read_depth_b bound to: 512 - type: integer 
	Parameter c_addrb_width bound to: 9 - type: integer 
	Parameter c_write_mode_b bound to: READ_FIRST - type: string 
	Parameter c_has_enb bound to: 1 - type: integer 
	Parameter c_has_regceb bound to: 1 - type: integer 
	Parameter c_has_ssrb bound to: 0 - type: integer 
	Parameter c_sinitb_val bound to: 0 - type: string 
	Parameter c_use_byte_web bound to: 0 - type: integer 
	Parameter c_web_width bound to: 1 - type: integer 
	Parameter c_mux_pipeline_stages bound to: 0 - type: integer 
	Parameter c_use_ecc bound to: 0 - type: integer 
	Parameter c_use_ramb16bwer_rst_bhv bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_3_0' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:277]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: (null) - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: ECCHSIAO32-7 - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: (null) - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 1 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: READ_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 4 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 4 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 4096 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 4096 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 12 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 1 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: READ_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 512 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 512 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 9 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: NONE - type: string 
	Parameter C_COMMON_CLK bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 1 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 1 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: (null) - type: string 
	Parameter C_COUNT_18K_BRAM bound to: (null) - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: (null) - type: string 
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_3_0_synth' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193780]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: (null) - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: ECCHSIAO32-7 - type: string 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: (null) - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_RST_TYPE bound to: sync - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 1 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: READ_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 4 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 4 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 4096 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 4096 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 12 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 1 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: READ_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 512 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 512 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 9 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: NONE - type: string 
	Parameter C_COMMON_CLK bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:192741]
	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: (null) - type: string 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_ALGORITHM_i bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE_i bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_RST_TYPE bound to: sync - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 1 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA_ALGO bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA_i bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: READ_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 4 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 4 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 4096 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 4096 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 12 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 1 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB_ALGO bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB_i bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: READ_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 512 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 512 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 9 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: NONE - type: string 
	Parameter C_COMMON_CLK bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 1 - type: integer 
	Parameter DOUBLING_RESOURCE_FIX bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187182]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RSTA_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 1 - type: integer 
	Parameter C_REGCEA_WIDTH bound to: 1 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WEA_I_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_WIDTH_A bound to: 4 - type: integer 
	Parameter C_WRITE_WIDTH_A_CORE bound to: 4 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 12 - type: integer 
	Parameter C_ADDRA_WIDTH_CORE bound to: 12 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RSTB_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 1 - type: integer 
	Parameter C_REGCEB_WIDTH bound to: 1 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WEB_I_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_WIDTH_B_CORE bound to: 32 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 9 - type: integer 
	Parameter C_ADDRB_WIDTH_CORE bound to: 9 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES_A bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES_B bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block' (53#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187182]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193270]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193274]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193278]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193282]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193296]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:184458]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter C_ELABORATION_DIR bound to: (null) - type: string 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_PRIM_TYPE_i bound to: 1 - type: integer 
	Parameter C_USER_WIDTH bound to: 4 - type: integer 
	Parameter C_USER_DEPTH bound to: 4096 - type: integer 
	Parameter C_TOTAL_PRIMS bound to: 1 - type: integer 
	Parameter C_DEPTH_RESOLUTION bound to: 8192 - type: integer 
	Parameter C_START_WIDTH bound to: 320000'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000... (message truncated)
	Parameter C_START_DEPTH bound to: 320000'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000... (message truncated)
	Parameter C_PRIM_WIDTH bound to: 320000'b0000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000... (message truncated)
	Parameter C_PRIM_DEPTH bound to: 320000'b0000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000... (message truncated)
	Parameter C_USED_WIDTH bound to: 320000'b0000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000... (message truncated)
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_RST_TYPE bound to: sync - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RSTA_WIDTH bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_REGCEA bound to: 1 - type: integer 
	Parameter C_REGCEA_WIDTH bound to: 1 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA_i bound to: 0 - type: integer 
	Parameter C_WE_WIDTH_A bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: READ_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 4 - type: integer 
	Parameter C_RATIO_WA bound to: 1 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 4 - type: integer 
	Parameter C_RATIO_RA bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH_A bound to: 12 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RSTB_WIDTH bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_REGCEB bound to: 1 - type: integer 
	Parameter C_REGCEB_WIDTH bound to: 1 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB_i bound to: 0 - type: integer 
	Parameter C_WE_WIDTH_B bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: READ_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_RATIO_WB bound to: 8 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_RATIO_RB bound to: 8 - type: integer 
	Parameter C_ADDR_WIDTH_B bound to: 9 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES_A bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: bool 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: bool 
	Parameter C_COMMON_CLK bound to: 1 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: NONE - type: string 
	Parameter DOUBLING_RESOURCE_FIX bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: (null) - type: string 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_USER_WIDTH bound to: 4 - type: integer 
	Parameter C_USER_DEPTH bound to: 4096 - type: integer 
	Parameter C_START_WIDTH bound to: 0 - type: integer 
	Parameter C_START_DEPTH bound to: 0 - type: integer 
	Parameter C_PRIM_WIDTH bound to: 4 - type: integer 
	Parameter C_PRIM_DEPTH bound to: 8192 - type: integer 
	Parameter C_USED_WIDTH bound to: 4 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_RST_TYPE bound to: sync - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 4'b0000 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: READ_FIRST - type: string 
	Parameter C_RATIO_WA bound to: 1 - type: integer 
	Parameter C_RATIO_RA bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH_A bound to: 12 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: READ_FIRST - type: string 
	Parameter C_RATIO_WB bound to: 8 - type: integer 
	Parameter C_RATIO_RB bound to: 8 - type: integer 
	Parameter C_ADDR_WIDTH_B bound to: 9 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: bool 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: bool 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_COMMON_CLK bound to: 1 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: NONE - type: string 
	Parameter C_MEM_ADDR_WIDTH_A bound to: 12 - type: integer 
	Parameter C_MEM_ADDR_WIDTH_B bound to: 9 - type: integer 
	Parameter DOUBLING_RESOURCE_FIX bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter C_ELABORATION_DIR bound to: (null) - type: string 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_USER_WIDTH bound to: 4 - type: integer 
	Parameter C_USER_DEPTH bound to: 4096 - type: integer 
	Parameter C_START_WIDTH bound to: 0 - type: integer 
	Parameter C_START_DEPTH bound to: 0 - type: integer 
	Parameter C_PRIM_WIDTH bound to: 4 - type: integer 
	Parameter C_PRIM_DEPTH bound to: 8192 - type: integer 
	Parameter C_USED_WIDTH bound to: 4 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_USE_BYTE_WE bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_SSRA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_SINITA_VAL bound to: 4'b0000 
	Parameter C_WRITE_MODE_A bound to: READ_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 4 - type: integer 
	Parameter C_RATIO_WA bound to: 1 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 4 - type: integer 
	Parameter C_RATIO_RA bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH_A bound to: 13 - type: integer 
	Parameter C_HAS_SSRB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_SINITB_VAL bound to: 36'b000000000000000000000000000000000000 
	Parameter C_WRITE_MODE_B bound to: READ_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 36 - type: integer 
	Parameter C_RATIO_WB bound to: 8 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 36 - type: integer 
	Parameter C_RATIO_RB bound to: 8 - type: integer 
	Parameter C_ADDR_WIDTH_B bound to: 10 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: bool 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: bool 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_COMMON_CLK bound to: 1 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: NONE - type: string 
	Parameter C_MEM_ADDR_WIDTH_A bound to: 12 - type: integer 
	Parameter C_MEM_ADDR_WIDTH_B bound to: 9 - type: integer 
	Parameter DOUBLING_RESOURCE_FIX bound to: 0 - type: integer 
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:18127]
INFO: [Synth 8-3919] null assignment ignored [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:18409]
	Parameter DOA_REG bound to: 0 - type: integer 
	Parameter DOB_REG bound to: 0 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_FILE bound to: NONE - type: string 
	Parameter IS_CLKARDCLK_INVERTED bound to: 1'b0 
	Parameter IS_CLKBWRCLK_INVERTED bound to: 1'b0 
	Parameter IS_ENARDEN_INVERTED bound to: 1'b0 
	Parameter IS_ENBWREN_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMARSTRAM_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMB_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGARSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGB_INVERTED bound to: 1'b0 
	Parameter RAM_EXTENSION_A bound to: NONE - type: string 
	Parameter RAM_EXTENSION_B bound to: NONE - type: string 
	Parameter RAM_MODE bound to: TDP - type: string 
	Parameter RDADDR_COLLISION_HWCONFIG bound to: DELAYED_WRITE - type: string 
	Parameter READ_WIDTH_A bound to: 4 - type: integer 
	Parameter READ_WIDTH_B bound to: 36 - type: integer 
	Parameter RSTREG_PRIORITY_A bound to: REGCE - type: string 
	Parameter RSTREG_PRIORITY_B bound to: REGCE - type: string 
	Parameter SIM_COLLISION_CHECK bound to: NONE - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
	Parameter WRITE_MODE_A bound to: READ_FIRST - type: string 
	Parameter WRITE_MODE_B bound to: READ_FIRST - type: string 
	Parameter WRITE_WIDTH_A bound to: 4 - type: integer 
	Parameter WRITE_WIDTH_B bound to: 36 - type: integer 
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:18454]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper' (54#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
WARNING: [Synth 8-3848] Net RSTA_BUSY in module/entity blk_mem_gen_prim_width does not have driver. [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182740]
WARNING: [Synth 8-3848] Net RSTB_BUSY in module/entity blk_mem_gen_prim_width does not have driver. [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182741]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width' (55#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:185950]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:186103]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr' (56#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:184458]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187787]
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_WRITE_WIDTH_A bound to: 4 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 4 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A_CORE bound to: 4 - type: integer 
	Parameter C_READ_WIDTH_B_CORE bound to: 32 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 9 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block' (57#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187787]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top' (58#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:192741]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_3_0_synth' (59#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193780]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_3_0' (60#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:277]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_wrapper' (61#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_bmg_v1_0/hdl/src/vhdl/blk_mem_gen_wrapper.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'emac_dpram' (62#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/emac_dpram.vhd:184]
WARNING: [Synth 8-3848] Net PHY_MDC in module/entity xemac does not have driver. [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/xemac.vhd:237]
INFO: [Synth 8-256] done synthesizing module 'xemac' (63#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/xemac.vhd:243]
INFO: [Synth 8-638] synthesizing module 'axi_interface' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/axi_interface.vhd:259]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4LITE - type: string 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_interface' (64#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/axi_interface.vhd:259]
INFO: [Synth 8-256] done synthesizing module 'axi_ethernetlite' (65#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/axi_ethernetlite.vhd:359]
INFO: [Synth 8-256] done synthesizing module 'ZynqDesign_axi_ethernetlite_0_0' (66#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axi_ethernetlite_0_0/synth/ZynqDesign_axi_ethernetlite_0_0.vhd:94]
WARNING: [Synth 8-350] instance 'ethernetlite_0' of module 'ZynqDesign_axi_ethernetlite_0_0' requires 30 connections, but only 29 given [D:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/hdl/ZynqDesign.v:240]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_axi_gpio_0_2' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axi_gpio_0_2/synth/ZynqDesign_axi_gpio_0_2.vhd:84]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 5 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-638] synthesizing module 'axi_gpio' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/axi_gpio.vhd:282]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 5 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/axi_gpio.vhd:219]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/axi_gpio.vhd:220]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/axi_lite_ipif.vhd:249]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000111111111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd:239]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_IPIF_ABUS_WIDTH bound to: 9 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:190]
	Parameter C_BUS_AWIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'pselect_f' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b00 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (67#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b01 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (67#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b10 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (67#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b11 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (67#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (68#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-226] default block is never used [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd:448]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (69#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (70#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/gpio_core.vhd:173]
	Parameter C_DW bound to: 32 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 5 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_MAX_GPIO_WIDTH bound to: 5 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-226] default block is never used [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/gpio_core.vhd:346]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized7' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 5 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized7' (70#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core' (71#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/gpio_core.vhd:173]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio' (72#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/axi_gpio.vhd:282]
INFO: [Synth 8-256] done synthesizing module 'ZynqDesign_axi_gpio_0_2' (73#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axi_gpio_0_2/synth/ZynqDesign_axi_gpio_0_2.vhd:84]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_axi_gpio_0_1' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axi_gpio_0_1/synth/ZynqDesign_axi_gpio_0_1.vhd:84]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 8 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-638] synthesizing module 'axi_gpio__parameterized1' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/axi_gpio.vhd:282]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 8 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'GPIO_Core__parameterized0' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/gpio_core.vhd:173]
	Parameter C_DW bound to: 32 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 8 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_MAX_GPIO_WIDTH bound to: 8 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-226] default block is never used [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/gpio_core.vhd:346]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized8' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 8 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized8' (73#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core__parameterized0' (73#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/gpio_core.vhd:173]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio__parameterized1' (73#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/axi_gpio.vhd:282]
INFO: [Synth 8-256] done synthesizing module 'ZynqDesign_axi_gpio_0_1' (74#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axi_gpio_0_1/synth/ZynqDesign_axi_gpio_0_1.vhd:84]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_axi_gpio_0_0' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axi_gpio_0_0/synth/ZynqDesign_axi_gpio_0_0.vhd:84]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 8 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-638] synthesizing module 'axi_gpio__parameterized3' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/axi_gpio.vhd:282]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 8 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'GPIO_Core__parameterized1' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/gpio_core.vhd:173]
	Parameter C_DW bound to: 32 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 8 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_MAX_GPIO_WIDTH bound to: 8 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-226] default block is never used [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/gpio_core.vhd:346]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized9' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 8 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized9' (74#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core__parameterized1' (74#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/gpio_core.vhd:173]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio__parameterized3' (74#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/axi_gpio.vhd:282]
INFO: [Synth 8-256] done synthesizing module 'ZynqDesign_axi_gpio_0_0' (75#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axi_gpio_0_0/synth/ZynqDesign_axi_gpio_0_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_mii_to_rmii_0_0' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_mii_to_rmii_0_0/synth/ZynqDesign_mii_to_rmii_0_0.vhd:81]
	Parameter C_INSTANCE bound to: ZynqDesign_mii_to_rmii_0_0 - type: string 
	Parameter C_FIXED_SPEED bound to: 1'b1 
	Parameter C_SPEED_100 bound to: 1'b1 
INFO: [Synth 8-638] synthesizing module 'mii_to_rmii' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/mii_to_rmii_v2_0/hdl/src/vhdl/mii_to_rmii.vhd:165]
	Parameter C_INSTANCE bound to: ZynqDesign_mii_to_rmii_0_0 - type: string 
	Parameter C_FIXED_SPEED bound to: 1'b1 
	Parameter C_SPEED_100 bound to: 1'b1 
INFO: [Synth 8-638] synthesizing module 'rmii_tx_fixed' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/mii_to_rmii_v2_0/hdl/src/vhdl/rmii_tx_fixed.vhd:133]
	Parameter C_RESET_ACTIVE bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'rmii_tx_fixed' (76#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/mii_to_rmii_v2_0/hdl/src/vhdl/rmii_tx_fixed.vhd:133]
INFO: [Synth 8-638] synthesizing module 'rmii_rx_fixed' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/mii_to_rmii_v2_0/hdl/src/vhdl/rmii_rx_fixed.vhd:139]
	Parameter C_RESET_ACTIVE bound to: 1'b0 
	Parameter C_SPEED_100 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/mii_to_rmii_v2_0/hdl/src/vhdl/rmii_rx_fixed.vhd:798]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/mii_to_rmii_v2_0/hdl/src/vhdl/rmii_rx_fixed.vhd:808]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/mii_to_rmii_v2_0/hdl/src/vhdl/rmii_rx_fixed.vhd:815]
	Parameter C_DATA_BITS bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SRL_FIFO' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/mii_to_rmii_v2_0/hdl/src/vhdl/srl_fifo.vhd:106]
	Parameter C_DATA_BITS bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_XON bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'MUXCY_L' [D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:21320]
INFO: [Synth 8-256] done synthesizing module 'MUXCY_L' (77#1) [D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:21320]
INFO: [Synth 8-638] synthesizing module 'SRL16E' [D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:43327]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'SRL16E' (78#1) [D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:43327]
INFO: [Synth 8-256] done synthesizing module 'SRL_FIFO' (79#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/mii_to_rmii_v2_0/hdl/src/vhdl/srl_fifo.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'rmii_rx_fixed' (80#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/mii_to_rmii_v2_0/hdl/src/vhdl/rmii_rx_fixed.vhd:139]
INFO: [Synth 8-256] done synthesizing module 'mii_to_rmii' (81#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/mii_to_rmii_v2_0/hdl/src/vhdl/mii_to_rmii.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'ZynqDesign_mii_to_rmii_0_0' (82#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_mii_to_rmii_0_0/synth/ZynqDesign_mii_to_rmii_0_0.vhd:81]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_processing_system7_0_0' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_processing_system7_0_0/synth/ZynqDesign_processing_system7_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:156]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: true - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: true - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: false - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: false - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg484 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: DIRECT - type: string 
	Parameter C_TRACE_INTERNAL_WIDTH bound to: 2 - type: integer 
	Parameter C_EN_EMIO_PJTAG bound to: 0 - type: integer 
	Parameter C_USE_AXI_NONSECURE bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP2 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP3 bound to: 0 - type: integer 
	Parameter C_USE_M_AXI_GP0 bound to: 1 - type: integer 
	Parameter C_USE_M_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_ACP bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1328]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1329]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (83#1) [D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-638] synthesizing module 'PS7' [D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:33208]
INFO: [Synth 8-256] done synthesizing module 'PS7' (84#1) [D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:33208]
INFO: [Synth 8-638] synthesizing module 'xlnx_axi_wrshim_unwrap' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:4213]
	Parameter ID_WIDTH bound to: 6 - type: integer 
	Parameter AD_WIDTH bound to: 32 - type: integer 
	Parameter D_WIDTH bound to: 32 - type: integer 
	Parameter AXI_WRSHIM_APB_SYNC_LEVELS bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlnx_axi_wrshim_unwrap' (85#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:4213]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (86#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:156]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_processing_system7_0_0/synth/ZynqDesign_processing_system7_0_0.v:319]
INFO: [Synth 8-256] done synthesizing module 'ZynqDesign_processing_system7_0_0' (87#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_processing_system7_0_0/synth/ZynqDesign_processing_system7_0_0.v:57]
WARNING: [Synth 8-350] instance 'ps7' of module 'ZynqDesign_processing_system7_0_0' requires 69 connections, but only 64 given [D:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/hdl/ZynqDesign.v:351]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_processing_system7_0_axi_periph_0' [D:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/hdl/ZynqDesign.v:548]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1A6VVBN' [D:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/hdl/ZynqDesign.v:1369]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1A6VVBN' (88#1) [D:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/hdl/ZynqDesign.v:1369]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1I504R9' [D:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/hdl/ZynqDesign.v:1501]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1I504R9' (89#1) [D:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/hdl/ZynqDesign.v:1501]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_U5Y1GF' [D:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/hdl/ZynqDesign.v:1633]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_U5Y1GF' (90#1) [D:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/hdl/ZynqDesign.v:1633]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_2Q1EVT' [D:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/hdl/ZynqDesign.v:1765]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_2Q1EVT' (91#1) [D:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/hdl/ZynqDesign.v:1765]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1IG5VV6' [D:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/hdl/ZynqDesign.v:1897]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_auto_pc_0' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_auto_pc_0/synth/ZynqDesign_auto_pc_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_6_axi_protocol_converter' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_6_b2s' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_6_b2s_aw_channel' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_6_b2s_cmd_translator' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_6_b2s_incr_cmd' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_6_b2s_incr_cmd' (92#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_6_b2s_wrap_cmd' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_6_b2s_wrap_cmd' (93#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_6_b2s_cmd_translator' (94#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_6_b2s_wr_cmd_fsm' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_6_b2s_wr_cmd_fsm' (95#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_6_b2s_aw_channel' (96#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_6_b2s_b_channel' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 20 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_6_b2s_simple_fifo' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
	Parameter C_WIDTH bound to: 20 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_6_b2s_simple_fifo' (97#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_6_b2s_simple_fifo__parameterized0' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_6_b2s_simple_fifo__parameterized0' (97#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_6_b2s_b_channel' (98#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_6_b2s_ar_channel' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_6_b2s_rd_cmd_fsm' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_6_b2s_rd_cmd_fsm' (99#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_6_b2s_ar_channel' (100#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_6_b2s_r_channel' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 13 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_6_b2s_simple_fifo__parameterized1' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_6_b2s_simple_fifo__parameterized1' (100#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_6_b2s_simple_fifo__parameterized2' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
	Parameter C_WIDTH bound to: 13 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_6_b2s_simple_fifo__parameterized2' (100#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_6_b2s_r_channel' (101#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_6_axi_register_slice' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (102#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_6_axic_register_slice' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 66 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_6_axic_register_slice' (103#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_6_axic_register_slice__parameterized0' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 49 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_6_axic_register_slice__parameterized0' (103#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_6_axic_register_slice__parameterized1' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_6_axic_register_slice__parameterized1' (103#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_6_axic_register_slice__parameterized2' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 47 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_6_axic_register_slice__parameterized2' (103#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (104#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_6_axi_register_slice' (105#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_6_axi_register_slice__parameterized0' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (105#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_6_axic_register_slice__parameterized3' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_6_axic_register_slice__parameterized3' (105#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_6_axic_register_slice__parameterized4' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_6_axic_register_slice__parameterized4' (105#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_6_axic_register_slice__parameterized5' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_6_axic_register_slice__parameterized5' (105#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_6_axic_register_slice__parameterized6' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_6_axic_register_slice__parameterized6' (105#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_6_axic_register_slice__parameterized7' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_6_axic_register_slice__parameterized7' (105#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (105#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_6_axi_register_slice__parameterized0' (105#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_6_b2s' (106#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_6_axi_protocol_converter' (107#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'ZynqDesign_auto_pc_0' (108#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_auto_pc_0/synth/ZynqDesign_auto_pc_0.v:57]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1IG5VV6' (109#1) [D:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/hdl/ZynqDesign.v:1897]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_xbar_0' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_xbar_0/synth/ZynqDesign_xbar_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_7_axi_crossbar' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 4 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 256'b0000000000000000000000000000000001000000111000000000000000000000000000000000000000000000000000000100000100100010000000000000000000000000000000000000000000000000010000010010000100000000000000000000000000000000000000000000000001000001001000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 128'b00000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000 
	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 128'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 128'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 128'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_ISSUING bound to: 128'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 4'b1111 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 4'b1111 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_7_crossbar_sasd' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 4 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 256'b0000000000000000000000000000000001000000111000000000000000000000000000000000000000000000000000000100000100100010000000000000000000000000000000000000000000000000010000010010000100000000000000000000000000000000000000000000000001000001001000000000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 256'b0000000000000000000000000000000001000000111000001111111111111111000000000000000000000000000000000100000100100010111111111111111100000000000000000000000000000000010000010010000111111111111111110000000000000000000000000000000001000001001000001111111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 4'b1111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 4'b1111 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE bound to: 5 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 3 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter P_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_RMESG_WIDTH bound to: 36 - type: integer 
	Parameter P_WMESG_WIDTH bound to: 39 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 4'b0000 
	Parameter P_M_AXILITE_MASK bound to: 4'b0000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_R_REG_CONFIG bound to: 1 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_7_addr_decoder' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_TARGETS bound to: 4 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 2 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 256'b0000000000000000000000000000000001000000111000000000000000000000000000000000000000000000000000000100000100100010000000000000000000000000000000000000000000000000010000010010000100000000000000000000000000000000000000000000000001000001001000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 256'b0000000000000000000000000000000001000000111000001111111111111111000000000000000000000000000000000100000100100010111111111111111100000000000000000000000000000000010000010010000111111111111111110000000000000000000000000000000001000001001000001111111111111111 
	Parameter C_TARGET_QUAL bound to: 5'b01111 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000010010000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
	Parameter C_FAMILY bound to: rtl - type: string 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (110#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (111#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000010010000100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (111#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000010010001000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' (111#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000001110000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' (111#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_7_addr_decoder' (112#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_7_decerr_slave' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_7_decerr_slave' (113#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_7_addr_arbiter_sasd' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v:65]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_S bound to: 1 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter C_GRANT_ENC bound to: 1 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter P_PRIO_MASK bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_7_addr_arbiter_sasd' (114#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_7_splitter' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
	Parameter C_NUM_M bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_7_splitter' (115#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_7_splitter__parameterized0' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
	Parameter C_NUM_M bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_7_splitter__parameterized0' (115#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 5 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (116#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (116#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (116#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 5 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (116#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_6_axic_register_slice__parameterized8' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_6_axic_register_slice__parameterized8' (116#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 5 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' (116#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_7_crossbar_sasd' (117#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_7_axi_crossbar' (118#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-256] done synthesizing module 'ZynqDesign_xbar_0' (119#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_xbar_0/synth/ZynqDesign_xbar_0.v:57]
WARNING: [Synth 8-350] instance 'xbar' of module 'ZynqDesign_xbar_0' requires 40 connections, but only 38 given [D:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/hdl/ZynqDesign.v:1328]
INFO: [Synth 8-256] done synthesizing module 'ZynqDesign_processing_system7_0_axi_periph_0' (120#1) [D:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/hdl/ZynqDesign.v:548]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_rst_processing_system7_0_100M_0' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_rst_processing_system7_0_100M_0/synth/ZynqDesign_rst_processing_system7_0_100M_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:199]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lpf' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:138]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'SRL16' [D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:43311]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-256] done synthesizing module 'SRL16' (121#1) [D:/Xilinx/Vivado/2015.3/scripts/rt/data/unisim_comp.v:43311]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized10' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized10' (121#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized11' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized11' (121#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (122#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:146]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (123#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (124#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (125#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'ZynqDesign_rst_processing_system7_0_100M_0' (126#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_rst_processing_system7_0_100M_0/synth/ZynqDesign_rst_processing_system7_0_100M_0.vhd:74]
WARNING: [Synth 8-350] instance 'rst_ps7_100M' of module 'ZynqDesign_rst_processing_system7_0_100M_0' requires 10 connections, but only 8 given [D:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/hdl/ZynqDesign.v:535]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_xlconstant_0_0' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_xlconstant_0_0/sim/ZynqDesign_xlconstant_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'xlconstant' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/xlconstant_v1_1/xlconstant.v:23]
	Parameter CONST_VAL bound to: 1'b0 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlconstant' (127#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/xlconstant_v1_1/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'ZynqDesign_xlconstant_0_0' (128#1) [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_xlconstant_0_0/sim/ZynqDesign_xlconstant_0_0.v:56]
INFO: [Synth 8-256] done synthesizing module 'ZynqDesign' (129#1) [D:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/hdl/ZynqDesign.v:13]
INFO: [Synth 8-256] done synthesizing module 'ZynqDesign_wrapper' (130#1) [D:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/hdl/ZynqDesign_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:16 ; elapsed = 00:02:22 . Memory (MB): peak = 558.332 ; gain = 385.957
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[35] to constant 0 [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[26] to constant 0 [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[17] to constant 0 [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[8] to constant 0 [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:17 ; elapsed = 00:02:23 . Memory (MB): peak = 558.332 ; gain = 385.957
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 413 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-549] Could not create 'IBUF_LOW_PWR' constraint because cell 'ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.RX_IBUF_INST' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved inside the database. [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/axi_ethernetlite.vhd:561]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IBUF_LOW_PWR' constraint because cell 'ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.TX_IBUF_INST' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved inside the database. [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/axi_ethernetlite.vhd:555]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_processing_system7_0_0/ZynqDesign_processing_system7_0_0.xdc] for cell 'ZynqDesign_i/ps7/inst'
Finished Parsing XDC File [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_processing_system7_0_0/ZynqDesign_processing_system7_0_0.xdc] for cell 'ZynqDesign_i/ps7/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_processing_system7_0_0/ZynqDesign_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ZynqDesign_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ZynqDesign_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axi_gpio_0_0/ZynqDesign_axi_gpio_0_0_board.xdc] for cell 'ZynqDesign_i/gpio_sws/U0'
Finished Parsing XDC File [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axi_gpio_0_0/ZynqDesign_axi_gpio_0_0_board.xdc] for cell 'ZynqDesign_i/gpio_sws/U0'
Parsing XDC File [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axi_gpio_0_0/ZynqDesign_axi_gpio_0_0.xdc] for cell 'ZynqDesign_i/gpio_sws/U0'
Finished Parsing XDC File [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axi_gpio_0_0/ZynqDesign_axi_gpio_0_0.xdc] for cell 'ZynqDesign_i/gpio_sws/U0'
Parsing XDC File [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_rst_processing_system7_0_100M_0/ZynqDesign_rst_processing_system7_0_100M_0_board.xdc] for cell 'ZynqDesign_i/rst_ps7_100M'
Finished Parsing XDC File [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_rst_processing_system7_0_100M_0/ZynqDesign_rst_processing_system7_0_100M_0_board.xdc] for cell 'ZynqDesign_i/rst_ps7_100M'
Parsing XDC File [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_rst_processing_system7_0_100M_0/ZynqDesign_rst_processing_system7_0_100M_0.xdc] for cell 'ZynqDesign_i/rst_ps7_100M'
Finished Parsing XDC File [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_rst_processing_system7_0_100M_0/ZynqDesign_rst_processing_system7_0_100M_0.xdc] for cell 'ZynqDesign_i/rst_ps7_100M'
Parsing XDC File [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axi_gpio_0_1/ZynqDesign_axi_gpio_0_1_board.xdc] for cell 'ZynqDesign_i/gpio_leds/U0'
Finished Parsing XDC File [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axi_gpio_0_1/ZynqDesign_axi_gpio_0_1_board.xdc] for cell 'ZynqDesign_i/gpio_leds/U0'
Parsing XDC File [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axi_gpio_0_1/ZynqDesign_axi_gpio_0_1.xdc] for cell 'ZynqDesign_i/gpio_leds/U0'
Finished Parsing XDC File [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axi_gpio_0_1/ZynqDesign_axi_gpio_0_1.xdc] for cell 'ZynqDesign_i/gpio_leds/U0'
Parsing XDC File [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axi_gpio_0_2/ZynqDesign_axi_gpio_0_2_board.xdc] for cell 'ZynqDesign_i/gpio_btns/U0'
Finished Parsing XDC File [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axi_gpio_0_2/ZynqDesign_axi_gpio_0_2_board.xdc] for cell 'ZynqDesign_i/gpio_btns/U0'
Parsing XDC File [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axi_gpio_0_2/ZynqDesign_axi_gpio_0_2.xdc] for cell 'ZynqDesign_i/gpio_btns/U0'
Finished Parsing XDC File [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axi_gpio_0_2/ZynqDesign_axi_gpio_0_2.xdc] for cell 'ZynqDesign_i/gpio_btns/U0'
Parsing XDC File [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axi_ethernetlite_0_0/ZynqDesign_axi_ethernetlite_0_0_board.xdc] for cell 'ZynqDesign_i/ethernetlite_0'
Finished Parsing XDC File [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axi_ethernetlite_0_0/ZynqDesign_axi_ethernetlite_0_0_board.xdc] for cell 'ZynqDesign_i/ethernetlite_0'
Parsing XDC File [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axi_ethernetlite_0_0/ZynqDesign_axi_ethernetlite_0_0.xdc] for cell 'ZynqDesign_i/ethernetlite_0'
Finished Parsing XDC File [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axi_ethernetlite_0_0/ZynqDesign_axi_ethernetlite_0_0.xdc] for cell 'ZynqDesign_i/ethernetlite_0'
Parsing XDC File [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_mii_to_rmii_0_0/ZynqDesign_mii_to_rmii_0_0_board.xdc] for cell 'ZynqDesign_i/mii_to_rmii_0/U0'
Finished Parsing XDC File [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_mii_to_rmii_0_0/ZynqDesign_mii_to_rmii_0_0_board.xdc] for cell 'ZynqDesign_i/mii_to_rmii_0/U0'
Parsing XDC File [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_clk_wiz_0_0/ZynqDesign_clk_wiz_0_0_board.xdc] for cell 'ZynqDesign_i/clk_wiz_0/inst'
Finished Parsing XDC File [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_clk_wiz_0_0/ZynqDesign_clk_wiz_0_0_board.xdc] for cell 'ZynqDesign_i/clk_wiz_0/inst'
Parsing XDC File [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_clk_wiz_0_0/ZynqDesign_clk_wiz_0_0.xdc] for cell 'ZynqDesign_i/clk_wiz_0/inst'
Finished Parsing XDC File [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_clk_wiz_0_0/ZynqDesign_clk_wiz_0_0.xdc] for cell 'ZynqDesign_i/clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_clk_wiz_0_0/ZynqDesign_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ZynqDesign_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ZynqDesign_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [D:/HOME/elektronika/zed3_eth/zed3_eth.srcs/constrs_1/imports/tmp/zedboard_master_XDC_RevD_v1.xdc]
WARNING: [Vivado 12-507] No nets matched 'ref_clk_i_IBUF'. [D:/HOME/elektronika/zed3_eth/zed3_eth.srcs/constrs_1/imports/tmp/zedboard_master_XDC_RevD_v1.xdc:130]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/HOME/elektronika/zed3_eth/zed3_eth.srcs/constrs_1/imports/tmp/zedboard_master_XDC_RevD_v1.xdc:130]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched '[get_ports -filter { IOBANK == 13 }]'. [D:/HOME/elektronika/zed3_eth/zed3_eth.srcs/constrs_1/imports/tmp/zedboard_master_XDC_RevD_v1.xdc:165]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/HOME/elektronika/zed3_eth/zed3_eth.srcs/constrs_1/imports/tmp/zedboard_master_XDC_RevD_v1.xdc:165]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/HOME/elektronika/zed3_eth/zed3_eth.srcs/constrs_1/imports/tmp/zedboard_master_XDC_RevD_v1.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/HOME/elektronika/zed3_eth/zed3_eth.srcs/constrs_1/imports/tmp/zedboard_master_XDC_RevD_v1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ZynqDesign_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ZynqDesign_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/HOME/elektronika/zed3_eth/zed3_eth.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/HOME/elektronika/zed3_eth/zed3_eth.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/HOME/elektronika/zed3_eth/zed3_eth.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ZynqDesign_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ZynqDesign_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axi_ethernetlite_0_0/ZynqDesign_axi_ethernetlite_0_0_clocks.xdc] for cell 'ZynqDesign_i/ethernetlite_0'
Finished Parsing XDC File [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axi_ethernetlite_0_0/ZynqDesign_axi_ethernetlite_0_0_clocks.xdc] for cell 'ZynqDesign_i/ethernetlite_0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axi_ethernetlite_0_0/ZynqDesign_axi_ethernetlite_0_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ZynqDesign_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ZynqDesign_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 337 instances were transformed.
  BUFGMUX => BUFGCTRL (inverted pins: CE0): 1 instances
  FDR => FDRE: 297 instances
  FDS => FDSE: 2 instances
  MULT_AND => LUT2: 28 instances
  MUXCY_L => MUXCY: 4 instances
  RAM16X1S => RAM32X1S (RAMS32): 4 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 735.422 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:31 ; elapsed = 00:02:38 . Memory (MB): peak = 735.422 ; gain = 563.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:31 ; elapsed = 00:02:38 . Memory (MB): peak = 735.422 ; gain = 563.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IOB = TRUE for ZynqDesign_i/ethernetlite_0/U0/\IOFFS_GEN[3].RX_FF_I . (constraint file  d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axi_ethernetlite_0_0/ZynqDesign_axi_ethernetlite_0_0.xdc, line 62).
Applied set_property IOB = TRUE for ZynqDesign_i/ethernetlite_0/U0/\IOFFS_GEN[2].RX_FF_I . (constraint file  d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axi_ethernetlite_0_0/ZynqDesign_axi_ethernetlite_0_0.xdc, line 62).
Applied set_property IOB = TRUE for ZynqDesign_i/ethernetlite_0/U0/\IOFFS_GEN[1].RX_FF_I . (constraint file  d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axi_ethernetlite_0_0/ZynqDesign_axi_ethernetlite_0_0.xdc, line 62).
Applied set_property IOB = TRUE for ZynqDesign_i/ethernetlite_0/U0/\IOFFS_GEN[0].RX_FF_I . (constraint file  d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axi_ethernetlite_0_0/ZynqDesign_axi_ethernetlite_0_0.xdc, line 62).
Applied set_property IOB = TRUE for ZynqDesign_i/ethernetlite_0/U0/\IOFFS_GEN[3].TX_FF_I . (constraint file  d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axi_ethernetlite_0_0/ZynqDesign_axi_ethernetlite_0_0.xdc, line 63).
Applied set_property IOB = TRUE for ZynqDesign_i/ethernetlite_0/U0/\IOFFS_GEN[2].TX_FF_I . (constraint file  d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axi_ethernetlite_0_0/ZynqDesign_axi_ethernetlite_0_0.xdc, line 63).
Applied set_property IOB = TRUE for ZynqDesign_i/ethernetlite_0/U0/\IOFFS_GEN[1].TX_FF_I . (constraint file  d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axi_ethernetlite_0_0/ZynqDesign_axi_ethernetlite_0_0.xdc, line 63).
Applied set_property IOB = TRUE for ZynqDesign_i/ethernetlite_0/U0/\IOFFS_GEN[0].TX_FF_I . (constraint file  d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axi_ethernetlite_0_0/ZynqDesign_axi_ethernetlite_0_0.xdc, line 63).
Applied set_property IOB = TRUE for ZynqDesign_i/ethernetlite_0/U0/\IOFFS_GEN2.DVD_FF . (constraint file  d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axi_ethernetlite_0_0/ZynqDesign_axi_ethernetlite_0_0.xdc, line 64).
Applied set_property IOB = TRUE for ZynqDesign_i/ethernetlite_0/U0/\IOFFS_GEN2.RER_FF . (constraint file  d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axi_ethernetlite_0_0/ZynqDesign_axi_ethernetlite_0_0.xdc, line 65).
Applied set_property IOB = TRUE for ZynqDesign_i/ethernetlite_0/U0/\IOFFS_GEN2.TEN_FF . (constraint file  d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axi_ethernetlite_0_0/ZynqDesign_axi_ethernetlite_0_0.xdc, line 66).
Applied set_property DONT_TOUCH = true for ZynqDesign_i/ps7/inst. (constraint file  D:/HOME/elektronika/zed3_eth/zed3_eth.runs/synth_1/dont_touch.xdc, line 46).
Applied set_property DONT_TOUCH = true for ZynqDesign_i/gpio_sws/U0. (constraint file  D:/HOME/elektronika/zed3_eth/zed3_eth.runs/synth_1/dont_touch.xdc, line 49).
Applied set_property DONT_TOUCH = true for ZynqDesign_i/gpio_leds/U0. (constraint file  D:/HOME/elektronika/zed3_eth/zed3_eth.runs/synth_1/dont_touch.xdc, line 65).
Applied set_property DONT_TOUCH = true for ZynqDesign_i/gpio_btns/U0. (constraint file  D:/HOME/elektronika/zed3_eth/zed3_eth.runs/synth_1/dont_touch.xdc, line 75).
Applied set_property DONT_TOUCH = true for ZynqDesign_i/mii_to_rmii_0/U0. (constraint file  D:/HOME/elektronika/zed3_eth/zed3_eth.runs/synth_1/dont_touch.xdc, line 94).
Applied set_property DONT_TOUCH = true for ZynqDesign_i/clk_wiz_0/inst. (constraint file  D:/HOME/elektronika/zed3_eth/zed3_eth.runs/synth_1/dont_touch.xdc, line 99).
Applied set_property DONT_TOUCH = true for ZynqDesign_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ZynqDesign_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ZynqDesign_i/ethernetlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ZynqDesign_i/gpio_btns. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ZynqDesign_i/gpio_leds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ZynqDesign_i/gpio_sws. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ZynqDesign_i/mii_to_rmii_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ZynqDesign_i/ps7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ZynqDesign_i/ps7_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ZynqDesign_i/ps7_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ZynqDesign_i/ps7_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ZynqDesign_i/rst_ps7_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ZynqDesign_i/xlconstant_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:33 ; elapsed = 00:02:40 . Memory (MB): peak = 735.422 ; gain = 563.047
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "CntrLd" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "word_access" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "reg_access_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "word_access" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "reg_access_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "status_reg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "status_reg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'AXI4_LITE_IF_GEN.arready_i1_reg' into 'AXI4_LITE_IF_GEN.bus2ip_rdce_i_d1_reg' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/axi_interface.vhd:735]
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'present_state_reg' in module 'rmii_tx_fixed'
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_Empty" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_Full" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "address_offset" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'gen_axilite.s_axi_wready_i_reg' into 'gen_axilite.s_axi_awready_i_reg' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:136]
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:222]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              idle_clk_l |                            00000 |                            00000
              idle_clk_h |                            00001 |                            00001
     tx100_dibit_0_clk_l |                            00010 |                            00010
     tx100_dibit_1_clk_h |                            00011 |                            00011
     tx10_dibit_0_clk_l0 |                            00100 |                            00100
     tx10_dibit_0_clk_l1 |                            00101 |                            00101
     tx10_dibit_0_clk_l2 |                            00110 |                            00110
     tx10_dibit_0_clk_l3 |                            00111 |                            00111
     tx10_dibit_0_clk_l4 |                            01000 |                            01000
     tx10_dibit_0_clk_l5 |                            01001 |                            01001
     tx10_dibit_0_clk_l6 |                            01010 |                            01010
     tx10_dibit_0_clk_l7 |                            01011 |                            01011
     tx10_dibit_0_clk_l8 |                            01100 |                            01100
     tx10_dibit_0_clk_l9 |                            01101 |                            01101
     tx10_dibit_1_clk_h0 |                            01110 |                            01110
     tx10_dibit_1_clk_h1 |                            01111 |                            01111
     tx10_dibit_1_clk_h2 |                            10000 |                            10000
     tx10_dibit_1_clk_h3 |                            10001 |                            10001
     tx10_dibit_1_clk_h4 |                            10010 |                            10010
     tx10_dibit_1_clk_h5 |                            10011 |                            10011
     tx10_dibit_1_clk_h6 |                            10100 |                            10100
     tx10_dibit_1_clk_h7 |                            10101 |                            10101
     tx10_dibit_1_clk_h8 |                            10110 |                            10110
     tx10_dibit_1_clk_h9 |                            10111 |                            10111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'present_state_reg' using encoding 'sequential' in module 'rmii_tx_fixed'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:39 ; elapsed = 00:02:47 . Memory (MB): peak = 735.422 ; gain = 563.047
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 7     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 7     
	   2 Input      4 Bit       Adders := 11    
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 108   
	   3 Input      1 Bit         XORs := 19    
	   4 Input      1 Bit         XORs := 14    
+---XORs : 
	                4 Bit    Wide XORs := 4     
	                3 Bit    Wide XORs := 4     
	                2 Bit    Wide XORs := 4     
+---Registers : 
	               66 Bit    Registers := 4     
	               64 Bit    Registers := 1     
	               47 Bit    Registers := 2     
	               36 Bit    Registers := 2     
	               32 Bit    Registers := 10    
	               16 Bit    Registers := 3     
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 8     
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 8     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 11    
	                4 Bit    Registers := 47    
	                3 Bit    Registers := 9     
	                2 Bit    Registers := 34    
	                1 Bit    Registers := 254   
+---Muxes : 
	   2 Input     66 Bit        Muxes := 4     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     47 Bit        Muxes := 2     
	   2 Input     36 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 12    
	  10 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 7     
	   2 Input      9 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 10    
	   3 Input      5 Bit        Muxes := 1     
	  25 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 27    
	   3 Input      4 Bit        Muxes := 10    
	  14 Input      4 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   3 Input      3 Bit        Muxes := 6     
	   7 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 20    
	   3 Input      2 Bit        Muxes := 3     
	   7 Input      2 Bit        Muxes := 4     
	   6 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 187   
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 14    
	  24 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module rx_statemachine 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 10    
	  14 Input      4 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   3 Input      3 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module reset_blk_ramfifo 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 13    
Module reset_blk_ramfifo__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 13    
Module dmem 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module synchronizer_ff 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module clk_x_pntrs 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---XORs : 
	                4 Bit    Wide XORs := 2     
	                3 Bit    Wide XORs := 2     
	                2 Bit    Wide XORs := 2     
+---Registers : 
	                4 Bit    Registers := 4     
Module rd_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
Module compare 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module rd_status_flags_as 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_handshaking_flags 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module wr_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 3     
Module wr_status_flags_as 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module crcgenrx 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
	   3 Input      1 Bit         XORs := 9     
	   4 Input      1 Bit         XORs := 8     
+---Registers : 
	               32 Bit    Registers := 1     
Module receive 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module crcnibshiftreg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module crcgentx 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
	   3 Input      1 Bit         XORs := 10    
	   4 Input      1 Bit         XORs := 6     
Module ld_arith_reg 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 12    
Module cntr5bit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tx_statemachine 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	  11 Input      4 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module defer_state 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ld_arith_reg__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 12    
Module ld_arith_reg__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module transmit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module axi_ethernetlite_v3_0_4_emac 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module xemac 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---Muxes : 
	  10 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module axi_interface 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_ethernetlite 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module slave_attachment 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
Module GPIO_Core 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module axi_gpio 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module GPIO_Core__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module axi_gpio__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module GPIO_Core__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module axi_gpio__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rmii_tx_fixed 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	  25 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  24 Input      1 Bit        Muxes := 4     
Module SRL_FIFO 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module rmii_rx_fixed 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module mii_to_rmii 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 15    
Module xlnx_axi_wrshim_unwrap 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_protocol_converter_v2_1_6_b2s_incr_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_6_b2s_wrap_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_6_b2s_cmd_translator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_6_b2s_wr_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_6_b2s_aw_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_6_b2s_simple_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_6_b2s_simple_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_6_b2s_b_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_6_b2s_rd_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_6_b2s_ar_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_6_b2s_simple_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_6_b2s_simple_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_6_b2s_r_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_register_slice_v2_1_6_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 2     
Module axi_register_slice_v2_1_6_axic_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
Module axi_register_slice_v2_1_6_axic_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_6_b2s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_crossbar_v2_1_7_addr_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module axi_crossbar_v2_1_7_decerr_slave 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_7_addr_arbiter_sasd 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_crossbar_v2_1_7_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module axi_crossbar_v2_1_7_splitter__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module generic_baseblocks_v2_1_0_mux_enc 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module axi_register_slice_v2_1_6_axic_register_slice__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module axi_crossbar_v2_1_7_crossbar_sasd 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module proc_sys_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:02:39 ; elapsed = 00:02:47 . Memory (MB): peak = 735.422 ; gain = 563.047
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'TX/axi_fifo_tx_en_reg' into 'TX/INST_TX_STATE_MACHINE/phytx_en_reg_reg' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/transmit.vhd:843]
INFO: [Synth 8-4471] merging register 'TX/INST_TX_STATE_MACHINE/txCrcEn_reg_reg' into 'TX/txcrcen_d1_reg' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_ethernetlite_v3_0/hdl/src/vhdl/tx_statemachine.vhd:1236]
INFO: [Synth 8-4471] merging register 'bus2ip_reset_reg' into 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/axi_gpio.vhd:608]
INFO: [Synth 8-4471] merging register 'bus2ip_reset_reg' into 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/axi_gpio.vhd:608]
INFO: [Synth 8-4471] merging register 'bus2ip_reset_reg' into 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/axi_gpio.vhd:608]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [d:/HOME/elektronika/zed3_eth/zed3_eth.srcs/sources_1/bd/ZynqDesign/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:02:41 ; elapsed = 00:02:49 . Memory (MB): peak = 735.422 ; gain = 563.047
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:02:41 ; elapsed = 00:02:49 . Memory (MB): peak = 735.422 ; gain = 563.047

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: 
+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+--------------+----------------------------------------------------------------------+
|Module Name                     | RTL Object                                                                                                                                                                   | Inference      | Size (Depth x Width) | Primitives   | Hierarchical Name                                                    | 
+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+--------------+----------------------------------------------------------------------+
|ZynqDesign_wrapper              | U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg | User Attribute | 16 x 6               | RAM32M x 1   | ZynqDesign_wrapper/ZynqDesign/ZynqDesign_axi_ethernetlite_0_0/ram__4 | 
|ZynqDesign_wrapper              | U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg | User Attribute | 16 x 6               | RAM32M x 1   | ZynqDesign_wrapper/ZynqDesign/ZynqDesign_axi_ethernetlite_0_0/ram__6 | 
|ZynqDesign_axi_ethernetlite_0_0 | \U0/XEMAC_I/EMAC_I/NODEMACADDRRAMI/ram16x4i/ram16x1_0                                                                                                                        | Instantiated   | -                    | RAM16X1S x 1 | ZynqDesign_axi_ethernetlite_0_0->ZynqDesign->ZynqDesign_wrapper      | 
|ZynqDesign_axi_ethernetlite_0_0 | \U0/XEMAC_I/EMAC_I/NODEMACADDRRAMI/ram16x4i/ram16x1_1                                                                                                                        | Instantiated   | -                    | RAM16X1S x 1 | ZynqDesign_axi_ethernetlite_0_0->ZynqDesign->ZynqDesign_wrapper      | 
|ZynqDesign_axi_ethernetlite_0_0 | \U0/XEMAC_I/EMAC_I/NODEMACADDRRAMI/ram16x4i/ram16x1_2                                                                                                                        | Instantiated   | -                    | RAM16X1S x 1 | ZynqDesign_axi_ethernetlite_0_0->ZynqDesign->ZynqDesign_wrapper      | 
|ZynqDesign_axi_ethernetlite_0_0 | \U0/XEMAC_I/EMAC_I/NODEMACADDRRAMI/ram16x4i/ram16x1_3                                                                                                                        | Instantiated   | -                    | RAM16X1S x 1 | ZynqDesign_axi_ethernetlite_0_0->ZynqDesign->ZynqDesign_wrapper      | 
+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+--------------+----------------------------------------------------------------------+

Note: The table above shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once. "Hierarchical Name" reflects the Distributed RAM name as it appears in the hierarchical module and only part of it is displayed.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (\U0/BUS_RST_RX_SYNC_CORE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5 ) is unused and will be removed from module ZynqDesign_axi_ethernetlite_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/BUS_RST_RX_SYNC_CORE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6 ) is unused and will be removed from module ZynqDesign_axi_ethernetlite_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/BUS_RST_TX_SYNC_CORE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5 ) is unused and will be removed from module ZynqDesign_axi_ethernetlite_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/BUS_RST_TX_SYNC_CORE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6 ) is unused and will be removed from module ZynqDesign_axi_ethernetlite_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/CDC_PHY_TX_EN_O/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 ) is unused and will be removed from module ZynqDesign_axi_ethernetlite_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/CDC_PHY_TX_EN_O/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ) is unused and will be removed from module ZynqDesign_axi_ethernetlite_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/CDC_PHY_TX_EN_O/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5 ) is unused and will be removed from module ZynqDesign_axi_ethernetlite_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/CDC_PHY_TX_EN_O/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6 ) is unused and will be removed from module ZynqDesign_axi_ethernetlite_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/CDC_PHY_TX_DATA_OUT/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 ) is unused and will be removed from module ZynqDesign_axi_ethernetlite_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/CDC_PHY_TX_DATA_OUT/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 ) is unused and will be removed from module ZynqDesign_axi_ethernetlite_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/CDC_PHY_TX_DATA_OUT/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 ) is unused and will be removed from module ZynqDesign_axi_ethernetlite_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/CDC_PHY_TX_DATA_OUT/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 ) is unused and will be removed from module ZynqDesign_axi_ethernetlite_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/CDC_PHY_TX_DATA_OUT/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 ) is unused and will be removed from module ZynqDesign_axi_ethernetlite_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/CDC_PHY_TX_DATA_OUT/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 ) is unused and will be removed from module ZynqDesign_axi_ethernetlite_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/CDC_PHY_TX_DATA_OUT/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 ) is unused and will be removed from module ZynqDesign_axi_ethernetlite_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/CDC_PHY_TX_DATA_OUT/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 ) is unused and will be removed from module ZynqDesign_axi_ethernetlite_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/CDC_PHY_TX_DATA_OUT/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module ZynqDesign_axi_ethernetlite_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/CDC_PHY_TX_DATA_OUT/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module ZynqDesign_axi_ethernetlite_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/CDC_PHY_TX_DATA_OUT/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module ZynqDesign_axi_ethernetlite_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/CDC_PHY_TX_DATA_OUT/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module ZynqDesign_axi_ethernetlite_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/CDC_PHY_TX_DATA_OUT/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6 ) is unused and will be removed from module ZynqDesign_axi_ethernetlite_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/CDC_PHY_TX_DATA_OUT/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6 ) is unused and will be removed from module ZynqDesign_axi_ethernetlite_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/CDC_PHY_TX_DATA_OUT/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6 ) is unused and will be removed from module ZynqDesign_axi_ethernetlite_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/CDC_PHY_TX_DATA_OUT/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6 ) is unused and will be removed from module ZynqDesign_axi_ethernetlite_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/CDC_FIFO_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5 ) is unused and will be removed from module ZynqDesign_axi_ethernetlite_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/CDC_FIFO_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6 ) is unused and will be removed from module ZynqDesign_axi_ethernetlite_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/CDC_FIFO_EMPTY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ) is unused and will be removed from module ZynqDesign_axi_ethernetlite_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/CDC_FIFO_EMPTY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5 ) is unused and will be removed from module ZynqDesign_axi_ethernetlite_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/CDC_FIFO_EMPTY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6 ) is unused and will be removed from module ZynqDesign_axi_ethernetlite_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/XEMAC_I/EMAC_I/TX/INST_TXBUSFIFOWRITENIBBLECOUNT/PERBIT_GEN[7].FF_RST0_GEN.FDRE_i1 ) is unused and will be removed from module ZynqDesign_axi_ethernetlite_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/XEMAC_I/EMAC_I/TX/INST_TXBUSFIFOWRITENIBBLECOUNT/PERBIT_GEN[6].FF_RST0_GEN.FDRE_i1 ) is unused and will be removed from module ZynqDesign_axi_ethernetlite_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/XEMAC_I/EMAC_I/TX/INST_TXBUSFIFOWRITENIBBLECOUNT/PERBIT_GEN[5].FF_RST0_GEN.FDRE_i1 ) is unused and will be removed from module ZynqDesign_axi_ethernetlite_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/XEMAC_I/EMAC_I/TX/INST_TXBUSFIFOWRITENIBBLECOUNT/PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1 ) is unused and will be removed from module ZynqDesign_axi_ethernetlite_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/XEMAC_I/EMAC_I/TX/INST_TXBUSFIFOWRITENIBBLECOUNT/PERBIT_GEN[3].FF_RST0_GEN.FDRE_i1 ) is unused and will be removed from module ZynqDesign_axi_ethernetlite_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/XEMAC_I/EMAC_I/TX/INST_TXBUSFIFOWRITENIBBLECOUNT/PERBIT_GEN[2].FF_RST0_GEN.FDRE_i1 ) is unused and will be removed from module ZynqDesign_axi_ethernetlite_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/XEMAC_I/EMAC_I/TX/INST_TXBUSFIFOWRITENIBBLECOUNT/PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1 ) is unused and will be removed from module ZynqDesign_axi_ethernetlite_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/XEMAC_I/EMAC_I/TX/INST_TXBUSFIFOWRITENIBBLECOUNT/PERBIT_GEN[0].FF_RST0_GEN.FDRE_i1 ) is unused and will be removed from module ZynqDesign_axi_ethernetlite_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/XEMAC_I/EMAC_I/TX/CDC_TX_EN/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 ) is unused and will be removed from module ZynqDesign_axi_ethernetlite_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/XEMAC_I/EMAC_I/TX/CDC_TX_EN/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ) is unused and will be removed from module ZynqDesign_axi_ethernetlite_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/XEMAC_I/EMAC_I/TX/CDC_TX_EN/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5 ) is unused and will be removed from module ZynqDesign_axi_ethernetlite_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/XEMAC_I/EMAC_I/TX/CDC_TX_EN/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6 ) is unused and will be removed from module ZynqDesign_axi_ethernetlite_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/XEMAC_I/EMAC_I/TX/CDC_PHY_TX_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 ) is unused and will be removed from module ZynqDesign_axi_ethernetlite_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/XEMAC_I/EMAC_I/TX/CDC_PHY_TX_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ) is unused and will be removed from module ZynqDesign_axi_ethernetlite_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/XEMAC_I/EMAC_I/TX/CDC_PHY_TX_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5 ) is unused and will be removed from module ZynqDesign_axi_ethernetlite_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/XEMAC_I/EMAC_I/TX/CDC_PHY_TX_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6 ) is unused and will be removed from module ZynqDesign_axi_ethernetlite_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/XEMAC_I/EMAC_I/COLLISION_SYNC_1 ) is unused and will be removed from module ZynqDesign_axi_ethernetlite_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/XEMAC_I/EMAC_I/COLLISION_SYNC_2 ) is unused and will be removed from module ZynqDesign_axi_ethernetlite_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/XEMAC_I/EMAC_I/CDC_TX_CLK/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5 ) is unused and will be removed from module ZynqDesign_axi_ethernetlite_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/XEMAC_I/EMAC_I/CDC_TX_CLK/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6 ) is unused and will be removed from module ZynqDesign_axi_ethernetlite_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2] ) is unused and will be removed from module ZynqDesign_axi_ethernetlite_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/XEMAC_I/EMAC_I/RX/emac_rx_rd_data_d1_reg[4] ) is unused and will be removed from module ZynqDesign_axi_ethernetlite_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/XEMAC_I/EMAC_I/RX/emac_rx_rd_data_d1_reg[5] ) is unused and will be removed from module ZynqDesign_axi_ethernetlite_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2] ) is unused and will be removed from module ZynqDesign_axi_ethernetlite_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[1] ) is unused and will be removed from module ZynqDesign_axi_ethernetlite_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/reset_gen_ic.rstblk_cc/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg ) is unused and will be removed from module ZynqDesign_axi_ethernetlite_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/reset_gen_ic.rstblk_cc/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg ) is unused and will be removed from module ZynqDesign_axi_ethernetlite_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/reset_gen_ic.rstblk_cc/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg ) is unused and will be removed from module ZynqDesign_axi_ethernetlite_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/reset_gen_ic.rstblk_cc/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg ) is unused and will be removed from module ZynqDesign_axi_ethernetlite_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/reset_gen_ic.rstblk_cc/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg ) is unused and will be removed from module ZynqDesign_axi_ethernetlite_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/reset_gen_ic.rstblk_cc/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg ) is unused and will be removed from module ZynqDesign_axi_ethernetlite_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/reset_gen_ic.rstblk_cc/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg ) is unused and will be removed from module ZynqDesign_axi_ethernetlite_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/reset_gen_ic.rstblk_cc/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg ) is unused and will be removed from module ZynqDesign_axi_ethernetlite_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/reset_gen_ic.rstblk_cc/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg ) is unused and will be removed from module ZynqDesign_axi_ethernetlite_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/reset_gen_ic.rstblk_cc/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg ) is unused and will be removed from module ZynqDesign_axi_ethernetlite_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/reset_gen_ic.rstblk_cc/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg ) is unused and will be removed from module ZynqDesign_axi_ethernetlite_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/reset_gen_ic.rstblk_cc/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg ) is unused and will be removed from module ZynqDesign_axi_ethernetlite_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/LOOPBACK_GEN.CDC_PHY_DV_IN/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 ) is unused and will be removed from module ZynqDesign_axi_ethernetlite_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/LOOPBACK_GEN.CDC_PHY_DV_IN/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ) is unused and will be removed from module ZynqDesign_axi_ethernetlite_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/LOOPBACK_GEN.CDC_PHY_DV_IN/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5 ) is unused and will be removed from module ZynqDesign_axi_ethernetlite_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/LOOPBACK_GEN.CDC_PHY_DV_IN/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6 ) is unused and will be removed from module ZynqDesign_axi_ethernetlite_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/LOOPBACK_GEN.CDC_PHY_RX_DATA_IN/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 ) is unused and will be removed from module ZynqDesign_axi_ethernetlite_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/LOOPBACK_GEN.CDC_PHY_RX_DATA_IN/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 ) is unused and will be removed from module ZynqDesign_axi_ethernetlite_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/LOOPBACK_GEN.CDC_PHY_RX_DATA_IN/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 ) is unused and will be removed from module ZynqDesign_axi_ethernetlite_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/LOOPBACK_GEN.CDC_PHY_RX_DATA_IN/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 ) is unused and will be removed from module ZynqDesign_axi_ethernetlite_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/LOOPBACK_GEN.CDC_PHY_RX_DATA_IN/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 ) is unused and will be removed from module ZynqDesign_axi_ethernetlite_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/LOOPBACK_GEN.CDC_PHY_RX_DATA_IN/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 ) is unused and will be removed from module ZynqDesign_axi_ethernetlite_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/LOOPBACK_GEN.CDC_PHY_RX_DATA_IN/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 ) is unused and will be removed from module ZynqDesign_axi_ethernetlite_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/LOOPBACK_GEN.CDC_PHY_RX_DATA_IN/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 ) is unused and will be removed from module ZynqDesign_axi_ethernetlite_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/LOOPBACK_GEN.CDC_PHY_RX_DATA_IN/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module ZynqDesign_axi_ethernetlite_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/LOOPBACK_GEN.CDC_PHY_RX_DATA_IN/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module ZynqDesign_axi_ethernetlite_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/LOOPBACK_GEN.CDC_PHY_RX_DATA_IN/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module ZynqDesign_axi_ethernetlite_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/LOOPBACK_GEN.CDC_PHY_RX_DATA_IN/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module ZynqDesign_axi_ethernetlite_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/LOOPBACK_GEN.CDC_PHY_RX_DATA_IN/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6 ) is unused and will be removed from module ZynqDesign_axi_ethernetlite_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/LOOPBACK_GEN.CDC_PHY_RX_DATA_IN/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6 ) is unused and will be removed from module ZynqDesign_axi_ethernetlite_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/LOOPBACK_GEN.CDC_PHY_RX_DATA_IN/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6 ) is unused and will be removed from module ZynqDesign_axi_ethernetlite_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/LOOPBACK_GEN.CDC_PHY_RX_DATA_IN/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6 ) is unused and will be removed from module ZynqDesign_axi_ethernetlite_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/I_AXI_NATIVE_IPIF/AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[1] ) is unused and will be removed from module ZynqDesign_axi_ethernetlite_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/I_AXI_NATIVE_IPIF/AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[0] ) is unused and will be removed from module ZynqDesign_axi_ethernetlite_0_0.
INFO: [Synth 8-3332] Sequential element (\RMII_FIXED.I_RX/RX_100_MBPS.fifo_din_dv_reg ) is unused and will be removed from module mii_to_rmii.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:02:46 ; elapsed = 00:02:54 . Memory (MB): peak = 735.422 ; gain = 563.047
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:02:46 ; elapsed = 00:02:54 . Memory (MB): peak = 735.422 ; gain = 563.047

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'ZynqDesign_i/ethernetlite_0/phy_tx_clk' to pin 'ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q'
INFO: [Synth 8-5578] Moved timing constraint from pin 'ZynqDesign_i/ethernetlite_0/phy_rx_clk' to pin 'ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q'
INFO: [Synth 8-5578] Moved timing constraint from pin 'ZynqDesign_i/clk_wiz_0/inst/clk_in1' to pin 'ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O'
INFO: Moved 3 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:01 ; elapsed = 00:03:10 . Memory (MB): peak = 863.055 ; gain = 690.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:02 ; elapsed = 00:03:11 . Memory (MB): peak = 888.711 ; gain = 716.336
---------------------------------------------------------------------------------
Finished Parallel Timing Optimization  : Time (s): cpu = 00:03:02 ; elapsed = 00:03:11 . Memory (MB): peak = 888.711 ; gain = 716.336

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:03:02 ; elapsed = 00:03:11 . Memory (MB): peak = 888.711 ; gain = 716.336
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (\U0/XEMAC_I/reg_data_out_reg[30] ) is unused and will be removed from module ZynqDesign_axi_ethernetlite_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/XEMAC_I/reg_data_out_reg[29] ) is unused and will be removed from module ZynqDesign_axi_ethernetlite_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/XEMAC_I/reg_data_out_reg[28] ) is unused and will be removed from module ZynqDesign_axi_ethernetlite_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/XEMAC_I/reg_data_out_reg[27] ) is unused and will be removed from module ZynqDesign_axi_ethernetlite_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/XEMAC_I/reg_data_out_reg[26] ) is unused and will be removed from module ZynqDesign_axi_ethernetlite_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/XEMAC_I/reg_data_out_reg[25] ) is unused and will be removed from module ZynqDesign_axi_ethernetlite_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/XEMAC_I/reg_data_out_reg[24] ) is unused and will be removed from module ZynqDesign_axi_ethernetlite_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/XEMAC_I/reg_data_out_reg[23] ) is unused and will be removed from module ZynqDesign_axi_ethernetlite_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/XEMAC_I/reg_data_out_reg[22] ) is unused and will be removed from module ZynqDesign_axi_ethernetlite_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/XEMAC_I/reg_data_out_reg[21] ) is unused and will be removed from module ZynqDesign_axi_ethernetlite_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/XEMAC_I/reg_data_out_reg[20] ) is unused and will be removed from module ZynqDesign_axi_ethernetlite_0_0.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:05 ; elapsed = 00:03:14 . Memory (MB): peak = 899.055 ; gain = 726.680
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 21 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 20 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 18 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 17 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 16 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 27 to 8 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 31 to 8 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 44 to 10 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 41 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 48 to 8 by creating 6 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 40 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 39 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 28 to 15 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 29 to 15 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 21 to 11 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 22 to 12 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]_rep__0_n_0 . Fanout reduced from 14 to 8 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[1]_rep__0_n_0 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2_n_0 . Fanout reduced from 26 to 10 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__3_n_0 . Fanout reduced from 17 to 9 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__3_n_0 . Fanout reduced from 14 to 8 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep__3_n_0 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2_n_0 . Fanout reduced from 12 to 7 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2_rep_n_0 . Fanout reduced from 11 to 6 by creating 1 replicas.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:07 ; elapsed = 00:03:16 . Memory (MB): peak = 899.055 ; gain = 726.680
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:07 ; elapsed = 00:03:16 . Memory (MB): peak = 899.055 ; gain = 726.680
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
WARNING: [Synth 8-115] binding instance 'i_0' in module 'fifo_generator_v13_0_0_synth' to reference 'reset_blk_ramfifo' which has no pins
WARNING: [Synth 8-115] binding instance 'i_0' in module 'fifo_generator_v13_0_0_synth_45' to reference 'reset_blk_ramfifo_47' which has no pins
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:07 ; elapsed = 00:03:17 . Memory (MB): peak = 899.055 ; gain = 726.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:08 ; elapsed = 00:03:17 . Memory (MB): peak = 899.055 ; gain = 726.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:08 ; elapsed = 00:03:17 . Memory (MB): peak = 899.055 ; gain = 726.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:08 ; elapsed = 00:03:17 . Memory (MB): peak = 899.055 ; gain = 726.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | memory_reg[3]  | 4      | 20         | 20     | 0       | 0      | 0      | 0      | 
|dsrl__1     | memory_reg[3]  | 4      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__2     | memory_reg[31] | 32     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__3     | memory_reg[31] | 32     | 13         | 0      | 13      | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BIBUF      |   130|
|2     |BUFG       |     5|
|3     |BUFGMUX    |     1|
|4     |CARRY4     |    27|
|5     |LUT1       |   204|
|6     |LUT2       |   160|
|7     |LUT3       |   412|
|8     |LUT4       |   284|
|9     |LUT5       |   292|
|10    |LUT6       |   427|
|11    |MMCME2_ADV |     1|
|12    |MULT_AND   |    17|
|13    |MUXCY      |    25|
|14    |MUXCY_L    |     3|
|15    |MUXF7      |     1|
|16    |PS7        |     1|
|17    |RAM16X1S   |     4|
|18    |RAM32M     |     2|
|19    |RAMB36E1   |     4|
|20    |SRL16      |     1|
|21    |SRL16E     |    26|
|22    |SRLC32E    |    47|
|23    |XORCY      |    24|
|24    |FDCE       |   110|
|25    |FDPE       |    56|
|26    |FDR        |   190|
|27    |FDRE       |  1276|
|28    |FDS        |     2|
|29    |FDSE       |   141|
|30    |IBUF       |    20|
|31    |OBUF       |    12|
+------+-----------+------+

Report Instance Areas: 
+------+---------------------------------------------------------------------------+--------------------------------------------------------------+------+
|      |Instance                                                                   |Module                                                        |Cells |
+------+---------------------------------------------------------------------------+--------------------------------------------------------------+------+
|1     |top                                                                        |                                                              |  3905|
|2     |  ZynqDesign_i                                                             |ZynqDesign                                                    |  3876|
|3     |    clk_wiz_0                                                              |ZynqDesign_clk_wiz_0_0                                        |     4|
|4     |      inst                                                                 |ZynqDesign_clk_wiz_0_0_clk_wiz                                |     4|
|5     |    ethernetlite_0                                                         |ZynqDesign_axi_ethernetlite_0_0                               |  1318|
|6     |      U0                                                                   |axi_ethernetlite                                              |  1318|
|7     |        BUS_RST_RX_SYNC_CORE_I                                             |cdc_sync                                                      |     4|
|8     |        BUS_RST_TX_SYNC_CORE_I                                             |cdc_sync_11                                                   |     4|
|9     |        CDC_PHY_TX_DATA_OUT                                                |cdc_sync__parameterized3                                      |     8|
|10    |        CDC_PHY_TX_EN_O                                                    |cdc_sync__parameterized2                                      |     2|
|11    |        I_AXI_NATIVE_IPIF                                                  |axi_interface                                                 |   150|
|12    |        \LOOPBACK_GEN.CDC_PHY_DV_IN                                        |cdc_sync__parameterized0                                      |     2|
|13    |        \LOOPBACK_GEN.CDC_PHY_RX_DATA_IN                                   |cdc_sync__parameterized1                                      |     8|
|14    |        XEMAC_I                                                            |xemac                                                         |  1120|
|15    |          EMAC_I                                                           |axi_ethernetlite_v3_0_4_emac                                  |   927|
|16    |            CDC_TX_CLK                                                     |cdc_sync_36                                                   |     4|
|17    |            NODEMACADDRRAMI                                                |MacAddrRAM                                                    |     4|
|18    |              ram16x4i                                                     |ram16x4                                                       |     4|
|19    |            RX                                                             |receive                                                       |   320|
|20    |              INST_CRCGENRX                                                |crcgenrx                                                      |    69|
|21    |              INST_RX_INTRFCE                                              |rx_intrfce                                                    |   145|
|22    |                CDC_FIFO_RST                                               |cdc_sync_42                                                   |     4|
|23    |                I_RX_FIFO                                                  |async_fifo_fg_43                                              |   141|
|24    |                  \LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM  |fifo_generator_v13_0_0_44                                     |   141|
|25    |                    inst_fifo_gen                                          |fifo_generator_v13_0_0_synth_45                               |   141|
|26    |                      \gconvfifo.rf                                        |fifo_generator_top_46                                         |   134|
|27    |                        \grf.rf                                            |fifo_generator_ramfifo_48                                     |   134|
|28    |                          \gntv_or_sync_fifo.gcx.clkx                      |clk_x_pntrs_49                                                |    48|
|29    |                            \gsync_stage[1].rd_stg_inst                    |synchronizer_ff_59                                            |     4|
|30    |                            \gsync_stage[1].wr_stg_inst                    |synchronizer_ff_60                                            |     4|
|31    |                            \gsync_stage[2].rd_stg_inst                    |synchronizer_ff_61                                            |     7|
|32    |                            \gsync_stage[2].wr_stg_inst                    |synchronizer_ff_62                                            |     7|
|33    |                          \gntv_or_sync_fifo.gl0.rd                        |rd_logic_50                                                   |    21|
|34    |                            \gras.rsts                                     |rd_status_flags_as_57                                         |     3|
|35    |                            \grhf.rhf                                      |rd_handshaking_flags                                          |     3|
|36    |                            rpntr                                          |rd_bin_cntr_58                                                |    15|
|37    |                          \gntv_or_sync_fifo.gl0.wr                        |wr_logic_51                                                   |    20|
|38    |                            \gwas.wsts                                     |wr_status_flags_as_55                                         |     4|
|39    |                            wpntr                                          |wr_bin_cntr_56                                                |    16|
|40    |                          \gntv_or_sync_fifo.mem                           |memory_52                                                     |    23|
|41    |                            \gdm.dm                                        |dmem_54                                                       |    23|
|42    |                          rstblk                                           |reset_blk_ramfifo__parameterized0_53                          |    22|
|43    |                      \reset_gen_ic.rstblk_cc                              |reset_blk_ramfifo_47                                          |     7|
|44    |              INST_RX_STATE                                                |rx_statemachine                                               |   101|
|45    |            TX                                                             |transmit                                                      |   536|
|46    |              CDC_PHY_TX_RST                                               |cdc_sync__parameterized6                                      |     2|
|47    |              CDC_TX_EN                                                    |cdc_sync__parameterized5                                      |     3|
|48    |              INST_CRCCOUNTER                                              |ld_arith_reg__parameterized1                                  |    16|
|49    |              INST_CRCGENTX                                                |crcgentx                                                      |    63|
|50    |                NSR                                                        |crcnibshiftreg                                                |    63|
|51    |              INST_DEFERRAL_CONTROL                                        |deferral                                                      |    32|
|52    |                inst_deferral_state                                        |defer_state                                                   |    10|
|53    |                inst_ifgp1_count                                           |cntr5bit_40                                                   |    11|
|54    |                inst_ifgp2_count                                           |cntr5bit_41                                                   |    11|
|55    |              INST_TXBUSFIFOWRITENIBBLECOUNT                               |ld_arith_reg__parameterized0                                  |    16|
|56    |              INST_TXNIBBLECOUNT                                           |ld_arith_reg                                                  |    64|
|57    |              INST_TX_INTRFCE                                              |tx_intrfce                                                    |   141|
|58    |                CDC_FIFO_EMPTY                                             |cdc_sync__parameterized4                                      |     3|
|59    |                I_TX_FIFO                                                  |async_fifo_fg                                                 |   137|
|60    |                  \LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM  |fifo_generator_v13_0_0                                        |   137|
|61    |                    inst_fifo_gen                                          |fifo_generator_v13_0_0_synth                                  |   137|
|62    |                      \gconvfifo.rf                                        |fifo_generator_top                                            |   130|
|63    |                        \grf.rf                                            |fifo_generator_ramfifo                                        |   130|
|64    |                          \gntv_or_sync_fifo.gcx.clkx                      |clk_x_pntrs                                                   |    44|
|65    |                            \gsync_stage[1].rd_stg_inst                    |synchronizer_ff                                               |     4|
|66    |                            \gsync_stage[1].wr_stg_inst                    |synchronizer_ff_37                                            |     4|
|67    |                            \gsync_stage[2].rd_stg_inst                    |synchronizer_ff_38                                            |     7|
|68    |                            \gsync_stage[2].wr_stg_inst                    |synchronizer_ff_39                                            |     7|
|69    |                          \gntv_or_sync_fifo.gl0.rd                        |rd_logic                                                      |    20|
|70    |                            \gras.rsts                                     |rd_status_flags_as                                            |     4|
|71    |                            rpntr                                          |rd_bin_cntr                                                   |    16|
|72    |                          \gntv_or_sync_fifo.gl0.wr                        |wr_logic                                                      |    25|
|73    |                            \gwas.wsts                                     |wr_status_flags_as                                            |     4|
|74    |                            wpntr                                          |wr_bin_cntr                                                   |    21|
|75    |                          \gntv_or_sync_fifo.mem                           |memory                                                        |    19|
|76    |                            \gdm.dm                                        |dmem                                                          |    19|
|77    |                          rstblk                                           |reset_blk_ramfifo__parameterized0                             |    22|
|78    |                      \reset_gen_ic.rstblk_cc                              |reset_blk_ramfifo                                             |     7|
|79    |              INST_TX_STATE_MACHINE                                        |tx_statemachine                                               |   156|
|80    |                PRE_SFD_count                                              |cntr5bit                                                      |    17|
|81    |              ONR_HOT_MUX                                                  |mux_onehot_f                                                  |     8|
|82    |          RX_PING                                                          |emac_dpram                                                    |     1|
|83    |            dpram_blkmem                                                   |blk_mem_gen_wrapper_29                                        |     1|
|84    |              \FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN               |blk_mem_gen_v8_3_0_30                                         |     1|
|85    |                inst_blk_mem_gen                                           |blk_mem_gen_v8_3_0_synth_31                                   |     1|
|86    |                  \gnativebmg.native_blk_mem_gen                           |blk_mem_gen_top_32                                            |     1|
|87    |                    \valid.cstr                                            |blk_mem_gen_generic_cstr_33                                   |     1|
|88    |                      \ramloop[0].ram.r                                    |blk_mem_gen_prim_width_34                                     |     1|
|89    |                        \prim_noinit.ram                                   |blk_mem_gen_prim_wrapper_35                                   |     1|
|90    |          \RX_PONG_GEN.RX_PONG_I                                           |emac_dpram_12                                                 |     1|
|91    |            dpram_blkmem                                                   |blk_mem_gen_wrapper_22                                        |     1|
|92    |              \FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN               |blk_mem_gen_v8_3_0_23                                         |     1|
|93    |                inst_blk_mem_gen                                           |blk_mem_gen_v8_3_0_synth_24                                   |     1|
|94    |                  \gnativebmg.native_blk_mem_gen                           |blk_mem_gen_top_25                                            |     1|
|95    |                    \valid.cstr                                            |blk_mem_gen_generic_cstr_26                                   |     1|
|96    |                      \ramloop[0].ram.r                                    |blk_mem_gen_prim_width_27                                     |     1|
|97    |                        \prim_noinit.ram                                   |blk_mem_gen_prim_wrapper_28                                   |     1|
|98    |          TX_PING                                                          |emac_dpram_13                                                 |     5|
|99    |            dpram_blkmem                                                   |blk_mem_gen_wrapper_15                                        |     5|
|100   |              \FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN               |blk_mem_gen_v8_3_0_16                                         |     5|
|101   |                inst_blk_mem_gen                                           |blk_mem_gen_v8_3_0_synth_17                                   |     5|
|102   |                  \gnativebmg.native_blk_mem_gen                           |blk_mem_gen_top_18                                            |     5|
|103   |                    \valid.cstr                                            |blk_mem_gen_generic_cstr_19                                   |     5|
|104   |                      \ramloop[0].ram.r                                    |blk_mem_gen_prim_width_20                                     |     5|
|105   |                        \prim_noinit.ram                                   |blk_mem_gen_prim_wrapper_21                                   |     5|
|106   |          \TX_PONG_GEN.TX_PONG_I                                           |emac_dpram_14                                                 |    65|
|107   |            dpram_blkmem                                                   |blk_mem_gen_wrapper                                           |    65|
|108   |              \FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN               |blk_mem_gen_v8_3_0                                            |    65|
|109   |                inst_blk_mem_gen                                           |blk_mem_gen_v8_3_0_synth                                      |    65|
|110   |                  \gnativebmg.native_blk_mem_gen                           |blk_mem_gen_top                                               |    65|
|111   |                    \valid.cstr                                            |blk_mem_gen_generic_cstr                                      |    65|
|112   |                      \ramloop[0].ram.r                                    |blk_mem_gen_prim_width                                        |    65|
|113   |                        \prim_noinit.ram                                   |blk_mem_gen_prim_wrapper                                      |    65|
|114   |    gpio_btns                                                              |ZynqDesign_axi_gpio_0_2                                       |   113|
|115   |      U0                                                                   |axi_gpio                                                      |   113|
|116   |        AXI_LITE_IPIF_I                                                    |axi_lite_ipif_8                                               |    60|
|117   |          I_SLAVE_ATTACHMENT                                               |slave_attachment_9                                            |    60|
|118   |            I_DECODER                                                      |address_decoder_10                                            |    16|
|119   |        gpio_core_1                                                        |GPIO_Core                                                     |    46|
|120   |          \Not_Dual.INPUT_DOUBLE_REGS3                                     |cdc_sync__parameterized7                                      |    20|
|121   |    gpio_leds                                                              |ZynqDesign_axi_gpio_0_1                                       |   149|
|122   |      U0                                                                   |axi_gpio__parameterized1                                      |   149|
|123   |        AXI_LITE_IPIF_I                                                    |axi_lite_ipif_5                                               |    69|
|124   |          I_SLAVE_ATTACHMENT                                               |slave_attachment_6                                            |    69|
|125   |            I_DECODER                                                      |address_decoder_7                                             |    22|
|126   |        gpio_core_1                                                        |GPIO_Core__parameterized0                                     |    70|
|127   |          \Not_Dual.INPUT_DOUBLE_REGS3                                     |cdc_sync__parameterized8                                      |    32|
|128   |    gpio_sws                                                               |ZynqDesign_axi_gpio_0_0                                       |   149|
|129   |      U0                                                                   |axi_gpio__parameterized3                                      |   149|
|130   |        AXI_LITE_IPIF_I                                                    |axi_lite_ipif                                                 |    69|
|131   |          I_SLAVE_ATTACHMENT                                               |slave_attachment                                              |    69|
|132   |            I_DECODER                                                      |address_decoder                                               |    22|
|133   |        gpio_core_1                                                        |GPIO_Core__parameterized1                                     |    70|
|134   |          \Not_Dual.INPUT_DOUBLE_REGS3                                     |cdc_sync__parameterized9                                      |    32|
|135   |    mii_to_rmii_0                                                          |ZynqDesign_mii_to_rmii_0_0                                    |   134|
|136   |      U0                                                                   |mii_to_rmii                                                   |   134|
|137   |        \RMII_FIXED.I_RX                                                   |rmii_rx_fixed                                                 |    74|
|138   |          \RX_100_MBPS.I_SRL_FIFO                                          |SRL_FIFO                                                      |    30|
|139   |        \RMII_FIXED.I_TX                                                   |rmii_tx_fixed                                                 |    25|
|140   |    ps7                                                                    |ZynqDesign_processing_system7_0_0                             |   291|
|141   |      inst                                                                 |processing_system7_v5_5_processing_system7                    |   291|
|142   |        xlnx_axi_wrshim_unwrap_inst_gp0                                    |xlnx_axi_wrshim_unwrap                                        |    18|
|143   |        xlnx_axi_wrshim_unwrap_inst_gp1                                    |xlnx_axi_wrshim_unwrap_4                                      |    18|
|144   |    ps7_axi_periph                                                         |ZynqDesign_processing_system7_0_axi_periph_0                  |  1650|
|145   |      xbar                                                                 |ZynqDesign_xbar_0                                             |   375|
|146   |        inst                                                               |axi_crossbar_v2_1_7_axi_crossbar                              |   375|
|147   |          \gen_sasd.crossbar_sasd_0                                        |axi_crossbar_v2_1_7_crossbar_sasd                             |   375|
|148   |            addr_arbiter_inst                                              |axi_crossbar_v2_1_7_addr_arbiter_sasd                         |   141|
|149   |            \gen_decerr.decerr_slave_inst                                  |axi_crossbar_v2_1_7_decerr_slave                              |    14|
|150   |            reg_slice_r                                                    |axi_register_slice_v2_1_6_axic_register_slice__parameterized8 |   186|
|151   |            splitter_ar                                                    |axi_crossbar_v2_1_7_splitter__parameterized0                  |     5|
|152   |            splitter_aw                                                    |axi_crossbar_v2_1_7_splitter                                  |    15|
|153   |      s00_couplers                                                         |s00_couplers_imp_1IG5VV6                                      |  1275|
|154   |        auto_pc                                                            |ZynqDesign_auto_pc_0                                          |  1275|
|155   |          inst                                                             |axi_protocol_converter_v2_1_6_axi_protocol_converter          |  1275|
|156   |            \gen_axilite.gen_b2s_conv.axilite_b2s                          |axi_protocol_converter_v2_1_6_b2s                             |  1275|
|157   |              \RD.ar_channel_0                                             |axi_protocol_converter_v2_1_6_b2s_ar_channel                  |   197|
|158   |                ar_cmd_fsm_0                                               |axi_protocol_converter_v2_1_6_b2s_rd_cmd_fsm                  |    35|
|159   |                cmd_translator_0                                           |axi_protocol_converter_v2_1_6_b2s_cmd_translator_1            |   150|
|160   |                  incr_cmd_0                                               |axi_protocol_converter_v2_1_6_b2s_incr_cmd_2                  |    56|
|161   |                  wrap_cmd_0                                               |axi_protocol_converter_v2_1_6_b2s_wrap_cmd_3                  |    89|
|162   |              \RD.r_channel_0                                              |axi_protocol_converter_v2_1_6_b2s_r_channel                   |   180|
|163   |                rd_data_fifo_0                                             |axi_protocol_converter_v2_1_6_b2s_simple_fifo__parameterized1 |   115|
|164   |                transaction_fifo_0                                         |axi_protocol_converter_v2_1_6_b2s_simple_fifo__parameterized2 |    51|
|165   |              SI_REG                                                       |axi_register_slice_v2_1_6_axi_register_slice                  |   615|
|166   |                ar_pipe                                                    |axi_register_slice_v2_1_6_axic_register_slice                 |   208|
|167   |                aw_pipe                                                    |axi_register_slice_v2_1_6_axic_register_slice_0               |   208|
|168   |                b_pipe                                                     |axi_register_slice_v2_1_6_axic_register_slice__parameterized1 |    50|
|169   |                r_pipe                                                     |axi_register_slice_v2_1_6_axic_register_slice__parameterized2 |   149|
|170   |              \WR.aw_channel_0                                             |axi_protocol_converter_v2_1_6_b2s_aw_channel                  |   201|
|171   |                aw_cmd_fsm_0                                               |axi_protocol_converter_v2_1_6_b2s_wr_cmd_fsm                  |    38|
|172   |                cmd_translator_0                                           |axi_protocol_converter_v2_1_6_b2s_cmd_translator              |   147|
|173   |                  incr_cmd_0                                               |axi_protocol_converter_v2_1_6_b2s_incr_cmd                    |    54|
|174   |                  wrap_cmd_0                                               |axi_protocol_converter_v2_1_6_b2s_wrap_cmd                    |    89|
|175   |              \WR.b_channel_0                                              |axi_protocol_converter_v2_1_6_b2s_b_channel                   |    81|
|176   |                bid_fifo_0                                                 |axi_protocol_converter_v2_1_6_b2s_simple_fifo                 |    46|
|177   |                bresp_fifo_0                                               |axi_protocol_converter_v2_1_6_b2s_simple_fifo__parameterized0 |    10|
|178   |    rst_ps7_100M                                                           |ZynqDesign_rst_processing_system7_0_100M_0                    |    68|
|179   |      U0                                                                   |proc_sys_reset                                                |    68|
|180   |        EXT_LPF                                                            |lpf                                                           |    23|
|181   |          \ACTIVE_LOW_AUX.ACT_LO_AUX                                       |cdc_sync__parameterized11                                     |     5|
|182   |          \ACTIVE_LOW_EXT.ACT_LO_EXT                                       |cdc_sync__parameterized10                                     |     5|
|183   |        SEQ                                                                |sequence_psr                                                  |    40|
|184   |          SEQ_COUNTER                                                      |upcnt_n                                                       |    14|
|185   |    xlconstant_0                                                           |ZynqDesign_xlconstant_0_0                                     |     0|
+------+---------------------------------------------------------------------------+--------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:08 ; elapsed = 00:03:17 . Memory (MB): peak = 899.055 ; gain = 726.680
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:41 ; elapsed = 00:02:57 . Memory (MB): peak = 899.055 ; gain = 452.648
Synthesis Optimization Complete : Time (s): cpu = 00:03:08 ; elapsed = 00:03:18 . Memory (MB): peak = 899.055 ; gain = 726.680
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 321 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. ZynqDesign_i/clk_wiz_0/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.RX_IBUF_INST 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.TX_IBUF_INST 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 227 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 10 instances
  BUFGMUX => BUFGCTRL (inverted pins: CE0): 1 instances
  FDR => FDRE: 190 instances
  FDS => FDSE: 2 instances
  MULT_AND => LUT2: 17 instances
  RAM16X1S => RAM32X1S (RAMS32): 4 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 2 instances
  SRL16 => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
777 Infos, 46 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:05 ; elapsed = 00:03:13 . Memory (MB): peak = 899.055 ; gain = 629.738
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 899.055 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Nov 13 14:03:10 2015...
