$comment
	File created using the following command:
		vcd file romMif.msim.vcd -direction
$end
$date
	Thu Sep 13 20:42:32 2018
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module statemachine_vhd_vec_tst $end
$var wire 1 ! A $end
$var wire 1 " clk $end
$var wire 1 # saida [6] $end
$var wire 1 $ saida [5] $end
$var wire 1 % saida [4] $end
$var wire 1 & saida [3] $end
$var wire 1 ' saida [2] $end
$var wire 1 ( saida [1] $end
$var wire 1 ) saida [0] $end

$scope module i1 $end
$var wire 1 * gnd $end
$var wire 1 + vcc $end
$var wire 1 , unknown $end
$var wire 1 - devoe $end
$var wire 1 . devclrn $end
$var wire 1 / devpor $end
$var wire 1 0 ww_devoe $end
$var wire 1 1 ww_devclrn $end
$var wire 1 2 ww_devpor $end
$var wire 1 3 ww_A $end
$var wire 1 4 ww_clk $end
$var wire 1 5 ww_saida [6] $end
$var wire 1 6 ww_saida [5] $end
$var wire 1 7 ww_saida [4] $end
$var wire 1 8 ww_saida [3] $end
$var wire 1 9 ww_saida [2] $end
$var wire 1 : ww_saida [1] $end
$var wire 1 ; ww_saida [0] $end
$var wire 1 < \clk~inputclkctrl_INCLK_bus\ [3] $end
$var wire 1 = \clk~inputclkctrl_INCLK_bus\ [2] $end
$var wire 1 > \clk~inputclkctrl_INCLK_bus\ [1] $end
$var wire 1 ? \clk~inputclkctrl_INCLK_bus\ [0] $end
$var wire 1 @ \saida[0]~output_o\ $end
$var wire 1 A \saida[1]~output_o\ $end
$var wire 1 B \saida[2]~output_o\ $end
$var wire 1 C \saida[3]~output_o\ $end
$var wire 1 D \saida[4]~output_o\ $end
$var wire 1 E \saida[5]~output_o\ $end
$var wire 1 F \saida[6]~output_o\ $end
$var wire 1 G \clk~input_o\ $end
$var wire 1 H \clk~inputclkctrl_outclk\ $end
$var wire 1 I \rom|content~3_combout\ $end
$var wire 1 J \rom|content~4_combout\ $end
$var wire 1 K \A~input_o\ $end
$var wire 1 L \rom|content~0_combout\ $end
$var wire 1 M \rom|content~1_combout\ $end
$var wire 1 N \rom|content~2_combout\ $end
$var wire 1 O \reg|q\ [1] $end
$var wire 1 P \reg|q\ [0] $end
$var wire 1 Q \rom|ALT_INV_content~2_combout\ $end
$var wire 1 R \rom|ALT_INV_content~1_combout\ $end
$var wire 1 S \rom|ALT_INV_content~0_combout\ $end
$var wire 1 T \reg|ALT_INV_q\ [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
0"
0*
1+
x,
1-
1.
1/
10
11
12
13
04
0@
1A
0B
0C
0D
0E
1F
0G
0H
0I
1J
1K
1L
1M
0N
1Q
0R
0S
15
06
07
08
09
1:
0;
0O
0P
1T
1<
1=
1>
0?
1#
0$
0%
0&
0'
1(
0)
$end
#40000
1"
14
1G
1?
1H
1P
0T
1I
0J
0L
1S
0A
0:
1@
0(
1;
1)
#80000
0"
04
0G
0?
0H
#120000
1"
14
1G
1?
1H
1O
0P
1T
0I
0M
1R
1A
1:
1B
1(
19
1'
#160000
0"
04
0G
0?
0H
#200000
1"
14
1G
1?
1H
0O
1J
1L
1M
0R
0S
0@
0B
0;
09
0)
0'
#240000
0"
04
0G
0?
0H
#280000
1"
14
1G
1?
1H
1P
0T
1I
0J
0L
1S
0A
0:
1@
0(
1;
1)
#320000
0"
04
0G
0?
0H
#360000
1"
14
1G
1?
1H
1O
0P
1T
0I
0M
1R
1A
1:
1B
1(
19
1'
#400000
0"
04
0G
0?
0H
#410000
0!
03
0K
1L
1M
0R
0S
0@
0B
0;
09
0)
0'
#440000
1"
14
1G
1?
1H
0O
1J
0L
0M
1R
1S
1@
1B
1;
19
1)
1'
#480000
0"
04
0G
0?
0H
#520000
1"
14
1G
1?
1H
1P
0T
1I
0J
1M
0R
0A
0:
0B
0(
09
0'
#560000
0"
04
0G
0?
0H
#600000
1"
14
1G
1?
1H
1O
0P
1T
0I
1L
0S
1A
1:
0@
1(
0;
0)
#640000
0"
04
0G
0?
0H
#680000
1"
14
1G
1?
1H
0O
1J
0L
0M
1R
1S
1@
1B
1;
19
1)
1'
#720000
0"
04
0G
0?
0H
#760000
1"
14
1G
1?
1H
1P
0T
1I
0J
1M
0R
0A
0:
0B
0(
09
0'
#800000
0"
04
0G
0?
0H
#840000
1"
14
1G
1?
1H
1O
0P
1T
0I
1L
0S
1A
1:
0@
1(
0;
0)
#880000
0"
04
0G
0?
0H
#920000
1"
14
1G
1?
1H
0O
1J
0L
0M
1R
1S
1@
1B
1;
19
1)
1'
#960000
0"
04
0G
0?
0H
#1000000
