# Homework 4: Timed Counter VHDL
## by: Kenneth Vincent


## overveiw
This homework is about making a timed counter and its testbench

## Deliverables

![Screenshot of ModelSim running the timed counter with no failure.](docs/assets/hw4.png)
