{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1771484144663 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1771484144682 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 19 14:55:44 2026 " "Processing started: Thu Feb 19 14:55:44 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1771484144682 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771484144682 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3a -c lab3a " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3a -c lab3a" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771484144682 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1771484145272 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1771484145272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file add_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_1bit " "Found entity 1: add_1bit" {  } { { "add_1bit.v" "" { Text "C:/Users/Win11/Desktop/lab3a/add_1bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771484154277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771484154277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file add_4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_4bit " "Found entity 1: add_4bit" {  } { { "add_4bit.v" "" { Text "C:/Users/Win11/Desktop/lab3a/add_4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771484154277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771484154277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "newcircuita.v 1 1 " "Found 1 design units, including 1 entities, in source file newcircuita.v" { { "Info" "ISGN_ENTITY_NAME" "1 newcircuita " "Found entity 1: newcircuita" {  } { { "newcircuita.v" "" { Text "C:/Users/Win11/Desktop/lab3a/newcircuita.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771484154277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771484154277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuitb.v 1 1 " "Found 1 design units, including 1 entities, in source file circuitb.v" { { "Info" "ISGN_ENTITY_NAME" "1 circuitb " "Found entity 1: circuitb" {  } { { "circuitb.v" "" { Text "C:/Users/Win11/Desktop/lab3a/circuitb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771484154293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771484154293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "mux2to1.v" "" { Text "C:/Users/Win11/Desktop/lab3a/mux2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771484154293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771484154293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.v" "" { Text "C:/Users/Win11/Desktop/lab3a/comparator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771484154293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771484154293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_7seg " "Found entity 1: decoder_7seg" {  } { { "decoder_7seg.v" "" { Text "C:/Users/Win11/Desktop/lab3a/decoder_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771484154293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771484154293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file register_4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_4bit " "Found entity 1: register_4bit" {  } { { "register_4bit.v" "" { Text "C:/Users/Win11/Desktop/lab3a/register_4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771484154309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771484154309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upper_circuit.v 1 1 " "Found 1 design units, including 1 entities, in source file upper_circuit.v" { { "Info" "ISGN_ENTITY_NAME" "1 upper_circuit " "Found entity 1: upper_circuit" {  } { { "upper_circuit.v" "" { Text "C:/Users/Win11/Desktop/lab3a/upper_circuit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771484154309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771484154309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3a.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3a.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3a " "Found entity 1: lab3a" {  } { { "lab3a.v" "" { Text "C:/Users/Win11/Desktop/lab3a/lab3a.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771484154309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771484154309 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout upper_circuit.v(12) " "Verilog HDL Implicit Net warning at upper_circuit.v(12): created implicit net for \"cout\"" {  } { { "upper_circuit.v" "" { Text "C:/Users/Win11/Desktop/lab3a/upper_circuit.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771484154309 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab3a " "Elaborating entity \"lab3a\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1771484154421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_4bit add_4bit:add1 " "Elaborating entity \"add_4bit\" for hierarchy \"add_4bit:add1\"" {  } { { "lab3a.v" "add1" { Text "C:/Users/Win11/Desktop/lab3a/lab3a.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771484154497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_1bit add_4bit:add1\|add_1bit:add0 " "Elaborating entity \"add_1bit\" for hierarchy \"add_4bit:add1\|add_1bit:add0\"" {  } { { "add_4bit.v" "add0" { Text "C:/Users/Win11/Desktop/lab3a/add_4bit.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771484154506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator comparator:comp " "Elaborating entity \"comparator\" for hierarchy \"comparator:comp\"" {  } { { "lab3a.v" "comp" { Text "C:/Users/Win11/Desktop/lab3a/lab3a.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771484154512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "newcircuita newcircuita:new1 " "Elaborating entity \"newcircuita\" for hierarchy \"newcircuita:new1\"" {  } { { "lab3a.v" "new1" { Text "C:/Users/Win11/Desktop/lab3a/lab3a.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771484154517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 mux2to1:w3 " "Elaborating entity \"mux2to1\" for hierarchy \"mux2to1:w3\"" {  } { { "lab3a.v" "w3" { Text "C:/Users/Win11/Desktop/lab3a/lab3a.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771484154528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_4bit register_4bit:reg1 " "Elaborating entity \"register_4bit\" for hierarchy \"register_4bit:reg1\"" {  } { { "lab3a.v" "reg1" { Text "C:/Users/Win11/Desktop/lab3a/lab3a.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771484154534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_7seg decoder_7seg:dec0 " "Elaborating entity \"decoder_7seg\" for hierarchy \"decoder_7seg:dec0\"" {  } { { "lab3a.v" "dec0" { Text "C:/Users/Win11/Desktop/lab3a/lab3a.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771484154543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "upper_circuit upper_circuit:up1 " "Elaborating entity \"upper_circuit\" for hierarchy \"upper_circuit:up1\"" {  } { { "lab3a.v" "up1" { Text "C:/Users/Win11/Desktop/lab3a/lab3a.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771484154553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "circuitb upper_circuit:up1\|circuitb:cb1 " "Elaborating entity \"circuitb\" for hierarchy \"upper_circuit:up1\|circuitb:cb1\"" {  } { { "upper_circuit.v" "cb1" { Text "C:/Users/Win11/Desktop/lab3a/upper_circuit.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771484154565 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "reg1 register_5bit " "Node instance \"reg1\" instantiates undefined entity \"register_5bit\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "upper_circuit.v" "reg1" { Text "C:/Users/Win11/Desktop/lab3a/upper_circuit.v" 25 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1771484154594 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4775 " "Peak virtual memory: 4775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1771484154710 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Feb 19 14:55:54 2026 " "Processing ended: Thu Feb 19 14:55:54 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1771484154710 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1771484154710 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1771484154710 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1771484154710 ""}
