{
  "creator": "Yosys 0.55 (git sha1 60f126cd00c94892782470192d6c9f7abebe7c05, clang++ 17.0.0 -fPIC -O3)",
  "modules": {
    "full_adder_half_adder": {
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "../../rtl/full_adder_half_adder.v:35.1-69.10"
      },
      "ports": {
        "clk_i": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "reset_n_i": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "a_i": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "b_i": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "cin_i": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "sum_o": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "cout_o": {
          "direction": "output",
          "bits": [ 8 ]
        }
      },
      "cells": {
        "$abc$84$auto$blifparse.cc:396:parse_blif$85": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 9 ],
            "B": [ 10 ],
            "Y": [ 8 ]
          }
        },
        "ha1": {
          "hide_name": 0,
          "type": "half_adder",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../rtl/full_adder_half_adder.v:51.16-56.6"
          },
          "port_directions": {
            "a_i": "input",
            "b_i": "input",
            "cout_o": "output",
            "sum_o": "output"
          },
          "connections": {
            "a_i": [ 4 ],
            "b_i": [ 5 ],
            "cout_o": [ 10 ],
            "sum_o": [ 11 ]
          }
        },
        "ha2": {
          "hide_name": 0,
          "type": "half_adder",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../rtl/full_adder_half_adder.v:59.16-64.6"
          },
          "port_directions": {
            "a_i": "input",
            "b_i": "input",
            "cout_o": "output",
            "sum_o": "output"
          },
          "connections": {
            "a_i": [ 11 ],
            "b_i": [ 6 ],
            "cout_o": [ 9 ],
            "sum_o": [ 7 ]
          }
        }
      },
      "netnames": {
        "a_i": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "../../rtl/full_adder_half_adder.v:38.18-38.21"
          }
        },
        "b_i": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "../../rtl/full_adder_half_adder.v:39.18-39.21"
          }
        },
        "cin_i": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "../../rtl/full_adder_half_adder.v:40.18-40.23"
          }
        },
        "clk_i": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "../../rtl/full_adder_half_adder.v:36.18-36.23"
          }
        },
        "cout1": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "../../rtl/full_adder_half_adder.v:47.11-47.16"
          }
        },
        "cout2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "../../rtl/full_adder_half_adder.v:48.11-48.16"
          }
        },
        "cout_o": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "../../rtl/full_adder_half_adder.v:42.18-42.24"
          }
        },
        "reset_n_i": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "../../rtl/full_adder_half_adder.v:37.18-37.27"
          }
        },
        "sum1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "../../rtl/full_adder_half_adder.v:46.11-46.15"
          }
        },
        "sum_o": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "../../rtl/full_adder_half_adder.v:41.18-41.23"
          }
        }
      }
    },
    "half_adder": {
      "attributes": {
        "src": "../../rtl/full_adder_half_adder.v:10.1-21.10"
      },
      "ports": {
        "a_i": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "b_i": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "sum_o": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "cout_o": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$abc$86$auto$blifparse.cc:396:parse_blif$87": {
          "hide_name": 1,
          "type": "$_XOR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "B": [ 2 ],
            "Y": [ 4 ]
          }
        },
        "$abc$86$auto$blifparse.cc:396:parse_blif$88": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "B": [ 2 ],
            "Y": [ 5 ]
          }
        }
      },
      "netnames": {
        "a_i": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "../../rtl/full_adder_half_adder.v:11.18-11.21"
          }
        },
        "b_i": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "../../rtl/full_adder_half_adder.v:12.18-12.21"
          }
        },
        "cout_o": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "../../rtl/full_adder_half_adder.v:14.18-14.24"
          }
        },
        "sum_o": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "../../rtl/full_adder_half_adder.v:13.18-13.23"
          }
        }
      }
    }
  }
}
