# HALF_ADDER
# AIM
To simulate and synthesis Half adder using Xilinx ISE.
# APPARATUS REQUIRED
Xilinx 14.7 Spartan6 FPGA
# Truth Table
![image](https://github.com/RESMIRNAIR/HALF_ADDER/assets/154305926/fe672c28-5c6a-4355-b70f-b40bce63880d)
# Circuit Diagram
![image](https://github.com/RESMIRNAIR/HALF_ADDER/assets/154305926/5f1a79a7-73c2-4b99-a40d-afa2a20c74ac)
# Sum = A XOR B
![image](https://github.com/RESMIRNAIR/HALF_ADDER/assets/154305926/020e1531-1c11-42e5-9f27-f09ba459984d)
# Carry = A AND B
![image](https://github.com/RESMIRNAIR/HALF_ADDER/assets/154305926/988ae131-0822-4d23-941b-eaafad349a72)
# output
![316440646-09119f5a-aee1-4b32-bcc3-3e094d5d5bda](https://github.com/RESMIRNAIR/HALF_ADDER/assets/165644574/eab258ce-902c-4547-b288-e8ae22f46e9b)
# result
Hence, the stimulation and synthesis of a half adder was run successfully by using Xilinx ISE.


