
*** Running vivado
    with args -log main.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source main.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1058.793 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/fpga/kuznechik_take2/kuznechik_take2.srcs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado/2020.1/data/ip'.
Command: synth_design -top main -part xc7a35ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10368
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 1058.793 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main' [D:/FPGA/KUZNECHIK_TAKE2/KUZNECHIK_TAKE2.srcs/sources_1/new/main.vhd:16]
INFO: [Synth 8-226] default block is never used [D:/FPGA/KUZNECHIK_TAKE2/KUZNECHIK_TAKE2.srcs/sources_1/new/main.vhd:88]
INFO: [Synth 8-226] default block is never used [D:/FPGA/KUZNECHIK_TAKE2/KUZNECHIK_TAKE2.srcs/sources_1/new/main.vhd:88]
INFO: [Synth 8-226] default block is never used [D:/FPGA/KUZNECHIK_TAKE2/KUZNECHIK_TAKE2.srcs/sources_1/new/main.vhd:2420]
INFO: [Synth 8-226] default block is never used [D:/FPGA/KUZNECHIK_TAKE2/KUZNECHIK_TAKE2.srcs/sources_1/new/main.vhd:2420]
INFO: [Synth 8-226] default block is never used [D:/FPGA/KUZNECHIK_TAKE2/KUZNECHIK_TAKE2.srcs/sources_1/new/main.vhd:4731]
INFO: [Synth 8-226] default block is never used [D:/FPGA/KUZNECHIK_TAKE2/KUZNECHIK_TAKE2.srcs/sources_1/new/main.vhd:4731]
INFO: [Synth 8-226] default block is never used [D:/FPGA/KUZNECHIK_TAKE2/KUZNECHIK_TAKE2.srcs/sources_1/new/main.vhd:88]
INFO: [Synth 8-226] default block is never used [D:/FPGA/KUZNECHIK_TAKE2/KUZNECHIK_TAKE2.srcs/sources_1/new/main.vhd:88]
INFO: [Synth 8-226] default block is never used [D:/FPGA/KUZNECHIK_TAKE2/KUZNECHIK_TAKE2.srcs/sources_1/new/main.vhd:2420]
INFO: [Synth 8-226] default block is never used [D:/FPGA/KUZNECHIK_TAKE2/KUZNECHIK_TAKE2.srcs/sources_1/new/main.vhd:2420]
INFO: [Synth 8-226] default block is never used [D:/FPGA/KUZNECHIK_TAKE2/KUZNECHIK_TAKE2.srcs/sources_1/new/main.vhd:4731]
INFO: [Synth 8-226] default block is never used [D:/FPGA/KUZNECHIK_TAKE2/KUZNECHIK_TAKE2.srcs/sources_1/new/main.vhd:4731]
INFO: [Synth 8-226] default block is never used [D:/FPGA/KUZNECHIK_TAKE2/KUZNECHIK_TAKE2.srcs/sources_1/new/main.vhd:88]
INFO: [Synth 8-226] default block is never used [D:/FPGA/KUZNECHIK_TAKE2/KUZNECHIK_TAKE2.srcs/sources_1/new/main.vhd:88]
INFO: [Synth 8-226] default block is never used [D:/FPGA/KUZNECHIK_TAKE2/KUZNECHIK_TAKE2.srcs/sources_1/new/main.vhd:2420]
INFO: [Synth 8-226] default block is never used [D:/FPGA/KUZNECHIK_TAKE2/KUZNECHIK_TAKE2.srcs/sources_1/new/main.vhd:2420]
INFO: [Synth 8-226] default block is never used [D:/FPGA/KUZNECHIK_TAKE2/KUZNECHIK_TAKE2.srcs/sources_1/new/main.vhd:4731]
INFO: [Synth 8-226] default block is never used [D:/FPGA/KUZNECHIK_TAKE2/KUZNECHIK_TAKE2.srcs/sources_1/new/main.vhd:4731]
INFO: [Synth 8-226] default block is never used [D:/FPGA/KUZNECHIK_TAKE2/KUZNECHIK_TAKE2.srcs/sources_1/new/main.vhd:88]
INFO: [Synth 8-226] default block is never used [D:/FPGA/KUZNECHIK_TAKE2/KUZNECHIK_TAKE2.srcs/sources_1/new/main.vhd:88]
INFO: [Synth 8-226] default block is never used [D:/FPGA/KUZNECHIK_TAKE2/KUZNECHIK_TAKE2.srcs/sources_1/new/main.vhd:2420]
INFO: [Synth 8-226] default block is never used [D:/FPGA/KUZNECHIK_TAKE2/KUZNECHIK_TAKE2.srcs/sources_1/new/main.vhd:2420]
INFO: [Synth 8-226] default block is never used [D:/FPGA/KUZNECHIK_TAKE2/KUZNECHIK_TAKE2.srcs/sources_1/new/main.vhd:4731]
INFO: [Synth 8-226] default block is never used [D:/FPGA/KUZNECHIK_TAKE2/KUZNECHIK_TAKE2.srcs/sources_1/new/main.vhd:4731]
INFO: [Synth 8-226] default block is never used [D:/FPGA/KUZNECHIK_TAKE2/KUZNECHIK_TAKE2.srcs/sources_1/new/main.vhd:88]
INFO: [Synth 8-226] default block is never used [D:/FPGA/KUZNECHIK_TAKE2/KUZNECHIK_TAKE2.srcs/sources_1/new/main.vhd:88]
INFO: [Synth 8-226] default block is never used [D:/FPGA/KUZNECHIK_TAKE2/KUZNECHIK_TAKE2.srcs/sources_1/new/main.vhd:2420]
INFO: [Synth 8-226] default block is never used [D:/FPGA/KUZNECHIK_TAKE2/KUZNECHIK_TAKE2.srcs/sources_1/new/main.vhd:2420]
INFO: [Synth 8-226] default block is never used [D:/FPGA/KUZNECHIK_TAKE2/KUZNECHIK_TAKE2.srcs/sources_1/new/main.vhd:4731]
INFO: [Synth 8-226] default block is never used [D:/FPGA/KUZNECHIK_TAKE2/KUZNECHIK_TAKE2.srcs/sources_1/new/main.vhd:4731]
INFO: [Synth 8-226] default block is never used [D:/FPGA/KUZNECHIK_TAKE2/KUZNECHIK_TAKE2.srcs/sources_1/new/main.vhd:88]
INFO: [Synth 8-226] default block is never used [D:/FPGA/KUZNECHIK_TAKE2/KUZNECHIK_TAKE2.srcs/sources_1/new/main.vhd:88]
INFO: [Synth 8-226] default block is never used [D:/FPGA/KUZNECHIK_TAKE2/KUZNECHIK_TAKE2.srcs/sources_1/new/main.vhd:2420]
INFO: [Synth 8-226] default block is never used [D:/FPGA/KUZNECHIK_TAKE2/KUZNECHIK_TAKE2.srcs/sources_1/new/main.vhd:2420]
INFO: [Synth 8-226] default block is never used [D:/FPGA/KUZNECHIK_TAKE2/KUZNECHIK_TAKE2.srcs/sources_1/new/main.vhd:4731]
INFO: [Synth 8-226] default block is never used [D:/FPGA/KUZNECHIK_TAKE2/KUZNECHIK_TAKE2.srcs/sources_1/new/main.vhd:4731]
INFO: [Synth 8-226] default block is never used [D:/FPGA/KUZNECHIK_TAKE2/KUZNECHIK_TAKE2.srcs/sources_1/new/main.vhd:88]
INFO: [Synth 8-226] default block is never used [D:/FPGA/KUZNECHIK_TAKE2/KUZNECHIK_TAKE2.srcs/sources_1/new/main.vhd:88]
INFO: [Synth 8-226] default block is never used [D:/FPGA/KUZNECHIK_TAKE2/KUZNECHIK_TAKE2.srcs/sources_1/new/main.vhd:2420]
INFO: [Synth 8-226] default block is never used [D:/FPGA/KUZNECHIK_TAKE2/KUZNECHIK_TAKE2.srcs/sources_1/new/main.vhd:2420]
INFO: [Synth 8-226] default block is never used [D:/FPGA/KUZNECHIK_TAKE2/KUZNECHIK_TAKE2.srcs/sources_1/new/main.vhd:4731]
INFO: [Synth 8-226] default block is never used [D:/FPGA/KUZNECHIK_TAKE2/KUZNECHIK_TAKE2.srcs/sources_1/new/main.vhd:4731]
INFO: [Synth 8-226] default block is never used [D:/FPGA/KUZNECHIK_TAKE2/KUZNECHIK_TAKE2.srcs/sources_1/new/main.vhd:88]
INFO: [Synth 8-226] default block is never used [D:/FPGA/KUZNECHIK_TAKE2/KUZNECHIK_TAKE2.srcs/sources_1/new/main.vhd:88]
INFO: [Synth 8-226] default block is never used [D:/FPGA/KUZNECHIK_TAKE2/KUZNECHIK_TAKE2.srcs/sources_1/new/main.vhd:2420]
INFO: [Synth 8-226] default block is never used [D:/FPGA/KUZNECHIK_TAKE2/KUZNECHIK_TAKE2.srcs/sources_1/new/main.vhd:2420]
INFO: [Synth 8-226] default block is never used [D:/FPGA/KUZNECHIK_TAKE2/KUZNECHIK_TAKE2.srcs/sources_1/new/main.vhd:4731]
INFO: [Synth 8-226] default block is never used [D:/FPGA/KUZNECHIK_TAKE2/KUZNECHIK_TAKE2.srcs/sources_1/new/main.vhd:4731]
INFO: [Synth 8-226] default block is never used [D:/FPGA/KUZNECHIK_TAKE2/KUZNECHIK_TAKE2.srcs/sources_1/new/main.vhd:88]
INFO: [Synth 8-226] default block is never used [D:/FPGA/KUZNECHIK_TAKE2/KUZNECHIK_TAKE2.srcs/sources_1/new/main.vhd:88]
INFO: [Synth 8-226] default block is never used [D:/FPGA/KUZNECHIK_TAKE2/KUZNECHIK_TAKE2.srcs/sources_1/new/main.vhd:2420]
INFO: [Synth 8-226] default block is never used [D:/FPGA/KUZNECHIK_TAKE2/KUZNECHIK_TAKE2.srcs/sources_1/new/main.vhd:2420]
INFO: [Synth 8-226] default block is never used [D:/FPGA/KUZNECHIK_TAKE2/KUZNECHIK_TAKE2.srcs/sources_1/new/main.vhd:2420]
INFO: [Synth 8-226] default block is never used [D:/FPGA/KUZNECHIK_TAKE2/KUZNECHIK_TAKE2.srcs/sources_1/new/main.vhd:2420]
INFO: [Synth 8-226] default block is never used [D:/FPGA/KUZNECHIK_TAKE2/KUZNECHIK_TAKE2.srcs/sources_1/new/main.vhd:4731]
INFO: [Synth 8-226] default block is never used [D:/FPGA/KUZNECHIK_TAKE2/KUZNECHIK_TAKE2.srcs/sources_1/new/main.vhd:4731]
INFO: [Synth 8-226] default block is never used [D:/FPGA/KUZNECHIK_TAKE2/KUZNECHIK_TAKE2.srcs/sources_1/new/main.vhd:88]
INFO: [Synth 8-226] default block is never used [D:/FPGA/KUZNECHIK_TAKE2/KUZNECHIK_TAKE2.srcs/sources_1/new/main.vhd:88]
INFO: [Synth 8-226] default block is never used [D:/FPGA/KUZNECHIK_TAKE2/KUZNECHIK_TAKE2.srcs/sources_1/new/main.vhd:2420]
INFO: [Synth 8-226] default block is never used [D:/FPGA/KUZNECHIK_TAKE2/KUZNECHIK_TAKE2.srcs/sources_1/new/main.vhd:2420]
INFO: [Synth 8-226] default block is never used [D:/FPGA/KUZNECHIK_TAKE2/KUZNECHIK_TAKE2.srcs/sources_1/new/main.vhd:2420]
INFO: [Synth 8-226] default block is never used [D:/FPGA/KUZNECHIK_TAKE2/KUZNECHIK_TAKE2.srcs/sources_1/new/main.vhd:2420]
INFO: [Synth 8-226] default block is never used [D:/FPGA/KUZNECHIK_TAKE2/KUZNECHIK_TAKE2.srcs/sources_1/new/main.vhd:4731]
INFO: [Synth 8-226] default block is never used [D:/FPGA/KUZNECHIK_TAKE2/KUZNECHIK_TAKE2.srcs/sources_1/new/main.vhd:4731]
INFO: [Synth 8-226] default block is never used [D:/FPGA/KUZNECHIK_TAKE2/KUZNECHIK_TAKE2.srcs/sources_1/new/main.vhd:88]
INFO: [Synth 8-226] default block is never used [D:/FPGA/KUZNECHIK_TAKE2/KUZNECHIK_TAKE2.srcs/sources_1/new/main.vhd:88]
INFO: [Synth 8-226] default block is never used [D:/FPGA/KUZNECHIK_TAKE2/KUZNECHIK_TAKE2.srcs/sources_1/new/main.vhd:2420]
INFO: [Synth 8-226] default block is never used [D:/FPGA/KUZNECHIK_TAKE2/KUZNECHIK_TAKE2.srcs/sources_1/new/main.vhd:2420]
INFO: [Synth 8-226] default block is never used [D:/FPGA/KUZNECHIK_TAKE2/KUZNECHIK_TAKE2.srcs/sources_1/new/main.vhd:2420]
INFO: [Synth 8-226] default block is never used [D:/FPGA/KUZNECHIK_TAKE2/KUZNECHIK_TAKE2.srcs/sources_1/new/main.vhd:2420]
INFO: [Synth 8-226] default block is never used [D:/FPGA/KUZNECHIK_TAKE2/KUZNECHIK_TAKE2.srcs/sources_1/new/main.vhd:4731]
INFO: [Synth 8-226] default block is never used [D:/FPGA/KUZNECHIK_TAKE2/KUZNECHIK_TAKE2.srcs/sources_1/new/main.vhd:4731]
INFO: [Synth 8-256] done synthesizing module 'main' (1#1) [D:/FPGA/KUZNECHIK_TAKE2/KUZNECHIK_TAKE2.srcs/sources_1/new/main.vhd:16]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:26 ; elapsed = 00:00:41 . Memory (MB): peak = 1269.359 ; gain = 210.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:42 . Memory (MB): peak = 1269.359 ; gain = 210.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:42 . Memory (MB): peak = 1269.359 ; gain = 210.566
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1269.359 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/FPGA/KUZNECHIK_TAKE2/KUZNECHIK_TAKE2.srcs/constrs_1/new/main_constrain.xdc]
Finished Parsing XDC File [D:/FPGA/KUZNECHIK_TAKE2/KUZNECHIK_TAKE2.srcs/constrs_1/new/main_constrain.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/FPGA/KUZNECHIK_TAKE2/KUZNECHIK_TAKE2.srcs/constrs_1/new/main_constrain.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1303.055 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1303.055 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:40 ; elapsed = 00:00:57 . Memory (MB): peak = 1303.055 ; gain = 244.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:40 ; elapsed = 00:00:58 . Memory (MB): peak = 1303.055 ; gain = 244.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:58 . Memory (MB): peak = 1303.055 ; gain = 244.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:47 ; elapsed = 00:01:06 . Memory (MB): peak = 1303.055 ; gain = 244.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 328   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:23 ; elapsed = 00:01:44 . Memory (MB): peak = 1303.055 ; gain = 244.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+------------+-----------------+---------------+----------------+
|Module Name | RTL Object      | Depth x Width | Implemented As | 
+------------+-----------------+---------------+----------------+
|main        | result          | 256x8         | LUT            | 
|main        | result          | 256x8         | LUT            | 
|main        | firIterRes_out1 | 256x8         | LUT            | 
|main        | result          | 256x8         | LUT            | 
|main        | result          | 256x8         | LUT            | 
|main        | firIterRes_out1 | 256x8         | LUT            | 
|main        | result          | 256x8         | LUT            | 
|main        | result          | 256x8         | LUT            | 
|main        | firIterRes_out1 | 256x8         | LUT            | 
|main        | result          | 256x8         | LUT            | 
|main        | result          | 256x8         | LUT            | 
|main        | firIterRes_out1 | 256x8         | LUT            | 
|main        | result          | 256x8         | LUT            | 
|main        | result          | 256x8         | LUT            | 
|main        | firIterRes_out1 | 256x8         | LUT            | 
|main        | result          | 256x8         | LUT            | 
|main        | result          | 256x8         | LUT            | 
|main        | firIterRes_out1 | 256x8         | LUT            | 
|main        | result          | 256x8         | LUT            | 
|main        | result          | 256x8         | LUT            | 
|main        | firIterRes_out1 | 256x8         | LUT            | 
|main        | result          | 256x8         | LUT            | 
|main        | result          | 256x8         | LUT            | 
|main        | firIterRes_out1 | 256x8         | LUT            | 
|main        | result          | 256x8         | LUT            | 
|main        | result          | 256x8         | LUT            | 
|main        | firIterRes_out1 | 256x8         | LUT            | 
|main        | result          | 256x8         | LUT            | 
|main        | result          | 256x8         | LUT            | 
|main        | firIterRes_out1 | 256x8         | LUT            | 
|main        | result          | 256x8         | LUT            | 
|main        | result          | 256x8         | LUT            | 
|main        | firIterRes_out1 | 256x8         | LUT            | 
|main        | result          | 256x8         | LUT            | 
|main        | result          | 256x8         | LUT            | 
|main        | firIterRes_out1 | 256x8         | LUT            | 
|main        | result          | 256x8         | LUT            | 
|main        | result          | 256x8         | LUT            | 
|main        | firIterRes_out1 | 256x8         | LUT            | 
|main        | result          | 256x8         | LUT            | 
|main        | result          | 256x8         | LUT            | 
|main        | firIterRes_out1 | 256x8         | LUT            | 
|main        | result          | 256x8         | LUT            | 
|main        | result          | 256x8         | LUT            | 
|main        | firIterRes_out1 | 256x8         | LUT            | 
|main        | result          | 256x8         | LUT            | 
|main        | result          | 256x8         | LUT            | 
|main        | firIterRes_out1 | 256x8         | LUT            | 
|main        | result          | 256x8         | LUT            | 
|main        | result          | 256x8         | LUT            | 
|main        | result          | 256x8         | LUT            | 
|main        | result          | 256x8         | LUT            | 
|main        | result          | 256x8         | LUT            | 
|main        | result          | 256x8         | LUT            | 
|main        | result          | 256x8         | LUT            | 
|main        | result          | 256x8         | LUT            | 
|main        | result          | 256x8         | LUT            | 
|main        | result          | 256x8         | LUT            | 
|main        | result          | 256x8         | LUT            | 
|main        | result          | 256x8         | LUT            | 
|main        | result          | 256x8         | LUT            | 
|main        | result          | 256x8         | LUT            | 
|main        | result          | 256x8         | LUT            | 
|main        | result          | 256x8         | LUT            | 
|main        | result          | 256x8         | LUT            | 
|main        | result          | 256x8         | LUT            | 
|main        | result          | 256x8         | LUT            | 
|main        | firIterRes_out1 | 256x8         | LUT            | 
|main        | result          | 256x8         | LUT            | 
|main        | result          | 256x8         | LUT            | 
|main        | firIterRes_out1 | 256x8         | LUT            | 
|main        | result          | 256x8         | LUT            | 
|main        | firIterRes_out1 | 256x8         | LUT            | 
|main        | result          | 256x8         | LUT            | 
|main        | firIterRes_out1 | 256x8         | LUT            | 
|main        | result          | 256x8         | LUT            | 
|main        | result          | 256x8         | LUT            | 
|main        | result          | 256x8         | LUT            | 
|main        | result          | 256x8         | LUT            | 
|main        | firIterRes_out1 | 256x8         | LUT            | 
|main        | result          | 256x8         | LUT            | 
|main        | result          | 256x8         | LUT            | 
|main        | firIterRes_out1 | 256x8         | LUT            | 
|main        | result          | 256x8         | LUT            | 
|main        | result          | 256x8         | LUT            | 
|main        | firIterRes_out1 | 256x8         | LUT            | 
|main        | result          | 256x8         | LUT            | 
|main        | result          | 256x8         | LUT            | 
|main        | firIterRes_out1 | 256x8         | LUT            | 
|main        | result          | 256x8         | LUT            | 
|main        | result          | 256x8         | LUT            | 
|main        | firIterRes_out1 | 256x8         | LUT            | 
|main        | result          | 256x8         | LUT            | 
|main        | result          | 256x8         | LUT            | 
|main        | firIterRes_out1 | 256x8         | LUT            | 
|main        | result          | 256x8         | LUT            | 
|main        | result          | 256x8         | LUT            | 
|main        | result          | 256x8         | LUT            | 
|main        | result          | 256x8         | LUT            | 
|main        | result          | 256x8         | LUT            | 
|main        | result          | 256x8         | LUT            | 
|main        | result          | 256x8         | LUT            | 
|main        | result          | 256x8         | LUT            | 
|main        | result          | 256x8         | LUT            | 
|main        | result          | 256x8         | LUT            | 
|main        | result          | 256x8         | LUT            | 
|main        | result          | 256x8         | LUT            | 
|main        | result          | 256x8         | LUT            | 
|main        | result          | 256x8         | LUT            | 
|main        | result          | 256x8         | LUT            | 
|main        | result          | 256x8         | LUT            | 
|main        | result          | 256x8         | LUT            | 
|main        | result          | 256x8         | LUT            | 
+------------+-----------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:37 ; elapsed = 00:01:58 . Memory (MB): peak = 1303.055 ; gain = 244.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:37 ; elapsed = 00:01:58 . Memory (MB): peak = 1303.055 ; gain = 244.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:39 ; elapsed = 00:02:01 . Memory (MB): peak = 1303.055 ; gain = 244.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:48 ; elapsed = 00:02:09 . Memory (MB): peak = 1303.055 ; gain = 244.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:48 ; elapsed = 00:02:09 . Memory (MB): peak = 1303.055 ; gain = 244.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:48 ; elapsed = 00:02:10 . Memory (MB): peak = 1303.055 ; gain = 244.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:48 ; elapsed = 00:02:10 . Memory (MB): peak = 1303.055 ; gain = 244.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:48 ; elapsed = 00:02:10 . Memory (MB): peak = 1303.055 ; gain = 244.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:48 ; elapsed = 00:02:10 . Memory (MB): peak = 1303.055 ; gain = 244.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT2  |    88|
|2     |LUT3  |    73|
|3     |LUT5  |    78|
|4     |LUT6  |  2067|
|5     |MUXF7 |   445|
|6     |MUXF8 |   203|
|7     |IBUF  |    48|
|8     |OBUF  |    16|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:48 ; elapsed = 00:02:10 . Memory (MB): peak = 1303.055 ; gain = 244.262
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:18 ; elapsed = 00:02:04 . Memory (MB): peak = 1303.055 ; gain = 210.566
Synthesis Optimization Complete : Time (s): cpu = 00:01:49 ; elapsed = 00:02:10 . Memory (MB): peak = 1303.055 ; gain = 244.262
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 1303.055 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 648 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'main' is not ideal for floorplanning, since the cellview 'main' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1303.055 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
92 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:00 ; elapsed = 00:02:29 . Memory (MB): peak = 1303.055 ; gain = 244.262
INFO: [Common 17-1381] The checkpoint 'D:/FPGA/KUZNECHIK_TAKE2/KUZNECHIK_TAKE2.runs/synth_1/main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Oct 12 12:30:25 2020...
