// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "10/02/2021 21:56:42"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module superEncriptador (
	clk,
	romSelect,
	done,
	actualInst,
	address,
	clock,
	data,
	wren,
	q);
input 	clk;
input 	[2:0] romSelect;
output 	done;
output 	[15:0] actualInst;
input 	[15:0] address;
input 	clock;
input 	[63:0] data;
input 	wren;
output 	[63:0] q;

// Design Ports Information
// done	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// actualInst[0]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// actualInst[1]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// actualInst[2]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// actualInst[3]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// actualInst[4]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// actualInst[5]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// actualInst[6]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// actualInst[7]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// actualInst[8]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// actualInst[9]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// actualInst[10]	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// actualInst[11]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// actualInst[12]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// actualInst[13]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// actualInst[14]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// actualInst[15]	=>  Location: PIN_AG5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[8]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[9]	=>  Location: PIN_E3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[10]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[11]	=>  Location: PIN_E4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[12]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[13]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[14]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[15]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[0]	=>  Location: PIN_AK24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[1]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[2]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[3]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[4]	=>  Location: PIN_AK26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[5]	=>  Location: PIN_AJ26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[6]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[7]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[8]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[9]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[10]	=>  Location: PIN_AE23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[11]	=>  Location: PIN_AK19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[12]	=>  Location: PIN_AK18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[13]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[14]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[15]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[16]	=>  Location: PIN_AJ24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[17]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[18]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[19]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[20]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[21]	=>  Location: PIN_AJ16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[22]	=>  Location: PIN_AJ19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[23]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[24]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[25]	=>  Location: PIN_AD21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[26]	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[27]	=>  Location: PIN_AK23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[28]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[29]	=>  Location: PIN_AG20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[30]	=>  Location: PIN_Y18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[31]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[32]	=>  Location: PIN_AC23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[33]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[34]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[35]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[36]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[37]	=>  Location: PIN_AC22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[38]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[39]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[40]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[41]	=>  Location: PIN_AJ9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[42]	=>  Location: PIN_AJ4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[43]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[44]	=>  Location: PIN_AK2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[45]	=>  Location: PIN_AK7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[46]	=>  Location: PIN_AK3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[47]	=>  Location: PIN_AJ14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[48]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[49]	=>  Location: PIN_AH14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[50]	=>  Location: PIN_AK4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[51]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[52]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[53]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[54]	=>  Location: PIN_AK9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[55]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[56]	=>  Location: PIN_AK8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[57]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[58]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[59]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[60]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[61]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[62]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[63]	=>  Location: PIN_AK12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// romSelect[2]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// romSelect[1]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// romSelect[0]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wren	=>  Location: PIN_AK16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[0]	=>  Location: PIN_AC20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[0]	=>  Location: PIN_AK14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[1]	=>  Location: PIN_AG16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[2]	=>  Location: PIN_AK13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[3]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[4]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[5]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[6]	=>  Location: PIN_AH20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[7]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[1]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[2]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[3]	=>  Location: PIN_AJ20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[4]	=>  Location: PIN_AH24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[5]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[6]	=>  Location: PIN_AK27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[7]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[8]	=>  Location: PIN_AK22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[9]	=>  Location: PIN_AK28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[10]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[11]	=>  Location: PIN_AJ17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[12]	=>  Location: PIN_AH27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[13]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[14]	=>  Location: PIN_AJ25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[15]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[16]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[17]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[18]	=>  Location: PIN_AD20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[19]	=>  Location: PIN_AJ27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[20]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[21]	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[22]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[23]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[24]	=>  Location: PIN_AK21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[25]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[26]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[27]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[28]	=>  Location: PIN_AJ21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[29]	=>  Location: PIN_AE24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[30]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[31]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[32]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[33]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[34]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[35]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[36]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[37]	=>  Location: PIN_AJ22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[38]	=>  Location: PIN_AK29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[39]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[40]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[41]	=>  Location: PIN_AJ10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[42]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[43]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[44]	=>  Location: PIN_AJ5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[45]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[46]	=>  Location: PIN_AK6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[47]	=>  Location: PIN_AJ6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[48]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[49]	=>  Location: PIN_AK11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[50]	=>  Location: PIN_AJ11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[51]	=>  Location: PIN_AG13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[52]	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[53]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[54]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[55]	=>  Location: PIN_AH9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[56]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[57]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[58]	=>  Location: PIN_AH13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[59]	=>  Location: PIN_AJ7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[60]	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[61]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[62]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[63]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \address[8]~input_o ;
wire \address[9]~input_o ;
wire \address[10]~input_o ;
wire \address[11]~input_o ;
wire \address[12]~input_o ;
wire \address[13]~input_o ;
wire \address[14]~input_o ;
wire \address[15]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \pc[0]~0_combout ;
wire \Add0~5_sumout ;
wire \Add0~6 ;
wire \Add0~1_sumout ;
wire \Add0~2 ;
wire \Add0~21_sumout ;
wire \Add0~22 ;
wire \Add0~17_sumout ;
wire \Add0~18 ;
wire \Add0~13_sumout ;
wire \Add0~14 ;
wire \Add0~9_sumout ;
wire \Equal6~0_combout ;
wire \Equal6~1_combout ;
wire \romSelect[2]~input_o ;
wire \romSelect[1]~input_o ;
wire \actualInst[15]~2_combout ;
wire \romSelect[0]~input_o ;
wire \comb~18_combout ;
wire \comb~17_combout ;
wire \flagDecSwapRom~combout ;
wire \comb~0_combout ;
wire \Equal0~0_combout ;
wire \Equal0~4_combout ;
wire \comb~19_combout ;
wire \flagDecShiftRom~combout ;
wire \comb~1_combout ;
wire \Equal0~2_combout ;
wire \comb~15_combout ;
wire \flagShiftRom~combout ;
wire \comb~4_combout ;
wire \Equal0~1_combout ;
wire \comb~14_combout ;
wire \flagSwapRom~combout ;
wire \comb~3_combout ;
wire \comb~13_combout ;
wire \comb~12_combout ;
wire \flagXorRom~combout ;
wire \comb~5_combout ;
wire \comb~16_combout ;
wire \Equal0~3_combout ;
wire \flagDecXorRom~combout ;
wire \comb~2_combout ;
wire \actualInst[0]~0_combout ;
wire \actualInst[0]~1_combout ;
wire \actualInst[0]$latch~combout ;
wire \actualInst[1]~3_combout ;
wire \actualInst[1]~4_combout ;
wire \actualInst[1]$latch~combout ;
wire \actualInst[2]~5_combout ;
wire \actualInst[2]~6_combout ;
wire \actualInst[2]$latch~combout ;
wire \actualInst[3]~7_combout ;
wire \actualInst[3]~8_combout ;
wire \actualInst[3]$latch~combout ;
wire \actualInst[4]~9_combout ;
wire \actualInst[4]~10_combout ;
wire \actualInst[4]$latch~combout ;
wire \actualInst[5]~11_combout ;
wire \actualInst[5]~12_combout ;
wire \actualInst[5]$latch~combout ;
wire \actualInst[6]~13_combout ;
wire \actualInst[6]~14_combout ;
wire \actualInst[6]$latch~combout ;
wire \actualInst[7]~15_combout ;
wire \actualInst[7]~16_combout ;
wire \actualInst[7]$latch~combout ;
wire \wren~input_o ;
wire \clock~input_o ;
wire \clock~inputCLKENA0_outclk ;
wire \data[0]~input_o ;
wire \address[0]~input_o ;
wire \address[1]~input_o ;
wire \address[2]~input_o ;
wire \address[3]~input_o ;
wire \address[4]~input_o ;
wire \address[5]~input_o ;
wire \address[6]~input_o ;
wire \address[7]~input_o ;
wire \data[1]~input_o ;
wire \data[2]~input_o ;
wire \data[3]~input_o ;
wire \data[4]~input_o ;
wire \data[5]~input_o ;
wire \data[6]~input_o ;
wire \data[7]~input_o ;
wire \data[8]~input_o ;
wire \data[9]~input_o ;
wire \data[10]~input_o ;
wire \data[11]~input_o ;
wire \data[12]~input_o ;
wire \data[13]~input_o ;
wire \data[14]~input_o ;
wire \data[15]~input_o ;
wire \data[16]~input_o ;
wire \data[17]~input_o ;
wire \data[18]~input_o ;
wire \data[19]~input_o ;
wire \data[20]~input_o ;
wire \data[21]~input_o ;
wire \data[22]~input_o ;
wire \data[23]~input_o ;
wire \data[24]~input_o ;
wire \data[25]~input_o ;
wire \data[26]~input_o ;
wire \data[27]~input_o ;
wire \data[28]~input_o ;
wire \data[29]~input_o ;
wire \data[30]~input_o ;
wire \data[31]~input_o ;
wire \data[32]~input_o ;
wire \data[33]~input_o ;
wire \data[34]~input_o ;
wire \data[35]~input_o ;
wire \data[36]~input_o ;
wire \data[37]~input_o ;
wire \data[38]~input_o ;
wire \data[39]~input_o ;
wire \data[40]~input_o ;
wire \data[41]~input_o ;
wire \data[42]~input_o ;
wire \data[43]~input_o ;
wire \data[44]~input_o ;
wire \data[45]~input_o ;
wire \data[46]~input_o ;
wire \data[47]~input_o ;
wire \data[48]~input_o ;
wire \data[49]~input_o ;
wire \data[50]~input_o ;
wire \data[51]~input_o ;
wire \data[52]~input_o ;
wire \data[53]~input_o ;
wire \data[54]~input_o ;
wire \data[55]~input_o ;
wire \data[56]~input_o ;
wire \data[57]~input_o ;
wire \data[58]~input_o ;
wire \data[59]~input_o ;
wire \data[60]~input_o ;
wire \data[61]~input_o ;
wire \data[62]~input_o ;
wire \data[63]~input_o ;
wire [7:0] \romSwap|altsyncram_component|auto_generated|q_a ;
wire [63:0] \ram|altsyncram_component|auto_generated|q_a ;
wire [7:0] \romDecShift|altsyncram_component|auto_generated|q_a ;
wire [7:0] \romXor|altsyncram_component|auto_generated|q_a ;
wire [7:0] \romDecSwap|altsyncram_component|auto_generated|q_a ;
wire [7:0] \romShift|altsyncram_component|auto_generated|q_a ;
wire [6:0] pc;
wire [7:0] \romDecXor|altsyncram_component|auto_generated|q_a ;

wire [19:0] \ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [19:0] \ram|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [19:0] \ram|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [19:0] \ram|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [19:0] \romXor|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [19:0] \romSwap|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [19:0] \romShift|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [19:0] \romDecXor|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [19:0] \romDecSwap|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [19:0] \romDecShift|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \ram|altsyncram_component|auto_generated|q_a [0] = \ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \ram|altsyncram_component|auto_generated|q_a [1] = \ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \ram|altsyncram_component|auto_generated|q_a [2] = \ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \ram|altsyncram_component|auto_generated|q_a [3] = \ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \ram|altsyncram_component|auto_generated|q_a [4] = \ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \ram|altsyncram_component|auto_generated|q_a [5] = \ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \ram|altsyncram_component|auto_generated|q_a [6] = \ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \ram|altsyncram_component|auto_generated|q_a [7] = \ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \ram|altsyncram_component|auto_generated|q_a [8] = \ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \ram|altsyncram_component|auto_generated|q_a [9] = \ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \ram|altsyncram_component|auto_generated|q_a [10] = \ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \ram|altsyncram_component|auto_generated|q_a [11] = \ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \ram|altsyncram_component|auto_generated|q_a [12] = \ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \ram|altsyncram_component|auto_generated|q_a [13] = \ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \ram|altsyncram_component|auto_generated|q_a [14] = \ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \ram|altsyncram_component|auto_generated|q_a [15] = \ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];
assign \ram|altsyncram_component|auto_generated|q_a [16] = \ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [16];
assign \ram|altsyncram_component|auto_generated|q_a [17] = \ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [17];
assign \ram|altsyncram_component|auto_generated|q_a [18] = \ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [18];
assign \ram|altsyncram_component|auto_generated|q_a [19] = \ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [19];

assign \ram|altsyncram_component|auto_generated|q_a [20] = \ram|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];
assign \ram|altsyncram_component|auto_generated|q_a [21] = \ram|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [1];
assign \ram|altsyncram_component|auto_generated|q_a [22] = \ram|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [2];
assign \ram|altsyncram_component|auto_generated|q_a [23] = \ram|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [3];
assign \ram|altsyncram_component|auto_generated|q_a [24] = \ram|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [4];
assign \ram|altsyncram_component|auto_generated|q_a [25] = \ram|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [5];
assign \ram|altsyncram_component|auto_generated|q_a [26] = \ram|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [6];
assign \ram|altsyncram_component|auto_generated|q_a [27] = \ram|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [7];
assign \ram|altsyncram_component|auto_generated|q_a [28] = \ram|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [8];
assign \ram|altsyncram_component|auto_generated|q_a [29] = \ram|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [9];
assign \ram|altsyncram_component|auto_generated|q_a [30] = \ram|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [10];
assign \ram|altsyncram_component|auto_generated|q_a [31] = \ram|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [11];
assign \ram|altsyncram_component|auto_generated|q_a [32] = \ram|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [12];
assign \ram|altsyncram_component|auto_generated|q_a [33] = \ram|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [13];
assign \ram|altsyncram_component|auto_generated|q_a [34] = \ram|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [14];
assign \ram|altsyncram_component|auto_generated|q_a [35] = \ram|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [15];
assign \ram|altsyncram_component|auto_generated|q_a [36] = \ram|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [16];
assign \ram|altsyncram_component|auto_generated|q_a [37] = \ram|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [17];
assign \ram|altsyncram_component|auto_generated|q_a [38] = \ram|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [18];
assign \ram|altsyncram_component|auto_generated|q_a [39] = \ram|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [19];

assign \ram|altsyncram_component|auto_generated|q_a [40] = \ram|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];
assign \ram|altsyncram_component|auto_generated|q_a [41] = \ram|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [1];
assign \ram|altsyncram_component|auto_generated|q_a [42] = \ram|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [2];
assign \ram|altsyncram_component|auto_generated|q_a [43] = \ram|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [3];

assign \ram|altsyncram_component|auto_generated|q_a [44] = \ram|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];
assign \ram|altsyncram_component|auto_generated|q_a [45] = \ram|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [1];
assign \ram|altsyncram_component|auto_generated|q_a [46] = \ram|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [2];
assign \ram|altsyncram_component|auto_generated|q_a [47] = \ram|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [3];
assign \ram|altsyncram_component|auto_generated|q_a [48] = \ram|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [4];
assign \ram|altsyncram_component|auto_generated|q_a [49] = \ram|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [5];
assign \ram|altsyncram_component|auto_generated|q_a [50] = \ram|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [6];
assign \ram|altsyncram_component|auto_generated|q_a [51] = \ram|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [7];
assign \ram|altsyncram_component|auto_generated|q_a [52] = \ram|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [8];
assign \ram|altsyncram_component|auto_generated|q_a [53] = \ram|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [9];
assign \ram|altsyncram_component|auto_generated|q_a [54] = \ram|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [10];
assign \ram|altsyncram_component|auto_generated|q_a [55] = \ram|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [11];
assign \ram|altsyncram_component|auto_generated|q_a [56] = \ram|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [12];
assign \ram|altsyncram_component|auto_generated|q_a [57] = \ram|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [13];
assign \ram|altsyncram_component|auto_generated|q_a [58] = \ram|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [14];
assign \ram|altsyncram_component|auto_generated|q_a [59] = \ram|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [15];
assign \ram|altsyncram_component|auto_generated|q_a [60] = \ram|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [16];
assign \ram|altsyncram_component|auto_generated|q_a [61] = \ram|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [17];
assign \ram|altsyncram_component|auto_generated|q_a [62] = \ram|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [18];
assign \ram|altsyncram_component|auto_generated|q_a [63] = \ram|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [19];

assign \romXor|altsyncram_component|auto_generated|q_a [0] = \romXor|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \romXor|altsyncram_component|auto_generated|q_a [1] = \romXor|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \romXor|altsyncram_component|auto_generated|q_a [2] = \romXor|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \romXor|altsyncram_component|auto_generated|q_a [3] = \romXor|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \romXor|altsyncram_component|auto_generated|q_a [4] = \romXor|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \romXor|altsyncram_component|auto_generated|q_a [5] = \romXor|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \romXor|altsyncram_component|auto_generated|q_a [6] = \romXor|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \romXor|altsyncram_component|auto_generated|q_a [7] = \romXor|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

assign \romSwap|altsyncram_component|auto_generated|q_a [0] = \romSwap|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \romSwap|altsyncram_component|auto_generated|q_a [1] = \romSwap|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \romSwap|altsyncram_component|auto_generated|q_a [2] = \romSwap|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \romSwap|altsyncram_component|auto_generated|q_a [3] = \romSwap|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \romSwap|altsyncram_component|auto_generated|q_a [4] = \romSwap|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \romSwap|altsyncram_component|auto_generated|q_a [5] = \romSwap|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \romSwap|altsyncram_component|auto_generated|q_a [6] = \romSwap|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \romSwap|altsyncram_component|auto_generated|q_a [7] = \romSwap|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

assign \romShift|altsyncram_component|auto_generated|q_a [0] = \romShift|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \romShift|altsyncram_component|auto_generated|q_a [1] = \romShift|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \romShift|altsyncram_component|auto_generated|q_a [2] = \romShift|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \romShift|altsyncram_component|auto_generated|q_a [3] = \romShift|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \romShift|altsyncram_component|auto_generated|q_a [4] = \romShift|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \romShift|altsyncram_component|auto_generated|q_a [5] = \romShift|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \romShift|altsyncram_component|auto_generated|q_a [6] = \romShift|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \romShift|altsyncram_component|auto_generated|q_a [7] = \romShift|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

assign \romDecXor|altsyncram_component|auto_generated|q_a [0] = \romDecXor|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \romDecXor|altsyncram_component|auto_generated|q_a [1] = \romDecXor|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \romDecXor|altsyncram_component|auto_generated|q_a [2] = \romDecXor|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \romDecXor|altsyncram_component|auto_generated|q_a [3] = \romDecXor|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \romDecXor|altsyncram_component|auto_generated|q_a [4] = \romDecXor|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \romDecXor|altsyncram_component|auto_generated|q_a [5] = \romDecXor|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \romDecXor|altsyncram_component|auto_generated|q_a [6] = \romDecXor|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \romDecXor|altsyncram_component|auto_generated|q_a [7] = \romDecXor|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

assign \romDecSwap|altsyncram_component|auto_generated|q_a [0] = \romDecSwap|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \romDecSwap|altsyncram_component|auto_generated|q_a [1] = \romDecSwap|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \romDecSwap|altsyncram_component|auto_generated|q_a [2] = \romDecSwap|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \romDecSwap|altsyncram_component|auto_generated|q_a [3] = \romDecSwap|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \romDecSwap|altsyncram_component|auto_generated|q_a [4] = \romDecSwap|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \romDecSwap|altsyncram_component|auto_generated|q_a [5] = \romDecSwap|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \romDecSwap|altsyncram_component|auto_generated|q_a [6] = \romDecSwap|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \romDecSwap|altsyncram_component|auto_generated|q_a [7] = \romDecSwap|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

assign \romDecShift|altsyncram_component|auto_generated|q_a [0] = \romDecShift|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \romDecShift|altsyncram_component|auto_generated|q_a [1] = \romDecShift|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \romDecShift|altsyncram_component|auto_generated|q_a [2] = \romDecShift|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \romDecShift|altsyncram_component|auto_generated|q_a [3] = \romDecShift|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \romDecShift|altsyncram_component|auto_generated|q_a [4] = \romDecShift|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \romDecShift|altsyncram_component|auto_generated|q_a [5] = \romDecShift|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \romDecShift|altsyncram_component|auto_generated|q_a [6] = \romDecShift|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \romDecShift|altsyncram_component|auto_generated|q_a [7] = \romDecShift|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \done~output (
	.i(\Equal6~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(done),
	.obar());
// synopsys translate_off
defparam \done~output .bus_hold = "false";
defparam \done~output .open_drain_output = "false";
defparam \done~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N5
cyclonev_io_obuf \actualInst[0]~output (
	.i(\actualInst[0]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(actualInst[0]),
	.obar());
// synopsys translate_off
defparam \actualInst[0]~output .bus_hold = "false";
defparam \actualInst[0]~output .open_drain_output = "false";
defparam \actualInst[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N22
cyclonev_io_obuf \actualInst[1]~output (
	.i(\actualInst[1]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(actualInst[1]),
	.obar());
// synopsys translate_off
defparam \actualInst[1]~output .bus_hold = "false";
defparam \actualInst[1]~output .open_drain_output = "false";
defparam \actualInst[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \actualInst[2]~output (
	.i(\actualInst[2]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(actualInst[2]),
	.obar());
// synopsys translate_off
defparam \actualInst[2]~output .bus_hold = "false";
defparam \actualInst[2]~output .open_drain_output = "false";
defparam \actualInst[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \actualInst[3]~output (
	.i(\actualInst[3]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(actualInst[3]),
	.obar());
// synopsys translate_off
defparam \actualInst[3]~output .bus_hold = "false";
defparam \actualInst[3]~output .open_drain_output = "false";
defparam \actualInst[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \actualInst[4]~output (
	.i(\actualInst[4]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(actualInst[4]),
	.obar());
// synopsys translate_off
defparam \actualInst[4]~output .bus_hold = "false";
defparam \actualInst[4]~output .open_drain_output = "false";
defparam \actualInst[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N62
cyclonev_io_obuf \actualInst[5]~output (
	.i(\actualInst[5]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(actualInst[5]),
	.obar());
// synopsys translate_off
defparam \actualInst[5]~output .bus_hold = "false";
defparam \actualInst[5]~output .open_drain_output = "false";
defparam \actualInst[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \actualInst[6]~output (
	.i(\actualInst[6]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(actualInst[6]),
	.obar());
// synopsys translate_off
defparam \actualInst[6]~output .bus_hold = "false";
defparam \actualInst[6]~output .open_drain_output = "false";
defparam \actualInst[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \actualInst[7]~output (
	.i(\actualInst[7]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(actualInst[7]),
	.obar());
// synopsys translate_off
defparam \actualInst[7]~output .bus_hold = "false";
defparam \actualInst[7]~output .open_drain_output = "false";
defparam \actualInst[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \actualInst[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(actualInst[8]),
	.obar());
// synopsys translate_off
defparam \actualInst[8]~output .bus_hold = "false";
defparam \actualInst[8]~output .open_drain_output = "false";
defparam \actualInst[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N53
cyclonev_io_obuf \actualInst[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(actualInst[9]),
	.obar());
// synopsys translate_off
defparam \actualInst[9]~output .bus_hold = "false";
defparam \actualInst[9]~output .open_drain_output = "false";
defparam \actualInst[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y81_N53
cyclonev_io_obuf \actualInst[10]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(actualInst[10]),
	.obar());
// synopsys translate_off
defparam \actualInst[10]~output .bus_hold = "false";
defparam \actualInst[10]~output .open_drain_output = "false";
defparam \actualInst[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N62
cyclonev_io_obuf \actualInst[11]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(actualInst[11]),
	.obar());
// synopsys translate_off
defparam \actualInst[11]~output .bus_hold = "false";
defparam \actualInst[11]~output .open_drain_output = "false";
defparam \actualInst[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \actualInst[12]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(actualInst[12]),
	.obar());
// synopsys translate_off
defparam \actualInst[12]~output .bus_hold = "false";
defparam \actualInst[12]~output .open_drain_output = "false";
defparam \actualInst[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \actualInst[13]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(actualInst[13]),
	.obar());
// synopsys translate_off
defparam \actualInst[13]~output .bus_hold = "false";
defparam \actualInst[13]~output .open_drain_output = "false";
defparam \actualInst[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N19
cyclonev_io_obuf \actualInst[14]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(actualInst[14]),
	.obar());
// synopsys translate_off
defparam \actualInst[14]~output .bus_hold = "false";
defparam \actualInst[14]~output .open_drain_output = "false";
defparam \actualInst[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N36
cyclonev_io_obuf \actualInst[15]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(actualInst[15]),
	.obar());
// synopsys translate_off
defparam \actualInst[15]~output .bus_hold = "false";
defparam \actualInst[15]~output .open_drain_output = "false";
defparam \actualInst[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N53
cyclonev_io_obuf \q[0]~output (
	.i(\ram|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[0]),
	.obar());
// synopsys translate_off
defparam \q[0]~output .bus_hold = "false";
defparam \q[0]~output .open_drain_output = "false";
defparam \q[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N76
cyclonev_io_obuf \q[1]~output (
	.i(\ram|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[1]),
	.obar());
// synopsys translate_off
defparam \q[1]~output .bus_hold = "false";
defparam \q[1]~output .open_drain_output = "false";
defparam \q[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N36
cyclonev_io_obuf \q[2]~output (
	.i(\ram|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[2]),
	.obar());
// synopsys translate_off
defparam \q[2]~output .bus_hold = "false";
defparam \q[2]~output .open_drain_output = "false";
defparam \q[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N93
cyclonev_io_obuf \q[3]~output (
	.i(\ram|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[3]),
	.obar());
// synopsys translate_off
defparam \q[3]~output .bus_hold = "false";
defparam \q[3]~output .open_drain_output = "false";
defparam \q[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N53
cyclonev_io_obuf \q[4]~output (
	.i(\ram|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[4]),
	.obar());
// synopsys translate_off
defparam \q[4]~output .bus_hold = "false";
defparam \q[4]~output .open_drain_output = "false";
defparam \q[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N36
cyclonev_io_obuf \q[5]~output (
	.i(\ram|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[5]),
	.obar());
// synopsys translate_off
defparam \q[5]~output .bus_hold = "false";
defparam \q[5]~output .open_drain_output = "false";
defparam \q[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N76
cyclonev_io_obuf \q[6]~output (
	.i(\ram|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[6]),
	.obar());
// synopsys translate_off
defparam \q[6]~output .bus_hold = "false";
defparam \q[6]~output .open_drain_output = "false";
defparam \q[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \q[7]~output (
	.i(\ram|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[7]),
	.obar());
// synopsys translate_off
defparam \q[7]~output .bus_hold = "false";
defparam \q[7]~output .open_drain_output = "false";
defparam \q[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N19
cyclonev_io_obuf \q[8]~output (
	.i(\ram|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[8]),
	.obar());
// synopsys translate_off
defparam \q[8]~output .bus_hold = "false";
defparam \q[8]~output .open_drain_output = "false";
defparam \q[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \q[9]~output (
	.i(\ram|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[9]),
	.obar());
// synopsys translate_off
defparam \q[9]~output .bus_hold = "false";
defparam \q[9]~output .open_drain_output = "false";
defparam \q[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N19
cyclonev_io_obuf \q[10]~output (
	.i(\ram|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[10]),
	.obar());
// synopsys translate_off
defparam \q[10]~output .bus_hold = "false";
defparam \q[10]~output .open_drain_output = "false";
defparam \q[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N53
cyclonev_io_obuf \q[11]~output (
	.i(\ram|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[11]),
	.obar());
// synopsys translate_off
defparam \q[11]~output .bus_hold = "false";
defparam \q[11]~output .open_drain_output = "false";
defparam \q[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N59
cyclonev_io_obuf \q[12]~output (
	.i(\ram|altsyncram_component|auto_generated|q_a [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[12]),
	.obar());
// synopsys translate_off
defparam \q[12]~output .bus_hold = "false";
defparam \q[12]~output .open_drain_output = "false";
defparam \q[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \q[13]~output (
	.i(\ram|altsyncram_component|auto_generated|q_a [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[13]),
	.obar());
// synopsys translate_off
defparam \q[13]~output .bus_hold = "false";
defparam \q[13]~output .open_drain_output = "false";
defparam \q[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cyclonev_io_obuf \q[14]~output (
	.i(\ram|altsyncram_component|auto_generated|q_a [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[14]),
	.obar());
// synopsys translate_off
defparam \q[14]~output .bus_hold = "false";
defparam \q[14]~output .open_drain_output = "false";
defparam \q[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \q[15]~output (
	.i(\ram|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[15]),
	.obar());
// synopsys translate_off
defparam \q[15]~output .bus_hold = "false";
defparam \q[15]~output .open_drain_output = "false";
defparam \q[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N76
cyclonev_io_obuf \q[16]~output (
	.i(\ram|altsyncram_component|auto_generated|q_a [16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[16]),
	.obar());
// synopsys translate_off
defparam \q[16]~output .bus_hold = "false";
defparam \q[16]~output .open_drain_output = "false";
defparam \q[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N59
cyclonev_io_obuf \q[17]~output (
	.i(\ram|altsyncram_component|auto_generated|q_a [17]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[17]),
	.obar());
// synopsys translate_off
defparam \q[17]~output .bus_hold = "false";
defparam \q[17]~output .open_drain_output = "false";
defparam \q[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N53
cyclonev_io_obuf \q[18]~output (
	.i(\ram|altsyncram_component|auto_generated|q_a [18]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[18]),
	.obar());
// synopsys translate_off
defparam \q[18]~output .bus_hold = "false";
defparam \q[18]~output .open_drain_output = "false";
defparam \q[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \q[19]~output (
	.i(\ram|altsyncram_component|auto_generated|q_a [19]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[19]),
	.obar());
// synopsys translate_off
defparam \q[19]~output .bus_hold = "false";
defparam \q[19]~output .open_drain_output = "false";
defparam \q[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \q[20]~output (
	.i(\ram|altsyncram_component|auto_generated|q_a [20]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[20]),
	.obar());
// synopsys translate_off
defparam \q[20]~output .bus_hold = "false";
defparam \q[20]~output .open_drain_output = "false";
defparam \q[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N36
cyclonev_io_obuf \q[21]~output (
	.i(\ram|altsyncram_component|auto_generated|q_a [21]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[21]),
	.obar());
// synopsys translate_off
defparam \q[21]~output .bus_hold = "false";
defparam \q[21]~output .open_drain_output = "false";
defparam \q[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N36
cyclonev_io_obuf \q[22]~output (
	.i(\ram|altsyncram_component|auto_generated|q_a [22]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[22]),
	.obar());
// synopsys translate_off
defparam \q[22]~output .bus_hold = "false";
defparam \q[22]~output .open_drain_output = "false";
defparam \q[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N93
cyclonev_io_obuf \q[23]~output (
	.i(\ram|altsyncram_component|auto_generated|q_a [23]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[23]),
	.obar());
// synopsys translate_off
defparam \q[23]~output .bus_hold = "false";
defparam \q[23]~output .open_drain_output = "false";
defparam \q[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N19
cyclonev_io_obuf \q[24]~output (
	.i(\ram|altsyncram_component|auto_generated|q_a [24]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[24]),
	.obar());
// synopsys translate_off
defparam \q[24]~output .bus_hold = "false";
defparam \q[24]~output .open_drain_output = "false";
defparam \q[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N59
cyclonev_io_obuf \q[25]~output (
	.i(\ram|altsyncram_component|auto_generated|q_a [25]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[25]),
	.obar());
// synopsys translate_off
defparam \q[25]~output .bus_hold = "false";
defparam \q[25]~output .open_drain_output = "false";
defparam \q[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N2
cyclonev_io_obuf \q[26]~output (
	.i(\ram|altsyncram_component|auto_generated|q_a [26]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[26]),
	.obar());
// synopsys translate_off
defparam \q[26]~output .bus_hold = "false";
defparam \q[26]~output .open_drain_output = "false";
defparam \q[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N36
cyclonev_io_obuf \q[27]~output (
	.i(\ram|altsyncram_component|auto_generated|q_a [27]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[27]),
	.obar());
// synopsys translate_off
defparam \q[27]~output .bus_hold = "false";
defparam \q[27]~output .open_drain_output = "false";
defparam \q[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N59
cyclonev_io_obuf \q[28]~output (
	.i(\ram|altsyncram_component|auto_generated|q_a [28]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[28]),
	.obar());
// synopsys translate_off
defparam \q[28]~output .bus_hold = "false";
defparam \q[28]~output .open_drain_output = "false";
defparam \q[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N19
cyclonev_io_obuf \q[29]~output (
	.i(\ram|altsyncram_component|auto_generated|q_a [29]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[29]),
	.obar());
// synopsys translate_off
defparam \q[29]~output .bus_hold = "false";
defparam \q[29]~output .open_drain_output = "false";
defparam \q[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cyclonev_io_obuf \q[30]~output (
	.i(\ram|altsyncram_component|auto_generated|q_a [30]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[30]),
	.obar());
// synopsys translate_off
defparam \q[30]~output .bus_hold = "false";
defparam \q[30]~output .open_drain_output = "false";
defparam \q[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N2
cyclonev_io_obuf \q[31]~output (
	.i(\ram|altsyncram_component|auto_generated|q_a [31]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[31]),
	.obar());
// synopsys translate_off
defparam \q[31]~output .bus_hold = "false";
defparam \q[31]~output .open_drain_output = "false";
defparam \q[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N19
cyclonev_io_obuf \q[32]~output (
	.i(\ram|altsyncram_component|auto_generated|q_a [32]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[32]),
	.obar());
// synopsys translate_off
defparam \q[32]~output .bus_hold = "false";
defparam \q[32]~output .open_drain_output = "false";
defparam \q[32]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N36
cyclonev_io_obuf \q[33]~output (
	.i(\ram|altsyncram_component|auto_generated|q_a [33]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[33]),
	.obar());
// synopsys translate_off
defparam \q[33]~output .bus_hold = "false";
defparam \q[33]~output .open_drain_output = "false";
defparam \q[33]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cyclonev_io_obuf \q[34]~output (
	.i(\ram|altsyncram_component|auto_generated|q_a [34]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[34]),
	.obar());
// synopsys translate_off
defparam \q[34]~output .bus_hold = "false";
defparam \q[34]~output .open_drain_output = "false";
defparam \q[34]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \q[35]~output (
	.i(\ram|altsyncram_component|auto_generated|q_a [35]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[35]),
	.obar());
// synopsys translate_off
defparam \q[35]~output .bus_hold = "false";
defparam \q[35]~output .open_drain_output = "false";
defparam \q[35]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \q[36]~output (
	.i(\ram|altsyncram_component|auto_generated|q_a [36]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[36]),
	.obar());
// synopsys translate_off
defparam \q[36]~output .bus_hold = "false";
defparam \q[36]~output .open_drain_output = "false";
defparam \q[36]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N2
cyclonev_io_obuf \q[37]~output (
	.i(\ram|altsyncram_component|auto_generated|q_a [37]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[37]),
	.obar());
// synopsys translate_off
defparam \q[37]~output .bus_hold = "false";
defparam \q[37]~output .open_drain_output = "false";
defparam \q[37]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N19
cyclonev_io_obuf \q[38]~output (
	.i(\ram|altsyncram_component|auto_generated|q_a [38]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[38]),
	.obar());
// synopsys translate_off
defparam \q[38]~output .bus_hold = "false";
defparam \q[38]~output .open_drain_output = "false";
defparam \q[38]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \q[39]~output (
	.i(\ram|altsyncram_component|auto_generated|q_a [39]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[39]),
	.obar());
// synopsys translate_off
defparam \q[39]~output .bus_hold = "false";
defparam \q[39]~output .open_drain_output = "false";
defparam \q[39]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N2
cyclonev_io_obuf \q[40]~output (
	.i(\ram|altsyncram_component|auto_generated|q_a [40]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[40]),
	.obar());
// synopsys translate_off
defparam \q[40]~output .bus_hold = "false";
defparam \q[40]~output .open_drain_output = "false";
defparam \q[40]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N36
cyclonev_io_obuf \q[41]~output (
	.i(\ram|altsyncram_component|auto_generated|q_a [41]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[41]),
	.obar());
// synopsys translate_off
defparam \q[41]~output .bus_hold = "false";
defparam \q[41]~output .open_drain_output = "false";
defparam \q[41]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N36
cyclonev_io_obuf \q[42]~output (
	.i(\ram|altsyncram_component|auto_generated|q_a [42]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[42]),
	.obar());
// synopsys translate_off
defparam \q[42]~output .bus_hold = "false";
defparam \q[42]~output .open_drain_output = "false";
defparam \q[42]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N2
cyclonev_io_obuf \q[43]~output (
	.i(\ram|altsyncram_component|auto_generated|q_a [43]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[43]),
	.obar());
// synopsys translate_off
defparam \q[43]~output .bus_hold = "false";
defparam \q[43]~output .open_drain_output = "false";
defparam \q[43]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N36
cyclonev_io_obuf \q[44]~output (
	.i(\ram|altsyncram_component|auto_generated|q_a [44]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[44]),
	.obar());
// synopsys translate_off
defparam \q[44]~output .bus_hold = "false";
defparam \q[44]~output .open_drain_output = "false";
defparam \q[44]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N36
cyclonev_io_obuf \q[45]~output (
	.i(\ram|altsyncram_component|auto_generated|q_a [45]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[45]),
	.obar());
// synopsys translate_off
defparam \q[45]~output .bus_hold = "false";
defparam \q[45]~output .open_drain_output = "false";
defparam \q[45]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N53
cyclonev_io_obuf \q[46]~output (
	.i(\ram|altsyncram_component|auto_generated|q_a [46]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[46]),
	.obar());
// synopsys translate_off
defparam \q[46]~output .bus_hold = "false";
defparam \q[46]~output .open_drain_output = "false";
defparam \q[46]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N36
cyclonev_io_obuf \q[47]~output (
	.i(\ram|altsyncram_component|auto_generated|q_a [47]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[47]),
	.obar());
// synopsys translate_off
defparam \q[47]~output .bus_hold = "false";
defparam \q[47]~output .open_drain_output = "false";
defparam \q[47]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N76
cyclonev_io_obuf \q[48]~output (
	.i(\ram|altsyncram_component|auto_generated|q_a [48]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[48]),
	.obar());
// synopsys translate_off
defparam \q[48]~output .bus_hold = "false";
defparam \q[48]~output .open_drain_output = "false";
defparam \q[48]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N19
cyclonev_io_obuf \q[49]~output (
	.i(\ram|altsyncram_component|auto_generated|q_a [49]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[49]),
	.obar());
// synopsys translate_off
defparam \q[49]~output .bus_hold = "false";
defparam \q[49]~output .open_drain_output = "false";
defparam \q[49]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N53
cyclonev_io_obuf \q[50]~output (
	.i(\ram|altsyncram_component|auto_generated|q_a [50]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[50]),
	.obar());
// synopsys translate_off
defparam \q[50]~output .bus_hold = "false";
defparam \q[50]~output .open_drain_output = "false";
defparam \q[50]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N53
cyclonev_io_obuf \q[51]~output (
	.i(\ram|altsyncram_component|auto_generated|q_a [51]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[51]),
	.obar());
// synopsys translate_off
defparam \q[51]~output .bus_hold = "false";
defparam \q[51]~output .open_drain_output = "false";
defparam \q[51]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N93
cyclonev_io_obuf \q[52]~output (
	.i(\ram|altsyncram_component|auto_generated|q_a [52]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[52]),
	.obar());
// synopsys translate_off
defparam \q[52]~output .bus_hold = "false";
defparam \q[52]~output .open_drain_output = "false";
defparam \q[52]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N19
cyclonev_io_obuf \q[53]~output (
	.i(\ram|altsyncram_component|auto_generated|q_a [53]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[53]),
	.obar());
// synopsys translate_off
defparam \q[53]~output .bus_hold = "false";
defparam \q[53]~output .open_drain_output = "false";
defparam \q[53]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N53
cyclonev_io_obuf \q[54]~output (
	.i(\ram|altsyncram_component|auto_generated|q_a [54]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[54]),
	.obar());
// synopsys translate_off
defparam \q[54]~output .bus_hold = "false";
defparam \q[54]~output .open_drain_output = "false";
defparam \q[54]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N19
cyclonev_io_obuf \q[55]~output (
	.i(\ram|altsyncram_component|auto_generated|q_a [55]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[55]),
	.obar());
// synopsys translate_off
defparam \q[55]~output .bus_hold = "false";
defparam \q[55]~output .open_drain_output = "false";
defparam \q[55]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N53
cyclonev_io_obuf \q[56]~output (
	.i(\ram|altsyncram_component|auto_generated|q_a [56]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[56]),
	.obar());
// synopsys translate_off
defparam \q[56]~output .bus_hold = "false";
defparam \q[56]~output .open_drain_output = "false";
defparam \q[56]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \q[57]~output (
	.i(\ram|altsyncram_component|auto_generated|q_a [57]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[57]),
	.obar());
// synopsys translate_off
defparam \q[57]~output .bus_hold = "false";
defparam \q[57]~output .open_drain_output = "false";
defparam \q[57]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \q[58]~output (
	.i(\ram|altsyncram_component|auto_generated|q_a [58]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[58]),
	.obar());
// synopsys translate_off
defparam \q[58]~output .bus_hold = "false";
defparam \q[58]~output .open_drain_output = "false";
defparam \q[58]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N19
cyclonev_io_obuf \q[59]~output (
	.i(\ram|altsyncram_component|auto_generated|q_a [59]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[59]),
	.obar());
// synopsys translate_off
defparam \q[59]~output .bus_hold = "false";
defparam \q[59]~output .open_drain_output = "false";
defparam \q[59]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \q[60]~output (
	.i(\ram|altsyncram_component|auto_generated|q_a [60]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[60]),
	.obar());
// synopsys translate_off
defparam \q[60]~output .bus_hold = "false";
defparam \q[60]~output .open_drain_output = "false";
defparam \q[60]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N19
cyclonev_io_obuf \q[61]~output (
	.i(\ram|altsyncram_component|auto_generated|q_a [61]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[61]),
	.obar());
// synopsys translate_off
defparam \q[61]~output .bus_hold = "false";
defparam \q[61]~output .open_drain_output = "false";
defparam \q[61]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \q[62]~output (
	.i(\ram|altsyncram_component|auto_generated|q_a [62]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[62]),
	.obar());
// synopsys translate_off
defparam \q[62]~output .bus_hold = "false";
defparam \q[62]~output .open_drain_output = "false";
defparam \q[62]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N36
cyclonev_io_obuf \q[63]~output (
	.i(\ram|altsyncram_component|auto_generated|q_a [63]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[63]),
	.obar());
// synopsys translate_off
defparam \q[63]~output .bus_hold = "false";
defparam \q[63]~output .open_drain_output = "false";
defparam \q[63]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y23_N4
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G8
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X77_Y13_N12
cyclonev_lcell_comb \pc[0]~0 (
// Equation(s):
// \pc[0]~0_combout  = !pc[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!pc[0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc[0]~0 .extended_lut = "off";
defparam \pc[0]~0 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \pc[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y13_N13
dffeas \pc[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc[0]),
	.prn(vcc));
// synopsys translate_off
defparam \pc[0] .is_wysiwyg = "true";
defparam \pc[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N30
cyclonev_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( pc[1] ) + ( pc[0] ) + ( !VCC ))
// \Add0~6  = CARRY(( pc[1] ) + ( pc[0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pc[0]),
	.datad(!pc[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(\Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y13_N31
dffeas \pc[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc[1]),
	.prn(vcc));
// synopsys translate_off
defparam \pc[1] .is_wysiwyg = "true";
defparam \pc[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N33
cyclonev_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( pc[2] ) + ( GND ) + ( \Add0~6  ))
// \Add0~2  = CARRY(( pc[2] ) + ( GND ) + ( \Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!pc[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(\Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y13_N35
dffeas \pc[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc[2]),
	.prn(vcc));
// synopsys translate_off
defparam \pc[2] .is_wysiwyg = "true";
defparam \pc[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N36
cyclonev_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_sumout  = SUM(( pc[3] ) + ( GND ) + ( \Add0~2  ))
// \Add0~22  = CARRY(( pc[3] ) + ( GND ) + ( \Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!pc[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~21_sumout ),
	.cout(\Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Add0~21 .extended_lut = "off";
defparam \Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y13_N37
dffeas \pc[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc[3]),
	.prn(vcc));
// synopsys translate_off
defparam \pc[3] .is_wysiwyg = "true";
defparam \pc[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N39
cyclonev_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( pc[4] ) + ( GND ) + ( \Add0~22  ))
// \Add0~18  = CARRY(( pc[4] ) + ( GND ) + ( \Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!pc[4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(\Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y13_N41
dffeas \pc[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc[4]),
	.prn(vcc));
// synopsys translate_off
defparam \pc[4] .is_wysiwyg = "true";
defparam \pc[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N42
cyclonev_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( pc[5] ) + ( GND ) + ( \Add0~18  ))
// \Add0~14  = CARRY(( pc[5] ) + ( GND ) + ( \Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!pc[5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(\Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y13_N44
dffeas \pc[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc[5]),
	.prn(vcc));
// synopsys translate_off
defparam \pc[5] .is_wysiwyg = "true";
defparam \pc[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N45
cyclonev_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( pc[6] ) + ( GND ) + ( \Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!pc[6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y13_N47
dffeas \pc[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc[6]),
	.prn(vcc));
// synopsys translate_off
defparam \pc[6] .is_wysiwyg = "true";
defparam \pc[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y13_N33
cyclonev_lcell_comb \Equal6~0 (
// Equation(s):
// \Equal6~0_combout  = ( !pc[4] & ( !pc[3] & ( (!pc[6] & !pc[5]) ) ) )

	.dataa(gnd),
	.datab(!pc[6]),
	.datac(!pc[5]),
	.datad(gnd),
	.datae(!pc[4]),
	.dataf(!pc[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal6~0 .extended_lut = "off";
defparam \Equal6~0 .lut_mask = 64'hC0C0000000000000;
defparam \Equal6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y13_N51
cyclonev_lcell_comb \Equal6~1 (
// Equation(s):
// \Equal6~1_combout  = ( !pc[0] & ( \Equal6~0_combout  & ( (!pc[1] & !pc[2]) ) ) )

	.dataa(!pc[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!pc[2]),
	.datae(!pc[0]),
	.dataf(!\Equal6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal6~1 .extended_lut = "off";
defparam \Equal6~1 .lut_mask = 64'h00000000AA000000;
defparam \Equal6~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y13_N4
cyclonev_io_ibuf \romSelect[2]~input (
	.i(romSelect[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\romSelect[2]~input_o ));
// synopsys translate_off
defparam \romSelect[2]~input .bus_hold = "false";
defparam \romSelect[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y13_N38
cyclonev_io_ibuf \romSelect[1]~input (
	.i(romSelect[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\romSelect[1]~input_o ));
// synopsys translate_off
defparam \romSelect[1]~input .bus_hold = "false";
defparam \romSelect[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N12
cyclonev_lcell_comb \actualInst[15]~2 (
// Equation(s):
// \actualInst[15]~2_combout  = ( \romSelect[1]~input_o  & ( !\romSelect[2]~input_o  ) ) # ( !\romSelect[1]~input_o  )

	.dataa(!\romSelect[2]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\romSelect[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\actualInst[15]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \actualInst[15]~2 .extended_lut = "off";
defparam \actualInst[15]~2 .lut_mask = 64'hFFFFFFFFAAAAAAAA;
defparam \actualInst[15]~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y13_N55
cyclonev_io_ibuf \romSelect[0]~input (
	.i(romSelect[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\romSelect[0]~input_o ));
// synopsys translate_off
defparam \romSelect[0]~input .bus_hold = "false";
defparam \romSelect[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N51
cyclonev_lcell_comb \comb~18 (
// Equation(s):
// \comb~18_combout  = ( !\romSelect[1]~input_o  & ( (\romSelect[2]~input_o  & \romSelect[0]~input_o ) ) )

	.dataa(!\romSelect[2]~input_o ),
	.datab(gnd),
	.datac(!\romSelect[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\romSelect[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~18 .extended_lut = "off";
defparam \comb~18 .lut_mask = 64'h0505050500000000;
defparam \comb~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y13_N33
cyclonev_lcell_comb \comb~17 (
// Equation(s):
// \comb~17_combout  = ( \romSelect[1]~input_o  & ( !\romSelect[2]~input_o  ) ) # ( !\romSelect[1]~input_o  & ( (!\romSelect[2]~input_o ) # (!\romSelect[0]~input_o ) ) )

	.dataa(!\romSelect[2]~input_o ),
	.datab(gnd),
	.datac(!\romSelect[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\romSelect[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~17 .extended_lut = "off";
defparam \comb~17 .lut_mask = 64'hFAFAFAFAAAAAAAAA;
defparam \comb~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N6
cyclonev_lcell_comb flagDecSwapRom(
// Equation(s):
// \flagDecSwapRom~combout  = ( \flagDecSwapRom~combout  & ( !\comb~17_combout  ) ) # ( !\flagDecSwapRom~combout  & ( (\comb~18_combout  & !\comb~17_combout ) ) )

	.dataa(!\comb~18_combout ),
	.datab(gnd),
	.datac(!\comb~17_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flagDecSwapRom~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flagDecSwapRom~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam flagDecSwapRom.extended_lut = "off";
defparam flagDecSwapRom.lut_mask = 64'h50505050F0F0F0F0;
defparam flagDecSwapRom.shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N54
cyclonev_lcell_comb \comb~0 (
// Equation(s):
// \comb~0_combout  = LCELL(( \clk~input_o  & ( \flagDecSwapRom~combout  ) ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flagDecSwapRom~combout ),
	.datad(gnd),
	.datae(!\clk~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~0 .extended_lut = "off";
defparam \comb~0 .lut_mask = 64'h00000F0F00000F0F;
defparam \comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y13_N0
cyclonev_ram_block \romDecSwap|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\comb~0_combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(20'b00000000000000000000),
	.portaaddr({pc[6],pc[5],pc[4],pc[3],pc[2],pc[1],pc[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(20'b00000000000000000000),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\romDecSwap|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \romDecSwap|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \romDecSwap|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \romDecSwap|altsyncram_component|auto_generated|ram_block1a0 .init_file = "codeDecodeSwap.mif";
defparam \romDecSwap|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \romDecSwap|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "romDecSwap:romDecSwap|altsyncram:altsyncram_component|altsyncram_78g1:auto_generated|ALTSYNCRAM";
defparam \romDecSwap|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \romDecSwap|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \romDecSwap|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 7;
defparam \romDecSwap|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \romDecSwap|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \romDecSwap|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \romDecSwap|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 20;
defparam \romDecSwap|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \romDecSwap|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \romDecSwap|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 127;
defparam \romDecSwap|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 128;
defparam \romDecSwap|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \romDecSwap|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \romDecSwap|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \romDecSwap|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 7;
defparam \romDecSwap|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 20;
defparam \romDecSwap|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \romDecSwap|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \romDecSwap|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X78_Y13_N9
cyclonev_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = ( !\romSelect[1]~input_o  & ( !\romSelect[0]~input_o  ) )

	.dataa(!\romSelect[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\romSelect[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~0 .extended_lut = "off";
defparam \Equal0~0 .lut_mask = 64'hAAAAAAAA00000000;
defparam \Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N54
cyclonev_lcell_comb \Equal0~4 (
// Equation(s):
// \Equal0~4_combout  = ( !\romSelect[1]~input_o  & ( (!\romSelect[0]~input_o  & \romSelect[2]~input_o ) ) )

	.dataa(gnd),
	.datab(!\romSelect[0]~input_o ),
	.datac(!\romSelect[2]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\romSelect[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~4 .extended_lut = "off";
defparam \Equal0~4 .lut_mask = 64'h0C0C0C0C00000000;
defparam \Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y13_N15
cyclonev_lcell_comb \comb~19 (
// Equation(s):
// \comb~19_combout  = ( \romSelect[2]~input_o  & ( (!\romSelect[1]~input_o  & \romSelect[0]~input_o ) ) ) # ( !\romSelect[2]~input_o  )

	.dataa(!\romSelect[1]~input_o ),
	.datab(gnd),
	.datac(!\romSelect[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\romSelect[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~19 .extended_lut = "off";
defparam \comb~19 .lut_mask = 64'hFFFFFFFF0A0A0A0A;
defparam \comb~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N15
cyclonev_lcell_comb flagDecShiftRom(
// Equation(s):
// \flagDecShiftRom~combout  = ( \flagDecShiftRom~combout  & ( !\comb~19_combout  ) ) # ( !\flagDecShiftRom~combout  & ( (\Equal0~4_combout  & !\comb~19_combout ) ) )

	.dataa(!\Equal0~4_combout ),
	.datab(gnd),
	.datac(!\comb~19_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flagDecShiftRom~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flagDecShiftRom~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam flagDecShiftRom.extended_lut = "off";
defparam flagDecShiftRom.lut_mask = 64'h50505050F0F0F0F0;
defparam flagDecShiftRom.shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y15_N54
cyclonev_lcell_comb \comb~1 (
// Equation(s):
// \comb~1_combout  = LCELL(( \flagDecShiftRom~combout  & ( \clk~input_o  ) ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\flagDecShiftRom~combout ),
	.dataf(!\clk~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~1 .extended_lut = "off";
defparam \comb~1 .lut_mask = 64'h000000000000FFFF;
defparam \comb~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y15_N0
cyclonev_ram_block \romDecShift|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\comb~1_combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(20'b00000000000000000000),
	.portaaddr({pc[6],pc[5],pc[4],pc[3],pc[2],pc[1],pc[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(20'b00000000000000000000),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\romDecShift|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \romDecShift|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \romDecShift|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \romDecShift|altsyncram_component|auto_generated|ram_block1a0 .init_file = "codeDecodeShift.mif";
defparam \romDecShift|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \romDecShift|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "romDecShift:romDecShift|altsyncram:altsyncram_component|altsyncram_abg1:auto_generated|ALTSYNCRAM";
defparam \romDecShift|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \romDecShift|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \romDecShift|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 7;
defparam \romDecShift|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \romDecShift|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \romDecShift|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \romDecShift|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 20;
defparam \romDecShift|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \romDecShift|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \romDecShift|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 127;
defparam \romDecShift|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 128;
defparam \romDecShift|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \romDecShift|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \romDecShift|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \romDecShift|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 7;
defparam \romDecShift|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 20;
defparam \romDecShift|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \romDecShift|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \romDecShift|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N45
cyclonev_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = ( !\romSelect[1]~input_o  & ( (!\romSelect[2]~input_o  & \romSelect[0]~input_o ) ) )

	.dataa(!\romSelect[2]~input_o ),
	.datab(gnd),
	.datac(!\romSelect[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\romSelect[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~2 .extended_lut = "off";
defparam \Equal0~2 .lut_mask = 64'h0A0A0A0A00000000;
defparam \Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N18
cyclonev_lcell_comb \comb~15 (
// Equation(s):
// \comb~15_combout  = ( \romSelect[1]~input_o  & ( !\romSelect[2]~input_o  ) ) # ( !\romSelect[1]~input_o  & ( (!\romSelect[0]~input_o ) # (\romSelect[2]~input_o ) ) )

	.dataa(gnd),
	.datab(!\romSelect[0]~input_o ),
	.datac(!\romSelect[2]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\romSelect[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~15 .extended_lut = "off";
defparam \comb~15 .lut_mask = 64'hCFCFCFCFF0F0F0F0;
defparam \comb~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y12_N39
cyclonev_lcell_comb flagShiftRom(
// Equation(s):
// \flagShiftRom~combout  = ( \flagShiftRom~combout  & ( !\comb~15_combout  ) ) # ( !\flagShiftRom~combout  & ( (\Equal0~2_combout  & !\comb~15_combout ) ) )

	.dataa(!\Equal0~2_combout ),
	.datab(gnd),
	.datac(!\comb~15_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flagShiftRom~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flagShiftRom~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam flagShiftRom.extended_lut = "off";
defparam flagShiftRom.lut_mask = 64'h50505050F0F0F0F0;
defparam flagShiftRom.shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N33
cyclonev_lcell_comb \comb~4 (
// Equation(s):
// \comb~4_combout  = LCELL(( \clk~input_o  & ( \flagShiftRom~combout  ) ))

	.dataa(!\flagShiftRom~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\clk~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~4 .extended_lut = "off";
defparam \comb~4 .lut_mask = 64'h0000000055555555;
defparam \comb~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y12_N0
cyclonev_ram_block \romShift|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\comb~4_combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(20'b00000000000000000000),
	.portaaddr({pc[6],pc[5],pc[4],pc[3],pc[2],pc[1],pc[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(20'b00000000000000000000),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\romShift|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \romShift|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \romShift|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \romShift|altsyncram_component|auto_generated|ram_block1a0 .init_file = "codeShift.mif";
defparam \romShift|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \romShift|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "romShift:romShift|altsyncram:altsyncram_component|altsyncram_6of1:auto_generated|ALTSYNCRAM";
defparam \romShift|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \romShift|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \romShift|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 7;
defparam \romShift|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \romShift|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \romShift|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \romShift|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 20;
defparam \romShift|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \romShift|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \romShift|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 127;
defparam \romShift|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 128;
defparam \romShift|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \romShift|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \romShift|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \romShift|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 7;
defparam \romShift|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 20;
defparam \romShift|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \romShift|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \romShift|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N24
cyclonev_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = ( \romSelect[1]~input_o  & ( (!\romSelect[0]~input_o  & !\romSelect[2]~input_o ) ) )

	.dataa(gnd),
	.datab(!\romSelect[0]~input_o ),
	.datac(!\romSelect[2]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\romSelect[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~1 .extended_lut = "off";
defparam \Equal0~1 .lut_mask = 64'h00000000C0C0C0C0;
defparam \Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N15
cyclonev_lcell_comb \comb~14 (
// Equation(s):
// \comb~14_combout  = ( \romSelect[1]~input_o  & ( (!\romSelect[2]~input_o  & \romSelect[0]~input_o ) ) ) # ( !\romSelect[1]~input_o  )

	.dataa(!\romSelect[2]~input_o ),
	.datab(gnd),
	.datac(!\romSelect[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\romSelect[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~14 .extended_lut = "off";
defparam \comb~14 .lut_mask = 64'hFFFFFFFF0A0A0A0A;
defparam \comb~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N39
cyclonev_lcell_comb flagSwapRom(
// Equation(s):
// \flagSwapRom~combout  = ( \flagSwapRom~combout  & ( !\comb~14_combout  ) ) # ( !\flagSwapRom~combout  & ( (\Equal0~1_combout  & !\comb~14_combout ) ) )

	.dataa(!\Equal0~1_combout ),
	.datab(gnd),
	.datac(!\comb~14_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flagSwapRom~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flagSwapRom~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam flagSwapRom.extended_lut = "off";
defparam flagSwapRom.lut_mask = 64'h50505050F0F0F0F0;
defparam flagSwapRom.shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y11_N54
cyclonev_lcell_comb \comb~3 (
// Equation(s):
// \comb~3_combout  = LCELL(( \clk~input_o  & ( \flagSwapRom~combout  ) ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flagSwapRom~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\clk~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~3 .extended_lut = "off";
defparam \comb~3 .lut_mask = 64'h000000000F0F0F0F;
defparam \comb~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y11_N0
cyclonev_ram_block \romSwap|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\comb~3_combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(20'b00000000000000000000),
	.portaaddr({pc[6],pc[5],pc[4],pc[3],pc[2],pc[1],pc[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(20'b00000000000000000000),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\romSwap|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \romSwap|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \romSwap|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \romSwap|altsyncram_component|auto_generated|ram_block1a0 .init_file = "codeSwap.mif";
defparam \romSwap|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \romSwap|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "romSwap:romSwap|altsyncram:altsyncram_component|altsyncram_3lf1:auto_generated|ALTSYNCRAM";
defparam \romSwap|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \romSwap|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \romSwap|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 7;
defparam \romSwap|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \romSwap|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \romSwap|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \romSwap|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 20;
defparam \romSwap|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \romSwap|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \romSwap|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 127;
defparam \romSwap|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 128;
defparam \romSwap|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \romSwap|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \romSwap|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \romSwap|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 7;
defparam \romSwap|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 20;
defparam \romSwap|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \romSwap|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \romSwap|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X77_Y13_N45
cyclonev_lcell_comb \comb~13 (
// Equation(s):
// \comb~13_combout  = ( !\romSelect[1]~input_o  & ( !\romSelect[2]~input_o  $ (\romSelect[0]~input_o ) ) )

	.dataa(!\romSelect[2]~input_o ),
	.datab(gnd),
	.datac(!\romSelect[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\romSelect[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~13 .extended_lut = "off";
defparam \comb~13 .lut_mask = 64'hA5A5A5A500000000;
defparam \comb~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y13_N54
cyclonev_lcell_comb \comb~12 (
// Equation(s):
// \comb~12_combout  = ( \romSelect[0]~input_o  & ( !\romSelect[2]~input_o  ) ) # ( !\romSelect[0]~input_o  & ( !\romSelect[2]~input_o  $ (!\romSelect[1]~input_o ) ) )

	.dataa(!\romSelect[2]~input_o ),
	.datab(gnd),
	.datac(!\romSelect[1]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\romSelect[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~12 .extended_lut = "off";
defparam \comb~12 .lut_mask = 64'h5A5A5A5AAAAAAAAA;
defparam \comb~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y13_N42
cyclonev_lcell_comb flagXorRom(
// Equation(s):
// \flagXorRom~combout  = ( \flagXorRom~combout  & ( !\comb~12_combout  ) ) # ( !\flagXorRom~combout  & ( (\comb~13_combout  & !\comb~12_combout ) ) )

	.dataa(!\comb~13_combout ),
	.datab(gnd),
	.datac(!\comb~12_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flagXorRom~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flagXorRom~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam flagXorRom.extended_lut = "off";
defparam flagXorRom.lut_mask = 64'h50505050F0F0F0F0;
defparam flagXorRom.shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y14_N0
cyclonev_lcell_comb \comb~5 (
// Equation(s):
// \comb~5_combout  = LCELL(( \clk~input_o  & ( \flagXorRom~combout  ) ))

	.dataa(gnd),
	.datab(!\flagXorRom~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\clk~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~5 .extended_lut = "off";
defparam \comb~5 .lut_mask = 64'h0000000033333333;
defparam \comb~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y14_N0
cyclonev_ram_block \romXor|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\comb~5_combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(20'b00000000000000000000),
	.portaaddr({pc[6],pc[5],pc[4],pc[3],pc[2],pc[1],pc[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(20'b00000000000000000000),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\romXor|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \romXor|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \romXor|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \romXor|altsyncram_component|auto_generated|ram_block1a0 .init_file = "codeXor.mif";
defparam \romXor|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \romXor|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "romXor:romXor|altsyncram:altsyncram_component|altsyncram_1if1:auto_generated|ALTSYNCRAM";
defparam \romXor|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \romXor|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \romXor|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 7;
defparam \romXor|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \romXor|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \romXor|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \romXor|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 20;
defparam \romXor|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \romXor|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \romXor|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 127;
defparam \romXor|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 128;
defparam \romXor|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \romXor|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \romXor|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \romXor|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 7;
defparam \romXor|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 20;
defparam \romXor|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \romXor|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \romXor|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X73_Y13_N24
cyclonev_lcell_comb \comb~16 (
// Equation(s):
// \comb~16_combout  = ( \romSelect[0]~input_o  & ( !\romSelect[1]~input_o  ) ) # ( !\romSelect[0]~input_o  & ( (!\romSelect[1]~input_o ) # (!\romSelect[2]~input_o ) ) )

	.dataa(!\romSelect[1]~input_o ),
	.datab(gnd),
	.datac(!\romSelect[2]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\romSelect[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~16 .extended_lut = "off";
defparam \comb~16 .lut_mask = 64'hFAFAFAFAAAAAAAAA;
defparam \comb~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y13_N3
cyclonev_lcell_comb \Equal0~3 (
// Equation(s):
// \Equal0~3_combout  = ( !\romSelect[2]~input_o  & ( (\romSelect[1]~input_o  & \romSelect[0]~input_o ) ) )

	.dataa(!\romSelect[1]~input_o ),
	.datab(gnd),
	.datac(!\romSelect[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\romSelect[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~3 .extended_lut = "off";
defparam \Equal0~3 .lut_mask = 64'h0505050500000000;
defparam \Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y13_N12
cyclonev_lcell_comb flagDecXorRom(
// Equation(s):
// \flagDecXorRom~combout  = ( \Equal0~3_combout  & ( \flagDecXorRom~combout  & ( !\comb~16_combout  ) ) ) # ( !\Equal0~3_combout  & ( \flagDecXorRom~combout  & ( !\comb~16_combout  ) ) ) # ( \Equal0~3_combout  & ( !\flagDecXorRom~combout  & ( 
// !\comb~16_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\comb~16_combout ),
	.datad(gnd),
	.datae(!\Equal0~3_combout ),
	.dataf(!\flagDecXorRom~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flagDecXorRom~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam flagDecXorRom.extended_lut = "off";
defparam flagDecXorRom.lut_mask = 64'h0000F0F0F0F0F0F0;
defparam flagDecXorRom.shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N51
cyclonev_lcell_comb \comb~2 (
// Equation(s):
// \comb~2_combout  = LCELL(( \clk~input_o  & ( \flagDecXorRom~combout  ) ))

	.dataa(!\flagDecXorRom~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\clk~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~2 .extended_lut = "off";
defparam \comb~2 .lut_mask = 64'h0000555500005555;
defparam \comb~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y10_N0
cyclonev_ram_block \romDecXor|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\comb~2_combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(20'b00000000000000000000),
	.portaaddr({pc[6],pc[5],pc[4],pc[3],pc[2],pc[1],pc[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(20'b00000000000000000000),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\romDecXor|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \romDecXor|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \romDecXor|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \romDecXor|altsyncram_component|auto_generated|ram_block1a0 .init_file = "codeDecodeXor.mif";
defparam \romDecXor|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \romDecXor|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "romDecXor:romDecXor|altsyncram:altsyncram_component|altsyncram_55g1:auto_generated|ALTSYNCRAM";
defparam \romDecXor|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \romDecXor|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \romDecXor|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 7;
defparam \romDecXor|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \romDecXor|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \romDecXor|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \romDecXor|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 20;
defparam \romDecXor|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \romDecXor|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \romDecXor|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 127;
defparam \romDecXor|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 128;
defparam \romDecXor|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \romDecXor|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \romDecXor|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \romDecXor|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 7;
defparam \romDecXor|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 20;
defparam \romDecXor|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \romDecXor|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \romDecXor|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X77_Y13_N24
cyclonev_lcell_comb \actualInst[0]~0 (
// Equation(s):
// \actualInst[0]~0_combout  = ( \romXor|altsyncram_component|auto_generated|q_a [0] & ( \romDecXor|altsyncram_component|auto_generated|q_a [0] & ( (!\romSelect[0]~input_o  & ((!\romSelect[1]~input_o ) # ((\romSwap|altsyncram_component|auto_generated|q_a 
// [0])))) # (\romSelect[0]~input_o  & (((\romShift|altsyncram_component|auto_generated|q_a [0])) # (\romSelect[1]~input_o ))) ) ) ) # ( !\romXor|altsyncram_component|auto_generated|q_a [0] & ( \romDecXor|altsyncram_component|auto_generated|q_a [0] & ( 
// (!\romSelect[0]~input_o  & (\romSelect[1]~input_o  & ((\romSwap|altsyncram_component|auto_generated|q_a [0])))) # (\romSelect[0]~input_o  & (((\romShift|altsyncram_component|auto_generated|q_a [0])) # (\romSelect[1]~input_o ))) ) ) ) # ( 
// \romXor|altsyncram_component|auto_generated|q_a [0] & ( !\romDecXor|altsyncram_component|auto_generated|q_a [0] & ( (!\romSelect[0]~input_o  & ((!\romSelect[1]~input_o ) # ((\romSwap|altsyncram_component|auto_generated|q_a [0])))) # (\romSelect[0]~input_o 
//  & (!\romSelect[1]~input_o  & (\romShift|altsyncram_component|auto_generated|q_a [0]))) ) ) ) # ( !\romXor|altsyncram_component|auto_generated|q_a [0] & ( !\romDecXor|altsyncram_component|auto_generated|q_a [0] & ( (!\romSelect[0]~input_o  & 
// (\romSelect[1]~input_o  & ((\romSwap|altsyncram_component|auto_generated|q_a [0])))) # (\romSelect[0]~input_o  & (!\romSelect[1]~input_o  & (\romShift|altsyncram_component|auto_generated|q_a [0]))) ) ) )

	.dataa(!\romSelect[0]~input_o ),
	.datab(!\romSelect[1]~input_o ),
	.datac(!\romShift|altsyncram_component|auto_generated|q_a [0]),
	.datad(!\romSwap|altsyncram_component|auto_generated|q_a [0]),
	.datae(!\romXor|altsyncram_component|auto_generated|q_a [0]),
	.dataf(!\romDecXor|altsyncram_component|auto_generated|q_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\actualInst[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \actualInst[0]~0 .extended_lut = "off";
defparam \actualInst[0]~0 .lut_mask = 64'h04268CAE15379DBF;
defparam \actualInst[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y13_N51
cyclonev_lcell_comb \actualInst[0]~1 (
// Equation(s):
// \actualInst[0]~1_combout  = ( \romDecShift|altsyncram_component|auto_generated|q_a [0] & ( \actualInst[0]~0_combout  & ( ((!\romSelect[2]~input_o ) # (\Equal0~0_combout )) # (\romDecSwap|altsyncram_component|auto_generated|q_a [0]) ) ) ) # ( 
// !\romDecShift|altsyncram_component|auto_generated|q_a [0] & ( \actualInst[0]~0_combout  & ( (!\romSelect[2]~input_o ) # ((\romDecSwap|altsyncram_component|auto_generated|q_a [0] & !\Equal0~0_combout )) ) ) ) # ( 
// \romDecShift|altsyncram_component|auto_generated|q_a [0] & ( !\actualInst[0]~0_combout  & ( (\romSelect[2]~input_o  & ((\Equal0~0_combout ) # (\romDecSwap|altsyncram_component|auto_generated|q_a [0]))) ) ) ) # ( 
// !\romDecShift|altsyncram_component|auto_generated|q_a [0] & ( !\actualInst[0]~0_combout  & ( (\romDecSwap|altsyncram_component|auto_generated|q_a [0] & (!\Equal0~0_combout  & \romSelect[2]~input_o )) ) ) )

	.dataa(!\romDecSwap|altsyncram_component|auto_generated|q_a [0]),
	.datab(!\Equal0~0_combout ),
	.datac(gnd),
	.datad(!\romSelect[2]~input_o ),
	.datae(!\romDecShift|altsyncram_component|auto_generated|q_a [0]),
	.dataf(!\actualInst[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\actualInst[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \actualInst[0]~1 .extended_lut = "off";
defparam \actualInst[0]~1 .lut_mask = 64'h00440077FF44FF77;
defparam \actualInst[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y13_N0
cyclonev_lcell_comb \actualInst[0]$latch (
// Equation(s):
// \actualInst[0]$latch~combout  = ( \actualInst[0]~1_combout  & ( (\actualInst[15]~2_combout ) # (\actualInst[0]$latch~combout ) ) ) # ( !\actualInst[0]~1_combout  & ( (\actualInst[0]$latch~combout  & !\actualInst[15]~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\actualInst[0]$latch~combout ),
	.datad(!\actualInst[15]~2_combout ),
	.datae(gnd),
	.dataf(!\actualInst[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\actualInst[0]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \actualInst[0]$latch .extended_lut = "off";
defparam \actualInst[0]$latch .lut_mask = 64'h0F000F000FFF0FFF;
defparam \actualInst[0]$latch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y13_N18
cyclonev_lcell_comb \actualInst[1]~3 (
// Equation(s):
// \actualInst[1]~3_combout  = ( \romXor|altsyncram_component|auto_generated|q_a [1] & ( \romDecXor|altsyncram_component|auto_generated|q_a [1] & ( (!\romSelect[0]~input_o  & ((!\romSelect[1]~input_o ) # ((\romSwap|altsyncram_component|auto_generated|q_a 
// [1])))) # (\romSelect[0]~input_o  & (((\romShift|altsyncram_component|auto_generated|q_a [1])) # (\romSelect[1]~input_o ))) ) ) ) # ( !\romXor|altsyncram_component|auto_generated|q_a [1] & ( \romDecXor|altsyncram_component|auto_generated|q_a [1] & ( 
// (!\romSelect[0]~input_o  & (\romSelect[1]~input_o  & ((\romSwap|altsyncram_component|auto_generated|q_a [1])))) # (\romSelect[0]~input_o  & (((\romShift|altsyncram_component|auto_generated|q_a [1])) # (\romSelect[1]~input_o ))) ) ) ) # ( 
// \romXor|altsyncram_component|auto_generated|q_a [1] & ( !\romDecXor|altsyncram_component|auto_generated|q_a [1] & ( (!\romSelect[0]~input_o  & ((!\romSelect[1]~input_o ) # ((\romSwap|altsyncram_component|auto_generated|q_a [1])))) # (\romSelect[0]~input_o 
//  & (!\romSelect[1]~input_o  & (\romShift|altsyncram_component|auto_generated|q_a [1]))) ) ) ) # ( !\romXor|altsyncram_component|auto_generated|q_a [1] & ( !\romDecXor|altsyncram_component|auto_generated|q_a [1] & ( (!\romSelect[0]~input_o  & 
// (\romSelect[1]~input_o  & ((\romSwap|altsyncram_component|auto_generated|q_a [1])))) # (\romSelect[0]~input_o  & (!\romSelect[1]~input_o  & (\romShift|altsyncram_component|auto_generated|q_a [1]))) ) ) )

	.dataa(!\romSelect[0]~input_o ),
	.datab(!\romSelect[1]~input_o ),
	.datac(!\romShift|altsyncram_component|auto_generated|q_a [1]),
	.datad(!\romSwap|altsyncram_component|auto_generated|q_a [1]),
	.datae(!\romXor|altsyncram_component|auto_generated|q_a [1]),
	.dataf(!\romDecXor|altsyncram_component|auto_generated|q_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\actualInst[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \actualInst[1]~3 .extended_lut = "off";
defparam \actualInst[1]~3 .lut_mask = 64'h04268CAE15379DBF;
defparam \actualInst[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y13_N33
cyclonev_lcell_comb \actualInst[1]~4 (
// Equation(s):
// \actualInst[1]~4_combout  = ( \actualInst[1]~3_combout  & ( (!\romSelect[2]~input_o ) # ((!\Equal0~0_combout  & (\romDecSwap|altsyncram_component|auto_generated|q_a [1])) # (\Equal0~0_combout  & ((\romDecShift|altsyncram_component|auto_generated|q_a 
// [1])))) ) ) # ( !\actualInst[1]~3_combout  & ( (\romSelect[2]~input_o  & ((!\Equal0~0_combout  & (\romDecSwap|altsyncram_component|auto_generated|q_a [1])) # (\Equal0~0_combout  & ((\romDecShift|altsyncram_component|auto_generated|q_a [1]))))) ) )

	.dataa(!\romDecSwap|altsyncram_component|auto_generated|q_a [1]),
	.datab(!\Equal0~0_combout ),
	.datac(!\romDecShift|altsyncram_component|auto_generated|q_a [1]),
	.datad(!\romSelect[2]~input_o ),
	.datae(gnd),
	.dataf(!\actualInst[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\actualInst[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \actualInst[1]~4 .extended_lut = "off";
defparam \actualInst[1]~4 .lut_mask = 64'h00470047FF47FF47;
defparam \actualInst[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y13_N57
cyclonev_lcell_comb \actualInst[1]$latch (
// Equation(s):
// \actualInst[1]$latch~combout  = ( \actualInst[1]$latch~combout  & ( \actualInst[15]~2_combout  & ( \actualInst[1]~4_combout  ) ) ) # ( !\actualInst[1]$latch~combout  & ( \actualInst[15]~2_combout  & ( \actualInst[1]~4_combout  ) ) ) # ( 
// \actualInst[1]$latch~combout  & ( !\actualInst[15]~2_combout  ) )

	.dataa(gnd),
	.datab(!\actualInst[1]~4_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\actualInst[1]$latch~combout ),
	.dataf(!\actualInst[15]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\actualInst[1]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \actualInst[1]$latch .extended_lut = "off";
defparam \actualInst[1]$latch .lut_mask = 64'h0000FFFF33333333;
defparam \actualInst[1]$latch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N18
cyclonev_lcell_comb \actualInst[2]~5 (
// Equation(s):
// \actualInst[2]~5_combout  = ( \romXor|altsyncram_component|auto_generated|q_a [2] & ( \romDecXor|altsyncram_component|auto_generated|q_a [2] & ( (!\romSelect[1]~input_o  & ((!\romSelect[0]~input_o ) # ((\romShift|altsyncram_component|auto_generated|q_a 
// [2])))) # (\romSelect[1]~input_o  & (((\romSwap|altsyncram_component|auto_generated|q_a [2])) # (\romSelect[0]~input_o ))) ) ) ) # ( !\romXor|altsyncram_component|auto_generated|q_a [2] & ( \romDecXor|altsyncram_component|auto_generated|q_a [2] & ( 
// (!\romSelect[1]~input_o  & (\romSelect[0]~input_o  & (\romShift|altsyncram_component|auto_generated|q_a [2]))) # (\romSelect[1]~input_o  & (((\romSwap|altsyncram_component|auto_generated|q_a [2])) # (\romSelect[0]~input_o ))) ) ) ) # ( 
// \romXor|altsyncram_component|auto_generated|q_a [2] & ( !\romDecXor|altsyncram_component|auto_generated|q_a [2] & ( (!\romSelect[1]~input_o  & ((!\romSelect[0]~input_o ) # ((\romShift|altsyncram_component|auto_generated|q_a [2])))) # 
// (\romSelect[1]~input_o  & (!\romSelect[0]~input_o  & ((\romSwap|altsyncram_component|auto_generated|q_a [2])))) ) ) ) # ( !\romXor|altsyncram_component|auto_generated|q_a [2] & ( !\romDecXor|altsyncram_component|auto_generated|q_a [2] & ( 
// (!\romSelect[1]~input_o  & (\romSelect[0]~input_o  & (\romShift|altsyncram_component|auto_generated|q_a [2]))) # (\romSelect[1]~input_o  & (!\romSelect[0]~input_o  & ((\romSwap|altsyncram_component|auto_generated|q_a [2])))) ) ) )

	.dataa(!\romSelect[1]~input_o ),
	.datab(!\romSelect[0]~input_o ),
	.datac(!\romShift|altsyncram_component|auto_generated|q_a [2]),
	.datad(!\romSwap|altsyncram_component|auto_generated|q_a [2]),
	.datae(!\romXor|altsyncram_component|auto_generated|q_a [2]),
	.dataf(!\romDecXor|altsyncram_component|auto_generated|q_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\actualInst[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \actualInst[2]~5 .extended_lut = "off";
defparam \actualInst[2]~5 .lut_mask = 64'h02468ACE13579BDF;
defparam \actualInst[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y12_N54
cyclonev_lcell_comb \actualInst[2]~6 (
// Equation(s):
// \actualInst[2]~6_combout  = ( \romDecShift|altsyncram_component|auto_generated|q_a [2] & ( \Equal0~0_combout  & ( (\romSelect[2]~input_o ) # (\actualInst[2]~5_combout ) ) ) ) # ( !\romDecShift|altsyncram_component|auto_generated|q_a [2] & ( 
// \Equal0~0_combout  & ( (\actualInst[2]~5_combout  & !\romSelect[2]~input_o ) ) ) ) # ( \romDecShift|altsyncram_component|auto_generated|q_a [2] & ( !\Equal0~0_combout  & ( (!\romSelect[2]~input_o  & (\actualInst[2]~5_combout )) # (\romSelect[2]~input_o  & 
// ((\romDecSwap|altsyncram_component|auto_generated|q_a [2]))) ) ) ) # ( !\romDecShift|altsyncram_component|auto_generated|q_a [2] & ( !\Equal0~0_combout  & ( (!\romSelect[2]~input_o  & (\actualInst[2]~5_combout )) # (\romSelect[2]~input_o  & 
// ((\romDecSwap|altsyncram_component|auto_generated|q_a [2]))) ) ) )

	.dataa(gnd),
	.datab(!\actualInst[2]~5_combout ),
	.datac(!\romSelect[2]~input_o ),
	.datad(!\romDecSwap|altsyncram_component|auto_generated|q_a [2]),
	.datae(!\romDecShift|altsyncram_component|auto_generated|q_a [2]),
	.dataf(!\Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\actualInst[2]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \actualInst[2]~6 .extended_lut = "off";
defparam \actualInst[2]~6 .lut_mask = 64'h303F303F30303F3F;
defparam \actualInst[2]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y12_N24
cyclonev_lcell_comb \actualInst[2]$latch (
// Equation(s):
// \actualInst[2]$latch~combout  = ( \actualInst[15]~2_combout  & ( \actualInst[2]$latch~combout  & ( \actualInst[2]~6_combout  ) ) ) # ( !\actualInst[15]~2_combout  & ( \actualInst[2]$latch~combout  ) ) # ( \actualInst[15]~2_combout  & ( 
// !\actualInst[2]$latch~combout  & ( \actualInst[2]~6_combout  ) ) )

	.dataa(gnd),
	.datab(!\actualInst[2]~6_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\actualInst[15]~2_combout ),
	.dataf(!\actualInst[2]$latch~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\actualInst[2]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \actualInst[2]$latch .extended_lut = "off";
defparam \actualInst[2]$latch .lut_mask = 64'h00003333FFFF3333;
defparam \actualInst[2]$latch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N0
cyclonev_lcell_comb \actualInst[3]~7 (
// Equation(s):
// \actualInst[3]~7_combout  = ( \romShift|altsyncram_component|auto_generated|q_a [3] & ( \romDecXor|altsyncram_component|auto_generated|q_a [3] & ( ((!\romSelect[1]~input_o  & ((\romXor|altsyncram_component|auto_generated|q_a [3]))) # 
// (\romSelect[1]~input_o  & (\romSwap|altsyncram_component|auto_generated|q_a [3]))) # (\romSelect[0]~input_o ) ) ) ) # ( !\romShift|altsyncram_component|auto_generated|q_a [3] & ( \romDecXor|altsyncram_component|auto_generated|q_a [3] & ( 
// (!\romSelect[1]~input_o  & (!\romSelect[0]~input_o  & ((\romXor|altsyncram_component|auto_generated|q_a [3])))) # (\romSelect[1]~input_o  & (((\romSwap|altsyncram_component|auto_generated|q_a [3])) # (\romSelect[0]~input_o ))) ) ) ) # ( 
// \romShift|altsyncram_component|auto_generated|q_a [3] & ( !\romDecXor|altsyncram_component|auto_generated|q_a [3] & ( (!\romSelect[1]~input_o  & (((\romXor|altsyncram_component|auto_generated|q_a [3])) # (\romSelect[0]~input_o ))) # (\romSelect[1]~input_o 
//  & (!\romSelect[0]~input_o  & (\romSwap|altsyncram_component|auto_generated|q_a [3]))) ) ) ) # ( !\romShift|altsyncram_component|auto_generated|q_a [3] & ( !\romDecXor|altsyncram_component|auto_generated|q_a [3] & ( (!\romSelect[0]~input_o  & 
// ((!\romSelect[1]~input_o  & ((\romXor|altsyncram_component|auto_generated|q_a [3]))) # (\romSelect[1]~input_o  & (\romSwap|altsyncram_component|auto_generated|q_a [3])))) ) ) )

	.dataa(!\romSelect[1]~input_o ),
	.datab(!\romSelect[0]~input_o ),
	.datac(!\romSwap|altsyncram_component|auto_generated|q_a [3]),
	.datad(!\romXor|altsyncram_component|auto_generated|q_a [3]),
	.datae(!\romShift|altsyncram_component|auto_generated|q_a [3]),
	.dataf(!\romDecXor|altsyncram_component|auto_generated|q_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\actualInst[3]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \actualInst[3]~7 .extended_lut = "off";
defparam \actualInst[3]~7 .lut_mask = 64'h048C26AE159D37BF;
defparam \actualInst[3]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N48
cyclonev_lcell_comb \actualInst[3]~8 (
// Equation(s):
// \actualInst[3]~8_combout  = ( \Equal0~0_combout  & ( (!\romSelect[2]~input_o  & (\actualInst[3]~7_combout )) # (\romSelect[2]~input_o  & ((\romDecShift|altsyncram_component|auto_generated|q_a [3]))) ) ) # ( !\Equal0~0_combout  & ( (!\romSelect[2]~input_o  
// & ((\actualInst[3]~7_combout ))) # (\romSelect[2]~input_o  & (\romDecSwap|altsyncram_component|auto_generated|q_a [3])) ) )

	.dataa(!\romDecSwap|altsyncram_component|auto_generated|q_a [3]),
	.datab(!\actualInst[3]~7_combout ),
	.datac(!\romDecShift|altsyncram_component|auto_generated|q_a [3]),
	.datad(!\romSelect[2]~input_o ),
	.datae(gnd),
	.dataf(!\Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\actualInst[3]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \actualInst[3]~8 .extended_lut = "off";
defparam \actualInst[3]~8 .lut_mask = 64'h33553355330F330F;
defparam \actualInst[3]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N51
cyclonev_lcell_comb \actualInst[3]$latch (
// Equation(s):
// \actualInst[3]$latch~combout  = ( \actualInst[3]$latch~combout  & ( (!\actualInst[15]~2_combout ) # (\actualInst[3]~8_combout ) ) ) # ( !\actualInst[3]$latch~combout  & ( (\actualInst[3]~8_combout  & \actualInst[15]~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\actualInst[3]~8_combout ),
	.datad(!\actualInst[15]~2_combout ),
	.datae(gnd),
	.dataf(!\actualInst[3]$latch~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\actualInst[3]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \actualInst[3]$latch .extended_lut = "off";
defparam \actualInst[3]$latch .lut_mask = 64'h000F000FFF0FFF0F;
defparam \actualInst[3]$latch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N54
cyclonev_lcell_comb \actualInst[4]~9 (
// Equation(s):
// \actualInst[4]~9_combout  = ( \romDecXor|altsyncram_component|auto_generated|q_a [4] & ( \romXor|altsyncram_component|auto_generated|q_a [4] & ( (!\romSelect[1]~input_o  & ((!\romSelect[0]~input_o ) # ((\romShift|altsyncram_component|auto_generated|q_a 
// [4])))) # (\romSelect[1]~input_o  & (((\romSwap|altsyncram_component|auto_generated|q_a [4])) # (\romSelect[0]~input_o ))) ) ) ) # ( !\romDecXor|altsyncram_component|auto_generated|q_a [4] & ( \romXor|altsyncram_component|auto_generated|q_a [4] & ( 
// (!\romSelect[1]~input_o  & ((!\romSelect[0]~input_o ) # ((\romShift|altsyncram_component|auto_generated|q_a [4])))) # (\romSelect[1]~input_o  & (!\romSelect[0]~input_o  & ((\romSwap|altsyncram_component|auto_generated|q_a [4])))) ) ) ) # ( 
// \romDecXor|altsyncram_component|auto_generated|q_a [4] & ( !\romXor|altsyncram_component|auto_generated|q_a [4] & ( (!\romSelect[1]~input_o  & (\romSelect[0]~input_o  & (\romShift|altsyncram_component|auto_generated|q_a [4]))) # (\romSelect[1]~input_o  & 
// (((\romSwap|altsyncram_component|auto_generated|q_a [4])) # (\romSelect[0]~input_o ))) ) ) ) # ( !\romDecXor|altsyncram_component|auto_generated|q_a [4] & ( !\romXor|altsyncram_component|auto_generated|q_a [4] & ( (!\romSelect[1]~input_o  & 
// (\romSelect[0]~input_o  & (\romShift|altsyncram_component|auto_generated|q_a [4]))) # (\romSelect[1]~input_o  & (!\romSelect[0]~input_o  & ((\romSwap|altsyncram_component|auto_generated|q_a [4])))) ) ) )

	.dataa(!\romSelect[1]~input_o ),
	.datab(!\romSelect[0]~input_o ),
	.datac(!\romShift|altsyncram_component|auto_generated|q_a [4]),
	.datad(!\romSwap|altsyncram_component|auto_generated|q_a [4]),
	.datae(!\romDecXor|altsyncram_component|auto_generated|q_a [4]),
	.dataf(!\romXor|altsyncram_component|auto_generated|q_a [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\actualInst[4]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \actualInst[4]~9 .extended_lut = "off";
defparam \actualInst[4]~9 .lut_mask = 64'h024613578ACE9BDF;
defparam \actualInst[4]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N15
cyclonev_lcell_comb \actualInst[4]~10 (
// Equation(s):
// \actualInst[4]~10_combout  = ( \Equal0~0_combout  & ( (!\romSelect[2]~input_o  & (\actualInst[4]~9_combout )) # (\romSelect[2]~input_o  & ((\romDecShift|altsyncram_component|auto_generated|q_a [4]))) ) ) # ( !\Equal0~0_combout  & ( (!\romSelect[2]~input_o 
//  & (\actualInst[4]~9_combout )) # (\romSelect[2]~input_o  & ((\romDecSwap|altsyncram_component|auto_generated|q_a [4]))) ) )

	.dataa(!\romSelect[2]~input_o ),
	.datab(!\actualInst[4]~9_combout ),
	.datac(!\romDecShift|altsyncram_component|auto_generated|q_a [4]),
	.datad(!\romDecSwap|altsyncram_component|auto_generated|q_a [4]),
	.datae(gnd),
	.dataf(!\Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\actualInst[4]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \actualInst[4]~10 .extended_lut = "off";
defparam \actualInst[4]~10 .lut_mask = 64'h2277227727272727;
defparam \actualInst[4]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N24
cyclonev_lcell_comb \actualInst[4]$latch (
// Equation(s):
// \actualInst[4]$latch~combout  = ( \actualInst[15]~2_combout  & ( \actualInst[4]~10_combout  ) ) # ( !\actualInst[15]~2_combout  & ( \actualInst[4]$latch~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\actualInst[4]~10_combout ),
	.datad(!\actualInst[4]$latch~combout ),
	.datae(gnd),
	.dataf(!\actualInst[15]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\actualInst[4]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \actualInst[4]$latch .extended_lut = "off";
defparam \actualInst[4]$latch .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \actualInst[4]$latch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N6
cyclonev_lcell_comb \actualInst[5]~11 (
// Equation(s):
// \actualInst[5]~11_combout  = ( \romDecXor|altsyncram_component|auto_generated|q_a [5] & ( \romXor|altsyncram_component|auto_generated|q_a [5] & ( (!\romSelect[1]~input_o  & ((!\romSelect[0]~input_o ) # ((\romShift|altsyncram_component|auto_generated|q_a 
// [5])))) # (\romSelect[1]~input_o  & (((\romSwap|altsyncram_component|auto_generated|q_a [5])) # (\romSelect[0]~input_o ))) ) ) ) # ( !\romDecXor|altsyncram_component|auto_generated|q_a [5] & ( \romXor|altsyncram_component|auto_generated|q_a [5] & ( 
// (!\romSelect[1]~input_o  & ((!\romSelect[0]~input_o ) # ((\romShift|altsyncram_component|auto_generated|q_a [5])))) # (\romSelect[1]~input_o  & (!\romSelect[0]~input_o  & ((\romSwap|altsyncram_component|auto_generated|q_a [5])))) ) ) ) # ( 
// \romDecXor|altsyncram_component|auto_generated|q_a [5] & ( !\romXor|altsyncram_component|auto_generated|q_a [5] & ( (!\romSelect[1]~input_o  & (\romSelect[0]~input_o  & (\romShift|altsyncram_component|auto_generated|q_a [5]))) # (\romSelect[1]~input_o  & 
// (((\romSwap|altsyncram_component|auto_generated|q_a [5])) # (\romSelect[0]~input_o ))) ) ) ) # ( !\romDecXor|altsyncram_component|auto_generated|q_a [5] & ( !\romXor|altsyncram_component|auto_generated|q_a [5] & ( (!\romSelect[1]~input_o  & 
// (\romSelect[0]~input_o  & (\romShift|altsyncram_component|auto_generated|q_a [5]))) # (\romSelect[1]~input_o  & (!\romSelect[0]~input_o  & ((\romSwap|altsyncram_component|auto_generated|q_a [5])))) ) ) )

	.dataa(!\romSelect[1]~input_o ),
	.datab(!\romSelect[0]~input_o ),
	.datac(!\romShift|altsyncram_component|auto_generated|q_a [5]),
	.datad(!\romSwap|altsyncram_component|auto_generated|q_a [5]),
	.datae(!\romDecXor|altsyncram_component|auto_generated|q_a [5]),
	.dataf(!\romXor|altsyncram_component|auto_generated|q_a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\actualInst[5]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \actualInst[5]~11 .extended_lut = "off";
defparam \actualInst[5]~11 .lut_mask = 64'h024613578ACE9BDF;
defparam \actualInst[5]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N27
cyclonev_lcell_comb \actualInst[5]~12 (
// Equation(s):
// \actualInst[5]~12_combout  = ( \Equal0~0_combout  & ( (!\romSelect[2]~input_o  & (\actualInst[5]~11_combout )) # (\romSelect[2]~input_o  & ((\romDecShift|altsyncram_component|auto_generated|q_a [5]))) ) ) # ( !\Equal0~0_combout  & ( 
// (!\romSelect[2]~input_o  & (\actualInst[5]~11_combout )) # (\romSelect[2]~input_o  & ((\romDecSwap|altsyncram_component|auto_generated|q_a [5]))) ) )

	.dataa(!\romSelect[2]~input_o ),
	.datab(!\actualInst[5]~11_combout ),
	.datac(!\romDecSwap|altsyncram_component|auto_generated|q_a [5]),
	.datad(!\romDecShift|altsyncram_component|auto_generated|q_a [5]),
	.datae(gnd),
	.dataf(!\Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\actualInst[5]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \actualInst[5]~12 .extended_lut = "off";
defparam \actualInst[5]~12 .lut_mask = 64'h2727272722772277;
defparam \actualInst[5]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N30
cyclonev_lcell_comb \actualInst[5]$latch (
// Equation(s):
// \actualInst[5]$latch~combout  = ( \actualInst[15]~2_combout  & ( \actualInst[5]~12_combout  ) ) # ( !\actualInst[15]~2_combout  & ( \actualInst[5]$latch~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\actualInst[5]~12_combout ),
	.datad(!\actualInst[5]$latch~combout ),
	.datae(gnd),
	.dataf(!\actualInst[15]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\actualInst[5]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \actualInst[5]$latch .extended_lut = "off";
defparam \actualInst[5]$latch .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \actualInst[5]$latch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N36
cyclonev_lcell_comb \actualInst[6]~13 (
// Equation(s):
// \actualInst[6]~13_combout  = ( \romDecXor|altsyncram_component|auto_generated|q_a [6] & ( \romXor|altsyncram_component|auto_generated|q_a [6] & ( (!\romSelect[1]~input_o  & ((!\romSelect[0]~input_o ) # ((\romShift|altsyncram_component|auto_generated|q_a 
// [6])))) # (\romSelect[1]~input_o  & (((\romSwap|altsyncram_component|auto_generated|q_a [6])) # (\romSelect[0]~input_o ))) ) ) ) # ( !\romDecXor|altsyncram_component|auto_generated|q_a [6] & ( \romXor|altsyncram_component|auto_generated|q_a [6] & ( 
// (!\romSelect[1]~input_o  & ((!\romSelect[0]~input_o ) # ((\romShift|altsyncram_component|auto_generated|q_a [6])))) # (\romSelect[1]~input_o  & (!\romSelect[0]~input_o  & ((\romSwap|altsyncram_component|auto_generated|q_a [6])))) ) ) ) # ( 
// \romDecXor|altsyncram_component|auto_generated|q_a [6] & ( !\romXor|altsyncram_component|auto_generated|q_a [6] & ( (!\romSelect[1]~input_o  & (\romSelect[0]~input_o  & (\romShift|altsyncram_component|auto_generated|q_a [6]))) # (\romSelect[1]~input_o  & 
// (((\romSwap|altsyncram_component|auto_generated|q_a [6])) # (\romSelect[0]~input_o ))) ) ) ) # ( !\romDecXor|altsyncram_component|auto_generated|q_a [6] & ( !\romXor|altsyncram_component|auto_generated|q_a [6] & ( (!\romSelect[1]~input_o  & 
// (\romSelect[0]~input_o  & (\romShift|altsyncram_component|auto_generated|q_a [6]))) # (\romSelect[1]~input_o  & (!\romSelect[0]~input_o  & ((\romSwap|altsyncram_component|auto_generated|q_a [6])))) ) ) )

	.dataa(!\romSelect[1]~input_o ),
	.datab(!\romSelect[0]~input_o ),
	.datac(!\romShift|altsyncram_component|auto_generated|q_a [6]),
	.datad(!\romSwap|altsyncram_component|auto_generated|q_a [6]),
	.datae(!\romDecXor|altsyncram_component|auto_generated|q_a [6]),
	.dataf(!\romXor|altsyncram_component|auto_generated|q_a [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\actualInst[6]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \actualInst[6]~13 .extended_lut = "off";
defparam \actualInst[6]~13 .lut_mask = 64'h024613578ACE9BDF;
defparam \actualInst[6]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N33
cyclonev_lcell_comb \actualInst[6]~14 (
// Equation(s):
// \actualInst[6]~14_combout  = ( \Equal0~0_combout  & ( (!\romSelect[2]~input_o  & ((\actualInst[6]~13_combout ))) # (\romSelect[2]~input_o  & (\romDecShift|altsyncram_component|auto_generated|q_a [6])) ) ) # ( !\Equal0~0_combout  & ( 
// (!\romSelect[2]~input_o  & (\actualInst[6]~13_combout )) # (\romSelect[2]~input_o  & ((\romDecSwap|altsyncram_component|auto_generated|q_a [6]))) ) )

	.dataa(!\romDecShift|altsyncram_component|auto_generated|q_a [6]),
	.datab(!\actualInst[6]~13_combout ),
	.datac(!\romDecSwap|altsyncram_component|auto_generated|q_a [6]),
	.datad(!\romSelect[2]~input_o ),
	.datae(gnd),
	.dataf(!\Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\actualInst[6]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \actualInst[6]~14 .extended_lut = "off";
defparam \actualInst[6]~14 .lut_mask = 64'h330F330F33553355;
defparam \actualInst[6]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N42
cyclonev_lcell_comb \actualInst[6]$latch (
// Equation(s):
// \actualInst[6]$latch~combout  = ( \actualInst[15]~2_combout  & ( \actualInst[6]~14_combout  ) ) # ( !\actualInst[15]~2_combout  & ( \actualInst[6]$latch~combout  ) )

	.dataa(gnd),
	.datab(!\actualInst[6]~14_combout ),
	.datac(gnd),
	.datad(!\actualInst[6]$latch~combout ),
	.datae(gnd),
	.dataf(!\actualInst[15]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\actualInst[6]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \actualInst[6]$latch .extended_lut = "off";
defparam \actualInst[6]$latch .lut_mask = 64'h00FF00FF33333333;
defparam \actualInst[6]$latch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y13_N9
cyclonev_lcell_comb \actualInst[7]~15 (
// Equation(s):
// \actualInst[7]~15_combout  = ( \romXor|altsyncram_component|auto_generated|q_a [7] & ( \romDecXor|altsyncram_component|auto_generated|q_a [7] & ( (!\romSelect[0]~input_o  & (((!\romSelect[1]~input_o )) # (\romSwap|altsyncram_component|auto_generated|q_a 
// [7]))) # (\romSelect[0]~input_o  & (((\romSelect[1]~input_o ) # (\romShift|altsyncram_component|auto_generated|q_a [7])))) ) ) ) # ( !\romXor|altsyncram_component|auto_generated|q_a [7] & ( \romDecXor|altsyncram_component|auto_generated|q_a [7] & ( 
// (!\romSelect[0]~input_o  & (\romSwap|altsyncram_component|auto_generated|q_a [7] & ((\romSelect[1]~input_o )))) # (\romSelect[0]~input_o  & (((\romSelect[1]~input_o ) # (\romShift|altsyncram_component|auto_generated|q_a [7])))) ) ) ) # ( 
// \romXor|altsyncram_component|auto_generated|q_a [7] & ( !\romDecXor|altsyncram_component|auto_generated|q_a [7] & ( (!\romSelect[0]~input_o  & (((!\romSelect[1]~input_o )) # (\romSwap|altsyncram_component|auto_generated|q_a [7]))) # (\romSelect[0]~input_o 
//  & (((\romShift|altsyncram_component|auto_generated|q_a [7] & !\romSelect[1]~input_o )))) ) ) ) # ( !\romXor|altsyncram_component|auto_generated|q_a [7] & ( !\romDecXor|altsyncram_component|auto_generated|q_a [7] & ( (!\romSelect[0]~input_o  & 
// (\romSwap|altsyncram_component|auto_generated|q_a [7] & ((\romSelect[1]~input_o )))) # (\romSelect[0]~input_o  & (((\romShift|altsyncram_component|auto_generated|q_a [7] & !\romSelect[1]~input_o )))) ) ) )

	.dataa(!\romSelect[0]~input_o ),
	.datab(!\romSwap|altsyncram_component|auto_generated|q_a [7]),
	.datac(!\romShift|altsyncram_component|auto_generated|q_a [7]),
	.datad(!\romSelect[1]~input_o ),
	.datae(!\romXor|altsyncram_component|auto_generated|q_a [7]),
	.dataf(!\romDecXor|altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\actualInst[7]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \actualInst[7]~15 .extended_lut = "off";
defparam \actualInst[7]~15 .lut_mask = 64'h0522AF220577AF77;
defparam \actualInst[7]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y13_N42
cyclonev_lcell_comb \actualInst[7]~16 (
// Equation(s):
// \actualInst[7]~16_combout  = ( \actualInst[7]~15_combout  & ( (!\romSelect[2]~input_o ) # ((!\Equal0~0_combout  & (\romDecSwap|altsyncram_component|auto_generated|q_a [7])) # (\Equal0~0_combout  & ((\romDecShift|altsyncram_component|auto_generated|q_a 
// [7])))) ) ) # ( !\actualInst[7]~15_combout  & ( (\romSelect[2]~input_o  & ((!\Equal0~0_combout  & (\romDecSwap|altsyncram_component|auto_generated|q_a [7])) # (\Equal0~0_combout  & ((\romDecShift|altsyncram_component|auto_generated|q_a [7]))))) ) )

	.dataa(!\romSelect[2]~input_o ),
	.datab(!\Equal0~0_combout ),
	.datac(!\romDecSwap|altsyncram_component|auto_generated|q_a [7]),
	.datad(!\romDecShift|altsyncram_component|auto_generated|q_a [7]),
	.datae(gnd),
	.dataf(!\actualInst[7]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\actualInst[7]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \actualInst[7]~16 .extended_lut = "off";
defparam \actualInst[7]~16 .lut_mask = 64'h04150415AEBFAEBF;
defparam \actualInst[7]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y13_N39
cyclonev_lcell_comb \actualInst[7]$latch (
// Equation(s):
// \actualInst[7]$latch~combout  = ( \actualInst[7]$latch~combout  & ( (!\actualInst[15]~2_combout ) # (\actualInst[7]~16_combout ) ) ) # ( !\actualInst[7]$latch~combout  & ( (\actualInst[7]~16_combout  & \actualInst[15]~2_combout ) ) )

	.dataa(gnd),
	.datab(!\actualInst[7]~16_combout ),
	.datac(!\actualInst[15]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\actualInst[7]$latch~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\actualInst[7]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \actualInst[7]$latch .extended_lut = "off";
defparam \actualInst[7]$latch .lut_mask = 64'h03030303F3F3F3F3;
defparam \actualInst[7]$latch .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N52
cyclonev_io_ibuf \wren~input (
	.i(wren),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wren~input_o ));
// synopsys translate_off
defparam \wren~input .bus_hold = "false";
defparam \wren~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N21
cyclonev_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \clock~inputCLKENA0 (
	.inclk(\clock~input_o ),
	.ena(vcc),
	.outclk(\clock~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clock~inputCLKENA0 .clock_type = "global clock";
defparam \clock~inputCLKENA0 .disable_mode = "low";
defparam \clock~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clock~inputCLKENA0 .ena_register_power_up = "high";
defparam \clock~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N1
cyclonev_io_ibuf \data[0]~input (
	.i(data[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[0]~input_o ));
// synopsys translate_off
defparam \data[0]~input .bus_hold = "false";
defparam \data[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N52
cyclonev_io_ibuf \address[0]~input (
	.i(address[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[0]~input_o ));
// synopsys translate_off
defparam \address[0]~input .bus_hold = "false";
defparam \address[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N75
cyclonev_io_ibuf \address[1]~input (
	.i(address[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[1]~input_o ));
// synopsys translate_off
defparam \address[1]~input .bus_hold = "false";
defparam \address[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N52
cyclonev_io_ibuf \address[2]~input (
	.i(address[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[2]~input_o ));
// synopsys translate_off
defparam \address[2]~input .bus_hold = "false";
defparam \address[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N92
cyclonev_io_ibuf \address[3]~input (
	.i(address[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[3]~input_o ));
// synopsys translate_off
defparam \address[3]~input .bus_hold = "false";
defparam \address[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N35
cyclonev_io_ibuf \address[4]~input (
	.i(address[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[4]~input_o ));
// synopsys translate_off
defparam \address[4]~input .bus_hold = "false";
defparam \address[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N58
cyclonev_io_ibuf \address[5]~input (
	.i(address[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[5]~input_o ));
// synopsys translate_off
defparam \address[5]~input .bus_hold = "false";
defparam \address[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N18
cyclonev_io_ibuf \address[6]~input (
	.i(address[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[6]~input_o ));
// synopsys translate_off
defparam \address[6]~input .bus_hold = "false";
defparam \address[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N41
cyclonev_io_ibuf \address[7]~input (
	.i(address[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[7]~input_o ));
// synopsys translate_off
defparam \address[7]~input .bus_hold = "false";
defparam \address[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y81_N1
cyclonev_io_ibuf \data[1]~input (
	.i(data[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[1]~input_o ));
// synopsys translate_off
defparam \data[1]~input .bus_hold = "false";
defparam \data[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y0_N52
cyclonev_io_ibuf \data[2]~input (
	.i(data[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[2]~input_o ));
// synopsys translate_off
defparam \data[2]~input .bus_hold = "false";
defparam \data[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N35
cyclonev_io_ibuf \data[3]~input (
	.i(data[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[3]~input_o ));
// synopsys translate_off
defparam \data[3]~input .bus_hold = "false";
defparam \data[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N52
cyclonev_io_ibuf \data[4]~input (
	.i(data[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[4]~input_o ));
// synopsys translate_off
defparam \data[4]~input .bus_hold = "false";
defparam \data[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N18
cyclonev_io_ibuf \data[5]~input (
	.i(data[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[5]~input_o ));
// synopsys translate_off
defparam \data[5]~input .bus_hold = "false";
defparam \data[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X80_Y0_N52
cyclonev_io_ibuf \data[6]~input (
	.i(data[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[6]~input_o ));
// synopsys translate_off
defparam \data[6]~input .bus_hold = "false";
defparam \data[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y81_N18
cyclonev_io_ibuf \data[7]~input (
	.i(data[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[7]~input_o ));
// synopsys translate_off
defparam \data[7]~input .bus_hold = "false";
defparam \data[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N52
cyclonev_io_ibuf \data[8]~input (
	.i(data[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[8]~input_o ));
// synopsys translate_off
defparam \data[8]~input .bus_hold = "false";
defparam \data[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N75
cyclonev_io_ibuf \data[9]~input (
	.i(data[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[9]~input_o ));
// synopsys translate_off
defparam \data[9]~input .bus_hold = "false";
defparam \data[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N1
cyclonev_io_ibuf \data[10]~input (
	.i(data[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[10]~input_o ));
// synopsys translate_off
defparam \data[10]~input .bus_hold = "false";
defparam \data[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N41
cyclonev_io_ibuf \data[11]~input (
	.i(data[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[11]~input_o ));
// synopsys translate_off
defparam \data[11]~input .bus_hold = "false";
defparam \data[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X84_Y0_N52
cyclonev_io_ibuf \data[12]~input (
	.i(data[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[12]~input_o ));
// synopsys translate_off
defparam \data[12]~input .bus_hold = "false";
defparam \data[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N41
cyclonev_io_ibuf \data[13]~input (
	.i(data[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[13]~input_o ));
// synopsys translate_off
defparam \data[13]~input .bus_hold = "false";
defparam \data[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N92
cyclonev_io_ibuf \data[14]~input (
	.i(data[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[14]~input_o ));
// synopsys translate_off
defparam \data[14]~input .bus_hold = "false";
defparam \data[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X88_Y0_N19
cyclonev_io_ibuf \data[15]~input (
	.i(data[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[15]~input_o ));
// synopsys translate_off
defparam \data[15]~input .bus_hold = "false";
defparam \data[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X86_Y0_N35
cyclonev_io_ibuf \data[16]~input (
	.i(data[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[16]~input_o ));
// synopsys translate_off
defparam \data[16]~input .bus_hold = "false";
defparam \data[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X84_Y0_N18
cyclonev_io_ibuf \data[17]~input (
	.i(data[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[17]~input_o ));
// synopsys translate_off
defparam \data[17]~input .bus_hold = "false";
defparam \data[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N41
cyclonev_io_ibuf \data[18]~input (
	.i(data[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[18]~input_o ));
// synopsys translate_off
defparam \data[18]~input .bus_hold = "false";
defparam \data[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X80_Y0_N35
cyclonev_io_ibuf \data[19]~input (
	.i(data[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[19]~input_o ));
// synopsys translate_off
defparam \data[19]~input .bus_hold = "false";
defparam \data[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X69_Y2_N0
cyclonev_ram_block \ram|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\wren~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[19]~input_o ,\data[18]~input_o ,\data[17]~input_o ,\data[16]~input_o ,\data[15]~input_o ,\data[14]~input_o ,\data[13]~input_o ,\data[12]~input_o ,\data[11]~input_o ,\data[10]~input_o ,\data[9]~input_o ,\data[8]~input_o ,\data[7]~input_o ,\data[6]~input_o ,
\data[5]~input_o ,\data[4]~input_o ,\data[3]~input_o ,\data[2]~input_o ,\data[1]~input_o ,\data[0]~input_o }),
	.portaaddr({\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(20'b00000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .init_file = "ramImg.mif";
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "ram:ram|altsyncram:altsyncram_component|altsyncram_fon1:auto_generated|ALTSYNCRAM";
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 20;
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 64;
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 20;
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N1
cyclonev_io_ibuf \data[20]~input (
	.i(data[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[20]~input_o ));
// synopsys translate_off
defparam \data[20]~input .bus_hold = "false";
defparam \data[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X84_Y0_N35
cyclonev_io_ibuf \data[21]~input (
	.i(data[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[21]~input_o ));
// synopsys translate_off
defparam \data[21]~input .bus_hold = "false";
defparam \data[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y81_N35
cyclonev_io_ibuf \data[22]~input (
	.i(data[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[22]~input_o ));
// synopsys translate_off
defparam \data[22]~input .bus_hold = "false";
defparam \data[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X88_Y0_N2
cyclonev_io_ibuf \data[23]~input (
	.i(data[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[23]~input_o ));
// synopsys translate_off
defparam \data[23]~input .bus_hold = "false";
defparam \data[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N35
cyclonev_io_ibuf \data[24]~input (
	.i(data[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[24]~input_o ));
// synopsys translate_off
defparam \data[24]~input .bus_hold = "false";
defparam \data[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X88_Y0_N36
cyclonev_io_ibuf \data[25]~input (
	.i(data[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[25]~input_o ));
// synopsys translate_off
defparam \data[25]~input .bus_hold = "false";
defparam \data[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X80_Y0_N18
cyclonev_io_ibuf \data[26]~input (
	.i(data[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[26]~input_o ));
// synopsys translate_off
defparam \data[26]~input .bus_hold = "false";
defparam \data[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N35
cyclonev_io_ibuf \data[27]~input (
	.i(data[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[27]~input_o ));
// synopsys translate_off
defparam \data[27]~input .bus_hold = "false";
defparam \data[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N52
cyclonev_io_ibuf \data[28]~input (
	.i(data[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[28]~input_o ));
// synopsys translate_off
defparam \data[28]~input .bus_hold = "false";
defparam \data[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X88_Y0_N53
cyclonev_io_ibuf \data[29]~input (
	.i(data[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[29]~input_o ));
// synopsys translate_off
defparam \data[29]~input .bus_hold = "false";
defparam \data[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N1
cyclonev_io_ibuf \data[30]~input (
	.i(data[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[30]~input_o ));
// synopsys translate_off
defparam \data[30]~input .bus_hold = "false";
defparam \data[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X84_Y0_N1
cyclonev_io_ibuf \data[31]~input (
	.i(data[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[31]~input_o ));
// synopsys translate_off
defparam \data[31]~input .bus_hold = "false";
defparam \data[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N41
cyclonev_io_ibuf \data[32]~input (
	.i(data[32]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[32]~input_o ));
// synopsys translate_off
defparam \data[32]~input .bus_hold = "false";
defparam \data[32]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y4_N78
cyclonev_io_ibuf \data[33]~input (
	.i(data[33]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[33]~input_o ));
// synopsys translate_off
defparam \data[33]~input .bus_hold = "false";
defparam \data[33]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N35
cyclonev_io_ibuf \data[34]~input (
	.i(data[34]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[34]~input_o ));
// synopsys translate_off
defparam \data[34]~input .bus_hold = "false";
defparam \data[34]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N18
cyclonev_io_ibuf \data[35]~input (
	.i(data[35]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[35]~input_o ));
// synopsys translate_off
defparam \data[35]~input .bus_hold = "false";
defparam \data[35]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N18
cyclonev_io_ibuf \data[36]~input (
	.i(data[36]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[36]~input_o ));
// synopsys translate_off
defparam \data[36]~input .bus_hold = "false";
defparam \data[36]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N52
cyclonev_io_ibuf \data[37]~input (
	.i(data[37]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[37]~input_o ));
// synopsys translate_off
defparam \data[37]~input .bus_hold = "false";
defparam \data[37]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N92
cyclonev_io_ibuf \data[38]~input (
	.i(data[38]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[38]~input_o ));
// synopsys translate_off
defparam \data[38]~input .bus_hold = "false";
defparam \data[38]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X86_Y0_N52
cyclonev_io_ibuf \data[39]~input (
	.i(data[39]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[39]~input_o ));
// synopsys translate_off
defparam \data[39]~input .bus_hold = "false";
defparam \data[39]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X69_Y2_N0
cyclonev_ram_block \ram|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\wren~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[39]~input_o ,\data[38]~input_o ,\data[37]~input_o ,\data[36]~input_o ,\data[35]~input_o ,\data[34]~input_o ,\data[33]~input_o ,\data[32]~input_o ,\data[31]~input_o ,\data[30]~input_o ,\data[29]~input_o ,\data[28]~input_o ,\data[27]~input_o ,\data[26]~input_o ,
\data[25]~input_o ,\data[24]~input_o ,\data[23]~input_o ,\data[22]~input_o ,\data[21]~input_o ,\data[20]~input_o }),
	.portaaddr({\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(20'b00000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a20 .init_file = "ramImg.mif";
defparam \ram|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \ram|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "ram:ram|altsyncram:altsyncram_component|altsyncram_fon1:auto_generated|ALTSYNCRAM";
defparam \ram|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 8;
defparam \ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock0";
defparam \ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 20;
defparam \ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 255;
defparam \ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 256;
defparam \ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 64;
defparam \ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 8;
defparam \ram|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 20;
defparam \ram|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \ram|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N41
cyclonev_io_ibuf \data[40]~input (
	.i(data[40]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[40]~input_o ));
// synopsys translate_off
defparam \data[40]~input .bus_hold = "false";
defparam \data[40]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N92
cyclonev_io_ibuf \data[41]~input (
	.i(data[41]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[41]~input_o ));
// synopsys translate_off
defparam \data[41]~input .bus_hold = "false";
defparam \data[41]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N1
cyclonev_io_ibuf \data[42]~input (
	.i(data[42]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[42]~input_o ));
// synopsys translate_off
defparam \data[42]~input .bus_hold = "false";
defparam \data[42]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N18
cyclonev_io_ibuf \data[43]~input (
	.i(data[43]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[43]~input_o ));
// synopsys translate_off
defparam \data[43]~input .bus_hold = "false";
defparam \data[43]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X26_Y1_N0
cyclonev_ram_block \ram|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(\wren~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\data[43]~input_o ,\data[42]~input_o ,\data[41]~input_o ,\data[40]~input_o }),
	.portaaddr({\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(20'b00000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a40 .init_file = "ramImg.mif";
defparam \ram|altsyncram_component|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \ram|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "ram:ram|altsyncram:altsyncram_component|altsyncram_fon1:auto_generated|ALTSYNCRAM";
defparam \ram|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "single_port";
defparam \ram|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 8;
defparam \ram|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "clock0";
defparam \ram|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 20;
defparam \ram|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \ram|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 40;
defparam \ram|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 255;
defparam \ram|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 256;
defparam \ram|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 64;
defparam \ram|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 8;
defparam \ram|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 20;
defparam \ram|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M20K";
defparam \ram|altsyncram_component|auto_generated|ram_block1a40 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram|altsyncram_component|auto_generated|ram_block1a40 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram|altsyncram_component|auto_generated|ram_block1a40 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N35
cyclonev_io_ibuf \data[44]~input (
	.i(data[44]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[44]~input_o ));
// synopsys translate_off
defparam \data[44]~input .bus_hold = "false";
defparam \data[44]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \data[45]~input (
	.i(data[45]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[45]~input_o ));
// synopsys translate_off
defparam \data[45]~input .bus_hold = "false";
defparam \data[45]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N52
cyclonev_io_ibuf \data[46]~input (
	.i(data[46]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[46]~input_o ));
// synopsys translate_off
defparam \data[46]~input .bus_hold = "false";
defparam \data[46]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N75
cyclonev_io_ibuf \data[47]~input (
	.i(data[47]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[47]~input_o ));
// synopsys translate_off
defparam \data[47]~input .bus_hold = "false";
defparam \data[47]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N18
cyclonev_io_ibuf \data[48]~input (
	.i(data[48]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[48]~input_o ));
// synopsys translate_off
defparam \data[48]~input .bus_hold = "false";
defparam \data[48]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N58
cyclonev_io_ibuf \data[49]~input (
	.i(data[49]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[49]~input_o ));
// synopsys translate_off
defparam \data[49]~input .bus_hold = "false";
defparam \data[49]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N41
cyclonev_io_ibuf \data[50]~input (
	.i(data[50]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[50]~input_o ));
// synopsys translate_off
defparam \data[50]~input .bus_hold = "false";
defparam \data[50]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N58
cyclonev_io_ibuf \data[51]~input (
	.i(data[51]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[51]~input_o ));
// synopsys translate_off
defparam \data[51]~input .bus_hold = "false";
defparam \data[51]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N1
cyclonev_io_ibuf \data[52]~input (
	.i(data[52]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[52]~input_o ));
// synopsys translate_off
defparam \data[52]~input .bus_hold = "false";
defparam \data[52]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N58
cyclonev_io_ibuf \data[53]~input (
	.i(data[53]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[53]~input_o ));
// synopsys translate_off
defparam \data[53]~input .bus_hold = "false";
defparam \data[53]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N1
cyclonev_io_ibuf \data[54]~input (
	.i(data[54]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[54]~input_o ));
// synopsys translate_off
defparam \data[54]~input .bus_hold = "false";
defparam \data[54]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N92
cyclonev_io_ibuf \data[55]~input (
	.i(data[55]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[55]~input_o ));
// synopsys translate_off
defparam \data[55]~input .bus_hold = "false";
defparam \data[55]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N1
cyclonev_io_ibuf \data[56]~input (
	.i(data[56]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[56]~input_o ));
// synopsys translate_off
defparam \data[56]~input .bus_hold = "false";
defparam \data[56]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N75
cyclonev_io_ibuf \data[57]~input (
	.i(data[57]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[57]~input_o ));
// synopsys translate_off
defparam \data[57]~input .bus_hold = "false";
defparam \data[57]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N1
cyclonev_io_ibuf \data[58]~input (
	.i(data[58]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[58]~input_o ));
// synopsys translate_off
defparam \data[58]~input .bus_hold = "false";
defparam \data[58]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N92
cyclonev_io_ibuf \data[59]~input (
	.i(data[59]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[59]~input_o ));
// synopsys translate_off
defparam \data[59]~input .bus_hold = "false";
defparam \data[59]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N18
cyclonev_io_ibuf \data[60]~input (
	.i(data[60]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[60]~input_o ));
// synopsys translate_off
defparam \data[60]~input .bus_hold = "false";
defparam \data[60]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y81_N58
cyclonev_io_ibuf \data[61]~input (
	.i(data[61]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[61]~input_o ));
// synopsys translate_off
defparam \data[61]~input .bus_hold = "false";
defparam \data[61]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N41
cyclonev_io_ibuf \data[62]~input (
	.i(data[62]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[62]~input_o ));
// synopsys translate_off
defparam \data[62]~input .bus_hold = "false";
defparam \data[62]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N35
cyclonev_io_ibuf \data[63]~input (
	.i(data[63]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[63]~input_o ));
// synopsys translate_off
defparam \data[63]~input .bus_hold = "false";
defparam \data[63]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X26_Y1_N0
cyclonev_ram_block \ram|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(\wren~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[63]~input_o ,\data[62]~input_o ,\data[61]~input_o ,\data[60]~input_o ,\data[59]~input_o ,\data[58]~input_o ,\data[57]~input_o ,\data[56]~input_o ,\data[55]~input_o ,\data[54]~input_o ,\data[53]~input_o ,\data[52]~input_o ,\data[51]~input_o ,\data[50]~input_o ,
\data[49]~input_o ,\data[48]~input_o ,\data[47]~input_o ,\data[46]~input_o ,\data[45]~input_o ,\data[44]~input_o }),
	.portaaddr({\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(20'b00000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a44 .init_file = "ramImg.mif";
defparam \ram|altsyncram_component|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \ram|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "ram:ram|altsyncram:altsyncram_component|altsyncram_fon1:auto_generated|ALTSYNCRAM";
defparam \ram|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "single_port";
defparam \ram|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 8;
defparam \ram|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "clock0";
defparam \ram|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 20;
defparam \ram|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \ram|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 44;
defparam \ram|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 255;
defparam \ram|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 256;
defparam \ram|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 64;
defparam \ram|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 8;
defparam \ram|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 20;
defparam \ram|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M20K";
defparam \ram|altsyncram_component|auto_generated|ram_block1a44 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram|altsyncram_component|auto_generated|ram_block1a44 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram|altsyncram_component|auto_generated|ram_block1a44 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: IOIBUF_X89_Y23_N38
cyclonev_io_ibuf \address[8]~input (
	.i(address[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[8]~input_o ));
// synopsys translate_off
defparam \address[8]~input .bus_hold = "false";
defparam \address[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y81_N35
cyclonev_io_ibuf \address[9]~input (
	.i(address[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[9]~input_o ));
// synopsys translate_off
defparam \address[9]~input .bus_hold = "false";
defparam \address[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y81_N58
cyclonev_io_ibuf \address[10]~input (
	.i(address[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[10]~input_o ));
// synopsys translate_off
defparam \address[10]~input .bus_hold = "false";
defparam \address[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y81_N75
cyclonev_io_ibuf \address[11]~input (
	.i(address[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[11]~input_o ));
// synopsys translate_off
defparam \address[11]~input .bus_hold = "false";
defparam \address[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y81_N18
cyclonev_io_ibuf \address[12]~input (
	.i(address[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[12]~input_o ));
// synopsys translate_off
defparam \address[12]~input .bus_hold = "false";
defparam \address[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N18
cyclonev_io_ibuf \address[13]~input (
	.i(address[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[13]~input_o ));
// synopsys translate_off
defparam \address[13]~input .bus_hold = "false";
defparam \address[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y81_N18
cyclonev_io_ibuf \address[14]~input (
	.i(address[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[14]~input_o ));
// synopsys translate_off
defparam \address[14]~input .bus_hold = "false";
defparam \address[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \address[15]~input (
	.i(address[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[15]~input_o ));
// synopsys translate_off
defparam \address[15]~input .bus_hold = "false";
defparam \address[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X12_Y38_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
