Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2016.4 (lin64) Build 1733598 Wed Dec 14 22:35:42 MST 2016
| Date              : Tue Apr 18 22:59:49 2017
| Host              : SchoolComputer running 64-bit Ubuntu 16.10
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design            : design_1_wrapper
| Device            : xczu9eg-ffvb1156
| Speed File        : -2  ADVANCE 1.08 12-12-2016
| Temperature Grade : I
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 58 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.944        0.000                      0                54539        0.030        0.000                      0                54423        0.539        0.000                       0                 21965  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                                                                                                                                                                                 Waveform(ns)           Period(ns)      Frequency(MHz)
-----                                                                                                                                                                                                                                                                                                                                 ------------           ----------      --------------
clk_pl_0                                                                                                                                                                                                                                                                                                                              {0.000 5.000}          10.000          100.000         
design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {0.000 3.367}          6.734           148.500         
  m_axis_hdcp_aclk                                                                                                                                                                                                                                                                                                                    {0.000 3.367}          6.734           148.500         
mgtrefclk1_pad_p_in                                                                                                                                                                                                                                                                                                                   {0.000 1.684}          3.367           297.000         
  clkfbout                                                                                                                                                                                                                                                                                                                            {0.000 1.684}          3.367           297.000         
  clkout1                                                                                                                                                                                                                                                                                                                             {0.000 1.684}          3.367           297.000         
  clkout2                                                                                                                                                                                                                                                                                                                             {0.000 1.684}          3.367           297.000         
  qpll0clk_in[0]                                                                                                                                                                                                                                                                                                                      {0.000 0.084}          0.168           5940.006        
  qpll0refclk_in[0]                                                                                                                                                                                                                                                                                                                   {0.000 1.684}          3.367           297.000         
  qpll1clk_in[0]                                                                                                                                                                                                                                                                                                                      {0.000 0.084}          0.168           5940.006        
  qpll1refclk_in[0]                                                                                                                                                                                                                                                                                                                   {0.000 1.684}          3.367           297.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                                                                                                                                                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                                                                                                                                                                                                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0                                                                                                                                                                                                                                                                                                                                    3.763        0.000                      0                29981        0.031        0.000                      0                29981        2.500        0.000                       0                 12526  
design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK                                                                                                                                                    5.444        0.000                       0                     1  
  m_axis_hdcp_aclk                                                                                                                                                                                                                                                                                                                          1.591        0.000                      0                15819        0.031        0.000                      0                15819        0.539        0.000                       0                  6635  
mgtrefclk1_pad_p_in                                                                                                                                                                                                                                                                                                                         2.643        0.000                      0                   40        0.080        0.000                      0                   40        1.233        0.000                       0                    26  
  clkfbout                                                                                                                                                                                                                                                                                                                                                                                                                                                                              2.296        0.000                       0                     2  
  clkout1                                                                                                                                                                                                                                                                                                                                                                                                                                                                               0.963        0.000                       0                     3  
  clkout2                                                                                                                                                                                                                                                                                                                                   0.944        0.000                      0                 7199        0.030        0.000                      0                 7199        1.141        0.000                       0                  2772  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
m_axis_hdcp_aclk  clk_pl_0                6.356        0.000                      0                    9                                                                        
clkout2           clk_pl_0                2.698        0.000                      0                   34                                                                        
clk_pl_0          m_axis_hdcp_aclk        6.351        0.000                      0                  189                                                                        
clkout2           m_axis_hdcp_aclk        2.975        0.000                      0                  228                                                                        
clk_pl_0          clkout2                 9.391        0.000                      0                   52                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group           From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           ----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**    clk_pl_0             clk_pl_0                   5.294        0.000                      0                  666        0.092        0.000                      0                  666  
**async_default**    clkout2              clkout2                    1.985        0.000                      0                   25        0.174        0.000                      0                   25  
**async_default**    m_axis_hdcp_aclk     m_axis_hdcp_aclk           4.035        0.000                      0                  675        0.136        0.000                      0                  675  
**async_default**    mgtrefclk1_pad_p_in  mgtrefclk1_pad_p_in        2.789        0.000                      0                   18        0.119        0.000                      0                   18  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        3.763ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.763ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1RDATA[2]
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.200ns  (logic 0.423ns (8.135%)  route 4.777ns (91.865%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.274ns = ( 11.274 - 10.000 ) 
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.359ns (routing 0.166ns, distribution 1.193ns)
  Clock Net Delay (Destination): 1.154ns (routing 0.151ns, distribution 1.003ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.148 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=12579, routed)       1.359     1.507    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X37Y96         FDSE                                         r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y96         FDSE (Prop_FFF_SLICEM_C_Q)
                                                      0.079     1.586 r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/Q
                         net (fo=25, routed)          0.382     1.968    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/first_word
    SLICE_X42Y95         LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.124     2.092 r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_5/O
                         net (fo=4, routed)           0.244     2.336    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/USE_READ.read_data_inst/current_word__3[3]
    SLICE_X42Y94         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.095     2.431 r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_2/O
                         net (fo=132, routed)         2.377     4.808    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/USE_READ.read_data_inst/current_word_adjusted__14[3]
    SLICE_X15Y180        LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.125     4.933 r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[2]_INST_0/O
                         net (fo=1, routed)           1.774     6.707    design_1_i/zynq_ultra_ps_e_0/inst/maxigp1_rdata[2]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1RDATA[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.095    10.095    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=12579, routed)       1.154    11.274    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm1_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
                         clock pessimism              0.100    11.374    
                         clock uncertainty           -0.035    11.339    
    PS8_X0Y0             PS8 (Setup_PS8_MAXIGP1ACLK_MAXIGP1RDATA[2])
                                                     -0.869    10.470    design_1_i/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                         10.470    
                         arrival time                          -6.707    
  -------------------------------------------------------------------
                         slack                                  3.763    

Slack (MET) :             3.878ns  (required time - arrival time)
  Source:                 design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_404/v_tpg_mac_muladd_OgC_U63/design_1_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_404/tmp_32_tr_reg_431_reg/DSP_A_B_DATA_INST/A[3]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.610ns  (logic 2.348ns (41.854%)  route 3.262ns (58.146%))
  Logic Levels:           12  (DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 11.441 - 10.000 ) 
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.574ns (routing 0.166ns, distribution 1.408ns)
  Clock Net Delay (Destination): 1.321ns (routing 0.151ns, distribution 1.170ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.148 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=12579, routed)       1.574     1.722    design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_404/v_tpg_mac_muladd_OgC_U63/design_1_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/CLK
    DSP48E2_X3Y79        DSP_A_B_DATA                                 r  design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_404/v_tpg_mac_muladd_OgC_U63/design_1_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X3Y79        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[8])
                                                      0.191     1.913 r  design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_404/v_tpg_mac_muladd_OgC_U63/design_1_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_A_B_DATA_INST/B2_DATA[8]
                         net (fo=1, routed)           0.000     1.913    design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_404/v_tpg_mac_muladd_OgC_U63/design_1_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_A_B_DATA.B2_DATA<8>
    DSP48E2_X3Y79        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[8]_B2B1[8])
                                                      0.054     1.967 r  design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_404/v_tpg_mac_muladd_OgC_U63/design_1_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_PREADD_DATA_INST/B2B1[8]
                         net (fo=1, routed)           0.000     1.967    design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_404/v_tpg_mac_muladd_OgC_U63/design_1_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_PREADD_DATA.B2B1<8>
    DSP48E2_X3Y79        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[8]_U[16])
                                                      0.535     2.502 f  design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_404/v_tpg_mac_muladd_OgC_U63/design_1_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_MULTIPLIER_INST/U[16]
                         net (fo=1, routed)           0.000     2.502    design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_404/v_tpg_mac_muladd_OgC_U63/design_1_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_MULTIPLIER.U<16>
    DSP48E2_X3Y79        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[16]_U_DATA[16])
                                                      0.038     2.540 r  design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_404/v_tpg_mac_muladd_OgC_U63/design_1_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_M_DATA_INST/U_DATA[16]
                         net (fo=1, routed)           0.000     2.540    design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_404/v_tpg_mac_muladd_OgC_U63/design_1_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_M_DATA.U_DATA<16>
    DSP48E2_X3Y79        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[16]_ALU_OUT[21])
                                                      0.457     2.997 f  design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_404/v_tpg_mac_muladd_OgC_U63/design_1_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_ALU_INST/ALU_OUT[21]
                         net (fo=1, routed)           0.000     2.997    design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_404/v_tpg_mac_muladd_OgC_U63/design_1_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_ALU.ALU_OUT<21>
    DSP48E2_X3Y79        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[21]_PCOUT[21])
                                                      0.114     3.111 r  design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_404/v_tpg_mac_muladd_OgC_U63/design_1_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_OUTPUT_INST/PCOUT[21]
                         net (fo=1, routed)           0.018     3.129    design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_404/v_tpg_mac_muladd_Ngs_U62/design_1_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7_U/p/PCIN[21]
    DSP48E2_X3Y80        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[21]_ALU_OUT[10])
                                                      0.503     3.632 f  design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_404/v_tpg_mac_muladd_Ngs_U62/design_1_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7_U/p/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     3.632    design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_404/v_tpg_mac_muladd_Ngs_U62/design_1_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7_U/p/DSP_ALU.ALU_OUT<10>
    DSP48E2_X3Y80        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.069     3.701 r  design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_404/v_tpg_mac_muladd_Ngs_U62/design_1_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7_U/p/DSP_OUTPUT_INST/P[10]
                         net (fo=482, routed)         2.346     6.047    design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_404/v_tpg_mac_muladd_Ngs_U62/design_1_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7_U/sel[5]
    SLICE_X31Y188        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.146     6.193 r  design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_404/v_tpg_mac_muladd_Ngs_U62/design_1_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7_U/g9_b3/O
                         net (fo=1, routed)           0.021     6.214    design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_404/v_tpg_mac_muladd_Ngs_U62/design_1_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7_U/g9_b3_n_2
    SLICE_X31Y188        MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.065     6.279 r  design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_404/v_tpg_mac_muladd_Ngs_U62/design_1_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7_U/tmp_32_tr_reg_431_reg_i_360/O
                         net (fo=1, routed)           0.000     6.279    design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_404/v_tpg_mac_muladd_Ngs_U62/design_1_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7_U/tmp_32_tr_reg_431_reg_i_360_n_2
    SLICE_X31Y188        MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.051     6.330 r  design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_404/v_tpg_mac_muladd_Ngs_U62/design_1_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7_U/tmp_32_tr_reg_431_reg_i_165/O
                         net (fo=1, routed)           0.194     6.524    design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_404/v_tpg_mac_muladd_Ngs_U62/design_1_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7_U/tmp_32_tr_reg_431_reg_i_165_n_2
    SLICE_X29Y188        LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.052     6.576 r  design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_404/v_tpg_mac_muladd_Ngs_U62/design_1_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7_U/tmp_32_tr_reg_431_reg_i_55/O
                         net (fo=1, routed)           0.025     6.601    design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_404/v_tpg_mac_muladd_Ngs_U62/design_1_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7_U/tmp_32_tr_reg_431_reg_i_55_n_2
    SLICE_X29Y188        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.073     6.674 r  design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_404/v_tpg_mac_muladd_Ngs_U62/design_1_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7_U/tmp_32_tr_reg_431_reg_i_18/O
                         net (fo=2, routed)           0.658     7.332    design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_404/tmp_32_tr_reg_431_reg/A[3]
    DSP48E2_X4Y79        DSP_A_B_DATA                                 r  design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_404/tmp_32_tr_reg_431_reg/DSP_A_B_DATA_INST/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.095    10.095    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=12579, routed)       1.321    11.441    design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_404/tmp_32_tr_reg_431_reg/CLK
    DSP48E2_X4Y79        DSP_A_B_DATA                                 r  design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_404/tmp_32_tr_reg_431_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.102    11.543    
                         clock uncertainty           -0.035    11.508    
    DSP48E2_X4Y79        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[3])
                                                     -0.298    11.210    design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_404/tmp_32_tr_reg_431_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                         11.210    
                         arrival time                          -7.332    
  -------------------------------------------------------------------
                         slack                                  3.878    

Slack (MET) :             3.909ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1RDATA[19]
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.053ns  (logic 0.381ns (7.540%)  route 4.672ns (92.460%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.274ns = ( 11.274 - 10.000 ) 
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.359ns (routing 0.166ns, distribution 1.193ns)
  Clock Net Delay (Destination): 1.154ns (routing 0.151ns, distribution 1.003ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.148 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=12579, routed)       1.359     1.507    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X37Y96         FDSE                                         r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y96         FDSE (Prop_FFF_SLICEM_C_Q)
                                                      0.079     1.586 r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/Q
                         net (fo=25, routed)          0.382     1.968    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/first_word
    SLICE_X42Y95         LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.124     2.092 r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_5/O
                         net (fo=4, routed)           0.244     2.336    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/USE_READ.read_data_inst/current_word__3[3]
    SLICE_X42Y94         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.095     2.431 r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_2/O
                         net (fo=132, routed)         2.389     4.820    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/USE_READ.read_data_inst/current_word_adjusted__14[3]
    SLICE_X17Y180        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.083     4.903 r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[19]_INST_0/O
                         net (fo=1, routed)           1.657     6.560    design_1_i/zynq_ultra_ps_e_0/inst/maxigp1_rdata[19]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1RDATA[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.095    10.095    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=12579, routed)       1.154    11.274    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm1_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
                         clock pessimism              0.100    11.374    
                         clock uncertainty           -0.035    11.339    
    PS8_X0Y0             PS8 (Setup_PS8_MAXIGP1ACLK_MAXIGP1RDATA[19])
                                                     -0.870    10.469    design_1_i/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                         10.469    
                         arrival time                          -6.560    
  -------------------------------------------------------------------
                         slack                                  3.909    

Slack (MET) :             3.951ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1RDATA[31]
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.009ns  (logic 0.380ns (7.586%)  route 4.629ns (92.414%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.274ns = ( 11.274 - 10.000 ) 
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.359ns (routing 0.166ns, distribution 1.193ns)
  Clock Net Delay (Destination): 1.154ns (routing 0.151ns, distribution 1.003ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.148 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=12579, routed)       1.359     1.507    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X37Y96         FDSE                                         r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y96         FDSE (Prop_FFF_SLICEM_C_Q)
                                                      0.079     1.586 r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/Q
                         net (fo=25, routed)          0.382     1.968    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/first_word
    SLICE_X42Y95         LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.124     2.092 r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_5/O
                         net (fo=4, routed)           0.244     2.336    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/USE_READ.read_data_inst/current_word__3[3]
    SLICE_X42Y94         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.095     2.431 r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_2/O
                         net (fo=132, routed)         2.435     4.866    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/USE_READ.read_data_inst/current_word_adjusted__14[3]
    SLICE_X19Y181        LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.082     4.948 r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[31]_INST_0/O
                         net (fo=1, routed)           1.568     6.516    design_1_i/zynq_ultra_ps_e_0/inst/maxigp1_rdata[31]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1RDATA[31]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.095    10.095    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=12579, routed)       1.154    11.274    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm1_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
                         clock pessimism              0.100    11.374    
                         clock uncertainty           -0.035    11.339    
    PS8_X0Y0             PS8 (Setup_PS8_MAXIGP1ACLK_MAXIGP1RDATA[31])
                                                     -0.872    10.467    design_1_i/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                         10.467    
                         arrival time                          -6.516    
  -------------------------------------------------------------------
                         slack                                  3.951    

Slack (MET) :             3.951ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1RDATA[71]
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.010ns  (logic 0.382ns (7.625%)  route 4.628ns (92.375%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.274ns = ( 11.274 - 10.000 ) 
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.359ns (routing 0.166ns, distribution 1.193ns)
  Clock Net Delay (Destination): 1.154ns (routing 0.151ns, distribution 1.003ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.148 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=12579, routed)       1.359     1.507    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X37Y96         FDSE                                         r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y96         FDSE (Prop_FFF_SLICEM_C_Q)
                                                      0.079     1.586 r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/Q
                         net (fo=25, routed)          0.382     1.968    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/first_word
    SLICE_X42Y95         LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.124     2.092 r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_5/O
                         net (fo=4, routed)           0.244     2.336    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/USE_READ.read_data_inst/current_word__3[3]
    SLICE_X42Y94         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.095     2.431 r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_2/O
                         net (fo=132, routed)         2.319     4.750    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/USE_READ.read_data_inst/current_word_adjusted__14[3]
    SLICE_X17Y181        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.084     4.834 r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[71]_INST_0/O
                         net (fo=1, routed)           1.683     6.517    design_1_i/zynq_ultra_ps_e_0/inst/maxigp1_rdata[71]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1RDATA[71]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.095    10.095    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=12579, routed)       1.154    11.274    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm1_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
                         clock pessimism              0.100    11.374    
                         clock uncertainty           -0.035    11.339    
    PS8_X0Y0             PS8 (Setup_PS8_MAXIGP1ACLK_MAXIGP1RDATA[71])
                                                     -0.871    10.468    design_1_i/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                         10.468    
                         arrival time                          -6.517    
  -------------------------------------------------------------------
                         slack                                  3.951    

Slack (MET) :             3.970ns  (required time - arrival time)
  Source:                 design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_404/v_tpg_mac_muladd_OgC_U63/design_1_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_404/tmp_23_reg_437_reg/DSP_A_B_DATA_INST/A[0]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.473ns  (logic 2.377ns (43.431%)  route 3.096ns (56.569%))
  Logic Levels:           11  (DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 11.443 - 10.000 ) 
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.574ns (routing 0.166ns, distribution 1.408ns)
  Clock Net Delay (Destination): 1.323ns (routing 0.151ns, distribution 1.172ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.148 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=12579, routed)       1.574     1.722    design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_404/v_tpg_mac_muladd_OgC_U63/design_1_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/CLK
    DSP48E2_X3Y79        DSP_A_B_DATA                                 r  design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_404/v_tpg_mac_muladd_OgC_U63/design_1_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X3Y79        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[8])
                                                      0.191     1.913 r  design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_404/v_tpg_mac_muladd_OgC_U63/design_1_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_A_B_DATA_INST/B2_DATA[8]
                         net (fo=1, routed)           0.000     1.913    design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_404/v_tpg_mac_muladd_OgC_U63/design_1_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_A_B_DATA.B2_DATA<8>
    DSP48E2_X3Y79        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[8]_B2B1[8])
                                                      0.054     1.967 r  design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_404/v_tpg_mac_muladd_OgC_U63/design_1_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_PREADD_DATA_INST/B2B1[8]
                         net (fo=1, routed)           0.000     1.967    design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_404/v_tpg_mac_muladd_OgC_U63/design_1_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_PREADD_DATA.B2B1<8>
    DSP48E2_X3Y79        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[8]_U[16])
                                                      0.535     2.502 f  design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_404/v_tpg_mac_muladd_OgC_U63/design_1_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_MULTIPLIER_INST/U[16]
                         net (fo=1, routed)           0.000     2.502    design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_404/v_tpg_mac_muladd_OgC_U63/design_1_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_MULTIPLIER.U<16>
    DSP48E2_X3Y79        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[16]_U_DATA[16])
                                                      0.038     2.540 r  design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_404/v_tpg_mac_muladd_OgC_U63/design_1_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_M_DATA_INST/U_DATA[16]
                         net (fo=1, routed)           0.000     2.540    design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_404/v_tpg_mac_muladd_OgC_U63/design_1_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_M_DATA.U_DATA<16>
    DSP48E2_X3Y79        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[16]_ALU_OUT[21])
                                                      0.457     2.997 f  design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_404/v_tpg_mac_muladd_OgC_U63/design_1_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_ALU_INST/ALU_OUT[21]
                         net (fo=1, routed)           0.000     2.997    design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_404/v_tpg_mac_muladd_OgC_U63/design_1_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_ALU.ALU_OUT<21>
    DSP48E2_X3Y79        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[21]_PCOUT[21])
                                                      0.114     3.111 r  design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_404/v_tpg_mac_muladd_OgC_U63/design_1_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/DSP_OUTPUT_INST/PCOUT[21]
                         net (fo=1, routed)           0.018     3.129    design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_404/v_tpg_mac_muladd_Ngs_U62/design_1_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7_U/p/PCIN[21]
    DSP48E2_X3Y80        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[21]_ALU_OUT[10])
                                                      0.503     3.632 f  design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_404/v_tpg_mac_muladd_Ngs_U62/design_1_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7_U/p/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     3.632    design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_404/v_tpg_mac_muladd_Ngs_U62/design_1_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7_U/p/DSP_ALU.ALU_OUT<10>
    DSP48E2_X3Y80        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.069     3.701 r  design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_404/v_tpg_mac_muladd_Ngs_U62/design_1_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7_U/p/DSP_OUTPUT_INST/P[10]
                         net (fo=482, routed)         2.289     5.990    design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_404/v_tpg_mac_muladd_Ngs_U62/design_1_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7_U/sel[5]
    SLICE_X29Y186        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.146     6.136 r  design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_404/v_tpg_mac_muladd_Ngs_U62/design_1_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7_U/g4_b0/O
                         net (fo=1, routed)           0.025     6.161    design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_404/v_tpg_mac_muladd_Ngs_U62/design_1_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7_U/g4_b0_n_2
    SLICE_X29Y186        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.066     6.227 r  design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_404/v_tpg_mac_muladd_Ngs_U62/design_1_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7_U/tmp_32_tr_reg_431_reg_i_192/O
                         net (fo=1, routed)           0.000     6.227    design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_404/v_tpg_mac_muladd_Ngs_U62/design_1_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7_U/tmp_32_tr_reg_431_reg_i_192_n_2
    SLICE_X29Y186        MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.051     6.278 r  design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_404/v_tpg_mac_muladd_Ngs_U62/design_1_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7_U/tmp_32_tr_reg_431_reg_i_63/O
                         net (fo=1, routed)           0.218     6.496    design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_404/v_tpg_mac_muladd_Ngs_U62/design_1_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7_U/tmp_32_tr_reg_431_reg_i_63_n_2
    SLICE_X29Y186        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.153     6.649 r  design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_404/v_tpg_mac_muladd_Ngs_U62/design_1_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7_U/tmp_32_tr_reg_431_reg_i_21/O
                         net (fo=2, routed)           0.546     7.195    design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_404/tmp_23_reg_437_reg/A[0]
    DSP48E2_X4Y78        DSP_A_B_DATA                                 r  design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_404/tmp_23_reg_437_reg/DSP_A_B_DATA_INST/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.095    10.095    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=12579, routed)       1.323    11.443    design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_404/tmp_23_reg_437_reg/CLK
    DSP48E2_X4Y78        DSP_A_B_DATA                                 r  design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_404/tmp_23_reg_437_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.102    11.545    
                         clock uncertainty           -0.035    11.510    
    DSP48E2_X4Y78        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[0])
                                                     -0.345    11.165    design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_404/tmp_23_reg_437_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                         11.165    
                         arrival time                          -7.195    
  -------------------------------------------------------------------
                         slack                                  3.970    

Slack (MET) :             3.991ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1RDATA[23]
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.969ns  (logic 0.395ns (7.949%)  route 4.574ns (92.051%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.274ns = ( 11.274 - 10.000 ) 
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.359ns (routing 0.166ns, distribution 1.193ns)
  Clock Net Delay (Destination): 1.154ns (routing 0.151ns, distribution 1.003ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.148 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=12579, routed)       1.359     1.507    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X37Y96         FDSE                                         r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y96         FDSE (Prop_FFF_SLICEM_C_Q)
                                                      0.079     1.586 r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/Q
                         net (fo=25, routed)          0.382     1.968    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/first_word
    SLICE_X42Y95         LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.124     2.092 r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_5/O
                         net (fo=4, routed)           0.244     2.336    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/USE_READ.read_data_inst/current_word__3[3]
    SLICE_X42Y94         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.095     2.431 r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_2/O
                         net (fo=132, routed)         2.372     4.803    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/USE_READ.read_data_inst/current_word_adjusted__14[3]
    SLICE_X17Y180        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.097     4.900 r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[23]_INST_0/O
                         net (fo=1, routed)           1.576     6.476    design_1_i/zynq_ultra_ps_e_0/inst/maxigp1_rdata[23]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1RDATA[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.095    10.095    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=12579, routed)       1.154    11.274    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm1_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
                         clock pessimism              0.100    11.374    
                         clock uncertainty           -0.035    11.339    
    PS8_X0Y0             PS8 (Setup_PS8_MAXIGP1ACLK_MAXIGP1RDATA[23])
                                                     -0.872    10.467    design_1_i/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                         10.467    
                         arrival time                          -6.476    
  -------------------------------------------------------------------
                         slack                                  3.991    

Slack (MET) :             4.005ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1RDATA[16]
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.000ns  (logic 0.383ns (7.660%)  route 4.617ns (92.340%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.274ns = ( 11.274 - 10.000 ) 
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.359ns (routing 0.166ns, distribution 1.193ns)
  Clock Net Delay (Destination): 1.154ns (routing 0.151ns, distribution 1.003ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.148 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=12579, routed)       1.359     1.507    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X37Y96         FDSE                                         r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y96         FDSE (Prop_FFF_SLICEM_C_Q)
                                                      0.079     1.586 r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/Q
                         net (fo=25, routed)          0.382     1.968    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/first_word
    SLICE_X42Y95         LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.124     2.092 r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_5/O
                         net (fo=4, routed)           0.244     2.336    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/USE_READ.read_data_inst/current_word__3[3]
    SLICE_X42Y94         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.095     2.431 r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_2/O
                         net (fo=132, routed)         2.365     4.796    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/USE_READ.read_data_inst/current_word_adjusted__14[3]
    SLICE_X16Y180        LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.085     4.881 r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[16]_INST_0/O
                         net (fo=1, routed)           1.626     6.507    design_1_i/zynq_ultra_ps_e_0/inst/maxigp1_rdata[16]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1RDATA[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.095    10.095    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=12579, routed)       1.154    11.274    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm1_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
                         clock pessimism              0.100    11.374    
                         clock uncertainty           -0.035    11.339    
    PS8_X0Y0             PS8 (Setup_PS8_MAXIGP1ACLK_MAXIGP1RDATA[16])
                                                     -0.827    10.512    design_1_i/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                         10.512    
                         arrival time                          -6.507    
  -------------------------------------------------------------------
                         slack                                  4.005    

Slack (MET) :             4.069ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1RDATA[102]
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.916ns  (logic 0.451ns (9.174%)  route 4.465ns (90.826%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.274ns = ( 11.274 - 10.000 ) 
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.359ns (routing 0.166ns, distribution 1.193ns)
  Clock Net Delay (Destination): 1.154ns (routing 0.151ns, distribution 1.003ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.148 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=12579, routed)       1.359     1.507    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X37Y96         FDSE                                         r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y96         FDSE (Prop_FFF_SLICEM_C_Q)
                                                      0.079     1.586 r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/Q
                         net (fo=25, routed)          0.382     1.968    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/first_word
    SLICE_X42Y95         LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.124     2.092 r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_5/O
                         net (fo=4, routed)           0.244     2.336    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/USE_READ.read_data_inst/current_word__3[3]
    SLICE_X42Y94         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.095     2.431 r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_2/O
                         net (fo=132, routed)         2.414     4.845    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/USE_READ.read_data_inst/current_word_adjusted__14[3]
    SLICE_X19Y181        LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.153     4.998 r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[102]_INST_0/O
                         net (fo=1, routed)           1.425     6.423    design_1_i/zynq_ultra_ps_e_0/inst/maxigp1_rdata[102]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1RDATA[102]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.095    10.095    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=12579, routed)       1.154    11.274    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm1_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
                         clock pessimism              0.100    11.374    
                         clock uncertainty           -0.035    11.339    
    PS8_X0Y0             PS8 (Setup_PS8_MAXIGP1ACLK_MAXIGP1RDATA[102])
                                                     -0.847    10.492    design_1_i/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                         10.492    
                         arrival time                          -6.423    
  -------------------------------------------------------------------
                         slack                                  4.069    

Slack (MET) :             4.083ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1RDATA[67]
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.977ns  (logic 0.447ns (8.981%)  route 4.530ns (91.019%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.274ns = ( 11.274 - 10.000 ) 
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.359ns (routing 0.166ns, distribution 1.193ns)
  Clock Net Delay (Destination): 1.154ns (routing 0.151ns, distribution 1.003ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.148 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=12579, routed)       1.359     1.507    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X37Y96         FDSE                                         r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y96         FDSE (Prop_FFF_SLICEM_C_Q)
                                                      0.079     1.586 r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/Q
                         net (fo=25, routed)          0.382     1.968    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/first_word
    SLICE_X42Y95         LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.124     2.092 r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_5/O
                         net (fo=4, routed)           0.244     2.336    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/USE_READ.read_data_inst/current_word__3[3]
    SLICE_X42Y94         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.095     2.431 r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_2/O
                         net (fo=132, routed)         2.224     4.655    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/USE_READ.read_data_inst/current_word_adjusted__14[3]
    SLICE_X15Y182        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.149     4.804 r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[67]_INST_0/O
                         net (fo=1, routed)           1.680     6.484    design_1_i/zynq_ultra_ps_e_0/inst/maxigp1_rdata[67]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1RDATA[67]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.095    10.095    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=12579, routed)       1.154    11.274    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm1_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
                         clock pessimism              0.100    11.374    
                         clock uncertainty           -0.035    11.339    
    PS8_X0Y0             PS8 (Setup_PS8_MAXIGP1ACLK_MAXIGP1RDATA[67])
                                                     -0.772    10.567    design_1_i/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                         10.567    
                         arrival time                          -6.484    
  -------------------------------------------------------------------
                         slack                                  4.083    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/masked_addr_q_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.113ns (53.810%)  route 0.097ns (46.190%))
  Logic Levels:           2  (CARRY8=1 LUT6=1)
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.576ns
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Net Delay (Source):      1.228ns (routing 0.151ns, distribution 1.077ns)
  Clock Net Delay (Destination): 1.428ns (routing 0.166ns, distribution 1.262ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.095     0.095    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=12579, routed)       1.228     1.348    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/CLK
    SLICE_X36Y78         FDRE                                         r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/masked_addr_q_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y78         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.061     1.409 r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/masked_addr_q_reg[32]/Q
                         net (fo=2, routed)           0.076     1.485    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/masked_addr_q[32]
    SLICE_X38Y77         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.024     1.509 r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/next_mi_addr0_carry__1_i_1/O
                         net (fo=1, routed)           0.010     1.519    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pre_mi_addr__0[32]
    SLICE_X38Y77         CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.028     1.547 r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/next_mi_addr0_carry__1/O[7]
                         net (fo=1, routed)           0.011     1.558    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/next_mi_addr0_carry__1_n_8
    SLICE_X38Y77         FDRE                                         r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.148 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=12579, routed)       1.428     1.576    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/CLK
    SLICE_X38Y77         FDRE                                         r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[32]/C
                         clock pessimism             -0.099     1.477    
    SLICE_X38Y77         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.050     1.527    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.558    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.085ns (48.023%)  route 0.092ns (51.977%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.521ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.063ns
  Clock Net Delay (Source):      1.245ns (routing 0.151ns, distribution 1.094ns)
  Clock Net Delay (Destination): 1.373ns (routing 0.166ns, distribution 1.207ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.095     0.095    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=12579, routed)       1.245     1.365    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X39Y60         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.061     1.426 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[20]/Q
                         net (fo=1, routed)           0.068     1.494    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[20]
    SLICE_X39Y58         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.024     1.518 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[21]_i_1/O
                         net (fo=1, routed)           0.024     1.542    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[21]
    SLICE_X39Y58         FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.148 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=12579, routed)       1.373     1.521    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X39Y58         FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[21]/C
                         clock pessimism             -0.063     1.458    
    SLICE_X39Y58         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.050     1.508    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           1.542    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/m_payload_i_reg[122]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_AXI_RDATA_I_reg[122]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.063ns (32.984%)  route 0.128ns (67.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.578ns
    Source Clock Delay      (SCD):    1.371ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Net Delay (Source):      1.251ns (routing 0.151ns, distribution 1.100ns)
  Clock Net Delay (Destination): 1.430ns (routing 0.166ns, distribution 1.264ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.095     0.095    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=12579, routed)       1.251     1.371    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/s_axi_aclk
    SLICE_X40Y8          FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/m_payload_i_reg[122]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y8          FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.063     1.434 r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/m_payload_i_reg[122]/Q
                         net (fo=2, routed)           0.128     1.562    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/m_payload_i_reg[129][122]
    SLICE_X39Y6          FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_AXI_RDATA_I_reg[122]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.148 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=12579, routed)       1.430     1.578    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aclk
    SLICE_X39Y6          FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_AXI_RDATA_I_reg[122]/C
                         clock pessimism             -0.102     1.476    
    SLICE_X39Y6          FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.052     1.528    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_AXI_RDATA_I_reg[122]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.562    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/vid_phy_controller_0/inst/b0_CPLL_LOCK_DLY_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vid_phy_controller_0/inst/xpm_array_single_cplllock_b02_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.061ns (27.354%)  route 0.162ns (72.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.771ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Net Delay (Source):      1.414ns (routing 0.151ns, distribution 1.263ns)
  Clock Net Delay (Destination): 1.623ns (routing 0.166ns, distribution 1.457ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.095     0.095    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=12579, routed)       1.414     1.534    design_1_i/vid_phy_controller_0/inst/vid_phy_axi4lite_aclk
    SLICE_X0Y234         FDCE                                         r  design_1_i/vid_phy_controller_0/inst/b0_CPLL_LOCK_DLY_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y234         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.061     1.595 r  design_1_i/vid_phy_controller_0/inst/b0_CPLL_LOCK_DLY_reg/Q
                         net (fo=4, routed)           0.162     1.757    design_1_i/vid_phy_controller_0/inst/xpm_array_single_cplllock_b02_inst/src_in
    SLICE_X2Y236         FDRE                                         r  design_1_i/vid_phy_controller_0/inst/xpm_array_single_cplllock_b02_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.148 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=12579, routed)       1.623     1.771    design_1_i/vid_phy_controller_0/inst/xpm_array_single_cplllock_b02_inst/dest_clk
    SLICE_X2Y236         FDRE                                         r  design_1_i/vid_phy_controller_0/inst/xpm_array_single_cplllock_b02_inst/syncstages_ff_reg[0]/C
                         clock pessimism             -0.101     1.670    
    SLICE_X2Y236         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.052     1.722    design_1_i/vid_phy_controller_0/inst/xpm_array_single_cplllock_b02_inst/syncstages_ff_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/m_payload_i_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_AXI_RDATA_I_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.060ns (27.523%)  route 0.158ns (72.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.604ns
    Source Clock Delay      (SCD):    1.372ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Net Delay (Source):      1.252ns (routing 0.151ns, distribution 1.101ns)
  Clock Net Delay (Destination): 1.456ns (routing 0.166ns, distribution 1.290ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.095     0.095    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=12579, routed)       1.252     1.372    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/s_axi_aclk
    SLICE_X40Y6          FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/m_payload_i_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y6          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.060     1.432 r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/m_payload_i_reg[49]/Q
                         net (fo=2, routed)           0.158     1.590    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/m_payload_i_reg[129][49]
    SLICE_X42Y7          FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_AXI_RDATA_I_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.148 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=12579, routed)       1.456     1.604    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aclk
    SLICE_X42Y7          FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_AXI_RDATA_I_reg[49]/C
                         clock pessimism             -0.102     1.502    
    SLICE_X42Y7          FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.052     1.554    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_AXI_RDATA_I_reg[49]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.590    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/v_tpg_0/inst/bckgndYUV_V_val_0_V_U/U_design_1_v_tpg_0_0_v_tpg_bckgndYUV_V2iS_ram/SRL_SIG_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_tpg_0/inst/bckgndYUV_V_val_0_V_U/U_design_1_v_tpg_0_0_v_tpg_bckgndYUV_V2iS_ram/SRL_SIG_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.078ns  (logic 0.040ns (51.282%)  route 0.038ns (48.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.047ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Net Delay (Source):      0.845ns (routing 0.095ns, distribution 0.750ns)
  Clock Net Delay (Destination): 0.944ns (routing 0.104ns, distribution 0.840ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.067     0.067    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.084 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=12579, routed)       0.845     0.929    design_1_i/v_tpg_0/inst/bckgndYUV_V_val_0_V_U/U_design_1_v_tpg_0_0_v_tpg_bckgndYUV_V2iS_ram/ap_clk
    SLICE_X23Y193        FDRE                                         r  design_1_i/v_tpg_0/inst/bckgndYUV_V_val_0_V_U/U_design_1_v_tpg_0_0_v_tpg_bckgndYUV_V2iS_ram/SRL_SIG_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y193        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.040     0.969 r  design_1_i/v_tpg_0/inst/bckgndYUV_V_val_0_V_U/U_design_1_v_tpg_0_0_v_tpg_bckgndYUV_V2iS_ram/SRL_SIG_reg[0][0]/Q
                         net (fo=2, routed)           0.038     1.007    design_1_i/v_tpg_0/inst/bckgndYUV_V_val_0_V_U/U_design_1_v_tpg_0_0_v_tpg_bckgndYUV_V2iS_ram/SRL_SIG_reg[0]_0[0]
    SLICE_X23Y193        FDRE                                         r  design_1_i/v_tpg_0/inst/bckgndYUV_V_val_0_V_U/U_design_1_v_tpg_0_0_v_tpg_bckgndYUV_V2iS_ram/SRL_SIG_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.085     0.085    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.103 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=12579, routed)       0.944     1.047    design_1_i/v_tpg_0/inst/bckgndYUV_V_val_0_V_U/U_design_1_v_tpg_0_0_v_tpg_bckgndYUV_V2iS_ram/ap_clk
    SLICE_X23Y193        FDRE                                         r  design_1_i/v_tpg_0/inst/bckgndYUV_V_val_0_V_U/U_design_1_v_tpg_0_0_v_tpg_bckgndYUV_V2iS_ram/SRL_SIG_reg[1][0]/C
                         clock pessimism             -0.112     0.935    
    SLICE_X23Y193        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.035     0.970    design_1_i/v_tpg_0/inst/bckgndYUV_V_val_0_V_U/U_design_1_v_tpg_0_0_v_tpg_bckgndYUV_V2iS_ram/SRL_SIG_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -0.970    
                         arrival time                           1.007    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_halt_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.096ns (43.836%)  route 0.123ns (56.164%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.603ns
    Source Clock Delay      (SCD):    1.369ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Net Delay (Source):      1.249ns (routing 0.151ns, distribution 1.098ns)
  Clock Net Delay (Destination): 1.455ns (routing 0.166ns, distribution 1.289ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.095     0.095    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=12579, routed)       1.249     1.369    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/m_axi_mm2s_aclk
    SLICE_X40Y13         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_halt_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y13         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.060     1.429 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_halt_reg_reg/Q
                         net (fo=19, routed)          0.087     1.516    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_data2addr_stop_req
    SLICE_X41Y13         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.036     1.552 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[2]_i_1__1/O
                         net (fo=1, routed)           0.036     1.588    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/addr_i_p1[2]
    SLICE_X41Y13         FDSE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.148 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=12579, routed)       1.455     1.603    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_aclk
    SLICE_X41Y13         FDSE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]/C
                         clock pessimism             -0.102     1.501    
    SLICE_X41Y13         FDSE (Hold_DFF_SLICEM_C_D)
                                                      0.050     1.551    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.588    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_FREQ_CAP_INST/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vid_phy_controller_0/inst/clock_detector_inst/clk_tx_freq_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.063ns (34.054%)  route 0.122ns (65.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.710ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Net Delay (Source):      1.393ns (routing 0.151ns, distribution 1.242ns)
  Clock Net Delay (Destination): 1.562ns (routing 0.166ns, distribution 1.396ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.095     0.095    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=12579, routed)       1.393     1.513    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_FREQ_CAP_INST/single_array[3].xpm_cdc_single_inst/dest_clk
    SLICE_X10Y221        FDRE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_FREQ_CAP_INST/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y221        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.063     1.576 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_FREQ_CAP_INST/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[2]/Q
                         net (fo=1, routed)           0.122     1.698    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_FREQ_CAP_INST_n_14
    SLICE_X9Y221         FDRE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/clk_tx_freq_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.148 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=12579, routed)       1.562     1.710    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/vid_phy_axi4lite_aclk
    SLICE_X9Y221         FDRE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/clk_tx_freq_reg[14]/C
                         clock pessimism             -0.102     1.608    
    SLICE_X9Y221         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.052     1.660    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/clk_tx_freq_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.062ns (31.795%)  route 0.133ns (68.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.597ns
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Net Delay (Source):      1.228ns (routing 0.151ns, distribution 1.077ns)
  Clock Net Delay (Destination): 1.449ns (routing 0.166ns, distribution 1.283ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.095     0.095    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=12579, routed)       1.228     1.348    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_axi_mm2s_aclk
    SLICE_X39Y10         FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y10         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.062     1.410 r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/Q
                         net (fo=8, routed)           0.133     1.543    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[1]
    SLICE_X39Y8          FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.148 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=12579, routed)       1.449     1.597    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_axi_mm2s_aclk
    SLICE_X39Y8          FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.144     1.453    
    SLICE_X39Y8          FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.052     1.505    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           1.543    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_1_i/vid_phy_controller_0/inst/xpm_array_single_txbufstatus_b01_inst/single_array[0].xpm_cdc_single_inst/syncstages_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vid_phy_controller_0/inst/cfg_phy_mem_map_status_reg[125]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.062ns (26.957%)  route 0.168ns (73.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.751ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Net Delay (Source):      1.387ns (routing 0.151ns, distribution 1.236ns)
  Clock Net Delay (Destination): 1.603ns (routing 0.166ns, distribution 1.437ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.095     0.095    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=12579, routed)       1.387     1.507    design_1_i/vid_phy_controller_0/inst/xpm_array_single_txbufstatus_b01_inst/single_array[0].xpm_cdc_single_inst/dest_clk
    SLICE_X0Y252         FDRE                                         r  design_1_i/vid_phy_controller_0/inst/xpm_array_single_txbufstatus_b01_inst/single_array[0].xpm_cdc_single_inst/syncstages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y252         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.062     1.569 r  design_1_i/vid_phy_controller_0/inst/xpm_array_single_txbufstatus_b01_inst/single_array[0].xpm_cdc_single_inst/syncstages_ff_reg[2]/Q
                         net (fo=1, routed)           0.168     1.737    design_1_i/vid_phy_controller_0/inst/xpm_array_single_txbufstatus_b01_inst_n_1
    SLICE_X1Y249         FDRE                                         r  design_1_i/vid_phy_controller_0/inst/cfg_phy_mem_map_status_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.148 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=12579, routed)       1.603     1.751    design_1_i/vid_phy_controller_0/inst/vid_phy_axi4lite_aclk
    SLICE_X1Y249         FDRE                                         r  design_1_i/vid_phy_controller_0/inst/cfg_phy_mem_map_status_reg[125]/C
                         clock pessimism             -0.105     1.646    
    SLICE_X1Y249         FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.052     1.698    design_1_i/vid_phy_controller_0/inst/cfg_phy_mem_map_status_reg[125]
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.039    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     MMCME4_ADV/DCLK       n/a            5.000         10.000      5.000      MMCM_X0Y3           design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/DCLK
Min Period        n/a     GTHE4_COMMON/DRPCLK   n/a            4.000         10.000      6.000      GTHE4_COMMON_X0Y1   design_1_i/vid_phy_controller_0/inst/gt_common_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST/DRPCLK
Min Period        n/a     GTHE4_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE4_CHANNEL_X0Y4  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE4_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE4_CHANNEL_X0Y5  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE4_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE4_CHANNEL_X0Y6  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     PS8/MAXIGP0ACLK       n/a            3.003         10.000      6.997      PS8_X0Y0            design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/MAXIGP1ACLK       n/a            3.003         10.000      6.997      PS8_X0Y0            design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Min Period        n/a     PS8/SAXIGP0RCLK       n/a            3.003         10.000      6.997      PS8_X0Y0            design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Min Period        n/a     PS8/SAXIGP0WCLK       n/a            3.003         10.000      6.997      PS8_X0Y0            design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
Min Period        n/a     RAMB18E2/CLKARDCLK    n/a            1.355         10.000      8.645      RAMB18_X3Y80        design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_395/tpgSinTableArray_9bi_1_U/design_1_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/q0_reg/CLKARDCLK
Low Pulse Width   Slow    MMCME4_ADV/DCLK       n/a            2.500         5.000       2.500      MMCM_X0Y3           design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/DCLK
Low Pulse Width   Fast    MMCME4_ADV/DCLK       n/a            2.500         5.000       2.500      MMCM_X0Y3           design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/DCLK
Low Pulse Width   Fast    GTHE4_COMMON/DRPCLK   n/a            1.800         5.000       3.200      GTHE4_COMMON_X0Y1   design_1_i/vid_phy_controller_0/inst/gt_common_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTHE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE4_CHANNEL_X0Y5  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTHE4_COMMON/DRPCLK   n/a            1.800         5.000       3.200      GTHE4_COMMON_X0Y1   design_1_i/vid_phy_controller_0/inst/gt_common_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTHE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE4_CHANNEL_X0Y4  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTHE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE4_CHANNEL_X0Y5  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTHE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE4_CHANNEL_X0Y4  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTHE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE4_CHANNEL_X0Y6  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTHE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE4_CHANNEL_X0Y6  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    MMCME4_ADV/DCLK       n/a            2.500         5.000       2.500      MMCM_X0Y3           design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/DCLK
High Pulse Width  Fast    MMCME4_ADV/DCLK       n/a            2.500         5.000       2.500      MMCM_X0Y3           design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/DCLK
High Pulse Width  Slow    GTHE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE4_CHANNEL_X0Y4  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTHE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE4_CHANNEL_X0Y6  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE4_CHANNEL_X0Y6  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTHE4_COMMON/DRPCLK   n/a            1.800         5.000       3.200      GTHE4_COMMON_X0Y1   design_1_i/vid_phy_controller_0/inst/gt_common_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE4_COMMON/DRPCLK   n/a            1.800         5.000       3.200      GTHE4_COMMON_X0Y1   design_1_i/vid_phy_controller_0/inst/gt_common_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE4_CHANNEL_X0Y4  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTHE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE4_CHANNEL_X0Y5  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE4_CHANNEL_X0Y5  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/DRPCLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
  To Clock:  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.444ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type  Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG_GT/I  n/a            1.290         6.734       5.444      BUFG_GT_X0Y26  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/I



---------------------------------------------------------------------------------------------------
From Clock:  m_axis_hdcp_aclk
  To Clock:  m_axis_hdcp_aclk

Setup :            0  Failing Endpoints,  Worst Slack        1.591ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.539ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.591ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/clk_cke_reg/C
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/SUB_FIFO_INST/clk_dout_reg_pipe_106_reg/CE
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             m_axis_hdcp_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (m_axis_hdcp_aclk rise@6.734ns - m_axis_hdcp_aclk rise@0.000ns)
  Data Path Delay:        4.943ns  (logic 0.081ns (1.639%)  route 4.862ns (98.361%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.527ns = ( 8.261 - 6.734 ) 
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.500ns (routing 0.516ns, distribution 0.984ns)
  Clock Net Delay (Destination): 1.344ns (routing 0.475ns, distribution 0.869ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.076     0.076    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.206 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=6635, routed)        1.500     1.706    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/link_clk
    SLICE_X5Y244         FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/clk_cke_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y244         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.081     1.787 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/clk_cke_reg/Q
                         net (fo=5214, routed)        4.862     6.649    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/m_axis_hdcp_aclken
    SLICE_X31Y230        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/SUB_FIFO_INST/clk_dout_reg_pipe_106_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_axis_hdcp_aclk rise edge)
                                                      6.734     6.734 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     6.734 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.069     6.803    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.917 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=6635, routed)        1.344     8.261    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/link_clk
    SLICE_X31Y230        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/SUB_FIFO_INST/clk_dout_reg_pipe_106_reg/C
                         clock pessimism              0.064     8.325    
                         clock uncertainty           -0.046     8.279    
    SLICE_X31Y230        FDRE (Setup_GFF_SLICEM_C_CE)
                                                     -0.039     8.240    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/SUB_FIFO_INST/clk_dout_reg_pipe_106_reg
  -------------------------------------------------------------------
                         required time                          8.240    
                         arrival time                          -6.649    
  -------------------------------------------------------------------
                         slack                                  1.591    

Slack (MET) :             1.591ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/clk_cke_reg/C
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/SUB_FIFO_INST/clk_dout_reg_pipe_110_reg/CE
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             m_axis_hdcp_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (m_axis_hdcp_aclk rise@6.734ns - m_axis_hdcp_aclk rise@0.000ns)
  Data Path Delay:        4.943ns  (logic 0.081ns (1.639%)  route 4.862ns (98.361%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.527ns = ( 8.261 - 6.734 ) 
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.500ns (routing 0.516ns, distribution 0.984ns)
  Clock Net Delay (Destination): 1.344ns (routing 0.475ns, distribution 0.869ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.076     0.076    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.206 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=6635, routed)        1.500     1.706    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/link_clk
    SLICE_X5Y244         FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/clk_cke_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y244         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.081     1.787 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/clk_cke_reg/Q
                         net (fo=5214, routed)        4.862     6.649    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/m_axis_hdcp_aclken
    SLICE_X31Y230        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/SUB_FIFO_INST/clk_dout_reg_pipe_110_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_axis_hdcp_aclk rise edge)
                                                      6.734     6.734 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     6.734 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.069     6.803    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.917 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=6635, routed)        1.344     8.261    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/link_clk
    SLICE_X31Y230        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/SUB_FIFO_INST/clk_dout_reg_pipe_110_reg/C
                         clock pessimism              0.064     8.325    
                         clock uncertainty           -0.046     8.279    
    SLICE_X31Y230        FDRE (Setup_FFF_SLICEM_C_CE)
                                                     -0.039     8.240    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/SUB_FIFO_INST/clk_dout_reg_pipe_110_reg
  -------------------------------------------------------------------
                         required time                          8.240    
                         arrival time                          -6.649    
  -------------------------------------------------------------------
                         slack                                  1.591    

Slack (MET) :             1.591ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/clk_cke_reg/C
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/SUB_FIFO_INST/clk_dout_reg_pipe_114_reg/CE
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             m_axis_hdcp_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (m_axis_hdcp_aclk rise@6.734ns - m_axis_hdcp_aclk rise@0.000ns)
  Data Path Delay:        4.943ns  (logic 0.081ns (1.639%)  route 4.862ns (98.361%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.527ns = ( 8.261 - 6.734 ) 
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.500ns (routing 0.516ns, distribution 0.984ns)
  Clock Net Delay (Destination): 1.344ns (routing 0.475ns, distribution 0.869ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.076     0.076    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.206 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=6635, routed)        1.500     1.706    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/link_clk
    SLICE_X5Y244         FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/clk_cke_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y244         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.081     1.787 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/clk_cke_reg/Q
                         net (fo=5214, routed)        4.862     6.649    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/m_axis_hdcp_aclken
    SLICE_X31Y230        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/SUB_FIFO_INST/clk_dout_reg_pipe_114_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_axis_hdcp_aclk rise edge)
                                                      6.734     6.734 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     6.734 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.069     6.803    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.917 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=6635, routed)        1.344     8.261    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/link_clk
    SLICE_X31Y230        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/SUB_FIFO_INST/clk_dout_reg_pipe_114_reg/C
                         clock pessimism              0.064     8.325    
                         clock uncertainty           -0.046     8.279    
    SLICE_X31Y230        FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.039     8.240    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/SUB_FIFO_INST/clk_dout_reg_pipe_114_reg
  -------------------------------------------------------------------
                         required time                          8.240    
                         arrival time                          -6.649    
  -------------------------------------------------------------------
                         slack                                  1.591    

Slack (MET) :             1.657ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/clk_cke_reg/C
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/bclk_dout_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             m_axis_hdcp_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (m_axis_hdcp_aclk rise@6.734ns - m_axis_hdcp_aclk rise@0.000ns)
  Data Path Delay:        4.775ns  (logic 0.081ns (1.696%)  route 4.694ns (98.304%))
  Logic Levels:           0  
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.424ns = ( 8.158 - 6.734 ) 
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.500ns (routing 0.516ns, distribution 0.984ns)
  Clock Net Delay (Destination): 1.241ns (routing 0.475ns, distribution 0.766ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.076     0.076    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.206 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=6635, routed)        1.500     1.706    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/link_clk
    SLICE_X5Y244         FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/clk_cke_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y244         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.081     1.787 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/clk_cke_reg/Q
                         net (fo=5214, routed)        4.694     6.481    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/clk_cke_reg
    SLICE_X23Y221        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/bclk_dout_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_axis_hdcp_aclk rise edge)
                                                      6.734     6.734 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     6.734 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.069     6.803    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.917 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=6635, routed)        1.241     8.158    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/link_clk
    SLICE_X23Y221        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/bclk_dout_reg[1]/C
                         clock pessimism              0.064     8.222    
                         clock uncertainty           -0.046     8.176    
    SLICE_X23Y221        FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.038     8.138    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/bclk_dout_reg[1]
  -------------------------------------------------------------------
                         required time                          8.138    
                         arrival time                          -6.481    
  -------------------------------------------------------------------
                         slack                                  1.657    

Slack (MET) :             1.657ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/clk_cke_reg/C
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/bclk_dout_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             m_axis_hdcp_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (m_axis_hdcp_aclk rise@6.734ns - m_axis_hdcp_aclk rise@0.000ns)
  Data Path Delay:        4.775ns  (logic 0.081ns (1.696%)  route 4.694ns (98.304%))
  Logic Levels:           0  
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.424ns = ( 8.158 - 6.734 ) 
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.500ns (routing 0.516ns, distribution 0.984ns)
  Clock Net Delay (Destination): 1.241ns (routing 0.475ns, distribution 0.766ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.076     0.076    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.206 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=6635, routed)        1.500     1.706    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/link_clk
    SLICE_X5Y244         FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/clk_cke_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y244         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.081     1.787 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/clk_cke_reg/Q
                         net (fo=5214, routed)        4.694     6.481    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/clk_cke_reg
    SLICE_X23Y221        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/bclk_dout_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_axis_hdcp_aclk rise edge)
                                                      6.734     6.734 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     6.734 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.069     6.803    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.917 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=6635, routed)        1.241     8.158    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/link_clk
    SLICE_X23Y221        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/bclk_dout_reg[3]/C
                         clock pessimism              0.064     8.222    
                         clock uncertainty           -0.046     8.176    
    SLICE_X23Y221        FDRE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.038     8.138    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/bclk_dout_reg[3]
  -------------------------------------------------------------------
                         required time                          8.138    
                         arrival time                          -6.481    
  -------------------------------------------------------------------
                         slack                                  1.657    

Slack (MET) :             1.695ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/clk_cke_reg/C
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/SUB_FIFO_INST/clk_dout_reg_pipe_116_reg/CE
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             m_axis_hdcp_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (m_axis_hdcp_aclk rise@6.734ns - m_axis_hdcp_aclk rise@0.000ns)
  Data Path Delay:        4.826ns  (logic 0.081ns (1.678%)  route 4.745ns (98.322%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 8.248 - 6.734 ) 
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.500ns (routing 0.516ns, distribution 0.984ns)
  Clock Net Delay (Destination): 1.331ns (routing 0.475ns, distribution 0.856ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.076     0.076    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.206 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=6635, routed)        1.500     1.706    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/link_clk
    SLICE_X5Y244         FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/clk_cke_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y244         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.081     1.787 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/clk_cke_reg/Q
                         net (fo=5214, routed)        4.745     6.532    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/m_axis_hdcp_aclken
    SLICE_X34Y231        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/SUB_FIFO_INST/clk_dout_reg_pipe_116_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_axis_hdcp_aclk rise edge)
                                                      6.734     6.734 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     6.734 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.069     6.803    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.917 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=6635, routed)        1.331     8.248    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/link_clk
    SLICE_X34Y231        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/SUB_FIFO_INST/clk_dout_reg_pipe_116_reg/C
                         clock pessimism              0.064     8.312    
                         clock uncertainty           -0.046     8.266    
    SLICE_X34Y231        FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.039     8.227    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/SUB_FIFO_INST/clk_dout_reg_pipe_116_reg
  -------------------------------------------------------------------
                         required time                          8.227    
                         arrival time                          -6.532    
  -------------------------------------------------------------------
                         slack                                  1.695    

Slack (MET) :             1.695ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/clk_cke_reg/C
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/SUB_FIFO_INST/clk_dout_reg_pipe_120_reg/CE
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             m_axis_hdcp_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (m_axis_hdcp_aclk rise@6.734ns - m_axis_hdcp_aclk rise@0.000ns)
  Data Path Delay:        4.826ns  (logic 0.081ns (1.678%)  route 4.745ns (98.322%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 8.248 - 6.734 ) 
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.500ns (routing 0.516ns, distribution 0.984ns)
  Clock Net Delay (Destination): 1.331ns (routing 0.475ns, distribution 0.856ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.076     0.076    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.206 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=6635, routed)        1.500     1.706    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/link_clk
    SLICE_X5Y244         FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/clk_cke_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y244         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.081     1.787 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/clk_cke_reg/Q
                         net (fo=5214, routed)        4.745     6.532    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/m_axis_hdcp_aclken
    SLICE_X34Y231        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/SUB_FIFO_INST/clk_dout_reg_pipe_120_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_axis_hdcp_aclk rise edge)
                                                      6.734     6.734 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     6.734 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.069     6.803    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.917 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=6635, routed)        1.331     8.248    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/link_clk
    SLICE_X34Y231        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/SUB_FIFO_INST/clk_dout_reg_pipe_120_reg/C
                         clock pessimism              0.064     8.312    
                         clock uncertainty           -0.046     8.266    
    SLICE_X34Y231        FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.039     8.227    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/SUB_FIFO_INST/clk_dout_reg_pipe_120_reg
  -------------------------------------------------------------------
                         required time                          8.227    
                         arrival time                          -6.532    
  -------------------------------------------------------------------
                         slack                                  1.695    

Slack (MET) :             1.695ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/clk_cke_reg/C
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/SUB_FIFO_INST/clk_dout_reg_pipe_124_reg/CE
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             m_axis_hdcp_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (m_axis_hdcp_aclk rise@6.734ns - m_axis_hdcp_aclk rise@0.000ns)
  Data Path Delay:        4.826ns  (logic 0.081ns (1.678%)  route 4.745ns (98.322%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 8.248 - 6.734 ) 
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.500ns (routing 0.516ns, distribution 0.984ns)
  Clock Net Delay (Destination): 1.331ns (routing 0.475ns, distribution 0.856ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.076     0.076    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.206 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=6635, routed)        1.500     1.706    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/link_clk
    SLICE_X5Y244         FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/clk_cke_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y244         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.081     1.787 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/clk_cke_reg/Q
                         net (fo=5214, routed)        4.745     6.532    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/m_axis_hdcp_aclken
    SLICE_X34Y231        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/SUB_FIFO_INST/clk_dout_reg_pipe_124_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_axis_hdcp_aclk rise edge)
                                                      6.734     6.734 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     6.734 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.069     6.803    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.917 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=6635, routed)        1.331     8.248    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/link_clk
    SLICE_X34Y231        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/SUB_FIFO_INST/clk_dout_reg_pipe_124_reg/C
                         clock pessimism              0.064     8.312    
                         clock uncertainty           -0.046     8.266    
    SLICE_X34Y231        FDRE (Setup_BFF_SLICEM_C_CE)
                                                     -0.039     8.227    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/SUB_FIFO_INST/clk_dout_reg_pipe_124_reg
  -------------------------------------------------------------------
                         required time                          8.227    
                         arrival time                          -6.532    
  -------------------------------------------------------------------
                         slack                                  1.695    

Slack (MET) :             1.695ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/clk_cke_reg/C
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/SUB_FIFO_INST/clk_dout_reg_pipe_128_reg/CE
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             m_axis_hdcp_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (m_axis_hdcp_aclk rise@6.734ns - m_axis_hdcp_aclk rise@0.000ns)
  Data Path Delay:        4.826ns  (logic 0.081ns (1.678%)  route 4.745ns (98.322%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 8.248 - 6.734 ) 
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.500ns (routing 0.516ns, distribution 0.984ns)
  Clock Net Delay (Destination): 1.331ns (routing 0.475ns, distribution 0.856ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.076     0.076    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.206 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=6635, routed)        1.500     1.706    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/link_clk
    SLICE_X5Y244         FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/clk_cke_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y244         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.081     1.787 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/clk_cke_reg/Q
                         net (fo=5214, routed)        4.745     6.532    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/m_axis_hdcp_aclken
    SLICE_X34Y231        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/SUB_FIFO_INST/clk_dout_reg_pipe_128_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_axis_hdcp_aclk rise edge)
                                                      6.734     6.734 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     6.734 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.069     6.803    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.917 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=6635, routed)        1.331     8.248    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/link_clk
    SLICE_X34Y231        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/SUB_FIFO_INST/clk_dout_reg_pipe_128_reg/C
                         clock pessimism              0.064     8.312    
                         clock uncertainty           -0.046     8.266    
    SLICE_X34Y231        FDRE (Setup_AFF_SLICEM_C_CE)
                                                     -0.039     8.227    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/SUB_FIFO_INST/clk_dout_reg_pipe_128_reg
  -------------------------------------------------------------------
                         required time                          8.227    
                         arrival time                          -6.532    
  -------------------------------------------------------------------
                         slack                                  1.695    

Slack (MET) :             1.709ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/clk_cke_reg/C
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/bclk_dout_reg_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             m_axis_hdcp_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (m_axis_hdcp_aclk rise@6.734ns - m_axis_hdcp_aclk rise@0.000ns)
  Data Path Delay:        4.795ns  (logic 0.081ns (1.689%)  route 4.714ns (98.311%))
  Logic Levels:           0  
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 8.230 - 6.734 ) 
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.500ns (routing 0.516ns, distribution 0.984ns)
  Clock Net Delay (Destination): 1.313ns (routing 0.475ns, distribution 0.838ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.076     0.076    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.206 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=6635, routed)        1.500     1.706    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/link_clk
    SLICE_X5Y244         FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/clk_cke_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y244         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.081     1.787 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/clk_cke_reg/Q
                         net (fo=5214, routed)        4.714     6.501    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/clk_cke_reg
    SLICE_X32Y227        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/bclk_dout_reg_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_axis_hdcp_aclk rise edge)
                                                      6.734     6.734 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     6.734 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.069     6.803    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.917 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=6635, routed)        1.313     8.230    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/link_clk
    SLICE_X32Y227        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/bclk_dout_reg_reg[27]/C
                         clock pessimism              0.064     8.294    
                         clock uncertainty           -0.046     8.248    
    SLICE_X32Y227        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.038     8.210    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/bclk_dout_reg_reg[27]
  -------------------------------------------------------------------
                         required time                          8.210    
                         arrival time                          -6.501    
  -------------------------------------------------------------------
                         slack                                  1.709    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/SCRM_INST/clk_dat_out_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/ENC_INST/gen_enc[2].ENC_INST/clk_dat_in_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             m_axis_hdcp_aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (m_axis_hdcp_aclk rise@0.000ns - m_axis_hdcp_aclk rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.061ns (40.940%)  route 0.088ns (59.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.650ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Net Delay (Source):      1.304ns (routing 0.475ns, distribution 0.829ns)
  Clock Net Delay (Destination): 1.444ns (routing 0.516ns, distribution 0.928ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.069     0.069    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.183 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=6635, routed)        1.304     1.487    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/SCRM_INST/link_clk
    SLICE_X13Y267        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/SCRM_INST/clk_dat_out_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y267        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.061     1.548 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/SCRM_INST/clk_dat_out_reg[2][1]/Q
                         net (fo=1, routed)           0.088     1.636    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/ENC_INST/gen_enc[2].ENC_INST/dat_from_scrm[1]
    SLICE_X12Y267        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/ENC_INST/gen_enc[2].ENC_INST/clk_dat_in_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.076     0.076    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.206 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=6635, routed)        1.444     1.650    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/ENC_INST/gen_enc[2].ENC_INST/link_clk
    SLICE_X12Y267        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/ENC_INST/gen_enc[2].ENC_INST/clk_dat_in_reg[0][1]/C
                         clock pessimism             -0.097     1.553    
    SLICE_X12Y267        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.052     1.605    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/ENC_INST/gen_enc[2].ENC_INST/clk_dat_in_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.636    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/gen_ecc_sub[3].ECC_SUB_INST/clk_din_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/gen_ecc_sub[3].ECC_SUB_INST/clk_ecc_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             m_axis_hdcp_aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (m_axis_hdcp_aclk rise@0.000ns - m_axis_hdcp_aclk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.086ns (26.462%)  route 0.239ns (73.538%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.806ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Net Delay (Source):      1.315ns (routing 0.475ns, distribution 0.840ns)
  Clock Net Delay (Destination): 1.600ns (routing 0.516ns, distribution 1.084ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.069     0.069    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.183 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=6635, routed)        1.315     1.498    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/gen_ecc_sub[3].ECC_SUB_INST/link_clk
    SLICE_X30Y239        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/gen_ecc_sub[3].ECC_SUB_INST/clk_din_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y239        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.063     1.561 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/gen_ecc_sub[3].ECC_SUB_INST/clk_din_reg[1]/Q
                         net (fo=6, routed)           0.203     1.764    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/gen_ecc_sub[3].ECC_SUB_INST/p_6_in
    SLICE_X29Y240        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.023     1.787 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/gen_ecc_sub[3].ECC_SUB_INST/clk_ecc[2]_i_1__3/O
                         net (fo=1, routed)           0.036     1.823    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/gen_ecc_sub[3].ECC_SUB_INST/clk_ecc[2]_i_1__3_n_0
    SLICE_X29Y240        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/gen_ecc_sub[3].ECC_SUB_INST/clk_ecc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.076     0.076    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.206 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=6635, routed)        1.600     1.806    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/gen_ecc_sub[3].ECC_SUB_INST/link_clk
    SLICE_X29Y240        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/gen_ecc_sub[3].ECC_SUB_INST/clk_ecc_reg[2]/C
                         clock pessimism             -0.064     1.742    
    SLICE_X29Y240        FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.050     1.792    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/gen_ecc_sub[3].ECC_SUB_INST/clk_ecc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/lclk_lnk_dat_del_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/MUX_INST/clk_vid_dat_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             m_axis_hdcp_aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (m_axis_hdcp_aclk rise@0.000ns - m_axis_hdcp_aclk rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.061ns (28.111%)  route 0.156ns (71.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.696ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Net Delay (Source):      1.284ns (routing 0.475ns, distribution 0.809ns)
  Clock Net Delay (Destination): 1.490ns (routing 0.516ns, distribution 0.974ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.069     0.069    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.183 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=6635, routed)        1.284     1.467    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/link_clk
    SLICE_X24Y270        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/lclk_lnk_dat_del_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y270        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.061     1.528 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/lclk_lnk_dat_del_reg[2][2]/Q
                         net (fo=1, routed)           0.156     1.684    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/MUX_INST/D[18]
    SLICE_X24Y264        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/MUX_INST/clk_vid_dat_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.076     0.076    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.206 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=6635, routed)        1.490     1.696    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/MUX_INST/link_clk
    SLICE_X24Y264        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/MUX_INST/clk_vid_dat_reg[18]/C
                         clock pessimism             -0.096     1.600    
    SLICE_X24Y264        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.050     1.650    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/MUX_INST/clk_vid_dat_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.684    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/ENC_INST/gen_enc[1].ENC_INST/clk_qm_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/ENC_INST/gen_enc[1].ENC_INST/clk_n0qm_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             m_axis_hdcp_aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (m_axis_hdcp_aclk rise@0.000ns - m_axis_hdcp_aclk rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.083ns (35.622%)  route 0.150ns (64.378%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.741ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Net Delay (Source):      1.314ns (routing 0.475ns, distribution 0.839ns)
  Clock Net Delay (Destination): 1.535ns (routing 0.516ns, distribution 1.019ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.069     0.069    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.183 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=6635, routed)        1.314     1.497    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/ENC_INST/gen_enc[1].ENC_INST/link_clk
    SLICE_X13Y259        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/ENC_INST/gen_enc[1].ENC_INST/clk_qm_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y259        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.060     1.557 f  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/ENC_INST/gen_enc[1].ENC_INST/clk_qm_reg[0][1]/Q
                         net (fo=10, routed)          0.120     1.677    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/ENC_INST/gen_enc[1].ENC_INST/clk_qm_reg_n_0_[0][1]
    SLICE_X11Y259        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.023     1.700 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/ENC_INST/gen_enc[1].ENC_INST/clk_n0qm[3]_i_1__0/O
                         net (fo=1, routed)           0.030     1.730    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/ENC_INST/gen_enc[1].ENC_INST/clk_n0qm[3]_i_1__0_n_0
    SLICE_X11Y259        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/ENC_INST/gen_enc[1].ENC_INST/clk_n0qm_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.076     0.076    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.206 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=6635, routed)        1.535     1.741    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/ENC_INST/gen_enc[1].ENC_INST/link_clk
    SLICE_X11Y259        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/ENC_INST/gen_enc[1].ENC_INST/clk_n0qm_reg[3]/C
                         clock pessimism             -0.096     1.645    
    SLICE_X11Y259        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.050     1.695    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/ENC_INST/gen_enc[1].ENC_INST/clk_n0qm_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/ENC_INST/gen_enc[0].ENC_INST/clk_dat_in_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/ENC_INST/gen_enc[0].ENC_INST/clk_n1d_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             m_axis_hdcp_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_axis_hdcp_aclk rise@0.000ns - m_axis_hdcp_aclk rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.065ns (46.099%)  route 0.076ns (53.901%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.038ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.055ns
  Clock Net Delay (Source):      0.799ns (routing 0.293ns, distribution 0.506ns)
  Clock Net Delay (Destination): 0.912ns (routing 0.317ns, distribution 0.595ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.042     0.042    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.115 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=6635, routed)        0.799     0.914    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/ENC_INST/gen_enc[0].ENC_INST/link_clk
    SLICE_X13Y283        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/ENC_INST/gen_enc[0].ENC_INST/clk_dat_in_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y283        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.041     0.955 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/ENC_INST/gen_enc[0].ENC_INST/clk_dat_in_reg[0][1]/Q
                         net (fo=5, routed)           0.060     1.015    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/ENC_INST/gen_enc[0].ENC_INST/clk_dat_in_reg_n_0_[0][1]
    SLICE_X12Y283        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.024     1.039 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/ENC_INST/gen_enc[0].ENC_INST/clk_n1d[3]_i_1__7/O
                         net (fo=1, routed)           0.016     1.055    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/ENC_INST/gen_enc[0].ENC_INST/clk_n1d0[3]
    SLICE_X12Y283        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/ENC_INST/gen_enc[0].ENC_INST/clk_n1d_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.044     0.044    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.126 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=6635, routed)        0.912     1.038    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/ENC_INST/gen_enc[0].ENC_INST/link_clk
    SLICE_X12Y283        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/ENC_INST/gen_enc[0].ENC_INST/clk_n1d_reg[3]/C
                         clock pessimism             -0.055     0.983    
    SLICE_X12Y283        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.034     1.017    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/ENC_INST/gen_enc[0].ENC_INST/clk_n1d_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.017    
                         arrival time                           1.055    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/gen_ecc_sub[2].ECC_SUB_INST/clk_ecc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/gen_ecc_sub[2].ECC_SUB_INST/clk_ecc_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             m_axis_hdcp_aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (m_axis_hdcp_aclk rise@0.000ns - m_axis_hdcp_aclk rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.097ns (40.249%)  route 0.144ns (59.751%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.750ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Net Delay (Source):      1.318ns (routing 0.475ns, distribution 0.843ns)
  Clock Net Delay (Destination): 1.544ns (routing 0.516ns, distribution 1.028ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.069     0.069    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.183 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=6635, routed)        1.318     1.501    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/gen_ecc_sub[2].ECC_SUB_INST/link_clk
    SLICE_X21Y244        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/gen_ecc_sub[2].ECC_SUB_INST/clk_ecc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y244        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.061     1.562 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/gen_ecc_sub[2].ECC_SUB_INST/clk_ecc_reg[3]/Q
                         net (fo=5, routed)           0.109     1.671    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/gen_ecc_sub[2].ECC_SUB_INST/p_2_in
    SLICE_X22Y243        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.036     1.707 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/gen_ecc_sub[2].ECC_SUB_INST/clk_ecc[2]_i_1__2/O
                         net (fo=1, routed)           0.035     1.742    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/gen_ecc_sub[2].ECC_SUB_INST/clk_ecc[2]_i_1__2_n_0
    SLICE_X22Y243        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/gen_ecc_sub[2].ECC_SUB_INST/clk_ecc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.076     0.076    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.206 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=6635, routed)        1.544     1.750    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/gen_ecc_sub[2].ECC_SUB_INST/link_clk
    SLICE_X22Y243        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/gen_ecc_sub[2].ECC_SUB_INST/clk_ecc_reg[2]/C
                         clock pessimism             -0.096     1.654    
    SLICE_X22Y243        FDCE (Hold_CFF_SLICEM_C_D)
                                                      0.050     1.704    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/gen_ecc_sub[2].ECC_SUB_INST/clk_ecc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/lclk_lnk_dat_del_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/MUX_INST/clk_vid_dat_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             m_axis_hdcp_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_axis_hdcp_aclk rise@0.000ns - m_axis_hdcp_aclk rise@0.000ns)
  Data Path Delay:        0.079ns  (logic 0.040ns (50.633%)  route 0.039ns (49.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.048ns
    Source Clock Delay      (SCD):    0.941ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Net Delay (Source):      0.826ns (routing 0.293ns, distribution 0.533ns)
  Clock Net Delay (Destination): 0.922ns (routing 0.317ns, distribution 0.605ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.042     0.042    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.115 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=6635, routed)        0.826     0.941    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/link_clk
    SLICE_X24Y266        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/lclk_lnk_dat_del_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y266        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.040     0.981 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/lclk_lnk_dat_del_reg[3][1]/Q
                         net (fo=1, routed)           0.039     1.020    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/MUX_INST/D[25]
    SLICE_X24Y266        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/MUX_INST/clk_vid_dat_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.044     0.044    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.126 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=6635, routed)        0.922     1.048    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/MUX_INST/link_clk
    SLICE_X24Y266        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/MUX_INST/clk_vid_dat_reg[25]/C
                         clock pessimism             -0.101     0.947    
    SLICE_X24Y266        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.035     0.982    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/MUX_INST/clk_vid_dat_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.982    
                         arrival time                           1.020    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/SCRM_INST/clk_dat_out_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/ENC_INST/gen_enc[1].ENC_INST/clk_dat_in_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             m_axis_hdcp_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_axis_hdcp_aclk rise@0.000ns - m_axis_hdcp_aclk rise@0.000ns)
  Data Path Delay:        0.079ns  (logic 0.040ns (50.633%)  route 0.039ns (49.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.058ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Net Delay (Source):      0.833ns (routing 0.293ns, distribution 0.540ns)
  Clock Net Delay (Destination): 0.932ns (routing 0.317ns, distribution 0.615ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.042     0.042    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.115 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=6635, routed)        0.833     0.948    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/SCRM_INST/link_clk
    SLICE_X15Y257        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/SCRM_INST/clk_dat_out_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y257        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.040     0.988 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/SCRM_INST/clk_dat_out_reg[1][1]/Q
                         net (fo=1, routed)           0.039     1.027    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/ENC_INST/gen_enc[1].ENC_INST/DAT_OUT[1]
    SLICE_X15Y257        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/ENC_INST/gen_enc[1].ENC_INST/clk_dat_in_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.044     0.044    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.126 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=6635, routed)        0.932     1.058    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/ENC_INST/gen_enc[1].ENC_INST/link_clk
    SLICE_X15Y257        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/ENC_INST/gen_enc[1].ENC_INST/clk_dat_in_reg[0][1]/C
                         clock pessimism             -0.104     0.954    
    SLICE_X15Y257        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.035     0.989    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/ENC_INST/gen_enc[1].ENC_INST/clk_dat_in_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -0.989    
                         arrival time                           1.027    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/ENC_INST/gen_enc[1].ENC_INST/clk_dat_in_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/ENC_INST/gen_enc[1].ENC_INST/clk_dat_in_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             m_axis_hdcp_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_axis_hdcp_aclk rise@0.000ns - m_axis_hdcp_aclk rise@0.000ns)
  Data Path Delay:        0.080ns  (logic 0.041ns (51.250%)  route 0.039ns (48.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.069ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Net Delay (Source):      0.845ns (routing 0.293ns, distribution 0.552ns)
  Clock Net Delay (Destination): 0.943ns (routing 0.317ns, distribution 0.626ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.042     0.042    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.115 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=6635, routed)        0.845     0.960    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/ENC_INST/gen_enc[1].ENC_INST/link_clk
    SLICE_X15Y258        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/ENC_INST/gen_enc[1].ENC_INST/clk_dat_in_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y258        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.041     1.001 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/ENC_INST/gen_enc[1].ENC_INST/clk_dat_in_reg[0][0]/Q
                         net (fo=5, routed)           0.039     1.040    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/ENC_INST/gen_enc[1].ENC_INST/clk_dat_in_reg_n_0_[0][0]
    SLICE_X15Y258        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/ENC_INST/gen_enc[1].ENC_INST/clk_dat_in_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.044     0.044    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.126 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=6635, routed)        0.943     1.069    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/ENC_INST/gen_enc[1].ENC_INST/link_clk
    SLICE_X15Y258        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/ENC_INST/gen_enc[1].ENC_INST/clk_dat_in_reg[1][0]/C
                         clock pessimism             -0.103     0.966    
    SLICE_X15Y258        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.035     1.001    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/ENC_INST/gen_enc[1].ENC_INST/clk_dat_in_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.001    
                         arrival time                           1.040    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/bclk_dout_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/lclk_pkt_sub_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             m_axis_hdcp_aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (m_axis_hdcp_aclk rise@0.000ns - m_axis_hdcp_aclk rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.063ns (37.952%)  route 0.103ns (62.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.660ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Net Delay (Source):      1.264ns (routing 0.475ns, distribution 0.789ns)
  Clock Net Delay (Destination): 1.454ns (routing 0.516ns, distribution 0.938ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.069     0.069    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.183 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=6635, routed)        1.264     1.447    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/link_clk
    SLICE_X27Y228        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/bclk_dout_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y228        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.063     1.510 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/bclk_dout_reg_reg[16]/Q
                         net (fo=1, routed)           0.103     1.613    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST_n_24
    SLICE_X27Y230        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/lclk_pkt_sub_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.076     0.076    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.206 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=6635, routed)        1.454     1.660    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/link_clk
    SLICE_X27Y230        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/lclk_pkt_sub_reg[16]/C
                         clock pessimism             -0.136     1.524    
    SLICE_X27Y230        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.050     1.574    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/lclk_pkt_sub_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.613    
  -------------------------------------------------------------------
                         slack                                  0.039    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         m_axis_hdcp_aclk
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O }

Check Type        Corner  Lib Pin                  Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTHE4_CHANNEL/TXUSRCLK   n/a                      2.442         6.734       4.292      GTHE4_CHANNEL_X0Y4  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
Min Period        n/a     GTHE4_CHANNEL/TXUSRCLK2  n/a                      2.442         6.734       4.292      GTHE4_CHANNEL_X0Y4  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
Min Period        n/a     GTHE4_CHANNEL/TXUSRCLK   n/a                      2.442         6.734       4.292      GTHE4_CHANNEL_X0Y5  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
Min Period        n/a     GTHE4_CHANNEL/TXUSRCLK2  n/a                      2.442         6.734       4.292      GTHE4_CHANNEL_X0Y5  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
Min Period        n/a     GTHE4_CHANNEL/TXUSRCLK   n/a                      2.442         6.734       4.292      GTHE4_CHANNEL_X0Y6  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
Min Period        n/a     GTHE4_CHANNEL/TXUSRCLK2  n/a                      2.442         6.734       4.292      GTHE4_CHANNEL_X0Y6  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
Min Period        n/a     SRL16E/CLK               n/a                      1.064         6.734       5.670      SLICE_X13Y257       design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/ENC_INST/gen_enc[1].ENC_INST/clk_vld_reg[3]_srl5/CLK
Min Period        n/a     SRL16E/CLK               n/a                      1.064         6.734       5.670      SLICE_X13Y249       design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/ENC_INST/gen_enc[2].ENC_INST/clk_ctl_in_reg[3][0]_srl5/CLK
Min Period        n/a     SRL16E/CLK               n/a                      1.064         6.734       5.670      SLICE_X13Y249       design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/ENC_INST/gen_enc[2].ENC_INST/clk_ctl_in_reg[3][1]_srl5/CLK
Min Period        n/a     SRL16E/CLK               n/a                      1.064         6.734       5.670      SLICE_X11Y250       design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/ENC_INST/gen_enc[2].ENC_INST/clk_ctl_in_reg[4][2]_srl5/CLK
Low Pulse Width   Fast    GTHE4_CHANNEL/TXUSRCLK   n/a                      1.100         3.367       2.267      GTHE4_CHANNEL_X0Y4  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Fast    GTHE4_CHANNEL/TXUSRCLK2  n/a                      1.100         3.367       2.267      GTHE4_CHANNEL_X0Y4  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
Low Pulse Width   Slow    GTHE4_CHANNEL/TXUSRCLK   n/a                      1.100         3.367       2.267      GTHE4_CHANNEL_X0Y5  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Slow    GTHE4_CHANNEL/TXUSRCLK2  n/a                      1.100         3.367       2.267      GTHE4_CHANNEL_X0Y5  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
Low Pulse Width   Fast    GTHE4_CHANNEL/TXUSRCLK2  n/a                      1.100         3.367       2.267      GTHE4_CHANNEL_X0Y6  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
Low Pulse Width   Fast    GTHE4_CHANNEL/TXUSRCLK   n/a                      1.100         3.367       2.267      GTHE4_CHANNEL_X0Y5  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Fast    GTHE4_CHANNEL/TXUSRCLK2  n/a                      1.100         3.367       2.267      GTHE4_CHANNEL_X0Y5  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
Low Pulse Width   Slow    GTHE4_CHANNEL/TXUSRCLK   n/a                      1.100         3.367       2.267      GTHE4_CHANNEL_X0Y4  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Slow    GTHE4_CHANNEL/TXUSRCLK2  n/a                      1.100         3.367       2.267      GTHE4_CHANNEL_X0Y4  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
Low Pulse Width   Slow    GTHE4_CHANNEL/TXUSRCLK   n/a                      1.100         3.367       2.267      GTHE4_CHANNEL_X0Y6  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Fast    GTHE4_CHANNEL/TXUSRCLK   n/a                      1.100         3.367       2.267      GTHE4_CHANNEL_X0Y5  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Fast    GTHE4_CHANNEL/TXUSRCLK2  n/a                      1.100         3.367       2.267      GTHE4_CHANNEL_X0Y5  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Slow    GTHE4_CHANNEL/TXUSRCLK   n/a                      1.100         3.367       2.267      GTHE4_CHANNEL_X0Y6  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Fast    GTHE4_CHANNEL/TXUSRCLK   n/a                      1.100         3.367       2.267      GTHE4_CHANNEL_X0Y6  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Slow    GTHE4_CHANNEL/TXUSRCLK2  n/a                      1.100         3.367       2.267      GTHE4_CHANNEL_X0Y6  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Fast    GTHE4_CHANNEL/TXUSRCLK2  n/a                      1.100         3.367       2.267      GTHE4_CHANNEL_X0Y6  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Slow    GTHE4_CHANNEL/TXUSRCLK   n/a                      1.100         3.367       2.267      GTHE4_CHANNEL_X0Y4  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Fast    GTHE4_CHANNEL/TXUSRCLK   n/a                      1.100         3.367       2.267      GTHE4_CHANNEL_X0Y4  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Slow    GTHE4_CHANNEL/TXUSRCLK2  n/a                      1.100         3.367       2.267      GTHE4_CHANNEL_X0Y4  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Fast    GTHE4_CHANNEL/TXUSRCLK2  n/a                      1.100         3.367       2.267      GTHE4_CHANNEL_X0Y4  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Slow    GTHE4_CHANNEL/TXUSRCLK   GTHE4_CHANNEL/TXUSRCLK2  0.563         0.024       0.539      GTHE4_CHANNEL_X0Y6  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Slow    GTHE4_CHANNEL/TXUSRCLK   GTHE4_CHANNEL/TXUSRCLK2  0.563         0.021       0.542      GTHE4_CHANNEL_X0Y4  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Slow    GTHE4_CHANNEL/TXUSRCLK   GTHE4_CHANNEL/TXUSRCLK2  0.563         0.020       0.543      GTHE4_CHANNEL_X0Y5  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Fast    GTHE4_CHANNEL/TXUSRCLK   GTHE4_CHANNEL/TXUSRCLK2  0.572         0.012       0.560      GTHE4_CHANNEL_X0Y6  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Fast    GTHE4_CHANNEL/TXUSRCLK   GTHE4_CHANNEL/TXUSRCLK2  0.572         0.010       0.562      GTHE4_CHANNEL_X0Y4  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Fast    GTHE4_CHANNEL/TXUSRCLK   GTHE4_CHANNEL/TXUSRCLK2  0.572         0.010       0.562      GTHE4_CHANNEL_X0Y5  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Slow    GTHE4_CHANNEL/TXUSRCLK2  GTHE4_CHANNEL/TXUSRCLK   0.751         0.024       0.727      GTHE4_CHANNEL_X0Y6  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Slow    GTHE4_CHANNEL/TXUSRCLK2  GTHE4_CHANNEL/TXUSRCLK   0.751         0.021       0.730      GTHE4_CHANNEL_X0Y4  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Slow    GTHE4_CHANNEL/TXUSRCLK2  GTHE4_CHANNEL/TXUSRCLK   0.751         0.020       0.731      GTHE4_CHANNEL_X0Y5  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Fast    GTHE4_CHANNEL/TXUSRCLK2  GTHE4_CHANNEL/TXUSRCLK   0.783         0.013       0.770      GTHE4_CHANNEL_X0Y6  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  mgtrefclk1_pad_p_in
  To Clock:  mgtrefclk1_pad_p_in

Setup :            0  Failing Endpoints,  Worst Slack        2.643ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.233ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.643ns  (required time - arrival time)
  Source:                 design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by mgtrefclk1_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by mgtrefclk1_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             mgtrefclk1_pad_p_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (mgtrefclk1_pad_p_in rise@3.367ns - mgtrefclk1_pad_p_in rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.300ns (44.910%)  route 0.368ns (55.090%))
  Logic Levels:           3  (CARRY8=3)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.937ns = ( 5.304 - 3.367 ) 
    Source Clock Delay      (SCD):    2.371ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.843ns (routing 0.829ns, distribution 1.014ns)
  Clock Net Delay (Destination): 1.640ns (routing 0.763ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgtrefclk1_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.321     0.321 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.077     0.398    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.528 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.843     2.371    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/mgtrefclk1_odiv2_i
    SLICE_X10Y222        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y222        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.081     2.452 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[6]/Q
                         net (fo=2, routed)           0.288     2.740    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[6]
    SLICE_X10Y222        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.123     2.863 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.027     2.890    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[0]_i_1_n_0
    SLICE_X10Y223        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.016     2.906 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.027     2.933    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[8]_i_1_n_0
    SLICE_X10Y224        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.080     3.013 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.026     3.039    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[16]_i_1_n_14
    SLICE_X10Y224        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock mgtrefclk1_pad_p_in rise edge)
                                                      3.367     3.367 r  
    GTHE4_COMMON_X0Y1                                 0.000     3.367 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     3.367    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.114     3.481 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.069     3.550    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.664 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.640     5.304    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/mgtrefclk1_odiv2_i
    SLICE_X10Y224        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[17]/C
                         clock pessimism              0.380     5.684    
                         clock uncertainty           -0.035     5.649    
    SLICE_X10Y224        FDCE (Setup_BFF_SLICEM_C_D)
                                                      0.034     5.683    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                          5.683    
                         arrival time                          -3.039    
  -------------------------------------------------------------------
                         slack                                  2.643    

Slack (MET) :             2.656ns  (required time - arrival time)
  Source:                 design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by mgtrefclk1_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by mgtrefclk1_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             mgtrefclk1_pad_p_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (mgtrefclk1_pad_p_in rise@3.367ns - mgtrefclk1_pad_p_in rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.326ns (48.802%)  route 0.342ns (51.198%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.950ns = ( 5.317 - 3.367 ) 
    Source Clock Delay      (SCD):    2.371ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.843ns (routing 0.829ns, distribution 1.014ns)
  Clock Net Delay (Destination): 1.653ns (routing 0.763ns, distribution 0.890ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgtrefclk1_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.321     0.321 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.077     0.398    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.528 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.843     2.371    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/mgtrefclk1_odiv2_i
    SLICE_X10Y222        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y222        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.081     2.452 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[6]/Q
                         net (fo=2, routed)           0.288     2.740    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[6]
    SLICE_X10Y222        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.123     2.863 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.027     2.890    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[0]_i_1_n_0
    SLICE_X10Y223        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.122     3.012 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[8]_i_1/O[7]
                         net (fo=1, routed)           0.027     3.039    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[8]_i_1_n_8
    SLICE_X10Y223        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock mgtrefclk1_pad_p_in rise edge)
                                                      3.367     3.367 r  
    GTHE4_COMMON_X0Y1                                 0.000     3.367 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     3.367    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.114     3.481 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.069     3.550    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.664 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.653     5.317    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/mgtrefclk1_odiv2_i
    SLICE_X10Y223        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[15]/C
                         clock pessimism              0.380     5.697    
                         clock uncertainty           -0.035     5.661    
    SLICE_X10Y223        FDCE (Setup_HFF_SLICEM_C_D)
                                                      0.034     5.695    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          5.695    
                         arrival time                          -3.039    
  -------------------------------------------------------------------
                         slack                                  2.656    

Slack (MET) :             2.658ns  (required time - arrival time)
  Source:                 design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by mgtrefclk1_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by mgtrefclk1_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             mgtrefclk1_pad_p_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (mgtrefclk1_pad_p_in rise@3.367ns - mgtrefclk1_pad_p_in rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.325ns (48.799%)  route 0.341ns (51.201%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.950ns = ( 5.317 - 3.367 ) 
    Source Clock Delay      (SCD):    2.371ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.843ns (routing 0.829ns, distribution 1.014ns)
  Clock Net Delay (Destination): 1.653ns (routing 0.763ns, distribution 0.890ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgtrefclk1_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.321     0.321 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.077     0.398    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.528 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.843     2.371    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/mgtrefclk1_odiv2_i
    SLICE_X10Y222        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y222        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.081     2.452 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[6]/Q
                         net (fo=2, routed)           0.288     2.740    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[6]
    SLICE_X10Y222        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.123     2.863 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.027     2.890    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[0]_i_1_n_0
    SLICE_X10Y223        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.121     3.011 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[8]_i_1/O[5]
                         net (fo=1, routed)           0.026     3.037    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[8]_i_1_n_10
    SLICE_X10Y223        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock mgtrefclk1_pad_p_in rise edge)
                                                      3.367     3.367 r  
    GTHE4_COMMON_X0Y1                                 0.000     3.367 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     3.367    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.114     3.481 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.069     3.550    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.664 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.653     5.317    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/mgtrefclk1_odiv2_i
    SLICE_X10Y223        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[13]/C
                         clock pessimism              0.380     5.697    
                         clock uncertainty           -0.035     5.661    
    SLICE_X10Y223        FDCE (Setup_FFF_SLICEM_C_D)
                                                      0.034     5.695    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          5.695    
                         arrival time                          -3.037    
  -------------------------------------------------------------------
                         slack                                  2.658    

Slack (MET) :             2.664ns  (required time - arrival time)
  Source:                 design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by mgtrefclk1_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by mgtrefclk1_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             mgtrefclk1_pad_p_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (mgtrefclk1_pad_p_in rise@3.367ns - mgtrefclk1_pad_p_in rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.279ns (43.122%)  route 0.368ns (56.878%))
  Logic Levels:           3  (CARRY8=3)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.937ns = ( 5.304 - 3.367 ) 
    Source Clock Delay      (SCD):    2.371ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.843ns (routing 0.829ns, distribution 1.014ns)
  Clock Net Delay (Destination): 1.640ns (routing 0.763ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgtrefclk1_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.321     0.321 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.077     0.398    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.528 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.843     2.371    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/mgtrefclk1_odiv2_i
    SLICE_X10Y222        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y222        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.081     2.452 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[6]/Q
                         net (fo=2, routed)           0.288     2.740    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[6]
    SLICE_X10Y222        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.123     2.863 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.027     2.890    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[0]_i_1_n_0
    SLICE_X10Y223        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.016     2.906 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.027     2.933    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[8]_i_1_n_0
    SLICE_X10Y224        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.059     2.992 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.026     3.018    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[16]_i_1_n_15
    SLICE_X10Y224        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock mgtrefclk1_pad_p_in rise edge)
                                                      3.367     3.367 r  
    GTHE4_COMMON_X0Y1                                 0.000     3.367 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     3.367    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.114     3.481 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.069     3.550    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.664 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.640     5.304    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/mgtrefclk1_odiv2_i
    SLICE_X10Y224        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[16]/C
                         clock pessimism              0.380     5.684    
                         clock uncertainty           -0.035     5.649    
    SLICE_X10Y224        FDCE (Setup_AFF_SLICEM_C_D)
                                                      0.034     5.683    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          5.683    
                         arrival time                          -3.018    
  -------------------------------------------------------------------
                         slack                                  2.664    

Slack (MET) :             2.671ns  (required time - arrival time)
  Source:                 design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by mgtrefclk1_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by mgtrefclk1_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             mgtrefclk1_pad_p_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (mgtrefclk1_pad_p_in rise@3.367ns - mgtrefclk1_pad_p_in rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.311ns (47.626%)  route 0.342ns (52.374%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.950ns = ( 5.317 - 3.367 ) 
    Source Clock Delay      (SCD):    2.371ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.843ns (routing 0.829ns, distribution 1.014ns)
  Clock Net Delay (Destination): 1.653ns (routing 0.763ns, distribution 0.890ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgtrefclk1_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.321     0.321 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.077     0.398    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.528 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.843     2.371    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/mgtrefclk1_odiv2_i
    SLICE_X10Y222        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y222        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.081     2.452 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[6]/Q
                         net (fo=2, routed)           0.288     2.740    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[6]
    SLICE_X10Y222        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.123     2.863 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.027     2.890    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[0]_i_1_n_0
    SLICE_X10Y223        CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.107     2.997 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[8]_i_1/O[6]
                         net (fo=1, routed)           0.027     3.024    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[8]_i_1_n_9
    SLICE_X10Y223        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock mgtrefclk1_pad_p_in rise edge)
                                                      3.367     3.367 r  
    GTHE4_COMMON_X0Y1                                 0.000     3.367 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     3.367    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.114     3.481 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.069     3.550    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.664 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.653     5.317    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/mgtrefclk1_odiv2_i
    SLICE_X10Y223        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[14]/C
                         clock pessimism              0.380     5.697    
                         clock uncertainty           -0.035     5.661    
    SLICE_X10Y223        FDCE (Setup_GFF_SLICEM_C_D)
                                                      0.034     5.695    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          5.695    
                         arrival time                          -3.024    
  -------------------------------------------------------------------
                         slack                                  2.671    

Slack (MET) :             2.689ns  (required time - arrival time)
  Source:                 design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by mgtrefclk1_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by mgtrefclk1_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             mgtrefclk1_pad_p_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (mgtrefclk1_pad_p_in rise@3.367ns - mgtrefclk1_pad_p_in rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.294ns (46.299%)  route 0.341ns (53.701%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.950ns = ( 5.317 - 3.367 ) 
    Source Clock Delay      (SCD):    2.371ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.843ns (routing 0.829ns, distribution 1.014ns)
  Clock Net Delay (Destination): 1.653ns (routing 0.763ns, distribution 0.890ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgtrefclk1_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.321     0.321 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.077     0.398    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.528 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.843     2.371    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/mgtrefclk1_odiv2_i
    SLICE_X10Y222        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y222        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.081     2.452 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[6]/Q
                         net (fo=2, routed)           0.288     2.740    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[6]
    SLICE_X10Y222        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.123     2.863 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.027     2.890    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[0]_i_1_n_0
    SLICE_X10Y223        CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.090     2.980 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[8]_i_1/O[4]
                         net (fo=1, routed)           0.026     3.006    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[8]_i_1_n_11
    SLICE_X10Y223        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock mgtrefclk1_pad_p_in rise edge)
                                                      3.367     3.367 r  
    GTHE4_COMMON_X0Y1                                 0.000     3.367 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     3.367    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.114     3.481 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.069     3.550    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.664 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.653     5.317    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/mgtrefclk1_odiv2_i
    SLICE_X10Y223        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[12]/C
                         clock pessimism              0.380     5.697    
                         clock uncertainty           -0.035     5.661    
    SLICE_X10Y223        FDCE (Setup_EFF_SLICEM_C_D)
                                                      0.034     5.695    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          5.695    
                         arrival time                          -3.006    
  -------------------------------------------------------------------
                         slack                                  2.689    

Slack (MET) :             2.692ns  (required time - arrival time)
  Source:                 design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by mgtrefclk1_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by mgtrefclk1_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             mgtrefclk1_pad_p_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (mgtrefclk1_pad_p_in rise@3.367ns - mgtrefclk1_pad_p_in rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.290ns (45.886%)  route 0.342ns (54.114%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.951ns = ( 5.318 - 3.367 ) 
    Source Clock Delay      (SCD):    2.371ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.843ns (routing 0.829ns, distribution 1.014ns)
  Clock Net Delay (Destination): 1.654ns (routing 0.763ns, distribution 0.891ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgtrefclk1_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.321     0.321 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.077     0.398    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.528 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.843     2.371    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/mgtrefclk1_odiv2_i
    SLICE_X10Y222        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y222        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.081     2.452 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[6]/Q
                         net (fo=2, routed)           0.288     2.740    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[6]
    SLICE_X10Y222        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.123     2.863 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.027     2.890    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[0]_i_1_n_0
    SLICE_X10Y223        CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.086     2.976 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.027     3.003    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[8]_i_1_n_12
    SLICE_X10Y223        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock mgtrefclk1_pad_p_in rise edge)
                                                      3.367     3.367 r  
    GTHE4_COMMON_X0Y1                                 0.000     3.367 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     3.367    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.114     3.481 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.069     3.550    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.664 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.654     5.318    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/mgtrefclk1_odiv2_i
    SLICE_X10Y223        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[11]/C
                         clock pessimism              0.380     5.698    
                         clock uncertainty           -0.035     5.662    
    SLICE_X10Y223        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.033     5.695    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          5.695    
                         arrival time                          -3.003    
  -------------------------------------------------------------------
                         slack                                  2.692    

Slack (MET) :             2.700ns  (required time - arrival time)
  Source:                 design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by mgtrefclk1_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by mgtrefclk1_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             mgtrefclk1_pad_p_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (mgtrefclk1_pad_p_in rise@3.367ns - mgtrefclk1_pad_p_in rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.284ns (45.440%)  route 0.341ns (54.560%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.951ns = ( 5.318 - 3.367 ) 
    Source Clock Delay      (SCD):    2.371ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.843ns (routing 0.829ns, distribution 1.014ns)
  Clock Net Delay (Destination): 1.654ns (routing 0.763ns, distribution 0.891ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgtrefclk1_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.321     0.321 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.077     0.398    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.528 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.843     2.371    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/mgtrefclk1_odiv2_i
    SLICE_X10Y222        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y222        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.081     2.452 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[6]/Q
                         net (fo=2, routed)           0.288     2.740    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[6]
    SLICE_X10Y222        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.123     2.863 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.027     2.890    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[0]_i_1_n_0
    SLICE_X10Y223        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.080     2.970 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.026     2.996    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[8]_i_1_n_14
    SLICE_X10Y223        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mgtrefclk1_pad_p_in rise edge)
                                                      3.367     3.367 r  
    GTHE4_COMMON_X0Y1                                 0.000     3.367 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     3.367    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.114     3.481 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.069     3.550    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.664 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.654     5.318    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/mgtrefclk1_odiv2_i
    SLICE_X10Y223        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[9]/C
                         clock pessimism              0.380     5.698    
                         clock uncertainty           -0.035     5.662    
    SLICE_X10Y223        FDCE (Setup_BFF_SLICEM_C_D)
                                                      0.034     5.696    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          5.696    
                         arrival time                          -2.996    
  -------------------------------------------------------------------
                         slack                                  2.700    

Slack (MET) :             2.708ns  (required time - arrival time)
  Source:                 design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by mgtrefclk1_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by mgtrefclk1_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             mgtrefclk1_pad_p_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (mgtrefclk1_pad_p_in rise@3.367ns - mgtrefclk1_pad_p_in rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.274ns (44.481%)  route 0.342ns (55.519%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.951ns = ( 5.318 - 3.367 ) 
    Source Clock Delay      (SCD):    2.371ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.843ns (routing 0.829ns, distribution 1.014ns)
  Clock Net Delay (Destination): 1.654ns (routing 0.763ns, distribution 0.891ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgtrefclk1_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.321     0.321 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.077     0.398    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.528 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.843     2.371    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/mgtrefclk1_odiv2_i
    SLICE_X10Y222        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y222        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.081     2.452 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[6]/Q
                         net (fo=2, routed)           0.288     2.740    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[6]
    SLICE_X10Y222        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.123     2.863 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.027     2.890    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[0]_i_1_n_0
    SLICE_X10Y223        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.070     2.960 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.027     2.987    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[8]_i_1_n_13
    SLICE_X10Y223        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock mgtrefclk1_pad_p_in rise edge)
                                                      3.367     3.367 r  
    GTHE4_COMMON_X0Y1                                 0.000     3.367 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     3.367    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.114     3.481 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.069     3.550    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.664 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.654     5.318    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/mgtrefclk1_odiv2_i
    SLICE_X10Y223        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[10]/C
                         clock pessimism              0.380     5.698    
                         clock uncertainty           -0.035     5.662    
    SLICE_X10Y223        FDCE (Setup_CFF_SLICEM_C_D)
                                                      0.033     5.695    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          5.695    
                         arrival time                          -2.987    
  -------------------------------------------------------------------
                         slack                                  2.708    

Slack (MET) :             2.721ns  (required time - arrival time)
  Source:                 design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by mgtrefclk1_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by mgtrefclk1_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             mgtrefclk1_pad_p_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (mgtrefclk1_pad_p_in rise@3.367ns - mgtrefclk1_pad_p_in rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.263ns (43.543%)  route 0.341ns (56.457%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.951ns = ( 5.318 - 3.367 ) 
    Source Clock Delay      (SCD):    2.371ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.843ns (routing 0.829ns, distribution 1.014ns)
  Clock Net Delay (Destination): 1.654ns (routing 0.763ns, distribution 0.891ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgtrefclk1_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.321     0.321 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.077     0.398    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.528 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.843     2.371    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/mgtrefclk1_odiv2_i
    SLICE_X10Y222        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y222        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.081     2.452 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[6]/Q
                         net (fo=2, routed)           0.288     2.740    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[6]
    SLICE_X10Y222        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.123     2.863 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.027     2.890    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[0]_i_1_n_0
    SLICE_X10Y223        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.059     2.949 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.026     2.975    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[8]_i_1_n_15
    SLICE_X10Y223        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock mgtrefclk1_pad_p_in rise edge)
                                                      3.367     3.367 r  
    GTHE4_COMMON_X0Y1                                 0.000     3.367 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     3.367    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.114     3.481 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.069     3.550    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.664 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.654     5.318    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/mgtrefclk1_odiv2_i
    SLICE_X10Y223        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[8]/C
                         clock pessimism              0.380     5.698    
                         clock uncertainty           -0.035     5.662    
    SLICE_X10Y223        FDCE (Setup_AFF_SLICEM_C_D)
                                                      0.034     5.696    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          5.696    
                         arrival time                          -2.975    
  -------------------------------------------------------------------
                         slack                                  2.721    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by mgtrefclk1_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by mgtrefclk1_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             mgtrefclk1_pad_p_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mgtrefclk1_pad_p_in rise@0.000ns - mgtrefclk1_pad_p_in rise@0.000ns)
  Data Path Delay:        0.121ns  (logic 0.058ns (47.934%)  route 0.063ns (52.066%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.477ns
    Source Clock Delay      (SCD):    1.226ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Net Delay (Source):      1.012ns (routing 0.465ns, distribution 0.547ns)
  Clock Net Delay (Destination): 1.127ns (routing 0.504ns, distribution 0.623ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgtrefclk1_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.099     0.099 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.042     0.141    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.214 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.012     1.226    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/mgtrefclk1_odiv2_i
    SLICE_X10Y224        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y224        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.039     1.265 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[17]/Q
                         net (fo=2, routed)           0.056     1.321    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[17]
    SLICE_X10Y224        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.019     1.340 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.007     1.347    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[16]_i_1_n_14
    SLICE_X10Y224        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock mgtrefclk1_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.223     0.223 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.045     0.268    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.350 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.127     1.477    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/mgtrefclk1_odiv2_i
    SLICE_X10Y224        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[17]/C
                         clock pessimism             -0.245     1.233    
    SLICE_X10Y224        FDCE (Hold_BFF_SLICEM_C_D)
                                                      0.034     1.267    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mgtrefclk1_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by mgtrefclk1_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             mgtrefclk1_pad_p_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mgtrefclk1_pad_p_in rise@0.000ns - mgtrefclk1_pad_p_in rise@0.000ns)
  Data Path Delay:        0.121ns  (logic 0.058ns (47.934%)  route 0.063ns (52.066%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.486ns
    Source Clock Delay      (SCD):    1.234ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Net Delay (Source):      1.020ns (routing 0.465ns, distribution 0.555ns)
  Clock Net Delay (Destination): 1.136ns (routing 0.504ns, distribution 0.632ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgtrefclk1_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.099     0.099 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.042     0.141    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.214 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.020     1.234    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/mgtrefclk1_odiv2_i
    SLICE_X10Y222        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y222        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.039     1.273 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[1]/Q
                         net (fo=2, routed)           0.056     1.329    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[1]
    SLICE_X10Y222        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.019     1.348 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.007     1.355    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[0]_i_1_n_14
    SLICE_X10Y222        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mgtrefclk1_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.223     0.223 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.045     0.268    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.350 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.136     1.486    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/mgtrefclk1_odiv2_i
    SLICE_X10Y222        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[1]/C
                         clock pessimism             -0.246     1.241    
    SLICE_X10Y222        FDCE (Hold_BFF_SLICEM_C_D)
                                                      0.034     1.275    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.275    
                         arrival time                           1.355    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by mgtrefclk1_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by mgtrefclk1_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             mgtrefclk1_pad_p_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mgtrefclk1_pad_p_in rise@0.000ns - mgtrefclk1_pad_p_in rise@0.000ns)
  Data Path Delay:        0.121ns  (logic 0.058ns (47.934%)  route 0.063ns (52.066%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.486ns
    Source Clock Delay      (SCD):    1.234ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Net Delay (Source):      1.020ns (routing 0.465ns, distribution 0.555ns)
  Clock Net Delay (Destination): 1.136ns (routing 0.504ns, distribution 0.632ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgtrefclk1_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.099     0.099 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.042     0.141    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.214 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.020     1.234    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/mgtrefclk1_odiv2_i
    SLICE_X10Y223        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y223        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.039     1.273 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[9]/Q
                         net (fo=2, routed)           0.056     1.329    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[9]
    SLICE_X10Y223        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.019     1.348 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.007     1.355    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[8]_i_1_n_14
    SLICE_X10Y223        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mgtrefclk1_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.223     0.223 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.045     0.268    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.350 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.136     1.486    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/mgtrefclk1_odiv2_i
    SLICE_X10Y223        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[9]/C
                         clock pessimism             -0.246     1.241    
    SLICE_X10Y223        FDCE (Hold_BFF_SLICEM_C_D)
                                                      0.034     1.275    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.275    
                         arrival time                           1.355    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by mgtrefclk1_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by mgtrefclk1_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             mgtrefclk1_pad_p_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mgtrefclk1_pad_p_in rise@0.000ns - mgtrefclk1_pad_p_in rise@0.000ns)
  Data Path Delay:        0.126ns  (logic 0.059ns (46.825%)  route 0.067ns (53.175%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.486ns
    Source Clock Delay      (SCD):    1.234ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Net Delay (Source):      1.020ns (routing 0.465ns, distribution 0.555ns)
  Clock Net Delay (Destination): 1.136ns (routing 0.504ns, distribution 0.632ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgtrefclk1_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.099     0.099 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.042     0.141    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.214 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.020     1.234    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/mgtrefclk1_odiv2_i
    SLICE_X10Y223        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y223        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.040     1.274 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[10]/Q
                         net (fo=2, routed)           0.059     1.333    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[10]
    SLICE_X10Y223        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.019     1.352 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.008     1.360    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[8]_i_1_n_13
    SLICE_X10Y223        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock mgtrefclk1_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.223     0.223 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.045     0.268    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.350 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.136     1.486    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/mgtrefclk1_odiv2_i
    SLICE_X10Y223        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[10]/C
                         clock pessimism             -0.246     1.241    
    SLICE_X10Y223        FDCE (Hold_CFF_SLICEM_C_D)
                                                      0.034     1.275    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.275    
                         arrival time                           1.360    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by mgtrefclk1_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by mgtrefclk1_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             mgtrefclk1_pad_p_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mgtrefclk1_pad_p_in rise@0.000ns - mgtrefclk1_pad_p_in rise@0.000ns)
  Data Path Delay:        0.126ns  (logic 0.059ns (46.825%)  route 0.067ns (53.175%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.485ns
    Source Clock Delay      (SCD):    1.233ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Net Delay (Source):      1.019ns (routing 0.465ns, distribution 0.554ns)
  Clock Net Delay (Destination): 1.135ns (routing 0.504ns, distribution 0.631ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgtrefclk1_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.099     0.099 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.042     0.141    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.214 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.019     1.233    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/mgtrefclk1_odiv2_i
    SLICE_X10Y223        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y223        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.040     1.273 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[15]/Q
                         net (fo=2, routed)           0.059     1.332    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[15]
    SLICE_X10Y223        CARRY8 (Prop_CARRY8_SLICEM_S[7]_O[7])
                                                      0.019     1.351 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[8]_i_1/O[7]
                         net (fo=1, routed)           0.008     1.359    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[8]_i_1_n_8
    SLICE_X10Y223        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock mgtrefclk1_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.223     0.223 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.045     0.268    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.350 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.135     1.485    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/mgtrefclk1_odiv2_i
    SLICE_X10Y223        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[15]/C
                         clock pessimism             -0.246     1.240    
    SLICE_X10Y223        FDCE (Hold_HFF_SLICEM_C_D)
                                                      0.034     1.274    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.359    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mgtrefclk1_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by mgtrefclk1_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             mgtrefclk1_pad_p_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mgtrefclk1_pad_p_in rise@0.000ns - mgtrefclk1_pad_p_in rise@0.000ns)
  Data Path Delay:        0.126ns  (logic 0.059ns (46.825%)  route 0.067ns (53.175%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.486ns
    Source Clock Delay      (SCD):    1.234ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Net Delay (Source):      1.020ns (routing 0.465ns, distribution 0.555ns)
  Clock Net Delay (Destination): 1.136ns (routing 0.504ns, distribution 0.632ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgtrefclk1_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.099     0.099 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.042     0.141    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.214 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.020     1.234    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/mgtrefclk1_odiv2_i
    SLICE_X10Y222        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y222        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.040     1.274 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[2]/Q
                         net (fo=2, routed)           0.059     1.333    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[2]
    SLICE_X10Y222        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.019     1.352 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.008     1.360    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[0]_i_1_n_13
    SLICE_X10Y222        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mgtrefclk1_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.223     0.223 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.045     0.268    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.350 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.136     1.486    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/mgtrefclk1_odiv2_i
    SLICE_X10Y222        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[2]/C
                         clock pessimism             -0.246     1.241    
    SLICE_X10Y222        FDCE (Hold_CFF_SLICEM_C_D)
                                                      0.034     1.275    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.275    
                         arrival time                           1.360    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by mgtrefclk1_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by mgtrefclk1_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             mgtrefclk1_pad_p_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mgtrefclk1_pad_p_in rise@0.000ns - mgtrefclk1_pad_p_in rise@0.000ns)
  Data Path Delay:        0.126ns  (logic 0.059ns (46.825%)  route 0.067ns (53.175%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.485ns
    Source Clock Delay      (SCD):    1.233ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Net Delay (Source):      1.019ns (routing 0.465ns, distribution 0.554ns)
  Clock Net Delay (Destination): 1.135ns (routing 0.504ns, distribution 0.631ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgtrefclk1_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.099     0.099 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.042     0.141    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.214 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.019     1.233    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/mgtrefclk1_odiv2_i
    SLICE_X10Y222        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y222        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.040     1.273 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[7]/Q
                         net (fo=2, routed)           0.059     1.332    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[7]
    SLICE_X10Y222        CARRY8 (Prop_CARRY8_SLICEM_S[7]_O[7])
                                                      0.019     1.351 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[0]_i_1/O[7]
                         net (fo=1, routed)           0.008     1.359    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[0]_i_1_n_8
    SLICE_X10Y222        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mgtrefclk1_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.223     0.223 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.045     0.268    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.350 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.135     1.485    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/mgtrefclk1_odiv2_i
    SLICE_X10Y222        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[7]/C
                         clock pessimism             -0.246     1.240    
    SLICE_X10Y222        FDCE (Hold_HFF_SLICEM_C_D)
                                                      0.034     1.274    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.359    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mgtrefclk1_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mgtrefclk1_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             mgtrefclk1_pad_p_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mgtrefclk1_pad_p_in rise@0.000ns - mgtrefclk1_pad_p_in rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.082ns (63.566%)  route 0.047ns (36.434%))
  Logic Levels:           2  (CARRY8=1 LUT1=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.486ns
    Source Clock Delay      (SCD):    1.234ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Net Delay (Source):      1.020ns (routing 0.465ns, distribution 0.555ns)
  Clock Net Delay (Destination): 1.136ns (routing 0.504ns, distribution 0.632ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgtrefclk1_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.099     0.099 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.042     0.141    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.214 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.020     1.234    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/mgtrefclk1_odiv2_i
    SLICE_X10Y222        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y222        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.039     1.273 f  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[0]/Q
                         net (fo=2, routed)           0.030     1.303    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[0]
    SLICE_X10Y222        LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.024     1.327 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt[0]_i_9/O
                         net (fo=1, routed)           0.010     1.337    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt[0]_i_9_n_0
    SLICE_X10Y222        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.019     1.356 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.007     1.363    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[0]_i_1_n_15
    SLICE_X10Y222        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mgtrefclk1_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.223     0.223 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.045     0.268    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.350 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.136     1.486    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/mgtrefclk1_odiv2_i
    SLICE_X10Y222        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[0]/C
                         clock pessimism             -0.246     1.241    
    SLICE_X10Y222        FDCE (Hold_AFF_SLICEM_C_D)
                                                      0.034     1.275    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.275    
                         arrival time                           1.363    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mgtrefclk1_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by mgtrefclk1_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             mgtrefclk1_pad_p_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mgtrefclk1_pad_p_in rise@0.000ns - mgtrefclk1_pad_p_in rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.043ns (32.824%)  route 0.088ns (67.176%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.477ns
    Source Clock Delay      (SCD):    1.227ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Net Delay (Source):      1.013ns (routing 0.465ns, distribution 0.548ns)
  Clock Net Delay (Destination): 1.127ns (routing 0.504ns, distribution 0.623ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgtrefclk1_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.099     0.099 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.042     0.141    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.214 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.013     1.227    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/dest_clk
    SLICE_X9Y224         FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y224         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.043     1.270 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[0]/Q
                         net (fo=1, routed)           0.088     1.358    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff[0]
    SLICE_X9Y224         FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mgtrefclk1_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.223     0.223 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.045     0.268    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.350 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.127     1.477    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/dest_clk
    SLICE_X9Y224         FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[1]/C
                         clock pessimism             -0.245     1.233    
    SLICE_X9Y224         FDCE (Hold_AFF2_SLICEL_C_D)
                                                      0.035     1.268    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.358    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by mgtrefclk1_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by mgtrefclk1_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             mgtrefclk1_pad_p_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mgtrefclk1_pad_p_in rise@0.000ns - mgtrefclk1_pad_p_in rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.070ns (51.095%)  route 0.067ns (48.905%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.486ns
    Source Clock Delay      (SCD):    1.234ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Net Delay (Source):      1.020ns (routing 0.465ns, distribution 0.555ns)
  Clock Net Delay (Destination): 1.136ns (routing 0.504ns, distribution 0.632ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgtrefclk1_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.099     0.099 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.042     0.141    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.214 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.020     1.234    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/mgtrefclk1_odiv2_i
    SLICE_X10Y223        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y223        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.040     1.274 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[10]/Q
                         net (fo=2, routed)           0.059     1.333    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[10]
    SLICE_X10Y223        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[3])
                                                      0.030     1.363 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.008     1.371    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[8]_i_1_n_12
    SLICE_X10Y223        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock mgtrefclk1_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.223     0.223 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.045     0.268    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.350 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.136     1.486    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/mgtrefclk1_odiv2_i
    SLICE_X10Y223        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[11]/C
                         clock pessimism             -0.246     1.241    
    SLICE_X10Y223        FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.034     1.275    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.275    
                         arrival time                           1.371    
  -------------------------------------------------------------------
                         slack                                  0.096    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mgtrefclk1_pad_p_in
Waveform(ns):       { 0.000 1.684 }
Period(ns):         3.367
Sources:            { TX_REFCLK_P_IN }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG_GT/I          n/a            1.290         3.367       2.077      BUFG_GT_X0Y38  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/I
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         3.367       2.296      MMCM_X0Y3      design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDCE/C             n/a            0.550         3.367       2.817      SLICE_X9Y224   design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[0]/C
Min Period        n/a     FDCE/C             n/a            0.550         3.367       2.817      SLICE_X9Y224   design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[1]/C
Min Period        n/a     FDCE/C             n/a            0.550         3.367       2.817      SLICE_X9Y224   design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/C
Min Period        n/a     FDRE/C             n/a            0.550         3.367       2.817      SLICE_X8Y224   design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RUN_SYNC_INST/syncstages_ff_reg[0]/C
Min Period        n/a     FDRE/C             n/a            0.550         3.367       2.817      SLICE_X8Y224   design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RUN_SYNC_INST/syncstages_ff_reg[1]/C
Min Period        n/a     FDRE/C             n/a            0.550         3.367       2.817      SLICE_X8Y224   design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RUN_SYNC_INST/syncstages_ff_reg[2]/C
Min Period        n/a     FDCE/C             n/a            0.550         3.367       2.817      SLICE_X10Y222  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[0]/C
Min Period        n/a     FDCE/C             n/a            0.550         3.367       2.817      SLICE_X10Y223  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[10]/C
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            0.450         1.684       1.234      MMCM_X0Y3      design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            0.450         1.684       1.234      MMCM_X0Y3      design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDCE/C             n/a            0.275         1.683       1.408      SLICE_X10Y223  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.275         1.683       1.408      SLICE_X10Y223  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[11]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.275         1.683       1.408      SLICE_X10Y223  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[8]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.275         1.683       1.408      SLICE_X10Y223  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[9]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.275         1.683       1.408      SLICE_X10Y222  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.275         1.683       1.408      SLICE_X10Y223  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.275         1.683       1.408      SLICE_X10Y223  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.275         1.683       1.408      SLICE_X10Y222  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[1]/C
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            0.450         1.683       1.233      MMCM_X0Y3      design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            0.450         1.684       1.234      MMCM_X0Y3      design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.275         1.683       1.408      SLICE_X8Y224   design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RUN_SYNC_INST/syncstages_ff_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.275         1.683       1.408      SLICE_X8Y224   design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RUN_SYNC_INST/syncstages_ff_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.275         1.683       1.408      SLICE_X8Y224   design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RUN_SYNC_INST/syncstages_ff_reg[2]/C
High Pulse Width  Fast    FDCE/C             n/a            0.275         1.683       1.408      SLICE_X10Y223  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[12]/C
High Pulse Width  Fast    FDCE/C             n/a            0.275         1.683       1.408      SLICE_X10Y223  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[13]/C
High Pulse Width  Fast    FDCE/C             n/a            0.275         1.683       1.408      SLICE_X10Y223  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[14]/C
High Pulse Width  Fast    FDCE/C             n/a            0.275         1.683       1.408      SLICE_X10Y223  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[15]/C
High Pulse Width  Fast    FDCE/C             n/a            0.275         1.683       1.408      SLICE_X10Y222  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.296ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 1.684 }
Period(ns):         3.367
Sources:            { design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period  n/a     MMCME4_ADV/CLKFBOUT  n/a            1.071         3.367       2.296      MMCM_X0Y3  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME4_ADV/CLKFBIN   n/a            1.071         3.367       2.296      MMCM_X0Y3  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.963ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1
Waveform(ns):       { 0.000 1.684 }
Period(ns):         3.367
Sources:            { design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     OSERDESE3/CLK       n/a            1.600         3.367       1.767      BITSLICE_RX_TX_X0Y73  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.GT0_TX_MMCM_CLKOUT1_ODDR_INST/CLK
Min Period        n/a     BUFGCE/I            n/a            1.290         3.367       2.077      BUFGCE_X0Y73          design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout1_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT1  n/a            1.071         3.367       2.296      MMCM_X0Y3             design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    OSERDESE3/CLK       n/a            0.720         1.684       0.963      BITSLICE_RX_TX_X0Y73  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.GT0_TX_MMCM_CLKOUT1_ODDR_INST/CLK
Low Pulse Width   Fast    OSERDESE3/CLK       n/a            0.720         1.684       0.963      BITSLICE_RX_TX_X0Y73  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.GT0_TX_MMCM_CLKOUT1_ODDR_INST/CLK
High Pulse Width  Slow    OSERDESE3/CLK       n/a            0.720         1.684       0.963      BITSLICE_RX_TX_X0Y73  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.GT0_TX_MMCM_CLKOUT1_ODDR_INST/CLK
High Pulse Width  Fast    OSERDESE3/CLK       n/a            0.720         1.684       0.963      BITSLICE_RX_TX_X0Y73  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.GT0_TX_MMCM_CLKOUT1_ODDR_INST/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack        0.944ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.141ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.944ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][25]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clkout2 rise@3.367ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.264ns  (logic 0.188ns (8.304%)  route 2.076ns (91.696%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.875ns = ( 7.242 - 3.367 ) 
    Source Clock Delay      (SCD):    4.642ns
    Clock Pessimism Removal (CPR):    0.630ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.910ns (routing 0.993ns, distribution 0.917ns)
  Clock Net Delay (Destination): 1.669ns (routing 0.917ns, distribution 0.752ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.321     0.321 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.077     0.398    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.528 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
                         net (fo=25, routed)          1.666     2.194    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.293     2.487 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.221     2.708    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.732 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=2770, routed)        1.910     4.642    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X13Y209        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y209        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.083     4.725 r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=359, routed)         2.018     6.743    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/data_sync_reg[2][34]_0
    SLICE_X10Y214        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.032     6.775 r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][25]_i_2__0/O
                         net (fo=1, routed)           0.025     6.800    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][25]_i_2__0_n_0
    SLICE_X10Y214        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.073     6.873 r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][25]_i_1__0/O
                         net (fo=1, routed)           0.033     6.906    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[2].sel_int_reg[2][0]_38
    SLICE_X10Y214        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    3.367     3.367 r  
    GTHE4_COMMON_X0Y1                                 0.000     3.367 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     3.367    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.114     3.481 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.069     3.550    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.664 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
                         net (fo=25, routed)          1.512     5.176    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.190     5.366 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.186     5.552    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     5.573 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=2770, routed)        1.669     7.242    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X10Y214        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][25]/C
                         clock pessimism              0.630     7.872    
                         clock uncertainty           -0.054     7.818    
    SLICE_X10Y214        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.033     7.851    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][25]
  -------------------------------------------------------------------
                         required time                          7.851    
                         arrival time                          -6.906    
  -------------------------------------------------------------------
                         slack                                  0.944    

Slack (MET) :             0.946ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][25]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clkout2 rise@3.367ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.264ns  (logic 0.137ns (6.051%)  route 2.127ns (93.949%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.876ns = ( 7.243 - 3.367 ) 
    Source Clock Delay      (SCD):    4.642ns
    Clock Pessimism Removal (CPR):    0.630ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.910ns (routing 0.993ns, distribution 0.917ns)
  Clock Net Delay (Destination): 1.670ns (routing 0.917ns, distribution 0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.321     0.321 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.077     0.398    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.528 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
                         net (fo=25, routed)          1.666     2.194    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.293     2.487 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.221     2.708    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.732 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=2770, routed)        1.910     4.642    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X13Y209        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y209        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.083     4.725 r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=359, routed)         2.077     6.802    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X9Y215         LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.054     6.856 r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg[31][25]_i_1/O
                         net (fo=1, routed)           0.050     6.906    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_HAS_IRQ.intr_stat_reg[25]
    SLICE_X9Y215         FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    3.367     3.367 r  
    GTHE4_COMMON_X0Y1                                 0.000     3.367 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     3.367    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.114     3.481 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.069     3.550    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.664 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
                         net (fo=25, routed)          1.512     5.176    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.190     5.366 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.186     5.552    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     5.573 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=2770, routed)        1.670     7.243    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X9Y215         FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][25]/C
                         clock pessimism              0.630     7.873    
                         clock uncertainty           -0.054     7.819    
    SLICE_X9Y215         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.034     7.853    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][25]
  -------------------------------------------------------------------
                         required time                          7.853    
                         arrival time                          -6.906    
  -------------------------------------------------------------------
                         slack                                  0.946    

Slack (MET) :             0.956ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][26]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clkout2 rise@3.367ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.255ns  (logic 0.158ns (7.007%)  route 2.097ns (92.993%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.876ns = ( 7.243 - 3.367 ) 
    Source Clock Delay      (SCD):    4.642ns
    Clock Pessimism Removal (CPR):    0.630ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.910ns (routing 0.993ns, distribution 0.917ns)
  Clock Net Delay (Destination): 1.670ns (routing 0.917ns, distribution 0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.321     0.321 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.077     0.398    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.528 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
                         net (fo=25, routed)          1.666     2.194    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.293     2.487 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.221     2.708    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.732 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=2770, routed)        1.910     4.642    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X13Y209        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y209        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.083     4.725 r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=359, routed)         2.077     6.802    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X9Y215         LUT3 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.075     6.877 r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg[31][26]_i_1/O
                         net (fo=1, routed)           0.020     6.897    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_HAS_IRQ.intr_stat_reg[26]
    SLICE_X9Y215         FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    3.367     3.367 r  
    GTHE4_COMMON_X0Y1                                 0.000     3.367 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     3.367    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.114     3.481 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.069     3.550    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.664 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
                         net (fo=25, routed)          1.512     5.176    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.190     5.366 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.186     5.552    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     5.573 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=2770, routed)        1.670     7.243    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X9Y215         FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][26]/C
                         clock pessimism              0.630     7.873    
                         clock uncertainty           -0.054     7.819    
    SLICE_X9Y215         FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.035     7.854    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][26]
  -------------------------------------------------------------------
                         required time                          7.854    
                         arrival time                          -6.897    
  -------------------------------------------------------------------
                         slack                                  0.956    

Slack (MET) :             0.988ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][11]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clkout2 rise@3.367ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.233ns  (logic 0.135ns (6.046%)  route 2.098ns (93.954%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.888ns = ( 7.255 - 3.367 ) 
    Source Clock Delay      (SCD):    4.642ns
    Clock Pessimism Removal (CPR):    0.630ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.910ns (routing 0.993ns, distribution 0.917ns)
  Clock Net Delay (Destination): 1.682ns (routing 0.917ns, distribution 0.765ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.321     0.321 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.077     0.398    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.528 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
                         net (fo=25, routed)          1.666     2.194    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.293     2.487 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.221     2.708    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.732 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=2770, routed)        1.910     4.642    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X13Y209        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y209        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.083     4.725 r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=359, routed)         2.025     6.750    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X4Y217         LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.052     6.802 r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg[48][11]_i_1/O
                         net (fo=1, routed)           0.073     6.875    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][11]
    SLICE_X4Y217         FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    3.367     3.367 r  
    GTHE4_COMMON_X0Y1                                 0.000     3.367 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     3.367    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.114     3.481 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.069     3.550    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.664 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
                         net (fo=25, routed)          1.512     5.176    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.190     5.366 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.186     5.552    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     5.573 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=2770, routed)        1.682     7.255    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X4Y217         FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][11]/C
                         clock pessimism              0.630     7.885    
                         clock uncertainty           -0.054     7.831    
    SLICE_X4Y217         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.033     7.864    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][11]
  -------------------------------------------------------------------
                         required time                          7.864    
                         arrival time                          -6.875    
  -------------------------------------------------------------------
                         slack                                  0.988    

Slack (MET) :             0.991ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][27]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clkout2 rise@3.367ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.254ns  (logic 0.180ns (7.986%)  route 2.074ns (92.014%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.911ns = ( 7.278 - 3.367 ) 
    Source Clock Delay      (SCD):    4.642ns
    Clock Pessimism Removal (CPR):    0.630ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.910ns (routing 0.993ns, distribution 0.917ns)
  Clock Net Delay (Destination): 1.705ns (routing 0.917ns, distribution 0.788ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.321     0.321 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.077     0.398    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.528 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
                         net (fo=25, routed)          1.666     2.194    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.293     2.487 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.221     2.708    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.732 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=2770, routed)        1.910     4.642    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X13Y209        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y209        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.083     4.725 r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=359, routed)         2.024     6.749    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X6Y215         LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.097     6.846 r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg[46][27]_i_1/O
                         net (fo=1, routed)           0.050     6.896    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][27]
    SLICE_X6Y215         FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    3.367     3.367 r  
    GTHE4_COMMON_X0Y1                                 0.000     3.367 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     3.367    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.114     3.481 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.069     3.550    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.664 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
                         net (fo=25, routed)          1.512     5.176    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.190     5.366 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.186     5.552    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     5.573 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=2770, routed)        1.705     7.278    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X6Y215         FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][27]/C
                         clock pessimism              0.630     7.908    
                         clock uncertainty           -0.054     7.854    
    SLICE_X6Y215         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.034     7.888    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][27]
  -------------------------------------------------------------------
                         required time                          7.888    
                         arrival time                          -6.896    
  -------------------------------------------------------------------
                         slack                                  0.991    

Slack (MET) :             0.999ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][28]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clkout2 rise@3.367ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.247ns  (logic 0.203ns (9.034%)  route 2.044ns (90.966%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.911ns = ( 7.278 - 3.367 ) 
    Source Clock Delay      (SCD):    4.642ns
    Clock Pessimism Removal (CPR):    0.630ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.910ns (routing 0.993ns, distribution 0.917ns)
  Clock Net Delay (Destination): 1.705ns (routing 0.917ns, distribution 0.788ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.321     0.321 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.077     0.398    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.528 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
                         net (fo=25, routed)          1.666     2.194    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.293     2.487 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.221     2.708    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.732 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=2770, routed)        1.910     4.642    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X13Y209        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y209        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.083     4.725 r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=359, routed)         2.024     6.749    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X6Y215         LUT3 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.120     6.869 r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg[46][28]_i_1/O
                         net (fo=1, routed)           0.020     6.889    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][28]
    SLICE_X6Y215         FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    3.367     3.367 r  
    GTHE4_COMMON_X0Y1                                 0.000     3.367 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     3.367    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.114     3.481 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.069     3.550    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.664 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
                         net (fo=25, routed)          1.512     5.176    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.190     5.366 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.186     5.552    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     5.573 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=2770, routed)        1.705     7.278    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X6Y215         FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][28]/C
                         clock pessimism              0.630     7.908    
                         clock uncertainty           -0.054     7.854    
    SLICE_X6Y215         FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.035     7.889    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][28]
  -------------------------------------------------------------------
                         required time                          7.889    
                         arrival time                          -6.889    
  -------------------------------------------------------------------
                         slack                                  0.999    

Slack (MET) :             1.005ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][19]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clkout2 rise@3.367ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.141ns  (logic 0.083ns (3.877%)  route 2.058ns (96.123%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.912ns = ( 7.279 - 3.367 ) 
    Source Clock Delay      (SCD):    4.642ns
    Clock Pessimism Removal (CPR):    0.630ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.910ns (routing 0.993ns, distribution 0.917ns)
  Clock Net Delay (Destination): 1.706ns (routing 0.917ns, distribution 0.789ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.321     0.321 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.077     0.398    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.528 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
                         net (fo=25, routed)          1.666     2.194    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.293     2.487 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.221     2.708    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.732 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=2770, routed)        1.910     4.642    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X13Y209        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y209        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.083     4.725 r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=359, routed)         2.058     6.783    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/ipif_Addr[0]
    SLICE_X5Y215         FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    3.367     3.367 r  
    GTHE4_COMMON_X0Y1                                 0.000     3.367 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     3.367    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.114     3.481 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.069     3.550    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.664 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
                         net (fo=25, routed)          1.512     5.176    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.190     5.366 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.186     5.552    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     5.573 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=2770, routed)        1.706     7.279    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X5Y215         FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][19]/C
                         clock pessimism              0.630     7.909    
                         clock uncertainty           -0.054     7.855    
    SLICE_X5Y215         FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.066     7.789    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][19]
  -------------------------------------------------------------------
                         required time                          7.789    
                         arrival time                          -6.783    
  -------------------------------------------------------------------
                         slack                                  1.005    

Slack (MET) :             1.005ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][21]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clkout2 rise@3.367ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.141ns  (logic 0.083ns (3.877%)  route 2.058ns (96.123%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.912ns = ( 7.279 - 3.367 ) 
    Source Clock Delay      (SCD):    4.642ns
    Clock Pessimism Removal (CPR):    0.630ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.910ns (routing 0.993ns, distribution 0.917ns)
  Clock Net Delay (Destination): 1.706ns (routing 0.917ns, distribution 0.789ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.321     0.321 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.077     0.398    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.528 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
                         net (fo=25, routed)          1.666     2.194    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.293     2.487 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.221     2.708    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.732 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=2770, routed)        1.910     4.642    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X13Y209        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y209        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.083     4.725 r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=359, routed)         2.058     6.783    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/ipif_Addr[0]
    SLICE_X5Y215         FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    3.367     3.367 r  
    GTHE4_COMMON_X0Y1                                 0.000     3.367 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     3.367    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.114     3.481 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.069     3.550    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.664 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
                         net (fo=25, routed)          1.512     5.176    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.190     5.366 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.186     5.552    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     5.573 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=2770, routed)        1.706     7.279    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X5Y215         FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][21]/C
                         clock pessimism              0.630     7.909    
                         clock uncertainty           -0.054     7.855    
    SLICE_X5Y215         FDRE (Setup_EFF2_SLICEM_C_R)
                                                     -0.066     7.789    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][21]
  -------------------------------------------------------------------
                         required time                          7.789    
                         arrival time                          -6.783    
  -------------------------------------------------------------------
                         slack                                  1.005    

Slack (MET) :             1.005ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][23]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clkout2 rise@3.367ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.141ns  (logic 0.083ns (3.877%)  route 2.058ns (96.123%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.912ns = ( 7.279 - 3.367 ) 
    Source Clock Delay      (SCD):    4.642ns
    Clock Pessimism Removal (CPR):    0.630ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.910ns (routing 0.993ns, distribution 0.917ns)
  Clock Net Delay (Destination): 1.706ns (routing 0.917ns, distribution 0.789ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.321     0.321 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.077     0.398    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.528 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
                         net (fo=25, routed)          1.666     2.194    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.293     2.487 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.221     2.708    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.732 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=2770, routed)        1.910     4.642    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X13Y209        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y209        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.083     4.725 r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=359, routed)         2.058     6.783    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/ipif_Addr[0]
    SLICE_X5Y215         FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    3.367     3.367 r  
    GTHE4_COMMON_X0Y1                                 0.000     3.367 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     3.367    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.114     3.481 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.069     3.550    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.664 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
                         net (fo=25, routed)          1.512     5.176    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.190     5.366 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.186     5.552    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     5.573 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=2770, routed)        1.706     7.279    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X5Y215         FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][23]/C
                         clock pessimism              0.630     7.909    
                         clock uncertainty           -0.054     7.855    
    SLICE_X5Y215         FDRE (Setup_FFF_SLICEM_C_R)
                                                     -0.066     7.789    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][23]
  -------------------------------------------------------------------
                         required time                          7.789    
                         arrival time                          -6.783    
  -------------------------------------------------------------------
                         slack                                  1.005    

Slack (MET) :             1.005ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][4]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clkout2 rise@3.367ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.141ns  (logic 0.083ns (3.877%)  route 2.058ns (96.123%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.912ns = ( 7.279 - 3.367 ) 
    Source Clock Delay      (SCD):    4.642ns
    Clock Pessimism Removal (CPR):    0.630ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.910ns (routing 0.993ns, distribution 0.917ns)
  Clock Net Delay (Destination): 1.706ns (routing 0.917ns, distribution 0.789ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.321     0.321 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.077     0.398    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.528 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
                         net (fo=25, routed)          1.666     2.194    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.293     2.487 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.221     2.708    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.732 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=2770, routed)        1.910     4.642    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X13Y209        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y209        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.083     4.725 r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=359, routed)         2.058     6.783    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/ipif_Addr[0]
    SLICE_X5Y215         FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    3.367     3.367 r  
    GTHE4_COMMON_X0Y1                                 0.000     3.367 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     3.367    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.114     3.481 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.069     3.550    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.664 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
                         net (fo=25, routed)          1.512     5.176    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.190     5.366 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.186     5.552    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     5.573 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=2770, routed)        1.706     7.279    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X5Y215         FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][4]/C
                         clock pessimism              0.630     7.909    
                         clock uncertainty           -0.054     7.855    
    SLICE_X5Y215         FDRE (Setup_FFF2_SLICEM_C_R)
                                                     -0.066     7.789    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][4]
  -------------------------------------------------------------------
                         required time                          7.789    
                         arrival time                          -6.783    
  -------------------------------------------------------------------
                         slack                                  1.005    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][6]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.062ns (37.576%)  route 0.103ns (62.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.685ns
    Source Clock Delay      (SCD):    3.928ns
    Clock Pessimism Removal (CPR):    0.673ns
  Clock Net Delay (Source):      1.722ns (routing 0.917ns, distribution 0.805ns)
  Clock Net Delay (Destination): 1.953ns (routing 0.993ns, distribution 0.960ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.114     0.114 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.069     0.183    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.297 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
                         net (fo=25, routed)          1.512     1.809    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.190     1.999 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.186     2.185    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     2.206 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=2770, routed)        1.722     3.928    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X6Y194         FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y194         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.062     3.990 r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][6]/Q
                         net (fo=29, routed)          0.103     4.093    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/ipif_data_out[6]
    SLICE_X6Y196         FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.321     0.321 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.077     0.398    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.528 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
                         net (fo=25, routed)          1.666     2.194    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.293     2.487 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.221     2.708    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.732 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=2770, routed)        1.953     4.685    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X6Y196         FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][6]/C
                         clock pessimism             -0.673     4.013    
    SLICE_X6Y196         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.050     4.063    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][6]
  -------------------------------------------------------------------
                         required time                         -4.063    
                         arrival time                           4.093    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][6]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][6]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.080ns  (logic 0.041ns (51.250%)  route 0.039ns (48.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.904ns
    Source Clock Delay      (SCD):    2.499ns
    Clock Pessimism Removal (CPR):    0.400ns
  Clock Net Delay (Source):      1.084ns (routing 0.556ns, distribution 0.528ns)
  Clock Net Delay (Destination): 1.202ns (routing 0.601ns, distribution 0.601ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.099     0.099 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.042     0.141    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.214 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
                         net (fo=25, routed)          0.926     1.140    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.130     1.270 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.131     1.401    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     1.415 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=2770, routed)        1.084     2.499    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X2Y203         FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y203         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.041     2.540 r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][6]/Q
                         net (fo=2, routed)           0.039     2.579    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/genr_regs[998]
    SLICE_X2Y203         FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.223     0.223 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.045     0.268    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.350 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
                         net (fo=25, routed)          1.013     1.363    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.170     1.533 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.153     1.686    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     1.702 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=2770, routed)        1.202     2.904    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X2Y203         FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][6]/C
                         clock pessimism             -0.400     2.505    
    SLICE_X2Y203         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.035     2.540    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][6]
  -------------------------------------------------------------------
                         required time                         -2.540    
                         arrival time                           2.579    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][27]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[27][27]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.080ns  (logic 0.041ns (51.250%)  route 0.039ns (48.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.871ns
    Source Clock Delay      (SCD):    2.468ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Net Delay (Source):      1.053ns (routing 0.556ns, distribution 0.497ns)
  Clock Net Delay (Destination): 1.169ns (routing 0.601ns, distribution 0.568ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.099     0.099 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.042     0.141    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.214 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
                         net (fo=25, routed)          0.926     1.140    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.130     1.270 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.131     1.401    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     1.415 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=2770, routed)        1.053     2.468    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X6Y216         FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y216         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.041     2.509 r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][27]/Q
                         net (fo=2, routed)           0.039     2.548    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/genr_regs[1147]
    SLICE_X6Y216         FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[27][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.223     0.223 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.045     0.268    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.350 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
                         net (fo=25, routed)          1.013     1.363    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.170     1.533 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.153     1.686    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     1.702 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=2770, routed)        1.169     2.871    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X6Y216         FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[27][27]/C
                         clock pessimism             -0.398     2.474    
    SLICE_X6Y216         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.035     2.509    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[27][27]
  -------------------------------------------------------------------
                         required time                         -2.509    
                         arrival time                           2.548    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][8]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[27][8]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.080ns  (logic 0.040ns (50.000%)  route 0.040ns (50.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.872ns
    Source Clock Delay      (SCD):    2.468ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Net Delay (Source):      1.053ns (routing 0.556ns, distribution 0.497ns)
  Clock Net Delay (Destination): 1.170ns (routing 0.601ns, distribution 0.569ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.099     0.099 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.042     0.141    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.214 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
                         net (fo=25, routed)          0.926     1.140    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.130     1.270 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.131     1.401    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     1.415 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=2770, routed)        1.053     2.468    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X2Y213         FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y213         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.040     2.508 r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][8]/Q
                         net (fo=2, routed)           0.040     2.548    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/genr_regs[1128]
    SLICE_X2Y213         FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[27][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.223     0.223 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.045     0.268    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.350 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
                         net (fo=25, routed)          1.013     1.363    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.170     1.533 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.153     1.686    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     1.702 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=2770, routed)        1.170     2.872    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X2Y213         FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[27][8]/C
                         clock pessimism             -0.399     2.474    
    SLICE_X2Y213         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.035     2.509    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[27][8]
  -------------------------------------------------------------------
                         required time                         -2.509    
                         arrival time                           2.548    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][18]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][18]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.062ns (65.957%)  route 0.032ns (34.043%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.906ns
    Source Clock Delay      (SCD):    2.500ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Net Delay (Source):      1.085ns (routing 0.556ns, distribution 0.529ns)
  Clock Net Delay (Destination): 1.204ns (routing 0.601ns, distribution 0.603ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.099     0.099 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.042     0.141    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.214 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
                         net (fo=25, routed)          0.926     1.140    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.130     1.270 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.131     1.401    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     1.415 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=2770, routed)        1.085     2.500    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X2Y201         FDSE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y201         FDSE (Prop_GFF_SLICEL_C_Q)
                                                      0.041     2.541 r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][18]/Q
                         net (fo=2, routed)           0.025     2.566    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][28][15]
    SLICE_X2Y201         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.021     2.587 r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg[46][18]_i_1/O
                         net (fo=1, routed)           0.007     2.594    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][18]
    SLICE_X2Y201         FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.223     0.223 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.045     0.268    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.350 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
                         net (fo=25, routed)          1.013     1.363    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.170     1.533 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.153     1.686    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     1.702 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=2770, routed)        1.204     2.906    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X2Y201         FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][18]/C
                         clock pessimism             -0.387     2.519    
    SLICE_X2Y201         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.035     2.554    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][18]
  -------------------------------------------------------------------
                         required time                         -2.554    
                         arrival time                           2.594    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][27]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][27]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.061ns (33.889%)  route 0.119ns (66.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.630ns
    Source Clock Delay      (SCD):    3.912ns
    Clock Pessimism Removal (CPR):    0.630ns
  Clock Net Delay (Source):      1.706ns (routing 0.917ns, distribution 0.789ns)
  Clock Net Delay (Destination): 1.898ns (routing 0.993ns, distribution 0.905ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.114     0.114 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.069     0.183    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.297 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
                         net (fo=25, routed)          1.512     1.809    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.190     1.999 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.186     2.185    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     2.206 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=2770, routed)        1.706     3.912    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X7Y217         FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y217         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.061     3.973 r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][27]/Q
                         net (fo=2, routed)           0.119     4.092    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/genr_regs[1051]
    SLICE_X6Y216         FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.321     0.321 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.077     0.398    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.528 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
                         net (fo=25, routed)          1.666     2.194    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.293     2.487 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.221     2.708    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.732 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=2770, routed)        1.898     4.630    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X6Y216         FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][27]/C
                         clock pessimism             -0.630     4.000    
    SLICE_X6Y216         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.052     4.052    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][27]
  -------------------------------------------------------------------
                         required time                         -4.052    
                         arrival time                           4.092    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][12]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][12]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.062ns (65.957%)  route 0.032ns (34.043%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.872ns
    Source Clock Delay      (SCD):    2.468ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Net Delay (Source):      1.053ns (routing 0.556ns, distribution 0.497ns)
  Clock Net Delay (Destination): 1.170ns (routing 0.601ns, distribution 0.569ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.099     0.099 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.042     0.141    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.214 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
                         net (fo=25, routed)          0.926     1.140    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.130     1.270 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.131     1.401    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     1.415 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=2770, routed)        1.053     2.468    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X2Y212         FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y212         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.041     2.509 r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][12]/Q
                         net (fo=1, routed)           0.025     2.534    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][28][12]
    SLICE_X2Y212         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.021     2.555 r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg[45][12]_i_1/O
                         net (fo=1, routed)           0.007     2.562    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][12]
    SLICE_X2Y212         FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.223     0.223 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.045     0.268    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.350 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
                         net (fo=25, routed)          1.013     1.363    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.170     1.533 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.153     1.686    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     1.702 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=2770, routed)        1.170     2.872    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X2Y212         FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][12]/C
                         clock pessimism             -0.385     2.487    
    SLICE_X2Y212         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.035     2.522    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][12]
  -------------------------------------------------------------------
                         required time                         -2.522    
                         arrival time                           2.562    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][2]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.062ns (64.583%)  route 0.034ns (35.417%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.877ns
    Source Clock Delay      (SCD):    2.472ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Net Delay (Source):      1.057ns (routing 0.556ns, distribution 0.501ns)
  Clock Net Delay (Destination): 1.175ns (routing 0.601ns, distribution 0.574ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.099     0.099 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.042     0.141    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.214 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
                         net (fo=25, routed)          0.926     1.140    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.130     1.270 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.131     1.401    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     1.415 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=2770, routed)        1.057     2.472    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X2Y219         FDSE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y219         FDSE (Prop_GFF_SLICEL_C_Q)
                                                      0.041     2.513 r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][2]/Q
                         net (fo=2, routed)           0.027     2.540    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][28][2]
    SLICE_X2Y219         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.021     2.561 r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg[47][2]_i_1/O
                         net (fo=1, routed)           0.007     2.568    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][2]
    SLICE_X2Y219         FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.223     0.223 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.045     0.268    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.350 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
                         net (fo=25, routed)          1.013     1.363    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.170     1.533 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.153     1.686    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     1.702 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=2770, routed)        1.175     2.877    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X2Y219         FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][2]/C
                         clock pessimism             -0.386     2.491    
    SLICE_X2Y219         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.035     2.526    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][2]
  -------------------------------------------------------------------
                         required time                         -2.526    
                         arrival time                           2.568    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][5]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[20][5]/D
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.084ns  (logic 0.040ns (47.619%)  route 0.044ns (52.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.903ns
    Source Clock Delay      (SCD):    2.497ns
    Clock Pessimism Removal (CPR):    0.400ns
  Clock Net Delay (Source):      1.082ns (routing 0.556ns, distribution 0.526ns)
  Clock Net Delay (Destination): 1.201ns (routing 0.601ns, distribution 0.600ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.099     0.099 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.042     0.141    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.214 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
                         net (fo=25, routed)          0.926     1.140    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.130     1.270 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.131     1.401    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     1.415 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=2770, routed)        1.082     2.497    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X1Y206         FDSE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y206         FDSE (Prop_HFF_SLICEM_C_Q)
                                                      0.040     2.537 r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][5]/Q
                         net (fo=2, routed)           0.044     2.581    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/genr_regs[901]
    SLICE_X1Y206         FDSE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[20][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.223     0.223 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.045     0.268    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.350 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
                         net (fo=25, routed)          1.013     1.363    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.170     1.533 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.153     1.686    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     1.702 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=2770, routed)        1.201     2.903    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X1Y206         FDSE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[20][5]/C
                         clock pessimism             -0.400     2.504    
    SLICE_X1Y206         FDSE (Hold_HFF2_SLICEM_C_D)
                                                      0.035     2.539    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[20][5]
  -------------------------------------------------------------------
                         required time                         -2.539    
                         arrival time                           2.581    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][6]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][6]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.062ns (65.957%)  route 0.032ns (34.043%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.853ns
    Source Clock Delay      (SCD):    2.451ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Net Delay (Source):      1.036ns (routing 0.556ns, distribution 0.480ns)
  Clock Net Delay (Destination): 1.151ns (routing 0.601ns, distribution 0.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.099     0.099 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.042     0.141    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.214 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
                         net (fo=25, routed)          0.926     1.140    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.130     1.270 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.131     1.401    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     1.415 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=2770, routed)        1.036     2.451    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X3Y214         FDSE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y214         FDSE (Prop_GFF_SLICEL_C_Q)
                                                      0.041     2.492 r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][6]/Q
                         net (fo=2, routed)           0.025     2.517    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/Q[6]
    SLICE_X3Y214         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.021     2.538 r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg[48][6]_i_1/O
                         net (fo=1, routed)           0.007     2.545    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][6]
    SLICE_X3Y214         FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.223     0.223 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.045     0.268    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.350 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
                         net (fo=25, routed)          1.013     1.363    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.170     1.533 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.153     1.686    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     1.702 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=2770, routed)        1.151     2.853    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X3Y214         FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][6]/C
                         clock pessimism             -0.386     2.467    
    SLICE_X3Y214         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.035     2.502    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][6]
  -------------------------------------------------------------------
                         required time                         -2.502    
                         arrival time                           2.545    
  -------------------------------------------------------------------
                         slack                                  0.042    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout2
Waveform(ns):       { 0.000 1.684 }
Period(ns):         3.367
Sources:            { design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         3.367       2.012      RAMB36_X1Y40   design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFGCE/I            n/a            1.290         3.367       2.077      BUFGCE_X0Y80   design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT2  n/a            1.071         3.367       2.296      MMCM_X0Y3      design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
Min Period        n/a     RAMD32/CLK          n/a            1.064         3.367       2.303      SLICE_X25Y251  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/FIFO_INST/aclk_dpram_reg_0_15_6_11/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         3.367       2.303      SLICE_X25Y251  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/FIFO_INST/aclk_dpram_reg_0_15_6_11/RAMD/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         3.367       2.303      SLICE_X25Y251  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/FIFO_INST/aclk_dpram_reg_0_15_6_11/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         3.367       2.303      SLICE_X25Y251  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/FIFO_INST/aclk_dpram_reg_0_15_6_11/RAME/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         3.367       2.303      SLICE_X25Y251  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/FIFO_INST/aclk_dpram_reg_0_15_6_11/RAME_D1/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         3.367       2.303      SLICE_X25Y251  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/FIFO_INST/aclk_dpram_reg_0_15_6_11/RAMF/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         3.367       2.303      SLICE_X25Y251  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/FIFO_INST/aclk_dpram_reg_0_15_6_11/RAMF_D1/CLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         1.684       1.141      RAMB36_X1Y40   design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         1.684       1.141      RAMB36_X1Y40   design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.532         1.683       1.151      SLICE_X7Y211   design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.532         1.683       1.151      SLICE_X7Y211   design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.532         1.683       1.151      SLICE_X11Y210  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.532         1.683       1.151      SLICE_X25Y266  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/FIFO_INST/aclk_dpram_reg_0_15_0_5__0/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.532         1.683       1.151      SLICE_X25Y266  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/FIFO_INST/aclk_dpram_reg_0_15_0_5__0/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.532         1.683       1.151      SLICE_X25Y266  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/FIFO_INST/aclk_dpram_reg_0_15_0_5__0/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.532         1.683       1.151      SLICE_X25Y266  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/FIFO_INST/aclk_dpram_reg_0_15_0_5__0/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.532         1.683       1.151      SLICE_X25Y266  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/FIFO_INST/aclk_dpram_reg_0_15_0_5__0/RAMC/CLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         1.684       1.141      RAMB36_X1Y40   design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         1.684       1.141      RAMB36_X1Y40   design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.532         1.683       1.151      SLICE_X20Y290  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/FIFO_INST/aclk_dpram_reg_0_15_6_11__1/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.532         1.683       1.151      SLICE_X20Y290  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/FIFO_INST/aclk_dpram_reg_0_15_6_11__1/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.532         1.683       1.151      SLICE_X20Y290  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/FIFO_INST/aclk_dpram_reg_0_15_6_11__1/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.532         1.683       1.151      SLICE_X20Y290  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/FIFO_INST/aclk_dpram_reg_0_15_6_11__1/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.532         1.683       1.151      SLICE_X20Y290  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/FIFO_INST/aclk_dpram_reg_0_15_6_11__1/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.532         1.683       1.151      SLICE_X20Y290  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/FIFO_INST/aclk_dpram_reg_0_15_6_11__1/RAMC_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.532         1.683       1.151      SLICE_X20Y290  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/FIFO_INST/aclk_dpram_reg_0_15_6_11__1/RAMD/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.532         1.683       1.151      SLICE_X20Y290  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/FIFO_INST/aclk_dpram_reg_0_15_6_11__1/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  m_axis_hdcp_aclk
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        6.356ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.356ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        0.413ns  (logic 0.082ns (19.855%)  route 0.331ns (80.145%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.516ns (routing 0.516ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.313ns (routing 0.151ns, distribution 1.162ns)
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y225                                     0.000     0.000 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]/C
    SLICE_X22Y225        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.082     0.082 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.331     0.413    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/async_path[1]
    SLICE_X22Y225        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X22Y225        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.035     6.769    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          6.769    
                         arrival time                          -0.413    
  -------------------------------------------------------------------
                         slack                                  6.356    

Slack (MET) :             6.375ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        0.394ns  (logic 0.082ns (20.812%)  route 0.312ns (79.188%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.516ns (routing 0.516ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.305ns (routing 0.151ns, distribution 1.154ns)
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y219                                     0.000     0.000 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]/C
    SLICE_X26Y219        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.082     0.082 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.312     0.394    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/async_path[0]
    SLICE_X26Y218        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X26Y218        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.035     6.769    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          6.769    
                         arrival time                          -0.394    
  -------------------------------------------------------------------
                         slack                                  6.375    

Slack (MET) :             6.404ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        0.365ns  (logic 0.082ns (22.466%)  route 0.283ns (77.534%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.516ns (routing 0.516ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.320ns (routing 0.151ns, distribution 1.169ns)
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y221                                     0.000     0.000 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]/C
    SLICE_X27Y221        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.082     0.082 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.283     0.365    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/async_path[4]
    SLICE_X27Y221        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X27Y221        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.035     6.769    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          6.769    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  6.404    

Slack (MET) :             6.474ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        0.295ns  (logic 0.081ns (27.458%)  route 0.214ns (72.542%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.516ns (routing 0.516ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.306ns (routing 0.151ns, distribution 1.155ns)
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y219                                     0.000     0.000 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]/C
    SLICE_X26Y219        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.081     0.081 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.214     0.295    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/async_path[2]
    SLICE_X26Y219        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X26Y219        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.035     6.769    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          6.769    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  6.474    

Slack (MET) :             6.505ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        0.264ns  (logic 0.082ns (31.061%)  route 0.182ns (68.939%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.516ns (routing 0.516ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.304ns (routing 0.151ns, distribution 1.153ns)
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y219                                     0.000     0.000 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[5]/C
    SLICE_X27Y219        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.082     0.082 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.182     0.264    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/async_path[5]
    SLICE_X27Y219        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X27Y219        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.035     6.769    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          6.769    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  6.505    

Slack (MET) :             6.509ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        0.260ns  (logic 0.082ns (31.538%)  route 0.178ns (68.462%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.516ns (routing 0.516ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.342ns (routing 0.151ns, distribution 1.191ns)
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y225                                     0.000     0.000 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]/C
    SLICE_X21Y225        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.082     0.082 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.178     0.260    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/async_path[2]
    SLICE_X21Y225        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X21Y225        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.035     6.769    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          6.769    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  6.509    

Slack (MET) :             6.523ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        0.246ns  (logic 0.083ns (33.740%)  route 0.163ns (66.260%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.516ns (routing 0.516ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.310ns (routing 0.151ns, distribution 1.159ns)
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y224                                     0.000     0.000 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]/C
    SLICE_X23Y224        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.083     0.083 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.163     0.246    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/async_path[0]
    SLICE_X23Y224        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X23Y224        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.035     6.769    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          6.769    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  6.523    

Slack (MET) :             6.535ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        0.234ns  (logic 0.082ns (35.043%)  route 0.152ns (64.957%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.516ns (routing 0.516ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.294ns (routing 0.151ns, distribution 1.143ns)
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y219                                     0.000     0.000 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]/C
    SLICE_X25Y219        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.082     0.082 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.152     0.234    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/async_path[1]
    SLICE_X25Y219        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X25Y219        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.035     6.769    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          6.769    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  6.535    

Slack (MET) :             6.557ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        0.212ns  (logic 0.079ns (37.264%)  route 0.133ns (62.736%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.516ns (routing 0.516ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.304ns (routing 0.151ns, distribution 1.153ns)
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y219                                     0.000     0.000 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]/C
    SLICE_X26Y219        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.079     0.079 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.133     0.212    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/async_path[3]
    SLICE_X26Y218        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X26Y218        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.035     6.769    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          6.769    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  6.557    





---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        2.698ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.698ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (MaxDelay Path 3.367ns)
  Data Path Delay:        0.704ns  (logic 0.082ns (11.648%)  route 0.622ns (88.352%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.993ns (routing 0.993ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.358ns (routing 0.151ns, distribution 1.207ns)
  Timing Exception:       MaxDelay Path 3.367ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y205                                      0.000     0.000 r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[6]/C
    SLICE_X5Y205         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.082     0.082 r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[6]/Q
                         net (fo=1, routed)           0.622     0.704    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[6]
    SLICE_X11Y219        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.367     3.367    
    SLICE_X11Y219        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.035     3.402    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][6]
  -------------------------------------------------------------------
                         required time                          3.402    
                         arrival time                          -0.704    
  -------------------------------------------------------------------
                         slack                                  2.698    

Slack (MET) :             2.757ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (MaxDelay Path 3.367ns)
  Data Path Delay:        0.645ns  (logic 0.082ns (12.713%)  route 0.563ns (87.287%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.993ns (routing 0.993ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.409ns (routing 0.151ns, distribution 1.258ns)
  Timing Exception:       MaxDelay Path 3.367ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y207                                      0.000     0.000 r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[3]/C
    SLICE_X6Y207         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.082     0.082 r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[3]/Q
                         net (fo=1, routed)           0.563     0.645    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[3]
    SLICE_X15Y209        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.367     3.367    
    SLICE_X15Y209        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.035     3.402    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                          3.402    
                         arrival time                          -0.645    
  -------------------------------------------------------------------
                         slack                                  2.757    

Slack (MET) :             2.789ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (MaxDelay Path 3.367ns)
  Data Path Delay:        0.613ns  (logic 0.082ns (13.377%)  route 0.531ns (86.623%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.993ns (routing 0.993ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.336ns (routing 0.151ns, distribution 1.185ns)
  Timing Exception:       MaxDelay Path 3.367ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y207                                      0.000     0.000 r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[4]/C
    SLICE_X6Y207         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.082     0.082 r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[4]/Q
                         net (fo=1, routed)           0.531     0.613    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[4]
    SLICE_X13Y216        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.367     3.367    
    SLICE_X13Y216        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.035     3.402    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                          3.402    
                         arrival time                          -0.613    
  -------------------------------------------------------------------
                         slack                                  2.789    

Slack (MET) :             2.825ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (MaxDelay Path 3.367ns)
  Data Path Delay:        0.577ns  (logic 0.082ns (14.211%)  route 0.495ns (85.789%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.993ns (routing 0.993ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.354ns (routing 0.151ns, distribution 1.203ns)
  Timing Exception:       MaxDelay Path 3.367ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y210                                      0.000     0.000 r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[23]/C
    SLICE_X8Y210         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.082     0.082 r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[23]/Q
                         net (fo=1, routed)           0.495     0.577    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[23]
    SLICE_X13Y218        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][23]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.367     3.367    
    SLICE_X13Y218        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.035     3.402    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][23]
  -------------------------------------------------------------------
                         required time                          3.402    
                         arrival time                          -0.577    
  -------------------------------------------------------------------
                         slack                                  2.825    

Slack (MET) :             2.860ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (MaxDelay Path 3.367ns)
  Data Path Delay:        0.542ns  (logic 0.079ns (14.576%)  route 0.463ns (85.424%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.993ns (routing 0.993ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.332ns (routing 0.151ns, distribution 1.181ns)
  Timing Exception:       MaxDelay Path 3.367ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y205                                      0.000     0.000 r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[8]/C
    SLICE_X5Y205         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.079     0.079 r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[8]/Q
                         net (fo=1, routed)           0.463     0.542    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[8]
    SLICE_X12Y211        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.367     3.367    
    SLICE_X12Y211        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.035     3.402    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][8]
  -------------------------------------------------------------------
                         required time                          3.402    
                         arrival time                          -0.542    
  -------------------------------------------------------------------
                         slack                                  2.860    

Slack (MET) :             2.897ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (MaxDelay Path 3.367ns)
  Data Path Delay:        0.505ns  (logic 0.082ns (16.238%)  route 0.423ns (83.762%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.993ns (routing 0.993ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.331ns (routing 0.151ns, distribution 1.180ns)
  Timing Exception:       MaxDelay Path 3.367ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y207                                      0.000     0.000 r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[2]/C
    SLICE_X7Y207         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.082     0.082 r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[2]/Q
                         net (fo=1, routed)           0.423     0.505    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[2]
    SLICE_X12Y210        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.367     3.367    
    SLICE_X12Y210        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.035     3.402    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][2]
  -------------------------------------------------------------------
                         required time                          3.402    
                         arrival time                          -0.505    
  -------------------------------------------------------------------
                         slack                                  2.897    

Slack (MET) :             2.900ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (MaxDelay Path 3.367ns)
  Data Path Delay:        0.502ns  (logic 0.082ns (16.335%)  route 0.420ns (83.665%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.993ns (routing 0.993ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.411ns (routing 0.151ns, distribution 1.260ns)
  Timing Exception:       MaxDelay Path 3.367ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y206                                      0.000     0.000 r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[7]/C
    SLICE_X6Y206         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.082     0.082 r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[7]/Q
                         net (fo=1, routed)           0.420     0.502    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[7]
    SLICE_X14Y209        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.367     3.367    
    SLICE_X14Y209        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.035     3.402    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][7]
  -------------------------------------------------------------------
                         required time                          3.402    
                         arrival time                          -0.502    
  -------------------------------------------------------------------
                         slack                                  2.900    

Slack (MET) :             2.900ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (MaxDelay Path 3.367ns)
  Data Path Delay:        0.502ns  (logic 0.081ns (16.135%)  route 0.421ns (83.865%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.993ns (routing 0.993ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.381ns (routing 0.151ns, distribution 1.230ns)
  Timing Exception:       MaxDelay Path 3.367ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y210                                      0.000     0.000 r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[9]/C
    SLICE_X7Y210         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.081     0.081 r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[9]/Q
                         net (fo=1, routed)           0.421     0.502    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[9]
    SLICE_X11Y215        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.367     3.367    
    SLICE_X11Y215        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.035     3.402    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][9]
  -------------------------------------------------------------------
                         required time                          3.402    
                         arrival time                          -0.502    
  -------------------------------------------------------------------
                         slack                                  2.900    

Slack (MET) :             2.913ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][22]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (MaxDelay Path 3.367ns)
  Data Path Delay:        0.489ns  (logic 0.082ns (16.769%)  route 0.407ns (83.231%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.993ns (routing 0.993ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.368ns (routing 0.151ns, distribution 1.217ns)
  Timing Exception:       MaxDelay Path 3.367ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y210                                      0.000     0.000 r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[22]/C
    SLICE_X6Y210         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.082     0.082 r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[22]/Q
                         net (fo=1, routed)           0.407     0.489    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[22]
    SLICE_X14Y210        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][22]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.367     3.367    
    SLICE_X14Y210        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.035     3.402    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][22]
  -------------------------------------------------------------------
                         required time                          3.402    
                         arrival time                          -0.489    
  -------------------------------------------------------------------
                         slack                                  2.913    

Slack (MET) :             2.915ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (MaxDelay Path 3.367ns)
  Data Path Delay:        0.487ns  (logic 0.082ns (16.838%)  route 0.405ns (83.162%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.993ns (routing 0.993ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.336ns (routing 0.151ns, distribution 1.185ns)
  Timing Exception:       MaxDelay Path 3.367ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y210                                      0.000     0.000 r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[10]/C
    SLICE_X7Y210         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.082     0.082 r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[10]/Q
                         net (fo=1, routed)           0.405     0.487    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[10]
    SLICE_X12Y214        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.367     3.367    
    SLICE_X12Y214        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.035     3.402    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][10]
  -------------------------------------------------------------------
                         required time                          3.402    
                         arrival time                          -0.487    
  -------------------------------------------------------------------
                         slack                                  2.915    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  m_axis_hdcp_aclk

Setup :            0  Failing Endpoints,  Worst Slack        6.351ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.351ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             m_axis_hdcp_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        0.418ns  (logic 0.082ns (19.617%)  route 0.336ns (80.383%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.166ns (routing 0.166ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.260ns (routing 0.475ns, distribution 0.785ns)
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y221                                     0.000     0.000 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]/C
    SLICE_X26Y221        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.082     0.082 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.336     0.418    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/async_path[1]
    SLICE_X27Y222        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X27Y222        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.035     6.769    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          6.769    
                         arrival time                          -0.418    
  -------------------------------------------------------------------
                         slack                                  6.351    

Slack (MET) :             6.371ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             m_axis_hdcp_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        0.398ns  (logic 0.082ns (20.603%)  route 0.316ns (79.397%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.166ns (routing 0.166ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.243ns (routing 0.475ns, distribution 0.768ns)
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y224                                     0.000     0.000 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]/C
    SLICE_X23Y224        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.082     0.082 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.316     0.398    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/async_path[0]
    SLICE_X23Y224        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X23Y224        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.035     6.769    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          6.769    
                         arrival time                          -0.398    
  -------------------------------------------------------------------
                         slack                                  6.371    

Slack (MET) :             6.428ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             m_axis_hdcp_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        0.341ns  (logic 0.079ns (23.167%)  route 0.262ns (76.833%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.166ns (routing 0.166ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.261ns (routing 0.475ns, distribution 0.786ns)
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y221                                     0.000     0.000 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[5]/C
    SLICE_X26Y221        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.079     0.079 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.262     0.341    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/async_path[5]
    SLICE_X28Y221        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X28Y221        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.035     6.769    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          6.769    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  6.428    

Slack (MET) :             6.444ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             m_axis_hdcp_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        0.325ns  (logic 0.082ns (25.231%)  route 0.243ns (74.769%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.166ns (routing 0.166ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.245ns (routing 0.475ns, distribution 0.770ns)
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y221                                     0.000     0.000 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]/C
    SLICE_X27Y221        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.082     0.082 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.243     0.325    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/async_path[3]
    SLICE_X27Y221        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X27Y221        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.035     6.769    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          6.769    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  6.444    

Slack (MET) :             6.462ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             m_axis_hdcp_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        0.307ns  (logic 0.082ns (26.710%)  route 0.225ns (73.290%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.166ns (routing 0.166ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.242ns (routing 0.475ns, distribution 0.767ns)
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y225                                     0.000     0.000 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]/C
    SLICE_X22Y225        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.082     0.082 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.225     0.307    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/async_path[1]
    SLICE_X21Y225        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X21Y225        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.035     6.769    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          6.769    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  6.462    

Slack (MET) :             6.502ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             m_axis_hdcp_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        0.267ns  (logic 0.082ns (30.712%)  route 0.185ns (69.288%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.166ns (routing 0.166ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.258ns (routing 0.475ns, distribution 0.783ns)
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y219                                     0.000     0.000 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]/C
    SLICE_X26Y219        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.082     0.082 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.185     0.267    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/async_path[0]
    SLICE_X26Y219        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X26Y219        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.035     6.769    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          6.769    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  6.502    

Slack (MET) :             6.505ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             m_axis_hdcp_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        0.264ns  (logic 0.082ns (31.061%)  route 0.182ns (68.939%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.166ns (routing 0.166ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.245ns (routing 0.475ns, distribution 0.770ns)
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y224                                     0.000     0.000 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]/C
    SLICE_X24Y224        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.082     0.082 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.182     0.264    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/async_path[2]
    SLICE_X24Y224        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X24Y224        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.035     6.769    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          6.769    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  6.505    

Slack (MET) :             6.512ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             m_axis_hdcp_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        0.257ns  (logic 0.082ns (31.907%)  route 0.175ns (68.093%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.166ns (routing 0.166ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.247ns (routing 0.475ns, distribution 0.772ns)
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y224                                     0.000     0.000 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]/C
    SLICE_X27Y224        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.082     0.082 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.175     0.257    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/async_path[2]
    SLICE_X27Y224        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X27Y224        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.035     6.769    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          6.769    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  6.512    

Slack (MET) :             6.555ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             m_axis_hdcp_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        0.214ns  (logic 0.083ns (38.785%)  route 0.131ns (61.215%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.166ns (routing 0.166ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.260ns (routing 0.475ns, distribution 0.785ns)
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y221                                     0.000     0.000 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]/C
    SLICE_X27Y221        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.083     0.083 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.131     0.214    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/async_path[4]
    SLICE_X27Y222        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X27Y222        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.035     6.769    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          6.769    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  6.555    

Slack (MET) :             14.175ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_FIFO_INST/aclk_dpram_reg_128_191_0_6/RAMG/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_FIFO_INST/bclk_dout_reg_pipe_121_reg/D
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             m_axis_hdcp_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (MaxDelay Path 15.000ns)
  Data Path Delay:        0.859ns  (logic 0.307ns (35.739%)  route 0.552ns (64.261%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.166ns (routing 0.166ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.309ns (routing 0.475ns, distribution 0.834ns)
  Timing Exception:       MaxDelay Path 15.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y223                                     0.000     0.000 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_FIFO_INST/aclk_dpram_reg_128_191_0_6/RAMG/CLK
    SLICE_X31Y223        RAMD64E (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.307     0.307 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_FIFO_INST/aclk_dpram_reg_128_191_0_6/RAMG/O
                         net (fo=1, routed)           0.552     0.859    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_FIFO_INST/aclk_dpram_reg_128_191_0_6_n_6
    SLICE_X30Y223        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_FIFO_INST/bclk_dout_reg_pipe_121_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.000    15.000    
    SLICE_X30Y223        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.034    15.034    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_FIFO_INST/bclk_dout_reg_pipe_121_reg
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                          -0.859    
  -------------------------------------------------------------------
                         slack                                 14.175    





---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  m_axis_hdcp_aclk

Setup :            0  Failing Endpoints,  Worst Slack        2.975ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.975ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             m_axis_hdcp_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (MaxDelay Path 3.367ns)
  Data Path Delay:        0.427ns  (logic 0.082ns (19.204%)  route 0.345ns (80.796%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.993ns (routing 0.993ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.336ns (routing 0.475ns, distribution 0.861ns)
  Timing Exception:       MaxDelay Path 3.367ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y268                                     0.000     0.000 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]/C
    SLICE_X20Y268        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.082     0.082 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.345     0.427    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/async_path[0]
    SLICE_X20Y268        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.367     3.367    
    SLICE_X20Y268        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.035     3.402    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          3.402    
                         arrival time                          -0.427    
  -------------------------------------------------------------------
                         slack                                  2.975    

Slack (MET) :             2.996ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             m_axis_hdcp_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (MaxDelay Path 3.367ns)
  Data Path Delay:        0.406ns  (logic 0.083ns (20.443%)  route 0.323ns (79.557%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.993ns (routing 0.993ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.319ns (routing 0.475ns, distribution 0.844ns)
  Timing Exception:       MaxDelay Path 3.367ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y268                                     0.000     0.000 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]/C
    SLICE_X20Y268        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.083     0.083 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.323     0.406    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/async_path[1]
    SLICE_X23Y267        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.367     3.367    
    SLICE_X23Y267        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.035     3.402    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          3.402    
                         arrival time                          -0.406    
  -------------------------------------------------------------------
                         slack                                  2.996    

Slack (MET) :             3.095ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             m_axis_hdcp_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (MaxDelay Path 3.367ns)
  Data Path Delay:        0.307ns  (logic 0.082ns (26.710%)  route 0.225ns (73.290%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.993ns (routing 0.993ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.319ns (routing 0.475ns, distribution 0.844ns)
  Timing Exception:       MaxDelay Path 3.367ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y268                                     0.000     0.000 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]/C
    SLICE_X23Y268        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.082     0.082 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.225     0.307    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/async_path[3]
    SLICE_X23Y267        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.367     3.367    
    SLICE_X23Y267        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.035     3.402    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          3.402    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  3.095    

Slack (MET) :             3.101ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             m_axis_hdcp_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (MaxDelay Path 3.367ns)
  Data Path Delay:        0.301ns  (logic 0.082ns (27.243%)  route 0.219ns (72.757%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.993ns (routing 0.993ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.299ns (routing 0.475ns, distribution 0.824ns)
  Timing Exception:       MaxDelay Path 3.367ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y266                                     0.000     0.000 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]/C
    SLICE_X21Y266        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.082     0.082 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.219     0.301    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/async_path[2]
    SLICE_X21Y267        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.367     3.367    
    SLICE_X21Y267        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.035     3.402    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          3.402    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  3.101    

Slack (MET) :             3.109ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             m_axis_hdcp_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (MaxDelay Path 3.367ns)
  Data Path Delay:        0.293ns  (logic 0.082ns (27.986%)  route 0.211ns (72.014%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.993ns (routing 0.993ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.378ns (routing 0.475ns, distribution 0.903ns)
  Timing Exception:       MaxDelay Path 3.367ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y252                                     0.000     0.000 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]/C
    SLICE_X25Y252        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.082     0.082 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.211     0.293    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/async_path[0]
    SLICE_X26Y251        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.367     3.367    
    SLICE_X26Y251        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.035     3.402    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          3.402    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  3.109    

Slack (MET) :             3.119ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             m_axis_hdcp_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (MaxDelay Path 3.367ns)
  Data Path Delay:        0.283ns  (logic 0.079ns (27.915%)  route 0.204ns (72.085%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.993ns (routing 0.993ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.321ns (routing 0.475ns, distribution 0.846ns)
  Timing Exception:       MaxDelay Path 3.367ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y253                                     0.000     0.000 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]/C
    SLICE_X25Y253        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.079     0.079 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.204     0.283    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/async_path[3]
    SLICE_X25Y253        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.367     3.367    
    SLICE_X25Y253        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.035     3.402    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          3.402    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  3.119    

Slack (MET) :             3.123ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             m_axis_hdcp_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (MaxDelay Path 3.367ns)
  Data Path Delay:        0.279ns  (logic 0.082ns (29.391%)  route 0.197ns (70.609%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.993ns (routing 0.993ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.293ns (routing 0.475ns, distribution 0.818ns)
  Timing Exception:       MaxDelay Path 3.367ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y291                                     0.000     0.000 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]/C
    SLICE_X24Y291        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.082     0.082 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.197     0.279    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/async_path[0]
    SLICE_X25Y291        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.367     3.367    
    SLICE_X25Y291        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.035     3.402    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          3.402    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  3.123    

Slack (MET) :             3.126ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             m_axis_hdcp_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (MaxDelay Path 3.367ns)
  Data Path Delay:        0.276ns  (logic 0.083ns (30.072%)  route 0.193ns (69.928%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.993ns (routing 0.993ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.321ns (routing 0.475ns, distribution 0.846ns)
  Timing Exception:       MaxDelay Path 3.367ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y252                                     0.000     0.000 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]/C
    SLICE_X25Y252        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.083     0.083 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.193     0.276    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/async_path[1]
    SLICE_X25Y252        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.367     3.367    
    SLICE_X25Y252        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.035     3.402    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          3.402    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  3.126    

Slack (MET) :             3.144ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             m_axis_hdcp_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (MaxDelay Path 3.367ns)
  Data Path Delay:        0.258ns  (logic 0.082ns (31.783%)  route 0.176ns (68.217%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.993ns (routing 0.993ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.290ns (routing 0.475ns, distribution 0.815ns)
  Timing Exception:       MaxDelay Path 3.367ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y291                                     0.000     0.000 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]/C
    SLICE_X24Y291        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.082     0.082 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.176     0.258    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/async_path[3]
    SLICE_X24Y292        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.367     3.367    
    SLICE_X24Y292        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.035     3.402    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          3.402    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  3.144    

Slack (MET) :             3.145ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             m_axis_hdcp_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (MaxDelay Path 3.367ns)
  Data Path Delay:        0.257ns  (logic 0.082ns (31.907%)  route 0.175ns (68.093%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.993ns (routing 0.993ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.320ns (routing 0.475ns, distribution 0.845ns)
  Timing Exception:       MaxDelay Path 3.367ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y250                                     0.000     0.000 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]/C
    SLICE_X24Y250        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.082     0.082 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.175     0.257    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/async_path[2]
    SLICE_X24Y250        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.367     3.367    
    SLICE_X24Y250        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.035     3.402    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          3.402    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  3.145    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack        9.391ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.391ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][36]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.644ns  (logic 0.079ns (12.267%)  route 0.565ns (87.733%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.166ns (routing 0.166ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.657ns (routing 0.917ns, distribution 0.740ns)
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y210                                     0.000     0.000 r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[36]/C
    SLICE_X25Y210        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.079     0.079 r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[36]/Q
                         net (fo=1, routed)           0.565     0.644    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.proc_sync1_reg[44][36]
    SLICE_X16Y210        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][36]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X16Y210        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.035    10.035    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][36]
  -------------------------------------------------------------------
                         required time                         10.035    
                         arrival time                          -0.644    
  -------------------------------------------------------------------
                         slack                                  9.391    

Slack (MET) :             9.497ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][38]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.538ns  (logic 0.084ns (15.613%)  route 0.454ns (84.387%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.166ns (routing 0.166ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.666ns (routing 0.917ns, distribution 0.749ns)
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y212                                     0.000     0.000 r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[38]/C
    SLICE_X21Y212        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.084     0.084 r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[38]/Q
                         net (fo=1, routed)           0.454     0.538    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.proc_sync1_reg[44][38]
    SLICE_X10Y212        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][38]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X10Y212        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.035    10.035    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][38]
  -------------------------------------------------------------------
                         required time                         10.035    
                         arrival time                          -0.538    
  -------------------------------------------------------------------
                         slack                                  9.497    

Slack (MET) :             9.505ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][34]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.530ns  (logic 0.083ns (15.660%)  route 0.447ns (84.340%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.166ns (routing 0.166ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.719ns (routing 0.917ns, distribution 0.802ns)
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y209                                     0.000     0.000 r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[34]/C
    SLICE_X23Y209        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.083     0.083 r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[34]/Q
                         net (fo=1, routed)           0.447     0.530    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.proc_sync1_reg[44][34]
    SLICE_X13Y209        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][34]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X13Y209        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.035    10.035    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][34]
  -------------------------------------------------------------------
                         required time                         10.035    
                         arrival time                          -0.530    
  -------------------------------------------------------------------
                         slack                                  9.505    

Slack (MET) :             9.543ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][37]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.492ns  (logic 0.084ns (17.073%)  route 0.408ns (82.927%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.166ns (routing 0.166ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.698ns (routing 0.917ns, distribution 0.781ns)
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y209                                     0.000     0.000 r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[37]/C
    SLICE_X23Y209        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.084     0.084 r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[37]/Q
                         net (fo=1, routed)           0.408     0.492    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.proc_sync1_reg[44][37]
    SLICE_X10Y209        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][37]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X10Y209        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.035    10.035    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][37]
  -------------------------------------------------------------------
                         required time                         10.035    
                         arrival time                          -0.492    
  -------------------------------------------------------------------
                         slack                                  9.543    

Slack (MET) :             9.612ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][39]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.423ns  (logic 0.084ns (19.858%)  route 0.339ns (80.142%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.166ns (routing 0.166ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.698ns (routing 0.917ns, distribution 0.781ns)
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y209                                     0.000     0.000 r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[39]/C
    SLICE_X23Y209        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.084     0.084 r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[39]/Q
                         net (fo=1, routed)           0.339     0.423    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.proc_sync1_reg[44][39]
    SLICE_X23Y208        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][39]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X23Y208        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.035    10.035    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][39]
  -------------------------------------------------------------------
                         required time                         10.035    
                         arrival time                          -0.423    
  -------------------------------------------------------------------
                         slack                                  9.612    

Slack (MET) :             9.651ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][35]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.384ns  (logic 0.079ns (20.573%)  route 0.305ns (79.427%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.166ns (routing 0.166ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.687ns (routing 0.917ns, distribution 0.770ns)
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y210                                     0.000     0.000 r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[35]/C
    SLICE_X16Y210        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.079     0.079 r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[35]/Q
                         net (fo=1, routed)           0.305     0.384    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.proc_sync1_reg[44][35]
    SLICE_X16Y209        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][35]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X16Y209        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.035    10.035    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][35]
  -------------------------------------------------------------------
                         required time                         10.035    
                         arrival time                          -0.384    
  -------------------------------------------------------------------
                         slack                                  9.651    

Slack (MET) :             9.675ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.360ns  (logic 0.080ns (22.222%)  route 0.280ns (77.778%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.166ns (routing 0.166ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.710ns (routing 0.917ns, distribution 0.793ns)
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y200                                     0.000     0.000 r  design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/C
    SLICE_X10Y200        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/Q
                         net (fo=1, routed)           0.280     0.360    design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[5]
    SLICE_X9Y200         FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X9Y200         FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.035    10.035    design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         10.035    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  9.675    

Slack (MET) :             9.689ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][16]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.346ns  (logic 0.079ns (22.832%)  route 0.267ns (77.168%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.166ns (routing 0.166ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.692ns (routing 0.917ns, distribution 0.775ns)
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y199                                     0.000     0.000 r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[16]/C
    SLICE_X10Y199        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.079     0.079 r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[16]/Q
                         net (fo=1, routed)           0.267     0.346    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.proc_sync1_reg[44][16]
    SLICE_X11Y199        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][16]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X11Y199        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.035    10.035    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][16]
  -------------------------------------------------------------------
                         required time                         10.035    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  9.689    

Slack (MET) :             9.689ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][31]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.346ns  (logic 0.082ns (23.699%)  route 0.264ns (76.301%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.166ns (routing 0.166ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.678ns (routing 0.917ns, distribution 0.761ns)
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y211                                     0.000     0.000 r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[31]/C
    SLICE_X12Y211        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.082     0.082 r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[31]/Q
                         net (fo=1, routed)           0.264     0.346    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.proc_sync1_reg[44][31]
    SLICE_X11Y211        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][31]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X11Y211        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.035    10.035    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][31]
  -------------------------------------------------------------------
                         required time                         10.035    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  9.689    

Slack (MET) :             9.694ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.341ns  (logic 0.079ns (23.167%)  route 0.262ns (76.833%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.166ns (routing 0.166ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.722ns (routing 0.917ns, distribution 0.805ns)
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y205                                     0.000     0.000 r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[3]/C
    SLICE_X13Y205        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.079     0.079 r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[3]/Q
                         net (fo=1, routed)           0.262     0.341    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.proc_sync1_reg[44][3]
    SLICE_X11Y205        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X11Y205        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.035    10.035    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                         10.035    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  9.694    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        5.294ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.294ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/clk_ctrl_reg_reg[24]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.583ns  (logic 0.083ns (1.811%)  route 4.500ns (98.189%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 11.480 - 10.000 ) 
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.397ns (routing 0.166ns, distribution 1.231ns)
  Clock Net Delay (Destination): 1.360ns (routing 0.151ns, distribution 1.209ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.148 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=12579, routed)       1.397     1.545    design_1_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X39Y126        FDRE                                         r  design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y126        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.083     1.628 r  design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=3288, routed)        4.500     6.128    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/AR[0]
    SLICE_X20Y224        FDCE                                         f  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/clk_ctrl_reg_reg[24]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.095    10.095    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=12579, routed)       1.360    11.480    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/s_axi_aclk
    SLICE_X20Y224        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/clk_ctrl_reg_reg[24]/C
                         clock pessimism              0.043    11.523    
                         clock uncertainty           -0.035    11.488    
    SLICE_X20Y224        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066    11.422    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/clk_ctrl_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         11.422    
                         arrival time                          -6.128    
  -------------------------------------------------------------------
                         slack                                  5.294    

Slack (MET) :             5.363ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/clk_ctrl_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.489ns  (logic 0.083ns (1.849%)  route 4.406ns (98.151%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 11.455 - 10.000 ) 
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.397ns (routing 0.166ns, distribution 1.231ns)
  Clock Net Delay (Destination): 1.335ns (routing 0.151ns, distribution 1.184ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.148 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=12579, routed)       1.397     1.545    design_1_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X39Y126        FDRE                                         r  design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y126        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.083     1.628 r  design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=3288, routed)        4.406     6.034    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/s_axi_aresetn
    SLICE_X19Y224        FDCE                                         f  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/clk_ctrl_reg_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.095    10.095    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=12579, routed)       1.335    11.455    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/s_axi_aclk
    SLICE_X19Y224        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/clk_ctrl_reg_reg[0]/C
                         clock pessimism              0.043    11.498    
                         clock uncertainty           -0.035    11.463    
    SLICE_X19Y224        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    11.397    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/clk_ctrl_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         11.397    
                         arrival time                          -6.034    
  -------------------------------------------------------------------
                         slack                                  5.363    

Slack (MET) :             5.363ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/clk_ctrl_reg_reg[21]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.489ns  (logic 0.083ns (1.849%)  route 4.406ns (98.151%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 11.455 - 10.000 ) 
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.397ns (routing 0.166ns, distribution 1.231ns)
  Clock Net Delay (Destination): 1.335ns (routing 0.151ns, distribution 1.184ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.148 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=12579, routed)       1.397     1.545    design_1_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X39Y126        FDRE                                         r  design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y126        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.083     1.628 r  design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=3288, routed)        4.406     6.034    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/AR[0]
    SLICE_X19Y224        FDCE                                         f  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/clk_ctrl_reg_reg[21]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.095    10.095    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=12579, routed)       1.335    11.455    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/s_axi_aclk
    SLICE_X19Y224        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/clk_ctrl_reg_reg[21]/C
                         clock pessimism              0.043    11.498    
                         clock uncertainty           -0.035    11.463    
    SLICE_X19Y224        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066    11.397    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/clk_ctrl_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         11.397    
                         arrival time                          -6.034    
  -------------------------------------------------------------------
                         slack                                  5.363    

Slack (MET) :             5.363ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/clk_ctrl_reg_reg[22]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.489ns  (logic 0.083ns (1.849%)  route 4.406ns (98.151%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 11.455 - 10.000 ) 
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.397ns (routing 0.166ns, distribution 1.231ns)
  Clock Net Delay (Destination): 1.335ns (routing 0.151ns, distribution 1.184ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.148 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=12579, routed)       1.397     1.545    design_1_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X39Y126        FDRE                                         r  design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y126        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.083     1.628 r  design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=3288, routed)        4.406     6.034    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/AR[0]
    SLICE_X19Y224        FDCE                                         f  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/clk_ctrl_reg_reg[22]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.095    10.095    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=12579, routed)       1.335    11.455    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/s_axi_aclk
    SLICE_X19Y224        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/clk_ctrl_reg_reg[22]/C
                         clock pessimism              0.043    11.498    
                         clock uncertainty           -0.035    11.463    
    SLICE_X19Y224        FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.066    11.397    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/clk_ctrl_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         11.397    
                         arrival time                          -6.034    
  -------------------------------------------------------------------
                         slack                                  5.363    

Slack (MET) :             5.363ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/clk_ctrl_reg_reg[26]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.489ns  (logic 0.083ns (1.849%)  route 4.406ns (98.151%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 11.455 - 10.000 ) 
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.397ns (routing 0.166ns, distribution 1.231ns)
  Clock Net Delay (Destination): 1.335ns (routing 0.151ns, distribution 1.184ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.148 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=12579, routed)       1.397     1.545    design_1_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X39Y126        FDRE                                         r  design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y126        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.083     1.628 r  design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=3288, routed)        4.406     6.034    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/AR[0]
    SLICE_X19Y224        FDCE                                         f  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/clk_ctrl_reg_reg[26]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.095    10.095    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=12579, routed)       1.335    11.455    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/s_axi_aclk
    SLICE_X19Y224        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/clk_ctrl_reg_reg[26]/C
                         clock pessimism              0.043    11.498    
                         clock uncertainty           -0.035    11.463    
    SLICE_X19Y224        FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.066    11.397    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/clk_ctrl_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         11.397    
                         arrival time                          -6.034    
  -------------------------------------------------------------------
                         slack                                  5.363    

Slack (MET) :             5.433ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vid_phy_controller_0/inst/b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[15]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.412ns  (logic 0.083ns (1.881%)  route 4.329ns (98.119%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 11.448 - 10.000 ) 
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.397ns (routing 0.166ns, distribution 1.231ns)
  Clock Net Delay (Destination): 1.328ns (routing 0.151ns, distribution 1.177ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.148 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=12579, routed)       1.397     1.545    design_1_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X39Y126        FDRE                                         r  design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y126        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.083     1.628 r  design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=3288, routed)        4.329     5.957    design_1_i/vid_phy_controller_0/inst/p_0_in_3
    SLICE_X19Y237        FDCE                                         f  design_1_i/vid_phy_controller_0/inst/b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.095    10.095    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=12579, routed)       1.328    11.448    design_1_i/vid_phy_controller_0/inst/vid_phy_axi4lite_aclk
    SLICE_X19Y237        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[15]/C
                         clock pessimism              0.043    11.491    
                         clock uncertainty           -0.035    11.456    
    SLICE_X19Y237        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066    11.390    design_1_i/vid_phy_controller_0/inst/b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[15]
  -------------------------------------------------------------------
                         required time                         11.390    
                         arrival time                          -5.957    
  -------------------------------------------------------------------
                         slack                                  5.433    

Slack (MET) :             5.433ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vid_phy_controller_0/inst/b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[18]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.412ns  (logic 0.083ns (1.881%)  route 4.329ns (98.119%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 11.448 - 10.000 ) 
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.397ns (routing 0.166ns, distribution 1.231ns)
  Clock Net Delay (Destination): 1.328ns (routing 0.151ns, distribution 1.177ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.148 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=12579, routed)       1.397     1.545    design_1_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X39Y126        FDRE                                         r  design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y126        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.083     1.628 r  design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=3288, routed)        4.329     5.957    design_1_i/vid_phy_controller_0/inst/p_0_in_3
    SLICE_X19Y237        FDCE                                         f  design_1_i/vid_phy_controller_0/inst/b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[18]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.095    10.095    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=12579, routed)       1.328    11.448    design_1_i/vid_phy_controller_0/inst/vid_phy_axi4lite_aclk
    SLICE_X19Y237        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[18]/C
                         clock pessimism              0.043    11.491    
                         clock uncertainty           -0.035    11.456    
    SLICE_X19Y237        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066    11.390    design_1_i/vid_phy_controller_0/inst/b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[18]
  -------------------------------------------------------------------
                         required time                         11.390    
                         arrival time                          -5.957    
  -------------------------------------------------------------------
                         slack                                  5.433    

Slack (MET) :             5.433ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vid_phy_controller_0/inst/b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[21]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.412ns  (logic 0.083ns (1.881%)  route 4.329ns (98.119%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 11.448 - 10.000 ) 
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.397ns (routing 0.166ns, distribution 1.231ns)
  Clock Net Delay (Destination): 1.328ns (routing 0.151ns, distribution 1.177ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.148 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=12579, routed)       1.397     1.545    design_1_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X39Y126        FDRE                                         r  design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y126        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.083     1.628 r  design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=3288, routed)        4.329     5.957    design_1_i/vid_phy_controller_0/inst/p_0_in_3
    SLICE_X19Y237        FDCE                                         f  design_1_i/vid_phy_controller_0/inst/b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[21]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.095    10.095    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=12579, routed)       1.328    11.448    design_1_i/vid_phy_controller_0/inst/vid_phy_axi4lite_aclk
    SLICE_X19Y237        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[21]/C
                         clock pessimism              0.043    11.491    
                         clock uncertainty           -0.035    11.456    
    SLICE_X19Y237        FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066    11.390    design_1_i/vid_phy_controller_0/inst/b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[21]
  -------------------------------------------------------------------
                         required time                         11.390    
                         arrival time                          -5.957    
  -------------------------------------------------------------------
                         slack                                  5.433    

Slack (MET) :             5.433ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vid_phy_controller_0/inst/b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.412ns  (logic 0.083ns (1.881%)  route 4.329ns (98.119%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 11.448 - 10.000 ) 
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.397ns (routing 0.166ns, distribution 1.231ns)
  Clock Net Delay (Destination): 1.328ns (routing 0.151ns, distribution 1.177ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.148 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=12579, routed)       1.397     1.545    design_1_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X39Y126        FDRE                                         r  design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y126        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.083     1.628 r  design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=3288, routed)        4.329     5.957    design_1_i/vid_phy_controller_0/inst/p_0_in_3
    SLICE_X19Y237        FDCE                                         f  design_1_i/vid_phy_controller_0/inst/b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.095    10.095    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=12579, routed)       1.328    11.448    design_1_i/vid_phy_controller_0/inst/vid_phy_axi4lite_aclk
    SLICE_X19Y237        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]/C
                         clock pessimism              0.043    11.491    
                         clock uncertainty           -0.035    11.456    
    SLICE_X19Y237        FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.066    11.390    design_1_i/vid_phy_controller_0/inst/b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]
  -------------------------------------------------------------------
                         required time                         11.390    
                         arrival time                          -5.957    
  -------------------------------------------------------------------
                         slack                                  5.433    

Slack (MET) :             5.454ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/clk_ctrl_reg_reg[30]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.401ns  (logic 0.083ns (1.886%)  route 4.318ns (98.114%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.458ns = ( 11.458 - 10.000 ) 
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.397ns (routing 0.166ns, distribution 1.231ns)
  Clock Net Delay (Destination): 1.338ns (routing 0.151ns, distribution 1.187ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.148 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=12579, routed)       1.397     1.545    design_1_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X39Y126        FDRE                                         r  design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y126        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.083     1.628 r  design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=3288, routed)        4.318     5.946    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/AR[0]
    SLICE_X18Y224        FDCE                                         f  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/clk_ctrl_reg_reg[30]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.095    10.095    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=12579, routed)       1.338    11.458    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/s_axi_aclk
    SLICE_X18Y224        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/clk_ctrl_reg_reg[30]/C
                         clock pessimism              0.043    11.501    
                         clock uncertainty           -0.035    11.466    
    SLICE_X18Y224        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066    11.400    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/clk_ctrl_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         11.400    
                         arrival time                          -5.946    
  -------------------------------------------------------------------
                         slack                                  5.454    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 design_1_i/vid_phy_controller_0/inst/b0_CPLL_LOCK_DLY_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vid_phy_controller_0/inst/b0_TX_LINK_RDY_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.041ns (29.286%)  route 0.099ns (70.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.112ns
    Source Clock Delay      (SCD):    0.978ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Net Delay (Source):      0.894ns (routing 0.095ns, distribution 0.799ns)
  Clock Net Delay (Destination): 1.009ns (routing 0.104ns, distribution 0.905ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.067     0.067    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.084 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=12579, routed)       0.894     0.978    design_1_i/vid_phy_controller_0/inst/vid_phy_axi4lite_aclk
    SLICE_X0Y234         FDCE                                         r  design_1_i/vid_phy_controller_0/inst/b0_CPLL_LOCK_DLY_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y234         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.041     1.019 r  design_1_i/vid_phy_controller_0/inst/b0_CPLL_LOCK_DLY_reg/Q
                         net (fo=4, routed)           0.099     1.118    design_1_i/vid_phy_controller_0/inst/b0_CPLL_LOCK_DLY_reg_n_0
    SLICE_X2Y234         FDCE                                         f  design_1_i/vid_phy_controller_0/inst/b0_TX_LINK_RDY_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.085     0.085    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.103 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=12579, routed)       1.009     1.112    design_1_i/vid_phy_controller_0/inst/vid_phy_axi4lite_aclk
    SLICE_X2Y234         FDCE                                         r  design_1_i/vid_phy_controller_0/inst/b0_TX_LINK_RDY_reg/C
                         clock pessimism             -0.066     1.046    
    SLICE_X2Y234         FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     1.026    design_1_i/vid_phy_controller_0/inst/b0_TX_LINK_RDY_reg
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.118    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.041ns (27.152%)  route 0.110ns (72.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.989ns
    Source Clock Delay      (SCD):    0.863ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Net Delay (Source):      0.779ns (routing 0.095ns, distribution 0.684ns)
  Clock Net Delay (Destination): 0.886ns (routing 0.104ns, distribution 0.782ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.067     0.067    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.084 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=12579, routed)       0.779     0.863    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X40Y67         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y67         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.041     0.904 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.110     1.014    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X39Y67         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.085     0.085    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.103 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=12579, routed)       0.886     0.989    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X39Y67         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.064     0.925    
    SLICE_X39Y67         FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     0.905    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.905    
                         arrival time                           1.014    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.040ns (23.810%)  route 0.128ns (76.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.004ns
    Source Clock Delay      (SCD):    0.865ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Net Delay (Source):      0.781ns (routing 0.095ns, distribution 0.686ns)
  Clock Net Delay (Destination): 0.901ns (routing 0.104ns, distribution 0.797ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.067     0.067    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.084 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=12579, routed)       0.781     0.865    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X48Y80         FDPE                                         r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y80         FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.040     0.905 f  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)          0.128     1.033    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X45Y80         FDPE                                         f  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.085     0.085    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.103 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=12579, routed)       0.901     1.004    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X45Y80         FDPE                                         r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.064     0.940    
    SLICE_X45Y80         FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     0.920    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.920    
                         arrival time                           1.033    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.040ns (23.810%)  route 0.128ns (76.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.004ns
    Source Clock Delay      (SCD):    0.865ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Net Delay (Source):      0.781ns (routing 0.095ns, distribution 0.686ns)
  Clock Net Delay (Destination): 0.901ns (routing 0.104ns, distribution 0.797ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.067     0.067    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.084 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=12579, routed)       0.781     0.865    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X48Y80         FDPE                                         r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y80         FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.040     0.905 f  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)          0.128     1.033    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X45Y80         FDPE                                         f  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.085     0.085    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.103 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=12579, routed)       0.901     1.004    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X45Y80         FDPE                                         r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.064     0.940    
    SLICE_X45Y80         FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.020     0.920    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -0.920    
                         arrival time                           1.033    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.039ns (26.174%)  route 0.110ns (73.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.976ns
    Source Clock Delay      (SCD):    0.859ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Net Delay (Source):      0.775ns (routing 0.095ns, distribution 0.680ns)
  Clock Net Delay (Destination): 0.873ns (routing 0.104ns, distribution 0.769ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.067     0.067    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.084 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=12579, routed)       0.775     0.859    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X44Y49         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDPE (Prop_FFF_SLICEM_C_Q)
                                                      0.039     0.898 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)          0.110     1.008    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X42Y49         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.085     0.085    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.103 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=12579, routed)       0.873     0.976    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X42Y49         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.067     0.909    
    SLICE_X42Y49         FDCE (Remov_AFF_SLICEL_C_CLR)
                                                     -0.020     0.889    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.039ns (26.174%)  route 0.110ns (73.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.976ns
    Source Clock Delay      (SCD):    0.859ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Net Delay (Source):      0.775ns (routing 0.095ns, distribution 0.680ns)
  Clock Net Delay (Destination): 0.873ns (routing 0.104ns, distribution 0.769ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.067     0.067    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.084 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=12579, routed)       0.775     0.859    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X44Y49         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDPE (Prop_FFF_SLICEM_C_Q)
                                                      0.039     0.898 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)          0.110     1.008    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X42Y49         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.085     0.085    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.103 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=12579, routed)       0.873     0.976    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X42Y49         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.067     0.909    
    SLICE_X42Y49         FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     0.889    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.039ns (26.174%)  route 0.110ns (73.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.976ns
    Source Clock Delay      (SCD):    0.859ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Net Delay (Source):      0.775ns (routing 0.095ns, distribution 0.680ns)
  Clock Net Delay (Destination): 0.873ns (routing 0.104ns, distribution 0.769ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.067     0.067    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.084 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=12579, routed)       0.775     0.859    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X44Y49         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDPE (Prop_FFF_SLICEM_C_Q)
                                                      0.039     0.898 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)          0.110     1.008    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X42Y49         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.085     0.085    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.103 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=12579, routed)       0.873     0.976    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X42Y49         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism             -0.067     0.909    
    SLICE_X42Y49         FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     0.889    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.039ns (26.351%)  route 0.109ns (73.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.975ns
    Source Clock Delay      (SCD):    0.859ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Net Delay (Source):      0.775ns (routing 0.095ns, distribution 0.680ns)
  Clock Net Delay (Destination): 0.872ns (routing 0.104ns, distribution 0.768ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.067     0.067    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.084 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=12579, routed)       0.775     0.859    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X44Y49         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDPE (Prop_FFF_SLICEM_C_Q)
                                                      0.039     0.898 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)          0.109     1.007    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X42Y49         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.085     0.085    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.103 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=12579, routed)       0.872     0.975    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X42Y49         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.067     0.908    
    SLICE_X42Y49         FDPE (Remov_HFF_SLICEL_C_PRE)
                                                     -0.020     0.888    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           1.007    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.039ns (26.351%)  route 0.109ns (73.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.975ns
    Source Clock Delay      (SCD):    0.859ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Net Delay (Source):      0.775ns (routing 0.095ns, distribution 0.680ns)
  Clock Net Delay (Destination): 0.872ns (routing 0.104ns, distribution 0.768ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.067     0.067    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.084 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=12579, routed)       0.775     0.859    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X44Y49         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDPE (Prop_FFF_SLICEM_C_Q)
                                                      0.039     0.898 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)          0.109     1.007    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X42Y49         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.085     0.085    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.103 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=12579, routed)       0.872     0.975    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X42Y49         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.067     0.908    
    SLICE_X42Y49         FDPE (Remov_GFF_SLICEL_C_PRE)
                                                     -0.020     0.888    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           1.007    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.039ns (26.351%)  route 0.109ns (73.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.975ns
    Source Clock Delay      (SCD):    0.859ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Net Delay (Source):      0.775ns (routing 0.095ns, distribution 0.680ns)
  Clock Net Delay (Destination): 0.872ns (routing 0.104ns, distribution 0.768ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.067     0.067    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.084 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=12579, routed)       0.775     0.859    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X44Y49         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDPE (Prop_FFF_SLICEM_C_Q)
                                                      0.039     0.898 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)          0.109     1.007    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X42Y49         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.085     0.085    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.103 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=12579, routed)       0.872     0.975    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X42Y49         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.067     0.908    
    SLICE_X42Y49         FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     0.888    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           1.007    
  -------------------------------------------------------------------
                         slack                                  0.119    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout2
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack        1.985ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.985ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/FIFO_INST/aclk_wp_reg[0]/CLR
                            (recovery check against rising-edge clock clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.367ns  (clkout2 rise@3.367ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.195ns  (logic 0.080ns (6.695%)  route 1.115ns (93.305%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.935ns = ( 7.302 - 3.367 ) 
    Source Clock Delay      (SCD):    4.604ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.872ns (routing 0.993ns, distribution 0.879ns)
  Clock Net Delay (Destination): 1.729ns (routing 0.917ns, distribution 0.812ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.321     0.321 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.077     0.398    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.528 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
                         net (fo=25, routed)          1.666     2.194    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.293     2.487 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.221     2.708    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.732 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=2770, routed)        1.872     4.604    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/dest_clk
    SLICE_X20Y226        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y226        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.080     4.684 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/Q
                         net (fo=92, routed)          1.115     5.799    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/FIFO_INST/AR[0]
    SLICE_X24Y292        FDCE                                         f  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/FIFO_INST/aclk_wp_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    3.367     3.367 r  
    GTHE4_COMMON_X0Y1                                 0.000     3.367 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     3.367    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.114     3.481 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.069     3.550    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.664 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
                         net (fo=25, routed)          1.512     5.176    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.190     5.366 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.186     5.552    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     5.573 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=2770, routed)        1.729     7.302    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/FIFO_INST/video_clk
    SLICE_X24Y292        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/FIFO_INST/aclk_wp_reg[0]/C
                         clock pessimism              0.603     7.904    
                         clock uncertainty           -0.054     7.850    
    SLICE_X24Y292        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066     7.784    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/FIFO_INST/aclk_wp_reg[0]
  -------------------------------------------------------------------
                         required time                          7.784    
                         arrival time                          -5.799    
  -------------------------------------------------------------------
                         slack                                  1.985    

Slack (MET) :             1.985ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/FIFO_INST/aclk_wp_reg[1]/CLR
                            (recovery check against rising-edge clock clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.367ns  (clkout2 rise@3.367ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.195ns  (logic 0.080ns (6.695%)  route 1.115ns (93.305%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.935ns = ( 7.302 - 3.367 ) 
    Source Clock Delay      (SCD):    4.604ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.872ns (routing 0.993ns, distribution 0.879ns)
  Clock Net Delay (Destination): 1.729ns (routing 0.917ns, distribution 0.812ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.321     0.321 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.077     0.398    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.528 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
                         net (fo=25, routed)          1.666     2.194    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.293     2.487 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.221     2.708    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.732 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=2770, routed)        1.872     4.604    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/dest_clk
    SLICE_X20Y226        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y226        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.080     4.684 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/Q
                         net (fo=92, routed)          1.115     5.799    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/FIFO_INST/AR[0]
    SLICE_X24Y292        FDCE                                         f  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/FIFO_INST/aclk_wp_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    3.367     3.367 r  
    GTHE4_COMMON_X0Y1                                 0.000     3.367 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     3.367    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.114     3.481 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.069     3.550    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.664 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
                         net (fo=25, routed)          1.512     5.176    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.190     5.366 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.186     5.552    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     5.573 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=2770, routed)        1.729     7.302    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/FIFO_INST/video_clk
    SLICE_X24Y292        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/FIFO_INST/aclk_wp_reg[1]/C
                         clock pessimism              0.603     7.904    
                         clock uncertainty           -0.054     7.850    
    SLICE_X24Y292        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066     7.784    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/FIFO_INST/aclk_wp_reg[1]
  -------------------------------------------------------------------
                         required time                          7.784    
                         arrival time                          -5.799    
  -------------------------------------------------------------------
                         slack                                  1.985    

Slack (MET) :             1.985ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/FIFO_INST/aclk_wp_reg[2]/CLR
                            (recovery check against rising-edge clock clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.367ns  (clkout2 rise@3.367ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.195ns  (logic 0.080ns (6.695%)  route 1.115ns (93.305%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.935ns = ( 7.302 - 3.367 ) 
    Source Clock Delay      (SCD):    4.604ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.872ns (routing 0.993ns, distribution 0.879ns)
  Clock Net Delay (Destination): 1.729ns (routing 0.917ns, distribution 0.812ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.321     0.321 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.077     0.398    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.528 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
                         net (fo=25, routed)          1.666     2.194    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.293     2.487 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.221     2.708    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.732 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=2770, routed)        1.872     4.604    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/dest_clk
    SLICE_X20Y226        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y226        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.080     4.684 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/Q
                         net (fo=92, routed)          1.115     5.799    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/FIFO_INST/AR[0]
    SLICE_X24Y292        FDCE                                         f  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/FIFO_INST/aclk_wp_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    3.367     3.367 r  
    GTHE4_COMMON_X0Y1                                 0.000     3.367 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     3.367    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.114     3.481 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.069     3.550    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.664 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
                         net (fo=25, routed)          1.512     5.176    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.190     5.366 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.186     5.552    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     5.573 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=2770, routed)        1.729     7.302    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/FIFO_INST/video_clk
    SLICE_X24Y292        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/FIFO_INST/aclk_wp_reg[2]/C
                         clock pessimism              0.603     7.904    
                         clock uncertainty           -0.054     7.850    
    SLICE_X24Y292        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066     7.784    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/FIFO_INST/aclk_wp_reg[2]
  -------------------------------------------------------------------
                         required time                          7.784    
                         arrival time                          -5.799    
  -------------------------------------------------------------------
                         slack                                  1.985    

Slack (MET) :             1.985ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/FIFO_INST/aclk_wp_reg[3]/CLR
                            (recovery check against rising-edge clock clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.367ns  (clkout2 rise@3.367ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.195ns  (logic 0.080ns (6.695%)  route 1.115ns (93.305%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.935ns = ( 7.302 - 3.367 ) 
    Source Clock Delay      (SCD):    4.604ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.872ns (routing 0.993ns, distribution 0.879ns)
  Clock Net Delay (Destination): 1.729ns (routing 0.917ns, distribution 0.812ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.321     0.321 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.077     0.398    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.528 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
                         net (fo=25, routed)          1.666     2.194    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.293     2.487 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.221     2.708    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.732 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=2770, routed)        1.872     4.604    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/dest_clk
    SLICE_X20Y226        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y226        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.080     4.684 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/Q
                         net (fo=92, routed)          1.115     5.799    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/FIFO_INST/AR[0]
    SLICE_X24Y292        FDCE                                         f  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/FIFO_INST/aclk_wp_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    3.367     3.367 r  
    GTHE4_COMMON_X0Y1                                 0.000     3.367 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     3.367    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.114     3.481 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.069     3.550    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.664 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
                         net (fo=25, routed)          1.512     5.176    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.190     5.366 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.186     5.552    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     5.573 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=2770, routed)        1.729     7.302    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/FIFO_INST/video_clk
    SLICE_X24Y292        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/FIFO_INST/aclk_wp_reg[3]/C
                         clock pessimism              0.603     7.904    
                         clock uncertainty           -0.054     7.850    
    SLICE_X24Y292        FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.066     7.784    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/FIFO_INST/aclk_wp_reg[3]
  -------------------------------------------------------------------
                         required time                          7.784    
                         arrival time                          -5.799    
  -------------------------------------------------------------------
                         slack                                  1.985    

Slack (MET) :             2.026ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/vclk_vid_reg[ph][1]/CLR
                            (recovery check against rising-edge clock clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.367ns  (clkout2 rise@3.367ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.152ns  (logic 0.080ns (6.944%)  route 1.072ns (93.056%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.933ns = ( 7.300 - 3.367 ) 
    Source Clock Delay      (SCD):    4.604ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.872ns (routing 0.993ns, distribution 0.879ns)
  Clock Net Delay (Destination): 1.727ns (routing 0.917ns, distribution 0.810ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.321     0.321 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.077     0.398    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.528 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
                         net (fo=25, routed)          1.666     2.194    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.293     2.487 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.221     2.708    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.732 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=2770, routed)        1.872     4.604    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/dest_clk
    SLICE_X20Y226        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y226        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.080     4.684 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/Q
                         net (fo=92, routed)          1.072     5.756    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/AR[0]
    SLICE_X21Y266        FDCE                                         f  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/vclk_vid_reg[ph][1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    3.367     3.367 r  
    GTHE4_COMMON_X0Y1                                 0.000     3.367 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     3.367    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.114     3.481 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.069     3.550    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.664 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
                         net (fo=25, routed)          1.512     5.176    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.190     5.366 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.186     5.552    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     5.573 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=2770, routed)        1.727     7.300    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/video_clk
    SLICE_X21Y266        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/vclk_vid_reg[ph][1]/C
                         clock pessimism              0.603     7.902    
                         clock uncertainty           -0.054     7.848    
    SLICE_X21Y266        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066     7.782    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/vclk_vid_reg[ph][1]
  -------------------------------------------------------------------
                         required time                          7.782    
                         arrival time                          -5.756    
  -------------------------------------------------------------------
                         slack                                  2.026    

Slack (MET) :             2.026ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/vclk_vid_reg[wr]/CLR
                            (recovery check against rising-edge clock clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.367ns  (clkout2 rise@3.367ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.152ns  (logic 0.080ns (6.944%)  route 1.072ns (93.056%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.933ns = ( 7.300 - 3.367 ) 
    Source Clock Delay      (SCD):    4.604ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.872ns (routing 0.993ns, distribution 0.879ns)
  Clock Net Delay (Destination): 1.727ns (routing 0.917ns, distribution 0.810ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.321     0.321 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.077     0.398    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.528 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
                         net (fo=25, routed)          1.666     2.194    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.293     2.487 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.221     2.708    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.732 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=2770, routed)        1.872     4.604    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/dest_clk
    SLICE_X20Y226        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y226        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.080     4.684 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/Q
                         net (fo=92, routed)          1.072     5.756    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/AR[0]
    SLICE_X21Y266        FDCE                                         f  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/vclk_vid_reg[wr]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    3.367     3.367 r  
    GTHE4_COMMON_X0Y1                                 0.000     3.367 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     3.367    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.114     3.481 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.069     3.550    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.664 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
                         net (fo=25, routed)          1.512     5.176    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.190     5.366 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.186     5.552    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     5.573 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=2770, routed)        1.727     7.300    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/video_clk
    SLICE_X21Y266        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/vclk_vid_reg[wr]/C
                         clock pessimism              0.603     7.902    
                         clock uncertainty           -0.054     7.848    
    SLICE_X21Y266        FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.066     7.782    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/vclk_vid_reg[wr]
  -------------------------------------------------------------------
                         required time                          7.782    
                         arrival time                          -5.756    
  -------------------------------------------------------------------
                         slack                                  2.026    

Slack (MET) :             2.096ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/vclk_vid_reg[ph][0]/CLR
                            (recovery check against rising-edge clock clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.367ns  (clkout2 rise@3.367ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.088ns  (logic 0.080ns (7.353%)  route 1.008ns (92.647%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.939ns = ( 7.306 - 3.367 ) 
    Source Clock Delay      (SCD):    4.604ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.872ns (routing 0.993ns, distribution 0.879ns)
  Clock Net Delay (Destination): 1.733ns (routing 0.917ns, distribution 0.816ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.321     0.321 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.077     0.398    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.528 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
                         net (fo=25, routed)          1.666     2.194    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.293     2.487 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.221     2.708    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.732 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=2770, routed)        1.872     4.604    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/dest_clk
    SLICE_X20Y226        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y226        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.080     4.684 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/Q
                         net (fo=92, routed)          1.008     5.692    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/AR[0]
    SLICE_X20Y262        FDCE                                         f  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/vclk_vid_reg[ph][0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    3.367     3.367 r  
    GTHE4_COMMON_X0Y1                                 0.000     3.367 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     3.367    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.114     3.481 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.069     3.550    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.664 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
                         net (fo=25, routed)          1.512     5.176    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.190     5.366 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.186     5.552    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     5.573 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=2770, routed)        1.733     7.306    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/video_clk
    SLICE_X20Y262        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/vclk_vid_reg[ph][0]/C
                         clock pessimism              0.603     7.908    
                         clock uncertainty           -0.054     7.854    
    SLICE_X20Y262        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066     7.788    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/vclk_vid_reg[ph][0]
  -------------------------------------------------------------------
                         required time                          7.788    
                         arrival time                          -5.692    
  -------------------------------------------------------------------
                         slack                                  2.096    

Slack (MET) :             2.105ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/vclk_vid_reg[ph][1]/CLR
                            (recovery check against rising-edge clock clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.367ns  (clkout2 rise@3.367ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.071ns  (logic 0.080ns (7.470%)  route 0.991ns (92.530%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.931ns = ( 7.298 - 3.367 ) 
    Source Clock Delay      (SCD):    4.604ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.872ns (routing 0.993ns, distribution 0.879ns)
  Clock Net Delay (Destination): 1.725ns (routing 0.917ns, distribution 0.808ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.321     0.321 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.077     0.398    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.528 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
                         net (fo=25, routed)          1.666     2.194    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.293     2.487 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.221     2.708    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.732 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=2770, routed)        1.872     4.604    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/dest_clk
    SLICE_X20Y226        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y226        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.080     4.684 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/Q
                         net (fo=92, routed)          0.991     5.675    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/AR[0]
    SLICE_X21Y292        FDCE                                         f  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/vclk_vid_reg[ph][1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    3.367     3.367 r  
    GTHE4_COMMON_X0Y1                                 0.000     3.367 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     3.367    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.114     3.481 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.069     3.550    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.664 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
                         net (fo=25, routed)          1.512     5.176    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.190     5.366 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.186     5.552    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     5.573 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=2770, routed)        1.725     7.298    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/video_clk
    SLICE_X21Y292        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/vclk_vid_reg[ph][1]/C
                         clock pessimism              0.603     7.900    
                         clock uncertainty           -0.054     7.846    
    SLICE_X21Y292        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066     7.780    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/vclk_vid_reg[ph][1]
  -------------------------------------------------------------------
                         required time                          7.780    
                         arrival time                          -5.675    
  -------------------------------------------------------------------
                         slack                                  2.105    

Slack (MET) :             2.105ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/vclk_vid_reg[wr]/CLR
                            (recovery check against rising-edge clock clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.367ns  (clkout2 rise@3.367ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.071ns  (logic 0.080ns (7.470%)  route 0.991ns (92.530%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.931ns = ( 7.298 - 3.367 ) 
    Source Clock Delay      (SCD):    4.604ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.872ns (routing 0.993ns, distribution 0.879ns)
  Clock Net Delay (Destination): 1.725ns (routing 0.917ns, distribution 0.808ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.321     0.321 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.077     0.398    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.528 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
                         net (fo=25, routed)          1.666     2.194    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.293     2.487 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.221     2.708    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.732 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=2770, routed)        1.872     4.604    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/dest_clk
    SLICE_X20Y226        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y226        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.080     4.684 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/Q
                         net (fo=92, routed)          0.991     5.675    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/AR[0]
    SLICE_X21Y292        FDCE                                         f  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/vclk_vid_reg[wr]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    3.367     3.367 r  
    GTHE4_COMMON_X0Y1                                 0.000     3.367 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     3.367    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.114     3.481 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.069     3.550    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.664 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
                         net (fo=25, routed)          1.512     5.176    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.190     5.366 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.186     5.552    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     5.573 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=2770, routed)        1.725     7.298    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/video_clk
    SLICE_X21Y292        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/vclk_vid_reg[wr]/C
                         clock pessimism              0.603     7.900    
                         clock uncertainty           -0.054     7.846    
    SLICE_X21Y292        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066     7.780    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/vclk_vid_reg[wr]
  -------------------------------------------------------------------
                         required time                          7.780    
                         arrival time                          -5.675    
  -------------------------------------------------------------------
                         slack                                  2.105    

Slack (MET) :             2.326ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/FIFO_INST/aclk_wp_reg[0]/CLR
                            (recovery check against rising-edge clock clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.367ns  (clkout2 rise@3.367ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.080ns (9.569%)  route 0.756ns (90.431%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.917ns = ( 7.284 - 3.367 ) 
    Source Clock Delay      (SCD):    4.604ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.872ns (routing 0.993ns, distribution 0.879ns)
  Clock Net Delay (Destination): 1.711ns (routing 0.917ns, distribution 0.794ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.321     0.321 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.077     0.398    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.528 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
                         net (fo=25, routed)          1.666     2.194    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.293     2.487 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.221     2.708    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.732 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=2770, routed)        1.872     4.604    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/dest_clk
    SLICE_X20Y226        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y226        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.080     4.684 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/Q
                         net (fo=92, routed)          0.756     5.440    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/FIFO_INST/AR[0]
    SLICE_X21Y267        FDCE                                         f  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/FIFO_INST/aclk_wp_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    3.367     3.367 r  
    GTHE4_COMMON_X0Y1                                 0.000     3.367 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     3.367    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.114     3.481 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.069     3.550    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.664 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
                         net (fo=25, routed)          1.512     5.176    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.190     5.366 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.186     5.552    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     5.573 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=2770, routed)        1.711     7.284    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/FIFO_INST/video_clk
    SLICE_X21Y267        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/FIFO_INST/aclk_wp_reg[0]/C
                         clock pessimism              0.603     7.886    
                         clock uncertainty           -0.054     7.832    
    SLICE_X21Y267        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066     7.766    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/FIFO_INST/aclk_wp_reg[0]
  -------------------------------------------------------------------
                         required time                          7.766    
                         arrival time                          -5.440    
  -------------------------------------------------------------------
                         slack                                  2.326    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.042ns (19.355%)  route 0.175ns (80.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.876ns
    Source Clock Delay      (SCD):    2.463ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Net Delay (Source):      1.048ns (routing 0.556ns, distribution 0.492ns)
  Clock Net Delay (Destination): 1.174ns (routing 0.601ns, distribution 0.573ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.099     0.099 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.042     0.141    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.214 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
                         net (fo=25, routed)          0.926     1.140    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.130     1.270 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.131     1.401    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     1.415 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=2770, routed)        1.048     2.463    design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X9Y196         FDPE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y196         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.042     2.505 f  design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.175     2.680    design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X10Y196        FDPE                                         f  design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.223     0.223 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.045     0.268    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.350 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
                         net (fo=25, routed)          1.013     1.363    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.170     1.533 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.153     1.686    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     1.702 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=2770, routed)        1.174     2.876    design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X10Y196        FDPE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.351     2.525    
    SLICE_X10Y196        FDPE (Remov_HFF2_SLICEM_C_PRE)
                                                     -0.020     2.505    design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.505    
                         arrival time                           2.680    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/vclk_vid_reg[ph][1]/CLR
                            (removal check against rising-edge clock clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.040ns (12.821%)  route 0.272ns (87.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.881ns
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.333ns
  Clock Net Delay (Source):      1.039ns (routing 0.556ns, distribution 0.483ns)
  Clock Net Delay (Destination): 1.179ns (routing 0.601ns, distribution 0.578ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.099     0.099 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.042     0.141    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.214 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
                         net (fo=25, routed)          0.926     1.140    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.130     1.270 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.131     1.401    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     1.415 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=2770, routed)        1.039     2.454    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/dest_clk
    SLICE_X20Y226        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y226        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.040     2.494 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/Q
                         net (fo=92, routed)          0.272     2.766    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/AR[0]
    SLICE_X19Y251        FDCE                                         f  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/vclk_vid_reg[ph][1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.223     0.223 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.045     0.268    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.350 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
                         net (fo=25, routed)          1.013     1.363    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.170     1.533 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.153     1.686    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     1.702 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=2770, routed)        1.179     2.881    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/video_clk
    SLICE_X19Y251        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/vclk_vid_reg[ph][1]/C
                         clock pessimism             -0.333     2.549    
    SLICE_X19Y251        FDCE (Remov_HFF_SLICEM_C_CLR)
                                                     -0.020     2.529    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/vclk_vid_reg[ph][1]
  -------------------------------------------------------------------
                         required time                         -2.529    
                         arrival time                           2.766    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/vclk_vid_reg[wr]/CLR
                            (removal check against rising-edge clock clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.040ns (12.821%)  route 0.272ns (87.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.881ns
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.333ns
  Clock Net Delay (Source):      1.039ns (routing 0.556ns, distribution 0.483ns)
  Clock Net Delay (Destination): 1.179ns (routing 0.601ns, distribution 0.578ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.099     0.099 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.042     0.141    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.214 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
                         net (fo=25, routed)          0.926     1.140    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.130     1.270 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.131     1.401    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     1.415 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=2770, routed)        1.039     2.454    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/dest_clk
    SLICE_X20Y226        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y226        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.040     2.494 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/Q
                         net (fo=92, routed)          0.272     2.766    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/AR[0]
    SLICE_X19Y251        FDCE                                         f  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/vclk_vid_reg[wr]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.223     0.223 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.045     0.268    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.350 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
                         net (fo=25, routed)          1.013     1.363    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.170     1.533 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.153     1.686    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     1.702 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=2770, routed)        1.179     2.881    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/video_clk
    SLICE_X19Y251        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/vclk_vid_reg[wr]/C
                         clock pessimism             -0.333     2.549    
    SLICE_X19Y251        FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                     -0.020     2.529    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/vclk_vid_reg[wr]
  -------------------------------------------------------------------
                         required time                         -2.529    
                         arrival time                           2.766    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/vclk_vid_reg[ph][0]/CLR
                            (removal check against rising-edge clock clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.040ns (11.429%)  route 0.310ns (88.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.882ns
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.333ns
  Clock Net Delay (Source):      1.039ns (routing 0.556ns, distribution 0.483ns)
  Clock Net Delay (Destination): 1.180ns (routing 0.601ns, distribution 0.579ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.099     0.099 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.042     0.141    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.214 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
                         net (fo=25, routed)          0.926     1.140    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.130     1.270 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.131     1.401    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     1.415 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=2770, routed)        1.039     2.454    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/dest_clk
    SLICE_X20Y226        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y226        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.040     2.494 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/Q
                         net (fo=92, routed)          0.310     2.804    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/AR[0]
    SLICE_X19Y250        FDCE                                         f  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/vclk_vid_reg[ph][0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.223     0.223 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.045     0.268    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.350 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
                         net (fo=25, routed)          1.013     1.363    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.170     1.533 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.153     1.686    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     1.702 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=2770, routed)        1.180     2.882    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/video_clk
    SLICE_X19Y250        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/vclk_vid_reg[ph][0]/C
                         clock pessimism             -0.333     2.550    
    SLICE_X19Y250        FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.020     2.530    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/vclk_vid_reg[ph][0]
  -------------------------------------------------------------------
                         required time                         -2.530    
                         arrival time                           2.804    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.077ns (25.329%)  route 0.227ns (74.671%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.874ns
    Source Clock Delay      (SCD):    2.474ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Net Delay (Source):      1.059ns (routing 0.556ns, distribution 0.503ns)
  Clock Net Delay (Destination): 1.172ns (routing 0.601ns, distribution 0.571ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.099     0.099 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.042     0.141    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.214 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
                         net (fo=25, routed)          0.926     1.140    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.130     1.270 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.131     1.401    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     1.415 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=2770, routed)        1.059     2.474    design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X10Y196        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y196        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.041     2.515 r  design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.069     2.584    design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X10Y196        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.036     2.620 f  design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.158     2.778    design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X9Y200         FDPE                                         f  design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.223     0.223 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.045     0.268    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.350 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
                         net (fo=25, routed)          1.013     1.363    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.170     1.533 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.153     1.686    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     1.702 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=2770, routed)        1.172     2.874    design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X9Y200         FDPE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.351     2.523    
    SLICE_X9Y200         FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     2.503    design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.503    
                         arrival time                           2.778    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.077ns (25.329%)  route 0.227ns (74.671%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.874ns
    Source Clock Delay      (SCD):    2.474ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Net Delay (Source):      1.059ns (routing 0.556ns, distribution 0.503ns)
  Clock Net Delay (Destination): 1.172ns (routing 0.601ns, distribution 0.571ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.099     0.099 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.042     0.141    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.214 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
                         net (fo=25, routed)          0.926     1.140    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.130     1.270 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.131     1.401    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     1.415 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=2770, routed)        1.059     2.474    design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X10Y196        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y196        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.041     2.515 r  design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.069     2.584    design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X10Y196        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.036     2.620 f  design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.158     2.778    design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X9Y200         FDPE                                         f  design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.223     0.223 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.045     0.268    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.350 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
                         net (fo=25, routed)          1.013     1.363    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.170     1.533 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.153     1.686    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     1.702 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=2770, routed)        1.172     2.874    design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X9Y200         FDPE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.351     2.523    
    SLICE_X9Y200         FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.020     2.503    design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.503    
                         arrival time                           2.778    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.077ns (25.329%)  route 0.227ns (74.671%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.874ns
    Source Clock Delay      (SCD):    2.474ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Net Delay (Source):      1.059ns (routing 0.556ns, distribution 0.503ns)
  Clock Net Delay (Destination): 1.172ns (routing 0.601ns, distribution 0.571ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.099     0.099 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.042     0.141    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.214 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
                         net (fo=25, routed)          0.926     1.140    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.130     1.270 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.131     1.401    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     1.415 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=2770, routed)        1.059     2.474    design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X10Y196        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y196        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.041     2.515 r  design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.069     2.584    design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X10Y196        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.036     2.620 f  design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.158     2.778    design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X9Y200         FDPE                                         f  design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.223     0.223 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.045     0.268    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.350 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
                         net (fo=25, routed)          1.013     1.363    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.170     1.533 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.153     1.686    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     1.702 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=2770, routed)        1.172     2.874    design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X9Y200         FDPE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.351     2.523    
    SLICE_X9Y200         FDPE (Remov_FFF_SLICEL_C_PRE)
                                                     -0.020     2.503    design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.503    
                         arrival time                           2.778    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/FIFO_INST/aclk_wp_reg[0]/CLR
                            (removal check against rising-edge clock clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.040ns (10.178%)  route 0.353ns (89.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.892ns
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.333ns
  Clock Net Delay (Source):      1.039ns (routing 0.556ns, distribution 0.483ns)
  Clock Net Delay (Destination): 1.190ns (routing 0.601ns, distribution 0.589ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.099     0.099 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.042     0.141    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.214 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
                         net (fo=25, routed)          0.926     1.140    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.130     1.270 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.131     1.401    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     1.415 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=2770, routed)        1.039     2.454    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/dest_clk
    SLICE_X20Y226        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y226        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.040     2.494 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/Q
                         net (fo=92, routed)          0.353     2.847    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/FIFO_INST/AR[0]
    SLICE_X23Y253        FDCE                                         f  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/FIFO_INST/aclk_wp_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.223     0.223 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.045     0.268    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.350 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
                         net (fo=25, routed)          1.013     1.363    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.170     1.533 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.153     1.686    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     1.702 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=2770, routed)        1.190     2.892    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/FIFO_INST/video_clk
    SLICE_X23Y253        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/FIFO_INST/aclk_wp_reg[0]/C
                         clock pessimism             -0.333     2.560    
    SLICE_X23Y253        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     2.540    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/FIFO_INST/aclk_wp_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.540    
                         arrival time                           2.847    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/FIFO_INST/aclk_wp_reg[1]/CLR
                            (removal check against rising-edge clock clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.040ns (10.178%)  route 0.353ns (89.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.892ns
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.333ns
  Clock Net Delay (Source):      1.039ns (routing 0.556ns, distribution 0.483ns)
  Clock Net Delay (Destination): 1.190ns (routing 0.601ns, distribution 0.589ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.099     0.099 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.042     0.141    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.214 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
                         net (fo=25, routed)          0.926     1.140    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.130     1.270 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.131     1.401    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     1.415 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=2770, routed)        1.039     2.454    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/dest_clk
    SLICE_X20Y226        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y226        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.040     2.494 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/Q
                         net (fo=92, routed)          0.353     2.847    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/FIFO_INST/AR[0]
    SLICE_X23Y253        FDCE                                         f  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/FIFO_INST/aclk_wp_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.223     0.223 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.045     0.268    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.350 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
                         net (fo=25, routed)          1.013     1.363    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.170     1.533 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.153     1.686    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     1.702 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=2770, routed)        1.190     2.892    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/FIFO_INST/video_clk
    SLICE_X23Y253        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/FIFO_INST/aclk_wp_reg[1]/C
                         clock pessimism             -0.333     2.560    
    SLICE_X23Y253        FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     2.540    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/FIFO_INST/aclk_wp_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.540    
                         arrival time                           2.847    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/FIFO_INST/aclk_wp_reg[2]/CLR
                            (removal check against rising-edge clock clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.040ns (10.178%)  route 0.353ns (89.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.892ns
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.333ns
  Clock Net Delay (Source):      1.039ns (routing 0.556ns, distribution 0.483ns)
  Clock Net Delay (Destination): 1.190ns (routing 0.601ns, distribution 0.589ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.099     0.099 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.042     0.141    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.214 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
                         net (fo=25, routed)          0.926     1.140    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.130     1.270 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.131     1.401    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     1.415 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=2770, routed)        1.039     2.454    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/dest_clk
    SLICE_X20Y226        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y226        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.040     2.494 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/Q
                         net (fo=92, routed)          0.353     2.847    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/FIFO_INST/AR[0]
    SLICE_X23Y253        FDCE                                         f  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/FIFO_INST/aclk_wp_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.223     0.223 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.045     0.268    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.350 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
                         net (fo=25, routed)          1.013     1.363    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.170     1.533 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.153     1.686    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     1.702 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=2770, routed)        1.190     2.892    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/FIFO_INST/video_clk
    SLICE_X23Y253        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/FIFO_INST/aclk_wp_reg[2]/C
                         clock pessimism             -0.333     2.560    
    SLICE_X23Y253        FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.020     2.540    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/FIFO_INST/aclk_wp_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.540    
                         arrival time                           2.847    
  -------------------------------------------------------------------
                         slack                                  0.307    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  m_axis_hdcp_aclk
  To Clock:  m_axis_hdcp_aclk

Setup :            0  Failing Endpoints,  Worst Slack        4.035ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.035ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/RC_INST/clk_dat_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (m_axis_hdcp_aclk rise@6.734ns - m_axis_hdcp_aclk rise@0.000ns)
  Data Path Delay:        2.500ns  (logic 0.083ns (3.320%)  route 2.417ns (96.680%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.453ns = ( 8.187 - 6.734 ) 
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.398ns (routing 0.516ns, distribution 0.882ns)
  Clock Net Delay (Destination): 1.270ns (routing 0.475ns, distribution 0.795ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.076     0.076    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.206 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=6635, routed)        1.398     1.604    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/dest_clk
    SLICE_X20Y223        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y223        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.083     1.687 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/Q
                         net (fo=675, routed)         2.417     4.104    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/RC_INST/dest_arst
    SLICE_X4Y276         FDCE                                         f  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/RC_INST/clk_dat_cnt_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock m_axis_hdcp_aclk rise edge)
                                                      6.734     6.734 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     6.734 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.069     6.803    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.917 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=6635, routed)        1.270     8.187    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/RC_INST/link_clk
    SLICE_X4Y276         FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/RC_INST/clk_dat_cnt_reg[0]/C
                         clock pessimism              0.064     8.251    
                         clock uncertainty           -0.046     8.205    
    SLICE_X4Y276         FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066     8.139    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/RC_INST/clk_dat_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.139    
                         arrival time                          -4.104    
  -------------------------------------------------------------------
                         slack                                  4.035    

Slack (MET) :             4.062ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/clk_cke_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (m_axis_hdcp_aclk rise@6.734ns - m_axis_hdcp_aclk rise@0.000ns)
  Data Path Delay:        2.520ns  (logic 0.083ns (3.294%)  route 2.437ns (96.706%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 8.234 - 6.734 ) 
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.398ns (routing 0.516ns, distribution 0.882ns)
  Clock Net Delay (Destination): 1.317ns (routing 0.475ns, distribution 0.842ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.076     0.076    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.206 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=6635, routed)        1.398     1.604    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/dest_clk
    SLICE_X20Y223        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y223        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.083     1.687 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/Q
                         net (fo=675, routed)         2.437     4.124    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/dest_arst
    SLICE_X5Y243         FDCE                                         f  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/clk_cke_cnt_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock m_axis_hdcp_aclk rise edge)
                                                      6.734     6.734 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     6.734 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.069     6.803    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.917 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=6635, routed)        1.317     8.234    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/link_clk
    SLICE_X5Y243         FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/clk_cke_cnt_reg[0]/C
                         clock pessimism              0.064     8.298    
                         clock uncertainty           -0.046     8.252    
    SLICE_X5Y243         FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066     8.186    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/clk_cke_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.186    
                         arrival time                          -4.124    
  -------------------------------------------------------------------
                         slack                                  4.062    

Slack (MET) :             4.062ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/clk_cke_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (m_axis_hdcp_aclk rise@6.734ns - m_axis_hdcp_aclk rise@0.000ns)
  Data Path Delay:        2.520ns  (logic 0.083ns (3.294%)  route 2.437ns (96.706%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 8.234 - 6.734 ) 
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.398ns (routing 0.516ns, distribution 0.882ns)
  Clock Net Delay (Destination): 1.317ns (routing 0.475ns, distribution 0.842ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.076     0.076    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.206 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=6635, routed)        1.398     1.604    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/dest_clk
    SLICE_X20Y223        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y223        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.083     1.687 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/Q
                         net (fo=675, routed)         2.437     4.124    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/dest_arst
    SLICE_X5Y243         FDCE                                         f  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/clk_cke_cnt_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock m_axis_hdcp_aclk rise edge)
                                                      6.734     6.734 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     6.734 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.069     6.803    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.917 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=6635, routed)        1.317     8.234    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/link_clk
    SLICE_X5Y243         FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/clk_cke_cnt_reg[1]/C
                         clock pessimism              0.064     8.298    
                         clock uncertainty           -0.046     8.252    
    SLICE_X5Y243         FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066     8.186    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/clk_cke_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.186    
                         arrival time                          -4.124    
  -------------------------------------------------------------------
                         slack                                  4.062    

Slack (MET) :             4.063ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/clk_cke_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (m_axis_hdcp_aclk rise@6.734ns - m_axis_hdcp_aclk rise@0.000ns)
  Data Path Delay:        2.518ns  (logic 0.083ns (3.296%)  route 2.435ns (96.704%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 8.233 - 6.734 ) 
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.398ns (routing 0.516ns, distribution 0.882ns)
  Clock Net Delay (Destination): 1.316ns (routing 0.475ns, distribution 0.841ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.076     0.076    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.206 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=6635, routed)        1.398     1.604    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/dest_clk
    SLICE_X20Y223        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y223        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.083     1.687 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/Q
                         net (fo=675, routed)         2.435     4.122    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/dest_arst
    SLICE_X5Y243         FDCE                                         f  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/clk_cke_cnt_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock m_axis_hdcp_aclk rise edge)
                                                      6.734     6.734 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     6.734 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.069     6.803    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.917 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=6635, routed)        1.316     8.233    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/link_clk
    SLICE_X5Y243         FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/clk_cke_cnt_reg[2]/C
                         clock pessimism              0.064     8.297    
                         clock uncertainty           -0.046     8.251    
    SLICE_X5Y243         FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066     8.185    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/clk_cke_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          8.185    
                         arrival time                          -4.122    
  -------------------------------------------------------------------
                         slack                                  4.063    

Slack (MET) :             4.073ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/lclk_lnk_reg[dat][2][4]/CLR
                            (recovery check against rising-edge clock m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (m_axis_hdcp_aclk rise@6.734ns - m_axis_hdcp_aclk rise@0.000ns)
  Data Path Delay:        2.510ns  (logic 0.083ns (3.307%)  route 2.427ns (96.693%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 8.235 - 6.734 ) 
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.398ns (routing 0.516ns, distribution 0.882ns)
  Clock Net Delay (Destination): 1.318ns (routing 0.475ns, distribution 0.843ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.076     0.076    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.206 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=6635, routed)        1.398     1.604    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/dest_clk
    SLICE_X20Y223        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y223        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.083     1.687 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/Q
                         net (fo=675, routed)         2.427     4.114    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/dest_arst
    SLICE_X17Y290        FDCE                                         f  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/lclk_lnk_reg[dat][2][4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock m_axis_hdcp_aclk rise edge)
                                                      6.734     6.734 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     6.734 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.069     6.803    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.917 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=6635, routed)        1.318     8.235    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/link_clk
    SLICE_X17Y290        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/lclk_lnk_reg[dat][2][4]/C
                         clock pessimism              0.064     8.299    
                         clock uncertainty           -0.046     8.253    
    SLICE_X17Y290        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066     8.187    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/lclk_lnk_reg[dat][2][4]
  -------------------------------------------------------------------
                         required time                          8.187    
                         arrival time                          -4.114    
  -------------------------------------------------------------------
                         slack                                  4.073    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/clk_dat_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (m_axis_hdcp_aclk rise@6.734ns - m_axis_hdcp_aclk rise@0.000ns)
  Data Path Delay:        2.449ns  (logic 0.083ns (3.389%)  route 2.366ns (96.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.460ns = ( 8.194 - 6.734 ) 
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.398ns (routing 0.516ns, distribution 0.882ns)
  Clock Net Delay (Destination): 1.277ns (routing 0.475ns, distribution 0.802ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.076     0.076    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.206 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=6635, routed)        1.398     1.604    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/dest_clk
    SLICE_X20Y223        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y223        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.083     1.687 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/Q
                         net (fo=675, routed)         2.366     4.053    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/dest_arst
    SLICE_X13Y278        FDCE                                         f  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/clk_dat_cnt_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock m_axis_hdcp_aclk rise edge)
                                                      6.734     6.734 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     6.734 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.069     6.803    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.917 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=6635, routed)        1.277     8.194    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/link_clk
    SLICE_X13Y278        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/clk_dat_cnt_reg[0]/C
                         clock pessimism              0.064     8.258    
                         clock uncertainty           -0.046     8.212    
    SLICE_X13Y278        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066     8.146    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/clk_dat_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.146    
                         arrival time                          -4.053    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/SCRM_INST/clk_lfsr_reg_reg[10]/PRE
                            (recovery check against rising-edge clock m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (m_axis_hdcp_aclk rise@6.734ns - m_axis_hdcp_aclk rise@0.000ns)
  Data Path Delay:        2.449ns  (logic 0.083ns (3.389%)  route 2.366ns (96.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.460ns = ( 8.194 - 6.734 ) 
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.398ns (routing 0.516ns, distribution 0.882ns)
  Clock Net Delay (Destination): 1.277ns (routing 0.475ns, distribution 0.802ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.076     0.076    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.206 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=6635, routed)        1.398     1.604    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/dest_clk
    SLICE_X20Y223        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y223        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.083     1.687 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/Q
                         net (fo=675, routed)         2.366     4.053    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/SCRM_INST/dest_arst
    SLICE_X13Y278        FDPE                                         f  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/SCRM_INST/clk_lfsr_reg_reg[10]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock m_axis_hdcp_aclk rise edge)
                                                      6.734     6.734 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     6.734 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.069     6.803    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.917 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=6635, routed)        1.277     8.194    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/SCRM_INST/link_clk
    SLICE_X13Y278        FDPE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/SCRM_INST/clk_lfsr_reg_reg[10]/C
                         clock pessimism              0.064     8.258    
                         clock uncertainty           -0.046     8.212    
    SLICE_X13Y278        FDPE (Recov_EFF2_SLICEM_C_PRE)
                                                     -0.066     8.146    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/SCRM_INST/clk_lfsr_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          8.146    
                         arrival time                          -4.053    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.095ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/lclk_fifo_rd_reg/CLR
                            (recovery check against rising-edge clock m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (m_axis_hdcp_aclk rise@6.734ns - m_axis_hdcp_aclk rise@0.000ns)
  Data Path Delay:        2.471ns  (logic 0.083ns (3.359%)  route 2.388ns (96.641%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 8.218 - 6.734 ) 
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.398ns (routing 0.516ns, distribution 0.882ns)
  Clock Net Delay (Destination): 1.301ns (routing 0.475ns, distribution 0.826ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.076     0.076    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.206 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=6635, routed)        1.398     1.604    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/dest_clk
    SLICE_X20Y223        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y223        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.083     1.687 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/Q
                         net (fo=675, routed)         2.388     4.075    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/dest_arst
    SLICE_X21Y296        FDCE                                         f  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/lclk_fifo_rd_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock m_axis_hdcp_aclk rise edge)
                                                      6.734     6.734 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     6.734 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.069     6.803    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.917 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=6635, routed)        1.301     8.218    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/link_clk
    SLICE_X21Y296        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/lclk_fifo_rd_reg/C
                         clock pessimism              0.064     8.282    
                         clock uncertainty           -0.046     8.236    
    SLICE_X21Y296        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066     8.170    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/lclk_fifo_rd_reg
  -------------------------------------------------------------------
                         required time                          8.170    
                         arrival time                          -4.075    
  -------------------------------------------------------------------
                         slack                                  4.095    

Slack (MET) :             4.096ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/lclk_lnk_rd_del_reg[0]/CLR
                            (recovery check against rising-edge clock m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (m_axis_hdcp_aclk rise@6.734ns - m_axis_hdcp_aclk rise@0.000ns)
  Data Path Delay:        2.470ns  (logic 0.083ns (3.360%)  route 2.387ns (96.640%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 8.218 - 6.734 ) 
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.398ns (routing 0.516ns, distribution 0.882ns)
  Clock Net Delay (Destination): 1.301ns (routing 0.475ns, distribution 0.826ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.076     0.076    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.206 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=6635, routed)        1.398     1.604    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/dest_clk
    SLICE_X20Y223        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y223        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.083     1.687 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/Q
                         net (fo=675, routed)         2.387     4.074    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/dest_arst
    SLICE_X21Y296        FDCE                                         f  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/lclk_lnk_rd_del_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock m_axis_hdcp_aclk rise edge)
                                                      6.734     6.734 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     6.734 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.069     6.803    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.917 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=6635, routed)        1.301     8.218    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/link_clk
    SLICE_X21Y296        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/lclk_lnk_rd_del_reg[0]/C
                         clock pessimism              0.064     8.282    
                         clock uncertainty           -0.046     8.236    
    SLICE_X21Y296        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066     8.170    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/lclk_lnk_rd_del_reg[0]
  -------------------------------------------------------------------
                         required time                          8.170    
                         arrival time                          -4.074    
  -------------------------------------------------------------------
                         slack                                  4.096    

Slack (MET) :             4.096ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/lclk_lnk_rd_del_reg[1]/CLR
                            (recovery check against rising-edge clock m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (m_axis_hdcp_aclk rise@6.734ns - m_axis_hdcp_aclk rise@0.000ns)
  Data Path Delay:        2.470ns  (logic 0.083ns (3.360%)  route 2.387ns (96.640%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 8.218 - 6.734 ) 
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.398ns (routing 0.516ns, distribution 0.882ns)
  Clock Net Delay (Destination): 1.301ns (routing 0.475ns, distribution 0.826ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.076     0.076    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.206 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=6635, routed)        1.398     1.604    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/dest_clk
    SLICE_X20Y223        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y223        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.083     1.687 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/Q
                         net (fo=675, routed)         2.387     4.074    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/dest_arst
    SLICE_X21Y296        FDCE                                         f  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/lclk_lnk_rd_del_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock m_axis_hdcp_aclk rise edge)
                                                      6.734     6.734 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     6.734 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.069     6.803    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.917 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=6635, routed)        1.301     8.218    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/link_clk
    SLICE_X21Y296        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/lclk_lnk_rd_del_reg[1]/C
                         clock pessimism              0.064     8.282    
                         clock uncertainty           -0.046     8.236    
    SLICE_X21Y296        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.066     8.170    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/lclk_lnk_rd_del_reg[1]
  -------------------------------------------------------------------
                         required time                          8.170    
                         arrival time                          -4.074    
  -------------------------------------------------------------------
                         slack                                  4.096    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/bclk_bde_reg/CLR
                            (removal check against rising-edge clock m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_axis_hdcp_aclk rise@0.000ns - m_axis_hdcp_aclk rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.041ns (21.925%)  route 0.146ns (78.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.014ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.053ns
  Clock Net Delay (Source):      0.775ns (routing 0.293ns, distribution 0.482ns)
  Clock Net Delay (Destination): 0.888ns (routing 0.317ns, distribution 0.571ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.042     0.042    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.115 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=6635, routed)        0.775     0.890    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/dest_clk
    SLICE_X20Y223        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y223        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.041     0.931 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/Q
                         net (fo=675, routed)         0.146     1.077    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/dest_arst
    SLICE_X23Y225        FDCE                                         f  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/bclk_bde_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.044     0.044    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.126 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=6635, routed)        0.888     1.014    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/link_clk
    SLICE_X23Y225        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/bclk_bde_reg/C
                         clock pessimism             -0.053     0.961    
    SLICE_X23Y225        FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     0.941    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/bclk_bde_reg
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           1.077    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/bclk_bde_del_reg/CLR
                            (removal check against rising-edge clock m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_axis_hdcp_aclk rise@0.000ns - m_axis_hdcp_aclk rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.041ns (22.043%)  route 0.145ns (77.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.013ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.053ns
  Clock Net Delay (Source):      0.775ns (routing 0.293ns, distribution 0.482ns)
  Clock Net Delay (Destination): 0.887ns (routing 0.317ns, distribution 0.570ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.042     0.042    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.115 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=6635, routed)        0.775     0.890    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/dest_clk
    SLICE_X20Y223        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y223        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.041     0.931 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/Q
                         net (fo=675, routed)         0.145     1.076    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/dest_arst
    SLICE_X23Y225        FDCE                                         f  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/bclk_bde_del_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.044     0.044    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.126 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=6635, routed)        0.887     1.013    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/link_clk
    SLICE_X23Y225        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/bclk_bde_del_reg/C
                         clock pessimism             -0.053     0.960    
    SLICE_X23Y225        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     0.940    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/bclk_bde_del_reg
  -------------------------------------------------------------------
                         required time                         -0.940    
                         arrival time                           1.076    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/lclk_pkt_alen_reg[0]/CLR
                            (removal check against rising-edge clock m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_axis_hdcp_aclk rise@0.000ns - m_axis_hdcp_aclk rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.041ns (22.778%)  route 0.139ns (77.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.006ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.053ns
  Clock Net Delay (Source):      0.775ns (routing 0.293ns, distribution 0.482ns)
  Clock Net Delay (Destination): 0.880ns (routing 0.317ns, distribution 0.563ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.042     0.042    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.115 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=6635, routed)        0.775     0.890    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/dest_clk
    SLICE_X20Y223        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y223        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.041     0.931 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/Q
                         net (fo=675, routed)         0.139     1.070    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/dest_arst
    SLICE_X24Y223        FDCE                                         f  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/lclk_pkt_alen_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.044     0.044    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.126 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=6635, routed)        0.880     1.006    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/link_clk
    SLICE_X24Y223        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/lclk_pkt_alen_reg[0]/C
                         clock pessimism             -0.053     0.953    
    SLICE_X24Y223        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     0.933    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/lclk_pkt_alen_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.933    
                         arrival time                           1.070    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/lclk_pkt_alen_reg[1]/CLR
                            (removal check against rising-edge clock m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_axis_hdcp_aclk rise@0.000ns - m_axis_hdcp_aclk rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.041ns (22.778%)  route 0.139ns (77.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.006ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.053ns
  Clock Net Delay (Source):      0.775ns (routing 0.293ns, distribution 0.482ns)
  Clock Net Delay (Destination): 0.880ns (routing 0.317ns, distribution 0.563ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.042     0.042    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.115 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=6635, routed)        0.775     0.890    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/dest_clk
    SLICE_X20Y223        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y223        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.041     0.931 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/Q
                         net (fo=675, routed)         0.139     1.070    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/dest_arst
    SLICE_X24Y223        FDCE                                         f  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/lclk_pkt_alen_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.044     0.044    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.126 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=6635, routed)        0.880     1.006    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/link_clk
    SLICE_X24Y223        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/lclk_pkt_alen_reg[1]/C
                         clock pessimism             -0.053     0.953    
    SLICE_X24Y223        FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.020     0.933    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/lclk_pkt_alen_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.933    
                         arrival time                           1.070    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/lclk_pkt_alen_reg[2]/CLR
                            (removal check against rising-edge clock m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_axis_hdcp_aclk rise@0.000ns - m_axis_hdcp_aclk rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.041ns (22.778%)  route 0.139ns (77.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.006ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.053ns
  Clock Net Delay (Source):      0.775ns (routing 0.293ns, distribution 0.482ns)
  Clock Net Delay (Destination): 0.880ns (routing 0.317ns, distribution 0.563ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.042     0.042    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.115 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=6635, routed)        0.775     0.890    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/dest_clk
    SLICE_X20Y223        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y223        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.041     0.931 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/Q
                         net (fo=675, routed)         0.139     1.070    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/dest_arst
    SLICE_X24Y223        FDCE                                         f  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/lclk_pkt_alen_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.044     0.044    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.126 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=6635, routed)        0.880     1.006    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/link_clk
    SLICE_X24Y223        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/lclk_pkt_alen_reg[2]/C
                         clock pessimism             -0.053     0.953    
    SLICE_X24Y223        FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     0.933    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/lclk_pkt_alen_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.933    
                         arrival time                           1.070    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/bclk_bde_del_reg/CLR
                            (removal check against rising-edge clock m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_axis_hdcp_aclk rise@0.000ns - m_axis_hdcp_aclk rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.041ns (19.159%)  route 0.173ns (80.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.025ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.052ns
  Clock Net Delay (Source):      0.775ns (routing 0.293ns, distribution 0.482ns)
  Clock Net Delay (Destination): 0.899ns (routing 0.317ns, distribution 0.582ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.042     0.042    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.115 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=6635, routed)        0.775     0.890    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/dest_clk
    SLICE_X20Y223        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y223        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.041     0.931 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/Q
                         net (fo=675, routed)         0.173     1.104    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/dest_arst
    SLICE_X23Y227        FDCE                                         f  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/bclk_bde_del_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.044     0.044    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.126 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=6635, routed)        0.899     1.025    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/link_clk
    SLICE_X23Y227        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/bclk_bde_del_reg/C
                         clock pessimism             -0.052     0.973    
    SLICE_X23Y227        FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     0.953    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/bclk_bde_del_reg
  -------------------------------------------------------------------
                         required time                         -0.953    
                         arrival time                           1.104    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/bclk_bde_reg/CLR
                            (removal check against rising-edge clock m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_axis_hdcp_aclk rise@0.000ns - m_axis_hdcp_aclk rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.041ns (19.159%)  route 0.173ns (80.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.025ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.052ns
  Clock Net Delay (Source):      0.775ns (routing 0.293ns, distribution 0.482ns)
  Clock Net Delay (Destination): 0.899ns (routing 0.317ns, distribution 0.582ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.042     0.042    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.115 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=6635, routed)        0.775     0.890    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/dest_clk
    SLICE_X20Y223        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y223        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.041     0.931 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/Q
                         net (fo=675, routed)         0.173     1.104    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/dest_arst
    SLICE_X23Y227        FDCE                                         f  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/bclk_bde_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.044     0.044    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.126 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=6635, routed)        0.899     1.025    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/link_clk
    SLICE_X23Y227        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/bclk_bde_reg/C
                         clock pessimism             -0.052     0.973    
    SLICE_X23Y227        FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                     -0.020     0.953    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/bclk_bde_reg
  -------------------------------------------------------------------
                         required time                         -0.953    
                         arrival time                           1.104    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/lclk_pkt_alen_msk_reg/CLR
                            (removal check against rising-edge clock m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_axis_hdcp_aclk rise@0.000ns - m_axis_hdcp_aclk rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.041ns (19.159%)  route 0.173ns (80.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.025ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.052ns
  Clock Net Delay (Source):      0.775ns (routing 0.293ns, distribution 0.482ns)
  Clock Net Delay (Destination): 0.899ns (routing 0.317ns, distribution 0.582ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.042     0.042    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.115 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=6635, routed)        0.775     0.890    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/dest_clk
    SLICE_X20Y223        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y223        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.041     0.931 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/Q
                         net (fo=675, routed)         0.173     1.104    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/dest_arst
    SLICE_X23Y227        FDCE                                         f  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/lclk_pkt_alen_msk_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.044     0.044    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.126 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=6635, routed)        0.899     1.025    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/link_clk
    SLICE_X23Y227        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/lclk_pkt_alen_msk_reg/C
                         clock pessimism             -0.052     0.973    
    SLICE_X23Y227        FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.020     0.953    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/lclk_pkt_alen_msk_reg
  -------------------------------------------------------------------
                         required time                         -0.953    
                         arrival time                           1.104    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/lclk_pkt_run_reg/CLR
                            (removal check against rising-edge clock m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_axis_hdcp_aclk rise@0.000ns - m_axis_hdcp_aclk rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.041ns (19.159%)  route 0.173ns (80.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.025ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.052ns
  Clock Net Delay (Source):      0.775ns (routing 0.293ns, distribution 0.482ns)
  Clock Net Delay (Destination): 0.899ns (routing 0.317ns, distribution 0.582ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.042     0.042    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.115 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=6635, routed)        0.775     0.890    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/dest_clk
    SLICE_X20Y223        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y223        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.041     0.931 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/Q
                         net (fo=675, routed)         0.173     1.104    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/dest_arst
    SLICE_X23Y227        FDCE                                         f  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/lclk_pkt_run_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.044     0.044    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.126 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=6635, routed)        0.899     1.025    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/link_clk
    SLICE_X23Y227        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/lclk_pkt_run_reg/C
                         clock pessimism             -0.052     0.973    
    SLICE_X23Y227        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     0.953    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/lclk_pkt_run_reg
  -------------------------------------------------------------------
                         required time                         -0.953    
                         arrival time                           1.104    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/lclk_rd_cnt_reg[5]/CLR
                            (removal check against rising-edge clock m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_axis_hdcp_aclk rise@0.000ns - m_axis_hdcp_aclk rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.041ns (19.159%)  route 0.173ns (80.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.025ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.052ns
  Clock Net Delay (Source):      0.775ns (routing 0.293ns, distribution 0.482ns)
  Clock Net Delay (Destination): 0.899ns (routing 0.317ns, distribution 0.582ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.042     0.042    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.115 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=6635, routed)        0.775     0.890    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/dest_clk
    SLICE_X20Y223        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y223        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.041     0.931 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/Q
                         net (fo=675, routed)         0.173     1.104    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/dest_arst
    SLICE_X22Y227        FDCE                                         f  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/lclk_rd_cnt_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.044     0.044    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.126 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=6635, routed)        0.899     1.025    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/link_clk
    SLICE_X22Y227        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/lclk_rd_cnt_reg[5]/C
                         clock pessimism             -0.052     0.973    
    SLICE_X22Y227        FDCE (Remov_HFF_SLICEM_C_CLR)
                                                     -0.020     0.953    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/lclk_rd_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.953    
                         arrival time                           1.104    
  -------------------------------------------------------------------
                         slack                                  0.151    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mgtrefclk1_pad_p_in
  To Clock:  mgtrefclk1_pad_p_in

Setup :            0  Failing Endpoints,  Worst Slack        2.789ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.789ns  (required time - arrival time)
  Source:                 design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mgtrefclk1_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock mgtrefclk1_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.367ns  (mgtrefclk1_pad_p_in rise@3.367ns - mgtrefclk1_pad_p_in rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.084ns (21.000%)  route 0.316ns (79.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.950ns = ( 5.317 - 3.367 ) 
    Source Clock Delay      (SCD):    2.358ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.830ns (routing 0.829ns, distribution 1.001ns)
  Clock Net Delay (Destination): 1.653ns (routing 0.763ns, distribution 0.890ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgtrefclk1_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.321     0.321 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.077     0.398    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.528 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.830     2.358    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/dest_clk
    SLICE_X9Y224         FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y224         FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.084     2.442 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/Q
                         net (fo=18, routed)          0.316     2.758    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_rst
    SLICE_X10Y222        FDCE                                         f  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mgtrefclk1_pad_p_in rise edge)
                                                      3.367     3.367 r  
    GTHE4_COMMON_X0Y1                                 0.000     3.367 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     3.367    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.114     3.481 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.069     3.550    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.664 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.653     5.317    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/mgtrefclk1_odiv2_i
    SLICE_X10Y222        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[0]/C
                         clock pessimism              0.332     5.649    
                         clock uncertainty           -0.035     5.613    
    SLICE_X10Y222        FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066     5.547    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          5.547    
                         arrival time                          -2.758    
  -------------------------------------------------------------------
                         slack                                  2.789    

Slack (MET) :             2.789ns  (required time - arrival time)
  Source:                 design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mgtrefclk1_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock mgtrefclk1_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.367ns  (mgtrefclk1_pad_p_in rise@3.367ns - mgtrefclk1_pad_p_in rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.084ns (21.000%)  route 0.316ns (79.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.950ns = ( 5.317 - 3.367 ) 
    Source Clock Delay      (SCD):    2.358ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.830ns (routing 0.829ns, distribution 1.001ns)
  Clock Net Delay (Destination): 1.653ns (routing 0.763ns, distribution 0.890ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgtrefclk1_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.321     0.321 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.077     0.398    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.528 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.830     2.358    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/dest_clk
    SLICE_X9Y224         FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y224         FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.084     2.442 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/Q
                         net (fo=18, routed)          0.316     2.758    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_rst
    SLICE_X10Y222        FDCE                                         f  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mgtrefclk1_pad_p_in rise edge)
                                                      3.367     3.367 r  
    GTHE4_COMMON_X0Y1                                 0.000     3.367 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     3.367    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.114     3.481 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.069     3.550    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.664 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.653     5.317    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/mgtrefclk1_odiv2_i
    SLICE_X10Y222        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[1]/C
                         clock pessimism              0.332     5.649    
                         clock uncertainty           -0.035     5.613    
    SLICE_X10Y222        FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.066     5.547    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          5.547    
                         arrival time                          -2.758    
  -------------------------------------------------------------------
                         slack                                  2.789    

Slack (MET) :             2.789ns  (required time - arrival time)
  Source:                 design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mgtrefclk1_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock mgtrefclk1_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.367ns  (mgtrefclk1_pad_p_in rise@3.367ns - mgtrefclk1_pad_p_in rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.084ns (21.000%)  route 0.316ns (79.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.950ns = ( 5.317 - 3.367 ) 
    Source Clock Delay      (SCD):    2.358ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.830ns (routing 0.829ns, distribution 1.001ns)
  Clock Net Delay (Destination): 1.653ns (routing 0.763ns, distribution 0.890ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgtrefclk1_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.321     0.321 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.077     0.398    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.528 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.830     2.358    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/dest_clk
    SLICE_X9Y224         FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y224         FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.084     2.442 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/Q
                         net (fo=18, routed)          0.316     2.758    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_rst
    SLICE_X10Y222        FDCE                                         f  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mgtrefclk1_pad_p_in rise edge)
                                                      3.367     3.367 r  
    GTHE4_COMMON_X0Y1                                 0.000     3.367 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     3.367    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.114     3.481 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.069     3.550    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.664 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.653     5.317    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/mgtrefclk1_odiv2_i
    SLICE_X10Y222        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[2]/C
                         clock pessimism              0.332     5.649    
                         clock uncertainty           -0.035     5.613    
    SLICE_X10Y222        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066     5.547    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          5.547    
                         arrival time                          -2.758    
  -------------------------------------------------------------------
                         slack                                  2.789    

Slack (MET) :             2.789ns  (required time - arrival time)
  Source:                 design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mgtrefclk1_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock mgtrefclk1_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.367ns  (mgtrefclk1_pad_p_in rise@3.367ns - mgtrefclk1_pad_p_in rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.084ns (21.000%)  route 0.316ns (79.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.950ns = ( 5.317 - 3.367 ) 
    Source Clock Delay      (SCD):    2.358ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.830ns (routing 0.829ns, distribution 1.001ns)
  Clock Net Delay (Destination): 1.653ns (routing 0.763ns, distribution 0.890ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgtrefclk1_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.321     0.321 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.077     0.398    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.528 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.830     2.358    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/dest_clk
    SLICE_X9Y224         FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y224         FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.084     2.442 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/Q
                         net (fo=18, routed)          0.316     2.758    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_rst
    SLICE_X10Y222        FDCE                                         f  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mgtrefclk1_pad_p_in rise edge)
                                                      3.367     3.367 r  
    GTHE4_COMMON_X0Y1                                 0.000     3.367 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     3.367    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.114     3.481 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.069     3.550    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.664 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.653     5.317    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/mgtrefclk1_odiv2_i
    SLICE_X10Y222        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[3]/C
                         clock pessimism              0.332     5.649    
                         clock uncertainty           -0.035     5.613    
    SLICE_X10Y222        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066     5.547    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          5.547    
                         arrival time                          -2.758    
  -------------------------------------------------------------------
                         slack                                  2.789    

Slack (MET) :             2.790ns  (required time - arrival time)
  Source:                 design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mgtrefclk1_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock mgtrefclk1_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.367ns  (mgtrefclk1_pad_p_in rise@3.367ns - mgtrefclk1_pad_p_in rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.084ns (21.106%)  route 0.314ns (78.895%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.949ns = ( 5.316 - 3.367 ) 
    Source Clock Delay      (SCD):    2.358ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.830ns (routing 0.829ns, distribution 1.001ns)
  Clock Net Delay (Destination): 1.652ns (routing 0.763ns, distribution 0.889ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgtrefclk1_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.321     0.321 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.077     0.398    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.528 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.830     2.358    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/dest_clk
    SLICE_X9Y224         FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y224         FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.084     2.442 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/Q
                         net (fo=18, routed)          0.314     2.756    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_rst
    SLICE_X10Y222        FDCE                                         f  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mgtrefclk1_pad_p_in rise edge)
                                                      3.367     3.367 r  
    GTHE4_COMMON_X0Y1                                 0.000     3.367 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     3.367    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.114     3.481 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.069     3.550    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.664 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.652     5.316    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/mgtrefclk1_odiv2_i
    SLICE_X10Y222        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[4]/C
                         clock pessimism              0.332     5.648    
                         clock uncertainty           -0.035     5.612    
    SLICE_X10Y222        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066     5.546    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          5.546    
                         arrival time                          -2.756    
  -------------------------------------------------------------------
                         slack                                  2.790    

Slack (MET) :             2.790ns  (required time - arrival time)
  Source:                 design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mgtrefclk1_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock mgtrefclk1_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.367ns  (mgtrefclk1_pad_p_in rise@3.367ns - mgtrefclk1_pad_p_in rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.084ns (21.106%)  route 0.314ns (78.895%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.949ns = ( 5.316 - 3.367 ) 
    Source Clock Delay      (SCD):    2.358ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.830ns (routing 0.829ns, distribution 1.001ns)
  Clock Net Delay (Destination): 1.652ns (routing 0.763ns, distribution 0.889ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgtrefclk1_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.321     0.321 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.077     0.398    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.528 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.830     2.358    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/dest_clk
    SLICE_X9Y224         FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y224         FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.084     2.442 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/Q
                         net (fo=18, routed)          0.314     2.756    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_rst
    SLICE_X10Y222        FDCE                                         f  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mgtrefclk1_pad_p_in rise edge)
                                                      3.367     3.367 r  
    GTHE4_COMMON_X0Y1                                 0.000     3.367 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     3.367    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.114     3.481 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.069     3.550    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.664 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.652     5.316    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/mgtrefclk1_odiv2_i
    SLICE_X10Y222        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[5]/C
                         clock pessimism              0.332     5.648    
                         clock uncertainty           -0.035     5.612    
    SLICE_X10Y222        FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.066     5.546    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          5.546    
                         arrival time                          -2.756    
  -------------------------------------------------------------------
                         slack                                  2.790    

Slack (MET) :             2.790ns  (required time - arrival time)
  Source:                 design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mgtrefclk1_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock mgtrefclk1_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.367ns  (mgtrefclk1_pad_p_in rise@3.367ns - mgtrefclk1_pad_p_in rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.084ns (21.106%)  route 0.314ns (78.895%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.949ns = ( 5.316 - 3.367 ) 
    Source Clock Delay      (SCD):    2.358ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.830ns (routing 0.829ns, distribution 1.001ns)
  Clock Net Delay (Destination): 1.652ns (routing 0.763ns, distribution 0.889ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgtrefclk1_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.321     0.321 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.077     0.398    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.528 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.830     2.358    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/dest_clk
    SLICE_X9Y224         FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y224         FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.084     2.442 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/Q
                         net (fo=18, routed)          0.314     2.756    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_rst
    SLICE_X10Y222        FDCE                                         f  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mgtrefclk1_pad_p_in rise edge)
                                                      3.367     3.367 r  
    GTHE4_COMMON_X0Y1                                 0.000     3.367 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     3.367    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.114     3.481 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.069     3.550    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.664 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.652     5.316    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/mgtrefclk1_odiv2_i
    SLICE_X10Y222        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[6]/C
                         clock pessimism              0.332     5.648    
                         clock uncertainty           -0.035     5.612    
    SLICE_X10Y222        FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.066     5.546    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          5.546    
                         arrival time                          -2.756    
  -------------------------------------------------------------------
                         slack                                  2.790    

Slack (MET) :             2.790ns  (required time - arrival time)
  Source:                 design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mgtrefclk1_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock mgtrefclk1_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.367ns  (mgtrefclk1_pad_p_in rise@3.367ns - mgtrefclk1_pad_p_in rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.084ns (21.106%)  route 0.314ns (78.895%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.949ns = ( 5.316 - 3.367 ) 
    Source Clock Delay      (SCD):    2.358ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.830ns (routing 0.829ns, distribution 1.001ns)
  Clock Net Delay (Destination): 1.652ns (routing 0.763ns, distribution 0.889ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgtrefclk1_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.321     0.321 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.077     0.398    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.528 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.830     2.358    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/dest_clk
    SLICE_X9Y224         FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y224         FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.084     2.442 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/Q
                         net (fo=18, routed)          0.314     2.756    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_rst
    SLICE_X10Y222        FDCE                                         f  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mgtrefclk1_pad_p_in rise edge)
                                                      3.367     3.367 r  
    GTHE4_COMMON_X0Y1                                 0.000     3.367 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     3.367    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.114     3.481 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.069     3.550    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.664 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.652     5.316    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/mgtrefclk1_odiv2_i
    SLICE_X10Y222        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[7]/C
                         clock pessimism              0.332     5.648    
                         clock uncertainty           -0.035     5.612    
    SLICE_X10Y222        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066     5.546    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          5.546    
                         arrival time                          -2.756    
  -------------------------------------------------------------------
                         slack                                  2.790    

Slack (MET) :             2.834ns  (required time - arrival time)
  Source:                 design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mgtrefclk1_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[10]/CLR
                            (recovery check against rising-edge clock mgtrefclk1_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.367ns  (mgtrefclk1_pad_p_in rise@3.367ns - mgtrefclk1_pad_p_in rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.084ns (23.596%)  route 0.272ns (76.405%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.951ns = ( 5.318 - 3.367 ) 
    Source Clock Delay      (SCD):    2.358ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.830ns (routing 0.829ns, distribution 1.001ns)
  Clock Net Delay (Destination): 1.654ns (routing 0.763ns, distribution 0.891ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgtrefclk1_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.321     0.321 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.077     0.398    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.528 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.830     2.358    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/dest_clk
    SLICE_X9Y224         FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y224         FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.084     2.442 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/Q
                         net (fo=18, routed)          0.272     2.714    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_rst
    SLICE_X10Y223        FDCE                                         f  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mgtrefclk1_pad_p_in rise edge)
                                                      3.367     3.367 r  
    GTHE4_COMMON_X0Y1                                 0.000     3.367 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     3.367    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.114     3.481 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.069     3.550    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.664 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.654     5.318    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/mgtrefclk1_odiv2_i
    SLICE_X10Y223        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[10]/C
                         clock pessimism              0.332     5.650    
                         clock uncertainty           -0.035     5.614    
    SLICE_X10Y223        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066     5.548    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          5.548    
                         arrival time                          -2.714    
  -------------------------------------------------------------------
                         slack                                  2.834    

Slack (MET) :             2.834ns  (required time - arrival time)
  Source:                 design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mgtrefclk1_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[11]/CLR
                            (recovery check against rising-edge clock mgtrefclk1_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.367ns  (mgtrefclk1_pad_p_in rise@3.367ns - mgtrefclk1_pad_p_in rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.084ns (23.596%)  route 0.272ns (76.405%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.951ns = ( 5.318 - 3.367 ) 
    Source Clock Delay      (SCD):    2.358ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.830ns (routing 0.829ns, distribution 1.001ns)
  Clock Net Delay (Destination): 1.654ns (routing 0.763ns, distribution 0.891ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgtrefclk1_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.321     0.321 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.077     0.398    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.528 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.830     2.358    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/dest_clk
    SLICE_X9Y224         FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y224         FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.084     2.442 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/Q
                         net (fo=18, routed)          0.272     2.714    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_rst
    SLICE_X10Y223        FDCE                                         f  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mgtrefclk1_pad_p_in rise edge)
                                                      3.367     3.367 r  
    GTHE4_COMMON_X0Y1                                 0.000     3.367 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     3.367    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.114     3.481 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.069     3.550    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.664 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.654     5.318    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/mgtrefclk1_odiv2_i
    SLICE_X10Y223        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[11]/C
                         clock pessimism              0.332     5.650    
                         clock uncertainty           -0.035     5.614    
    SLICE_X10Y223        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066     5.548    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          5.548    
                         arrival time                          -2.714    
  -------------------------------------------------------------------
                         slack                                  2.834    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mgtrefclk1_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[16]/CLR
                            (removal check against rising-edge clock mgtrefclk1_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mgtrefclk1_pad_p_in rise@0.000ns - mgtrefclk1_pad_p_in rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.042ns (27.451%)  route 0.111ns (72.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.477ns
    Source Clock Delay      (SCD):    1.227ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Net Delay (Source):      1.013ns (routing 0.465ns, distribution 0.548ns)
  Clock Net Delay (Destination): 1.127ns (routing 0.504ns, distribution 0.623ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgtrefclk1_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.099     0.099 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.042     0.141    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.214 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.013     1.227    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/dest_clk
    SLICE_X9Y224         FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y224         FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.042     1.269 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/Q
                         net (fo=18, routed)          0.111     1.380    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_rst
    SLICE_X10Y224        FDCE                                         f  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[16]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mgtrefclk1_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.223     0.223 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.045     0.268    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.350 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.127     1.477    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/mgtrefclk1_odiv2_i
    SLICE_X10Y224        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[16]/C
                         clock pessimism             -0.197     1.280    
    SLICE_X10Y224        FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.020     1.260    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           1.380    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mgtrefclk1_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[17]/CLR
                            (removal check against rising-edge clock mgtrefclk1_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mgtrefclk1_pad_p_in rise@0.000ns - mgtrefclk1_pad_p_in rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.042ns (27.451%)  route 0.111ns (72.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.477ns
    Source Clock Delay      (SCD):    1.227ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Net Delay (Source):      1.013ns (routing 0.465ns, distribution 0.548ns)
  Clock Net Delay (Destination): 1.127ns (routing 0.504ns, distribution 0.623ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgtrefclk1_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.099     0.099 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.042     0.141    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.214 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.013     1.227    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/dest_clk
    SLICE_X9Y224         FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y224         FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.042     1.269 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/Q
                         net (fo=18, routed)          0.111     1.380    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_rst
    SLICE_X10Y224        FDCE                                         f  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[17]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mgtrefclk1_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.223     0.223 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.045     0.268    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.350 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.127     1.477    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/mgtrefclk1_odiv2_i
    SLICE_X10Y224        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[17]/C
                         clock pessimism             -0.197     1.280    
    SLICE_X10Y224        FDCE (Remov_BFF_SLICEM_C_CLR)
                                                     -0.020     1.260    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           1.380    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mgtrefclk1_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[10]/CLR
                            (removal check against rising-edge clock mgtrefclk1_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mgtrefclk1_pad_p_in rise@0.000ns - mgtrefclk1_pad_p_in rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.042ns (22.951%)  route 0.141ns (77.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.486ns
    Source Clock Delay      (SCD):    1.227ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Net Delay (Source):      1.013ns (routing 0.465ns, distribution 0.548ns)
  Clock Net Delay (Destination): 1.136ns (routing 0.504ns, distribution 0.632ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgtrefclk1_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.099     0.099 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.042     0.141    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.214 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.013     1.227    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/dest_clk
    SLICE_X9Y224         FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y224         FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.042     1.269 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/Q
                         net (fo=18, routed)          0.141     1.410    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_rst
    SLICE_X10Y223        FDCE                                         f  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mgtrefclk1_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.223     0.223 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.045     0.268    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.350 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.136     1.486    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/mgtrefclk1_odiv2_i
    SLICE_X10Y223        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[10]/C
                         clock pessimism             -0.197     1.289    
    SLICE_X10Y223        FDCE (Remov_CFF_SLICEM_C_CLR)
                                                     -0.020     1.269    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.410    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mgtrefclk1_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[11]/CLR
                            (removal check against rising-edge clock mgtrefclk1_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mgtrefclk1_pad_p_in rise@0.000ns - mgtrefclk1_pad_p_in rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.042ns (22.951%)  route 0.141ns (77.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.486ns
    Source Clock Delay      (SCD):    1.227ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Net Delay (Source):      1.013ns (routing 0.465ns, distribution 0.548ns)
  Clock Net Delay (Destination): 1.136ns (routing 0.504ns, distribution 0.632ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgtrefclk1_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.099     0.099 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.042     0.141    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.214 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.013     1.227    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/dest_clk
    SLICE_X9Y224         FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y224         FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.042     1.269 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/Q
                         net (fo=18, routed)          0.141     1.410    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_rst
    SLICE_X10Y223        FDCE                                         f  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mgtrefclk1_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.223     0.223 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.045     0.268    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.350 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.136     1.486    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/mgtrefclk1_odiv2_i
    SLICE_X10Y223        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[11]/C
                         clock pessimism             -0.197     1.289    
    SLICE_X10Y223        FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.020     1.269    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.410    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mgtrefclk1_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[8]/CLR
                            (removal check against rising-edge clock mgtrefclk1_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mgtrefclk1_pad_p_in rise@0.000ns - mgtrefclk1_pad_p_in rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.042ns (22.951%)  route 0.141ns (77.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.486ns
    Source Clock Delay      (SCD):    1.227ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Net Delay (Source):      1.013ns (routing 0.465ns, distribution 0.548ns)
  Clock Net Delay (Destination): 1.136ns (routing 0.504ns, distribution 0.632ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgtrefclk1_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.099     0.099 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.042     0.141    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.214 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.013     1.227    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/dest_clk
    SLICE_X9Y224         FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y224         FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.042     1.269 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/Q
                         net (fo=18, routed)          0.141     1.410    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_rst
    SLICE_X10Y223        FDCE                                         f  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mgtrefclk1_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.223     0.223 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.045     0.268    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.350 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.136     1.486    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/mgtrefclk1_odiv2_i
    SLICE_X10Y223        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[8]/C
                         clock pessimism             -0.197     1.289    
    SLICE_X10Y223        FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.020     1.269    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.410    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mgtrefclk1_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[9]/CLR
                            (removal check against rising-edge clock mgtrefclk1_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mgtrefclk1_pad_p_in rise@0.000ns - mgtrefclk1_pad_p_in rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.042ns (22.951%)  route 0.141ns (77.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.486ns
    Source Clock Delay      (SCD):    1.227ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Net Delay (Source):      1.013ns (routing 0.465ns, distribution 0.548ns)
  Clock Net Delay (Destination): 1.136ns (routing 0.504ns, distribution 0.632ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgtrefclk1_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.099     0.099 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.042     0.141    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.214 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.013     1.227    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/dest_clk
    SLICE_X9Y224         FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y224         FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.042     1.269 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/Q
                         net (fo=18, routed)          0.141     1.410    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_rst
    SLICE_X10Y223        FDCE                                         f  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mgtrefclk1_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.223     0.223 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.045     0.268    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.350 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.136     1.486    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/mgtrefclk1_odiv2_i
    SLICE_X10Y223        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[9]/C
                         clock pessimism             -0.197     1.289    
    SLICE_X10Y223        FDCE (Remov_BFF_SLICEM_C_CLR)
                                                     -0.020     1.269    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.410    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mgtrefclk1_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[12]/CLR
                            (removal check against rising-edge clock mgtrefclk1_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mgtrefclk1_pad_p_in rise@0.000ns - mgtrefclk1_pad_p_in rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.042ns (23.077%)  route 0.140ns (76.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.485ns
    Source Clock Delay      (SCD):    1.227ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Net Delay (Source):      1.013ns (routing 0.465ns, distribution 0.548ns)
  Clock Net Delay (Destination): 1.135ns (routing 0.504ns, distribution 0.631ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgtrefclk1_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.099     0.099 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.042     0.141    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.214 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.013     1.227    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/dest_clk
    SLICE_X9Y224         FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y224         FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.042     1.269 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/Q
                         net (fo=18, routed)          0.140     1.409    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_rst
    SLICE_X10Y223        FDCE                                         f  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mgtrefclk1_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.223     0.223 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.045     0.268    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.350 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.135     1.485    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/mgtrefclk1_odiv2_i
    SLICE_X10Y223        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[12]/C
                         clock pessimism             -0.197     1.288    
    SLICE_X10Y223        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     1.268    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.409    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mgtrefclk1_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[13]/CLR
                            (removal check against rising-edge clock mgtrefclk1_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mgtrefclk1_pad_p_in rise@0.000ns - mgtrefclk1_pad_p_in rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.042ns (23.077%)  route 0.140ns (76.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.485ns
    Source Clock Delay      (SCD):    1.227ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Net Delay (Source):      1.013ns (routing 0.465ns, distribution 0.548ns)
  Clock Net Delay (Destination): 1.135ns (routing 0.504ns, distribution 0.631ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgtrefclk1_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.099     0.099 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.042     0.141    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.214 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.013     1.227    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/dest_clk
    SLICE_X9Y224         FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y224         FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.042     1.269 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/Q
                         net (fo=18, routed)          0.140     1.409    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_rst
    SLICE_X10Y223        FDCE                                         f  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mgtrefclk1_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.223     0.223 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.045     0.268    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.350 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.135     1.485    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/mgtrefclk1_odiv2_i
    SLICE_X10Y223        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[13]/C
                         clock pessimism             -0.197     1.288    
    SLICE_X10Y223        FDCE (Remov_FFF_SLICEM_C_CLR)
                                                     -0.020     1.268    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.409    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mgtrefclk1_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[14]/CLR
                            (removal check against rising-edge clock mgtrefclk1_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mgtrefclk1_pad_p_in rise@0.000ns - mgtrefclk1_pad_p_in rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.042ns (23.077%)  route 0.140ns (76.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.485ns
    Source Clock Delay      (SCD):    1.227ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Net Delay (Source):      1.013ns (routing 0.465ns, distribution 0.548ns)
  Clock Net Delay (Destination): 1.135ns (routing 0.504ns, distribution 0.631ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgtrefclk1_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.099     0.099 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.042     0.141    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.214 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.013     1.227    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/dest_clk
    SLICE_X9Y224         FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y224         FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.042     1.269 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/Q
                         net (fo=18, routed)          0.140     1.409    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_rst
    SLICE_X10Y223        FDCE                                         f  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mgtrefclk1_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.223     0.223 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.045     0.268    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.350 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.135     1.485    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/mgtrefclk1_odiv2_i
    SLICE_X10Y223        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[14]/C
                         clock pessimism             -0.197     1.288    
    SLICE_X10Y223        FDCE (Remov_GFF_SLICEM_C_CLR)
                                                     -0.020     1.268    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.409    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mgtrefclk1_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[15]/CLR
                            (removal check against rising-edge clock mgtrefclk1_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mgtrefclk1_pad_p_in rise@0.000ns - mgtrefclk1_pad_p_in rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.042ns (23.077%)  route 0.140ns (76.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.485ns
    Source Clock Delay      (SCD):    1.227ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Net Delay (Source):      1.013ns (routing 0.465ns, distribution 0.548ns)
  Clock Net Delay (Destination): 1.135ns (routing 0.504ns, distribution 0.631ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgtrefclk1_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.099     0.099 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.042     0.141    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.214 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.013     1.227    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/dest_clk
    SLICE_X9Y224         FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y224         FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.042     1.269 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/Q
                         net (fo=18, routed)          0.140     1.409    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_rst
    SLICE_X10Y223        FDCE                                         f  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mgtrefclk1_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.223     0.223 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.045     0.268    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.350 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.135     1.485    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/mgtrefclk1_odiv2_i
    SLICE_X10Y223        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[15]/C
                         clock pessimism             -0.197     1.288    
    SLICE_X10Y223        FDCE (Remov_HFF_SLICEM_C_CLR)
                                                     -0.020     1.268    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.409    
  -------------------------------------------------------------------
                         slack                                  0.140    





