Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Thu Feb  8 09:45:16 2018
| Host         : ubuntu running 64-bit Ubuntu 17.10
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xc7z010
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    70 |
| Unused register locations in slices containing registers |    94 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             345 |          108 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             273 |           76 |
| Yes          | No                    | No                     |             597 |          170 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             371 |          104 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                    Clock Signal                   |                                                                         Enable Signal                                                                        |                                                                    Set/Reset Signal                                                                   | Slice Load Count | Bel Load Count |
+---------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  system_i/clocking_system/clk_wiz_0/inst/clk_out1 | system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0]      |                                                                                                                                                       |                1 |              4 |
|  system_i/clocking_system/clk_wiz_0/inst/clk_out1 | system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]      | system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7] |                2 |              4 |
|  system_i/clocking_system/clk_wiz_0/inst/clk_out1 | system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                    |                                                                                                                                                       |                1 |              4 |
|  system_i/clocking_system/clk_wiz_0/inst/clk_out1 | system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0]      |                                                                                                                                                       |                1 |              4 |
|  system_i/clocking_system/clk_wiz_0/inst/clk_out1 | system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                    |                                                                                                                                                       |                3 |              4 |
|  system_i/clocking_system/clk_wiz_0/inst/clk_out1 | system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]     | system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7] |                3 |              4 |
|  system_i/clocking_system/clk_wiz_0/inst/clk_out1 | system_i/processing_system/sys_reset_controller/U0/SEQ/seq_cnt_en                                                                                            | system_i/processing_system/sys_reset_controller/U0/SEQ/SEQ_COUNTER/clear                                                                              |                2 |              6 |
|  system_i/clocking_system/clk_wiz_0/inst/clk_out1 | system_i/receive_chain/channel_a/ch_a_writer/inst/int_awvalid_next15_out                                                                                     |                                                                                                                                                       |                3 |              6 |
|  system_i/clocking_system/clk_wiz_0/inst/clk_out1 | system_i/receive_chain/channel_b/ch_b_writer/inst/int_awvalid_next15_out                                                                                     |                                                                                                                                                       |                2 |              6 |
|  system_i/clocking_system/clk_wiz_0/inst/clk_out1 |                                                                                                                                                              | system_i/processing_system/sys_reset_controller/U0/EXT_LPF/lpf_int                                                                                    |                4 |              6 |
|  system_i/clocking_system/clk_wiz_0/inst/clk_out1 | system_i/receive_chain/config_settings/cfg/inst/CE0                                                                                                          | system_i/receive_chain/config_settings/cfg/inst/R0                                                                                                    |                2 |              8 |
|  system_i/clocking_system/clk_wiz_0/inst/clk_out1 | system_i/receive_chain/config_settings/cfg/inst/WORDS[0].BITS[7].FDRE_inst_i_1_n_0                                                                           | system_i/receive_chain/config_settings/cfg/inst/R0                                                                                                    |                1 |              8 |
|  system_i/clocking_system/clk_wiz_0/inst/clk_out1 | system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                          | system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]               |                4 |              8 |
|  system_i/clocking_system/clk_wiz_0/inst/clk_out1 | system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                       |                                                                                                                                                       |                2 |              8 |
|  system_i/clocking_system/clk_wiz_0/inst/clk_out1 | system_i/receive_chain/config_settings/cfg/inst/CE06_out                                                                                                     | system_i/receive_chain/config_settings/cfg/inst/R0                                                                                                    |                2 |              8 |
|  system_i/clocking_system/clk_wiz_0/inst/clk_out1 | system_i/receive_chain/config_settings/cfg/inst/CE03_out                                                                                                     | system_i/receive_chain/config_settings/cfg/inst/R0                                                                                                    |                1 |              8 |
|  system_i/clocking_system/clk_wiz_0/inst/clk_out1 | system_i/gpio_interface/gpio_register/inst/CE0                                                                                                               | system_i/gpio_interface/gpio_register/inst/R0                                                                                                         |                1 |              8 |
|  system_i/clocking_system/clk_wiz_0/inst/clk_out1 | system_i/signal_generator/canc_cfg/inst/CE0                                                                                                                  | system_i/signal_generator/canc_cfg/inst/R0                                                                                                            |                2 |              8 |
|  system_i/clocking_system/clk_wiz_0/inst/clk_out1 |                                                                                                                                                              | system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/SR[0]                           |                2 |              8 |
|  system_i/clocking_system/clk_wiz_0/inst/clk_out1 | system_i/signal_generator/canc_cfg/inst/CE03_out                                                                                                             | system_i/signal_generator/canc_cfg/inst/R0                                                                                                            |                2 |              8 |
|  system_i/clocking_system/clk_wiz_0/inst/clk_out1 | system_i/signal_generator/canc_cfg/inst/CE06_out                                                                                                             | system_i/signal_generator/canc_cfg/inst/R0                                                                                                            |                3 |              8 |
|  system_i/clocking_system/clk_wiz_0/inst/clk_out1 |                                                                                                                                                              | system_i/receive_chain/channel_a/axis_dwidth_converter_0/inst/areset_r                                                                                |                3 |              8 |
|  system_i/clocking_system/clk_wiz_0/inst/clk_out1 | system_i/signal_generator/canc_cfg/inst/WORDS[0].BITS[7].FDRE_inst_i_1_n_0                                                                                   | system_i/signal_generator/canc_cfg/inst/R0                                                                                                            |                1 |              8 |
|  system_i/clocking_system/clk_wiz_0/inst/clk_out1 |                                                                                                                                                              | system_i/receive_chain/channel_b/axis_dwidth_converter_0/inst/areset_r                                                                                |                3 |              8 |
|  system_i/clocking_system/clk_wiz_0/inst/clk_out1 | system_i/signal_generator/ref_cfg/inst/CE0                                                                                                                   | system_i/signal_generator/ref_cfg/inst/R0                                                                                                             |                1 |              8 |
|  system_i/clocking_system/clk_wiz_0/inst/clk_out1 | system_i/signal_generator/ref_cfg/inst/CE03_out                                                                                                              | system_i/signal_generator/ref_cfg/inst/R0                                                                                                             |                1 |              8 |
|  system_i/clocking_system/clk_wiz_0/inst/clk_out1 | system_i/signal_generator/ref_cfg/inst/CE06_out                                                                                                              | system_i/signal_generator/ref_cfg/inst/R0                                                                                                             |                3 |              8 |
|  system_i/clocking_system/clk_wiz_0/inst/clk_out1 | system_i/signal_generator/ref_cfg/inst/WORDS[0].BITS[7].FDRE_inst_i_1_n_0                                                                                    | system_i/signal_generator/ref_cfg/inst/R0                                                                                                             |                1 |              8 |
|  system_i/clocking_system/clk_wiz_0/inst/clk_out1 | system_i/gpio_interface/gpio_register/inst/WORDS[0].BITS[7].FDRE_inst_i_1_n_0                                                                                | system_i/gpio_interface/gpio_register/inst/R0                                                                                                         |                3 |              8 |
|  system_i/clocking_system/clk_wiz_0/inst/clk_out1 | system_i/gpio_interface/gpio_register/inst/CE06_out                                                                                                          | system_i/gpio_interface/gpio_register/inst/R0                                                                                                         |                3 |              8 |
|  system_i/clocking_system/clk_wiz_0/inst/clk_out1 | system_i/gpio_interface/gpio_register/inst/CE03_out                                                                                                          | system_i/gpio_interface/gpio_register/inst/R0                                                                                                         |                2 |              8 |
|  system_i/clocking_system/clk_wiz_0/inst/clk_out1 | system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]      |                                                                                                                                                       |                4 |             12 |
|  system_i/clocking_system/clk_wiz_0/inst/clk_out1 | system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]     |                                                                                                                                                       |                4 |             12 |
|  system_i/clocking_system/clk_wiz_0/inst/clk_out1 | system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                              |                                                                                                                                                       |                4 |             13 |
|  system_i/clocking_system/clk_wiz_0/inst/clk_out1 | system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                 |                                                                                                                                                       |                4 |             14 |
|  system_i/clocking_system/clk_wiz_0/inst/clk_out1 | system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                   |                                                                                                                                                       |                3 |             14 |
|  system_i/clocking_system/clk_wiz_0/inst/clk_out1 |                                                                                                                                                              | system_i/processing_system/ps_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                   |                7 |             15 |
|  system_i/clocking_system/clk_wiz_0/inst/clk_out1 | system_i/receive_chain/channel_a/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data[15]_i_1_n_0                                    |                                                                                                                                                       |                2 |             16 |
|  system_i/clocking_system/clk_wiz_0/inst/clk_out1 | system_i/receive_chain/channel_a/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data[31]_i_1_n_0                                    |                                                                                                                                                       |                4 |             16 |
|  system_i/clocking_system/clk_wiz_0/inst/clk_out1 | system_i/receive_chain/channel_a/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/Q[0]                                                    |                                                                                                                                                       |                3 |             16 |
|  system_i/clocking_system/clk_wiz_0/inst/clk_out1 | system_i/receive_chain/channel_b/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data[15]_i_1_n_0                                    |                                                                                                                                                       |                2 |             16 |
|  system_i/clocking_system/clk_wiz_0/inst/clk_out1 | system_i/receive_chain/channel_b/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data[31]_i_1_n_0                                    |                                                                                                                                                       |                4 |             16 |
|  system_i/clocking_system/clk_wiz_0/inst/clk_out1 | system_i/receive_chain/channel_b/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/Q[0]                                                    |                                                                                                                                                       |                5 |             16 |
|  system_i/clocking_system/clk_wiz_0/inst/clk_out1 | system_i/receive_chain/channel_a/axis_decimator_0/inst/counter[0]_i_2_n_0                                                                                    | system_i/receive_chain/channel_a/axis_decimator_0/inst/counter[0]_i_1_n_0                                                                             |                4 |             16 |
|  system_i/clocking_system/clk_wiz_0/inst/clk_out1 | system_i/receive_chain/channel_b/axis_decimator_0/inst/counter[0]_i_2_n_0                                                                                    | system_i/receive_chain/channel_b/axis_decimator_0/inst/counter[0]_i_1_n_0                                                                             |                4 |             16 |
|  system_i/clocking_system/clk_wiz_0/inst/clk_out1 | system_i/processing_system/ps_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_arvalid[2]                                               | system_i/receive_chain/channel_b/sts_b_channel/inst/p_0_in                                                                                            |                7 |             20 |
|  system_i/clocking_system/clk_wiz_0/inst/clk_out1 |                                                                                                                                                              | system_i/receive_chain/channel_a/ch_a_writer/inst/int_addr_reg[19]_i_1_n_0                                                                            |                5 |             20 |
|  system_i/clocking_system/clk_wiz_0/inst/clk_out1 | system_i/processing_system/ps_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_arvalid[1]                                               | system_i/receive_chain/channel_a/sts_a_channel/inst/p_0_in                                                                                            |                4 |             20 |
|  system_i/clocking_system/clk_wiz_0/inst/clk_out1 |                                                                                                                                                              | system_i/receive_chain/channel_b/ch_b_writer/inst/int_addr_reg[19]_i_1_n_0                                                                            |                5 |             20 |
|  system_i/clocking_system/clk_wiz_0/inst/clk_out1 | system_i/processing_system/ps_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                     | system_i/processing_system/ps_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                   |                8 |             21 |
|  system_i/clocking_system/clk_wiz_0/inst/clk_out1 |                                                                                                                                                              | system_i/gpio_interface/frequency_divider/inst/count[0]_i_1_n_0                                                                                       |                6 |             23 |
|  system_i/clocking_system/clk_wiz_0/inst/clk_out1 |                                                                                                                                                              | system_i/signal_generator/axis_red_pitaya_dac_0/inst/int_rst_reg_i_1_n_0                                                                              |                7 |             28 |
|  system_i/clocking_system/clk_wiz_0/inst/clk_out1 | system_i/processing_system/ps_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                            |                                                                                                                                                       |               15 |             32 |
|  system_i/clocking_system/clk_wiz_0/inst/clk_out1 | system_i/processing_system/ps_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_arvalid[0]                                               | system_i/receive_chain/config_settings/cfg/inst/R0                                                                                                    |               10 |             32 |
|  system_i/clocking_system/clk_wiz_0/inst/clk_out1 | system_i/processing_system/ps_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_arvalid[3]                                               | system_i/signal_generator/ref_cfg/inst/R0                                                                                                             |                7 |             32 |
|  system_i/clocking_system/clk_wiz_0/inst/clk_out1 | system_i/processing_system/ps_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_arvalid[4]                                               | system_i/gpio_interface/gpio_register/inst/R0                                                                                                         |               10 |             32 |
|  system_i/clocking_system/clk_wiz_0/inst/clk_out1 | system_i/processing_system/ps_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_arvalid[5]                                               | system_i/signal_generator/canc_cfg/inst/R0                                                                                                            |               10 |             32 |
|  system_i/clocking_system/clk_wiz_0/inst/clk_out1 | system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                 |                                                                                                                                                       |                9 |             34 |
|  system_i/clocking_system/clk_wiz_0/inst/clk_out1 | system_i/processing_system/ps_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                           |                                                                                                                                                       |               15 |             35 |
|  system_i/clocking_system/clk_wiz_0/inst/clk_out1 |                                                                                                                                                              | system_i/signal_generator/reference_signal/U0/i_synth/sclr_i                                                                                          |               10 |             39 |
|  system_i/clocking_system/clk_wiz_0/inst/clk_out1 |                                                                                                                                                              | system_i/signal_generator/cancellation_signal/U0/i_synth/sclr_i                                                                                       |               11 |             40 |
|  system_i/clocking_system/clk_wiz_0/inst/clk_out1 | system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[0]_0                  |                                                                                                                                                       |                8 |             47 |
|  system_i/clocking_system/clk_wiz_0/inst/clk_out1 | system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0] |                                                                                                                                                       |               16 |             47 |
|  system_i/clocking_system/clk_wiz_0/inst/clk_out1 | system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]   |                                                                                                                                                       |               15 |             47 |
|  system_i/clocking_system/clk_wiz_0/inst/clk_out1 | system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[0]_0                  |                                                                                                                                                       |               10 |             47 |
|  system_i/clocking_system/clk_wiz_0/inst/clk_out1 | system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                 |                                                                                                                                                       |               15 |             47 |
|  system_i/clocking_system/clk_wiz_0/inst/clk_out1 | system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                   |                                                                                                                                                       |               10 |             47 |
|  system_i/clocking_system/clk_wiz_0/inst/clk_out1 |                                                                                                                                                              | system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                     |               13 |             58 |
|  system_i/clocking_system/clk_wiz_0/inst/clk_out1 | system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]        |                                                                                                                                                       |               18 |             64 |
|  system_i/clocking_system/clk_wiz_0/inst/clk_out1 |                                                                                                                                                              |                                                                                                                                                       |              111 |            348 |
+---------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


