#-----------------------------------------------------------
# Vivado v2015.3 (64-bit)
# SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
# IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
# Start of session at: Sat Jun 23 17:42:05 2018
# Process ID: 5076
# Current directory: C:/Users/43787/Desktop/Vivado/MultipleCPU-Basys3/Multiple-CPU/Multiple-CPU.runs/synth_1
# Command line: vivado.exe -log MultipleCPUBasys.vds -mode batch -messageDb vivado.pb -notrace -source MultipleCPUBasys.tcl
# Log file: C:/Users/43787/Desktop/Vivado/MultipleCPU-Basys3/Multiple-CPU/Multiple-CPU.runs/synth_1/MultipleCPUBasys.vds
# Journal file: C:/Users/43787/Desktop/Vivado/MultipleCPU-Basys3/Multiple-CPU/Multiple-CPU.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source MultipleCPUBasys.tcl -notrace
Command: synth_design -top MultipleCPUBasys -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [C:/Users/43787/Desktop/Vivado/MultipleCPU-Basys3/Multiple-CPU/Multiple-CPU.srcs/sources_1/new/MultipleCycleCPU.v:60]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 298.734 ; gain = 127.078
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MultipleCPUBasys' [C:/Users/43787/Desktop/Vivado/MultipleCPU-Basys3/Multiple-CPU/Multiple-CPU.srcs/sources_1/new/MultipleCPUBasys.v:23]
INFO: [Synth 8-638] synthesizing module 'CLOCK' [C:/Users/43787/Desktop/Vivado/MultipleCPU-Basys3/Multiple-CPU/Multiple-CPU.srcs/sources_1/new/CLOCK.v:23]
INFO: [Synth 8-256] done synthesizing module 'CLOCK' (1#1) [C:/Users/43787/Desktop/Vivado/MultipleCPU-Basys3/Multiple-CPU/Multiple-CPU.srcs/sources_1/new/CLOCK.v:23]
INFO: [Synth 8-638] synthesizing module 'PressKey' [C:/Users/43787/Desktop/Vivado/MultipleCPU-Basys3/Multiple-CPU/Multiple-CPU.srcs/sources_1/new/PressKey.v:23]
INFO: [Synth 8-256] done synthesizing module 'PressKey' (2#1) [C:/Users/43787/Desktop/Vivado/MultipleCPU-Basys3/Multiple-CPU/Multiple-CPU.srcs/sources_1/new/PressKey.v:23]
INFO: [Synth 8-638] synthesizing module 'MultipleCycleCPU' [C:/Users/43787/Desktop/Vivado/MultipleCPU-Basys3/Multiple-CPU/Multiple-CPU.srcs/sources_1/new/MultipleCycleCPU.v:23]
	Parameter tempReg bound to: 5'b11111 
INFO: [Synth 8-638] synthesizing module 'PC' [C:/Users/43787/Desktop/Vivado/MultipleCPU-Basys3/Multiple-CPU/Multiple-CPU.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-256] done synthesizing module 'PC' (3#1) [C:/Users/43787/Desktop/Vivado/MultipleCPU-Basys3/Multiple-CPU/Multiple-CPU.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-638] synthesizing module 'InstructionMemory' [C:/Users/43787/Desktop/Vivado/MultipleCPU-Basys3/Multiple-CPU/Multiple-CPU.srcs/sources_1/new/InstructionMemory.v:23]
INFO: [Synth 8-3876] $readmem data file 'C:/Users/43787/Desktop/Vivado/Multiple-CPU/Multiple-CPU/data/instructmemory.txt' is read successfully [C:/Users/43787/Desktop/Vivado/MultipleCPU-Basys3/Multiple-CPU/Multiple-CPU.srcs/sources_1/new/InstructionMemory.v:34]
INFO: [Synth 8-256] done synthesizing module 'InstructionMemory' (4#1) [C:/Users/43787/Desktop/Vivado/MultipleCPU-Basys3/Multiple-CPU/Multiple-CPU.srcs/sources_1/new/InstructionMemory.v:23]
INFO: [Synth 8-638] synthesizing module 'IR' [C:/Users/43787/Desktop/Vivado/MultipleCPU-Basys3/Multiple-CPU/Multiple-CPU.srcs/sources_1/new/IR.v:23]
INFO: [Synth 8-256] done synthesizing module 'IR' (5#1) [C:/Users/43787/Desktop/Vivado/MultipleCPU-Basys3/Multiple-CPU/Multiple-CPU.srcs/sources_1/new/IR.v:23]
INFO: [Synth 8-638] synthesizing module 'ControlUnit' [C:/Users/43787/Desktop/Vivado/MultipleCPU-Basys3/Multiple-CPU/Multiple-CPU.srcs/sources_1/new/ControlUnit.v:24]
INFO: [Synth 8-256] done synthesizing module 'ControlUnit' (6#1) [C:/Users/43787/Desktop/Vivado/MultipleCPU-Basys3/Multiple-CPU/Multiple-CPU.srcs/sources_1/new/ControlUnit.v:24]
INFO: [Synth 8-638] synthesizing module 'selector_3to1' [C:/Users/43787/Desktop/Vivado/MultipleCPU-Basys3/Multiple-CPU/Multiple-CPU.srcs/sources_1/new/selector_3to1.v:23]
INFO: [Synth 8-256] done synthesizing module 'selector_3to1' (7#1) [C:/Users/43787/Desktop/Vivado/MultipleCPU-Basys3/Multiple-CPU/Multiple-CPU.srcs/sources_1/new/selector_3to1.v:23]
INFO: [Synth 8-638] synthesizing module 'selector_2to1' [C:/Users/43787/Desktop/Vivado/MultipleCPU-Basys3/Multiple-CPU/Multiple-CPU.srcs/sources_1/new/selector_2to1.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/43787/Desktop/Vivado/MultipleCPU-Basys3/Multiple-CPU/Multiple-CPU.srcs/sources_1/new/selector_2to1.v:28]
INFO: [Synth 8-256] done synthesizing module 'selector_2to1' (8#1) [C:/Users/43787/Desktop/Vivado/MultipleCPU-Basys3/Multiple-CPU/Multiple-CPU.srcs/sources_1/new/selector_2to1.v:23]
INFO: [Synth 8-638] synthesizing module 'RegisterFile' [C:/Users/43787/Desktop/Vivado/MultipleCPU-Basys3/Multiple-CPU/Multiple-CPU.srcs/sources_1/new/RegisterFile.v:24]
INFO: [Synth 8-256] done synthesizing module 'RegisterFile' (9#1) [C:/Users/43787/Desktop/Vivado/MultipleCPU-Basys3/Multiple-CPU/Multiple-CPU.srcs/sources_1/new/RegisterFile.v:24]
INFO: [Synth 8-638] synthesizing module 'SignZeroExtend' [C:/Users/43787/Desktop/Vivado/MultipleCPU-Basys3/Multiple-CPU/Multiple-CPU.srcs/sources_1/new/SignZeroExtend.v:23]
INFO: [Synth 8-256] done synthesizing module 'SignZeroExtend' (10#1) [C:/Users/43787/Desktop/Vivado/MultipleCPU-Basys3/Multiple-CPU/Multiple-CPU.srcs/sources_1/new/SignZeroExtend.v:23]
INFO: [Synth 8-638] synthesizing module 'JPC' [C:/Users/43787/Desktop/Vivado/MultipleCPU-Basys3/Multiple-CPU/Multiple-CPU.srcs/sources_1/new/PC.v:48]
WARNING: [Synth 8-567] referenced signal 'temp' should be on the sensitivity list [C:/Users/43787/Desktop/Vivado/MultipleCPU-Basys3/Multiple-CPU/Multiple-CPU.srcs/sources_1/new/PC.v:56]
INFO: [Synth 8-256] done synthesizing module 'JPC' (11#1) [C:/Users/43787/Desktop/Vivado/MultipleCPU-Basys3/Multiple-CPU/Multiple-CPU.srcs/sources_1/new/PC.v:48]
INFO: [Synth 8-638] synthesizing module 'NextPC' [C:/Users/43787/Desktop/Vivado/MultipleCPU-Basys3/Multiple-CPU/Multiple-CPU.srcs/sources_1/new/PC.v:63]
INFO: [Synth 8-226] default block is never used [C:/Users/43787/Desktop/Vivado/MultipleCPU-Basys3/Multiple-CPU/Multiple-CPU.srcs/sources_1/new/PC.v:78]
WARNING: [Synth 8-567] referenced signal 'ReadData1' should be on the sensitivity list [C:/Users/43787/Desktop/Vivado/MultipleCPU-Basys3/Multiple-CPU/Multiple-CPU.srcs/sources_1/new/PC.v:73]
INFO: [Synth 8-256] done synthesizing module 'NextPC' (12#1) [C:/Users/43787/Desktop/Vivado/MultipleCPU-Basys3/Multiple-CPU/Multiple-CPU.srcs/sources_1/new/PC.v:63]
INFO: [Synth 8-638] synthesizing module 'ADR' [C:/Users/43787/Desktop/Vivado/MultipleCPU-Basys3/Multiple-CPU/Multiple-CPU.srcs/sources_1/new/ADR.v:23]
INFO: [Synth 8-256] done synthesizing module 'ADR' (13#1) [C:/Users/43787/Desktop/Vivado/MultipleCPU-Basys3/Multiple-CPU/Multiple-CPU.srcs/sources_1/new/ADR.v:23]
INFO: [Synth 8-638] synthesizing module 'BDR' [C:/Users/43787/Desktop/Vivado/MultipleCPU-Basys3/Multiple-CPU/Multiple-CPU.srcs/sources_1/new/BDR.v:23]
INFO: [Synth 8-256] done synthesizing module 'BDR' (14#1) [C:/Users/43787/Desktop/Vivado/MultipleCPU-Basys3/Multiple-CPU/Multiple-CPU.srcs/sources_1/new/BDR.v:23]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/43787/Desktop/Vivado/MultipleCPU-Basys3/Multiple-CPU/Multiple-CPU.srcs/sources_1/new/ALU.v:22]
INFO: [Synth 8-226] default block is never used [C:/Users/43787/Desktop/Vivado/MultipleCPU-Basys3/Multiple-CPU/Multiple-CPU.srcs/sources_1/new/ALU.v:32]
INFO: [Synth 8-256] done synthesizing module 'ALU' (15#1) [C:/Users/43787/Desktop/Vivado/MultipleCPU-Basys3/Multiple-CPU/Multiple-CPU.srcs/sources_1/new/ALU.v:22]
INFO: [Synth 8-638] synthesizing module 'ALUOutDR' [C:/Users/43787/Desktop/Vivado/MultipleCPU-Basys3/Multiple-CPU/Multiple-CPU.srcs/sources_1/new/ALUOutDR.v:23]
INFO: [Synth 8-256] done synthesizing module 'ALUOutDR' (16#1) [C:/Users/43787/Desktop/Vivado/MultipleCPU-Basys3/Multiple-CPU/Multiple-CPU.srcs/sources_1/new/ALUOutDR.v:23]
INFO: [Synth 8-638] synthesizing module 'DataMemory' [C:/Users/43787/Desktop/Vivado/MultipleCPU-Basys3/Multiple-CPU/Multiple-CPU.srcs/sources_1/new/DataMemory.v:23]
WARNING: [Synth 8-4767] Trying to implement RAM 'memory_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
RAM "memory_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'DataMemory' (17#1) [C:/Users/43787/Desktop/Vivado/MultipleCPU-Basys3/Multiple-CPU/Multiple-CPU.srcs/sources_1/new/DataMemory.v:23]
INFO: [Synth 8-638] synthesizing module 'DBDR' [C:/Users/43787/Desktop/Vivado/MultipleCPU-Basys3/Multiple-CPU/Multiple-CPU.srcs/sources_1/new/DBDR.v:23]
INFO: [Synth 8-256] done synthesizing module 'DBDR' (18#1) [C:/Users/43787/Desktop/Vivado/MultipleCPU-Basys3/Multiple-CPU/Multiple-CPU.srcs/sources_1/new/DBDR.v:23]
WARNING: [Synth 8-3848] Net IDataIn in module/entity MultipleCycleCPU does not have driver. [C:/Users/43787/Desktop/Vivado/MultipleCPU-Basys3/Multiple-CPU/Multiple-CPU.srcs/sources_1/new/MultipleCycleCPU.v:35]
INFO: [Synth 8-256] done synthesizing module 'MultipleCycleCPU' (19#1) [C:/Users/43787/Desktop/Vivado/MultipleCPU-Basys3/Multiple-CPU/Multiple-CPU.srcs/sources_1/new/MultipleCycleCPU.v:23]
INFO: [Synth 8-638] synthesizing module 'DispData' [C:/Users/43787/Desktop/Vivado/MultipleCPU-Basys3/Multiple-CPU/Multiple-CPU.srcs/sources_1/new/DispData.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/43787/Desktop/Vivado/MultipleCPU-Basys3/Multiple-CPU/Multiple-CPU.srcs/sources_1/new/DispData.v:43]
INFO: [Synth 8-256] done synthesizing module 'DispData' (20#1) [C:/Users/43787/Desktop/Vivado/MultipleCPU-Basys3/Multiple-CPU/Multiple-CPU.srcs/sources_1/new/DispData.v:23]
INFO: [Synth 8-638] synthesizing module 'display' [C:/Users/43787/Desktop/Vivado/MultipleCPU-Basys3/Multiple-CPU/Multiple-CPU.srcs/sources_1/new/display.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/43787/Desktop/Vivado/MultipleCPU-Basys3/Multiple-CPU/Multiple-CPU.srcs/sources_1/new/display.v:45]
INFO: [Synth 8-226] default block is never used [C:/Users/43787/Desktop/Vivado/MultipleCPU-Basys3/Multiple-CPU/Multiple-CPU.srcs/sources_1/new/display.v:56]
INFO: [Synth 8-256] done synthesizing module 'display' (21#1) [C:/Users/43787/Desktop/Vivado/MultipleCPU-Basys3/Multiple-CPU/Multiple-CPU.srcs/sources_1/new/display.v:23]
INFO: [Synth 8-256] done synthesizing module 'MultipleCPUBasys' (22#1) [C:/Users/43787/Desktop/Vivado/MultipleCPU-Basys3/Multiple-CPU/Multiple-CPU.srcs/sources_1/new/MultipleCPUBasys.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 345.680 ; gain = 174.023
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin insmem:IDataIn[31] to constant 0 [C:/Users/43787/Desktop/Vivado/MultipleCPU-Basys3/Multiple-CPU/Multiple-CPU.srcs/sources_1/new/MultipleCycleCPU.v:43]
WARNING: [Synth 8-3295] tying undriven pin insmem:IDataIn[30] to constant 0 [C:/Users/43787/Desktop/Vivado/MultipleCPU-Basys3/Multiple-CPU/Multiple-CPU.srcs/sources_1/new/MultipleCycleCPU.v:43]
WARNING: [Synth 8-3295] tying undriven pin insmem:IDataIn[29] to constant 0 [C:/Users/43787/Desktop/Vivado/MultipleCPU-Basys3/Multiple-CPU/Multiple-CPU.srcs/sources_1/new/MultipleCycleCPU.v:43]
WARNING: [Synth 8-3295] tying undriven pin insmem:IDataIn[28] to constant 0 [C:/Users/43787/Desktop/Vivado/MultipleCPU-Basys3/Multiple-CPU/Multiple-CPU.srcs/sources_1/new/MultipleCycleCPU.v:43]
WARNING: [Synth 8-3295] tying undriven pin insmem:IDataIn[27] to constant 0 [C:/Users/43787/Desktop/Vivado/MultipleCPU-Basys3/Multiple-CPU/Multiple-CPU.srcs/sources_1/new/MultipleCycleCPU.v:43]
WARNING: [Synth 8-3295] tying undriven pin insmem:IDataIn[26] to constant 0 [C:/Users/43787/Desktop/Vivado/MultipleCPU-Basys3/Multiple-CPU/Multiple-CPU.srcs/sources_1/new/MultipleCycleCPU.v:43]
WARNING: [Synth 8-3295] tying undriven pin insmem:IDataIn[25] to constant 0 [C:/Users/43787/Desktop/Vivado/MultipleCPU-Basys3/Multiple-CPU/Multiple-CPU.srcs/sources_1/new/MultipleCycleCPU.v:43]
WARNING: [Synth 8-3295] tying undriven pin insmem:IDataIn[24] to constant 0 [C:/Users/43787/Desktop/Vivado/MultipleCPU-Basys3/Multiple-CPU/Multiple-CPU.srcs/sources_1/new/MultipleCycleCPU.v:43]
WARNING: [Synth 8-3295] tying undriven pin insmem:IDataIn[23] to constant 0 [C:/Users/43787/Desktop/Vivado/MultipleCPU-Basys3/Multiple-CPU/Multiple-CPU.srcs/sources_1/new/MultipleCycleCPU.v:43]
WARNING: [Synth 8-3295] tying undriven pin insmem:IDataIn[22] to constant 0 [C:/Users/43787/Desktop/Vivado/MultipleCPU-Basys3/Multiple-CPU/Multiple-CPU.srcs/sources_1/new/MultipleCycleCPU.v:43]
WARNING: [Synth 8-3295] tying undriven pin insmem:IDataIn[21] to constant 0 [C:/Users/43787/Desktop/Vivado/MultipleCPU-Basys3/Multiple-CPU/Multiple-CPU.srcs/sources_1/new/MultipleCycleCPU.v:43]
WARNING: [Synth 8-3295] tying undriven pin insmem:IDataIn[20] to constant 0 [C:/Users/43787/Desktop/Vivado/MultipleCPU-Basys3/Multiple-CPU/Multiple-CPU.srcs/sources_1/new/MultipleCycleCPU.v:43]
WARNING: [Synth 8-3295] tying undriven pin insmem:IDataIn[19] to constant 0 [C:/Users/43787/Desktop/Vivado/MultipleCPU-Basys3/Multiple-CPU/Multiple-CPU.srcs/sources_1/new/MultipleCycleCPU.v:43]
WARNING: [Synth 8-3295] tying undriven pin insmem:IDataIn[18] to constant 0 [C:/Users/43787/Desktop/Vivado/MultipleCPU-Basys3/Multiple-CPU/Multiple-CPU.srcs/sources_1/new/MultipleCycleCPU.v:43]
WARNING: [Synth 8-3295] tying undriven pin insmem:IDataIn[17] to constant 0 [C:/Users/43787/Desktop/Vivado/MultipleCPU-Basys3/Multiple-CPU/Multiple-CPU.srcs/sources_1/new/MultipleCycleCPU.v:43]
WARNING: [Synth 8-3295] tying undriven pin insmem:IDataIn[16] to constant 0 [C:/Users/43787/Desktop/Vivado/MultipleCPU-Basys3/Multiple-CPU/Multiple-CPU.srcs/sources_1/new/MultipleCycleCPU.v:43]
WARNING: [Synth 8-3295] tying undriven pin insmem:IDataIn[15] to constant 0 [C:/Users/43787/Desktop/Vivado/MultipleCPU-Basys3/Multiple-CPU/Multiple-CPU.srcs/sources_1/new/MultipleCycleCPU.v:43]
WARNING: [Synth 8-3295] tying undriven pin insmem:IDataIn[14] to constant 0 [C:/Users/43787/Desktop/Vivado/MultipleCPU-Basys3/Multiple-CPU/Multiple-CPU.srcs/sources_1/new/MultipleCycleCPU.v:43]
WARNING: [Synth 8-3295] tying undriven pin insmem:IDataIn[13] to constant 0 [C:/Users/43787/Desktop/Vivado/MultipleCPU-Basys3/Multiple-CPU/Multiple-CPU.srcs/sources_1/new/MultipleCycleCPU.v:43]
WARNING: [Synth 8-3295] tying undriven pin insmem:IDataIn[12] to constant 0 [C:/Users/43787/Desktop/Vivado/MultipleCPU-Basys3/Multiple-CPU/Multiple-CPU.srcs/sources_1/new/MultipleCycleCPU.v:43]
WARNING: [Synth 8-3295] tying undriven pin insmem:IDataIn[11] to constant 0 [C:/Users/43787/Desktop/Vivado/MultipleCPU-Basys3/Multiple-CPU/Multiple-CPU.srcs/sources_1/new/MultipleCycleCPU.v:43]
WARNING: [Synth 8-3295] tying undriven pin insmem:IDataIn[10] to constant 0 [C:/Users/43787/Desktop/Vivado/MultipleCPU-Basys3/Multiple-CPU/Multiple-CPU.srcs/sources_1/new/MultipleCycleCPU.v:43]
WARNING: [Synth 8-3295] tying undriven pin insmem:IDataIn[9] to constant 0 [C:/Users/43787/Desktop/Vivado/MultipleCPU-Basys3/Multiple-CPU/Multiple-CPU.srcs/sources_1/new/MultipleCycleCPU.v:43]
WARNING: [Synth 8-3295] tying undriven pin insmem:IDataIn[8] to constant 0 [C:/Users/43787/Desktop/Vivado/MultipleCPU-Basys3/Multiple-CPU/Multiple-CPU.srcs/sources_1/new/MultipleCycleCPU.v:43]
WARNING: [Synth 8-3295] tying undriven pin insmem:IDataIn[7] to constant 0 [C:/Users/43787/Desktop/Vivado/MultipleCPU-Basys3/Multiple-CPU/Multiple-CPU.srcs/sources_1/new/MultipleCycleCPU.v:43]
WARNING: [Synth 8-3295] tying undriven pin insmem:IDataIn[6] to constant 0 [C:/Users/43787/Desktop/Vivado/MultipleCPU-Basys3/Multiple-CPU/Multiple-CPU.srcs/sources_1/new/MultipleCycleCPU.v:43]
WARNING: [Synth 8-3295] tying undriven pin insmem:IDataIn[5] to constant 0 [C:/Users/43787/Desktop/Vivado/MultipleCPU-Basys3/Multiple-CPU/Multiple-CPU.srcs/sources_1/new/MultipleCycleCPU.v:43]
WARNING: [Synth 8-3295] tying undriven pin insmem:IDataIn[4] to constant 0 [C:/Users/43787/Desktop/Vivado/MultipleCPU-Basys3/Multiple-CPU/Multiple-CPU.srcs/sources_1/new/MultipleCycleCPU.v:43]
WARNING: [Synth 8-3295] tying undriven pin insmem:IDataIn[3] to constant 0 [C:/Users/43787/Desktop/Vivado/MultipleCPU-Basys3/Multiple-CPU/Multiple-CPU.srcs/sources_1/new/MultipleCycleCPU.v:43]
WARNING: [Synth 8-3295] tying undriven pin insmem:IDataIn[2] to constant 0 [C:/Users/43787/Desktop/Vivado/MultipleCPU-Basys3/Multiple-CPU/Multiple-CPU.srcs/sources_1/new/MultipleCycleCPU.v:43]
WARNING: [Synth 8-3295] tying undriven pin insmem:IDataIn[1] to constant 0 [C:/Users/43787/Desktop/Vivado/MultipleCPU-Basys3/Multiple-CPU/Multiple-CPU.srcs/sources_1/new/MultipleCycleCPU.v:43]
WARNING: [Synth 8-3295] tying undriven pin insmem:IDataIn[0] to constant 0 [C:/Users/43787/Desktop/Vivado/MultipleCPU-Basys3/Multiple-CPU/Multiple-CPU.srcs/sources_1/new/MultipleCycleCPU.v:43]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 345.680 ; gain = 174.023
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/43787/Desktop/Vivado/MultipleCPU-Basys3/Multiple-CPU/Multiple-CPU.srcs/constrs_1/new/MultipleCycleCPUBasys.xdc]
Finished Parsing XDC File [C:/Users/43787/Desktop/Vivado/MultipleCPU-Basys3/Multiple-CPU/Multiple-CPU.srcs/constrs_1/new/MultipleCycleCPUBasys.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/43787/Desktop/Vivado/MultipleCPU-Basys3/Multiple-CPU/Multiple-CPU.srcs/constrs_1/new/MultipleCycleCPUBasys.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/MultipleCPUBasys_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/MultipleCPUBasys_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 633.586 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 633.586 ; gain = 461.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 633.586 ; gain = 461.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 633.586 ; gain = 461.930
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'State_reg' in module 'ControlUnit'
INFO: [Synth 8-5546] ROM "DBDataSrc0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "ALUOp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "PCWre" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "IRWre0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Register_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [C:/Users/43787/Desktop/Vivado/MultipleCPU-Basys3/Multiple-CPU/Multiple-CPU.srcs/sources_1/new/ALU.v:32]
WARNING: [Synth 8-327] inferring latch for variable 'IDataOut_reg' [C:/Users/43787/Desktop/Vivado/MultipleCPU-Basys3/Multiple-CPU/Multiple-CPU.srcs/sources_1/new/InstructionMemory.v:40]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE0 |                              001 |                              001
                 iSTATE1 |                              010 |                              010
                 iSTATE2 |                              011 |                              100
                 iSTATE3 |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'State_reg' using encoding 'sequential' in module 'ControlUnit'
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [C:/Users/43787/Desktop/Vivado/MultipleCPU-Basys3/Multiple-CPU/Multiple-CPU.srcs/sources_1/new/DispData.v:45]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 633.586 ; gain = 461.930
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 67    
	   4 Input     32 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 384   
	  16 Input      7 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	  14 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 67    
	   5 Input      1 Bit        Muxes := 132   
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module PressKey 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module PC 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module InstructionMemory 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
Module ControlUnit 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	  14 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 4     
Module selector_3to1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
Module selector_2to1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module RegisterFile 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 62    
	   2 Input      1 Bit        Muxes := 63    
Module NextPC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
Module DataMemory 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 384   
	   5 Input      1 Bit        Muxes := 128   
Module MultipleCycleCPU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module DispData 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      1 Bit        Muxes := 1     
Module display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	  16 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 633.586 ; gain = 461.930
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 633.586 ; gain = 461.930
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 633.586 ; gain = 461.930

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------------+------------+---------------+----------------+
|Module Name       | RTL Object | Depth x Width | Implemented As | 
+------------------+------------+---------------+----------------+
|InstructionMemory | rom        | 128x8         | LUT            | 
|InstructionMemory | rom__1     | 128x8         | LUT            | 
|InstructionMemory | rom__2     | 128x8         | LUT            | 
|InstructionMemory | rom__3     | 128x8         | LUT            | 
|MultipleCPUBasys  | rom        | 128x8         | LUT            | 
|MultipleCPUBasys  | rom__4     | 128x8         | LUT            | 
|MultipleCPUBasys  | rom__5     | 128x8         | LUT            | 
|MultipleCPUBasys  | rom__6     | 128x8         | LUT            | 
+------------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\myCPU/insmem/IDataOut_reg[31] ) is unused and will be removed from module MultipleCPUBasys.
WARNING: [Synth 8-3332] Sequential element (\myCPU/insmem/IDataOut_reg[30] ) is unused and will be removed from module MultipleCPUBasys.
WARNING: [Synth 8-3332] Sequential element (\myCPU/insmem/IDataOut_reg[29] ) is unused and will be removed from module MultipleCPUBasys.
WARNING: [Synth 8-3332] Sequential element (\myCPU/insmem/IDataOut_reg[28] ) is unused and will be removed from module MultipleCPUBasys.
WARNING: [Synth 8-3332] Sequential element (\myCPU/insmem/IDataOut_reg[27] ) is unused and will be removed from module MultipleCPUBasys.
WARNING: [Synth 8-3332] Sequential element (\myCPU/insmem/IDataOut_reg[26] ) is unused and will be removed from module MultipleCPUBasys.
WARNING: [Synth 8-3332] Sequential element (\myCPU/insmem/IDataOut_reg[25] ) is unused and will be removed from module MultipleCPUBasys.
WARNING: [Synth 8-3332] Sequential element (\myCPU/insmem/IDataOut_reg[24] ) is unused and will be removed from module MultipleCPUBasys.
WARNING: [Synth 8-3332] Sequential element (\myCPU/insmem/IDataOut_reg[23] ) is unused and will be removed from module MultipleCPUBasys.
WARNING: [Synth 8-3332] Sequential element (\myCPU/insmem/IDataOut_reg[22] ) is unused and will be removed from module MultipleCPUBasys.
WARNING: [Synth 8-3332] Sequential element (\myCPU/insmem/IDataOut_reg[21] ) is unused and will be removed from module MultipleCPUBasys.
WARNING: [Synth 8-3332] Sequential element (\myCPU/insmem/IDataOut_reg[20] ) is unused and will be removed from module MultipleCPUBasys.
WARNING: [Synth 8-3332] Sequential element (\myCPU/insmem/IDataOut_reg[19] ) is unused and will be removed from module MultipleCPUBasys.
WARNING: [Synth 8-3332] Sequential element (\myCPU/insmem/IDataOut_reg[18] ) is unused and will be removed from module MultipleCPUBasys.
WARNING: [Synth 8-3332] Sequential element (\myCPU/insmem/IDataOut_reg[17] ) is unused and will be removed from module MultipleCPUBasys.
WARNING: [Synth 8-3332] Sequential element (\myCPU/insmem/IDataOut_reg[16] ) is unused and will be removed from module MultipleCPUBasys.
WARNING: [Synth 8-3332] Sequential element (\myCPU/insmem/IDataOut_reg[15] ) is unused and will be removed from module MultipleCPUBasys.
WARNING: [Synth 8-3332] Sequential element (\myCPU/insmem/IDataOut_reg[14] ) is unused and will be removed from module MultipleCPUBasys.
WARNING: [Synth 8-3332] Sequential element (\myCPU/insmem/IDataOut_reg[13] ) is unused and will be removed from module MultipleCPUBasys.
WARNING: [Synth 8-3332] Sequential element (\myCPU/insmem/IDataOut_reg[12] ) is unused and will be removed from module MultipleCPUBasys.
WARNING: [Synth 8-3332] Sequential element (\myCPU/insmem/IDataOut_reg[11] ) is unused and will be removed from module MultipleCPUBasys.
WARNING: [Synth 8-3332] Sequential element (\myCPU/insmem/IDataOut_reg[10] ) is unused and will be removed from module MultipleCPUBasys.
WARNING: [Synth 8-3332] Sequential element (\myCPU/insmem/IDataOut_reg[9] ) is unused and will be removed from module MultipleCPUBasys.
WARNING: [Synth 8-3332] Sequential element (\myCPU/insmem/IDataOut_reg[8] ) is unused and will be removed from module MultipleCPUBasys.
WARNING: [Synth 8-3332] Sequential element (\myCPU/insmem/IDataOut_reg[7] ) is unused and will be removed from module MultipleCPUBasys.
WARNING: [Synth 8-3332] Sequential element (\myCPU/insmem/IDataOut_reg[6] ) is unused and will be removed from module MultipleCPUBasys.
WARNING: [Synth 8-3332] Sequential element (\myCPU/insmem/IDataOut_reg[5] ) is unused and will be removed from module MultipleCPUBasys.
WARNING: [Synth 8-3332] Sequential element (\myCPU/insmem/IDataOut_reg[4] ) is unused and will be removed from module MultipleCPUBasys.
WARNING: [Synth 8-3332] Sequential element (\myCPU/insmem/IDataOut_reg[3] ) is unused and will be removed from module MultipleCPUBasys.
WARNING: [Synth 8-3332] Sequential element (\myCPU/insmem/IDataOut_reg[2] ) is unused and will be removed from module MultipleCPUBasys.
WARNING: [Synth 8-3332] Sequential element (\myCPU/insmem/IDataOut_reg[1] ) is unused and will be removed from module MultipleCPUBasys.
WARNING: [Synth 8-3332] Sequential element (\myCPU/insmem/IDataOut_reg[0] ) is unused and will be removed from module MultipleCPUBasys.
WARNING: [Synth 8-3332] Sequential element (\myCPU/aluoutdr/dataOut_reg[31] ) is unused and will be removed from module MultipleCPUBasys.
WARNING: [Synth 8-3332] Sequential element (\myCPU/aluoutdr/dataOut_reg[30] ) is unused and will be removed from module MultipleCPUBasys.
WARNING: [Synth 8-3332] Sequential element (\myCPU/aluoutdr/dataOut_reg[29] ) is unused and will be removed from module MultipleCPUBasys.
WARNING: [Synth 8-3332] Sequential element (\myCPU/aluoutdr/dataOut_reg[28] ) is unused and will be removed from module MultipleCPUBasys.
WARNING: [Synth 8-3332] Sequential element (\myCPU/aluoutdr/dataOut_reg[27] ) is unused and will be removed from module MultipleCPUBasys.
WARNING: [Synth 8-3332] Sequential element (\myCPU/aluoutdr/dataOut_reg[26] ) is unused and will be removed from module MultipleCPUBasys.
WARNING: [Synth 8-3332] Sequential element (\myCPU/aluoutdr/dataOut_reg[25] ) is unused and will be removed from module MultipleCPUBasys.
WARNING: [Synth 8-3332] Sequential element (\myCPU/aluoutdr/dataOut_reg[24] ) is unused and will be removed from module MultipleCPUBasys.
WARNING: [Synth 8-3332] Sequential element (\myCPU/aluoutdr/dataOut_reg[23] ) is unused and will be removed from module MultipleCPUBasys.
WARNING: [Synth 8-3332] Sequential element (\myCPU/aluoutdr/dataOut_reg[22] ) is unused and will be removed from module MultipleCPUBasys.
WARNING: [Synth 8-3332] Sequential element (\myCPU/aluoutdr/dataOut_reg[21] ) is unused and will be removed from module MultipleCPUBasys.
WARNING: [Synth 8-3332] Sequential element (\myCPU/aluoutdr/dataOut_reg[20] ) is unused and will be removed from module MultipleCPUBasys.
WARNING: [Synth 8-3332] Sequential element (\myCPU/aluoutdr/dataOut_reg[19] ) is unused and will be removed from module MultipleCPUBasys.
WARNING: [Synth 8-3332] Sequential element (\myCPU/aluoutdr/dataOut_reg[18] ) is unused and will be removed from module MultipleCPUBasys.
WARNING: [Synth 8-3332] Sequential element (\myCPU/aluoutdr/dataOut_reg[17] ) is unused and will be removed from module MultipleCPUBasys.
WARNING: [Synth 8-3332] Sequential element (\myCPU/aluoutdr/dataOut_reg[16] ) is unused and will be removed from module MultipleCPUBasys.
WARNING: [Synth 8-3332] Sequential element (\myCPU/aluoutdr/dataOut_reg[15] ) is unused and will be removed from module MultipleCPUBasys.
WARNING: [Synth 8-3332] Sequential element (\myCPU/aluoutdr/dataOut_reg[14] ) is unused and will be removed from module MultipleCPUBasys.
WARNING: [Synth 8-3332] Sequential element (\myCPU/aluoutdr/dataOut_reg[13] ) is unused and will be removed from module MultipleCPUBasys.
WARNING: [Synth 8-3332] Sequential element (\myCPU/aluoutdr/dataOut_reg[12] ) is unused and will be removed from module MultipleCPUBasys.
WARNING: [Synth 8-3332] Sequential element (\myCPU/aluoutdr/dataOut_reg[11] ) is unused and will be removed from module MultipleCPUBasys.
WARNING: [Synth 8-3332] Sequential element (\myCPU/aluoutdr/dataOut_reg[10] ) is unused and will be removed from module MultipleCPUBasys.
WARNING: [Synth 8-3332] Sequential element (\myCPU/aluoutdr/dataOut_reg[9] ) is unused and will be removed from module MultipleCPUBasys.
WARNING: [Synth 8-3332] Sequential element (\myCPU/aluoutdr/dataOut_reg[8] ) is unused and will be removed from module MultipleCPUBasys.
WARNING: [Synth 8-3332] Sequential element (\myCPU/aluoutdr/dataOut_reg[7] ) is unused and will be removed from module MultipleCPUBasys.
WARNING: [Synth 8-3332] Sequential element (\myclock/temp_reg[18] ) is unused and will be removed from module MultipleCPUBasys.
WARNING: [Synth 8-3332] Sequential element (\myclock/temp_reg[19] ) is unused and will be removed from module MultipleCPUBasys.
WARNING: [Synth 8-3332] Sequential element (\myclock/temp_reg[20] ) is unused and will be removed from module MultipleCPUBasys.
WARNING: [Synth 8-3332] Sequential element (\myclock/temp_reg[21] ) is unused and will be removed from module MultipleCPUBasys.
WARNING: [Synth 8-3332] Sequential element (\myclock/temp_reg[22] ) is unused and will be removed from module MultipleCPUBasys.
WARNING: [Synth 8-3332] Sequential element (\myclock/temp_reg[23] ) is unused and will be removed from module MultipleCPUBasys.
WARNING: [Synth 8-3332] Sequential element (\myclock/temp_reg[24] ) is unused and will be removed from module MultipleCPUBasys.
WARNING: [Synth 8-3332] Sequential element (\myclock/temp_reg[25] ) is unused and will be removed from module MultipleCPUBasys.
WARNING: [Synth 8-3332] Sequential element (\myCPU/pc/IAddress_reg_rep[31] ) is unused and will be removed from module MultipleCPUBasys.
WARNING: [Synth 8-3332] Sequential element (\myCPU/pc/IAddress_reg_rep[30] ) is unused and will be removed from module MultipleCPUBasys.
WARNING: [Synth 8-3332] Sequential element (\myCPU/pc/IAddress_reg_rep[29] ) is unused and will be removed from module MultipleCPUBasys.
WARNING: [Synth 8-3332] Sequential element (\myCPU/pc/IAddress_reg_rep[28] ) is unused and will be removed from module MultipleCPUBasys.
WARNING: [Synth 8-3332] Sequential element (\myCPU/pc/IAddress_reg_rep[27] ) is unused and will be removed from module MultipleCPUBasys.
WARNING: [Synth 8-3332] Sequential element (\myCPU/pc/IAddress_reg_rep[26] ) is unused and will be removed from module MultipleCPUBasys.
WARNING: [Synth 8-3332] Sequential element (\myCPU/pc/IAddress_reg_rep[25] ) is unused and will be removed from module MultipleCPUBasys.
WARNING: [Synth 8-3332] Sequential element (\myCPU/pc/IAddress_reg_rep[24] ) is unused and will be removed from module MultipleCPUBasys.
WARNING: [Synth 8-3332] Sequential element (\myCPU/pc/IAddress_reg_rep[23] ) is unused and will be removed from module MultipleCPUBasys.
WARNING: [Synth 8-3332] Sequential element (\myCPU/pc/IAddress_reg_rep[22] ) is unused and will be removed from module MultipleCPUBasys.
WARNING: [Synth 8-3332] Sequential element (\myCPU/pc/IAddress_reg_rep[21] ) is unused and will be removed from module MultipleCPUBasys.
WARNING: [Synth 8-3332] Sequential element (\myCPU/pc/IAddress_reg_rep[20] ) is unused and will be removed from module MultipleCPUBasys.
WARNING: [Synth 8-3332] Sequential element (\myCPU/pc/IAddress_reg_rep[19] ) is unused and will be removed from module MultipleCPUBasys.
WARNING: [Synth 8-3332] Sequential element (\myCPU/pc/IAddress_reg_rep[18] ) is unused and will be removed from module MultipleCPUBasys.
WARNING: [Synth 8-3332] Sequential element (\myCPU/pc/IAddress_reg_rep[17] ) is unused and will be removed from module MultipleCPUBasys.
WARNING: [Synth 8-3332] Sequential element (\myCPU/pc/IAddress_reg_rep[16] ) is unused and will be removed from module MultipleCPUBasys.
WARNING: [Synth 8-3332] Sequential element (\myCPU/pc/IAddress_reg_rep[15] ) is unused and will be removed from module MultipleCPUBasys.
WARNING: [Synth 8-3332] Sequential element (\myCPU/pc/IAddress_reg_rep[14] ) is unused and will be removed from module MultipleCPUBasys.
WARNING: [Synth 8-3332] Sequential element (\myCPU/pc/IAddress_reg_rep[13] ) is unused and will be removed from module MultipleCPUBasys.
WARNING: [Synth 8-3332] Sequential element (\myCPU/pc/IAddress_reg_rep[12] ) is unused and will be removed from module MultipleCPUBasys.
WARNING: [Synth 8-3332] Sequential element (\myCPU/pc/IAddress_reg_rep[11] ) is unused and will be removed from module MultipleCPUBasys.
WARNING: [Synth 8-3332] Sequential element (\myCPU/pc/IAddress_reg_rep[10] ) is unused and will be removed from module MultipleCPUBasys.
WARNING: [Synth 8-3332] Sequential element (\myCPU/pc/IAddress_reg_rep[9] ) is unused and will be removed from module MultipleCPUBasys.
WARNING: [Synth 8-3332] Sequential element (\myCPU/pc/IAddress_reg_rep[8] ) is unused and will be removed from module MultipleCPUBasys.
WARNING: [Synth 8-3332] Sequential element (\myCPU/pc/IAddress_reg_rep[7] ) is unused and will be removed from module MultipleCPUBasys.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/regfile /\Register_reg[0][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/regfile /\Register_reg[0][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/regfile /\Register_reg[0][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/regfile /\Register_reg[0][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/regfile /\Register_reg[0][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/regfile /\Register_reg[0][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/regfile /\Register_reg[0][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/regfile /\Register_reg[0][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/regfile /\Register_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/regfile /\Register_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/regfile /\Register_reg[0][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/regfile /\Register_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/regfile /\Register_reg[0][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/regfile /\Register_reg[0][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/regfile /\Register_reg[0][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/regfile /\Register_reg[0][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/regfile /\Register_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/regfile /\Register_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/regfile /\Register_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/regfile /\Register_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/regfile /\Register_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/regfile /\Register_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/regfile /\Register_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/regfile /\Register_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/regfile /\Register_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/regfile /\Register_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/regfile /\Register_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/regfile /\Register_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/regfile /\Register_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/regfile /\Register_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/regfile /\Register_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/regfile /\Register_reg[0][0] )
WARNING: [Synth 8-3332] Sequential element (\Register_reg[0][31] ) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (\Register_reg[0][30] ) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (\Register_reg[0][29] ) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (\Register_reg[0][28] ) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (\Register_reg[0][27] ) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (\Register_reg[0][26] ) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (\Register_reg[0][25] ) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (\Register_reg[0][24] ) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (\Register_reg[0][23] ) is unused and will be removed from module RegisterFile.
WARNING: [Synth 8-3332] Sequential element (\Register_reg[0][22] ) is unused and will be removed from module RegisterFile.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:00:52 . Memory (MB): peak = 778.199 ; gain = 606.543
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:47 ; elapsed = 00:00:52 . Memory (MB): peak = 778.199 ; gain = 606.543

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:58 ; elapsed = 00:01:03 . Memory (MB): peak = 778.199 ; gain = 606.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:59 ; elapsed = 00:01:05 . Memory (MB): peak = 778.199 ; gain = 606.543
---------------------------------------------------------------------------------
Finished Parallel Timing Optimization  : Time (s): cpu = 00:00:59 ; elapsed = 00:01:05 . Memory (MB): peak = 778.199 ; gain = 606.543

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:59 ; elapsed = 00:01:05 . Memory (MB): peak = 778.199 ; gain = 606.543
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:02 ; elapsed = 00:01:08 . Memory (MB): peak = 778.199 ; gain = 606.543
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:04 ; elapsed = 00:01:09 . Memory (MB): peak = 778.199 ; gain = 606.543
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:04 ; elapsed = 00:01:09 . Memory (MB): peak = 778.199 ; gain = 606.543
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:04 ; elapsed = 00:01:10 . Memory (MB): peak = 778.199 ; gain = 606.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:04 ; elapsed = 00:01:10 . Memory (MB): peak = 778.199 ; gain = 606.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:05 ; elapsed = 00:01:11 . Memory (MB): peak = 778.199 ; gain = 606.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:05 ; elapsed = 00:01:11 . Memory (MB): peak = 778.199 ; gain = 606.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    41|
|3     |LUT1   |    68|
|4     |LUT2   |   115|
|5     |LUT3   |  1519|
|6     |LUT4   |   115|
|7     |LUT5   |  1640|
|8     |LUT6   |  2847|
|9     |MUXF7  |   555|
|10    |MUXF8  |    40|
|11    |FDCE   |    62|
|12    |FDRE   |  1628|
|13    |FDSE   |   544|
|14    |LD     |    16|
|15    |IBUF   |     6|
|16    |OBUF   |    11|
+------+-------+------+

Report Instance Areas: 
+------+-------------+-----------------+------+
|      |Instance     |Module           |Cells |
+------+-------------+-----------------+------+
|1     |top          |                 |  9209|
|2     |  myCPU      |MultipleCycleCPU |  9104|
|3     |    adr      |ADR              |    51|
|4     |    alu      |ALU              |    40|
|5     |    aluoutdr |ALUOutDR         |   406|
|6     |    bdr      |BDR              |  2088|
|7     |    cu       |ControlUnit      |   176|
|8     |    datamem  |DataMemory       |  2829|
|9     |    dbdr     |DBDR             |   193|
|10    |    ir       |IR               |  1233|
|11    |    next     |NextPC           |    38|
|12    |    pc       |PC               |   207|
|13    |    regfile  |RegisterFile     |  1843|
|14    |  myclock    |CLOCK            |    41|
|15    |  mykey      |PressKey         |     1|
|16    |  mymux      |display          |     8|
|17    |  myshift    |DispData         |    28|
+------+-------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:05 ; elapsed = 00:01:11 . Memory (MB): peak = 778.199 ; gain = 606.543
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 124 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:52 ; elapsed = 00:01:01 . Memory (MB): peak = 778.199 ; gain = 272.820
Synthesis Optimization Complete : Time (s): cpu = 00:01:05 ; elapsed = 00:01:11 . Memory (MB): peak = 778.199 ; gain = 606.543
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 63 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 8 inverter(s) to 2171 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  LD => LDCE: 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
137 Infos, 139 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:07 ; elapsed = 00:01:11 . Memory (MB): peak = 778.199 ; gain = 573.281
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 778.199 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jun 23 17:43:22 2018...
