(S (NP (DT The) (ADJP (NN section-carry) (VBN based)) (JJ carry) (JJ lookahead) (NN adder) (PRN (-LRB- -LRB-) (NP (NNP SCBCLA)) (-RRB- -RRB-)) (NN architecture)) (VP (VBD was) (VP (VBN proposed) (PP (IN as) (NP (NP (DT an) (JJ efficient) (NN alternative)) (PP (TO to) (NP (DT the) (JJ conventional) (NN carry) (JJ lookahead) (NN adder) (PRN (-LRB- -LRB-) (NNP CCLA) (-RRB- -RRB-)) (NN architecture))) (PP (IN for) (NP (NP (DT the) (JJ physical) (NN implementation)) (PP (IN of) (NP (NN computer) (NN arithmetic))))))))) (. .))
(S (PP (IN In) (NP (JJ previous) (JJ related) (NNS works))) (, ,) (NP (NP (JJ self-timed) (NNP SCBCLA) (NNS architectures)) (CC and) (NP (JJ synchronous) (NNP SCBCLA) (NNS architectures))) (VP (VBD were) (VP (VBN realized) (S (VP (VBG using) (NP (NP (JJ standard) (NNS cells)) (CC and) (NP (NNP FPGAs))))))) (. .))
(S (PP (IN In) (NP (DT this) (NN work))) (, ,) (NP (PRP we)) (VP (VBP deal) (PP (IN with) (NP (NP (JJ improved) (NNS realizations)) (PP (IN of) (NP (NP (JJ synchronous) (NNP SCBCLA) (NNS architectures)) (VP (VBN designed) (PP (IN in) (NP (DT a) (JJ semi-custom) (NN fashion))) (S (VP (VBG using) (NP (JJ standard) (NNS cells)))))))))) (. .))
(S (NP (DT The) (NN improvement)) (VP (VBZ is) (VP (VBN quantified) (PP (IN in) (NP (NP (NNS terms)) (PP (IN of) (NP (NP (NP (NP (DT a) (NN figure)) (PP (IN of) (NP (NN merit)))) (PRN (-LRB- -LRB-) (NP (NNP FOM)) (-RRB- -RRB-))) (, ,) (SBAR (WHADVP (WRB where)) (S (NP (DT the) (NNP FOM)) (VP (VBZ is) (VP (VBN defined) (PP (IN as) (NP (NP (DT the) (JJ inverse) (NN product)) (PP (IN of) (NP (NN power) (, ,) (NN delay) (CC and) (NN area))))))))))))))) (. .))
(S (SBAR (IN Since) (S (NP (NP (NN power) (, ,) (NN delay) (CC and) (NN area)) (PP (IN of) (NP (JJ digital) (NNS designs)))) (VP (VBP are) (ADJP (JJ desirable) (S (VP (TO to) (VP (VB be) (VP (VBN minimized))))))))) (, ,) (NP (DT the) (NNP FOM)) (VP (VBZ is) (ADJP (JJ desirable) (S (VP (TO to) (VP (VB be) (VP (VBN maximized))))))) (. .))
(S (S (VP (VBG Starting) (PP (IN from) (NP (DT an) (JJ efficient) (JJ conventional) (NN carry) (JJ lookahead) (NN generator))))) (, ,) (NP (PRP we)) (VP (VBP show) (SBAR (WHADVP (WRB how)) (S (NP (DT an) (VBN optimized) (ADJP (NN section-carry) (VBN based)) (JJ carry) (JJ lookahead) (NN generator)) (VP (VBZ is) (VP (VBN realized)))))) (. .))
(S (PP (IN In) (NP (NP (NN comparison)) (PP (IN with) (NP (NP (PRP$ our) (JJ recent) (NN work)) (VP (VBG dealing) (PP (IN with) (NP (NP (JJ standard) (ADJP (NNS cells) (VBN based)) (NN implementation)) (PP (IN of) (NP (NNP SCBCLAs))) (SBAR (S (VP (TO to) (VP (VB perform) (NP (NP (JJ 32-bit) (NN addition)) (PP (IN of) (NP (CD two) (JJ binary) (NNS operands))))))))))))))) (, ,) (NP (PRP we)) (VP (VBP show) (PP (IN in) (NP (DT this) (NN work))) (SBAR (WDT that) (S (PP (IN with) (NP (VBN improved) (ADJP (NN section-carry) (VBN based)) (JJ carry) (JJ lookahead) (NNS generators))) (, ,) (NP (DT the) (VBG resulting) (NNP SCBCLAs)) (VP (NN exhibit) (NP (NP (JJ significant) (NNS improvements)) (PP (IN in) (NP (NNP FOM)))))))) (. .))
(S (PP (VBN Compared) (PP (TO to) (NP (DT the) (JJR earlier) (JJ optimized) (JJ hybrid) (NNP SCBCLA)))) (, ,) (NP (DT the) (VBN proposed) (JJ optimized) (JJ hybrid) (NNP SCBCLA)) (VP (VBZ improves) (NP (DT the) (NNP FOM)) (PP (IN by) (NP (CD 88.3) (NN %)))) (. .))
(S (NP (RB Even) (DT the) (JJ optimized) (JJ hybrid) (NNP CCLA)) (VP (NNS features) (NP (NP (NN improvement)) (PP (IN in) (NP (NNP FOM))) (PP (IN by) (NP (CD 77.3) (NN %))) (PP (IN over) (NP (DT the) (JJR earlier) (JJ optimized) (JJ hybrid) (NNP CCLA))))) (. .))
(S (ADVP (RB However)) (, ,) (NP (DT the) (VBN proposed) (JJ optimized) (JJ hybrid) (NNP SCBCLA)) (VP (VP (VBZ is) (ADVP (RB still)) (NP (DT the) (NN winner))) (CC and) (VP (VBZ has) (NP (NP (DT a) (JJR better) (NNP FOM)) (PP (IN than) (NP (DT the) (ADJP (RB currently) (VBN optimized)) (JJ hybrid) (NNP CCLA))) (PP (IN by) (NP (CD 15.3) (NN %)))))) (. .))
(S (NP (PDT All) (DT the) (NNP CCLAs) (CC and) (NNP SCBCLAs)) (VP (VBP are) (VP (VBN implemented) (S (VP (TO to) (VP (VB realize) (NP (JJ 32-bit) (JJ dual-operand) (JJ binary) (NN addition)) (S (VP (VBG using) (NP (DT a) (CD 32/28nm) (NNP CMOS) (NN process))))))))) (. .))
