static int T_1 F_1 ( char * V_1 )\r\n{\r\nif ( ! strcmp ( L_1 , V_1 ) )\r\nV_2 = V_3 ;\r\nelse if ( strcmp ( L_2 , V_1 ) )\r\nF_2 ( L_3 , V_1 ) ;\r\nreturn 1 ;\r\n}\r\nenum V_4 F_3 ( void )\r\n{\r\nreturn V_2 ;\r\n}\r\nstatic int F_4 ( struct V_5 * V_6 , int V_7 )\r\n{\r\nF_5 ( F_6 ( V_8 ) , ! V_7 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_7 ( struct V_5 * V_6 )\r\n{\r\nreturn F_8 ( F_6 ( V_9 ) ) ;\r\n}\r\nstatic int F_9 ( struct V_5 * V_6 , T_2 V_10 ,\r\nvoid * V_11 )\r\n{\r\nint V_12 ;\r\nV_12 = F_10 ( V_13 , L_4 ) ;\r\nif ( V_12 )\r\nreturn V_12 ;\r\nF_11 ( V_13 ) ;\r\n#ifdef F_12\r\nV_12 = F_10 ( V_14 , L_5 ) ;\r\nif ( V_12 )\r\ngoto V_15;\r\nF_11 ( V_14 ) ;\r\n#endif\r\nV_12 = F_13 ( F_14 ( F_6 ( V_16 ) ) , V_10 ,\r\nV_17 , L_4 , V_11 ) ;\r\nif ( V_12 )\r\ngoto V_18;\r\nreturn 0 ;\r\nV_18:\r\n#ifdef F_12\r\nF_15 ( V_14 ) ;\r\nV_15:\r\n#endif\r\nF_15 ( V_13 ) ;\r\nreturn V_12 ;\r\n}\r\nstatic void F_16 ( struct V_5 * V_6 , void * V_11 )\r\n{\r\nF_17 ( F_14 ( F_6 ( V_16 ) ) , V_11 ) ;\r\nF_15 ( V_13 ) ;\r\nF_15 ( V_14 ) ;\r\n}\r\nstatic int T_1 F_18 ( void )\r\n{\r\nint V_19 , V_12 = - V_20 ;\r\nstruct V_21 * V_22 = F_19 ( & V_23 ) ;\r\nif ( F_20 ( V_22 ) )\r\nreturn F_21 ( V_22 ) ;\r\nV_19 = F_22 ( & V_22 -> V_6 ,\r\nV_24 , V_24 ,\r\nV_25 ,\r\nV_26 | V_27 ) ;\r\nif ( ! ( V_19 & V_26 ) )\r\ngoto V_28;\r\nV_12 = F_23 ( V_22 ) ;\r\nif ( V_12 )\r\nV_28:\r\nF_24 ( V_22 ) ;\r\nreturn V_12 ;\r\n}\r\nstatic int F_25 ( struct V_21 * V_22 )\r\n{\r\nreturn F_26 ( V_22 -> V_29 , V_30 ) ;\r\n}\r\nstatic int F_27 ( struct V_21 * V_22 )\r\n{\r\nreturn F_26 ( V_22 -> V_29 , V_30 ) ;\r\n}\r\nstatic int T_1 F_28 ( char * V_31 )\r\n{\r\nif ( ! strcmp ( V_31 , L_6 ) )\r\nV_32 = true ;\r\nelse if ( ! strcmp ( V_31 , L_7 ) )\r\nV_32 = false ;\r\nelse\r\nF_29 ( L_8\r\nL_9 ) ;\r\nreturn 1 ;\r\n}\r\nstatic void T_1 F_30 ( void )\r\n{\r\nint V_12 ;\r\nF_31 () ;\r\nF_32 ( 0 , V_33 , F_33 ( V_33 ) ) ;\r\nF_34 ( V_34 , 1 ) ;\r\nF_35 ( V_35 , F_33 ( V_35 ) ,\r\nL_10 ) ;\r\n#define F_36 (PAD_CTL_DRV_MAX | PAD_CTL_SRE_FAST | PAD_CTL_HYS_CMOS \\r\n| PAD_CTL_ODE_CMOS | PAD_CTL_100K_PU)\r\nF_37 ( V_36 , F_36 ) ;\r\nF_37 ( V_37 , F_36 ) ;\r\nF_37 ( V_38 , F_36 ) ;\r\nF_37 ( V_39 , F_36 ) ;\r\nF_37 ( V_40 , F_36 ) ;\r\nF_37 ( V_41 , F_36 ) ;\r\nF_37 ( V_42 , F_36 ) ;\r\nF_37 ( V_43 , F_36 ) ;\r\nF_37 ( V_44 , F_36 ) ;\r\nF_37 ( V_45 , F_36 ) ;\r\nF_37 ( V_46 , F_36 ) ;\r\nF_37 ( V_47 , F_36 ) ;\r\nif ( F_3 () == V_3 )\r\nF_35 ( V_48 ,\r\nF_33 ( V_48 ) , L_11 ) ;\r\nelse\r\nF_35 ( V_49 ,\r\nF_33 ( V_49 ) ,\r\nL_11 ) ;\r\nF_38 ( V_50 , F_33 ( V_50 ) ) ;\r\nF_39 () ;\r\nF_40 ( & V_51 ) ;\r\nF_41 ( & V_51 ) ;\r\nF_42 ( & V_51 ) ;\r\nF_43 () ;\r\nV_12 = F_10 ( F_6 ( V_52 ) , L_12 ) ;\r\nif ( V_12 )\r\nF_2 ( L_13 ) ;\r\nelse {\r\nF_11 ( F_6 ( V_52 ) ) ;\r\nV_53 [ 1 ] . V_54 =\r\nF_14 ( F_6 ( V_52 ) ) ;\r\nV_53 [ 1 ] . V_55 =\r\nF_14 ( F_6 ( V_52 ) ) ;\r\nF_44 ( & V_56 ) ;\r\n}\r\nF_45 ( 1 , V_57 ,\r\nF_33 ( V_57 ) ) ;\r\nF_46 ( & V_58 ) ;\r\nF_47 ( & V_59 ) ;\r\nF_48 ( & V_60 ) ;\r\nF_49 ( 0 , & V_61 ) ;\r\nF_50 () ;\r\nF_51 ( & V_62 ) ;\r\nV_12 = F_10 ( F_6 ( V_8 ) , L_14 ) ;\r\nif ( ! V_12 )\r\nF_52 ( F_6 ( V_8 ) , 1 ) ;\r\nelse\r\nV_63 . V_64 = NULL ;\r\nF_18 () ;\r\nV_65 [ 1 ] . V_54 =\r\nF_14 ( F_6 ( F_53 ( 48 , 105 ) ) ) ;\r\nV_65 [ 1 ] . V_55 =\r\nF_14 ( F_6 ( F_53 ( 48 , 105 ) ) ) ;\r\nF_44 ( & V_66 ) ;\r\nif ( V_32 ) {\r\nV_67 . V_68 = F_54 ( V_69 |\r\nV_70 ) ;\r\nif ( V_67 . V_68 )\r\nF_55 ( & V_67 ) ;\r\n}\r\nV_71 . V_68 = F_54 ( V_69 |\r\nV_70 ) ;\r\nif ( V_71 . V_68 )\r\nF_56 ( 2 , & V_71 ) ;\r\nif ( ! V_32 )\r\nF_57 ( & V_72 ) ;\r\n}\r\nstatic void T_1 F_58 ( void )\r\n{\r\nF_59 ( 26000000 ) ;\r\n}\r\nstatic void T_1 F_60 ( void )\r\n{\r\nV_24 = F_61 ( V_25 ,\r\nV_25 ) ;\r\n}\r\nstatic void T_1 F_62 ( void )\r\n{\r\nF_63 () ;\r\n}
