// Seed: 1802386279
module module_0 (
    id_1
);
  output wire id_1;
endmodule
module module_1 (
    output uwire id_0,
    output tri   id_1
);
  string id_3 = id_3;
  assign id_0 = 1;
  assign id_3 = "";
  wire id_4;
  module_0(
      id_4
  );
  assign id_1 = 1;
  wire id_5;
  wire id_6;
endmodule
module module_2 (
    output wor id_0
    , id_5,
    input tri1 id_1,
    output tri1 id_2,
    input supply1 id_3
);
  assign id_2 = id_5;
endmodule
module module_3 (
    output wire  id_0,
    input  wire  id_1,
    input  tri0  id_2,
    output tri   id_3,
    input  uwire id_4,
    input  tri0  id_5
);
  assign id_3 = 1 ? 1'b0 : id_2;
  module_2(
      id_3, id_5, id_0, id_1
  );
endmodule
