Information: Updating graph... (UID-83)
 
****************************************
Report : reference
Design : ensc450
Version: O-2018.06-SP5
Date   : Sun Apr 18 21:15:00 2021
****************************************

Attributes:
    b - black box (unknown)
   bo - allows boundary optimization
    d - dont_touch
   mo - map_only
    h - hierarchical
    n - noncombinational
    r - removable
    s - synthetic operator
    u - contains unmapped logic

Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
DMA_1_32_32                    2454.913977       1   2454.913977  h, n
INV_X1             NangateOpenCellLibrary
                                  0.532000       5      2.660000  
INV_X2             NangateOpenCellLibrary
                                  0.798000       2      1.596000  
INV_X4             NangateOpenCellLibrary
                                  1.330000       1      1.330000  
SRAM               SRAM       14884.000000       1  14884.000000  b, d
aesbuffer          aesbuffer  28202.117188       1  28202.117188  d
counter_32_4_1                 2234.932009       1   2234.932009  h, n
ubus_32_32_40001000_400017ff_20000000_2000000f_a0000000_a000000f_b0000000_b00000ff
                                668.723997       1    668.723997  h, n
-----------------------------------------------------------------------------
Total 8 references                                  48450.273170
1
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -transition_time
        -capacitance
Design : ensc450
Version: O-2018.06-SP5
Date   : Sun Apr 18 21:15:00 2021
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: EXT_BUSY (input port clocked by CLK)
  Endpoint: my_aes (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ensc450            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                          Cap     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.80       0.80 f
  EXT_BUSY (in)                                 1.80      1.00      0.00       0.80 f
  My_bus/M1_BUSY (ubus_32_32_40001000_400017ff_20000000_2000000f_a0000000_a000000f_b0000000_b00000ff)
                                                                    0.00       0.80 f
  My_bus/U634/ZN (AOI22_X1)                     1.87      0.19      0.49       1.29 r
  My_bus/U633/ZN (NOR3_X1)                      7.48      0.06      0.12       1.40 f
  My_bus/U625/ZN (AOI211_X1)                    3.94      0.21      0.37       1.77 r
  My_bus/U624/ZN (INV_X1)                      15.03      0.07      0.15       1.92 f
  My_bus/U621/ZN (NOR2_X1)                      1.95      0.06      0.15       2.07 r
  My_bus/U13/ZN (INV_X1)                        3.12      0.02      0.05       2.12 f
  My_bus/U14/ZN (INV_X2)                       76.51      0.32      0.37       2.49 r
  My_bus/U620/ZN (INV_X1)                       1.76      0.06      0.08       2.57 f
  My_bus/U619/ZN (OAI21_X1)                     1.95      0.07      0.10       2.67 r
  My_bus/U11/ZN (INV_X1)                        3.12      0.02      0.05       2.73 f
  My_bus/U12/ZN (INV_X2)                       73.98      0.31      0.36       3.09 r
  My_bus/U589/ZN (AOI22_X1)                    10.41      0.27      0.24       3.32 f
  My_bus/U588/ZN (AND4_X1)                      1.16      0.03      0.28       3.60 f
  My_bus/U587/ZN (AND2_X1)                      4.30      0.02      0.13       3.73 f
  My_bus/U586/ZN (AND4_X1)                      1.12      0.03      0.14       3.87 f
  My_bus/U577/ZN (AND4_X1)                      1.73      0.03      0.12       3.99 f
  My_bus/U576/ZN (NAND3_X1)                     5.79      0.07      0.12       4.11 r
  My_bus/U560/ZN (NAND2_X1)                     3.55      0.03      0.08       4.19 f
  My_bus/U559/ZN (INV_X1)                       7.99      0.07      0.11       4.30 r
  My_bus/U558/ZN (NOR2_X1)                     15.23      0.04      0.10       4.40 f
  My_bus/U21/ZN (INV_X8)                      156.12      0.17      0.29       4.69 r
  My_bus/U206/ZN (NOR2_X1)                      1.78      0.07      0.10       4.79 f
  My_bus/S2_ADDRBUS[31] (ubus_32_32_40001000_400017ff_20000000_2000000f_a0000000_a000000f_b0000000_b00000ff)
                                                                    0.00       4.79 f
  my_aes/addr_in[31] (aesbuffer)                          0.07      0.01       4.80 f
  data arrival time                                                            4.80

  clock CLK (rise edge)                                            15.00      15.00
  clock network delay (ideal)                                       0.00      15.00
  my_aes/clk (aesbuffer)                                            0.00      15.00 r
  library setup time                                               -7.99       7.01
  data required time                                                           7.01
  ------------------------------------------------------------------------------------
  data required time                                                           7.01
  data arrival time                                                           -4.80
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  2.21


1
Loading db file '/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/DB/NangateOpenCellLibrary_slow.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
Warning: Design has unannotated black box outputs. (PWR-428)
 
****************************************
Report : power
        -analysis_effort low
Design : ensc450
Version: O-2018.06-SP5
Date   : Sun Apr 18 21:15:01 2021
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/DB/NangateOpenCellLibrary_slow.db)
    aesbuffer (File: /local-scratch/localhome/escmc27/ensc450/Project/ensc450_system/vhdl/AES_Lib/aesbuffer_slow.db)
    SRAM (File: /CMC/setups/ensc450/Project/SRAM_Lib/SRAM.db)

Information: The library cell 'SRAM' in the library 'SRAM' is not characterized for internal power. (PWR-227)
Information: The library cell 'aesbuffer' in the library 'aesbuffer' is not characterized for internal power. (PWR-227)
Information: The design contains cells, other than constants and black boxes, that are not characterized for internal power. (PWR-228)

Operating Conditions: slow   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
ensc450                5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 0.95 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  = 143.5719 uW   (95%)
  Net Switching Power  =   7.3113 uW    (5%)
                         ---------
Total Dynamic Power    = 150.8833 uW  (100%)

Cell Leakage Power     =  74.6145 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.3684            0.0000            0.3684  (   0.16%)
clock_network      0.0000            0.0000        3.6593e+03            3.6593  (   1.62%)
register         141.6274            0.1116        2.1342e+04          163.0806  (  72.32%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      1.9449            6.8313        4.9614e+04           58.3898  (  25.89%)
--------------------------------------------------------------------------------------------------
Total            143.5723 uW         7.3113 uW     7.4615e+04 nW       225.4981 uW
1
