{
    "phy_tx_clk_v": {
        "PIO_DIRECTION": "INPUT",
        "ethernet":"txclk"
    }, 
    "phy_rx_clk_v": {
        "PIO_DIRECTION": "INPUT",
        "ethernet":"rxclk"
    },
    "phy_rx_data_v[0]":{
        "PIO_DIRECTION": "INPUT",
        "ethernet": "rxd0"
    },
    "phy_rx_data_v[1]": {
        "PIO_DIRECTION": "INPUT",
        "ethernet": "rxd1"
    },
    "phy_rx_data_v[2]": {
        "PIO_DIRECTION": "INPUT",
        "ethernet": "rxd2"
    },
    "phy_rx_data_v[3]": {
        "PIO_DIRECTION": "INPUT",
        "ethernet": "rxd3"
    },
    "phy_tx_data[0]": {
        "PIO_DIRECTION": "OUTPUT",
        "ethernet": "txd0"
    },
    "phy_tx_data[1]": {
        "PIO_DIRECTION": "OUTPUT",
        "ethernet": "txd1"
    },
    "phy_tx_data[2]": {
        "PIO_DIRECTION": "OUTPUT",
        "ethernet": "txd2"
    },
    "phy_tx_data[3]": {
        "PIO_DIRECTION": "OUTPUT",
        "ethernet": "txd3"
    },
    "phy_dv_v": {
        "PIO_DIRECTION": "INPUT",
        "ethernet": "rxdv"
    },
    "phy_rx_er_v": {
        "PIO_DIRECTION": "INPUT",
        "ethernet": "rxer"
    },
    "phy_tx_en": {
        "PIO_DIRECTION": "OUTPUT",
        "ethernet": "txen"
    },
    "phy_crs_v": {
        "PIO_DIRECTION": "INPUT",
        "ethernet": "crs"
    },
    "phy_col_v": {
        "PIO_DIRECTION": "INPUT",
        "ethernet": "col"
    },
    "phy_rst_n": {
        "PIO_DIRECTION": "OUTPUT",
        "ethernet": "reset_b"
    }
}
