var areaJSON={"columns":["", "ALUTs", "FFs", "RAMs", "DSPs", "MLABs", "Details"], "debug_enabled":"true", "type":"module", "total_percent":[7.40089, 4.92188, 2.96061, 7.00389, 3.57143], "total":[4473, 6488, 36, 4, 46], "name":"System", "max_resources":[109572, 219144, 514, 112, 5478], "children":[{"name":"bicg", "compute_units":1, "type":"function", "total_percent":[7.40089, 4.92188, 2.96061, 7.00389, 3.57143], "total_kernel_resources":[4473, 6488, 36, 4, 46], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"brief", "text":"1 compute unit."}], "children":[{"name":"Component call", "type":"resource", "data":[0, 0, 0, 0, 0], "details":[{"type":"text", "text":"Stream implemented 320 bits wide with a buffer size of 0 elements."}, {"type":"brief", "text":"320b wide with 0 elements."}]}, {"name":"Component return", "type":"resource", "data":[0, 0, 0, 0, 0], "details":[{"type":"text", "text":"Stream implemented 1 bit wide with a buffer size of 0 elements."}, {"type":"brief", "text":"1b wide with 0 elements."}]}, {"name":"Variable: \\n - \'i\' (bicg.cpp:32)", "type":"resource", "data":[14, 46, 0, 0, 0], "debug":[[{"filename":"bicg.cpp", "line":32}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 6 bits and depth 1"}, {"type":"text", "text":"1 register of width 32 bits and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 6 width by 1 depth,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Variable: \\n - \'j\' (bicg.cpp:32)", "type":"resource", "data":[138, 204, 2, 0, 0], "debug":[[{"filename":"bicg.cpp", "line":32}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 6 bits and depth 72", "details":[{"type":"text", "text":" Depth was increased by a factor of 69 due to a loop initiation interval of 69."}, {"type":"text", "text":" Each register is implemented in a RAM-based FIFO and consumes 1 RAM"}]}, {"type":"text", "text":"1 register of width 32 bits and depth 72", "details":[{"type":"text", "text":" Depth was increased by a factor of 69 due to a loop initiation interval of 69."}, {"type":"text", "text":" Each register is implemented in a RAM-based FIFO and consumes 1 RAM"}]}, {"type":"brief", "text":"Register,\\n1 reg, 6 width by 72 depth,\\n1 reg, 32 width by 72 depth"}]}, {"name":"Variable: \\n - \'tmp_q\' (bicg.cpp:34)", "type":"resource", "data":[19, 33, 1, 0, 0], "debug":[[{"filename":"bicg.cpp", "line":34}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 bits and depth 72", "details":[{"type":"text", "text":" Depth was increased by a factor of 69 due to a loop initiation interval of 69."}, {"type":"text", "text":" Each register is implemented in a RAM-based FIFO and consumes 1 RAM"}]}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 72 depth"}]}, {"name":"bicg.B1.start", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1, 320, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1, 320, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[14, 9, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"bicg.cpp:30", "type":"resource", "data":[14, 9, 0, 0, 0], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp", "line":30}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[1, 0, 0, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"bicg.cpp:30", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp", "line":30}]], "children":[{"name":"Stream Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"bicg.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[131, 358, 5, 0, 2], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[131, 358, 5, 0, 2]}]}, {"name":"Feedback", "type":"resource", "data":[30, 13, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"bicg.cpp:32", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp", "line":32}]]}, {"name":"bicg.cpp:36", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp", "line":36}]]}, {"name":"bicg.cpp:42", "type":"resource", "data":[7, 2, 0, 0, 0], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp", "line":42}]]}, {"name":"bicg.cpp:43", "type":"resource", "data":[7, 2, 0, 0, 0], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp", "line":43}]]}, {"name":"bicg.cpp:45", "type":"resource", "data":[7, 2, 0, 0, 0], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp", "line":45}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[2, 0, 0, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"bicg.cpp:36", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp", "line":36}]], "children":[{"name":"6-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"bicg.cpp:38", "type":"resource", "data":[251, 221, 0, 0, 4], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp", "line":38}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[251, 221, 0, 0, 4], "details":[{"type":"text", "text":"Load uses a Pipelined LSU"}, {"type":"brief", "text":"Pipelined LSU"}]}], "replace_name":"true"}, {"name":"bicg.cpp:41", "type":"resource", "data":[55, 0, 0, 0, 0], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp", "line":41}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"bicg.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1416, 2160, 17, 0, 10], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1416, 2160, 17, 0, 10]}]}, {"name":"Feedback", "type":"resource", "data":[691, 908, 11, 0, 5], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"bicg.cpp:32", "type":"resource", "data":[22, 33, 0, 0, 0], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp", "line":32}]]}, {"name":"bicg.cpp:34", "type":"resource", "data":[40, 49, 0, 0, 0], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp", "line":34}]]}, {"name":"bicg.cpp:36", "type":"resource", "data":[28, 14, 2, 0, 0], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp", "line":36}]]}, {"name":"bicg.cpp:38 > _memory.h:481", "type":"resource", "data":[76, 133, 2, 0, 0], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg/bicg.cpp", "line":38}, {"filename":"F:/HLS\\hls\\include\\HLS\\internal\\_memory.h", "line":481}]]}, {"name":"bicg.cpp:39", "type":"resource", "data":[33, 19, 4, 0, 0], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp", "line":39}]]}, {"name":"bicg.cpp:41", "type":"resource", "data":[154, 230, 1, 0, 0], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp", "line":41}]]}, {"name":"bicg.cpp:42", "type":"resource", "data":[106, 120, 0, 0, 2], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp", "line":42}]]}, {"name":"bicg.cpp:42 > _memory.h:481", "type":"resource", "data":[73, 130, 2, 0, 0], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg/bicg.cpp", "line":42}, {"filename":"F:/HLS\\hls\\include\\HLS\\internal\\_memory.h", "line":481}]]}, {"name":"bicg.cpp:43", "type":"resource", "data":[106, 120, 0, 0, 2], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp", "line":43}]]}, {"name":"bicg.cpp:45", "type":"resource", "data":[53, 60, 0, 0, 1], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp", "line":45}]]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"bicg.cpp:39", "type":"resource", "data":[16, 9, 0, 0, 0], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp", "line":39}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"6-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"Iteration Initiation", "type":"resource", "count":1, "data":[10, 8, 0, 0, 0]}], "replace_name":"true"}, {"name":"bicg.cpp:41", "type":"resource", "data":[283, 221, 0, 0, 4], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp", "line":41}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[251, 221, 0, 0, 4], "details":[{"type":"text", "text":"Load uses a Pipelined LSU"}, {"type":"brief", "text":"Pipelined LSU"}]}], "replace_name":"true"}, {"name":"bicg.cpp:42", "type":"resource", "data":[768.5, 1055, 0, 2, 12], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp", "line":42}]], "children":[{"name":"1-bit Or", "type":"resource", "count":3, "data":[1.5, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[141, 341, 0, 2, 0]}, {"name":"Load", "type":"resource", "count":2, "data":[502, 442, 0, 0, 8], "details":[{"type":"text", "text":"Load uses a Pipelined LSU"}, {"type":"brief", "text":"Pipelined LSU"}]}, {"name":"Store", "type":"resource", "count":1, "data":[92, 272, 0, 0, 4], "details":[{"type":"text", "text":"Store uses a Pipelined LSU"}, {"type":"brief", "text":"Pipelined LSU"}]}], "replace_name":"true"}, {"name":"bicg.cpp:43", "type":"resource", "data":[428, 565, 0, 2, 4], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp", "line":43}]], "children":[{"name":"1-bit Or", "type":"resource", "count":2, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[141, 341, 0, 2, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[254, 224, 0, 0, 4], "details":[{"type":"text", "text":"Load uses a Pipelined LSU"}, {"type":"brief", "text":"Pipelined LSU"}]}], "replace_name":"true"}, {"name":"bicg.cpp:45", "type":"resource", "data":[2.5, 0, 0, 0, 0], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp", "line":45}]], "children":[{"name":"1-bit Or", "type":"resource", "count":5, "data":[2.5, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"bicg.B4", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[28, 27, 0, 0, 1], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[28, 27, 0, 0, 1]}]}, {"name":"Feedback", "type":"resource", "data":[81, 57, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"bicg.cpp:42", "type":"resource", "data":[27, 19, 0, 0, 0], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp", "line":42}]]}, {"name":"bicg.cpp:43", "type":"resource", "data":[27, 19, 0, 0, 0], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp", "line":43}]]}, {"name":"bicg.cpp:45", "type":"resource", "data":[27, 19, 0, 0, 0], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp", "line":45}]]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"bicg.cpp:45", "type":"resource", "data":[92, 272, 0, 0, 4], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp", "line":45}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[92, 272, 0, 0, 4], "details":[{"type":"text", "text":"Store uses a Pipelined LSU"}, {"type":"brief", "text":"Pipelined LSU"}]}], "replace_name":"true"}]}]}, {"name":"bicg.B5", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[5, 8, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"bicg.cpp:48", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp", "line":48}]], "children":[{"name":"Stream Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}]}]}]}]};
var area_srcJSON={"children":[{"children":[{"data":[824,995,11,0,5],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[0,0,0,0,0],"details":[{"text":"Stream implemented 320 bits wide with a buffer size of 0 elements.","type":"text"},{"text":"320b wide with 0 elements.","type":"brief"}],"name":"Component call","type":"resource"},{"data":[0,0,0,0,0],"details":[{"text":"Stream implemented 1 bit wide with a buffer size of 0 elements.","type":"text"},{"text":"1b wide with 0 elements.","type":"brief"}],"name":"Component return","type":"resource"},{"data":[14,46,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 6 bits and depth 1","type":"text"},{"text":"1 register of width 32 bits and depth 1","type":"text"},{"text":"Register,\\n1 reg, 6 width by 1 depth,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Variable: \\n - \'i\' (bicg.cpp:32)","type":"resource"},{"data":[138,204,2,0,0],"details":[{"text":"Type: Register","type":"text"},{"details":[{"text":" Depth was increased by a factor of 69 due to a loop initiation interval of 69.","type":"text"},{"text":" Each register is implemented in a RAM-based FIFO and consumes 1 RAM","type":"text"}],"text":"1 register of width 6 bits and depth 72","type":"text"},{"details":[{"text":" Depth was increased by a factor of 69 due to a loop initiation interval of 69.","type":"text"},{"text":" Each register is implemented in a RAM-based FIFO and consumes 1 RAM","type":"text"}],"text":"1 register of width 32 bits and depth 72","type":"text"},{"text":"Register,\\n1 reg, 6 width by 72 depth,\\n1 reg, 32 width by 72 depth","type":"brief"}],"name":"Variable: \\n - \'j\' (bicg.cpp:32)","type":"resource"},{"data":[19,33,1,0,0],"details":[{"text":"Type: Register","type":"text"},{"details":[{"text":" Depth was increased by a factor of 69 due to a loop initiation interval of 69.","type":"text"},{"text":" Each register is implemented in a RAM-based FIFO and consumes 1 RAM","type":"text"}],"text":"1 register of width 32 bits and depth 72","type":"text"},{"text":"Register,\\n1 reg, 32 width by 72 depth","type":"brief"}],"name":"Variable: \\n - \'tmp_q\' (bicg.cpp:34)","type":"resource"},{"children":[{"count":4,"data":[1576,2865,22,0,13],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[1576,2865,22,0,13],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"C","line":"\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp"}]],"name":"Stream Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp","line":30}]],"name":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp:30","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"C","line":"\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp"}]],"name":"6-bit Integer Compare","type":"resource"}],"data":[2,0,0,0,0],"debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp","line":36}]],"name":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp:36","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[251,221,0,0,4],"debug":[[{"filename":"C","line":"\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp"}]],"name":"Load","type":"resource"}],"data":[251,221,0,0,4],"debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp","line":38}]],"name":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp:38","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[55,0,0,0,0],"debug":[[{"filename":"C","line":"\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp"}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"C","line":"\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[251,221,0,0,4],"debug":[[{"filename":"C","line":"\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp"}]],"name":"Load","type":"resource"}],"data":[338,221,0,0,4],"debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp","line":41}]],"name":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp:41","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"C","line":"\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"C","line":"\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"C","line":"\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp"}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"C","line":"\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp"}]],"name":"6-bit Integer Compare","type":"resource"},{"count":1,"data":[10,8,0,0,0],"debug":[[{"filename":"C","line":"\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp"}]],"name":"Iteration Initiation","type":"resource"}],"data":[16,9,0,0,0],"debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp","line":39}]],"name":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp:39","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[1.5,0,0,0,0],"debug":[[{"filename":"C","line":"\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"C","line":"\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[141,341,0,2,0],"debug":[[{"filename":"C","line":"\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp"}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":2,"data":[502,442,0,0,8],"debug":[[{"filename":"C","line":"\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp"}]],"name":"Load","type":"resource"},{"count":1,"data":[92,272,0,0,4],"debug":[[{"filename":"C","line":"\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp"}]],"name":"Store","type":"resource"}],"data":[768.5,1055,0,2,12],"debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp","line":42}]],"name":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp:42","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[1,0,0,0,0],"debug":[[{"filename":"C","line":"\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"C","line":"\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[141,341,0,2,0],"debug":[[{"filename":"C","line":"\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp"}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[254,224,0,0,4],"debug":[[{"filename":"C","line":"\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp"}]],"name":"Load","type":"resource"}],"data":[428,565,0,2,4],"debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp","line":43}]],"name":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp:43","replace_name":"true","type":"resource"},{"children":[{"count":5,"data":[2.5,0,0,0,0],"debug":[[{"filename":"C","line":"\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[92,272,0,0,4],"debug":[[{"filename":"C","line":"\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp"}]],"name":"Store","type":"resource"}],"data":[94.5,272,0,0,4],"debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp","line":45}]],"name":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp:45","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"C","line":"\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp"}]],"name":"Stream Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp","line":48}]],"name":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp:48","replace_name":"true","type":"resource"}],"compute_units":1,"data":[4473,6488,36,4,46],"debug":[[{"filename":"bicg.cpp","line":32}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"1 compute unit.","type":"brief"}],"name":"bicg","total_kernel_resources":[4473,6488,36,4,46],"total_percent":[7.40089,4.92188,2.96061,7.00389,3.57143],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[4473,6488,36,4,46],"debug_enabled":"true","max_resources":[109572,219144,514,112,5478],"name":"System","total":[4473,6488,36,4,46],"total_percent":[7.40089,4.92188,2.96061,7.00389,3.57143],"type":"module"};
var mavJSON={"nodes":[{"type":"component", "id":2, "name":"bicg", "children":[{"type":"bb", "id":3, "name":"bicg.B0.runOnce", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":4, "name":"bicg.B1.start", "children":[{"type":"inst", "id":9, "name":"Stream Read", "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp", "line":30}]], "details":[{"type":"table", "Width":"320 bits", "Depth":"0", "Stall-free":"No", "Start Cycle":"2", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"}]}]}]}, {"type":"inst", "id":20, "name":"Loop Input", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"29"}]}, {"type":"inst", "id":21, "name":"End", "details":[{"type":"table", "Start Cycle":"2", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"2", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. "}]}, {"type":"bb", "id":5, "name":"bicg.B2", "children":[{"type":"inst", "id":11, "name":"Load", "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp", "line":38}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"No", "Start Cycle":"5", "Latency":"31", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"}]}]}]}, {"type":"inst", "id":22, "name":"Loop Input", "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp", "line":36}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"27"}]}, {"type":"inst", "id":23, "name":"End", "details":[{"type":"table", "Start Cycle":"37", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"37", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. "}]}, {"type":"bb", "id":6, "name":"bicg.B3", "children":[{"type":"inst", "id":12, "name":"Load", "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp", "line":41}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"No", "Start Cycle":"5", "Latency":"31", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"}]}]}]}, {"type":"inst", "id":13, "name":"Load", "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp", "line":42}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"No", "Loads from":"s", "Start Cycle":"10", "Latency":"31", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"}]}]}]}, {"type":"inst", "id":14, "name":"Load", "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp", "line":42}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"No", "Start Cycle":"5", "Latency":"31", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"}]}]}]}, {"type":"inst", "id":15, "name":"Store", "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp", "line":42}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"No", "Stores to":"s", "Start Cycle":"42", "Latency":"31", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"}]}]}]}, {"type":"inst", "id":16, "name":"Load", "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp", "line":43}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"No", "Loads from":"p", "Start Cycle":"73", "Latency":"31", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"}]}]}]}, {"type":"inst", "id":24, "name":"Loop Input", "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp", "line":39}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"25"}]}, {"type":"inst", "id":25, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"111", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"111", "II":"69", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Loop is pipelined with II of 69. See Loops Analysis for more information."}]}, {"type":"bb", "id":7, "name":"bicg.B4", "children":[{"type":"inst", "id":17, "name":"Store", "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp", "line":45}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"No", "Start Cycle":"0", "Latency":"31", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"}]}]}]}, {"type":"inst", "id":26, "name":"Begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":27, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"31", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"31", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":8, "name":"bicg.B5", "children":[{"type":"inst", "id":18, "name":"Stream Write", "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp", "line":48}]], "details":[{"type":"table", "Width":"1 bit", "Depth":"0", "Stall-free":"No", "Start Cycle":"0", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"}]}]}]}, {"type":"inst", "id":28, "name":"Begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":29, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}]}, {"type":"memtype", "id":1, "name":"System Memory", "children":[{"type":"memsys", "id":35, "name":"1", "details":[{"type":"table", "Number of banks":"1", "Arguments from bicg":"A, s, q, p, r"}]}]}, {"type":"stream", "id":10, "name":"call.bicg", "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp", "line":30}]], "details":[{"type":"table", "Width":"320 bits", "Depth":"0", "Bits per symbol":"320 bits", "Uses Packets":"No", "Uses Empty":"No", "First symbol in high order bits":"No", "Uses Valid":"Yes", "Ready Latency":"0"}]}, {"type":"stream", "id":19, "name":"return.bicg", "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp", "line":30}]], "details":[{"type":"table", "Width":"1 bit", "Depth":"0", "Bits per symbol":"1 bit", "Uses Packets":"No", "Uses Empty":"No", "First symbol in high order bits":"No", "Uses Ready":"Yes", "Ready Latency":"0"}]}, {"type":"interface", "id":30, "name":"A", "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp", "line":30}]], "details":[{"type":"table", "Stable":"No", "Data width":"32", "Address width":"32", "Address Space":"1", "Latency":"1", "ReadWrite Mode":"readwrite", "Maximum burst":"1", "Wait request":"0", "Alignment":"4", "Component":"bicg"}]}, {"type":"interface", "id":33, "name":"p", "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp", "line":30}]], "details":[{"type":"table", "Stable":"No", "Data width":"32", "Address width":"32", "Address Space":"1", "Latency":"1", "ReadWrite Mode":"readwrite", "Maximum burst":"1", "Wait request":"0", "Alignment":"4", "Component":"bicg"}]}, {"type":"interface", "id":32, "name":"q", "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp", "line":30}]], "details":[{"type":"table", "Stable":"No", "Data width":"32", "Address width":"32", "Address Space":"1", "Latency":"1", "ReadWrite Mode":"readwrite", "Maximum burst":"1", "Wait request":"0", "Alignment":"4", "Component":"bicg"}]}, {"type":"interface", "id":34, "name":"r", "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp", "line":30}]], "details":[{"type":"table", "Stable":"No", "Data width":"32", "Address width":"32", "Address Space":"1", "Latency":"1", "ReadWrite Mode":"readwrite", "Maximum burst":"1", "Wait request":"0", "Alignment":"4", "Component":"bicg"}]}, {"type":"interface", "id":31, "name":"s", "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp", "line":30}]], "details":[{"type":"table", "Stable":"No", "Data width":"32", "Address width":"32", "Address Space":"1", "Latency":"1", "ReadWrite Mode":"readwrite", "Maximum burst":"1", "Wait request":"0", "Alignment":"4", "Component":"bicg"}]}], "links":[{"from":10, "to":9}, {"from":18, "to":19}, {"from":30, "to":9}, {"from":31, "to":9}, {"from":32, "to":9}, {"from":33, "to":9}, {"from":34, "to":9}, {"from":29, "to":20}, {"from":3, "to":20}, {"from":9, "to":21}, {"from":27, "to":22}, {"from":21, "to":22}, {"from":11, "to":23}, {"from":25, "to":24}, {"from":23, "to":24}, {"from":15, "to":25}, {"from":16, "to":25}, {"from":12, "to":25}, {"from":13, "to":25}, {"from":14, "to":25}, {"from":25, "to":26}, {"from":17, "to":27}, {"from":27, "to":28}, {"from":18, "to":29}, {"from":20, "to":9}, {"from":22, "to":11}, {"from":24, "to":12}, {"from":24, "to":13}, {"from":24, "to":14}, {"from":13, "to":15}, {"from":12, "to":15}, {"from":14, "to":15}, {"from":15, "to":16}, {"from":26, "to":17}, {"from":28, "to":18}, {"from":15, "to":35}, {"from":35, "to":11}, {"from":17, "to":35}, {"from":35, "to":14}, {"from":35, "to":12}, {"from":35, "to":16}, {"from":35, "to":13}]};
var loopsJSON={"columns":["", "Pipelined", "II", "Speculated iterations", "Details"], "children":[{"name":"Component: bicg", "data":["", "", ""], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp", "line":30}]], "details":[{"type":"brief", "text":"Task function"}, {"type":"text", "text":"Task function"}, {"type":"text", "text":"Fmax bottlenck block: bicg.B2"}, {"type":"text", "text":"Use the %L report to view more details", "links":[{"view":"Fmax II Report"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual : Component", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html#ewa1462820640727"}]}], "children":[{"name":"bicg.B1.start", "data":["Yes", ">=1", "n/a"], "debug":[[{"filename":"Component invocation", "line":0}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: 1 is the default for component invocation loop"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual : Loops in Components", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html#ewa1462826976357"}]}], "children":[{"name":"bicg.B2", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp", "line":36}]], "details":[{"type":"brief", "text":"Serial exe: Memory dependency"}, {"type":"text", "text":"Iteration executed serially across bicg.B3. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp", "line":"38"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp", "line":"42"}]}]}, {"type":"text", "text":"Iteration executed serially across bicg.B3. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp", "line":"41"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp", "line":"42"}]}]}, {"type":"text", "text":"Iteration executed serially due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp", "line":"41"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp", "line":"45"}]}]}, {"type":"text", "text":"Iteration executed serially across bicg.B3. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp", "line":"42"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp", "line":"42"}]}]}, {"type":"text", "text":"Iteration executed serially due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp", "line":"42"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp", "line":"45"}]}]}, {"type":"text", "text":"Iteration executed serially across bicg.B3. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp", "line":"42"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp", "line":"42"}]}]}, {"type":"text", "text":"Iteration executed serially due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp", "line":"42"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp", "line":"45"}]}]}, {"type":"text", "text":"Iteration executed serially across bicg.B3. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp", "line":"42"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp", "line":"43"}]}]}, {"type":"text", "text":"Iteration executed serially due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp", "line":"42"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp", "line":"45"}]}]}, {"type":"text", "text":"Iteration executed serially across bicg.B3. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp", "line":"43"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp", "line":"45"}]}]}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual : Loops in Components", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html#ewa1462826976357"}]}], "children":[{"name":"bicg.B3", "data":["Yes", "~69", "1"], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp", "line":39}]], "details":[{"type":"brief", "text":"Memory dependency"}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp", "line":"41"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp", "line":"42"}]}]}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp", "line":"42"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp", "line":"42"}]}]}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp", "line":"42"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp", "line":"43"}]}]}, {"type":"text", "text":"Most critical loop feedback path during scheduling:", "details":[{"type":"text", "text":"32.00 clock cycles Load Operation (%L)", "links":[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp", "line":"41"}]}, {"type":"text", "text":"31.00 clock cycles Store Operation (%L)", "links":[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp", "line":"42"}]}, {"type":"text", "text":"2.00 clock cycles 32-bit Integer Multiply Operation (%L)", "links":[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp", "line":"42"}]}, {"type":"text", "text":"1.78 clock cycle 32-bit Integer Add Operation (%L)", "links":[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp", "line":"42"}]}, {"type":"text", "text":"0.66 clock cycles 1-bit Or Operation (%L, %L)", "links":[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp", "line":"42"}, {"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp", "line":"45"}]}]}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp", "line":"41"}]}, {"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp", "line":"42"}]}, {"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp", "line":"42"}]}, {"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp", "line":"42"}]}, {"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp", "line":"43"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual : Loops in Components", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html#ewa1462826976357"}]}], "children":[]}]}]}]}]};
var loop_attrJSON={"name":"loop_attributes", "id":4294967295, "nodes":[{"name":"bicg", "id":173413968, "clk":"No", "fmax":"240.00", "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp", "line":31}]], "type":"component", "children":[{"name":"bicg.B0.runOnce", "id":173916560, "af":"240.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"2.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"bicg.B1.start", "id":173918096, "af":"240.00", "br":"0", "ci":"1", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"2.000000", "mi":"1", "pl":"Yes", "tc":"0", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: n/a"}], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp", "line":31}]], "type":"loop", "children":[{"name":"bicg.B2", "id":173917712, "af":"194.40", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"2", "lt":"37.000000", "mi":"1", "pl":"Yes", "tc":"0", "tn":"0", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: n/a"}], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp", "line":36}]], "type":"loop", "children":[{"name":"bicg.B3", "id":173917808, "af":"240.00", "br":"1", "ci":"0", "fo":"Disabled", "ii":"69", "ll":"3", "lt":"111.000000", "mi":"69", "pl":"Yes", "tc":"30", "tn":"0", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: n/a"}], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp", "line":39}]], "type":"loop"}]}, {"name":"bicg.B4", "id":173915984, "af":"240.00", "br":"1", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"2", "lt":"32.000000", "mi":"n/a", "pl":"Yes", "tc":"30", "tn":"1", "type":"bb"}]}, {"name":"bicg.B5", "id":173915216, "af":"240.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"1.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}]}]};
var summaryJSON={"functionNameMapping":{"name":"Synthesized Function Name Mapping", "columns":["User-defined Function Name", "Mapped Function Name"], "children":[{"name":"void __cdecl bicg(class ihc::mm_host<int, struct ihc::dwidth<32>, struct ihc::awidth<32>, struct ihc::latency<1>> &, class ihc::mm_host<int, struct ihc::dwidth<32>, struct ihc::awidth<32>, struct ihc::latency<1>> &, class ihc::mm_host<int, struct ihc::dwidth<32>, struct ihc::awidth<32>, struct ihc::latency<1>> &, class ihc::mm_host<int, struct ihc::dwidth<32>, struct ihc::awidth<32>, struct ihc::latency<1>> &, class ihc::mm_host<int, struct ihc::dwidth<32>, struct ihc::awidth<32>, struct ihc::latency<1>> &)", "data":["bicg"], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp", "line":30}]]}]}, "estimatedResources":{"name":"Estimated Resource Usage", "columns":["Function Name", "ALUTs ", "FFs  ", "RAMs ", "DSPs ", "MLABs"], "children":[{"name":"bicg", "data":[4473, 6488, 36, 4, 46], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\bicg\\bicg.cpp", "line":30}]]}, {"name":"Total", "classes":["summary-highlight", "nohover"], "data":[4473, 6488, 36, 4, 46], "data_percent":[4.08225, 2.96061, 7.00389, 3.57143]}, {"name":"Available", "classes":["summary-highlight", "nohover"], "data":[109572, 219144, 514, 112, 0]}]}, "compileWarnings":{"name":"Compile Warnings", "children":[]}};
var warningsJSON={"nodes":[]};
var fileJSON=[{"path":"c:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/bicg.cpp", "name":"bicg.cpp", "has_active_debug_locs":false, "absName":"c:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/bicg/bicg.cpp", "content":"#include <HLS/hls.h>\012\012#define NX 30\012#define NY 30\012#define N 30\012\012#include <stdlib.h>\012#include <stdio.h>\012#include <string.h>\012#include <math.h>\012\012using namespace ihc;\012\012typedef ihc::mm_host<int, ihc::dwidth<32>,\012                          ihc::awidth<32>,\012                          ihc::latency<1> > mem_A;\012typedef ihc::mm_host<int, ihc::dwidth<32>,\012                          ihc::awidth<32>,\012                          ihc::latency<1> > mem_s;\012typedef ihc::mm_host<int, ihc::dwidth<32>,\012                          ihc::awidth<32>,\012                          ihc::latency<1> > mem_q;\012typedef ihc::mm_host<int, ihc::dwidth<32>,\012                          ihc::awidth<32>,\012                          ihc::latency<1> > mem_p;\012typedef ihc::mm_host<int, ihc::dwidth<32>,\012                          ihc::awidth<32>,\012                          ihc::latency<1> > mem_r;\012\012component void bicg(mem_A &A, mem_s &s, mem_q &q, mem_p &p, mem_r &r)\012{\012    int i, j;\012\012  int tmp_q = 0;\012\012  for (i = 0; i < NX; i++)\012    {\012      tmp_q = q[i];\012      for (j = 0; j < NY; j++)\012        {\012            int tmp =  A[i * N + j];\012          s[j] = s[j] + r[i] * tmp;\012          tmp_q = tmp_q + tmp * p[j];\012        }\012       q[i] = tmp_q;\012\012    }\012}\012\012void bicg_ref(int A[N][N], int s[N], int q[N], int p[N], int r[N])\012{\012  int i, j;\012\012  int tmp_q = 0;\012\012  for (i = 0; i < NX; i++)\012    {\012      tmp_q = q[i];\012      for (j = 0; j < NY; j++)\012        {\012            int tmp =  A[i][j];\012          s[j] = s[j] + r[i] * tmp;\012          tmp_q = tmp_q + tmp * p[j];\012        }\012       q[i] = tmp_q;\012\012    }\012}\012\012int main(void){\012    int A[N * N];\012    int s[N];\012    int q[N];\012    int p[N];\012    int r[N];\012    int A_ref[N][N];\012    int s_ref[N];\012    int q_ref[N];\012    int p_ref[N];\012    int r_ref[N];\012\012    srand(13);\012    \012    for(int y = 0; y < N; ++y){\012        s_ref[y] = rand()%100;\012        q_ref[y] = rand()%100;\012        p_ref[y] = rand()%100;\012        r_ref[y] = rand()%100;\012        s[y] = s_ref[y];\012        q[y] = q_ref[y];\012        p[y] = p_ref[y];\012        r[y] = r_ref[y];\012        for(int x = 0; x < N; ++x){\012            A_ref[y][x] = rand()%100;\012            A[y * N + x] = A_ref[y][x];\012        }\012    }\012\012    bicg_ref(A_ref, s_ref, q_ref, p_ref, r_ref);\012\012    mem_A mem_host_A(A, N * N * sizeof(int), false);\012	mem_s mem_host_s(s, N * sizeof(int), false);\012    mem_q mem_host_q(q, N * sizeof(int), false);\012    mem_p mem_host_p(p, N * sizeof(int), false);\012	mem_r mem_host_r(r, N * sizeof(int), false);\012\012    ihc_hls_enqueue_noret(&bicg, mem_host_A, mem_host_s, mem_host_q, mem_host_p, mem_host_r);\012	ihc_hls_component_run_all(&bicg);\012\012    for(int i = 0; i < N; i++)\012    {\012        if(q[i] != q_ref[i])\012        {\012            printf(\"FAILED\\n\");\012            return 0;\012        }\012    }\012\012    printf(\"PASSED\\n\");\012    return 0;\012}\012"}];
var alpha_viewer=false;