m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/lab-semiconduttori/MatteoDAntonio/FPGA_projects/Borsa_21_22/ADC_INT_driver
Pbasic_package
Z0 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z1 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z2 DPx4 ieee 9 math_real 0 22 gNk<PdFJ<XNPcfef`f?Z81
Z3 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
Z4 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z5 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 35
Z6 w1651766516
Z7 dC:/Users/lab-semiconduttori/MatteoDAntonio/FPGA_projects/Borsa_21_22/randomTrigger
Z8 8C:/Users/lab-semiconduttori/MatteoDAntonio/FPGA_projects/Borsa_21_22/randomTrigger/logic/basic_package.vhd
Z9 FC:/Users/lab-semiconduttori/MatteoDAntonio/FPGA_projects/Borsa_21_22/randomTrigger/logic/basic_package.vhd
l0
Z10 L15 1
VCh4mcUEb5J:KdAdGDdd]i0
!s100 82[3bhAW=NI`1YI`;hEfS2
Z11 OV;C;2020.1;71
32
b1
Z12 !s110 1652253020
!i10b 1
Z13 !s108 1652253020.000000
Z14 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/lab-semiconduttori/MatteoDAntonio/FPGA_projects/Borsa_21_22/randomTrigger/logic/basic_package.vhd|
Z15 !s107 C:/Users/lab-semiconduttori/MatteoDAntonio/FPGA_projects/Borsa_21_22/randomTrigger/logic/basic_package.vhd|
!i113 1
Z16 o-work work -2002 -explicit
Z17 tExplicit 1 CvgOpt 0
Bbody
Z18 DPx4 work 13 basic_package 0 22 Ch4mcUEb5J:KdAdGDdd]i0
R0
R1
R2
R3
R4
R5
!i122 35
l0
L175 1
V=K7SSWIJOm8<Wa2@Rjd1L2
!s100 Xh<iOJo0>C=VTXmI_a6GS1
R11
32
R12
!i10b 1
R13
R14
R15
!i113 1
R16
R17
Eclock_divider_2
R6
R2
R18
R3
R0
R1
R4
R5
!i122 36
R7
Z19 8C:/Users/lab-semiconduttori/MatteoDAntonio/FPGA_projects/Borsa_21_22/randomTrigger/logic/clock_divider_2.vhd
Z20 FC:/Users/lab-semiconduttori/MatteoDAntonio/FPGA_projects/Borsa_21_22/randomTrigger/logic/clock_divider_2.vhd
l0
Z21 L16 1
Vc^HfHL^3<<aDm5EQQZnCD1
!s100 ZX7lYMBm^P;0mb:=BQ?im2
R11
32
R12
!i10b 1
R13
Z22 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/lab-semiconduttori/MatteoDAntonio/FPGA_projects/Borsa_21_22/randomTrigger/logic/clock_divider_2.vhd|
Z23 !s107 C:/Users/lab-semiconduttori/MatteoDAntonio/FPGA_projects/Borsa_21_22/randomTrigger/logic/clock_divider_2.vhd|
!i113 1
R16
R17
Abehavioral
R2
R18
R3
R0
R1
R4
R5
DEx4 work 15 clock_divider_2 0 22 c^HfHL^3<<aDm5EQQZnCD1
!i122 36
l51
L42 59
VJZF;3F`i:_TKP2J<mXf1E0
!s100 F:?SeTWh0D@7j5gXk[`YF2
R11
32
R12
!i10b 1
R13
R22
R23
!i113 1
R16
R17
Effd
R6
R3
R0
R1
R4
R5
!i122 37
R7
Z24 8C:/Users/lab-semiconduttori/MatteoDAntonio/FPGA_projects/Borsa_21_22/randomTrigger/logic/FFD.vhd
Z25 FC:/Users/lab-semiconduttori/MatteoDAntonio/FPGA_projects/Borsa_21_22/randomTrigger/logic/FFD.vhd
l0
R10
VOY:h5l[WhGfB9E:c5IaGl3
!s100 gC6g0dnUE<al=FgAdF7PI3
R11
32
R12
!i10b 1
R13
Z26 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/lab-semiconduttori/MatteoDAntonio/FPGA_projects/Borsa_21_22/randomTrigger/logic/FFD.vhd|
Z27 !s107 C:/Users/lab-semiconduttori/MatteoDAntonio/FPGA_projects/Borsa_21_22/randomTrigger/logic/FFD.vhd|
!i113 1
R16
R17
Abehavior
R3
R0
R1
R4
R5
DEx4 work 3 ffd 0 22 OY:h5l[WhGfB9E:c5IaGl3
!i122 37
l29
L27 16
VQQ9i?G`3Vnf;8U`LP3oM31
!s100 5D3MQfQ1@a1Wkl7ID2fzB3
R11
32
R12
!i10b 1
R13
R26
R27
!i113 1
R16
R17
Pfootpackage
R2
R18
R0
R1
R3
R4
R5
!i122 38
R6
R7
8C:/Users/lab-semiconduttori/MatteoDAntonio/FPGA_projects/Borsa_21_22/randomTrigger/logic/FOOTpackage.vhd
FC:/Users/lab-semiconduttori/MatteoDAntonio/FPGA_projects/Borsa_21_22/randomTrigger/logic/FOOTpackage.vhd
l0
R21
Vm3`[5kdhi=zU7N?NjPe6E2
!s100 UHen6fJ2lEgHi5Rz@dVYo2
R11
32
R12
!i10b 1
R13
!s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/lab-semiconduttori/MatteoDAntonio/FPGA_projects/Borsa_21_22/randomTrigger/logic/FOOTpackage.vhd|
!s107 C:/Users/lab-semiconduttori/MatteoDAntonio/FPGA_projects/Borsa_21_22/randomTrigger/logic/FOOTpackage.vhd|
!i113 1
R16
R17
Ppaperopackage
Z28 DPx4 work 11 footpackage 0 22 m3`[5kdhi=zU7N?NjPe6E2
R2
R18
R0
R1
R3
R4
R5
!i122 39
Z29 w1652202007
R7
Z30 8C:/Users/lab-semiconduttori/MatteoDAntonio/FPGA_projects/Borsa_21_22/randomTrigger/logic/paperoPackage.vhd
Z31 FC:/Users/lab-semiconduttori/MatteoDAntonio/FPGA_projects/Borsa_21_22/randomTrigger/logic/paperoPackage.vhd
l0
R10
VE<o_DziiBn709?HkZNQN:3
!s100 O@mVZiGbhcMXW:YU^^Qg_0
R11
32
b1
R12
!i10b 1
R13
Z32 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/lab-semiconduttori/MatteoDAntonio/FPGA_projects/Borsa_21_22/randomTrigger/logic/paperoPackage.vhd|
Z33 !s107 C:/Users/lab-semiconduttori/MatteoDAntonio/FPGA_projects/Borsa_21_22/randomTrigger/logic/paperoPackage.vhd|
!i113 1
R16
R17
Bbody
Z34 DPx4 work 13 paperopackage 0 22 E<o_DziiBn709?HkZNQN:3
R28
R2
R18
R0
R1
R3
R4
R5
!i122 39
l0
L567 1
V==[?hfTVbWRJ<?T11lC0@3
!s100 Mkf[Q^oWDZ=?cUU5azK4V0
R11
32
R12
!i10b 1
R13
R32
R33
!i113 1
R16
R17
Eprbs32
R6
R28
R2
R18
R34
R3
R0
R1
R4
R5
!i122 40
R7
Z35 8C:/Users/lab-semiconduttori/MatteoDAntonio/FPGA_projects/Borsa_21_22/randomTrigger/logic/PRBS32.vhd
Z36 FC:/Users/lab-semiconduttori/MatteoDAntonio/FPGA_projects/Borsa_21_22/randomTrigger/logic/PRBS32.vhd
l0
R21
VGD6d6JemJC72o1D46YV1Y3
!s100 E2gkWmHhh1oM3^NDk[ie;2
R11
32
R12
!i10b 1
R13
Z37 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/lab-semiconduttori/MatteoDAntonio/FPGA_projects/Borsa_21_22/randomTrigger/logic/PRBS32.vhd|
Z38 !s107 C:/Users/lab-semiconduttori/MatteoDAntonio/FPGA_projects/Borsa_21_22/randomTrigger/logic/PRBS32.vhd|
!i113 1
R16
R17
Abehavior
R28
R2
R18
R34
R3
R0
R1
R4
R5
DEx4 work 6 prbs32 0 22 GD6d6JemJC72o1D46YV1Y3
!i122 40
l30
L26 43
VDoDOmH2iQ8_zQDg^i_JlB2
!s100 >MO]7Q9zLfKE8ASdZ3iCC0
R11
32
R12
!i10b 1
R13
R37
R38
!i113 1
R16
R17
Erandomtrigger
Z39 w1652202043
R28
R2
R18
R34
R3
R0
R1
R4
R5
!i122 41
R7
Z40 8C:/Users/lab-semiconduttori/MatteoDAntonio/FPGA_projects/Borsa_21_22/randomTrigger/logic/randomTrigger.vhd
Z41 FC:/Users/lab-semiconduttori/MatteoDAntonio/FPGA_projects/Borsa_21_22/randomTrigger/logic/randomTrigger.vhd
l0
Z42 L22 1
VEzQ5`Mde>7@`GOn9bnjaK1
!s100 ml_;4hX6C@bGKcAP^6DCI1
R11
32
R12
!i10b 1
R13
Z43 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/lab-semiconduttori/MatteoDAntonio/FPGA_projects/Borsa_21_22/randomTrigger/logic/randomTrigger.vhd|
Z44 !s107 C:/Users/lab-semiconduttori/MatteoDAntonio/FPGA_projects/Borsa_21_22/randomTrigger/logic/randomTrigger.vhd|
!i113 1
R16
R17
Abehavior
R28
R2
R18
R34
R3
R0
R1
R4
R5
DEx4 work 13 randomtrigger 0 22 EzQ5`Mde>7@`GOn9bnjaK1
!i122 41
l53
L42 105
VQG:zD:<1lmJDihC:[<_Pn0
!s100 gImC9[^NjhAHobm@K`la90
R11
32
R12
!i10b 1
R13
R43
R44
!i113 1
R16
R17
Erandomtrigger_tb
Z45 w1652276145
R28
R2
R18
R0
R1
R3
R34
R4
R5
!i122 53
R7
Z46 8C:/Users/lab-semiconduttori/MatteoDAntonio/FPGA_projects/Borsa_21_22/randomTrigger/logic/randomTrigger_tb.vhd
Z47 FC:/Users/lab-semiconduttori/MatteoDAntonio/FPGA_projects/Borsa_21_22/randomTrigger/logic/randomTrigger_tb.vhd
l0
L7 1
V1MRWP;L:j;T:AR]Xg]@a30
!s100 @IBDI@Iz6g3ZEi[8VPaR_3
R11
32
Z48 !s110 1652276192
!i10b 1
Z49 !s108 1652276192.000000
Z50 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/lab-semiconduttori/MatteoDAntonio/FPGA_projects/Borsa_21_22/randomTrigger/logic/randomTrigger_tb.vhd|
Z51 !s107 C:/Users/lab-semiconduttori/MatteoDAntonio/FPGA_projects/Borsa_21_22/randomTrigger/logic/randomTrigger_tb.vhd|
!i113 1
R16
R17
Abehavior
R28
R2
R18
R0
R1
R3
R34
R4
R5
Z52 DEx4 work 16 randomtrigger_tb 0 22 1MRWP;L:j;T:AR]Xg]@a30
!i122 53
l24
Z53 L11 202
Vcl:RA0DBIRbng=R;oX2N13
!s100 :?lEEc=Y::P_0EeJA<Qbb0
R11
32
R48
!i10b 1
R49
R50
R51
!i113 1
R16
R17
Etop_randomtrigger
Z54 w1652201806
R28
R2
R18
R34
R3
R0
R1
R4
R5
!i122 26
R7
Z55 8C:/Users/lab-semiconduttori/MatteoDAntonio/FPGA_projects/Borsa_21_22/randomTrigger/logic/top_randomTrigger.vhd
Z56 FC:/Users/lab-semiconduttori/MatteoDAntonio/FPGA_projects/Borsa_21_22/randomTrigger/logic/top_randomTrigger.vhd
l0
R42
V]fkjj]Si?FeZ0nDQ[<K1Q1
!s100 4`;`nXc0d?;oXkj`Gf]M53
R11
32
Z57 !s110 1652252899
!i10b 1
Z58 !s108 1652252899.000000
Z59 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/lab-semiconduttori/MatteoDAntonio/FPGA_projects/Borsa_21_22/randomTrigger/logic/top_randomTrigger.vhd|
Z60 !s107 C:/Users/lab-semiconduttori/MatteoDAntonio/FPGA_projects/Borsa_21_22/randomTrigger/logic/top_randomTrigger.vhd|
!i113 1
R16
R17
Abehavior
R28
R2
R18
R34
R3
R0
R1
R4
R5
DEx4 work 17 top_randomtrigger 0 22 ]fkjj]Si?FeZ0nDQ[<K1Q1
!i122 26
l52
L37 127
VBem1I<YbDndd30D?^gd6H2
!s100 ;mPIlzRlaV?oPW4XGKHF]2
R11
32
R57
!i10b 1
R58
R59
R60
!i113 1
R16
R17
