0.7
2020.2
Nov  8 2024
22:36:55
/home/diamant/Documenti/Università/FPGA/Matrix_Multiplication_in_FPGA/VHDL/VHDL.srcs/sim_1/imports/new/TB_1.vhd,1748812442,vhdl,,,,tb_1,,,,,,,,
/home/diamant/Documenti/Università/FPGA/Matrix_Multiplication_in_FPGA/VHDL/VHDL.srcs/sim_1/imports/new/TB_UART_TEST.vhd,1751273936,vhdl,,,,tb_uart_test,,,,,,,,
/home/diamant/Documenti/Università/FPGA/Matrix_Multiplication_in_FPGA/VHDL/VHDL.srcs/sim_1/new/TB_CONTROLLER.vhd,1751039234,vhdl,,,,tb_controller,,,,,,,,
/home/diamant/Documenti/Università/FPGA/Matrix_Multiplication_in_FPGA/VHDL/VHDL.srcs/sim_1/new/TB_CONTROLLER_LOGIC.vhd,1751277027,vhdl,,,,tb_controller_logic,,,,,,,,
/home/diamant/Documenti/Università/FPGA/Matrix_Multiplication_in_FPGA/VHDL/VHDL.srcs/sim_1/new/TB_CONTROLLER_MULTIPLIER_INTERFACE.vhd,1751276750,vhdl,,,,tb_controller_multiplier_interface,,,,,,,,
/home/diamant/Documenti/Università/FPGA/Matrix_Multiplication_in_FPGA/VHDL/VHDL.srcs/sources_1/imports/new/UART_INTERFACE.vhd,1748812736,vhdl,,,,uart_interface,,,,,,,,
/home/diamant/Documenti/Università/FPGA/Matrix_Multiplication_in_FPGA/VHDL/VHDL.srcs/sources_1/imports/new/UART_TEST.vhd,1749371674,vhdl,,,,uart_test,,,,,,,,
/home/diamant/Documenti/Università/FPGA/Matrix_Multiplication_in_FPGA/VHDL/VHDL.srcs/sources_1/new/CONTROLLER.vhd,1751039234,vhdl,,,,controller,,,,,,,,
/home/diamant/Documenti/Università/FPGA/Matrix_Multiplication_in_FPGA/VHDL/VHDL.srcs/sources_1/new/CONTROLLER_LOGIC.vhd,1751045481,vhdl,,,,controller_logic,,,,,,,,
/home/diamant/Documenti/Università/FPGA/Matrix_Multiplication_in_FPGA/VHDL/VHDL.srcs/sources_1/new/CONTROLLER_MULTIPLIER_INTERFACE.vhd,1751039234,vhdl,,,,controller_multiplier_interface,,,,,,,,
