// Seed: 737686286
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_3 = id_3;
  assign id_2 = 1;
  assign id_1 = 1;
  wire id_4;
  assign id_1 = id_2;
  assign id_2 = id_2;
endmodule
module module_1 (
    id_1
);
  input wire id_1;
  tri0 id_2;
  logic [7:0] id_3 = id_1, id_4 = (id_3[1-1]);
  assign id_2 = 1;
  wire id_5, id_6;
  wire #1 id_7;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_7
  );
endmodule
