Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc3s1200e-4-fg320

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/user/_WORKSPACE_/kedziorno/kcpsm3_vga/vga_timing.vhd" in Library work.
Architecture industry_standard_640x480_timing of Entity vga_timing is up to date.
Compiling vhdl file "/home/user/_WORKSPACE_/kedziorno/kcpsm3_vga/vga_rgb.vhd" in Library work.
Architecture behavioral of Entity vga_rgb is up to date.
Compiling vhdl file "/home/user/_WORKSPACE_/kedziorno/kcpsm3_vga/top.vhd" in Library work.
Entity <top> compiled.
Entity <top> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <top> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <vga_timing> in library <work> (architecture <industry_standard_640x480_timing>).

Analyzing hierarchy for entity <vga_rgb> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <top> in library <work> (Architecture <behavioral>).
Entity <top> analyzed. Unit <top> generated.

Analyzing Entity <vga_timing> in library <work> (Architecture <industry_standard_640x480_timing>).
Entity <vga_timing> analyzed. Unit <vga_timing> generated.

Analyzing Entity <vga_rgb> in library <work> (Architecture <behavioral>).
Entity <vga_rgb> analyzed. Unit <vga_rgb> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <vga_timing>.
    Related source file is "/home/user/_WORKSPACE_/kedziorno/kcpsm3_vga/vga_timing.vhd".
    Found 1-bit register for signal <o_vsync>.
    Found 1-bit register for signal <o_hsync>.
    Found 10-bit up counter for signal <h_counter>.
    Found 10-bit comparator less for signal <o_blank$cmp_lt0000> created at line 97.
    Found 10-bit comparator less for signal <o_blank$cmp_lt0001> created at line 97.
    Found 10-bit comparator greater for signal <o_hsync$cmp_gt0000> created at line 120.
    Found 10-bit comparator less for signal <o_hsync$cmp_lt0000> created at line 120.
    Found 10-bit comparator greater for signal <o_vsync$cmp_gt0000> created at line 129.
    Found 10-bit comparator less for signal <o_vsync$cmp_lt0000> created at line 129.
    Found 10-bit up counter for signal <v_counter>.
    Summary:
	inferred   2 Counter(s).
	inferred   2 D-type flip-flop(s).
	inferred   6 Comparator(s).
Unit <vga_timing> synthesized.


Synthesizing Unit <vga_rgb>.
    Related source file is "/home/user/_WORKSPACE_/kedziorno/kcpsm3_vga/vga_rgb.vhd".
Unit <vga_rgb> synthesized.


Synthesizing Unit <top>.
    Related source file is "/home/user/_WORKSPACE_/kedziorno/kcpsm3_vga/top.vhd".
    Found 640x6-bit ROM for signal <vga_color$mux0001> created at line 156.
    Found 10-bit up counter for signal <index>.
    Found 6-bit register for signal <vga_color>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   6 D-type flip-flop(s).
Unit <top> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 640x6-bit ROM                                         : 1
# Counters                                             : 3
 10-bit up counter                                     : 3
# Registers                                            : 3
 1-bit register                                        : 2
 6-bit register                                        : 1
# Comparators                                          : 6
 10-bit comparator greater                             : 2
 10-bit comparator less                                : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <top>.
INFO:Xst:3044 - The ROM <Mrom_vga_color_mux0001> will be implemented as a read-only BLOCK RAM, absorbing the register: <vga_color>.
INFO:Xst:3225 - The RAM <Mrom_vga_color_mux0001> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 640-word x 6-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <i_clock>       | rise     |
    |     enA            | connected to signal <i_reset>       | low      |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <index>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <vga_color>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <top> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 640x6-bit single-port block RAM                       : 1
# Counters                                             : 3
 10-bit up counter                                     : 3
# Registers                                            : 2
 Flip-Flops                                            : 2
# Comparators                                          : 6
 10-bit comparator greater                             : 2
 10-bit comparator less                                : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top> ...

Optimizing unit <vga_timing> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 32
 Flip-Flops                                            : 32

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top.ngr
Top Level Output File Name         : top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 11

Cell Usage :
# BELS                             : 149
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 27
#      LUT2                        : 31
#      LUT2_L                      : 1
#      LUT3                        : 4
#      LUT3_L                      : 1
#      LUT4                        : 17
#      LUT4_D                      : 4
#      LUT4_L                      : 1
#      MUXCY                       : 27
#      VCC                         : 1
#      XORCY                       : 30
# FlipFlops/Latches                : 32
#      FDC                         : 10
#      FDCE                        : 20
#      FDE                         : 2
# RAMS                             : 1
#      RAMB16_S9                   : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 10
#      IBUF                        : 1
#      OBUF                        : 9
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1200efg320-4 

 Number of Slices:                       47  out of   8672     0%  
 Number of Slice Flip Flops:             32  out of  17344     0%  
 Number of 4 input LUTs:                 90  out of  17344     0%  
 Number of IOs:                          11
 Number of bonded IOBs:                  11  out of    250     4%  
 Number of BRAMs:                         1  out of     28     3%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
i_clock                            | BUFGP                  | 33    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
i_reset                            | IBUF                   | 30    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 5.320ns (Maximum Frequency: 187.970MHz)
   Minimum input arrival time before clock: 4.485ns
   Maximum output required time after clock: 7.791ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'i_clock'
  Clock period: 5.320ns (frequency: 187.970MHz)
  Total number of paths / destination ports: 678 / 62
-------------------------------------------------------------------------
Delay:               5.320ns (Levels of Logic = 3)
  Source:            inst_vga_timing/h_counter_4 (FF)
  Destination:       inst_vga_timing/h_counter_4 (FF)
  Source Clock:      i_clock rising
  Destination Clock: i_clock rising

  Data Path: inst_vga_timing/h_counter_4 to inst_vga_timing/h_counter_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.591   0.762  inst_vga_timing/h_counter_4 (inst_vga_timing/h_counter_4)
     LUT4:I0->O            2   0.704   0.451  inst_vga_timing/h_counter_cmp_eq000022 (inst_vga_timing/h_counter_cmp_eq000022)
     LUT4:I3->O           15   0.704   1.096  inst_vga_timing/h_counter_cmp_eq000024_1 (inst_vga_timing/h_counter_cmp_eq000024)
     LUT2:I1->O            1   0.704   0.000  inst_vga_timing/Mcount_h_counter_eqn_01 (inst_vga_timing/Mcount_h_counter_eqn_0)
     FDC:D                     0.308          inst_vga_timing/h_counter_0
    ----------------------------------------
    Total                      5.320ns (3.011ns logic, 2.309ns route)
                                       (56.6% logic, 43.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'i_clock'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              4.485ns (Levels of Logic = 2)
  Source:            i_reset (PAD)
  Destination:       Mrom_vga_color_mux0001 (RAM)
  Destination Clock: i_clock rising

  Data Path: i_reset to Mrom_vga_color_mux0001
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            31   1.218   1.262  i_reset_IBUF (i_reset_IBUF)
     INV:I->O              3   0.704   0.531  i_reset_inv_INV_0 (i_reset_inv)
     RAMB16_S9:EN              0.770          Mrom_vga_color_mux0001
    ----------------------------------------
    Total                      4.485ns (2.692ns logic, 1.793ns route)
                                       (60.0% logic, 40.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'i_clock'
  Total number of paths / destination ports: 64 / 9
-------------------------------------------------------------------------
Offset:              7.791ns (Levels of Logic = 2)
  Source:            Mrom_vga_color_mux0001 (RAM)
  Destination:       o_b<1> (PAD)
  Source Clock:      i_clock rising

  Data Path: Mrom_vga_color_mux0001 to o_b<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16_S9:CLK->DO1    1   2.800   0.595  Mrom_vga_color_mux0001 (vga_color<1>)
     LUT4:I0->O            1   0.704   0.420  inst_vga_rgb/o_b_1_mux00001 (o_b_1_OBUF)
     OBUF:I->O                 3.272          o_b_1_OBUF (o_b<1>)
    ----------------------------------------
    Total                      7.791ns (6.776ns logic, 1.015ns route)
                                       (87.0% logic, 13.0% route)

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 7.07 secs
 
--> 


Total memory usage is 513600 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    2 (   0 filtered)

