Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Fri Feb  9 15:50:56 2018
| Host         : lzhou-dt2-vi-local running 64-bit CentOS Linux release 7.2.1511 (Core)
| Command      : report_utilization -file xilinx_pcie4_uscale_ep_utilization_placed.rpt -pb xilinx_pcie4_uscale_ep_utilization_placed.pb
| Design       : xilinx_pcie4_uscale_ep
| Device       : xcku15pffve1517-3
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs                   | 4074 |     0 |    522720 |  0.78 |
|   LUT as Logic             | 4059 |     0 |    522720 |  0.78 |
|   LUT as Memory            |   15 |     0 |    161280 | <0.01 |
|     LUT as Distributed RAM |    0 |     0 |           |       |
|     LUT as Shift Register  |   15 |     0 |           |       |
| CLB Registers              | 9030 |     0 |   1045440 |  0.86 |
|   Register as Flip Flop    | 9030 |     0 |   1045440 |  0.86 |
|   Register as Latch        |    0 |     0 |   1045440 |  0.00 |
| CARRY8                     |  167 |     0 |     65340 |  0.26 |
| F7 Muxes                   |    1 |     0 |    261360 | <0.01 |
| F8 Muxes                   |    0 |     0 |    130680 |  0.00 |
| F9 Muxes                   |    0 |     0 |     65340 |  0.00 |
+----------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 119   |          Yes |           - |          Set |
| 417   |          Yes |           - |        Reset |
| 163   |          Yes |         Set |            - |
| 8331  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+-------------------------------------------+------+-------+-----------+-------+
|                 Site Type                 | Used | Fixed | Available | Util% |
+-------------------------------------------+------+-------+-----------+-------+
| CLB                                       | 1476 |     0 |     65340 |  2.26 |
|   CLBL                                    |  922 |     0 |           |       |
|   CLBM                                    |  554 |     0 |           |       |
| LUT as Logic                              | 4059 |     0 |    522720 |  0.78 |
|   using O5 output only                    |  115 |       |           |       |
|   using O6 output only                    | 3040 |       |           |       |
|   using O5 and O6                         |  904 |       |           |       |
| LUT as Memory                             |   15 |     0 |    161280 | <0.01 |
|   LUT as Distributed RAM                  |    0 |     0 |           |       |
|   LUT as Shift Register                   |   15 |     0 |           |       |
|     using O5 output only                  |    0 |       |           |       |
|     using O6 output only                  |   15 |       |           |       |
|     using O5 and O6                       |    0 |       |           |       |
| LUT Flip Flop Pairs                       | 2363 |     0 |    522720 |  0.45 |
|   fully used LUT-FF pairs                 |  344 |       |           |       |
|   LUT-FF pairs with one unused LUT output | 2001 |       |           |       |
|   LUT-FF pairs with one unused Flip Flop  | 1411 |       |           |       |
| Unique Control Sets                       |  356 |       |           |       |
+-------------------------------------------+------+-------+-----------+-------+
* Note: Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |   26 |     0 |       984 |  2.64 |
|   RAMB36/FIFO*    |   26 |     0 |       984 |  2.64 |
|     RAMB36E2 only |   26 |       |           |       |
|   RAMB18          |    0 |     0 |      1968 |  0.00 |
| URAM              |    0 |     0 |       128 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      1968 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    1 |     1 |       512 |  0.20 |
| HPIOB_M          |    0 |     0 |       192 |  0.00 |
| HPIOB_S          |    0 |     0 |       192 |  0.00 |
| HDIOB_M          |    0 |     0 |        48 |  0.00 |
| HDIOB_S          |    0 |     0 |        48 |  0.00 |
| HPIOB_SNGL       |    1 |     1 |        32 |  3.13 |
|   INPUT          |    1 |       |           |       |
|   OUTPUT         |    0 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOBDIFFINBUF   |    0 |     0 |       264 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |       264 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        88 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       572 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        88 |  0.00 |
| RIU_OR           |    0 |     0 |        44 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |   14 |     0 |       940 |  1.49 |
|   BUFGCE             |    0 |     0 |       280 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |        44 |  0.00 |
|   BUFG_GT            |   14 |     0 |       456 |  3.07 |
|   BUFG_PS            |    0 |     0 |        72 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        88 |  0.00 |
| PLL                  |    0 |     0 |        22 |  0.00 |
| MMCM                 |    0 |     0 |        11 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| CMACE4          |    0 |     0 |         4 |  0.00 |
| GTHE4_CHANNEL   |    0 |     0 |        32 |  0.00 |
| GTHE4_COMMON    |    0 |     0 |         8 |  0.00 |
| GTYE4_CHANNEL   |    8 |     8 |        24 | 33.33 |
| GTYE4_COMMON    |    2 |     0 |         6 | 33.33 |
| ILKNE4          |    0 |     0 |         4 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |        28 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        28 |  0.00 |
| PCIE40E4        |    1 |     1 |         5 | 20.00 |
| PS8             |    0 |     0 |         1 |  0.00 |
| SYSMONE4        |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+---------------+------+---------------------+
|    Ref Name   | Used | Functional Category |
+---------------+------+---------------------+
| FDRE          | 8331 |            Register |
| LUT6          | 1365 |                 CLB |
| LUT3          | 1191 |                 CLB |
| LUT5          |  860 |                 CLB |
| LUT4          |  775 |                 CLB |
| LUT2          |  675 |                 CLB |
| FDCE          |  417 |            Register |
| CARRY8        |  167 |                 CLB |
| FDSE          |  163 |            Register |
| FDPE          |  119 |            Register |
| LUT1          |   97 |                 CLB |
| RAMB36E2      |   26 |           Block Ram |
| BUFG_GT       |   14 |               Clock |
| BUFG_GT_SYNC  |    9 |               Clock |
| SRLC32E       |    8 |                 CLB |
| GTYE4_CHANNEL |    8 |            Advanced |
| SRL16E        |    7 |                 CLB |
| GTYE4_COMMON  |    2 |            Advanced |
| PCIE40E4      |    1 |            Advanced |
| MUXF7         |    1 |                 CLB |
| INBUF         |    1 |                 I/O |
| IBUFDS_GTE4   |    1 |                 I/O |
| IBUFCTRL      |    1 |              Others |
+---------------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+---------------------+------+
|       Ref Name      | Used |
+---------------------+------+
| pcie4_uscale_plus_1 |    1 |
+---------------------+------+


