Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Mar 13 21:15:40 2019
| Host         : Necryotiks running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file HDMI_CONTROLLER_BD_wrapper_timing_summary_routed.rpt -pb HDMI_CONTROLLER_BD_wrapper_timing_summary_routed.pb -rpx HDMI_CONTROLLER_BD_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : HDMI_CONTROLLER_BD_wrapper
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 18 register/latch pins with no clock driven by root clock pin: HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_VDE_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 38 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 209 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.256        0.000                      0                  306        0.012        0.000                      0                  306        0.538        0.000                       0                   217  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                        Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                        ------------         ----------      --------------
i_CLK_100MHZ                                 {0.000 5.000}        10.000          100.000         
  clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0    {0.000 6.734}        13.468          74.250          
  clk_out2_HDMI_CONTROLLER_BD_clk_wiz_0_0    {0.000 1.347}        2.694           371.250         
  clkfbout_HDMI_CONTROLLER_BD_clk_wiz_0_0    {0.000 25.000}       50.000          20.000          
sys_clk_pin                                  {0.000 4.000}        10.000          100.000         
  clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {0.000 6.734}        13.468          74.250          
  clk_out2_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {0.000 1.347}        2.694           371.250         
  clkfbout_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_CLK_100MHZ                                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0          8.256        0.000                      0                  306        0.184        0.000                      0                  306        5.754        0.000                       0                   203  
  clk_out2_HDMI_CONTROLLER_BD_clk_wiz_0_0                                                                                                                                                      0.538        0.000                       0                    10  
  clkfbout_HDMI_CONTROLLER_BD_clk_wiz_0_0                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1        8.261        0.000                      0                  306        0.184        0.000                      0                  306        5.754        0.000                       0                   203  
  clk_out2_HDMI_CONTROLLER_BD_clk_wiz_0_0_1                                                                                                                                                    0.538        0.000                       0                    10  
  clkfbout_HDMI_CONTROLLER_BD_clk_wiz_0_0_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                 To Clock                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                 --------                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0          8.256        0.000                      0                  306        0.012        0.000                      0                  306  
clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0    clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1        8.256        0.000                      0                  306        0.012        0.000                      0                  306  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_CLK_100MHZ
  To Clock:  i_CLK_100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_CLK_100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_CLK_100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  To Clock:  clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        8.256ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.184ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.754ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.256ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.042ns  (logic 2.000ns (39.665%)  route 3.042ns (60.335%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns = ( 12.179 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         1.756    -0.637    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y8          SRL16E                                       r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y8          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     0.991 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/Q
                         net (fo=18, routed)          1.139     2.130    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/data_o[1]
    SLICE_X42Y22         LUT2 (Prop_lut2_I1_O)        0.124     2.254 f  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[6]_i_3__1/O
                         net (fo=2, routed)           1.221     3.475    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[6]_i_3__1_n_0
    SLICE_X42Y9          LUT2 (Prop_lut2_I0_O)        0.124     3.599 f  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[2]_i_2/O
                         net (fo=1, routed)           0.682     4.281    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[2]_i_2_n_0
    SLICE_X43Y9          LUT4 (Prop_lut4_I3_O)        0.124     4.405 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[2]_i_1/O
                         net (fo=1, routed)           0.000     4.405    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[2]_i_1_n_0
    SLICE_X43Y9          FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         1.577    12.179    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X43Y9          FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout_reg[2]/C
                         clock pessimism              0.626    12.805    
                         clock uncertainty           -0.172    12.633    
    SLICE_X43Y9          FDCE (Setup_fdce_C_D)        0.029    12.662    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         12.662    
                         arrival time                          -4.405    
  -------------------------------------------------------------------
                         slack                                  8.256    

Slack (MET) :             8.465ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.885ns  (logic 2.236ns (45.770%)  route 2.649ns (54.230%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns = ( 12.179 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         1.756    -0.637    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y8          SRL16E                                       r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y8          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     0.991 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/Q
                         net (fo=18, routed)          1.139     2.130    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/data_o[1]
    SLICE_X42Y22         LUT2 (Prop_lut2_I1_O)        0.124     2.254 f  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[6]_i_3__1/O
                         net (fo=2, routed)           1.221     3.475    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[6]_i_3__1_n_0
    SLICE_X42Y9          LUT2 (Prop_lut2_I0_O)        0.153     3.628 f  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[6]_i_2/O
                         net (fo=1, routed)           0.289     3.917    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[6]_i_2_n_0
    SLICE_X42Y9          LUT4 (Prop_lut4_I3_O)        0.331     4.248 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[6]_i_1/O
                         net (fo=1, routed)           0.000     4.248    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[6]_i_1_n_0
    SLICE_X42Y9          FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         1.577    12.179    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X42Y9          FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout_reg[6]/C
                         clock pessimism              0.626    12.805    
                         clock uncertainty           -0.172    12.633    
    SLICE_X42Y9          FDCE (Setup_fdce_C_D)        0.081    12.714    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         12.714    
                         arrival time                          -4.248    
  -------------------------------------------------------------------
                         slack                                  8.465    

Slack (MET) :             8.669ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.644ns  (logic 1.320ns (28.423%)  route 3.324ns (71.577%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 12.163 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         1.739    -0.654    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X40Y23         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y23         FDRE (Prop_fdre_C_Q)         0.419    -0.235 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg[2]/Q
                         net (fo=11, routed)          1.188     0.953    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg_n_0_[2]
    SLICE_X39Y26         LUT3 (Prop_lut3_I2_O)        0.299     1.252 f  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt[3]_i_8/O
                         net (fo=6, routed)           0.889     2.140    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt[3]_i_8_n_0
    SLICE_X39Y26         LUT5 (Prop_lut5_I4_O)        0.152     2.292 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt[3]_i_5__1/O
                         net (fo=2, routed)           0.578     2.870    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt[3]_i_5__1_n_0
    SLICE_X38Y25         LUT6 (Prop_lut6_I4_O)        0.326     3.196 f  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt[4]_i_6__1/O
                         net (fo=1, routed)           0.670     3.866    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt[4]_i_6__1_n_0
    SLICE_X38Y25         LUT6 (Prop_lut6_I5_O)        0.124     3.990 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt[4]_i_1__1/O
                         net (fo=1, routed)           0.000     3.990    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt[4]_i_1__1_n_0
    SLICE_X38Y25         FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         1.561    12.163    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X38Y25         FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt_reg[4]/C
                         clock pessimism              0.588    12.751    
                         clock uncertainty           -0.172    12.579    
    SLICE_X38Y25         FDCE (Setup_fdce_C_D)        0.081    12.660    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         12.660    
                         arrival time                          -3.990    
  -------------------------------------------------------------------
                         slack                                  8.669    

Slack (MET) :             8.795ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.955ns  (logic 0.704ns (17.801%)  route 3.251ns (82.199%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 12.175 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    0.628ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         1.750    -0.643    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X39Y13         FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.187 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[12]/Q
                         net (fo=3, routed)           1.260     1.073    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[12]
    SLICE_X38Y13         LUT5 (Prop_lut5_I4_O)        0.124     1.197 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HSYNC_i_2/O
                         net (fo=4, routed)           0.630     1.827    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HSYNC_i_2_n_0
    SLICE_X38Y12         LUT4 (Prop_lut4_I1_O)        0.124     1.951 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD[15]_i_1/O
                         net (fo=16, routed)          1.361     3.312    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/p_0_in
    SLICE_X38Y13         FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         1.573    12.175    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X38Y13         FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[12]/C
                         clock pessimism              0.628    12.803    
                         clock uncertainty           -0.172    12.631    
    SLICE_X38Y13         FDRE (Setup_fdre_C_R)       -0.524    12.107    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[12]
  -------------------------------------------------------------------
                         required time                         12.107    
                         arrival time                          -3.312    
  -------------------------------------------------------------------
                         slack                                  8.795    

Slack (MET) :             8.795ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.955ns  (logic 0.704ns (17.801%)  route 3.251ns (82.199%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 12.175 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    0.628ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         1.750    -0.643    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X39Y13         FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.187 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[12]/Q
                         net (fo=3, routed)           1.260     1.073    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[12]
    SLICE_X38Y13         LUT5 (Prop_lut5_I4_O)        0.124     1.197 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HSYNC_i_2/O
                         net (fo=4, routed)           0.630     1.827    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HSYNC_i_2_n_0
    SLICE_X38Y12         LUT4 (Prop_lut4_I1_O)        0.124     1.951 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD[15]_i_1/O
                         net (fo=16, routed)          1.361     3.312    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/p_0_in
    SLICE_X38Y13         FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         1.573    12.175    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X38Y13         FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[13]/C
                         clock pessimism              0.628    12.803    
                         clock uncertainty           -0.172    12.631    
    SLICE_X38Y13         FDRE (Setup_fdre_C_R)       -0.524    12.107    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[13]
  -------------------------------------------------------------------
                         required time                         12.107    
                         arrival time                          -3.312    
  -------------------------------------------------------------------
                         slack                                  8.795    

Slack (MET) :             8.795ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.955ns  (logic 0.704ns (17.801%)  route 3.251ns (82.199%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 12.175 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    0.628ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         1.750    -0.643    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X39Y13         FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.187 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[12]/Q
                         net (fo=3, routed)           1.260     1.073    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[12]
    SLICE_X38Y13         LUT5 (Prop_lut5_I4_O)        0.124     1.197 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HSYNC_i_2/O
                         net (fo=4, routed)           0.630     1.827    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HSYNC_i_2_n_0
    SLICE_X38Y12         LUT4 (Prop_lut4_I1_O)        0.124     1.951 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD[15]_i_1/O
                         net (fo=16, routed)          1.361     3.312    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/p_0_in
    SLICE_X38Y13         FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         1.573    12.175    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X38Y13         FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[14]/C
                         clock pessimism              0.628    12.803    
                         clock uncertainty           -0.172    12.631    
    SLICE_X38Y13         FDRE (Setup_fdre_C_R)       -0.524    12.107    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[14]
  -------------------------------------------------------------------
                         required time                         12.107    
                         arrival time                          -3.312    
  -------------------------------------------------------------------
                         slack                                  8.795    

Slack (MET) :             8.795ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.955ns  (logic 0.704ns (17.801%)  route 3.251ns (82.199%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 12.175 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    0.628ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         1.750    -0.643    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X39Y13         FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.187 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[12]/Q
                         net (fo=3, routed)           1.260     1.073    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[12]
    SLICE_X38Y13         LUT5 (Prop_lut5_I4_O)        0.124     1.197 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HSYNC_i_2/O
                         net (fo=4, routed)           0.630     1.827    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HSYNC_i_2_n_0
    SLICE_X38Y12         LUT4 (Prop_lut4_I1_O)        0.124     1.951 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD[15]_i_1/O
                         net (fo=16, routed)          1.361     3.312    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/p_0_in
    SLICE_X38Y13         FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         1.573    12.175    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X38Y13         FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[15]/C
                         clock pessimism              0.628    12.803    
                         clock uncertainty           -0.172    12.631    
    SLICE_X38Y13         FDRE (Setup_fdre_C_R)       -0.524    12.107    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[15]
  -------------------------------------------------------------------
                         required time                         12.107    
                         arrival time                          -3.312    
  -------------------------------------------------------------------
                         slack                                  8.795    

Slack (MET) :             8.862ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_VCNT_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_Y_COORD_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.889ns  (logic 0.704ns (18.104%)  route 3.185ns (81.896%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 12.177 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         1.749    -0.644    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X41Y16         FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_VCNT_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.188 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_VCNT_reg[13]/Q
                         net (fo=3, routed)           1.077     0.889    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_VCNT_reg_n_0_[13]
    SLICE_X42Y15         LUT6 (Prop_lut6_I3_O)        0.124     1.013 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_Y_COORD[15]_i_3/O
                         net (fo=4, routed)           0.839     1.852    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_Y_COORD[15]_i_3_n_0
    SLICE_X40Y14         LUT6 (Prop_lut6_I5_O)        0.124     1.976 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_Y_COORD[15]_i_1/O
                         net (fo=16, routed)          1.269     3.245    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_Y_COORD[15]_i_1_n_0
    SLICE_X42Y12         FDSE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_Y_COORD_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         1.575    12.177    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X42Y12         FDSE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_Y_COORD_reg[1]/C
                         clock pessimism              0.626    12.803    
                         clock uncertainty           -0.172    12.631    
    SLICE_X42Y12         FDSE (Setup_fdse_C_S)       -0.524    12.107    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_Y_COORD_reg[1]
  -------------------------------------------------------------------
                         required time                         12.107    
                         arrival time                          -3.245    
  -------------------------------------------------------------------
                         slack                                  8.862    

Slack (MET) :             8.862ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_VCNT_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_Y_COORD_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.889ns  (logic 0.704ns (18.104%)  route 3.185ns (81.896%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 12.177 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         1.749    -0.644    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X41Y16         FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_VCNT_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.188 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_VCNT_reg[13]/Q
                         net (fo=3, routed)           1.077     0.889    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_VCNT_reg_n_0_[13]
    SLICE_X42Y15         LUT6 (Prop_lut6_I3_O)        0.124     1.013 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_Y_COORD[15]_i_3/O
                         net (fo=4, routed)           0.839     1.852    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_Y_COORD[15]_i_3_n_0
    SLICE_X40Y14         LUT6 (Prop_lut6_I5_O)        0.124     1.976 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_Y_COORD[15]_i_1/O
                         net (fo=16, routed)          1.269     3.245    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_Y_COORD[15]_i_1_n_0
    SLICE_X42Y12         FDSE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_Y_COORD_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         1.575    12.177    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X42Y12         FDSE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_Y_COORD_reg[2]/C
                         clock pessimism              0.626    12.803    
                         clock uncertainty           -0.172    12.631    
    SLICE_X42Y12         FDSE (Setup_fdse_C_S)       -0.524    12.107    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_Y_COORD_reg[2]
  -------------------------------------------------------------------
                         required time                         12.107    
                         arrival time                          -3.245    
  -------------------------------------------------------------------
                         slack                                  8.862    

Slack (MET) :             8.862ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_VCNT_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_Y_COORD_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.889ns  (logic 0.704ns (18.104%)  route 3.185ns (81.896%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 12.177 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         1.749    -0.644    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X41Y16         FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_VCNT_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.188 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_VCNT_reg[13]/Q
                         net (fo=3, routed)           1.077     0.889    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_VCNT_reg_n_0_[13]
    SLICE_X42Y15         LUT6 (Prop_lut6_I3_O)        0.124     1.013 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_Y_COORD[15]_i_3/O
                         net (fo=4, routed)           0.839     1.852    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_Y_COORD[15]_i_3_n_0
    SLICE_X40Y14         LUT6 (Prop_lut6_I5_O)        0.124     1.976 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_Y_COORD[15]_i_1/O
                         net (fo=16, routed)          1.269     3.245    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_Y_COORD[15]_i_1_n_0
    SLICE_X42Y12         FDSE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_Y_COORD_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         1.575    12.177    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X42Y12         FDSE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_Y_COORD_reg[3]/C
                         clock pessimism              0.626    12.803    
                         clock uncertainty           -0.172    12.631    
    SLICE_X42Y12         FDSE (Setup_fdse_C_S)       -0.524    12.107    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_Y_COORD_reg[3]
  -------------------------------------------------------------------
                         required time                         12.107    
                         arrival time                          -3.245    
  -------------------------------------------------------------------
                         slack                                  8.862    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.784%)  route 0.130ns (41.216%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         0.582    -0.513    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X41Y23         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg_reg[0]/Q
                         net (fo=1, routed)           0.130    -0.241    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg_reg_n_0_[0]
    SLICE_X42Y24         LUT3 (Prop_lut3_I0_O)        0.045    -0.196 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.196    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout[0]_i_1__1_n_0
    SLICE_X42Y24         FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         0.847    -0.750    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X42Y24         FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[0]/C
                         clock pessimism              0.249    -0.501    
    SLICE_X42Y24         FDCE (Hold_fdce_C_D)         0.120    -0.381    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/q_m_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.227ns (68.571%)  route 0.104ns (31.429%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         0.594    -0.501    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X40Y3          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/q_m_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y3          FDRE (Prop_fdre_C_Q)         0.128    -0.373 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/q_m_reg_reg[0]/Q
                         net (fo=1, routed)           0.104    -0.269    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/q_m_reg_reg_n_0_[0]
    SLICE_X42Y4          LUT4 (Prop_lut4_I2_O)        0.099    -0.170 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/dout[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.170    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/dout[0]_i_1__0_n_0
    SLICE_X42Y4          FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         0.863    -0.734    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X42Y4          FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/dout_reg[0]/C
                         clock pessimism              0.249    -0.485    
    SLICE_X42Y4          FDCE (Hold_fdce_C_D)         0.120    -0.365    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c0_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c0_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         0.593    -0.502    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X42Y8          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c0_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y8          FDRE (Prop_fdre_C_Q)         0.164    -0.338 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c0_q_reg/Q
                         net (fo=1, routed)           0.116    -0.221    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c0_q
    SLICE_X43Y8          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c0_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         0.862    -0.735    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X43Y8          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c0_reg_reg/C
                         clock pessimism              0.246    -0.489    
    SLICE_X43Y8          FDRE (Hold_fdre_C_D)         0.066    -0.423    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c0_reg_reg
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c1_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         0.593    -0.502    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X42Y8          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c1_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y8          FDRE (Prop_fdre_C_Q)         0.164    -0.338 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c1_q_reg/Q
                         net (fo=1, routed)           0.116    -0.221    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c1_q
    SLICE_X42Y10         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         0.861    -0.736    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X42Y10         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c1_reg_reg/C
                         clock pessimism              0.249    -0.487    
    SLICE_X42Y10         FDRE (Hold_fdre_C_D)         0.060    -0.427    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c1_reg_reg
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/q_m_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/dout_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.203%)  route 0.128ns (40.797%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         0.594    -0.501    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X41Y3          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/q_m_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/q_m_reg_reg[6]/Q
                         net (fo=1, routed)           0.128    -0.231    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/q_m_reg_reg_n_0_[6]
    SLICE_X43Y3          LUT5 (Prop_lut5_I2_O)        0.045    -0.186 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/dout[6]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.186    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/dout[6]_i_1__0_n_0
    SLICE_X43Y3          FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         0.863    -0.734    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X43Y3          FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/dout_reg[6]/C
                         clock pessimism              0.249    -0.485    
    SLICE_X43Y3          FDCE (Hold_fdce_C_D)         0.092    -0.393    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/dout_reg[6]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.517%)  route 0.168ns (47.483%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         0.584    -0.511    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X41Y22         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg_reg[5]/Q
                         net (fo=1, routed)           0.168    -0.201    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg_reg_n_0_[5]
    SLICE_X42Y22         LUT3 (Prop_lut3_I0_O)        0.045    -0.156 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout[5]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.156    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout[5]_i_1__1_n_0
    SLICE_X42Y22         FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         0.850    -0.747    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X42Y22         FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[5]/C
                         clock pessimism              0.249    -0.498    
    SLICE_X42Y22         FDCE (Hold_fdce_C_D)         0.121    -0.377    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[5]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/color_logic_0/inst/r_BLUE_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[33].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.201%)  route 0.219ns (60.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         0.592    -0.503    HDMI_CONTROLLER_BD_i/color_logic_0/inst/i_CLK
    SLICE_X43Y11         FDRE                                         r  HDMI_CONTROLLER_BD_i/color_logic_0/inst/r_BLUE_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  HDMI_CONTROLLER_BD_i/color_logic_0/inst/r_BLUE_reg[3]/Q
                         net (fo=3, routed)           0.219    -0.143    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/data_i[31]
    SLICE_X42Y6          SRL16E                                       r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[33].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         0.863    -0.734    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y6          SRL16E                                       r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[33].srl16_i/CLK
                         clock pessimism              0.249    -0.485    
    SLICE_X42Y6          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.368    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[33].srl16_i
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.769%)  route 0.197ns (58.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         0.589    -0.506    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X39Y12         FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[7]/Q
                         net (fo=5, routed)           0.197    -0.168    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[7]
    SLICE_X40Y11         FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         0.861    -0.736    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X40Y11         FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[7]/C
                         clock pessimism              0.269    -0.467    
    SLICE_X40Y11         FDRE (Hold_fdre_C_D)         0.072    -0.395    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[7]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.966%)  route 0.195ns (58.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         0.589    -0.506    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X39Y12         FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[6]/Q
                         net (fo=5, routed)           0.195    -0.170    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[6]
    SLICE_X40Y11         FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         0.861    -0.736    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X40Y11         FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[6]/C
                         clock pessimism              0.269    -0.467    
    SLICE_X40Y11         FDRE (Hold_fdre_C_D)         0.070    -0.397    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[6]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.067%)  route 0.165ns (53.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         0.588    -0.507    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X39Y14         FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[15]/Q
                         net (fo=3, routed)           0.165    -0.201    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[15]
    SLICE_X38Y13         FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         0.856    -0.741    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X38Y13         FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[15]/C
                         clock pessimism              0.249    -0.492    
    SLICE_X38Y13         FDRE (Hold_fdre_C_D)         0.063    -0.429    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[15]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.228    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         13.468      11.313     BUFGCTRL_X0Y16   HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y8      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/serial_b/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y7      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/serial_b/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y26     HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/serial_clk/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y25     HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/serial_clk/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y24     HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/serial_r/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y23     HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/serial_r/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y4      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/serial_g/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y3      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/serial_g/oserdes_s/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         13.468      12.219     MMCME2_ADV_X0Y1  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.468      199.892    MMCME2_ADV_X0Y1  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X42Y8      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X42Y6      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/c0_q_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X38Y4      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[24].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X38Y4      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[24].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X38Y4      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[25].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X38Y4      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[25].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X38Y4      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[26].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X38Y4      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[26].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X38Y4      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[27].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X38Y4      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[27].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X42Y6      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/c0_q_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X42Y6      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[33].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X38Y19     HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[16].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X38Y19     HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[16].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X38Y19     HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[17].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X38Y19     HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[17].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X38Y19     HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[18].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X38Y19     HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[18].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X38Y19     HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[19].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X38Y19     HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[19].srl16_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_HDMI_CONTROLLER_BD_clk_wiz_0_0
  To Clock:  clk_out2_HDMI_CONTROLLER_BD_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.538ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_HDMI_CONTROLLER_BD_clk_wiz_0_0
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.694
Sources:            { HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.694       0.538      BUFGCTRL_X0Y17   HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y8      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/serial_b/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y7      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/serial_b/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y26     HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/serial_clk/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y25     HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/serial_clk/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y24     HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/serial_r/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y23     HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/serial_r/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y4      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/serial_g/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y3      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/serial_g/oserdes_s/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         2.694       1.445      MMCME2_ADV_X0Y1  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.694       210.666    MMCME2_ADV_X0Y1  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_HDMI_CONTROLLER_BD_clk_wiz_0_0
  To Clock:  clkfbout_HDMI_CONTROLLER_BD_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_HDMI_CONTROLLER_BD_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y18   HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y1  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y1  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y1  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y1  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { i_CLK_100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         6.000       4.000      MMCME2_ADV_X0Y1  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         6.000       4.000      MMCME2_ADV_X0Y1  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  To Clock:  clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        8.261ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.184ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.754ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.261ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.042ns  (logic 2.000ns (39.665%)  route 3.042ns (60.335%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns = ( 12.179 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         1.756    -0.637    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y8          SRL16E                                       r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y8          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     0.991 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/Q
                         net (fo=18, routed)          1.139     2.130    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/data_o[1]
    SLICE_X42Y22         LUT2 (Prop_lut2_I1_O)        0.124     2.254 f  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[6]_i_3__1/O
                         net (fo=2, routed)           1.221     3.475    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[6]_i_3__1_n_0
    SLICE_X42Y9          LUT2 (Prop_lut2_I0_O)        0.124     3.599 f  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[2]_i_2/O
                         net (fo=1, routed)           0.682     4.281    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[2]_i_2_n_0
    SLICE_X43Y9          LUT4 (Prop_lut4_I3_O)        0.124     4.405 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[2]_i_1/O
                         net (fo=1, routed)           0.000     4.405    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[2]_i_1_n_0
    SLICE_X43Y9          FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         1.577    12.179    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X43Y9          FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout_reg[2]/C
                         clock pessimism              0.626    12.805    
                         clock uncertainty           -0.168    12.637    
    SLICE_X43Y9          FDCE (Setup_fdce_C_D)        0.029    12.666    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         12.666    
                         arrival time                          -4.405    
  -------------------------------------------------------------------
                         slack                                  8.261    

Slack (MET) :             8.470ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.885ns  (logic 2.236ns (45.770%)  route 2.649ns (54.230%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns = ( 12.179 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         1.756    -0.637    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y8          SRL16E                                       r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y8          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     0.991 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/Q
                         net (fo=18, routed)          1.139     2.130    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/data_o[1]
    SLICE_X42Y22         LUT2 (Prop_lut2_I1_O)        0.124     2.254 f  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[6]_i_3__1/O
                         net (fo=2, routed)           1.221     3.475    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[6]_i_3__1_n_0
    SLICE_X42Y9          LUT2 (Prop_lut2_I0_O)        0.153     3.628 f  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[6]_i_2/O
                         net (fo=1, routed)           0.289     3.917    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[6]_i_2_n_0
    SLICE_X42Y9          LUT4 (Prop_lut4_I3_O)        0.331     4.248 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[6]_i_1/O
                         net (fo=1, routed)           0.000     4.248    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[6]_i_1_n_0
    SLICE_X42Y9          FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         1.577    12.179    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X42Y9          FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout_reg[6]/C
                         clock pessimism              0.626    12.805    
                         clock uncertainty           -0.168    12.637    
    SLICE_X42Y9          FDCE (Setup_fdce_C_D)        0.081    12.718    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         12.718    
                         arrival time                          -4.248    
  -------------------------------------------------------------------
                         slack                                  8.470    

Slack (MET) :             8.674ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.644ns  (logic 1.320ns (28.423%)  route 3.324ns (71.577%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 12.163 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         1.739    -0.654    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X40Y23         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y23         FDRE (Prop_fdre_C_Q)         0.419    -0.235 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg[2]/Q
                         net (fo=11, routed)          1.188     0.953    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg_n_0_[2]
    SLICE_X39Y26         LUT3 (Prop_lut3_I2_O)        0.299     1.252 f  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt[3]_i_8/O
                         net (fo=6, routed)           0.889     2.140    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt[3]_i_8_n_0
    SLICE_X39Y26         LUT5 (Prop_lut5_I4_O)        0.152     2.292 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt[3]_i_5__1/O
                         net (fo=2, routed)           0.578     2.870    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt[3]_i_5__1_n_0
    SLICE_X38Y25         LUT6 (Prop_lut6_I4_O)        0.326     3.196 f  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt[4]_i_6__1/O
                         net (fo=1, routed)           0.670     3.866    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt[4]_i_6__1_n_0
    SLICE_X38Y25         LUT6 (Prop_lut6_I5_O)        0.124     3.990 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt[4]_i_1__1/O
                         net (fo=1, routed)           0.000     3.990    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt[4]_i_1__1_n_0
    SLICE_X38Y25         FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         1.561    12.163    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X38Y25         FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt_reg[4]/C
                         clock pessimism              0.588    12.751    
                         clock uncertainty           -0.168    12.583    
    SLICE_X38Y25         FDCE (Setup_fdce_C_D)        0.081    12.664    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         12.664    
                         arrival time                          -3.990    
  -------------------------------------------------------------------
                         slack                                  8.674    

Slack (MET) :             8.799ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.955ns  (logic 0.704ns (17.801%)  route 3.251ns (82.199%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 12.175 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    0.628ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         1.750    -0.643    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X39Y13         FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.187 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[12]/Q
                         net (fo=3, routed)           1.260     1.073    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[12]
    SLICE_X38Y13         LUT5 (Prop_lut5_I4_O)        0.124     1.197 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HSYNC_i_2/O
                         net (fo=4, routed)           0.630     1.827    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HSYNC_i_2_n_0
    SLICE_X38Y12         LUT4 (Prop_lut4_I1_O)        0.124     1.951 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD[15]_i_1/O
                         net (fo=16, routed)          1.361     3.312    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/p_0_in
    SLICE_X38Y13         FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         1.573    12.175    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X38Y13         FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[12]/C
                         clock pessimism              0.628    12.803    
                         clock uncertainty           -0.168    12.635    
    SLICE_X38Y13         FDRE (Setup_fdre_C_R)       -0.524    12.111    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[12]
  -------------------------------------------------------------------
                         required time                         12.111    
                         arrival time                          -3.312    
  -------------------------------------------------------------------
                         slack                                  8.799    

Slack (MET) :             8.799ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.955ns  (logic 0.704ns (17.801%)  route 3.251ns (82.199%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 12.175 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    0.628ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         1.750    -0.643    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X39Y13         FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.187 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[12]/Q
                         net (fo=3, routed)           1.260     1.073    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[12]
    SLICE_X38Y13         LUT5 (Prop_lut5_I4_O)        0.124     1.197 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HSYNC_i_2/O
                         net (fo=4, routed)           0.630     1.827    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HSYNC_i_2_n_0
    SLICE_X38Y12         LUT4 (Prop_lut4_I1_O)        0.124     1.951 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD[15]_i_1/O
                         net (fo=16, routed)          1.361     3.312    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/p_0_in
    SLICE_X38Y13         FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         1.573    12.175    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X38Y13         FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[13]/C
                         clock pessimism              0.628    12.803    
                         clock uncertainty           -0.168    12.635    
    SLICE_X38Y13         FDRE (Setup_fdre_C_R)       -0.524    12.111    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[13]
  -------------------------------------------------------------------
                         required time                         12.111    
                         arrival time                          -3.312    
  -------------------------------------------------------------------
                         slack                                  8.799    

Slack (MET) :             8.799ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.955ns  (logic 0.704ns (17.801%)  route 3.251ns (82.199%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 12.175 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    0.628ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         1.750    -0.643    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X39Y13         FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.187 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[12]/Q
                         net (fo=3, routed)           1.260     1.073    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[12]
    SLICE_X38Y13         LUT5 (Prop_lut5_I4_O)        0.124     1.197 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HSYNC_i_2/O
                         net (fo=4, routed)           0.630     1.827    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HSYNC_i_2_n_0
    SLICE_X38Y12         LUT4 (Prop_lut4_I1_O)        0.124     1.951 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD[15]_i_1/O
                         net (fo=16, routed)          1.361     3.312    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/p_0_in
    SLICE_X38Y13         FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         1.573    12.175    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X38Y13         FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[14]/C
                         clock pessimism              0.628    12.803    
                         clock uncertainty           -0.168    12.635    
    SLICE_X38Y13         FDRE (Setup_fdre_C_R)       -0.524    12.111    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[14]
  -------------------------------------------------------------------
                         required time                         12.111    
                         arrival time                          -3.312    
  -------------------------------------------------------------------
                         slack                                  8.799    

Slack (MET) :             8.799ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.955ns  (logic 0.704ns (17.801%)  route 3.251ns (82.199%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 12.175 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    0.628ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         1.750    -0.643    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X39Y13         FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.187 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[12]/Q
                         net (fo=3, routed)           1.260     1.073    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[12]
    SLICE_X38Y13         LUT5 (Prop_lut5_I4_O)        0.124     1.197 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HSYNC_i_2/O
                         net (fo=4, routed)           0.630     1.827    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HSYNC_i_2_n_0
    SLICE_X38Y12         LUT4 (Prop_lut4_I1_O)        0.124     1.951 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD[15]_i_1/O
                         net (fo=16, routed)          1.361     3.312    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/p_0_in
    SLICE_X38Y13         FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         1.573    12.175    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X38Y13         FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[15]/C
                         clock pessimism              0.628    12.803    
                         clock uncertainty           -0.168    12.635    
    SLICE_X38Y13         FDRE (Setup_fdre_C_R)       -0.524    12.111    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[15]
  -------------------------------------------------------------------
                         required time                         12.111    
                         arrival time                          -3.312    
  -------------------------------------------------------------------
                         slack                                  8.799    

Slack (MET) :             8.866ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_VCNT_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_Y_COORD_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.889ns  (logic 0.704ns (18.104%)  route 3.185ns (81.896%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 12.177 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         1.749    -0.644    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X41Y16         FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_VCNT_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.188 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_VCNT_reg[13]/Q
                         net (fo=3, routed)           1.077     0.889    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_VCNT_reg_n_0_[13]
    SLICE_X42Y15         LUT6 (Prop_lut6_I3_O)        0.124     1.013 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_Y_COORD[15]_i_3/O
                         net (fo=4, routed)           0.839     1.852    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_Y_COORD[15]_i_3_n_0
    SLICE_X40Y14         LUT6 (Prop_lut6_I5_O)        0.124     1.976 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_Y_COORD[15]_i_1/O
                         net (fo=16, routed)          1.269     3.245    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_Y_COORD[15]_i_1_n_0
    SLICE_X42Y12         FDSE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_Y_COORD_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         1.575    12.177    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X42Y12         FDSE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_Y_COORD_reg[1]/C
                         clock pessimism              0.626    12.803    
                         clock uncertainty           -0.168    12.635    
    SLICE_X42Y12         FDSE (Setup_fdse_C_S)       -0.524    12.111    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_Y_COORD_reg[1]
  -------------------------------------------------------------------
                         required time                         12.111    
                         arrival time                          -3.245    
  -------------------------------------------------------------------
                         slack                                  8.866    

Slack (MET) :             8.866ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_VCNT_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_Y_COORD_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.889ns  (logic 0.704ns (18.104%)  route 3.185ns (81.896%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 12.177 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         1.749    -0.644    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X41Y16         FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_VCNT_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.188 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_VCNT_reg[13]/Q
                         net (fo=3, routed)           1.077     0.889    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_VCNT_reg_n_0_[13]
    SLICE_X42Y15         LUT6 (Prop_lut6_I3_O)        0.124     1.013 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_Y_COORD[15]_i_3/O
                         net (fo=4, routed)           0.839     1.852    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_Y_COORD[15]_i_3_n_0
    SLICE_X40Y14         LUT6 (Prop_lut6_I5_O)        0.124     1.976 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_Y_COORD[15]_i_1/O
                         net (fo=16, routed)          1.269     3.245    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_Y_COORD[15]_i_1_n_0
    SLICE_X42Y12         FDSE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_Y_COORD_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         1.575    12.177    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X42Y12         FDSE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_Y_COORD_reg[2]/C
                         clock pessimism              0.626    12.803    
                         clock uncertainty           -0.168    12.635    
    SLICE_X42Y12         FDSE (Setup_fdse_C_S)       -0.524    12.111    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_Y_COORD_reg[2]
  -------------------------------------------------------------------
                         required time                         12.111    
                         arrival time                          -3.245    
  -------------------------------------------------------------------
                         slack                                  8.866    

Slack (MET) :             8.866ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_VCNT_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_Y_COORD_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.889ns  (logic 0.704ns (18.104%)  route 3.185ns (81.896%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 12.177 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         1.749    -0.644    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X41Y16         FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_VCNT_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.188 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_VCNT_reg[13]/Q
                         net (fo=3, routed)           1.077     0.889    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_VCNT_reg_n_0_[13]
    SLICE_X42Y15         LUT6 (Prop_lut6_I3_O)        0.124     1.013 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_Y_COORD[15]_i_3/O
                         net (fo=4, routed)           0.839     1.852    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_Y_COORD[15]_i_3_n_0
    SLICE_X40Y14         LUT6 (Prop_lut6_I5_O)        0.124     1.976 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_Y_COORD[15]_i_1/O
                         net (fo=16, routed)          1.269     3.245    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_Y_COORD[15]_i_1_n_0
    SLICE_X42Y12         FDSE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_Y_COORD_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         1.575    12.177    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X42Y12         FDSE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_Y_COORD_reg[3]/C
                         clock pessimism              0.626    12.803    
                         clock uncertainty           -0.168    12.635    
    SLICE_X42Y12         FDSE (Setup_fdse_C_S)       -0.524    12.111    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_Y_COORD_reg[3]
  -------------------------------------------------------------------
                         required time                         12.111    
                         arrival time                          -3.245    
  -------------------------------------------------------------------
                         slack                                  8.866    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.784%)  route 0.130ns (41.216%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         0.582    -0.513    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X41Y23         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg_reg[0]/Q
                         net (fo=1, routed)           0.130    -0.241    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg_reg_n_0_[0]
    SLICE_X42Y24         LUT3 (Prop_lut3_I0_O)        0.045    -0.196 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.196    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout[0]_i_1__1_n_0
    SLICE_X42Y24         FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         0.847    -0.750    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X42Y24         FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[0]/C
                         clock pessimism              0.249    -0.501    
    SLICE_X42Y24         FDCE (Hold_fdce_C_D)         0.120    -0.381    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/q_m_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.227ns (68.571%)  route 0.104ns (31.429%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         0.594    -0.501    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X40Y3          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/q_m_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y3          FDRE (Prop_fdre_C_Q)         0.128    -0.373 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/q_m_reg_reg[0]/Q
                         net (fo=1, routed)           0.104    -0.269    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/q_m_reg_reg_n_0_[0]
    SLICE_X42Y4          LUT4 (Prop_lut4_I2_O)        0.099    -0.170 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/dout[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.170    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/dout[0]_i_1__0_n_0
    SLICE_X42Y4          FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         0.863    -0.734    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X42Y4          FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/dout_reg[0]/C
                         clock pessimism              0.249    -0.485    
    SLICE_X42Y4          FDCE (Hold_fdce_C_D)         0.120    -0.365    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c0_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c0_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         0.593    -0.502    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X42Y8          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c0_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y8          FDRE (Prop_fdre_C_Q)         0.164    -0.338 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c0_q_reg/Q
                         net (fo=1, routed)           0.116    -0.221    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c0_q
    SLICE_X43Y8          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c0_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         0.862    -0.735    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X43Y8          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c0_reg_reg/C
                         clock pessimism              0.246    -0.489    
    SLICE_X43Y8          FDRE (Hold_fdre_C_D)         0.066    -0.423    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c0_reg_reg
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c1_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         0.593    -0.502    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X42Y8          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c1_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y8          FDRE (Prop_fdre_C_Q)         0.164    -0.338 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c1_q_reg/Q
                         net (fo=1, routed)           0.116    -0.221    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c1_q
    SLICE_X42Y10         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         0.861    -0.736    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X42Y10         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c1_reg_reg/C
                         clock pessimism              0.249    -0.487    
    SLICE_X42Y10         FDRE (Hold_fdre_C_D)         0.060    -0.427    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c1_reg_reg
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/q_m_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/dout_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.203%)  route 0.128ns (40.797%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         0.594    -0.501    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X41Y3          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/q_m_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/q_m_reg_reg[6]/Q
                         net (fo=1, routed)           0.128    -0.231    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/q_m_reg_reg_n_0_[6]
    SLICE_X43Y3          LUT5 (Prop_lut5_I2_O)        0.045    -0.186 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/dout[6]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.186    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/dout[6]_i_1__0_n_0
    SLICE_X43Y3          FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         0.863    -0.734    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X43Y3          FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/dout_reg[6]/C
                         clock pessimism              0.249    -0.485    
    SLICE_X43Y3          FDCE (Hold_fdce_C_D)         0.092    -0.393    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/dout_reg[6]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.517%)  route 0.168ns (47.483%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         0.584    -0.511    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X41Y22         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg_reg[5]/Q
                         net (fo=1, routed)           0.168    -0.201    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg_reg_n_0_[5]
    SLICE_X42Y22         LUT3 (Prop_lut3_I0_O)        0.045    -0.156 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout[5]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.156    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout[5]_i_1__1_n_0
    SLICE_X42Y22         FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         0.850    -0.747    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X42Y22         FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[5]/C
                         clock pessimism              0.249    -0.498    
    SLICE_X42Y22         FDCE (Hold_fdce_C_D)         0.121    -0.377    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[5]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/color_logic_0/inst/r_BLUE_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[33].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.201%)  route 0.219ns (60.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         0.592    -0.503    HDMI_CONTROLLER_BD_i/color_logic_0/inst/i_CLK
    SLICE_X43Y11         FDRE                                         r  HDMI_CONTROLLER_BD_i/color_logic_0/inst/r_BLUE_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  HDMI_CONTROLLER_BD_i/color_logic_0/inst/r_BLUE_reg[3]/Q
                         net (fo=3, routed)           0.219    -0.143    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/data_i[31]
    SLICE_X42Y6          SRL16E                                       r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[33].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         0.863    -0.734    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y6          SRL16E                                       r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[33].srl16_i/CLK
                         clock pessimism              0.249    -0.485    
    SLICE_X42Y6          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.368    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[33].srl16_i
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.769%)  route 0.197ns (58.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         0.589    -0.506    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X39Y12         FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[7]/Q
                         net (fo=5, routed)           0.197    -0.168    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[7]
    SLICE_X40Y11         FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         0.861    -0.736    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X40Y11         FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[7]/C
                         clock pessimism              0.269    -0.467    
    SLICE_X40Y11         FDRE (Hold_fdre_C_D)         0.072    -0.395    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[7]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.966%)  route 0.195ns (58.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         0.589    -0.506    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X39Y12         FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[6]/Q
                         net (fo=5, routed)           0.195    -0.170    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[6]
    SLICE_X40Y11         FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         0.861    -0.736    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X40Y11         FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[6]/C
                         clock pessimism              0.269    -0.467    
    SLICE_X40Y11         FDRE (Hold_fdre_C_D)         0.070    -0.397    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[6]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.067%)  route 0.165ns (53.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         0.588    -0.507    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X39Y14         FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[15]/Q
                         net (fo=3, routed)           0.165    -0.201    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[15]
    SLICE_X38Y13         FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         0.856    -0.741    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X38Y13         FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[15]/C
                         clock pessimism              0.249    -0.492    
    SLICE_X38Y13         FDRE (Hold_fdre_C_D)         0.063    -0.429    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[15]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.228    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         13.468      11.313     BUFGCTRL_X0Y16   HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y8      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/serial_b/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y7      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/serial_b/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y26     HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/serial_clk/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y25     HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/serial_clk/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y24     HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/serial_r/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y23     HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/serial_r/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y4      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/serial_g/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y3      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/serial_g/oserdes_s/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         13.468      12.219     MMCME2_ADV_X0Y1  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.468      199.892    MMCME2_ADV_X0Y1  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X42Y8      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X42Y6      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/c0_q_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X38Y4      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[24].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X38Y4      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[24].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X38Y4      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[25].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X38Y4      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[25].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X38Y4      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[26].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X38Y4      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[26].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X38Y4      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[27].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X38Y4      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[27].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X42Y6      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/c0_q_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X42Y6      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[33].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X38Y19     HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[16].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X38Y19     HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[16].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X38Y19     HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[17].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X38Y19     HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[17].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X38Y19     HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[18].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X38Y19     HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[18].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X38Y19     HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[19].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X38Y19     HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[19].srl16_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  To Clock:  clk_out2_HDMI_CONTROLLER_BD_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.538ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.694
Sources:            { HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.694       0.538      BUFGCTRL_X0Y17   HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y8      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/serial_b/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y7      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/serial_b/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y26     HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/serial_clk/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y25     HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/serial_clk/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y24     HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/serial_r/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y23     HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/serial_r/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y4      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/serial_g/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y3      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/serial_g/oserdes_s/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         2.694       1.445      MMCME2_ADV_X0Y1  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.694       210.666    MMCME2_ADV_X0Y1  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  To Clock:  clkfbout_HDMI_CONTROLLER_BD_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y18   HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y1  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y1  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y1  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y1  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  To Clock:  clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        8.256ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.256ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.042ns  (logic 2.000ns (39.665%)  route 3.042ns (60.335%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns = ( 12.179 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         1.756    -0.637    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y8          SRL16E                                       r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y8          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     0.991 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/Q
                         net (fo=18, routed)          1.139     2.130    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/data_o[1]
    SLICE_X42Y22         LUT2 (Prop_lut2_I1_O)        0.124     2.254 f  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[6]_i_3__1/O
                         net (fo=2, routed)           1.221     3.475    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[6]_i_3__1_n_0
    SLICE_X42Y9          LUT2 (Prop_lut2_I0_O)        0.124     3.599 f  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[2]_i_2/O
                         net (fo=1, routed)           0.682     4.281    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[2]_i_2_n_0
    SLICE_X43Y9          LUT4 (Prop_lut4_I3_O)        0.124     4.405 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[2]_i_1/O
                         net (fo=1, routed)           0.000     4.405    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[2]_i_1_n_0
    SLICE_X43Y9          FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         1.577    12.179    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X43Y9          FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout_reg[2]/C
                         clock pessimism              0.626    12.805    
                         clock uncertainty           -0.172    12.633    
    SLICE_X43Y9          FDCE (Setup_fdce_C_D)        0.029    12.662    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         12.662    
                         arrival time                          -4.405    
  -------------------------------------------------------------------
                         slack                                  8.256    

Slack (MET) :             8.465ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.885ns  (logic 2.236ns (45.770%)  route 2.649ns (54.230%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns = ( 12.179 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         1.756    -0.637    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y8          SRL16E                                       r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y8          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     0.991 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/Q
                         net (fo=18, routed)          1.139     2.130    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/data_o[1]
    SLICE_X42Y22         LUT2 (Prop_lut2_I1_O)        0.124     2.254 f  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[6]_i_3__1/O
                         net (fo=2, routed)           1.221     3.475    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[6]_i_3__1_n_0
    SLICE_X42Y9          LUT2 (Prop_lut2_I0_O)        0.153     3.628 f  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[6]_i_2/O
                         net (fo=1, routed)           0.289     3.917    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[6]_i_2_n_0
    SLICE_X42Y9          LUT4 (Prop_lut4_I3_O)        0.331     4.248 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[6]_i_1/O
                         net (fo=1, routed)           0.000     4.248    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[6]_i_1_n_0
    SLICE_X42Y9          FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         1.577    12.179    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X42Y9          FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout_reg[6]/C
                         clock pessimism              0.626    12.805    
                         clock uncertainty           -0.172    12.633    
    SLICE_X42Y9          FDCE (Setup_fdce_C_D)        0.081    12.714    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         12.714    
                         arrival time                          -4.248    
  -------------------------------------------------------------------
                         slack                                  8.465    

Slack (MET) :             8.669ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.644ns  (logic 1.320ns (28.423%)  route 3.324ns (71.577%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 12.163 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         1.739    -0.654    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X40Y23         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y23         FDRE (Prop_fdre_C_Q)         0.419    -0.235 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg[2]/Q
                         net (fo=11, routed)          1.188     0.953    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg_n_0_[2]
    SLICE_X39Y26         LUT3 (Prop_lut3_I2_O)        0.299     1.252 f  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt[3]_i_8/O
                         net (fo=6, routed)           0.889     2.140    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt[3]_i_8_n_0
    SLICE_X39Y26         LUT5 (Prop_lut5_I4_O)        0.152     2.292 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt[3]_i_5__1/O
                         net (fo=2, routed)           0.578     2.870    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt[3]_i_5__1_n_0
    SLICE_X38Y25         LUT6 (Prop_lut6_I4_O)        0.326     3.196 f  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt[4]_i_6__1/O
                         net (fo=1, routed)           0.670     3.866    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt[4]_i_6__1_n_0
    SLICE_X38Y25         LUT6 (Prop_lut6_I5_O)        0.124     3.990 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt[4]_i_1__1/O
                         net (fo=1, routed)           0.000     3.990    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt[4]_i_1__1_n_0
    SLICE_X38Y25         FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         1.561    12.163    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X38Y25         FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt_reg[4]/C
                         clock pessimism              0.588    12.751    
                         clock uncertainty           -0.172    12.579    
    SLICE_X38Y25         FDCE (Setup_fdce_C_D)        0.081    12.660    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         12.660    
                         arrival time                          -3.990    
  -------------------------------------------------------------------
                         slack                                  8.669    

Slack (MET) :             8.795ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.955ns  (logic 0.704ns (17.801%)  route 3.251ns (82.199%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 12.175 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    0.628ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         1.750    -0.643    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X39Y13         FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.187 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[12]/Q
                         net (fo=3, routed)           1.260     1.073    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[12]
    SLICE_X38Y13         LUT5 (Prop_lut5_I4_O)        0.124     1.197 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HSYNC_i_2/O
                         net (fo=4, routed)           0.630     1.827    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HSYNC_i_2_n_0
    SLICE_X38Y12         LUT4 (Prop_lut4_I1_O)        0.124     1.951 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD[15]_i_1/O
                         net (fo=16, routed)          1.361     3.312    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/p_0_in
    SLICE_X38Y13         FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         1.573    12.175    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X38Y13         FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[12]/C
                         clock pessimism              0.628    12.803    
                         clock uncertainty           -0.172    12.631    
    SLICE_X38Y13         FDRE (Setup_fdre_C_R)       -0.524    12.107    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[12]
  -------------------------------------------------------------------
                         required time                         12.107    
                         arrival time                          -3.312    
  -------------------------------------------------------------------
                         slack                                  8.795    

Slack (MET) :             8.795ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.955ns  (logic 0.704ns (17.801%)  route 3.251ns (82.199%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 12.175 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    0.628ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         1.750    -0.643    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X39Y13         FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.187 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[12]/Q
                         net (fo=3, routed)           1.260     1.073    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[12]
    SLICE_X38Y13         LUT5 (Prop_lut5_I4_O)        0.124     1.197 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HSYNC_i_2/O
                         net (fo=4, routed)           0.630     1.827    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HSYNC_i_2_n_0
    SLICE_X38Y12         LUT4 (Prop_lut4_I1_O)        0.124     1.951 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD[15]_i_1/O
                         net (fo=16, routed)          1.361     3.312    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/p_0_in
    SLICE_X38Y13         FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         1.573    12.175    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X38Y13         FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[13]/C
                         clock pessimism              0.628    12.803    
                         clock uncertainty           -0.172    12.631    
    SLICE_X38Y13         FDRE (Setup_fdre_C_R)       -0.524    12.107    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[13]
  -------------------------------------------------------------------
                         required time                         12.107    
                         arrival time                          -3.312    
  -------------------------------------------------------------------
                         slack                                  8.795    

Slack (MET) :             8.795ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.955ns  (logic 0.704ns (17.801%)  route 3.251ns (82.199%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 12.175 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    0.628ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         1.750    -0.643    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X39Y13         FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.187 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[12]/Q
                         net (fo=3, routed)           1.260     1.073    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[12]
    SLICE_X38Y13         LUT5 (Prop_lut5_I4_O)        0.124     1.197 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HSYNC_i_2/O
                         net (fo=4, routed)           0.630     1.827    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HSYNC_i_2_n_0
    SLICE_X38Y12         LUT4 (Prop_lut4_I1_O)        0.124     1.951 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD[15]_i_1/O
                         net (fo=16, routed)          1.361     3.312    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/p_0_in
    SLICE_X38Y13         FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         1.573    12.175    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X38Y13         FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[14]/C
                         clock pessimism              0.628    12.803    
                         clock uncertainty           -0.172    12.631    
    SLICE_X38Y13         FDRE (Setup_fdre_C_R)       -0.524    12.107    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[14]
  -------------------------------------------------------------------
                         required time                         12.107    
                         arrival time                          -3.312    
  -------------------------------------------------------------------
                         slack                                  8.795    

Slack (MET) :             8.795ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.955ns  (logic 0.704ns (17.801%)  route 3.251ns (82.199%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 12.175 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    0.628ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         1.750    -0.643    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X39Y13         FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.187 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[12]/Q
                         net (fo=3, routed)           1.260     1.073    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[12]
    SLICE_X38Y13         LUT5 (Prop_lut5_I4_O)        0.124     1.197 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HSYNC_i_2/O
                         net (fo=4, routed)           0.630     1.827    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HSYNC_i_2_n_0
    SLICE_X38Y12         LUT4 (Prop_lut4_I1_O)        0.124     1.951 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD[15]_i_1/O
                         net (fo=16, routed)          1.361     3.312    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/p_0_in
    SLICE_X38Y13         FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         1.573    12.175    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X38Y13         FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[15]/C
                         clock pessimism              0.628    12.803    
                         clock uncertainty           -0.172    12.631    
    SLICE_X38Y13         FDRE (Setup_fdre_C_R)       -0.524    12.107    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[15]
  -------------------------------------------------------------------
                         required time                         12.107    
                         arrival time                          -3.312    
  -------------------------------------------------------------------
                         slack                                  8.795    

Slack (MET) :             8.862ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_VCNT_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_Y_COORD_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.889ns  (logic 0.704ns (18.104%)  route 3.185ns (81.896%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 12.177 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         1.749    -0.644    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X41Y16         FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_VCNT_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.188 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_VCNT_reg[13]/Q
                         net (fo=3, routed)           1.077     0.889    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_VCNT_reg_n_0_[13]
    SLICE_X42Y15         LUT6 (Prop_lut6_I3_O)        0.124     1.013 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_Y_COORD[15]_i_3/O
                         net (fo=4, routed)           0.839     1.852    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_Y_COORD[15]_i_3_n_0
    SLICE_X40Y14         LUT6 (Prop_lut6_I5_O)        0.124     1.976 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_Y_COORD[15]_i_1/O
                         net (fo=16, routed)          1.269     3.245    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_Y_COORD[15]_i_1_n_0
    SLICE_X42Y12         FDSE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_Y_COORD_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         1.575    12.177    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X42Y12         FDSE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_Y_COORD_reg[1]/C
                         clock pessimism              0.626    12.803    
                         clock uncertainty           -0.172    12.631    
    SLICE_X42Y12         FDSE (Setup_fdse_C_S)       -0.524    12.107    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_Y_COORD_reg[1]
  -------------------------------------------------------------------
                         required time                         12.107    
                         arrival time                          -3.245    
  -------------------------------------------------------------------
                         slack                                  8.862    

Slack (MET) :             8.862ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_VCNT_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_Y_COORD_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.889ns  (logic 0.704ns (18.104%)  route 3.185ns (81.896%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 12.177 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         1.749    -0.644    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X41Y16         FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_VCNT_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.188 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_VCNT_reg[13]/Q
                         net (fo=3, routed)           1.077     0.889    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_VCNT_reg_n_0_[13]
    SLICE_X42Y15         LUT6 (Prop_lut6_I3_O)        0.124     1.013 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_Y_COORD[15]_i_3/O
                         net (fo=4, routed)           0.839     1.852    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_Y_COORD[15]_i_3_n_0
    SLICE_X40Y14         LUT6 (Prop_lut6_I5_O)        0.124     1.976 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_Y_COORD[15]_i_1/O
                         net (fo=16, routed)          1.269     3.245    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_Y_COORD[15]_i_1_n_0
    SLICE_X42Y12         FDSE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_Y_COORD_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         1.575    12.177    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X42Y12         FDSE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_Y_COORD_reg[2]/C
                         clock pessimism              0.626    12.803    
                         clock uncertainty           -0.172    12.631    
    SLICE_X42Y12         FDSE (Setup_fdse_C_S)       -0.524    12.107    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_Y_COORD_reg[2]
  -------------------------------------------------------------------
                         required time                         12.107    
                         arrival time                          -3.245    
  -------------------------------------------------------------------
                         slack                                  8.862    

Slack (MET) :             8.862ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_VCNT_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_Y_COORD_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.889ns  (logic 0.704ns (18.104%)  route 3.185ns (81.896%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 12.177 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         1.749    -0.644    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X41Y16         FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_VCNT_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.188 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_VCNT_reg[13]/Q
                         net (fo=3, routed)           1.077     0.889    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_VCNT_reg_n_0_[13]
    SLICE_X42Y15         LUT6 (Prop_lut6_I3_O)        0.124     1.013 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_Y_COORD[15]_i_3/O
                         net (fo=4, routed)           0.839     1.852    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_Y_COORD[15]_i_3_n_0
    SLICE_X40Y14         LUT6 (Prop_lut6_I5_O)        0.124     1.976 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_Y_COORD[15]_i_1/O
                         net (fo=16, routed)          1.269     3.245    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_Y_COORD[15]_i_1_n_0
    SLICE_X42Y12         FDSE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_Y_COORD_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         1.575    12.177    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X42Y12         FDSE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_Y_COORD_reg[3]/C
                         clock pessimism              0.626    12.803    
                         clock uncertainty           -0.172    12.631    
    SLICE_X42Y12         FDSE (Setup_fdse_C_S)       -0.524    12.107    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_Y_COORD_reg[3]
  -------------------------------------------------------------------
                         required time                         12.107    
                         arrival time                          -3.245    
  -------------------------------------------------------------------
                         slack                                  8.862    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.784%)  route 0.130ns (41.216%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         0.582    -0.513    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X41Y23         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg_reg[0]/Q
                         net (fo=1, routed)           0.130    -0.241    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg_reg_n_0_[0]
    SLICE_X42Y24         LUT3 (Prop_lut3_I0_O)        0.045    -0.196 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.196    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout[0]_i_1__1_n_0
    SLICE_X42Y24         FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         0.847    -0.750    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X42Y24         FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[0]/C
                         clock pessimism              0.249    -0.501    
                         clock uncertainty            0.172    -0.328    
    SLICE_X42Y24         FDCE (Hold_fdce_C_D)         0.120    -0.208    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/q_m_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.227ns (68.571%)  route 0.104ns (31.429%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         0.594    -0.501    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X40Y3          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/q_m_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y3          FDRE (Prop_fdre_C_Q)         0.128    -0.373 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/q_m_reg_reg[0]/Q
                         net (fo=1, routed)           0.104    -0.269    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/q_m_reg_reg_n_0_[0]
    SLICE_X42Y4          LUT4 (Prop_lut4_I2_O)        0.099    -0.170 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/dout[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.170    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/dout[0]_i_1__0_n_0
    SLICE_X42Y4          FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         0.863    -0.734    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X42Y4          FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/dout_reg[0]/C
                         clock pessimism              0.249    -0.485    
                         clock uncertainty            0.172    -0.312    
    SLICE_X42Y4          FDCE (Hold_fdce_C_D)         0.120    -0.192    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.192    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c0_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c0_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         0.593    -0.502    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X42Y8          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c0_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y8          FDRE (Prop_fdre_C_Q)         0.164    -0.338 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c0_q_reg/Q
                         net (fo=1, routed)           0.116    -0.221    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c0_q
    SLICE_X43Y8          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c0_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         0.862    -0.735    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X43Y8          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c0_reg_reg/C
                         clock pessimism              0.246    -0.489    
                         clock uncertainty            0.172    -0.316    
    SLICE_X43Y8          FDRE (Hold_fdre_C_D)         0.066    -0.250    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c0_reg_reg
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c1_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         0.593    -0.502    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X42Y8          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c1_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y8          FDRE (Prop_fdre_C_Q)         0.164    -0.338 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c1_q_reg/Q
                         net (fo=1, routed)           0.116    -0.221    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c1_q
    SLICE_X42Y10         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         0.861    -0.736    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X42Y10         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c1_reg_reg/C
                         clock pessimism              0.249    -0.487    
                         clock uncertainty            0.172    -0.314    
    SLICE_X42Y10         FDRE (Hold_fdre_C_D)         0.060    -0.254    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c1_reg_reg
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/q_m_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/dout_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.203%)  route 0.128ns (40.797%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         0.594    -0.501    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X41Y3          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/q_m_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/q_m_reg_reg[6]/Q
                         net (fo=1, routed)           0.128    -0.231    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/q_m_reg_reg_n_0_[6]
    SLICE_X43Y3          LUT5 (Prop_lut5_I2_O)        0.045    -0.186 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/dout[6]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.186    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/dout[6]_i_1__0_n_0
    SLICE_X43Y3          FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         0.863    -0.734    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X43Y3          FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/dout_reg[6]/C
                         clock pessimism              0.249    -0.485    
                         clock uncertainty            0.172    -0.312    
    SLICE_X43Y3          FDCE (Hold_fdce_C_D)         0.092    -0.220    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/dout_reg[6]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.517%)  route 0.168ns (47.483%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         0.584    -0.511    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X41Y22         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg_reg[5]/Q
                         net (fo=1, routed)           0.168    -0.201    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg_reg_n_0_[5]
    SLICE_X42Y22         LUT3 (Prop_lut3_I0_O)        0.045    -0.156 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout[5]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.156    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout[5]_i_1__1_n_0
    SLICE_X42Y22         FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         0.850    -0.747    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X42Y22         FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[5]/C
                         clock pessimism              0.249    -0.498    
                         clock uncertainty            0.172    -0.325    
    SLICE_X42Y22         FDCE (Hold_fdce_C_D)         0.121    -0.204    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[5]
  -------------------------------------------------------------------
                         required time                          0.204    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/color_logic_0/inst/r_BLUE_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[33].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.201%)  route 0.219ns (60.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         0.592    -0.503    HDMI_CONTROLLER_BD_i/color_logic_0/inst/i_CLK
    SLICE_X43Y11         FDRE                                         r  HDMI_CONTROLLER_BD_i/color_logic_0/inst/r_BLUE_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  HDMI_CONTROLLER_BD_i/color_logic_0/inst/r_BLUE_reg[3]/Q
                         net (fo=3, routed)           0.219    -0.143    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/data_i[31]
    SLICE_X42Y6          SRL16E                                       r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[33].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         0.863    -0.734    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y6          SRL16E                                       r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[33].srl16_i/CLK
                         clock pessimism              0.249    -0.485    
                         clock uncertainty            0.172    -0.312    
    SLICE_X42Y6          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.195    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[33].srl16_i
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.769%)  route 0.197ns (58.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         0.589    -0.506    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X39Y12         FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[7]/Q
                         net (fo=5, routed)           0.197    -0.168    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[7]
    SLICE_X40Y11         FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         0.861    -0.736    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X40Y11         FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[7]/C
                         clock pessimism              0.269    -0.467    
                         clock uncertainty            0.172    -0.294    
    SLICE_X40Y11         FDRE (Hold_fdre_C_D)         0.072    -0.222    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[7]
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.966%)  route 0.195ns (58.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         0.589    -0.506    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X39Y12         FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[6]/Q
                         net (fo=5, routed)           0.195    -0.170    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[6]
    SLICE_X40Y11         FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         0.861    -0.736    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X40Y11         FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[6]/C
                         clock pessimism              0.269    -0.467    
                         clock uncertainty            0.172    -0.294    
    SLICE_X40Y11         FDRE (Hold_fdre_C_D)         0.070    -0.224    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[6]
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.067%)  route 0.165ns (53.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         0.588    -0.507    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X39Y14         FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[15]/Q
                         net (fo=3, routed)           0.165    -0.201    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[15]
    SLICE_X38Y13         FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         0.856    -0.741    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X38Y13         FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[15]/C
                         clock pessimism              0.249    -0.492    
                         clock uncertainty            0.172    -0.319    
    SLICE_X38Y13         FDRE (Hold_fdre_C_D)         0.063    -0.256    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[15]
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.056    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  To Clock:  clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        8.256ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.256ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.042ns  (logic 2.000ns (39.665%)  route 3.042ns (60.335%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns = ( 12.179 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         1.756    -0.637    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y8          SRL16E                                       r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y8          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     0.991 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/Q
                         net (fo=18, routed)          1.139     2.130    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/data_o[1]
    SLICE_X42Y22         LUT2 (Prop_lut2_I1_O)        0.124     2.254 f  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[6]_i_3__1/O
                         net (fo=2, routed)           1.221     3.475    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[6]_i_3__1_n_0
    SLICE_X42Y9          LUT2 (Prop_lut2_I0_O)        0.124     3.599 f  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[2]_i_2/O
                         net (fo=1, routed)           0.682     4.281    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[2]_i_2_n_0
    SLICE_X43Y9          LUT4 (Prop_lut4_I3_O)        0.124     4.405 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[2]_i_1/O
                         net (fo=1, routed)           0.000     4.405    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[2]_i_1_n_0
    SLICE_X43Y9          FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         1.577    12.179    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X43Y9          FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout_reg[2]/C
                         clock pessimism              0.626    12.805    
                         clock uncertainty           -0.172    12.633    
    SLICE_X43Y9          FDCE (Setup_fdce_C_D)        0.029    12.662    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         12.662    
                         arrival time                          -4.405    
  -------------------------------------------------------------------
                         slack                                  8.256    

Slack (MET) :             8.465ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.885ns  (logic 2.236ns (45.770%)  route 2.649ns (54.230%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns = ( 12.179 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         1.756    -0.637    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y8          SRL16E                                       r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y8          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     0.991 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/Q
                         net (fo=18, routed)          1.139     2.130    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/data_o[1]
    SLICE_X42Y22         LUT2 (Prop_lut2_I1_O)        0.124     2.254 f  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[6]_i_3__1/O
                         net (fo=2, routed)           1.221     3.475    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[6]_i_3__1_n_0
    SLICE_X42Y9          LUT2 (Prop_lut2_I0_O)        0.153     3.628 f  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[6]_i_2/O
                         net (fo=1, routed)           0.289     3.917    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[6]_i_2_n_0
    SLICE_X42Y9          LUT4 (Prop_lut4_I3_O)        0.331     4.248 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[6]_i_1/O
                         net (fo=1, routed)           0.000     4.248    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[6]_i_1_n_0
    SLICE_X42Y9          FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         1.577    12.179    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X42Y9          FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout_reg[6]/C
                         clock pessimism              0.626    12.805    
                         clock uncertainty           -0.172    12.633    
    SLICE_X42Y9          FDCE (Setup_fdce_C_D)        0.081    12.714    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         12.714    
                         arrival time                          -4.248    
  -------------------------------------------------------------------
                         slack                                  8.465    

Slack (MET) :             8.669ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.644ns  (logic 1.320ns (28.423%)  route 3.324ns (71.577%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 12.163 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         1.739    -0.654    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X40Y23         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y23         FDRE (Prop_fdre_C_Q)         0.419    -0.235 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg[2]/Q
                         net (fo=11, routed)          1.188     0.953    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg_n_0_[2]
    SLICE_X39Y26         LUT3 (Prop_lut3_I2_O)        0.299     1.252 f  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt[3]_i_8/O
                         net (fo=6, routed)           0.889     2.140    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt[3]_i_8_n_0
    SLICE_X39Y26         LUT5 (Prop_lut5_I4_O)        0.152     2.292 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt[3]_i_5__1/O
                         net (fo=2, routed)           0.578     2.870    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt[3]_i_5__1_n_0
    SLICE_X38Y25         LUT6 (Prop_lut6_I4_O)        0.326     3.196 f  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt[4]_i_6__1/O
                         net (fo=1, routed)           0.670     3.866    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt[4]_i_6__1_n_0
    SLICE_X38Y25         LUT6 (Prop_lut6_I5_O)        0.124     3.990 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt[4]_i_1__1/O
                         net (fo=1, routed)           0.000     3.990    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt[4]_i_1__1_n_0
    SLICE_X38Y25         FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         1.561    12.163    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X38Y25         FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt_reg[4]/C
                         clock pessimism              0.588    12.751    
                         clock uncertainty           -0.172    12.579    
    SLICE_X38Y25         FDCE (Setup_fdce_C_D)        0.081    12.660    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         12.660    
                         arrival time                          -3.990    
  -------------------------------------------------------------------
                         slack                                  8.669    

Slack (MET) :             8.795ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.955ns  (logic 0.704ns (17.801%)  route 3.251ns (82.199%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 12.175 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    0.628ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         1.750    -0.643    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X39Y13         FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.187 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[12]/Q
                         net (fo=3, routed)           1.260     1.073    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[12]
    SLICE_X38Y13         LUT5 (Prop_lut5_I4_O)        0.124     1.197 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HSYNC_i_2/O
                         net (fo=4, routed)           0.630     1.827    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HSYNC_i_2_n_0
    SLICE_X38Y12         LUT4 (Prop_lut4_I1_O)        0.124     1.951 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD[15]_i_1/O
                         net (fo=16, routed)          1.361     3.312    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/p_0_in
    SLICE_X38Y13         FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         1.573    12.175    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X38Y13         FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[12]/C
                         clock pessimism              0.628    12.803    
                         clock uncertainty           -0.172    12.631    
    SLICE_X38Y13         FDRE (Setup_fdre_C_R)       -0.524    12.107    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[12]
  -------------------------------------------------------------------
                         required time                         12.107    
                         arrival time                          -3.312    
  -------------------------------------------------------------------
                         slack                                  8.795    

Slack (MET) :             8.795ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.955ns  (logic 0.704ns (17.801%)  route 3.251ns (82.199%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 12.175 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    0.628ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         1.750    -0.643    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X39Y13         FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.187 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[12]/Q
                         net (fo=3, routed)           1.260     1.073    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[12]
    SLICE_X38Y13         LUT5 (Prop_lut5_I4_O)        0.124     1.197 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HSYNC_i_2/O
                         net (fo=4, routed)           0.630     1.827    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HSYNC_i_2_n_0
    SLICE_X38Y12         LUT4 (Prop_lut4_I1_O)        0.124     1.951 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD[15]_i_1/O
                         net (fo=16, routed)          1.361     3.312    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/p_0_in
    SLICE_X38Y13         FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         1.573    12.175    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X38Y13         FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[13]/C
                         clock pessimism              0.628    12.803    
                         clock uncertainty           -0.172    12.631    
    SLICE_X38Y13         FDRE (Setup_fdre_C_R)       -0.524    12.107    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[13]
  -------------------------------------------------------------------
                         required time                         12.107    
                         arrival time                          -3.312    
  -------------------------------------------------------------------
                         slack                                  8.795    

Slack (MET) :             8.795ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.955ns  (logic 0.704ns (17.801%)  route 3.251ns (82.199%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 12.175 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    0.628ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         1.750    -0.643    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X39Y13         FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.187 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[12]/Q
                         net (fo=3, routed)           1.260     1.073    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[12]
    SLICE_X38Y13         LUT5 (Prop_lut5_I4_O)        0.124     1.197 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HSYNC_i_2/O
                         net (fo=4, routed)           0.630     1.827    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HSYNC_i_2_n_0
    SLICE_X38Y12         LUT4 (Prop_lut4_I1_O)        0.124     1.951 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD[15]_i_1/O
                         net (fo=16, routed)          1.361     3.312    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/p_0_in
    SLICE_X38Y13         FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         1.573    12.175    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X38Y13         FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[14]/C
                         clock pessimism              0.628    12.803    
                         clock uncertainty           -0.172    12.631    
    SLICE_X38Y13         FDRE (Setup_fdre_C_R)       -0.524    12.107    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[14]
  -------------------------------------------------------------------
                         required time                         12.107    
                         arrival time                          -3.312    
  -------------------------------------------------------------------
                         slack                                  8.795    

Slack (MET) :             8.795ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.955ns  (logic 0.704ns (17.801%)  route 3.251ns (82.199%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 12.175 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    0.628ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         1.750    -0.643    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X39Y13         FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.187 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[12]/Q
                         net (fo=3, routed)           1.260     1.073    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[12]
    SLICE_X38Y13         LUT5 (Prop_lut5_I4_O)        0.124     1.197 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HSYNC_i_2/O
                         net (fo=4, routed)           0.630     1.827    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HSYNC_i_2_n_0
    SLICE_X38Y12         LUT4 (Prop_lut4_I1_O)        0.124     1.951 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD[15]_i_1/O
                         net (fo=16, routed)          1.361     3.312    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/p_0_in
    SLICE_X38Y13         FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         1.573    12.175    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X38Y13         FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[15]/C
                         clock pessimism              0.628    12.803    
                         clock uncertainty           -0.172    12.631    
    SLICE_X38Y13         FDRE (Setup_fdre_C_R)       -0.524    12.107    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[15]
  -------------------------------------------------------------------
                         required time                         12.107    
                         arrival time                          -3.312    
  -------------------------------------------------------------------
                         slack                                  8.795    

Slack (MET) :             8.862ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_VCNT_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_Y_COORD_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.889ns  (logic 0.704ns (18.104%)  route 3.185ns (81.896%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 12.177 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         1.749    -0.644    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X41Y16         FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_VCNT_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.188 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_VCNT_reg[13]/Q
                         net (fo=3, routed)           1.077     0.889    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_VCNT_reg_n_0_[13]
    SLICE_X42Y15         LUT6 (Prop_lut6_I3_O)        0.124     1.013 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_Y_COORD[15]_i_3/O
                         net (fo=4, routed)           0.839     1.852    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_Y_COORD[15]_i_3_n_0
    SLICE_X40Y14         LUT6 (Prop_lut6_I5_O)        0.124     1.976 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_Y_COORD[15]_i_1/O
                         net (fo=16, routed)          1.269     3.245    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_Y_COORD[15]_i_1_n_0
    SLICE_X42Y12         FDSE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_Y_COORD_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         1.575    12.177    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X42Y12         FDSE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_Y_COORD_reg[1]/C
                         clock pessimism              0.626    12.803    
                         clock uncertainty           -0.172    12.631    
    SLICE_X42Y12         FDSE (Setup_fdse_C_S)       -0.524    12.107    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_Y_COORD_reg[1]
  -------------------------------------------------------------------
                         required time                         12.107    
                         arrival time                          -3.245    
  -------------------------------------------------------------------
                         slack                                  8.862    

Slack (MET) :             8.862ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_VCNT_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_Y_COORD_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.889ns  (logic 0.704ns (18.104%)  route 3.185ns (81.896%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 12.177 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         1.749    -0.644    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X41Y16         FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_VCNT_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.188 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_VCNT_reg[13]/Q
                         net (fo=3, routed)           1.077     0.889    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_VCNT_reg_n_0_[13]
    SLICE_X42Y15         LUT6 (Prop_lut6_I3_O)        0.124     1.013 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_Y_COORD[15]_i_3/O
                         net (fo=4, routed)           0.839     1.852    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_Y_COORD[15]_i_3_n_0
    SLICE_X40Y14         LUT6 (Prop_lut6_I5_O)        0.124     1.976 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_Y_COORD[15]_i_1/O
                         net (fo=16, routed)          1.269     3.245    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_Y_COORD[15]_i_1_n_0
    SLICE_X42Y12         FDSE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_Y_COORD_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         1.575    12.177    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X42Y12         FDSE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_Y_COORD_reg[2]/C
                         clock pessimism              0.626    12.803    
                         clock uncertainty           -0.172    12.631    
    SLICE_X42Y12         FDSE (Setup_fdse_C_S)       -0.524    12.107    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_Y_COORD_reg[2]
  -------------------------------------------------------------------
                         required time                         12.107    
                         arrival time                          -3.245    
  -------------------------------------------------------------------
                         slack                                  8.862    

Slack (MET) :             8.862ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_VCNT_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_Y_COORD_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.889ns  (logic 0.704ns (18.104%)  route 3.185ns (81.896%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 12.177 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         1.749    -0.644    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X41Y16         FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_VCNT_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.188 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_VCNT_reg[13]/Q
                         net (fo=3, routed)           1.077     0.889    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_VCNT_reg_n_0_[13]
    SLICE_X42Y15         LUT6 (Prop_lut6_I3_O)        0.124     1.013 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_Y_COORD[15]_i_3/O
                         net (fo=4, routed)           0.839     1.852    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_Y_COORD[15]_i_3_n_0
    SLICE_X40Y14         LUT6 (Prop_lut6_I5_O)        0.124     1.976 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_Y_COORD[15]_i_1/O
                         net (fo=16, routed)          1.269     3.245    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_Y_COORD[15]_i_1_n_0
    SLICE_X42Y12         FDSE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_Y_COORD_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         1.575    12.177    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X42Y12         FDSE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_Y_COORD_reg[3]/C
                         clock pessimism              0.626    12.803    
                         clock uncertainty           -0.172    12.631    
    SLICE_X42Y12         FDSE (Setup_fdse_C_S)       -0.524    12.107    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_Y_COORD_reg[3]
  -------------------------------------------------------------------
                         required time                         12.107    
                         arrival time                          -3.245    
  -------------------------------------------------------------------
                         slack                                  8.862    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.784%)  route 0.130ns (41.216%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         0.582    -0.513    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X41Y23         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg_reg[0]/Q
                         net (fo=1, routed)           0.130    -0.241    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg_reg_n_0_[0]
    SLICE_X42Y24         LUT3 (Prop_lut3_I0_O)        0.045    -0.196 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.196    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout[0]_i_1__1_n_0
    SLICE_X42Y24         FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         0.847    -0.750    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X42Y24         FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[0]/C
                         clock pessimism              0.249    -0.501    
                         clock uncertainty            0.172    -0.328    
    SLICE_X42Y24         FDCE (Hold_fdce_C_D)         0.120    -0.208    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/q_m_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.227ns (68.571%)  route 0.104ns (31.429%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         0.594    -0.501    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X40Y3          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/q_m_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y3          FDRE (Prop_fdre_C_Q)         0.128    -0.373 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/q_m_reg_reg[0]/Q
                         net (fo=1, routed)           0.104    -0.269    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/q_m_reg_reg_n_0_[0]
    SLICE_X42Y4          LUT4 (Prop_lut4_I2_O)        0.099    -0.170 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/dout[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.170    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/dout[0]_i_1__0_n_0
    SLICE_X42Y4          FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         0.863    -0.734    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X42Y4          FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/dout_reg[0]/C
                         clock pessimism              0.249    -0.485    
                         clock uncertainty            0.172    -0.312    
    SLICE_X42Y4          FDCE (Hold_fdce_C_D)         0.120    -0.192    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.192    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c0_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c0_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         0.593    -0.502    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X42Y8          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c0_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y8          FDRE (Prop_fdre_C_Q)         0.164    -0.338 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c0_q_reg/Q
                         net (fo=1, routed)           0.116    -0.221    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c0_q
    SLICE_X43Y8          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c0_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         0.862    -0.735    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X43Y8          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c0_reg_reg/C
                         clock pessimism              0.246    -0.489    
                         clock uncertainty            0.172    -0.316    
    SLICE_X43Y8          FDRE (Hold_fdre_C_D)         0.066    -0.250    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c0_reg_reg
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c1_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         0.593    -0.502    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X42Y8          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c1_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y8          FDRE (Prop_fdre_C_Q)         0.164    -0.338 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c1_q_reg/Q
                         net (fo=1, routed)           0.116    -0.221    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c1_q
    SLICE_X42Y10         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         0.861    -0.736    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X42Y10         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c1_reg_reg/C
                         clock pessimism              0.249    -0.487    
                         clock uncertainty            0.172    -0.314    
    SLICE_X42Y10         FDRE (Hold_fdre_C_D)         0.060    -0.254    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c1_reg_reg
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/q_m_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/dout_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.203%)  route 0.128ns (40.797%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         0.594    -0.501    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X41Y3          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/q_m_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/q_m_reg_reg[6]/Q
                         net (fo=1, routed)           0.128    -0.231    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/q_m_reg_reg_n_0_[6]
    SLICE_X43Y3          LUT5 (Prop_lut5_I2_O)        0.045    -0.186 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/dout[6]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.186    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/dout[6]_i_1__0_n_0
    SLICE_X43Y3          FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         0.863    -0.734    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X43Y3          FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/dout_reg[6]/C
                         clock pessimism              0.249    -0.485    
                         clock uncertainty            0.172    -0.312    
    SLICE_X43Y3          FDCE (Hold_fdce_C_D)         0.092    -0.220    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/dout_reg[6]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.517%)  route 0.168ns (47.483%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         0.584    -0.511    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X41Y22         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg_reg[5]/Q
                         net (fo=1, routed)           0.168    -0.201    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg_reg_n_0_[5]
    SLICE_X42Y22         LUT3 (Prop_lut3_I0_O)        0.045    -0.156 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout[5]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.156    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout[5]_i_1__1_n_0
    SLICE_X42Y22         FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         0.850    -0.747    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X42Y22         FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[5]/C
                         clock pessimism              0.249    -0.498    
                         clock uncertainty            0.172    -0.325    
    SLICE_X42Y22         FDCE (Hold_fdce_C_D)         0.121    -0.204    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[5]
  -------------------------------------------------------------------
                         required time                          0.204    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/color_logic_0/inst/r_BLUE_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[33].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.201%)  route 0.219ns (60.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         0.592    -0.503    HDMI_CONTROLLER_BD_i/color_logic_0/inst/i_CLK
    SLICE_X43Y11         FDRE                                         r  HDMI_CONTROLLER_BD_i/color_logic_0/inst/r_BLUE_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  HDMI_CONTROLLER_BD_i/color_logic_0/inst/r_BLUE_reg[3]/Q
                         net (fo=3, routed)           0.219    -0.143    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/data_i[31]
    SLICE_X42Y6          SRL16E                                       r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[33].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         0.863    -0.734    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y6          SRL16E                                       r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[33].srl16_i/CLK
                         clock pessimism              0.249    -0.485    
                         clock uncertainty            0.172    -0.312    
    SLICE_X42Y6          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.195    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[33].srl16_i
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.769%)  route 0.197ns (58.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         0.589    -0.506    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X39Y12         FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[7]/Q
                         net (fo=5, routed)           0.197    -0.168    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[7]
    SLICE_X40Y11         FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         0.861    -0.736    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X40Y11         FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[7]/C
                         clock pessimism              0.269    -0.467    
                         clock uncertainty            0.172    -0.294    
    SLICE_X40Y11         FDRE (Hold_fdre_C_D)         0.072    -0.222    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[7]
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.966%)  route 0.195ns (58.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         0.589    -0.506    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X39Y12         FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[6]/Q
                         net (fo=5, routed)           0.195    -0.170    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[6]
    SLICE_X40Y11         FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         0.861    -0.736    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X40Y11         FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[6]/C
                         clock pessimism              0.269    -0.467    
                         clock uncertainty            0.172    -0.294    
    SLICE_X40Y11         FDRE (Hold_fdre_C_D)         0.070    -0.224    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[6]
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.067%)  route 0.165ns (53.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         0.588    -0.507    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X39Y14         FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[15]/Q
                         net (fo=3, routed)           0.165    -0.201    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[15]
    SLICE_X38Y13         FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=201, routed)         0.856    -0.741    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X38Y13         FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[15]/C
                         clock pessimism              0.249    -0.492    
                         clock uncertainty            0.172    -0.319    
    SLICE_X38Y13         FDRE (Hold_fdre_C_D)         0.063    -0.256    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[15]
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.056    





