{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1623129552418 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1623129552437 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 07 22:19:12 2021 " "Processing started: Mon Jun 07 22:19:12 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1623129552437 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623129552437 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623129552437 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1623129552974 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1623129552974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC " "Found entity 1: DE1_SoC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/DE1_SoC.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623129565311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623129565311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noise_gen.sv 2 2 " "Found 2 design units, including 2 entities, in source file noise_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 noise_gen " "Found entity 1: noise_gen" {  } { { "noise_gen.sv" "" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/noise_gen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623129565313 ""} { "Info" "ISGN_ENTITY_NAME" "2 noise_gen_testbench " "Found entity 2: noise_gen_testbench" {  } { { "noise_gen.sv" "" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/noise_gen.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623129565313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623129565313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_audio_bit_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_audio_bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Bit_Counter " "Found entity 1: Altera_UP_Audio_Bit_Counter" {  } { { "Altera_UP_Audio_Bit_Counter.v" "" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/Altera_UP_Audio_Bit_Counter.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623129565315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623129565315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_audio_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_audio_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_In_Deserializer " "Found entity 1: Altera_UP_Audio_In_Deserializer" {  } { { "Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/Altera_UP_Audio_In_Deserializer.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623129565317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623129565317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_audio_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_audio_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Out_Serializer " "Found entity 1: Altera_UP_Audio_Out_Serializer" {  } { { "Altera_UP_Audio_Out_Serializer.v" "" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/Altera_UP_Audio_Out_Serializer.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623129565318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623129565318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_clock_edge.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_clock_edge.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Clock_Edge " "Found entity 1: Altera_UP_Clock_Edge" {  } { { "Altera_UP_Clock_Edge.v" "" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/Altera_UP_Clock_Edge.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623129565321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623129565321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_I2C " "Found entity 1: Altera_UP_I2C" {  } { { "Altera_UP_I2C.v" "" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/Altera_UP_I2C.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623129565324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623129565324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_i2c_av_auto_initialize.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_i2c_av_auto_initialize.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_I2C_AV_Auto_Initialize " "Found entity 1: Altera_UP_I2C_AV_Auto_Initialize" {  } { { "Altera_UP_I2C_AV_Auto_Initialize.v" "" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/Altera_UP_I2C_AV_Auto_Initialize.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623129565326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623129565326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_i2c_dc_auto_initialize.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_i2c_dc_auto_initialize.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_I2C_DC_Auto_Initialize " "Found entity 1: Altera_UP_I2C_DC_Auto_Initialize" {  } { { "Altera_UP_I2C_DC_Auto_Initialize.v" "" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/Altera_UP_I2C_DC_Auto_Initialize.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623129565329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623129565329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_i2c_lcm_auto_initialize.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_i2c_lcm_auto_initialize.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_I2C_LCM_Auto_Initialize " "Found entity 1: Altera_UP_I2C_LCM_Auto_Initialize" {  } { { "Altera_UP_I2C_LCM_Auto_Initialize.v" "" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/Altera_UP_I2C_LCM_Auto_Initialize.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623129565331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623129565331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_slow_clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_slow_clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Slow_Clock_Generator " "Found entity 1: Altera_UP_Slow_Clock_Generator" {  } { { "Altera_UP_Slow_Clock_Generator.v" "" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/Altera_UP_Slow_Clock_Generator.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623129565333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623129565333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SYNC_FIFO " "Found entity 1: Altera_UP_SYNC_FIFO" {  } { { "Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/Altera_UP_SYNC_FIFO.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623129565335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623129565335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_and_video_config.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_and_video_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_and_video_config " "Found entity 1: audio_and_video_config" {  } { { "audio_and_video_config.v" "" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/audio_and_video_config.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623129565338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623129565338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_codec.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_codec.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_codec " "Found entity 1: audio_codec" {  } { { "audio_codec.v" "" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/audio_codec.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623129565340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623129565340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_generator " "Found entity 1: clock_generator" {  } { { "clock_generator.v" "" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/clock_generator.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623129565342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623129565342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "firfilter.sv 2 2 " "Found 2 design units, including 2 entities, in source file firfilter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 firFilter " "Found entity 1: firFilter" {  } { { "firFilter.sv" "" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/firFilter.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623129565344 ""} { "Info" "ISGN_ENTITY_NAME" "2 firFilter_testbench " "Found entity 2: firFilter_testbench" {  } { { "firFilter.sv" "" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/firFilter.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623129565344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623129565344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.sv 2 2 " "Found 2 design units, including 2 entities, in source file register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.sv" "" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/register.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623129565346 ""} { "Info" "ISGN_ENTITY_NAME" "2 register_testbench " "Found entity 2: register_testbench" {  } { { "register.sv" "" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/register.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623129565346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623129565346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nfirfilter.sv 2 2 " "Found 2 design units, including 2 entities, in source file nfirfilter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nFirFilter " "Found entity 1: nFirFilter" {  } { { "nFirFilter.sv" "" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/nFirFilter.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623129565348 ""} { "Info" "ISGN_ENTITY_NAME" "2 nFirFilter_testbench " "Found entity 2: nFirFilter_testbench" {  } { { "nFirFilter.sv" "" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/nFirFilter.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623129565348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623129565348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register2.sv 2 2 " "Found 2 design units, including 2 entities, in source file register2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register2 " "Found entity 1: register2" {  } { { "register2.sv" "" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/register2.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623129565350 ""} { "Info" "ISGN_ENTITY_NAME" "2 register2_testbench " "Found entity 2: register2_testbench" {  } { { "register2.sv" "" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/register2.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623129565350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623129565350 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "line_drawer.sv " "Can't analyze file -- file line_drawer.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1623129565355 ""}
{ "Warning" "WVRFX_VERI_OR_IN_EVENT_EXPRESSION" "n8_driver.v(72) " "Verilog HDL Event Control warning at n8_driver.v(72): event expression contains \"\|\" or \"\|\|\"" {  } { { "n8_driver.v" "" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/n8_driver.v" 72 0 0 } }  } 0 10263 "Verilog HDL Event Control warning at %1!s!: event expression contains \"\|\" or \"\|\|\"" 0 0 "Analysis & Synthesis" 0 -1 1623129565357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n8_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file n8_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 n8_driver " "Found entity 1: n8_driver" {  } { { "n8_driver.v" "" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/n8_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623129565358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623129565358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n8_display.v 1 1 " "Found 1 design units, including 1 entities, in source file n8_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 n8_display " "Found entity 1: n8_display" {  } { { "n8_display.v" "" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/n8_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623129565360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623129565360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_driver.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_driver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 video_driver " "Found entity 1: video_driver" {  } { { "video_driver.sv" "" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/video_driver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623129565363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623129565363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_avalon_video_vga_timing.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_avalon_video_vga_timing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_vga_timing " "Found entity 1: altera_up_avalon_video_vga_timing" {  } { { "altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/altera_up_avalon_video_vga_timing.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623129565366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623129565366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock25_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file clock25_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCK25_PLL " "Found entity 1: CLOCK25_PLL" {  } { { "CLOCK25_PLL.v" "" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/CLOCK25_PLL.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623129565368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623129565368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock25_pll/clock25_pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file clock25_pll/clock25_pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCK25_PLL_0002 " "Found entity 1: CLOCK25_PLL_0002" {  } { { "CLOCK25_PLL/CLOCK25_PLL_0002.v" "" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/CLOCK25_PLL/CLOCK25_PLL_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623129565370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623129565370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiocontrol.sv 2 2 " "Found 2 design units, including 2 entities, in source file audiocontrol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audioControl " "Found entity 1: audioControl" {  } { { "audioControl.sv" "" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/audioControl.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623129565372 ""} { "Info" "ISGN_ENTITY_NAME" "2 audioControl_testbench " "Found entity 2: audioControl_testbench" {  } { { "audioControl.sv" "" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/audioControl.sv" 190 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623129565372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623129565372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controln.sv 2 2 " "Found 2 design units, including 2 entities, in source file controln.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controlN " "Found entity 1: controlN" {  } { { "controlN.sv" "" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/controlN.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623129565374 ""} { "Info" "ISGN_ENTITY_NAME" "2 controlN_testbupch " "Found entity 2: controlN_testbupch" {  } { { "controlN.sv" "" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/controlN.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623129565374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623129565374 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "N8_DATA_IN DE1_SoC.sv(515) " "Verilog HDL Implicit Net warning at DE1_SoC.sv(515): created implicit net for \"N8_DATA_IN\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/DE1_SoC.sv" 515 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623129565374 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "N8_LATCH DE1_SoC.sv(516) " "Verilog HDL Implicit Net warning at DE1_SoC.sv(516): created implicit net for \"N8_LATCH\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/DE1_SoC.sv" 516 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623129565374 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "N8_PULSE DE1_SoC.sv(517) " "Verilog HDL Implicit Net warning at DE1_SoC.sv(517): created implicit net for \"N8_PULSE\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/DE1_SoC.sv" 517 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623129565374 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "nFirFilter_testbench nFirFilter.sv(69) " "Verilog HDL Parameter Declaration warning at nFirFilter.sv(69): Parameter Declaration in module \"nFirFilter_testbench\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "nFirFilter.sv" "" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/nFirFilter.sv" 69 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1623129565385 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SoC " "Elaborating entity \"DE1_SoC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1623129565475 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR DE1_SoC.sv(22) " "Output port \"LEDR\" at DE1_SoC.sv(22) has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/DE1_SoC.sv" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1623129565498 "|DE1_SoC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "noise_gen noise_gen:noise_generator " "Elaborating entity \"noise_gen\" for hierarchy \"noise_gen:noise_generator\"" {  } { { "DE1_SoC.sv" "noise_generator" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/DE1_SoC.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623129565542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nFirFilter nFirFilter:filter1L " "Elaborating entity \"nFirFilter\" for hierarchy \"nFirFilter:filter1L\"" {  } { { "DE1_SoC.sv" "filter1L" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/DE1_SoC.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623129565546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register2 nFirFilter:filter1L\|register2:generate_shift_registers\[0\].rN " "Elaborating entity \"register2\" for hierarchy \"nFirFilter:filter1L\|register2:generate_shift_registers\[0\].rN\"" {  } { { "nFirFilter.sv" "generate_shift_registers\[0\].rN" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/nFirFilter.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623129565548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nFirFilter nFirFilter:filter2L " "Elaborating entity \"nFirFilter\" for hierarchy \"nFirFilter:filter2L\"" {  } { { "DE1_SoC.sv" "filter2L" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/DE1_SoC.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623129565551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nFirFilter nFirFilter:filter3L " "Elaborating entity \"nFirFilter\" for hierarchy \"nFirFilter:filter3L\"" {  } { { "DE1_SoC.sv" "filter3L" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/DE1_SoC.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623129565554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nFirFilter nFirFilter:filter4L " "Elaborating entity \"nFirFilter\" for hierarchy \"nFirFilter:filter4L\"" {  } { { "DE1_SoC.sv" "filter4L" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/DE1_SoC.sv" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623129565559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nFirFilter nFirFilter:filter5L " "Elaborating entity \"nFirFilter\" for hierarchy \"nFirFilter:filter5L\"" {  } { { "DE1_SoC.sv" "filter5L" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/DE1_SoC.sv" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623129565564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nFirFilter nFirFilter:filter6L " "Elaborating entity \"nFirFilter\" for hierarchy \"nFirFilter:filter6L\"" {  } { { "DE1_SoC.sv" "filter6L" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/DE1_SoC.sv" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623129565570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nFirFilter nFirFilter:filter8L " "Elaborating entity \"nFirFilter\" for hierarchy \"nFirFilter:filter8L\"" {  } { { "DE1_SoC.sv" "filter8L" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/DE1_SoC.sv" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623129565576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nFirFilter nFirFilter:filter9L " "Elaborating entity \"nFirFilter\" for hierarchy \"nFirFilter:filter9L\"" {  } { { "DE1_SoC.sv" "filter9L" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/DE1_SoC.sv" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623129565600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nFirFilter nFirFilter:filter10L " "Elaborating entity \"nFirFilter\" for hierarchy \"nFirFilter:filter10L\"" {  } { { "DE1_SoC.sv" "filter10L" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/DE1_SoC.sv" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623129565608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nFirFilter nFirFilter:filter11L " "Elaborating entity \"nFirFilter\" for hierarchy \"nFirFilter:filter11L\"" {  } { { "DE1_SoC.sv" "filter11L" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/DE1_SoC.sv" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623129565617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nFirFilter nFirFilter:filter12L " "Elaborating entity \"nFirFilter\" for hierarchy \"nFirFilter:filter12L\"" {  } { { "DE1_SoC.sv" "filter12L" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/DE1_SoC.sv" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623129565627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nFirFilter nFirFilter:filter13L " "Elaborating entity \"nFirFilter\" for hierarchy \"nFirFilter:filter13L\"" {  } { { "DE1_SoC.sv" "filter13L" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/DE1_SoC.sv" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623129565637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nFirFilter nFirFilter:filter14L " "Elaborating entity \"nFirFilter\" for hierarchy \"nFirFilter:filter14L\"" {  } { { "DE1_SoC.sv" "filter14L" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/DE1_SoC.sv" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623129565648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nFirFilter nFirFilter:filter15L " "Elaborating entity \"nFirFilter\" for hierarchy \"nFirFilter:filter15L\"" {  } { { "DE1_SoC.sv" "filter15L" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/DE1_SoC.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623129565660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nFirFilter nFirFilter:filter16L " "Elaborating entity \"nFirFilter\" for hierarchy \"nFirFilter:filter16L\"" {  } { { "DE1_SoC.sv" "filter16L" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/DE1_SoC.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623129565674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nFirFilter nFirFilter:filter17L " "Elaborating entity \"nFirFilter\" for hierarchy \"nFirFilter:filter17L\"" {  } { { "DE1_SoC.sv" "filter17L" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/DE1_SoC.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623129565690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nFirFilter nFirFilter:filter18L " "Elaborating entity \"nFirFilter\" for hierarchy \"nFirFilter:filter18L\"" {  } { { "DE1_SoC.sv" "filter18L" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/DE1_SoC.sv" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623129565707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nFirFilter nFirFilter:filter19L " "Elaborating entity \"nFirFilter\" for hierarchy \"nFirFilter:filter19L\"" {  } { { "DE1_SoC.sv" "filter19L" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/DE1_SoC.sv" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623129565724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nFirFilter nFirFilter:filter20L " "Elaborating entity \"nFirFilter\" for hierarchy \"nFirFilter:filter20L\"" {  } { { "DE1_SoC.sv" "filter20L" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/DE1_SoC.sv" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623129565743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nFirFilter nFirFilter:filter21L " "Elaborating entity \"nFirFilter\" for hierarchy \"nFirFilter:filter21L\"" {  } { { "DE1_SoC.sv" "filter21L" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/DE1_SoC.sv" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623129565762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nFirFilter nFirFilter:filter22L " "Elaborating entity \"nFirFilter\" for hierarchy \"nFirFilter:filter22L\"" {  } { { "DE1_SoC.sv" "filter22L" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/DE1_SoC.sv" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623129565779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nFirFilter nFirFilter:filter23L " "Elaborating entity \"nFirFilter\" for hierarchy \"nFirFilter:filter23L\"" {  } { { "DE1_SoC.sv" "filter23L" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/DE1_SoC.sv" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623129565796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nFirFilter nFirFilter:filter24L " "Elaborating entity \"nFirFilter\" for hierarchy \"nFirFilter:filter24L\"" {  } { { "DE1_SoC.sv" "filter24L" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/DE1_SoC.sv" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623129565817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nFirFilter nFirFilter:filter25L " "Elaborating entity \"nFirFilter\" for hierarchy \"nFirFilter:filter25L\"" {  } { { "DE1_SoC.sv" "filter25L" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/DE1_SoC.sv" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623129565838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nFirFilter nFirFilter:filter26L " "Elaborating entity \"nFirFilter\" for hierarchy \"nFirFilter:filter26L\"" {  } { { "DE1_SoC.sv" "filter26L" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/DE1_SoC.sv" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623129565858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nFirFilter nFirFilter:filter27L " "Elaborating entity \"nFirFilter\" for hierarchy \"nFirFilter:filter27L\"" {  } { { "DE1_SoC.sv" "filter27L" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/DE1_SoC.sv" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623129565880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nFirFilter nFirFilter:filter28L " "Elaborating entity \"nFirFilter\" for hierarchy \"nFirFilter:filter28L\"" {  } { { "DE1_SoC.sv" "filter28L" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/DE1_SoC.sv" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623129565901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nFirFilter nFirFilter:filter29L " "Elaborating entity \"nFirFilter\" for hierarchy \"nFirFilter:filter29L\"" {  } { { "DE1_SoC.sv" "filter29L" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/DE1_SoC.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623129565926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nFirFilter nFirFilter:filter30L " "Elaborating entity \"nFirFilter\" for hierarchy \"nFirFilter:filter30L\"" {  } { { "DE1_SoC.sv" "filter30L" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/DE1_SoC.sv" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623129565967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nFirFilter nFirFilter:filter31L " "Elaborating entity \"nFirFilter\" for hierarchy \"nFirFilter:filter31L\"" {  } { { "DE1_SoC.sv" "filter31L" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/DE1_SoC.sv" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623129565995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_generator clock_generator:my_clock_gen " "Elaborating entity \"clock_generator\" for hierarchy \"clock_generator:my_clock_gen\"" {  } { { "DE1_SoC.sv" "my_clock_gen" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/DE1_SoC.sv" 479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623129566022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio " "Elaborating entity \"altpll\" for hierarchy \"clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\"" {  } { { "clock_generator.v" "DE_Clock_Generator_Audio" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/clock_generator.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623129566073 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio " "Elaborated megafunction instantiation \"clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\"" {  } { { "clock_generator.v" "" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/clock_generator.v" 134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623129566075 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio " "Instantiated megafunction \"clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 31 " "Parameter \"clk0_divide_by\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129566075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129566075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 14 " "Parameter \"clk0_multiply_by\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129566075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129566075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129566075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129566075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 37037 " "Parameter \"inclk0_input_frequency\" = \"37037\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129566075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129566075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129566075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129566075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129566075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129566075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129566075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129566075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129566075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129566075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129566075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129566075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129566075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129566075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129566075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129566075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129566075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129566075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129566075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129566075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129566075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129566075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129566075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129566075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129566075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129566075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129566075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129566075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129566075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129566075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129566075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129566075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129566075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129566075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129566075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129566075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129566075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129566075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129566075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129566075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129566075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129566075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129566075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129566075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129566075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129566075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129566075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129566075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129566075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129566075 ""}  } { { "clock_generator.v" "" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/clock_generator.v" 134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1623129566075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_1uu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_1uu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_1uu1 " "Found entity 1: altpll_1uu1" {  } { { "db/altpll_1uu1.tdf" "" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/db/altpll_1uu1.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623129566144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623129566144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_1uu1 clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\|altpll_1uu1:auto_generated " "Elaborating entity \"altpll_1uu1\" for hierarchy \"clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\|altpll_1uu1:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623129566144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_and_video_config audio_and_video_config:cfg " "Elaborating entity \"audio_and_video_config\" for hierarchy \"audio_and_video_config:cfg\"" {  } { { "DE1_SoC.sv" "cfg" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/DE1_SoC.sv" 489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623129566149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Slow_Clock_Generator audio_and_video_config:cfg\|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz " "Elaborating entity \"Altera_UP_Slow_Clock_Generator\" for hierarchy \"audio_and_video_config:cfg\|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz\"" {  } { { "audio_and_video_config.v" "Clock_Generator_400KHz" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/audio_and_video_config.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623129566151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_I2C_AV_Auto_Initialize audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize " "Elaborating entity \"Altera_UP_I2C_AV_Auto_Initialize\" for hierarchy \"audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize\"" {  } { { "audio_and_video_config.v" "Auto_Initialize" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/audio_and_video_config.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623129566153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_I2C audio_and_video_config:cfg\|Altera_UP_I2C:I2C_Controller " "Elaborating entity \"Altera_UP_I2C\" for hierarchy \"audio_and_video_config:cfg\|Altera_UP_I2C:I2C_Controller\"" {  } { { "audio_and_video_config.v" "I2C_Controller" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/audio_and_video_config.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623129566155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_codec audio_codec:codec " "Elaborating entity \"audio_codec\" for hierarchy \"audio_codec:codec\"" {  } { { "DE1_SoC.sv" "codec" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/DE1_SoC.sv" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623129566158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Clock_Edge audio_codec:codec\|Altera_UP_Clock_Edge:Bit_Clock_Edges " "Elaborating entity \"Altera_UP_Clock_Edge\" for hierarchy \"audio_codec:codec\|Altera_UP_Clock_Edge:Bit_Clock_Edges\"" {  } { { "audio_codec.v" "Bit_Clock_Edges" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/audio_codec.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623129566160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_In_Deserializer audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer " "Elaborating entity \"Altera_UP_Audio_In_Deserializer\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\"" {  } { { "audio_codec.v" "Audio_In_Deserializer" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/audio_codec.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623129566165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_Bit_Counter audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter " "Elaborating entity \"Altera_UP_Audio_Bit_Counter\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\"" {  } { { "Altera_UP_Audio_In_Deserializer.v" "Audio_Out_Bit_Counter" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/Altera_UP_Audio_In_Deserializer.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623129566168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SYNC_FIFO audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO " "Elaborating entity \"Altera_UP_SYNC_FIFO\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\"" {  } { { "Altera_UP_Audio_In_Deserializer.v" "Audio_In_Left_Channel_FIFO" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/Altera_UP_Audio_In_Deserializer.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623129566170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "Altera_UP_SYNC_FIFO.v" "Sync_FIFO" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/Altera_UP_SYNC_FIFO.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623129566443 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborated megafunction instantiation \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/Altera_UP_SYNC_FIFO.v" 153 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623129566444 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Instantiated megafunction \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129566444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129566444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129566444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129566444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129566444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 24 " "Parameter \"lpm_width\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129566444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129566444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129566444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129566444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129566444 ""}  } { { "Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/Altera_UP_SYNC_FIFO.v" 153 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1623129566444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_8ba1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_8ba1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_8ba1 " "Found entity 1: scfifo_8ba1" {  } { { "db/scfifo_8ba1.tdf" "" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/db/scfifo_8ba1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623129566498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623129566498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_8ba1 audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated " "Elaborating entity \"scfifo_8ba1\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623129566499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_r2a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_r2a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_r2a1 " "Found entity 1: a_dpfifo_r2a1" {  } { { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/db/a_dpfifo_r2a1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623129566517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623129566517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_r2a1 audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo " "Elaborating entity \"a_dpfifo_r2a1\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\"" {  } { { "db/scfifo_8ba1.tdf" "dpfifo" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/db/scfifo_8ba1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623129566518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p3i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p3i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p3i1 " "Found entity 1: altsyncram_p3i1" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/db/altsyncram_p3i1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623129566578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623129566578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p3i1 audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram " "Elaborating entity \"altsyncram_p3i1\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\"" {  } { { "db/a_dpfifo_r2a1.tdf" "FIFOram" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/db/a_dpfifo_r2a1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623129566578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6l8 " "Found entity 1: cmpr_6l8" {  } { { "db/cmpr_6l8.tdf" "" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/db/cmpr_6l8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623129566636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623129566636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|cmpr_6l8:almost_full_comparer " "Elaborating entity \"cmpr_6l8\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|cmpr_6l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_r2a1.tdf" "almost_full_comparer" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/db/a_dpfifo_r2a1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623129566637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|cmpr_6l8:three_comparison " "Elaborating entity \"cmpr_6l8\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|cmpr_6l8:three_comparison\"" {  } { { "db/a_dpfifo_r2a1.tdf" "three_comparison" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/db/a_dpfifo_r2a1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623129566639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_h2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_h2b " "Found entity 1: cntr_h2b" {  } { { "db/cntr_h2b.tdf" "" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/db/cntr_h2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623129566693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623129566693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_h2b audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|cntr_h2b:rd_ptr_msb " "Elaborating entity \"cntr_h2b\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|cntr_h2b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_r2a1.tdf" "rd_ptr_msb" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/db/a_dpfifo_r2a1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623129566693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u27.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u27 " "Found entity 1: cntr_u27" {  } { { "db/cntr_u27.tdf" "" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/db/cntr_u27.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623129566747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623129566747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_u27 audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|cntr_u27:usedw_counter " "Elaborating entity \"cntr_u27\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|cntr_u27:usedw_counter\"" {  } { { "db/a_dpfifo_r2a1.tdf" "usedw_counter" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/db/a_dpfifo_r2a1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623129566748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i2b " "Found entity 1: cntr_i2b" {  } { { "db/cntr_i2b.tdf" "" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/db/cntr_i2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623129566799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623129566799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_i2b audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|cntr_i2b:wr_ptr " "Elaborating entity \"cntr_i2b\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|cntr_i2b:wr_ptr\"" {  } { { "db/a_dpfifo_r2a1.tdf" "wr_ptr" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/db/a_dpfifo_r2a1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623129566799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_Out_Serializer audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer " "Elaborating entity \"Altera_UP_Audio_Out_Serializer\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\"" {  } { { "audio_codec.v" "Audio_Out_Serializer" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/audio_codec.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623129566994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n8_driver n8_driver:driver " "Elaborating entity \"n8_driver\" for hierarchy \"n8_driver:driver\"" {  } { { "DE1_SoC.sv" "driver" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/DE1_SoC.sv" 526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623129567563 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 n8_driver.v(101) " "Verilog HDL assignment warning at n8_driver.v(101): truncated value with size 32 to match size of target (18)" {  } { { "n8_driver.v" "" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/n8_driver.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623129567565 "|DE1_SoC|n8_driver:driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 n8_driver.v(108) " "Verilog HDL assignment warning at n8_driver.v(108): truncated value with size 32 to match size of target (9)" {  } { { "n8_driver.v" "" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/n8_driver.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623129567565 "|DE1_SoC|n8_driver:driver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_driver video_driver:v1 " "Elaborating entity \"video_driver\" for hierarchy \"video_driver:v1\"" {  } { { "DE1_SoC.sv" "v1" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/DE1_SoC.sv" 538 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623129567566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCK25_PLL video_driver:v1\|CLOCK25_PLL:c25_gen " "Elaborating entity \"CLOCK25_PLL\" for hierarchy \"video_driver:v1\|CLOCK25_PLL:c25_gen\"" {  } { { "video_driver.sv" "c25_gen" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/video_driver.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623129567569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCK25_PLL_0002 video_driver:v1\|CLOCK25_PLL:c25_gen\|CLOCK25_PLL_0002:clock25_pll_inst " "Elaborating entity \"CLOCK25_PLL_0002\" for hierarchy \"video_driver:v1\|CLOCK25_PLL:c25_gen\|CLOCK25_PLL_0002:clock25_pll_inst\"" {  } { { "CLOCK25_PLL.v" "clock25_pll_inst" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/CLOCK25_PLL.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623129567571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll video_driver:v1\|CLOCK25_PLL:c25_gen\|CLOCK25_PLL_0002:clock25_pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"video_driver:v1\|CLOCK25_PLL:c25_gen\|CLOCK25_PLL_0002:clock25_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "CLOCK25_PLL/CLOCK25_PLL_0002.v" "altera_pll_i" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/CLOCK25_PLL/CLOCK25_PLL_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623129567629 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1623129567633 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "video_driver:v1\|CLOCK25_PLL:c25_gen\|CLOCK25_PLL_0002:clock25_pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"video_driver:v1\|CLOCK25_PLL:c25_gen\|CLOCK25_PLL_0002:clock25_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "CLOCK25_PLL/CLOCK25_PLL_0002.v" "" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/CLOCK25_PLL/CLOCK25_PLL_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623129567633 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "video_driver:v1\|CLOCK25_PLL:c25_gen\|CLOCK25_PLL_0002:clock25_pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"video_driver:v1\|CLOCK25_PLL:c25_gen\|CLOCK25_PLL_0002:clock25_pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129567633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129567633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129567633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129567633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.000000 MHz " "Parameter \"output_clock_frequency0\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129567633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129567633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129567633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129567633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129567633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129567633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129567633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129567633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129567633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129567633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129567633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129567633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129567633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129567633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129567633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129567633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129567633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129567633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129567633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129567633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129567633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129567633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129567633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129567633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129567633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129567633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129567633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129567633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129567633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129567633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129567633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129567633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129567633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129567633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129567633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129567633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129567633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129567633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129567633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129567633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129567633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129567633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129567633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129567633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129567633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129567633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129567633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129567633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129567633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129567633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129567633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129567633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129567633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129567633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129567633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623129567633 ""}  } { { "CLOCK25_PLL/CLOCK25_PLL_0002.v" "" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/CLOCK25_PLL/CLOCK25_PLL_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1623129567633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_video_vga_timing video_driver:v1\|altera_up_avalon_video_vga_timing:video " "Elaborating entity \"altera_up_avalon_video_vga_timing\" for hierarchy \"video_driver:v1\|altera_up_avalon_video_vga_timing:video\"" {  } { { "video_driver.sv" "video" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/video_driver.sv" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623129567637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audioControl audioControl:audio1 " "Elaborating entity \"audioControl\" for hierarchy \"audioControl:audio1\"" {  } { { "DE1_SoC.sv" "audio1" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/DE1_SoC.sv" 542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623129567642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register audioControl:audio1\|register:rL1 " "Elaborating entity \"register\" for hierarchy \"audioControl:audio1\|register:rL1\"" {  } { { "audioControl.sv" "rL1" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/audioControl.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623129567692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlN controlN:nVal " "Elaborating entity \"controlN\" for hierarchy \"controlN:nVal\"" {  } { { "DE1_SoC.sv" "nVal" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/DE1_SoC.sv" 545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623129567708 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 controlN.sv(19) " "Verilog HDL assignment warning at controlN.sv(19): truncated value with size 32 to match size of target (5)" {  } { { "controlN.sv" "" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/controlN.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623129567710 "|DE1_SoC|controlN:nVal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 controlN.sv(21) " "Verilog HDL assignment warning at controlN.sv(21): truncated value with size 32 to match size of target (5)" {  } { { "controlN.sv" "" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/controlN.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623129567710 "|DE1_SoC|controlN:nVal"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk DE_Clock_Generator_Audio 1 6 " "Port \"clk\" on the entity instantiation of \"DE_Clock_Generator_Audio\" is connected to a signal of width 1. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "clock_generator.v" "DE_Clock_Generator_Audio" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/clock_generator.v" 134 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1623129568459 "|DE1_SoC|clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize\|Ram0 " "RAM logic \"audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "Altera_UP_I2C_AV_Auto_Initialize.v" "Ram0" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/Altera_UP_I2C_AV_Auto_Initialize.v" 305 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1623129575023 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1623129575023 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/DE1_SoC.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623129580854 "|DE1_SoC|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/DE1_SoC.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623129580854 "|DE1_SoC|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/DE1_SoC.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623129580854 "|DE1_SoC|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/DE1_SoC.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623129580854 "|DE1_SoC|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/DE1_SoC.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623129580854 "|DE1_SoC|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/DE1_SoC.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623129580854 "|DE1_SoC|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/DE1_SoC.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623129580854 "|DE1_SoC|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/DE1_SoC.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623129580854 "|DE1_SoC|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/DE1_SoC.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623129580854 "|DE1_SoC|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/DE1_SoC.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623129580854 "|DE1_SoC|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/DE1_SoC.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623129580854 "|DE1_SoC|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/DE1_SoC.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623129580854 "|DE1_SoC|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/DE1_SoC.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623129580854 "|DE1_SoC|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/DE1_SoC.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623129580854 "|DE1_SoC|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/DE1_SoC.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623129580854 "|DE1_SoC|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/DE1_SoC.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623129580854 "|DE1_SoC|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/DE1_SoC.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623129580854 "|DE1_SoC|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/DE1_SoC.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623129580854 "|DE1_SoC|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/DE1_SoC.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623129580854 "|DE1_SoC|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/DE1_SoC.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623129580854 "|DE1_SoC|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/DE1_SoC.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623129580854 "|DE1_SoC|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/DE1_SoC.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623129580854 "|DE1_SoC|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/DE1_SoC.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623129580854 "|DE1_SoC|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/DE1_SoC.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623129580854 "|DE1_SoC|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/DE1_SoC.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623129580854 "|DE1_SoC|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/DE1_SoC.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623129580854 "|DE1_SoC|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/DE1_SoC.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623129580854 "|DE1_SoC|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/DE1_SoC.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623129580854 "|DE1_SoC|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/DE1_SoC.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623129580854 "|DE1_SoC|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/DE1_SoC.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623129580854 "|DE1_SoC|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/DE1_SoC.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623129580854 "|DE1_SoC|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/DE1_SoC.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623129580854 "|DE1_SoC|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/DE1_SoC.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623129580854 "|DE1_SoC|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/DE1_SoC.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623129580854 "|DE1_SoC|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/DE1_SoC.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623129580854 "|DE1_SoC|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/DE1_SoC.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623129580854 "|DE1_SoC|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/DE1_SoC.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623129580854 "|DE1_SoC|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/DE1_SoC.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623129580854 "|DE1_SoC|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/DE1_SoC.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623129580854 "|DE1_SoC|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/DE1_SoC.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623129580854 "|DE1_SoC|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/DE1_SoC.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623129580854 "|DE1_SoC|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/DE1_SoC.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623129580854 "|DE1_SoC|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/DE1_SoC.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623129580854 "|DE1_SoC|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/DE1_SoC.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623129580854 "|DE1_SoC|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/DE1_SoC.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623129580854 "|DE1_SoC|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/DE1_SoC.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623129580854 "|DE1_SoC|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/DE1_SoC.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623129580854 "|DE1_SoC|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/DE1_SoC.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623129580854 "|DE1_SoC|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/DE1_SoC.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623129580854 "|DE1_SoC|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/DE1_SoC.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623129580854 "|DE1_SoC|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/DE1_SoC.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623129580854 "|DE1_SoC|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1623129580854 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1623129581131 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "10 0 2 0 0 " "Adding 10 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1623129584939 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623129584939 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\|altpll_1uu1:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\|altpll_1uu1:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1623129585437 ""}  } { { "db/altpll_1uu1.tdf" "" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/db/altpll_1uu1.tdf" 35 2 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1623129585437 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST video_driver:v1\|CLOCK25_PLL:c25_gen\|CLOCK25_PLL_0002:clock25_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance video_driver:v1\|CLOCK25_PLL:c25_gen\|CLOCK25_PLL_0002:clock25_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1623129585448 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1623129585448 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/DE1_SoC.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623129585691 "|DE1_SoC|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/DE1_SoC.sv" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623129585691 "|DE1_SoC|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/DE1_SoC.sv" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623129585691 "|DE1_SoC|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/DE1_SoC.sv" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623129585691 "|DE1_SoC|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/DE1_SoC.sv" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623129585691 "|DE1_SoC|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/DE1_SoC.sv" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623129585691 "|DE1_SoC|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/DE1_SoC.sv" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623129585691 "|DE1_SoC|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/DE1_SoC.sv" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623129585691 "|DE1_SoC|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/Lab6/Lab 6 Code/DE1_SoC.sv" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623129585691 "|DE1_SoC|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1623129585691 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6284 " "Implemented 6284 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1623129585707 ""} { "Info" "ICUT_CUT_TM_OPINS" "84 " "Implemented 84 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1623129585707 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1623129585707 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6081 " "Implemented 6081 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1623129585707 ""} { "Info" "ICUT_CUT_TM_RAMS" "96 " "Implemented 96 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1623129585707 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1623129585707 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1623129585707 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 77 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 77 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5032 " "Peak virtual memory: 5032 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1623129585767 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 07 22:19:45 2021 " "Processing ended: Mon Jun 07 22:19:45 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1623129585767 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1623129585767 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:55 " "Total CPU time (on all processors): 00:00:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1623129585767 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1623129585767 ""}
