Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/Megan/Documents/Classes/Comp Arch/Lab/Lab6/Lab6/BitShiftRegParalle_BitShiftRegParalle_sch_tb_isim_beh.exe -prj C:/Users/Megan/Documents/Classes/Comp Arch/Lab/Lab6/Lab6/BitShiftRegParalle_BitShiftRegParalle_sch_tb_beh.prj work.BitShiftRegParalle_BitShiftRegParalle_sch_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Megan/Documents/Classes/Comp Arch/Lab/Lab6/Lab6/BitShiftRegParalle.vf" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Parsing VHDL file "C:/Users/Megan/Documents/Classes/Comp Arch/Lab/Lab6/Lab6/Lab6Tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling module glbl
Compiling module FJKC_HXILINX_BitShiftRegParalle
Compiling module M4_1E_HXILINX_BitShiftRegParalle
Compiling module INV
Compiling module GND
Compiling module VCC
Compiling module BitShiftRegParalle
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package vcomponents
Compiling package vl_types
Compiling architecture behavioral of entity bitshiftregparalle_bitshiftregpa...
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 6 VHDL Units
Compiled 7 Verilog Units
Built simulation executable C:/Users/Megan/Documents/Classes/Comp Arch/Lab/Lab6/Lab6/BitShiftRegParalle_BitShiftRegParalle_sch_tb_isim_beh.exe
Fuse Memory Usage: 51816 KB
Fuse CPU Usage: 593 ms
