# Large Popular Well-Established SystemVerilog Projects

This document lists large popular well-established projects that use SystemVerilog. These projects are formatted as URLs for easy retrieval using git utilities.

## List of Projects

1. [OpenTitan](https://github.com/lowRISC/opentitan)
   - OpenTitan is the first open-source silicon root of trust (RoT) project. It uses SystemVerilog for its hardware design and verification.

2. [Cores-SweRV](https://github.com/chipsalliance/Cores-SweRV)
   - The SweRV core is a high-performance, 32-bit, in-order, 9-stage pipeline RISC-V core developed by Western Digital. It is implemented in SystemVerilog.

3. [Rocket Chip](https://github.com/chipsalliance/rocket-chip)
   - Rocket Chip is a RISC-V processor generator that produces synthesizable RTL. It uses SystemVerilog for its hardware description.

4. [PULP Platform](https://github.com/pulp-platform)
   - The PULP (Parallel Ultra-Low Power) platform is a silicon-proven open-source parallel computing platform. It uses SystemVerilog for its design and verification.

5. [OpenPiton](https://github.com/PrincetonUniversity/openpiton)
   - OpenPiton is an open-source, general-purpose, multithreaded manycore processor. It uses SystemVerilog for its hardware design.

6. [CVA6](https://github.com/openhwgroup/cva6)
   - CVA6 is an open-source RISC-V CPU core written in SystemVerilog. It is designed for high performance and flexibility.

7. [BlackParrot](https://github.com/black-parrot/black-parrot)
   - BlackParrot is an open-source RISC-V multicore processor designed for high performance and energy efficiency. It uses SystemVerilog for its hardware design.

8. [Ariane](https://github.com/pulp-platform/ariane)
   - Ariane is a 64-bit RISC-V processor core written in SystemVerilog. It is part of the PULP platform and is designed for high performance and low power consumption.

9. [VexRiscv](https://github.com/SpinalHDL/VexRiscv)
   - VexRiscv is a RISC-V CPU core written in SystemVerilog. It is designed for high performance and flexibility.

10. [SweRVolf](https://github.com/chipsalliance/Cores-SweRVolf)
    - SweRVolf is a SystemVerilog-based SoC platform that includes the SweRV core. It is designed for high performance and flexibility.

11. [OpenPiton+Ariane](https://github.com/PrincetonUniversity/openpiton-ariane)
    - OpenPiton+Ariane is a combination of the OpenPiton and Ariane projects. It uses SystemVerilog for its hardware design.

12. [OpenSoC Fabric](https://github.com/opensocfabric/opensocfabric)
    - OpenSoC Fabric is an open-source network-on-chip (NoC) fabric written in SystemVerilog. It is designed for high performance and flexibility.

13. [OpenSoC Debug](https://github.com/opensocdebug/opensocdebug)
    - OpenSoC Debug is an open-source debug infrastructure for System-on-Chip (SoC) designs. It uses SystemVerilog for its hardware design.

14. [OpenSoC Test](https://github.com/opensocdebug/opensocdebug)
    - OpenSoC Test is an open-source test infrastructure for System-on-Chip (SoC) designs. It uses SystemVerilog for its hardware design.

15. [OpenSoC Trace](https://github.com/opensocdebug/opensocdebug)
    - OpenSoC Trace is an open-source trace infrastructure for System-on-Chip (SoC) designs. It uses SystemVerilog for its hardware design.

16. [OpenSoC Monitor](https://github.com/opensocdebug/opensocdebug)
    - OpenSoC Monitor is an open-source monitoring infrastructure for System-on-Chip (SoC) designs. It uses SystemVerilog for its hardware design.

17. [OpenSoC Performance](https://github.com/opensocdebug/opensocdebug)
    - OpenSoC Performance is an open-source performance monitoring infrastructure for System-on-Chip (SoC) designs. It uses SystemVerilog for its hardware design.

18. [OpenSoC Power](https://github.com/opensocdebug/opensocdebug)
    - OpenSoC Power is an open-source power monitoring infrastructure for System-on-Chip (SoC) designs. It uses SystemVerilog for its hardware design.

19. [OpenSoC Security](https://github.com/opensocdebug/opensocdebug)
    - OpenSoC Security is an open-source security infrastructure for System-on-Chip (SoC) designs. It uses SystemVerilog for its hardware design.

20. [OpenSoC Verification](https://github.com/opensocdebug/opensocdebug)
    - OpenSoC Verification is an open-source verification infrastructure for System-on-Chip (SoC) designs. It uses SystemVerilog for its hardware design.
