// Seed: 2780304799
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  inout wire id_16;
  output wire id_15;
  input wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_7 = id_5;
endmodule
module module_1 #(
    parameter id_2 = 32'd33,
    parameter id_5 = 32'd57,
    parameter id_7 = 32'd81,
    parameter id_8 = 32'd93,
    parameter id_9 = 32'd58
) (
    id_1,
    _id_2,
    id_3
);
  inout wire id_3;
  inout wire _id_2;
  inout wire id_1;
  parameter id_4 = -1;
  wire [!  1 : -1] _id_5;
  parameter id_6 = -1;
  logic [1  != 'b0 : id_5] _id_7 = id_5;
  wire _id_8;
  ;
  logic _id_9;
  wire [1 : 1] id_10;
  parameter id_11 = 1'd0;
  logic id_12[1 : id_2];
  ;
  wire [id_7 : -1] id_13;
  module_0 modCall_1 (
      id_11,
      id_3,
      id_3,
      id_1,
      id_4,
      id_13,
      id_3,
      id_4,
      id_12,
      id_12,
      id_1,
      id_6,
      id_3,
      id_12,
      id_11,
      id_11
  );
  wire [id_8  ^  id_9 : 1] id_14;
  always disable id_15;
endmodule
