// Seed: 3563105748
module module_0 (
    input tri id_0
    , id_2
);
  assign id_2 = id_2;
endmodule
module module_1 #(
    parameter id_17 = 32'd97
) (
    input supply0 id_0,
    input wor id_1,
    output supply0 id_2,
    output supply1 id_3,
    output supply0 id_4,
    input wor id_5
);
  logic [7:0]
      id_7,
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      _id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30;
  module_0 modCall_1 (id_0);
  assign id_24[id_17 :-1] = id_24;
endmodule
