------- FILE bomber.asm LEVEL 1 PASS 2
      1  fffe					      processor	6502
      2  10000 ????
------- FILE macro.h LEVEL 2 PASS 2
      0  10000 ????				       include	"macro.h"
      1  10000 ????						; MACRO.H
      2  10000 ????						; Version 1.05, 13/NOVEMBER/2003
      3  10000 ????
      4  10000 ????		00 69	    VERSION_MACRO =	105
      5  10000 ????
      6  10000 ????						;
      7  10000 ????						; THIS FILE IS EXPLICITLY SUPPORTED AS A DASM-PREFERRED COMPANION FILE
      8  10000 ????						; PLEASE DO *NOT* REDISTRIBUTE MODIFIED VERSIONS OF THIS FILE!
      9  10000 ????						;
     10  10000 ????						; This file defines DASM macros useful for development for the Atari 2600.
     11  10000 ????						; It is distributed as a companion machine-specific support package
     12  10000 ????						; for the DASM compiler. Updates to this file, DASM, and associated tools are
     13  10000 ????						; available at at http://www.atari2600.org/dasm
     14  10000 ????						;
     15  10000 ????						; Many thanks to the people who have contributed.  If you take issue with the
     16  10000 ????						; contents, or would like to add something, please write to me
     17  10000 ????						; (atari2600@taswegian.com) with your contribution.
     18  10000 ????						;
     19  10000 ????						; Latest Revisions...
     20  10000 ????						;
     21  10000 ????						; 1.05  14/NOV/2003	  - Added VERSION_MACRO equate (which will reflect 100x version #)
     22  10000 ????						;			    This will allow conditional code to verify MACRO.H being
     23  10000 ????						;			    used for code assembly.
     24  10000 ????						; 1.04  13/NOV/2003	 - SET_POINTER macro added (16-bit address load)
     25  10000 ????						;
     26  10000 ????						; 1.03  23/JUN/2003	 - CLEAN_START macro added - clears TIA, RAM, registers
     27  10000 ????						;
     28  10000 ????						; 1.02  14/JUN/2003	 - VERTICAL_SYNC macro added
     29  10000 ????						;			   (standardised macro for vertical synch code)
     30  10000 ????						; 1.01  22/MAR/2003	 - SLEEP macro added.
     31  10000 ????						;			 - NO_ILLEGAL_OPCODES switch implemented
     32  10000 ????						; 1.0	22/MAR/2003		Initial release
     33  10000 ????
     34  10000 ????						; Note: These macros use illegal opcodes.  To disable illegal opcode usage,
     35  10000 ????						;   define the symbol NO_ILLEGAL_OPCODES (-DNO_ILLEGAL_OPCODES=1 on command-line).
     36  10000 ????						;   If you do not allow illegal opcode usage, you must include this file
     37  10000 ????						;   *after* including VCS.H (as the non-illegal opcodes access hardware
     38  10000 ????						;   registers and require them to be defined first).
     39  10000 ????
     40  10000 ????						; Available macros...
     41  10000 ????						;   SLEEP n		 - sleep for n cycles
     42  10000 ????						;   VERTICAL_SYNC	 - correct 3 scanline vertical synch code
     43  10000 ????						;   CLEAN_START	 - set machine to known state on startup
     44  10000 ????						;   SET_POINTER	 - load a 16-bit absolute to a 16-bit variable
     45  10000 ????
     46  10000 ????						;-------------------------------------------------------------------------------
     47  10000 ????						; SLEEP duration
     48  10000 ????						; Original author: Thomas Jentzsch
     49  10000 ????						; Inserts code which takes the specified number of cycles to execute.	This is
     50  10000 ????						; useful for code where precise timing is required.
     51  10000 ????						; ILLEGAL-OPCODE VERSION DOES NOT AFFECT FLAGS OR REGISTERS.
     52  10000 ????						; LEGAL OPCODE VERSION MAY AFFECT FLAGS
     53  10000 ????						; Uses illegal opcode (DASM 2.20.01 onwards).
     54  10000 ????
     55  10000 ????				       MAC	sleep
     56  10000 ????			    .CYCLES    SET	{1}
     57  10000 ????
     58  10000 ????				       IF	.CYCLES < 2
     59  10000 ????				       ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
     60  10000 ????				       ERR
     61  10000 ????				       ENDIF
     62  10000 ????
     63  10000 ????				       IF	.CYCLES & 1
     64  10000 ????				       IFNCONST	NO_ILLEGAL_OPCODES
     65  10000 ????				       nop	0
     66  10000 ????				       ELSE
     67  10000 ????				       bit	VSYNC
     68  10000 ????				       ENDIF
     69  10000 ????			    .CYCLES    SET	.CYCLES - 3
     70  10000 ????				       ENDIF
     71  10000 ????
     72  10000 ????				       REPEAT	.CYCLES / 2
     73  10000 ????				       nop
     74  10000 ????				       REPEND
     75  10000 ????				       ENDM		;usage: SLEEP n (n>1)
     76  10000 ????
     77  10000 ????						;-------------------------------------------------------------------------------
     78  10000 ????						; VERTICAL_SYNC
     79  10000 ????						; Original author: Manuel Polik
     80  10000 ????						; Inserts the code required for a proper 3 scannline
     81  10000 ????						; vertical sync sequence
     82  10000 ????						;
     83  10000 ????						; Note: Alters the accumulator
     84  10000 ????						;
     85  10000 ????						; IN:
     86  10000 ????						; OUT: A = 1
     87  10000 ????
     88  10000 ????				       MAC	vertical_sync
     89  10000 ????				       LDA	#$02	; A = VSYNC enable
     90  10000 ????				       STA	WSYNC	; Finish current line
     91  10000 ????				       STA	VSYNC	; Start vertical sync
     92  10000 ????				       STA	WSYNC	; 1st line vertical sync
     93  10000 ????				       STA	WSYNC	; 2nd line vertical sync
     94  10000 ????				       LSR		; A = VSYNC disable
     95  10000 ????				       STA	WSYNC	; 3rd line vertical sync
     96  10000 ????				       STA	VSYNC	; Stop vertical sync
     97  10000 ????				       ENDM
     98  10000 ????
     99  10000 ????						;-------------------------------------------------------------------------------
    100  10000 ????						; CLEAN_START
    101  10000 ????						; Original author: Andrew Davie
    102  10000 ????						; Standardised start-up code, clears stack, all TIA registers and RAM to 0
    103  10000 ????						; Sets stack pointer to $FF, and all registers to 0
    104  10000 ????						; Sets decimal mode off, sets interrupt flag (kind of un-necessary)
    105  10000 ????						; Use as very first section of code on boot (ie: at reset)
    106  10000 ????						; Code written to minimise total ROM usage - uses weird 6502 knowledge :)
    107  10000 ????
    108  10000 ????				       MAC	clean_start
    109  10000 ????				       sei
    110  10000 ????				       cld
    111  10000 ????
    112  10000 ????				       ldx	#0
    113  10000 ????				       txa
    114  10000 ????				       tay
    115  10000 ????			    .CLEAR_STACK dex
    116  10000 ????				       txs
    117  10000 ????				       pha
    118  10000 ????				       bne	.CLEAR_STACK	; SP=$FF, X = A = Y = 0
    119  10000 ????
    120  10000 ????				       ENDM
    121  10000 ????
    122  10000 ????						;-------------------------------------------------------
    123  10000 ????						; SET_POINTER
    124  10000 ????						; Original author: Manuel Rotschkar
    125  10000 ????						;
    126  10000 ????						; Sets a 2 byte RAM pointer to an absolute address.
    127  10000 ????						;
    128  10000 ????						; Usage: SET_POINTER pointer, address
    129  10000 ????						; Example: SET_POINTER SpritePTR, SpriteData
    130  10000 ????						;
    131  10000 ????						; Note: Alters the accumulator, NZ flags
    132  10000 ????						; IN 1: 2 byte RAM location reserved for pointer
    133  10000 ????						; IN 2: absolute address
    134  10000 ????
    135  10000 ????				       MAC	set_pointer
    136  10000 ????			    .POINTER   SET	{1}
    137  10000 ????			    .ADDRESS   SET	{2}
    138  10000 ????
    139  10000 ????				       LDA	#<.ADDRESS	; Get Lowbyte of Address
    140  10000 ????				       STA	.POINTER	; Store in pointer
    141  10000 ????				       LDA	#>.ADDRESS	; Get Hibyte of Address
    142  10000 ????				       STA	.POINTER+1	; Store in pointer+1
    143  10000 ????
    144  10000 ????				       ENDM
    145  10000 ????
    146  10000 ????
    147  10000 ????						;-------------------------------------------------------
    148  10000 ????						; SAME PAGE BRANCH CHECK
    149  10000 ????						; Original auther: John Payson
    150  10000 ????						;
    151  10000 ????						; Usage: sbeq, sbne, etc just like a normal beq, bne, etc.
    152  10000 ????						;	  A message will be output if the target of the branch
    153  10000 ????						;	  is not on the same page.
    154  10000 ????						;
    155  10000 ????				       mac	sbcc
    156  10000 ????				       bcc	{1}
    157  10000 ????				       if	(* ^ {1}) & $FF00
    158  10000 ????				       echo	"PAGE CROSSING","WARNING ",{1}," at ",*
    159  10000 ????				       err
    160  10000 ????				       endif
    161  10000 ????				       endm
    162  10000 ????
    163  10000 ????				       mac	sbcs
    164  10000 ????				       bcs	{1}
    165  10000 ????				       if	(* ^ {1}) & $FF00
    166  10000 ????				       echo	"PAGE CROSSING","WARNING ",{1}," at ",*
    167  10000 ????				       err
    168  10000 ????				       endif
    169  10000 ????				       endm
    170  10000 ????
    171  10000 ????				       mac	sbeq
    172  10000 ????				       beq	{1}
    173  10000 ????				       if	(* ^ {1}) & $FF00
    174  10000 ????				       echo	"PAGE CROSSING","WARNING ",{1}," at ",*
    175  10000 ????				       err
    176  10000 ????				       endif
    177  10000 ????				       endm
    178  10000 ????
    179  10000 ????				       mac	sbmi
    180  10000 ????				       bmi	{1}
    181  10000 ????				       if	(* ^ {1}) & $FF00
    182  10000 ????				       echo	"PAGE CROSSING","WARNING ",{1}," at ",*
    183  10000 ????				       err
    184  10000 ????				       endif
    185  10000 ????				       endm
    186  10000 ????
    187  10000 ????				       mac	sbne
    188  10000 ????				       bne	{1}
    189  10000 ????				       if	(* ^ {1}) & $FF00
    190  10000 ????				       echo	"PAGE CROSSING","WARNING ",{1}," at ",*
    191  10000 ????				       err
    192  10000 ????				       endif
    193  10000 ????				       endm
    194  10000 ????
    195  10000 ????				       mac	sbpl
    196  10000 ????				       bpl	{1}
    197  10000 ????				       if	(* ^ {1}) & $FF00
    198  10000 ????				       echo	"PAGE CROSSING","WARNING ",{1}," at ",*
    199  10000 ????				       err
    200  10000 ????				       endif
    201  10000 ????				       endm
    202  10000 ????
    203  10000 ????				       mac	sbvc
    204  10000 ????				       bvc	{1}
    205  10000 ????				       if	(* ^ {1}) & $FF00
    206  10000 ????				       echo	"PAGE CROSSING","WARNING ",{1}," at ",*
    207  10000 ????				       err
    208  10000 ????				       endif
    209  10000 ????				       endm
    210  10000 ????
    211  10000 ????				       mac	sbvs
    212  10000 ????				       bvs	{1}
    213  10000 ????				       if	(* ^ {1}) & $FF00
    214  10000 ????				       echo	"PAGE CROSSING","WARNING ",{1}," at ",*
    215  10000 ????				       err
    216  10000 ????				       endif
    217  10000 ????				       endm
    218  10000 ????
    219  10000 ????						;-------------------------------------------------------
    220  10000 ????						; DIFFERENT PAGE BRANCH CHECK
    221  10000 ????						; Original auther: Darrell Spice, Jr.
    222  10000 ????						;
    223  10000 ????						; Usage: dbeq, dbne, etc just like a normal beq, bne, etc.
    224  10000 ????						;	  A message will be output if the target of the branch
    225  10000 ????						;	  is not on a different page.
    226  10000 ????						;
    227  10000 ????				       mac	dbcc
    228  10000 ????				       bcc	{1}
    229  10000 ????				       if	((* ^ {1}) & $FF00) = 0
    230  10000 ????				       echo	"SAME PAGE","WARNING ",{1}," at ",*
    231  10000 ????				       err
    232  10000 ????				       endif
    233  10000 ????				       endm
    234  10000 ????
    235  10000 ????				       mac	dbcs
    236  10000 ????				       bcs	{1}
    237  10000 ????				       if	((* ^ {1}) & $FF00) = 0
    238  10000 ????				       echo	"SAME PAGE","WARNING ",{1}," at ",*
    239  10000 ????				       err
    240  10000 ????				       endif
    241  10000 ????				       endm
    242  10000 ????
    243  10000 ????				       mac	dbeq
    244  10000 ????				       beq	{1}
    245  10000 ????				       if	((* ^ {1}) & $FF00) = 0
    246  10000 ????				       echo	"SAME PAGE","WARNING ",{1}," at ",*
    247  10000 ????				       err
    248  10000 ????				       endif
    249  10000 ????				       endm
    250  10000 ????
    251  10000 ????				       mac	dbmi
    252  10000 ????				       bmi	{1}
    253  10000 ????				       if	((* ^ {1}) & $FF00) = 0
    254  10000 ????				       echo	"SAME PAGE","WARNING ",{1}," at ",*
    255  10000 ????				       err
    256  10000 ????				       endif
    257  10000 ????				       endm
    258  10000 ????
    259  10000 ????				       mac	dbne
    260  10000 ????				       bne	{1}
    261  10000 ????				       if	((* ^ {1}) & $FF00) = 0
    262  10000 ????				       echo	"SAME PAGE","WARNING ",{1}," at ",*
    263  10000 ????				       err
    264  10000 ????				       endif
    265  10000 ????				       endm
    266  10000 ????
    267  10000 ????				       mac	dbpl
    268  10000 ????				       bpl	{1}
    269  10000 ????				       if	((* ^ {1}) & $FF00) = 0
    270  10000 ????				       echo	"SAME PAGE","WARNING ",{1}," at ",*
    271  10000 ????				       err
    272  10000 ????				       endif
    273  10000 ????				       endm
    274  10000 ????
    275  10000 ????				       mac	dbvc
    276  10000 ????				       bvc	{1}
    277  10000 ????				       if	((* ^ {1}) & $FF00) = 0
    278  10000 ????				       echo	"SAME PAGE","WARNING ",{1}," at ",*
    279  10000 ????				       err
    280  10000 ????				       endif
    281  10000 ????				       endm
    282  10000 ????
    283  10000 ????				       mac	dbvs
    284  10000 ????				       bvs	{1}
    285  10000 ????				       if	((* ^ {1}) & $FF00) = 0
    286  10000 ????				       echo	"SAME PAGE","WARNING ",{1}," at ",*
    287  10000 ????				       err
    288  10000 ????				       endif
    289  10000 ????				       endm
    290  10000 ????
    291  10000 ????						; EOF
------- FILE bomber.asm
------- FILE vcs.h LEVEL 2 PASS 2
      0  10000 ????				       include	"vcs.h"
      1  10000 ????						; VCS.H
      2  10000 ????						; Version 1.05, 13/November/2003
      3  10000 ????
      4  10000 ????		00 69	    VERSION_VCS =	105
      5  10000 ????
      6  10000 ????						; THIS IS A PRELIMINARY RELEASE OF *THE* "STANDARD" VCS.H
      7  10000 ????						; THIS FILE IS EXPLICITLY SUPPORTED AS A DASM-PREFERRED COMPANION FILE
      8  10000 ????						; PLEASE DO *NOT* REDISTRIBUTE THIS FILE!
      9  10000 ????						;
     10  10000 ????						; This file defines hardware registers and memory mapping for the
     11  10000 ????						; Atari 2600. It is distributed as a companion machine-specific support package
     12  10000 ????						; for the DASM compiler. Updates to this file, DASM, and associated tools are
     13  10000 ????						; available at at http://www.atari2600.org/dasm
     14  10000 ????						;
     15  10000 ????						; Many thanks to the original author(s) of this file, and to everyone who has
     16  10000 ????						; contributed to understanding the Atari 2600.  If you take issue with the
     17  10000 ????						; contents, or naming of registers, please write to me (atari2600@taswegian.com)
     18  10000 ????						; with your views.  Please contribute, if you think you can improve this
     19  10000 ????						; file!
     20  10000 ????						;
     21  10000 ????						; Latest Revisions...
     22  10000 ????						; 1.05  13/NOV/2003	  - Correction to 1.04 - now functions as requested by MR.
     23  10000 ????						;			  - Added VERSION_VCS equate (which will reflect 100x version #)
     24  10000 ????						;			    This will allow conditional code to verify VCS.H being
     25  10000 ????						;			    used for code assembly.
     26  10000 ????						; 1.04  12/NOV/2003	 Added TIA_BASE_WRITE_ADDRESS and TIA_BASE_READ_ADDRESS for
     27  10000 ????						;			 convenient disassembly/reassembly compatibility for hardware
     28  10000 ????						;			 mirrored reading/writing differences.	This is more a
     29  10000 ????						;			 readability issue, and binary compatibility with disassembled
     30  10000 ????						;			 and reassembled sources.  Per Manuel Rotschkar's suggestion.
     31  10000 ????						; 1.03  12/MAY/2003	 Added SEG segment at end of file to fix old-code compatibility
     32  10000 ????						;			 which was broken by the use of segments in this file, as
     33  10000 ????						;			 reported by Manuel Polik on [stella] 11/MAY/2003
     34  10000 ????						; 1.02  22/MAR/2003	 Added TIMINT($285)
     35  10000 ????						; 1.01				Constant offset added to allow use for 3F-style bankswitching
     36  10000 ????						;						 - define TIA_BASE_ADDRESS as $40 for Tigervision carts, otherwise
     37  10000 ????						;						   it is safe to leave it undefined, and the base address will
     38  10000 ????						;						   be set to 0.  Thanks to Eckhard Stolberg for the suggestion.
     39  10000 ????						;			    Note, may use -DLABEL=EXPRESSION to define TIA_BASE_ADDRESS
     40  10000 ????						;			  - register definitions are now generated through assignment
     41  10000 ????						;			    in uninitialised segments.	This allows a changeable base
     42  10000 ????						;			    address architecture.
     43  10000 ????						; 1.0	22/MAR/2003		Initial release
     44  10000 ????						;-------------------------------------------------------------------------------
     45  10000 ????						; TIA_BASE_ADDRESS
     46  10000 ????						; The TIA_BASE_ADDRESS defines the base address of access to TIA registers.
     47  10000 ????						; Normally 0, the base address should (externally, before including this file)
     48  10000 ????						; be set to $40 when creating 3F-bankswitched (and other?) cartridges.
     49  10000 ????						; The reason is that this bankswitching scheme treats any access to locations
     50  10000 ????						; < $40 as a bankswitch.
     51  10000 ????			   -	       IFNCONST	TIA_BASE_ADDRESS
     52  10000 ????			   -TIA_BASE_ADDRESS =	0
     53  10000 ????				       ENDIF
     54  10000 ????						; Note: The address may be defined on the command-line using the -D switch, eg:
     55  10000 ????						; dasm.exe code.asm -DTIA_BASE_ADDRESS=$40 -f3 -v5 -ocode.bin
     56  10000 ????						; *OR* by declaring the label before including this file, eg:
     57  10000 ????						; TIA_BASE_ADDRESS = $40
     58  10000 ????						;   include "vcs.h"
     59  10000 ????						; Alternate read/write address capability - allows for some disassembly compatibility
     60  10000 ????						; usage ; to allow reassembly to binary perfect copies).  This is essentially catering
     61  10000 ????						; for the mirrored ROM hardware registers.
     62  10000 ????						; Usage: As per above, define the TIA_BASE_READ_ADDRESS and/or TIA_BASE_WRITE_ADDRESS
     63  10000 ????						; using the -D command-line switch, as required.  If the addresses are not defined,
     64  10000 ????						; they defaut to the TIA_BASE_ADDRESS.
     65  10000 ????			   -	       IFNCONST	TIA_BASE_READ_ADDRESS
     66  10000 ????			   -TIA_BASE_READ_ADDRESS =	TIA_BASE_ADDRESS
     67  10000 ????				       ENDIF
     68  10000 ????			   -	       IFNCONST	TIA_BASE_WRITE_ADDRESS
     69  10000 ????			   -TIA_BASE_WRITE_ADDRESS =	TIA_BASE_ADDRESS
     70  10000 ????				       ENDIF
     71  10000 ????						;-------------------------------------------------------------------------------
     72 U002d ????				      SEG.U	TIA_REGISTERS_WRITE
     73 U0000					      ORG	TIA_BASE_WRITE_ADDRESS
     74 U0000							; DO NOT CHANGE THE RELATIVE ORDERING OF REGISTERS!
     75 U0000		       00	   VSYNC      ds	1	; $00	 0000 00x0   Vertical Sync Set-Clear
     76 U0001		       00	   VBLANK     ds	1	; $01	 xx00 00x0   Vertical Blank Set-Clear
     77 U0002		       00	   WSYNC      ds	1	; $02	 ---- ----   Wait for Horizontal Blank
     78 U0003		       00	   RSYNC      ds	1	; $03	 ---- ----   Reset Horizontal Sync Counter
     79 U0004		       00	   NUSIZ0     ds	1	; $04	 00xx 0xxx   Number-Size player/missle 0
     80 U0005		       00	   NUSIZ1     ds	1	; $05	 00xx 0xxx   Number-Size player/missle 1
     81 U0006		       00	   COLUP0     ds	1	; $06	 xxxx xxx0   Color-Luminance Player 0
     82 U0007		       00	   COLUP1     ds	1	; $07	 xxxx xxx0   Color-Luminance Player 1
     83 U0008		       00	   COLUPF     ds	1	; $08	 xxxx xxx0   Color-Luminance Playfield
     84 U0009		       00	   COLUBK     ds	1	; $09	 xxxx xxx0   Color-Luminance Background
     85 U000a		       00	   CTRLPF     ds	1	; $0A	 00xx 0xxx   Control Playfield, Ball, Collisions
     86 U000b		       00	   REFP0      ds	1	; $0B	 0000 x000   Reflection Player 0
     87 U000c		       00	   REFP1      ds	1	; $0C	 0000 x000   Reflection Player 1
     88 U000d		       00	   PF0	      ds	1	; $0D	 xxxx 0000   Playfield Register Byte 0
     89 U000e		       00	   PF1	      ds	1	; $0E	 xxxx xxxx   Playfield Register Byte 1
     90 U000f		       00	   PF2	      ds	1	; $0F	 xxxx xxxx   Playfield Register Byte 2
     91 U0010		       00	   RESP0      ds	1	; $10	 ---- ----   Reset Player 0
     92 U0011		       00	   RESP1      ds	1	; $11	 ---- ----   Reset Player 1
     93 U0012		       00	   RESM0      ds	1	; $12	 ---- ----   Reset Missle 0
     94 U0013		       00	   RESM1      ds	1	; $13	 ---- ----   Reset Missle 1
     95 U0014		       00	   RESBL      ds	1	; $14	 ---- ----   Reset Ball
     96 U0015		       00	   AUDC0      ds	1	; $15	 0000 xxxx   Audio Control 0
     97 U0016		       00	   AUDC1      ds	1	; $16	 0000 xxxx   Audio Control 1
     98 U0017		       00	   AUDF0      ds	1	; $17	 000x xxxx   Audio Frequency 0
     99 U0018		       00	   AUDF1      ds	1	; $18	 000x xxxx   Audio Frequency 1
    100 U0019		       00	   AUDV0      ds	1	; $19	 0000 xxxx   Audio Volume 0
    101 U001a		       00	   AUDV1      ds	1	; $1A	 0000 xxxx   Audio Volume 1
    102 U001b		       00	   GRP0       ds	1	; $1B	 xxxx xxxx   Graphics Register Player 0
    103 U001c		       00	   GRP1       ds	1	; $1C	 xxxx xxxx   Graphics Register Player 1
    104 U001d		       00	   ENAM0      ds	1	; $1D	 0000 00x0   Graphics Enable Missle 0
    105 U001e		       00	   ENAM1      ds	1	; $1E	 0000 00x0   Graphics Enable Missle 1
    106 U001f		       00	   ENABL      ds	1	; $1F	 0000 00x0   Graphics Enable Ball
    107 U0020		       00	   HMP0       ds	1	; $20	 xxxx 0000   Horizontal Motion Player 0
    108 U0021		       00	   HMP1       ds	1	; $21	 xxxx 0000   Horizontal Motion Player 1
    109 U0022		       00	   HMM0       ds	1	; $22	 xxxx 0000   Horizontal Motion Missle 0
    110 U0023		       00	   HMM1       ds	1	; $23	 xxxx 0000   Horizontal Motion Missle 1
    111 U0024		       00	   HMBL       ds	1	; $24	 xxxx 0000   Horizontal Motion Ball
    112 U0025		       00	   VDELP0     ds	1	; $25	 0000 000x   Vertical Delay Player 0
    113 U0026		       00	   VDELP1     ds	1	; $26	 0000 000x   Vertical Delay Player 1
    114 U0027		       00	   VDELBL     ds	1	; $27	 0000 000x   Vertical Delay Ball
    115 U0028		       00	   RESMP0     ds	1	; $28	 0000 00x0   Reset Missle 0 to Player 0
    116 U0029		       00	   RESMP1     ds	1	; $29	 0000 00x0   Reset Missle 1 to Player 1
    117 U002a		       00	   HMOVE      ds	1	; $2A	 ---- ----   Apply Horizontal Motion
    118 U002b		       00	   HMCLR      ds	1	; $2B	 ---- ----   Clear Horizontal Move Registers
    119 U002c		       00	   CXCLR      ds	1	; $2C	 ---- ----   Clear Collision Latches
    120 U002d							;-------------------------------------------------------------------------------
    121 U000e ????				      SEG.U	TIA_REGISTERS_READ
    122 U0000					      ORG	TIA_BASE_READ_ADDRESS
    123 U0000							;											bit 7	 bit 6
    124 U0000		       00	   CXM0P      ds	1	; $00	     xx00 0000	     Read Collision  M0-P1   M0-P0
    125 U0001		       00	   CXM1P      ds	1	; $01	     xx00 0000			     M1-P0   M1-P1
    126 U0002		       00	   CXP0FB     ds	1	; $02	     xx00 0000			     P0-PF   P0-BL
    127 U0003		       00	   CXP1FB     ds	1	; $03	     xx00 0000			     P1-PF   P1-BL
    128 U0004		       00	   CXM0FB     ds	1	; $04	     xx00 0000			     M0-PF   M0-BL
    129 U0005		       00	   CXM1FB     ds	1	; $05	     xx00 0000			     M1-PF   M1-BL
    130 U0006		       00	   CXBLPF     ds	1	; $06	     x000 0000			     BL-PF   -----
    131 U0007		       00	   CXPPMM     ds	1	; $07	     xx00 0000			     P0-P1   M0-M1
    132 U0008		       00	   INPT0      ds	1	; $08	     x000 0000	     Read Pot Port 0
    133 U0009		       00	   INPT1      ds	1	; $09	     x000 0000	     Read Pot Port 1
    134 U000a		       00	   INPT2      ds	1	; $0A	     x000 0000	     Read Pot Port 2
    135 U000b		       00	   INPT3      ds	1	; $0B	     x000 0000	     Read Pot Port 3
    136 U000c		       00	   INPT4      ds	1	; $0C		x000 0000	 Read Input (Trigger) 0
    137 U000d		       00	   INPT5      ds	1	; $0D		x000 0000	 Read Input (Trigger) 1
    138 U000e							;-------------------------------------------------------------------------------
    139 U0298 ????				      SEG.U	RIOT
    140 U0280					      ORG	$280
    141 U0280							; RIOT MEMORY MAP
    142 U0280		       00	   SWCHA      ds	1	; $280      Port A data register for joysticks:
    143 U0281							;			Bits 4-7 for player 1.  Bits 0-3 for player 2.
    144 U0281		       00	   SWACNT     ds	1	; $281      Port A data direction register (DDR)
    145 U0282		       00	   SWCHB      ds	1	; $282		Port B data (console switches)
    146 U0283		       00	   SWBCNT     ds	1	; $283      Port B DDR
    147 U0284		       00	   INTIM      ds	1	; $284		Timer output
    148 U0285		       00	   TIMINT     ds	1	; $285
    149 U0286							; Unused/undefined registers ($285-$294)
    150 U0286		       00		      ds	1	; $286
    151 U0287		       00		      ds	1	; $287
    152 U0288		       00		      ds	1	; $288
    153 U0289		       00		      ds	1	; $289
    154 U028a		       00		      ds	1	; $28A
    155 U028b		       00		      ds	1	; $28B
    156 U028c		       00		      ds	1	; $28C
    157 U028d		       00		      ds	1	; $28D
    158 U028e		       00		      ds	1	; $28E
    159 U028f		       00		      ds	1	; $28F
    160 U0290		       00		      ds	1	; $290
    161 U0291		       00		      ds	1	; $291
    162 U0292		       00		      ds	1	; $292
    163 U0293		       00		      ds	1	; $293
    164 U0294		       00	   TIM1T      ds	1	; $294		set 1 clock interval
    165 U0295		       00	   TIM8T      ds	1	; $295      set 8 clock interval
    166 U0296		       00	   TIM64T     ds	1	; $296      set 64 clock interval
    167 U0297		       00	   T1024T     ds	1	; $297      set 1024 clock interval
    168 U0298							;-------------------------------------------------------------------------------
    169 U0298							; The following required for back-compatibility with code which does not use
    170 U0298							; segments.
    171  0000 ????				      SEG
    172  0000 ????						; EOF
------- FILE bomber.asm
      5  0000 ????
      6 U008c ????				      seg.u	Variables
      7 U0080					      org	$80
      8 U0080
      9 U0080		       00	   JetXPos    byte.b
     10 U0081		       00	   JetYPos    byte.b
     11 U0082		       00	   BomberXPos byte.b
     12 U0083		       00	   BomberYPos byte.b
     13 U0084		       00 00	   BallDudePtr word.w
     14 U0086		       00 00	   AdrienPtr  word.w
     15 U0088		       00 00	   BallDudeColPtr word.w
     16 U008a		       00 00	   AdrienColPtr word.w
     17 U008c
     18 U008c							; Define constants
     19 U008c		       00 09	   SPRITE_HEIGHT =	9
     20 U008c
     21  10000 ????				       seg	Code
     22  f000					      org	$F000
     23  f000
     24  f000				   Reset
      0  f000					      CLEAN_START
      1  f000		       78		      sei
      2  f001		       d8		      cld
      3  f002
      4  f002		       a2 00		      ldx	#0
      5  f004		       8a		      txa
      6  f005		       a8		      tay
      7  f006		       ca	   .CLEAR_STACK dex
      8  f007		       9a		      txs
      9  f008		       48		      pha
     10  f009		       d0 fb		      bne	.CLEAR_STACK
     11  f00b
     26  f00b
     27  f00b							; Initialise RAM variables and TIA registers
     28  f00b							; Set initial player coordinates
     29  f00b		       a9 50		      lda	#80
     30  f00d		       85 81		      sta	JetYPos
     31  f00f		       a9 00		      lda	#0
     32  f011		       85 80		      sta	JetXPos
     33  f013
     34  f013							; Set initial bomber coordinates
     35  f013							; Basically just some random coordinates as placeholder lol
     36  f013		       a9 53		      lda	#83
     37  f015		       85 83		      sta	BomberYPos
     38  f017		       a9 50		      lda	#80
     39  f019		       85 82		      sta	BomberXPos
     40  f01b
     41  f01b							; Initialise sprite and palette pointers
     42  f01b		       a9 50		      lda	#<BallDude
     43  f01d		       85 84		      sta	BallDudePtr
     44  f01f		       a9 f1		      lda	#>BallDude
     45  f021		       85 85		      sta	BallDudePtr+1
     46  f023
     47  f023		       a9 62		      lda	#<Adrien
     48  f025		       85 86		      sta	AdrienPtr
     49  f027		       a9 f1		      lda	#>Adrien
     50  f029		       85 87		      sta	AdrienPtr+1
     51  f02b
     52  f02b		       a9 6b		      lda	#<BallDudeCol
     53  f02d		       85 88		      sta	BallDudeColPtr
     54  f02f		       a9 f1		      lda	#>BallDudeCol
     55  f031		       85 89		      sta	BallDudeColPtr+1
     56  f033
     57  f033		       a9 7d		      lda	#<AdrienCol
     58  f035		       85 8a		      sta	AdrienColPtr
     59  f037		       a9 f1		      lda	#>AdrienCol
     60  f039		       85 8b		      sta	AdrienColPtr+1
     61  f03b
     62  f03b							; Begin rendering
     63  f03b				   StartFrame
     64  f03b							;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
     65  f03b							; Pre-vblank calculations
     66  f03b							;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
     67  f03b		       a5 80		      lda	JetXPos
     68  f03d		       a0 00		      ldy	#0	; Corresponds to P0
     69  f03f		       20 3c f1 	      jsr	SetObjXPos
     70  f042
     71  f042		       a5 82		      lda	BomberXPos
     72  f044		       a0 01		      ldy	#1	; Corresponds to p1
     73  f046		       20 3c f1 	      jsr	SetObjXPos
     74  f049
     75  f049							; Poke registers
     76  f049		       85 02		      sta	WSYNC
     77  f04b		       85 2a		      sta	HMOVE
     78  f04d
     79  f04d							; Turn on vblank and vsync
     80  f04d		       a2 02		      ldx	#2
     81  f04f		       86 01		      stx	VBLANK
     82  f051		       86 00		      stx	VSYNC
     83  f053					      REPEAT	3
     84  f053		       86 02		      stx	WSYNC
     83  f053					      REPEND
     84  f055		       86 02		      stx	WSYNC
     83  f055					      REPEND
     84  f057		       86 02		      stx	WSYNC
     85  f059					      REPEND
     86  f059							; Turn off vsync
     87  f059		       a2 00		      ldx	#0
     88  f05b		       86 00		      stx	VSYNC
     89  f05d
     90  f05d							; Render VBLANK
     91  f05d					      REPEAT	37
     92  f05d		       86 02		      stx	WSYNC
     91  f05d					      REPEND
     92  f05f		       86 02		      stx	WSYNC
     91  f05f					      REPEND
     92  f061		       86 02		      stx	WSYNC
     91  f061					      REPEND
     92  f063		       86 02		      stx	WSYNC
     91  f063					      REPEND
     92  f065		       86 02		      stx	WSYNC
     91  f065					      REPEND
     92  f067		       86 02		      stx	WSYNC
     91  f067					      REPEND
     92  f069		       86 02		      stx	WSYNC
     91  f069					      REPEND
     92  f06b		       86 02		      stx	WSYNC
     91  f06b					      REPEND
     92  f06d		       86 02		      stx	WSYNC
     91  f06d					      REPEND
     92  f06f		       86 02		      stx	WSYNC
     91  f06f					      REPEND
     92  f071		       86 02		      stx	WSYNC
     91  f071					      REPEND
     92  f073		       86 02		      stx	WSYNC
     91  f073					      REPEND
     92  f075		       86 02		      stx	WSYNC
     91  f075					      REPEND
     92  f077		       86 02		      stx	WSYNC
     91  f077					      REPEND
     92  f079		       86 02		      stx	WSYNC
     91  f079					      REPEND
     92  f07b		       86 02		      stx	WSYNC
     91  f07b					      REPEND
     92  f07d		       86 02		      stx	WSYNC
     91  f07d					      REPEND
     92  f07f		       86 02		      stx	WSYNC
     91  f07f					      REPEND
     92  f081		       86 02		      stx	WSYNC
     91  f081					      REPEND
     92  f083		       86 02		      stx	WSYNC
     91  f083					      REPEND
     92  f085		       86 02		      stx	WSYNC
     91  f085					      REPEND
     92  f087		       86 02		      stx	WSYNC
     91  f087					      REPEND
     92  f089		       86 02		      stx	WSYNC
     91  f089					      REPEND
     92  f08b		       86 02		      stx	WSYNC
     91  f08b					      REPEND
     92  f08d		       86 02		      stx	WSYNC
     91  f08d					      REPEND
     92  f08f		       86 02		      stx	WSYNC
     91  f08f					      REPEND
     92  f091		       86 02		      stx	WSYNC
     91  f091					      REPEND
     92  f093		       86 02		      stx	WSYNC
     91  f093					      REPEND
     92  f095		       86 02		      stx	WSYNC
     91  f095					      REPEND
     92  f097		       86 02		      stx	WSYNC
     91  f097					      REPEND
     92  f099		       86 02		      stx	WSYNC
     91  f099					      REPEND
     92  f09b		       86 02		      stx	WSYNC
     91  f09b					      REPEND
     92  f09d		       86 02		      stx	WSYNC
     91  f09d					      REPEND
     92  f09f		       86 02		      stx	WSYNC
     91  f09f					      REPEND
     92  f0a1		       86 02		      stx	WSYNC
     91  f0a1					      REPEND
     92  f0a3		       86 02		      stx	WSYNC
     91  f0a3					      REPEND
     92  f0a5		       86 02		      stx	WSYNC
     93  f0a7					      REPEND
     94  f0a7							; Turn off VBLANK
     95  f0a7		       86 01		      stx	VBLANK
     96  f0a9
     97  f0a9							; Render the visible scanlines
     98  f0a9				   VisibleScanlines
     99  f0a9							; Set background colour
    100  f0a9		       a9 84		      lda	#$84	; Blue
    101  f0ab		       85 09		      sta	COLUBK
    102  f0ad							; Set playfield colour
    103  f0ad		       a9 c2		      lda	#$C2
    104  f0af		       85 08		      sta	COLUPF
    105  f0b1
    106  f0b1							; Setup playfield
    107  f0b1		       a9 f0		      lda	#%11110000	; PF0 uses first 4 bits and is reversed
    108  f0b3		       85 0d		      sta	PF0
    109  f0b5		       a9 c0		      lda	#%11000000
    110  f0b7		       85 0e		      sta	PF1
    111  f0b9		       a9 00		      lda	#0
    112  f0bb		       85 0f		      sta	PF2
    113  f0bd
    114  f0bd							; Playfield reflection
    115  f0bd		       a9 01		      lda	#%00000001
    116  f0bf		       85 0a		      sta	CTRLPF
    117  f0c1
    118  f0c1		       a2 60		      ldx	#96
    119  f0c3
    120  f0c3							; Render the 96 visible scanline
    121  f0c3							; Using a 2 line kernel
    122  f0c3				   .GameLineLoop
    123  f0c3				   .InsideBallDude
    124  f0c3		       8a		      txa
    125  f0c4		       38		      sec
    126  f0c5		       e5 81		      sbc	JetYPos
    127  f0c7		       c5 09		      cmp	SPRITE_HEIGHT
    128  f0c9		       90 02		      bcc	.DrawSpriteP0
    129  f0cb		       a9 00		      lda	#0
    130  f0cd
    131  f0cd				   .DrawSpriteP0
    132  f0cd		       a8		      tay
    133  f0ce		       b1 84		      lda	(BallDudePtr),Y	; Y register is only register that can work with pointers
    134  f0d0		       85 02		      sta	WSYNC	; Wait for scanline
    135  f0d2		       85 1b		      sta	GRP0	; Set graphics for P0
    136  f0d4		       b1 88		      lda	(BallDudeColPtr),Y
    137  f0d6		       85 06		      sta	COLUP0
    138  f0d8
    139  f0d8				   .InsideAdrien
    140  f0d8		       8a		      txa
    141  f0d9		       38		      sec
    142  f0da		       e5 83		      sbc	BomberYPos
    143  f0dc		       c5 09		      cmp	SPRITE_HEIGHT
    144  f0de		       90 02		      bcc	.DrawSpriteP1
    145  f0e0		       a9 00		      lda	#0
    146  f0e2
    147  f0e2				   .DrawSpriteP1
    148  f0e2		       a8		      tay
    149  f0e3
    150  f0e3							; Set Adrien to be thicc because it'll be funny idk
    151  f0e3		       a9 07		      lda	#%00000111
    152  f0e5		       85 05		      sta	NUSIZ1
    153  f0e7		       98		      tya
    154  f0e8
    155  f0e8		       b1 86		      lda	(AdrienPtr),Y	; Y register is only register that can work with pointers
    156  f0ea		       85 02		      sta	WSYNC	; Wait for scanline
    157  f0ec		       85 1c		      sta	GRP1	; Set graphics for P0
    158  f0ee		       b1 8a		      lda	(AdrienColPtr),Y
    159  f0f0		       85 07		      sta	COLUP1
    160  f0f2
    161  f0f2		       ca		      dex
    162  f0f3		       d0 ce		      bne	.GameLineLoop
    163  f0f5
    164  f0f5							; Display vblank
    165  f0f5				   Overscan
    166  f0f5		       a9 02		      lda	#2
    167  f0f7		       85 01		      sta	VBLANK
    168  f0f9					      REPEAT	30
    169  f0f9		       85 02		      sta	WSYNC
    168  f0f9					      REPEND
    169  f0fb		       85 02		      sta	WSYNC
    168  f0fb					      REPEND
    169  f0fd		       85 02		      sta	WSYNC
    168  f0fd					      REPEND
    169  f0ff		       85 02		      sta	WSYNC
    168  f0ff					      REPEND
    169  f101		       85 02		      sta	WSYNC
    168  f101					      REPEND
    169  f103		       85 02		      sta	WSYNC
    168  f103					      REPEND
    169  f105		       85 02		      sta	WSYNC
    168  f105					      REPEND
    169  f107		       85 02		      sta	WSYNC
    168  f107					      REPEND
    169  f109		       85 02		      sta	WSYNC
    168  f109					      REPEND
    169  f10b		       85 02		      sta	WSYNC
    168  f10b					      REPEND
    169  f10d		       85 02		      sta	WSYNC
    168  f10d					      REPEND
    169  f10f		       85 02		      sta	WSYNC
    168  f10f					      REPEND
    169  f111		       85 02		      sta	WSYNC
    168  f111					      REPEND
    169  f113		       85 02		      sta	WSYNC
    168  f113					      REPEND
    169  f115		       85 02		      sta	WSYNC
    168  f115					      REPEND
    169  f117		       85 02		      sta	WSYNC
    168  f117					      REPEND
    169  f119		       85 02		      sta	WSYNC
    168  f119					      REPEND
    169  f11b		       85 02		      sta	WSYNC
    168  f11b					      REPEND
    169  f11d		       85 02		      sta	WSYNC
    168  f11d					      REPEND
    169  f11f		       85 02		      sta	WSYNC
    168  f11f					      REPEND
    169  f121		       85 02		      sta	WSYNC
    168  f121					      REPEND
    169  f123		       85 02		      sta	WSYNC
    168  f123					      REPEND
    169  f125		       85 02		      sta	WSYNC
    168  f125					      REPEND
    169  f127		       85 02		      sta	WSYNC
    168  f127					      REPEND
    169  f129		       85 02		      sta	WSYNC
    168  f129					      REPEND
    169  f12b		       85 02		      sta	WSYNC
    168  f12b					      REPEND
    169  f12d		       85 02		      sta	WSYNC
    168  f12d					      REPEND
    169  f12f		       85 02		      sta	WSYNC
    168  f12f					      REPEND
    169  f131		       85 02		      sta	WSYNC
    168  f131					      REPEND
    169  f133		       85 02		      sta	WSYNC
    170  f135					      REPEND
    171  f135
    172  f135		       a9 00		      lda	#0
    173  f137		       85 01		      sta	VBLANK
    174  f139
    175  f139							; Loop forever
    176  f139		       4c 3b f0 	      jmp	StartFrame
    177  f13c
    178  f13c							;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
    179  f13c							; accumulator contains x-posiiton
    180  f13c							; y register contains object (0:player0, 1:player1, 2:missile0, 3:missile1, 4:ball)
    181  f13c							;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
    182  f13c				   SetObjXPos subroutine
    183  f13c		       85 02		      sta	WSYNC
    184  f13e		       38		      sec
    185  f13f				   .DivideLoop
    186  f13f		       e9 0f		      sbc	#15
    187  f141		       b0 fc		      bcs	.DivideLoop	; loop while carry is set
    188  f143
    189  f143		       49 07		      eor	#7	; exclusive OR with accumulator
    190  f145							; A will be between -8 and 7
    191  f145					      REPEAT	4
    192  f145		       0a		      asl		; bitshift a, HMP0 uses only 4 bits
    191  f145					      REPEND
    192  f146		       0a		      asl		; bitshift a, HMP0 uses only 4 bits
    191  f146					      REPEND
    192  f147		       0a		      asl		; bitshift a, HMP0 uses only 4 bits
    191  f147					      REPEND
    192  f148		       0a		      asl		; bitshift a, HMP0 uses only 4 bits
    193  f149					      REPEND
    194  f149
    195  f149		       99 20 00 	      sta	HMP0,Y	; set fine position value
    196  f14c		       99 10 00 	      sta	RESP0,Y	; set coarse position value
    197  f14f		       60		      rts
    198  f150
    199  f150							; Sprites
    200  f150				   BallDude
    201  f150		       00		      .byte.b	#%00000000
    202  f151		       7e		      .byte.b	#%01111110	;$5A
    203  f152		       ff		      .byte.b	#%11111111	;$5A
    204  f153		       ff		      .byte.b	#%11111111	;$58
    205  f154		       ff		      .byte.b	#%11111111	;$56
    206  f155		       9f		      .byte.b	#%10011111	;$54
    207  f156		       db		      .byte.b	#%11011011	;$54
    208  f157		       fb		      .byte.b	#%11111011	;$52
    209  f158		       76		      .byte.b	#%01110110	;$52
    210  f159				   BallDudeTurning
    211  f159		       00		      .byte.b	#%00000000
    212  f15a		       18		      .byte.b	#%00011000	;$5A
    213  f15b		       3c		      .byte.b	#%00111100	;$58
    214  f15c		       7e		      .byte.b	#%01111110	;$56
    215  f15d		       7e		      .byte.b	#%01111110	;$54
    216  f15e		       4a		      .byte.b	#%01001010	;$54
    217  f15f		       6a		      .byte.b	#%01101010	;$52
    218  f160		       34		      .byte.b	#%00110100	;$52
    219  f161		       18		      .byte.b	#%00011000	;$52
    220  f162				   Adrien
    221  f162		       00		      .byte.b	#%00000000
    222  f163		       ff		      .byte.b	#%11111111	;$16
    223  f164		       e7		      .byte.b	#%11100111	;$16
    224  f165		       e7		      .byte.b	#%11100111	;$18
    225  f166		       7e		      .byte.b	#%01111110	;$18
    226  f167		       5a		      .byte.b	#%01011010	;$1A
    227  f168		       3c		      .byte.b	#%00111100	;$1A
    228  f169		       3c		      .byte.b	#%00111100	;$1C
    229  f16a		       18		      .byte.b	#%00011000	;$1C
    230  f16b
    231  f16b				   BallDudeCol
    232  f16b		       00		      .byte.b	#$00
    233  f16c		       5a		      .byte.b	#$5A	;
    234  f16d		       58		      .byte.b	#$58	;
    235  f16e		       56		      .byte.b	#$56	;
    236  f16f		       54		      .byte.b	#$54	;
    237  f170		       54		      .byte.b	#$54	;
    238  f171		       52		      .byte.b	#$52	;
    239  f172		       52		      .byte.b	#$52	;
    240  f173		       52		      .byte.b	#$52	;
    241  f174				   BallDudeTurningCol
    242  f174		       00		      .byte.b	#$00
    243  f175		       5a		      .byte.b	#$5A	;
    244  f176		       58		      .byte.b	#$58	;
    245  f177		       56		      .byte.b	#$56	;
    246  f178		       54		      .byte.b	#$54	;
    247  f179		       54		      .byte.b	#$54	;
    248  f17a		       52		      .byte.b	#$52	;
    249  f17b		       52		      .byte.b	#$52	;
    250  f17c		       52		      .byte.b	#$52	;
    251  f17d				   AdrienCol
    252  f17d		       00		      .byte.b	#$00
    253  f17e		       16		      .byte.b	#$16	;
    254  f17f		       16		      .byte.b	#$16	;
    255  f180		       18		      .byte.b	#$18	;
    256  f181		       18		      .byte.b	#$18	;
    257  f182		       1a		      .byte.b	#$1A	;
    258  f183		       1a		      .byte.b	#$1A	;
    259  f184		       1c		      .byte.b	#$1C	;
    260  f185		       1c		      .byte.b	#$1C	;
    261  f186
    262  f186							; Complete ROM with 4kb
    263  fffc					      org	$FFFC
    264  fffc		       00 f0		      word.w	Reset
    265  fffe		       00 f0		      word.w	Reset
