--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml HW6_top.twx HW6_top.ncd -o HW6_top.twr HW6_top.pcf

Design file:              HW6_top.ncd
Physical constraint file: HW6_top.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_CK_50MHz = PERIOD TIMEGRP "CK_50MHz" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.388ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CK_50MHz = PERIOD TIMEGRP "CK_50MHz" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.612ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.694ns (Tcl)
  Physical resource: clock_divider/half_ck_signal/CLK
  Logical resource: clock_divider/half_ck_signal/CK
  Location pin: SLICE_X33Y83.CLK
  Clock network: CK_50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 18.612ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.694ns (Tch)
  Physical resource: clock_divider/half_ck_signal/CLK
  Logical resource: clock_divider/half_ck_signal/CK
  Location pin: SLICE_X33Y83.CLK
  Clock network: CK_50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 18.612ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.388ns (720.461MHz) (Tcp)
  Physical resource: clock_divider/half_ck_signal/CLK
  Logical resource: clock_divider/half_ck_signal/CK
  Location pin: SLICE_X33Y83.CLK
  Clock network: CK_50MHz_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clock_divider_half_ck_signal = PERIOD TIMEGRP         
"clock_divider/half_ck_signal" 30 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4129474 paths analyzed, 5876 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  22.121ns.
--------------------------------------------------------------------------------

Paths for end point fetch_unit_imp/PC_reg_27 (SLICE_X47Y31.F2), 39164 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.879ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hostintf/IMem_in_host_intf/MIPS_adrs_is_400K_hex_dlyd (FF)
  Destination:          fetch_unit_imp/PC_reg_27 (FF)
  Requirement:          30.000ns
  Data Path Delay:      22.099ns (Levels of Logic = 14)
  Clock Path Skew:      -0.022ns (0.071 - 0.093)
  Source Clock:         CK rising at 0.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: hostintf/IMem_in_host_intf/MIPS_adrs_is_400K_hex_dlyd to fetch_unit_imp/PC_reg_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y31.YQ      Tcko                  0.567   hostintf/IMem_in_host_intf/MIPS_adrs_is_400K_hex_dlyd
                                                       hostintf/IMem_in_host_intf/MIPS_adrs_is_400K_hex_dlyd
    SLICE_X3Y21.F1       net (fanout=32)       2.767   hostintf/IMem_in_host_intf/MIPS_adrs_is_400K_hex_dlyd
    SLICE_X3Y21.X        Tilo                  0.612   IMem_rd_data<26>
                                                       hostintf/IMem_in_host_intf/Mmux_MIPS_IMem_rd_data191
    SLICE_X28Y22.G2      net (fanout=19)       1.587   IMem_rd_data<26>
    SLICE_X28Y22.Y       Tilo                  0.660   Rs_pEX<3>
                                                       Rs<4>1_SW0
    SLICE_X29Y20.G3      net (fanout=5)        0.323   N743
    SLICE_X29Y20.Y       Tilo                  0.612   Rs_pEX<2>
                                                       Rs<2>1
    SLICE_X26Y50.F3      net (fanout=65)       2.536   Rs<2>
    SLICE_X26Y50.X       Tilo                  0.660   GPR_file/N53
                                                       GPR_file/GPR_file/Mram_Memory_array25.SLICEM_F
    SLICE_X27Y53.G2      net (fanout=1)        0.317   GPR_file/N53
    SLICE_X27Y53.X       Tif5x                 0.890   A_reg<12>
                                                       GPR_file/Mmux_GPR_data_out112_F
                                                       GPR_file/Mmux_GPR_data_out112
    SLICE_X37Y41.G2      net (fanout=1)        1.642   GPR_rd_data1<12>
    SLICE_X37Y41.Y       Tilo                  0.612   GPR_rd_data1_wt_fwd<16>
                                                       GPR_rd_data1_wt_fwd<12>1
    SLICE_X37Y34.F3      net (fanout=2)        1.034   GPR_rd_data1_wt_fwd<12>
    SLICE_X37Y34.COUT    Topcyf                1.011   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<7>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_lut<6>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<6>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<7>
    SLICE_X37Y35.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<7>
    SLICE_X37Y35.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<8>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
    SLICE_X37Y36.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
    SLICE_X37Y36.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<10>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X37Y37.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X37Y37.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<12>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X37Y38.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X37Y38.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<14>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X39Y25.G1      net (fanout=4)        1.443   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X39Y25.Y       Tilo                  0.612   fetch_unit_imp/N3
                                                       fetch_unit_imp/PC_Source_or0001
    SLICE_X37Y24.G1      net (fanout=4)        0.523   fetch_unit_imp/PC_Source_or0001
    SLICE_X37Y24.Y       Tilo                  0.612   fetch_unit_imp/PC_reg<9>
                                                       fetch_unit_imp/PC_reg_mux0001<10>21_1
    SLICE_X47Y31.F2      net (fanout=15)       1.939   fetch_unit_imp/PC_reg_mux0001<10>21
    SLICE_X47Y31.CLK     Tfck                  0.728   fetch_unit_imp/PC_reg<27>
                                                       fetch_unit_imp/PC_reg_mux0001<27>11
                                                       fetch_unit_imp/PC_reg_27
    -------------------------------------------------  ---------------------------
    Total                                     22.099ns (7.988ns logic, 14.111ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.924ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hostintf/IMem_in_host_intf/MIPS_adrs_is_400K_hex_dlyd (FF)
  Destination:          fetch_unit_imp/PC_reg_27 (FF)
  Requirement:          30.000ns
  Data Path Delay:      22.054ns (Levels of Logic = 14)
  Clock Path Skew:      -0.022ns (0.071 - 0.093)
  Source Clock:         CK rising at 0.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: hostintf/IMem_in_host_intf/MIPS_adrs_is_400K_hex_dlyd to fetch_unit_imp/PC_reg_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y31.YQ      Tcko                  0.567   hostintf/IMem_in_host_intf/MIPS_adrs_is_400K_hex_dlyd
                                                       hostintf/IMem_in_host_intf/MIPS_adrs_is_400K_hex_dlyd
    SLICE_X3Y21.F1       net (fanout=32)       2.767   hostintf/IMem_in_host_intf/MIPS_adrs_is_400K_hex_dlyd
    SLICE_X3Y21.X        Tilo                  0.612   IMem_rd_data<26>
                                                       hostintf/IMem_in_host_intf/Mmux_MIPS_IMem_rd_data191
    SLICE_X28Y22.G2      net (fanout=19)       1.587   IMem_rd_data<26>
    SLICE_X28Y22.Y       Tilo                  0.660   Rs_pEX<3>
                                                       Rs<4>1_SW0
    SLICE_X29Y20.G3      net (fanout=5)        0.323   N743
    SLICE_X29Y20.Y       Tilo                  0.612   Rs_pEX<2>
                                                       Rs<2>1
    SLICE_X26Y51.F3      net (fanout=65)       2.536   Rs<2>
    SLICE_X26Y51.X       Tilo                  0.660   GPR_file/N55
                                                       GPR_file/GPR_file/Mram_Memory_array26.SLICEM_F
    SLICE_X27Y53.G4      net (fanout=1)        0.272   GPR_file/N55
    SLICE_X27Y53.X       Tif5x                 0.890   A_reg<12>
                                                       GPR_file/Mmux_GPR_data_out112_F
                                                       GPR_file/Mmux_GPR_data_out112
    SLICE_X37Y41.G2      net (fanout=1)        1.642   GPR_rd_data1<12>
    SLICE_X37Y41.Y       Tilo                  0.612   GPR_rd_data1_wt_fwd<16>
                                                       GPR_rd_data1_wt_fwd<12>1
    SLICE_X37Y34.F3      net (fanout=2)        1.034   GPR_rd_data1_wt_fwd<12>
    SLICE_X37Y34.COUT    Topcyf                1.011   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<7>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_lut<6>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<6>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<7>
    SLICE_X37Y35.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<7>
    SLICE_X37Y35.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<8>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
    SLICE_X37Y36.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
    SLICE_X37Y36.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<10>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X37Y37.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X37Y37.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<12>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X37Y38.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X37Y38.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<14>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X39Y25.G1      net (fanout=4)        1.443   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X39Y25.Y       Tilo                  0.612   fetch_unit_imp/N3
                                                       fetch_unit_imp/PC_Source_or0001
    SLICE_X37Y24.G1      net (fanout=4)        0.523   fetch_unit_imp/PC_Source_or0001
    SLICE_X37Y24.Y       Tilo                  0.612   fetch_unit_imp/PC_reg<9>
                                                       fetch_unit_imp/PC_reg_mux0001<10>21_1
    SLICE_X47Y31.F2      net (fanout=15)       1.939   fetch_unit_imp/PC_reg_mux0001<10>21
    SLICE_X47Y31.CLK     Tfck                  0.728   fetch_unit_imp/PC_reg<27>
                                                       fetch_unit_imp/PC_reg_mux0001<27>11
                                                       fetch_unit_imp/PC_reg_27
    -------------------------------------------------  ---------------------------
    Total                                     22.054ns (7.988ns logic, 14.066ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.971ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hostintf/IMem_in_host_intf/MIPS_adrs_is_400K_hex_dlyd (FF)
  Destination:          fetch_unit_imp/PC_reg_27 (FF)
  Requirement:          30.000ns
  Data Path Delay:      22.007ns (Levels of Logic = 14)
  Clock Path Skew:      -0.022ns (0.071 - 0.093)
  Source Clock:         CK rising at 0.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: hostintf/IMem_in_host_intf/MIPS_adrs_is_400K_hex_dlyd to fetch_unit_imp/PC_reg_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y31.YQ      Tcko                  0.567   hostintf/IMem_in_host_intf/MIPS_adrs_is_400K_hex_dlyd
                                                       hostintf/IMem_in_host_intf/MIPS_adrs_is_400K_hex_dlyd
    SLICE_X3Y21.F1       net (fanout=32)       2.767   hostintf/IMem_in_host_intf/MIPS_adrs_is_400K_hex_dlyd
    SLICE_X3Y21.X        Tilo                  0.612   IMem_rd_data<26>
                                                       hostintf/IMem_in_host_intf/Mmux_MIPS_IMem_rd_data191
    SLICE_X28Y22.G2      net (fanout=19)       1.587   IMem_rd_data<26>
    SLICE_X28Y22.Y       Tilo                  0.660   Rs_pEX<3>
                                                       Rs<4>1_SW0
    SLICE_X29Y22.G1      net (fanout=5)        0.219   N743
    SLICE_X29Y22.Y       Tilo                  0.612   Rs_pEX<1>
                                                       Rs<0>1
    SLICE_X26Y50.F1      net (fanout=65)       2.548   Rs<0>
    SLICE_X26Y50.X       Tilo                  0.660   GPR_file/N53
                                                       GPR_file/GPR_file/Mram_Memory_array25.SLICEM_F
    SLICE_X27Y53.G2      net (fanout=1)        0.317   GPR_file/N53
    SLICE_X27Y53.X       Tif5x                 0.890   A_reg<12>
                                                       GPR_file/Mmux_GPR_data_out112_F
                                                       GPR_file/Mmux_GPR_data_out112
    SLICE_X37Y41.G2      net (fanout=1)        1.642   GPR_rd_data1<12>
    SLICE_X37Y41.Y       Tilo                  0.612   GPR_rd_data1_wt_fwd<16>
                                                       GPR_rd_data1_wt_fwd<12>1
    SLICE_X37Y34.F3      net (fanout=2)        1.034   GPR_rd_data1_wt_fwd<12>
    SLICE_X37Y34.COUT    Topcyf                1.011   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<7>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_lut<6>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<6>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<7>
    SLICE_X37Y35.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<7>
    SLICE_X37Y35.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<8>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
    SLICE_X37Y36.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
    SLICE_X37Y36.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<10>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X37Y37.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X37Y37.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<12>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X37Y38.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X37Y38.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<14>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X39Y25.G1      net (fanout=4)        1.443   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X39Y25.Y       Tilo                  0.612   fetch_unit_imp/N3
                                                       fetch_unit_imp/PC_Source_or0001
    SLICE_X37Y24.G1      net (fanout=4)        0.523   fetch_unit_imp/PC_Source_or0001
    SLICE_X37Y24.Y       Tilo                  0.612   fetch_unit_imp/PC_reg<9>
                                                       fetch_unit_imp/PC_reg_mux0001<10>21_1
    SLICE_X47Y31.F2      net (fanout=15)       1.939   fetch_unit_imp/PC_reg_mux0001<10>21
    SLICE_X47Y31.CLK     Tfck                  0.728   fetch_unit_imp/PC_reg<27>
                                                       fetch_unit_imp/PC_reg_mux0001<27>11
                                                       fetch_unit_imp/PC_reg_27
    -------------------------------------------------  ---------------------------
    Total                                     22.007ns (7.988ns logic, 14.019ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------

Paths for end point fetch_unit_imp/PC_reg_28 (SLICE_X47Y30.F1), 39164 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.087ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hostintf/IMem_in_host_intf/MIPS_adrs_is_400K_hex_dlyd (FF)
  Destination:          fetch_unit_imp/PC_reg_28 (FF)
  Requirement:          30.000ns
  Data Path Delay:      21.891ns (Levels of Logic = 14)
  Clock Path Skew:      -0.022ns (0.071 - 0.093)
  Source Clock:         CK rising at 0.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: hostintf/IMem_in_host_intf/MIPS_adrs_is_400K_hex_dlyd to fetch_unit_imp/PC_reg_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y31.YQ      Tcko                  0.567   hostintf/IMem_in_host_intf/MIPS_adrs_is_400K_hex_dlyd
                                                       hostintf/IMem_in_host_intf/MIPS_adrs_is_400K_hex_dlyd
    SLICE_X3Y21.F1       net (fanout=32)       2.767   hostintf/IMem_in_host_intf/MIPS_adrs_is_400K_hex_dlyd
    SLICE_X3Y21.X        Tilo                  0.612   IMem_rd_data<26>
                                                       hostintf/IMem_in_host_intf/Mmux_MIPS_IMem_rd_data191
    SLICE_X28Y22.G2      net (fanout=19)       1.587   IMem_rd_data<26>
    SLICE_X28Y22.Y       Tilo                  0.660   Rs_pEX<3>
                                                       Rs<4>1_SW0
    SLICE_X29Y20.G3      net (fanout=5)        0.323   N743
    SLICE_X29Y20.Y       Tilo                  0.612   Rs_pEX<2>
                                                       Rs<2>1
    SLICE_X26Y50.F3      net (fanout=65)       2.536   Rs<2>
    SLICE_X26Y50.X       Tilo                  0.660   GPR_file/N53
                                                       GPR_file/GPR_file/Mram_Memory_array25.SLICEM_F
    SLICE_X27Y53.G2      net (fanout=1)        0.317   GPR_file/N53
    SLICE_X27Y53.X       Tif5x                 0.890   A_reg<12>
                                                       GPR_file/Mmux_GPR_data_out112_F
                                                       GPR_file/Mmux_GPR_data_out112
    SLICE_X37Y41.G2      net (fanout=1)        1.642   GPR_rd_data1<12>
    SLICE_X37Y41.Y       Tilo                  0.612   GPR_rd_data1_wt_fwd<16>
                                                       GPR_rd_data1_wt_fwd<12>1
    SLICE_X37Y34.F3      net (fanout=2)        1.034   GPR_rd_data1_wt_fwd<12>
    SLICE_X37Y34.COUT    Topcyf                1.011   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<7>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_lut<6>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<6>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<7>
    SLICE_X37Y35.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<7>
    SLICE_X37Y35.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<8>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
    SLICE_X37Y36.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
    SLICE_X37Y36.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<10>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X37Y37.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X37Y37.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<12>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X37Y38.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X37Y38.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<14>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X39Y25.G1      net (fanout=4)        1.443   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X39Y25.Y       Tilo                  0.612   fetch_unit_imp/N3
                                                       fetch_unit_imp/PC_Source_or0001
    SLICE_X37Y24.G1      net (fanout=4)        0.523   fetch_unit_imp/PC_Source_or0001
    SLICE_X37Y24.Y       Tilo                  0.612   fetch_unit_imp/PC_reg<9>
                                                       fetch_unit_imp/PC_reg_mux0001<10>21_1
    SLICE_X47Y30.F1      net (fanout=15)       1.731   fetch_unit_imp/PC_reg_mux0001<10>21
    SLICE_X47Y30.CLK     Tfck                  0.728   fetch_unit_imp/PC_reg<28>
                                                       fetch_unit_imp/PC_reg_mux0001<28>11
                                                       fetch_unit_imp/PC_reg_28
    -------------------------------------------------  ---------------------------
    Total                                     21.891ns (7.988ns logic, 13.903ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.132ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hostintf/IMem_in_host_intf/MIPS_adrs_is_400K_hex_dlyd (FF)
  Destination:          fetch_unit_imp/PC_reg_28 (FF)
  Requirement:          30.000ns
  Data Path Delay:      21.846ns (Levels of Logic = 14)
  Clock Path Skew:      -0.022ns (0.071 - 0.093)
  Source Clock:         CK rising at 0.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: hostintf/IMem_in_host_intf/MIPS_adrs_is_400K_hex_dlyd to fetch_unit_imp/PC_reg_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y31.YQ      Tcko                  0.567   hostintf/IMem_in_host_intf/MIPS_adrs_is_400K_hex_dlyd
                                                       hostintf/IMem_in_host_intf/MIPS_adrs_is_400K_hex_dlyd
    SLICE_X3Y21.F1       net (fanout=32)       2.767   hostintf/IMem_in_host_intf/MIPS_adrs_is_400K_hex_dlyd
    SLICE_X3Y21.X        Tilo                  0.612   IMem_rd_data<26>
                                                       hostintf/IMem_in_host_intf/Mmux_MIPS_IMem_rd_data191
    SLICE_X28Y22.G2      net (fanout=19)       1.587   IMem_rd_data<26>
    SLICE_X28Y22.Y       Tilo                  0.660   Rs_pEX<3>
                                                       Rs<4>1_SW0
    SLICE_X29Y20.G3      net (fanout=5)        0.323   N743
    SLICE_X29Y20.Y       Tilo                  0.612   Rs_pEX<2>
                                                       Rs<2>1
    SLICE_X26Y51.F3      net (fanout=65)       2.536   Rs<2>
    SLICE_X26Y51.X       Tilo                  0.660   GPR_file/N55
                                                       GPR_file/GPR_file/Mram_Memory_array26.SLICEM_F
    SLICE_X27Y53.G4      net (fanout=1)        0.272   GPR_file/N55
    SLICE_X27Y53.X       Tif5x                 0.890   A_reg<12>
                                                       GPR_file/Mmux_GPR_data_out112_F
                                                       GPR_file/Mmux_GPR_data_out112
    SLICE_X37Y41.G2      net (fanout=1)        1.642   GPR_rd_data1<12>
    SLICE_X37Y41.Y       Tilo                  0.612   GPR_rd_data1_wt_fwd<16>
                                                       GPR_rd_data1_wt_fwd<12>1
    SLICE_X37Y34.F3      net (fanout=2)        1.034   GPR_rd_data1_wt_fwd<12>
    SLICE_X37Y34.COUT    Topcyf                1.011   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<7>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_lut<6>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<6>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<7>
    SLICE_X37Y35.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<7>
    SLICE_X37Y35.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<8>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
    SLICE_X37Y36.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
    SLICE_X37Y36.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<10>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X37Y37.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X37Y37.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<12>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X37Y38.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X37Y38.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<14>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X39Y25.G1      net (fanout=4)        1.443   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X39Y25.Y       Tilo                  0.612   fetch_unit_imp/N3
                                                       fetch_unit_imp/PC_Source_or0001
    SLICE_X37Y24.G1      net (fanout=4)        0.523   fetch_unit_imp/PC_Source_or0001
    SLICE_X37Y24.Y       Tilo                  0.612   fetch_unit_imp/PC_reg<9>
                                                       fetch_unit_imp/PC_reg_mux0001<10>21_1
    SLICE_X47Y30.F1      net (fanout=15)       1.731   fetch_unit_imp/PC_reg_mux0001<10>21
    SLICE_X47Y30.CLK     Tfck                  0.728   fetch_unit_imp/PC_reg<28>
                                                       fetch_unit_imp/PC_reg_mux0001<28>11
                                                       fetch_unit_imp/PC_reg_28
    -------------------------------------------------  ---------------------------
    Total                                     21.846ns (7.988ns logic, 13.858ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.179ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hostintf/IMem_in_host_intf/MIPS_adrs_is_400K_hex_dlyd (FF)
  Destination:          fetch_unit_imp/PC_reg_28 (FF)
  Requirement:          30.000ns
  Data Path Delay:      21.799ns (Levels of Logic = 14)
  Clock Path Skew:      -0.022ns (0.071 - 0.093)
  Source Clock:         CK rising at 0.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: hostintf/IMem_in_host_intf/MIPS_adrs_is_400K_hex_dlyd to fetch_unit_imp/PC_reg_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y31.YQ      Tcko                  0.567   hostintf/IMem_in_host_intf/MIPS_adrs_is_400K_hex_dlyd
                                                       hostintf/IMem_in_host_intf/MIPS_adrs_is_400K_hex_dlyd
    SLICE_X3Y21.F1       net (fanout=32)       2.767   hostintf/IMem_in_host_intf/MIPS_adrs_is_400K_hex_dlyd
    SLICE_X3Y21.X        Tilo                  0.612   IMem_rd_data<26>
                                                       hostintf/IMem_in_host_intf/Mmux_MIPS_IMem_rd_data191
    SLICE_X28Y22.G2      net (fanout=19)       1.587   IMem_rd_data<26>
    SLICE_X28Y22.Y       Tilo                  0.660   Rs_pEX<3>
                                                       Rs<4>1_SW0
    SLICE_X29Y22.G1      net (fanout=5)        0.219   N743
    SLICE_X29Y22.Y       Tilo                  0.612   Rs_pEX<1>
                                                       Rs<0>1
    SLICE_X26Y50.F1      net (fanout=65)       2.548   Rs<0>
    SLICE_X26Y50.X       Tilo                  0.660   GPR_file/N53
                                                       GPR_file/GPR_file/Mram_Memory_array25.SLICEM_F
    SLICE_X27Y53.G2      net (fanout=1)        0.317   GPR_file/N53
    SLICE_X27Y53.X       Tif5x                 0.890   A_reg<12>
                                                       GPR_file/Mmux_GPR_data_out112_F
                                                       GPR_file/Mmux_GPR_data_out112
    SLICE_X37Y41.G2      net (fanout=1)        1.642   GPR_rd_data1<12>
    SLICE_X37Y41.Y       Tilo                  0.612   GPR_rd_data1_wt_fwd<16>
                                                       GPR_rd_data1_wt_fwd<12>1
    SLICE_X37Y34.F3      net (fanout=2)        1.034   GPR_rd_data1_wt_fwd<12>
    SLICE_X37Y34.COUT    Topcyf                1.011   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<7>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_lut<6>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<6>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<7>
    SLICE_X37Y35.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<7>
    SLICE_X37Y35.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<8>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
    SLICE_X37Y36.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
    SLICE_X37Y36.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<10>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X37Y37.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X37Y37.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<12>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X37Y38.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X37Y38.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<14>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X39Y25.G1      net (fanout=4)        1.443   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X39Y25.Y       Tilo                  0.612   fetch_unit_imp/N3
                                                       fetch_unit_imp/PC_Source_or0001
    SLICE_X37Y24.G1      net (fanout=4)        0.523   fetch_unit_imp/PC_Source_or0001
    SLICE_X37Y24.Y       Tilo                  0.612   fetch_unit_imp/PC_reg<9>
                                                       fetch_unit_imp/PC_reg_mux0001<10>21_1
    SLICE_X47Y30.F1      net (fanout=15)       1.731   fetch_unit_imp/PC_reg_mux0001<10>21
    SLICE_X47Y30.CLK     Tfck                  0.728   fetch_unit_imp/PC_reg<28>
                                                       fetch_unit_imp/PC_reg_mux0001<28>11
                                                       fetch_unit_imp/PC_reg_28
    -------------------------------------------------  ---------------------------
    Total                                     21.799ns (7.988ns logic, 13.811ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------

Paths for end point fetch_unit_imp/PC_reg_26 (SLICE_X46Y31.F4), 39164 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.155ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hostintf/IMem_in_host_intf/MIPS_adrs_is_400K_hex_dlyd (FF)
  Destination:          fetch_unit_imp/PC_reg_26 (FF)
  Requirement:          30.000ns
  Data Path Delay:      21.823ns (Levels of Logic = 14)
  Clock Path Skew:      -0.022ns (0.071 - 0.093)
  Source Clock:         CK rising at 0.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: hostintf/IMem_in_host_intf/MIPS_adrs_is_400K_hex_dlyd to fetch_unit_imp/PC_reg_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y31.YQ      Tcko                  0.567   hostintf/IMem_in_host_intf/MIPS_adrs_is_400K_hex_dlyd
                                                       hostintf/IMem_in_host_intf/MIPS_adrs_is_400K_hex_dlyd
    SLICE_X3Y21.F1       net (fanout=32)       2.767   hostintf/IMem_in_host_intf/MIPS_adrs_is_400K_hex_dlyd
    SLICE_X3Y21.X        Tilo                  0.612   IMem_rd_data<26>
                                                       hostintf/IMem_in_host_intf/Mmux_MIPS_IMem_rd_data191
    SLICE_X28Y22.G2      net (fanout=19)       1.587   IMem_rd_data<26>
    SLICE_X28Y22.Y       Tilo                  0.660   Rs_pEX<3>
                                                       Rs<4>1_SW0
    SLICE_X29Y20.G3      net (fanout=5)        0.323   N743
    SLICE_X29Y20.Y       Tilo                  0.612   Rs_pEX<2>
                                                       Rs<2>1
    SLICE_X26Y50.F3      net (fanout=65)       2.536   Rs<2>
    SLICE_X26Y50.X       Tilo                  0.660   GPR_file/N53
                                                       GPR_file/GPR_file/Mram_Memory_array25.SLICEM_F
    SLICE_X27Y53.G2      net (fanout=1)        0.317   GPR_file/N53
    SLICE_X27Y53.X       Tif5x                 0.890   A_reg<12>
                                                       GPR_file/Mmux_GPR_data_out112_F
                                                       GPR_file/Mmux_GPR_data_out112
    SLICE_X37Y41.G2      net (fanout=1)        1.642   GPR_rd_data1<12>
    SLICE_X37Y41.Y       Tilo                  0.612   GPR_rd_data1_wt_fwd<16>
                                                       GPR_rd_data1_wt_fwd<12>1
    SLICE_X37Y34.F3      net (fanout=2)        1.034   GPR_rd_data1_wt_fwd<12>
    SLICE_X37Y34.COUT    Topcyf                1.011   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<7>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_lut<6>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<6>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<7>
    SLICE_X37Y35.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<7>
    SLICE_X37Y35.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<8>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
    SLICE_X37Y36.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
    SLICE_X37Y36.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<10>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X37Y37.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X37Y37.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<12>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X37Y38.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X37Y38.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<14>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X39Y25.G1      net (fanout=4)        1.443   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X39Y25.Y       Tilo                  0.612   fetch_unit_imp/N3
                                                       fetch_unit_imp/PC_Source_or0001
    SLICE_X37Y24.G1      net (fanout=4)        0.523   fetch_unit_imp/PC_Source_or0001
    SLICE_X37Y24.Y       Tilo                  0.612   fetch_unit_imp/PC_reg<9>
                                                       fetch_unit_imp/PC_reg_mux0001<10>21_1
    SLICE_X46Y31.F4      net (fanout=15)       1.615   fetch_unit_imp/PC_reg_mux0001<10>21
    SLICE_X46Y31.CLK     Tfck                  0.776   fetch_unit_imp/PC_reg<26>
                                                       fetch_unit_imp/PC_reg_mux0001<26>11
                                                       fetch_unit_imp/PC_reg_26
    -------------------------------------------------  ---------------------------
    Total                                     21.823ns (8.036ns logic, 13.787ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.200ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hostintf/IMem_in_host_intf/MIPS_adrs_is_400K_hex_dlyd (FF)
  Destination:          fetch_unit_imp/PC_reg_26 (FF)
  Requirement:          30.000ns
  Data Path Delay:      21.778ns (Levels of Logic = 14)
  Clock Path Skew:      -0.022ns (0.071 - 0.093)
  Source Clock:         CK rising at 0.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: hostintf/IMem_in_host_intf/MIPS_adrs_is_400K_hex_dlyd to fetch_unit_imp/PC_reg_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y31.YQ      Tcko                  0.567   hostintf/IMem_in_host_intf/MIPS_adrs_is_400K_hex_dlyd
                                                       hostintf/IMem_in_host_intf/MIPS_adrs_is_400K_hex_dlyd
    SLICE_X3Y21.F1       net (fanout=32)       2.767   hostintf/IMem_in_host_intf/MIPS_adrs_is_400K_hex_dlyd
    SLICE_X3Y21.X        Tilo                  0.612   IMem_rd_data<26>
                                                       hostintf/IMem_in_host_intf/Mmux_MIPS_IMem_rd_data191
    SLICE_X28Y22.G2      net (fanout=19)       1.587   IMem_rd_data<26>
    SLICE_X28Y22.Y       Tilo                  0.660   Rs_pEX<3>
                                                       Rs<4>1_SW0
    SLICE_X29Y20.G3      net (fanout=5)        0.323   N743
    SLICE_X29Y20.Y       Tilo                  0.612   Rs_pEX<2>
                                                       Rs<2>1
    SLICE_X26Y51.F3      net (fanout=65)       2.536   Rs<2>
    SLICE_X26Y51.X       Tilo                  0.660   GPR_file/N55
                                                       GPR_file/GPR_file/Mram_Memory_array26.SLICEM_F
    SLICE_X27Y53.G4      net (fanout=1)        0.272   GPR_file/N55
    SLICE_X27Y53.X       Tif5x                 0.890   A_reg<12>
                                                       GPR_file/Mmux_GPR_data_out112_F
                                                       GPR_file/Mmux_GPR_data_out112
    SLICE_X37Y41.G2      net (fanout=1)        1.642   GPR_rd_data1<12>
    SLICE_X37Y41.Y       Tilo                  0.612   GPR_rd_data1_wt_fwd<16>
                                                       GPR_rd_data1_wt_fwd<12>1
    SLICE_X37Y34.F3      net (fanout=2)        1.034   GPR_rd_data1_wt_fwd<12>
    SLICE_X37Y34.COUT    Topcyf                1.011   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<7>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_lut<6>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<6>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<7>
    SLICE_X37Y35.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<7>
    SLICE_X37Y35.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<8>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
    SLICE_X37Y36.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
    SLICE_X37Y36.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<10>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X37Y37.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X37Y37.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<12>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X37Y38.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X37Y38.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<14>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X39Y25.G1      net (fanout=4)        1.443   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X39Y25.Y       Tilo                  0.612   fetch_unit_imp/N3
                                                       fetch_unit_imp/PC_Source_or0001
    SLICE_X37Y24.G1      net (fanout=4)        0.523   fetch_unit_imp/PC_Source_or0001
    SLICE_X37Y24.Y       Tilo                  0.612   fetch_unit_imp/PC_reg<9>
                                                       fetch_unit_imp/PC_reg_mux0001<10>21_1
    SLICE_X46Y31.F4      net (fanout=15)       1.615   fetch_unit_imp/PC_reg_mux0001<10>21
    SLICE_X46Y31.CLK     Tfck                  0.776   fetch_unit_imp/PC_reg<26>
                                                       fetch_unit_imp/PC_reg_mux0001<26>11
                                                       fetch_unit_imp/PC_reg_26
    -------------------------------------------------  ---------------------------
    Total                                     21.778ns (8.036ns logic, 13.742ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.247ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hostintf/IMem_in_host_intf/MIPS_adrs_is_400K_hex_dlyd (FF)
  Destination:          fetch_unit_imp/PC_reg_26 (FF)
  Requirement:          30.000ns
  Data Path Delay:      21.731ns (Levels of Logic = 14)
  Clock Path Skew:      -0.022ns (0.071 - 0.093)
  Source Clock:         CK rising at 0.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: hostintf/IMem_in_host_intf/MIPS_adrs_is_400K_hex_dlyd to fetch_unit_imp/PC_reg_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y31.YQ      Tcko                  0.567   hostintf/IMem_in_host_intf/MIPS_adrs_is_400K_hex_dlyd
                                                       hostintf/IMem_in_host_intf/MIPS_adrs_is_400K_hex_dlyd
    SLICE_X3Y21.F1       net (fanout=32)       2.767   hostintf/IMem_in_host_intf/MIPS_adrs_is_400K_hex_dlyd
    SLICE_X3Y21.X        Tilo                  0.612   IMem_rd_data<26>
                                                       hostintf/IMem_in_host_intf/Mmux_MIPS_IMem_rd_data191
    SLICE_X28Y22.G2      net (fanout=19)       1.587   IMem_rd_data<26>
    SLICE_X28Y22.Y       Tilo                  0.660   Rs_pEX<3>
                                                       Rs<4>1_SW0
    SLICE_X29Y22.G1      net (fanout=5)        0.219   N743
    SLICE_X29Y22.Y       Tilo                  0.612   Rs_pEX<1>
                                                       Rs<0>1
    SLICE_X26Y50.F1      net (fanout=65)       2.548   Rs<0>
    SLICE_X26Y50.X       Tilo                  0.660   GPR_file/N53
                                                       GPR_file/GPR_file/Mram_Memory_array25.SLICEM_F
    SLICE_X27Y53.G2      net (fanout=1)        0.317   GPR_file/N53
    SLICE_X27Y53.X       Tif5x                 0.890   A_reg<12>
                                                       GPR_file/Mmux_GPR_data_out112_F
                                                       GPR_file/Mmux_GPR_data_out112
    SLICE_X37Y41.G2      net (fanout=1)        1.642   GPR_rd_data1<12>
    SLICE_X37Y41.Y       Tilo                  0.612   GPR_rd_data1_wt_fwd<16>
                                                       GPR_rd_data1_wt_fwd<12>1
    SLICE_X37Y34.F3      net (fanout=2)        1.034   GPR_rd_data1_wt_fwd<12>
    SLICE_X37Y34.COUT    Topcyf                1.011   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<7>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_lut<6>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<6>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<7>
    SLICE_X37Y35.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<7>
    SLICE_X37Y35.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<8>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
    SLICE_X37Y36.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>
    SLICE_X37Y36.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<10>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X37Y37.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X37Y37.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<12>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X37Y38.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X37Y38.COUT    Tbyp                  0.103   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<14>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X39Y25.G1      net (fanout=4)        1.443   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X39Y25.Y       Tilo                  0.612   fetch_unit_imp/N3
                                                       fetch_unit_imp/PC_Source_or0001
    SLICE_X37Y24.G1      net (fanout=4)        0.523   fetch_unit_imp/PC_Source_or0001
    SLICE_X37Y24.Y       Tilo                  0.612   fetch_unit_imp/PC_reg<9>
                                                       fetch_unit_imp/PC_reg_mux0001<10>21_1
    SLICE_X46Y31.F4      net (fanout=15)       1.615   fetch_unit_imp/PC_reg_mux0001<10>21
    SLICE_X46Y31.CLK     Tfck                  0.776   fetch_unit_imp/PC_reg<26>
                                                       fetch_unit_imp/PC_reg_mux0001<26>11
                                                       fetch_unit_imp/PC_reg_26
    -------------------------------------------------  ---------------------------
    Total                                     21.731ns (8.036ns logic, 13.695ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clock_divider_half_ck_signal = PERIOD TIMEGRP
        "clock_divider/half_ck_signal" 30 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point PC_plus_4_pMEM_17 (SLICE_X45Y38.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.799ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_plus_4_pEX_17 (FF)
  Destination:          PC_plus_4_pMEM_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.801ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.013 - 0.011)
  Source Clock:         CK rising at 30.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: PC_plus_4_pEX_17 to PC_plus_4_pMEM_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y37.XQ      Tcko                  0.411   PC_plus_4_pEX<17>
                                                       PC_plus_4_pEX_17
    SLICE_X45Y38.BX      net (fanout=1)        0.310   PC_plus_4_pEX<17>
    SLICE_X45Y38.CLK     Tckdi       (-Th)    -0.080   PC_plus_4_pMEM<17>
                                                       PC_plus_4_pMEM_17
    -------------------------------------------------  ---------------------------
    Total                                      0.801ns (0.491ns logic, 0.310ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------

Paths for end point PC_plus_4_pWB_23 (SLICE_X49Y39.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.799ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_plus_4_pMEM_23 (FF)
  Destination:          PC_plus_4_pWB_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.801ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.013 - 0.011)
  Source Clock:         CK rising at 30.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: PC_plus_4_pMEM_23 to PC_plus_4_pWB_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y36.XQ      Tcko                  0.411   PC_plus_4_pMEM<23>
                                                       PC_plus_4_pMEM_23
    SLICE_X49Y39.BX      net (fanout=1)        0.310   PC_plus_4_pMEM<23>
    SLICE_X49Y39.CLK     Tckdi       (-Th)    -0.080   PC_plus_4_pWB<23>
                                                       PC_plus_4_pWB_23
    -------------------------------------------------  ---------------------------
    Total                                      0.801ns (0.491ns logic, 0.310ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------

Paths for end point hostintf/Flash_Intf_regs_rd_data_to_MIPS_dlyd_13 (SLICE_X17Y59.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.815ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hostintf/Flash_Intf_regs_rd_data_to_MIPS_reg_13 (FF)
  Destination:          hostintf/Flash_Intf_regs_rd_data_to_MIPS_dlyd_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.808ns (Levels of Logic = 0)
  Clock Path Skew:      -0.007ns (0.010 - 0.017)
  Source Clock:         CK rising at 30.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: hostintf/Flash_Intf_regs_rd_data_to_MIPS_reg_13 to hostintf/Flash_Intf_regs_rd_data_to_MIPS_dlyd_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y58.XQ      Tcko                  0.411   hostintf/Flash_Intf_regs_rd_data_to_MIPS_reg<13>
                                                       hostintf/Flash_Intf_regs_rd_data_to_MIPS_reg_13
    SLICE_X17Y59.BX      net (fanout=1)        0.317   hostintf/Flash_Intf_regs_rd_data_to_MIPS_reg<13>
    SLICE_X17Y59.CLK     Tckdi       (-Th)    -0.080   hostintf/Flash_Intf_regs_rd_data_to_MIPS_dlyd<13>
                                                       hostintf/Flash_Intf_regs_rd_data_to_MIPS_dlyd_13
    -------------------------------------------------  ---------------------------
    Total                                      0.808ns (0.491ns logic, 0.317ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock_divider_half_ck_signal = PERIOD TIMEGRP
        "clock_divider/half_ck_signal" 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 27.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.000ns
  Low pulse: 15.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: fetch_unit_imp/PC_plus_4_pID<2>/SR
  Logical resource: fetch_unit_imp/PC_plus_4_pID_2/SR
  Location pin: SLICE_X45Y19.SR
  Clock network: RESET
--------------------------------------------------------------------------------
Slack: 27.224ns (period - (min high pulse limit / (high pulse / period)))
  Period: 30.000ns
  High pulse: 15.000ns
  High pulse limit: 1.388ns (Trpw)
  Physical resource: fetch_unit_imp/PC_plus_4_pID<2>/SR
  Logical resource: fetch_unit_imp/PC_plus_4_pID_2/SR
  Location pin: SLICE_X45Y19.SR
  Clock network: RESET
--------------------------------------------------------------------------------
Slack: 27.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.000ns
  Low pulse: 15.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: fetch_unit_imp/PC_plus_4_pID<2>/SR
  Logical resource: fetch_unit_imp/PC_plus_4_pID_3/SR
  Location pin: SLICE_X45Y19.SR
  Clock network: RESET
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CK_50MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CK_50MHz       |    1.946|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 4129474 paths, 0 nets, and 13103 connections

Design statistics:
   Minimum period:  22.121ns{1}   (Maximum frequency:  45.206MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun May 26 10:42:03 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4561 MB



