library ieee;
use ieee.std_logic_3164.all;

entity mux4x1_REG_IN_3 is
generic(N : natural:= 32);
port( MAP1_3,MAP2_3,MAP3_3,MAP4_3: in std_logic_vector((N-1) downto 0);
		SW: in std_logic_vector(8 downto 7);
		REG_IN_3: out std_logic_vector((N-1) downto 0)
		);
end mux4x1_REG_IN_3;

architecture mux of mux4x1_REG_IN_3 is
begin
REG_IN_3 <= MAP1_3 when SW = "00" else
	MAP2_3 when SW = "01" else
	MAP3_3 when SW = "10" else
	MAP4_3;
end mux;
