<!-- HTML header for doxygen 1.8.9.1-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<title>MSP432E4 DriverLib API Guide: hw_gpio.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link id="favicon" rel="shortcut icon" type="image/x-icon" href="favicon.ico"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="tiapistylesheet.css" rel="stylesheet" type="text/css" />
</head>
<body>
<table width="100%">
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border="0" src="tilogo.gif" /></a></td>
  <td bgcolor="red"><img src="titagline.gif" /></td>
</tr>
</table>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">MSP432E4 DriverLib API Guide
   &#160;<span id="projectnumber">1.11.00.03</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_8af83c0dc83a45a35ca6968cdc29a7af.html">tmp</a></li><li class="navelem"><a class="el" href="dir_90140c32fc9edc734902adeac82f5126.html">bazel_docapi.z9EuJc</a></li><li class="navelem"><a class="el" href="dir_582f67035d13454332c96fa2a9d28795.html">source</a></li><li class="navelem"><a class="el" href="dir_07e5b87f48f4320347001f82c85f4e84.html">ti</a></li><li class="navelem"><a class="el" href="dir_43e4c3706e9fa2b4c33e3262f8af0c15.html">devices</a></li><li class="navelem"><a class="el" href="dir_2bedc7ddcfead1e35ef6a2ee214c390d.html">msp432e4</a></li><li class="navelem"><a class="el" href="dir_7b1c26a06c9db619344d1b1808fc2b83.html">driverlib</a></li><li class="navelem"><a class="el" href="dir_1aef2308e4b202c538b2d6e8a0dd67b0.html">inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">hw_gpio.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="hw__gpio_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// hw_gpio.h - Defines and Macros for GPIO hardware.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// Copyright (c) 2005-2017 Texas Instruments Incorporated.  All rights reserved.</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">// Software License Agreement</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//   Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">//   modification, are permitted provided that the following conditions</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">//   are met:</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//   Redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">//   notice, this list of conditions and the following disclaimer.</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">//   Redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">//   notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">//   documentation and/or other materials provided with the</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">//   distribution.</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">//   Neither the name of Texas Instruments Incorporated nor the names of</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">//   its contributors may be used to endorse or promote products derived</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">//   from this software without specific prior written permission.</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">// &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#ifndef __HW_GPIO_H__</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#define __HW_GPIO_H__</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">// The following are defines for the GPIO register offsets.</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="hw__gpio_8h.html#afec7a49879521295f43c0f4509fae442">   46</a></span>&#160;<span class="preprocessor">#define GPIO_O_DATA             0x00000000  // GPIO Data</span></div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="hw__gpio_8h.html#a606ca85585e72a18aed5c9f835555053">   47</a></span>&#160;<span class="preprocessor">#define GPIO_O_DIR              0x00000400  // GPIO Direction</span></div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="hw__gpio_8h.html#a48ff9b5cc4585e6b10328982896e260a">   48</a></span>&#160;<span class="preprocessor">#define GPIO_O_IS               0x00000404  // GPIO Interrupt Sense</span></div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="hw__gpio_8h.html#ad99a3f50c6c2491aa8e3968bd66ffd48">   49</a></span>&#160;<span class="preprocessor">#define GPIO_O_IBE              0x00000408  // GPIO Interrupt Both Edges</span></div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="hw__gpio_8h.html#ac659d58793e931033ef58f0f5ed28e4c">   50</a></span>&#160;<span class="preprocessor">#define GPIO_O_IEV              0x0000040C  // GPIO Interrupt Event</span></div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="hw__gpio_8h.html#a2b7801c7e5712dc926bb518642dbe9e2">   51</a></span>&#160;<span class="preprocessor">#define GPIO_O_IM               0x00000410  // GPIO Interrupt Mask</span></div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="hw__gpio_8h.html#aee4ef2d11bf8b42d580510d9e23f6f89">   52</a></span>&#160;<span class="preprocessor">#define GPIO_O_RIS              0x00000414  // GPIO Raw Interrupt Status</span></div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="hw__gpio_8h.html#a6516d418a237d3dbc11cdfa5d2a78f0f">   53</a></span>&#160;<span class="preprocessor">#define GPIO_O_MIS              0x00000418  // GPIO Masked Interrupt Status</span></div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="hw__gpio_8h.html#ac513055bbf7354950f6050eef895694b">   54</a></span>&#160;<span class="preprocessor">#define GPIO_O_ICR              0x0000041C  // GPIO Interrupt Clear</span></div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="hw__gpio_8h.html#ad00a8a9c3d93085249c1b110fb13ab08">   55</a></span>&#160;<span class="preprocessor">#define GPIO_O_AFSEL            0x00000420  // GPIO Alternate Function Select</span></div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="hw__gpio_8h.html#ae6fb6ed9a5aa0d5cbe5251c0b10aaff2">   56</a></span>&#160;<span class="preprocessor">#define GPIO_O_DR2R             0x00000500  // GPIO 2-mA Drive Select</span></div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="hw__gpio_8h.html#a0b977929df6d31a8abb1468dd1ae0701">   57</a></span>&#160;<span class="preprocessor">#define GPIO_O_DR4R             0x00000504  // GPIO 4-mA Drive Select</span></div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="hw__gpio_8h.html#a223dc3e29c966825a721434fe5cf8f06">   58</a></span>&#160;<span class="preprocessor">#define GPIO_O_DR8R             0x00000508  // GPIO 8-mA Drive Select</span></div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="hw__gpio_8h.html#a05073783e402cf429bae3f7c4914374a">   59</a></span>&#160;<span class="preprocessor">#define GPIO_O_ODR              0x0000050C  // GPIO Open Drain Select</span></div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="hw__gpio_8h.html#afa0dc05d29c9c3687abded1532a70bac">   60</a></span>&#160;<span class="preprocessor">#define GPIO_O_PUR              0x00000510  // GPIO Pull-Up Select</span></div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="hw__gpio_8h.html#a89fa7569bb828fbff7a6901b848a80ed">   61</a></span>&#160;<span class="preprocessor">#define GPIO_O_PDR              0x00000514  // GPIO Pull-Down Select</span></div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="hw__gpio_8h.html#a6821884035e741a0fad213af86458689">   62</a></span>&#160;<span class="preprocessor">#define GPIO_O_SLR              0x00000518  // GPIO Slew Rate Control Select</span></div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="hw__gpio_8h.html#a7b0e959789f00f7aaefab21e3fdaccfb">   63</a></span>&#160;<span class="preprocessor">#define GPIO_O_DEN              0x0000051C  // GPIO Digital Enable</span></div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="hw__gpio_8h.html#ae17653e91303d0211c59b392cb8412ec">   64</a></span>&#160;<span class="preprocessor">#define GPIO_O_LOCK             0x00000520  // GPIO Lock</span></div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="hw__gpio_8h.html#adb2e5fa7c8e70617b4487851c5c9abc2">   65</a></span>&#160;<span class="preprocessor">#define GPIO_O_CR               0x00000524  // GPIO Commit</span></div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="hw__gpio_8h.html#aa41083c05a3a8f0ab220cc4c25a569b5">   66</a></span>&#160;<span class="preprocessor">#define GPIO_O_AMSEL            0x00000528  // GPIO Analog Mode Select</span></div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="hw__gpio_8h.html#a0f60aec0d6e0d6e86357c5d579bf463c">   67</a></span>&#160;<span class="preprocessor">#define GPIO_O_PCTL             0x0000052C  // GPIO Port Control</span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="hw__gpio_8h.html#a55cb18e8438c9c477191472ae69effac">   68</a></span>&#160;<span class="preprocessor">#define GPIO_O_ADCCTL           0x00000530  // GPIO ADC Control</span></div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="hw__gpio_8h.html#a67c843ba91dd274905f0aee41ec72d8e">   69</a></span>&#160;<span class="preprocessor">#define GPIO_O_DMACTL           0x00000534  // GPIO DMA Control</span></div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="hw__gpio_8h.html#ae2cb3c5e4841da4ba679b44b1cb81704">   70</a></span>&#160;<span class="preprocessor">#define GPIO_O_SI               0x00000538  // GPIO Select Interrupt</span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="hw__gpio_8h.html#ab1914c98bdfa387a18161c3c3237799c">   71</a></span>&#160;<span class="preprocessor">#define GPIO_O_DR12R            0x0000053C  // GPIO 12-mA Drive Select</span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="hw__gpio_8h.html#a12156228e85a139a4cafec3fb36f9b26">   72</a></span>&#160;<span class="preprocessor">#define GPIO_O_WAKEPEN          0x00000540  // GPIO Wake Pin Enable</span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="hw__gpio_8h.html#adfbc0cf5eba000f784a6d16f67447125">   73</a></span>&#160;<span class="preprocessor">#define GPIO_O_WAKELVL          0x00000544  // GPIO Wake Level</span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="hw__gpio_8h.html#aad231fea4ac788059404c42b72a87333">   74</a></span>&#160;<span class="preprocessor">#define GPIO_O_WAKESTAT         0x00000548  // GPIO Wake Status</span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="hw__gpio_8h.html#aaa799bb5d8bc0b7bdac50a2911d1cdf4">   75</a></span>&#160;<span class="preprocessor">#define GPIO_O_PP               0x00000FC0  // GPIO Peripheral Property</span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="hw__gpio_8h.html#ada302c7b926c1d851075424975f0ad9a">   76</a></span>&#160;<span class="preprocessor">#define GPIO_O_PC               0x00000FC4  // GPIO Peripheral Configuration</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment">// The following are defines for the bit fields in the GPIO_O_IM register.</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="hw__gpio_8h.html#a10c37b013bede96d1da8e070d25f2440">   83</a></span>&#160;<span class="preprocessor">#define GPIO_IM_DMAIME          0x00000100  // GPIO uDMA Done Interrupt Mask</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;                                            <span class="comment">// Enable</span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="hw__gpio_8h.html#ac414474a67d745509b5760a7688b77f4">   85</a></span>&#160;<span class="preprocessor">#define GPIO_IM_GPIO_M          0x000000FF  // GPIO Interrupt Mask Enable</span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="hw__gpio_8h.html#a7e84f82718eece0a49072e98b3b3b8b2">   86</a></span>&#160;<span class="preprocessor">#define GPIO_IM_GPIO_S          0</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment">// The following are defines for the bit fields in the GPIO_O_RIS register.</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="hw__gpio_8h.html#aec723a47a1b1546999cb4ad79392c53d">   93</a></span>&#160;<span class="preprocessor">#define GPIO_RIS_DMARIS         0x00000100  // GPIO uDMA Done Interrupt Raw</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="hw__gpio_8h.html#aa41f96080d4d8fcdf1ce8d56da9ac630">   95</a></span>&#160;<span class="preprocessor">#define GPIO_RIS_GPIO_M         0x000000FF  // GPIO Interrupt Raw Status</span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="hw__gpio_8h.html#a2f2ed58c944c3a65f4f25df94e962b57">   96</a></span>&#160;<span class="preprocessor">#define GPIO_RIS_GPIO_S         0</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment">// The following are defines for the bit fields in the GPIO_O_MIS register.</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="hw__gpio_8h.html#adddfa5d1b0822027aacc5f06a9b24bd9">  103</a></span>&#160;<span class="preprocessor">#define GPIO_MIS_DMAMIS         0x00000100  // GPIO uDMA Done Masked Interrupt</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="hw__gpio_8h.html#aca45e2c4712cced6e59d8480ea779591">  105</a></span>&#160;<span class="preprocessor">#define GPIO_MIS_GPIO_M         0x000000FF  // GPIO Masked Interrupt Status</span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="hw__gpio_8h.html#a4ce86ec79be6c0fc85d2b0a088a1913a">  106</a></span>&#160;<span class="preprocessor">#define GPIO_MIS_GPIO_S         0</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment">// The following are defines for the bit fields in the GPIO_O_ICR register.</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="hw__gpio_8h.html#a5bafad5897a28cde00fcdda1920d402d">  113</a></span>&#160;<span class="preprocessor">#define GPIO_ICR_DMAIC          0x00000100  // GPIO uDMA Interrupt Clear</span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="hw__gpio_8h.html#ae1209846f9e43d432553e5f9466ca36b">  114</a></span>&#160;<span class="preprocessor">#define GPIO_ICR_GPIO_M         0x000000FF  // GPIO Interrupt Clear</span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="hw__gpio_8h.html#ab209a5b0c8ce5ae94809d81a57ee96f5">  115</a></span>&#160;<span class="preprocessor">#define GPIO_ICR_GPIO_S         0</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment">// The following are defines for the bit fields in the GPIO_O_LOCK register.</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="hw__gpio_8h.html#a2729303fb14917085444ca7ea9950de0">  122</a></span>&#160;<span class="preprocessor">#define GPIO_LOCK_M             0xFFFFFFFF  // GPIO Lock</span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="hw__gpio_8h.html#af305885d06875b30bb291f1112dae07a">  123</a></span>&#160;<span class="preprocessor">#define GPIO_LOCK_UNLOCKED      0x00000000  // The GPIOCR register is unlocked</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;                                            <span class="comment">// and may be modified</span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="hw__gpio_8h.html#a7a8d24da26e9cd83edd54f3e55ecfdfd">  125</a></span>&#160;<span class="preprocessor">#define GPIO_LOCK_LOCKED        0x00000001  // The GPIOCR register is locked</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;                                            <span class="comment">// and may not be modified</span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="hw__gpio_8h.html#ab2f3b972378d6e51b86530c38fa62e24">  127</a></span>&#160;<span class="preprocessor">#define GPIO_LOCK_KEY           0x4C4F434B  // Unlocks the GPIO_CR register</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment">// The following are defines for the bit fields in the GPIO_O_SI register.</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="hw__gpio_8h.html#ae4458ec8e9bad7e504c0ef8166bad8e9">  134</a></span>&#160;<span class="preprocessor">#define GPIO_SI_SUM             0x00000001  // Summary Interrupt</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment">// The following are defines for the bit fields in the GPIO_O_DR12R register.</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="hw__gpio_8h.html#a18d03de61960e035d24c74c3da6381e9">  141</a></span>&#160;<span class="preprocessor">#define GPIO_DR12R_DRV12_M      0x000000FF  // Output Pad 12-mA Drive Enable</span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="hw__gpio_8h.html#a8be17c1bb3e8771c13676a2a2dbb8a9e">  142</a></span>&#160;<span class="preprocessor">#define GPIO_DR12R_DRV12_12MA   0x00000001  // The corresponding GPIO pin has</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;                                            <span class="comment">// 12-mA drive. This encoding is</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;                                            <span class="comment">// only valid if the GPIOPP EDE bit</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;                                            <span class="comment">// is set and the appropriate</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;                                            <span class="comment">// GPIOPC EDM bit field is</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;                                            <span class="comment">// programmed to 0x3</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment">// The following are defines for the bit fields in the GPIO_O_WAKEPEN register.</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="hw__gpio_8h.html#a1642682d898635184f8afc690aa748dd">  154</a></span>&#160;<span class="preprocessor">#define GPIO_WAKEPEN_WAKEP4     0x00000010  // P[4] Wake Enable</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment">// The following are defines for the bit fields in the GPIO_O_WAKELVL register.</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="hw__gpio_8h.html#ac76fecef013fef18d30075fa6ac0f3ef">  161</a></span>&#160;<span class="preprocessor">#define GPIO_WAKELVL_WAKELVL4   0x00000010  // P[4] Wake Level</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment">// The following are defines for the bit fields in the GPIO_O_WAKESTAT</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="hw__gpio_8h.html#a32016151bfa5ef3705e1dfb48393a104">  169</a></span>&#160;<span class="preprocessor">#define GPIO_WAKESTAT_STAT4     0x00000010  // P[4] Wake Status</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment">// The following are defines for the bit fields in the GPIO_O_PP register.</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="hw__gpio_8h.html#aeec3a9857fb302d3219f8d71c08e2001">  176</a></span>&#160;<span class="preprocessor">#define GPIO_PP_EDE             0x00000001  // Extended Drive Enable</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment">// The following are defines for the bit fields in the GPIO_O_PC register.</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="hw__gpio_8h.html#ac2ea54d3ae7c90ceacfee76864befc55">  183</a></span>&#160;<span class="preprocessor">#define GPIO_PC_EDM7_M          0x0000C000  // Extended Drive Mode Bit 7</span></div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="hw__gpio_8h.html#a84431b7bc35346884aa22468dafcc9fc">  184</a></span>&#160;<span class="preprocessor">#define GPIO_PC_EDM6_M          0x00003000  // Extended Drive Mode Bit 6</span></div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="hw__gpio_8h.html#af3ac89b9107776e52b45b59a251cf489">  185</a></span>&#160;<span class="preprocessor">#define GPIO_PC_EDM5_M          0x00000C00  // Extended Drive Mode Bit 5</span></div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="hw__gpio_8h.html#a5d38c41f41e2f51e1d985321fce19977">  186</a></span>&#160;<span class="preprocessor">#define GPIO_PC_EDM4_M          0x00000300  // Extended Drive Mode Bit 4</span></div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="hw__gpio_8h.html#ae7016a06122a1cf753da3c246ccc7d37">  187</a></span>&#160;<span class="preprocessor">#define GPIO_PC_EDM3_M          0x000000C0  // Extended Drive Mode Bit 3</span></div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="hw__gpio_8h.html#aafb541ec13a1744d5f39be385d562ce8">  188</a></span>&#160;<span class="preprocessor">#define GPIO_PC_EDM2_M          0x00000030  // Extended Drive Mode Bit 2</span></div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="hw__gpio_8h.html#a37d4c73574c4c905d95aaf5dedba8989">  189</a></span>&#160;<span class="preprocessor">#define GPIO_PC_EDM1_M          0x0000000C  // Extended Drive Mode Bit 1</span></div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="hw__gpio_8h.html#a04e495ff97a1aecb77f75258ab7198c6">  190</a></span>&#160;<span class="preprocessor">#define GPIO_PC_EDM0_M          0x00000003  // Extended Drive Mode Bit 0</span></div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="hw__gpio_8h.html#a150fb7a88950d9408e802d291f5b4ce3">  191</a></span>&#160;<span class="preprocessor">#define GPIO_PC_EDM0_DISABLE    0x00000000  // Drive values of 2, 4 and 8 mA</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;                                            <span class="comment">// are maintained. GPIO n Drive</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;                                            <span class="comment">// Select (GPIODRnR) registers</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;                                            <span class="comment">// function as normal</span></div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="hw__gpio_8h.html#a691814a84b5db02105f8d5fb8c4cee9c">  195</a></span>&#160;<span class="preprocessor">#define GPIO_PC_EDM0_6MA        0x00000001  // An additional 6 mA option is</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;                                            <span class="comment">// provided</span></div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="hw__gpio_8h.html#aabbb935049d5c13fec8249dd0bc3f1a0">  197</a></span>&#160;<span class="preprocessor">#define GPIO_PC_EDM0_PLUS2MA    0x00000003  // A 2 mA driver is always enabled;</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;                                            <span class="comment">// setting the corresponding</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;                                            <span class="comment">// GPIODR4R register bit adds 2 mA</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;                                            <span class="comment">// and setting the corresponding</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;                                            <span class="comment">// GPIODR8R of GPIODR12R register</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;                                            <span class="comment">// bit adds an additional 4 mA</span></div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="hw__gpio_8h.html#aad582a9a2ffbf7f2227bf7944472a9e1">  203</a></span>&#160;<span class="preprocessor">#define GPIO_PC_EDM7_S          14</span></div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="hw__gpio_8h.html#a5d42d925e043a213b3c92bdb371431d5">  204</a></span>&#160;<span class="preprocessor">#define GPIO_PC_EDM6_S          12</span></div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="hw__gpio_8h.html#a65dacf8b67818116d4819faa5844f7bb">  205</a></span>&#160;<span class="preprocessor">#define GPIO_PC_EDM5_S          10</span></div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="hw__gpio_8h.html#ad01f561aa0dce2fe6bad4e1688169ab1">  206</a></span>&#160;<span class="preprocessor">#define GPIO_PC_EDM4_S          8</span></div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="hw__gpio_8h.html#ac83a1f4ac432eba5d5568b9266e5f40f">  207</a></span>&#160;<span class="preprocessor">#define GPIO_PC_EDM3_S          6</span></div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="hw__gpio_8h.html#af205c86ea73e8c0ee016f4a30ccf1573">  208</a></span>&#160;<span class="preprocessor">#define GPIO_PC_EDM2_S          4</span></div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="hw__gpio_8h.html#a2a1968b96b7dffb079ebb7837017e992">  209</a></span>&#160;<span class="preprocessor">#define GPIO_PC_EDM1_S          2</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor">#endif // __HW_GPIO_H__</span></div></div><!-- fragment --></div><!-- contents -->
<!-- HTML footer for doxygen 1.8.9.1-->
<!-- start footer part -->
<hr class="footer"/><small>
  <a href="http://www.ti.com/corp/docs/legal/copyright.shtml">&copy; Copyright 1995-2019</a>, Texas Instruments Incorporated. All rights reserved. <br>
  <a href="http://www.ti.com/corp/docs/legal/trademark/trademrk.htm">Trademarks</a> | <a href="http://www.ti.com/corp/docs/legal/privacy.shtml">Privacy policy</a> | <a href="http://www.ti.com/corp/docs/legal/termsofuse.shtml">Terms of use</a> | <a href="http://www.ti.com/lsds/ti/legal/termsofsale.page">Terms of sale</a>
</small>
</body>
</html>
