Analysis & Synthesis report for Topo
Wed Jun 21 08:29:42 2017
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |Topo|GeradorDePulso:inst8|estado_atual
  9. State Machine - |Topo|Topo0:inst|MDE:inst12|estado_atual
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Parameter Settings for User Entity Instance: Topo0:inst|Comparador:inst7|7485:inst
 13. Parameter Settings for User Entity Instance: Topo0:inst|Comparador:inst8|7485:inst
 14. Parameter Settings for User Entity Instance: Topo0:inst|Comparador:inst9|7485:inst
 15. Parameter Settings for User Entity Instance: LPM_COUNTER:inst15
 16. Post-Synthesis Netlist Statistics for Top Partition
 17. Elapsed Time Per Partition
 18. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Jun 21 08:29:42 2017      ;
; Quartus II 64-Bit Version          ; 15.0.0 Build 145 04/22/2015 SJ Web Edition ;
; Revision Name                      ; Topo                                       ;
; Top-level Entity Name              ; Topo                                       ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; 122                                        ;
;     Total combinational functions  ; 94                                         ;
;     Dedicated logic registers      ; 57                                         ;
; Total registers                    ; 57                                         ;
; Total pins                         ; 59                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 0                                          ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; Topo               ; Topo               ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                      ;
+----------------------------------+-----------------+------------------------------------------+---------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                                ; File Name with Absolute Path                                                                      ; Library ;
+----------------------------------+-----------------+------------------------------------------+---------------------------------------------------------------------------------------------------+---------+
; Topo.bdf                         ; yes             ; User Block Diagram/Schematic File        ; C:/Users/marce/Desktop/ELD/Topo.bdf                                                               ;         ;
; GeradorDePulso.vhd               ; yes             ; User VHDL File                           ; C:/Users/marce/Desktop/ELD/GeradorDePulso.vhd                                                     ;         ;
; lab2_decodificadorb.bdf          ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Users/marce/Desktop/ELD/lab2_decodificadorb.bdf                                                ;         ;
; topo0.bdf                        ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Users/marce/Desktop/ELD/topo0.bdf                                                              ;         ;
; comparador.bdf                   ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Users/marce/Desktop/ELD/comparador.bdf                                                         ;         ;
; 7485.tdf                         ; yes             ; Megafunction                             ; d:/instalados/programas/altera/quartus 15/quartus/libraries/others/maxplus2/7485.tdf              ;         ;
; aglobal.inc                      ; yes             ; Megafunction                             ; d:/instalados/programas/altera/quartus 15/quartus/libraries/megafunctions/aglobal.inc             ;         ;
; f7485.bdf                        ; yes             ; Megafunction                             ; d:/instalados/programas/altera/quartus 15/quartus/libraries/others/maxplus2/f7485.bdf             ;         ;
; regpp4bits.vhd                   ; yes             ; Auto-Found VHDL File                     ; C:/Users/marce/Desktop/ELD/regpp4bits.vhd                                                         ;         ;
; mde.vhd                          ; yes             ; Auto-Found VHDL File                     ; C:/Users/marce/Desktop/ELD/mde.vhd                                                                ;         ;
; lpm_counter.tdf                  ; yes             ; Megafunction                             ; d:/instalados/programas/altera/quartus 15/quartus/libraries/megafunctions/lpm_counter.tdf         ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                             ; d:/instalados/programas/altera/quartus 15/quartus/libraries/megafunctions/lpm_constant.inc        ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                             ; d:/instalados/programas/altera/quartus 15/quartus/libraries/megafunctions/lpm_decode.inc          ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                             ; d:/instalados/programas/altera/quartus 15/quartus/libraries/megafunctions/lpm_add_sub.inc         ;         ;
; cmpconst.inc                     ; yes             ; Megafunction                             ; d:/instalados/programas/altera/quartus 15/quartus/libraries/megafunctions/cmpconst.inc            ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                             ; d:/instalados/programas/altera/quartus 15/quartus/libraries/megafunctions/lpm_compare.inc         ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                             ; d:/instalados/programas/altera/quartus 15/quartus/libraries/megafunctions/lpm_counter.inc         ;         ;
; dffeea.inc                       ; yes             ; Megafunction                             ; d:/instalados/programas/altera/quartus 15/quartus/libraries/megafunctions/dffeea.inc              ;         ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                             ; d:/instalados/programas/altera/quartus 15/quartus/libraries/megafunctions/alt_counter_stratix.inc ;         ;
; aglobal150.inc                   ; yes             ; Megafunction                             ; d:/instalados/programas/altera/quartus 15/quartus/libraries/megafunctions/aglobal150.inc          ;         ;
; db/cntr_62i.tdf                  ; yes             ; Auto-Generated Megafunction              ; C:/Users/marce/Desktop/ELD/db/cntr_62i.tdf                                                        ;         ;
+----------------------------------+-----------------+------------------------------------------+---------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                    ;
+---------------------------------------------+------------------------------------------------------------------+
; Resource                                    ; Usage                                                            ;
+---------------------------------------------+------------------------------------------------------------------+
; Estimated Total logic elements              ; 122                                                              ;
;                                             ;                                                                  ;
; Total combinational functions               ; 94                                                               ;
; Logic element usage by number of LUT inputs ;                                                                  ;
;     -- 4 input functions                    ; 64                                                               ;
;     -- 3 input functions                    ; 2                                                                ;
;     -- <=2 input functions                  ; 28                                                               ;
;                                             ;                                                                  ;
; Logic elements by mode                      ;                                                                  ;
;     -- normal mode                          ; 74                                                               ;
;     -- arithmetic mode                      ; 20                                                               ;
;                                             ;                                                                  ;
; Total registers                             ; 57                                                               ;
;     -- Dedicated logic registers            ; 57                                                               ;
;     -- I/O registers                        ; 0                                                                ;
;                                             ;                                                                  ;
; I/O pins                                    ; 59                                                               ;
;                                             ;                                                                  ;
; Embedded Multiplier 9-bit elements          ; 0                                                                ;
;                                             ;                                                                  ;
; Maximum fan-out node                        ; lpm_counter:inst15|cntr_62i:auto_generated|counter_comb_bita19~0 ;
; Maximum fan-out                             ; 37                                                               ;
; Total fan-out                               ; 594                                                              ;
; Average fan-out                             ; 2.21                                                             ;
+---------------------------------------------+------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                           ;
+---------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------+--------------+
; Compilation Hierarchy Node      ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                              ; Library Name ;
+---------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------+--------------+
; |Topo                           ; 94 (0)            ; 57 (0)       ; 0           ; 0            ; 0       ; 0         ; 59   ; 0            ; |Topo                                            ; work         ;
;    |GeradorDePulso:inst8|       ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Topo|GeradorDePulso:inst8                       ; work         ;
;    |Topo0:inst|                 ; 21 (9)            ; 34 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Topo|Topo0:inst                                 ; work         ;
;       |MDE:inst12|              ; 12 (12)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Topo|Topo0:inst|MDE:inst12                      ; work         ;
;       |RegPP4bits:inst20|       ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Topo|Topo0:inst|RegPP4bits:inst20               ; work         ;
;       |RegPP4bits:inst21|       ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Topo|Topo0:inst|RegPP4bits:inst21               ; work         ;
;       |RegPP4bits:inst22|       ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Topo|Topo0:inst|RegPP4bits:inst22               ; work         ;
;       |RegPP4bits:inst23|       ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Topo|Topo0:inst|RegPP4bits:inst23               ; work         ;
;       |RegPP4bits:inst24|       ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Topo|Topo0:inst|RegPP4bits:inst24               ; work         ;
;       |RegPP4bits:inst25|       ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Topo|Topo0:inst|RegPP4bits:inst25               ; work         ;
;    |lab2_decodificadorB:inst1|  ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Topo|lab2_decodificadorB:inst1                  ; work         ;
;    |lab2_decodificadorB:inst2|  ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Topo|lab2_decodificadorB:inst2                  ; work         ;
;    |lab2_decodificadorB:inst3|  ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Topo|lab2_decodificadorB:inst3                  ; work         ;
;    |lab2_decodificadorB:inst4|  ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Topo|lab2_decodificadorB:inst4                  ; work         ;
;    |lab2_decodificadorB:inst5|  ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Topo|lab2_decodificadorB:inst5                  ; work         ;
;    |lab2_decodificadorB:inst6|  ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Topo|lab2_decodificadorB:inst6                  ; work         ;
;    |lab2_decodificadorB:inst7|  ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Topo|lab2_decodificadorB:inst7                  ; work         ;
;    |lpm_counter:inst15|         ; 21 (0)            ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Topo|lpm_counter:inst15                         ; work         ;
;       |cntr_62i:auto_generated| ; 21 (21)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Topo|lpm_counter:inst15|cntr_62i:auto_generated ; work         ;
+---------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------+
; State Machine - |Topo|GeradorDePulso:inst8|estado_atual                                 ;
+-----------------+-----------------+-----------------+-----------------+-----------------+
; Name            ; estado_atual.S3 ; estado_atual.S2 ; estado_atual.S1 ; estado_atual.S0 ;
+-----------------+-----------------+-----------------+-----------------+-----------------+
; estado_atual.S0 ; 0               ; 0               ; 0               ; 0               ;
; estado_atual.S1 ; 0               ; 0               ; 1               ; 1               ;
; estado_atual.S2 ; 0               ; 1               ; 0               ; 1               ;
; estado_atual.S3 ; 1               ; 0               ; 0               ; 1               ;
+-----------------+-----------------+-----------------+-----------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Topo|Topo0:inst|MDE:inst12|estado_atual                                                                                                                                            ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+
; Name            ; estado_atual.S9 ; estado_atual.S8 ; estado_atual.S7 ; estado_atual.S6 ; estado_atual.S5 ; estado_atual.S4 ; estado_atual.S3 ; estado_atual.S2 ; estado_atual.S1 ; estado_atual.S0 ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+
; estado_atual.S0 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ;
; estado_atual.S1 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 1               ;
; estado_atual.S2 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 1               ;
; estado_atual.S3 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 1               ;
; estado_atual.S4 ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 1               ;
; estado_atual.S5 ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 1               ;
; estado_atual.S6 ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ;
; estado_atual.S7 ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ;
; estado_atual.S8 ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ;
; estado_atual.S9 ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; GeradorDePulso:inst8|estado_atual.S3  ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 1 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 57    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 24    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 31    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Topo0:inst|Comparador:inst7|7485:inst ;
+------------------------+--------------+--------------------------------------------+
; Parameter Name         ; Value        ; Type                                       ;
+------------------------+--------------+--------------------------------------------+
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                             ;
+------------------------+--------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Topo0:inst|Comparador:inst8|7485:inst ;
+------------------------+--------------+--------------------------------------------+
; Parameter Name         ; Value        ; Type                                       ;
+------------------------+--------------+--------------------------------------------+
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                             ;
+------------------------+--------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Topo0:inst|Comparador:inst9|7485:inst ;
+------------------------+--------------+--------------------------------------------+
; Parameter Name         ; Value        ; Type                                       ;
+------------------------+--------------+--------------------------------------------+
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                             ;
+------------------------+--------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPM_COUNTER:inst15 ;
+------------------------+-------------------+--------------------+
; Parameter Name         ; Value             ; Type               ;
+------------------------+-------------------+--------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY         ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY       ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE       ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE     ;
; LPM_WIDTH              ; 20                ; Signed Integer     ;
; LPM_DIRECTION          ; DEFAULT           ; Untyped            ;
; LPM_MODULUS            ; 50000000          ; Signed Integer     ;
; LPM_AVALUE             ; UNUSED            ; Untyped            ;
; LPM_SVALUE             ; UNUSED            ; Untyped            ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped            ;
; DEVICE_FAMILY          ; Cyclone IV E      ; Untyped            ;
; CARRY_CHAIN            ; MANUAL            ; Untyped            ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK ;
; CARRY_CNT_EN           ; SMART             ; Untyped            ;
; LABWIDE_SCLR           ; ON                ; Untyped            ;
; USE_NEW_VERSION        ; TRUE              ; Untyped            ;
; CBXI_PARAMETER         ; cntr_62i          ; Untyped            ;
+------------------------+-------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 59                          ;
; cycloneiii_ff         ; 57                          ;
;     ENA               ; 7                           ;
;     ENA CLR           ; 24                          ;
;     plain             ; 26                          ;
; cycloneiii_lcell_comb ; 94                          ;
;     arith             ; 20                          ;
;         2 data inputs ; 20                          ;
;     normal            ; 74                          ;
;         0 data inputs ; 1                           ;
;         2 data inputs ; 7                           ;
;         3 data inputs ; 2                           ;
;         4 data inputs ; 64                          ;
;                       ;                             ;
; Max LUT depth         ; 5.00                        ;
; Average LUT depth     ; 2.29                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Web Edition
    Info: Processing started: Wed Jun 21 08:29:26 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Topo -c Topo
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file topo.bdf
    Info (12023): Found entity 1: Topo
Info (12021): Found 2 design units, including 1 entities, in source file geradordepulso.vhd
    Info (12022): Found design unit 1: GeradorDePulso-Comportamento
    Info (12023): Found entity 1: GeradorDePulso
Warning (12019): Can't analyze file -- file divisor_frequencia.vhd is missing
Info (12127): Elaborating entity "Topo" for the top level hierarchy
Warning (275089): Not all bits in bus "SW[15..0]" are used
Warning (275080): Converted elements in bus name "SW" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "SW[3..0]" to "SW3..0"
    Warning (275081): Converted element name(s) from "SW[15]" to "SW15"
    Warning (275081): Converted element name(s) from "SW[14]" to "SW14"
Warning (12125): Using design file lab2_decodificadorb.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: lab2_decodificadorB
Info (12128): Elaborating entity "lab2_decodificadorB" for hierarchy "lab2_decodificadorB:inst6"
Warning (12125): Using design file topo0.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Topo0
Info (12128): Elaborating entity "Topo0" for hierarchy "Topo0:inst"
Warning (12125): Using design file comparador.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Comparador
Info (12128): Elaborating entity "Comparador" for hierarchy "Topo0:inst|Comparador:inst7"
Info (12128): Elaborating entity "7485" for hierarchy "Topo0:inst|Comparador:inst7|7485:inst"
Info (12130): Elaborated megafunction instantiation "Topo0:inst|Comparador:inst7|7485:inst"
Info (12128): Elaborating entity "f7485" for hierarchy "Topo0:inst|Comparador:inst7|7485:inst|f7485:sub"
Info (12131): Elaborated megafunction instantiation "Topo0:inst|Comparador:inst7|7485:inst|f7485:sub", which is child of megafunction instantiation "Topo0:inst|Comparador:inst7|7485:inst"
Warning (12125): Using design file regpp4bits.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: RegPP4bits-Comportamento
    Info (12023): Found entity 1: RegPP4bits
Info (12128): Elaborating entity "RegPP4bits" for hierarchy "Topo0:inst|RegPP4bits:inst20"
Warning (10492): VHDL Process Statement warning at regpp4bits.vhd(19): signal "CLEAR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at regpp4bits.vhd(21): signal "EN" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (12125): Using design file mde.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: MDE-Comportamento
    Info (12023): Found entity 1: MDE
Info (12128): Elaborating entity "MDE" for hierarchy "Topo0:inst|MDE:inst12"
Warning (10492): VHDL Process Statement warning at mde.vhd(57): signal "SIG" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mde.vhd(57): signal "RST" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mde.vhd(75): signal "SIG" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mde.vhd(77): signal "SIG" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mde.vhd(77): signal "RST" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mde.vhd(95): signal "SIG" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mde.vhd(97): signal "SIG" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mde.vhd(97): signal "RST" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mde.vhd(115): signal "SIG" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mde.vhd(117): signal "SIG" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mde.vhd(117): signal "RST" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mde.vhd(135): signal "SIG" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mde.vhd(135): signal "T_SEN" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mde.vhd(135): signal "G" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mde.vhd(135): signal "RST" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mde.vhd(137): signal "SIG" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mde.vhd(154): signal "SIG" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mde.vhd(171): signal "SIG" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mde.vhd(189): signal "SIG" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mde.vhd(207): signal "SIG" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (272007): LPM_MODULUS input value is 50000000. It should be within the range of 1 to 2^20. Assume no modulus input
Info (12128): Elaborating entity "LPM_COUNTER" for hierarchy "LPM_COUNTER:inst15"
Warning (287001): Assertion warning: Value of LPM_MODULUS parameter (50000000) is too large for a 20-bit counter
Info (12130): Elaborated megafunction instantiation "LPM_COUNTER:inst15"
Info (12133): Instantiated megafunction "LPM_COUNTER:inst15" with the following parameter:
    Info (12134): Parameter "LPM_MODULUS" = "50000000"
    Info (12134): Parameter "LPM_WIDTH" = "20"
Warning (287001): Assertion warning: LPM_MODULUS input value is 50000000. It should be within the range of 1 to 2^20. Assume no modulus input
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_62i.tdf
    Info (12023): Found entity 1: cntr_62i
Info (12128): Elaborating entity "cntr_62i" for hierarchy "LPM_COUNTER:inst15|cntr_62i:auto_generated"
Info (12128): Elaborating entity "GeradorDePulso" for hierarchy "GeradorDePulso:inst8"
Warning (10492): VHDL Process Statement warning at GeradorDePulso.vhd(30): signal "X" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at GeradorDePulso.vhd(45): signal "X" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (13014): Ignored 3 buffer(s)
    Info (13017): Ignored 3 CASCADE buffer(s)
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 181 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 51 output pins
    Info (21061): Implemented 122 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 38 warnings
    Info: Peak virtual memory: 751 megabytes
    Info: Processing ended: Wed Jun 21 08:29:42 2017
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:33


