{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652131323905 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652131323906 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May  9 15:22:03 2022 " "Processing started: Mon May  9 15:22:03 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652131323906 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652131323906 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Alu -c Alu " "Command: quartus_map --read_settings_files=on --write_settings_files=off Alu -c Alu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652131323907 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "ROM.qip " "Tcl Script File ROM.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ROM.qip " "set_global_assignment -name QIP_FILE ROM.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1652131324018 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1652131324018 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "RAM.qip " "Tcl Script File RAM.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE RAM.qip " "set_global_assignment -name QIP_FILE RAM.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1652131324018 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1652131324018 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1652131324348 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1652131324348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Alu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file Alu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Alu_tb " "Found entity 1: Alu_tb" {  } { { "Alu_tb.sv" "" { Text "/home/josudelatico/Desktop/ProyectoArquiGrupal/ALU/Alu_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652131341206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652131341206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.sv" "" { Text "/home/josudelatico/Desktop/ProyectoArquiGrupal/ALU/full_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652131341207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652131341207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_full_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file nbit_full_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nbit_full_adder " "Found entity 1: nbit_full_adder" {  } { { "nbit_full_adder.sv" "" { Text "/home/josudelatico/Desktop/ProyectoArquiGrupal/ALU/nbit_full_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652131341208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652131341208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_multiplier.sv 1 1 " "Found 1 design units, including 1 entities, in source file nbit_multiplier.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nbit_multiplier " "Found entity 1: nbit_multiplier" {  } { { "nbit_multiplier.sv" "" { Text "/home/josudelatico/Desktop/ProyectoArquiGrupal/ALU/nbit_multiplier.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652131341209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652131341209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file nbit_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nbit_divider " "Found entity 1: nbit_divider" {  } { { "nbit_divider.sv" "" { Text "/home/josudelatico/Desktop/ProyectoArquiGrupal/ALU/nbit_divider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652131341209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652131341209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regFile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regFile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regFile " "Found entity 1: regFile" {  } { { "regFile.sv" "" { Text "/home/josudelatico/Desktop/ProyectoArquiGrupal/ALU/regFile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652131341210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652131341210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "/home/josudelatico/Desktop/ProyectoArquiGrupal/ALU/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652131341211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652131341211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.sv" "" { Text "/home/josudelatico/Desktop/ProyectoArquiGrupal/ALU/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652131341211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652131341211 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "extendSign.sv(11) " "Verilog HDL warning at extendSign.sv(11): extended using \"x\" or \"z\"" {  } { { "extendSign.sv" "" { Text "/home/josudelatico/Desktop/ProyectoArquiGrupal/ALU/extendSign.sv" 11 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1652131341212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extendSign.sv 1 1 " "Found 1 design units, including 1 entities, in source file extendSign.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extendSign " "Found entity 1: extendSign" {  } { { "extendSign.sv" "" { Text "/home/josudelatico/Desktop/ProyectoArquiGrupal/ALU/extendSign.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652131341212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652131341212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.sv" "" { Text "/home/josudelatico/Desktop/ProyectoArquiGrupal/ALU/processor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652131341213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652131341213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip.sv 1 1 " "Found 1 design units, including 1 entities, in source file asip.sv" { { "Info" "ISGN_ENTITY_NAME" "1 asip " "Found entity 1: asip" {  } { { "asip.sv" "" { Text "/home/josudelatico/Desktop/ProyectoArquiGrupal/ALU/asip.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652131341214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652131341214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlUnit.sv 1 1 " "Found 1 design units, including 1 entities, in source file controlUnit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "controlUnit.sv" "" { Text "/home/josudelatico/Desktop/ProyectoArquiGrupal/ALU/controlUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652131341215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652131341215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.sv" "" { Text "/home/josudelatico/Desktop/ProyectoArquiGrupal/ALU/decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652131341216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652131341216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2a1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2a1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2a1 " "Found entity 1: mux2a1" {  } { { "mux2a1.sv" "" { Text "/home/josudelatico/Desktop/ProyectoArquiGrupal/ALU/mux2a1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652131341217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652131341217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "/home/josudelatico/Desktop/ProyectoArquiGrupal/ALU/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652131341219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652131341219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "condLogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file condLogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 condLogic " "Found entity 1: condLogic" {  } { { "condLogic.sv" "" { Text "/home/josudelatico/Desktop/ProyectoArquiGrupal/ALU/condLogic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652131341221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652131341221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopenr.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopenr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopenr " "Found entity 1: flopenr" {  } { { "flopenr.sv" "" { Text "/home/josudelatico/Desktop/ProyectoArquiGrupal/ALU/flopenr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652131341222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652131341222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffNextValue.sv 1 1 " "Found 1 design units, including 1 entities, in source file ffNextValue.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ffNextValue " "Found entity 1: ffNextValue" {  } { { "ffNextValue.sv" "" { Text "/home/josudelatico/Desktop/ProyectoArquiGrupal/ALU/ffNextValue.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652131341223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652131341223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_tb " "Found entity 1: processor_tb" {  } { { "processor_tb.sv" "" { Text "/home/josudelatico/Desktop/ProyectoArquiGrupal/ALU/processor_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652131341224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652131341224 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "data asip.sv(16) " "Verilog HDL Implicit Net warning at asip.sv(16): created implicit net for \"data\"" {  } { { "asip.sv" "" { Text "/home/josudelatico/Desktop/ProyectoArquiGrupal/ALU/asip.sv" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652131341224 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "flagUpdate asip.sv(18) " "Verilog HDL Implicit Net warning at asip.sv(18): created implicit net for \"flagUpdate\"" {  } { { "asip.sv" "" { Text "/home/josudelatico/Desktop/ProyectoArquiGrupal/ALU/asip.sv" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652131341224 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "datapath.sv(31) " "Verilog HDL Instantiation warning at datapath.sv(31): instance has no name" {  } { { "datapath.sv" "" { Text "/home/josudelatico/Desktop/ProyectoArquiGrupal/ALU/datapath.sv" 31 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652131341228 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor " "Elaborating entity \"processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1652131341297 ""}
{ "Warning" "WSGN_SEARCH_FILE" "rom.v 1 1 " "Using design file rom.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "rom.v" "" { Text "/home/josudelatico/Desktop/ProyectoArquiGrupal/ALU/rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652131341305 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1652131341305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:meminstructions " "Elaborating entity \"ROM\" for hierarchy \"ROM:meminstructions\"" {  } { { "processor.sv" "meminstructions" { Text "/home/josudelatico/Desktop/ProyectoArquiGrupal/ALU/processor.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652131341306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM:meminstructions\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROM:meminstructions\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "altsyncram_component" { Text "/home/josudelatico/Desktop/ProyectoArquiGrupal/ALU/rom.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652131341369 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM:meminstructions\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROM:meminstructions\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "" { Text "/home/josudelatico/Desktop/ProyectoArquiGrupal/ALU/rom.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652131341370 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM:meminstructions\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROM:meminstructions\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652131341370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652131341370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652131341370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file rom.mif " "Parameter \"init_file\" = \"rom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652131341370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652131341370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652131341370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652131341370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652131341370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652131341370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652131341370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652131341370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652131341370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652131341370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652131341370 ""}  } { { "rom.v" "" { Text "/home/josudelatico/Desktop/ProyectoArquiGrupal/ALU/rom.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652131341370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s1g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s1g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s1g1 " "Found entity 1: altsyncram_s1g1" {  } { { "db/altsyncram_s1g1.tdf" "" { Text "/home/josudelatico/Desktop/ProyectoArquiGrupal/ALU/db/altsyncram_s1g1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652131341491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652131341491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s1g1 ROM:meminstructions\|altsyncram:altsyncram_component\|altsyncram_s1g1:auto_generated " "Elaborating entity \"altsyncram_s1g1\" for hierarchy \"ROM:meminstructions\|altsyncram:altsyncram_component\|altsyncram_s1g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/josudelatico/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652131341491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_61a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_61a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_61a " "Found entity 1: decode_61a" {  } { { "db/decode_61a.tdf" "" { Text "/home/josudelatico/Desktop/ProyectoArquiGrupal/ALU/db/decode_61a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652131341546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652131341546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_61a ROM:meminstructions\|altsyncram:altsyncram_component\|altsyncram_s1g1:auto_generated\|decode_61a:rden_decode " "Elaborating entity \"decode_61a\" for hierarchy \"ROM:meminstructions\|altsyncram:altsyncram_component\|altsyncram_s1g1:auto_generated\|decode_61a:rden_decode\"" {  } { { "db/altsyncram_s1g1.tdf" "rden_decode" { Text "/home/josudelatico/Desktop/ProyectoArquiGrupal/ALU/db/altsyncram_s1g1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652131341547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_bhb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_bhb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_bhb " "Found entity 1: mux_bhb" {  } { { "db/mux_bhb.tdf" "" { Text "/home/josudelatico/Desktop/ProyectoArquiGrupal/ALU/db/mux_bhb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652131341612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652131341612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_bhb ROM:meminstructions\|altsyncram:altsyncram_component\|altsyncram_s1g1:auto_generated\|mux_bhb:mux2 " "Elaborating entity \"mux_bhb\" for hierarchy \"ROM:meminstructions\|altsyncram:altsyncram_component\|altsyncram_s1g1:auto_generated\|mux_bhb:mux2\"" {  } { { "db/altsyncram_s1g1.tdf" "mux2" { Text "/home/josudelatico/Desktop/ProyectoArquiGrupal/ALU/db/altsyncram_s1g1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652131341612 ""}
{ "Warning" "WSGN_SEARCH_FILE" "registerAROM.sv 1 1 " "Using design file registerAROM.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 registerAROM " "Found entity 1: registerAROM" {  } { { "registerAROM.sv" "" { Text "/home/josudelatico/Desktop/ProyectoArquiGrupal/ALU/registerAROM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652131341623 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1652131341623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerAROM registerAROM:reg1 " "Elaborating entity \"registerAROM\" for hierarchy \"registerAROM:reg1\"" {  } { { "processor.sv" "reg1" { Text "/home/josudelatico/Desktop/ProyectoArquiGrupal/ALU/processor.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652131341624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asip asip:myProcessor " "Elaborating entity \"asip\" for hierarchy \"asip:myProcessor\"" {  } { { "processor.sv" "myProcessor" { Text "/home/josudelatico/Desktop/ProyectoArquiGrupal/ALU/processor.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652131341626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnit asip:myProcessor\|controlUnit:controller " "Elaborating entity \"controlUnit\" for hierarchy \"asip:myProcessor\|controlUnit:controller\"" {  } { { "asip.sv" "controller" { Text "/home/josudelatico/Desktop/ProyectoArquiGrupal/ALU/asip.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652131341628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder asip:myProcessor\|controlUnit:controller\|decoder:deco " "Elaborating entity \"decoder\" for hierarchy \"asip:myProcessor\|controlUnit:controller\|decoder:deco\"" {  } { { "controlUnit.sv" "deco" { Text "/home/josudelatico/Desktop/ProyectoArquiGrupal/ALU/controlUnit.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652131341629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath asip:myProcessor\|datapath:datapath " "Elaborating entity \"datapath\" for hierarchy \"asip:myProcessor\|datapath:datapath\"" {  } { { "asip.sv" "datapath" { Text "/home/josudelatico/Desktop/ProyectoArquiGrupal/ALU/asip.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652131341631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regFile asip:myProcessor\|datapath:datapath\|regFile:regfile " "Elaborating entity \"regFile\" for hierarchy \"asip:myProcessor\|datapath:datapath\|regFile:regfile\"" {  } { { "datapath.sv" "regfile" { Text "/home/josudelatico/Desktop/ProyectoArquiGrupal/ALU/datapath.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652131341633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffNextValue asip:myProcessor\|datapath:datapath\|ffNextValue:pcRegister " "Elaborating entity \"ffNextValue\" for hierarchy \"asip:myProcessor\|datapath:datapath\|ffNextValue:pcRegister\"" {  } { { "datapath.sv" "pcRegister" { Text "/home/josudelatico/Desktop/ProyectoArquiGrupal/ALU/datapath.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652131341638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder asip:myProcessor\|datapath:datapath\|adder:pcAdder " "Elaborating entity \"adder\" for hierarchy \"asip:myProcessor\|datapath:datapath\|adder:pcAdder\"" {  } { { "datapath.sv" "pcAdder" { Text "/home/josudelatico/Desktop/ProyectoArquiGrupal/ALU/datapath.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652131341639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extendSign asip:myProcessor\|datapath:datapath\|extendSign:extSign " "Elaborating entity \"extendSign\" for hierarchy \"asip:myProcessor\|datapath:datapath\|extendSign:extSign\"" {  } { { "datapath.sv" "extSign" { Text "/home/josudelatico/Desktop/ProyectoArquiGrupal/ALU/datapath.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652131341641 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 extendSign.sv(9) " "Verilog HDL assignment warning at extendSign.sv(9): truncated value with size 32 to match size of target (24)" {  } { { "extendSign.sv" "" { Text "/home/josudelatico/Desktop/ProyectoArquiGrupal/ALU/extendSign.sv" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652131341642 "|processor|asip:myProcessor|datapath:datapath|extendSign:extSign"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2a1 asip:myProcessor\|datapath:datapath\|mux2a1:muxRegFile " "Elaborating entity \"mux2a1\" for hierarchy \"asip:myProcessor\|datapath:datapath\|mux2a1:muxRegFile\"" {  } { { "datapath.sv" "muxRegFile" { Text "/home/josudelatico/Desktop/ProyectoArquiGrupal/ALU/datapath.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652131341642 ""}
{ "Warning" "WSGN_SEARCH_FILE" "registerAReg.sv 1 1 " "Using design file registerAReg.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 registerAReg " "Found entity 1: registerAReg" {  } { { "registerAReg.sv" "" { Text "/home/josudelatico/Desktop/ProyectoArquiGrupal/ALU/registerAReg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652131341646 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1652131341646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerAReg asip:myProcessor\|datapath:datapath\|registerAReg:comb_3 " "Elaborating entity \"registerAReg\" for hierarchy \"asip:myProcessor\|datapath:datapath\|registerAReg:comb_3\"" {  } { { "datapath.sv" "comb_3" { Text "/home/josudelatico/Desktop/ProyectoArquiGrupal/ALU/datapath.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652131341646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2a1 asip:myProcessor\|datapath:datapath\|mux2a1:muxALU " "Elaborating entity \"mux2a1\" for hierarchy \"asip:myProcessor\|datapath:datapath\|mux2a1:muxALU\"" {  } { { "datapath.sv" "muxALU" { Text "/home/josudelatico/Desktop/ProyectoArquiGrupal/ALU/datapath.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652131341649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu asip:myProcessor\|datapath:datapath\|alu:alu_instance " "Elaborating entity \"alu\" for hierarchy \"asip:myProcessor\|datapath:datapath\|alu:alu_instance\"" {  } { { "datapath.sv" "alu_instance" { Text "/home/josudelatico/Desktop/ProyectoArquiGrupal/ALU/datapath.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652131341651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nbit_full_adder asip:myProcessor\|datapath:datapath\|alu:alu_instance\|nbit_full_adder:sum_instance " "Elaborating entity \"nbit_full_adder\" for hierarchy \"asip:myProcessor\|datapath:datapath\|alu:alu_instance\|nbit_full_adder:sum_instance\"" {  } { { "alu.sv" "sum_instance" { Text "/home/josudelatico/Desktop/ProyectoArquiGrupal/ALU/alu.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652131341654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder asip:myProcessor\|datapath:datapath\|alu:alu_instance\|nbit_full_adder:sum_instance\|full_adder:geninstance\[0\].f1_instance " "Elaborating entity \"full_adder\" for hierarchy \"asip:myProcessor\|datapath:datapath\|alu:alu_instance\|nbit_full_adder:sum_instance\|full_adder:geninstance\[0\].f1_instance\"" {  } { { "nbit_full_adder.sv" "geninstance\[0\].f1_instance" { Text "/home/josudelatico/Desktop/ProyectoArquiGrupal/ALU/nbit_full_adder.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652131341658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nbit_multiplier asip:myProcessor\|datapath:datapath\|alu:alu_instance\|nbit_multiplier:multInst " "Elaborating entity \"nbit_multiplier\" for hierarchy \"asip:myProcessor\|datapath:datapath\|alu:alu_instance\|nbit_multiplier:multInst\"" {  } { { "alu.sv" "multInst" { Text "/home/josudelatico/Desktop/ProyectoArquiGrupal/ALU/alu.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652131341674 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 nbit_multiplier.sv(5) " "Verilog HDL assignment warning at nbit_multiplier.sv(5): truncated value with size 32 to match size of target (24)" {  } { { "nbit_multiplier.sv" "" { Text "/home/josudelatico/Desktop/ProyectoArquiGrupal/ALU/nbit_multiplier.sv" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652131341676 "|processor|asip:myProcessor|datapath:datapath|alu:alu_instance|nbit_multiplier:multInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 nbit_multiplier.sv(7) " "Verilog HDL assignment warning at nbit_multiplier.sv(7): truncated value with size 32 to match size of target (24)" {  } { { "nbit_multiplier.sv" "" { Text "/home/josudelatico/Desktop/ProyectoArquiGrupal/ALU/nbit_multiplier.sv" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652131341676 "|processor|asip:myProcessor|datapath:datapath|alu:alu_instance|nbit_multiplier:multInst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nbit_divider asip:myProcessor\|datapath:datapath\|alu:alu_instance\|nbit_divider:divInst " "Elaborating entity \"nbit_divider\" for hierarchy \"asip:myProcessor\|datapath:datapath\|alu:alu_instance\|nbit_divider:divInst\"" {  } { { "alu.sv" "divInst" { Text "/home/josudelatico/Desktop/ProyectoArquiGrupal/ALU/alu.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652131341677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condLogic asip:myProcessor\|condLogic:conditional " "Elaborating entity \"condLogic\" for hierarchy \"asip:myProcessor\|condLogic:conditional\"" {  } { { "asip.sv" "conditional" { Text "/home/josudelatico/Desktop/ProyectoArquiGrupal/ALU/asip.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652131341678 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "PCSrc condLogic.sv(2) " "Output port \"PCSrc\" at condLogic.sv(2) has no driver" {  } { { "condLogic.sv" "" { Text "/home/josudelatico/Desktop/ProyectoArquiGrupal/ALU/condLogic.sv" 2 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1652131341678 "|processor|asip:myProcessor|controlUnit:controller|condLogic:conditional"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenr asip:myProcessor\|condLogic:conditional\|flopenr:flagreg1 " "Elaborating entity \"flopenr\" for hierarchy \"asip:myProcessor\|condLogic:conditional\|flopenr:flagreg1\"" {  } { { "condLogic.sv" "flagreg1" { Text "/home/josudelatico/Desktop/ProyectoArquiGrupal/ALU/condLogic.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652131341679 ""}
{ "Warning" "WSGN_SEARCH_FILE" "registerAALU.sv 1 1 " "Using design file registerAALU.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 registerAALU " "Found entity 1: registerAALU" {  } { { "registerAALU.sv" "" { Text "/home/josudelatico/Desktop/ProyectoArquiGrupal/ALU/registerAALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652131341682 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1652131341682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerAALU asip:myProcessor\|registerAALU:regALU " "Elaborating entity \"registerAALU\" for hierarchy \"asip:myProcessor\|registerAALU:regALU\"" {  } { { "asip.sv" "regALU" { Text "/home/josudelatico/Desktop/ProyectoArquiGrupal/ALU/asip.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652131341683 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "memWriteM registerAALU.sv(4) " "Output port \"memWriteM\" at registerAALU.sv(4) has no driver" {  } { { "registerAALU.sv" "" { Text "/home/josudelatico/Desktop/ProyectoArquiGrupal/ALU/registerAALU.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1652131341685 "|processor|asip:myProcessor|registerAALU:regALU"}
{ "Warning" "WSGN_SEARCH_FILE" "registerAMem.sv 1 1 " "Using design file registerAMem.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 registerAMem " "Found entity 1: registerAMem" {  } { { "registerAMem.sv" "" { Text "/home/josudelatico/Desktop/ProyectoArquiGrupal/ALU/registerAMem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652131341691 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1652131341691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerAMem asip:myProcessor\|registerAMem:regMem " "Elaborating entity \"registerAMem\" for hierarchy \"asip:myProcessor\|registerAMem:regMem\"" {  } { { "asip.sv" "regMem" { Text "/home/josudelatico/Desktop/ProyectoArquiGrupal/ALU/asip.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652131341692 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ram.v 1 1 " "Using design file ram.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "ram.v" "" { Text "/home/josudelatico/Desktop/ProyectoArquiGrupal/ALU/ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652131341708 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1652131341708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:memdata " "Elaborating entity \"RAM\" for hierarchy \"RAM:memdata\"" {  } { { "processor.sv" "memdata" { Text "/home/josudelatico/Desktop/ProyectoArquiGrupal/ALU/processor.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652131341708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM:memdata\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM:memdata\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "altsyncram_component" { Text "/home/josudelatico/Desktop/ProyectoArquiGrupal/ALU/ram.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652131341716 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:memdata\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM:memdata\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "" { Text "/home/josudelatico/Desktop/ProyectoArquiGrupal/ALU/ram.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652131341717 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:memdata\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM:memdata\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652131341718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652131341718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ram.mif " "Parameter \"init_file\" = \"ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652131341718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652131341718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652131341718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652131341718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652131341718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652131341718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652131341718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652131341718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652131341718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652131341718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652131341718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652131341718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652131341718 ""}  } { { "ram.v" "" { Text "/home/josudelatico/Desktop/ProyectoArquiGrupal/ALU/ram.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652131341718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u9o1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u9o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u9o1 " "Found entity 1: altsyncram_u9o1" {  } { { "db/altsyncram_u9o1.tdf" "" { Text "/home/josudelatico/Desktop/ProyectoArquiGrupal/ALU/db/altsyncram_u9o1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652131341836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652131341836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_u9o1 RAM:memdata\|altsyncram:altsyncram_component\|altsyncram_u9o1:auto_generated " "Elaborating entity \"altsyncram_u9o1\" for hierarchy \"RAM:memdata\|altsyncram:altsyncram_component\|altsyncram_u9o1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/josudelatico/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652131341837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dla " "Found entity 1: decode_dla" {  } { { "db/decode_dla.tdf" "" { Text "/home/josudelatico/Desktop/ProyectoArquiGrupal/ALU/db/decode_dla.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652131341899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652131341899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_dla RAM:memdata\|altsyncram:altsyncram_component\|altsyncram_u9o1:auto_generated\|decode_dla:decode3 " "Elaborating entity \"decode_dla\" for hierarchy \"RAM:memdata\|altsyncram:altsyncram_component\|altsyncram_u9o1:auto_generated\|decode_dla:decode3\"" {  } { { "db/altsyncram_u9o1.tdf" "decode3" { Text "/home/josudelatico/Desktop/ProyectoArquiGrupal/ALU/db/altsyncram_u9o1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652131341900 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "asip:myProcessor\|datapath:datapath\|alu:alu_instance\|nbit_divider:divInst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"asip:myProcessor\|datapath:datapath\|alu:alu_instance\|nbit_divider:divInst\|Div0\"" {  } { { "nbit_divider.sv" "Div0" { Text "/home/josudelatico/Desktop/ProyectoArquiGrupal/ALU/nbit_divider.sv" 2 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1652131343386 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1652131343386 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "asip:myProcessor\|datapath:datapath\|alu:alu_instance\|nbit_divider:divInst\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"asip:myProcessor\|datapath:datapath\|alu:alu_instance\|nbit_divider:divInst\|lpm_divide:Div0\"" {  } { { "nbit_divider.sv" "" { Text "/home/josudelatico/Desktop/ProyectoArquiGrupal/ALU/nbit_divider.sv" 2 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652131343455 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "asip:myProcessor\|datapath:datapath\|alu:alu_instance\|nbit_divider:divInst\|lpm_divide:Div0 " "Instantiated megafunction \"asip:myProcessor\|datapath:datapath\|alu:alu_instance\|nbit_divider:divInst\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 24 " "Parameter \"LPM_WIDTHN\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652131343455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 24 " "Parameter \"LPM_WIDTHD\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652131343455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652131343455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652131343455 ""}  } { { "nbit_divider.sv" "" { Text "/home/josudelatico/Desktop/ProyectoArquiGrupal/ALU/nbit_divider.sv" 2 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652131343455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5dm " "Found entity 1: lpm_divide_5dm" {  } { { "db/lpm_divide_5dm.tdf" "" { Text "/home/josudelatico/Desktop/ProyectoArquiGrupal/ALU/db/lpm_divide_5dm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652131343516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652131343516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bnh " "Found entity 1: sign_div_unsign_bnh" {  } { { "db/sign_div_unsign_bnh.tdf" "" { Text "/home/josudelatico/Desktop/ProyectoArquiGrupal/ALU/db/sign_div_unsign_bnh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652131343520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652131343520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_s2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_s2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_s2f " "Found entity 1: alt_u_div_s2f" {  } { { "db/alt_u_div_s2f.tdf" "" { Text "/home/josudelatico/Desktop/ProyectoArquiGrupal/ALU/db/alt_u_div_s2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652131343589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652131343589 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1652131344102 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1652131346009 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/josudelatico/Desktop/ProyectoArquiGrupal/ALU/output_files/Alu.map.smsg " "Generated suppressed messages file /home/josudelatico/Desktop/ProyectoArquiGrupal/ALU/output_files/Alu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652131347658 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1652131348201 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652131348201 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2094 " "Implemented 2094 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1652131348725 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1652131348725 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1652 " "Implemented 1652 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1652131348725 ""} { "Info" "ICUT_CUT_TM_RAMS" "384 " "Implemented 384 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1652131348725 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1652131348725 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "485 " "Peak virtual memory: 485 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652131348741 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May  9 15:22:28 2022 " "Processing ended: Mon May  9 15:22:28 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652131348741 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652131348741 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652131348741 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652131348741 ""}
