// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="myproject,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcvu9p-flga2577-2-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=4.367938,HLS_SYN_LAT=14,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=78,HLS_SYN_FF=10084,HLS_SYN_LUT=38917,HLS_VERSION=2020_1}" *)

module myproject (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        x_V_ap_vld,
        x_V,
        y_0_V,
        y_0_V_ap_vld,
        y_1_V,
        y_1_V_ap_vld,
        y_2_V,
        y_2_V_ap_vld,
        y_3_V,
        y_3_V_ap_vld,
        y_4_V,
        y_4_V_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   x_V_ap_vld;
input  [191:0] x_V;
output  [11:0] y_0_V;
output   y_0_V_ap_vld;
output  [11:0] y_1_V;
output   y_1_V_ap_vld;
output  [11:0] y_2_V;
output   y_2_V_ap_vld;
output  [11:0] y_3_V;
output   y_3_V_ap_vld;
output  [11:0] y_4_V;
output   y_4_V_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg y_0_V_ap_vld;
reg y_1_V_ap_vld;
reg y_2_V_ap_vld;
reg y_3_V_ap_vld;
reg y_4_V_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_idle_pp0;
reg    x_V_ap_vld_in_sig;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_state14_pp0_stage0_iter13;
wire    ap_block_state15_pp0_stage0_iter14;
reg    ap_block_pp0_stage0_11001;
reg   [191:0] x_V_preg;
reg   [191:0] x_V_in_sig;
reg    x_V_ap_vld_preg;
reg    x_V_blk_n;
wire    ap_block_pp0_stage0;
wire  signed [11:0] p_Val2_10_fu_312_p4;
reg  signed [11:0] p_Val2_10_reg_1542;
reg   [11:0] p_Val2_10_reg_1542_pp0_iter1_reg;
wire  signed [11:0] p_Val2_4_fu_326_p4;
reg  signed [11:0] p_Val2_4_reg_1551;
reg  signed [11:0] p_Val2_4_reg_1551_pp0_iter1_reg;
reg  signed [11:0] p_Val2_4_reg_1551_pp0_iter2_reg;
reg  signed [11:0] p_Val2_4_reg_1551_pp0_iter3_reg;
reg  signed [11:0] p_Val2_4_reg_1551_pp0_iter4_reg;
reg  signed [11:0] p_Val2_4_reg_1551_pp0_iter5_reg;
reg  signed [11:0] p_Val2_4_reg_1551_pp0_iter6_reg;
reg  signed [11:0] p_Val2_4_reg_1551_pp0_iter7_reg;
reg  signed [11:0] p_Val2_4_reg_1551_pp0_iter8_reg;
reg  signed [11:0] p_Val2_3_reg_1558;
reg  signed [11:0] p_Val2_3_reg_1558_pp0_iter1_reg;
reg  signed [11:0] p_Val2_3_reg_1558_pp0_iter2_reg;
reg  signed [11:0] p_Val2_3_reg_1558_pp0_iter3_reg;
reg  signed [11:0] p_Val2_3_reg_1558_pp0_iter4_reg;
reg  signed [11:0] p_Val2_3_reg_1558_pp0_iter5_reg;
reg  signed [11:0] p_Val2_3_reg_1558_pp0_iter6_reg;
reg  signed [11:0] p_Val2_3_reg_1558_pp0_iter7_reg;
reg  signed [11:0] p_Val2_3_reg_1558_pp0_iter8_reg;
wire  signed [11:0] p_Val2_2_fu_346_p4;
reg  signed [11:0] p_Val2_2_reg_1571;
reg  signed [11:0] p_Val2_2_reg_1571_pp0_iter1_reg;
reg  signed [11:0] p_Val2_2_reg_1571_pp0_iter2_reg;
reg  signed [11:0] p_Val2_2_reg_1571_pp0_iter3_reg;
reg  signed [11:0] p_Val2_2_reg_1571_pp0_iter4_reg;
reg  signed [11:0] p_Val2_2_reg_1571_pp0_iter5_reg;
reg  signed [11:0] p_Val2_2_reg_1571_pp0_iter6_reg;
reg  signed [11:0] p_Val2_2_reg_1571_pp0_iter7_reg;
reg  signed [11:0] p_Val2_2_reg_1571_pp0_iter8_reg;
wire  signed [17:0] mul_ln1192_fu_1389_p2;
reg  signed [17:0] mul_ln1192_reg_1579;
wire  signed [11:0] p_Val2_21_fu_380_p4;
reg  signed [11:0] p_Val2_21_reg_1599;
reg  signed [11:0] p_Val2_21_reg_1599_pp0_iter1_reg;
reg  signed [11:0] p_Val2_21_reg_1599_pp0_iter2_reg;
reg  signed [11:0] p_Val2_21_reg_1599_pp0_iter3_reg;
reg  signed [11:0] p_Val2_21_reg_1599_pp0_iter4_reg;
reg  signed [11:0] p_Val2_21_reg_1599_pp0_iter5_reg;
reg  signed [11:0] p_Val2_21_reg_1599_pp0_iter6_reg;
reg  signed [11:0] p_Val2_21_reg_1599_pp0_iter7_reg;
reg   [11:0] trunc_ln708_9_reg_1611;
wire  signed [17:0] sext_ln728_fu_416_p1;
reg  signed [17:0] sext_ln728_reg_1621;
reg  signed [17:0] sext_ln728_reg_1621_pp0_iter2_reg;
reg  signed [17:0] sext_ln728_reg_1621_pp0_iter3_reg;
reg  signed [17:0] sext_ln728_reg_1621_pp0_iter4_reg;
reg  signed [17:0] sext_ln728_reg_1621_pp0_iter5_reg;
reg  signed [17:0] sext_ln728_reg_1621_pp0_iter6_reg;
reg  signed [17:0] sext_ln728_reg_1621_pp0_iter7_reg;
reg   [11:0] trunc_ln_reg_1626;
wire  signed [17:0] sext_ln1118_9_fu_441_p1;
reg  signed [17:0] sext_ln1118_9_reg_1631;
reg   [11:0] trunc_ln708_6_reg_1641;
wire  signed [19:0] grp_fu_1421_p3;
reg  signed [19:0] ret_V_22_reg_1646;
reg   [11:0] trunc_ln708_s_reg_1651;
wire  signed [12:0] lhs_V_3_fu_494_p1;
reg  signed [12:0] lhs_V_3_reg_1656;
reg  signed [12:0] lhs_V_3_reg_1656_pp0_iter3_reg;
reg  signed [12:0] lhs_V_3_reg_1656_pp0_iter4_reg;
reg  signed [12:0] lhs_V_3_reg_1656_pp0_iter5_reg;
reg  signed [12:0] lhs_V_3_reg_1656_pp0_iter6_reg;
reg  signed [12:0] lhs_V_3_reg_1656_pp0_iter7_reg;
wire  signed [13:0] shl_ln_fu_497_p3;
reg  signed [13:0] shl_ln_reg_1661;
reg  signed [13:0] shl_ln_reg_1661_pp0_iter3_reg;
reg  signed [13:0] shl_ln_reg_1661_pp0_iter4_reg;
reg  signed [13:0] shl_ln_reg_1661_pp0_iter5_reg;
reg  signed [13:0] shl_ln_reg_1661_pp0_iter6_reg;
reg  signed [13:0] shl_ln_reg_1661_pp0_iter7_reg;
reg  signed [13:0] shl_ln_reg_1661_pp0_iter8_reg;
reg   [11:0] trunc_ln708_4_reg_1671;
reg   [11:0] trunc_ln708_7_reg_1676;
reg   [11:0] trunc_ln708_10_reg_1681;
wire  signed [12:0] ret_V_37_fu_644_p2;
reg  signed [12:0] ret_V_37_reg_1691;
reg  signed [12:0] ret_V_37_reg_1691_pp0_iter9_reg;
reg  signed [7:0] outsin_V_reg_1696;
reg   [7:0] outcos_V_9_reg_1703;
reg  signed [7:0] outcos_V_2_reg_1708;
reg   [7:0] outsin_V_10_reg_1713;
reg  signed [7:0] outcos_V_10_reg_1718;
reg  signed [7:0] outcos_V_4_reg_1724;
reg  signed [7:0] outcos_V_4_reg_1724_pp0_iter9_reg;
reg  signed [7:0] outcos_V_4_reg_1724_pp0_iter10_reg;
reg  signed [7:0] outcos_V_4_reg_1724_pp0_iter11_reg;
reg  signed [7:0] outcos_V_4_reg_1724_pp0_iter12_reg;
wire  signed [23:0] r_V_24_fu_1456_p2;
reg  signed [23:0] r_V_24_reg_1730;
wire  signed [27:0] r_V_27_fu_1462_p2;
reg  signed [27:0] r_V_27_reg_1736;
wire  signed [17:0] mul_ln728_fu_1468_p2;
reg  signed [17:0] mul_ln728_reg_1741;
wire   [8:0] ret_V_18_fu_698_p2;
reg   [8:0] ret_V_18_reg_1746;
wire   [14:0] ret_V_32_fu_779_p2;
reg   [14:0] ret_V_32_reg_1751;
reg  signed [14:0] ret_V_32_reg_1751_pp0_iter10_reg;
wire  signed [19:0] grp_fu_1473_p3;
reg  signed [19:0] ret_V_8_reg_1756;
wire   [8:0] r_V_54_fu_838_p2;
reg   [8:0] r_V_54_reg_1761;
wire  signed [15:0] r_V_55_fu_847_p2;
reg  signed [15:0] r_V_55_reg_1766;
wire   [25:0] r_V_20_fu_891_p2;
reg   [25:0] r_V_20_reg_1772;
wire  signed [19:0] grp_fu_1497_p3;
reg  signed [19:0] ret_V_11_reg_1777;
wire   [23:0] add_ln700_1_fu_914_p2;
reg   [23:0] add_ln700_1_reg_1782;
wire  signed [47:0] mul_ln700_2_fu_943_p2;
reg  signed [47:0] mul_ln700_2_reg_1787;
wire   [15:0] r_V_29_fu_952_p2;
reg   [15:0] r_V_29_reg_1792;
wire  signed [23:0] grp_fu_1505_p3;
reg  signed [23:0] ret_V_41_reg_1797;
wire   [8:0] ret_V_25_fu_981_p2;
reg   [8:0] ret_V_25_reg_1802;
reg   [7:0] outsin_V_9_reg_1807;
wire   [16:0] ret_V_30_fu_994_p2;
reg   [16:0] ret_V_30_reg_1812;
reg  signed [7:0] outsin_V_1_reg_1817;
reg   [7:0] outsin_V_2_reg_1822;
wire  signed [35:0] r_V_12_fu_1513_p2;
reg  signed [35:0] r_V_12_reg_1827;
reg   [7:0] outsin_V_5_reg_1832;
wire   [35:0] sub_ln700_fu_1054_p2;
reg   [35:0] sub_ln700_reg_1837;
wire   [47:0] mul_ln700_3_fu_1063_p2;
reg   [47:0] mul_ln700_3_reg_1842;
wire  signed [39:0] r_V_31_fu_1519_p2;
reg  signed [39:0] r_V_31_reg_1847;
wire   [15:0] r_V_33_fu_1088_p2;
reg   [15:0] r_V_33_reg_1852;
wire  signed [33:0] r_V_40_fu_1525_p2;
reg  signed [33:0] r_V_40_reg_1857;
wire   [15:0] r_V_42_fu_1128_p2;
reg   [15:0] r_V_42_reg_1862;
reg   [11:0] trunc_ln708_1_reg_1867;
reg   [11:0] trunc_ln708_1_reg_1867_pp0_iter12_reg;
reg   [11:0] trunc_ln708_1_reg_1867_pp0_iter13_reg;
wire   [43:0] r_V_13_fu_1193_p2;
reg   [43:0] r_V_13_reg_1872;
reg   [7:0] outsin_V_6_reg_1877;
reg   [11:0] trunc_ln708_5_reg_1882;
reg   [11:0] trunc_ln708_5_reg_1882_pp0_iter12_reg;
reg   [11:0] trunc_ln708_5_reg_1882_pp0_iter13_reg;
wire   [51:0] r_V_34_fu_1253_p2;
reg   [51:0] r_V_34_reg_1887;
wire   [15:0] r_V_36_fu_1267_p2;
reg   [15:0] r_V_36_reg_1892;
wire   [49:0] r_V_43_fu_1279_p2;
reg   [49:0] r_V_43_reg_1897;
wire   [15:0] r_V_47_fu_1293_p2;
reg   [15:0] r_V_47_reg_1902;
wire  signed [47:0] r_V_14_fu_1305_p2;
reg  signed [47:0] r_V_14_reg_1907;
wire   [59:0] mul_ln1192_4_fu_1317_p2;
reg   [59:0] mul_ln1192_4_reg_1912;
wire   [53:0] mul_ln1192_6_fu_1329_p2;
reg   [53:0] mul_ln1192_6_reg_1917;
wire   [47:0] mul_ln1192_2_fu_1338_p2;
reg   [47:0] mul_ln1192_2_reg_1922;
reg   [11:0] trunc_ln708_8_reg_1927;
reg   [11:0] trunc_ln708_11_reg_1932;
reg    ap_block_pp0_stage0_subdone;
wire   [11:0] grp_generic_sincos_12_6_s_fu_227_in_V;
wire   [7:0] grp_generic_sincos_12_6_s_fu_227_ap_return_0;
wire   [7:0] grp_generic_sincos_12_6_s_fu_227_ap_return_1;
reg    grp_generic_sincos_12_6_s_fu_227_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call28;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call28;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call28;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call28;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call28;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call28;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call28;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call28;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call28;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call28;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call28;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call28;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call28;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call28;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call28;
reg    ap_block_pp0_stage0_11001_ignoreCallOp22;
wire   [11:0] grp_generic_sincos_12_6_s_fu_232_in_V;
wire   [7:0] grp_generic_sincos_12_6_s_fu_232_ap_return_0;
wire   [7:0] grp_generic_sincos_12_6_s_fu_232_ap_return_1;
reg    grp_generic_sincos_12_6_s_fu_232_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call77;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call77;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call77;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call77;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call77;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call77;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call77;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call77;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call77;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call77;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call77;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call77;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call77;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call77;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call77;
reg    ap_block_pp0_stage0_11001_ignoreCallOp26;
wire   [11:0] grp_generic_sincos_12_6_s_fu_237_in_V;
wire   [7:0] grp_generic_sincos_12_6_s_fu_237_ap_return_0;
wire   [7:0] grp_generic_sincos_12_6_s_fu_237_ap_return_1;
reg    grp_generic_sincos_12_6_s_fu_237_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call83;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call83;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call83;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call83;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call83;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call83;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call83;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call83;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call83;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call83;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call83;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call83;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call83;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call83;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call83;
reg    ap_block_pp0_stage0_11001_ignoreCallOp28;
wire   [11:0] grp_generic_sincos_12_6_s_fu_242_in_V;
wire   [7:0] grp_generic_sincos_12_6_s_fu_242_ap_return_0;
wire   [7:0] grp_generic_sincos_12_6_s_fu_242_ap_return_1;
reg    grp_generic_sincos_12_6_s_fu_242_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call89;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call89;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call89;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call89;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call89;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call89;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call89;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call89;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call89;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call89;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call89;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call89;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call89;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call89;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call89;
reg    ap_block_pp0_stage0_11001_ignoreCallOp30;
wire   [11:0] grp_generic_sincos_12_6_s_fu_247_in_V;
wire   [7:0] grp_generic_sincos_12_6_s_fu_247_ap_return_0;
wire   [7:0] grp_generic_sincos_12_6_s_fu_247_ap_return_1;
reg    grp_generic_sincos_12_6_s_fu_247_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call105;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call105;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call105;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call105;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call105;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call105;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call105;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call105;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call105;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call105;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call105;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call105;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call105;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call105;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call105;
reg    ap_block_pp0_stage0_11001_ignoreCallOp32;
wire   [11:0] grp_generic_sincos_12_6_s_fu_252_in_V;
wire   [7:0] grp_generic_sincos_12_6_s_fu_252_ap_return_0;
wire   [7:0] grp_generic_sincos_12_6_s_fu_252_ap_return_1;
reg    grp_generic_sincos_12_6_s_fu_252_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call37;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call37;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call37;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call37;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call37;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call37;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call37;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call37;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call37;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call37;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call37;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call37;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call37;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call37;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call37;
reg    ap_block_pp0_stage0_11001_ignoreCallOp40;
wire   [11:0] grp_generic_sincos_12_6_s_fu_257_in_V;
wire   [7:0] grp_generic_sincos_12_6_s_fu_257_ap_return_0;
wire   [7:0] grp_generic_sincos_12_6_s_fu_257_ap_return_1;
reg    grp_generic_sincos_12_6_s_fu_257_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call100;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call100;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call100;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call100;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call100;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call100;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call100;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call100;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call100;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call100;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call100;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call100;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call100;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call100;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call100;
reg    ap_block_pp0_stage0_11001_ignoreCallOp55;
wire   [7:0] grp_generic_sincos_12_6_s_fu_262_ap_return_0;
wire   [7:0] grp_generic_sincos_12_6_s_fu_262_ap_return_1;
reg    grp_generic_sincos_12_6_s_fu_262_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call239;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call239;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call239;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call239;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call239;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call239;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call239;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call239;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call239;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call239;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call239;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call239;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call239;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call239;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call239;
reg    ap_block_pp0_stage0_11001_ignoreCallOp63;
wire   [7:0] grp_generic_sincos_12_6_s_fu_267_ap_return_0;
wire   [7:0] grp_generic_sincos_12_6_s_fu_267_ap_return_1;
reg    grp_generic_sincos_12_6_s_fu_267_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call55;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call55;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call55;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call55;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call55;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call55;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call55;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call55;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call55;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call55;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call55;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call55;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call55;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call55;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call55;
reg    ap_block_pp0_stage0_11001_ignoreCallOp72;
wire   [11:0] grp_generic_sincos_12_6_s_fu_272_in_V;
wire   [7:0] grp_generic_sincos_12_6_s_fu_272_ap_return_0;
wire   [7:0] grp_generic_sincos_12_6_s_fu_272_ap_return_1;
reg    grp_generic_sincos_12_6_s_fu_272_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call65;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call65;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call65;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call65;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call65;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call65;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call65;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call65;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call65;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call65;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call65;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call65;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call65;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call65;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call65;
reg    ap_block_pp0_stage0_11001_ignoreCallOp75;
wire   [7:0] grp_generic_sincos_12_6_s_fu_277_ap_return_0;
wire   [7:0] grp_generic_sincos_12_6_s_fu_277_ap_return_1;
reg    grp_generic_sincos_12_6_s_fu_277_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call115;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call115;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call115;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call115;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call115;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call115;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call115;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call115;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call115;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call115;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call115;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call115;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call115;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call115;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call115;
reg    ap_block_pp0_stage0_11001_ignoreCallOp81;
wire   [7:0] grp_generic_sincos_12_6_s_fu_282_ap_return_0;
wire   [7:0] grp_generic_sincos_12_6_s_fu_282_ap_return_1;
reg    grp_generic_sincos_12_6_s_fu_282_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call206;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call206;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call206;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call206;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call206;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call206;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call206;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call206;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call206;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call206;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call206;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call206;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call206;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call206;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call206;
reg    ap_block_pp0_stage0_11001_ignoreCallOp91;
wire   [7:0] grp_generic_sincos_12_6_s_fu_287_ap_return_0;
wire   [7:0] grp_generic_sincos_12_6_s_fu_287_ap_return_1;
reg    grp_generic_sincos_12_6_s_fu_287_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call249;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call249;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call249;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call249;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call249;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call249;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call249;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call249;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call249;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call249;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call249;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call249;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call249;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call249;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call249;
reg    ap_block_pp0_stage0_11001_ignoreCallOp99;
wire   [11:0] grp_generic_sincos_12_6_s_fu_292_in_V;
wire   [7:0] grp_generic_sincos_12_6_s_fu_292_ap_return_0;
wire   [7:0] grp_generic_sincos_12_6_s_fu_292_ap_return_1;
reg    grp_generic_sincos_12_6_s_fu_292_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call121;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call121;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call121;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call121;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call121;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call121;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call121;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call121;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call121;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call121;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call121;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call121;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call121;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call121;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call121;
reg    ap_block_pp0_stage0_11001_ignoreCallOp120;
wire   [7:0] grp_generic_sincos_12_6_s_fu_297_ap_return_0;
wire   [7:0] grp_generic_sincos_12_6_s_fu_297_ap_return_1;
reg    grp_generic_sincos_12_6_s_fu_297_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call181;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call181;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call181;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call181;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call181;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call181;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call181;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call181;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call181;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call181;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call181;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call181;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call181;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call181;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call181;
reg    ap_block_pp0_stage0_11001_ignoreCallOp121;
wire   [7:0] grp_generic_sincos_12_6_s_fu_302_ap_return_0;
wire   [7:0] grp_generic_sincos_12_6_s_fu_302_ap_return_1;
reg    grp_generic_sincos_12_6_s_fu_302_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call221;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call221;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call221;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call221;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call221;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call221;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call221;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call221;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call221;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call221;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call221;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call221;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call221;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call221;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call221;
reg    ap_block_pp0_stage0_11001_ignoreCallOp123;
wire   [7:0] grp_generic_sincos_12_6_s_fu_307_ap_return_0;
wire   [7:0] grp_generic_sincos_12_6_s_fu_307_ap_return_1;
reg    grp_generic_sincos_12_6_s_fu_307_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call266;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call266;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call266;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call266;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call266;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call266;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call266;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call266;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call266;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call266;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call266;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call266;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call266;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call266;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call266;
reg    ap_block_pp0_stage0_11001_ignoreCallOp126;
reg    ap_block_pp0_stage0_01001;
wire  signed [17:0] grp_fu_1395_p3;
wire  signed [17:0] grp_fu_1404_p3;
(* use_dsp48 = "no" *) wire   [17:0] ret_V_33_fu_419_p2;
wire   [16:0] shl_ln1118_3_fu_434_p3;
wire   [14:0] shl_ln1118_4_fu_445_p3;
wire  signed [17:0] sext_ln1118_10_fu_452_p1;
wire   [17:0] r_V_53_fu_456_p2;
wire  signed [17:0] grp_fu_1412_p3;
wire  signed [17:0] grp_fu_1429_p3;
wire   [11:0] sub_ln703_fu_508_p2;
wire  signed [12:0] rhs_V_4_fu_519_p1;
wire   [12:0] ret_V_38_fu_522_p2;
wire  signed [13:0] lhs_V_5_fu_528_p1;
wire   [13:0] ret_V_15_fu_532_p2;
wire  signed [17:0] grp_fu_1438_p3;
wire  signed [23:0] grp_fu_1447_p3;
wire  signed [17:0] sext_ln1118_2_fu_504_p1;
wire   [16:0] shl_ln1118_7_fu_585_p3;
wire   [13:0] shl_ln1118_8_fu_596_p3;
wire  signed [17:0] sext_ln1118_23_fu_592_p1;
wire  signed [17:0] sext_ln1118_24_fu_603_p1;
wire   [17:0] r_V_58_fu_580_p2;
wire   [17:0] r_V_59_fu_607_p2;
wire   [17:0] add_ln1192_20_fu_613_p2;
wire   [17:0] ret_V_47_fu_619_p2;
wire  signed [12:0] rhs_V_3_fu_641_p1;
wire  signed [13:0] lhs_V_4_fu_676_p1;
wire   [13:0] ret_V_13_fu_680_p2;
wire  signed [8:0] sext_ln703_12_fu_694_p1;
wire  signed [14:0] sext_ln1118_1_fu_707_p1;
wire  signed [14:0] sext_ln1118_3_fu_710_p1;
wire   [9:0] shl_ln1118_1_fu_722_p3;
wire  signed [10:0] sext_ln1118_4_fu_719_p1;
wire  signed [10:0] sext_ln1118_5_fu_729_p1;
wire   [10:0] r_V_49_fu_733_p2;
wire  signed [14:0] sext_ln703_1_fu_739_p1;
wire   [14:0] r_V_48_fu_713_p2;
wire  signed [7:0] sext_ln1118_6_fu_753_p0;
wire  signed [7:0] shl_ln1118_2_fu_757_p1;
wire   [9:0] shl_ln1118_2_fu_757_p3;
wire  signed [10:0] sext_ln1118_6_fu_753_p1;
wire  signed [10:0] sext_ln1118_7_fu_765_p1;
wire   [10:0] r_V_50_fu_769_p2;
wire   [14:0] ret_V_31_fu_743_p2;
wire  signed [14:0] sext_ln703_2_fu_775_p1;
wire  signed [12:0] r_V_5_fu_788_p1;
wire   [12:0] r_V_52_fu_791_p2;
wire  signed [12:0] sext_ln703_5_fu_797_p1;
wire   [12:0] ret_V_35_fu_800_p2;
wire  signed [12:0] ret_V_fu_806_p2;
wire  signed [13:0] rhs_V_1_fu_819_p3;
wire  signed [8:0] r_V_8_fu_834_p1;
wire  signed [7:0] r_V_55_fu_847_p0;
wire  signed [15:0] r_V_10_fu_844_p1;
wire  signed [7:0] r_V_55_fu_847_p1;
wire  signed [23:0] r_V_16_fu_1481_p2;
wire   [14:0] r_V_56_fu_858_p2;
wire   [23:0] shl_ln703_fu_853_p2;
wire   [20:0] rhs_V_2_fu_864_p3;
wire  signed [23:0] r_V_19_fu_1489_p2;
wire   [25:0] shl_ln1118_5_fu_884_p3;
wire  signed [25:0] sext_ln1118_fu_881_p1;
wire  signed [17:0] lhs_V_2_fu_903_p3;
(* use_dsp48 = "no" *) wire   [23:0] sub_ln1192_fu_872_p2;
wire  signed [23:0] sext_ln1192_6_fu_877_p1;
wire   [25:0] shl_ln1118_6_fu_923_p3;
wire  signed [25:0] sext_ln1118_15_fu_920_p1;
wire   [25:0] r_V_25_fu_930_p2;
wire  signed [27:0] mul_ln700_2_fu_943_p0;
wire  signed [25:0] mul_ln700_2_fu_943_p1;
wire  signed [7:0] r_V_29_fu_952_p0;
wire  signed [15:0] r_V_28_fu_949_p1;
wire  signed [7:0] r_V_29_fu_952_p1;
wire  signed [8:0] r_V_30_fu_961_p0;
wire  signed [17:0] sext_ln1116_7_fu_958_p1;
wire  signed [8:0] r_V_30_fu_961_p1;
wire  signed [17:0] r_V_30_fu_961_p2;
wire  signed [8:0] sext_ln703_14_fu_978_p1;
wire  signed [12:0] ret_V_30_fu_994_p0;
wire   [14:0] lhs_V_1_fu_1008_p3;
wire  signed [15:0] sext_ln728_3_fu_1015_p1;
wire  signed [15:0] ret_V_9_fu_1019_p2;
wire  signed [19:0] mul_ln700_1_fu_1041_p0;
wire  signed [25:0] mul_ln700_1_fu_1041_p1;
wire   [35:0] shl_ln1_fu_1047_p3;
wire   [35:0] mul_ln700_1_fu_1041_p2;
wire  signed [15:0] mul_ln700_3_fu_1063_p0;
(* use_dsp48 = "no" *) wire  signed [23:0] ret_V_20_fu_1068_p2;
wire  signed [7:0] r_V_33_fu_1088_p0;
wire  signed [15:0] r_V_32_fu_1084_p1;
wire  signed [7:0] r_V_33_fu_1088_p1;
wire  signed [8:0] r_V_37_fu_1097_p0;
wire  signed [17:0] sext_ln1116_12_fu_1094_p1;
wire  signed [8:0] r_V_37_fu_1097_p1;
wire  signed [7:0] r_V_39_fu_1106_p0;
wire  signed [15:0] r_V_38_fu_1103_p1;
wire  signed [7:0] r_V_39_fu_1106_p1;
wire  signed [17:0] r_V_37_fu_1097_p2;
wire  signed [15:0] r_V_39_fu_1106_p2;
wire  signed [7:0] r_V_42_fu_1128_p0;
wire  signed [15:0] r_V_41_fu_1124_p1;
wire  signed [7:0] r_V_42_fu_1128_p1;
wire  signed [22:0] lhs_V_fu_1140_p3;
wire  signed [7:0] r_V_51_fu_1154_p0;
wire  signed [15:0] r_V_fu_1151_p1;
wire  signed [7:0] r_V_51_fu_1154_p1;
wire   [15:0] r_V_51_fu_1154_p2;
wire   [21:0] rhs_V_fu_1160_p3;
wire  signed [23:0] grp_fu_1531_p4;
wire  signed [23:0] sext_ln728_1_fu_1168_p1;
(* use_dsp48 = "no" *) wire   [23:0] ret_V_34_fu_1172_p2;
wire  signed [7:0] r_V_13_fu_1193_p0;
wire  signed [35:0] r_V_13_fu_1193_p1;
wire   [47:0] shl_ln700_1_fu_1203_p3;
wire   [43:0] rhs_V_5_fu_1219_p3;
wire   [47:0] sub_ln700_1_fu_1210_p2;
wire  signed [47:0] sext_ln728_5_fu_1227_p1;
wire   [47:0] ret_V_40_fu_1231_p2;
wire  signed [15:0] r_V_34_fu_1253_p0;
wire  signed [39:0] r_V_34_fu_1253_p1;
wire  signed [7:0] r_V_36_fu_1267_p0;
wire  signed [15:0] r_V_35_fu_1263_p1;
wire  signed [7:0] r_V_36_fu_1267_p1;
wire  signed [15:0] r_V_43_fu_1279_p0;
wire  signed [33:0] r_V_43_fu_1279_p1;
wire  signed [7:0] r_V_47_fu_1293_p0;
wire  signed [15:0] r_V_46_fu_1289_p1;
wire  signed [7:0] r_V_47_fu_1293_p1;
wire  signed [7:0] r_V_14_fu_1305_p0;
wire  signed [43:0] r_V_14_fu_1305_p1;
wire  signed [15:0] mul_ln1192_4_fu_1317_p0;
wire  signed [51:0] mul_ln1192_4_fu_1317_p1;
wire  signed [15:0] mul_ln1192_6_fu_1329_p0;
wire  signed [49:0] mul_ln1192_6_fu_1329_p1;
wire  signed [7:0] mul_ln1192_2_fu_1338_p0;
wire   [59:0] ret_V_44_fu_1343_p2;
wire   [53:0] ret_V_48_fu_1358_p2;
wire   [47:0] ret_V_36_fu_1373_p2;
wire   [6:0] mul_ln1192_fu_1389_p1;
wire   [9:0] grp_fu_1395_p1;
wire   [17:0] grp_fu_1395_p2;
wire  signed [6:0] grp_fu_1404_p1;
wire  signed [11:0] grp_fu_1412_p0;
wire  signed [17:0] sext_ln1118_19_fu_473_p1;
wire   [8:0] grp_fu_1412_p1;
wire   [12:0] grp_fu_1412_p2;
wire   [8:0] grp_fu_1421_p1;
wire   [15:0] grp_fu_1421_p2;
wire  signed [11:0] grp_fu_1429_p0;
wire   [8:0] grp_fu_1429_p1;
wire   [10:0] grp_fu_1429_p2;
wire  signed [13:0] grp_fu_1438_p0;
wire  signed [17:0] sext_ln1118_16_fu_538_p1;
wire  signed [13:0] grp_fu_1438_p1;
wire   [17:0] grp_fu_1438_p2;
wire   [23:0] grp_fu_1447_p2;
wire  signed [11:0] r_V_24_fu_1456_p0;
wire  signed [23:0] r_V_23_fu_673_p1;
wire  signed [11:0] r_V_24_fu_1456_p1;
wire  signed [13:0] r_V_27_fu_1462_p0;
wire  signed [27:0] r_V_26_fu_686_p1;
wire  signed [13:0] r_V_27_fu_1462_p1;
wire  signed [11:0] mul_ln728_fu_1468_p0;
wire  signed [6:0] mul_ln728_fu_1468_p1;
wire  signed [11:0] r_V_16_fu_1481_p0;
wire  signed [23:0] r_V_15_fu_704_p1;
wire  signed [11:0] r_V_16_fu_1481_p1;
wire  signed [11:0] r_V_19_fu_1489_p0;
wire  signed [23:0] r_V_18_fu_785_p1;
wire  signed [11:0] r_V_19_fu_1489_p1;
wire  signed [6:0] grp_fu_1505_p1;
wire   [23:0] grp_fu_1505_p2;
wire  signed [13:0] grp_fu_1531_p1;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to13;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 x_V_preg = 192'd0;
#0 x_V_ap_vld_preg = 1'b0;
end

generic_sincos_12_6_s grp_generic_sincos_12_6_s_fu_227(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(grp_generic_sincos_12_6_s_fu_227_in_V),
    .ap_return_0(grp_generic_sincos_12_6_s_fu_227_ap_return_0),
    .ap_return_1(grp_generic_sincos_12_6_s_fu_227_ap_return_1),
    .ap_ce(grp_generic_sincos_12_6_s_fu_227_ap_ce)
);

generic_sincos_12_6_s grp_generic_sincos_12_6_s_fu_232(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(grp_generic_sincos_12_6_s_fu_232_in_V),
    .ap_return_0(grp_generic_sincos_12_6_s_fu_232_ap_return_0),
    .ap_return_1(grp_generic_sincos_12_6_s_fu_232_ap_return_1),
    .ap_ce(grp_generic_sincos_12_6_s_fu_232_ap_ce)
);

generic_sincos_12_6_s grp_generic_sincos_12_6_s_fu_237(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(grp_generic_sincos_12_6_s_fu_237_in_V),
    .ap_return_0(grp_generic_sincos_12_6_s_fu_237_ap_return_0),
    .ap_return_1(grp_generic_sincos_12_6_s_fu_237_ap_return_1),
    .ap_ce(grp_generic_sincos_12_6_s_fu_237_ap_ce)
);

generic_sincos_12_6_s grp_generic_sincos_12_6_s_fu_242(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(grp_generic_sincos_12_6_s_fu_242_in_V),
    .ap_return_0(grp_generic_sincos_12_6_s_fu_242_ap_return_0),
    .ap_return_1(grp_generic_sincos_12_6_s_fu_242_ap_return_1),
    .ap_ce(grp_generic_sincos_12_6_s_fu_242_ap_ce)
);

generic_sincos_12_6_s grp_generic_sincos_12_6_s_fu_247(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(grp_generic_sincos_12_6_s_fu_247_in_V),
    .ap_return_0(grp_generic_sincos_12_6_s_fu_247_ap_return_0),
    .ap_return_1(grp_generic_sincos_12_6_s_fu_247_ap_return_1),
    .ap_ce(grp_generic_sincos_12_6_s_fu_247_ap_ce)
);

generic_sincos_12_6_s grp_generic_sincos_12_6_s_fu_252(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(grp_generic_sincos_12_6_s_fu_252_in_V),
    .ap_return_0(grp_generic_sincos_12_6_s_fu_252_ap_return_0),
    .ap_return_1(grp_generic_sincos_12_6_s_fu_252_ap_return_1),
    .ap_ce(grp_generic_sincos_12_6_s_fu_252_ap_ce)
);

generic_sincos_12_6_s grp_generic_sincos_12_6_s_fu_257(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(grp_generic_sincos_12_6_s_fu_257_in_V),
    .ap_return_0(grp_generic_sincos_12_6_s_fu_257_ap_return_0),
    .ap_return_1(grp_generic_sincos_12_6_s_fu_257_ap_return_1),
    .ap_ce(grp_generic_sincos_12_6_s_fu_257_ap_ce)
);

generic_sincos_12_6_s grp_generic_sincos_12_6_s_fu_262(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(trunc_ln708_9_reg_1611),
    .ap_return_0(grp_generic_sincos_12_6_s_fu_262_ap_return_0),
    .ap_return_1(grp_generic_sincos_12_6_s_fu_262_ap_return_1),
    .ap_ce(grp_generic_sincos_12_6_s_fu_262_ap_ce)
);

generic_sincos_12_6_s grp_generic_sincos_12_6_s_fu_267(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(trunc_ln_reg_1626),
    .ap_return_0(grp_generic_sincos_12_6_s_fu_267_ap_return_0),
    .ap_return_1(grp_generic_sincos_12_6_s_fu_267_ap_return_1),
    .ap_ce(grp_generic_sincos_12_6_s_fu_267_ap_ce)
);

generic_sincos_12_6_s grp_generic_sincos_12_6_s_fu_272(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(grp_generic_sincos_12_6_s_fu_272_in_V),
    .ap_return_0(grp_generic_sincos_12_6_s_fu_272_ap_return_0),
    .ap_return_1(grp_generic_sincos_12_6_s_fu_272_ap_return_1),
    .ap_ce(grp_generic_sincos_12_6_s_fu_272_ap_ce)
);

generic_sincos_12_6_s grp_generic_sincos_12_6_s_fu_277(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(p_Val2_10_reg_1542_pp0_iter1_reg),
    .ap_return_0(grp_generic_sincos_12_6_s_fu_277_ap_return_0),
    .ap_return_1(grp_generic_sincos_12_6_s_fu_277_ap_return_1),
    .ap_ce(grp_generic_sincos_12_6_s_fu_277_ap_ce)
);

generic_sincos_12_6_s grp_generic_sincos_12_6_s_fu_282(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(trunc_ln708_6_reg_1641),
    .ap_return_0(grp_generic_sincos_12_6_s_fu_282_ap_return_0),
    .ap_return_1(grp_generic_sincos_12_6_s_fu_282_ap_return_1),
    .ap_ce(grp_generic_sincos_12_6_s_fu_282_ap_ce)
);

generic_sincos_12_6_s grp_generic_sincos_12_6_s_fu_287(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(trunc_ln708_s_reg_1651),
    .ap_return_0(grp_generic_sincos_12_6_s_fu_287_ap_return_0),
    .ap_return_1(grp_generic_sincos_12_6_s_fu_287_ap_return_1),
    .ap_ce(grp_generic_sincos_12_6_s_fu_287_ap_ce)
);

generic_sincos_12_6_s grp_generic_sincos_12_6_s_fu_292(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(grp_generic_sincos_12_6_s_fu_292_in_V),
    .ap_return_0(grp_generic_sincos_12_6_s_fu_292_ap_return_0),
    .ap_return_1(grp_generic_sincos_12_6_s_fu_292_ap_return_1),
    .ap_ce(grp_generic_sincos_12_6_s_fu_292_ap_ce)
);

generic_sincos_12_6_s grp_generic_sincos_12_6_s_fu_297(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(trunc_ln708_4_reg_1671),
    .ap_return_0(grp_generic_sincos_12_6_s_fu_297_ap_return_0),
    .ap_return_1(grp_generic_sincos_12_6_s_fu_297_ap_return_1),
    .ap_ce(grp_generic_sincos_12_6_s_fu_297_ap_ce)
);

generic_sincos_12_6_s grp_generic_sincos_12_6_s_fu_302(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(trunc_ln708_7_reg_1676),
    .ap_return_0(grp_generic_sincos_12_6_s_fu_302_ap_return_0),
    .ap_return_1(grp_generic_sincos_12_6_s_fu_302_ap_return_1),
    .ap_ce(grp_generic_sincos_12_6_s_fu_302_ap_ce)
);

generic_sincos_12_6_s grp_generic_sincos_12_6_s_fu_307(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(trunc_ln708_10_reg_1681),
    .ap_return_0(grp_generic_sincos_12_6_s_fu_307_ap_return_0),
    .ap_return_1(grp_generic_sincos_12_6_s_fu_307_ap_return_1),
    .ap_ce(grp_generic_sincos_12_6_s_fu_307_ap_ce)
);

myproject_mul_mul_12s_7ns_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 18 ))
myproject_mul_mul_12s_7ns_18_1_1_U7(
    .din0(p_Val2_2_fu_346_p4),
    .din1(mul_ln1192_fu_1389_p1),
    .dout(mul_ln1192_fu_1389_p2)
);

myproject_mac_muladd_12s_10ns_18ns_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 18 ))
myproject_mac_muladd_12s_10ns_18ns_18_1_1_U8(
    .din0(p_Val2_10_fu_312_p4),
    .din1(grp_fu_1395_p1),
    .din2(grp_fu_1395_p2),
    .dout(grp_fu_1395_p3)
);

myproject_mac_muladd_12s_7s_18s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 18 ))
myproject_mac_muladd_12s_7s_18s_18_1_1_U9(
    .din0(p_Val2_3_reg_1558),
    .din1(grp_fu_1404_p1),
    .din2(mul_ln1192_reg_1579),
    .dout(grp_fu_1404_p3)
);

myproject_mac_muladd_12s_9ns_13ns_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 18 ))
myproject_mac_muladd_12s_9ns_13ns_18_1_1_U10(
    .din0(grp_fu_1412_p0),
    .din1(grp_fu_1412_p1),
    .din2(grp_fu_1412_p2),
    .dout(grp_fu_1412_p3)
);

myproject_mac_muladd_12s_9ns_16ns_20_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 20 ))
myproject_mac_muladd_12s_9ns_16ns_20_1_1_U11(
    .din0(p_Val2_10_reg_1542),
    .din1(grp_fu_1421_p1),
    .din2(grp_fu_1421_p2),
    .dout(grp_fu_1421_p3)
);

myproject_mac_muladd_12s_9ns_11ns_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 11 ),
    .dout_WIDTH( 18 ))
myproject_mac_muladd_12s_9ns_11ns_18_1_1_U12(
    .din0(grp_fu_1429_p0),
    .din1(grp_fu_1429_p1),
    .din2(grp_fu_1429_p2),
    .dout(grp_fu_1429_p3)
);

myproject_mac_mulsub_14s_14s_18ns_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 18 ))
myproject_mac_mulsub_14s_14s_18ns_18_1_1_U13(
    .din0(grp_fu_1438_p0),
    .din1(grp_fu_1438_p1),
    .din2(grp_fu_1438_p2),
    .dout(grp_fu_1438_p3)
);

myproject_mac_muladd_12s_20s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 20 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_12s_20s_24ns_24_1_1_U14(
    .din0(p_Val2_10_reg_1542_pp0_iter1_reg),
    .din1(ret_V_22_reg_1646),
    .din2(grp_fu_1447_p2),
    .dout(grp_fu_1447_p3)
);

myproject_mul_mul_12s_12s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_12s_12s_24_1_1_U15(
    .din0(r_V_24_fu_1456_p0),
    .din1(r_V_24_fu_1456_p1),
    .dout(r_V_24_fu_1456_p2)
);

myproject_mul_mul_14s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_14s_14s_28_1_1_U16(
    .din0(r_V_27_fu_1462_p0),
    .din1(r_V_27_fu_1462_p1),
    .dout(r_V_27_fu_1462_p2)
);

myproject_mul_mul_12s_7s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 18 ))
myproject_mul_mul_12s_7s_18_1_1_U17(
    .din0(mul_ln728_fu_1468_p0),
    .din1(mul_ln728_fu_1468_p1),
    .dout(mul_ln728_fu_1468_p2)
);

myproject_mac_mul_sub_8s_13s_14s_20_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 20 ))
myproject_mac_mul_sub_8s_13s_14s_20_1_1_U18(
    .din0(outcos_V_2_reg_1708),
    .din1(ret_V_fu_806_p2),
    .din2(rhs_V_1_fu_819_p3),
    .dout(grp_fu_1473_p3)
);

myproject_mul_mul_12s_12s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_12s_12s_24_1_1_U19(
    .din0(r_V_16_fu_1481_p0),
    .din1(r_V_16_fu_1481_p1),
    .dout(r_V_16_fu_1481_p2)
);

myproject_mul_mul_12s_12s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_12s_12s_24_1_1_U20(
    .din0(r_V_19_fu_1489_p0),
    .din1(r_V_19_fu_1489_p1),
    .dout(r_V_19_fu_1489_p2)
);

myproject_mac_muladd_8s_12s_18s_20_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 20 ))
myproject_mac_muladd_8s_12s_18s_20_1_1_U21(
    .din0(outcos_V_4_reg_1724),
    .din1(p_Val2_4_reg_1551_pp0_iter8_reg),
    .din2(lhs_V_2_fu_903_p3),
    .dout(grp_fu_1497_p3)
);

myproject_mac_muladd_18s_7s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_18s_7s_24ns_24_1_1_U22(
    .din0(r_V_30_fu_961_p2),
    .din1(grp_fu_1505_p1),
    .din2(grp_fu_1505_p2),
    .dout(grp_fu_1505_p3)
);

myproject_mul_mul_16s_20s_36_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 36 ))
myproject_mul_mul_16s_20s_36_1_1_U23(
    .din0(ret_V_9_fu_1019_p2),
    .din1(ret_V_8_reg_1756),
    .dout(r_V_12_fu_1513_p2)
);

myproject_mul_mul_16s_24s_40_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 40 ))
myproject_mul_mul_16s_24s_40_1_1_U24(
    .din0(r_V_55_reg_1766),
    .din1(ret_V_20_fu_1068_p2),
    .dout(r_V_31_fu_1519_p2)
);

myproject_mul_mul_16s_18s_34_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 34 ))
myproject_mul_mul_16s_18s_34_1_1_U25(
    .din0(r_V_39_fu_1106_p2),
    .din1(r_V_37_fu_1097_p2),
    .dout(r_V_40_fu_1525_p2)
);

myproject_ama_addmuladd_15s_14s_8s_23s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 23 ),
    .dout_WIDTH( 24 ))
myproject_ama_addmuladd_15s_14s_8s_23s_24_1_1_U26(
    .din0(ret_V_32_reg_1751_pp0_iter10_reg),
    .din1(grp_fu_1531_p1),
    .din2(outsin_V_1_reg_1817),
    .din3(lhs_V_fu_1140_p3),
    .dout(grp_fu_1531_p4)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        x_V_ap_vld_preg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            x_V_ap_vld_preg <= 1'b0;
        end else if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (x_V_ap_vld == 1'b1))) begin
            x_V_ap_vld_preg <= x_V_ap_vld;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        x_V_preg <= 192'd0;
    end else begin
        if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (x_V_ap_vld == 1'b1))) begin
            x_V_preg <= x_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln700_1_reg_1782 <= add_ln700_1_fu_914_p2;
        lhs_V_3_reg_1656 <= lhs_V_3_fu_494_p1;
        lhs_V_3_reg_1656_pp0_iter3_reg <= lhs_V_3_reg_1656;
        lhs_V_3_reg_1656_pp0_iter4_reg <= lhs_V_3_reg_1656_pp0_iter3_reg;
        lhs_V_3_reg_1656_pp0_iter5_reg <= lhs_V_3_reg_1656_pp0_iter4_reg;
        lhs_V_3_reg_1656_pp0_iter6_reg <= lhs_V_3_reg_1656_pp0_iter5_reg;
        lhs_V_3_reg_1656_pp0_iter7_reg <= lhs_V_3_reg_1656_pp0_iter6_reg;
        mul_ln1192_2_reg_1922 <= mul_ln1192_2_fu_1338_p2;
        mul_ln1192_4_reg_1912 <= mul_ln1192_4_fu_1317_p2;
        mul_ln1192_6_reg_1917 <= mul_ln1192_6_fu_1329_p2;
        mul_ln700_2_reg_1787 <= mul_ln700_2_fu_943_p2;
        mul_ln700_3_reg_1842 <= mul_ln700_3_fu_1063_p2;
        mul_ln728_reg_1741 <= mul_ln728_fu_1468_p2;
        outcos_V_10_reg_1718 <= grp_generic_sincos_12_6_s_fu_247_ap_return_1;
        outcos_V_2_reg_1708 <= grp_generic_sincos_12_6_s_fu_237_ap_return_1;
        outcos_V_4_reg_1724 <= grp_generic_sincos_12_6_s_fu_227_ap_return_1;
        outcos_V_4_reg_1724_pp0_iter10_reg <= outcos_V_4_reg_1724_pp0_iter9_reg;
        outcos_V_4_reg_1724_pp0_iter11_reg <= outcos_V_4_reg_1724_pp0_iter10_reg;
        outcos_V_4_reg_1724_pp0_iter12_reg <= outcos_V_4_reg_1724_pp0_iter11_reg;
        outcos_V_4_reg_1724_pp0_iter9_reg <= outcos_V_4_reg_1724;
        outcos_V_9_reg_1703 <= grp_generic_sincos_12_6_s_fu_232_ap_return_1;
        outsin_V_10_reg_1713 <= grp_generic_sincos_12_6_s_fu_242_ap_return_0;
        outsin_V_1_reg_1817 <= grp_generic_sincos_12_6_s_fu_267_ap_return_0;
        outsin_V_2_reg_1822 <= grp_generic_sincos_12_6_s_fu_272_ap_return_0;
        outsin_V_5_reg_1832 <= grp_generic_sincos_12_6_s_fu_277_ap_return_0;
        outsin_V_6_reg_1877 <= grp_generic_sincos_12_6_s_fu_292_ap_return_0;
        outsin_V_9_reg_1807 <= grp_generic_sincos_12_6_s_fu_262_ap_return_0;
        outsin_V_reg_1696 <= grp_generic_sincos_12_6_s_fu_227_ap_return_0;
        p_Val2_21_reg_1599_pp0_iter2_reg <= p_Val2_21_reg_1599_pp0_iter1_reg;
        p_Val2_21_reg_1599_pp0_iter3_reg <= p_Val2_21_reg_1599_pp0_iter2_reg;
        p_Val2_21_reg_1599_pp0_iter4_reg <= p_Val2_21_reg_1599_pp0_iter3_reg;
        p_Val2_21_reg_1599_pp0_iter5_reg <= p_Val2_21_reg_1599_pp0_iter4_reg;
        p_Val2_21_reg_1599_pp0_iter6_reg <= p_Val2_21_reg_1599_pp0_iter5_reg;
        p_Val2_21_reg_1599_pp0_iter7_reg <= p_Val2_21_reg_1599_pp0_iter6_reg;
        p_Val2_2_reg_1571_pp0_iter2_reg <= p_Val2_2_reg_1571_pp0_iter1_reg;
        p_Val2_2_reg_1571_pp0_iter3_reg <= p_Val2_2_reg_1571_pp0_iter2_reg;
        p_Val2_2_reg_1571_pp0_iter4_reg <= p_Val2_2_reg_1571_pp0_iter3_reg;
        p_Val2_2_reg_1571_pp0_iter5_reg <= p_Val2_2_reg_1571_pp0_iter4_reg;
        p_Val2_2_reg_1571_pp0_iter6_reg <= p_Val2_2_reg_1571_pp0_iter5_reg;
        p_Val2_2_reg_1571_pp0_iter7_reg <= p_Val2_2_reg_1571_pp0_iter6_reg;
        p_Val2_2_reg_1571_pp0_iter8_reg <= p_Val2_2_reg_1571_pp0_iter7_reg;
        p_Val2_3_reg_1558_pp0_iter2_reg <= p_Val2_3_reg_1558_pp0_iter1_reg;
        p_Val2_3_reg_1558_pp0_iter3_reg <= p_Val2_3_reg_1558_pp0_iter2_reg;
        p_Val2_3_reg_1558_pp0_iter4_reg <= p_Val2_3_reg_1558_pp0_iter3_reg;
        p_Val2_3_reg_1558_pp0_iter5_reg <= p_Val2_3_reg_1558_pp0_iter4_reg;
        p_Val2_3_reg_1558_pp0_iter6_reg <= p_Val2_3_reg_1558_pp0_iter5_reg;
        p_Val2_3_reg_1558_pp0_iter7_reg <= p_Val2_3_reg_1558_pp0_iter6_reg;
        p_Val2_3_reg_1558_pp0_iter8_reg <= p_Val2_3_reg_1558_pp0_iter7_reg;
        p_Val2_4_reg_1551_pp0_iter2_reg <= p_Val2_4_reg_1551_pp0_iter1_reg;
        p_Val2_4_reg_1551_pp0_iter3_reg <= p_Val2_4_reg_1551_pp0_iter2_reg;
        p_Val2_4_reg_1551_pp0_iter4_reg <= p_Val2_4_reg_1551_pp0_iter3_reg;
        p_Val2_4_reg_1551_pp0_iter5_reg <= p_Val2_4_reg_1551_pp0_iter4_reg;
        p_Val2_4_reg_1551_pp0_iter6_reg <= p_Val2_4_reg_1551_pp0_iter5_reg;
        p_Val2_4_reg_1551_pp0_iter7_reg <= p_Val2_4_reg_1551_pp0_iter6_reg;
        p_Val2_4_reg_1551_pp0_iter8_reg <= p_Val2_4_reg_1551_pp0_iter7_reg;
        r_V_12_reg_1827 <= r_V_12_fu_1513_p2;
        r_V_13_reg_1872 <= r_V_13_fu_1193_p2;
        r_V_14_reg_1907 <= r_V_14_fu_1305_p2;
        r_V_20_reg_1772 <= r_V_20_fu_891_p2;
        r_V_24_reg_1730 <= r_V_24_fu_1456_p2;
        r_V_27_reg_1736 <= r_V_27_fu_1462_p2;
        r_V_29_reg_1792 <= r_V_29_fu_952_p2;
        r_V_31_reg_1847 <= r_V_31_fu_1519_p2;
        r_V_33_reg_1852 <= r_V_33_fu_1088_p2;
        r_V_34_reg_1887 <= r_V_34_fu_1253_p2;
        r_V_36_reg_1892 <= r_V_36_fu_1267_p2;
        r_V_40_reg_1857 <= r_V_40_fu_1525_p2;
        r_V_42_reg_1862 <= r_V_42_fu_1128_p2;
        r_V_43_reg_1897 <= r_V_43_fu_1279_p2;
        r_V_47_reg_1902 <= r_V_47_fu_1293_p2;
        r_V_54_reg_1761 <= r_V_54_fu_838_p2;
        r_V_55_reg_1766 <= r_V_55_fu_847_p2;
        ret_V_18_reg_1746 <= ret_V_18_fu_698_p2;
        ret_V_25_reg_1802 <= ret_V_25_fu_981_p2;
        ret_V_30_reg_1812 <= ret_V_30_fu_994_p2;
        ret_V_32_reg_1751 <= ret_V_32_fu_779_p2;
        ret_V_32_reg_1751_pp0_iter10_reg <= ret_V_32_reg_1751;
        ret_V_37_reg_1691 <= ret_V_37_fu_644_p2;
        ret_V_37_reg_1691_pp0_iter9_reg <= ret_V_37_reg_1691;
        sext_ln728_reg_1621_pp0_iter2_reg <= sext_ln728_reg_1621;
        sext_ln728_reg_1621_pp0_iter3_reg <= sext_ln728_reg_1621_pp0_iter2_reg;
        sext_ln728_reg_1621_pp0_iter4_reg <= sext_ln728_reg_1621_pp0_iter3_reg;
        sext_ln728_reg_1621_pp0_iter5_reg <= sext_ln728_reg_1621_pp0_iter4_reg;
        sext_ln728_reg_1621_pp0_iter6_reg <= sext_ln728_reg_1621_pp0_iter5_reg;
        sext_ln728_reg_1621_pp0_iter7_reg <= sext_ln728_reg_1621_pp0_iter6_reg;
        shl_ln_reg_1661[13 : 2] <= shl_ln_fu_497_p3[13 : 2];
        shl_ln_reg_1661_pp0_iter3_reg[13 : 2] <= shl_ln_reg_1661[13 : 2];
        shl_ln_reg_1661_pp0_iter4_reg[13 : 2] <= shl_ln_reg_1661_pp0_iter3_reg[13 : 2];
        shl_ln_reg_1661_pp0_iter5_reg[13 : 2] <= shl_ln_reg_1661_pp0_iter4_reg[13 : 2];
        shl_ln_reg_1661_pp0_iter6_reg[13 : 2] <= shl_ln_reg_1661_pp0_iter5_reg[13 : 2];
        shl_ln_reg_1661_pp0_iter7_reg[13 : 2] <= shl_ln_reg_1661_pp0_iter6_reg[13 : 2];
        shl_ln_reg_1661_pp0_iter8_reg[13 : 2] <= shl_ln_reg_1661_pp0_iter7_reg[13 : 2];
        sub_ln700_reg_1837 <= sub_ln700_fu_1054_p2;
        trunc_ln708_10_reg_1681 <= {{ret_V_47_fu_619_p2[17:6]}};
        trunc_ln708_11_reg_1932 <= {{ret_V_48_fu_1358_p2[53:42]}};
        trunc_ln708_1_reg_1867 <= {{ret_V_34_fu_1172_p2[23:12]}};
        trunc_ln708_1_reg_1867_pp0_iter12_reg <= trunc_ln708_1_reg_1867;
        trunc_ln708_1_reg_1867_pp0_iter13_reg <= trunc_ln708_1_reg_1867_pp0_iter12_reg;
        trunc_ln708_4_reg_1671 <= {{grp_fu_1438_p3[17:6]}};
        trunc_ln708_5_reg_1882 <= {{ret_V_40_fu_1231_p2[47:36]}};
        trunc_ln708_5_reg_1882_pp0_iter12_reg <= trunc_ln708_5_reg_1882;
        trunc_ln708_5_reg_1882_pp0_iter13_reg <= trunc_ln708_5_reg_1882_pp0_iter12_reg;
        trunc_ln708_7_reg_1676 <= {{grp_fu_1447_p3[23:12]}};
        trunc_ln708_8_reg_1927 <= {{ret_V_44_fu_1343_p2[59:48]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mul_ln1192_reg_1579 <= mul_ln1192_fu_1389_p2;
        p_Val2_10_reg_1542 <= {{x_V_in_sig[179:168]}};
        p_Val2_10_reg_1542_pp0_iter1_reg <= p_Val2_10_reg_1542;
        p_Val2_21_reg_1599 <= {{x_V_in_sig[47:36]}};
        p_Val2_21_reg_1599_pp0_iter1_reg <= p_Val2_21_reg_1599;
        p_Val2_2_reg_1571 <= {{x_V_in_sig[35:24]}};
        p_Val2_2_reg_1571_pp0_iter1_reg <= p_Val2_2_reg_1571;
        p_Val2_3_reg_1558 <= {{x_V_in_sig[191:180]}};
        p_Val2_3_reg_1558_pp0_iter1_reg <= p_Val2_3_reg_1558;
        p_Val2_4_reg_1551 <= {{x_V_in_sig[59:48]}};
        p_Val2_4_reg_1551_pp0_iter1_reg <= p_Val2_4_reg_1551;
        sext_ln1118_9_reg_1631[17 : 5] <= sext_ln1118_9_fu_441_p1[17 : 5];
        sext_ln728_reg_1621 <= sext_ln728_fu_416_p1;
        trunc_ln708_6_reg_1641 <= {{grp_fu_1412_p3[17:6]}};
        trunc_ln708_9_reg_1611 <= {{grp_fu_1395_p3[17:6]}};
        trunc_ln708_s_reg_1651 <= {{grp_fu_1429_p3[17:6]}};
        trunc_ln_reg_1626 <= {{ret_V_33_fu_419_p2[17:6]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        ret_V_11_reg_1777 <= grp_fu_1497_p3;
        ret_V_41_reg_1797 <= grp_fu_1505_p3;
        ret_V_8_reg_1756 <= grp_fu_1473_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ret_V_22_reg_1646 <= grp_fu_1421_p3;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to13 = 1'b1;
    end else begin
        ap_idle_pp0_0to13 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to13 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp22) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_12_6_s_fu_227_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_12_6_s_fu_227_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp26) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_12_6_s_fu_232_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_12_6_s_fu_232_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp28) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_12_6_s_fu_237_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_12_6_s_fu_237_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp30) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_12_6_s_fu_242_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_12_6_s_fu_242_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp32) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_12_6_s_fu_247_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_12_6_s_fu_247_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp40) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_12_6_s_fu_252_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_12_6_s_fu_252_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp55) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_12_6_s_fu_257_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_12_6_s_fu_257_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp63) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_12_6_s_fu_262_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_12_6_s_fu_262_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp72) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_12_6_s_fu_267_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_12_6_s_fu_267_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp75) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_12_6_s_fu_272_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_12_6_s_fu_272_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp81) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_12_6_s_fu_277_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_12_6_s_fu_277_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp91) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_12_6_s_fu_282_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_12_6_s_fu_282_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp99) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_12_6_s_fu_287_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_12_6_s_fu_287_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp120) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_12_6_s_fu_292_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_12_6_s_fu_292_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp121) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_12_6_s_fu_297_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_12_6_s_fu_297_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp123) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_12_6_s_fu_302_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_12_6_s_fu_302_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp126) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_12_6_s_fu_307_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_12_6_s_fu_307_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((x_V_ap_vld == 1'b1)) begin
        x_V_ap_vld_in_sig = x_V_ap_vld;
    end else begin
        x_V_ap_vld_in_sig = x_V_ap_vld_preg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        x_V_blk_n = x_V_ap_vld;
    end else begin
        x_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((x_V_ap_vld == 1'b1)) begin
        x_V_in_sig = x_V;
    end else begin
        x_V_in_sig = x_V_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        y_0_V_ap_vld = 1'b1;
    end else begin
        y_0_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        y_1_V_ap_vld = 1'b1;
    end else begin
        y_1_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        y_2_V_ap_vld = 1'b1;
    end else begin
        y_2_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        y_3_V_ap_vld = 1'b1;
    end else begin
        y_3_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        y_4_V_ap_vld = 1'b1;
    end else begin
        y_4_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1192_20_fu_613_p2 = (r_V_58_fu_580_p2 + r_V_59_fu_607_p2);

assign add_ln700_1_fu_914_p2 = ($signed(sub_ln1192_fu_872_p2) + $signed(sext_ln1192_6_fu_877_p1));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp120 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp121 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp123 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp126 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp22 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp26 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp28 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp30 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp32 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp40 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp55 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp63 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp72 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp75 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp81 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp91 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp99 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call100 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call105 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call115 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call121 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call181 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call206 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call221 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call239 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call249 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call266 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call28 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call37 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call55 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call65 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call77 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call83 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call89 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call100 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call105 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call115 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call121 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call181 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call206 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call221 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call239 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call249 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call266 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call28 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call37 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call55 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call65 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call77 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call83 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call89 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call100 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call105 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call115 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call121 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call181 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call206 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call221 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call239 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call249 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call266 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call28 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call37 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call55 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call65 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call77 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call83 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call89 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call100 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call105 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call115 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call121 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call181 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call206 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call221 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call239 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call249 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call266 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call28 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call37 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call55 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call65 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call77 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call83 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call89 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call100 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call105 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call115 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call121 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call181 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call206 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call221 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call239 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call249 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call266 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call28 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call37 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call55 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call65 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call77 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call83 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call89 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call100 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call105 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call115 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call121 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call181 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call206 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call221 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call239 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call249 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call266 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call28 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call37 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call55 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call65 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call77 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call83 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call89 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call100 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call105 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call115 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call121 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call181 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call206 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call221 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call239 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call249 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call266 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call28 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call37 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call55 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call65 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call77 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call83 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call89 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call100 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call105 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call115 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call121 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call181 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call206 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call221 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call239 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call249 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call266 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call28 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call37 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call55 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call65 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call77 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call83 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call89 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call100 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call105 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call115 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call121 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call181 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call206 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call221 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call239 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call249 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call266 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call28 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call37 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call55 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call65 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call77 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call83 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call89 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call100 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call105 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call115 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call121 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call181 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call206 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call221 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call239 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call249 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call266 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call28 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call37 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call55 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call65 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call77 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call83 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call89 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call100 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call105 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call115 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call121 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call181 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call206 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call221 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call239 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call249 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call266 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call28 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call37 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call55 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call65 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call77 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call83 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call89 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call100 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call105 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call115 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call121 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call181 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call206 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call221 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call239 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call249 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call266 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call28 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call37 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call55 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call65 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call77 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call83 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call89 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call100 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call105 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call115 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call121 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call181 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call206 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call221 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call239 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call249 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call266 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call28 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call37 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call55 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call65 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call77 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call83 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call89 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call100 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call105 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call115 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call121 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call181 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call206 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call221 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call239 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call249 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call266 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call28 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call37 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call55 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call65 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call77 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call83 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call89 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call100 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call105 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call115 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call121 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call181 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call206 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call221 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call239 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call249 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call266 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call28 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call37 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call55 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call65 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call77 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call83 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call89 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign grp_fu_1395_p1 = 18'd312;

assign grp_fu_1395_p2 = {{p_Val2_21_fu_380_p4}, {6'd0}};

assign grp_fu_1404_p1 = 18'd262099;

assign grp_fu_1412_p0 = sext_ln1118_19_fu_473_p1;

assign grp_fu_1412_p1 = 18'd151;

assign grp_fu_1412_p2 = 18'd3456;

assign grp_fu_1421_p1 = 20'd151;

assign grp_fu_1421_p2 = 20'd18048;

assign grp_fu_1429_p0 = sext_ln1118_19_fu_473_p1;

assign grp_fu_1429_p1 = 18'd183;

assign grp_fu_1429_p2 = 18'd704;

assign grp_fu_1438_p0 = sext_ln1118_16_fu_538_p1;

assign grp_fu_1438_p1 = sext_ln1118_16_fu_538_p1;

assign grp_fu_1438_p2 = {{p_Val2_2_reg_1571_pp0_iter1_reg}, {6'd0}};

assign grp_fu_1447_p2 = {{p_Val2_21_reg_1599_pp0_iter1_reg}, {12'd0}};

assign grp_fu_1505_p1 = 24'd16777173;

assign grp_fu_1505_p2 = {{mul_ln728_reg_1741}, {6'd0}};

assign grp_fu_1531_p1 = 16'd60544;

assign grp_generic_sincos_12_6_s_fu_227_in_V = {{x_V_in_sig[35:24]}};

assign grp_generic_sincos_12_6_s_fu_232_in_V = x_V_in_sig[11:0];

assign grp_generic_sincos_12_6_s_fu_237_in_V = ($signed(p_Val2_10_fu_312_p4) - $signed(p_Val2_4_fu_326_p4));

assign grp_generic_sincos_12_6_s_fu_242_in_V = ($signed(p_Val2_2_fu_346_p4) + $signed(12'd4071));

assign grp_generic_sincos_12_6_s_fu_247_in_V = {{x_V_in_sig[47:36]}};

assign grp_generic_sincos_12_6_s_fu_252_in_V = ($signed(p_Val2_3_reg_1558) + $signed(p_Val2_4_reg_1551));

assign grp_generic_sincos_12_6_s_fu_257_in_V = {{r_V_53_fu_456_p2[17:6]}};

assign grp_generic_sincos_12_6_s_fu_272_in_V = (sub_ln703_fu_508_p2 + 12'd18);

assign grp_generic_sincos_12_6_s_fu_292_in_V = ($signed(p_Val2_21_reg_1599_pp0_iter2_reg) + $signed(12'd4092));

assign lhs_V_1_fu_1008_p3 = {{r_V_54_reg_1761}, {6'd0}};

assign lhs_V_2_fu_903_p3 = {{p_Val2_3_reg_1558_pp0_iter8_reg}, {6'd0}};

assign lhs_V_3_fu_494_p1 = $signed(p_Val2_10_reg_1542_pp0_iter1_reg);

assign lhs_V_4_fu_676_p1 = ret_V_37_fu_644_p2;

assign lhs_V_5_fu_528_p1 = $signed(ret_V_38_fu_522_p2);

assign lhs_V_fu_1140_p3 = {{ret_V_30_reg_1812}, {6'd0}};

assign mul_ln1192_2_fu_1338_p0 = outcos_V_4_reg_1724_pp0_iter12_reg;

assign mul_ln1192_2_fu_1338_p2 = ($signed(mul_ln1192_2_fu_1338_p0) * $signed(r_V_14_reg_1907));

assign mul_ln1192_4_fu_1317_p0 = r_V_36_reg_1892;

assign mul_ln1192_4_fu_1317_p1 = r_V_34_reg_1887;

assign mul_ln1192_4_fu_1317_p2 = ($signed(mul_ln1192_4_fu_1317_p0) * $signed(mul_ln1192_4_fu_1317_p1));

assign mul_ln1192_6_fu_1329_p0 = r_V_47_reg_1902;

assign mul_ln1192_6_fu_1329_p1 = r_V_43_reg_1897;

assign mul_ln1192_6_fu_1329_p2 = ($signed(mul_ln1192_6_fu_1329_p0) * $signed(mul_ln1192_6_fu_1329_p1));

assign mul_ln1192_fu_1389_p1 = 18'd45;

assign mul_ln700_1_fu_1041_p0 = ret_V_11_reg_1777;

assign mul_ln700_1_fu_1041_p1 = r_V_20_reg_1772;

assign mul_ln700_1_fu_1041_p2 = ($signed(mul_ln700_1_fu_1041_p0) * $signed(mul_ln700_1_fu_1041_p1));

assign mul_ln700_2_fu_943_p0 = r_V_27_reg_1736;

assign mul_ln700_2_fu_943_p1 = r_V_25_fu_930_p2;

assign mul_ln700_2_fu_943_p2 = ($signed(mul_ln700_2_fu_943_p0) * $signed(mul_ln700_2_fu_943_p1));

assign mul_ln700_3_fu_1063_p0 = r_V_29_reg_1792;

assign mul_ln700_3_fu_1063_p2 = ($signed(mul_ln700_3_fu_1063_p0) * $signed(mul_ln700_2_reg_1787));

assign mul_ln728_fu_1468_p0 = sext_ln728_reg_1621_pp0_iter7_reg;

assign mul_ln728_fu_1468_p1 = 18'd262101;

assign p_Val2_10_fu_312_p4 = {{x_V_in_sig[179:168]}};

assign p_Val2_21_fu_380_p4 = {{x_V_in_sig[47:36]}};

assign p_Val2_2_fu_346_p4 = {{x_V_in_sig[35:24]}};

assign p_Val2_4_fu_326_p4 = {{x_V_in_sig[59:48]}};

assign r_V_10_fu_844_p1 = outcos_V_10_reg_1718;

assign r_V_13_fu_1193_p0 = outsin_V_5_reg_1832;

assign r_V_13_fu_1193_p1 = r_V_12_reg_1827;

assign r_V_13_fu_1193_p2 = ($signed(r_V_13_fu_1193_p0) * $signed(r_V_13_fu_1193_p1));

assign r_V_14_fu_1305_p0 = outsin_V_6_reg_1877;

assign r_V_14_fu_1305_p1 = r_V_13_reg_1872;

assign r_V_14_fu_1305_p2 = ($signed(r_V_14_fu_1305_p0) * $signed(r_V_14_fu_1305_p1));

assign r_V_15_fu_704_p1 = p_Val2_3_reg_1558_pp0_iter8_reg;

assign r_V_16_fu_1481_p0 = r_V_15_fu_704_p1;

assign r_V_16_fu_1481_p1 = r_V_15_fu_704_p1;

assign r_V_18_fu_785_p1 = p_Val2_2_reg_1571_pp0_iter8_reg;

assign r_V_19_fu_1489_p0 = r_V_18_fu_785_p1;

assign r_V_19_fu_1489_p1 = r_V_18_fu_785_p1;

assign r_V_20_fu_891_p2 = ($signed(shl_ln1118_5_fu_884_p3) - $signed(sext_ln1118_fu_881_p1));

assign r_V_23_fu_673_p1 = p_Val2_21_reg_1599_pp0_iter7_reg;

assign r_V_24_fu_1456_p0 = r_V_23_fu_673_p1;

assign r_V_24_fu_1456_p1 = r_V_23_fu_673_p1;

assign r_V_25_fu_930_p2 = ($signed(shl_ln1118_6_fu_923_p3) - $signed(sext_ln1118_15_fu_920_p1));

assign r_V_26_fu_686_p1 = $signed(ret_V_13_fu_680_p2);

assign r_V_27_fu_1462_p0 = r_V_26_fu_686_p1;

assign r_V_27_fu_1462_p1 = r_V_26_fu_686_p1;

assign r_V_28_fu_949_p1 = outsin_V_reg_1696;

assign r_V_29_fu_952_p0 = r_V_28_fu_949_p1;

assign r_V_29_fu_952_p1 = r_V_28_fu_949_p1;

assign r_V_29_fu_952_p2 = ($signed(r_V_29_fu_952_p0) * $signed(r_V_29_fu_952_p1));

assign r_V_30_fu_961_p0 = sext_ln1116_7_fu_958_p1;

assign r_V_30_fu_961_p1 = sext_ln1116_7_fu_958_p1;

assign r_V_30_fu_961_p2 = ($signed(r_V_30_fu_961_p0) * $signed(r_V_30_fu_961_p1));

assign r_V_32_fu_1084_p1 = $signed(grp_generic_sincos_12_6_s_fu_282_ap_return_1);

assign r_V_33_fu_1088_p0 = r_V_32_fu_1084_p1;

assign r_V_33_fu_1088_p1 = r_V_32_fu_1084_p1;

assign r_V_33_fu_1088_p2 = ($signed(r_V_33_fu_1088_p0) * $signed(r_V_33_fu_1088_p1));

assign r_V_34_fu_1253_p0 = r_V_33_reg_1852;

assign r_V_34_fu_1253_p1 = r_V_31_reg_1847;

assign r_V_34_fu_1253_p2 = ($signed(r_V_34_fu_1253_p0) * $signed(r_V_34_fu_1253_p1));

assign r_V_35_fu_1263_p1 = $signed(grp_generic_sincos_12_6_s_fu_302_ap_return_1);

assign r_V_36_fu_1267_p0 = r_V_35_fu_1263_p1;

assign r_V_36_fu_1267_p1 = r_V_35_fu_1263_p1;

assign r_V_36_fu_1267_p2 = ($signed(r_V_36_fu_1267_p0) * $signed(r_V_36_fu_1267_p1));

assign r_V_37_fu_1097_p0 = sext_ln1116_12_fu_1094_p1;

assign r_V_37_fu_1097_p1 = sext_ln1116_12_fu_1094_p1;

assign r_V_37_fu_1097_p2 = ($signed(r_V_37_fu_1097_p0) * $signed(r_V_37_fu_1097_p1));

assign r_V_38_fu_1103_p1 = $signed(outsin_V_9_reg_1807);

assign r_V_39_fu_1106_p0 = r_V_38_fu_1103_p1;

assign r_V_39_fu_1106_p1 = r_V_38_fu_1103_p1;

assign r_V_39_fu_1106_p2 = ($signed(r_V_39_fu_1106_p0) * $signed(r_V_39_fu_1106_p1));

assign r_V_41_fu_1124_p1 = $signed(grp_generic_sincos_12_6_s_fu_287_ap_return_1);

assign r_V_42_fu_1128_p0 = r_V_41_fu_1124_p1;

assign r_V_42_fu_1128_p1 = r_V_41_fu_1124_p1;

assign r_V_42_fu_1128_p2 = ($signed(r_V_42_fu_1128_p0) * $signed(r_V_42_fu_1128_p1));

assign r_V_43_fu_1279_p0 = r_V_42_reg_1862;

assign r_V_43_fu_1279_p1 = r_V_40_reg_1857;

assign r_V_43_fu_1279_p2 = ($signed(r_V_43_fu_1279_p0) * $signed(r_V_43_fu_1279_p1));

assign r_V_46_fu_1289_p1 = $signed(grp_generic_sincos_12_6_s_fu_307_ap_return_1);

assign r_V_47_fu_1293_p0 = r_V_46_fu_1289_p1;

assign r_V_47_fu_1293_p1 = r_V_46_fu_1289_p1;

assign r_V_47_fu_1293_p2 = ($signed(r_V_47_fu_1293_p0) * $signed(r_V_47_fu_1293_p1));

assign r_V_48_fu_713_p2 = ($signed(sext_ln1118_1_fu_707_p1) + $signed(sext_ln1118_3_fu_710_p1));

assign r_V_49_fu_733_p2 = ($signed(sext_ln1118_4_fu_719_p1) + $signed(sext_ln1118_5_fu_729_p1));

assign r_V_50_fu_769_p2 = ($signed(sext_ln1118_6_fu_753_p1) + $signed(sext_ln1118_7_fu_765_p1));

assign r_V_51_fu_1154_p0 = r_V_fu_1151_p1;

assign r_V_51_fu_1154_p1 = r_V_fu_1151_p1;

assign r_V_51_fu_1154_p2 = ($signed(r_V_51_fu_1154_p0) * $signed(r_V_51_fu_1154_p1));

assign r_V_52_fu_791_p2 = ($signed(13'd0) - $signed(r_V_5_fu_788_p1));

assign r_V_53_fu_456_p2 = ($signed(sext_ln1118_9_fu_441_p1) - $signed(sext_ln1118_10_fu_452_p1));

assign r_V_54_fu_838_p2 = ($signed(9'd0) - $signed(r_V_8_fu_834_p1));

assign r_V_55_fu_847_p0 = r_V_10_fu_844_p1;

assign r_V_55_fu_847_p1 = r_V_10_fu_844_p1;

assign r_V_55_fu_847_p2 = ($signed(r_V_55_fu_847_p0) * $signed(r_V_55_fu_847_p1));

assign r_V_56_fu_858_p2 = ($signed(sext_ln1118_3_fu_710_p1) - $signed(sext_ln1118_1_fu_707_p1));

assign r_V_58_fu_580_p2 = ($signed(sext_ln1118_9_reg_1631) - $signed(sext_ln1118_2_fu_504_p1));

assign r_V_59_fu_607_p2 = ($signed(sext_ln1118_23_fu_592_p1) - $signed(sext_ln1118_24_fu_603_p1));

assign r_V_5_fu_788_p1 = p_Val2_3_reg_1558_pp0_iter8_reg;

assign r_V_8_fu_834_p1 = $signed(grp_generic_sincos_12_6_s_fu_257_ap_return_0);

assign r_V_fu_1151_p1 = $signed(outsin_V_2_reg_1822);

assign ret_V_13_fu_680_p2 = ($signed(lhs_V_4_fu_676_p1) + $signed(14'd35));

assign ret_V_15_fu_532_p2 = ($signed(lhs_V_5_fu_528_p1) + $signed(14'd44));

assign ret_V_18_fu_698_p2 = ($signed(sext_ln703_12_fu_694_p1) + $signed(9'd27));

assign ret_V_20_fu_1068_p2 = ($signed(ret_V_41_reg_1797) + $signed(24'd438272));

assign ret_V_25_fu_981_p2 = ($signed(sext_ln703_14_fu_978_p1) + $signed(9'd30));

assign ret_V_30_fu_994_p0 = ret_V_37_reg_1691_pp0_iter9_reg;

assign ret_V_30_fu_994_p2 = ($signed(ret_V_30_fu_994_p0) * $signed('hB));

assign ret_V_31_fu_743_p2 = ($signed(sext_ln703_1_fu_739_p1) + $signed(r_V_48_fu_713_p2));

assign ret_V_32_fu_779_p2 = ($signed(ret_V_31_fu_743_p2) - $signed(sext_ln703_2_fu_775_p1));

assign ret_V_33_fu_419_p2 = ($signed(grp_fu_1404_p3) + $signed(18'd3200));

assign ret_V_34_fu_1172_p2 = ($signed(grp_fu_1531_p4) + $signed(sext_ln728_1_fu_1168_p1));

assign ret_V_35_fu_800_p2 = ($signed(r_V_52_fu_791_p2) - $signed(sext_ln703_5_fu_797_p1));

assign ret_V_36_fu_1373_p2 = ($signed(mul_ln1192_2_reg_1922) + $signed(48'd277626686013440));

assign ret_V_37_fu_644_p2 = ($signed(lhs_V_3_reg_1656_pp0_iter7_reg) - $signed(rhs_V_3_fu_641_p1));

assign ret_V_38_fu_522_p2 = ($signed(lhs_V_3_fu_494_p1) - $signed(rhs_V_4_fu_519_p1));

assign ret_V_40_fu_1231_p2 = ($signed(sub_ln700_1_fu_1210_p2) + $signed(sext_ln728_5_fu_1227_p1));

assign ret_V_44_fu_1343_p2 = ($signed(mul_ln1192_4_reg_1912) + $signed(60'd1135470056050786304));

assign ret_V_47_fu_619_p2 = (add_ln1192_20_fu_613_p2 + 18'd1536);

assign ret_V_48_fu_1358_p2 = ($signed(mul_ln1192_6_reg_1917) + $signed(54'd17737321579282432));

assign ret_V_9_fu_1019_p2 = ($signed(r_V_55_reg_1766) + $signed(sext_ln728_3_fu_1015_p1));

assign ret_V_fu_806_p2 = (ret_V_35_fu_800_p2 + 13'd207);

assign rhs_V_1_fu_819_p3 = {{outsin_V_10_reg_1713}, {6'd0}};

assign rhs_V_2_fu_864_p3 = {{r_V_56_fu_858_p2}, {6'd0}};

assign rhs_V_3_fu_641_p1 = p_Val2_4_reg_1551_pp0_iter7_reg;

assign rhs_V_4_fu_519_p1 = p_Val2_21_reg_1599_pp0_iter1_reg;

assign rhs_V_5_fu_1219_p3 = {{grp_generic_sincos_12_6_s_fu_297_ap_return_0}, {36'd0}};

assign rhs_V_fu_1160_p3 = {{r_V_51_fu_1154_p2}, {6'd0}};

assign sext_ln1116_12_fu_1094_p1 = $signed(ret_V_25_reg_1802);

assign sext_ln1116_7_fu_958_p1 = $signed(ret_V_18_reg_1746);

assign sext_ln1118_10_fu_452_p1 = $signed(shl_ln1118_4_fu_445_p3);

assign sext_ln1118_15_fu_920_p1 = r_V_24_reg_1730;

assign sext_ln1118_16_fu_538_p1 = $signed(ret_V_15_fu_532_p2);

assign sext_ln1118_19_fu_473_p1 = p_Val2_21_reg_1599;

assign sext_ln1118_1_fu_707_p1 = p_Val2_3_reg_1558_pp0_iter8_reg;

assign sext_ln1118_23_fu_592_p1 = $signed(shl_ln1118_7_fu_585_p3);

assign sext_ln1118_24_fu_603_p1 = $signed(shl_ln1118_8_fu_596_p3);

assign sext_ln1118_2_fu_504_p1 = shl_ln_fu_497_p3;

assign sext_ln1118_3_fu_710_p1 = shl_ln_reg_1661_pp0_iter8_reg;

assign sext_ln1118_4_fu_719_p1 = outsin_V_reg_1696;

assign sext_ln1118_5_fu_729_p1 = $signed(shl_ln1118_1_fu_722_p3);

assign sext_ln1118_6_fu_753_p0 = grp_generic_sincos_12_6_s_fu_252_ap_return_1;

assign sext_ln1118_6_fu_753_p1 = sext_ln1118_6_fu_753_p0;

assign sext_ln1118_7_fu_765_p1 = $signed(shl_ln1118_2_fu_757_p3);

assign sext_ln1118_9_fu_441_p1 = $signed(shl_ln1118_3_fu_434_p3);

assign sext_ln1118_fu_881_p1 = r_V_19_fu_1489_p2;

assign sext_ln1192_6_fu_877_p1 = $signed(rhs_V_2_fu_864_p3);

assign sext_ln703_12_fu_694_p1 = $signed(grp_generic_sincos_12_6_s_fu_247_ap_return_0);

assign sext_ln703_14_fu_978_p1 = outcos_V_10_reg_1718;

assign sext_ln703_1_fu_739_p1 = $signed(r_V_49_fu_733_p2);

assign sext_ln703_2_fu_775_p1 = $signed(r_V_50_fu_769_p2);

assign sext_ln703_5_fu_797_p1 = $signed(outcos_V_9_reg_1703);

assign sext_ln728_1_fu_1168_p1 = $signed(rhs_V_fu_1160_p3);

assign sext_ln728_3_fu_1015_p1 = $signed(lhs_V_1_fu_1008_p3);

assign sext_ln728_5_fu_1227_p1 = $signed(rhs_V_5_fu_1219_p3);

assign sext_ln728_fu_416_p1 = p_Val2_3_reg_1558;

assign shl_ln1118_1_fu_722_p3 = {{outsin_V_reg_1696}, {2'd0}};

assign shl_ln1118_2_fu_757_p1 = grp_generic_sincos_12_6_s_fu_252_ap_return_1;

assign shl_ln1118_2_fu_757_p3 = {{shl_ln1118_2_fu_757_p1}, {2'd0}};

assign shl_ln1118_3_fu_434_p3 = {{p_Val2_3_reg_1558}, {5'd0}};

assign shl_ln1118_4_fu_445_p3 = {{p_Val2_3_reg_1558}, {3'd0}};

assign shl_ln1118_5_fu_884_p3 = {{r_V_19_fu_1489_p2}, {2'd0}};

assign shl_ln1118_6_fu_923_p3 = {{r_V_24_reg_1730}, {2'd0}};

assign shl_ln1118_7_fu_585_p3 = {{p_Val2_21_reg_1599_pp0_iter1_reg}, {5'd0}};

assign shl_ln1118_8_fu_596_p3 = {{p_Val2_21_reg_1599_pp0_iter1_reg}, {2'd0}};

assign shl_ln1_fu_1047_p3 = {{add_ln700_1_reg_1782}, {12'd0}};

assign shl_ln700_1_fu_1203_p3 = {{sub_ln700_reg_1837}, {12'd0}};

assign shl_ln703_fu_853_p2 = r_V_16_fu_1481_p2 << 24'd2;

assign shl_ln_fu_497_p3 = {{p_Val2_3_reg_1558_pp0_iter1_reg}, {2'd0}};

assign sub_ln1192_fu_872_p2 = ($signed(r_V_16_fu_1481_p2) - $signed(shl_ln703_fu_853_p2));

assign sub_ln700_1_fu_1210_p2 = (shl_ln700_1_fu_1203_p3 - mul_ln700_3_reg_1842);

assign sub_ln700_fu_1054_p2 = (shl_ln1_fu_1047_p3 - mul_ln700_1_fu_1041_p2);

assign sub_ln703_fu_508_p2 = ($signed(p_Val2_10_reg_1542_pp0_iter1_reg) - $signed(p_Val2_2_reg_1571_pp0_iter1_reg));

assign y_0_V = trunc_ln708_1_reg_1867_pp0_iter13_reg;

assign y_1_V = {{ret_V_36_fu_1373_p2[47:36]}};

assign y_2_V = trunc_ln708_5_reg_1882_pp0_iter13_reg;

assign y_3_V = trunc_ln708_8_reg_1927;

assign y_4_V = trunc_ln708_11_reg_1932;

always @ (posedge ap_clk) begin
    sext_ln1118_9_reg_1631[4:0] <= 5'b00000;
    shl_ln_reg_1661[1:0] <= 2'b00;
    shl_ln_reg_1661_pp0_iter3_reg[1:0] <= 2'b00;
    shl_ln_reg_1661_pp0_iter4_reg[1:0] <= 2'b00;
    shl_ln_reg_1661_pp0_iter5_reg[1:0] <= 2'b00;
    shl_ln_reg_1661_pp0_iter6_reg[1:0] <= 2'b00;
    shl_ln_reg_1661_pp0_iter7_reg[1:0] <= 2'b00;
    shl_ln_reg_1661_pp0_iter8_reg[1:0] <= 2'b00;
end

endmodule //myproject
