#ifndef __REGMAP_9200_INC__
#define __REGMAP_9200_INC__

// Last update: 20101011

/*
 * Naming rule:
 * 1. For whole group of reserved registers: gXX_reserved[32];
 * 2. For reserved registers inside a group: start from gXX_reserved_0
 * 3. All register names should be in lower case
 * 4. For consequence groups of reserved registers: g171_g182_reserved[12][32];
 * 5. Use module name as register name prefix to avoid conflicts
 * 6. The length of the register name should not exceed 32 characters
 * 7. When naming a register, use underline to separate meaningful words
 * 8. The register name which contains "reserved" should only be used in this file only
 */
	// System
	// Group 0   : Moon 0
		unsigned int stamp;
		unsigned int g0_reserved_0[3];
		unsigned int clk_sel[1];
		unsigned int clk_sel_dtv[1];
		unsigned int sspll_cfg;
		unsigned int g0_reserved_1;
		unsigned int clken[4];
		unsigned int gclken[4];
		unsigned int reset[5];
		//unsigned int atv_reset_dtv;
		unsigned int clk_sel_atv_dtv;
		unsigned int g0_reserved_2_dtv[4];
		unsigned int standby_cfg_dtv;
		unsigned int standby_status_dtv;
		unsigned int hw_cfg_dtv;
		unsigned int global_control_dtv;
		unsigned int clock_status_dtv;
		unsigned int g0_reserved_3_dtv;
	// Group 1   : Moon 1
		unsigned int sft_cfg_0;
		unsigned int sft_cfg_1;
		unsigned int sft_cfg_2;
		unsigned int g1_reserved_0_dtv;
		unsigned int sft_cfg_4_dtv;

		unsigned int sft_cfg_5;
		unsigned int sft_cfg_6;
		unsigned int sft_cfg_7;
		unsigned int sft_cfg_8;
		unsigned int g1_reserved_1_dtv;
		unsigned int sft_cfg_10_dtv;
		unsigned int sft_cfg_11_dtv;
		unsigned int g1_reserved_2_dtv[4];
		unsigned int sft_cfg_16;
		unsigned int sft_cfg_17;
		unsigned int sft_cfg_18;
		unsigned int sft_cfg_19;
		unsigned int sft_cfg_20;
		unsigned int sft_cfg_21;
		unsigned int sft_cfg_22;
		unsigned int sft_cfg_23;
		unsigned int sft_cfg_24;
		unsigned int sft_cfg_25_dtv;
		unsigned int g1_reserved_3_dtv[6];
	// Group 2   : Moon 2
		unsigned int g2_reserved_0_dtv[2];
		unsigned int sft_cfg_34_dtv;
		unsigned int sft_cfg_35_dtv;
		unsigned int sft_cfg_36_dtv;
		unsigned int g2_reserved_1_dtv[2];
		unsigned int sft_cfg_39_dtv;
		unsigned int sft_cfg_40_dtv;
		unsigned int sft_cfg_41_dtv;
		unsigned int sft_cfg_42_dtv;
		unsigned int sft_cfg_43_dtv;
		unsigned int sft_cfg_44_dtv;
		unsigned int sft_cfg_45_dtv;
		unsigned int sft_cfg_46_dtv;
		unsigned int g2_reserved_2_dtv[5];
		unsigned int sft_cfg_52_dtv;
		unsigned int sft_cfg_53_dtv;
		unsigned int g2_reserved_3_dtv;
		unsigned int sft_cfg_55_dtv;
		unsigned int sft_cfg_56_dtv;
		unsigned int sft_cfg_57_dtv;
		unsigned int sft_cfg_58_dtv;
		unsigned int sft_cfg_59_dtv;
		unsigned int sft_cfg_60_dtv;
		unsigned int g2_reserved_4_dtv[3];
	// Group 3   : Moon 3
		unsigned int g3_reserved[32];
	// Group 4   : PAD CTL
		unsigned int pad_ctrl[3];
		unsigned int gpio_first[4];
		unsigned int g4_reserved_0[25];
	// Group 5   : GPIO
		unsigned int gpio_master[4];
		unsigned int gpio_oe[4];
		unsigned int gpio_out[4];
		unsigned int gpio_in[4];
		unsigned int g5_reserved_0[16];
	// Group 6   : Reserved
		unsigned int g6_reserved[32];
	// Group 7   : Reserved
		unsigned int g7_reserved[32];
	// Group 8   : IOP
		unsigned int iop_control;
		unsigned int g8_reserved_0;
		unsigned int iop_bp;
		unsigned int iop_regsel;
		unsigned int iop_regout;
		unsigned int iop_memlimit;
		unsigned int g8_reserved_1[2];
		unsigned int iop_data[12];
		unsigned int iop_base_adr_l;
		unsigned int iop_base_adr_h;
		unsigned int memory_bridge_control;
		unsigned int iop_remap_adr_l;
		unsigned int iop_remap_adr_h;
		unsigned int g8_reserved_2[7];
	// Group 9   : INT 1
		unsigned int intr_l1_flag;
		unsigned int intr_l1_polarity;
		unsigned int intr_l1_edge;
		unsigned int risc0_intr_lx_sel;
		unsigned int risc0_intr_l0_flag;
		unsigned int risc0_intr_l0_polarity;
		unsigned int risc0_intr_l0_edge;
		unsigned int risc0_intr0_mask;
		unsigned int risc0_intr1_mask;
		unsigned int risc0_intr2_mask;
		unsigned int risc0_intr3_mask;
		unsigned int risc0_intr4_mask;
		unsigned int risc0_intr5_mask;
		unsigned int risc1_intr0_mask;
		unsigned int risc1_intr1_mask;
		unsigned int risc1_intr2_mask;
		unsigned int risc1_intr3_mask;
		unsigned int risc1_intr4_mask;
		unsigned int risc1_intr5_mask;
		unsigned int risc0_intr0_masked;
		unsigned int risc0_intr1_masked;
		unsigned int risc0_intr2_masked;
		unsigned int risc0_intr3_masked;
		unsigned int risc0_intr4_masked;
		unsigned int risc0_intr5_masked;
		unsigned int risc1_intr0_masked;
		unsigned int risc1_intr1_masked;
		unsigned int risc1_intr2_masked;
		unsigned int risc1_intr3_masked;
		unsigned int risc1_intr4_masked;
		unsigned int risc1_intr5_masked;
		unsigned int risc1_intr_lx_sel;
	// Group 10  : INT 2
		unsigned int dispatch_a2b;
		unsigned int dispatch_b2a;
		unsigned int intr_src_l0;
		unsigned int intr_src_l1;
		unsigned int risc_ipti;
		unsigned int intr_ctrl_id;
		unsigned int dispatch_c2a;
		unsigned int dispatch_c2b;
		unsigned int intl0_test_mode;
		unsigned int intl1_test_mode;
		unsigned int dsp_intr_lx_sel;
		unsigned int dsp_intr_mask;
		unsigned int dsp_intr_masked;
		unsigned int sd0_msi_flag;
		unsigned int sd0_msi_mask;
		unsigned int sd0_msi_masked;
		unsigned int sd1_msi_flag;
		unsigned int sd1_msi_mask;
		unsigned int sd1_msi_masked;
		unsigned int risc1_intr_l0_flag;
		unsigned int risc1_intr_l0_polarity;
		unsigned int risc1_intr_l0_edge;
		unsigned int g10_reserved_0[10];
	// Group 11  : Test-and-Set
		unsigned int tset[32];
	// Group 12  : STC
		unsigned int stc_15_0;
		unsigned int stc_31_16;
		unsigned int stc_32;
		unsigned int stc_divisor;
		unsigned int rtc_15_0;
		unsigned int rtc_23_16;
		unsigned int rtc_divisor;
		unsigned int stc_config;
		unsigned int timer0_ctrl;
		unsigned int timer0_cnt;
		unsigned int timer1_ctrl;
		unsigned int timer1_cnt;
		unsigned int timerw_ctrl;
		unsigned int timerw_cnt;
		unsigned int g12_reserved_0[2];
		unsigned int timer2_ctrl;
		unsigned int timer2_divisor;
		unsigned int timer2_reload;
		unsigned int timer2_cnt;
		unsigned int timer3_ctrl;
		unsigned int timer3_divisor;
		unsigned int timer3_reload;
		unsigned int timer3_cnt;
		unsigned int stcl_0;
		unsigned int stcl_1;
		unsigned int stcl_2;
		unsigned int atc_0;
		unsigned int atc_1;
		unsigned int atc_2;
		unsigned int g12_reserved_1[2];
	// Group 13  : Reserved
		unsigned int g13_reserved[32];
	// Group 14  : Dummy Master
		unsigned int dummy0_op_mode;
		unsigned int dummy0_addr_base;
		unsigned int dummy0_addr_offset;
		unsigned int dummy0_control;
		unsigned int dummy0_urgent;
		unsigned int dummy0_request_period;
		unsigned int g14_reserved_0;
		unsigned int dummy0_error;
		unsigned int dummy0_runtime_l;
		unsigned int dummy0_runtime_h;
		unsigned int dummy0_datacount_l;
		unsigned int dummy0_datacount_h;
		unsigned int dummy0_mdatacount_l;
		unsigned int dummy0_mdatacount_h;
		unsigned int dummy0_sdatacount_l;
		unsigned int dummy0_sdatacount_h;
		unsigned int dummy1_op_mode;
		unsigned int dummy1_addr_base;
		unsigned int dummy1_addr_offset;
		unsigned int dummy1_control;
		unsigned int dummy1_urgent;
		unsigned int dummy1_request_period;
		unsigned int g14_reserved_1;
		unsigned int dummy1_error;
		unsigned int dummy1_runtime_l;
		unsigned int dummy1_runtime_h;
		unsigned int dummy1_datacount_l;
		unsigned int dummy1_datacount_h;
		unsigned int dummy1_mdatacount_l;
		unsigned int dummy1_mdatacount_h;
		unsigned int dummy1_sdatacount_l;
		unsigned int dummy1_sdatacount_h;
	// Group 15  : Reserved
		unsigned int g15_reserved[32];
	// Group 16  : Reserved
		unsigned int g16_reserved[32];
	// Group 17  : Reserved
		unsigned int g17_reserved[32];
	// Group 18  : UART0
		unsigned int uart0_data;
		unsigned int uart0_lsr;
		unsigned int uart0_msr;
		unsigned int uart0_lcr;
		unsigned int uart0_mcr;
		unsigned int uart0_div_l;
		unsigned int uart0_div_h;
		unsigned int uart0_isc;
		unsigned int uart0_tx_residue;
		unsigned int uart0_rx_residue;
		unsigned int g18_reserved_0[22];
	// Group 19  : UART1
		unsigned int g19_reserved_0[10];
		unsigned int uart1_data;
		unsigned int uart1_lsr;
		unsigned int uart1_msr;
		unsigned int uart1_lcr;
		unsigned int uart1_mcr;
		unsigned int uart1_div_l;
		unsigned int uart1_div_h;
		unsigned int uart1_isc;
		unsigned int uart1_tx_residue;
		unsigned int uart1_rx_residue;
		unsigned int uart1_irda_ctrl;
		unsigned int uart1_irda_sta;
		unsigned int uart1_irsm_isc;
		unsigned int uart1_sm_if;
		unsigned int uart1_sm_ctrl;
		unsigned int uart1_sm_egt;
		unsigned int uart1_sm_clk;
		unsigned int uart1_isu_spare;
		unsigned int g19_reserved_1[4];
	// Group 20  : DPLL 1
		unsigned int dpll0_ctrl;
		unsigned int dpll0_remainder;
		unsigned int dpll0_denominator;
		unsigned int dpll0_divider;
		unsigned int g20_reserved_0[4];
		unsigned int dpll1_ctrl;
		unsigned int dpll1_remainder;
		unsigned int dpll1_denominator;
		unsigned int dpll1_divider;
		unsigned int g20_reserved_1[4];
		unsigned int dpll2_ctrl;
		unsigned int dpll2_remainder;
		unsigned int dpll2_denominator;
		unsigned int dpll2_divider;
		unsigned int g20_reserved_2[4];
		unsigned int dpll3_ctrl;
		unsigned int dpll3_remainder;
		unsigned int dpll3_denominator;
		unsigned int dpll3_divider;
		unsigned int g20_reserved_3[4];
	// Group 21  : Reserved
		unsigned int g21_reserved[32];
	// Group 22  : SPI
		unsigned int spi_control;
		unsigned int spi_wait_cyc;
		unsigned int spi_custom_cmd;
		unsigned int spi_addr_l;
		unsigned int spi_addr_h;
		unsigned int spi_data_l;
		unsigned int spi_data_h;
		unsigned int spi_status;
		unsigned int spi_cfg[9];
		unsigned int spi_cust_cmd_2;
		unsigned int spi_data_64;
		unsigned int spi_buf_addr;
		unsigned int spi_status_2;
		unsigned int spi_status_3;
		unsigned int g22_reserved_0[10];
	// Group 23  : Reserved
		unsigned int g23_reserved[32];
	// Group 24  : CB_SWITCH
		unsigned int cbus_wdog_ctl;
		unsigned int cbus_wdog_sel;
		unsigned int cbus_wdog_status;
		unsigned int cbus_unmap_mid;
		unsigned int cbus_unmap_addr;
		unsigned int cbus_dec_wdog_set;
		unsigned int cbus_dec_wdog_cmd_info;
		unsigned int cbus_dec_wdog_data_info;
		unsigned int cbus_unmap_region0_start;
		unsigned int cbus_unmap_region0_end;
		unsigned int cbus_unmap_region1_start;
		unsigned int cbus_unmap_region1_end;
		unsigned int g24_reserved_0;
		unsigned int cbus_ma_long_use_cnt_mb_0;
		unsigned int cbus_mb_long_use_cnt_mb_0;
		unsigned int cbus_mc_long_use_cnt_mb_0;
		unsigned int cbus_md_long_use_cnt_mb_0;
		unsigned int cbus_mx_long_use_cnt_mb_0;
		unsigned int cbus_all_long_use_cnt_mb_0;
		unsigned int cbus_ma_long_use_cnt_mb_1;
		unsigned int cbus_mb_long_use_cnt_mb_1;
		unsigned int cbus_mc_long_use_cnt_mb_1;
		unsigned int cbus_md_long_use_cnt_mb_1;
		unsigned int cbus_mx_long_use_cnt_mb_1;
		unsigned int cbus_all_long_use_cnt_mb_1;
		unsigned int cbus_arb_cnt_set_mb_0;
		unsigned int cbus_arb_cnt_set_mbl;
		unsigned int cbus_m0_bdwh_reg;
		unsigned int cbus_m1_bdwh_reg;
		unsigned int cbus_m2_bdwh_reg;
		unsigned int cbus_m4_bdwh_reg;
		unsigned int cbus_mx_type;
	// Group 25 : PERI_BG GRP
		unsigned int peri_globe_ctrl;
		unsigned int peri_page;
		unsigned int peri_mon0_setting;
		unsigned int peri_mon1_setting;
		unsigned int peri_m0_setting;
		unsigned int peri_m1_setting;
		unsigned int peri_m2_setting;
		unsigned int peri_m3_setting;
		unsigned int peri_m4_setting;
		unsigned int peri_m5_setting;
		unsigned int peri_m6_setting;
		unsigned int peri_m7_setting;
		unsigned int peri_m8_setting;
		unsigned int peri_m9_setting;
		unsigned int g25_reserved_0[18];
	// Group 26 : CB_DMA GRP
		unsigned int dma_version;
		unsigned int dma_config;
		unsigned int dma_length;
		unsigned int dma_src;
		unsigned int dma_dst;
		unsigned int dma_int_flag;
		unsigned int dma_int_en;
		unsigned int dma_memset_value;
		unsigned int g26_reserved_0[24];
	// Group 27 : Reserved
		unsigned int g27_reserved[32];
	// Group 28 : Reserved
		unsigned int g28_reserved[32];
	// Group 29 : Reserved
		unsigned int g29_reserved[32];
	// Group 30 : Reserved
		unsigned int g30_reserved[32];
	// Group 31 : MBAR0 GRP
		unsigned int mbar0_globe_mode;
		unsigned int mbar0_m_setting[28];
		unsigned int mbar0_globe_setting;
		unsigned int mbar0_page_setting;
		unsigned int mbar0_mon_setting;
	// Group 32 : Reserved
		unsigned int g32_reserved[32];
	// Group 33  : SDCTRL A 1
		unsigned int sd0_ver_0;
		unsigned int g33_reserved_0;
		unsigned int sd0_sys_config_1;
		unsigned int sd0_sys_config_2;
		unsigned int sd0_sys_config_3;
		unsigned int sd0_sdram_cfg;
		unsigned int sd0_config[2];
		unsigned int sd0_asref_0;
		unsigned int sd0_aref_1;
		unsigned int sd0_sref_1;
		unsigned int sd0_par_latency;
		unsigned int sd0_par_interval;
		unsigned int sd0_par_timing[4];
		unsigned int sd0_mrs_cfg;
		unsigned int sd0_mrs_trg;
		unsigned int sd0_odt_cfg;
		unsigned int sd0_int;
		unsigned int sd0_int_mask;
		unsigned int sd0_add_merr;
		unsigned int sd0_wire_merr;
		unsigned int sd0_mrs[2];
		unsigned int g33_reserved_1[3];
		unsigned int sd0_scpp_ctrl;
		unsigned int sd0_misc_0;
		unsigned int g33_reserved_2;
	// Group 34  : SDCTRL A 2
		unsigned int sd0_ver_1;
		unsigned int sd0_mon_ctrl;
		unsigned int sd0_mon_status;
		unsigned int sd0_mon1_type;
		unsigned int sd0_mon1_start_addr;
		unsigned int sd0_mon1_addr_offset;
		unsigned int sd0_mon1_hit_mb_addr;
		unsigned int sd0_mon1_hit_status;
		unsigned int sd0_mon2_type;
		unsigned int sd0_mon2_start_addr;
		unsigned int sd0_mon2_addr_offset;
		unsigned int sd0_mon2_hit_mb_addr;
		unsigned int sd0_mon2_hit_status;
		unsigned int sd0_mon3_type;
		unsigned int sd0_mon3_start_addr;
		unsigned int sd0_mon3_addr_offset;
		unsigned int sd0_mon3_hit_mb_addr;
		unsigned int sd0_mon3_hit_status;
		unsigned int sd0_mon4_type;
		unsigned int sd0_mon4_start_addr;
		unsigned int sd0_mon4_addr_offset;
		unsigned int sd0_mon4_hit_mb_addr;
		unsigned int sd0_mon4_hit_status;
		unsigned int sd0_chksum_cfg;
		unsigned int sd0_chksum_rdata;
		unsigned int sd0_chksum_wdata;
		unsigned int g34_reserved_0[6];
	// Group 35  : SDCTRL A 3
		unsigned int sd0_ver_2;
		unsigned int sd0_pad_ctrl_1;
		unsigned int sd0_pad_ctrl_2;
		unsigned int sd0_pad_ctrl_3;
		unsigned int sd0_pad_ctrl_4;
		unsigned int sd0_phy_ctrl_1;
		unsigned int sd0_phy_ctrl_2;
		unsigned int sd0_phy_ctrl_3;
		unsigned int sd0_phy_ctrl_4;
		unsigned int sd0_phy_ctrl_5;
		unsigned int sd0_phy_ctrl_6;
		unsigned int sd0_phy_ctrl_7;
		unsigned int sd0_phy_ctrl_8;
		unsigned int sd0_phy_ctrl_9;
		unsigned int sd0_phy_ctrl_10;
		unsigned int sd0_phy_ctrl_11;
		unsigned int sd0_phy_ctrl_12;
		unsigned int sd0_phy_ctrl_13;
		unsigned int sd0_phy_ctrl_14;
		unsigned int sd0_phy_ctrl_15;
		unsigned int sd0_phy_ctrl_16;
		unsigned int g35_reserved_0[11];
	// Group 36 ~ Group 39 : 2D Bridge A
		unsigned int bg_2d0_index[128];
	// Group 40  : L2 Cache A 0
		unsigned int l2c0_ctrl_ver_0;
		unsigned int l2c0_type_config;
		unsigned int l2c0_chk_option;
		unsigned int l2c0_mcb_id;
		unsigned int l2c0_int;
		unsigned int l2c0_rgst_bus_chk;
		unsigned int l2c0_mcb_adr_conf_rec[3];
		unsigned int l2c0_mb_adr_conf_rec[3];
		unsigned int l2c0_mb_cmd_err_rec[3];
		unsigned int l2c0_mcb_cmd_err_rec[3];
		unsigned int l2c0_rgst_acc_tag[3];
		unsigned int l2c0_rgst_acc_cache[3];
		unsigned int l2c0_cache_err_code;
		unsigned int l2c0_bg2d_err_rec[2];
		unsigned int l2c0_mb_exc_addr1;
		unsigned int l2c0_mb_exc_addr2;
		unsigned int g40_reserved_0[3];
	// Group 41  : L2 Cache A 1
		unsigned int l2c0_ctrl_ver_1;
		unsigned int l2c0_hit_prof[3];
		unsigned int l2c0_hit_prof_result[8];
		unsigned int l2c0_hit_prof_3;
		unsigned int g41_reserved_0[19];
	// Group 42  : L2 Cache A 2
		unsigned int l2c0_ctrl_ver_2;
		unsigned int sd0_trimmer_cfg_basic;
		unsigned int sd0_trimmer_cfg_len;
		unsigned int sd0_trimmer_cfg_pri;
		unsigned int sd0_trimmer_cfg_cmd_bl;
		unsigned int sd0_trimmer_cfg_adr_data;
		unsigned int sd0_trimmer_cfg_ind[2];
		unsigned int sd0_trimmer_cfg_ina;
		unsigned int sd0_trimmer_err_rec_chk;
		unsigned int sd0_trimmer_err_rec_data_0;
		unsigned int sd0_trimmer_err_data_1;
		unsigned int sd0_trimmer_err_rec_datal[2];
		unsigned int sd0_trimmer_err_rec_datan[2];
		unsigned int sd0_trimmer_exp_rec_data[2];
		unsigned int sd0_trimmer_exp_rec_datal[2];
		unsigned int sd0_trimmer_exp_rec_datan[2];
		unsigned int sd0_trimmer_err_rec_no;
		unsigned int sd0_trimmer_err_rec_rpt;
		unsigned int g42_reserved_0[8];
	// Group 43  : Reserved
		unsigned int g43_reserved[32];
	// Group 44  : Reserved
		unsigned int mbar1_globe_mode;
		unsigned int mbar1_m_setting[28];
		unsigned int mbar1_globe_setting;
		unsigned int mbar1_page_setting;
		unsigned int mbar1_mon_setting;
	// Group 45  : Reserved
		unsigned int g45_reserved[32];
	// Group 46  : SDCTRL B 1
		unsigned int sd1_ver_0;
		unsigned int g46_reserved_0;
		unsigned int sd1_sys_config_1;
		unsigned int sd1_sys_config_2;
		unsigned int sd1_sys_config_3;
		unsigned int sd1_sdram_cfg;
		unsigned int sd1_config[2];
		unsigned int sd1_asref_0;
		unsigned int sd1_aref_1;
		unsigned int sd1_sref_1;
		unsigned int sd1_par_latency;
		unsigned int sd1_par_interval;
		unsigned int sd1_par_timing[4];
		unsigned int sd1_mrs_cfg;
		unsigned int sd1_mrs_trg;
		unsigned int sd1_odt_cfg;
		unsigned int sd1_int;
		unsigned int sd1_int_mask;
		unsigned int sd1_add_merr;
		unsigned int sd1_wire_merr;
		unsigned int sd1_mrs[2];
		unsigned int g46_reserved_1[3];
		unsigned int sd1_scpp_ctrl;
		unsigned int sd1_misc_0;
		unsigned int g46_reserved_2;
	// Group 47  : SDCTRL B 2
		unsigned int sd1_ver_1;
		unsigned int sd1_mon_ctrl;
		unsigned int sd1_mon_status;
		unsigned int sd1_mon1_type;
		unsigned int sd1_mon1_start_addr;
		unsigned int sd1_mon1_addr_offset;
		unsigned int sd1_mon1_hit_mb_addr;
		unsigned int sd1_mon1_hit_status;
		unsigned int sd1_mon2_type;
		unsigned int sd1_mon2_start_addr;
		unsigned int sd1_mon2_addr_offset;
		unsigned int sd1_mon2_hit_mb_addr;
		unsigned int sd1_mon2_hit_status;
		unsigned int sd1_mon3_type;
		unsigned int sd1_mon3_start_addr;
		unsigned int sd1_mon3_addr_offset;
		unsigned int sd1_mon3_hit_mb_addr;
		unsigned int sd1_mon3_hit_status;
		unsigned int sd1_mon4_type;
		unsigned int sd1_mon4_start_addr;
		unsigned int sd1_mon4_addr_offset;
		unsigned int sd1_mon4_hit_mb_addr;
		unsigned int sd1_mon4_hit_status;
		unsigned int sd1_chksum_cfg;
		unsigned int sd1_chksum_rdata;
		unsigned int sd1_chksum_wdata;
		unsigned int g47_reserved_0[6];
	// Group 48  : SDCTRL B 3
		unsigned int sd1_ver_2;
		unsigned int sd1_pad_ctrl_1;
		unsigned int sd1_pad_ctrl_2;
		unsigned int sd1_pad_ctrl_3;
		unsigned int sd1_pad_ctrl_4;
		unsigned int sd1_phy_ctrl_1;
		unsigned int sd1_phy_ctrl_2;
		unsigned int sd1_phy_ctrl_3;
		unsigned int sd1_phy_ctrl_4;
		unsigned int sd1_phy_ctrl_5;
		unsigned int sd1_phy_ctrl_6;
		unsigned int sd1_phy_ctrl_7;
		unsigned int sd1_phy_ctrl_8;
		unsigned int sd1_phy_ctrl_9;
		unsigned int sd1_phy_ctrl_10;
		unsigned int sd1_phy_ctrl_11;
		unsigned int sd1_phy_ctrl_12;
		unsigned int sd1_phy_ctrl_13;
		unsigned int sd1_phy_ctrl_14;
		unsigned int sd1_phy_ctrl_15;
		unsigned int sd1_phy_ctrl_16;
		unsigned int g48_reserved_0[11];
	// Group 49 ~ Group 52 : 2D Bridge B
		unsigned int bg_2d1_index[128];
	// Group 53  : L2 Cache B 0
		unsigned int l2c1_ctrl_ver_0;
		unsigned int l2c1_type_config;
		unsigned int l2c1_chk_option;
		unsigned int l2c1_mcb_id;
		unsigned int l2c1_int;
		unsigned int l2c1_rgst_bus_chk;
		unsigned int l2c1_mcb_adr_conf_rec[3];
		unsigned int l2c1_mb_adr_conf_rec[3];
		unsigned int l2c1_mb_cmd_err_rec[3];
		unsigned int l2c1_mcb_cmd_err_rec[3];
		unsigned int l2c1_rgst_acc_tag[3];
		unsigned int l2c1_rgst_acc_cache[3];
		unsigned int l2c1_cache_err_code;
		unsigned int l2c1_bg2d_err_rec[2];
		unsigned int l2c1_mb_exc_addr1;
		unsigned int l2c1_mb_exc_addr2;
		unsigned int g53_reserved_0[3];
	// Group 54  : L2 Cache B 1
		unsigned int l2c1_ctrl_ver_1;
		unsigned int l2c1_hit_prof[3];
		unsigned int l2c1_hit_prof_result[8];
		unsigned int l2c1_hit_prof_3;
		unsigned int g54_reserved_0[19];
	// Group 55  : L2 Cache B 2
		unsigned int l2c1_ctl_ver_2;
		unsigned int sd1_trimmer_cfg_basic;
		unsigned int sd1_trimmer_cfg_len;
		unsigned int sd1_trimmer_cfg_pri;
		unsigned int sd1_trimmer_cfg_cmd_bl;
		unsigned int sd1_trimmer_cfg_adr_data;
		unsigned int sd1_trimmer_cfg_ind[2];
		unsigned int sd1_trimmer_cfg_ina;
		unsigned int sd1_trimmer_err_rec_chk;
		unsigned int sd1_trimmer_err_rec_data_0;
		unsigned int sd1_trimmer_err_data_1;
		unsigned int sd1_trimmer_err_rec_datal[2];
		unsigned int sd1_trimmer_err_rec_datan[2];
		unsigned int sd1_trimmer_exp_rec_data[2];
		unsigned int sd1_trimmer_exp_rec_datal[2];
		unsigned int sd1_trimmer_exp_rec_datan[2];
		unsigned int sd1_trimmer_err_rec_no;
		unsigned int sd1_trimmer_err_rec_rpt;
		unsigned int g55_reserved_0[8];

	// Audio
	// Group 56  : DSP DMA
		unsigned int dsp_dma0_sram_addr;
		unsigned int dsp_dma0_dram_addr;
		unsigned int dsp_dma0_txsize;
		unsigned int dsp_dma0_control;
		unsigned int dsp_dma0_status;
		unsigned int dsp_dma1_sram_addr;
		unsigned int dsp_dma1_dram_addr;
		unsigned int dsp_dma1_txsize;
		unsigned int dsp_dma1_control;
		unsigned int dsp_dma1_status;
		unsigned int dsp_dma2_sram_addr;
		unsigned int dsp_dma2_dram_addr;
		unsigned int dsp_dma2_txsize;
		unsigned int dsp_dma2_control;
		unsigned int dsp_dma2_status;
		unsigned int g56_reserved_0[2];
		unsigned int dsp_inst_page[8];
		unsigned int dsp_data_page;
		unsigned int dsp_rom_page;
		unsigned int g56_reserved_1[5];
	// Group 57  : RDIF / DSP TIMER
		unsigned int rdif_ctrl;
		unsigned int rdif_int_ctrl;
		unsigned int rdif_vint_vector;
		unsigned int rdif_code_key;
		unsigned int dsp_status;
		unsigned int rdif_cfg;
		unsigned int rdif_oh_ctrl;
		unsigned int dsp_error_status;
		unsigned int dsp_timer_ctrl;
		unsigned int dsp_tcount;
		unsigned int dsp_tperiod;
		unsigned int dsp_timer_status;
		unsigned int g57_reserved_0[4];
		unsigned int dram_inst_page0_len;
		unsigned int dram_inst_page1_len;
		unsigned int dram_inst_page2_len;
		unsigned int dram_inst_page3_len;
		unsigned int dram_inst_page4_len;
		unsigned int dram_inst_page5_len;
		unsigned int dram_inst_page6_len;
		unsigned int dram_inst_page7_len;
		unsigned int dram_data_page_len;
		unsigned int dram_rom_page_len;
		unsigned int g57_reserved_1[6];
	// Group 58  : DSP MONITOR / DEBUGGER
		unsigned int dsp_monitor_trigger;
		unsigned int g58_reserved_0;
		unsigned int dsp_cycle;
		unsigned int dsp_dma_cnt;
		unsigned int dsp_cache_nseq_cnt;
		unsigned int dsp_dma_cycle;
		unsigned int dsp_max_dma_cycle;
		unsigned int dsp_min_dma_cycle;
		unsigned int dsp_cache_acc_cycle;
		unsigned int dsp_dma_status;
		unsigned int dsp_error;
		unsigned int g58_reserved_1[5];
		unsigned int ocm_inst_reg;
		unsigned int ocm_cntl_reg;
		unsigned int ocm_stat_reg;
		unsigned int g58_reserved_2;
		unsigned int ocm_data_reg[8];
		unsigned int g58_reserved_3[4];
	// Group 59  : DSP MAIL BOX
		unsigned int dsp_port[32];
	// Group 60  : AUD reg 0
		unsigned int audif_ctrl;
		unsigned int aud_enable;
		unsigned int pcm_cfg;
		unsigned int i2s_mute_flag_ctrl;
		unsigned int ext_adc_cfg;
		unsigned int adac_qae377_ctrl;
		unsigned int g60_reserved_0;
		unsigned int adc_in_path_switch;
		unsigned int g60_reserved_1[2];
		unsigned int iec_cfg;
		unsigned int iec0_valid_out;
		unsigned int iec0_par0_out;
		unsigned int iec0_par1_out;
		unsigned int iec1_valid_out;
		unsigned int iec1_par0_out;
		unsigned int iec1_par1_out;
		unsigned int iec0_rx_debug_info;
		unsigned int iec0_valid_in;
		unsigned int iec0_par0_in;
		unsigned int iec0_par1_in;
		unsigned int iec1_rx_debug_info;
		unsigned int iec1_valid_in;
		unsigned int iec1_par0_in;
		unsigned int iec1_par1_in;
		unsigned int iec2_rx_debug_info;
		unsigned int iec2_valid_in;
		unsigned int iec2_par0_in;
		unsigned int iec2_par1_in;
		unsigned int g60_reserved_2[3];
	// Group 61  : AUD reg 1
		unsigned int adcp_ch_enable;
		unsigned int adcp_fubypass;
		unsigned int adcp_mode_ctrl;
		unsigned int adcp_init_ctrl;
		unsigned int adcp_coeff_din;
		unsigned int adcp_agc_cfg;
		unsigned int g61_reserved_0;
		unsigned int adcp_gain[2];
		unsigned int g61_reserved_1[2];
		unsigned int adcp_risc_gain;
		unsigned int adcp_mic_l;
		unsigned int adcp_mic_r;
		unsigned int adcp_agc_gain;
		unsigned int adgain;
		unsigned int aud_apt_reset;
		unsigned int aud_apt_data;
		unsigned int aud_apt_parameter;
		unsigned int g61_reserved_2;
		unsigned int aud_audhwya;
		unsigned int aud_inc_0;
		unsigned int aud_delta_0;
		unsigned int aud_fifo_enable;
		unsigned int aud_fifo_mode;
		unsigned int aud_fifo_support;
		unsigned int aud_fifo_reset;
		unsigned int aud_chk_ctrl;
		unsigned int aud_checksum_data;
		unsigned int aud_chk_tcnt;
		unsigned int aud_embedded_input_ctrl;
		unsigned int aud_misc_ctrl;
	// Group 62  : AUD reg 2
		unsigned int aud_ext_dac_xck_cfg;
		unsigned int aud_ext_dac_bck_cfg;
		unsigned int aud_iec0_bclk_cfg;
		unsigned int aud_ext_adc_xck_cfg;
		unsigned int aud_ext_adc_bck_cfg;
		unsigned int g62_reserved_0[2];
		unsigned int aud_int_dac_xck_cfg;
		unsigned int aud_int_dac_bck_cfg;
		unsigned int aud_iec1_bclk_cfg;
		unsigned int g62_reserved_1;
		unsigned int aud_pcm_iec_bclk_cfg;
		unsigned int g62_reserved_2[15];
		unsigned int aud_recovery_ctrl;
		unsigned int pcm_iec_par0_out;
		unsigned int pcm_iec_par1_out;
		unsigned int dmactrl_cnt_inc_1;
		unsigned int dmactrl_cnt_delta_1;
	// Group 63  : AUD reg 3
		unsigned int g63_reserved[32];
	// Group 64  : AUD DMA 0
		unsigned int aud_a0_base;
		unsigned int aud_a0_length;
		unsigned int aud_a0_ptr;
		unsigned int aud_a0_cnt;
		unsigned int aud_a1_base;
		unsigned int aud_a1_length;
		unsigned int aud_a1_ptr;
		unsigned int aud_a1_cnt;
		unsigned int aud_a2_base;
		unsigned int aud_a2_length;
		unsigned int aud_a2_ptr;
		unsigned int aud_a2_cnt;
		unsigned int aud_a3_base;
		unsigned int aud_a3_length;
		unsigned int aud_a3_ptr;
		unsigned int aud_a3_cnt;
		unsigned int aud_a4_base;
		unsigned int aud_a4_length;
		unsigned int aud_a4_ptr;
		unsigned int aud_a4_cnt;
		unsigned int aud_a5_base;
		unsigned int aud_a5_length;
		unsigned int aud_a5_ptr;
		unsigned int aud_a5_cnt;
		unsigned int aud_a6_base;
		unsigned int aud_a6_length;
		unsigned int aud_a6_ptr;
		unsigned int aud_a6_cnt;
		unsigned int aud_a7_base;
		unsigned int aud_a7_length;
		unsigned int aud_a7_ptr;
		unsigned int aud_a7_cnt;
	// Group 65  : AUD DMA 1
		unsigned int g65_reserved_0[4];
		unsigned int aud_a9_base;
		unsigned int aud_a9_length;
		unsigned int aud_a9_ptr;
		unsigned int aud_a9_cnt;
		unsigned int aud_a10_base;
		unsigned int aud_a10_length;
		unsigned int aud_a10_ptr;
		unsigned int aud_a10_cnt;
		unsigned int g65_reserved_1[4];
		unsigned int aud_a12_base;
		unsigned int aud_a12_length;
		unsigned int aud_a12_ptr;
		unsigned int aud_a12_cnt;
		unsigned int aud_a13_base;
		unsigned int aud_a13_length;
		unsigned int aud_a13_ptr;
		unsigned int aud_a13_cnt;
		unsigned int aud_a14_base;
		unsigned int aud_a14_length;
		unsigned int aud_a14_ptr;
		unsigned int aud_a14_cnt;
		unsigned int g65_reserved_2[4];
	// Group 66  : AUD
		unsigned int g66_reserved[32];
	// Group 67  : AUD GRM
		unsigned int aud_grm_master_gain;
		unsigned int aud_grm_gain_control_0;
		unsigned int aud_grm_gain_control_1;
		unsigned int aud_grm_gain_control_2;
		unsigned int aud_grm_gain_control_3;
		unsigned int aud_grm_gain_control_4;
		unsigned int aud_grm_mix_control_0;
		unsigned int aud_grm_mix_control_1;
		unsigned int aud_grm_mix_control_2;
		unsigned int aud_grm_switch_0;
		unsigned int aud_grm_switch_1;
		unsigned int aud_grm_switch_int;
		unsigned int aud_grm_delta_volume;
		unsigned int aud_grm_delta_ramp_pcm;
		unsigned int aud_grm_delta_ramp_risc;
		unsigned int aud_grm_delta_ramp_linein;
		unsigned int aud_grm_other;
		unsigned int aud_grm_gain_control_5;
		unsigned int aud_grm_gain_control_6;
		unsigned int aud_grm_gain_control_7;
		unsigned int aud_grm_gain_control_8;
		unsigned int g67_reserved_0[11];
	// Group 68  : AUD
		unsigned int g68_reserved[32];
	// Group 69  : Reserved for SACD
		unsigned int g69_reserved[32];
	// Group 70  : AUD 11
		unsigned int g70_reserved[32];
	// Group 71  : AUD 12
		unsigned int g71_reserved[32];
	// Group 72  : APP REG 0
		unsigned int app_reset;
		unsigned int app_apphwya;
		unsigned int app_chmode;
		unsigned int app_enablebypass;
		unsigned int app_swt_ctrl;
		unsigned int app_status;
		unsigned int app_initmode;
		unsigned int app_initenable;
		unsigned int coeff_idx;
		unsigned int coeff_din;
		unsigned int app_in_data_flag;
		unsigned int g72_reserved_0[2];
		unsigned int smt_mode;
		unsigned int app_coeffdout;
		unsigned int g72_reserved_1;
		unsigned int app_checksum;
		unsigned int app_state_reprot[2];
		unsigned int g72_reserved_2[2];
		unsigned int app_debugfunc;
		unsigned int mes_rptindex;
		unsigned int mes_report;
		unsigned int app_recovery;
		unsigned int g72_reserved_3[3];
		unsigned int app_fifo_debug_func;
		unsigned int app_fifo_debug_data;
		unsigned int app_cnt_inc;
		unsigned int app_delta;
	// Group 73  : APP REG 1
		unsigned int eq_control;
		unsigned int sp_bandidx;
		unsigned int sp_bandout;
		unsigned int sp_ok;
		unsigned int sp_chidx;
		unsigned int aceq_threshold;
		unsigned int app_acs3d_threshold;
		unsigned int app_bm_control;
		unsigned int app_bm_lfegain;
		unsigned int app_bm_mix2bassgain;
		unsigned int app_bm_lrgain;
		unsigned int app_bm_lsrsgain;
		unsigned int app_bm_cgain;
		unsigned int app_bm_blbrgain;
		unsigned int app_ks_control;
		unsigned int app_ksbuf_len;
		unsigned int app_s3d_control;
		unsigned int app_ac0gain;
		unsigned int app_ac1gain;
		unsigned int g73_reserved_0[3];
		unsigned int app_ks_outgain;
		unsigned int g73_reserved_1[9];
	// Group 74  : APP DMA 0
		unsigned int app_b0_base;
		unsigned int app_b0_length;
		unsigned int app_b0_ptr;
		unsigned int app_b0_cnt;
		unsigned int app_b1_base;
		unsigned int app_b1_length;
		unsigned int app_b1_ptr;
		unsigned int app_b1_cnt;
		unsigned int app_b2_base;
		unsigned int app_b2_length;
		unsigned int app_b2_ptr;
		unsigned int app_b2_cnt;
		unsigned int app_b3_base;
		unsigned int app_b3_length;
		unsigned int app_b3_ptr;
		unsigned int app_b3_cnt;
		unsigned int app_b4_base;
		unsigned int app_b4_length;
		unsigned int app_b4_ptr;
		unsigned int app_b4_cnt;
		unsigned int app_b5_base;
		unsigned int app_b5_length;
		unsigned int app_b5_ptr;
		unsigned int app_b5_cnt;
		unsigned int app_b6_base;
		unsigned int app_b6_length;
		unsigned int app_b6_ptr;
		unsigned int app_b6_cnt;
		unsigned int app_b7_base;
		unsigned int app_b7_length;
		unsigned int app_b7_ptr;
		unsigned int app_b7_cnt;
	// Group 75  : APP DMA 1
		unsigned int app_b8_base;
		unsigned int app_b8_length;
		unsigned int app_b8_ptr;
		unsigned int app_b8_cnt;
		unsigned int app_b9_base;
		unsigned int app_b9_length;
		unsigned int app_b9_ptr;
		unsigned int app_b9_cnt;
		unsigned int app_b10_base;
		unsigned int app_b10_length;
		unsigned int app_b10_ptr;
		unsigned int app_b10_cnt;
		unsigned int app_b11_base;
		unsigned int app_b11_length;
		unsigned int app_b11_ptr;
		unsigned int app_b11_cnt;
		unsigned int app_b12_base;
		unsigned int app_b12_length;
		unsigned int app_b12_ptr;
		unsigned int app_b12_cnt;
		unsigned int app_b13_base;
		unsigned int app_b13_length;
		unsigned int app_b13_ptr;
		unsigned int app_b13_cnt;
		unsigned int app_b14_base;
		unsigned int app_b14_length;
		unsigned int app_b14_ptr;
		unsigned int app_b14_cnt;
		unsigned int app_b15_base;
		unsigned int app_b15_length;
		unsigned int app_b15_ptr;
		unsigned int app_b15_cnt;
	// Group 76  : APP DMA 2
		unsigned int app_b16_base;
		unsigned int app_b16_length;
		unsigned int app_b16_ptr;
		unsigned int app_b16_cnt;
		unsigned int app_b17_base;
		unsigned int app_b17_length;
		unsigned int app_b17_ptr;
		unsigned int app_b17_cnt;
		unsigned int app_b18_base;
		unsigned int app_b18_length;
		unsigned int app_b18_ptr;
		unsigned int app_b18_cnt;
		unsigned int app_b19_base;
		unsigned int app_b19_length;
		unsigned int app_b19_ptr;
		unsigned int app_b19_cnt;
		unsigned int app_b20_base;
		unsigned int app_b20_length;
		unsigned int app_b20_ptr;
		unsigned int app_b20_cnt;
		unsigned int app_b21_base;
		unsigned int app_b21_length;
		unsigned int app_b21_ptr;
		unsigned int app_b21_cnt;
		unsigned int app_b22_base;
		unsigned int app_b22_length;
		unsigned int app_b22_ptr;
		unsigned int app_b22_cnt;
		unsigned int app_b23_base;
		unsigned int app_b23_length;
		unsigned int app_b23_ptr;
		unsigned int app_b23_cnt;

	// Group 77 : Reserved
		unsigned int g77_reserved[32];

	// Group 78 ~ Group 79 : Reserved
		unsigned int g78_g79_reserved[2][32];

	// Display
	// Group 80  : VPP 1
		unsigned int vpp_dis_x_start;
		unsigned int vpp_dis_y_start;
		unsigned int vpp_dis_x_size;
		unsigned int vpp_dis_y_size;
		unsigned int vpp_v_offset;
		unsigned int vpp_h_offset;
		unsigned int vpp_bg_y;
		unsigned int vpp_bg_cb_cr;
		unsigned int vpp_v_filter0_setup;
		unsigned int vpp_v_filter1_setup;
		unsigned int vpp_h_filter_float;
		unsigned int vpp_config;
		unsigned int vpp_config_1;
		unsigned int vpp_ds_field_config;
		unsigned int vpp_dip_config;
		unsigned int vpp_dip_param;
		unsigned int vpp_acc_init;
		unsigned int vpp_ref0_luma;
		unsigned int vpp_ref0_chroma;
		unsigned int vpp_ref1_luma;
		unsigned int vpp_ref1_chroma;
		unsigned int vpp_bidir_luma;
		unsigned int vpp_bidir_chroma;
		unsigned int vpp_dip_ref_base;
		unsigned int vpp_dip_param_threshold;
		unsigned int vpp_dip_param_fading;
		unsigned int vpp_act_region_top;
		unsigned int vpp_act_region_bottom;
		unsigned int vpp_config_2;
		unsigned int vpp_clut_ay;
		unsigned int vpp_clut_uv;
		unsigned int vpp_ref0_extension;
	// Group 81  : VPP 2
		unsigned int vpp_contrast_adj[2];
		unsigned int vpp_contrast_slope[3];
		unsigned int vpp_histogram[8];
		unsigned int vpp_chksum;
		unsigned int vpp_mv_ptr_1;
		unsigned int g81_reserved_0;
		unsigned int vpp_field_latch;
		unsigned int vpp_linear_size;
		unsigned int vpp_c_up_sample;
		unsigned int vpp_mask_frame;
		unsigned int g81_reserved_1;
		unsigned int vpp_mv_ptr_2;
		unsigned int vpp_ds_pic_id_2;
		unsigned int vpp_bdir2_luma_base;
		unsigned int vpp_bdir2_chroma_base;
		unsigned int vpp_color_space;
		unsigned int vpp_mask_win_start;
		unsigned int vpp_mask_win_end;
		unsigned int vpp_video_h_size;
		unsigned int vpp_dip_enhance;
		unsigned int vpp_mb_no;
		unsigned int vpp_req_que;
	// Group 82  : VPP 3
		unsigned int vpp_config_3;
		unsigned int vpp_ncr_hfilter_init;
		unsigned int vpp_ncr_hfilter_slope;
		unsigned int vpp_ncr_length_side;
		unsigned int vpp_ncr_length_center;
		unsigned int vpp_dip_param_threshold_2;
		unsigned int vpp_dip_param_thresholdc;
		unsigned int vpp_dip_param_thresholdd;
		unsigned int vpp_temporal_noise_reduction;
		unsigned int vpp_ti_setup;
		unsigned int vpp_dip_mv_ptrc;
		unsigned int vpp_dip_mv_ptrc_2;
		unsigned int vpp_dip_param_threshold_3;
		unsigned int vpp_dip_fading_2;
		unsigned int vpp_pkf_ctrl;
		unsigned int vpp_pkf_gain_ctrl;
		unsigned int vpp_range_mapping_0;
		unsigned int vpp_range_mapping_1;
		unsigned int vpp_alpha_cfg;
		unsigned int vpp_urg_ctrl;
		unsigned int vpp_sb_checksum_luma;
		unsigned int vpp_sb_checksum_chroma;
		unsigned int vpp_sb_info_luma;
		unsigned int vpp_sb_info_chroma;
		unsigned int vpp_fifo_reserva_depth;
		unsigned int vpp_dip_22_ptr;
		unsigned int vpp_dip_22_ptr_2;
		unsigned int vpp_ref1_extension;
		unsigned int vpp_hphase;
		unsigned int g82_reserved_1[3];
	// Group 83  : OSD 1
		unsigned int osd_ctrl;
		unsigned int osd_en;
		unsigned int osd_tlink_addr_l;
		unsigned int osd_tlink_addr_h;
		unsigned int osd_blink_addr_l;
		unsigned int osd_blink_addr_h;
		unsigned int osd_base_addr_l;
		unsigned int osd_base_addr_h;
		unsigned int osd_req_ctrl;
		unsigned int osd_deflicker_ctrl;
		unsigned int osd_vexp_step;
		unsigned int osd_hexp_step;
		unsigned int osd_hs_init;
		unsigned int osd_sync_control;
		unsigned int osd_crc_chksum;
		unsigned int osd_status;
		unsigned int osd_hvld_start;
		unsigned int osd_hvld_width;
		unsigned int osd_vvld_start;
		unsigned int osd_vvld_height;
		unsigned int osd_data_fetch_ctrl;
		unsigned int osd_bist_ctrl;
		unsigned int osd_vexp_init;
		unsigned int osd_hexp_init;
		unsigned int osd_vexp_step_ext;
		unsigned int osd_hexp_step_ext;
		unsigned int g83_reserved_1[6];

	// Group 84 ~ Group 85 : Reserved
		unsigned int g84_g86_reserved[2][32];
	// Group 86  : VPP 4
		unsigned int vpp_config4;
		unsigned int tpi_x_size;
		unsigned int tpi_hblk_size;
		unsigned int g86_reserved_0;
		unsigned int src_y_total;
		unsigned int vpp_field_status;
		unsigned int g86_reserved_1[26];

	// Group 87  : Video Encoder : SDTV 1
		unsigned int tv_mode[6];
		unsigned int tv_subc_f[2];
		unsigned int tv_subc_p;
		unsigned int tv_line_t[2];
		unsigned int tv_line_b[2];
		unsigned int tv_cc_t;
		unsigned int tv_cc_b;
		unsigned int tv_cgms[2];
		unsigned int tv_id_status;
		unsigned int tv_dac[2];
		unsigned int g87_reserved_0[9];
		unsigned int tv_y_scf;
		unsigned int tv_y_scf_pc;
		unsigned int g87_reserved_1;
	// Group 88  : TV 2
		unsigned int tv_gamma[5];
		unsigned int tv_pccon[19];
		unsigned int tv_temp0_g_1;
		unsigned int tv_temp1_g_1;
		unsigned int tv_dac_checksum;
		unsigned int tv_mode_5;
		unsigned int tv_mode_6;
		unsigned int tv_mode_7;
		unsigned int g88_reserved_0[2];
	// Group 89  : Video Encoder : SDTV 3
		unsigned int tv2_mode_0;
		unsigned int g89_reserved_0[3];
		unsigned int tv2_dac_cor_0;
		unsigned int tv2_dac_cor_1;
		unsigned int tv2_dac_cor_2;
		unsigned int tv2_wc_tline;
		unsigned int tv2_wc_bline;
		unsigned int tv2_wc_psline;
		unsigned int tv2_mode_1;
		unsigned int tv2_mode_2;
		unsigned int tv2_mode_3;
		unsigned int tv2_y_range;
		unsigned int tv2_c_range;
		unsigned int tv2_cgmsb_0;
		unsigned int tv2_cgmsb_1;
		unsigned int tv2_cgmsb_2;
		unsigned int tv2_cgmsb_3;
		unsigned int tv2_vpd_mode_0;
		unsigned int tv2_vpd_mode_1;
		unsigned int tv2_vpd_thd;
		unsigned int tv2_vpd_stline;
		unsigned int tv2_vpd_edline;
		unsigned int tv2_vpd_vldcnt;
		unsigned int tv2_vpd_mode_2;
		unsigned int tv2_thrm_ctrl;
		unsigned int g89_reserved_1[5];
	// Group 90  : Video Encoder : HDTV
		unsigned int hdtv_mode_0;
		unsigned int hdtv_mode_1;
		unsigned int hdtv_usr_intl_pix;
		unsigned int hdtv_usr_intl_line;
		unsigned int hdtv_cgms_lword;
		unsigned int hdtv_cgms_hword;
		unsigned int hdtv_cgms_a_ps_line;
		unsigned int hdtv_cgms_a_vt_line;
		unsigned int hdtv_cgms_a_vb_line;
		unsigned int hdtv_y_range;
		unsigned int hdtv_c_range;
		unsigned int hdtv_mode_2;
		unsigned int hdtv_cgms_b_ps_line;
		unsigned int g90_reserved_0[19];
	// Group 91  : OGT_PG
		unsigned int g2d_ctrl;
		unsigned int g2d_en;
		unsigned int g2d_tlink_addr_l;
		unsigned int g2d_tlink_addr_h;
		unsigned int g2d_blink_addr_l;
		unsigned int g2d_blink_addr_h;
		unsigned int g2d_base_addr_l;
		unsigned int g2d_base_addr_h;
		unsigned int g2d_req_ctrl;
		unsigned int g2d_deflicker_ctrl;
		unsigned int g2d_vexp_step;
		unsigned int g2d_hexp_step;
		unsigned int g2d_hs_init;
		unsigned int g2d_sync_control;
		unsigned int g2d_crc_chksum;
		unsigned int g2d_status;
		unsigned int g2d_hvld_start;
		unsigned int g2d_hvld_width;
		unsigned int g2d_vvld_start;
		unsigned int g2d_vvld_height;
		unsigned int g2d_data_fetch_ctrl;
		unsigned int g2d_bist_ctrl;
		unsigned int g2d_vexp_init;
		unsigned int g2d_hexp_init;
		unsigned int g2d_vexp_step_ext;
		unsigned int g2d_hexp_step_ext;
		unsigned int g91_reserved_1[6];

	// Group 92  : PIP 1
		unsigned int vpp2_dis_x_start;
		unsigned int vpp2_dis_y_start;
		unsigned int vpp2_dis_x_size;
		unsigned int vpp2_dis_y_size;
		unsigned int vpp2_v_offset;
		unsigned int vpp2_h_offset;
		unsigned int vpp2_bg_y;
		unsigned int vpp2_bg_cb_cr;
		unsigned int vpp2_v_filter0_setup;
		unsigned int vpp2_v_filter1_setup;
		unsigned int vpp2_h_filter_setup;
		unsigned int vpp2_config;
		unsigned int vpp2_config_1;
		unsigned int vpp2_ds_field_config;
		unsigned int vpp2_dip_config;
		unsigned int vpp2_dip_param;
		unsigned int vpp2_acc_init;
		unsigned int vpp2_ref0_luma;
		unsigned int vpp2_ref0_chroma;
		unsigned int vpp2_ref1_luma;
		unsigned int vpp2_ref1_chroma;
		unsigned int vpp2_bidir_luma;
		unsigned int vpp2_bidir_chroma;
		unsigned int vpp2_dip_ref_base;
		unsigned int vpp2_dip_param_threshold;
		unsigned int vpp2_dip_param_fading;
		unsigned int vpp2_act_region_top;
		unsigned int vpp2_act_region_bottom;
		unsigned int vpp2_config_2;
		unsigned int vpp2_clut_ay;
		unsigned int vpp2_clut_uv;
		unsigned int vpp2_ref0_extension;
	// Group 93  : PIP 2
		unsigned int vpp2_contrast_adj[2];
		unsigned int vpp2_contrast_slope[3];
		unsigned int vpp2_histogram[8];
		unsigned int vpp2_chksum;
		unsigned int vpp2_mv_ptr_1;
		unsigned int g93_reserved_0;
		unsigned int vpp2_field_latch;
		unsigned int vpp2_linear_size;
		unsigned int vpp2_c_up_sample;
		unsigned int vpp2_mask_frame;
		unsigned int g93_reserved_1;
		unsigned int vpp2_mv_ptr_2;
		unsigned int vpp2_ds_pic_id_2;
		unsigned int vpp2_bdir2_luma_base;
		unsigned int vpp2_bdir2_chroma_base;
		unsigned int vpp2_color_space;
		unsigned int vpp2_mask_win_start;
		unsigned int vpp2_mask_win_end;
		unsigned int vpp2_video_h_size;
		unsigned int vpp2_dip_enhance;
		unsigned int vpp2_mb_no;
		unsigned int vpp2_req_que;
	// Group 94  : PIP 3
		unsigned int vpp2_config_3;
		unsigned int vpp2_ncr_hfilter_init;
		unsigned int vpp2_ncr_hfilter_slope;
		unsigned int vpp2_ncr_length_side;
		unsigned int vpp2_ncr_length_center;
		unsigned int vpp2_dip_param_threshold_2;
		unsigned int vpp2_dip_param_thresholdc;
		unsigned int vpp2_dip_param_thresholdd;
		unsigned int g94_reserved_0;
		unsigned int vpp2_ti_setup;
		unsigned int vpp2_dip_mv_ptrc;
		unsigned int vpp2_dip_mv_ptrc_2;
		unsigned int vpp2_dip_param_threshold_3;
		unsigned int vpp2_dip_fading_2;
		unsigned int vpp2_pkf_ctrl;
		unsigned int vpp2_pkf_gain_ctrl;
		unsigned int vpp2_range_mapping_0;
		unsigned int vpp2_range_mapping_1;
		unsigned int vpp2_alpha_cfg;
		unsigned int vpp2_urg_ctrl;
		unsigned int vpp2_sb_checksum_luma;
		unsigned int vpp2_sb_checksum_chroma;
		unsigned int vpp2_sb_info_luma;
		unsigned int vpp2_sb_info_chroma;
		unsigned int vpp2_fifo_reserva_depth;
		unsigned int vpp2_dip_22_ptr;
		unsigned int vpp2_dip_22_ptr_2;
		unsigned int g94_reserved_1[5];
	// Group 95  : G2D
		unsigned int bg_ctrl;
		unsigned int bg_en;
		unsigned int bg_tlink_addr_l;
		unsigned int bg_tlink_addr_h;
		unsigned int bg_blink_addr_l;
		unsigned int bg_blink_addr_h;
		unsigned int bg_base_addr_l;
		unsigned int bg_base_addr_h;
		unsigned int bg_req_ctrl;
		unsigned int bg_deflicker_ctrl;
		unsigned int bg_vexp_step;
		unsigned int bg_hexp_step;
		unsigned int bg_hs_init;
		unsigned int bg_sync_control;
		unsigned int bg_crc_chksum;
		unsigned int bg_status;
		unsigned int bg_hvld_start;
		unsigned int bg_hvld_width;
		unsigned int bg_vvld_start;
		unsigned int bg_vvld_height;
		unsigned int bg_data_fetch_ctrl;
		unsigned int bg_bist_ctrl;
		unsigned int bg_vexp_init;
		unsigned int bg_hexp_init;
		unsigned int bg_vexp_step_ext;
		unsigned int bg_hexp_step_ext;
		unsigned int g95_reserved_1[6];

	// Group 96  : AMIX
		unsigned int g96_reserved_0;
		unsigned int amix_config;
		unsigned int g96_reserved_1;
		unsigned int amix_plane_alpha;
		unsigned int g96_reserved_2[10];
		unsigned int amix_bgc_y;
		unsigned int amix_bgc_c;
		unsigned int g96_reserved_3;
		unsigned int amix_ptg_config;
		unsigned int g96_reserved_4[14];
	// Group 97  : DMIX
		unsigned int dmix_config;
		unsigned int g97_reserved_0[3];
		unsigned int dmix_yc_adjust;
		unsigned int dmix_luma_cp_1;
		unsigned int dmix_luma_cp_2;
		unsigned int dmix_luma_cp_3;
		unsigned int dmix_luma_slope_0;
		unsigned int dmix_luma_slope_1;
		unsigned int dmix_luma_slope_2;
		unsigned int dmix_luma_slope_3;
		unsigned int dmix_chroma_satcos;
		unsigned int dmix_chroma_satsin;
		unsigned int g97_reserved_1[18];
	// Group 98  : DSCALER 1
		unsigned int dscl_config;
		unsigned int actrl_fstart;
		unsigned int actrl_xstart;
		unsigned int actrl_ystart;
		unsigned int actrl_xlen;
		unsigned int actrl_ylen;
		unsigned int dctrl_fstart;
		unsigned int dctrl_xstart;
		unsigned int dctrl_ystart;
		unsigned int dctrl_xlen;
		unsigned int dctrl_ylen;
		unsigned int dctrl_bgcolor_c;
		unsigned int dctrl_bgcolor_y;
		unsigned int bufr_xlen;
		unsigned int dscl_status;
		unsigned int hint_ctrl;
		unsigned int hint_hfactor_low;
		unsigned int hint_hfactor_high;
		unsigned int hint_initf_low;
		unsigned int hint_initf_high;
		unsigned int hint_overshoot;
		unsigned int cadj_ctrl;
		unsigned int sram_ctrl;
		unsigned int sram_addr;
		unsigned int sram_write_data;
		unsigned int sram_read_data;
		unsigned int g98_reserved_0[6];
	// Group 99  : DSCALER 2
		unsigned int vint_ctrl;
		unsigned int vint_initf_low;
		unsigned int vint_initf_high;
		unsigned int vint_vfactor_low;
		unsigned int vint_vfactor_high;
		unsigned int vint_vpeak_lut_1;
		unsigned int vint_vpeak_lut_2;
		unsigned int vint_vpeak_lut_3;
		unsigned int vint_vpeak_lut_4;
		unsigned int vint_vpeak_lut_5;
		unsigned int vint_vpeak_lut_6;
		unsigned int vint_vpeak_config;
		unsigned int vint_y2dnr_config_1;
		unsigned int vint_y2dnr_config_2;
		unsigned int vint_y2dnr_config_3;
		unsigned int vint_c2dnr_config_1;
		unsigned int vint_c2dnr_config_2;
		unsigned int vint_c2dnr_config_3;
		unsigned int vint_diag_config_1;
		unsigned int vint_diag_config_2;
		unsigned int g99_reserved_0[12];
	// Group 100 : DSCALER 3
		unsigned int pkti_ctrl;
		unsigned int pkti_bp1_coef_1;
		unsigned int pkti_bp1_coef_2;
		unsigned int pkti_bp1_coef_3;
		unsigned int pkti_lpk_config;
		unsigned int pkti_lpk_gain;
		unsigned int pkti_lpk_lut_1;
		unsigned int pkti_lpk_lut_2;
		unsigned int pkti_lpk_lut_3;
		unsigned int pkti_lpk_lut_4;
		unsigned int pkti_lpk_lut_5;
		unsigned int pkti_lpk_lut_6;
		unsigned int pkti_lpk_ovsht_1;
		unsigned int pkti_lpk_ovsht_2;
		unsigned int pkti_lti_gain;
		unsigned int pkti_lti_lut_1;
		unsigned int pkti_lti_lut_2;
		unsigned int pkti_lti_lut_3;
		unsigned int pkti_lti_lut_4;
		unsigned int pkti_lti_lut_5;
		unsigned int pkti_lti_lut_6;
		unsigned int pkti_lti_ovsht_1;
		unsigned int pkti_lti_ovsht_2;
		unsigned int g100_reserved_0[9];
	// GROUP 101: HDMI_IF & CCIR656
		unsigned int dve_vsync_start_top;
		unsigned int dve_vsync_start_bot;
		unsigned int dve_vsync_h_point;
		unsigned int dve_vsync_pd_cnt;
		unsigned int dve_hsync_start;
		unsigned int dve_hsync_pd_cnt;
		unsigned int dve_vhsync_polar;
		unsigned int dve_v_vld_top_start;
		unsigned int dve_v_vld_top_end;
		unsigned int dve_v_vld_bot_start;
		unsigned int dve_v_vld_bot_end;
		unsigned int dve_de_h_start;
		unsigned int dve_de_h_end;
		unsigned int dve_mp_tg_line_0_length;
		unsigned int dve_mp_tg_frame_0_line;
		unsigned int dve_mp_tg_act_0_pix;
		unsigned int dve_hdmi_mode_0;
		unsigned int dve_act_0_pix_656;
		unsigned int dve_line_0_length_656;
		unsigned int dve_frame_0_line_656;
		unsigned int dve_noact_end_tl_656;
		unsigned int dve_act_end_tl_656;
		unsigned int dve_noact_end_bl_656;
		unsigned int dve_act_end_bl_656;
		unsigned int dve_ccir656_ctrl_0;
		unsigned int dve_d656_y_range;
		unsigned int dve_d656_c_range;
		unsigned int dve_hdmi_y_range;
		unsigned int dve_hdmi_c_range;
		unsigned int dve_hdmi_sharp;
		unsigned int g101_reserved_0[2];
	// Group 102 : AFRC
		unsigned int afrc_mode0;
		unsigned int afrc_fb_ctrl0;
		unsigned int afrc_fb_ctrl1;
		unsigned int afrc_bist_mode0;
		unsigned int afrc_bist_mode1;
		unsigned int afrc_urgent_thd;
		unsigned int afrc_iw_req_clkcnt;
		unsigned int afrc_faddr0_lw;
		unsigned int afrc_faddr0_hw;
		unsigned int afrc_fb_step;
		unsigned int afrc_tgr_hact;
		unsigned int afrc_tgr_htot;
		unsigned int afrc_tgr_vact_st_t;
		unsigned int afrc_tgr_vact_ed_t;
		unsigned int afrc_tgr_vact_st_b;
		unsigned int afrc_tgr_vact_ed_b;
		unsigned int afrc_tgr_vtot;
		unsigned int afrc_sync_vcnt;
		unsigned int afrc_sync_hcnt;
		unsigned int afrc_out_vact_st_t;
		unsigned int afrc_out_vact_st_b;
		unsigned int afrc_irq_line;
		unsigned int afrc_debug;
		unsigned int afrc_chkout_a;
		unsigned int afrc_chkout_b;
		unsigned int g102_reserved_0[4];
		unsigned int afrc_mode_1;
		unsigned int g102_reserved_1[2];
	// Group 103 : HD2SD
		unsigned int hd2sd_config;
		unsigned int hd2sd_user_hexp0;
		unsigned int hd2sd_user_hexp1;
		unsigned int hd2sd_user_vexp0;
		unsigned int hd2sd_user_vexp1;
		unsigned int hd2sd_user_vexp2;
		unsigned int hd2sd_user_sd_reset0;
		unsigned int hd2sd_user_sd_reset1;
		unsigned int hd2sd_status;
		unsigned int hd2sd_peaking_config;
		unsigned int hd2sd_peaking_lut0;
		unsigned int hd2sd_peaking_lut1;
		unsigned int hd2sd_peaking_limit;
		unsigned int hd2sd_hd_checksum;
		unsigned int hd2sd_sd_checksum;
		unsigned int hd2sd_user_sdtve_vrst_0;
		unsigned int hd2sd_user_sdtve_vrst_1;
		unsigned int hd2sd_user_sdtve_hrst_0;
		unsigned int hd2sd_bgc_y;
		unsigned int hd2sd_bgc_c;
		unsigned int g103_reserved_0[12];
	// Group 104 : DISPLAY & TELETEXT
		unsigned int g104_reserved_0[23];
		unsigned int ttx_mode;
		unsigned int ttx_base_addr;
		unsigned int ttx_top_addr;
		unsigned int ttx_bot_addr;
		unsigned int ttx_urg_th;
		unsigned int g104_reserved_1[4];
	// Group 105 : OGT PG2
		unsigned int pg1_ctrl;
		unsigned int pg1_en;
		unsigned int pg1_tlink_addr_l;
		unsigned int pg1_tlink_addr_h;
		unsigned int pg1_blink_addr_l;
		unsigned int pg1_blink_addr_h;
		unsigned int pg1_base_addr_l;
		unsigned int pg1_base_addr_h;
		unsigned int pg1_req_ctrl;
		unsigned int pg1_deflicker_ctrl;
		unsigned int g105_reserved_0[2];
		unsigned int pg1_fsaa_ctrl;
		unsigned int pg1_color_space_mode;
		unsigned int pg1_crc_chksum;
		unsigned int pg1_status;
		unsigned int pg1_hvld_start;
		unsigned int pg1_hvld_width;
		unsigned int pg1_vvld_start;
		unsigned int pg1_vvld_height;
		unsigned int pg1_data_fetch_ctrl;
		unsigned int pg1_bist_ctrl;
		unsigned int g105_reserved_1[10];
	// Group 106 : TGEN
#if 0
		unsigned int tgen_config;
		unsigned int tgen_reset;
		unsigned int user_int1_config;
		unsigned int user_int2_config;
		unsigned int dtg_config;
		unsigned int dtg_adjust_1;
		unsigned int dtg_adjust_2;
		unsigned int dtg_total_pixel;
		unsigned int dtg_ds_line_start_cd_point;
		unsigned int dtg_total_line;
		unsigned int dtg_field_end_line;
		unsigned int dtg_tve_line_rst_cnt;
		unsigned int dtg_status_1;
		unsigned int dtg_status_2;
		unsigned int g106_reserved_1[2];
		unsigned int atg_config;
		unsigned int atg_clk_ratio_low;
		unsigned int atg_clk_ratio_high;
		unsigned int atg_total_pixel;
		unsigned int atg_first_line_total_pixel;
		unsigned int atg_field_end_line;
		unsigned int atg_ds_line_start_cd_point;
		unsigned int atg_adjust_1;
		unsigned int atg_adjust_2;
		unsigned int atg_adjust_3;
		unsigned int atg_adjust_4;
		unsigned int atg_status_1;
		unsigned int atg_status_2;
		unsigned int g106_reserved_2[3];
#else
		unsigned int g106_reserved[32];
#endif
	// GPU
	// Group 107 : GPU
		unsigned int gpu_control;
		unsigned int gpu_cmd_fifo;
		unsigned int gpu_cmd_flush;
		unsigned int gpu_fifo_addr;
		unsigned int gpu_fifo_w_ptr;
		unsigned int gpu_fifo_r_ptr;
		unsigned int gpu_status;
		unsigned int gpu_debug_status;
		unsigned int gpu_fifo_empty_cnt;
		unsigned int gpu_fifo_timer;
		unsigned int g107_reserved_0[22];
	// Group 108 : Font Renderer
		unsigned int font_control;
		unsigned int font_cmd_fifo;
		unsigned int font_cmd_flush;
		unsigned int font_fifo_addr;
		unsigned int font_fifo_w_ptr;
		unsigned int font_fifo_r_ptr;
		unsigned int font_status;
		unsigned int font_debug_status;
		unsigned int font_fifo_empty_cnt;
		unsigned int g108_reserved_0[23];
	// Group 109 : JPEG
		unsigned int jpeg_huff_mode;
		unsigned int jpeg_huff_ctrl;
		unsigned int jpeg_huff_status;
		unsigned int jpeg_huff_scan_ctrl;
		unsigned int jpeg_huff_table;
		unsigned int jpeg_huff_mcuno;
		unsigned int jpeg_huff_jpeghsize;
		unsigned int jpeg_huff_jpegvsize;
		unsigned int jpeg_huff_bitstream;
		unsigned int jpeg_huff_bits_dma_offset;
		unsigned int jpeg_huff_wr_huff_info;
		unsigned int jpeg_huff_bits_info;
		unsigned int jpeg_huff_rd_huff_info;
		unsigned int jpeg_huff_dma_offset_0;
		unsigned int jpeg_huff_dma_offset_1;
		unsigned int jpeg_huff_acval_offset_0;
		unsigned int jpeg_huff_acval_offset_1;
		unsigned int jpeg_huff_acval_offset_2;
		unsigned int jpeg_huff_acval_offset_3;
		unsigned int jpeg_huff_wr_dc_01;
		unsigned int jpeg_huff_wr_dc_23;
		unsigned int jpeg_huff_wr_acval_0;
		unsigned int jpeg_huff_wr_acval_1;
		unsigned int jpeg_huff_wr_acval_2;
		unsigned int jpeg_huff_wr_acval_3;
		unsigned int jpeg_huff_rd_addr;
		unsigned int jpeg_huff_rd_val;
		unsigned int jpeg_huff_probe;
		unsigned int jr_control;
		unsigned int jr_status;
		unsigned int jr_reg_num;
		unsigned int jr_reg_data;
	// Group 110 : JPEG DMA
		unsigned int jdm_mode;
		unsigned int jdm_status;
		unsigned int jdm_dma1_mode;
		unsigned int jdm_dma1_xaddr;
		unsigned int jdm_dma1_yaddr;
		unsigned int jdm_dma1_done;
		unsigned int jdm_dma1_start_addr;
		unsigned int jdm_dma1_block_num;
		unsigned int g110_reserved_0[21];
		unsigned int jdm_jpeg_offset;
		unsigned int g110_reserved_1[2];
	// Group 111 : JPEG INVQ
		unsigned int jpeg_invq_qmx_par;
		unsigned int jpeg_invq_mode;
		unsigned int jpeg_invq_chksum;
		unsigned int g111_reserved_0[29];
	// Group 112 : PNG
		unsigned int png_dec_mode;
		unsigned int png_bs_str_addr_m;
		unsigned int png_bs_str_addr_l;
		unsigned int png_bs_end_addr_m;
		unsigned int png_bs_end_addr_l;
		unsigned int png_bs_buf_addr;
		unsigned int png_bs_offset;
		unsigned int png_bs_used_cnt;
		unsigned int png_bs_used_bit;
		unsigned int png_dec_ctrl;
		unsigned int png_img_width;
		unsigned int png_img_height;
		unsigned int png_img_type;
		unsigned int png_chunk_size_m;
		unsigned int png_chunk_size_l;
		unsigned int png_blk_info;
		unsigned int png_huf_tb_addr;
		unsigned int png_huf_tb_ctrl;
		unsigned int png_huf_tb_data;
		unsigned int png_interrupt;
		unsigned int png_scl_ext_addr_m;
		unsigned int png_scl_ext_addr_l;
		unsigned int png_scl_buf_addr;
		unsigned int png_bw_ext_addr_m;
		unsigned int png_bw_ext_addr_l;
		unsigned int png_rem_chunk_size_m;
		unsigned int png_rem_chunk_size_l;
		unsigned int png_pxl_ext_addr_m;
		unsigned int png_pxl_ext_addr_l;
		unsigned int png_pxl_line;
		unsigned int png_probe_addr;
		unsigned int png_probe_value;

	// Group 113 ~ Group 128 : Reserved
	//	unsigned int g113_g128_reserved[16][32];

	// Group 113 : Reserved
		unsigned int g113_reserved[32];

	// Group 114 : DEMOD System Bus Wrapper
		unsigned int demod_group_name;
		unsigned int demod_version;
		unsigned int demod_demod_sdram_base;
		unsigned int demod_i2c_setting;
		unsigned int demod_i2c_oly_cnt;
		unsigned int demod_i2c_cmd;
		unsigned int demod_i2c_addr;
		unsigned int demod_i2c_data;
		unsigned int demod_status;
		unsigned int demod_sb_ctrl;
		unsigned int demod_sb_urg_thr;
		unsigned int demod_sdram_base_low;
		unsigned int demod_g114_reserved[20];

	// Group 115 ~ Group 128 : Reserved
//		unsigned int g115_g128_reserved[14][32];
	// Group 115 : HOST GRP2
		unsigned int ide_host_ata_int_flag;
		unsigned int ide_host_ata_data_len;
		unsigned int ide_host_ata_data_blk;
		unsigned int ide_host_ata_config;
		unsigned int g115_reserved_0[2];
		unsigned int ide_host_ata_dma_tcyc;
		unsigned int ide_host_ata_dma_trp;
		unsigned int g115_reserved_1[4];
		unsigned int ide_host_ata_timing_t0;
		unsigned int ide_host_ata_timing_t1;
		unsigned int ide_host_ata_alt_stat;
		unsigned int ide_host_ata_timing_t2;
		unsigned int ide_host_ata_data;
		unsigned int ide_host_ata_error;
		unsigned int ide_host_ata_sec_cnt;
		unsigned int ide_host_ata_lba_lo;
		unsigned int ide_host_ata_lba_mi;
		unsigned int ide_host_ata_lba_hi;
		unsigned int ide_host_ata_device;
		unsigned int ide_host_ata_stat;
		unsigned int g115_reserved_2[8];
	// Group 116 :
		unsigned int g116_reserved[32];
	// Group 117 :
		unsigned int g117_reserved[32];
	// Group 118 : CPS CSS/OTP/FLASH/BD
		unsigned int cps_css_rst;
		unsigned int cps_css_ctrl;
		unsigned int cps_css_sw_cmd;
		unsigned int cps_css_sw_cmd_st;
		unsigned int cps_css_disc_key;
		unsigned int cps_css_sw_datain;
		unsigned int cps_css_sw_dataout;
		unsigned int cps_css_sw_tk_addr;
		unsigned int cps_css_sw_tk;
		unsigned int cps_css_tk_addr;
		unsigned int cps_css_tk;
		unsigned int cps_css_tk_pw;
		unsigned int g118_reserved_0[4];
		unsigned int cps_key_rst;
		unsigned int cps_otp_ctrl;
		unsigned int cps_otp_cmd;
		unsigned int cps_otp_cmd_st;
		unsigned int cps_otp_read_addr;
		unsigned int cps_otp_read_data;
		unsigned int cps_flash_cmd;
		unsigned int cps_flash_cmd_st;
		unsigned int cps_flash_datain_addr;
		unsigned int cps_flash_datain;
		unsigned int cps_flash_dataout_addr;
		unsigned int cps_flash_dataout;
		unsigned int cps_bd_datain_addr;
		unsigned int cps_bd_datain;
		unsigned int cps_bd_dataout_addr;
		unsigned int cps_bd_dataout;
	// Group 119 : CPS CPPM/CPRM
		unsigned int cps_c2_rst;
		unsigned int cps_c2_ctrl;
		unsigned int cps_c2_sw_cmd;
		unsigned int cps_c2_sw_cmd_st;
		unsigned int cps_c2_sw_key_addr;
		unsigned int cps_c2_sw_key;
		unsigned int cps_c2_sw_datain_addr;
		unsigned int cps_c2_sw_datain;
		unsigned int cps_c2_sw_dataout_addr;
		unsigned int cps_c2_sw_dataout;
		unsigned int g119_reserved_0[22];
	// Group 120 : CPS AACS 0
		unsigned int cps_aacs0_rst;
		unsigned int cps_aacs0_ctrl;
		unsigned int cps_aacs0_filelen_low;
		unsigned int cps_aacs0_filelen_high;
		unsigned int cps_aacs0_sha1_dataout_addr;
		unsigned int cps_aacs0_sha1_dataout;
		unsigned int cps_aacs0_aesh_dataout_addr;
		unsigned int cps_aacs0_aesh_dataout;
		unsigned int cps_aacs0_sw_cmd;
		unsigned int cps_aacs0_sw_cmd_st;
		unsigned int cps_aacs0_sw_key_addr;
		unsigned int cps_aacs0_sw_key;
		unsigned int cps_aacs0_sw_datain1_addr;
		unsigned int cps_aacs0_sw_datain1;
		unsigned int cps_aacs0_sw_datain2_addr;
		unsigned int cps_aacs0_sw_datain2;
		unsigned int cps_aacs0_sw_dataout_addr;
		unsigned int cps_aacs0_sw_dataout;
		unsigned int g120_reserved_0[14];
	// Group 121 : CPS AACS 1
		unsigned int cps_aacs1_rst;
		unsigned int cps_aacs1_ctrl;
		unsigned int cps_aacs1_filelen_low;
		unsigned int cps_aacs1_filelen_high;
		unsigned int cps_aacs1_sha1_dataout_addr;
		unsigned int cps_aacs1_sha1_dataout;
		unsigned int cps_aacs1_aesh_dataout_addr;
		unsigned int cps_aacs1_aesh_dataout;
		unsigned int cps_aacs1_sw_cmd;
		unsigned int cps_aacs1_sw_cmd_st;
		unsigned int cps_aacs1_sw_key_addr;
		unsigned int cps_aacs1_sw_key;
		unsigned int cps_aacs1_sw_datain1_addr;
		unsigned int cps_aacs1_sw_datain1;
		unsigned int cps_aacs1_sw_datain2_addr;
		unsigned int cps_aacs1_sw_datain2;
		unsigned int cps_aacs1_sw_dataout_addr;
		unsigned int cps_aacs1_sw_dataout;
		unsigned int g121_reserved_0[14];
	// Group 122 : CPS DMA 0
		unsigned int cps_dma0_rst;
		unsigned int cps_dma0_w_offset_31_26;
		unsigned int cps_dma0_w_offset_25_10;
		unsigned int cps_dma0_w_bufsize_31_26;
		unsigned int cps_dma0_w_bufsize_25_10;
		unsigned int cps_dma0_w_bufsize_09_00;
		unsigned int cps_dma0_w_pointer_31_26;
		unsigned int cps_dma0_w_pointer_25_10;
		unsigned int cps_dma0_w_pointer_09_00;
		unsigned int cps_dma0_w_barrier_31_26;
		unsigned int cps_dma0_w_barrier_25_10;
		unsigned int cps_dma0_r_offset_31_26;
		unsigned int cps_dma0_r_offset_25_10;
		unsigned int cps_dma0_r_bufsize_31_26;
		unsigned int cps_dma0_r_bufsize_25_10;
		unsigned int cps_dma0_r_bufsize_09_00;
		unsigned int cps_dma0_r_pointer_31_26;
		unsigned int cps_dma0_r_pointer_25_10;
		unsigned int cps_dma0_r_pointer_09_00;
		unsigned int cps_dma0_ctrl;
		unsigned int cps_dma0_en;
		unsigned int cps_dma0_sectlen_low;
		unsigned int cps_dma0_sectlen_high;
		unsigned int cps_dma0_sector_num;
		unsigned int g122_reserved_0[8];
	// Group 123 : CPS DMA 1
		unsigned int cps_dma1_rst;
		unsigned int cps_dma1_w_offset_31_26;
		unsigned int cps_dma1_w_offset_25_10;
		unsigned int cps_dma1_w_bufsize_31_26;
		unsigned int cps_dma1_w_bufsize_25_10;
		unsigned int cps_dma1_w_bufsize_09_00;
		unsigned int cps_dma1_w_pointer_31_26;
		unsigned int cps_dma1_w_pointer_25_10;
		unsigned int cps_dma1_w_pointer_09_00;
		unsigned int cps_dma1_w_barrier_31_26;
		unsigned int cps_dma1_w_barrier_25_10;
		unsigned int cps_dma1_r_offset_31_26;
		unsigned int cps_dma1_r_offset_25_10;
		unsigned int cps_dma1_r_bufsize_31_26;
		unsigned int cps_dma1_r_bufsize_25_10;
		unsigned int cps_dma1_r_bufsize_09_00;
		unsigned int cps_dma1_r_pointer_31_26;
		unsigned int cps_dma1_r_pointer_25_10;
		unsigned int cps_dma1_r_pointer_09_00;
		unsigned int cps_dma1_ctrl;
		unsigned int cps_dma1_en;
		unsigned int cps_dma1_sectlen_low;
		unsigned int cps_dma1_sectlen_high;
		unsigned int cps_dma1_sector_num;
		unsigned int g123_reserved_0[8];
	// Group 124 : OTP I2C Master
		unsigned int otp_i2c_kp_otp_slave_addr;
		unsigned int otp_i2c_macro_slave_addr;
		unsigned int otp_i2c_dly_cnt;
		unsigned int otp_i2c_macro_offset_addr;
		unsigned int otp_i2c_macro_data;
		unsigned int otp_i2c_macro_cmd;
		unsigned int otp_i2c_status;
		unsigned int otp_i2c_sw_i2c;
		unsigned int g124_reserved_0[24];
	// Group 125 : Servo 1
		unsigned int servo_addr;
		unsigned int servo_wdata;
		unsigned int servo_rdata;
		unsigned int servo_sample_ctrl;
		unsigned int servo_intr_addr;
		unsigned int servo_intr_wdata;
		unsigned int servo_intr_rdata;
		unsigned int servo_dec_addr;
		unsigned int servo_dec_wdata;
		unsigned int servo_dec_rdata;
		unsigned int servo_dis_register_timeout;
		unsigned int g125_reserved_0[21];
	// Group 126 : Servo 2
		unsigned int servo_sdramif_tbya;
		unsigned int g126_reserved_0[31];
	// Group 127 : Servo ATAPI
		unsigned int servo_ata_regif_addr;
		unsigned int servo_ata_regif_wdata;
		unsigned int servo_ata_regif_rdta;
		unsigned int servo_ata_regif_intr_addr;
		unsigned int servo_ata_regif_intr_wdata;
		unsigned int servo_ata_regif_intr_rdata;
		unsigned int g127_reserved_0[26];
	// Group 128 : Reserved
		unsigned int g128_reserved[32];
	// CARD/NAND
	// Group 129 : CARD 1
		unsigned int card_mediatype;
		unsigned int g129_reserved_0;
		unsigned int card_cpu_page_cnt;
		unsigned int card_fm_page_cnt;
		unsigned int card_ring_page_limit;
		unsigned int g129_reserved_1[27];
	// Group 130 : CARD 2
		unsigned int g130_reserved[32];
	// Group 131 : CARD 3
		unsigned int g131_reserved_0[16];
		unsigned int sd_rst;
		unsigned int sd_config;
		unsigned int sd_ctrl;
		unsigned int sd_status0;
		unsigned int sd_status1;
		unsigned int sd_blocksize;
		unsigned int sd_hw_config;
		unsigned int sd_timing_config0;
		unsigned int sd_timing_config1;
		unsigned int sd_piodatatx;
		unsigned int sd_piodatarx;
		unsigned int sd_cmdbuf[5];
	// Group 132 : CARD 4
		unsigned int sd_rspbuf[6];
		unsigned int sd_crc7buf;
		unsigned int sd_crc16buf0lsb;
		unsigned int sd_hw_state;
		unsigned int sd_crc16buf1lsb;
		unsigned int sd_hw_cmd13_rca;
		unsigned int sd_crc16buf2lsb;
		unsigned int sd_tx_dummy_num;
		unsigned int sd_crc16buf3lsb;
		unsigned int g132_reserved_0;
		unsigned int sd_crc16flag;
		unsigned int ms_piodmarst;
		unsigned int ms_cmd;
		unsigned int g132_reserved_1;
		unsigned int ms_hw_state;
		unsigned int ms_modespeed;
		unsigned int ms_timout;
		unsigned int ms_state1;
		unsigned int ms_state2;
		unsigned int ms_rddata[4];
		unsigned int ms_crcbuflsb;
		unsigned int ms_crcbufmsb;
		unsigned int ms_crcerror;
		unsigned int ms_piordy;
	// Group 133 : CARD 5
		unsigned int ms_wd_data[16];
		unsigned int g133_reserved_0[16];
	// Group 134 : CARD 6
		unsigned int g134_reserved[32];
	// Group 135 : CARD 7
		unsigned int g135_reserved[32];
	// Group 136 : CARD 8
		unsigned int dma_data;
		unsigned int dma_srcdst;
		unsigned int dma_size;
		unsigned int dma_hw_stop_rst;
		unsigned int dma_ctrl;
		unsigned int dma_base_addrl;
		unsigned int dma_base_addrh;
		unsigned int dma_hw_en;
		unsigned int dma_hw_page_addrl;
		unsigned int dma_hw_page_addrh;
		unsigned int dma_hw_page_addrl1;
		unsigned int dma_hw_page_addrh1;
		unsigned int dma_hw_page_addrl2;
		unsigned int dma_hw_page_addrh2;
		unsigned int dma_hw_page_addrl3;
		unsigned int dma_hw_page_addrh3;
		unsigned int dma_hw_page_num0;
		unsigned int dma_hw_page_num1;
		unsigned int dma_hw_page_num2;
		unsigned int dma_hw_page_num3;
		unsigned int dma_hw_block_num;
		unsigned int dma_start;
		unsigned int dma_hw_page_cnt;
		unsigned int dma_cmp;
		unsigned int dma_cmpen;
		unsigned int g136_reserved_0;
		unsigned int dma_hw_wait_numl;
		unsigned int dma_hw_wait_numh;
		unsigned int dma_hw_delay_num;
		unsigned int g136_reserved_1[3];
	// Group 137 : NAND DMA
		unsigned int nand_dma_data;
		unsigned int nand_dma_srcdst;
		unsigned int nand_dma_size;
		unsigned int nand_dma_stop_rst;
		unsigned int nand_dma_idle;
		unsigned int nand_dma_base_addr;
		unsigned int nand_dma_base_addr_spr;
		unsigned int nand_dma_hw_en;
		unsigned int g137_reserved_0[8];
		unsigned int nand_dma_hw_page_num0;
		unsigned int nand_dma_hw_page_num1;
		unsigned int nand_dma_hw_page_num2;
		unsigned int nand_dma_hw_page_num3;
		unsigned int nand_dma_hw_block_num;
		unsigned int nand_dma_start;
		unsigned int nand_dma_hw_page_cnt;
		unsigned int nand_dma_cmp;
		unsigned int nand_dma_cmp_en;
		unsigned int g137_reserved_1;
		unsigned int nand_dma_hw_wait_num;
		unsigned int g137_reserved_2;
		unsigned int nand_dma_hw_delay_num;
		unsigned int g137_reserved_3[3];
	// Group 138 : NAND IF
		unsigned int nand_data;
		unsigned int nand_oper;
		unsigned int nand_rwrst;
		unsigned int nand_we_timing;
		unsigned int nand_re_timing;
		unsigned int nand_signal;
		unsigned int nand_coladdr;
		unsigned int nand_rowaddr0;
		unsigned int nand_cpu_page_cnt;
		unsigned int nand_dma_page_cnt;
		unsigned int nand_ring_page_limit;
		unsigned int g138_reserved_0;
		unsigned int nand_page_size;
		unsigned int nand_rowaddr1;
		unsigned int nand_rowaddr2;
		unsigned int nand_rowaddr3;
		unsigned int g138_reserved_1[15];
		unsigned int nand_spare_0;
	// Group 139 : NAND BCH
		unsigned int nand_bch_en;
		unsigned int nand_bch_func_go;
		unsigned int nand_bch_state_result;
		unsigned int nand_bch_addr;
		unsigned int nand_bch_t;
		unsigned int nand_bch_k;
		unsigned int g139_reserved_0;
		unsigned int nand_bch_ecc_sdm;
		unsigned int nand_bch_ecc_bkp0;
		unsigned int nand_bch_ecc_eps0;
		unsigned int g139_reserved_1[6];
		unsigned int nand_bch_ecc_pty01;
		unsigned int nand_bch_ecc_pty23;
		unsigned int nand_bch_ecc_pty45;
		unsigned int nand_bch_ecc_pty67;
		unsigned int nand_bch_ecc_pty89;
		unsigned int nand_bch_ecc_pty1011;
		unsigned int nand_bch_ecc_pty1213;
		unsigned int nand_bch_ecc_pty1415;
		unsigned int nand_bch_ecc_pty1617;
		unsigned int nand_bch_ecc_pty1819;
		unsigned int nand_bch_ecc_pty2021;
		unsigned int nand_bch_ecc_pty2223;
		unsigned int nand_bch_ecc_pty2425;
		unsigned int g139_reserved_2[3];
	// Group 140 : SDIO 1
		unsigned int sdio_dma_data;
		unsigned int sdio_src_des;
		unsigned int sdio_dma_size;
		unsigned int sdio_hw_dma_0;
		unsigned int sdio_dma_ctl_0;
		unsigned int sdio_dma_addrl;
		unsigned int sdio_dma_addrh;
		unsigned int sdio_hw_dma_1;
		unsigned int sdio_page_addrl;
		unsigned int sdio_page_addrh;
		unsigned int g140_reserved_0[6];
		unsigned int sdio_page_num;
		unsigned int g140_reserved_1[3];
		unsigned int sdio_block_num;
		unsigned int sdio_dma_start;
		unsigned int sdio_hw_dma_cnt;
		unsigned int sdio_dma_cpl;
		unsigned int sdio_int_en;
		unsigned int sdio_dma_ctl_1;
		unsigned int sdio_wait_numl;
		unsigned int sdio_wait_numh;
		unsigned int sdio_del_num;
		unsigned int g140_reserved_2[3];
	// Group 141 : SDIO 2
		unsigned int sdio_rst;
		unsigned int sdio_cfg;
		unsigned int sdio_trig;
		unsigned int sdio_stat[2];
		unsigned int sdio_blk_size;
		unsigned int sdio_hw_dma[3];
		unsigned int sdio_tx_buf;
		unsigned int sdio_rx_buf;
		unsigned int sdio_cmd_1;
		unsigned int sdio_cmd_2;
		unsigned int sdio_cmd_3;
		unsigned int sdio_cmd_4;
		unsigned int sdio_cmd_5;
		unsigned int sdio_rsp_1;
		unsigned int sdio_rsp_2;
		unsigned int sdio_rsp_3;
		unsigned int sdio_rsp_4;
		unsigned int sdio_rsp_5;
		unsigned int sdio_rsp_6;
		unsigned int sdio_crc_7;
		unsigned int sdio_crc16_0;
		unsigned int sdio_hw_stat;
		unsigned int sdio_crc16_1;
		unsigned int g141_reserved_0;
		unsigned int sdio_crc16_2;
		unsigned int g141_reserved_1;
		unsigned int sdio_crc16_3;
		unsigned int sdio_int_stat;
		unsigned int sdio_crc16_stat;

	// Peripheral
	// Group 142 : USB OHCI
		unsigned int ohci_revision;
		unsigned int ohci_control;
		unsigned int ohci_command_status;
		unsigned int ohci_intr_status;
		unsigned int ohci_intr_enable;
		unsigned int ohci_intr_disable;
		unsigned int ohci_hcca;
		unsigned int ohci_prd_current_ed;
		unsigned int ohci_ctrl_head_ed;
		unsigned int ohci_ctrl_current_ed;
		unsigned int ohci_bulk_head_ed;
		unsigned int ohci_bulk_current_ed;
		unsigned int ohci_done_head;
		unsigned int ohci_frame_interval;
		unsigned int ohci_frame_remaining;
		unsigned int ohci_frame_number;
		unsigned int ohci_prd_start;
		unsigned int ohci_ls_threshold;
		unsigned int ohci_rh_desc_a;
		unsigned int ohci_rh_desc_b;
		unsigned int ohci_rh_status;
		unsigned int ohci_rh_port_status;
		unsigned int g142_reserved_0[8];
		unsigned int ohci_version_ctrl;
		unsigned int ohci_general_ctrl;
	// Group 143 : USB EHCI
		unsigned int ehci_len_rev;
		unsigned int ehci_sparams;
		unsigned int ehci_cparams;
		unsigned int ehci_portroute;
		unsigned int g143_reserved_0[4];
		unsigned int ehci_usbcmd;
		unsigned int ehci_usbsts;
		unsigned int ehci_usbintr;
		unsigned int ehci_frameidx;
		unsigned int ehci_ctrl_ds_segment;
		unsigned int ehci_prd_listbase;
		unsigned int ehci_async_listaddr;
		unsigned int g143_reserved_1[9];
		unsigned int ehci_config;
		unsigned int ehci_portsc;
		unsigned int g143_reserved_2[4];
		unsigned int ehci_version_ctrl;
		unsigned int ehci_general_ctrl;
	// Group 144 : MINI USB 1
		unsigned int usb_general_ctrl;
		unsigned int g144_reserved_0[31];
	// Group 145 : MINI USB 2
		unsigned int usb_data_port_ctrl;
		unsigned int g145_reserved_0[27];
		unsigned int usb_intr_data_in;
		unsigned int usb_intr_data_out;
		unsigned int usb_data_in;
		unsigned int usb_data_out;
	// Group 146 : MINI USB 3
		unsigned int usb_dma_version;
		unsigned int usb_dma_ctrl;
		unsigned int usb_dma_times;
		unsigned int usb_dma_len;
		unsigned int usb_dma_addr;
		unsigned int usb_dma_intr_mask;
		unsigned int usb_dma_intr_flag;
		unsigned int g146_reserved_0[25];
	// Group 147 : MINI USB 4
		unsigned int usb_dev_tx_ctrl;
		unsigned int usb_dev_rx_ctrl;
		unsigned int usb_dev_cur_token;
		unsigned int usb_dev_g_ctrl;
		unsigned int usb_dev_intr_ctrl;
		unsigned int usb_dev_version;
		unsigned int usb_dev_test_mode_ctrl;
		unsigned int usb_dev_intr_tx_ctrl;
		unsigned int g147_reserved_0[7];
		unsigned int usb_dev_tx_rx_ctrl;
		unsigned int g147_reserved_1[16];
	// Group 148 : MINI USB 5
		unsigned int usb_host_version;
		unsigned int usb_host_ctrl;
		unsigned int usb_host_trans_param;
		unsigned int usb_host_trans_len;
		unsigned int usb_host_port_ctrl;
		unsigned int usb_host_sof_ctrl;
		unsigned int usb_host_nak_retry;
		unsigned int usb_host_sof_cnt;
		unsigned int usb_host_intr_flag;
		unsigned int usb_host_intr_mask;
		unsigned int usb_host_trans_status;
		unsigned int usb_host_retry_timer;
		unsigned int g148_reserved_0[20];
	// Group 149 : USB PHY BIST 0
		unsigned int uphy0_bist_cmd;
		unsigned int uphy0_bist_status;
		unsigned int uphy0_test_result;
		unsigned int g149_reserved_0[29];
	// Group 150 : USB PHY BIST 1
		unsigned int uphy1_bist_cmd;
		unsigned int uphy1_bist_status;
		unsigned int uphy1_test_result;
		unsigned int g150_reserved_0[29];
	// Group 151 : Ethernet MAC GLOBAL
		unsigned int mac_glb_int_status;
		unsigned int mac_glb_int_mask;
		unsigned int mac_glb_sys_cfgcmd;
		unsigned int mac_glb_port_cfgsta;
		unsigned int g151_reserved_0;
		unsigned int mac_glb_phy_cmd;
		unsigned int mac_glb_phy_status;
		unsigned int mac_glb_pause_cfg;
		unsigned int mac_glb_pause_cmdsta;
		unsigned int mac_glb_macaddr0;
		unsigned int mac_glb_macaddr1;
		unsigned int g151_reserved_1[21];
	// Group 152 : Ethernet MAC TX
		unsigned int mac_tx_cfg;
		unsigned int mac_tx_descbaseaddr;
		unsigned int mac_tx_databuffbaseaddr;
		unsigned int mac_tx_cdatabuffbaseaddr;
		unsigned int mac_tx_fifopointer;
		unsigned int mac_tx_trigger;
		unsigned int mac_tx_descstatus;
		unsigned int mac_tx_watchdogtimer;
		unsigned int mac_tx_counter;
		unsigned int g152_reserved_0[23];
	// Group 153 : Ethernet MAC RX
		unsigned int mac_rx_cfg;
		unsigned int mac_rx_queue0_descbaseaddr;
		unsigned int mac_rx_queue1_descbaseaddr;
		unsigned int mac_rx_queue2_descbaseaddr;
		unsigned int mac_rx_queue3_descbaseaddr;
		unsigned int mac_rx_multable0;
		unsigned int mac_rx_multable1;
		unsigned int mac_rx_unicastable0;
		unsigned int mac_rx_unicastable1;
		unsigned int mac_rx_vlantablegroup0;
		unsigned int mac_rx_vlantablegroup1;
		unsigned int mac_rx_vlantablegroup2;
		unsigned int mac_rx_vlantablegroup3;
		unsigned int mac_rx_vlan_prio;
		unsigned int mac_rx_tos_prio;
		unsigned int mac_rx_watchdogtimer;
		unsigned int mac_rx_errorcnt0;
		unsigned int mac_rx_errorcnt1;
		unsigned int mac_rx_errorcnt2;
		unsigned int g153_reserved_0[13];

	// Group 154 ~ Group 161: Reserved
	    unsigned int g154_g161_reserved[8][32];

	// DEMUX
	// Group 162 : CI-PCMCIA
		unsigned int pcmcia_ctrl;
		unsigned int pcmcia_cs_wait_cycle;
		unsigned int pcmcia_oe_wait_cyc;
		unsigned int pcmcia_we_wait_cyc;
		unsigned int pcmcia_ior_wait_cyc;
		unsigned int pcmcia_iow_wait_cyc;
		unsigned int pcmcia_rdata;
		unsigned int pcmcia_wdata;
		unsigned int pcmcia_addr;
		unsigned int pcmcia_start;
		unsigned int g162_reserved_0[22];
	// Group 163 : DEMUX0 Clock Reference
		unsigned int dmx0_clk_ref_sdm_0;
		unsigned int dmx0_clk_ref_sdm_1;
		unsigned int dmx0_clk_ref_pcr_pid;
		unsigned int dmx0_clk_ref_pcr_l;
		unsigned int dmx0_clk_ref_pcr_m;
		unsigned int dmx0_clk_ref_pcr_h;
		unsigned int dmx0_clk_ref_lmc_l;
		unsigned int dmx0_clk_ref_lmc_m;
		unsigned int dmx0_clk_ref_lmc_h;
		unsigned int dmx0_clk_ref_pcr_lmc_th;
		unsigned int dmx0_pwm_ctrl_reg;
		unsigned int g163_reserved_0;
		unsigned int dmx0_ts192_arrivaled_time;
		unsigned int dmx0_ts192_lmc;
		unsigned int dmx0_ts192_lmc_th;
		unsigned int g163_reserved_1[17];
	// Group 164 : DEMUX0 System Control
		unsigned int dmx0_cdif_sys_ctrl_ccr;
		unsigned int dmx0_cdif_sys_ctrl_int_en;
		unsigned int dmx0_cdif_sys_ctrl_int_status;
		unsigned int dmx0_out_channel_status;
		unsigned int dmx0_cc_pid_index1;
		unsigned int dmx0_cc_pid_index2;
		unsigned int dmx0_int_tserr_pid;
		unsigned int dmx0_int_di_pid;
		unsigned int dmx0_int_rai_pid;
		unsigned int dmx0_pes_scrambling_ctrl;
		unsigned int dmx0_cdif_tdes_ctrl;
		unsigned int g164_reserved_0;
		unsigned int dmx0_cdif_pvr_mode;
		unsigned int dmx0_cdif_descrambling_mode;
		unsigned int dmx0_fifo_cnt;
		unsigned int dmx0_debug_status;
		unsigned int dmx0_ts_ctrl;
		unsigned int dmx0_ts_sync_control;
		unsigned int dmx0_m2_syskey[8];
		unsigned int dmx0_m2_cbciv[2];
		unsigned int dmx0_m2_ofbiv[2];
		unsigned int dmx0_m2_run;
		unsigned int g164_reserved_1;
	// Group 165 : DEMUX0 PVR Audio/Video PID
		unsigned int dmx0_video_pri_pid;
		unsigned int dmx0_video_sec_pid;
		unsigned int dmx0_audio_pri_pid;
		unsigned int dmx0_audio_sec_pid;
		unsigned int g165_reserved_0[28];
	// Group 166 : DEMUX0 CA 0
		unsigned int dmx0_car_reg0[32];
	// Group 167 : DEMUX0 CA 1
		unsigned int dmx0_car_reg1[32];
	// Group 168 : DEMUX0 PVR PID
		unsigned int dmx0_filter_n_pid[32];
	// Group 169 : DEMUX0 PVR DMA Register 0
		unsigned int dmx0_pvr_pri_video_vx;
		unsigned int dmx0_pvr_pri_video_vy;
		unsigned int dmx0_pvr_pri_video_base;
		unsigned int dmx0_pvr_pri_video_limit;
		unsigned int dmx0_pvr_pri_video_ry;
		unsigned int dmx0_pvr_pri_audio_vx;
		unsigned int dmx0_pvr_pri_audio_vy;
		unsigned int dmx0_pvr_pri_audio_base;
		unsigned int dmx0_pvr_pri_audio_limit;
		unsigned int dmx0_pvr_pri_audio_ry;
		unsigned int dmx0_pvr_8set_1_vx;
		unsigned int dmx0_pvr_8set_1_vy;
		unsigned int dmx0_pvr_8set_1_base;
		unsigned int dmx0_pvr_8set_1_limit;
		unsigned int dmx0_pvr_8set_1_ry;
		unsigned int dmx0_pvr_8set_2_vx;
		unsigned int dmx0_pvr_8set_2_vy;
		unsigned int dmx0_pvr_8set_2_base;
		unsigned int dmx0_pvr_8set_2_limit;
		unsigned int dmx0_pvr_8set_2_ry;
		unsigned int dmx0_pvr_16set_vx;
		unsigned int dmx0_pvr_16set_vy;
		unsigned int dmx0_pvr_16set_base;
		unsigned int dmx0_pvr_16set_limit;
		unsigned int dmx0_pvr_16set_ry;
		unsigned int dmx0_pvr_allpass_vx;
		unsigned int dmx0_pvr_allpass_vy;
		unsigned int dmx0_pvr_allpass_base;
		unsigned int dmx0_pvr_allpass_limit;
		unsigned int dmx0_pvr_allpass_ry;
		unsigned int dmx0_pvr_channel_config;
		unsigned int dmx0_pvr_channel_reset_cmd;
	// Group 170 : DEMUX0 PVR DMA Register 1
		unsigned int dmx0_pvr_sec_video_vx;
		unsigned int dmx0_pvr_sec_video_vy;
		unsigned int dmx0_pvr_sec_video_base;
		unsigned int dmx0_pvr_sec_video_limit;
		unsigned int dmx0_pvr_sec_video_ry;
		unsigned int dmx0_pvr_sec_audio_vx;
		unsigned int dmx0_pvr_sec_audio_vy;
		unsigned int dmx0_pvr_sec_audio_base;
		unsigned int dmx0_pvr_sec_audio_limit;
		unsigned int dmx0_pvr_sec_audio_ry;
		unsigned int dmx0_rxdma_vx;
		unsigned int dmx0_rxdma_vy;
		unsigned int dmx0_rxdma_base;
		unsigned int g170_reserved_0;
		unsigned int dmx0_pvr_dma_cfg;
		unsigned int dmx0_pvr_dma_size;
		unsigned int dmx0_pvr_dma_status;
		unsigned int dmx0_pvr_dts_pts_vx;
		unsigned int dmx0_pvr_dts_pts_vy;
		unsigned int dmx0_pvr_dts_pts_base;
		unsigned int dmx0_pvr_dts_pts_limit;
		unsigned int dmx0_pvr_dts_pts_ry;
		unsigned int g170_reserved_1[10];
	// Group 171 : SAC
		unsigned int sac_rst;
		unsigned int sac_dma_w_offset_31_26;
		unsigned int sac_dma_w_offset_25_10;
		unsigned int sac_dma_w_bufsize_31_26;
		unsigned int sac_dma_w_bufsize_25_10;
		unsigned int sac_dma_w_bufsize_09_00;
		unsigned int sac_dma_w_pointer_31_26;
		unsigned int sac_dma_w_pointer_25_10;
		unsigned int sac_dma_w_pointer_09_00;
		unsigned int sac_dma_w_barrier_31_26;
		unsigned int sac_dma_w_barrier_25_10;
		unsigned int sac_dma_r_offset_31_26;
		unsigned int sac_dma_r_offset_25_10;
		unsigned int sac_dma_r_bufsize_31_26;
		unsigned int sac_dma_r_bufsize_25_10;
		unsigned int sac_dma_r_bufsize_09_00;
		unsigned int sac_dma_r_pointer_31_26;
		unsigned int sac_dma_r_pointer_25_10;
		unsigned int sac_dma_r_pointer_09_00;
		unsigned int sac_dma_ctrl;
		unsigned int sac_dma_en;
		unsigned int sac_dma_sectlen_low;
		unsigned int sac_dma_sectlen_high;
		unsigned int sac_dma_sector_num;
		unsigned int sac_ctrl;
		unsigned int sac_iv_addr;
		unsigned int sac_iv;
		unsigned int sac_sw_key_addr;
		unsigned int sac_sw_key;
		unsigned int sac_xcbc_header_len;
		unsigned int sac_xcbc_mac_addr;
		unsigned int sac_xcbc_mac;

	// Group 172 : DEMUX1 1
		unsigned int dmx1_clk_ref_sdm_0;
		unsigned int dmx1_clk_ref_sdm_1;
		unsigned int dmx1_clk_ref_pcr_pid;
		unsigned int dmx1_clk_ref_pcr_l;
		unsigned int dmx1_clk_ref_pcr_m;
		unsigned int dmx1_clk_ref_pcr_h;
		unsigned int dmx1_clk_ref_lmc_l;
		unsigned int dmx1_clk_ref_lmc_m;
		unsigned int dmx1_clk_ref_lmc_h;
		unsigned int dmx1_clk_ref_pcr_lmc_th;
		unsigned int dmx1_pwm_ctrl_reg;
		unsigned int g172_reserved_0;
		unsigned int dmx1_ts192_arrivaled_time;
		unsigned int dmx1_ts192_lmc;
		unsigned int dmx1_ts192_lmc_th;
		unsigned int g172_reserved_1[17];
	// Group 173 : DEMUX1 2
		unsigned int dmx1_cdif_sys_ctrl_ccr;
		unsigned int dmx1_cdif_sys_ctrl_int_en;
		unsigned int dmx1_cdif_sys_ctrl_int_status;
		unsigned int dmx1_out_channel_status;
		unsigned int dmx1_cc_pid_index1;
		unsigned int dmx1_cc_pid_index2;
		unsigned int dmx1_int_tserr_pid;
		unsigned int dmx1_int_di_pid;
		unsigned int dmx1_int_rai_pid;
		unsigned int dmx1_pes_scrambling_ctrl;
		unsigned int dmx1_cdif_tdes_ctrl;
		unsigned int g173_reserved_0;
		unsigned int dmx1_cdif_pvr_mode;
		unsigned int dmx1_cdif_descrambling_mode;
		unsigned int dmx1_fifo_cnt;
		unsigned int dmx1_debug_status;
		unsigned int dmx1_ts_ctrl;
		unsigned int dmx1_ts_sync_control;
		unsigned int dmx1_m2_syskey[8];
		unsigned int dmx1_m2_cbciv[2];
		unsigned int dmx1_m2_ofbiv[2];
		unsigned int dmx1_m2_run;
		unsigned int g173_reserved_1;
	// Group 174 : DEMUX1 3
		unsigned int dmx1_video_pri_pid;
		unsigned int dmx1_video_sec_pid;
		unsigned int dmx1_audio_pri_pid;
		unsigned int dmx1_audio_sec_pid;
		unsigned int g174_reserved_0[28];
	// Group 175 : DEMUX1 4
		unsigned int dmx1_car_reg0[32];
	// Group 176 : DEMUX1 5
		unsigned int dmx1_car_reg1[32];
	// Group 177 : DEMUX1 6
		unsigned int dmx1_filter_n_pid[32];
	// Group 178 : DEMUX1 7
		unsigned int dmx1_pvr_pri_video_vx;
		unsigned int dmx1_pvr_pri_video_vy;
		unsigned int dmx1_pvr_pri_video_base;
		unsigned int dmx1_pvr_pri_video_limit;
		unsigned int dmx1_pvr_pri_video_ry;
		unsigned int dmx1_pvr_pri_audio_vx;
		unsigned int dmx1_pvr_pri_audio_vy;
		unsigned int dmx1_pvr_pri_audio_base;
		unsigned int dmx1_pvr_pri_audio_limit;
		unsigned int dmx1_pvr_pri_audio_ry;
		unsigned int dmx1_pvr_8set_1_vx;
		unsigned int dmx1_pvr_8set_1_vy;
		unsigned int dmx1_pvr_8set_1_base;
		unsigned int dmx1_pvr_8set_1_limit;
		unsigned int dmx1_pvr_8set_1_ry;
		unsigned int dmx1_pvr_8set_2_vx;
		unsigned int dmx1_pvr_8set_2_vy;
		unsigned int dmx1_pvr_8set_2_base;
		unsigned int dmx1_pvr_8set_2_limit;
		unsigned int dmx1_pvr_8set_2_ry;
		unsigned int dmx1_pvr_16set_vx;
		unsigned int dmx1_pvr_16set_vy;
		unsigned int dmx1_pvr_16set_base;
		unsigned int dmx1_pvr_16set_limit;
		unsigned int dmx1_pvr_16set_ry;
		unsigned int dmx1_pvr_allpass_vx;
		unsigned int dmx1_pvr_allpass_vy;
		unsigned int dmx1_pvr_allpass_base;
		unsigned int dmx1_pvr_allpass_limit;
		unsigned int dmx1_pvr_allpass_ry;
		unsigned int dmx1_pvr_channel_config;
		unsigned int dmx1_pvr_channel_reset_cmd;
	// Group 179 : DEMUX1 8
		unsigned int dmx1_pvr_sec_video_vx;
		unsigned int dmx1_pvr_sec_video_vy;
		unsigned int dmx1_pvr_sec_video_base;
		unsigned int dmx1_pvr_sec_video_limit;
		unsigned int dmx1_pvr_sec_video_ry;
		unsigned int dmx1_pvr_sec_audio_vx;
		unsigned int dmx1_pvr_sec_audio_vy;
		unsigned int dmx1_pvr_sec_audio_base;
		unsigned int dmx1_pvr_sec_audio_limit;
		unsigned int dmx1_pvr_sec_audio_ry;
		unsigned int dmx1_rxdma_vx;
		unsigned int dmx1_rxdma_vy;
		unsigned int dmx1_rxdma_base;
		unsigned int g179_reserved_0;
		unsigned int dmx1_pvr_dma_cfg;
		unsigned int dmx1_pvr_dma_size;
		unsigned int dmx1_pvr_dma_status;
		unsigned int dmx1_pvr_dts_pts_vx;
		unsigned int dmx1_pvr_dts_pts_vy;
		unsigned int dmx1_pvr_dts_pts_base;
		unsigned int dmx1_pvr_dts_pts_limit;
		unsigned int dmx1_pvr_dts_pts_ry;
		unsigned int g179_reserved_1[10];
	// Group 180 : Reserved
		unsigned int g180_reserved[32];

	// VCR
#if (IC_VER == IC_9200)
	// Display
	// Group 181  : VCR VPP 1
		unsigned int vcr_vpp_dis_x_start;
		unsigned int vcr_vpp_dis_y_start;
		unsigned int vcr_vpp_dis_x_size;
		unsigned int vcr_vpp_dis_y_size;
		unsigned int vcr_vpp_v_offset;
		unsigned int vcr_vpp_h_offset;
		unsigned int vcr_vpp_bg_y;
		unsigned int vcr_vpp_bg_cb_cr;
		unsigned int vcr_vpp_v_filter0_setup;
		unsigned int vcr_vpp_v_filter1_setup;
		unsigned int vcr_vpp_h_filter_float;
		unsigned int vcr_vpp_config;
		unsigned int vcr_vpp_config_1;
		unsigned int vcr_vpp_ds_field_config;
		unsigned int vcr_vpp_dip_config;
		unsigned int vcr_vpp_dip_param;
		unsigned int vcr_vpp_acc_init;
		unsigned int vcr_vpp_ref0_luma;
		unsigned int vcr_vpp_ref0_chroma;
		unsigned int vcr_vpp_ref1_luma;
		unsigned int vcr_vpp_ref1_chroma;
		unsigned int vcr_vpp_bidir_luma;
		unsigned int vcr_vpp_bidir_chroma;
		unsigned int vcr_vpp_dip_ref_base;
		unsigned int vcr_vpp_dip_param_threshold;
		unsigned int vcr_vpp_dip_param_fading;
		unsigned int vcr_vpp_act_region_top;
		unsigned int vcr_vpp_act_region_bottom;
		unsigned int vcr_vpp_config_2;
		unsigned int vcr_vpp_clut_ay;
		unsigned int vcr_vpp_clut_uv;
		unsigned int vcr_vpp_ref0_extension;
	// Group 182  : VCR VPP 2
		unsigned int vcr_vpp_contrast_adj[2];
		unsigned int vcr_vpp_contrast_slope[3];
		unsigned int vcr_vpp_histogram[8];
		unsigned int vcr_vpp_chksum;
		unsigned int vcr_vpp_mv_ptr_1;
		unsigned int g182_reserved_0;
		unsigned int vcr_vpp_field_latch;
		unsigned int vcr_vpp_linear_size;
		unsigned int vcr_vpp_c_up_sample;
		unsigned int vcr_vpp_mask_frame;
		unsigned int g182_reserved_1;
		unsigned int vcr_vpp_mv_ptr_2;
		unsigned int vcr_vpp_ds_pic_id_2;
		unsigned int vcr_vpp_bdir2_luma_base;
		unsigned int vcr_vpp_bdir2_chroma_base;
		unsigned int vcr_vpp_color_space;
		unsigned int vcr_vpp_mask_win_start;
		unsigned int vcr_vpp_mask_win_end;
		unsigned int vcr_vpp_video_h_size;
		unsigned int vcr_vpp_dip_enhance;
		unsigned int vcr_vpp_mb_no;
		unsigned int vcr_vpp_req_que;
	// Group 183  : VPP 3
		unsigned int vcr_vpp_config_3;
		unsigned int vcr_vpp_ncr_hfilter_init;
		unsigned int vcr_vpp_ncr_hfilter_slope;
		unsigned int vcr_vpp_ncr_length_side;
		unsigned int vcr_vpp_ncr_length_center;
		unsigned int vcr_vpp_dip_param_threshold_2;
		unsigned int vcr_vpp_dip_param_thresholdc;
		unsigned int vcr_vpp_dip_param_thresholdd;
		unsigned int vcr_vpp_temporal_noise_reduction;
		unsigned int vcr_vpp_ti_setup;
		unsigned int vcr_vpp_dip_mv_ptrc;
		unsigned int vcr_vpp_dip_mv_ptrc_2;
		unsigned int vcr_vpp_dip_param_threshold_3;
		unsigned int vcr_vpp_dip_fading_2;
		unsigned int vcr_vpp_pkf_ctrl;
		unsigned int vcr_vpp_pkf_gain_ctrl;
		unsigned int vcr_vpp_range_mapping_0;
		unsigned int vcr_vpp_range_mapping_1;
		unsigned int vcr_vpp_alpha_cfg;
		unsigned int vcr_vpp_urg_ctrl;
		unsigned int vcr_vpp_sb_checksum_luma;
		unsigned int vcr_vpp_sb_checksum_chroma;
		unsigned int vcr_vpp_sb_info_luma;
		unsigned int vcr_vpp_sb_info_chroma;
		unsigned int vcr_vpp_fifo_reserva_depth;
		unsigned int vcr_vpp_dip_22_ptr;
		unsigned int vcr_vpp_dip_22_ptr_2;
		unsigned int vcr_vpp_ref1_extension;
		unsigned int vcr_vpp_hphase;
		unsigned int g183_reserved_0[3];

	// Group 184 ~ Group 187 : Reserved

		unsigned int g184_g187_reserved[4][32];
#else
	// Group 181 ~ Group 187 : Reserved

		unsigned int g181_g187_reserved[7][32];
#endif

	// Reserved
	// Group 188 ~ Group 203 : Reserved
		unsigned int g188_g198_reserved[11][32];
		unsigned int g199_reserved[32];
		unsigned int g200_g203_reserved[4][32];
	// HDMI
	// Group 204 : HDMI TX
		unsigned int hdmi_i2c_dly_cnt;
		unsigned int hdmi_slv_addr;
		unsigned int hdmi_offset_addr;
		unsigned int hdmi_data;
		unsigned int hdmi_cmd;
		unsigned int hdmi_reg_setting;
		unsigned int g204_reserved_0[26];
	// Group 205 : DTV OTP
		//richiechang modify for VAFE triming voltage default value wrong issue
		unsigned int dtv_otp_triming_voltage;
		unsigned int dtv_g205_otp_triming_key;
		unsigned int dtv_g205_resrved_0[14];
		unsigned int dtv_cps_key_rst;
		unsigned int dtv_cps_otp_ctrl;
		unsigned int dtv_cps_otp_cmd;
		unsigned int dtv_cps_otp_cmd_st;
		unsigned int dtv_cps_otp_read_addr;
		unsigned int dtv_cps_otp_read_data;
		unsigned int dtv_cps_flash_cmd;
		unsigned int dtv_cps_flash_cmd_st;
		unsigned int dtv_cps_flash_datain_addr;
		unsigned int dtv_cps_flash_datain;
		unsigned int dtv_cps_flash_dataout_addr;
		unsigned int dtv_cps_flash_dataout;
		unsigned int dtv_cps_flash_pw;
		unsigned int g205_reserved_1[3];

	// Group 206 ~ Group 255: Reserved
		unsigned int g206_g255_reserved[50][32];

	// TV DISP
	// Group 256 ~ Group 383 :
		unsigned int g256_g261_reserved[6][32];
		unsigned int g262_reserved[32];
		unsigned int g263_g303_reserved[41][32];
		unsigned int g304_reserved[32];
		unsigned int g305_g311_reserved[7][32];

		unsigned int g312_reserved[32];
		unsigned int g313_reserved[32];
		unsigned int g314_reserved[32];
		unsigned int g315_reserved[32];
		unsigned int g316_reserved[32];
		unsigned int g317_reserved[32];
		unsigned int g318_reserved[32];
		unsigned int g319_reserved[32];
		unsigned int g320_reserved[32];
		unsigned int g321_reserved[32];

		unsigned int g322_reserved[32];
		unsigned int g323_reserved[32];
		unsigned int g324_reserved[32];
		unsigned int g325_reserved[32];
		unsigned int g326_reserved[32];
		unsigned int g327_reserved[32];
		unsigned int g328_reserved[32];
		unsigned int g329_reserved[32];
		unsigned int g330_reserved[32];
		unsigned int g331_reserved[32];

		unsigned int g332_reserved[32];
		unsigned int g333_reserved[32];
		unsigned int g334_reserved[32];
		unsigned int g335_reserved[32];
		unsigned int g336_reserved[32];
		unsigned int g337_reserved[32];
		unsigned int g338_reserved[32];
		unsigned int g339_reserved[32];
		unsigned int g340_reserved[32];
		unsigned int g341_reserved[32];

		unsigned int g342_reserved[32];
		unsigned int g343_reserved[32];
		unsigned int g344_reserved[32];
		unsigned int g345_g383_reserved[39][32];
	// MFD
	// Group 384 ~ Group 385 :
		unsigned int fcv_sram_base[2 * 32];
	// Group 386 ~ Group 387 :
		unsigned int mr_rb_sram_base[2 * 32];
	// Group 388 ~ Group 390 : Dist Scale Factor
		unsigned int dist_scale_factor[80];
		unsigned int g390_reserved_0[16];
	// Group 391 : Reserved
		unsigned int g391_reserved[32];
	// Group 392 ~ Group 409 :
		unsigned int mr_wt_sram_base[18 * 32];
	// Group 410 ~ Group 415 :
		unsigned int g410_g415_reserved[6][32];
	// Group 416 : H.264 Global Related
		unsigned int mfd_slice_start;
		unsigned int h264_profile_control;
		unsigned int h264_hsize;
		unsigned int h264_vsize;
		unsigned int h264_chroma_qp_idx_offset;
		unsigned int h264_constrained_intra_pred_flag;
		unsigned int h264_field_pic_flag;
		unsigned int h264_top_field_flag;
		unsigned int h264_mbaff_flag;
		unsigned int h264_slice_type;
		unsigned int h264_motion_vector_base;
		unsigned int h264_frame_base;
		unsigned int mfd_vlc_irq_reg;
		unsigned int mfd_vlc_irq_mask;
		unsigned int mfd_lf_irq;
		unsigned int mfd_lf_irq_mask;
		unsigned int g416_reserved_0[2];
		unsigned int mfd_pic_start;
		unsigned int mfd_status;
		unsigned int g416_reserved_1[12];
	// Group 417 : H.264 MP Related
		unsigned int h264_ref_pic_flag;
		unsigned int h264_entropy_coding_mode_flag;
		unsigned int h264_first_mb_row;
		unsigned int h264_first_mb_col;
		unsigned int h264_direct_spatial_mv_pred_flag;
		unsigned int h264_idx_l0_size;
		unsigned int h264_idx_l1_size;
		unsigned int h264_cabac_init_idc;
		unsigned int h264_slice_init_qp;
		unsigned int h264_ref_pic0_type_l_1;
		unsigned int mfd_dec_mb_pos;
		unsigned int mfd_mp_status;
		unsigned int mfd_slice_dec_timer;
		unsigned int mfd_mp_error_check_mask;
		unsigned int g417_reserved_0[18];
	// Group 418 : Reserved
		unsigned int g418_reserved[32];
	// Group 419 : H.264 MR
		unsigned int h264_wpred_flag;
		unsigned int h264_wpred_idc;
		unsigned int h264_lum_log2_wd;
		unsigned int h264_chr_log2_wd;
		unsigned int h264_wpdefaultf;
		unsigned int h264_wpdefaultfc;
		unsigned int h264_wpdefaultb;
		unsigned int h264_wpdefaultbc;
		unsigned int h264_ddat_control;
		unsigned int h264_fmo_mr_slc_cnt;
		unsigned int g419_reserved_0[22];
	// Group 420 ~ Group 423 :
		unsigned int g420_g423_reserved[4][32];
	// Group 424 : DPFU1 HW Get Bit
		unsigned int dpfu1_get_bits[32];
	// Group 425 : DPFU1 HW Show Bit
		unsigned int dpfu1_show_bits[32];
	// Group 426 : Slice Parsing
		unsigned int spar_fw_slice_process;
		unsigned int spar_fw_slice_parse;
		unsigned int spar_fw_slice_prog_reg;
		unsigned int spar_enhancement;
		unsigned int spar_explicit_weight_parser_enable;
		unsigned int spar_explicit_weight_parsing_end;
		unsigned int spar_profile;
		unsigned int spar_slice_type;
		unsigned int spar_l0_size;
		unsigned int spar_l1_size;
		unsigned int spar_weighted_pred_flag;
		unsigned int spar_weighted_bipred_idc;
		unsigned int spar_luma_log2_wd;
		unsigned int spar_chroma_log2_wd;
		unsigned int spar_wpred_defaultf;
		unsigned int spar_wpred_defaultfc;
		unsigned int spar_wpred_defaultb;
		unsigned int spar_wpred_defaultbc;
		unsigned int spar_use_spmp;
		unsigned int spar_spmp_base_size;
		unsigned int spar_spmp_ctrl;
		unsigned int spar_spmp_inst_addr_size;
		unsigned int spar_spmp_fw_slice_count;
		unsigned int spar_spmp_hw_slice_count;
		unsigned int spar_spmp_fw_wr_ptr;
		unsigned int spar_spmp_hw_rd_ptr;
		unsigned int spar_spmp_base_size_expwt;
		unsigned int spar_spmp_fw_wr_ptr_expwt;
		unsigned int spar_spmp_status;
		unsigned int spar_spmp_max_instnum_m1;
		unsigned int g426_reserved_0[2];
	// Group 427 :
		unsigned int g427_reserved_0[2];
		unsigned int spar_bits_rd_ctrl;
		unsigned int spar_bits_rd_data;
		unsigned int g427_reserved_1;
		unsigned int spar_mailbox;
		unsigned int g427_reserved_2[2];
		unsigned int spar_soft_rst;
		unsigned int g427_reserved_3[23];
	// Group 428 :
		unsigned int g428_reserved_0[16];
		unsigned int scs_outbuf_wptr;
		unsigned int g428_reserved_1[7];
		unsigned int scs_outbuf_rptr;
		unsigned int g428_reserved_2[7];
	// Group 429 :
		unsigned int scs_outbuf_base_y;
		unsigned int scs_outbuf_size_y;
		unsigned int g429_reserved_0[13];
		unsigned int scs_outbuf_ctrl_stat;
		unsigned int scs_bsif_ctrl_stat;
		unsigned int scs_bsbuf_wptr;
		unsigned int scs_bsbuf_rptr;
		unsigned int scs_bsbuf_base_y;
		unsigned int scs_bsbuf_size_y;
		unsigned int scs_bsbuf_rptr_cont;
		unsigned int scs_trailing_zero_count;
		unsigned int g429_reserved_1[9];
	// Group 430 :
		unsigned int scs_ctrl;
		unsigned int scs_stat;
		unsigned int scs_last_bytes;
		unsigned int scs_last_bytes_cmp;
		unsigned int scs_pattern_0;
		unsigned int scs_mask_0;
		unsigned int scs_pattern_1;
		unsigned int scs_mask_1;
		unsigned int scs_pattern_2;
		unsigned int scs_mask_2;
		unsigned int scs_pattern_3;
		unsigned int scs_mask_3;
		unsigned int scs_chksum;
		unsigned int g430_reserved_0[19];
	// Group 431 :
		unsigned int g431_reserved[32];
	// Group 432 :
		unsigned int h264_lf_dis_idc;
		unsigned int h264_lf_offa;
		unsigned int h264_lf_offb;
		unsigned int h264_lf_chr_pfetch;
		unsigned int h264_lf_bwr_bypass;
		unsigned int g432_reserved_0[27];
	// Group 433 :
		unsigned int dpfu1_fw_pars_ctrl;
		unsigned int dpfu1_sfpar_en;
		unsigned int dpfu1_r_addr;
		unsigned int dpfu1_r_slice_sz;
		unsigned int g433_reserved_0;
		unsigned int dpfu1_w_addr;
		unsigned int dpfu1_w_slice_sz;
		unsigned int g433_reserved_1;
		unsigned int dpfu1_fw_status;
		unsigned int dpfu1_slice_bsize_base;
		unsigned int g433_reserved_2[22];

	// Group 434 :
		unsigned int dpfu2_hw_pars_ctrl;
		unsigned int dpfu2_hdpar_en;
		unsigned int dpfu2_r_addr;
		unsigned int dpfu2_r_slice_sz;
		unsigned int g434_reserved_0;
		unsigned int dpfu2_w_addr;
		unsigned int dpfu2_w_slice_sz;
		unsigned int g434_reserved_1;
		unsigned int dpfu2_hw_status;
		unsigned int dpfu2_hw_slc_bsize_base;
		unsigned int g434_reserved_2[22];
	// Group 435 :
		unsigned int mfd_dec_format;
		unsigned int vc1_pic_type;
		unsigned int vc1_field_pic_flag;
		unsigned int vc1_bottom_field;
		unsigned int vc1_bfraction_lh;
		unsigned int vc1_interlace;
		unsigned int vc1_numref;
		unsigned int vc1_pquant;
		unsigned int mfd_qt9421_enhance;
		unsigned int vc1_hsize;
		unsigned int vc1_vsize;
		unsigned int g435_reserved_0;
		unsigned int vc1_bpbase;
		unsigned int vc1_curbase;
		unsigned int vc1_refbase;
		unsigned int vc1_curmvbase;
		unsigned int vc1_refmvbase;
		unsigned int mfd_mr9421_split_req_size;
		unsigned int mfd_mr9421_cache_ctrl;
		unsigned int mfd_lf9421_base;
		unsigned int g435_reserved_1[12];
	// Group 436 : VC1 MP ADDR1
		unsigned int vc1_fastuvmc;
		unsigned int vc1_range_reduction;
		unsigned int vc1_second_field;
		unsigned int vc1_mv_range;
		unsigned int vc1_mv_scale;
		unsigned int vc1_fwd_ref_dist;
		unsigned int vc1_bwd_ref_dist;
		unsigned int vc1_ref_field;
		unsigned int vc1_sync_marker;
		unsigned int vc1_acpred_bp;
		unsigned int vc1_fldtx_bp;
		unsigned int vc1_mvt_bp;
		unsigned int vc1_fwdmb_bp;
		unsigned int vc1_quant_ctrl;
		unsigned int vc1_altquant;
		unsigned int vc1_mix_mv;
		unsigned int vc1_dctab;
		unsigned int vc1_mvtab;
		unsigned int vc1_2mvbptab;
		unsigned int vc1_4mvbptab;
		unsigned int vc1_cbptab;
		unsigned int vc1_actab;
		unsigned int vc1_actab_2;
		unsigned int vc1_ttmbf;
		unsigned int vc1_ttfrm;
		unsigned int vc1_first_row;
		unsigned int g436_reserved_0[6];
	// Group 437 : VC1 MP ADDR2
		unsigned int mfd_gmc_ipa;
		unsigned int mfd_gmc_ipb;
		unsigned int mfd_gmc_ipc;
		unsigned int mfd_gmc_ipd;
		unsigned int mfd_gmc_ipe;
		unsigned int mfd_gmc_ipf;
		unsigned int mfd_gmc_ipp;
		unsigned int mfd_gmc_ipc_chm;
		unsigned int mfd_gmc_ipf_chm;
		unsigned int mfd_gmc_idnw_pwr;
		unsigned int g437_reserved_0[22];
	// Group 438 : VC1 MR ADDR
		unsigned int vc1_bicube;
		unsigned int vc1_rcntl;
		unsigned int vc1_intt;
		unsigned int vc1_intb;
		unsigned int vc1_profile;
		unsigned int vc1_qpel;
		unsigned int g438_reserved_0[10];
		unsigned int mfd_gmc_frac;
		unsigned int mfd_gmcs;
		unsigned int mfd_gmcxdx;
		unsigned int mfd_gmcxdy;
		unsigned int mfd_gmcydx;
		unsigned int mfd_gmcydy;
		unsigned int vc1_pre_intt;
		unsigned int vc1_pre_intb;
		unsigned int vc1_pre2_intt;
		unsigned int vc1_pre2_intb;
		unsigned int g438_reserved_1[6];
	// Group 439 :VC1 LF ADDR
		unsigned int vc1_mbase;
		unsigned int vc1_mvext;
		unsigned int vc1_ovlp;
		unsigned int vc1_skipbp;
		unsigned int vc1_dmbbp;
		unsigned int vc1_mvmtab;
		unsigned int vc1_buf_ctrl;
		unsigned int g439_reserved_0[25];
	// Group 440 : Debug, JL_PRINTF, DDR setter
		unsigned int g440_reserved[32];
	// Group 441 : VLD, original Group 4
		unsigned int vld_ctrl;
		unsigned int vld_status;
		unsigned int vld_decode_time;
		unsigned int vld_int_trb_trd;
		unsigned int vld_mon_0;
		unsigned int vld_mon_1;
		unsigned int vld_mon_2;
		unsigned int vld_mon_3;
		unsigned int g441_reserved_0[3];
		unsigned int vld_part_decode_tl;
		unsigned int vld_part_decode_br;
		unsigned int vld_error_mb_threshold;
		unsigned int vld_config;
		unsigned int vld_trb_trd;
		unsigned int vld_trb_trd_ext;
		unsigned int vld_2trbp_2dp;
		unsigned int vld_2trbm_2dm;
		unsigned int vld_packet_header;
		unsigned int vld_vol_header;
		unsigned int vld_vop_header;
		unsigned int vld_mp4_misc;
		unsigned int vld_mon_4;
		unsigned int vld_mon_5;
		unsigned int vld_mon_6;
		unsigned int vld_mon_7;
		unsigned int vld_mon_8;
		unsigned int vld_mon_9;
		unsigned int vld_mon_10;
		unsigned int g441_reserved_1;
		unsigned int vld_gob_num;
	// Group 442 : DPFU 2 HW Get Bit
		unsigned int dpfu2_get_bits[32];
	// Group 443 : DPFU2 HW Show Bit
		unsigned int dpfu2_show_bits[32];
	// Group 444 : INVQ
		unsigned int invq_qmx_par;
		unsigned int invq_mode;
		unsigned int invq_chksum;
		unsigned int g444_reserved_0[2];
		unsigned int invq_vol_header;
		unsigned int invq_qt_rf_ctrl;
		unsigned int g444_reserved_1[20];
		unsigned int invq_qt_turbo_mode_control;
		unsigned int invq_vqd_chksum;
		unsigned int invq_spare_1;
		unsigned int invq_spare_2;
		unsigned int g444_reserved_2;
	// Group 445 : MC2SD
		unsigned int mc2sd_ctrl;
		unsigned int mc2sd_pic_size;
		unsigned int mc2sd_base;
		unsigned int mc2sd_flt_hl_4p;
		unsigned int mc2sd_flt_hc_4p;
		unsigned int mc2sd_flt_vl_fm_2p;
		unsigned int mc2sd_flt_vl_fm_4p;
		unsigned int mc2sd_flt_vc_fm_2p;
		unsigned int mc2sd_flt_vc_fm_4p;
		unsigned int mc2sd_flt_vl_fd_2p;
		unsigned int mc2sd_flt_vl_fd_3p;
		unsigned int mc2sd_flt_vl_fd_4p;
		unsigned int mc2sd_flt_vc_fd_2p;
		unsigned int mc2sd_flt_vc_fd_3p;
		unsigned int mc2sd_flt_vc_fd_4p;
		unsigned int mc2sd_be_d_chksum;
		unsigned int mc2sd_fe_d_chksum;
		unsigned int mc2sd_be_c_chksum;
		unsigned int mc2sd_pic_end;
		unsigned int mc2sd_debug;
		unsigned int mc2sd_xy_offset;
		unsigned int g445_reserved_0[11];

	// Group 446 : MFD AGDC (Address Generation and DRAM Controller) for VLD
		unsigned int g446_reserved_0;
		unsigned int agdc_vld_read_base_address;
		unsigned int g446_reserved_1[4];
		unsigned int agdc_vld_read_upper_bound;
		unsigned int g446_reserved_2[4];
		unsigned int agdc_vld_read_stop_kbyte_offset;
		unsigned int agdc_vld_read_offset;
		unsigned int agdc_vld_read_ini_kbyte_offset;
		unsigned int agdc_vld_read_ini_word_offset;
		unsigned int g446_reserved_3[9];
		unsigned int agdc_mvc_base_address;
		unsigned int agdc_acdc_base_address;
		unsigned int agdc_extend_bits_offset;
		unsigned int g446_reserved_4[5];
	// Group 447 : MFD BUF CTL
		unsigned int mfd_bf_mb_99_mode;
		unsigned int mfd_bf_slow_dec_reset_en;
		unsigned int mfd_bf_always_interlock_enable;
		unsigned int mfd_bf_slow_decode_en;
		unsigned int mfd_bf_spare[4];
		unsigned int mfd_bf_sloww_dec_sft_reset;
		unsigned int g447_reserved_0[23];
	// Group 448 ~ Group 463 : Reserved
		unsigned int g448_g463_reserved[16][32];
	// Group 464 ~ Group 465 : Scaling Matrix1
		unsigned int h264_sl_8x8_intra_y[2 * 32];
	// Group 466 ~ Group 467 : Scaling Matrix2
		unsigned int h264_sl_8x8_inter_y[2 * 32];
	// Group 468 : Scaling Matrix3
		unsigned int h264_sl_4x4_intra_y[16];
		unsigned int h264_sl_4x4_intra_cb[16];
	// Group 469 : Scaling Matrix4
		unsigned int h264_sl_4x4_intra_cr[16];
		unsigned int h264_sl_4x4_inter_y[16];
	// Group 470 : Scaling Matrix5
		unsigned int h264_sl_4x4_inter_cb[16];
		unsigned int h264_sl_4x4_inter_cr[16];
	// Group 471 : Scaling Matrix6
		unsigned int g471_reserved[32];
	// Group 472 : MC CHECKSUM
		unsigned int mfd_version;
		unsigned int mfd_gmv_chksum;
		unsigned int mfd_lmv_chksum;
		unsigned int mfd_cmv_chksum;
		unsigned int mfd_mp_qt_chksum;
		unsigned int mfd_mp_mr_chksum;
		unsigned int mfd_mp_lf_chksum;
		unsigned int mfd_qt_mr_chksum;
		unsigned int mfd_mr_lf_chksum;
		unsigned int mfd_mr_mc_chksum;
		unsigned int mfd_lf_mc_chksum;
		unsigned int mfd_mon_cur_urgent_count;
		unsigned int mfd_stop_urgent_count;
		unsigned int mfd_mb_desire_cycle;
		unsigned int mfd_mon_total_cycle;
		unsigned int mfd_xmb_desire_cycle;
		unsigned int mfd_measure_mb_count;
		unsigned int mfd_sbar_ctrl;
		unsigned int mfd_cycel_cnt;
		unsigned int mfd_debug_ctrl0;
		unsigned int mfd_debug_ctrl1;
		unsigned int mfd_mon_misc_1;
		unsigned int mfd_mon_misc_2;
		unsigned int mfd_mon_misc_3;
		unsigned int mfd_mon_misc_4;
		unsigned int mfd_mon_misc_5;
		unsigned int mfd_lfbwr_mc_chksum;
		unsigned int g472_reserved_0[5];
	// Group 473 : PIC PARM
		unsigned int mpeg_seq_ext;
		unsigned int mpeg_h_size;
		unsigned int mpeg_v_size;
		unsigned int g473_reserved_0;
		unsigned int mpeg_pic_coding_type;
		unsigned int mpeg_pic_f_code;
		unsigned int mpeg_pic_coding_ext0;
		unsigned int mpeg_pic_coding_ext1;
		unsigned int mpeg_pic_start;
		unsigned int mfd_dis_pic_id;
		unsigned int mfd_dis_seq_tag;
		unsigned int mfd_dis_pic_id_2;
		unsigned int g473_reserved_1[17];
		unsigned int mpeg_vop_rounding_type;
		unsigned int mpeg_qpel_ctrl;
		unsigned int mpeg_divx_mw_pad;
	// Group 474 : RealVideo Global Related
		unsigned int rv_profile;
		unsigned int rv_pic_type;
		unsigned int rv_quant;
		unsigned int rv_hsize;
		unsigned int rv_vsize;
		unsigned int g474_reserved_0;
		unsigned int rv_mvbase;
		unsigned int rv_rpmbase;
		unsigned int rv_lfbase;
		unsigned int rv_lf_ctrl;
		unsigned int g474_reserved_1[22];
	// Group 475 : RealVideo MP Related
		unsigned int rv_osvquant;
		unsigned int rv_first_mb_addr;
		unsigned int g475_reserved_0[30];
	// Group 476 : RealVideo MR Related
		unsigned int rv_urati;
		unsigned int rv_rpmsize;
		unsigned int rv_rpmfill;
		unsigned int rv_rpmen;
		unsigned int rv_rpmxp;
		unsigned int rv_rpmcxp;
		unsigned int rv_rpmyp;
		unsigned int rv_rpmcyp;
		unsigned int rv_rpmxp_high;
		unsigned int rv_rpmcxp_high;
		unsigned int rv_rpmyp_high;
		unsigned int rv_rpmcyp_high;
		unsigned int g476_reserved_0[20];
	// Group 477 : RealVideo LF Related
		unsigned int rv_v8_dstr;
		unsigned int rv_psmall;
		unsigned int rv_buf_ctrl;
		unsigned int g477_reserved_0[29];

	// Group 478 ~ Group 511 : Reserved
		unsigned int g478_g511_reserved[34][32];
#endif	//  __REGMAP_9200_INC__

// vim:tabstop=4:shiftwidth=4:expandtab:
// jEdit mode Line :mode=c:indentSize=4:tabSize=4:deepIndent=true:
