

================================================================
== Vitis HLS Report for 'master_fix_Pipeline_VITIS_LOOP_335_1'
================================================================
* Date:           Wed Jul 27 16:07:08 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        Testing
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.41 ns|  7.574 ns|     2.81 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        9|        9|  93.690 ns|  93.690 ns|    9|    9|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_335_1  |        7|        7|         5|          1|          1|     4|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.67>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%m_3_1 = alloca i32 1"   --->   Operation 9 'alloca' 'm_3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%m_3_7 = alloca i32 1"   --->   Operation 10 'alloca' 'm_3_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%m_3_10 = alloca i32 1"   --->   Operation 11 'alloca' 'm_3_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%m_3_04 = alloca i32 1"   --->   Operation 12 'alloca' 'm_3_04' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%den2_V_0_3_08_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %den2_V_0_3_08"   --->   Operation 13 'read' 'den2_V_0_3_08_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%den2_V_0_2_07_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %den2_V_0_2_07"   --->   Operation 14 'read' 'den2_V_0_2_07_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%den2_V_0_1_06_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %den2_V_0_1_06"   --->   Operation 15 'read' 'den2_V_0_1_06_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%den2_V_0_0_05_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %den2_V_0_0_05"   --->   Operation 16 'read' 'den2_V_0_0_05_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z10dense2_fixiPK8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEiPA16_S2_S4_PS2_.exit"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i_2 = load i3 %i"   --->   Operation 19 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 20 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.13ns)   --->   "%icmp_ln335 = icmp_eq  i3 %i_2, i3 4" [model_functions.cpp:335]   --->   Operation 21 'icmp' 'icmp_ln335' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 22 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.65ns)   --->   "%add_ln335 = add i3 %i_2, i3 1" [model_functions.cpp:335]   --->   Operation 23 'add' 'add_ln335' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln335 = br i1 %icmp_ln335, void %.split9_ifconv, void %.preheader8.preheader.exitStub" [model_functions.cpp:335]   --->   Operation 24 'br' 'br_ln335' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln938 = trunc i3 %i_2"   --->   Operation 25 'trunc' 'trunc_ln938' <Predicate = (!icmp_ln335)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.82ns)   --->   "%p_Val2_s = mux i36 @_ssdm_op_Mux.ap_auto.4i36.i2, i36 %den2_V_0_0_05_read, i36 %den2_V_0_1_06_read, i36 %den2_V_0_2_07_read, i36 %den2_V_0_3_08_read, i2 %trunc_ln938"   --->   Operation 26 'mux' 'p_Val2_s' <Predicate = (!icmp_ln335)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (2.50ns)   --->   "%icmp_ln938 = icmp_eq  i36 %p_Val2_s, i36 0"   --->   Operation 27 'icmp' 'icmp_ln938' <Predicate = (!icmp_ln335)> <Delay = 2.50> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_Result_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %p_Val2_s, i32 35"   --->   Operation 28 'bitselect' 'p_Result_6' <Predicate = (!icmp_ln335)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (2.71ns)   --->   "%tmp_V = sub i36 0, i36 %p_Val2_s"   --->   Operation 29 'sub' 'tmp_V' <Predicate = (!icmp_ln335)> <Delay = 2.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.12ns)   --->   "%tmp_V_2 = select i1 %p_Result_6, i36 %tmp_V, i36 %p_Val2_s"   --->   Operation 30 'select' 'tmp_V_2' <Predicate = (!icmp_ln335)> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_Result_s = partselect i36 @llvm.part.select.i36, i36 %tmp_V_2, i32 35, i32 0"   --->   Operation 31 'partselect' 'p_Result_s' <Predicate = (!icmp_ln335)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln335 = store i3 %add_ln335, i3 %i" [model_functions.cpp:335]   --->   Operation 32 'store' 'store_ln335' <Predicate = (!icmp_ln335)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.57>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%p_Result_7 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i28.i36, i28 268435455, i36 %p_Result_s"   --->   Operation 33 'bitconcatenate' 'p_Result_7' <Predicate = (!icmp_ln938)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp = cttz i64 @llvm.cttz.i64, i64 %p_Result_7, i1 1"   --->   Operation 34 'cttz' 'tmp' <Predicate = (!icmp_ln938)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%l = trunc i64 %tmp"   --->   Operation 35 'trunc' 'l' <Predicate = (!icmp_ln938)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (2.55ns)   --->   "%sub_ln947 = sub i32 36, i32 %l"   --->   Operation 36 'sub' 'sub_ln947' <Predicate = (!icmp_ln938)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (2.55ns)   --->   "%lsb_index = add i32 %sub_ln947, i32 4294967243"   --->   Operation 37 'add' 'lsb_index' <Predicate = (!icmp_ln938)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index, i32 1, i32 31"   --->   Operation 38 'partselect' 'tmp_2' <Predicate = (!icmp_ln938)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (2.47ns)   --->   "%icmp_ln949 = icmp_sgt  i31 %tmp_2, i31 0"   --->   Operation 39 'icmp' 'icmp_ln949' <Predicate = (!icmp_ln938)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln950 = trunc i32 %sub_ln947"   --->   Operation 40 'trunc' 'trunc_ln950' <Predicate = (!icmp_ln938)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.82ns)   --->   "%sub_ln950 = sub i6 26, i6 %trunc_ln950"   --->   Operation 41 'sub' 'sub_ln950' <Predicate = (!icmp_ln938)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln950)   --->   "%zext_ln950 = zext i6 %sub_ln950"   --->   Operation 42 'zext' 'zext_ln950' <Predicate = (!icmp_ln938)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln950)   --->   "%lshr_ln950 = lshr i36 68719476735, i36 %zext_ln950"   --->   Operation 43 'lshr' 'lshr_ln950' <Predicate = (!icmp_ln938)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln950)   --->   "%p_Result_2 = and i36 %tmp_V_2, i36 %lshr_ln950"   --->   Operation 44 'and' 'p_Result_2' <Predicate = (!icmp_ln938)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (2.94ns) (out node of the LUT)   --->   "%icmp_ln950 = icmp_ne  i36 %p_Result_2, i36 0"   --->   Operation 45 'icmp' 'icmp_ln950' <Predicate = (!icmp_ln938)> <Delay = 2.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln946 = trunc i64 %tmp"   --->   Operation 46 'trunc' 'trunc_ln946' <Predicate = (!icmp_ln938)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.08>
ST_3 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node tobool31_i_i_i11)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index, i32 31"   --->   Operation 47 'bitselect' 'tmp_3' <Predicate = (!icmp_ln938)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node tobool31_i_i_i11)   --->   "%xor_ln952 = xor i1 %tmp_3, i1 1"   --->   Operation 48 'xor' 'xor_ln952' <Predicate = (!icmp_ln938)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node tobool31_i_i_i11)   --->   "%and_ln949 = and i1 %icmp_ln949, i1 %icmp_ln950"   --->   Operation 49 'and' 'and_ln949' <Predicate = (!icmp_ln938)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node tobool31_i_i_i11)   --->   "%p_Result_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %tmp_V_2, i32 %lsb_index"   --->   Operation 50 'bitselect' 'p_Result_3' <Predicate = (!icmp_ln938)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node tobool31_i_i_i11)   --->   "%a = or i1 %p_Result_3, i1 %and_ln949"   --->   Operation 51 'or' 'a' <Predicate = (!icmp_ln938)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln960 = zext i36 %tmp_V_2"   --->   Operation 52 'zext' 'zext_ln960' <Predicate = (!icmp_ln938)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (2.47ns)   --->   "%icmp_ln961 = icmp_sgt  i32 %lsb_index, i32 0"   --->   Operation 53 'icmp' 'icmp_ln961' <Predicate = (!icmp_ln938)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (2.55ns)   --->   "%add_ln961 = add i32 %sub_ln947, i32 4294967242"   --->   Operation 54 'add' 'add_ln961' <Predicate = (!icmp_ln938)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%zext_ln961 = zext i32 %add_ln961"   --->   Operation 55 'zext' 'zext_ln961' <Predicate = (!icmp_ln938)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%lshr_ln961 = lshr i64 %zext_ln960, i64 %zext_ln961"   --->   Operation 56 'lshr' 'lshr_ln961' <Predicate = (!icmp_ln938)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (2.55ns)   --->   "%sub_ln962 = sub i32 54, i32 %sub_ln947"   --->   Operation 57 'sub' 'sub_ln962' <Predicate = (!icmp_ln938)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%zext_ln962 = zext i32 %sub_ln962"   --->   Operation 58 'zext' 'zext_ln962' <Predicate = (!icmp_ln938)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%shl_ln962 = shl i64 %zext_ln960, i64 %zext_ln962"   --->   Operation 59 'shl' 'shl_ln962' <Predicate = (!icmp_ln938)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.97ns) (out node of the LUT)   --->   "%tobool31_i_i_i11 = and i1 %a, i1 %xor_ln952"   --->   Operation 60 'and' 'tobool31_i_i_i11' <Predicate = (!icmp_ln938)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%m_1 = select i1 %icmp_ln961, i64 %lshr_ln961, i64 %shl_ln962"   --->   Operation 61 'select' 'm_1' <Predicate = (!icmp_ln938)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%zext_ln964 = zext i1 %tobool31_i_i_i11"   --->   Operation 62 'zext' 'zext_ln964' <Predicate = (!icmp_ln938)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (4.52ns) (out node of the LUT)   --->   "%m_3 = add i64 %m_1, i64 %zext_ln964"   --->   Operation 63 'add' 'm_3' <Predicate = (!icmp_ln938)> <Delay = 4.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%m = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_3, i32 1, i32 63"   --->   Operation 64 'partselect' 'm' <Predicate = (!icmp_ln938)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%p_Result_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_3, i32 54"   --->   Operation 65 'bitselect' 'p_Result_4' <Predicate = (!icmp_ln938)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.92>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln965 = zext i63 %m"   --->   Operation 66 'zext' 'zext_ln965' <Predicate = (!icmp_ln938)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.69ns)   --->   "%select_ln946 = select i1 %p_Result_4, i11 1023, i11 1022"   --->   Operation 67 'select' 'select_ln946' <Predicate = (!icmp_ln938)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln968 = sub i11 17, i11 %trunc_ln946"   --->   Operation 68 'sub' 'sub_ln968' <Predicate = (!icmp_ln938)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 69 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln968 = add i11 %sub_ln968, i11 %select_ln946"   --->   Operation 69 'add' 'add_ln968' <Predicate = (!icmp_ln938)> <Delay = 3.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 %p_Result_6, i11 %add_ln968"   --->   Operation 70 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln938)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%p_Result_8 = partset i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32, i64 %zext_ln965, i12 %tmp_7, i32 52, i32 63"   --->   Operation 71 'partset' 'p_Result_8' <Predicate = (!icmp_ln938)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%bitcast_ln741 = bitcast i64 %p_Result_8"   --->   Operation 72 'bitcast' 'bitcast_ln741' <Predicate = (!icmp_ln938)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (1.48ns)   --->   "%m_3_21 = select i1 %icmp_ln938, i64 0, i64 %bitcast_ln741"   --->   Operation 73 'select' 'm_3_21' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%m_3_1_load = load i64 %m_3_1"   --->   Operation 96 'load' 'm_3_1_load' <Predicate = (icmp_ln335)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%m_3_7_load = load i64 %m_3_7"   --->   Operation 97 'load' 'm_3_7_load' <Predicate = (icmp_ln335)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%m_3_10_load = load i64 %m_3_10"   --->   Operation 98 'load' 'm_3_10_load' <Predicate = (icmp_ln335)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%m_3_04_load = load i64 %m_3_04"   --->   Operation 99 'load' 'm_3_04_load' <Predicate = (icmp_ln335)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %m_3_04_out, i64 %m_3_04_load"   --->   Operation 100 'write' 'write_ln0' <Predicate = (icmp_ln335)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %m_2_03_out, i64 %m_3_10_load"   --->   Operation 101 'write' 'write_ln0' <Predicate = (icmp_ln335)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %m_3_7_out, i64 %m_3_7_load"   --->   Operation 102 'write' 'write_ln0' <Predicate = (icmp_ln335)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %m_3_10_out, i64 %m_3_1_load"   --->   Operation 103 'write' 'write_ln0' <Predicate = (icmp_ln335)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 104 'ret' 'ret_ln0' <Predicate = (icmp_ln335)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.92>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%m_3_1_load_1 = load i64 %m_3_1" [model_functions.cpp:336]   --->   Operation 74 'load' 'm_3_1_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%m_3_7_load_1 = load i64 %m_3_7" [model_functions.cpp:336]   --->   Operation 75 'load' 'm_3_7_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%m_3_10_load_1 = load i64 %m_3_10" [model_functions.cpp:336]   --->   Operation 76 'load' 'm_3_10_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%m_3_04_load_1 = load i64 %m_3_04" [model_functions.cpp:336]   --->   Operation 77 'load' 'm_3_04_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%specloopname_ln334 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [model_functions.cpp:334]   --->   Operation 78 'specloopname' 'specloopname_ln334' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.95ns)   --->   "%icmp_ln336 = icmp_eq  i2 %trunc_ln938, i2 2" [model_functions.cpp:336]   --->   Operation 79 'icmp' 'icmp_ln336' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node m_3_13)   --->   "%m_3_35 = select i1 %icmp_ln336, i64 %m_3_04_load_1, i64 %m_3_21" [model_functions.cpp:336]   --->   Operation 80 'select' 'm_3_35' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.95ns)   --->   "%icmp_ln336_1 = icmp_eq  i2 %trunc_ln938, i2 1" [model_functions.cpp:336]   --->   Operation 81 'icmp' 'icmp_ln336_1' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (1.48ns) (out node of the LUT)   --->   "%m_3_13 = select i1 %icmp_ln336_1, i64 %m_3_04_load_1, i64 %m_3_35" [model_functions.cpp:336]   --->   Operation 82 'select' 'm_3_13' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.95ns)   --->   "%icmp_ln336_2 = icmp_eq  i2 %trunc_ln938, i2 0" [model_functions.cpp:336]   --->   Operation 83 'icmp' 'icmp_ln336_2' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (1.48ns) (out node of the LUT)   --->   "%m_3_14 = select i1 %icmp_ln336_2, i64 %m_3_04_load_1, i64 %m_3_13" [model_functions.cpp:336]   --->   Operation 84 'select' 'm_3_14' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node m_3_16)   --->   "%m_3_15 = select i1 %icmp_ln336, i64 %m_3_21, i64 %m_3_10_load_1" [model_functions.cpp:336]   --->   Operation 85 'select' 'm_3_15' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (1.48ns) (out node of the LUT)   --->   "%m_3_16 = select i1 %icmp_ln336_1, i64 %m_3_10_load_1, i64 %m_3_15" [model_functions.cpp:336]   --->   Operation 86 'select' 'm_3_16' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (1.48ns) (out node of the LUT)   --->   "%m_3_17 = select i1 %icmp_ln336_2, i64 %m_3_10_load_1, i64 %m_3_16" [model_functions.cpp:336]   --->   Operation 87 'select' 'm_3_17' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node m_3_19)   --->   "%m_3_18 = select i1 %icmp_ln336_1, i64 %m_3_21, i64 %m_3_7_load_1" [model_functions.cpp:336]   --->   Operation 88 'select' 'm_3_18' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (1.48ns) (out node of the LUT)   --->   "%m_3_19 = select i1 %icmp_ln336_2, i64 %m_3_7_load_1, i64 %m_3_18" [model_functions.cpp:336]   --->   Operation 89 'select' 'm_3_19' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (1.48ns)   --->   "%m_3_20 = select i1 %icmp_ln336_2, i64 %m_3_21, i64 %m_3_1_load_1" [model_functions.cpp:336]   --->   Operation 90 'select' 'm_3_20' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%store_ln336 = store i64 %m_3_14, i64 %m_3_04" [model_functions.cpp:336]   --->   Operation 91 'store' 'store_ln336' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%store_ln336 = store i64 %m_3_17, i64 %m_3_10" [model_functions.cpp:336]   --->   Operation 92 'store' 'store_ln336' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%store_ln336 = store i64 %m_3_19, i64 %m_3_7" [model_functions.cpp:336]   --->   Operation 93 'store' 'store_ln336' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%store_ln336 = store i64 %m_3_20, i64 %m_3_1" [model_functions.cpp:336]   --->   Operation 94 'store' 'store_ln336' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z10dense2_fixiPK8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEiPA16_S2_S4_PS2_.exit"   --->   Operation 95 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.4ns, clock uncertainty: 2.81ns.

 <State 1>: 5.67ns
The critical path consists of the following:
	'alloca' operation ('i') [9]  (0 ns)
	'load' operation ('i') on local variable 'i' [21]  (0 ns)
	'mux' operation ('__Val2__') [34]  (1.83 ns)
	'sub' operation ('tmp.V') [37]  (2.71 ns)
	'select' operation ('tmp.V') [38]  (1.13 ns)

 <State 2>: 7.57ns
The critical path consists of the following:
	'cttz' operation ('tmp') [41]  (0 ns)
	'sub' operation ('sub_ln947') [43]  (2.55 ns)
	'add' operation ('lsb_index') [44]  (2.55 ns)
	'icmp' operation ('icmp_ln949') [46]  (2.47 ns)

 <State 3>: 7.08ns
The critical path consists of the following:
	'add' operation ('add_ln961') [60]  (2.55 ns)
	'lshr' operation ('lshr_ln961') [62]  (0 ns)
	'select' operation ('m') [67]  (0 ns)
	'add' operation ('m') [69]  (4.53 ns)

 <State 4>: 5.93ns
The critical path consists of the following:
	'select' operation ('select_ln946') [73]  (0.692 ns)
	'add' operation ('add_ln968') [76]  (3.76 ns)
	'select' operation ('m[3]') [80]  (1.48 ns)

 <State 5>: 3.92ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln336', model_functions.cpp:336) [81]  (0.959 ns)
	'select' operation ('m[3]', model_functions.cpp:336) [82]  (0 ns)
	'select' operation ('m[3]', model_functions.cpp:336) [84]  (1.48 ns)
	'select' operation ('m[3]', model_functions.cpp:336) [86]  (1.48 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
