

================================================================
== Vitis HLS Report for 'point_add_2'
================================================================
* Date:           Thu Dec 26 19:55:02 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        haidiem
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.041 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------+---------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                  |                                       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                     Instance                     |                 Module                |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------------------+---------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_point_add_2_Pipeline_VITIS_LOOP_45_1_fu_127   |point_add_2_Pipeline_VITIS_LOOP_45_1   |      164|      164|  1.640 us|  1.640 us|  164|  164|       no|
        |grp_point_add_2_Pipeline_VITIS_LOOP_25_1_fu_135   |point_add_2_Pipeline_VITIS_LOOP_25_1   |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_point_add_2_Pipeline_VITIS_LOOP_25_16_fu_141  |point_add_2_Pipeline_VITIS_LOOP_25_16  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_point_add_2_Pipeline_VITIS_LOOP_45_17_fu_147  |point_add_2_Pipeline_VITIS_LOOP_45_17  |      164|      164|  1.640 us|  1.640 us|  164|  164|       no|
        |grp_point_add_2_Pipeline_VITIS_LOOP_45_18_fu_154  |point_add_2_Pipeline_VITIS_LOOP_45_18  |      164|      164|  1.640 us|  1.640 us|  164|  164|       no|
        |grp_point_double_1_fu_162                         |point_double_1                         |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +--------------------------------------------------+---------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_64_1  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   6149|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|    8139|  17672|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    160|    -|
|Register         |        -|    -|    4024|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|   12163|  23981|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      11|     45|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------+---------------------------------------+---------+----+------+-------+-----+
    |                     Instance                     |                 Module                | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +--------------------------------------------------+---------------------------------------+---------+----+------+-------+-----+
    |grp_point_add_2_Pipeline_VITIS_LOOP_25_1_fu_135   |point_add_2_Pipeline_VITIS_LOOP_25_1   |        0|   0|    18|    857|    0|
    |grp_point_add_2_Pipeline_VITIS_LOOP_25_16_fu_141  |point_add_2_Pipeline_VITIS_LOOP_25_16  |        0|   0|    18|    857|    0|
    |grp_point_add_2_Pipeline_VITIS_LOOP_45_1_fu_127   |point_add_2_Pipeline_VITIS_LOOP_45_1   |        0|   0|   342|    737|    0|
    |grp_point_add_2_Pipeline_VITIS_LOOP_45_17_fu_147  |point_add_2_Pipeline_VITIS_LOOP_45_17  |        0|   0|   343|    737|    0|
    |grp_point_add_2_Pipeline_VITIS_LOOP_45_18_fu_154  |point_add_2_Pipeline_VITIS_LOOP_45_18  |        0|   0|   342|    737|    0|
    |grp_point_double_1_fu_162                         |point_double_1                         |        0|   0|  7076|  13747|    0|
    +--------------------------------------------------+---------------------------------------+---------+----+------+-------+-----+
    |Total                                             |                                       |        0|   0|  8139|  17672|    0|
    +--------------------------------------------------+---------------------------------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+-----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+-----+------------+------------+
    |add_ln28_3_fu_320_p2             |         +|   0|  0|   23|          16|           1|
    |add_ln28_fu_310_p2               |         +|   0|  0|   23|          16|           1|
    |j_fu_330_p2                      |         -|   0|  0|   24|          17|          17|
    |sub_ln1691_fu_399_p2             |         -|   0|  0|   24|           1|          17|
    |sub_ln69_fu_344_p2               |         -|   0|  0|   24|           1|          17|
    |and_ln99_fu_183_p2               |       and|   0|  0|    2|           1|           1|
    |ashr_ln1691_fu_418_p2            |      ashr|   0|  0|  579|         166|         166|
    |r_fu_412_p2                      |      ashr|   0|  0|  579|         166|         166|
    |icmp_ln100_fu_209_p2             |      icmp|   0|  0|   62|         166|           1|
    |icmp_ln1064_1_fu_247_p2          |      icmp|   0|  0|   62|         166|         166|
    |icmp_ln1064_fu_215_p2            |      icmp|   0|  0|   62|         166|         166|
    |icmp_ln1068_1_fu_177_p2          |      icmp|   0|  0|   62|         166|           1|
    |icmp_ln1068_2_fu_264_p2          |      icmp|   0|  0|   62|         166|           1|
    |icmp_ln1068_fu_171_p2            |      icmp|   0|  0|   62|         166|           1|
    |ap_block_state4_on_subcall_done  |        or|   0|  0|    2|           1|           1|
    |or_ln100_fu_203_p2               |        or|   0|  0|  166|         166|         166|
    |a_V_fu_524_p3                    |    select|   0|  0|  166|           1|         166|
    |c_V_6_fu_448_p3                  |    select|   0|  0|  166|           1|         166|
    |c_V_fu_291_p3                    |    select|   0|  0|  166|           1|         166|
    |d_V_fu_486_p3                    |    select|   0|  0|  166|           1|         166|
    |g_V_3_fu_369_p3                  |    select|   0|  0|  166|           1|         166|
    |j_3_fu_350_p3                    |    select|   0|  0|   17|           1|          17|
    |r_3_fu_431_p3                    |    select|   0|  0|  166|           1|         166|
    |select_ln1691_fu_424_p3          |    select|   0|  0|  166|           1|         166|
    |u_V_15_fu_453_p3                 |    select|   0|  0|  166|           1|         166|
    |v_V_fu_375_p3                    |    select|   0|  0|  166|           1|         166|
    |shl_ln1691_3_fu_393_p2           |       shl|   0|  0|  579|         166|         166|
    |shl_ln1691_fu_387_p2             |       shl|   0|  0|  579|         166|         166|
    |d_V_3_fu_508_p2                  |       xor|   0|  0|  166|         166|         166|
    |p_Result_s_fu_285_p2             |       xor|   0|  0|    2|           1|           1|
    |ret_17_fu_221_p2                 |       xor|   0|  0|  166|         166|         166|
    |ret_18_fu_280_p2                 |       xor|   0|  0|  166|         166|         166|
    |ret_19_fu_463_p2                 |       xor|   0|  0|  166|         166|         166|
    |ret_20_fu_514_p2                 |       xor|   0|  0|  166|         166|         166|
    |ret_fu_540_p2                    |       xor|   0|  0|  166|         166|         166|
    |u_V_fu_458_p2                    |       xor|   0|  0|  166|         166|         166|
    |xor_ln1544_fu_535_p2             |       xor|   0|  0|  166|         166|         166|
    |xor_ln904_2_fu_502_p2            |       xor|   0|  0|  166|         166|           1|
    |xor_ln904_fu_498_p2              |       xor|   0|  0|  166|         166|         166|
    +---------------------------------+----------+----+---+-----+------------+------------+
    |Total                            |          |   0|  0| 6149|        3550|        4228|
    +---------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |P_3_reg_110                    |  25|          5|  332|       1660|
    |ap_NS_fsm                      |  81|         17|    1|         17|
    |ap_phi_mux_P_3_phi_fu_114_p10  |   9|          2|  332|        664|
    |ap_return                      |   9|          2|  332|        664|
    |g_V_fu_84                      |   9|          2|  166|        332|
    |tmp_V_fu_88                    |   9|          2|  166|        332|
    |u_V_11_fu_76                   |   9|          2|  166|        332|
    |v_V_3_fu_80                    |   9|          2|  166|        332|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 160|         34| 1661|       4333|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------+-----+----+-----+-----------+
    |                              Name                             |  FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------+-----+----+-----+-----------+
    |P_3_reg_110                                                    |  332|   0|  332|          0|
    |a_V_reg_759                                                    |  166|   0|  166|          0|
    |and_ln99_reg_612                                               |    1|   0|    1|          0|
    |ap_CS_fsm                                                      |   16|   0|   16|          0|
    |ap_return_preg                                                 |  332|   0|  332|          0|
    |c_V_reg_690                                                    |  166|   0|  166|          0|
    |d_V_3_reg_748                                                  |  166|   0|  166|          0|
    |d_V_reg_743                                                    |  166|   0|  166|          0|
    |g_V_fu_84                                                      |  166|   0|  166|          0|
    |g_V_load_reg_720                                               |  166|   0|  166|          0|
    |grp_point_add_2_Pipeline_VITIS_LOOP_25_16_fu_141_ap_start_reg  |    1|   0|    1|          0|
    |grp_point_add_2_Pipeline_VITIS_LOOP_25_1_fu_135_ap_start_reg   |    1|   0|    1|          0|
    |grp_point_add_2_Pipeline_VITIS_LOOP_45_17_fu_147_ap_start_reg  |    1|   0|    1|          0|
    |grp_point_add_2_Pipeline_VITIS_LOOP_45_18_fu_154_ap_start_reg  |    1|   0|    1|          0|
    |grp_point_add_2_Pipeline_VITIS_LOOP_45_1_fu_127_ap_start_reg   |    1|   0|    1|          0|
    |grp_point_double_1_fu_162_ap_start_reg                         |    1|   0|    1|          0|
    |icmp_ln100_reg_627                                             |    1|   0|    1|          0|
    |icmp_ln1064_reg_631                                            |    1|   0|    1|          0|
    |j_3_reg_708                                                    |   17|   0|   17|          0|
    |lhs_V_10_reg_621                                               |  166|   0|  166|          0|
    |lhs_V_reg_616                                                  |  166|   0|  166|          0|
    |p_Result_18_reg_738                                            |    1|   0|    1|          0|
    |r_3_reg_730                                                    |  166|   0|  166|          0|
    |ret_17_reg_663                                                 |  166|   0|  166|          0|
    |ret_18_reg_685                                                 |  166|   0|  166|          0|
    |select_ln1691_reg_725                                          |  166|   0|  166|          0|
    |tmp_21_reg_700                                                 |    1|   0|    1|          0|
    |tmp_22_reg_714                                                 |    1|   0|    1|          0|
    |tmp_V_fu_88                                                    |  166|   0|  166|          0|
    |trunc_ln1068_1_reg_677                                         |  165|   0|  165|          0|
    |trunc_ln1068_reg_607                                           |  329|   0|  329|          0|
    |trunc_ln1544_7_reg_754                                         |  165|   0|  165|          0|
    |u_V_11_fu_76                                                   |  166|   0|  166|          0|
    |v_V_3_fu_80                                                    |  166|   0|  166|          0|
    |v_V_3_load_reg_695                                             |  166|   0|  166|          0|
    +---------------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                          | 4024|   0| 4024|          0|
    +---------------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|   point_add.2|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|   point_add.2|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|   point_add.2|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|   point_add.2|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|   point_add.2|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|   point_add.2|  return value|
|ap_return  |  out|  332|  ap_ctrl_hs|   point_add.2|  return value|
|p_read     |   in|  332|     ap_none|        p_read|        scalar|
|p_read1    |   in|  166|     ap_none|       p_read1|        scalar|
|p_read12   |   in|  166|     ap_none|      p_read12|        scalar|
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 13 16 2 14 
2 --> 3 8 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 2 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 
14 --> 15 
15 --> 13 
16 --> 13 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.74>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read_1 = read i166 @_ssdm_op_Read.ap_auto.i166, i166 %p_read12"   --->   Operation 17 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read_2 = read i166 @_ssdm_op_Read.ap_auto.i166, i166 %p_read1"   --->   Operation 18 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read_3 = read i332 @_ssdm_op_Read.ap_auto.i332, i332 %p_read"   --->   Operation 19 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%a_V_4_loc = alloca i64 1"   --->   Operation 20 'alloca' 'a_V_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%d_V_4_loc = alloca i64 1"   --->   Operation 21 'alloca' 'd_V_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%c_V_7_loc = alloca i64 1"   --->   Operation 22 'alloca' 'c_V_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%i_18_loc = alloca i64 1"   --->   Operation 23 'alloca' 'i_18_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%i_loc = alloca i64 1"   --->   Operation 24 'alloca' 'i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln1068 = trunc i332 %p_read_3"   --->   Operation 25 'trunc' 'trunc_ln1068' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (3.82ns)   --->   "%icmp_ln1068 = icmp_ne  i166 %p_read_2, i166 0"   --->   Operation 26 'icmp' 'icmp_ln1068' <Predicate = true> <Delay = 3.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (3.82ns)   --->   "%icmp_ln1068_1 = icmp_ne  i166 %p_read_1, i166 0"   --->   Operation 27 'icmp' 'icmp_ln1068_1' <Predicate = true> <Delay = 3.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.97ns)   --->   "%and_ln99 = and i1 %icmp_ln1068, i1 %icmp_ln1068_1" [gf2_arithmetic.cpp:99]   --->   Operation 28 'and' 'and_ln99' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (1.94ns)   --->   "%br_ln99 = br i1 %and_ln99, void %._crit_edge, void" [gf2_arithmetic.cpp:99]   --->   Operation 29 'br' 'br_ln99' <Predicate = true> <Delay = 1.94>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%lhs_V = trunc i332 %p_read_3"   --->   Operation 30 'trunc' 'lhs_V' <Predicate = (and_ln99)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%lhs_V_10 = partselect i166 @_ssdm_op_PartSelect.i166.i332.i32.i32, i332 %p_read_3, i32 166, i32 331"   --->   Operation 31 'partselect' 'lhs_V_10' <Predicate = (and_ln99)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln100)   --->   "%or_ln100 = or i166 %lhs_V_10, i166 %lhs_V" [gf2_arithmetic.cpp:100]   --->   Operation 32 'or' 'or_ln100' <Predicate = (and_ln99)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (3.82ns) (out node of the LUT)   --->   "%icmp_ln100 = icmp_eq  i166 %or_ln100, i166 0" [gf2_arithmetic.cpp:100]   --->   Operation 33 'icmp' 'icmp_ln100' <Predicate = (and_ln99)> <Delay = 3.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln100 = br i1 %icmp_ln100, void, void" [gf2_arithmetic.cpp:100]   --->   Operation 34 'br' 'br_ln100' <Predicate = (and_ln99)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (3.82ns)   --->   "%icmp_ln1064 = icmp_eq  i166 %lhs_V, i166 %p_read_2"   --->   Operation 35 'icmp' 'icmp_ln1064' <Predicate = (and_ln99 & !icmp_ln100)> <Delay = 3.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln106 = br i1 %icmp_ln1064, void, void" [gf2_arithmetic.cpp:106]   --->   Operation 36 'br' 'br_ln106' <Predicate = (and_ln99 & !icmp_ln100)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%u_V_11 = alloca i32 1"   --->   Operation 37 'alloca' 'u_V_11' <Predicate = (and_ln99 & !icmp_ln100 & !icmp_ln1064)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%v_V_3 = alloca i32 1"   --->   Operation 38 'alloca' 'v_V_3' <Predicate = (and_ln99 & !icmp_ln100 & !icmp_ln1064)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%g_V = alloca i32 1"   --->   Operation 39 'alloca' 'g_V' <Predicate = (and_ln99 & !icmp_ln100 & !icmp_ln1064)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_V = alloca i32 1"   --->   Operation 40 'alloca' 'tmp_V' <Predicate = (and_ln99 & !icmp_ln100 & !icmp_ln1064)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.03ns)   --->   "%ret_17 = xor i166 %lhs_V, i166 %p_read_2"   --->   Operation 41 'xor' 'ret_17' <Predicate = (and_ln99 & !icmp_ln100 & !icmp_ln1064)> <Delay = 1.03> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln64 = store i166 1, i166 %tmp_V" [gf2_arithmetic.cpp:64]   --->   Operation 42 'store' 'store_ln64' <Predicate = (and_ln99 & !icmp_ln100 & !icmp_ln1064)> <Delay = 1.58>
ST_1 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln64 = store i166 0, i166 %g_V" [gf2_arithmetic.cpp:64]   --->   Operation 43 'store' 'store_ln64' <Predicate = (and_ln99 & !icmp_ln100 & !icmp_ln1064)> <Delay = 1.58>
ST_1 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln64 = store i166 11692013098647223345629478661730264157247460344009, i166 %v_V_3" [gf2_arithmetic.cpp:64]   --->   Operation 44 'store' 'store_ln64' <Predicate = (and_ln99 & !icmp_ln100 & !icmp_ln1064)> <Delay = 1.58>
ST_1 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln64 = store i166 %ret_17, i166 %u_V_11" [gf2_arithmetic.cpp:64]   --->   Operation 45 'store' 'store_ln64' <Predicate = (and_ln99 & !icmp_ln100 & !icmp_ln1064)> <Delay = 1.58>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln64 = br void" [gf2_arithmetic.cpp:64]   --->   Operation 46 'br' 'br_ln64' <Predicate = (and_ln99 & !icmp_ln100 & !icmp_ln1064)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (3.82ns)   --->   "%icmp_ln1064_1 = icmp_eq  i166 %lhs_V_10, i166 %p_read_1"   --->   Operation 47 'icmp' 'icmp_ln1064_1' <Predicate = (and_ln99 & !icmp_ln100 & icmp_ln1064)> <Delay = 3.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (1.94ns)   --->   "%br_ln107 = br i1 %icmp_ln1064_1, void %._crit_edge, void" [gf2_arithmetic.cpp:107]   --->   Operation 48 'br' 'br_ln107' <Predicate = (and_ln99 & !icmp_ln100 & icmp_ln1064)> <Delay = 1.94>

State 2 <SV = 1> <Delay = 5.41>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%u_V_13 = load i166 %u_V_11"   --->   Operation 49 'load' 'u_V_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%c_V_3 = load i166 %tmp_V"   --->   Operation 50 'load' 'c_V_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln1068_1 = trunc i166 %c_V_3"   --->   Operation 51 'trunc' 'trunc_ln1068_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (3.82ns)   --->   "%icmp_ln1068_2 = icmp_eq  i166 %u_V_13, i166 1"   --->   Operation 52 'icmp' 'icmp_ln1068_2' <Predicate = true> <Delay = 3.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln64 = br i1 %icmp_ln1068_2, void %codeRepl, void %_Z6bf_invR6ap_intILi166EERKS0_.229.exit" [gf2_arithmetic.cpp:64]   --->   Operation 53 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node c_V)   --->   "%trunc_ln1544 = trunc i166 %p_read_1"   --->   Operation 54 'trunc' 'trunc_ln1544' <Predicate = (icmp_ln1068_2)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node c_V)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i332.i32, i332 %p_read_3, i32 166"   --->   Operation 55 'bitselect' 'tmp' <Predicate = (icmp_ln1068_2)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (1.03ns)   --->   "%ret_18 = xor i166 %lhs_V_10, i166 %p_read_1"   --->   Operation 56 'xor' 'ret_18' <Predicate = (icmp_ln1068_2)> <Delay = 1.03> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node c_V)   --->   "%p_Result_s = xor i1 %tmp, i1 %trunc_ln1544" [gf2_arithmetic.cpp:38]   --->   Operation 57 'xor' 'p_Result_s' <Predicate = (icmp_ln1068_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (1.27ns) (out node of the LUT)   --->   "%c_V = select i1 %p_Result_s, i166 %c_V_3, i166 0" [gf2_arithmetic.cpp:39]   --->   Operation 58 'select' 'c_V' <Predicate = (icmp_ln1068_2)> <Delay = 1.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 59 [2/2] (1.58ns)   --->   "%call_ln39 = call void @point_add.2_Pipeline_VITIS_LOOP_45_1, i166 %c_V, i165 %trunc_ln1068_1, i166 %ret_18, i166 %c_V_7_loc" [gf2_arithmetic.cpp:39]   --->   Operation 59 'call' 'call_ln39' <Predicate = (icmp_ln1068_2)> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 5.57>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%v_V_3_load = load i166 %v_V_3"   --->   Operation 60 'load' 'v_V_3_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [2/2] (5.57ns)   --->   "%call_ln0 = call void @point_add.2_Pipeline_VITIS_LOOP_25_1, i166 %u_V_13, i16 %i_loc"   --->   Operation 61 'call' 'call_ln0' <Predicate = true> <Delay = 5.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 62 [2/2] (5.57ns)   --->   "%call_ln0 = call void @point_add.2_Pipeline_VITIS_LOOP_25_16, i166 %v_V_3_load, i16 %i_18_loc"   --->   Operation 62 'call' 'call_ln0' <Predicate = true> <Delay = 5.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 5.57>
ST_4 : Operation 63 [1/2] (5.57ns)   --->   "%call_ln0 = call void @point_add.2_Pipeline_VITIS_LOOP_25_1, i166 %u_V_13, i16 %i_loc"   --->   Operation 63 'call' 'call_ln0' <Predicate = true> <Delay = 5.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 64 [1/2] (5.57ns)   --->   "%call_ln0 = call void @point_add.2_Pipeline_VITIS_LOOP_25_16, i166 %v_V_3_load, i16 %i_18_loc"   --->   Operation 64 'call' 'call_ln0' <Predicate = true> <Delay = 5.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 7.04>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%i_loc_load = load i16 %i_loc"   --->   Operation 65 'load' 'i_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%i_18_loc_load = load i16 %i_18_loc"   --->   Operation 66 'load' 'i_18_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (2.07ns)   --->   "%add_ln28 = add i16 %i_loc_load, i16 1" [gf2_arithmetic.cpp:28]   --->   Operation 67 'add' 'add_ln28' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i16 %add_ln28" [gf2_arithmetic.cpp:28]   --->   Operation 68 'zext' 'zext_ln28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (2.07ns)   --->   "%add_ln28_3 = add i16 %i_18_loc_load, i16 1" [gf2_arithmetic.cpp:28]   --->   Operation 69 'add' 'add_ln28_3' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i16 %add_ln28_3" [gf2_arithmetic.cpp:65]   --->   Operation 70 'zext' 'zext_ln65' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (2.07ns)   --->   "%j = sub i17 %zext_ln28, i17 %zext_ln65" [gf2_arithmetic.cpp:65]   --->   Operation 71 'sub' 'j' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %j, i32 16" [gf2_arithmetic.cpp:66]   --->   Operation 72 'bitselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (2.10ns)   --->   "%sub_ln69 = sub i17 0, i17 %j" [gf2_arithmetic.cpp:69]   --->   Operation 73 'sub' 'sub_ln69' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.78ns)   --->   "%j_3 = select i1 %tmp_21, i17 %sub_ln69, i17 %j" [gf2_arithmetic.cpp:66]   --->   Operation 74 'select' 'j_3' <Predicate = true> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %j_3, i32 16"   --->   Operation 75 'bitselect' 'tmp_22' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 7.01>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%g_V_load = load i166 %g_V" [gf2_arithmetic.cpp:66]   --->   Operation 76 'load' 'g_V_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (1.27ns)   --->   "%g_V_3 = select i1 %tmp_21, i166 %c_V_3, i166 %g_V_load" [gf2_arithmetic.cpp:66]   --->   Operation 77 'select' 'g_V_3' <Predicate = true> <Delay = 1.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (1.27ns)   --->   "%v_V = select i1 %tmp_21, i166 %u_V_13, i166 %v_V_3_load" [gf2_arithmetic.cpp:66]   --->   Operation 78 'select' 'v_V' <Predicate = true> <Delay = 1.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln1691 = sext i17 %j_3"   --->   Operation 79 'sext' 'sext_ln1691' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln1691 = zext i32 %sext_ln1691"   --->   Operation 80 'zext' 'zext_ln1691' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln1691)   --->   "%shl_ln1691 = shl i166 %v_V, i166 %zext_ln1691"   --->   Operation 81 'shl' 'shl_ln1691' <Predicate = (!tmp_22)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node r_3)   --->   "%shl_ln1691_3 = shl i166 %g_V_3, i166 %zext_ln1691"   --->   Operation 82 'shl' 'shl_ln1691_3' <Predicate = (!tmp_22)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (2.10ns)   --->   "%sub_ln1691 = sub i17 0, i17 %j_3"   --->   Operation 83 'sub' 'sub_ln1691' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln1691_3 = sext i17 %sub_ln1691"   --->   Operation 84 'sext' 'sext_ln1691_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln1691_3 = zext i32 %sext_ln1691_3"   --->   Operation 85 'zext' 'zext_ln1691_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln1691)   --->   "%r = ashr i166 %v_V, i166 %zext_ln1691_3"   --->   Operation 86 'ashr' 'r' <Predicate = (tmp_22)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node r_3)   --->   "%ashr_ln1691 = ashr i166 %g_V_3, i166 %zext_ln1691_3"   --->   Operation 87 'ashr' 'ashr_ln1691' <Predicate = (tmp_22)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 88 [1/1] (4.90ns) (out node of the LUT)   --->   "%select_ln1691 = select i1 %tmp_22, i166 %r, i166 %shl_ln1691"   --->   Operation 88 'select' 'select_ln1691' <Predicate = true> <Delay = 4.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (4.90ns) (out node of the LUT)   --->   "%r_3 = select i1 %tmp_22, i166 %ashr_ln1691, i166 %shl_ln1691_3"   --->   Operation 89 'select' 'r_3' <Predicate = true> <Delay = 4.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 90 [1/1] (1.58ns)   --->   "%store_ln64 = store i166 %g_V_3, i166 %g_V" [gf2_arithmetic.cpp:64]   --->   Operation 90 'store' 'store_ln64' <Predicate = true> <Delay = 1.58>
ST_6 : Operation 91 [1/1] (1.58ns)   --->   "%store_ln64 = store i166 %v_V, i166 %v_V_3" [gf2_arithmetic.cpp:64]   --->   Operation 91 'store' 'store_ln64' <Predicate = true> <Delay = 1.58>

State 7 <SV = 6> <Delay = 2.86>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [gf2_arithmetic.cpp:23]   --->   Operation 92 'specloopname' 'specloopname_ln23' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node ret_19)   --->   "%c_V_6 = select i1 %tmp_21, i166 %g_V_load, i166 %c_V_3" [gf2_arithmetic.cpp:66]   --->   Operation 93 'select' 'c_V_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node u_V)   --->   "%u_V_15 = select i1 %tmp_21, i166 %v_V_3_load, i166 %u_V_13" [gf2_arithmetic.cpp:66]   --->   Operation 94 'select' 'u_V_15' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 95 [1/1] (1.27ns) (out node of the LUT)   --->   "%u_V = xor i166 %select_ln1691, i166 %u_V_15"   --->   Operation 95 'xor' 'u_V' <Predicate = true> <Delay = 1.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 96 [1/1] (1.27ns) (out node of the LUT)   --->   "%ret_19 = xor i166 %r_3, i166 %c_V_6"   --->   Operation 96 'xor' 'ret_19' <Predicate = true> <Delay = 1.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 97 [1/1] (1.58ns)   --->   "%store_ln64 = store i166 %ret_19, i166 %tmp_V" [gf2_arithmetic.cpp:64]   --->   Operation 97 'store' 'store_ln64' <Predicate = true> <Delay = 1.58>
ST_7 : Operation 98 [1/1] (1.58ns)   --->   "%store_ln64 = store i166 %u_V, i166 %u_V_11" [gf2_arithmetic.cpp:64]   --->   Operation 98 'store' 'store_ln64' <Predicate = true> <Delay = 1.58>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln64 = br void" [gf2_arithmetic.cpp:64]   --->   Operation 99 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>

State 8 <SV = 2> <Delay = 1.55>
ST_8 : Operation 100 [1/2] (1.55ns)   --->   "%call_ln39 = call void @point_add.2_Pipeline_VITIS_LOOP_45_1, i166 %c_V, i165 %trunc_ln1068_1, i166 %ret_18, i166 %c_V_7_loc" [gf2_arithmetic.cpp:39]   --->   Operation 100 'call' 'call_ln39' <Predicate = true> <Delay = 1.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 3> <Delay = 2.86>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%c_V_7_loc_load = load i166 %c_V_7_loc"   --->   Operation 101 'load' 'c_V_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%p_Result_18 = trunc i166 %c_V_7_loc_load"   --->   Operation 102 'trunc' 'p_Result_18' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 103 [1/1] (1.27ns)   --->   "%d_V = select i1 %p_Result_18, i166 %c_V_7_loc_load, i166 0" [gf2_arithmetic.cpp:39]   --->   Operation 103 'select' 'd_V' <Predicate = true> <Delay = 1.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 104 [2/2] (1.58ns)   --->   "%call_ln39 = call void @point_add.2_Pipeline_VITIS_LOOP_45_17, i166 %d_V, i166 %c_V_7_loc_load, i166 %d_V_4_loc" [gf2_arithmetic.cpp:39]   --->   Operation 104 'call' 'call_ln39' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 4> <Delay = 1.55>
ST_10 : Operation 105 [1/2] (1.55ns)   --->   "%call_ln39 = call void @point_add.2_Pipeline_VITIS_LOOP_45_17, i166 %d_V, i166 %c_V_7_loc_load, i166 %d_V_4_loc" [gf2_arithmetic.cpp:39]   --->   Operation 105 'call' 'call_ln39' <Predicate = true> <Delay = 1.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 5> <Delay = 4.94>
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "%d_V_4_loc_load = load i166 %d_V_4_loc"   --->   Operation 106 'load' 'd_V_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node d_V_3)   --->   "%xor_ln904 = xor i166 %c_V_7_loc_load, i166 %ret_17"   --->   Operation 107 'xor' 'xor_ln904' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node d_V_3)   --->   "%xor_ln904_2 = xor i166 %d_V_4_loc_load, i166 1"   --->   Operation 108 'xor' 'xor_ln904_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 109 [1/1] (1.03ns) (out node of the LUT)   --->   "%d_V_3 = xor i166 %xor_ln904_2, i166 %xor_ln904"   --->   Operation 109 'xor' 'd_V_3' <Predicate = true> <Delay = 1.03> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 110 [1/1] (1.03ns)   --->   "%ret_20 = xor i166 %d_V_3, i166 %lhs_V"   --->   Operation 110 'xor' 'ret_20' <Predicate = true> <Delay = 1.03> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln1544_7 = trunc i166 %ret_20"   --->   Operation 111 'trunc' 'trunc_ln1544_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 112 [1/1] (1.27ns)   --->   "%a_V = select i1 %p_Result_18, i166 %ret_20, i166 0" [gf2_arithmetic.cpp:39]   --->   Operation 112 'select' 'a_V' <Predicate = true> <Delay = 1.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 113 [2/2] (1.58ns)   --->   "%call_ln39 = call void @point_add.2_Pipeline_VITIS_LOOP_45_18, i166 %a_V, i165 %trunc_ln1544_7, i166 %c_V_7_loc_load, i166 %a_V_4_loc" [gf2_arithmetic.cpp:39]   --->   Operation 113 'call' 'call_ln39' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 6> <Delay = 1.55>
ST_12 : Operation 114 [1/2] (1.55ns)   --->   "%call_ln39 = call void @point_add.2_Pipeline_VITIS_LOOP_45_18, i166 %a_V, i165 %trunc_ln1544_7, i166 %c_V_7_loc_load, i166 %a_V_4_loc" [gf2_arithmetic.cpp:39]   --->   Operation 114 'call' 'call_ln39' <Predicate = true> <Delay = 1.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 7> <Delay = 2.98>
ST_13 : Operation 115 [1/1] (0.00ns)   --->   "%a_V_4_loc_load = load i166 %a_V_4_loc"   --->   Operation 115 'load' 'a_V_4_loc_load' <Predicate = (and_ln99 & !icmp_ln100 & !icmp_ln1064)> <Delay = 0.00>
ST_13 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node ret)   --->   "%xor_ln1544 = xor i166 %lhs_V_10, i166 %a_V_4_loc_load"   --->   Operation 116 'xor' 'xor_ln1544' <Predicate = (and_ln99 & !icmp_ln100 & !icmp_ln1064)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 117 [1/1] (1.03ns) (out node of the LUT)   --->   "%ret = xor i166 %xor_ln1544, i166 %d_V_3"   --->   Operation 117 'xor' 'ret' <Predicate = (and_ln99 & !icmp_ln100 & !icmp_ln1064)> <Delay = 1.03> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 118 [1/1] (0.00ns)   --->   "%xor_i_partset = bitconcatenate i332 @_ssdm_op_BitConcatenate.i332.i166.i166, i166 %ret, i166 %d_V_3" [gf2_arithmetic.cpp:130]   --->   Operation 118 'bitconcatenate' 'xor_i_partset' <Predicate = (and_ln99 & !icmp_ln100 & !icmp_ln1064)> <Delay = 0.00>
ST_13 : Operation 119 [1/1] (1.94ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 119 'br' 'br_ln0' <Predicate = (and_ln99 & !icmp_ln100 & !icmp_ln1064)> <Delay = 1.94>
ST_13 : Operation 120 [1/1] (0.00ns)   --->   "%P_3 = phi i332 %p_partset5, void, i332 %xor_i_partset, void %_Z6bf_invR6ap_intILi166EERKS0_.229.exit, i332 %call_ret, void, i332 %p_read_3, void, i332 0, void" [gf2_arithmetic.cpp:103]   --->   Operation 120 'phi' 'P_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 121 [1/1] (0.00ns)   --->   "%ret_ln134 = ret i332 %P_3" [gf2_arithmetic.cpp:134]   --->   Operation 121 'ret' 'ret_ln134' <Predicate = true> <Delay = 0.00>

State 14 <SV = 5> <Delay = 5.41>
ST_14 : Operation 122 [2/2] (5.41ns)   --->   "%call_ret = call i332 @point_double.1, i329 %trunc_ln1068" [gf2_arithmetic.cpp:108]   --->   Operation 122 'call' 'call_ret' <Predicate = true> <Delay = 5.41> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 6> <Delay = 2.62>
ST_15 : Operation 123 [1/2] (2.62ns)   --->   "%call_ret = call i332 @point_double.1, i329 %trunc_ln1068" [gf2_arithmetic.cpp:108]   --->   Operation 123 'call' 'call_ret' <Predicate = true> <Delay = 2.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 124 [1/1] (1.94ns)   --->   "%br_ln109 = br void %._crit_edge" [gf2_arithmetic.cpp:109]   --->   Operation 124 'br' 'br_ln109' <Predicate = true> <Delay = 1.94>

State 16 <SV = 1> <Delay = 1.94>
ST_16 : Operation 125 [1/1] (0.00ns)   --->   "%p_partset5 = bitconcatenate i332 @_ssdm_op_BitConcatenate.i332.i166.i166, i166 %p_read_1, i166 %p_read_2" [gf2_arithmetic.cpp:103]   --->   Operation 125 'bitconcatenate' 'p_partset5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 126 [1/1] (1.94ns)   --->   "%br_ln104 = br void %._crit_edge" [gf2_arithmetic.cpp:104]   --->   Operation 126 'br' 'br_ln104' <Predicate = true> <Delay = 1.94>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read_1          (read          ) [ 00111111000000001]
p_read_2          (read          ) [ 00000000000000001]
p_read_3          (read          ) [ 01111111111111111]
a_V_4_loc         (alloca        ) [ 00111111111111111]
d_V_4_loc         (alloca        ) [ 00111111111100000]
c_V_7_loc         (alloca        ) [ 00111111110000000]
i_18_loc          (alloca        ) [ 00111111000000000]
i_loc             (alloca        ) [ 00111111000000000]
trunc_ln1068      (trunc         ) [ 00000000000000110]
icmp_ln1068       (icmp          ) [ 00000000000000000]
icmp_ln1068_1     (icmp          ) [ 00000000000000000]
and_ln99          (and           ) [ 01111111111111111]
br_ln99           (br            ) [ 01111111111111111]
lhs_V             (trunc         ) [ 00111111111100000]
lhs_V_10          (partselect    ) [ 00111111111111111]
or_ln100          (or            ) [ 00000000000000000]
icmp_ln100        (icmp          ) [ 01111111111111111]
br_ln100          (br            ) [ 00000000000000000]
icmp_ln1064       (icmp          ) [ 01111111111111111]
br_ln106          (br            ) [ 00000000000000000]
u_V_11            (alloca        ) [ 01111111000000000]
v_V_3             (alloca        ) [ 01111111000000000]
g_V               (alloca        ) [ 01111111000000000]
tmp_V             (alloca        ) [ 01111111000000000]
ret_17            (xor           ) [ 00111111111100000]
store_ln64        (store         ) [ 00000000000000000]
store_ln64        (store         ) [ 00000000000000000]
store_ln64        (store         ) [ 00000000000000000]
store_ln64        (store         ) [ 00000000000000000]
br_ln64           (br            ) [ 00000000000000000]
icmp_ln1064_1     (icmp          ) [ 01000000000000000]
br_ln107          (br            ) [ 01111111111111111]
u_V_13            (load          ) [ 00011111000000000]
c_V_3             (load          ) [ 00011111000000000]
trunc_ln1068_1    (trunc         ) [ 00000000100000000]
icmp_ln1068_2     (icmp          ) [ 00111111000000000]
br_ln64           (br            ) [ 00000000000000000]
trunc_ln1544      (trunc         ) [ 00000000000000000]
tmp               (bitselect     ) [ 00000000000000000]
ret_18            (xor           ) [ 00000000100000000]
p_Result_s        (xor           ) [ 00000000000000000]
c_V               (select        ) [ 00000000100000000]
v_V_3_load        (load          ) [ 00001111000000000]
call_ln0          (call          ) [ 00000000000000000]
call_ln0          (call          ) [ 00000000000000000]
i_loc_load        (load          ) [ 00000000000000000]
i_18_loc_load     (load          ) [ 00000000000000000]
add_ln28          (add           ) [ 00000000000000000]
zext_ln28         (zext          ) [ 00000000000000000]
add_ln28_3        (add           ) [ 00000000000000000]
zext_ln65         (zext          ) [ 00000000000000000]
j                 (sub           ) [ 00000000000000000]
tmp_21            (bitselect     ) [ 00000011000000000]
sub_ln69          (sub           ) [ 00000000000000000]
j_3               (select        ) [ 00000010000000000]
tmp_22            (bitselect     ) [ 00000010000000000]
g_V_load          (load          ) [ 00000001000000000]
g_V_3             (select        ) [ 00000000000000000]
v_V               (select        ) [ 00000000000000000]
sext_ln1691       (sext          ) [ 00000000000000000]
zext_ln1691       (zext          ) [ 00000000000000000]
shl_ln1691        (shl           ) [ 00000000000000000]
shl_ln1691_3      (shl           ) [ 00000000000000000]
sub_ln1691        (sub           ) [ 00000000000000000]
sext_ln1691_3     (sext          ) [ 00000000000000000]
zext_ln1691_3     (zext          ) [ 00000000000000000]
r                 (ashr          ) [ 00000000000000000]
ashr_ln1691       (ashr          ) [ 00000000000000000]
select_ln1691     (select        ) [ 00000001000000000]
r_3               (select        ) [ 00000001000000000]
store_ln64        (store         ) [ 00000000000000000]
store_ln64        (store         ) [ 00000000000000000]
specloopname_ln23 (specloopname  ) [ 00000000000000000]
c_V_6             (select        ) [ 00000000000000000]
u_V_15            (select        ) [ 00000000000000000]
u_V               (xor           ) [ 00000000000000000]
ret_19            (xor           ) [ 00000000000000000]
store_ln64        (store         ) [ 00000000000000000]
store_ln64        (store         ) [ 00000000000000000]
br_ln64           (br            ) [ 00000000000000000]
call_ln39         (call          ) [ 00000000000000000]
c_V_7_loc_load    (load          ) [ 00000000001110000]
p_Result_18       (trunc         ) [ 00000000001100000]
d_V               (select        ) [ 00000000001000000]
call_ln39         (call          ) [ 00000000000000000]
d_V_4_loc_load    (load          ) [ 00000000000000000]
xor_ln904         (xor           ) [ 00000000000000000]
xor_ln904_2       (xor           ) [ 00000000000000000]
d_V_3             (xor           ) [ 00000000000011000]
ret_20            (xor           ) [ 00000000000000000]
trunc_ln1544_7    (trunc         ) [ 00000000000010000]
a_V               (select        ) [ 00000000000010000]
call_ln39         (call          ) [ 00000000000000000]
a_V_4_loc_load    (load          ) [ 00000000000000000]
xor_ln1544        (xor           ) [ 00000000000000000]
ret               (xor           ) [ 00000000000000000]
xor_i_partset     (bitconcatenate) [ 00000000000000000]
br_ln0            (br            ) [ 00000000000000000]
P_3               (phi           ) [ 00000000000001000]
ret_ln134         (ret           ) [ 00000000000000000]
call_ret          (call          ) [ 01000000000001011]
br_ln109          (br            ) [ 01000000000001011]
p_partset5        (bitconcatenate) [ 01000000000001011]
br_ln104          (br            ) [ 01000000000001011]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read12">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read12"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i166"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i332"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i166.i332.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i332.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="point_add.2_Pipeline_VITIS_LOOP_45_1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="point_add.2_Pipeline_VITIS_LOOP_25_1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="point_add.2_Pipeline_VITIS_LOOP_25_16"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i17.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="point_add.2_Pipeline_VITIS_LOOP_45_17"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="point_add.2_Pipeline_VITIS_LOOP_45_18"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i332.i166.i166"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="7"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="point_double.1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="a_V_4_loc_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="166" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="a_V_4_loc/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="d_V_4_loc_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="166" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="d_V_4_loc/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="c_V_7_loc_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="166" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c_V_7_loc/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="i_18_loc_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_18_loc/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="i_loc_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_loc/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="u_V_11_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="u_V_11/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="v_V_3_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v_V_3/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="g_V_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="g_V/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="tmp_V_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_V/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="p_read_1_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="166" slack="0"/>
<pin id="94" dir="0" index="1" bw="166" slack="0"/>
<pin id="95" dir="1" index="2" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="p_read_2_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="166" slack="0"/>
<pin id="100" dir="0" index="1" bw="166" slack="0"/>
<pin id="101" dir="1" index="2" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="p_read_3_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="332" slack="0"/>
<pin id="106" dir="0" index="1" bw="332" slack="0"/>
<pin id="107" dir="1" index="2" bw="332" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_3/1 "/>
</bind>
</comp>

<comp id="110" class="1005" name="P_3_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="332" slack="7"/>
<pin id="112" dir="1" index="1" bw="332" slack="7"/>
</pin_list>
<bind>
<opset="P_3 (phireg) "/>
</bind>
</comp>

<comp id="114" class="1004" name="P_3_phi_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="332" slack="6"/>
<pin id="116" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="332" slack="0"/>
<pin id="118" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="119" dir="0" index="4" bw="332" slack="1"/>
<pin id="120" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="121" dir="0" index="6" bw="332" slack="7"/>
<pin id="122" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="123" dir="0" index="8" bw="1" slack="7"/>
<pin id="124" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="10" bw="332" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="P_3/13 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_point_add_2_Pipeline_VITIS_LOOP_45_1_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="0" slack="0"/>
<pin id="129" dir="0" index="1" bw="166" slack="0"/>
<pin id="130" dir="0" index="2" bw="165" slack="0"/>
<pin id="131" dir="0" index="3" bw="166" slack="0"/>
<pin id="132" dir="0" index="4" bw="166" slack="1"/>
<pin id="133" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln39/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_point_add_2_Pipeline_VITIS_LOOP_25_1_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="0" slack="0"/>
<pin id="137" dir="0" index="1" bw="166" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="16" slack="2"/>
<pin id="139" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_point_add_2_Pipeline_VITIS_LOOP_25_16_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="0" slack="0"/>
<pin id="143" dir="0" index="1" bw="166" slack="0"/>
<pin id="144" dir="0" index="2" bw="16" slack="2"/>
<pin id="145" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_point_add_2_Pipeline_VITIS_LOOP_45_17_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="0" slack="0"/>
<pin id="149" dir="0" index="1" bw="166" slack="0"/>
<pin id="150" dir="0" index="2" bw="166" slack="0"/>
<pin id="151" dir="0" index="3" bw="166" slack="3"/>
<pin id="152" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln39/9 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_point_add_2_Pipeline_VITIS_LOOP_45_18_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="0" slack="0"/>
<pin id="156" dir="0" index="1" bw="166" slack="0"/>
<pin id="157" dir="0" index="2" bw="165" slack="0"/>
<pin id="158" dir="0" index="3" bw="166" slack="2147483647"/>
<pin id="159" dir="0" index="4" bw="166" slack="5"/>
<pin id="160" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln39/11 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_point_double_1_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="332" slack="0"/>
<pin id="164" dir="0" index="1" bw="329" slack="5"/>
<pin id="165" dir="1" index="2" bw="332" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/14 "/>
</bind>
</comp>

<comp id="167" class="1004" name="trunc_ln1068_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="332" slack="0"/>
<pin id="169" dir="1" index="1" bw="329" slack="5"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1068/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="icmp_ln1068_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="166" slack="0"/>
<pin id="173" dir="0" index="1" bw="166" slack="0"/>
<pin id="174" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1068/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="icmp_ln1068_1_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="166" slack="0"/>
<pin id="179" dir="0" index="1" bw="166" slack="0"/>
<pin id="180" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1068_1/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="and_ln99_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln99/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="lhs_V_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="332" slack="0"/>
<pin id="191" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="lhs_V/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="lhs_V_10_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="166" slack="0"/>
<pin id="195" dir="0" index="1" bw="332" slack="0"/>
<pin id="196" dir="0" index="2" bw="9" slack="0"/>
<pin id="197" dir="0" index="3" bw="10" slack="0"/>
<pin id="198" dir="1" index="4" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lhs_V_10/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="or_ln100_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="166" slack="0"/>
<pin id="205" dir="0" index="1" bw="166" slack="0"/>
<pin id="206" dir="1" index="2" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln100/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="icmp_ln100_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="166" slack="0"/>
<pin id="211" dir="0" index="1" bw="166" slack="0"/>
<pin id="212" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln100/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="icmp_ln1064_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="166" slack="0"/>
<pin id="217" dir="0" index="1" bw="166" slack="0"/>
<pin id="218" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1064/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="ret_17_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="166" slack="0"/>
<pin id="223" dir="0" index="1" bw="166" slack="0"/>
<pin id="224" dir="1" index="2" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="ret_17/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="store_ln64_store_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="0"/>
<pin id="229" dir="0" index="1" bw="166" slack="0"/>
<pin id="230" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="store_ln64_store_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="166" slack="0"/>
<pin id="235" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="store_ln64_store_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="165" slack="0"/>
<pin id="239" dir="0" index="1" bw="166" slack="0"/>
<pin id="240" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="store_ln64_store_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="166" slack="0"/>
<pin id="244" dir="0" index="1" bw="166" slack="0"/>
<pin id="245" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="icmp_ln1064_1_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="166" slack="0"/>
<pin id="249" dir="0" index="1" bw="166" slack="0"/>
<pin id="250" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1064_1/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="u_V_13_load_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="166" slack="1"/>
<pin id="255" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_V_13/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="c_V_3_load_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="166" slack="1"/>
<pin id="258" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_V_3/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="trunc_ln1068_1_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="166" slack="0"/>
<pin id="261" dir="1" index="1" bw="165" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1068_1/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="icmp_ln1068_2_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="166" slack="0"/>
<pin id="266" dir="0" index="1" bw="166" slack="0"/>
<pin id="267" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1068_2/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="trunc_ln1544_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="166" slack="1"/>
<pin id="272" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1544/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="tmp_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="0"/>
<pin id="275" dir="0" index="1" bw="332" slack="1"/>
<pin id="276" dir="0" index="2" bw="9" slack="0"/>
<pin id="277" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="ret_18_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="166" slack="1"/>
<pin id="282" dir="0" index="1" bw="166" slack="1"/>
<pin id="283" dir="1" index="2" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="ret_18/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="p_Result_s_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="0"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="c_V_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="0"/>
<pin id="293" dir="0" index="1" bw="166" slack="0"/>
<pin id="294" dir="0" index="2" bw="166" slack="0"/>
<pin id="295" dir="1" index="3" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="c_V/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="v_V_3_load_load_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="166" slack="2"/>
<pin id="302" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_V_3_load/3 "/>
</bind>
</comp>

<comp id="304" class="1004" name="i_loc_load_load_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="16" slack="4"/>
<pin id="306" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_loc_load/5 "/>
</bind>
</comp>

<comp id="307" class="1004" name="i_18_loc_load_load_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="16" slack="4"/>
<pin id="309" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_18_loc_load/5 "/>
</bind>
</comp>

<comp id="310" class="1004" name="add_ln28_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="16" slack="0"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/5 "/>
</bind>
</comp>

<comp id="316" class="1004" name="zext_ln28_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="16" slack="0"/>
<pin id="318" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/5 "/>
</bind>
</comp>

<comp id="320" class="1004" name="add_ln28_3_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="16" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_3/5 "/>
</bind>
</comp>

<comp id="326" class="1004" name="zext_ln65_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="16" slack="0"/>
<pin id="328" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln65/5 "/>
</bind>
</comp>

<comp id="330" class="1004" name="j_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="16" slack="0"/>
<pin id="332" dir="0" index="1" bw="16" slack="0"/>
<pin id="333" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="j/5 "/>
</bind>
</comp>

<comp id="336" class="1004" name="tmp_21_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="0" index="1" bw="17" slack="0"/>
<pin id="339" dir="0" index="2" bw="6" slack="0"/>
<pin id="340" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_21/5 "/>
</bind>
</comp>

<comp id="344" class="1004" name="sub_ln69_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="0" index="1" bw="17" slack="0"/>
<pin id="347" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln69/5 "/>
</bind>
</comp>

<comp id="350" class="1004" name="j_3_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="0"/>
<pin id="352" dir="0" index="1" bw="17" slack="0"/>
<pin id="353" dir="0" index="2" bw="17" slack="0"/>
<pin id="354" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_3/5 "/>
</bind>
</comp>

<comp id="358" class="1004" name="tmp_22_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="0"/>
<pin id="360" dir="0" index="1" bw="17" slack="0"/>
<pin id="361" dir="0" index="2" bw="6" slack="0"/>
<pin id="362" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_22/5 "/>
</bind>
</comp>

<comp id="366" class="1004" name="g_V_load_load_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="166" slack="5"/>
<pin id="368" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="g_V_load/6 "/>
</bind>
</comp>

<comp id="369" class="1004" name="g_V_3_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="1"/>
<pin id="371" dir="0" index="1" bw="166" slack="2147483647"/>
<pin id="372" dir="0" index="2" bw="166" slack="0"/>
<pin id="373" dir="1" index="3" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="g_V_3/6 "/>
</bind>
</comp>

<comp id="375" class="1004" name="v_V_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="1"/>
<pin id="377" dir="0" index="1" bw="166" slack="2147483647"/>
<pin id="378" dir="0" index="2" bw="166" slack="2147483647"/>
<pin id="379" dir="1" index="3" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="v_V/6 "/>
</bind>
</comp>

<comp id="380" class="1004" name="sext_ln1691_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="17" slack="1"/>
<pin id="382" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1691/6 "/>
</bind>
</comp>

<comp id="383" class="1004" name="zext_ln1691_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="17" slack="0"/>
<pin id="385" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1691/6 "/>
</bind>
</comp>

<comp id="387" class="1004" name="shl_ln1691_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="166" slack="0"/>
<pin id="389" dir="0" index="1" bw="32" slack="0"/>
<pin id="390" dir="1" index="2" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln1691/6 "/>
</bind>
</comp>

<comp id="393" class="1004" name="shl_ln1691_3_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="166" slack="0"/>
<pin id="395" dir="0" index="1" bw="32" slack="0"/>
<pin id="396" dir="1" index="2" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln1691_3/6 "/>
</bind>
</comp>

<comp id="399" class="1004" name="sub_ln1691_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="0"/>
<pin id="401" dir="0" index="1" bw="17" slack="1"/>
<pin id="402" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1691/6 "/>
</bind>
</comp>

<comp id="404" class="1004" name="sext_ln1691_3_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="17" slack="0"/>
<pin id="406" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1691_3/6 "/>
</bind>
</comp>

<comp id="408" class="1004" name="zext_ln1691_3_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="17" slack="0"/>
<pin id="410" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1691_3/6 "/>
</bind>
</comp>

<comp id="412" class="1004" name="r_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="166" slack="0"/>
<pin id="414" dir="0" index="1" bw="32" slack="0"/>
<pin id="415" dir="1" index="2" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="r/6 "/>
</bind>
</comp>

<comp id="418" class="1004" name="ashr_ln1691_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="166" slack="0"/>
<pin id="420" dir="0" index="1" bw="32" slack="0"/>
<pin id="421" dir="1" index="2" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln1691/6 "/>
</bind>
</comp>

<comp id="424" class="1004" name="select_ln1691_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="1"/>
<pin id="426" dir="0" index="1" bw="166" slack="0"/>
<pin id="427" dir="0" index="2" bw="166" slack="0"/>
<pin id="428" dir="1" index="3" bw="166" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1691/6 "/>
</bind>
</comp>

<comp id="431" class="1004" name="r_3_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="1" slack="1"/>
<pin id="433" dir="0" index="1" bw="166" slack="0"/>
<pin id="434" dir="0" index="2" bw="166" slack="0"/>
<pin id="435" dir="1" index="3" bw="166" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_3/6 "/>
</bind>
</comp>

<comp id="438" class="1004" name="store_ln64_store_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="166" slack="0"/>
<pin id="440" dir="0" index="1" bw="166" slack="5"/>
<pin id="441" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/6 "/>
</bind>
</comp>

<comp id="443" class="1004" name="store_ln64_store_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="166" slack="0"/>
<pin id="445" dir="0" index="1" bw="166" slack="5"/>
<pin id="446" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/6 "/>
</bind>
</comp>

<comp id="448" class="1004" name="c_V_6_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="2"/>
<pin id="450" dir="0" index="1" bw="166" slack="1"/>
<pin id="451" dir="0" index="2" bw="166" slack="2147483647"/>
<pin id="452" dir="1" index="3" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="c_V_6/7 "/>
</bind>
</comp>

<comp id="453" class="1004" name="u_V_15_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="2"/>
<pin id="455" dir="0" index="1" bw="166" slack="4"/>
<pin id="456" dir="0" index="2" bw="166" slack="2147483647"/>
<pin id="457" dir="1" index="3" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="u_V_15/7 "/>
</bind>
</comp>

<comp id="458" class="1004" name="u_V_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="166" slack="1"/>
<pin id="460" dir="0" index="1" bw="166" slack="0"/>
<pin id="461" dir="1" index="2" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="u_V/7 "/>
</bind>
</comp>

<comp id="463" class="1004" name="ret_19_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="166" slack="1"/>
<pin id="465" dir="0" index="1" bw="166" slack="0"/>
<pin id="466" dir="1" index="2" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="ret_19/7 "/>
</bind>
</comp>

<comp id="468" class="1004" name="store_ln64_store_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="166" slack="0"/>
<pin id="470" dir="0" index="1" bw="166" slack="6"/>
<pin id="471" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/7 "/>
</bind>
</comp>

<comp id="473" class="1004" name="store_ln64_store_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="166" slack="0"/>
<pin id="475" dir="0" index="1" bw="166" slack="6"/>
<pin id="476" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/7 "/>
</bind>
</comp>

<comp id="478" class="1004" name="c_V_7_loc_load_load_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="166" slack="3"/>
<pin id="480" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_V_7_loc_load/9 "/>
</bind>
</comp>

<comp id="482" class="1004" name="p_Result_18_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="166" slack="0"/>
<pin id="484" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Result_18/9 "/>
</bind>
</comp>

<comp id="486" class="1004" name="d_V_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1" slack="0"/>
<pin id="488" dir="0" index="1" bw="166" slack="0"/>
<pin id="489" dir="0" index="2" bw="166" slack="0"/>
<pin id="490" dir="1" index="3" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="d_V/9 "/>
</bind>
</comp>

<comp id="495" class="1004" name="d_V_4_loc_load_load_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="166" slack="5"/>
<pin id="497" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="d_V_4_loc_load/11 "/>
</bind>
</comp>

<comp id="498" class="1004" name="xor_ln904_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="166" slack="2147483647"/>
<pin id="500" dir="0" index="1" bw="166" slack="5"/>
<pin id="501" dir="1" index="2" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln904/11 "/>
</bind>
</comp>

<comp id="502" class="1004" name="xor_ln904_2_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="166" slack="0"/>
<pin id="504" dir="0" index="1" bw="166" slack="0"/>
<pin id="505" dir="1" index="2" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln904_2/11 "/>
</bind>
</comp>

<comp id="508" class="1004" name="d_V_3_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="166" slack="0"/>
<pin id="510" dir="0" index="1" bw="166" slack="0"/>
<pin id="511" dir="1" index="2" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="d_V_3/11 "/>
</bind>
</comp>

<comp id="514" class="1004" name="ret_20_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="166" slack="0"/>
<pin id="516" dir="0" index="1" bw="166" slack="5"/>
<pin id="517" dir="1" index="2" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="ret_20/11 "/>
</bind>
</comp>

<comp id="519" class="1004" name="trunc_ln1544_7_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="166" slack="0"/>
<pin id="521" dir="1" index="1" bw="165" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1544_7/11 "/>
</bind>
</comp>

<comp id="524" class="1004" name="a_V_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="2"/>
<pin id="526" dir="0" index="1" bw="166" slack="0"/>
<pin id="527" dir="0" index="2" bw="166" slack="0"/>
<pin id="528" dir="1" index="3" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="a_V/11 "/>
</bind>
</comp>

<comp id="532" class="1004" name="a_V_4_loc_load_load_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="166" slack="7"/>
<pin id="534" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_V_4_loc_load/13 "/>
</bind>
</comp>

<comp id="535" class="1004" name="xor_ln1544_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="166" slack="7"/>
<pin id="537" dir="0" index="1" bw="166" slack="0"/>
<pin id="538" dir="1" index="2" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1544/13 "/>
</bind>
</comp>

<comp id="540" class="1004" name="ret_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="166" slack="0"/>
<pin id="542" dir="0" index="1" bw="166" slack="2"/>
<pin id="543" dir="1" index="2" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="ret/13 "/>
</bind>
</comp>

<comp id="545" class="1004" name="xor_i_partset_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="332" slack="0"/>
<pin id="547" dir="0" index="1" bw="166" slack="0"/>
<pin id="548" dir="0" index="2" bw="166" slack="2"/>
<pin id="549" dir="1" index="3" bw="332" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="xor_i_partset/13 "/>
</bind>
</comp>

<comp id="553" class="1004" name="p_partset5_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="332" slack="0"/>
<pin id="555" dir="0" index="1" bw="166" slack="1"/>
<pin id="556" dir="0" index="2" bw="166" slack="1"/>
<pin id="557" dir="1" index="3" bw="332" slack="6"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_partset5/16 "/>
</bind>
</comp>

<comp id="559" class="1005" name="p_read_1_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="166" slack="1"/>
<pin id="561" dir="1" index="1" bw="166" slack="1"/>
</pin_list>
<bind>
<opset="p_read_1 "/>
</bind>
</comp>

<comp id="566" class="1005" name="p_read_2_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="166" slack="1"/>
<pin id="568" dir="1" index="1" bw="166" slack="1"/>
</pin_list>
<bind>
<opset="p_read_2 "/>
</bind>
</comp>

<comp id="571" class="1005" name="p_read_3_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="332" slack="1"/>
<pin id="573" dir="1" index="1" bw="332" slack="1"/>
</pin_list>
<bind>
<opset="p_read_3 "/>
</bind>
</comp>

<comp id="577" class="1005" name="a_V_4_loc_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="166" slack="5"/>
<pin id="579" dir="1" index="1" bw="166" slack="5"/>
</pin_list>
<bind>
<opset="a_V_4_loc "/>
</bind>
</comp>

<comp id="583" class="1005" name="d_V_4_loc_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="166" slack="3"/>
<pin id="585" dir="1" index="1" bw="166" slack="3"/>
</pin_list>
<bind>
<opset="d_V_4_loc "/>
</bind>
</comp>

<comp id="589" class="1005" name="c_V_7_loc_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="166" slack="1"/>
<pin id="591" dir="1" index="1" bw="166" slack="1"/>
</pin_list>
<bind>
<opset="c_V_7_loc "/>
</bind>
</comp>

<comp id="595" class="1005" name="i_18_loc_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="16" slack="2"/>
<pin id="597" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="i_18_loc "/>
</bind>
</comp>

<comp id="601" class="1005" name="i_loc_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="16" slack="2"/>
<pin id="603" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="i_loc "/>
</bind>
</comp>

<comp id="607" class="1005" name="trunc_ln1068_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="329" slack="5"/>
<pin id="609" dir="1" index="1" bw="329" slack="5"/>
</pin_list>
<bind>
<opset="trunc_ln1068 "/>
</bind>
</comp>

<comp id="612" class="1005" name="and_ln99_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="1" slack="7"/>
<pin id="614" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln99 "/>
</bind>
</comp>

<comp id="616" class="1005" name="lhs_V_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="166" slack="5"/>
<pin id="618" dir="1" index="1" bw="166" slack="5"/>
</pin_list>
<bind>
<opset="lhs_V "/>
</bind>
</comp>

<comp id="621" class="1005" name="lhs_V_10_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="166" slack="1"/>
<pin id="623" dir="1" index="1" bw="166" slack="1"/>
</pin_list>
<bind>
<opset="lhs_V_10 "/>
</bind>
</comp>

<comp id="627" class="1005" name="icmp_ln100_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="1" slack="7"/>
<pin id="629" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln100 "/>
</bind>
</comp>

<comp id="631" class="1005" name="icmp_ln1064_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="1" slack="7"/>
<pin id="633" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1064 "/>
</bind>
</comp>

<comp id="635" class="1005" name="u_V_11_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="166" slack="0"/>
<pin id="637" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opset="u_V_11 "/>
</bind>
</comp>

<comp id="642" class="1005" name="v_V_3_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="166" slack="0"/>
<pin id="644" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opset="v_V_3 "/>
</bind>
</comp>

<comp id="649" class="1005" name="g_V_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="166" slack="0"/>
<pin id="651" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opset="g_V "/>
</bind>
</comp>

<comp id="656" class="1005" name="tmp_V_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="166" slack="0"/>
<pin id="658" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="663" class="1005" name="ret_17_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="166" slack="5"/>
<pin id="665" dir="1" index="1" bw="166" slack="5"/>
</pin_list>
<bind>
<opset="ret_17 "/>
</bind>
</comp>

<comp id="677" class="1005" name="trunc_ln1068_1_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="165" slack="1"/>
<pin id="679" dir="1" index="1" bw="165" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1068_1 "/>
</bind>
</comp>

<comp id="685" class="1005" name="ret_18_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="166" slack="1"/>
<pin id="687" dir="1" index="1" bw="166" slack="1"/>
</pin_list>
<bind>
<opset="ret_18 "/>
</bind>
</comp>

<comp id="690" class="1005" name="c_V_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="166" slack="1"/>
<pin id="692" dir="1" index="1" bw="166" slack="1"/>
</pin_list>
<bind>
<opset="c_V "/>
</bind>
</comp>

<comp id="695" class="1005" name="v_V_3_load_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="166" slack="4"/>
<pin id="697" dir="1" index="1" bw="166" slack="4"/>
</pin_list>
<bind>
<opset="v_V_3_load "/>
</bind>
</comp>

<comp id="700" class="1005" name="tmp_21_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="1" slack="1"/>
<pin id="702" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_21 "/>
</bind>
</comp>

<comp id="708" class="1005" name="j_3_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="17" slack="1"/>
<pin id="710" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="j_3 "/>
</bind>
</comp>

<comp id="714" class="1005" name="tmp_22_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="1" slack="1"/>
<pin id="716" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_22 "/>
</bind>
</comp>

<comp id="720" class="1005" name="g_V_load_reg_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="166" slack="1"/>
<pin id="722" dir="1" index="1" bw="166" slack="1"/>
</pin_list>
<bind>
<opset="g_V_load "/>
</bind>
</comp>

<comp id="725" class="1005" name="select_ln1691_reg_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="166" slack="1"/>
<pin id="727" dir="1" index="1" bw="166" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1691 "/>
</bind>
</comp>

<comp id="730" class="1005" name="r_3_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="166" slack="1"/>
<pin id="732" dir="1" index="1" bw="166" slack="1"/>
</pin_list>
<bind>
<opset="r_3 "/>
</bind>
</comp>

<comp id="738" class="1005" name="p_Result_18_reg_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="1" slack="2"/>
<pin id="740" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_18 "/>
</bind>
</comp>

<comp id="743" class="1005" name="d_V_reg_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="166" slack="1"/>
<pin id="745" dir="1" index="1" bw="166" slack="1"/>
</pin_list>
<bind>
<opset="d_V "/>
</bind>
</comp>

<comp id="748" class="1005" name="d_V_3_reg_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="166" slack="2"/>
<pin id="750" dir="1" index="1" bw="166" slack="2"/>
</pin_list>
<bind>
<opset="d_V_3 "/>
</bind>
</comp>

<comp id="754" class="1005" name="trunc_ln1544_7_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="165" slack="1"/>
<pin id="756" dir="1" index="1" bw="165" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1544_7 "/>
</bind>
</comp>

<comp id="759" class="1005" name="a_V_reg_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="166" slack="1"/>
<pin id="761" dir="1" index="1" bw="166" slack="1"/>
</pin_list>
<bind>
<opset="a_V "/>
</bind>
</comp>

<comp id="764" class="1005" name="call_ret_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="332" slack="1"/>
<pin id="766" dir="1" index="1" bw="332" slack="1"/>
</pin_list>
<bind>
<opset="call_ret "/>
</bind>
</comp>

<comp id="769" class="1005" name="p_partset5_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="332" slack="6"/>
<pin id="771" dir="1" index="1" bw="332" slack="6"/>
</pin_list>
<bind>
<opset="p_partset5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="10" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="10" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="10" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="10" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="10" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="20" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="20" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="20" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="20" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="96"><net_src comp="6" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="4" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="6" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="2" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="8" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="0" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="113"><net_src comp="52" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="126"><net_src comp="110" pin="1"/><net_sink comp="114" pin=8"/></net>

<net id="134"><net_src comp="28" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="140"><net_src comp="30" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="146"><net_src comp="32" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="153"><net_src comp="46" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="161"><net_src comp="48" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="166"><net_src comp="54" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="170"><net_src comp="104" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="175"><net_src comp="98" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="12" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="181"><net_src comp="92" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="12" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="187"><net_src comp="171" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="177" pin="2"/><net_sink comp="183" pin=1"/></net>

<net id="192"><net_src comp="104" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="199"><net_src comp="14" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="200"><net_src comp="104" pin="2"/><net_sink comp="193" pin=1"/></net>

<net id="201"><net_src comp="16" pin="0"/><net_sink comp="193" pin=2"/></net>

<net id="202"><net_src comp="18" pin="0"/><net_sink comp="193" pin=3"/></net>

<net id="207"><net_src comp="193" pin="4"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="189" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="213"><net_src comp="203" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="12" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="219"><net_src comp="189" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="98" pin="2"/><net_sink comp="215" pin=1"/></net>

<net id="225"><net_src comp="189" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="98" pin="2"/><net_sink comp="221" pin=1"/></net>

<net id="231"><net_src comp="22" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="236"><net_src comp="12" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="241"><net_src comp="24" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="246"><net_src comp="221" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="251"><net_src comp="193" pin="4"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="92" pin="2"/><net_sink comp="247" pin=1"/></net>

<net id="262"><net_src comp="256" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="268"><net_src comp="253" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="22" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="278"><net_src comp="26" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="279"><net_src comp="16" pin="0"/><net_sink comp="273" pin=2"/></net>

<net id="284"><net_src comp="280" pin="2"/><net_sink comp="127" pin=3"/></net>

<net id="289"><net_src comp="273" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="270" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="296"><net_src comp="285" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="297"><net_src comp="256" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="298"><net_src comp="12" pin="0"/><net_sink comp="291" pin=2"/></net>

<net id="299"><net_src comp="291" pin="3"/><net_sink comp="127" pin=1"/></net>

<net id="303"><net_src comp="300" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="314"><net_src comp="304" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="34" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="319"><net_src comp="310" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="324"><net_src comp="307" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="34" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="329"><net_src comp="320" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="334"><net_src comp="316" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="326" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="341"><net_src comp="36" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="330" pin="2"/><net_sink comp="336" pin=1"/></net>

<net id="343"><net_src comp="38" pin="0"/><net_sink comp="336" pin=2"/></net>

<net id="348"><net_src comp="40" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="330" pin="2"/><net_sink comp="344" pin=1"/></net>

<net id="355"><net_src comp="336" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="356"><net_src comp="344" pin="2"/><net_sink comp="350" pin=1"/></net>

<net id="357"><net_src comp="330" pin="2"/><net_sink comp="350" pin=2"/></net>

<net id="363"><net_src comp="36" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="364"><net_src comp="350" pin="3"/><net_sink comp="358" pin=1"/></net>

<net id="365"><net_src comp="38" pin="0"/><net_sink comp="358" pin=2"/></net>

<net id="374"><net_src comp="366" pin="1"/><net_sink comp="369" pin=2"/></net>

<net id="386"><net_src comp="380" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="391"><net_src comp="375" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="383" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="397"><net_src comp="369" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="383" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="403"><net_src comp="40" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="407"><net_src comp="399" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="411"><net_src comp="404" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="416"><net_src comp="375" pin="3"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="408" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="422"><net_src comp="369" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="408" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="429"><net_src comp="412" pin="2"/><net_sink comp="424" pin=1"/></net>

<net id="430"><net_src comp="387" pin="2"/><net_sink comp="424" pin=2"/></net>

<net id="436"><net_src comp="418" pin="2"/><net_sink comp="431" pin=1"/></net>

<net id="437"><net_src comp="393" pin="2"/><net_sink comp="431" pin=2"/></net>

<net id="442"><net_src comp="369" pin="3"/><net_sink comp="438" pin=0"/></net>

<net id="447"><net_src comp="375" pin="3"/><net_sink comp="443" pin=0"/></net>

<net id="462"><net_src comp="453" pin="3"/><net_sink comp="458" pin=1"/></net>

<net id="467"><net_src comp="448" pin="3"/><net_sink comp="463" pin=1"/></net>

<net id="472"><net_src comp="463" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="477"><net_src comp="458" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="481"><net_src comp="478" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="485"><net_src comp="478" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="491"><net_src comp="482" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="492"><net_src comp="478" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="493"><net_src comp="12" pin="0"/><net_sink comp="486" pin=2"/></net>

<net id="494"><net_src comp="486" pin="3"/><net_sink comp="147" pin=1"/></net>

<net id="506"><net_src comp="495" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="22" pin="0"/><net_sink comp="502" pin=1"/></net>

<net id="512"><net_src comp="502" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="498" pin="2"/><net_sink comp="508" pin=1"/></net>

<net id="518"><net_src comp="508" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="522"><net_src comp="514" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="529"><net_src comp="514" pin="2"/><net_sink comp="524" pin=1"/></net>

<net id="530"><net_src comp="12" pin="0"/><net_sink comp="524" pin=2"/></net>

<net id="531"><net_src comp="524" pin="3"/><net_sink comp="154" pin=1"/></net>

<net id="539"><net_src comp="532" pin="1"/><net_sink comp="535" pin=1"/></net>

<net id="544"><net_src comp="535" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="550"><net_src comp="50" pin="0"/><net_sink comp="545" pin=0"/></net>

<net id="551"><net_src comp="540" pin="2"/><net_sink comp="545" pin=1"/></net>

<net id="552"><net_src comp="545" pin="3"/><net_sink comp="114" pin=2"/></net>

<net id="558"><net_src comp="50" pin="0"/><net_sink comp="553" pin=0"/></net>

<net id="562"><net_src comp="92" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="564"><net_src comp="559" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="565"><net_src comp="559" pin="1"/><net_sink comp="553" pin=1"/></net>

<net id="569"><net_src comp="98" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="553" pin=2"/></net>

<net id="574"><net_src comp="104" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="576"><net_src comp="571" pin="1"/><net_sink comp="114" pin=6"/></net>

<net id="580"><net_src comp="56" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="154" pin=4"/></net>

<net id="582"><net_src comp="577" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="586"><net_src comp="60" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="147" pin=3"/></net>

<net id="588"><net_src comp="583" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="592"><net_src comp="64" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="127" pin=4"/></net>

<net id="594"><net_src comp="589" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="598"><net_src comp="68" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="600"><net_src comp="595" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="604"><net_src comp="72" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="606"><net_src comp="601" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="610"><net_src comp="167" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="615"><net_src comp="183" pin="2"/><net_sink comp="612" pin=0"/></net>

<net id="619"><net_src comp="189" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="514" pin=1"/></net>

<net id="624"><net_src comp="193" pin="4"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="626"><net_src comp="621" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="630"><net_src comp="209" pin="2"/><net_sink comp="627" pin=0"/></net>

<net id="634"><net_src comp="215" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="638"><net_src comp="76" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="640"><net_src comp="635" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="641"><net_src comp="635" pin="1"/><net_sink comp="473" pin=1"/></net>

<net id="645"><net_src comp="80" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="647"><net_src comp="642" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="648"><net_src comp="642" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="652"><net_src comp="84" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="654"><net_src comp="649" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="655"><net_src comp="649" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="659"><net_src comp="88" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="661"><net_src comp="656" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="662"><net_src comp="656" pin="1"/><net_sink comp="468" pin=1"/></net>

<net id="666"><net_src comp="221" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="680"><net_src comp="259" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="688"><net_src comp="280" pin="2"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="127" pin=3"/></net>

<net id="693"><net_src comp="291" pin="3"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="698"><net_src comp="300" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="703"><net_src comp="336" pin="3"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="705"><net_src comp="700" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="706"><net_src comp="700" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="707"><net_src comp="700" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="711"><net_src comp="350" pin="3"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="713"><net_src comp="708" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="717"><net_src comp="358" pin="3"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="719"><net_src comp="714" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="723"><net_src comp="366" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="724"><net_src comp="720" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="728"><net_src comp="424" pin="3"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="733"><net_src comp="431" pin="3"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="741"><net_src comp="482" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="742"><net_src comp="738" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="746"><net_src comp="486" pin="3"/><net_sink comp="743" pin=0"/></net>

<net id="747"><net_src comp="743" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="751"><net_src comp="508" pin="2"/><net_sink comp="748" pin=0"/></net>

<net id="752"><net_src comp="748" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="753"><net_src comp="748" pin="1"/><net_sink comp="545" pin=2"/></net>

<net id="757"><net_src comp="519" pin="1"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="762"><net_src comp="524" pin="3"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="767"><net_src comp="162" pin="2"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="114" pin=4"/></net>

<net id="772"><net_src comp="553" pin="3"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="114" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: point_add.2 : p_read | {1 }
	Port: point_add.2 : p_read1 | {1 }
	Port: point_add.2 : p_read12 | {1 }
  - Chain level:
	State 1
		and_ln99 : 1
		br_ln99 : 1
		or_ln100 : 1
		icmp_ln100 : 1
		br_ln100 : 2
		icmp_ln1064 : 1
		br_ln106 : 2
		ret_17 : 1
		store_ln64 : 1
		store_ln64 : 1
		store_ln64 : 1
		store_ln64 : 1
		icmp_ln1064_1 : 1
		br_ln107 : 2
	State 2
		trunc_ln1068_1 : 1
		icmp_ln1068_2 : 1
		br_ln64 : 2
		p_Result_s : 1
		c_V : 1
		call_ln39 : 2
	State 3
		call_ln0 : 1
	State 4
	State 5
		add_ln28 : 1
		zext_ln28 : 2
		add_ln28_3 : 1
		zext_ln65 : 2
		j : 3
		tmp_21 : 4
		sub_ln69 : 4
		j_3 : 5
		tmp_22 : 6
	State 6
		g_V_3 : 1
		zext_ln1691 : 1
		shl_ln1691 : 2
		shl_ln1691_3 : 2
		sext_ln1691_3 : 1
		zext_ln1691_3 : 2
		r : 3
		ashr_ln1691 : 3
		select_ln1691 : 4
		r_3 : 4
		store_ln64 : 2
		store_ln64 : 1
	State 7
		u_V : 1
		ret_19 : 1
		store_ln64 : 1
		store_ln64 : 1
	State 8
	State 9
		p_Result_18 : 1
		d_V : 2
		call_ln39 : 3
	State 10
	State 11
		xor_ln904_2 : 1
		d_V_3 : 1
		ret_20 : 1
		trunc_ln1544_7 : 1
		a_V : 1
		call_ln39 : 2
	State 12
	State 13
		xor_ln1544 : 1
		ret : 1
		xor_i_partset : 1
		P_3 : 2
		ret_ln134 : 3
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------|---------|---------|---------|
| Operation|                  Functional Unit                 |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------------|---------|---------|---------|
|          |  grp_point_add_2_Pipeline_VITIS_LOOP_45_1_fu_127 |    0    |   505   |   690   |
|          |  grp_point_add_2_Pipeline_VITIS_LOOP_25_1_fu_135 |    0    |    16   |   286   |
|   call   | grp_point_add_2_Pipeline_VITIS_LOOP_25_16_fu_141 |    0    |    16   |   286   |
|          | grp_point_add_2_Pipeline_VITIS_LOOP_45_17_fu_147 |    0    |   506   |   690   |
|          | grp_point_add_2_Pipeline_VITIS_LOOP_45_18_fu_154 |    0    |   505   |   690   |
|          |             grp_point_double_1_fu_162            |  17.468 |   9056  |  10715  |
|----------|--------------------------------------------------|---------|---------|---------|
|          |                   ret_17_fu_221                  |    0    |    0    |   166   |
|          |                   ret_18_fu_280                  |    0    |    0    |   166   |
|          |                 p_Result_s_fu_285                |    0    |    0    |    2    |
|          |                    u_V_fu_458                    |    0    |    0    |   166   |
|          |                   ret_19_fu_463                  |    0    |    0    |   166   |
|    xor   |                 xor_ln904_fu_498                 |    0    |    0    |   166   |
|          |                xor_ln904_2_fu_502                |    0    |    0    |   166   |
|          |                   d_V_3_fu_508                   |    0    |    0    |   166   |
|          |                   ret_20_fu_514                  |    0    |    0    |   166   |
|          |                 xor_ln1544_fu_535                |    0    |    0    |   166   |
|          |                    ret_fu_540                    |    0    |    0    |   166   |
|----------|--------------------------------------------------|---------|---------|---------|
|          |                    c_V_fu_291                    |    0    |    0    |   166   |
|          |                    j_3_fu_350                    |    0    |    0    |    17   |
|          |                   g_V_3_fu_369                   |    0    |    0    |   166   |
|          |                    v_V_fu_375                    |    0    |    0    |   166   |
|  select  |               select_ln1691_fu_424               |    0    |    0    |   166   |
|          |                    r_3_fu_431                    |    0    |    0    |   166   |
|          |                   c_V_6_fu_448                   |    0    |    0    |   166   |
|          |                   u_V_15_fu_453                  |    0    |    0    |   166   |
|          |                    d_V_fu_486                    |    0    |    0    |   166   |
|          |                    a_V_fu_524                    |    0    |    0    |   166   |
|----------|--------------------------------------------------|---------|---------|---------|
|    shl   |                 shl_ln1691_fu_387                |    0    |    0    |   579   |
|          |                shl_ln1691_3_fu_393               |    0    |    0    |   579   |
|----------|--------------------------------------------------|---------|---------|---------|
|   ashr   |                     r_fu_412                     |    0    |    0    |   579   |
|          |                ashr_ln1691_fu_418                |    0    |    0    |   579   |
|----------|--------------------------------------------------|---------|---------|---------|
|          |                icmp_ln1068_fu_171                |    0    |    0    |    62   |
|          |               icmp_ln1068_1_fu_177               |    0    |    0    |    62   |
|   icmp   |                 icmp_ln100_fu_209                |    0    |    0    |    62   |
|          |                icmp_ln1064_fu_215                |    0    |    0    |    62   |
|          |               icmp_ln1064_1_fu_247               |    0    |    0    |    62   |
|          |               icmp_ln1068_2_fu_264               |    0    |    0    |    62   |
|----------|--------------------------------------------------|---------|---------|---------|
|    or    |                  or_ln100_fu_203                 |    0    |    0    |   166   |
|----------|--------------------------------------------------|---------|---------|---------|
|          |                     j_fu_330                     |    0    |    0    |    23   |
|    sub   |                  sub_ln69_fu_344                 |    0    |    0    |    24   |
|          |                 sub_ln1691_fu_399                |    0    |    0    |    24   |
|----------|--------------------------------------------------|---------|---------|---------|
|    add   |                  add_ln28_fu_310                 |    0    |    0    |    23   |
|          |                 add_ln28_3_fu_320                |    0    |    0    |    23   |
|----------|--------------------------------------------------|---------|---------|---------|
|    and   |                  and_ln99_fu_183                 |    0    |    0    |    2    |
|----------|--------------------------------------------------|---------|---------|---------|
|          |                p_read_1_read_fu_92               |    0    |    0    |    0    |
|   read   |                p_read_2_read_fu_98               |    0    |    0    |    0    |
|          |               p_read_3_read_fu_104               |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|
|          |                trunc_ln1068_fu_167               |    0    |    0    |    0    |
|          |                   lhs_V_fu_189                   |    0    |    0    |    0    |
|   trunc  |               trunc_ln1068_1_fu_259              |    0    |    0    |    0    |
|          |                trunc_ln1544_fu_270               |    0    |    0    |    0    |
|          |                p_Result_18_fu_482                |    0    |    0    |    0    |
|          |               trunc_ln1544_7_fu_519              |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|
|partselect|                  lhs_V_10_fu_193                 |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|
|          |                    tmp_fu_273                    |    0    |    0    |    0    |
| bitselect|                   tmp_21_fu_336                  |    0    |    0    |    0    |
|          |                   tmp_22_fu_358                  |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|
|          |                 zext_ln28_fu_316                 |    0    |    0    |    0    |
|   zext   |                 zext_ln65_fu_326                 |    0    |    0    |    0    |
|          |                zext_ln1691_fu_383                |    0    |    0    |    0    |
|          |               zext_ln1691_3_fu_408               |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|
|   sext   |                sext_ln1691_fu_380                |    0    |    0    |    0    |
|          |               sext_ln1691_3_fu_404               |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|
|bitconcatenate|               xor_i_partset_fu_545               |    0    |    0    |    0    |
|          |                 p_partset5_fu_553                |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|
|   Total  |                                                  |  17.468 |  10604  |  19503  |
|----------|--------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|      P_3_reg_110     |   332  |
|   a_V_4_loc_reg_577  |   166  |
|      a_V_reg_759     |   166  |
|   and_ln99_reg_612   |    1   |
|   c_V_7_loc_reg_589  |   166  |
|      c_V_reg_690     |   166  |
|   call_ret_reg_764   |   332  |
|     d_V_3_reg_748    |   166  |
|   d_V_4_loc_reg_583  |   166  |
|      d_V_reg_743     |   166  |
|   g_V_load_reg_720   |   166  |
|      g_V_reg_649     |   166  |
|   i_18_loc_reg_595   |   16   |
|     i_loc_reg_601    |   16   |
|  icmp_ln100_reg_627  |    1   |
|  icmp_ln1064_reg_631 |    1   |
|      j_3_reg_708     |   17   |
|   lhs_V_10_reg_621   |   166  |
|     lhs_V_reg_616    |   166  |
|  p_Result_18_reg_738 |    1   |
|  p_partset5_reg_769  |   332  |
|   p_read_1_reg_559   |   166  |
|   p_read_2_reg_566   |   166  |
|   p_read_3_reg_571   |   332  |
|      r_3_reg_730     |   166  |
|    ret_17_reg_663    |   166  |
|    ret_18_reg_685    |   166  |
| select_ln1691_reg_725|   166  |
|    tmp_21_reg_700    |    1   |
|    tmp_22_reg_714    |    1   |
|     tmp_V_reg_656    |   166  |
|trunc_ln1068_1_reg_677|   165  |
| trunc_ln1068_reg_607 |   329  |
|trunc_ln1544_7_reg_754|   165  |
|    u_V_11_reg_635    |   166  |
|  v_V_3_load_reg_695  |   166  |
|     v_V_3_reg_642    |   166  |
+----------------------+--------+
|         Total        |  5528  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------------------------|------|------|------|--------||---------||---------|
|                       Comp                       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------------------------|------|------|------|--------||---------||---------|
|  grp_point_add_2_Pipeline_VITIS_LOOP_45_1_fu_127 |  p1  |   2  |  166 |   332  ||    9    |
|  grp_point_add_2_Pipeline_VITIS_LOOP_45_1_fu_127 |  p2  |   2  |  165 |   330  ||    9    |
|  grp_point_add_2_Pipeline_VITIS_LOOP_45_1_fu_127 |  p3  |   2  |  166 |   332  ||    9    |
| grp_point_add_2_Pipeline_VITIS_LOOP_45_17_fu_147 |  p1  |   2  |  166 |   332  ||    9    |
| grp_point_add_2_Pipeline_VITIS_LOOP_45_18_fu_154 |  p1  |   2  |  166 |   332  ||    9    |
| grp_point_add_2_Pipeline_VITIS_LOOP_45_18_fu_154 |  p2  |   2  |  165 |   330  ||    9    |
|--------------------------------------------------|------|------|------|--------||---------||---------|
|                       Total                      |      |      |      |  1988  ||  9.528  ||    54   |
|--------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   17   |  10604 |  19503 |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    9   |    -   |   54   |
|  Register |    -   |  5528  |    -   |
+-----------+--------+--------+--------+
|   Total   |   26   |  16132 |  19557 |
+-----------+--------+--------+--------+
