Item(by='VLM', descendants=None, kids=None, score=None, time=1605917140, title=None, item_type='comment', url=None, parent=25159704, text='In the old days, a supercomputer was a machine that made the bottleneck of a problem the IO system instead of the ALU.  Or at least tried to.<p>In a similar line of thought, if your overall system wide bottleneck is your CPU MHz clock is too slow but memory system including cache has no problem keeping up, you have a CISC CPU, whereas if your memory&#x2F;cache system is the bottleneck and the CPU is doing the equivalent of wait states, then you more or less have a RISC.')