Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Apr 23 16:36:41 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file MCU_timing_summary_routed.rpt -pb MCU_timing_summary_routed.pb -rpx MCU_timing_summary_routed.rpx -warn_on_violation
| Design       : MCU
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (25)
6. checking no_output_delay (36)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: U_FND/u_clock_div/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (25)
-------------------------------
 There are 25 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (36)
--------------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.707        0.000                      0                 2134        0.055        0.000                      0                 2134        3.750        0.000                       0                   934  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.707        0.000                      0                 2134        0.055        0.000                      0                 2134        3.750        0.000                       0                   934  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.707ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.707ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.007ns  (logic 1.616ns (17.941%)  route 7.391ns (82.059%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.556     5.077    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X46Y31         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y31         FDCE (Prop_fdce_C_Q)         0.518     5.595 r  U_Core/U_DataPath/U_PC/q_reg[7]/Q
                         net (fo=67, routed)          1.136     6.731    U_ROM/Q[5]
    SLICE_X42Y32         LUT6 (Prop_lut6_I3_O)        0.124     6.855 r  U_ROM/q[12]_i_3/O
                         net (fo=1, routed)           0.670     7.525    U_ROM/q[12]_i_3_n_0
    SLICE_X42Y32         LUT4 (Prop_lut4_I0_O)        0.124     7.649 r  U_ROM/q[12]_i_2/O
                         net (fo=6, routed)           0.961     8.611    U_Core/U_ControlUnit/instrCode[0]
    SLICE_X42Y36         LUT5 (Prop_lut5_I4_O)        0.150     8.761 r  U_Core/U_ControlUnit/q[31]_i_9/O
                         net (fo=100, routed)         1.127     9.888    U_Core/U_ControlUnit/aluControl[0]
    SLICE_X43Y42         LUT6 (Prop_lut6_I2_O)        0.328    10.216 r  U_Core/U_ControlUnit/q[31]_i_11/O
                         net (fo=60, routed)          0.927    11.143    U_Core/U_ControlUnit/q_reg[31]_1
    SLICE_X40Y33         LUT6 (Prop_lut6_I5_O)        0.124    11.267 r  U_Core/U_ControlUnit/q[3]_i_3/O
                         net (fo=1, routed)           0.838    12.105    U_Core/U_ControlUnit/q[3]_i_3_n_0
    SLICE_X40Y33         LUT6 (Prop_lut6_I2_O)        0.124    12.229 r  U_Core/U_ControlUnit/q[3]_i_1__0/O
                         net (fo=2, routed)           0.979    13.208    U_Core/U_ControlUnit/q_reg[31][1]
    SLICE_X52Y33         LUT6 (Prop_lut6_I4_O)        0.124    13.332 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_4/O
                         net (fo=2, routed)           0.753    14.085    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/DIB1
    SLICE_X46Y32         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.440    14.781    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/WCLK
    SLICE_X46Y32         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMB_D1/CLK
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X46Y32         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.792    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.792    
                         arrival time                         -14.085    
  -------------------------------------------------------------------
                         slack                                  0.707    

Slack (MET) :             0.713ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.963ns  (logic 1.616ns (18.030%)  route 7.347ns (81.970%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.556     5.077    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X46Y31         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y31         FDCE (Prop_fdce_C_Q)         0.518     5.595 r  U_Core/U_DataPath/U_PC/q_reg[7]/Q
                         net (fo=67, routed)          1.136     6.731    U_ROM/Q[5]
    SLICE_X42Y32         LUT6 (Prop_lut6_I3_O)        0.124     6.855 r  U_ROM/q[12]_i_3/O
                         net (fo=1, routed)           0.670     7.525    U_ROM/q[12]_i_3_n_0
    SLICE_X42Y32         LUT4 (Prop_lut4_I0_O)        0.124     7.649 r  U_ROM/q[12]_i_2/O
                         net (fo=6, routed)           0.961     8.611    U_Core/U_ControlUnit/instrCode[0]
    SLICE_X42Y36         LUT5 (Prop_lut5_I4_O)        0.150     8.761 r  U_Core/U_ControlUnit/q[31]_i_9/O
                         net (fo=100, routed)         1.127     9.888    U_Core/U_ControlUnit/aluControl[0]
    SLICE_X43Y42         LUT6 (Prop_lut6_I2_O)        0.328    10.216 r  U_Core/U_ControlUnit/q[31]_i_11/O
                         net (fo=60, routed)          1.448    11.664    U_Core/U_ControlUnit/q_reg[31]_1
    SLICE_X38Y32         LUT6 (Prop_lut6_I1_O)        0.124    11.788 r  U_Core/U_ControlUnit/q[7]_i_4/O
                         net (fo=1, routed)           0.452    12.240    U_Core/U_ControlUnit/q[7]_i_4_n_0
    SLICE_X38Y32         LUT6 (Prop_lut6_I3_O)        0.124    12.364 r  U_Core/U_ControlUnit/q[7]_i_1__0/O
                         net (fo=2, routed)           1.021    13.385    U_Core/U_ControlUnit/q_reg[31][5]
    SLICE_X50Y32         LUT6 (Prop_lut6_I4_O)        0.124    13.509 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_6_11_i_1/O
                         net (fo=2, routed)           0.531    14.040    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/DIA1
    SLICE_X50Y33         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.445    14.786    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/WCLK
    SLICE_X50Y33         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMA_D1/CLK
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X50Y33         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.753    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.753    
                         arrival time                         -14.040    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.743ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.972ns  (logic 1.616ns (18.011%)  route 7.356ns (81.989%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.556     5.077    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X46Y31         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y31         FDCE (Prop_fdce_C_Q)         0.518     5.595 r  U_Core/U_DataPath/U_PC/q_reg[7]/Q
                         net (fo=67, routed)          1.136     6.731    U_ROM/Q[5]
    SLICE_X42Y32         LUT6 (Prop_lut6_I3_O)        0.124     6.855 r  U_ROM/q[12]_i_3/O
                         net (fo=1, routed)           0.670     7.525    U_ROM/q[12]_i_3_n_0
    SLICE_X42Y32         LUT4 (Prop_lut4_I0_O)        0.124     7.649 r  U_ROM/q[12]_i_2/O
                         net (fo=6, routed)           0.961     8.611    U_Core/U_ControlUnit/instrCode[0]
    SLICE_X42Y36         LUT5 (Prop_lut5_I4_O)        0.150     8.761 r  U_Core/U_ControlUnit/q[31]_i_9/O
                         net (fo=100, routed)         1.127     9.888    U_Core/U_ControlUnit/aluControl[0]
    SLICE_X43Y42         LUT6 (Prop_lut6_I2_O)        0.328    10.216 r  U_Core/U_ControlUnit/q[31]_i_11/O
                         net (fo=60, routed)          0.927    11.143    U_Core/U_ControlUnit/q_reg[31]_1
    SLICE_X40Y33         LUT6 (Prop_lut6_I5_O)        0.124    11.267 r  U_Core/U_ControlUnit/q[3]_i_3/O
                         net (fo=1, routed)           0.838    12.105    U_Core/U_ControlUnit/q[3]_i_3_n_0
    SLICE_X40Y33         LUT6 (Prop_lut6_I2_O)        0.124    12.229 r  U_Core/U_ControlUnit/q[3]_i_1__0/O
                         net (fo=2, routed)           0.979    13.208    U_Core/U_ControlUnit/q_reg[31][1]
    SLICE_X52Y33         LUT6 (Prop_lut6_I4_O)        0.124    13.332 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_4/O
                         net (fo=2, routed)           0.718    14.050    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/DIB1
    SLICE_X46Y33         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.441    14.782    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/WCLK
    SLICE_X46Y33         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMB_D1/CLK
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X46Y33         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.793    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.793    
                         arrival time                         -14.050    
  -------------------------------------------------------------------
                         slack                                  0.743    

Slack (MET) :             0.787ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.919ns  (logic 1.616ns (18.119%)  route 7.303ns (81.881%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.556     5.077    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X46Y31         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y31         FDCE (Prop_fdce_C_Q)         0.518     5.595 r  U_Core/U_DataPath/U_PC/q_reg[7]/Q
                         net (fo=67, routed)          1.136     6.731    U_ROM/Q[5]
    SLICE_X42Y32         LUT6 (Prop_lut6_I3_O)        0.124     6.855 r  U_ROM/q[12]_i_3/O
                         net (fo=1, routed)           0.670     7.525    U_ROM/q[12]_i_3_n_0
    SLICE_X42Y32         LUT4 (Prop_lut4_I0_O)        0.124     7.649 r  U_ROM/q[12]_i_2/O
                         net (fo=6, routed)           0.961     8.611    U_Core/U_ControlUnit/instrCode[0]
    SLICE_X42Y36         LUT5 (Prop_lut5_I4_O)        0.150     8.761 r  U_Core/U_ControlUnit/q[31]_i_9/O
                         net (fo=100, routed)         1.127     9.888    U_Core/U_ControlUnit/aluControl[0]
    SLICE_X43Y42         LUT6 (Prop_lut6_I2_O)        0.328    10.216 r  U_Core/U_ControlUnit/q[31]_i_11/O
                         net (fo=60, routed)          1.448    11.664    U_Core/U_ControlUnit/q_reg[31]_1
    SLICE_X37Y33         LUT6 (Prop_lut6_I1_O)        0.124    11.788 r  U_Core/U_ControlUnit/q[9]_i_4/O
                         net (fo=1, routed)           0.610    12.398    U_Core/U_ControlUnit/q[9]_i_4_n_0
    SLICE_X38Y33         LUT6 (Prop_lut6_I3_O)        0.124    12.522 r  U_Core/U_ControlUnit/q[9]_i_1__0/O
                         net (fo=2, routed)           1.005    13.526    U_Core/U_ControlUnit/q_reg[31][7]
    SLICE_X50Y35         LUT6 (Prop_lut6_I4_O)        0.124    13.650 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_6_11_i_3/O
                         net (fo=2, routed)           0.346    13.996    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/DIB1
    SLICE_X50Y33         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.445    14.786    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/WCLK
    SLICE_X50Y33         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMB_D1/CLK
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X50Y33         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.783    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.783    
                         arrival time                         -13.996    
  -------------------------------------------------------------------
                         slack                                  0.787    

Slack (MET) :             0.791ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.916ns  (logic 1.616ns (18.125%)  route 7.300ns (81.875%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.556     5.077    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X46Y31         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y31         FDCE (Prop_fdce_C_Q)         0.518     5.595 r  U_Core/U_DataPath/U_PC/q_reg[7]/Q
                         net (fo=67, routed)          1.136     6.731    U_ROM/Q[5]
    SLICE_X42Y32         LUT6 (Prop_lut6_I3_O)        0.124     6.855 r  U_ROM/q[12]_i_3/O
                         net (fo=1, routed)           0.670     7.525    U_ROM/q[12]_i_3_n_0
    SLICE_X42Y32         LUT4 (Prop_lut4_I0_O)        0.124     7.649 r  U_ROM/q[12]_i_2/O
                         net (fo=6, routed)           0.961     8.611    U_Core/U_ControlUnit/instrCode[0]
    SLICE_X42Y36         LUT5 (Prop_lut5_I4_O)        0.150     8.761 r  U_Core/U_ControlUnit/q[31]_i_9/O
                         net (fo=100, routed)         1.127     9.888    U_Core/U_ControlUnit/aluControl[0]
    SLICE_X43Y42         LUT6 (Prop_lut6_I2_O)        0.328    10.216 r  U_Core/U_ControlUnit/q[31]_i_11/O
                         net (fo=60, routed)          1.448    11.664    U_Core/U_ControlUnit/q_reg[31]_1
    SLICE_X37Y33         LUT6 (Prop_lut6_I1_O)        0.124    11.788 r  U_Core/U_ControlUnit/q[9]_i_4/O
                         net (fo=1, routed)           0.610    12.398    U_Core/U_ControlUnit/q[9]_i_4_n_0
    SLICE_X38Y33         LUT6 (Prop_lut6_I3_O)        0.124    12.522 r  U_Core/U_ControlUnit/q[9]_i_1__0/O
                         net (fo=2, routed)           1.005    13.526    U_Core/U_ControlUnit/q_reg[31][7]
    SLICE_X50Y35         LUT6 (Prop_lut6_I4_O)        0.124    13.650 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_6_11_i_3/O
                         net (fo=2, routed)           0.343    13.993    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/DIB1
    SLICE_X50Y34         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.446    14.787    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/WCLK
    SLICE_X50Y34         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMB_D1/CLK
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X50Y34         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.784    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.784    
                         arrival time                         -13.993    
  -------------------------------------------------------------------
                         slack                                  0.791    

Slack (MET) :             0.825ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.887ns  (logic 2.939ns (33.072%)  route 5.948ns (66.927%))
  Logic Levels:           14  (CARRY4=7 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.556     5.077    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X47Y31         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDCE (Prop_fdce_C_Q)         0.456     5.533 r  U_Core/U_DataPath/U_PC/q_reg[5]/Q
                         net (fo=75, routed)          1.415     6.948    U_ROM/Q[3]
    SLICE_X46Y34         LUT6 (Prop_lut6_I1_O)        0.124     7.072 r  U_ROM/RegFile_reg_r1_0_31_0_5_i_33/O
                         net (fo=2, routed)           0.702     7.774    U_ROM/RegFile_reg_r1_0_31_0_5_i_33_n_0
    SLICE_X46Y34         LUT6 (Prop_lut6_I1_O)        0.124     7.898 r  U_ROM/RegFile_reg_r1_0_31_0_5_i_9/O
                         net (fo=38, routed)          1.096     8.994    U_Core/U_DataPath/U_PC/instrCode[16]
    SLICE_X48Y34         LUT5 (Prop_lut5_I0_O)        0.124     9.118 r  U_Core/U_DataPath/U_PC/q[31]_i_2/O
                         net (fo=33, routed)          0.657     9.776    U_Core/U_ControlUnit/RData11__3
    SLICE_X48Y34         LUT4 (Prop_lut4_I3_O)        0.124     9.900 r  U_Core/U_ControlUnit/y_carry_i_5/O
                         net (fo=32, routed)          0.599    10.499    U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry
    SLICE_X49Y33         LUT5 (Prop_lut5_I1_O)        0.124    10.623 r  U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry_i_3/O
                         net (fo=1, routed)           0.000    10.623    U_Core/U_DataPath/U_PC_Imm_Adder/q_reg[3][1]
    SLICE_X49Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.173 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry/CO[3]
                         net (fo=1, routed)           0.000    11.173    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.287 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.287    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.401 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.401    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.515 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.515    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2_n_0
    SLICE_X49Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.629 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.629    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.743 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.743    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4_n_0
    SLICE_X49Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.056 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__5/O[3]
                         net (fo=2, routed)           0.482    12.538    U_Core/U_ControlUnit/PC_Imm_AdderResult[27]
    SLICE_X52Y40         LUT6 (Prop_lut6_I1_O)        0.306    12.844 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_9/O
                         net (fo=1, routed)           0.429    13.273    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_9_n_0
    SLICE_X52Y41         LUT6 (Prop_lut6_I3_O)        0.124    13.397 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_3/O
                         net (fo=2, routed)           0.567    13.964    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/DIB1
    SLICE_X50Y42         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.451    14.792    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/WCLK
    SLICE_X50Y42         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMB_D1/CLK
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X50Y42         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.789    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.789    
                         arrival time                         -13.964    
  -------------------------------------------------------------------
                         slack                                  0.825    

Slack (MET) :             0.826ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.856ns  (logic 2.957ns (33.390%)  route 5.899ns (66.610%))
  Logic Levels:           14  (CARRY4=7 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.556     5.077    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X47Y31         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDCE (Prop_fdce_C_Q)         0.456     5.533 r  U_Core/U_DataPath/U_PC/q_reg[5]/Q
                         net (fo=75, routed)          1.415     6.948    U_ROM/Q[3]
    SLICE_X46Y34         LUT6 (Prop_lut6_I1_O)        0.124     7.072 r  U_ROM/RegFile_reg_r1_0_31_0_5_i_33/O
                         net (fo=2, routed)           0.702     7.774    U_ROM/RegFile_reg_r1_0_31_0_5_i_33_n_0
    SLICE_X46Y34         LUT6 (Prop_lut6_I1_O)        0.124     7.898 r  U_ROM/RegFile_reg_r1_0_31_0_5_i_9/O
                         net (fo=38, routed)          1.096     8.994    U_Core/U_DataPath/U_PC/instrCode[16]
    SLICE_X48Y34         LUT5 (Prop_lut5_I0_O)        0.124     9.118 r  U_Core/U_DataPath/U_PC/q[31]_i_2/O
                         net (fo=33, routed)          0.657     9.776    U_Core/U_ControlUnit/RData11__3
    SLICE_X48Y34         LUT4 (Prop_lut4_I3_O)        0.124     9.900 r  U_Core/U_ControlUnit/y_carry_i_5/O
                         net (fo=32, routed)          0.599    10.499    U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry
    SLICE_X49Y33         LUT5 (Prop_lut5_I1_O)        0.124    10.623 r  U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry_i_3/O
                         net (fo=1, routed)           0.000    10.623    U_Core/U_DataPath/U_PC_Imm_Adder/q_reg[3][1]
    SLICE_X49Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.173 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry/CO[3]
                         net (fo=1, routed)           0.000    11.173    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.287 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.287    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.401 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.401    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.515 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.515    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2_n_0
    SLICE_X49Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.629 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.629    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.743 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.743    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4_n_0
    SLICE_X49Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.077 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__5/O[1]
                         net (fo=2, routed)           0.322    12.398    U_Core/U_ControlUnit/PC_Imm_AdderResult[25]
    SLICE_X50Y39         LUT6 (Prop_lut6_I1_O)        0.303    12.701 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_7/O
                         net (fo=1, routed)           0.451    13.153    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_7_n_0
    SLICE_X52Y41         LUT6 (Prop_lut6_I3_O)        0.124    13.277 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_1/O
                         net (fo=2, routed)           0.657    13.933    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/DIA1
    SLICE_X50Y41         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.451    14.792    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/WCLK
    SLICE_X50Y41         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA_D1/CLK
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X50Y41         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.759    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.759    
                         arrival time                         -13.933    
  -------------------------------------------------------------------
                         slack                                  0.826    

Slack (MET) :             0.826ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.938ns  (logic 1.832ns (20.498%)  route 7.106ns (79.502%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.556     5.077    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X46Y31         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y31         FDCE (Prop_fdce_C_Q)         0.518     5.595 r  U_Core/U_DataPath/U_PC/q_reg[8]/Q
                         net (fo=67, routed)          1.011     6.607    U_ROM/Q[6]
    SLICE_X42Y31         LUT6 (Prop_lut6_I3_O)        0.124     6.731 r  U_ROM/q[14]_i_3/O
                         net (fo=1, routed)           0.670     7.401    U_ROM/q[14]_i_3_n_0
    SLICE_X42Y31         LUT4 (Prop_lut4_I0_O)        0.124     7.525 r  U_ROM/q[14]_i_2/O
                         net (fo=5, routed)           1.011     8.536    U_Core/U_ControlUnit/instrCode[2]
    SLICE_X42Y36         LUT5 (Prop_lut5_I4_O)        0.150     8.686 r  U_Core/U_ControlUnit/q[31]_i_8/O
                         net (fo=14, routed)          0.779     9.465    U_Core/U_ControlUnit/aluControl[2]
    SLICE_X42Y37         LUT6 (Prop_lut6_I0_O)        0.348     9.813 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_68/O
                         net (fo=40, routed)          0.680    10.493    U_Core/U_ControlUnit/FSM_sequential_state_reg[1]_0
    SLICE_X40Y40         LUT2 (Prop_lut2_I0_O)        0.118    10.611 r  U_Core/U_ControlUnit/q[28]_i_4/O
                         net (fo=26, routed)          1.242    11.853    U_Core/U_ControlUnit/q[28]_i_4_n_0
    SLICE_X37Y43         LUT6 (Prop_lut6_I5_O)        0.326    12.179 r  U_Core/U_ControlUnit/q[22]_i_1__0/O
                         net (fo=2, routed)           1.044    13.223    U_Core/U_ControlUnit/q_reg[31][20]
    SLICE_X53Y37         LUT6 (Prop_lut6_I4_O)        0.124    13.347 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_18_23_i_6/O
                         net (fo=2, routed)           0.668    14.015    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/DIC0
    SLICE_X52Y39         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.450    14.791    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/WCLK
    SLICE_X52Y39         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMC/CLK
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X52Y39         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    14.841    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMC
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                         -14.015    
  -------------------------------------------------------------------
                         slack                                  0.826    

Slack (MET) :             0.901ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.776ns  (logic 1.616ns (18.414%)  route 7.160ns (81.586%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.556     5.077    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X46Y31         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y31         FDCE (Prop_fdce_C_Q)         0.518     5.595 r  U_Core/U_DataPath/U_PC/q_reg[7]/Q
                         net (fo=67, routed)          1.136     6.731    U_ROM/Q[5]
    SLICE_X42Y32         LUT6 (Prop_lut6_I3_O)        0.124     6.855 r  U_ROM/q[12]_i_3/O
                         net (fo=1, routed)           0.670     7.525    U_ROM/q[12]_i_3_n_0
    SLICE_X42Y32         LUT4 (Prop_lut4_I0_O)        0.124     7.649 r  U_ROM/q[12]_i_2/O
                         net (fo=6, routed)           0.961     8.611    U_Core/U_ControlUnit/instrCode[0]
    SLICE_X42Y36         LUT5 (Prop_lut5_I4_O)        0.150     8.761 r  U_Core/U_ControlUnit/q[31]_i_9/O
                         net (fo=100, routed)         1.127     9.888    U_Core/U_ControlUnit/aluControl[0]
    SLICE_X43Y42         LUT6 (Prop_lut6_I2_O)        0.328    10.216 r  U_Core/U_ControlUnit/q[31]_i_11/O
                         net (fo=60, routed)          1.448    11.664    U_Core/U_ControlUnit/q_reg[31]_1
    SLICE_X38Y32         LUT6 (Prop_lut6_I1_O)        0.124    11.788 r  U_Core/U_ControlUnit/q[7]_i_4/O
                         net (fo=1, routed)           0.452    12.240    U_Core/U_ControlUnit/q[7]_i_4_n_0
    SLICE_X38Y32         LUT6 (Prop_lut6_I3_O)        0.124    12.364 r  U_Core/U_ControlUnit/q[7]_i_1__0/O
                         net (fo=2, routed)           1.021    13.385    U_Core/U_ControlUnit/q_reg[31][5]
    SLICE_X50Y32         LUT6 (Prop_lut6_I4_O)        0.124    13.509 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_6_11_i_1/O
                         net (fo=2, routed)           0.344    13.853    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/DIA1
    SLICE_X50Y34         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.446    14.787    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/WCLK
    SLICE_X50Y34         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMA_D1/CLK
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X50Y34         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.754    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.754    
                         arrival time                         -13.853    
  -------------------------------------------------------------------
                         slack                                  0.901    

Slack (MET) :             0.925ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.830ns  (logic 2.861ns (32.401%)  route 5.969ns (67.599%))
  Logic Levels:           14  (CARRY4=7 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.556     5.077    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X47Y31         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDCE (Prop_fdce_C_Q)         0.456     5.533 r  U_Core/U_DataPath/U_PC/q_reg[5]/Q
                         net (fo=75, routed)          1.415     6.948    U_ROM/Q[3]
    SLICE_X46Y34         LUT6 (Prop_lut6_I1_O)        0.124     7.072 r  U_ROM/RegFile_reg_r1_0_31_0_5_i_33/O
                         net (fo=2, routed)           0.702     7.774    U_ROM/RegFile_reg_r1_0_31_0_5_i_33_n_0
    SLICE_X46Y34         LUT6 (Prop_lut6_I1_O)        0.124     7.898 r  U_ROM/RegFile_reg_r1_0_31_0_5_i_9/O
                         net (fo=38, routed)          1.096     8.994    U_Core/U_DataPath/U_PC/instrCode[16]
    SLICE_X48Y34         LUT5 (Prop_lut5_I0_O)        0.124     9.118 r  U_Core/U_DataPath/U_PC/q[31]_i_2/O
                         net (fo=33, routed)          0.657     9.776    U_Core/U_ControlUnit/RData11__3
    SLICE_X48Y34         LUT4 (Prop_lut4_I3_O)        0.124     9.900 r  U_Core/U_ControlUnit/y_carry_i_5/O
                         net (fo=32, routed)          0.599    10.499    U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry
    SLICE_X49Y33         LUT5 (Prop_lut5_I1_O)        0.124    10.623 r  U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry_i_3/O
                         net (fo=1, routed)           0.000    10.623    U_Core/U_DataPath/U_PC_Imm_Adder/q_reg[3][1]
    SLICE_X49Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.173 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry/CO[3]
                         net (fo=1, routed)           0.000    11.173    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.287 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.287    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.401 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.401    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.515 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.515    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2_n_0
    SLICE_X49Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.629 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.629    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.743 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.743    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4_n_0
    SLICE_X49Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.982 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__5/O[2]
                         net (fo=2, routed)           0.573    12.555    U_Core/U_ControlUnit/PC_Imm_AdderResult[26]
    SLICE_X53Y41         LUT6 (Prop_lut6_I1_O)        0.302    12.857 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_10/O
                         net (fo=1, routed)           0.403    13.261    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_10_n_0
    SLICE_X53Y41         LUT6 (Prop_lut6_I3_O)        0.124    13.385 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_4/O
                         net (fo=2, routed)           0.522    13.907    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/DIB0
    SLICE_X50Y41         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=933, routed)         1.451    14.792    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/WCLK
    SLICE_X50Y41         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMB/CLK
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X50Y41         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    14.832    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                         -13.907    
  -------------------------------------------------------------------
                         slack                                  0.925    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_wdata_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.164ns (40.368%)  route 0.242ns (59.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=933, routed)         0.564     1.447    U_APB_Master/clk_IBUF_BUFG
    SLICE_X56Y36         FDCE                                         r  U_APB_Master/temp_wdata_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y36         FDCE (Prop_fdce_C_Q)         0.164     1.611 r  U_APB_Master/temp_wdata_reg_reg[5]/Q
                         net (fo=10, routed)          0.242     1.853    U_RAM/mem_reg_0[5]
    RAMB36_X2Y6          RAMB36E1                                     r  U_RAM/mem_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=933, routed)         0.872     2.000    U_RAM/clk_IBUF_BUFG
    RAMB36_X2Y6          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.497     1.503    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296     1.799    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_wdata_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.164ns (34.830%)  route 0.307ns (65.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=933, routed)         0.559     1.442    U_APB_Master/clk_IBUF_BUFG
    SLICE_X52Y31         FDCE                                         r  U_APB_Master/temp_wdata_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y31         FDCE (Prop_fdce_C_Q)         0.164     1.606 r  U_APB_Master/temp_wdata_reg_reg[3]/Q
                         net (fo=10, routed)          0.307     1.913    U_RAM/mem_reg_0[3]
    RAMB36_X2Y6          RAMB36E1                                     r  U_RAM/mem_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=933, routed)         0.872     2.000    U_RAM/clk_IBUF_BUFG
    RAMB36_X2Y6          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.522    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296     1.818    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 U_GPIOC/U_APB_Intf_GPIO/slv_reg2_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GPIOC/U_APB_Intf_GPIO/PRDATA_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=933, routed)         0.562     1.445    U_GPIOC/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X57Y32         FDCE                                         r  U_GPIOC/U_APB_Intf_GPIO/slv_reg2_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y32         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  U_GPIOC/U_APB_Intf_GPIO/slv_reg2_reg[18]/Q
                         net (fo=1, routed)           0.054     1.640    U_GPIOC/U_APB_Intf_GPIO/slv_reg2_reg_n_0_[18]
    SLICE_X56Y32         LUT4 (Prop_lut4_I0_O)        0.045     1.685 r  U_GPIOC/U_APB_Intf_GPIO/PRDATA[18]_i_1/O
                         net (fo=1, routed)           0.000     1.685    U_GPIOC/U_APB_Intf_GPIO/p_0_in[18]
    SLICE_X56Y32         FDRE                                         r  U_GPIOC/U_APB_Intf_GPIO/PRDATA_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=933, routed)         0.829     1.956    U_GPIOC/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X56Y32         FDRE                                         r  U_GPIOC/U_APB_Intf_GPIO/PRDATA_reg[18]/C
                         clock pessimism             -0.498     1.458    
    SLICE_X56Y32         FDRE (Hold_fdre_C_D)         0.121     1.579    U_GPIOC/U_APB_Intf_GPIO/PRDATA_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.685    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 U_GPIOD/U_APB_Intf_GPIO/slv_reg2_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GPIOD/U_APB_Intf_GPIO/PRDATA_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=933, routed)         0.590     1.473    U_GPIOD/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X65Y33         FDCE                                         r  U_GPIOD/U_APB_Intf_GPIO/slv_reg2_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y33         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  U_GPIOD/U_APB_Intf_GPIO/slv_reg2_reg[26]/Q
                         net (fo=1, routed)           0.054     1.668    U_GPIOD/U_APB_Intf_GPIO/slv_reg2_reg_n_0_[26]
    SLICE_X64Y33         LUT4 (Prop_lut4_I0_O)        0.045     1.713 r  U_GPIOD/U_APB_Intf_GPIO/PRDATA[26]_i_1__0/O
                         net (fo=1, routed)           0.000     1.713    U_GPIOD/U_APB_Intf_GPIO/p_0_in[26]
    SLICE_X64Y33         FDRE                                         r  U_GPIOD/U_APB_Intf_GPIO/PRDATA_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=933, routed)         0.859     1.986    U_GPIOD/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X64Y33         FDRE                                         r  U_GPIOD/U_APB_Intf_GPIO/PRDATA_reg[26]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X64Y33         FDRE (Hold_fdre_C_D)         0.121     1.607    U_GPIOD/U_APB_Intf_GPIO/PRDATA_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 U_GPIOD/U_APB_Intf_GPIO/slv_reg2_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GPIOD/U_APB_Intf_GPIO/PRDATA_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=933, routed)         0.558     1.441    U_GPIOD/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X57Y28         FDCE                                         r  U_GPIOD/U_APB_Intf_GPIO/slv_reg2_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y28         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  U_GPIOD/U_APB_Intf_GPIO/slv_reg2_reg[17]/Q
                         net (fo=1, routed)           0.054     1.636    U_GPIOD/U_APB_Intf_GPIO/slv_reg2_reg_n_0_[17]
    SLICE_X56Y28         LUT4 (Prop_lut4_I0_O)        0.045     1.681 r  U_GPIOD/U_APB_Intf_GPIO/PRDATA[17]_i_1__0/O
                         net (fo=1, routed)           0.000     1.681    U_GPIOD/U_APB_Intf_GPIO/p_0_in[17]
    SLICE_X56Y28         FDRE                                         r  U_GPIOD/U_APB_Intf_GPIO/PRDATA_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=933, routed)         0.825     1.952    U_GPIOD/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X56Y28         FDRE                                         r  U_GPIOD/U_APB_Intf_GPIO/PRDATA_reg[17]/C
                         clock pessimism             -0.498     1.454    
    SLICE_X56Y28         FDRE (Hold_fdre_C_D)         0.121     1.575    U_GPIOD/U_APB_Intf_GPIO/PRDATA_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.681    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_addr_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.938%)  route 0.218ns (57.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=933, routed)         0.560     1.443    U_APB_Master/clk_IBUF_BUFG
    SLICE_X54Y32         FDCE                                         r  U_APB_Master/temp_addr_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y32         FDCE (Prop_fdce_C_Q)         0.164     1.607 r  U_APB_Master/temp_addr_reg_reg[9]/Q
                         net (fo=1, routed)           0.218     1.825    U_RAM/Q[7]
    RAMB36_X2Y6          RAMB36E1                                     r  U_RAM/mem_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=933, routed)         0.872     2.000    U_RAM/clk_IBUF_BUFG
    RAMB36_X2Y6          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.522    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.705    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_wdata_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.148ns (33.082%)  route 0.299ns (66.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=933, routed)         0.560     1.443    U_APB_Master/clk_IBUF_BUFG
    SLICE_X54Y32         FDCE                                         r  U_APB_Master/temp_wdata_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y32         FDCE (Prop_fdce_C_Q)         0.148     1.591 r  U_APB_Master/temp_wdata_reg_reg[8]/Q
                         net (fo=11, routed)          0.299     1.890    U_RAM/mem_reg_0[8]
    RAMB36_X2Y6          RAMB36E1                                     r  U_RAM/mem_reg/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=933, routed)         0.872     2.000    U_RAM/clk_IBUF_BUFG
    RAMB36_X2Y6          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.522    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[8])
                                                      0.243     1.765    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 U_GPOA/U_APB_Intf/slv_reg1_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GPOA/U_APB_Intf/PRDATA_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.190ns (68.075%)  route 0.089ns (31.925%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=933, routed)         0.561     1.444    U_GPOA/U_APB_Intf/clk_IBUF_BUFG
    SLICE_X57Y31         FDCE                                         r  U_GPOA/U_APB_Intf/slv_reg1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y31         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  U_GPOA/U_APB_Intf/slv_reg1_reg[17]/Q
                         net (fo=1, routed)           0.089     1.674    U_GPOA/U_APB_Intf/slv_reg1[17]
    SLICE_X56Y31         LUT3 (Prop_lut3_I0_O)        0.049     1.723 r  U_GPOA/U_APB_Intf/PRDATA[17]_i_1/O
                         net (fo=1, routed)           0.000     1.723    U_GPOA/U_APB_Intf/p_0_in[17]
    SLICE_X56Y31         FDRE                                         r  U_GPOA/U_APB_Intf/PRDATA_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=933, routed)         0.828     1.955    U_GPOA/U_APB_Intf/clk_IBUF_BUFG
    SLICE_X56Y31         FDRE                                         r  U_GPOA/U_APB_Intf/PRDATA_reg[17]/C
                         clock pessimism             -0.498     1.457    
    SLICE_X56Y31         FDRE (Hold_fdre_C_D)         0.131     1.588    U_GPOA/U_APB_Intf/PRDATA_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_addr_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.164ns (41.030%)  route 0.236ns (58.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=933, routed)         0.560     1.443    U_APB_Master/clk_IBUF_BUFG
    SLICE_X54Y32         FDCE                                         r  U_APB_Master/temp_addr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y32         FDCE (Prop_fdce_C_Q)         0.164     1.607 r  U_APB_Master/temp_addr_reg_reg[7]/Q
                         net (fo=1, routed)           0.236     1.843    U_RAM/Q[5]
    RAMB36_X2Y6          RAMB36E1                                     r  U_RAM/mem_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=933, routed)         0.872     2.000    U_RAM/clk_IBUF_BUFG
    RAMB36_X2Y6          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.522    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.705    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 U_FND/U_APB_Intf_FND/slv_reg0_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FND/U_APB_Intf_FND/PRDATA_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=933, routed)         0.591     1.474    U_FND/U_APB_Intf_FND/clk_IBUF_BUFG
    SLICE_X63Y35         FDCE                                         r  U_FND/U_APB_Intf_FND/slv_reg0_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y35         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  U_FND/U_APB_Intf_FND/slv_reg0_reg[15]/Q
                         net (fo=1, routed)           0.057     1.673    U_FND/U_APB_Intf_FND/slv_reg0[15]
    SLICE_X62Y35         LUT5 (Prop_lut5_I1_O)        0.045     1.718 r  U_FND/U_APB_Intf_FND/PRDATA[15]_i_1__1/O
                         net (fo=1, routed)           0.000     1.718    U_FND/U_APB_Intf_FND/PRDATA[15]_i_1__1_n_0
    SLICE_X62Y35         FDRE                                         r  U_FND/U_APB_Intf_FND/PRDATA_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=933, routed)         0.861     1.988    U_FND/U_APB_Intf_FND/clk_IBUF_BUFG
    SLICE_X62Y35         FDRE                                         r  U_FND/U_APB_Intf_FND/PRDATA_reg[15]/C
                         clock pessimism             -0.501     1.487    
    SLICE_X62Y35         FDRE (Hold_fdre_C_D)         0.092     1.579    U_FND/U_APB_Intf_FND/PRDATA_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.138    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y6    U_RAM/mem_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X48Y37   U_Core/U_DataPath/U_DecReg_RFRD1/q_reg[17]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X48Y38   U_Core/U_DataPath/U_DecReg_RFRD1/q_reg[18]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X48Y37   U_Core/U_DataPath/U_DecReg_RFRD1/q_reg[19]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X47Y40   U_Core/U_DataPath/U_DecReg_RFRD1/q_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X48Y36   U_Core/U_DataPath/U_DecReg_RFRD1/q_reg[20]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X48Y37   U_Core/U_DataPath/U_DecReg_RFRD1/q_reg[21]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X48Y40   U_Core/U_DataPath/U_DecReg_RFRD1/q_reg[22]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X48Y38   U_Core/U_DataPath/U_DecReg_RFRD1/q_reg[23]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y34   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y34   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y34   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y34   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y34   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y35   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y35   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y35   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y35   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y35   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y33   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y33   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y33   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y33   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y33   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y33   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y33   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y33   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y32   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y39   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMA/CLK



