cellMap,*Sim_StimulusArtifact,*Sim_StimulusArtifact,*null,*null
topMap,*Sim_StimulusArtifact
netMap,*Sim_StimulusArtifact,*Mag_ST<0>,*Mag_ST_0
netMap,*Sim_StimulusArtifact,*Gain_Sel<2>,*Gain_Sel_2
netMap,*Sim_StimulusArtifact,*Gain_Sel<1>,*Gain_Sel_1
netMap,*Sim_StimulusArtifact,*Gain_Sel<0>,*Gain_Sel_0
netMap,*Sim_StimulusArtifact,*Mag_ST<1>,*Mag_ST_1
netMap,*Sim_StimulusArtifact,*CtrlHS<7>,*CtrlHS_7
netMap,*Sim_StimulusArtifact,*CtrlHS<6>,*CtrlHS_6
netMap,*Sim_StimulusArtifact,*CtrlHS<5>,*CtrlHS_5
netMap,*Sim_StimulusArtifact,*CtrlHS<4>,*CtrlHS_4
netMap,*Sim_StimulusArtifact,*CtrlHS<3>,*CtrlHS_3
netMap,*Sim_StimulusArtifact,*CtrlHS<2>,*CtrlHS_2
netMap,*Sim_StimulusArtifact,*CtrlHS<1>,*CtrlHS_1
netMap,*Sim_StimulusArtifact,*CtrlHS<0>,*CtrlHS_0
netMap,*Sim_StimulusArtifact,*Mag_ST<2>,*Mag_ST_2
netMap,*Sim_StimulusArtifact,*Mag_ST<3>,*Mag_ST_3
netMap,*Sim_StimulusArtifact,*Mag_ST<4>,*Mag_ST_4
netMap,*Sim_StimulusArtifact,*CtrlLS<0>,*CtrlLS_0
netMap,*Sim_StimulusArtifact,*CtrlLS<7>,*CtrlLS_7
netMap,*Sim_StimulusArtifact,*CtrlLS<6>,*CtrlLS_6
netMap,*Sim_StimulusArtifact,*CtrlLS<5>,*CtrlLS_5
netMap,*Sim_StimulusArtifact,*CtrlLS<4>,*CtrlLS_4
netMap,*Sim_StimulusArtifact,*CtrlLS<3>,*CtrlLS_3
netMap,*Sim_StimulusArtifact,*CtrlLS<2>,*CtrlLS_2
netMap,*Sim_StimulusArtifact,*CtrlLS<1>,*CtrlLS_1
netMap,*Sim_StimulusArtifact,*ChSel_LS<2>,*ChSel_LS_2
netMap,*Sim_StimulusArtifact,*ChSel_LS<1>,*ChSel_LS_1
netMap,*Sim_StimulusArtifact,*ChSel_LS<0>,*ChSel_LS_0
netMap,*Sim_StimulusArtifact,*ChSel_HS<2>,*ChSel_HS_2
netMap,*Sim_StimulusArtifact,*ChSel_HS<1>,*ChSel_HS_1
netMap,*Sim_StimulusArtifact,*ChSel_HS<0>,*ChSel_HS_0
netMap,*Sim_StimulusArtifact,*gnd!,*0
netMap,*Sim_StimulusArtifact,*vdd3!,*vdd3!
netMap,*Sim_StimulusArtifact,*vdde!,*vdde!
netMap,*Sim_StimulusArtifact,*vdd!,*vdd!
instMap,*Sim_StimulusArtifact,*R6,*R6
instMaster,*Sim_StimulusArtifact,*R6,*analogLib_res_spectre,*resistor
instMap,*Sim_StimulusArtifact,*R9,*R9
instMaster,*Sim_StimulusArtifact,*R9,*analogLib_res_spectre,*resistor
instMap,*Sim_StimulusArtifact,*R5,*R5
instMaster,*Sim_StimulusArtifact,*R5,*analogLib_res_spectre,*resistor
instMap,*Sim_StimulusArtifact,*R4,*R4
instMaster,*Sim_StimulusArtifact,*R4,*analogLib_res_spectre,*resistor
instMap,*Sim_StimulusArtifact,*R3,*R3
instMaster,*Sim_StimulusArtifact,*R3,*analogLib_res_spectre,*resistor
instMap,*Sim_StimulusArtifact,*I36,*I36
instMaster,*Sim_StimulusArtifact,*I36,*analogLib_idc_spectre,*isource
instMap,*Sim_StimulusArtifact,*I5,*I5
instMaster,*Sim_StimulusArtifact,*I5,*analogLib_idc_spectre,*isource
instMap,*Sim_StimulusArtifact,*V0,*V0
instMaster,*Sim_StimulusArtifact,*V0,*analogLib_vdc_spectre,*vsource
instMap,*Sim_StimulusArtifact,*V29,*V29
instMaster,*Sim_StimulusArtifact,*V29,*analogLib_vdc_spectre,*vsource
instMap,*Sim_StimulusArtifact,*V3,*V3
instMaster,*Sim_StimulusArtifact,*V3,*analogLib_vdc_spectre,*vsource
instMap,*Sim_StimulusArtifact,*V19,*V19
instMaster,*Sim_StimulusArtifact,*V19,*analogLib_vdc_spectre,*vsource
instMap,*Sim_StimulusArtifact,*V28,*V28
instMaster,*Sim_StimulusArtifact,*V28,*analogLib_vdc_spectre,*vsource
instMap,*Sim_StimulusArtifact,*V27,*V27
instMaster,*Sim_StimulusArtifact,*V27,*analogLib_vdc_spectre,*vsource
instMap,*Sim_StimulusArtifact,*V25,*V25
instMaster,*Sim_StimulusArtifact,*V25,*analogLib_vdc_spectre,*vsource
instMap,*Sim_StimulusArtifact,*V26,*V26
instMaster,*Sim_StimulusArtifact,*V26,*analogLib_vdc_spectre,*vsource
instMap,*Sim_StimulusArtifact,*V6,*V6
instMaster,*Sim_StimulusArtifact,*V6,*analogLib_vdc_spectre,*vsource
instMap,*Sim_StimulusArtifact,*V2,*V2
instMaster,*Sim_StimulusArtifact,*V2,*analogLib_vdc_spectre,*vsource
instMap,*Sim_StimulusArtifact,*V4,*V4
instMaster,*Sim_StimulusArtifact,*V4,*analogLib_vdc_spectre,*vsource
instMap,*Sim_StimulusArtifact,*I0,*I0
instMaster,*Sim_StimulusArtifact,*I0,*Stimulator_IMP_SingleChannel_ST_schematic,*SingleChannel_ST
instMap,*Sim_StimulusArtifact,*C1,*C1
instMaster,*Sim_StimulusArtifact,*C1,*analogLib_cap_spectre,*capacitor
instMap,*Sim_StimulusArtifact,*C3,*C3
instMaster,*Sim_StimulusArtifact,*C3,*analogLib_cap_spectre,*capacitor
instMap,*Sim_StimulusArtifact,*C2,*C2
instMaster,*Sim_StimulusArtifact,*C2,*analogLib_cap_spectre,*capacitor
