ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccnSe8IF.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"periph_timer.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.periph_Timer_IO_Init,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	periph_Timer_IO_Init:
  26              	.LVL0:
  27              	.LFB123:
  28              		.file 1 "Bsp/periph_timer.c"
   1:Bsp/periph_timer.c **** #include "stm32f4xx_tim.h"
   2:Bsp/periph_timer.c **** #include "periph_timer.h"
   3:Bsp/periph_timer.c **** #include "periph_gpio.h"
   4:Bsp/periph_timer.c **** #include "periph_dma.h"
   5:Bsp/periph_timer.c **** #include "misc.h"
   6:Bsp/periph_timer.c **** 
   7:Bsp/periph_timer.c **** TIM_TypeDef *Timer_Port[Timer_Port_Sum] = {TIM2,
   8:Bsp/periph_timer.c **** 										   TIM3,
   9:Bsp/periph_timer.c **** 										   TIM4};
  10:Bsp/periph_timer.c **** 
  11:Bsp/periph_timer.c **** static uint32_t Timer_CLK[Timer_Port_Sum] = {RCC_APB1Periph_TIM2,
  12:Bsp/periph_timer.c **** 											 RCC_APB1Periph_TIM3,
  13:Bsp/periph_timer.c **** 											 RCC_APB1Periph_TIM4};
  14:Bsp/periph_timer.c **** 
  15:Bsp/periph_timer.c **** static uint8_t Timer_IRQ_Channel[Timer_Port_Sum] = {TIM2_IRQn,
  16:Bsp/periph_timer.c **** 													TIM3_IRQn,
  17:Bsp/periph_timer.c **** 													TIM4_IRQn};
  18:Bsp/periph_timer.c **** 
  19:Bsp/periph_timer.c **** static void (*PWM_Set_Value[PWM_SUM])(TIM_TypeDef *TIMx, uint32_t Compare1) = {TIM_SetCompare1,
  20:Bsp/periph_timer.c **** 																			   TIM_SetCompare2,
  21:Bsp/periph_timer.c **** 																			   TIM_SetCompare3,
  22:Bsp/periph_timer.c **** 																			   TIM_SetCompare4};
  23:Bsp/periph_timer.c **** 
  24:Bsp/periph_timer.c **** static void periph_Timer_IO_Init(Timer_list timerx, Timer_PWM_Channel_State CH1_State, Timer_PWM_Ch
  25:Bsp/periph_timer.c **** {
  29              		.loc 1 25 1 view -0
  30              		.cfi_startproc
  31              		@ args = 4, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		.loc 1 25 1 is_stmt 0 view .LVU1
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccnSe8IF.s 			page 2


  34 0000 70B5     		push	{r4, r5, r6, lr}
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 16
  37              		.cfi_offset 4, -16
  38              		.cfi_offset 5, -12
  39              		.cfi_offset 6, -8
  40              		.cfi_offset 14, -4
  41 0002 0446     		mov	r4, r0
  42 0004 1646     		mov	r6, r2
  43 0006 1D46     		mov	r5, r3
  26:Bsp/periph_timer.c **** 	if (CH1_State == PWM_CH1_Enable)
  44              		.loc 1 26 2 is_stmt 1 view .LVU2
  45              		.loc 1 26 5 is_stmt 0 view .LVU3
  46 0008 0129     		cmp	r1, #1
  47 000a 08D0     		beq	.L15
  48              	.LVL1:
  49              	.L2:
  27:Bsp/periph_timer.c **** 	{
  28:Bsp/periph_timer.c **** 		switch ((uint8_t)timerx)
  29:Bsp/periph_timer.c **** 		{
  30:Bsp/periph_timer.c **** 		case Timer_2:
  31:Bsp/periph_timer.c **** 			GPIO_TIM2_PWMCH1_IO_Init();
  32:Bsp/periph_timer.c **** 			break;
  33:Bsp/periph_timer.c **** 		case Timer_3:
  34:Bsp/periph_timer.c **** 			GPIO_TIM3_PWMCH1_IO_Init();
  35:Bsp/periph_timer.c **** 			break;
  36:Bsp/periph_timer.c **** 		case Timer_4:
  37:Bsp/periph_timer.c **** 			GPIO_TIM4_PWMCH1_IO_Init();
  38:Bsp/periph_timer.c **** 			break;
  39:Bsp/periph_timer.c **** 		default:
  40:Bsp/periph_timer.c **** 			break;
  41:Bsp/periph_timer.c **** 		}
  42:Bsp/periph_timer.c **** 	}
  43:Bsp/periph_timer.c **** 
  44:Bsp/periph_timer.c **** 	if (CH2_State == PWM_CH2_Enable)
  50              		.loc 1 44 2 is_stmt 1 view .LVU4
  51              		.loc 1 44 5 is_stmt 0 view .LVU5
  52 000c 012E     		cmp	r6, #1
  53 000e 15D0     		beq	.L16
  54              	.L5:
  45:Bsp/periph_timer.c **** 	{
  46:Bsp/periph_timer.c **** 		switch ((uint8_t)timerx)
  47:Bsp/periph_timer.c **** 		{
  48:Bsp/periph_timer.c **** 		case Timer_2:
  49:Bsp/periph_timer.c **** 			GPIO_TIM2_PWMCH2_IO_Init();
  50:Bsp/periph_timer.c **** 			break;
  51:Bsp/periph_timer.c **** 		case Timer_3:
  52:Bsp/periph_timer.c **** 			GPIO_TIM3_PWMCH2_IO_Init();
  53:Bsp/periph_timer.c **** 			break;
  54:Bsp/periph_timer.c **** 		case Timer_4:
  55:Bsp/periph_timer.c **** 			GPIO_TIM4_PWMCH2_IO_Init();
  56:Bsp/periph_timer.c **** 			break;
  57:Bsp/periph_timer.c **** 		default:
  58:Bsp/periph_timer.c **** 			break;
  59:Bsp/periph_timer.c **** 		}
  60:Bsp/periph_timer.c **** 	}
  61:Bsp/periph_timer.c **** 
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccnSe8IF.s 			page 3


  62:Bsp/periph_timer.c **** 	if (CH3_State == PWM_CH3_Enable)
  55              		.loc 1 62 2 is_stmt 1 view .LVU6
  56              		.loc 1 62 5 is_stmt 0 view .LVU7
  57 0010 012D     		cmp	r5, #1
  58 0012 22D0     		beq	.L17
  59              	.L8:
  63:Bsp/periph_timer.c **** 	{
  64:Bsp/periph_timer.c **** 		switch ((uint8_t)timerx)
  65:Bsp/periph_timer.c **** 		{
  66:Bsp/periph_timer.c **** 		case Timer_2:
  67:Bsp/periph_timer.c **** 			GPIO_TIM2_PWMCH3_IO_Init();
  68:Bsp/periph_timer.c **** 			break;
  69:Bsp/periph_timer.c **** 		case Timer_3:
  70:Bsp/periph_timer.c **** 			GPIO_TIM3_PWMCH3_IO_Init();
  71:Bsp/periph_timer.c **** 			break;
  72:Bsp/periph_timer.c **** 		case Timer_4:
  73:Bsp/periph_timer.c **** 			GPIO_TIM4_PWMCH3_IO_Init();
  74:Bsp/periph_timer.c **** 			break;
  75:Bsp/periph_timer.c **** 		default:
  76:Bsp/periph_timer.c **** 			break;
  77:Bsp/periph_timer.c **** 		}
  78:Bsp/periph_timer.c **** 	}
  79:Bsp/periph_timer.c **** 
  80:Bsp/periph_timer.c **** 	if (CH4_State == PWM_CH4_Enable)
  60              		.loc 1 80 2 is_stmt 1 view .LVU8
  61              		.loc 1 80 5 is_stmt 0 view .LVU9
  62 0014 9DF81030 		ldrb	r3, [sp, #16]	@ zero_extendqisi2
  63 0018 012B     		cmp	r3, #1
  64 001a 2DD0     		beq	.L18
  65              	.L1:
  81:Bsp/periph_timer.c **** 	{
  82:Bsp/periph_timer.c **** 		switch ((uint8_t)timerx)
  83:Bsp/periph_timer.c **** 		{
  84:Bsp/periph_timer.c **** 		case Timer_2:
  85:Bsp/periph_timer.c **** 			GPIO_TIM2_PWMCH4_IO_Init();
  86:Bsp/periph_timer.c **** 			break;
  87:Bsp/periph_timer.c **** 		case Timer_3:
  88:Bsp/periph_timer.c **** 			GPIO_TIM3_PWMCH4_IO_Init();
  89:Bsp/periph_timer.c **** 			break;
  90:Bsp/periph_timer.c **** 		case Timer_4:
  91:Bsp/periph_timer.c **** 			GPIO_TIM4_PWMCH4_IO_Init();
  92:Bsp/periph_timer.c **** 			break;
  93:Bsp/periph_timer.c **** 		default:
  94:Bsp/periph_timer.c **** 			break;
  95:Bsp/periph_timer.c **** 		}
  96:Bsp/periph_timer.c **** 	}
  97:Bsp/periph_timer.c **** }
  66              		.loc 1 97 1 view .LVU10
  67 001c 70BD     		pop	{r4, r5, r6, pc}
  68              	.LVL2:
  69              	.L15:
  28:Bsp/periph_timer.c **** 		{
  70              		.loc 1 28 3 is_stmt 1 view .LVU11
  71 001e 0128     		cmp	r0, #1
  72 0020 06D0     		beq	.L3
  73 0022 0228     		cmp	r0, #2
  74 0024 07D0     		beq	.L4
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccnSe8IF.s 			page 4


  75 0026 0028     		cmp	r0, #0
  76 0028 F0D1     		bne	.L2
  31:Bsp/periph_timer.c **** 			break;
  77              		.loc 1 31 4 view .LVU12
  78 002a FFF7FEFF 		bl	GPIO_TIM2_PWMCH1_IO_Init
  79              	.LVL3:
  32:Bsp/periph_timer.c **** 		case Timer_3:
  80              		.loc 1 32 4 view .LVU13
  81 002e EDE7     		b	.L2
  82              	.LVL4:
  83              	.L3:
  34:Bsp/periph_timer.c **** 			break;
  84              		.loc 1 34 4 view .LVU14
  85 0030 FFF7FEFF 		bl	GPIO_TIM3_PWMCH1_IO_Init
  86              	.LVL5:
  35:Bsp/periph_timer.c **** 		case Timer_4:
  87              		.loc 1 35 4 view .LVU15
  88 0034 EAE7     		b	.L2
  89              	.LVL6:
  90              	.L4:
  37:Bsp/periph_timer.c **** 			break;
  91              		.loc 1 37 4 view .LVU16
  92 0036 FFF7FEFF 		bl	GPIO_TIM4_PWMCH1_IO_Init
  93              	.LVL7:
  38:Bsp/periph_timer.c **** 		default:
  94              		.loc 1 38 4 view .LVU17
  95 003a E7E7     		b	.L2
  96              	.L16:
  46:Bsp/periph_timer.c **** 		{
  97              		.loc 1 46 3 view .LVU18
  98 003c 012C     		cmp	r4, #1
  99 003e 06D0     		beq	.L6
 100 0040 022C     		cmp	r4, #2
 101 0042 07D0     		beq	.L7
 102 0044 002C     		cmp	r4, #0
 103 0046 E3D1     		bne	.L5
  49:Bsp/periph_timer.c **** 			break;
 104              		.loc 1 49 4 view .LVU19
 105 0048 FFF7FEFF 		bl	GPIO_TIM2_PWMCH2_IO_Init
 106              	.LVL8:
  50:Bsp/periph_timer.c **** 		case Timer_3:
 107              		.loc 1 50 4 view .LVU20
 108 004c E0E7     		b	.L5
 109              	.L6:
  52:Bsp/periph_timer.c **** 			break;
 110              		.loc 1 52 4 view .LVU21
 111 004e FFF7FEFF 		bl	GPIO_TIM3_PWMCH2_IO_Init
 112              	.LVL9:
  53:Bsp/periph_timer.c **** 		case Timer_4:
 113              		.loc 1 53 4 view .LVU22
 114 0052 DDE7     		b	.L5
 115              	.L7:
  55:Bsp/periph_timer.c **** 			break;
 116              		.loc 1 55 4 view .LVU23
 117 0054 FFF7FEFF 		bl	GPIO_TIM4_PWMCH2_IO_Init
 118              	.LVL10:
  56:Bsp/periph_timer.c **** 		default:
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccnSe8IF.s 			page 5


 119              		.loc 1 56 4 view .LVU24
 120 0058 DAE7     		b	.L5
 121              	.L17:
  64:Bsp/periph_timer.c **** 		{
 122              		.loc 1 64 3 view .LVU25
 123 005a 012C     		cmp	r4, #1
 124 005c 06D0     		beq	.L9
 125 005e 022C     		cmp	r4, #2
 126 0060 07D0     		beq	.L10
 127 0062 002C     		cmp	r4, #0
 128 0064 D6D1     		bne	.L8
  67:Bsp/periph_timer.c **** 			break;
 129              		.loc 1 67 4 view .LVU26
 130 0066 FFF7FEFF 		bl	GPIO_TIM2_PWMCH3_IO_Init
 131              	.LVL11:
  68:Bsp/periph_timer.c **** 		case Timer_3:
 132              		.loc 1 68 4 view .LVU27
 133 006a D3E7     		b	.L8
 134              	.L9:
  70:Bsp/periph_timer.c **** 			break;
 135              		.loc 1 70 4 view .LVU28
 136 006c FFF7FEFF 		bl	GPIO_TIM3_PWMCH3_IO_Init
 137              	.LVL12:
  71:Bsp/periph_timer.c **** 		case Timer_4:
 138              		.loc 1 71 4 view .LVU29
 139 0070 D0E7     		b	.L8
 140              	.L10:
  73:Bsp/periph_timer.c **** 			break;
 141              		.loc 1 73 4 view .LVU30
 142 0072 FFF7FEFF 		bl	GPIO_TIM4_PWMCH3_IO_Init
 143              	.LVL13:
  74:Bsp/periph_timer.c **** 		default:
 144              		.loc 1 74 4 view .LVU31
 145 0076 CDE7     		b	.L8
 146              	.L18:
  82:Bsp/periph_timer.c **** 		{
 147              		.loc 1 82 3 view .LVU32
 148 0078 012C     		cmp	r4, #1
 149 007a 06D0     		beq	.L12
 150 007c 022C     		cmp	r4, #2
 151 007e 07D0     		beq	.L13
 152 0080 002C     		cmp	r4, #0
 153 0082 CBD1     		bne	.L1
  85:Bsp/periph_timer.c **** 			break;
 154              		.loc 1 85 4 view .LVU33
 155 0084 FFF7FEFF 		bl	GPIO_TIM2_PWMCH4_IO_Init
 156              	.LVL14:
  86:Bsp/periph_timer.c **** 		case Timer_3:
 157              		.loc 1 86 4 view .LVU34
 158 0088 C8E7     		b	.L1
 159              	.L12:
  88:Bsp/periph_timer.c **** 			break;
 160              		.loc 1 88 4 view .LVU35
 161 008a FFF7FEFF 		bl	GPIO_TIM3_PWMCH4_IO_Init
 162              	.LVL15:
  89:Bsp/periph_timer.c **** 		case Timer_4:
 163              		.loc 1 89 4 view .LVU36
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccnSe8IF.s 			page 6


 164 008e C5E7     		b	.L1
 165              	.L13:
  91:Bsp/periph_timer.c **** 			break;
 166              		.loc 1 91 4 view .LVU37
 167 0090 FFF7FEFF 		bl	GPIO_TIM4_PWMCH4_IO_Init
 168              	.LVL16:
  92:Bsp/periph_timer.c **** 		default:
 169              		.loc 1 92 4 view .LVU38
 170              		.loc 1 97 1 is_stmt 0 view .LVU39
 171 0094 C2E7     		b	.L1
 172              		.cfi_endproc
 173              	.LFE123:
 175              		.section	.text.periph_Timer_CounterMode_Init,"ax",%progbits
 176              		.align	1
 177              		.global	periph_Timer_CounterMode_Init
 178              		.syntax unified
 179              		.thumb
 180              		.thumb_func
 181              		.fpu fpv4-sp-d16
 183              	periph_Timer_CounterMode_Init:
 184              	.LVL17:
 185              	.LFB124:
  98:Bsp/periph_timer.c **** 
  99:Bsp/periph_timer.c **** void periph_Timer_CounterMode_Init(Timer_list timerx, uint32_t Period, uint32_t Prescaler, uint8_t 
 100:Bsp/periph_timer.c **** {
 186              		.loc 1 100 1 is_stmt 1 view -0
 187              		.cfi_startproc
 188              		@ args = 4, pretend = 0, frame = 16
 189              		@ frame_needed = 0, uses_anonymous_args = 0
 190              		.loc 1 100 1 is_stmt 0 view .LVU41
 191 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 192              	.LCFI1:
 193              		.cfi_def_cfa_offset 20
 194              		.cfi_offset 4, -20
 195              		.cfi_offset 5, -16
 196              		.cfi_offset 6, -12
 197              		.cfi_offset 7, -8
 198              		.cfi_offset 14, -4
 199 0002 85B0     		sub	sp, sp, #20
 200              	.LCFI2:
 201              		.cfi_def_cfa_offset 40
 202 0004 0446     		mov	r4, r0
 203 0006 0F46     		mov	r7, r1
 204 0008 1646     		mov	r6, r2
 205 000a 1D46     		mov	r5, r3
 101:Bsp/periph_timer.c **** 	TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;
 206              		.loc 1 101 2 is_stmt 1 view .LVU42
 102:Bsp/periph_timer.c **** 	NVIC_InitTypeDef NVIC_InitStructure;
 207              		.loc 1 102 2 view .LVU43
 103:Bsp/periph_timer.c **** 
 104:Bsp/periph_timer.c **** 	RCC_APB1PeriphClockCmd(Timer_CLK[timerx], ENABLE);
 208              		.loc 1 104 2 view .LVU44
 209 000c 0121     		movs	r1, #1
 210              	.LVL18:
 211              		.loc 1 104 2 is_stmt 0 view .LVU45
 212 000e 194B     		ldr	r3, .L21
 213              	.LVL19:
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccnSe8IF.s 			page 7


 214              		.loc 1 104 2 view .LVU46
 215 0010 53F82000 		ldr	r0, [r3, r0, lsl #2]
 216              	.LVL20:
 217              		.loc 1 104 2 view .LVU47
 218 0014 FFF7FEFF 		bl	RCC_APB1PeriphClockCmd
 219              	.LVL21:
 105:Bsp/periph_timer.c **** 	TIM_TimeBaseStructure.TIM_Period = Period;		 //1000
 220              		.loc 1 105 2 is_stmt 1 view .LVU48
 221              		.loc 1 105 35 is_stmt 0 view .LVU49
 222 0018 0297     		str	r7, [sp, #8]
 106:Bsp/periph_timer.c **** 	TIM_TimeBaseStructure.TIM_Prescaler = Prescaler; //83
 223              		.loc 1 106 2 is_stmt 1 view .LVU50
 224              		.loc 1 106 38 is_stmt 0 view .LVU51
 225 001a ADF80460 		strh	r6, [sp, #4]	@ movhi
 107:Bsp/periph_timer.c **** 	TIM_TimeBaseStructure.TIM_ClockDivision = TIM_CKD_DIV1;
 226              		.loc 1 107 2 is_stmt 1 view .LVU52
 227              		.loc 1 107 42 is_stmt 0 view .LVU53
 228 001e 0023     		movs	r3, #0
 229 0020 ADF80C30 		strh	r3, [sp, #12]	@ movhi
 108:Bsp/periph_timer.c **** 	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 230              		.loc 1 108 2 is_stmt 1 view .LVU54
 231              		.loc 1 108 40 is_stmt 0 view .LVU55
 232 0024 ADF80630 		strh	r3, [sp, #6]	@ movhi
 109:Bsp/periph_timer.c **** 	TIM_TimeBaseStructure.TIM_RepetitionCounter = 0;
 233              		.loc 1 109 2 is_stmt 1 view .LVU56
 234              		.loc 1 109 46 is_stmt 0 view .LVU57
 235 0028 8DF80E30 		strb	r3, [sp, #14]
 110:Bsp/periph_timer.c **** 	TIM_TimeBaseInit(Timer_Port[timerx], &TIM_TimeBaseStructure);
 236              		.loc 1 110 2 is_stmt 1 view .LVU58
 237 002c 124E     		ldr	r6, .L21+4
 238              	.LVL22:
 239              		.loc 1 110 2 is_stmt 0 view .LVU59
 240 002e 01A9     		add	r1, sp, #4
 241 0030 56F82400 		ldr	r0, [r6, r4, lsl #2]
 242 0034 FFF7FEFF 		bl	TIM_TimeBaseInit
 243              	.LVL23:
 111:Bsp/periph_timer.c **** 
 112:Bsp/periph_timer.c **** 	TIM_ITConfig(Timer_Port[timerx], TIM_IT_Update, ENABLE);
 244              		.loc 1 112 2 is_stmt 1 view .LVU60
 245 0038 0122     		movs	r2, #1
 246 003a 1146     		mov	r1, r2
 247 003c 56F82400 		ldr	r0, [r6, r4, lsl #2]
 248 0040 FFF7FEFF 		bl	TIM_ITConfig
 249              	.LVL24:
 113:Bsp/periph_timer.c **** 	TIM_Cmd(Timer_Port[timerx], ENABLE);
 250              		.loc 1 113 2 view .LVU61
 251 0044 0121     		movs	r1, #1
 252 0046 56F82400 		ldr	r0, [r6, r4, lsl #2]
 253 004a FFF7FEFF 		bl	TIM_Cmd
 254              	.LVL25:
 114:Bsp/periph_timer.c **** 
 115:Bsp/periph_timer.c **** 	NVIC_InitStructure.NVIC_IRQChannel = Timer_IRQ_Channel[timerx];
 255              		.loc 1 115 2 view .LVU62
 256              		.loc 1 115 56 is_stmt 0 view .LVU63
 257 004e 0B4B     		ldr	r3, .L21+8
 258 0050 1B5D     		ldrb	r3, [r3, r4]	@ zero_extendqisi2
 259              		.loc 1 115 37 view .LVU64
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccnSe8IF.s 			page 8


 260 0052 8DF80030 		strb	r3, [sp]
 116:Bsp/periph_timer.c **** 	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 261              		.loc 1 116 2 is_stmt 1 view .LVU65
 262              		.loc 1 116 40 is_stmt 0 view .LVU66
 263 0056 0123     		movs	r3, #1
 264 0058 8DF80330 		strb	r3, [sp, #3]
 117:Bsp/periph_timer.c **** 	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = PreemptionPriority;
 265              		.loc 1 117 2 is_stmt 1 view .LVU67
 266              		.loc 1 117 55 is_stmt 0 view .LVU68
 267 005c 8DF80150 		strb	r5, [sp, #1]
 118:Bsp/periph_timer.c **** 	NVIC_InitStructure.NVIC_IRQChannelSubPriority = SubPriority;
 268              		.loc 1 118 2 is_stmt 1 view .LVU69
 269              		.loc 1 118 48 is_stmt 0 view .LVU70
 270 0060 9DF82830 		ldrb	r3, [sp, #40]	@ zero_extendqisi2
 271 0064 8DF80230 		strb	r3, [sp, #2]
 119:Bsp/periph_timer.c **** 	NVIC_Init(&NVIC_InitStructure);
 272              		.loc 1 119 2 is_stmt 1 view .LVU71
 273 0068 6846     		mov	r0, sp
 274 006a FFF7FEFF 		bl	NVIC_Init
 275              	.LVL26:
 120:Bsp/periph_timer.c **** }
 276              		.loc 1 120 1 is_stmt 0 view .LVU72
 277 006e 05B0     		add	sp, sp, #20
 278              	.LCFI3:
 279              		.cfi_def_cfa_offset 20
 280              		@ sp needed
 281 0070 F0BD     		pop	{r4, r5, r6, r7, pc}
 282              	.LVL27:
 283              	.L22:
 284              		.loc 1 120 1 view .LVU73
 285 0072 00BF     		.align	2
 286              	.L21:
 287 0074 00000000 		.word	.LANCHOR0
 288 0078 00000000 		.word	.LANCHOR1
 289 007c 00000000 		.word	.LANCHOR2
 290              		.cfi_endproc
 291              	.LFE124:
 293              		.section	.text.periph_Timer_Encoder_Mode_Init,"ax",%progbits
 294              		.align	1
 295              		.global	periph_Timer_Encoder_Mode_Init
 296              		.syntax unified
 297              		.thumb
 298              		.thumb_func
 299              		.fpu fpv4-sp-d16
 301              	periph_Timer_Encoder_Mode_Init:
 302              	.LVL28:
 303              	.LFB125:
 121:Bsp/periph_timer.c **** 
 122:Bsp/periph_timer.c **** /* need modify */
 123:Bsp/periph_timer.c **** void periph_Timer_Encoder_Mode_Init(Timer_list timerx, uint32_t Period, uint32_t Prescaler, uint8_t
 124:Bsp/periph_timer.c **** {
 304              		.loc 1 124 1 is_stmt 1 view -0
 305              		.cfi_startproc
 306              		@ args = 4, pretend = 0, frame = 24
 307              		@ frame_needed = 0, uses_anonymous_args = 0
 308              		.loc 1 124 1 is_stmt 0 view .LVU75
 309 0000 70B5     		push	{r4, r5, r6, lr}
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccnSe8IF.s 			page 9


 310              	.LCFI4:
 311              		.cfi_def_cfa_offset 16
 312              		.cfi_offset 4, -16
 313              		.cfi_offset 5, -12
 314              		.cfi_offset 6, -8
 315              		.cfi_offset 14, -4
 316 0002 86B0     		sub	sp, sp, #24
 317              	.LCFI5:
 318              		.cfi_def_cfa_offset 40
 125:Bsp/periph_timer.c **** 	TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;
 319              		.loc 1 125 2 is_stmt 1 view .LVU76
 126:Bsp/periph_timer.c **** 	TIM_ICInitTypeDef TIM_ICInitStructure;
 320              		.loc 1 126 2 view .LVU77
 127:Bsp/periph_timer.c **** 
 128:Bsp/periph_timer.c **** 	RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM1, ENABLE);
 321              		.loc 1 128 2 view .LVU78
 322 0004 0121     		movs	r1, #1
 323              	.LVL29:
 324              		.loc 1 128 2 is_stmt 0 view .LVU79
 325 0006 0846     		mov	r0, r1
 326              	.LVL30:
 327              		.loc 1 128 2 view .LVU80
 328 0008 FFF7FEFF 		bl	RCC_APB2PeriphClockCmd
 329              	.LVL31:
 129:Bsp/periph_timer.c **** 
 130:Bsp/periph_timer.c **** 	TIM_TimeBaseStructure.TIM_Period = 0xffff;
 330              		.loc 1 130 2 is_stmt 1 view .LVU81
 331              		.loc 1 130 35 is_stmt 0 view .LVU82
 332 000c 4FF6FF73 		movw	r3, #65535
 333 0010 0493     		str	r3, [sp, #16]
 131:Bsp/periph_timer.c **** 	TIM_TimeBaseStructure.TIM_Prescaler = 0;
 334              		.loc 1 131 2 is_stmt 1 view .LVU83
 335              		.loc 1 131 38 is_stmt 0 view .LVU84
 336 0012 0025     		movs	r5, #0
 337 0014 ADF80C50 		strh	r5, [sp, #12]	@ movhi
 132:Bsp/periph_timer.c **** 	TIM_TimeBaseInit(TIM1, &TIM_TimeBaseStructure);
 338              		.loc 1 132 2 is_stmt 1 view .LVU85
 339 0018 144C     		ldr	r4, .L25
 340 001a 03A9     		add	r1, sp, #12
 341 001c 2046     		mov	r0, r4
 342 001e FFF7FEFF 		bl	TIM_TimeBaseInit
 343              	.LVL32:
 133:Bsp/periph_timer.c **** 
 134:Bsp/periph_timer.c **** 	TIM_ICInitStructure.TIM_ICFilter = 6;
 344              		.loc 1 134 2 view .LVU86
 345              		.loc 1 134 35 is_stmt 0 view .LVU87
 346 0022 0623     		movs	r3, #6
 347 0024 ADF80830 		strh	r3, [sp, #8]	@ movhi
 135:Bsp/periph_timer.c **** 	TIM_ICInitStructure.TIM_Channel = TIM_Channel_1;
 348              		.loc 1 135 2 is_stmt 1 view .LVU88
 349              		.loc 1 135 34 is_stmt 0 view .LVU89
 350 0028 ADF80050 		strh	r5, [sp]	@ movhi
 136:Bsp/periph_timer.c **** 	TIM_ICInitStructure.TIM_ICSelection = TIM_ICSelection_DirectTI; //映射到TI1上
 351              		.loc 1 136 2 is_stmt 1 view .LVU90
 352              		.loc 1 136 38 is_stmt 0 view .LVU91
 353 002c 0126     		movs	r6, #1
 354 002e ADF80460 		strh	r6, [sp, #4]	@ movhi
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccnSe8IF.s 			page 10


 137:Bsp/periph_timer.c **** 	TIM_ICInit(TIM1, &TIM_ICInitStructure);
 355              		.loc 1 137 2 is_stmt 1 view .LVU92
 356 0032 6946     		mov	r1, sp
 357 0034 2046     		mov	r0, r4
 358 0036 FFF7FEFF 		bl	TIM_ICInit
 359              	.LVL33:
 138:Bsp/periph_timer.c **** 
 139:Bsp/periph_timer.c **** 	TIM_ICInitStructure.TIM_Channel = TIM_Channel_2;
 360              		.loc 1 139 2 view .LVU93
 361              		.loc 1 139 34 is_stmt 0 view .LVU94
 362 003a 0423     		movs	r3, #4
 363 003c ADF80030 		strh	r3, [sp]	@ movhi
 140:Bsp/periph_timer.c **** 	TIM_ICInitStructure.TIM_ICSelection = TIM_ICSelection_DirectTI; //映射到TI2上
 364              		.loc 1 140 2 is_stmt 1 view .LVU95
 365              		.loc 1 140 38 is_stmt 0 view .LVU96
 366 0040 ADF80460 		strh	r6, [sp, #4]	@ movhi
 141:Bsp/periph_timer.c **** 	TIM_ICInit(TIM1, &TIM_ICInitStructure);
 367              		.loc 1 141 2 is_stmt 1 view .LVU97
 368 0044 6946     		mov	r1, sp
 369 0046 2046     		mov	r0, r4
 370 0048 FFF7FEFF 		bl	TIM_ICInit
 371              	.LVL34:
 142:Bsp/periph_timer.c **** 
 143:Bsp/periph_timer.c **** 	TIM_EncoderInterfaceConfig(TIM1, TIM_EncoderMode_TI12, TIM_ICPolarity_Rising, TIM_ICPolarity_Risin
 372              		.loc 1 143 2 view .LVU98
 373 004c 2B46     		mov	r3, r5
 374 004e 2A46     		mov	r2, r5
 375 0050 0321     		movs	r1, #3
 376 0052 2046     		mov	r0, r4
 377 0054 FFF7FEFF 		bl	TIM_EncoderInterfaceConfig
 378              	.LVL35:
 144:Bsp/periph_timer.c **** 	TIM_ICStructInit(&TIM_ICInitStructure);
 379              		.loc 1 144 2 view .LVU99
 380 0058 6846     		mov	r0, sp
 381 005a FFF7FEFF 		bl	TIM_ICStructInit
 382              	.LVL36:
 145:Bsp/periph_timer.c **** 
 146:Bsp/periph_timer.c **** 	TIM1->CNT = 0;
 383              		.loc 1 146 2 view .LVU100
 384              		.loc 1 146 12 is_stmt 0 view .LVU101
 385 005e 6562     		str	r5, [r4, #36]
 386              	.LVL37:
 147:Bsp/periph_timer.c **** 	TIM_Cmd(TIM1, ENABLE);
 387              		.loc 1 147 2 is_stmt 1 view .LVU102
 388 0060 3146     		mov	r1, r6
 389 0062 2046     		mov	r0, r4
 390 0064 FFF7FEFF 		bl	TIM_Cmd
 391              	.LVL38:
 148:Bsp/periph_timer.c **** }
 392              		.loc 1 148 1 is_stmt 0 view .LVU103
 393 0068 06B0     		add	sp, sp, #24
 394              	.LCFI6:
 395              		.cfi_def_cfa_offset 16
 396              		@ sp needed
 397 006a 70BD     		pop	{r4, r5, r6, pc}
 398              	.L26:
 399              		.align	2
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccnSe8IF.s 			page 11


 400              	.L25:
 401 006c 00000140 		.word	1073807360
 402              		.cfi_endproc
 403              	.LFE125:
 405              		.section	.text.periph_Timer_PWMOutPut_Mode_Init,"ax",%progbits
 406              		.align	1
 407              		.global	periph_Timer_PWMOutPut_Mode_Init
 408              		.syntax unified
 409              		.thumb
 410              		.thumb_func
 411              		.fpu fpv4-sp-d16
 413              	periph_Timer_PWMOutPut_Mode_Init:
 414              	.LVL39:
 415              	.LFB126:
 149:Bsp/periph_timer.c **** 
 150:Bsp/periph_timer.c **** void periph_Timer_PWMOutPut_Mode_Init(Timer_list timerx, PWM_Hz hz, Timer_PWM_Channel_State CH1_Sta
 151:Bsp/periph_timer.c **** {
 416              		.loc 1 151 1 is_stmt 1 view -0
 417              		.cfi_startproc
 418              		@ args = 8, pretend = 0, frame = 32
 419              		@ frame_needed = 0, uses_anonymous_args = 0
 420              		.loc 1 151 1 is_stmt 0 view .LVU105
 421 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
 422              	.LCFI7:
 423              		.cfi_def_cfa_offset 28
 424              		.cfi_offset 4, -28
 425              		.cfi_offset 5, -24
 426              		.cfi_offset 6, -20
 427              		.cfi_offset 7, -16
 428              		.cfi_offset 8, -12
 429              		.cfi_offset 9, -8
 430              		.cfi_offset 14, -4
 431 0004 8BB0     		sub	sp, sp, #44
 432              	.LCFI8:
 433              		.cfi_def_cfa_offset 72
 434 0006 0446     		mov	r4, r0
 435 0008 0F46     		mov	r7, r1
 436 000a 1646     		mov	r6, r2
 437 000c 1D46     		mov	r5, r3
 438 000e 9DF84890 		ldrb	r9, [sp, #72]	@ zero_extendqisi2
 439 0012 9DF84C80 		ldrb	r8, [sp, #76]	@ zero_extendqisi2
 152:Bsp/periph_timer.c **** 	TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;
 440              		.loc 1 152 2 is_stmt 1 view .LVU106
 153:Bsp/periph_timer.c **** 	TIM_OCInitTypeDef TIM_OCInitStructure;
 441              		.loc 1 153 2 view .LVU107
 154:Bsp/periph_timer.c **** 
 155:Bsp/periph_timer.c **** 	periph_Timer_IO_Init(timerx, CH1_State, CH2_State, CH3_State, CH4_State);
 442              		.loc 1 155 2 view .LVU108
 443 0016 CDF80080 		str	r8, [sp]
 444 001a 4B46     		mov	r3, r9
 445              	.LVL40:
 446              		.loc 1 155 2 is_stmt 0 view .LVU109
 447 001c 2A46     		mov	r2, r5
 448              	.LVL41:
 449              		.loc 1 155 2 view .LVU110
 450 001e 3146     		mov	r1, r6
 451              	.LVL42:
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccnSe8IF.s 			page 12


 452              		.loc 1 155 2 view .LVU111
 453 0020 FFF7FEFF 		bl	periph_Timer_IO_Init
 454              	.LVL43:
 156:Bsp/periph_timer.c **** 
 157:Bsp/periph_timer.c **** 	RCC_APB1PeriphClockCmd(Timer_CLK[timerx], ENABLE);
 455              		.loc 1 157 2 is_stmt 1 view .LVU112
 456 0024 0121     		movs	r1, #1
 457 0026 424B     		ldr	r3, .L39
 458 0028 53F82400 		ldr	r0, [r3, r4, lsl #2]
 459 002c FFF7FEFF 		bl	RCC_APB1PeriphClockCmd
 460              	.LVL44:
 158:Bsp/periph_timer.c **** 	TIM_DeInit(Timer_Port[timerx]);
 461              		.loc 1 158 2 view .LVU113
 462 0030 404B     		ldr	r3, .L39+4
 463 0032 53F82400 		ldr	r0, [r3, r4, lsl #2]
 464 0036 FFF7FEFF 		bl	TIM_DeInit
 465              	.LVL45:
 159:Bsp/periph_timer.c **** 
 160:Bsp/periph_timer.c **** 	if (hz == PWM_50hz)
 466              		.loc 1 160 2 view .LVU114
 467              		.loc 1 160 5 is_stmt 0 view .LVU115
 468 003a 002F     		cmp	r7, #0
 469 003c 3ED1     		bne	.L28
 161:Bsp/periph_timer.c **** 	{
 162:Bsp/periph_timer.c **** 		TIM_TimeBaseStructure.TIM_Period = TimerPWM_50Hz_Period;
 470              		.loc 1 162 3 is_stmt 1 view .LVU116
 471              		.loc 1 162 36 is_stmt 0 view .LVU117
 472 003e 44F62063 		movw	r3, #20000
 473 0042 0893     		str	r3, [sp, #32]
 163:Bsp/periph_timer.c **** 		TIM_TimeBaseStructure.TIM_Prescaler = TimerPWM_50Hz_Prescaler;
 474              		.loc 1 163 3 is_stmt 1 view .LVU118
 475              		.loc 1 163 39 is_stmt 0 view .LVU119
 476 0044 5323     		movs	r3, #83
 477 0046 ADF81C30 		strh	r3, [sp, #28]	@ movhi
 478              	.L29:
 164:Bsp/periph_timer.c **** 	}
 165:Bsp/periph_timer.c **** 	else if (hz == PWM_38Khz)
 166:Bsp/periph_timer.c **** 	{
 167:Bsp/periph_timer.c **** 		TIM_TimeBaseStructure.TIM_Period = TimerPWM_38KHz_Period;
 168:Bsp/periph_timer.c **** 		TIM_TimeBaseStructure.TIM_Prescaler = TimerPWM_38KHz_Prescaler;
 169:Bsp/periph_timer.c **** 	}
 170:Bsp/periph_timer.c **** 
 171:Bsp/periph_timer.c **** 	TIM_TimeBaseStructure.TIM_ClockDivision = TIM_CKD_DIV1;
 479              		.loc 1 171 2 is_stmt 1 view .LVU120
 480              		.loc 1 171 42 is_stmt 0 view .LVU121
 481 004a 0027     		movs	r7, #0
 482 004c ADF82470 		strh	r7, [sp, #36]	@ movhi
 172:Bsp/periph_timer.c **** 	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 483              		.loc 1 172 2 is_stmt 1 view .LVU122
 484              		.loc 1 172 40 is_stmt 0 view .LVU123
 485 0050 ADF81E70 		strh	r7, [sp, #30]	@ movhi
 173:Bsp/periph_timer.c **** 	TIM_TimeBaseInit(Timer_Port[timerx], &TIM_TimeBaseStructure);
 486              		.loc 1 173 2 is_stmt 1 view .LVU124
 487 0054 07A9     		add	r1, sp, #28
 488 0056 374B     		ldr	r3, .L39+4
 489 0058 53F82400 		ldr	r0, [r3, r4, lsl #2]
 490 005c FFF7FEFF 		bl	TIM_TimeBaseInit
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccnSe8IF.s 			page 13


 491              	.LVL46:
 174:Bsp/periph_timer.c **** 
 175:Bsp/periph_timer.c **** 	TIM_OCStructInit(&TIM_OCInitStructure);
 492              		.loc 1 175 2 view .LVU125
 493 0060 02A8     		add	r0, sp, #8
 494 0062 FFF7FEFF 		bl	TIM_OCStructInit
 495              	.LVL47:
 176:Bsp/periph_timer.c **** 	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
 496              		.loc 1 176 2 view .LVU126
 497              		.loc 1 176 33 is_stmt 0 view .LVU127
 498 0066 6023     		movs	r3, #96
 499 0068 ADF80830 		strh	r3, [sp, #8]	@ movhi
 177:Bsp/periph_timer.c **** 	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
 500              		.loc 1 177 2 is_stmt 1 view .LVU128
 501              		.loc 1 177 38 is_stmt 0 view .LVU129
 502 006c 0123     		movs	r3, #1
 503 006e ADF80A30 		strh	r3, [sp, #10]	@ movhi
 178:Bsp/periph_timer.c **** 	TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;
 504              		.loc 1 178 2 is_stmt 1 view .LVU130
 505              		.loc 1 178 37 is_stmt 0 view .LVU131
 506 0072 ADF81470 		strh	r7, [sp, #20]	@ movhi
 179:Bsp/periph_timer.c **** 
 180:Bsp/periph_timer.c **** 	if (CH1_State == PWM_CH1_Enable)
 507              		.loc 1 180 2 is_stmt 1 view .LVU132
 508              		.loc 1 180 5 is_stmt 0 view .LVU133
 509 0076 9E42     		cmp	r6, r3
 510 0078 29D0     		beq	.L35
 511              	.L30:
 181:Bsp/periph_timer.c **** 	{
 182:Bsp/periph_timer.c **** 		TIM_OC1Init(Timer_Port[timerx], &TIM_OCInitStructure);
 183:Bsp/periph_timer.c **** 		TIM_OC1PreloadConfig(Timer_Port[timerx], TIM_OCPreload_Enable);
 184:Bsp/periph_timer.c **** 	}
 185:Bsp/periph_timer.c **** 
 186:Bsp/periph_timer.c **** 	if (CH2_State == PWM_CH2_Enable)
 512              		.loc 1 186 2 is_stmt 1 view .LVU134
 513              		.loc 1 186 5 is_stmt 0 view .LVU135
 514 007a 012D     		cmp	r5, #1
 515 007c 33D0     		beq	.L36
 516              	.L31:
 187:Bsp/periph_timer.c **** 	{
 188:Bsp/periph_timer.c **** 		TIM_OC2Init(Timer_Port[timerx], &TIM_OCInitStructure);
 189:Bsp/periph_timer.c **** 		TIM_OC2PreloadConfig(Timer_Port[timerx], TIM_OCPreload_Enable);
 190:Bsp/periph_timer.c **** 	}
 191:Bsp/periph_timer.c **** 
 192:Bsp/periph_timer.c **** 	if (CH3_State == PWM_CH3_Enable)
 517              		.loc 1 192 2 is_stmt 1 view .LVU136
 518              		.loc 1 192 5 is_stmt 0 view .LVU137
 519 007e B9F1010F 		cmp	r9, #1
 520 0082 3CD0     		beq	.L37
 521              	.L32:
 193:Bsp/periph_timer.c **** 	{
 194:Bsp/periph_timer.c **** 		TIM_OC3Init(Timer_Port[timerx], &TIM_OCInitStructure);
 195:Bsp/periph_timer.c **** 		TIM_OC3PreloadConfig(Timer_Port[timerx], TIM_OCPreload_Enable);
 196:Bsp/periph_timer.c **** 	}
 197:Bsp/periph_timer.c **** 
 198:Bsp/periph_timer.c **** 	if (CH4_State == PWM_CH4_Enable)
 522              		.loc 1 198 2 is_stmt 1 view .LVU138
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccnSe8IF.s 			page 14


 523              		.loc 1 198 5 is_stmt 0 view .LVU139
 524 0084 B8F1010F 		cmp	r8, #1
 525 0088 45D0     		beq	.L38
 526              	.L33:
 199:Bsp/periph_timer.c **** 	{
 200:Bsp/periph_timer.c **** 		TIM_OC4Init(Timer_Port[timerx], &TIM_OCInitStructure);
 201:Bsp/periph_timer.c **** 		TIM_OC4PreloadConfig(Timer_Port[timerx], TIM_OCPreload_Enable);
 202:Bsp/periph_timer.c **** 	}
 203:Bsp/periph_timer.c **** 
 204:Bsp/periph_timer.c **** 	TIM_ARRPreloadConfig(Timer_Port[timerx], ENABLE);
 527              		.loc 1 204 2 is_stmt 1 view .LVU140
 528 008a 2A4D     		ldr	r5, .L39+4
 529 008c 0121     		movs	r1, #1
 530 008e 55F82400 		ldr	r0, [r5, r4, lsl #2]
 531 0092 FFF7FEFF 		bl	TIM_ARRPreloadConfig
 532              	.LVL48:
 205:Bsp/periph_timer.c **** 	TIM_ClearFlag(Timer_Port[timerx], TIM_FLAG_Update);
 533              		.loc 1 205 2 view .LVU141
 534 0096 0121     		movs	r1, #1
 535 0098 55F82400 		ldr	r0, [r5, r4, lsl #2]
 536 009c FFF7FEFF 		bl	TIM_ClearFlag
 537              	.LVL49:
 206:Bsp/periph_timer.c **** 	TIM_ITConfig(Timer_Port[timerx], TIM_IT_Update, ENABLE);
 538              		.loc 1 206 2 view .LVU142
 539 00a0 0122     		movs	r2, #1
 540 00a2 1146     		mov	r1, r2
 541 00a4 55F82400 		ldr	r0, [r5, r4, lsl #2]
 542 00a8 FFF7FEFF 		bl	TIM_ITConfig
 543              	.LVL50:
 207:Bsp/periph_timer.c **** 	TIM_Cmd(Timer_Port[timerx], ENABLE);
 544              		.loc 1 207 2 view .LVU143
 545 00ac 0121     		movs	r1, #1
 546 00ae 55F82400 		ldr	r0, [r5, r4, lsl #2]
 547 00b2 FFF7FEFF 		bl	TIM_Cmd
 548              	.LVL51:
 208:Bsp/periph_timer.c **** }
 549              		.loc 1 208 1 is_stmt 0 view .LVU144
 550 00b6 0BB0     		add	sp, sp, #44
 551              	.LCFI9:
 552              		.cfi_remember_state
 553              		.cfi_def_cfa_offset 28
 554              		@ sp needed
 555 00b8 BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 556              	.LVL52:
 557              	.L28:
 558              	.LCFI10:
 559              		.cfi_restore_state
 165:Bsp/periph_timer.c **** 	{
 560              		.loc 1 165 7 is_stmt 1 view .LVU145
 165:Bsp/periph_timer.c **** 	{
 561              		.loc 1 165 10 is_stmt 0 view .LVU146
 562 00bc 012F     		cmp	r7, #1
 563 00be C4D1     		bne	.L29
 167:Bsp/periph_timer.c **** 		TIM_TimeBaseStructure.TIM_Prescaler = TimerPWM_38KHz_Prescaler;
 564              		.loc 1 167 3 is_stmt 1 view .LVU147
 167:Bsp/periph_timer.c **** 		TIM_TimeBaseStructure.TIM_Prescaler = TimerPWM_38KHz_Prescaler;
 565              		.loc 1 167 36 is_stmt 0 view .LVU148
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccnSe8IF.s 			page 15


 566 00c0 40F6A303 		movw	r3, #2211
 567 00c4 0893     		str	r3, [sp, #32]
 168:Bsp/periph_timer.c **** 	}
 568              		.loc 1 168 3 is_stmt 1 view .LVU149
 168:Bsp/periph_timer.c **** 	}
 569              		.loc 1 168 39 is_stmt 0 view .LVU150
 570 00c6 0023     		movs	r3, #0
 571 00c8 ADF81C30 		strh	r3, [sp, #28]	@ movhi
 572 00cc BDE7     		b	.L29
 573              	.L35:
 182:Bsp/periph_timer.c **** 		TIM_OC1PreloadConfig(Timer_Port[timerx], TIM_OCPreload_Enable);
 574              		.loc 1 182 3 is_stmt 1 view .LVU151
 575 00ce 194E     		ldr	r6, .L39+4
 576 00d0 02A9     		add	r1, sp, #8
 577 00d2 56F82400 		ldr	r0, [r6, r4, lsl #2]
 578 00d6 FFF7FEFF 		bl	TIM_OC1Init
 579              	.LVL53:
 183:Bsp/periph_timer.c **** 	}
 580              		.loc 1 183 3 view .LVU152
 581 00da 0821     		movs	r1, #8
 582 00dc 56F82400 		ldr	r0, [r6, r4, lsl #2]
 583 00e0 FFF7FEFF 		bl	TIM_OC1PreloadConfig
 584              	.LVL54:
 585 00e4 C9E7     		b	.L30
 586              	.L36:
 188:Bsp/periph_timer.c **** 		TIM_OC2PreloadConfig(Timer_Port[timerx], TIM_OCPreload_Enable);
 587              		.loc 1 188 3 view .LVU153
 588 00e6 134D     		ldr	r5, .L39+4
 589 00e8 02A9     		add	r1, sp, #8
 590 00ea 55F82400 		ldr	r0, [r5, r4, lsl #2]
 591 00ee FFF7FEFF 		bl	TIM_OC2Init
 592              	.LVL55:
 189:Bsp/periph_timer.c **** 	}
 593              		.loc 1 189 3 view .LVU154
 594 00f2 0821     		movs	r1, #8
 595 00f4 55F82400 		ldr	r0, [r5, r4, lsl #2]
 596 00f8 FFF7FEFF 		bl	TIM_OC2PreloadConfig
 597              	.LVL56:
 598 00fc BFE7     		b	.L31
 599              	.L37:
 194:Bsp/periph_timer.c **** 		TIM_OC3PreloadConfig(Timer_Port[timerx], TIM_OCPreload_Enable);
 600              		.loc 1 194 3 view .LVU155
 601 00fe 0D4D     		ldr	r5, .L39+4
 602 0100 02A9     		add	r1, sp, #8
 603 0102 55F82400 		ldr	r0, [r5, r4, lsl #2]
 604 0106 FFF7FEFF 		bl	TIM_OC3Init
 605              	.LVL57:
 195:Bsp/periph_timer.c **** 	}
 606              		.loc 1 195 3 view .LVU156
 607 010a 0821     		movs	r1, #8
 608 010c 55F82400 		ldr	r0, [r5, r4, lsl #2]
 609 0110 FFF7FEFF 		bl	TIM_OC3PreloadConfig
 610              	.LVL58:
 611 0114 B6E7     		b	.L32
 612              	.L38:
 200:Bsp/periph_timer.c **** 		TIM_OC4PreloadConfig(Timer_Port[timerx], TIM_OCPreload_Enable);
 613              		.loc 1 200 3 view .LVU157
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccnSe8IF.s 			page 16


 614 0116 074D     		ldr	r5, .L39+4
 615 0118 02A9     		add	r1, sp, #8
 616 011a 55F82400 		ldr	r0, [r5, r4, lsl #2]
 617 011e FFF7FEFF 		bl	TIM_OC4Init
 618              	.LVL59:
 201:Bsp/periph_timer.c **** 	}
 619              		.loc 1 201 3 view .LVU158
 620 0122 0821     		movs	r1, #8
 621 0124 55F82400 		ldr	r0, [r5, r4, lsl #2]
 622 0128 FFF7FEFF 		bl	TIM_OC4PreloadConfig
 623              	.LVL60:
 624 012c ADE7     		b	.L33
 625              	.L40:
 626 012e 00BF     		.align	2
 627              	.L39:
 628 0130 00000000 		.word	.LANCHOR0
 629 0134 00000000 		.word	.LANCHOR1
 630              		.cfi_endproc
 631              	.LFE126:
 633              		.section	.text.periph_Timer_PWM_SetEnable,"ax",%progbits
 634              		.align	1
 635              		.global	periph_Timer_PWM_SetEnable
 636              		.syntax unified
 637              		.thumb
 638              		.thumb_func
 639              		.fpu fpv4-sp-d16
 641              	periph_Timer_PWM_SetEnable:
 642              	.LVL61:
 643              	.LFB127:
 209:Bsp/periph_timer.c **** 
 210:Bsp/periph_timer.c **** void periph_Timer_PWM_SetEnable(Timer_list timerx, uint8_t state)
 211:Bsp/periph_timer.c **** {
 644              		.loc 1 211 1 view -0
 645              		.cfi_startproc
 646              		@ args = 0, pretend = 0, frame = 0
 647              		@ frame_needed = 0, uses_anonymous_args = 0
 648              		.loc 1 211 1 is_stmt 0 view .LVU160
 649 0000 08B5     		push	{r3, lr}
 650              	.LCFI11:
 651              		.cfi_def_cfa_offset 8
 652              		.cfi_offset 3, -8
 653              		.cfi_offset 14, -4
 212:Bsp/periph_timer.c **** 	if (state)
 654              		.loc 1 212 2 is_stmt 1 view .LVU161
 655              		.loc 1 212 5 is_stmt 0 view .LVU162
 656 0002 31B1     		cbz	r1, .L42
 213:Bsp/periph_timer.c **** 	{
 214:Bsp/periph_timer.c **** 		TIM_Cmd(Timer_Port[timerx], ENABLE);
 657              		.loc 1 214 3 is_stmt 1 view .LVU163
 658 0004 0121     		movs	r1, #1
 659              	.LVL62:
 660              		.loc 1 214 3 is_stmt 0 view .LVU164
 661 0006 064B     		ldr	r3, .L45
 662 0008 53F82000 		ldr	r0, [r3, r0, lsl #2]
 663              	.LVL63:
 664              		.loc 1 214 3 view .LVU165
 665 000c FFF7FEFF 		bl	TIM_Cmd
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccnSe8IF.s 			page 17


 666              	.LVL64:
 667              	.L41:
 215:Bsp/periph_timer.c **** 	}
 216:Bsp/periph_timer.c **** 	else
 217:Bsp/periph_timer.c **** 	{
 218:Bsp/periph_timer.c **** 		TIM_Cmd(Timer_Port[timerx], DISABLE);
 219:Bsp/periph_timer.c **** 	}
 220:Bsp/periph_timer.c **** }
 668              		.loc 1 220 1 view .LVU166
 669 0010 08BD     		pop	{r3, pc}
 670              	.LVL65:
 671              	.L42:
 218:Bsp/periph_timer.c **** 	}
 672              		.loc 1 218 3 is_stmt 1 view .LVU167
 673 0012 0021     		movs	r1, #0
 674              	.LVL66:
 218:Bsp/periph_timer.c **** 	}
 675              		.loc 1 218 3 is_stmt 0 view .LVU168
 676 0014 024B     		ldr	r3, .L45
 677 0016 53F82000 		ldr	r0, [r3, r0, lsl #2]
 678              	.LVL67:
 218:Bsp/periph_timer.c **** 	}
 679              		.loc 1 218 3 view .LVU169
 680 001a FFF7FEFF 		bl	TIM_Cmd
 681              	.LVL68:
 682              		.loc 1 220 1 view .LVU170
 683 001e F7E7     		b	.L41
 684              	.L46:
 685              		.align	2
 686              	.L45:
 687 0020 00000000 		.word	.LANCHOR1
 688              		.cfi_endproc
 689              	.LFE127:
 691              		.section	.text.periph_Timer_DShotOutPut_Mode_Init,"ax",%progbits
 692              		.align	1
 693              		.global	periph_Timer_DShotOutPut_Mode_Init
 694              		.syntax unified
 695              		.thumb
 696              		.thumb_func
 697              		.fpu fpv4-sp-d16
 699              	periph_Timer_DShotOutPut_Mode_Init:
 700              	.LVL69:
 701              	.LFB128:
 221:Bsp/periph_timer.c **** 
 222:Bsp/periph_timer.c **** void periph_Timer_DShotOutPut_Mode_Init(Timer_list timerx, Timer_PWM_Channel_State CH1_State, Timer
 223:Bsp/periph_timer.c **** 										uint32_t Buff_Size, uint32_t CH1_Buff, uint32_t CH2_Buff, uint32_t CH3_Buff, uint32_t CH4
 224:Bsp/periph_timer.c **** {
 702              		.loc 1 224 1 is_stmt 1 view -0
 703              		.cfi_startproc
 704              		@ args = 24, pretend = 0, frame = 96
 705              		@ frame_needed = 0, uses_anonymous_args = 0
 706              		.loc 1 224 1 is_stmt 0 view .LVU172
 707 0000 2DE9F047 		push	{r4, r5, r6, r7, r8, r9, r10, lr}
 708              	.LCFI12:
 709              		.cfi_def_cfa_offset 32
 710              		.cfi_offset 4, -32
 711              		.cfi_offset 5, -28
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccnSe8IF.s 			page 18


 712              		.cfi_offset 6, -24
 713              		.cfi_offset 7, -20
 714              		.cfi_offset 8, -16
 715              		.cfi_offset 9, -12
 716              		.cfi_offset 10, -8
 717              		.cfi_offset 14, -4
 718 0004 9AB0     		sub	sp, sp, #104
 719              	.LCFI13:
 720              		.cfi_def_cfa_offset 136
 721 0006 0446     		mov	r4, r0
 722 0008 0F46     		mov	r7, r1
 723 000a 1646     		mov	r6, r2
 724 000c 1D46     		mov	r5, r3
 725 000e 9DF88880 		ldrb	r8, [sp, #136]	@ zero_extendqisi2
 225:Bsp/periph_timer.c **** 	TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;
 726              		.loc 1 225 2 is_stmt 1 view .LVU173
 226:Bsp/periph_timer.c **** 	TIM_OCInitTypeDef TIM_OCInitStructure;
 727              		.loc 1 226 2 view .LVU174
 227:Bsp/periph_timer.c **** 	DMA_InitTypeDef DMA_InitStructure;
 728              		.loc 1 227 2 view .LVU175
 228:Bsp/periph_timer.c **** 
 229:Bsp/periph_timer.c **** 	periph_Timer_IO_Init(timerx, CH1_State, CH2_State, CH3_State, CH4_State);
 729              		.loc 1 229 2 view .LVU176
 730 0012 CDF80080 		str	r8, [sp]
 731 0016 FFF7FEFF 		bl	periph_Timer_IO_Init
 732              	.LVL70:
 230:Bsp/periph_timer.c **** 
 231:Bsp/periph_timer.c **** 	RCC_APB1PeriphClockCmd(Timer_CLK[timerx], ENABLE);
 733              		.loc 1 231 2 view .LVU177
 734 001a 0121     		movs	r1, #1
 735 001c 974B     		ldr	r3, .L73
 736 001e 53F82400 		ldr	r0, [r3, r4, lsl #2]
 737 0022 FFF7FEFF 		bl	RCC_APB1PeriphClockCmd
 738              	.LVL71:
 232:Bsp/periph_timer.c **** 	TIM_DeInit(Timer_Port[timerx]);
 739              		.loc 1 232 2 view .LVU178
 740 0026 DFF868A2 		ldr	r10, .L73+20
 741 002a 5AF82400 		ldr	r0, [r10, r4, lsl #2]
 742 002e FFF7FEFF 		bl	TIM_DeInit
 743              	.LVL72:
 233:Bsp/periph_timer.c **** 
 234:Bsp/periph_timer.c **** 	TIM_TimeBaseStructure.TIM_Period = TIM_DShot600_Period;
 744              		.loc 1 234 2 view .LVU179
 745              		.loc 1 234 35 is_stmt 0 view .LVU180
 746 0032 4523     		movs	r3, #69
 747 0034 1893     		str	r3, [sp, #96]
 235:Bsp/periph_timer.c **** 	TIM_TimeBaseStructure.TIM_Prescaler = TIM_DShot600_Prescaler;
 748              		.loc 1 235 2 is_stmt 1 view .LVU181
 749              		.loc 1 235 38 is_stmt 0 view .LVU182
 750 0036 0323     		movs	r3, #3
 751 0038 ADF85C30 		strh	r3, [sp, #92]	@ movhi
 236:Bsp/periph_timer.c **** 	TIM_TimeBaseStructure.TIM_ClockDivision = TIM_CKD_DIV1;
 752              		.loc 1 236 2 is_stmt 1 view .LVU183
 753              		.loc 1 236 42 is_stmt 0 view .LVU184
 754 003c 4FF00009 		mov	r9, #0
 755 0040 ADF86490 		strh	r9, [sp, #100]	@ movhi
 237:Bsp/periph_timer.c **** 	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccnSe8IF.s 			page 19


 756              		.loc 1 237 2 is_stmt 1 view .LVU185
 757              		.loc 1 237 40 is_stmt 0 view .LVU186
 758 0044 ADF85E90 		strh	r9, [sp, #94]	@ movhi
 238:Bsp/periph_timer.c **** 	TIM_TimeBaseInit(Timer_Port[timerx], &TIM_TimeBaseStructure);
 759              		.loc 1 238 2 is_stmt 1 view .LVU187
 760 0048 17A9     		add	r1, sp, #92
 761 004a 5AF82400 		ldr	r0, [r10, r4, lsl #2]
 762 004e FFF7FEFF 		bl	TIM_TimeBaseInit
 763              	.LVL73:
 239:Bsp/periph_timer.c **** 
 240:Bsp/periph_timer.c **** 	TIM_OCStructInit(&TIM_OCInitStructure);
 764              		.loc 1 240 2 view .LVU188
 765 0052 12A8     		add	r0, sp, #72
 766 0054 FFF7FEFF 		bl	TIM_OCStructInit
 767              	.LVL74:
 241:Bsp/periph_timer.c **** 	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
 768              		.loc 1 241 2 view .LVU189
 769              		.loc 1 241 33 is_stmt 0 view .LVU190
 770 0058 6023     		movs	r3, #96
 771 005a ADF84830 		strh	r3, [sp, #72]	@ movhi
 242:Bsp/periph_timer.c **** 	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
 772              		.loc 1 242 2 is_stmt 1 view .LVU191
 773              		.loc 1 242 38 is_stmt 0 view .LVU192
 774 005e 0123     		movs	r3, #1
 775 0060 ADF84A30 		strh	r3, [sp, #74]	@ movhi
 243:Bsp/periph_timer.c **** 	TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;
 776              		.loc 1 243 2 is_stmt 1 view .LVU193
 777              		.loc 1 243 37 is_stmt 0 view .LVU194
 778 0064 ADF85490 		strh	r9, [sp, #84]	@ movhi
 244:Bsp/periph_timer.c **** 
 245:Bsp/periph_timer.c **** 	if (CH1_State == PWM_CH1_Enable)
 779              		.loc 1 245 2 is_stmt 1 view .LVU195
 780              		.loc 1 245 5 is_stmt 0 view .LVU196
 781 0068 9F42     		cmp	r7, r3
 782 006a 20D0     		beq	.L61
 783              	.L48:
 246:Bsp/periph_timer.c **** 	{
 247:Bsp/periph_timer.c **** 		TIM_OC1Init(Timer_Port[timerx], &TIM_OCInitStructure);
 248:Bsp/periph_timer.c **** 		TIM_OC1PreloadConfig(Timer_Port[timerx], TIM_OCPreload_Enable);
 249:Bsp/periph_timer.c **** 	}
 250:Bsp/periph_timer.c **** 
 251:Bsp/periph_timer.c **** 	if (CH2_State == PWM_CH2_Enable)
 784              		.loc 1 251 2 is_stmt 1 view .LVU197
 785              		.loc 1 251 5 is_stmt 0 view .LVU198
 786 006c 012E     		cmp	r6, #1
 787 006e 29D0     		beq	.L62
 788              	.L49:
 252:Bsp/periph_timer.c **** 	{
 253:Bsp/periph_timer.c **** 		TIM_OC2Init(Timer_Port[timerx], &TIM_OCInitStructure);
 254:Bsp/periph_timer.c **** 		TIM_OC2PreloadConfig(Timer_Port[timerx], TIM_OCPreload_Enable);
 255:Bsp/periph_timer.c **** 	}
 256:Bsp/periph_timer.c **** 
 257:Bsp/periph_timer.c **** 	if (CH3_State == PWM_CH3_Enable)
 789              		.loc 1 257 2 is_stmt 1 view .LVU199
 790              		.loc 1 257 5 is_stmt 0 view .LVU200
 791 0070 012D     		cmp	r5, #1
 792 0072 34D0     		beq	.L63
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccnSe8IF.s 			page 20


 793              	.L50:
 258:Bsp/periph_timer.c **** 	{
 259:Bsp/periph_timer.c **** 		TIM_OC3Init(Timer_Port[timerx], &TIM_OCInitStructure);
 260:Bsp/periph_timer.c **** 		TIM_OC3PreloadConfig(Timer_Port[timerx], TIM_OCPreload_Enable);
 261:Bsp/periph_timer.c **** 	}
 262:Bsp/periph_timer.c **** 
 263:Bsp/periph_timer.c **** 	if (CH4_State == PWM_CH4_Enable)
 794              		.loc 1 263 2 is_stmt 1 view .LVU201
 795              		.loc 1 263 5 is_stmt 0 view .LVU202
 796 0074 B8F1010F 		cmp	r8, #1
 797 0078 3ED0     		beq	.L64
 798              	.L51:
 264:Bsp/periph_timer.c **** 	{
 265:Bsp/periph_timer.c **** 		TIM_OC4Init(Timer_Port[timerx], &TIM_OCInitStructure);
 266:Bsp/periph_timer.c **** 		TIM_OC4PreloadConfig(Timer_Port[timerx], TIM_OCPreload_Enable);
 267:Bsp/periph_timer.c **** 	}
 268:Bsp/periph_timer.c **** 
 269:Bsp/periph_timer.c **** 	TIM_ARRPreloadConfig(Timer_Port[timerx], ENABLE);
 799              		.loc 1 269 2 is_stmt 1 view .LVU203
 800 007a DFF81492 		ldr	r9, .L73+20
 801 007e 0121     		movs	r1, #1
 802 0080 59F82400 		ldr	r0, [r9, r4, lsl #2]
 803 0084 FFF7FEFF 		bl	TIM_ARRPreloadConfig
 804              	.LVL75:
 270:Bsp/periph_timer.c **** 	TIM_Cmd(Timer_Port[timerx], ENABLE);
 805              		.loc 1 270 2 view .LVU204
 806 0088 0121     		movs	r1, #1
 807 008a 59F82400 		ldr	r0, [r9, r4, lsl #2]
 808 008e FFF7FEFF 		bl	TIM_Cmd
 809              	.LVL76:
 271:Bsp/periph_timer.c **** 
 272:Bsp/periph_timer.c **** 	if (CH1_State == PWM_CH1_Enable)
 810              		.loc 1 272 2 view .LVU205
 811              		.loc 1 272 5 is_stmt 0 view .LVU206
 812 0092 012F     		cmp	r7, #1
 813 0094 3DD0     		beq	.L65
 814              	.L52:
 273:Bsp/periph_timer.c **** 	{
 274:Bsp/periph_timer.c **** 		TIM_DMACmd(Timer_Port[timerx], TIM_DMA_CC1, ENABLE);
 275:Bsp/periph_timer.c **** 
 276:Bsp/periph_timer.c **** 		if (timerx == Timer_2)
 277:Bsp/periph_timer.c **** 		{
 278:Bsp/periph_timer.c **** 			periph_DMA_TIM(&DMA_InitStructure, TIM2_CH1_DMA_Channel, (uint32_t) & (TIM2->CCR1), CH1_Buff, Bu
 279:Bsp/periph_timer.c **** 			periph_DMA_Init(TIM2_DMA_CLK, TIM2_CH1_DMA_Stream, &DMA_InitStructure, DISABLE);
 280:Bsp/periph_timer.c **** 		}
 281:Bsp/periph_timer.c **** 		else if (timerx == Timer_3)
 282:Bsp/periph_timer.c **** 		{
 283:Bsp/periph_timer.c **** 			periph_DMA_TIM(&DMA_InitStructure, TIM3_CH1_DMA_Channel, (uint32_t) & (TIM3->CCR1), CH1_Buff, Bu
 284:Bsp/periph_timer.c **** 			periph_DMA_Init(TIM3_DMA_CLK, TIM3_CH1_DMA_Stream, &DMA_InitStructure, DISABLE);
 285:Bsp/periph_timer.c **** 		}
 286:Bsp/periph_timer.c **** 	}
 287:Bsp/periph_timer.c **** 
 288:Bsp/periph_timer.c **** 	if (CH2_State == PWM_CH2_Enable)
 815              		.loc 1 288 2 is_stmt 1 view .LVU207
 816              		.loc 1 288 5 is_stmt 0 view .LVU208
 817 0096 012E     		cmp	r6, #1
 818 0098 67D0     		beq	.L66
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccnSe8IF.s 			page 21


 819              	.L54:
 289:Bsp/periph_timer.c **** 	{
 290:Bsp/periph_timer.c **** 		TIM_DMACmd(Timer_Port[timerx], TIM_DMA_CC2, ENABLE);
 291:Bsp/periph_timer.c **** 
 292:Bsp/periph_timer.c **** 		if (timerx == Timer_2)
 293:Bsp/periph_timer.c **** 		{
 294:Bsp/periph_timer.c **** 			periph_DMA_TIM(&DMA_InitStructure, TIM2_CH2_DMA_Channel, (uint32_t) & (TIM2->CCR2), CH2_Buff, Bu
 295:Bsp/periph_timer.c **** 			periph_DMA_Init(TIM2_DMA_CLK, TIM2_CH2_DMA_Stream, &DMA_InitStructure, DISABLE);
 296:Bsp/periph_timer.c **** 		}
 297:Bsp/periph_timer.c **** 		else if (timerx == Timer_3)
 298:Bsp/periph_timer.c **** 		{
 299:Bsp/periph_timer.c **** 			periph_DMA_TIM(&DMA_InitStructure, TIM3_CH2_DMA_Channel, (uint32_t) & (TIM3->CCR2), CH2_Buff, Bu
 300:Bsp/periph_timer.c **** 			periph_DMA_Init(TIM3_DMA_CLK, TIM3_CH2_DMA_Stream, &DMA_InitStructure, DISABLE);
 301:Bsp/periph_timer.c **** 		}
 302:Bsp/periph_timer.c **** 	}
 303:Bsp/periph_timer.c **** 
 304:Bsp/periph_timer.c **** 	if (CH3_State == PWM_CH3_Enable)
 820              		.loc 1 304 2 is_stmt 1 view .LVU209
 821              		.loc 1 304 5 is_stmt 0 view .LVU210
 822 009a 012D     		cmp	r5, #1
 823 009c 00F09280 		beq	.L67
 824              	.L56:
 305:Bsp/periph_timer.c **** 	{
 306:Bsp/periph_timer.c **** 		TIM_DMACmd(Timer_Port[timerx], TIM_DMA_CC3, ENABLE);
 307:Bsp/periph_timer.c **** 
 308:Bsp/periph_timer.c **** 		if (timerx == Timer_2)
 309:Bsp/periph_timer.c **** 		{
 310:Bsp/periph_timer.c **** 			periph_DMA_TIM(&DMA_InitStructure, TIM2_CH3_DMA_Channel, (uint32_t) & (TIM2->CCR3), CH3_Buff, Bu
 311:Bsp/periph_timer.c **** 			periph_DMA_Init(TIM2_DMA_CLK, TIM2_CH3_DMA_Stream, &DMA_InitStructure, DISABLE);
 312:Bsp/periph_timer.c **** 		}
 313:Bsp/periph_timer.c **** 		else if (timerx == Timer_3)
 314:Bsp/periph_timer.c **** 		{
 315:Bsp/periph_timer.c **** 			periph_DMA_TIM(&DMA_InitStructure, TIM3_CH2_DMA_Channel, (uint32_t) & (TIM3->CCR3), CH3_Buff, Bu
 316:Bsp/periph_timer.c **** 			periph_DMA_Init(TIM3_DMA_CLK, TIM3_CH3_DMA_Stream, &DMA_InitStructure, DISABLE);
 317:Bsp/periph_timer.c **** 		}
 318:Bsp/periph_timer.c **** 	}
 319:Bsp/periph_timer.c **** 
 320:Bsp/periph_timer.c **** 	if (CH4_State == PWM_CH4_Enable)
 825              		.loc 1 320 2 is_stmt 1 view .LVU211
 826              		.loc 1 320 5 is_stmt 0 view .LVU212
 827 00a0 B8F1010F 		cmp	r8, #1
 828 00a4 00F0BC80 		beq	.L68
 829              	.L47:
 321:Bsp/periph_timer.c **** 	{
 322:Bsp/periph_timer.c **** 		TIM_DMACmd(Timer_Port[timerx], TIM_DMA_CC4, ENABLE);
 323:Bsp/periph_timer.c **** 
 324:Bsp/periph_timer.c **** 		if (timerx == Timer_2)
 325:Bsp/periph_timer.c **** 		{
 326:Bsp/periph_timer.c **** 			periph_DMA_TIM(&DMA_InitStructure, TIM2_CH4_DMA_Channel, (uint32_t) & (TIM2->CCR4), CH4_Buff, Bu
 327:Bsp/periph_timer.c **** 			periph_DMA_Init(TIM2_DMA_CLK, TIM2_CH4_DMA_Stream, &DMA_InitStructure, DISABLE);
 328:Bsp/periph_timer.c **** 		}
 329:Bsp/periph_timer.c **** 		else if (timerx == Timer_3)
 330:Bsp/periph_timer.c **** 		{
 331:Bsp/periph_timer.c **** 			periph_DMA_TIM(&DMA_InitStructure, TIM3_CH4_DMA_Channel, (uint32_t) & (TIM3->CCR4), CH4_Buff, Bu
 332:Bsp/periph_timer.c **** 			periph_DMA_Init(TIM3_DMA_CLK, TIM3_CH4_DMA_Stream, &DMA_InitStructure, DISABLE);
 333:Bsp/periph_timer.c **** 		}
 334:Bsp/periph_timer.c **** 	}
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccnSe8IF.s 			page 22


 335:Bsp/periph_timer.c **** }
 830              		.loc 1 335 1 view .LVU213
 831 00a8 1AB0     		add	sp, sp, #104
 832              	.LCFI14:
 833              		.cfi_remember_state
 834              		.cfi_def_cfa_offset 32
 835              		@ sp needed
 836 00aa BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 837              	.LVL77:
 838              	.L61:
 839              	.LCFI15:
 840              		.cfi_restore_state
 247:Bsp/periph_timer.c **** 		TIM_OC1PreloadConfig(Timer_Port[timerx], TIM_OCPreload_Enable);
 841              		.loc 1 247 3 is_stmt 1 view .LVU214
 842 00ae 12A9     		add	r1, sp, #72
 843 00b0 5AF82400 		ldr	r0, [r10, r4, lsl #2]
 844 00b4 FFF7FEFF 		bl	TIM_OC1Init
 845              	.LVL78:
 248:Bsp/periph_timer.c **** 	}
 846              		.loc 1 248 3 view .LVU215
 847 00b8 0821     		movs	r1, #8
 848 00ba 5AF82400 		ldr	r0, [r10, r4, lsl #2]
 849 00be FFF7FEFF 		bl	TIM_OC1PreloadConfig
 850              	.LVL79:
 851 00c2 D3E7     		b	.L48
 852              	.L62:
 253:Bsp/periph_timer.c **** 		TIM_OC2PreloadConfig(Timer_Port[timerx], TIM_OCPreload_Enable);
 853              		.loc 1 253 3 view .LVU216
 854 00c4 DFF8C891 		ldr	r9, .L73+20
 855 00c8 12A9     		add	r1, sp, #72
 856 00ca 59F82400 		ldr	r0, [r9, r4, lsl #2]
 857 00ce FFF7FEFF 		bl	TIM_OC2Init
 858              	.LVL80:
 254:Bsp/periph_timer.c **** 	}
 859              		.loc 1 254 3 view .LVU217
 860 00d2 0821     		movs	r1, #8
 861 00d4 59F82400 		ldr	r0, [r9, r4, lsl #2]
 862 00d8 FFF7FEFF 		bl	TIM_OC2PreloadConfig
 863              	.LVL81:
 864 00dc C8E7     		b	.L49
 865              	.L63:
 259:Bsp/periph_timer.c **** 		TIM_OC3PreloadConfig(Timer_Port[timerx], TIM_OCPreload_Enable);
 866              		.loc 1 259 3 view .LVU218
 867 00de DFF8B091 		ldr	r9, .L73+20
 868 00e2 12A9     		add	r1, sp, #72
 869 00e4 59F82400 		ldr	r0, [r9, r4, lsl #2]
 870 00e8 FFF7FEFF 		bl	TIM_OC3Init
 871              	.LVL82:
 260:Bsp/periph_timer.c **** 	}
 872              		.loc 1 260 3 view .LVU219
 873 00ec 0821     		movs	r1, #8
 874 00ee 59F82400 		ldr	r0, [r9, r4, lsl #2]
 875 00f2 FFF7FEFF 		bl	TIM_OC3PreloadConfig
 876              	.LVL83:
 877 00f6 BDE7     		b	.L50
 878              	.L64:
 265:Bsp/periph_timer.c **** 		TIM_OC4PreloadConfig(Timer_Port[timerx], TIM_OCPreload_Enable);
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccnSe8IF.s 			page 23


 879              		.loc 1 265 3 view .LVU220
 880 00f8 DFF89491 		ldr	r9, .L73+20
 881 00fc 12A9     		add	r1, sp, #72
 882 00fe 59F82400 		ldr	r0, [r9, r4, lsl #2]
 883 0102 FFF7FEFF 		bl	TIM_OC4Init
 884              	.LVL84:
 266:Bsp/periph_timer.c **** 	}
 885              		.loc 1 266 3 view .LVU221
 886 0106 0821     		movs	r1, #8
 887 0108 59F82400 		ldr	r0, [r9, r4, lsl #2]
 888 010c FFF7FEFF 		bl	TIM_OC4PreloadConfig
 889              	.LVL85:
 890 0110 B3E7     		b	.L51
 891              	.L65:
 274:Bsp/periph_timer.c **** 
 892              		.loc 1 274 3 view .LVU222
 893 0112 0122     		movs	r2, #1
 894 0114 4FF40071 		mov	r1, #512
 895 0118 59F82400 		ldr	r0, [r9, r4, lsl #2]
 896 011c FFF7FEFF 		bl	TIM_DMACmd
 897              	.LVL86:
 276:Bsp/periph_timer.c **** 		{
 898              		.loc 1 276 3 view .LVU223
 276:Bsp/periph_timer.c **** 		{
 899              		.loc 1 276 6 is_stmt 0 view .LVU224
 900 0120 94B1     		cbz	r4, .L69
 281:Bsp/periph_timer.c **** 		{
 901              		.loc 1 281 8 is_stmt 1 view .LVU225
 281:Bsp/periph_timer.c **** 		{
 902              		.loc 1 281 11 is_stmt 0 view .LVU226
 903 0122 012C     		cmp	r4, #1
 904 0124 B7D1     		bne	.L52
 905              	.LBB2:
 283:Bsp/periph_timer.c **** 			periph_DMA_Init(TIM3_DMA_CLK, TIM3_CH1_DMA_Stream, &DMA_InitStructure, DISABLE);
 906              		.loc 1 283 4 is_stmt 1 view .LVU227
 907 0126 239B     		ldr	r3, [sp, #140]
 908 0128 0093     		str	r3, [sp]
 909 012a 249B     		ldr	r3, [sp, #144]
 910 012c 544A     		ldr	r2, .L73+4
 911 012e 4FF02061 		mov	r1, #167772160
 912 0132 03A8     		add	r0, sp, #12
 913 0134 FFF7FEFF 		bl	periph_DMA_TIM
 914              	.LVL87:
 284:Bsp/periph_timer.c **** 		}
 915              		.loc 1 284 4 view .LVU228
 916 0138 0023     		movs	r3, #0
 917 013a 03AA     		add	r2, sp, #12
 918 013c 5149     		ldr	r1, .L73+8
 919 013e 4FF40010 		mov	r0, #2097152
 920 0142 FFF7FEFF 		bl	periph_DMA_Init
 921              	.LVL88:
 922 0146 A6E7     		b	.L52
 923              	.L69:
 924              	.LBE2:
 925              	.LBB3:
 278:Bsp/periph_timer.c **** 			periph_DMA_Init(TIM2_DMA_CLK, TIM2_CH1_DMA_Stream, &DMA_InitStructure, DISABLE);
 926              		.loc 1 278 4 view .LVU229
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccnSe8IF.s 			page 24


 927 0148 239B     		ldr	r3, [sp, #140]
 928 014a 0093     		str	r3, [sp]
 929 014c 249B     		ldr	r3, [sp, #144]
 930 014e 4E4A     		ldr	r2, .L73+12
 931 0150 4FF0C061 		mov	r1, #100663296
 932 0154 03A8     		add	r0, sp, #12
 933 0156 FFF7FEFF 		bl	periph_DMA_TIM
 934              	.LVL89:
 279:Bsp/periph_timer.c **** 		}
 935              		.loc 1 279 4 view .LVU230
 936 015a 0023     		movs	r3, #0
 937 015c 03AA     		add	r2, sp, #12
 938 015e 4B49     		ldr	r1, .L73+16
 939 0160 4FF40010 		mov	r0, #2097152
 940 0164 FFF7FEFF 		bl	periph_DMA_Init
 941              	.LVL90:
 942              	.LBE3:
 943 0168 95E7     		b	.L52
 944              	.L66:
 290:Bsp/periph_timer.c **** 
 945              		.loc 1 290 3 view .LVU231
 946 016a 0122     		movs	r2, #1
 947 016c 4FF48061 		mov	r1, #1024
 948 0170 474B     		ldr	r3, .L73+20
 949 0172 53F82400 		ldr	r0, [r3, r4, lsl #2]
 950 0176 FFF7FEFF 		bl	TIM_DMACmd
 951              	.LVL91:
 292:Bsp/periph_timer.c **** 		{
 952              		.loc 1 292 3 view .LVU232
 292:Bsp/periph_timer.c **** 		{
 953              		.loc 1 292 6 is_stmt 0 view .LVU233
 954 017a 94B1     		cbz	r4, .L70
 297:Bsp/periph_timer.c **** 		{
 955              		.loc 1 297 8 is_stmt 1 view .LVU234
 297:Bsp/periph_timer.c **** 		{
 956              		.loc 1 297 11 is_stmt 0 view .LVU235
 957 017c 012C     		cmp	r4, #1
 958 017e 8CD1     		bne	.L54
 959              	.LBB4:
 299:Bsp/periph_timer.c **** 			periph_DMA_Init(TIM3_DMA_CLK, TIM3_CH2_DMA_Stream, &DMA_InitStructure, DISABLE);
 960              		.loc 1 299 4 is_stmt 1 view .LVU236
 961 0180 239B     		ldr	r3, [sp, #140]
 962 0182 0093     		str	r3, [sp]
 963 0184 259B     		ldr	r3, [sp, #148]
 964 0186 434A     		ldr	r2, .L73+24
 965 0188 4FF02061 		mov	r1, #167772160
 966 018c 03A8     		add	r0, sp, #12
 967 018e FFF7FEFF 		bl	periph_DMA_TIM
 968              	.LVL92:
 300:Bsp/periph_timer.c **** 		}
 969              		.loc 1 300 4 view .LVU237
 970 0192 0023     		movs	r3, #0
 971 0194 03AA     		add	r2, sp, #12
 972 0196 3D49     		ldr	r1, .L73+16
 973 0198 4FF40010 		mov	r0, #2097152
 974 019c FFF7FEFF 		bl	periph_DMA_Init
 975              	.LVL93:
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccnSe8IF.s 			page 25


 976 01a0 7BE7     		b	.L54
 977              	.L70:
 978              	.LBE4:
 979              	.LBB5:
 294:Bsp/periph_timer.c **** 			periph_DMA_Init(TIM2_DMA_CLK, TIM2_CH2_DMA_Stream, &DMA_InitStructure, DISABLE);
 980              		.loc 1 294 4 view .LVU238
 981 01a2 239B     		ldr	r3, [sp, #140]
 982 01a4 0093     		str	r3, [sp]
 983 01a6 259B     		ldr	r3, [sp, #148]
 984 01a8 3B4A     		ldr	r2, .L73+28
 985 01aa 4FF0C061 		mov	r1, #100663296
 986 01ae 03A8     		add	r0, sp, #12
 987 01b0 FFF7FEFF 		bl	periph_DMA_TIM
 988              	.LVL94:
 295:Bsp/periph_timer.c **** 		}
 989              		.loc 1 295 4 view .LVU239
 990 01b4 0023     		movs	r3, #0
 991 01b6 03AA     		add	r2, sp, #12
 992 01b8 3849     		ldr	r1, .L73+32
 993 01ba 4FF40010 		mov	r0, #2097152
 994 01be FFF7FEFF 		bl	periph_DMA_Init
 995              	.LVL95:
 996              	.LBE5:
 997 01c2 6AE7     		b	.L54
 998              	.L67:
 306:Bsp/periph_timer.c **** 
 999              		.loc 1 306 3 view .LVU240
 1000 01c4 0122     		movs	r2, #1
 1001 01c6 4FF40061 		mov	r1, #2048
 1002 01ca 314B     		ldr	r3, .L73+20
 1003 01cc 53F82400 		ldr	r0, [r3, r4, lsl #2]
 1004 01d0 FFF7FEFF 		bl	TIM_DMACmd
 1005              	.LVL96:
 308:Bsp/periph_timer.c **** 		{
 1006              		.loc 1 308 3 view .LVU241
 308:Bsp/periph_timer.c **** 		{
 1007              		.loc 1 308 6 is_stmt 0 view .LVU242
 1008 01d4 9CB1     		cbz	r4, .L71
 313:Bsp/periph_timer.c **** 		{
 1009              		.loc 1 313 8 is_stmt 1 view .LVU243
 313:Bsp/periph_timer.c **** 		{
 1010              		.loc 1 313 11 is_stmt 0 view .LVU244
 1011 01d6 012C     		cmp	r4, #1
 1012 01d8 7FF462AF 		bne	.L56
 1013              	.LBB6:
 315:Bsp/periph_timer.c **** 			periph_DMA_Init(TIM3_DMA_CLK, TIM3_CH3_DMA_Stream, &DMA_InitStructure, DISABLE);
 1014              		.loc 1 315 4 is_stmt 1 view .LVU245
 1015 01dc 239B     		ldr	r3, [sp, #140]
 1016 01de 0093     		str	r3, [sp]
 1017 01e0 269B     		ldr	r3, [sp, #152]
 1018 01e2 2F4A     		ldr	r2, .L73+36
 1019 01e4 4FF02061 		mov	r1, #167772160
 1020 01e8 03A8     		add	r0, sp, #12
 1021 01ea FFF7FEFF 		bl	periph_DMA_TIM
 1022              	.LVL97:
 316:Bsp/periph_timer.c **** 		}
 1023              		.loc 1 316 4 view .LVU246
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccnSe8IF.s 			page 26


 1024 01ee 0023     		movs	r3, #0
 1025 01f0 03AA     		add	r2, sp, #12
 1026 01f2 2C49     		ldr	r1, .L73+40
 1027 01f4 4FF40010 		mov	r0, #2097152
 1028 01f8 FFF7FEFF 		bl	periph_DMA_Init
 1029              	.LVL98:
 1030 01fc 50E7     		b	.L56
 1031              	.L71:
 1032              	.LBE6:
 1033              	.LBB7:
 310:Bsp/periph_timer.c **** 			periph_DMA_Init(TIM2_DMA_CLK, TIM2_CH3_DMA_Stream, &DMA_InitStructure, DISABLE);
 1034              		.loc 1 310 4 view .LVU247
 1035 01fe 239B     		ldr	r3, [sp, #140]
 1036 0200 0093     		str	r3, [sp]
 1037 0202 269B     		ldr	r3, [sp, #152]
 1038 0204 284A     		ldr	r2, .L73+44
 1039 0206 4FF0C061 		mov	r1, #100663296
 1040 020a 03A8     		add	r0, sp, #12
 1041 020c FFF7FEFF 		bl	periph_DMA_TIM
 1042              	.LVL99:
 311:Bsp/periph_timer.c **** 		}
 1043              		.loc 1 311 4 view .LVU248
 1044 0210 0023     		movs	r3, #0
 1045 0212 03AA     		add	r2, sp, #12
 1046 0214 2549     		ldr	r1, .L73+48
 1047 0216 4FF40010 		mov	r0, #2097152
 1048 021a FFF7FEFF 		bl	periph_DMA_Init
 1049              	.LVL100:
 1050              	.LBE7:
 1051 021e 3FE7     		b	.L56
 1052              	.L68:
 322:Bsp/periph_timer.c **** 
 1053              		.loc 1 322 3 view .LVU249
 1054 0220 0122     		movs	r2, #1
 1055 0222 4FF48051 		mov	r1, #4096
 1056 0226 1A4B     		ldr	r3, .L73+20
 1057 0228 53F82400 		ldr	r0, [r3, r4, lsl #2]
 1058 022c FFF7FEFF 		bl	TIM_DMACmd
 1059              	.LVL101:
 324:Bsp/periph_timer.c **** 		{
 1060              		.loc 1 324 3 view .LVU250
 324:Bsp/periph_timer.c **** 		{
 1061              		.loc 1 324 6 is_stmt 0 view .LVU251
 1062 0230 9CB1     		cbz	r4, .L72
 329:Bsp/periph_timer.c **** 		{
 1063              		.loc 1 329 8 is_stmt 1 view .LVU252
 329:Bsp/periph_timer.c **** 		{
 1064              		.loc 1 329 11 is_stmt 0 view .LVU253
 1065 0232 012C     		cmp	r4, #1
 1066 0234 7FF438AF 		bne	.L47
 1067              	.LBB8:
 331:Bsp/periph_timer.c **** 			periph_DMA_Init(TIM3_DMA_CLK, TIM3_CH4_DMA_Stream, &DMA_InitStructure, DISABLE);
 1068              		.loc 1 331 4 is_stmt 1 view .LVU254
 1069 0238 239B     		ldr	r3, [sp, #140]
 1070 023a 0093     		str	r3, [sp]
 1071 023c 279B     		ldr	r3, [sp, #156]
 1072 023e 1C4A     		ldr	r2, .L73+52
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccnSe8IF.s 			page 27


 1073 0240 4FF02061 		mov	r1, #167772160
 1074 0244 03A8     		add	r0, sp, #12
 1075 0246 FFF7FEFF 		bl	periph_DMA_TIM
 1076              	.LVL102:
 332:Bsp/periph_timer.c **** 		}
 1077              		.loc 1 332 4 view .LVU255
 1078 024a 0023     		movs	r3, #0
 1079 024c 03AA     		add	r2, sp, #12
 1080 024e 1949     		ldr	r1, .L73+56
 1081 0250 4FF40010 		mov	r0, #2097152
 1082 0254 FFF7FEFF 		bl	periph_DMA_Init
 1083              	.LVL103:
 1084              	.LBE8:
 1085              		.loc 1 335 1 is_stmt 0 view .LVU256
 1086 0258 26E7     		b	.L47
 1087              	.L72:
 1088              	.LBB9:
 326:Bsp/periph_timer.c **** 			periph_DMA_Init(TIM2_DMA_CLK, TIM2_CH4_DMA_Stream, &DMA_InitStructure, DISABLE);
 1089              		.loc 1 326 4 is_stmt 1 view .LVU257
 1090 025a 239B     		ldr	r3, [sp, #140]
 1091 025c 0093     		str	r3, [sp]
 1092 025e 279B     		ldr	r3, [sp, #156]
 1093 0260 154A     		ldr	r2, .L73+60
 1094 0262 4FF0C061 		mov	r1, #100663296
 1095 0266 03A8     		add	r0, sp, #12
 1096 0268 FFF7FEFF 		bl	periph_DMA_TIM
 1097              	.LVL104:
 327:Bsp/periph_timer.c **** 		}
 1098              		.loc 1 327 4 view .LVU258
 1099 026c 0023     		movs	r3, #0
 1100 026e 03AA     		add	r2, sp, #12
 1101 0270 0A49     		ldr	r1, .L73+32
 1102 0272 4FF40010 		mov	r0, #2097152
 1103 0276 FFF7FEFF 		bl	periph_DMA_Init
 1104              	.LVL105:
 1105              	.LBE9:
 1106 027a 15E7     		b	.L47
 1107              	.L74:
 1108              		.align	2
 1109              	.L73:
 1110 027c 00000000 		.word	.LANCHOR0
 1111 0280 34040040 		.word	1073742900
 1112 0284 70600240 		.word	1073897584
 1113 0288 34000040 		.word	1073741876
 1114 028c 88600240 		.word	1073897608
 1115 0290 00000000 		.word	.LANCHOR1
 1116 0294 38040040 		.word	1073742904
 1117 0298 38000040 		.word	1073741880
 1118 029c A0600240 		.word	1073897632
 1119 02a0 3C040040 		.word	1073742908
 1120 02a4 B8600240 		.word	1073897656
 1121 02a8 3C000040 		.word	1073741884
 1122 02ac 28600240 		.word	1073897512
 1123 02b0 40040040 		.word	1073742912
 1124 02b4 40600240 		.word	1073897536
 1125 02b8 40000040 		.word	1073741888
 1126              		.cfi_endproc
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccnSe8IF.s 			page 28


 1127              	.LFE128:
 1129              		.section	.text.periph_Timer_Set_PWMOutPut,"ax",%progbits
 1130              		.align	1
 1131              		.global	periph_Timer_Set_PWMOutPut
 1132              		.syntax unified
 1133              		.thumb
 1134              		.thumb_func
 1135              		.fpu fpv4-sp-d16
 1137              	periph_Timer_Set_PWMOutPut:
 1138              	.LVL106:
 1139              	.LFB129:
 336:Bsp/periph_timer.c **** 
 337:Bsp/periph_timer.c **** void periph_Timer_Set_PWMOutPut(Timer_list timerx, PWM_OutPut_Channel Channel, uint32_t value)
 338:Bsp/periph_timer.c **** {
 1140              		.loc 1 338 1 view -0
 1141              		.cfi_startproc
 1142              		@ args = 0, pretend = 0, frame = 0
 1143              		@ frame_needed = 0, uses_anonymous_args = 0
 1144              		.loc 1 338 1 is_stmt 0 view .LVU260
 1145 0000 08B5     		push	{r3, lr}
 1146              	.LCFI16:
 1147              		.cfi_def_cfa_offset 8
 1148              		.cfi_offset 3, -8
 1149              		.cfi_offset 14, -4
 339:Bsp/periph_timer.c **** 	PWM_Set_Value[Channel](Timer_Port[timerx], value);
 1150              		.loc 1 339 2 is_stmt 1 view .LVU261
 1151              		.loc 1 339 15 is_stmt 0 view .LVU262
 1152 0002 044B     		ldr	r3, .L77
 1153 0004 53F82130 		ldr	r3, [r3, r1, lsl #2]
 1154              		.loc 1 339 2 view .LVU263
 1155 0008 1146     		mov	r1, r2
 1156              	.LVL107:
 1157              		.loc 1 339 2 view .LVU264
 1158 000a 034A     		ldr	r2, .L77+4
 1159              	.LVL108:
 1160              		.loc 1 339 2 view .LVU265
 1161 000c 52F82000 		ldr	r0, [r2, r0, lsl #2]
 1162              	.LVL109:
 1163              		.loc 1 339 2 view .LVU266
 1164 0010 9847     		blx	r3
 1165              	.LVL110:
 340:Bsp/periph_timer.c **** }
 1166              		.loc 1 340 1 view .LVU267
 1167 0012 08BD     		pop	{r3, pc}
 1168              	.L78:
 1169              		.align	2
 1170              	.L77:
 1171 0014 00000000 		.word	.LANCHOR3
 1172 0018 00000000 		.word	.LANCHOR1
 1173              		.cfi_endproc
 1174              	.LFE129:
 1176              		.section	.text.periph_Timer_Counter_SetEnable,"ax",%progbits
 1177              		.align	1
 1178              		.global	periph_Timer_Counter_SetEnable
 1179              		.syntax unified
 1180              		.thumb
 1181              		.thumb_func
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccnSe8IF.s 			page 29


 1182              		.fpu fpv4-sp-d16
 1184              	periph_Timer_Counter_SetEnable:
 1185              	.LVL111:
 1186              	.LFB130:
 341:Bsp/periph_timer.c **** 
 342:Bsp/periph_timer.c **** void periph_Timer_Counter_SetEnable(Timer_list timerx, uint8_t state)
 343:Bsp/periph_timer.c **** {
 1187              		.loc 1 343 1 is_stmt 1 view -0
 1188              		.cfi_startproc
 1189              		@ args = 0, pretend = 0, frame = 0
 1190              		@ frame_needed = 0, uses_anonymous_args = 0
 1191              		.loc 1 343 1 is_stmt 0 view .LVU269
 1192 0000 08B5     		push	{r3, lr}
 1193              	.LCFI17:
 1194              		.cfi_def_cfa_offset 8
 1195              		.cfi_offset 3, -8
 1196              		.cfi_offset 14, -4
 344:Bsp/periph_timer.c **** 	if (state)
 1197              		.loc 1 344 2 is_stmt 1 view .LVU270
 1198              		.loc 1 344 5 is_stmt 0 view .LVU271
 1199 0002 31B1     		cbz	r1, .L80
 345:Bsp/periph_timer.c **** 	{
 346:Bsp/periph_timer.c **** 		TIM_Cmd(Timer_Port[timerx], ENABLE);
 1200              		.loc 1 346 3 is_stmt 1 view .LVU272
 1201 0004 0121     		movs	r1, #1
 1202              	.LVL112:
 1203              		.loc 1 346 3 is_stmt 0 view .LVU273
 1204 0006 064B     		ldr	r3, .L83
 1205 0008 53F82000 		ldr	r0, [r3, r0, lsl #2]
 1206              	.LVL113:
 1207              		.loc 1 346 3 view .LVU274
 1208 000c FFF7FEFF 		bl	TIM_Cmd
 1209              	.LVL114:
 1210              	.L79:
 347:Bsp/periph_timer.c **** 	}
 348:Bsp/periph_timer.c **** 	else
 349:Bsp/periph_timer.c **** 	{
 350:Bsp/periph_timer.c **** 		TIM_Cmd(Timer_Port[timerx], DISABLE);
 351:Bsp/periph_timer.c **** 	}
 352:Bsp/periph_timer.c **** }
 1211              		.loc 1 352 1 view .LVU275
 1212 0010 08BD     		pop	{r3, pc}
 1213              	.LVL115:
 1214              	.L80:
 350:Bsp/periph_timer.c **** 	}
 1215              		.loc 1 350 3 is_stmt 1 view .LVU276
 1216 0012 0021     		movs	r1, #0
 1217              	.LVL116:
 350:Bsp/periph_timer.c **** 	}
 1218              		.loc 1 350 3 is_stmt 0 view .LVU277
 1219 0014 024B     		ldr	r3, .L83
 1220 0016 53F82000 		ldr	r0, [r3, r0, lsl #2]
 1221              	.LVL117:
 350:Bsp/periph_timer.c **** 	}
 1222              		.loc 1 350 3 view .LVU278
 1223 001a FFF7FEFF 		bl	TIM_Cmd
 1224              	.LVL118:
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccnSe8IF.s 			page 30


 1225              		.loc 1 352 1 view .LVU279
 1226 001e F7E7     		b	.L79
 1227              	.L84:
 1228              		.align	2
 1229              	.L83:
 1230 0020 00000000 		.word	.LANCHOR1
 1231              		.cfi_endproc
 1232              	.LFE130:
 1234              		.global	Timer_Port
 1235              		.section	.data.Timer_Port,"aw"
 1236              		.align	2
 1237              		.set	.LANCHOR1,. + 0
 1240              	Timer_Port:
 1241 0000 00000040 		.word	1073741824
 1242 0004 00040040 		.word	1073742848
 1243 0008 00080040 		.word	1073743872
 1244              		.section	.rodata.PWM_Set_Value,"a"
 1245              		.align	2
 1246              		.set	.LANCHOR3,. + 0
 1249              	PWM_Set_Value:
 1250 0000 00000000 		.word	TIM_SetCompare1
 1251 0004 00000000 		.word	TIM_SetCompare2
 1252 0008 00000000 		.word	TIM_SetCompare3
 1253 000c 00000000 		.word	TIM_SetCompare4
 1254              		.section	.rodata.Timer_CLK,"a"
 1255              		.align	2
 1256              		.set	.LANCHOR0,. + 0
 1259              	Timer_CLK:
 1260 0000 01000000 		.word	1
 1261 0004 02000000 		.word	2
 1262 0008 04000000 		.word	4
 1263              		.section	.rodata.Timer_IRQ_Channel,"a"
 1264              		.align	2
 1265              		.set	.LANCHOR2,. + 0
 1268              	Timer_IRQ_Channel:
 1269 0000 1C1D1E   		.ascii	"\034\035\036"
 1270              		.text
 1271              	.Letext0:
 1272              		.file 2 "/usr/local/arm-none-eabi-gcc/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/mac
 1273              		.file 3 "/usr/local/arm-none-eabi-gcc/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/sys
 1274              		.file 4 "USER/stm32f4xx.h"
 1275              		.file 5 "FWLIB/inc/stm32f4xx_dma.h"
 1276              		.file 6 "FWLIB/inc/misc.h"
 1277              		.file 7 "FWLIB/inc/stm32f4xx_tim.h"
 1278              		.file 8 "Bsp/periph_timer.h"
 1279              		.file 9 "Bsp/periph_dma.h"
 1280              		.file 10 "FWLIB/inc/stm32f4xx_rcc.h"
 1281              		.file 11 "Bsp/periph_gpio.h"
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccnSe8IF.s 			page 31


DEFINED SYMBOLS
                            *ABS*:0000000000000000 periph_timer.c
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccnSe8IF.s:18     .text.periph_Timer_IO_Init:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccnSe8IF.s:25     .text.periph_Timer_IO_Init:0000000000000000 periph_Timer_IO_Init
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccnSe8IF.s:176    .text.periph_Timer_CounterMode_Init:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccnSe8IF.s:183    .text.periph_Timer_CounterMode_Init:0000000000000000 periph_Timer_CounterMode_Init
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccnSe8IF.s:287    .text.periph_Timer_CounterMode_Init:0000000000000074 $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccnSe8IF.s:294    .text.periph_Timer_Encoder_Mode_Init:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccnSe8IF.s:301    .text.periph_Timer_Encoder_Mode_Init:0000000000000000 periph_Timer_Encoder_Mode_Init
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccnSe8IF.s:401    .text.periph_Timer_Encoder_Mode_Init:000000000000006c $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccnSe8IF.s:406    .text.periph_Timer_PWMOutPut_Mode_Init:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccnSe8IF.s:413    .text.periph_Timer_PWMOutPut_Mode_Init:0000000000000000 periph_Timer_PWMOutPut_Mode_Init
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccnSe8IF.s:628    .text.periph_Timer_PWMOutPut_Mode_Init:0000000000000130 $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccnSe8IF.s:634    .text.periph_Timer_PWM_SetEnable:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccnSe8IF.s:641    .text.periph_Timer_PWM_SetEnable:0000000000000000 periph_Timer_PWM_SetEnable
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccnSe8IF.s:687    .text.periph_Timer_PWM_SetEnable:0000000000000020 $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccnSe8IF.s:692    .text.periph_Timer_DShotOutPut_Mode_Init:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccnSe8IF.s:699    .text.periph_Timer_DShotOutPut_Mode_Init:0000000000000000 periph_Timer_DShotOutPut_Mode_Init
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccnSe8IF.s:1110   .text.periph_Timer_DShotOutPut_Mode_Init:000000000000027c $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccnSe8IF.s:1130   .text.periph_Timer_Set_PWMOutPut:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccnSe8IF.s:1137   .text.periph_Timer_Set_PWMOutPut:0000000000000000 periph_Timer_Set_PWMOutPut
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccnSe8IF.s:1171   .text.periph_Timer_Set_PWMOutPut:0000000000000014 $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccnSe8IF.s:1177   .text.periph_Timer_Counter_SetEnable:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccnSe8IF.s:1184   .text.periph_Timer_Counter_SetEnable:0000000000000000 periph_Timer_Counter_SetEnable
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccnSe8IF.s:1230   .text.periph_Timer_Counter_SetEnable:0000000000000020 $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccnSe8IF.s:1240   .data.Timer_Port:0000000000000000 Timer_Port
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccnSe8IF.s:1236   .data.Timer_Port:0000000000000000 $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccnSe8IF.s:1245   .rodata.PWM_Set_Value:0000000000000000 $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccnSe8IF.s:1249   .rodata.PWM_Set_Value:0000000000000000 PWM_Set_Value
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccnSe8IF.s:1255   .rodata.Timer_CLK:0000000000000000 $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccnSe8IF.s:1259   .rodata.Timer_CLK:0000000000000000 Timer_CLK
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccnSe8IF.s:1264   .rodata.Timer_IRQ_Channel:0000000000000000 $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccnSe8IF.s:1268   .rodata.Timer_IRQ_Channel:0000000000000000 Timer_IRQ_Channel

UNDEFINED SYMBOLS
GPIO_TIM2_PWMCH1_IO_Init
GPIO_TIM3_PWMCH1_IO_Init
GPIO_TIM4_PWMCH1_IO_Init
GPIO_TIM2_PWMCH2_IO_Init
GPIO_TIM3_PWMCH2_IO_Init
GPIO_TIM4_PWMCH2_IO_Init
GPIO_TIM2_PWMCH3_IO_Init
GPIO_TIM3_PWMCH3_IO_Init
GPIO_TIM4_PWMCH3_IO_Init
GPIO_TIM2_PWMCH4_IO_Init
GPIO_TIM3_PWMCH4_IO_Init
GPIO_TIM4_PWMCH4_IO_Init
RCC_APB1PeriphClockCmd
TIM_TimeBaseInit
TIM_ITConfig
TIM_Cmd
NVIC_Init
RCC_APB2PeriphClockCmd
TIM_ICInit
TIM_EncoderInterfaceConfig
TIM_ICStructInit
TIM_DeInit
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccnSe8IF.s 			page 32


TIM_OCStructInit
TIM_ARRPreloadConfig
TIM_ClearFlag
TIM_OC1Init
TIM_OC1PreloadConfig
TIM_OC2Init
TIM_OC2PreloadConfig
TIM_OC3Init
TIM_OC3PreloadConfig
TIM_OC4Init
TIM_OC4PreloadConfig
TIM_DMACmd
periph_DMA_TIM
periph_DMA_Init
TIM_SetCompare1
TIM_SetCompare2
TIM_SetCompare3
TIM_SetCompare4
