Command: report datapath > reports/FME_INTER_2_datapath_map.log
============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.10-p007_1
  Generated on:           Nov 20 2019  11:01:03 am
  Module:                 FME_INTER_2
  Technology libraries:   CORE65LPSVT 
                          CLOCK65LPSVT 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Inferred components

                 Operator   Signedness  Inputs  Outputs CellArea Line Col     Filename    
==========================================================================================
FME_INTER_2
 U_crtl
  inc_add_649_29
  module:increment_unsigned_19
   slow         increment   unsigned   7x1      7          30.16                          
------------------------------------------------------------------------------------------
   add_649_29       +       unsigned   7x1      7                   0   0 a               
==========================================================================================
FME_INTER_2
 U_crtl
  inc_add_664_29
  module:increment_unsigned_19_7744
   slow         increment   unsigned   7x1      7          30.16                          
------------------------------------------------------------------------------------------
   add_664_29       +       unsigned   7x1      7                   0   0 a               
==========================================================================================
FME_INTER_2
 U_crtl
  inc_add_679_29
  module:increment_unsigned_22_23
   slow         increment   unsigned   8x1      8          35.36                          
------------------------------------------------------------------------------------------
   add_679_29       +       unsigned   8x1      8                   0   0 a               
==========================================================================================
FME_INTER_2
 U_crtl
  lt_577_18
  module:lt_signed_2366
   slow             <       signed     8x6      1           8.84  577  18 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_crtl
  lt_584_18
  module:lt_signed_2364
   slow             <       signed     8x5      1          10.40  577  18 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_crtl
  lt_591_18
  module:lt_signed_2362
   slow             <       signed     9x7      1           7.28  577  18 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[0].U_F2_U_0_U_S0_add_18_16
  module:add_signed_carry_198_7830
   slow             +       signed     12x12x1  12        112.32                          
------------------------------------------------------------------------------------------
   PUs[0].U_F2_U_0_U_S0_add_18_16
                    +       signed     12x2     12                 18  16 FME_INTER_2.vhd 
   PUs[0].U_F2_U_0_U_S0_add_18_10
                    +       signed     12x12    12                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[0].U_F2_U_0_U_S1_add_18_16
  module:add_signed_carry_7778
   slow             +       signed     14x14x1  14        109.20                          
------------------------------------------------------------------------------------------
   PUs[0].U_F2_U_0_U_S1_add_18_16
                    +       signed     14x2     14                 18  16 FME_INTER_2.vhd 
   PUs[0].U_F2_U_0_U_S1_add_18_10
                    +       signed     14x14    14                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[0].U_F2_U_1_U_S0_add_18_16
  module:add_signed_carry_198
   slow             +       signed     12x12x1  12        112.32                          
------------------------------------------------------------------------------------------
   PUs[0].U_F2_U_1_U_S0_add_18_16
                    +       signed     12x2     12                 18  16 FME_INTER_2.vhd 
   PUs[0].U_F2_U_1_U_S0_add_18_10
                    +       signed     12x12    12                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[0].U_F2_U_1_U_S1_add_18_16
  module:add_signed_carry
   slow             +       signed     14x14x1  14        109.20                          
------------------------------------------------------------------------------------------
   PUs[0].U_F2_U_1_U_S1_add_18_16
                    +       signed     14x2     14                 18  16 FME_INTER_2.vhd 
   PUs[0].U_F2_U_1_U_S1_add_18_10
                    +       signed     14x14    14                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[0].U_F2_U_S10_add_41_28
  module:add_unsigned_carry
   slow             +       unsigned   8x8x1    9          29.12                          
------------------------------------------------------------------------------------------
   PUs[0].U_F2_U_S10_add_41_28
                    +       unsigned   9x1      9                  41  28 FME_INTER_2.vhd 
   PUs[0].U_F2_U_S10_add_41_16
                    +       unsigned   8x8      9                  41  16 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[10].U_F2_U_1_U_S0_add_18_16
  module:add_signed_carry_198_7820
   slow             +       signed     12x12x1  12        112.32                          
------------------------------------------------------------------------------------------
   PUs[10].U_F2_U_1_U_S0_add_18_16
                    +       signed     12x2     12                 18  16 FME_INTER_2.vhd 
   PUs[10].U_F2_U_1_U_S0_add_18_10
                    +       signed     12x12    12                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[10].U_F2_U_1_U_S1_add_18_16
  module:add_signed_carry_3657_7794
   slow             +       signed     14x14x1  14        109.20                          
------------------------------------------------------------------------------------------
   PUs[10].U_F2_U_1_U_S1_add_18_16
                    +       signed     14x2     14                 18  16 FME_INTER_2.vhd 
   PUs[10].U_F2_U_1_U_S1_add_18_10
                    +       signed     14x14    14                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[10].U_F2_U_S10_add_41_28
  module:add_unsigned_carry_3708_7808
   slow             +       unsigned   8x8x1    9          23.92                          
------------------------------------------------------------------------------------------
   PUs[10].U_F2_U_S10_add_41_28
                    +       unsigned   9x1      9                  41  28 FME_INTER_2.vhd 
   PUs[10].U_F2_U_S10_add_41_16
                    +       unsigned   8x8      9                  41  16 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[11].U_F2_U_1_U_S0_add_18_16
  module:add_signed_carry_198_7819
   slow             +       signed     12x12x1  12        112.32                          
------------------------------------------------------------------------------------------
   PUs[11].U_F2_U_1_U_S0_add_18_16
                    +       signed     12x2     12                 18  16 FME_INTER_2.vhd 
   PUs[11].U_F2_U_1_U_S0_add_18_10
                    +       signed     12x12    12                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[11].U_F2_U_1_U_S1_add_18_16
  module:add_signed_carry_3657_7793
   slow             +       signed     14x14x1  14        109.20                          
------------------------------------------------------------------------------------------
   PUs[11].U_F2_U_1_U_S1_add_18_16
                    +       signed     14x2     14                 18  16 FME_INTER_2.vhd 
   PUs[11].U_F2_U_1_U_S1_add_18_10
                    +       signed     14x14    14                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[11].U_F2_U_S10_add_41_28
  module:add_unsigned_carry_3708_7807
   slow             +       unsigned   8x8x1    9          23.92                          
------------------------------------------------------------------------------------------
   PUs[11].U_F2_U_S10_add_41_28
                    +       unsigned   9x1      9                  41  28 FME_INTER_2.vhd 
   PUs[11].U_F2_U_S10_add_41_16
                    +       unsigned   8x8      9                  41  16 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[12].U_F2_U_1_U_S0_add_18_16
  module:add_signed_carry_198_7818
   slow             +       signed     12x12x1  12        112.32                          
------------------------------------------------------------------------------------------
   PUs[12].U_F2_U_1_U_S0_add_18_16
                    +       signed     12x2     12                 18  16 FME_INTER_2.vhd 
   PUs[12].U_F2_U_1_U_S0_add_18_10
                    +       signed     12x12    12                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[12].U_F2_U_1_U_S1_add_18_16
  module:add_signed_carry_3657_7792
   slow             +       signed     14x14x1  14        109.20                          
------------------------------------------------------------------------------------------
   PUs[12].U_F2_U_1_U_S1_add_18_16
                    +       signed     14x2     14                 18  16 FME_INTER_2.vhd 
   PUs[12].U_F2_U_1_U_S1_add_18_10
                    +       signed     14x14    14                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[12].U_F2_U_S10_add_41_28
  module:add_unsigned_carry_3708_7806
   slow             +       unsigned   8x8x1    9          23.92                          
------------------------------------------------------------------------------------------
   PUs[12].U_F2_U_S10_add_41_28
                    +       unsigned   9x1      9                  41  28 FME_INTER_2.vhd 
   PUs[12].U_F2_U_S10_add_41_16
                    +       unsigned   8x8      9                  41  16 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[13].U_F2_U_1_U_S0_add_18_16
  module:add_signed_carry_198_7817
   slow             +       signed     12x12x1  12        112.32                          
------------------------------------------------------------------------------------------
   PUs[13].U_F2_U_1_U_S0_add_18_16
                    +       signed     12x2     12                 18  16 FME_INTER_2.vhd 
   PUs[13].U_F2_U_1_U_S0_add_18_10
                    +       signed     12x12    12                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[13].U_F2_U_1_U_S1_add_18_16
  module:add_signed_carry_3657_7791
   slow             +       signed     14x14x1  14        109.20                          
------------------------------------------------------------------------------------------
   PUs[13].U_F2_U_1_U_S1_add_18_16
                    +       signed     14x2     14                 18  16 FME_INTER_2.vhd 
   PUs[13].U_F2_U_1_U_S1_add_18_10
                    +       signed     14x14    14                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[13].U_F2_U_S10_add_41_28
  module:add_unsigned_carry_3708_7805
   slow             +       unsigned   8x8x1    9          23.92                          
------------------------------------------------------------------------------------------
   PUs[13].U_F2_U_S10_add_41_28
                    +       unsigned   9x1      9                  41  28 FME_INTER_2.vhd 
   PUs[13].U_F2_U_S10_add_41_16
                    +       unsigned   8x8      9                  41  16 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[14].U_F2_U_1_U_S0_add_18_16
  module:add_signed_carry_198_7816
   slow             +       signed     12x12x1  12        112.32                          
------------------------------------------------------------------------------------------
   PUs[14].U_F2_U_1_U_S0_add_18_16
                    +       signed     12x2     12                 18  16 FME_INTER_2.vhd 
   PUs[14].U_F2_U_1_U_S0_add_18_10
                    +       signed     12x12    12                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[14].U_F2_U_1_U_S1_add_18_16
  module:add_signed_carry_3657_7790
   slow             +       signed     14x14x1  14        109.20                          
------------------------------------------------------------------------------------------
   PUs[14].U_F2_U_1_U_S1_add_18_16
                    +       signed     14x2     14                 18  16 FME_INTER_2.vhd 
   PUs[14].U_F2_U_1_U_S1_add_18_10
                    +       signed     14x14    14                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[14].U_F2_U_S10_add_41_28
  module:add_unsigned_carry_3708_7804
   slow             +       unsigned   8x8x1    9          23.92                          
------------------------------------------------------------------------------------------
   PUs[14].U_F2_U_S10_add_41_28
                    +       unsigned   9x1      9                  41  28 FME_INTER_2.vhd 
   PUs[14].U_F2_U_S10_add_41_16
                    +       unsigned   8x8      9                  41  16 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[15].U_F2_U_1_U_S0_add_18_16
  module:add_signed_carry_198_7815
   slow             +       signed     12x12x1  12        112.32                          
------------------------------------------------------------------------------------------
   PUs[15].U_F2_U_1_U_S0_add_18_16
                    +       signed     12x2     12                 18  16 FME_INTER_2.vhd 
   PUs[15].U_F2_U_1_U_S0_add_18_10
                    +       signed     12x12    12                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[15].U_F2_U_1_U_S1_add_18_16
  module:add_signed_carry_3657_7789
   slow             +       signed     14x14x1  14        109.20                          
------------------------------------------------------------------------------------------
   PUs[15].U_F2_U_1_U_S1_add_18_16
                    +       signed     14x2     14                 18  16 FME_INTER_2.vhd 
   PUs[15].U_F2_U_1_U_S1_add_18_10
                    +       signed     14x14    14                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[15].U_F2_U_S10_add_41_28
  module:add_unsigned_carry_3708_7803
   slow             +       unsigned   8x8x1    9          23.92                          
------------------------------------------------------------------------------------------
   PUs[15].U_F2_U_S10_add_41_28
                    +       unsigned   9x1      9                  41  28 FME_INTER_2.vhd 
   PUs[15].U_F2_U_S10_add_41_16
                    +       unsigned   8x8      9                  41  16 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[16].U_F2_U_1_U_S0_add_18_16
  module:add_signed_carry_198_7814
   slow             +       signed     12x12x1  12        112.32                          
------------------------------------------------------------------------------------------
   PUs[16].U_F2_U_1_U_S0_add_18_16
                    +       signed     12x2     12                 18  16 FME_INTER_2.vhd 
   PUs[16].U_F2_U_1_U_S0_add_18_10
                    +       signed     12x12    12                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[16].U_F2_U_1_U_S1_add_18_16
  module:add_signed_carry_3657_7788
   slow             +       signed     14x14x1  14        109.20                          
------------------------------------------------------------------------------------------
   PUs[16].U_F2_U_1_U_S1_add_18_16
                    +       signed     14x2     14                 18  16 FME_INTER_2.vhd 
   PUs[16].U_F2_U_1_U_S1_add_18_10
                    +       signed     14x14    14                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[16].U_F2_U_S10_add_41_28
  module:add_unsigned_carry_3708_7802
   slow             +       unsigned   8x8x1    9          23.92                          
------------------------------------------------------------------------------------------
   PUs[16].U_F2_U_S10_add_41_28
                    +       unsigned   9x1      9                  41  28 FME_INTER_2.vhd 
   PUs[16].U_F2_U_S10_add_41_16
                    +       unsigned   8x8      9                  41  16 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[1].U_F2_U_1_U_S0_add_18_16
  module:add_signed_carry_198_7829
   slow             +       signed     12x12x1  12        112.32                          
------------------------------------------------------------------------------------------
   PUs[1].U_F2_U_1_U_S0_add_18_16
                    +       signed     12x2     12                 18  16 FME_INTER_2.vhd 
   PUs[1].U_F2_U_1_U_S0_add_18_10
                    +       signed     12x12    12                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[1].U_F2_U_1_U_S1_add_18_16
  module:add_signed_carry_7777
   slow             +       signed     14x14x1  14        109.20                          
------------------------------------------------------------------------------------------
   PUs[1].U_F2_U_1_U_S1_add_18_16
                    +       signed     14x2     14                 18  16 FME_INTER_2.vhd 
   PUs[1].U_F2_U_1_U_S1_add_18_10
                    +       signed     14x14    14                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[1].U_F2_U_S10_add_41_28
  module:add_unsigned_carry_7785
   slow             +       unsigned   8x8x1    9          29.12                          
------------------------------------------------------------------------------------------
   PUs[1].U_F2_U_S10_add_41_28
                    +       unsigned   9x1      9                  41  28 FME_INTER_2.vhd 
   PUs[1].U_F2_U_S10_add_41_16
                    +       unsigned   8x8      9                  41  16 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[2].U_F2_U_1_U_S0_add_18_16
  module:add_signed_carry_198_7828
   slow             +       signed     12x12x1  12        112.32                          
------------------------------------------------------------------------------------------
   PUs[2].U_F2_U_1_U_S0_add_18_16
                    +       signed     12x2     12                 18  16 FME_INTER_2.vhd 
   PUs[2].U_F2_U_1_U_S0_add_18_10
                    +       signed     12x12    12                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[2].U_F2_U_1_U_S1_add_18_16
  module:add_signed_carry_7776
   slow             +       signed     14x14x1  14        109.20                          
------------------------------------------------------------------------------------------
   PUs[2].U_F2_U_1_U_S1_add_18_16
                    +       signed     14x2     14                 18  16 FME_INTER_2.vhd 
   PUs[2].U_F2_U_1_U_S1_add_18_10
                    +       signed     14x14    14                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[2].U_F2_U_S10_add_41_28
  module:add_unsigned_carry_7784
   slow             +       unsigned   8x8x1    9          29.12                          
------------------------------------------------------------------------------------------
   PUs[2].U_F2_U_S10_add_41_28
                    +       unsigned   9x1      9                  41  28 FME_INTER_2.vhd 
   PUs[2].U_F2_U_S10_add_41_16
                    +       unsigned   8x8      9                  41  16 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[3].U_F2_U_1_U_S0_add_18_16
  module:add_signed_carry_198_7827
   slow             +       signed     12x12x1  12        112.32                          
------------------------------------------------------------------------------------------
   PUs[3].U_F2_U_1_U_S0_add_18_16
                    +       signed     12x2     12                 18  16 FME_INTER_2.vhd 
   PUs[3].U_F2_U_1_U_S0_add_18_10
                    +       signed     12x12    12                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[3].U_F2_U_1_U_S1_add_18_16
  module:add_signed_carry_7775
   slow             +       signed     14x14x1  14        109.20                          
------------------------------------------------------------------------------------------
   PUs[3].U_F2_U_1_U_S1_add_18_16
                    +       signed     14x2     14                 18  16 FME_INTER_2.vhd 
   PUs[3].U_F2_U_1_U_S1_add_18_10
                    +       signed     14x14    14                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[3].U_F2_U_S10_add_41_28
  module:add_unsigned_carry_7783
   slow             +       unsigned   8x8x1    9          29.12                          
------------------------------------------------------------------------------------------
   PUs[3].U_F2_U_S10_add_41_28
                    +       unsigned   9x1      9                  41  28 FME_INTER_2.vhd 
   PUs[3].U_F2_U_S10_add_41_16
                    +       unsigned   8x8      9                  41  16 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[4].U_F2_U_1_U_S0_add_18_16
  module:add_signed_carry_198_7826
   slow             +       signed     12x12x1  12        112.32                          
------------------------------------------------------------------------------------------
   PUs[4].U_F2_U_1_U_S0_add_18_16
                    +       signed     12x2     12                 18  16 FME_INTER_2.vhd 
   PUs[4].U_F2_U_1_U_S0_add_18_10
                    +       signed     12x12    12                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[4].U_F2_U_1_U_S1_add_18_16
  module:add_signed_carry_3657
   slow             +       signed     14x14x1  14        109.20                          
------------------------------------------------------------------------------------------
   PUs[4].U_F2_U_1_U_S1_add_18_16
                    +       signed     14x2     14                 18  16 FME_INTER_2.vhd 
   PUs[4].U_F2_U_1_U_S1_add_18_10
                    +       signed     14x14    14                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[4].U_F2_U_S10_add_41_28
  module:add_unsigned_carry_7782
   slow             +       unsigned   8x8x1    9          29.12                          
------------------------------------------------------------------------------------------
   PUs[4].U_F2_U_S10_add_41_28
                    +       unsigned   9x1      9                  41  28 FME_INTER_2.vhd 
   PUs[4].U_F2_U_S10_add_41_16
                    +       unsigned   8x8      9                  41  16 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[5].U_F2_U_1_U_S0_add_18_16
  module:add_signed_carry_198_7825
   slow             +       signed     12x12x1  12        112.32                          
------------------------------------------------------------------------------------------
   PUs[5].U_F2_U_1_U_S0_add_18_16
                    +       signed     12x2     12                 18  16 FME_INTER_2.vhd 
   PUs[5].U_F2_U_1_U_S0_add_18_10
                    +       signed     12x12    12                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[5].U_F2_U_1_U_S1_add_18_16
  module:add_signed_carry_3657_7799
   slow             +       signed     14x14x1  14        109.20                          
------------------------------------------------------------------------------------------
   PUs[5].U_F2_U_1_U_S1_add_18_16
                    +       signed     14x2     14                 18  16 FME_INTER_2.vhd 
   PUs[5].U_F2_U_1_U_S1_add_18_10
                    +       signed     14x14    14                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[5].U_F2_U_S10_add_41_28
  module:add_unsigned_carry_7781
   slow             +       unsigned   8x8x1    9          29.12                          
------------------------------------------------------------------------------------------
   PUs[5].U_F2_U_S10_add_41_28
                    +       unsigned   9x1      9                  41  28 FME_INTER_2.vhd 
   PUs[5].U_F2_U_S10_add_41_16
                    +       unsigned   8x8      9                  41  16 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[6].U_F2_U_1_U_S0_add_18_16
  module:add_signed_carry_198_7824
   slow             +       signed     12x12x1  12        112.32                          
------------------------------------------------------------------------------------------
   PUs[6].U_F2_U_1_U_S0_add_18_16
                    +       signed     12x2     12                 18  16 FME_INTER_2.vhd 
   PUs[6].U_F2_U_1_U_S0_add_18_10
                    +       signed     12x12    12                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[6].U_F2_U_1_U_S1_add_18_16
  module:add_signed_carry_3657_7798
   slow             +       signed     14x14x1  14        109.20                          
------------------------------------------------------------------------------------------
   PUs[6].U_F2_U_1_U_S1_add_18_16
                    +       signed     14x2     14                 18  16 FME_INTER_2.vhd 
   PUs[6].U_F2_U_1_U_S1_add_18_10
                    +       signed     14x14    14                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[6].U_F2_U_S10_add_41_28
  module:add_unsigned_carry_3708
   slow             +       unsigned   8x8x1    9          23.92                          
------------------------------------------------------------------------------------------
   PUs[6].U_F2_U_S10_add_41_28
                    +       unsigned   9x1      9                  41  28 FME_INTER_2.vhd 
   PUs[6].U_F2_U_S10_add_41_16
                    +       unsigned   8x8      9                  41  16 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[7].U_F2_U_1_U_S0_add_18_16
  module:add_signed_carry_198_7823
   slow             +       signed     12x12x1  12        112.32                          
------------------------------------------------------------------------------------------
   PUs[7].U_F2_U_1_U_S0_add_18_16
                    +       signed     12x2     12                 18  16 FME_INTER_2.vhd 
   PUs[7].U_F2_U_1_U_S0_add_18_10
                    +       signed     12x12    12                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[7].U_F2_U_1_U_S1_add_18_16
  module:add_signed_carry_3657_7797
   slow             +       signed     14x14x1  14        109.20                          
------------------------------------------------------------------------------------------
   PUs[7].U_F2_U_1_U_S1_add_18_16
                    +       signed     14x2     14                 18  16 FME_INTER_2.vhd 
   PUs[7].U_F2_U_1_U_S1_add_18_10
                    +       signed     14x14    14                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[7].U_F2_U_S10_add_41_28
  module:add_unsigned_carry_3708_7811
   slow             +       unsigned   8x8x1    9          23.92                          
------------------------------------------------------------------------------------------
   PUs[7].U_F2_U_S10_add_41_28
                    +       unsigned   9x1      9                  41  28 FME_INTER_2.vhd 
   PUs[7].U_F2_U_S10_add_41_16
                    +       unsigned   8x8      9                  41  16 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[8].U_F2_U_1_U_S0_add_18_16
  module:add_signed_carry_198_7822
   slow             +       signed     12x12x1  12        112.32                          
------------------------------------------------------------------------------------------
   PUs[8].U_F2_U_1_U_S0_add_18_16
                    +       signed     12x2     12                 18  16 FME_INTER_2.vhd 
   PUs[8].U_F2_U_1_U_S0_add_18_10
                    +       signed     12x12    12                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[8].U_F2_U_1_U_S1_add_18_16
  module:add_signed_carry_3657_7796
   slow             +       signed     14x14x1  14        109.20                          
------------------------------------------------------------------------------------------
   PUs[8].U_F2_U_1_U_S1_add_18_16
                    +       signed     14x2     14                 18  16 FME_INTER_2.vhd 
   PUs[8].U_F2_U_1_U_S1_add_18_10
                    +       signed     14x14    14                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[8].U_F2_U_S10_add_41_28
  module:add_unsigned_carry_3708_7810
   slow             +       unsigned   8x8x1    9          23.92                          
------------------------------------------------------------------------------------------
   PUs[8].U_F2_U_S10_add_41_28
                    +       unsigned   9x1      9                  41  28 FME_INTER_2.vhd 
   PUs[8].U_F2_U_S10_add_41_16
                    +       unsigned   8x8      9                  41  16 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[9].U_F2_U_1_U_S0_add_18_16
  module:add_signed_carry_198_7821
   slow             +       signed     12x12x1  12        112.32                          
------------------------------------------------------------------------------------------
   PUs[9].U_F2_U_1_U_S0_add_18_16
                    +       signed     12x2     12                 18  16 FME_INTER_2.vhd 
   PUs[9].U_F2_U_1_U_S0_add_18_10
                    +       signed     12x12    12                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[9].U_F2_U_1_U_S1_add_18_16
  module:add_signed_carry_3657_7795
   slow             +       signed     14x14x1  14        109.20                          
------------------------------------------------------------------------------------------
   PUs[9].U_F2_U_1_U_S1_add_18_16
                    +       signed     14x2     14                 18  16 FME_INTER_2.vhd 
   PUs[9].U_F2_U_1_U_S1_add_18_10
                    +       signed     14x14    14                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[9].U_F2_U_S10_add_41_28
  module:add_unsigned_carry_3708_7809
   slow             +       unsigned   8x8x1    9          23.92                          
------------------------------------------------------------------------------------------
   PUs[9].U_F2_U_S10_add_41_28
                    +       unsigned   9x1      9                  41  28 FME_INTER_2.vhd 
   PUs[9].U_F2_U_S10_add_41_16
                    +       unsigned   8x8      9                  41  16 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_0__U_F2_U_S1_add_18_10_groupi
  module:csa_tree_PUs_0__U_F2_U_S1_add_18_10_group_431
   very_fast  csa_and_adder            14x12x16 16        264.16                          
------------------------------------------------------------------------------------------
   PUs[0].U_F2_U_S1_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[0].U_F2_U_S0_add_18_10
                    +       signed     16x14    16                 18  10 FME_INTER_2.vhd 
   PUs[0].U_F2_U_0_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_0__U_F2_U_S21_add_18_10_groupi
  module:csa_tree_PUs_0__U_F2_U_S21_add_18_10_group_429
   very_fast  csa_and_adder            14x12x16 16        264.16                          
------------------------------------------------------------------------------------------
   PUs[0].U_F2_U_S21_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[0].U_F2_U_S20_add_18_10
                    +       signed     14x16    16                 18  10 FME_INTER_2.vhd 
   PUs[0].U_F2_U_1_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_10__U_F2_U_S1_add_18_10_groupi
  module:csa_tree_PUs_10__U_F2_U_S1_add_18_10_group_391
   very_fast  csa_and_adder            14x12x16 16        250.12                          
------------------------------------------------------------------------------------------
   PUs[10].U_F2_U_S1_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[10].U_F2_U_S0_add_18_10
                    +       signed     16x14    16                 18  10 FME_INTER_2.vhd 
   PUs[10].U_F2_U_0_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_10__U_F2_U_S21_add_18_10_groupi
  module:csa_tree_PUs_10__U_F2_U_S21_add_18_10_group_389
   very_fast  csa_and_adder            14x12x16 16        250.12                          
------------------------------------------------------------------------------------------
   PUs[10].U_F2_U_S21_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[10].U_F2_U_S20_add_18_10
                    +       signed     14x16    16                 18  10 FME_INTER_2.vhd 
   PUs[10].U_F2_U_1_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_11__U_F2_U_S1_add_18_10_groupi
  module:csa_tree_PUs_11__U_F2_U_S1_add_18_10_group_387
   very_fast  csa_and_adder            14x12x16 16        250.12                          
------------------------------------------------------------------------------------------
   PUs[11].U_F2_U_S1_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[11].U_F2_U_S0_add_18_10
                    +       signed     16x14    16                 18  10 FME_INTER_2.vhd 
   PUs[11].U_F2_U_0_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_11__U_F2_U_S21_add_18_10_groupi
  module:csa_tree_PUs_11__U_F2_U_S21_add_18_10_group_385
   very_fast  csa_and_adder            14x12x16 16        250.12                          
------------------------------------------------------------------------------------------
   PUs[11].U_F2_U_S21_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[11].U_F2_U_S20_add_18_10
                    +       signed     14x16    16                 18  10 FME_INTER_2.vhd 
   PUs[11].U_F2_U_1_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_12__U_F2_U_S1_add_18_10_groupi
  module:csa_tree_PUs_12__U_F2_U_S1_add_18_10_group_383
   very_fast  csa_and_adder            14x12x16 16        250.12                          
------------------------------------------------------------------------------------------
   PUs[12].U_F2_U_S1_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[12].U_F2_U_S0_add_18_10
                    +       signed     16x14    16                 18  10 FME_INTER_2.vhd 
   PUs[12].U_F2_U_0_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_12__U_F2_U_S21_add_18_10_groupi
  module:csa_tree_PUs_12__U_F2_U_S21_add_18_10_group_381
   very_fast  csa_and_adder            14x12x16 16        250.12                          
------------------------------------------------------------------------------------------
   PUs[12].U_F2_U_S21_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[12].U_F2_U_S20_add_18_10
                    +       signed     14x16    16                 18  10 FME_INTER_2.vhd 
   PUs[12].U_F2_U_1_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_13__U_F2_U_S1_add_18_10_groupi
  module:csa_tree_PUs_13__U_F2_U_S1_add_18_10_group_379
   very_fast  csa_and_adder            14x12x16 16        250.12                          
------------------------------------------------------------------------------------------
   PUs[13].U_F2_U_S1_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[13].U_F2_U_S0_add_18_10
                    +       signed     16x14    16                 18  10 FME_INTER_2.vhd 
   PUs[13].U_F2_U_0_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_13__U_F2_U_S21_add_18_10_groupi
  module:csa_tree_PUs_13__U_F2_U_S21_add_18_10_group_377
   very_fast  csa_and_adder            14x12x16 16        250.12                          
------------------------------------------------------------------------------------------
   PUs[13].U_F2_U_S21_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[13].U_F2_U_S20_add_18_10
                    +       signed     14x16    16                 18  10 FME_INTER_2.vhd 
   PUs[13].U_F2_U_1_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_14__U_F2_U_S1_add_18_10_groupi
  module:csa_tree_PUs_14__U_F2_U_S1_add_18_10_group_375
   very_fast  csa_and_adder            14x12x16 16        250.12                          
------------------------------------------------------------------------------------------
   PUs[14].U_F2_U_S1_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[14].U_F2_U_S0_add_18_10
                    +       signed     16x14    16                 18  10 FME_INTER_2.vhd 
   PUs[14].U_F2_U_0_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_14__U_F2_U_S21_add_18_10_groupi
  module:csa_tree_PUs_14__U_F2_U_S21_add_18_10_group_373
   very_fast  csa_and_adder            14x12x16 16        250.12                          
------------------------------------------------------------------------------------------
   PUs[14].U_F2_U_S21_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[14].U_F2_U_S20_add_18_10
                    +       signed     14x16    16                 18  10 FME_INTER_2.vhd 
   PUs[14].U_F2_U_1_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_15__U_F2_U_S1_add_18_10_groupi
  module:csa_tree_PUs_15__U_F2_U_S1_add_18_10_group_371
   very_fast  csa_and_adder            14x12x16 16        250.12                          
------------------------------------------------------------------------------------------
   PUs[15].U_F2_U_S1_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[15].U_F2_U_S0_add_18_10
                    +       signed     16x14    16                 18  10 FME_INTER_2.vhd 
   PUs[15].U_F2_U_0_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_15__U_F2_U_S21_add_18_10_groupi
  module:csa_tree_PUs_15__U_F2_U_S21_add_18_10_group_369
   very_fast  csa_and_adder            14x12x16 16        250.12                          
------------------------------------------------------------------------------------------
   PUs[15].U_F2_U_S21_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[15].U_F2_U_S20_add_18_10
                    +       signed     14x16    16                 18  10 FME_INTER_2.vhd 
   PUs[15].U_F2_U_1_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_16__U_F2_U_S1_add_18_10_groupi
  module:csa_tree_PUs_16__U_F2_U_S1_add_18_10_group_367
   very_fast  csa_and_adder            14x12x16 16        250.12                          
------------------------------------------------------------------------------------------
   PUs[16].U_F2_U_S1_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[16].U_F2_U_S0_add_18_10
                    +       signed     16x14    16                 18  10 FME_INTER_2.vhd 
   PUs[16].U_F2_U_0_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_16__U_F2_U_S21_add_18_10_groupi
  module:csa_tree_PUs_16__U_F2_U_S21_add_18_10_group_365
   very_fast  csa_and_adder            14x12x16 16        250.12                          
------------------------------------------------------------------------------------------
   PUs[16].U_F2_U_S21_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[16].U_F2_U_S20_add_18_10
                    +       signed     14x16    16                 18  10 FME_INTER_2.vhd 
   PUs[16].U_F2_U_1_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_1__U_F2_U_S1_add_18_10_groupi
  module:csa_tree_PUs_1__U_F2_U_S1_add_18_10_group_427
   very_fast  csa_and_adder            14x12x16 16        264.16                          
------------------------------------------------------------------------------------------
   PUs[1].U_F2_U_S1_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[1].U_F2_U_S0_add_18_10
                    +       signed     16x14    16                 18  10 FME_INTER_2.vhd 
   PUs[1].U_F2_U_0_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_1__U_F2_U_S21_add_18_10_groupi
  module:csa_tree_PUs_1__U_F2_U_S21_add_18_10_group_425
   very_fast  csa_and_adder            14x12x16 16        264.16                          
------------------------------------------------------------------------------------------
   PUs[1].U_F2_U_S21_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[1].U_F2_U_S20_add_18_10
                    +       signed     14x16    16                 18  10 FME_INTER_2.vhd 
   PUs[1].U_F2_U_1_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_2__U_F2_U_S1_add_18_10_groupi
  module:csa_tree_PUs_2__U_F2_U_S1_add_18_10_group_423
   very_fast  csa_and_adder            14x12x16 16        264.16                          
------------------------------------------------------------------------------------------
   PUs[2].U_F2_U_S1_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[2].U_F2_U_S0_add_18_10
                    +       signed     16x14    16                 18  10 FME_INTER_2.vhd 
   PUs[2].U_F2_U_0_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_2__U_F2_U_S21_add_18_10_groupi
  module:csa_tree_PUs_2__U_F2_U_S21_add_18_10_group_421
   very_fast  csa_and_adder            14x12x16 16        264.16                          
------------------------------------------------------------------------------------------
   PUs[2].U_F2_U_S21_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[2].U_F2_U_S20_add_18_10
                    +       signed     14x16    16                 18  10 FME_INTER_2.vhd 
   PUs[2].U_F2_U_1_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_3__U_F2_U_S1_add_18_10_groupi
  module:csa_tree_PUs_3__U_F2_U_S1_add_18_10_group_419
   very_fast  csa_and_adder            14x12x16 16        264.16                          
------------------------------------------------------------------------------------------
   PUs[3].U_F2_U_S1_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[3].U_F2_U_S0_add_18_10
                    +       signed     16x14    16                 18  10 FME_INTER_2.vhd 
   PUs[3].U_F2_U_0_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_3__U_F2_U_S21_add_18_10_groupi
  module:csa_tree_PUs_3__U_F2_U_S21_add_18_10_group_417
   very_fast  csa_and_adder            14x12x16 16        264.16                          
------------------------------------------------------------------------------------------
   PUs[3].U_F2_U_S21_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[3].U_F2_U_S20_add_18_10
                    +       signed     14x16    16                 18  10 FME_INTER_2.vhd 
   PUs[3].U_F2_U_1_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_4__U_F2_U_S1_add_18_10_groupi
  module:csa_tree_PUs_4__U_F2_U_S1_add_18_10_group_415
   very_fast  csa_and_adder            14x12x16 16        264.16                          
------------------------------------------------------------------------------------------
   PUs[4].U_F2_U_S1_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[4].U_F2_U_S0_add_18_10
                    +       signed     16x14    16                 18  10 FME_INTER_2.vhd 
   PUs[4].U_F2_U_0_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_4__U_F2_U_S21_add_18_10_groupi
  module:csa_tree_PUs_4__U_F2_U_S21_add_18_10_group_413
   very_fast  csa_and_adder            14x12x16 16        264.16                          
------------------------------------------------------------------------------------------
   PUs[4].U_F2_U_S21_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[4].U_F2_U_S20_add_18_10
                    +       signed     14x16    16                 18  10 FME_INTER_2.vhd 
   PUs[4].U_F2_U_1_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_5__U_F2_U_S1_add_18_10_groupi
  module:csa_tree_PUs_5__U_F2_U_S1_add_18_10_group_411
   very_fast  csa_and_adder            14x12x16 16        264.16                          
------------------------------------------------------------------------------------------
   PUs[5].U_F2_U_S1_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[5].U_F2_U_S0_add_18_10
                    +       signed     16x14    16                 18  10 FME_INTER_2.vhd 
   PUs[5].U_F2_U_0_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_5__U_F2_U_S21_add_18_10_groupi
  module:csa_tree_PUs_5__U_F2_U_S21_add_18_10_group_409
   very_fast  csa_and_adder            14x12x16 16        250.12                          
------------------------------------------------------------------------------------------
   PUs[5].U_F2_U_S21_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[5].U_F2_U_S20_add_18_10
                    +       signed     14x16    16                 18  10 FME_INTER_2.vhd 
   PUs[5].U_F2_U_1_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_6__U_F2_U_S1_add_18_10_groupi
  module:csa_tree_PUs_6__U_F2_U_S1_add_18_10_group_407
   very_fast  csa_and_adder            14x12x16 16        250.12                          
------------------------------------------------------------------------------------------
   PUs[6].U_F2_U_S1_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[6].U_F2_U_S0_add_18_10
                    +       signed     16x14    16                 18  10 FME_INTER_2.vhd 
   PUs[6].U_F2_U_0_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_6__U_F2_U_S21_add_18_10_groupi
  module:csa_tree_PUs_6__U_F2_U_S21_add_18_10_group_405
   very_fast  csa_and_adder            14x12x16 16        250.12                          
------------------------------------------------------------------------------------------
   PUs[6].U_F2_U_S21_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[6].U_F2_U_S20_add_18_10
                    +       signed     14x16    16                 18  10 FME_INTER_2.vhd 
   PUs[6].U_F2_U_1_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_7__U_F2_U_S1_add_18_10_groupi
  module:csa_tree_PUs_7__U_F2_U_S1_add_18_10_group_403
   very_fast  csa_and_adder            14x12x16 16        250.12                          
------------------------------------------------------------------------------------------
   PUs[7].U_F2_U_S1_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[7].U_F2_U_S0_add_18_10
                    +       signed     16x14    16                 18  10 FME_INTER_2.vhd 
   PUs[7].U_F2_U_0_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_7__U_F2_U_S21_add_18_10_groupi
  module:csa_tree_PUs_7__U_F2_U_S21_add_18_10_group_401
   very_fast  csa_and_adder            14x12x16 16        250.12                          
------------------------------------------------------------------------------------------
   PUs[7].U_F2_U_S21_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[7].U_F2_U_S20_add_18_10
                    +       signed     14x16    16                 18  10 FME_INTER_2.vhd 
   PUs[7].U_F2_U_1_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_8__U_F2_U_S1_add_18_10_groupi
  module:csa_tree_PUs_8__U_F2_U_S1_add_18_10_group_399
   very_fast  csa_and_adder            14x12x16 16        250.12                          
------------------------------------------------------------------------------------------
   PUs[8].U_F2_U_S1_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[8].U_F2_U_S0_add_18_10
                    +       signed     16x14    16                 18  10 FME_INTER_2.vhd 
   PUs[8].U_F2_U_0_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_8__U_F2_U_S21_add_18_10_groupi
  module:csa_tree_PUs_8__U_F2_U_S21_add_18_10_group_397
   very_fast  csa_and_adder            14x12x16 16        250.12                          
------------------------------------------------------------------------------------------
   PUs[8].U_F2_U_S21_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[8].U_F2_U_S20_add_18_10
                    +       signed     14x16    16                 18  10 FME_INTER_2.vhd 
   PUs[8].U_F2_U_1_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_9__U_F2_U_S1_add_18_10_groupi
  module:csa_tree_PUs_9__U_F2_U_S1_add_18_10_group_395
   very_fast  csa_and_adder            14x12x16 16        250.12                          
------------------------------------------------------------------------------------------
   PUs[9].U_F2_U_S1_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[9].U_F2_U_S0_add_18_10
                    +       signed     16x14    16                 18  10 FME_INTER_2.vhd 
   PUs[9].U_F2_U_0_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_9__U_F2_U_S21_add_18_10_groupi
  module:csa_tree_PUs_9__U_F2_U_S21_add_18_10_group_393
   very_fast  csa_and_adder            14x12x16 16        250.12                          
------------------------------------------------------------------------------------------
   PUs[9].U_F2_U_S21_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[9].U_F2_U_S20_add_18_10
                    +       signed     14x16    16                 18  10 FME_INTER_2.vhd 
   PUs[9].U_F2_U_1_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[0].U_clip
  gte_446_34
  module:geq_signed_2160_7681
   slow             >=      signed     11x9     1          13.52  446  34 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[11].U_clip
  gte_446_34
  module:geq_signed_2160_7677
   slow             >=      signed     11x9     1          13.52  446  34 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[12].U_clip
  gte_446_34
  module:geq_signed_2160_7678
   slow             >=      signed     11x9     1          13.52  446  34 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[14].U_clip
  gte_446_34
  module:geq_signed_2160_7679
   slow             >=      signed     11x9     1          13.52  446  34 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[15].U_clip
  gte_446_34
  module:geq_signed_2160_7680
   slow             >=      signed     11x9     1          13.52  446  34 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[17].U_clip_gte_446_34
 module:geq_signed_2160_7682
  slow              >=      signed     11x9     1          13.52  805  11 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[18].U_clip_gte_446_34
 module:geq_signed_2160_7683
  slow              >=      signed     11x9     1          13.52  805  11 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[20].U_clip_gte_446_34
 module:geq_signed_2160_7684
  slow              >=      signed     11x9     1          13.52  805  11 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[21].U_clip_gte_446_34
 module:geq_signed_2160_7685
  slow              >=      signed     11x9     1          13.52  805  11 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[23].U_clip_gte_446_34
 module:geq_signed_2160_7686
  slow              >=      signed     11x9     1          13.52  805  11 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[24].U_clip_gte_446_34
 module:geq_signed_2160_7687
  slow              >=      signed     11x9     1          13.52  805  11 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[26].U_clip_gte_446_34
 module:geq_signed_2160_7688
  slow              >=      signed     11x9     1          13.52  805  11 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[27].U_clip_gte_446_34
 module:geq_signed_2160_7689
  slow              >=      signed     11x9     1          13.52  805  11 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[29].U_clip_gte_446_34
 module:geq_signed_2160_7690
  slow              >=      signed     11x9     1          13.52  805  11 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[2].U_clip
  gte_446_34
  module:geq_signed_2160_7671
   slow             >=      signed     11x9     1          13.52  446  34 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[30].U_clip_gte_446_34
 module:geq_signed_2160_7691
  slow              >=      signed     11x9     1          13.52  805  11 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[32].U_clip_gte_446_34
 module:geq_signed_2160_7692
  slow              >=      signed     11x9     1          13.52  805  11 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[33].U_clip_gte_446_34
 module:geq_signed_2160_7693
  slow              >=      signed     11x9     1          13.52  805  11 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[35].U_clip_gte_446_34
 module:geq_signed_2160_7694
  slow              >=      signed     11x9     1          13.52  805  11 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[36].U_clip_gte_446_34
 module:geq_signed_2160_7695
  slow              >=      signed     11x9     1          13.52  805  11 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[38].U_clip_gte_446_34
 module:geq_signed_2160_7696
  slow              >=      signed     11x9     1          13.52  805  11 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[39].U_clip_gte_446_34
 module:geq_signed_2160_7697
  slow              >=      signed     11x9     1          13.52  805  11 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[3].U_clip
  gte_446_34
  module:geq_signed_2160_7672
   slow             >=      signed     11x9     1          13.52  446  34 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[41].U_clip_gte_446_34
 module:geq_signed_2160_7698
  slow              >=      signed     11x9     1          13.52  805  11 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[42].U_clip_gte_446_34
 module:geq_signed_2160_7699
  slow              >=      signed     11x9     1          13.52  805  11 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[44].U_clip_gte_446_34
 module:geq_signed_2160_7700
  slow              >=      signed     11x9     1          13.52  805  11 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[45].U_clip_gte_446_34
 module:geq_signed_2160_7701
  slow              >=      signed     11x9     1          13.52  805  11 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[47].U_clip_gte_446_34
 module:geq_signed_2160_7702
  slow              >=      signed     11x9     1          13.52  805  11 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[48].U_clip_gte_446_34
 module:geq_signed_2160_7703
  slow              >=      signed     11x9     1          13.52  805  11 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[50].U_clip_gte_446_34
 module:geq_signed_2160
  slow              >=      signed     11x9     1          13.52  805  11 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[5].U_clip
  gte_446_34
  module:geq_signed_2160_7673
   slow             >=      signed     11x9     1          13.52  446  34 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[6].U_clip
  gte_446_34
  module:geq_signed_2160_7674
   slow             >=      signed     11x9     1          13.52  446  34 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[8].U_clip
  gte_446_34
  module:geq_signed_2160_7675
   slow             >=      signed     11x9     1          13.52  446  34 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[9].U_clip
  gte_446_34
  module:geq_signed_2160_7676
   slow             >=      signed     11x9     1          13.52  446  34 FME_INTER_2.vhd 
==========================================================================================

      Type       CellArea Percentage 
-------------------------------------
datapath modules 13665.60      15.44 
external muxes       0.00       0.00 
others           74849.32      84.56 
-------------------------------------
total            88514.92     100.00 

