{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Check/Source/main.v " "Source file: E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Check/Source/main.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1432221128014 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1432221128014 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Check/Source/main.v " "Source file: E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Check/Source/main.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1432221128041 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1432221128041 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Check/Source/main.v " "Source file: E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Check/Source/main.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1432221128069 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1432221128069 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1432221129858 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1432221129858 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 22 01:12:08 2015 " "Processing started: Fri May 22 01:12:08 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1432221129858 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1432221129858 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off check -c check " "Command: quartus_map --read_settings_files=on --write_settings_files=off check -c check" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1432221129858 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1432221130289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/spi_master_uc.v 1 1 " "Found 1 design units, including 1 entities, in source file source/spi_master_uc.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_MASTER_UC " "Found entity 1: SPI_MASTER_UC" {  } { { "Source/SPI_Master_UC.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Check/Source/SPI_Master_UC.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432221130331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432221130331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file source/fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO " "Found entity 1: FIFO" {  } { { "Source/FIFO.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Check/Source/FIFO.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432221130335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432221130335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/hex encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file source/hex encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_encoder " "Found entity 1: hex_encoder" {  } { { "Source/Hex Encoder.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Check/Source/Hex Encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432221130338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432221130338 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "main.v(19) " "Verilog HDL Module Instantiation warning at main.v(19): ignored dangling comma in List of Port Connections" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Check/Source/main.v" 19 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1432221130340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/main.v 1 1 " "Found 1 design units, including 1 entities, in source file source/main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Check/Source/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432221130340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432221130340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkpll.v 1 1 " "Found 1 design units, including 1 entities, in source file clkpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLKPLL " "Found entity 1: CLKPLL" {  } { { "CLKPLL.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Check/CLKPLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432221130344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432221130344 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "CLK_2HZ main.v(46) " "Verilog HDL error at main.v(46): object \"CLK_2HZ\" is not declared" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Check/Source/main.v" 46 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1432221130345 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "446 " "Peak virtual memory: 446 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1432221130477 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri May 22 01:12:10 2015 " "Processing ended: Fri May 22 01:12:10 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1432221130477 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1432221130477 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1432221130477 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1432221130477 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus II Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1432221131087 ""}
