m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/evostrov/Desktop/git/SystemVerilog/HW/HW_1
vHA
Z1 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
!s110 1637088533
!i10b 1
!s100 T^l<W9`I=Gk3_8mlcZ9Ej2
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
IPSfKXd0VTLRk5kJIAXAlc0
Z3 VDg1SIo80bB@j0V0VzS_@n1
S1
R0
w1637088457
8C:/Users/evostrov/Desktop/git/SystemVerilog/HW/HW_1/HA.sv
FC:/Users/evostrov/Desktop/git/SystemVerilog/HW/HW_1/HA.sv
!i122 9
L0 1 11
Z4 OV;L;2020.1;71
r1
!s85 0
31
!s108 1637088533.000000
!s107 C:/Users/evostrov/Desktop/git/SystemVerilog/HW/HW_1/HA.sv|
!s90 -reportprogress|300|-work|work|C:/Users/evostrov/Desktop/git/SystemVerilog/HW/HW_1/HA.sv|
!i113 1
o-work work
Z5 tCvgOpt 0
n@h@a
vHA_tb
R1
!s110 1637088522
!i10b 1
!s100 YDH[5@nkMcjJnmaAPd`PN2
R2
I=D[_gi:?=c_JgQkRSdkZd0
R3
S1
R0
w1636915643
8C:/Users/evostrov/Desktop/git/SystemVerilog/HW/HW_1/HA_tb.sv
FC:/Users/evostrov/Desktop/git/SystemVerilog/HW/HW_1/HA_tb.sv
!i122 8
L0 1 35
R4
r1
!s85 0
31
!s108 1637088522.000000
!s107 C:/Users/evostrov/Desktop/git/SystemVerilog/HW/HW_1/HA_tb.sv|
!s90 -reportprogress|300|C:/Users/evostrov/Desktop/git/SystemVerilog/HW/HW_1/HA_tb.sv|
!i113 1
R5
n@h@a_tb
