INTSTYLE=ise
INFILE=C:\Users\Serefcan\Desktop\Seref\FPGA_Codes\SequentialLogicExample\top.ncd
OUTFILE=C:\Users\Serefcan\Desktop\Seref\FPGA_Codes\SequentialLogicExample\top.bit
FAMILY=Spartan3E
PART=xc3s500e-4fg320
WORKINGDIR=C:\Users\Serefcan\Desktop\Seref\FPGA_Codes\SequentialLogicExample
LICENSE=WebPack
USER_INFO=212351170_0_0_733
