<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from yosys
rc: 1 (means success: 0)
tags: yosys
incdirs: /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/simple
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tools/yosys/tests/simple/mem_arst.v.html" target="file-frame">third_party/tools/yosys/tests/simple/mem_arst.v</a>
defines: 
time_elapsed: 1.352s
ram usage: 36004 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpq4thjef5/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/simple <a href="../../../../third_party/tools/yosys/tests/simple/mem_arst.v.html" target="file-frame">third_party/tools/yosys/tests/simple/mem_arst.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tools/yosys/tests/simple/mem_arst.v.html#l-2" target="file-frame">third_party/tools/yosys/tests/simple/mem_arst.v:2</a>: No timescale set for &#34;MyMem&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tools/yosys/tests/simple/mem_arst.v.html#l-2" target="file-frame">third_party/tools/yosys/tests/simple/mem_arst.v:2</a>: Compile module &#34;work@MyMem&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tools/yosys/tests/simple/mem_arst.v.html#l-2" target="file-frame">third_party/tools/yosys/tests/simple/mem_arst.v:2</a>: Top level module &#34;work@MyMem&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpq4thjef5/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_MyMem
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpq4thjef5/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 69560e94, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1599047454335/work=/usr/local/src/conda/uhdm-integration-0.0_0129_g3867371 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpq4thjef5/yosys-script&#39; --

1. Executing UHDM frontend.
Generating RTLIL representation for module `\work_MyMem&#39;.
verilog-ast&gt; AST_MODULE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem_arst.v.html#l-2" target="file-frame">third_party/tools/yosys/tests/simple/mem_arst.v:2</a>.0-2.0&gt; [0x1f4d240] str=&#39;\work_MyMem&#39;
verilog-ast&gt;   AST_PARAMETER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem_arst.v.html#l-3" target="file-frame">third_party/tools/yosys/tests/simple/mem_arst.v:3</a>.0-3.0&gt; [0x1f5d600] str=&#39;\AddrWidth&#39; basic_prep
verilog-ast&gt;     AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem_arst.v.html#l-3" target="file-frame">third_party/tools/yosys/tests/simple/mem_arst.v:3</a>.0-3.0&gt; [0x1f5d720] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
verilog-ast&gt;   AST_PARAMETER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem_arst.v.html#l-4" target="file-frame">third_party/tools/yosys/tests/simple/mem_arst.v:4</a>.0-4.0&gt; [0x1f5d900] str=&#39;\DataWidth&#39; basic_prep
verilog-ast&gt;     AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem_arst.v.html#l-4" target="file-frame">third_party/tools/yosys/tests/simple/mem_arst.v:4</a>.0-4.0&gt; [0x1f5da20] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
verilog-ast&gt;   AST_PARAMETER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem_arst.v.html#l-13" target="file-frame">third_party/tools/yosys/tests/simple/mem_arst.v:13</a>.0-13.0&gt; [0x1f5dc00] str=&#39;\Size&#39; basic_prep
verilog-ast&gt;     AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem_arst.v.html#l-13" target="file-frame">third_party/tools/yosys/tests/simple/mem_arst.v:13</a>.0-13.0&gt; [0x1f5dd20] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
verilog-ast&gt;   AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem_arst.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/simple/mem_arst.v:6</a>.0-6.0&gt; [0x1f60020] str=&#39;\Reset_n_i&#39; input basic_prep port=7 range=[0:0]
verilog-ast&gt;   AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem_arst.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/simple/mem_arst.v:7</a>.0-7.0&gt; [0x1f601a0] str=&#39;\Clk_i&#39; input basic_prep port=8 range=[0:0]
verilog-ast&gt;   AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem_arst.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/simple/mem_arst.v:8</a>.0-8.0&gt; [0x1f60320] str=&#39;\Addr_i&#39; input basic_prep port=9 range=[3:0]
verilog-ast&gt;     AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem_arst.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/simple/mem_arst.v:8</a>.0-8.0&gt; [0x1f5e320] basic_prep range=[3:0]
verilog-ast&gt;       AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1f5e500] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
verilog-ast&gt;       AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1f5e6c0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
verilog-ast&gt;   AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem_arst.v.html#l-9" target="file-frame">third_party/tools/yosys/tests/simple/mem_arst.v:9</a>.0-9.0&gt; [0x1f60560] str=&#39;\Data_i&#39; input basic_prep port=10 range=[3:0]
verilog-ast&gt;     AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem_arst.v.html#l-9" target="file-frame">third_party/tools/yosys/tests/simple/mem_arst.v:9</a>.0-9.0&gt; [0x1f5e940] basic_prep range=[3:0]
verilog-ast&gt;       AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1f5eb00] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
verilog-ast&gt;       AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1f5ecc0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
verilog-ast&gt;   AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem_arst.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/simple/mem_arst.v:10</a>.0-10.0&gt; [0x1f60760] str=&#39;\Data_o&#39; output reg basic_prep port=11 range=[3:0]
verilog-ast&gt;     AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem_arst.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/simple/mem_arst.v:10</a>.0-10.0&gt; [0x1f5ef40] basic_prep range=[3:0]
verilog-ast&gt;       AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1f5f100] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
verilog-ast&gt;       AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1f5f2c0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
verilog-ast&gt;   AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem_arst.v.html#l-11" target="file-frame">third_party/tools/yosys/tests/simple/mem_arst.v:11</a>.0-11.0&gt; [0x1f60960] str=&#39;\WR_i&#39; input basic_prep port=12 range=[0:0]
verilog-ast&gt;   AST_MEMORY &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem_arst.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/simple/mem_arst.v:16</a>.0-16.0&gt; [0x1f5f5a0] str=&#39;\Mem&#39; basic_prep
verilog-ast&gt;     AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem_arst.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/simple/mem_arst.v:16</a>.0-16.0&gt; [0x1f5f6e0] basic_prep range=[3:0]
verilog-ast&gt;       AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1f5f8e0] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
verilog-ast&gt;       AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1f5faa0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
verilog-ast&gt;     AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem_arst.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/simple/mem_arst.v:16</a>.0-16.0&gt; [0x1f5fc00] basic_prep range=[1:0]
verilog-ast&gt;       AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1f5fd20] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
verilog-ast&gt;       AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1f5fec0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
verilog-ast&gt;   AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem_arst.v.html#l-18" target="file-frame">third_party/tools/yosys/tests/simple/mem_arst.v:18</a>.0-18.0&gt; [0x1f60b00 -&gt; 0x1f695e0] str=&#39;\i&#39; basic_prep
verilog-ast&gt;   AST_ALWAYS &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem_arst.v.html#l-20" target="file-frame">third_party/tools/yosys/tests/simple/mem_arst.v:20</a>.0-20.0&gt; [0x1f500e0]
verilog-ast&gt;     AST_NEGEDGE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem_arst.v.html#l-20" target="file-frame">third_party/tools/yosys/tests/simple/mem_arst.v:20</a>.0-20.0&gt; [0x1f505c0] basic_prep
verilog-ast&gt;       AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem_arst.v.html#l-20" target="file-frame">third_party/tools/yosys/tests/simple/mem_arst.v:20</a>.0-20.0&gt; [0x1f507c0 -&gt; 0x1f60020] str=&#39;\Reset_n_i&#39; basic_prep
verilog-ast&gt;     AST_POSEDGE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem_arst.v.html#l-20" target="file-frame">third_party/tools/yosys/tests/simple/mem_arst.v:20</a>.0-20.0&gt; [0x1f509e0] basic_prep
verilog-ast&gt;       AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem_arst.v.html#l-20" target="file-frame">third_party/tools/yosys/tests/simple/mem_arst.v:20</a>.0-20.0&gt; [0x1f50b40 -&gt; 0x1f601a0] str=&#39;\Clk_i&#39; basic_prep
verilog-ast&gt;     AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1f52580] reg basic_prep range=[0:0]
verilog-ast&gt;     AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem_arst.v.html#l-20" target="file-frame">third_party/tools/yosys/tests/simple/mem_arst.v:20</a>.0-20.0&gt; [0x1f50380]
verilog-ast&gt;       AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem_arst.v.html#l-21" target="file-frame">third_party/tools/yosys/tests/simple/mem_arst.v:21</a>.0-21.0&gt; [0x1f50d60]
verilog-ast&gt;         AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem_arst.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/simple/mem_arst.v:22</a>.0-22.0&gt; [0x1f50e80]
verilog-ast&gt;           AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1f51000]
verilog-ast&gt;             AST_LOGIC_NOT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem_arst.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/simple/mem_arst.v:22</a>.0-22.0&gt; [0x1f51140] basic_prep
verilog-ast&gt;               AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem_arst.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/simple/mem_arst.v:22</a>.0-22.0&gt; [0x1f51340 -&gt; 0x1f60020] str=&#39;\Reset_n_i&#39; basic_prep
verilog-ast&gt;             AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1f51560]
verilog-ast&gt;               AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1f51680] bits=&#39;1&#39;(1) basic_prep range=[0:0] int=1
verilog-ast&gt;               AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1f5b3c0]
verilog-ast&gt;                 AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem_arst.v.html#l-23" target="file-frame">third_party/tools/yosys/tests/simple/mem_arst.v:23</a>.0-23.0&gt; [0x1f517a0]
verilog-ast&gt;                   AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem_arst.v.html#l-24" target="file-frame">third_party/tools/yosys/tests/simple/mem_arst.v:24</a>.0-24.0&gt; [0x1f51940] basic_prep
verilog-ast&gt;                     AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem_arst.v.html#l-24" target="file-frame">third_party/tools/yosys/tests/simple/mem_arst.v:24</a>.0-24.0&gt; [0x1f51b40 -&gt; 0x1f60760] str=&#39;\Data_o&#39; basic_prep
verilog-ast&gt;                     AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1f51de0] bits=&#39;xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx&#39;(32) basic_prep range=[31:0]
verilog-ast&gt;                   AST_FOR &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem_arst.v.html#l-25" target="file-frame">third_party/tools/yosys/tests/simple/mem_arst.v:25</a>.0-25.0&gt; [0x1f51f00]
verilog-ast&gt;                     AST_ASSIGN_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1f52040]
verilog-ast&gt;                       AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem_arst.v.html#l-25" target="file-frame">third_party/tools/yosys/tests/simple/mem_arst.v:25</a>.0-25.0&gt; [0x1f521e0] basic_prep range=[0:0]
verilog-ast&gt;                       AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1f52420] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
verilog-ast&gt;                     AST_LT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem_arst.v.html#l-25" target="file-frame">third_party/tools/yosys/tests/simple/mem_arst.v:25</a>.0-25.0&gt; [0x1f59bb0]
verilog-ast&gt;                       AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem_arst.v.html#l-25" target="file-frame">third_party/tools/yosys/tests/simple/mem_arst.v:25</a>.0-25.0&gt; [0x1f59cd0] str=&#39;\i&#39;
verilog-ast&gt;                       AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem_arst.v.html#l-25" target="file-frame">third_party/tools/yosys/tests/simple/mem_arst.v:25</a>.0-25.0&gt; [0x1f59df0] str=&#39;\Size&#39;
verilog-ast&gt;                     AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem_arst.v.html#l-25" target="file-frame">third_party/tools/yosys/tests/simple/mem_arst.v:25</a>.0-25.0&gt; [0x1f59f10]
verilog-ast&gt;                       AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem_arst.v.html#l-25" target="file-frame">third_party/tools/yosys/tests/simple/mem_arst.v:25</a>.0-25.0&gt; [0x1f5a030] str=&#39;\i&#39;
verilog-ast&gt;                       AST_ADD &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem_arst.v.html#l-25" target="file-frame">third_party/tools/yosys/tests/simple/mem_arst.v:25</a>.0-25.0&gt; [0x1f5a250]
verilog-ast&gt;                         AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem_arst.v.html#l-25" target="file-frame">third_party/tools/yosys/tests/simple/mem_arst.v:25</a>.0-25.0&gt; [0x1f5a410] str=&#39;\i&#39;
verilog-ast&gt;                         AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1f5a650] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
verilog-ast&gt;                     AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1f5b2a0]
verilog-ast&gt;                       AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem_arst.v.html#l-26" target="file-frame">third_party/tools/yosys/tests/simple/mem_arst.v:26</a>.0-26.0&gt; [0x1f5a7b0]
verilog-ast&gt;                         AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem_arst.v.html#l-27" target="file-frame">third_party/tools/yosys/tests/simple/mem_arst.v:27</a>.0-27.0&gt; [0x1f5a8d0]
verilog-ast&gt;                           AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem_arst.v.html#l-27" target="file-frame">third_party/tools/yosys/tests/simple/mem_arst.v:27</a>.0-27.0&gt; [0x1f50200] str=&#39;\Mem&#39;
verilog-ast&gt;                             AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem_arst.v.html#l-27" target="file-frame">third_party/tools/yosys/tests/simple/mem_arst.v:27</a>.0-27.0&gt; [0x1f5afa0]
verilog-ast&gt;                               AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem_arst.v.html#l-27" target="file-frame">third_party/tools/yosys/tests/simple/mem_arst.v:27</a>.0-27.0&gt; [0x1f5ada0] str=&#39;\i&#39;
verilog-ast&gt;                           AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1f5b160] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
verilog-ast&gt;             AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1f5b4e0]
verilog-ast&gt;               AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1f5b600]
verilog-ast&gt;               AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1f5d3c0]
verilog-ast&gt;                 AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem_arst.v.html#l-31" target="file-frame">third_party/tools/yosys/tests/simple/mem_arst.v:31</a>.0-31.0&gt; [0x1f5b720]
verilog-ast&gt;                   AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem_arst.v.html#l-32" target="file-frame">third_party/tools/yosys/tests/simple/mem_arst.v:32</a>.0-32.0&gt; [0x1f5b840]
verilog-ast&gt;                     AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem_arst.v.html#l-32" target="file-frame">third_party/tools/yosys/tests/simple/mem_arst.v:32</a>.0-32.0&gt; [0x1f5b9c0] str=&#39;\Data_o&#39;
verilog-ast&gt;                     AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem_arst.v.html#l-32" target="file-frame">third_party/tools/yosys/tests/simple/mem_arst.v:32</a>.0-32.0&gt; [0x1f5bba0] str=&#39;\Mem&#39;
verilog-ast&gt;                       AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem_arst.v.html#l-32" target="file-frame">third_party/tools/yosys/tests/simple/mem_arst.v:32</a>.0-32.0&gt; [0x1f5bf20]
verilog-ast&gt;                         AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem_arst.v.html#l-32" target="file-frame">third_party/tools/yosys/tests/simple/mem_arst.v:32</a>.0-32.0&gt; [0x1f5bd20] str=&#39;\Addr_i&#39;
verilog-ast&gt;                   AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem_arst.v.html#l-33" target="file-frame">third_party/tools/yosys/tests/simple/mem_arst.v:33</a>.0-33.0&gt; [0x1f5c0e0]
verilog-ast&gt;                     AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1f5c200]
verilog-ast&gt;                       AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem_arst.v.html#l-33" target="file-frame">third_party/tools/yosys/tests/simple/mem_arst.v:33</a>.0-33.0&gt; [0x1f5c320] str=&#39;\WR_i&#39;
verilog-ast&gt;                       AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1f5c520]
verilog-ast&gt;                         AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1f5c640] bits=&#39;1&#39;(1) range=[0:0] int=1
verilog-ast&gt;                         AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1f5d2a0]
verilog-ast&gt;                           AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem_arst.v.html#l-34" target="file-frame">third_party/tools/yosys/tests/simple/mem_arst.v:34</a>.0-34.0&gt; [0x1f5c7a0]
verilog-ast&gt;                             AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem_arst.v.html#l-35" target="file-frame">third_party/tools/yosys/tests/simple/mem_arst.v:35</a>.0-35.0&gt; [0x1f5c960]
verilog-ast&gt;                               AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem_arst.v.html#l-35" target="file-frame">third_party/tools/yosys/tests/simple/mem_arst.v:35</a>.0-35.0&gt; [0x1f5cb60] str=&#39;\Mem&#39;
verilog-ast&gt;                                 AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem_arst.v.html#l-35" target="file-frame">third_party/tools/yosys/tests/simple/mem_arst.v:35</a>.0-35.0&gt; [0x1f5cf60]
verilog-ast&gt;                                   AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem_arst.v.html#l-35" target="file-frame">third_party/tools/yosys/tests/simple/mem_arst.v:35</a>.0-35.0&gt; [0x1f5cd60] str=&#39;\Addr_i&#39;
verilog-ast&gt;                               AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem_arst.v.html#l-35" target="file-frame">third_party/tools/yosys/tests/simple/mem_arst.v:35</a>.0-35.0&gt; [0x1f5d120] str=&#39;\Data_i&#39;
verilog-ast&gt;   AST_AUTOWIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/mem_arst.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/simple/mem_arst.v:0</a>.0-0.0&gt; [0x1f695e0] str=&#39;\i&#39;
<a href="../../../../third_party/tools/yosys/tests/simple/mem_arst.v.html#l-25" target="file-frame">third_party/tools/yosys/tests/simple/mem_arst.v:25</a>: ERROR: Don&#39;t know how to detect sign and width for AST_WIRE node!

</pre>
</body>