/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [5:0] _00_;
  wire [2:0] celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  wire [2:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [16:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [16:0] celloutsig_0_19z;
  wire [5:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [3:0] celloutsig_0_22z;
  wire [12:0] celloutsig_0_24z;
  wire celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire [6:0] celloutsig_0_35z;
  wire [11:0] celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire [10:0] celloutsig_0_4z;
  wire [8:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [8:0] celloutsig_1_0z;
  wire [5:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [23:0] celloutsig_1_7z;
  wire [28:0] celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = ~((in_data[66] | celloutsig_0_2z) & (celloutsig_0_1z[5] | 1'h1));
  assign celloutsig_1_5z = ~((celloutsig_1_0z[8] | celloutsig_1_4z[5]) & (in_data[108] | celloutsig_1_2z));
  assign celloutsig_0_20z = ~((celloutsig_0_4z[7] | celloutsig_0_10z[0]) & (1'h0 | celloutsig_0_8z));
  assign celloutsig_0_2z = ~((1'h1 | in_data[25]) & (in_data[46] | in_data[90]));
  assign celloutsig_0_27z = ~((celloutsig_0_2z | celloutsig_0_3z) & (celloutsig_0_22z[0] | celloutsig_0_5z[3]));
  assign celloutsig_1_1z = ~(in_data[130] ^ celloutsig_1_0z[8]);
  assign celloutsig_1_3z = ~(celloutsig_1_0z[4] ^ celloutsig_1_0z[3]);
  assign celloutsig_1_6z = ~(celloutsig_1_3z ^ celloutsig_1_0z[7]);
  assign celloutsig_1_14z = ~(celloutsig_1_7z[12] ^ celloutsig_1_7z[2]);
  assign celloutsig_0_7z = ~(celloutsig_0_0z[2] ^ celloutsig_0_3z);
  reg [18:0] _11_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _11_ <= 19'h00000;
    else _11_ <= { celloutsig_0_24z, celloutsig_0_22z, celloutsig_0_17z, celloutsig_0_9z };
  assign out_data[18:0] = _11_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _00_ <= 6'h00;
    else _00_ <= { celloutsig_1_7z[3], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_0_4z = { in_data[42:36], celloutsig_0_2z, celloutsig_0_0z } / { 1'h1, in_data[5:0], celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_1_18z = ! celloutsig_1_8z[13:10];
  assign celloutsig_1_19z = ! { celloutsig_1_0z[5:4], celloutsig_1_5z, celloutsig_1_13z, celloutsig_1_6z, celloutsig_1_14z };
  assign celloutsig_0_9z = ! { celloutsig_0_5z[7:1], celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_8z };
  assign celloutsig_0_17z = ! { celloutsig_0_11z[4], celloutsig_0_10z[1:0] };
  assign celloutsig_1_2z = celloutsig_1_0z[6:1] < celloutsig_1_0z[6:1];
  assign celloutsig_1_13z = celloutsig_1_8z[23:1] < { celloutsig_1_4z[2:1], celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_12z, celloutsig_1_6z, celloutsig_1_12z, _00_ };
  assign celloutsig_0_8z = { in_data[30:20], celloutsig_0_6z } < { celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_1z[5:3], 3'h7, celloutsig_0_7z, celloutsig_0_0z };
  assign celloutsig_0_18z = { celloutsig_0_10z[3:1], celloutsig_0_16z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_7z } < { in_data[44:41], celloutsig_0_0z, celloutsig_0_16z };
  assign celloutsig_0_21z = celloutsig_0_15z[14:11] < { in_data[73], celloutsig_0_13z };
  assign celloutsig_0_24z = celloutsig_0_18z ? { celloutsig_0_19z[8:4], celloutsig_0_21z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_22z, celloutsig_0_17z } : { celloutsig_0_15z[13:2], celloutsig_0_6z };
  assign celloutsig_0_0z = ~ in_data[10:8];
  assign celloutsig_1_0z = ~ in_data[184:176];
  assign celloutsig_0_22z = ~ celloutsig_0_10z;
  assign celloutsig_0_6z = ~^ { celloutsig_0_1z[4], celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_0_14z = ^ { celloutsig_0_5z[1:0], 1'h0, celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_6z };
  assign celloutsig_0_16z = ^ { celloutsig_0_4z[8:0], celloutsig_0_2z };
  assign celloutsig_0_32z = ^ celloutsig_0_22z;
  assign celloutsig_0_37z = { celloutsig_0_4z[5:3], celloutsig_0_7z, 1'h0, celloutsig_0_32z, celloutsig_0_27z, celloutsig_0_21z, 1'h0, celloutsig_0_18z, celloutsig_0_20z, celloutsig_0_3z } <<< { celloutsig_0_32z, celloutsig_0_20z, celloutsig_0_0z, celloutsig_0_35z };
  assign celloutsig_1_4z = celloutsig_1_0z[5:0] <<< { celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_7z = { in_data[119:105], celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_5z } <<< { in_data[155:147], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_0_13z = celloutsig_0_5z[7:5] <<< { celloutsig_0_10z[0], celloutsig_0_11z[1:0] };
  assign celloutsig_0_19z = { celloutsig_0_15z[9:1], celloutsig_0_10z, celloutsig_0_10z } <<< { celloutsig_0_4z[10:1], celloutsig_0_11z[5:4], celloutsig_0_10z[1:0], celloutsig_0_11z[1:0], celloutsig_0_14z };
  assign celloutsig_0_35z = { celloutsig_0_18z, celloutsig_0_1z[5:3], 3'h7 } - celloutsig_0_5z[6:0];
  assign celloutsig_1_8z = { in_data[130:105], celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_1z } - { in_data[129:116], celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_0_5z = { celloutsig_0_4z[10:7], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_2z } - celloutsig_0_4z[8:0];
  assign celloutsig_0_10z = { celloutsig_0_1z[4:3], 1'h1, celloutsig_0_3z } - { celloutsig_0_6z, celloutsig_0_0z };
  assign celloutsig_1_12z = { in_data[146:143], celloutsig_1_5z, celloutsig_1_5z } ~^ celloutsig_1_0z[5:0];
  assign celloutsig_0_15z = { in_data[31:20], celloutsig_0_14z, celloutsig_0_0z, celloutsig_0_2z } ~^ in_data[62:46];
  assign celloutsig_0_1z[5:3] = celloutsig_0_0z ~^ in_data[27:25];
  assign { celloutsig_0_11z[5:4], celloutsig_0_11z[0], celloutsig_0_11z[1] } = { celloutsig_0_1z[4:3], celloutsig_0_3z, celloutsig_0_3z } ~^ { celloutsig_0_10z[3:2], celloutsig_0_6z, celloutsig_0_2z };
  assign celloutsig_0_11z[3:2] = celloutsig_0_10z[1:0];
  assign celloutsig_0_1z[2:0] = 3'h7;
  assign { out_data[128], out_data[96], out_data[43:32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_37z };
endmodule
