$date
	Sat Oct 22 20:57:49 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#523960
b11000 !
1"
#523962
b11000 &
b11000 %
1$
#523963
0"
#523966
b1100 &
b1100 %
#523970
b110 &
b110 %
#523974
b11 &
b11 %
#523978
b1010 &
b1010 %
#523982
b101 &
b101 %
#523986
b10000 &
b10000 %
#523990
b1000 &
b1000 %
#523994
b100 &
b100 %
#523998
b10 &
b10 %
#524002
b1 &
b1 %
1#
#524006
b0 &
0#
b0 %
0$
#1516027
b10 !
1"
#1516030
b10 &
b10 %
1$
#1516031
0"
#1516034
b1 &
b1 %
1#
#1516038
b0 &
0#
b0 %
0$
#2538719
b111 !
1"
#2538722
b111 &
b111 %
1$
#2538723
0"
#2538726
b10110 &
b10110 %
#2538730
b1011 &
b1011 %
#2538734
b100010 &
b100010 %
#2538738
b10001 &
b10001 %
#2538742
b110100 &
b110100 %
#2538746
b11010 &
b11010 %
#2538750
b1101 &
b1101 %
#2538754
b101000 &
b101000 %
#2538758
b10100 &
b10100 %
#2538762
b1010 &
b1010 %
#2538766
b101 &
b101 %
#2538770
b10000 &
b10000 %
#2538774
b1000 &
b1000 %
#2538778
b100 &
b100 %
#2538782
b10 &
b10 %
#2538786
b1 &
b1 %
1#
#2538790
b0 &
0#
b0 %
0$
#4500012
