--------------------------------------------------------------------------------
Release 13.2 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml calc_project_top.twx calc_project_top.ncd -o
calc_project_top.twr calc_project_top.pcf

Design file:              calc_project_top.ncd
Physical constraint file: calc_project_top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.19 2011-06-20)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;

 4380 paths analyzed, 1561 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.293ns.
--------------------------------------------------------------------------------

Paths for end point core_uut/textOut_171 (SLICE_X17Y16.B1), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.707ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core_uut/state_FSM_FFd7 (FF)
  Destination:          core_uut/textOut_171 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.241ns (Levels of Logic = 2)
  Clock Path Skew:      -0.017ns (0.337 - 0.354)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: core_uut/state_FSM_FFd7 to core_uut/textOut_171
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y22.AQ      Tcko                  0.447   core_uut/state_FSM_FFd10
                                                       core_uut/state_FSM_FFd7
    SLICE_X17Y20.D1      net (fanout=68)       1.506   core_uut/state_FSM_FFd7
    SLICE_X17Y20.D       Tilo                  0.259   N133
                                                       core_uut/state[14]_GND_2_o_select_50_OUT<86>_SW0
    SLICE_X17Y16.B1      net (fanout=2)        1.707   N133
    SLICE_X17Y16.CLK     Tas                   0.322   core_uut/textOut<176>
                                                       core_uut/state[14]_GND_2_o_select_50_OUT<86>
                                                       core_uut/textOut_171
    -------------------------------------------------  ---------------------------
    Total                                      4.241ns (1.028ns logic, 3.213ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.891ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core_uut/add_uut/textOut_12 (FF)
  Destination:          core_uut/textOut_171 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.052ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.337 - 0.359)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: core_uut/add_uut/textOut_12 to core_uut/textOut_171
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y20.DMUX    Tshcko                0.488   core_uut/add_uut/done
                                                       core_uut/add_uut/textOut_12
    SLICE_X17Y20.D2      net (fanout=3)        1.276   core_uut/add_uut/textOut<12>
    SLICE_X17Y20.D       Tilo                  0.259   N133
                                                       core_uut/state[14]_GND_2_o_select_50_OUT<86>_SW0
    SLICE_X17Y16.B1      net (fanout=2)        1.707   N133
    SLICE_X17Y16.CLK     Tas                   0.322   core_uut/textOut<176>
                                                       core_uut/state[14]_GND_2_o_select_50_OUT<86>
                                                       core_uut/textOut_171
    -------------------------------------------------  ---------------------------
    Total                                      4.052ns (1.069ns logic, 2.983ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.063ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core_uut/state_FSM_FFd12 (FF)
  Destination:          core_uut/textOut_171 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.890ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.337 - 0.349)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: core_uut/state_FSM_FFd12 to core_uut/textOut_171
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y22.BMUX    Tshcko                0.455   core_uut/state_FSM_FFd2
                                                       core_uut/state_FSM_FFd12
    SLICE_X17Y20.D3      net (fanout=23)       1.147   core_uut/state_FSM_FFd12
    SLICE_X17Y20.D       Tilo                  0.259   N133
                                                       core_uut/state[14]_GND_2_o_select_50_OUT<86>_SW0
    SLICE_X17Y16.B1      net (fanout=2)        1.707   N133
    SLICE_X17Y16.CLK     Tas                   0.322   core_uut/textOut<176>
                                                       core_uut/state[14]_GND_2_o_select_50_OUT<86>
                                                       core_uut/textOut_171
    -------------------------------------------------  ---------------------------
    Total                                      3.890ns (1.036ns logic, 2.854ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------

Paths for end point core_uut/state_FSM_FFd12 (SLICE_X20Y22.B4), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.824ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ee201_debouncer_R/state_FSM_FFd2 (FF)
  Destination:          core_uut/state_FSM_FFd12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.113ns (Levels of Logic = 2)
  Clock Path Skew:      -0.028ns (0.417 - 0.445)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ee201_debouncer_R/state_FSM_FFd2 to core_uut/state_FSM_FFd12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y58.CQ      Tcko                  0.447   ee201_debouncer_R/state_FSM_FFd3
                                                       ee201_debouncer_R/state_FSM_FFd2
    SLICE_X20Y22.A4      net (fanout=10)       2.869   ee201_debouncer_R/state_FSM_FFd2
    SLICE_X20Y22.A       Tilo                  0.205   core_uut/state_FSM_FFd2
                                                       core_uut/state_FSM_FFd12-In1
    SLICE_X20Y22.B4      net (fanout=1)        0.379   core_uut/state_FSM_FFd12-In1
    SLICE_X20Y22.CLK     Tas                   0.213   core_uut/state_FSM_FFd2
                                                       core_uut/state_FSM_FFd12-In2
                                                       core_uut/state_FSM_FFd12
    -------------------------------------------------  ---------------------------
    Total                                      4.113ns (0.865ns logic, 3.248ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.941ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ee201_debouncer_L/state_FSM_FFd2 (FF)
  Destination:          core_uut/state_FSM_FFd12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.958ns (Levels of Logic = 2)
  Clock Path Skew:      -0.066ns (0.417 - 0.483)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ee201_debouncer_L/state_FSM_FFd2 to core_uut/state_FSM_FFd12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y50.CQ       Tcko                  0.408   ee201_debouncer_L/state_FSM_FFd3
                                                       ee201_debouncer_L/state_FSM_FFd2
    SLICE_X20Y22.A3      net (fanout=10)       2.753   ee201_debouncer_L/state_FSM_FFd2
    SLICE_X20Y22.A       Tilo                  0.205   core_uut/state_FSM_FFd2
                                                       core_uut/state_FSM_FFd12-In1
    SLICE_X20Y22.B4      net (fanout=1)        0.379   core_uut/state_FSM_FFd12-In1
    SLICE_X20Y22.CLK     Tas                   0.213   core_uut/state_FSM_FFd2
                                                       core_uut/state_FSM_FFd12-In2
                                                       core_uut/state_FSM_FFd12
    -------------------------------------------------  ---------------------------
    Total                                      3.958ns (0.826ns logic, 3.132ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.965ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core_uut/state_FSM_FFd12 (FF)
  Destination:          core_uut/state_FSM_FFd12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.000ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: core_uut/state_FSM_FFd12 to core_uut/state_FSM_FFd12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y22.BMUX    Tshcko                0.455   core_uut/state_FSM_FFd2
                                                       core_uut/state_FSM_FFd12
    SLICE_X20Y22.A6      net (fanout=23)       0.748   core_uut/state_FSM_FFd12
    SLICE_X20Y22.A       Tilo                  0.205   core_uut/state_FSM_FFd2
                                                       core_uut/state_FSM_FFd12-In1
    SLICE_X20Y22.B4      net (fanout=1)        0.379   core_uut/state_FSM_FFd12-In1
    SLICE_X20Y22.CLK     Tas                   0.213   core_uut/state_FSM_FFd2
                                                       core_uut/state_FSM_FFd12-In2
                                                       core_uut/state_FSM_FFd12
    -------------------------------------------------  ---------------------------
    Total                                      2.000ns (0.873ns logic, 1.127ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------

Paths for end point core_uut/state_FSM_FFd8 (SLICE_X23Y23.B5), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.831ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ee201_debouncer_L/state_FSM_FFd2 (FF)
  Destination:          core_uut/state_FSM_FFd8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.070ns (Levels of Logic = 2)
  Clock Path Skew:      -0.064ns (0.419 - 0.483)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ee201_debouncer_L/state_FSM_FFd2 to core_uut/state_FSM_FFd8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y50.CQ       Tcko                  0.408   ee201_debouncer_L/state_FSM_FFd3
                                                       ee201_debouncer_L/state_FSM_FFd2
    SLICE_X21Y23.C3      net (fanout=10)       2.745   ee201_debouncer_L/state_FSM_FFd2
    SLICE_X21Y23.CMUX    Tilo                  0.313   core_uut/state_FSM_FFd6
                                                       core_uut/state_FSM_FFd8-In_SW0
    SLICE_X23Y23.B5      net (fanout=1)        0.377   N11
    SLICE_X23Y23.CLK     Tas                   0.227   core_uut/state_FSM_FFd14
                                                       core_uut/state_FSM_FFd8-In
                                                       core_uut/state_FSM_FFd8
    -------------------------------------------------  ---------------------------
    Total                                      4.070ns (0.948ns logic, 3.122ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.992ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ee201_debouncer_R/state_FSM_FFd2 (FF)
  Destination:          core_uut/state_FSM_FFd8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.947ns (Levels of Logic = 2)
  Clock Path Skew:      -0.026ns (0.419 - 0.445)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ee201_debouncer_R/state_FSM_FFd2 to core_uut/state_FSM_FFd8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y58.CQ      Tcko                  0.447   ee201_debouncer_R/state_FSM_FFd3
                                                       ee201_debouncer_R/state_FSM_FFd2
    SLICE_X21Y23.C5      net (fanout=10)       2.583   ee201_debouncer_R/state_FSM_FFd2
    SLICE_X21Y23.CMUX    Tilo                  0.313   core_uut/state_FSM_FFd6
                                                       core_uut/state_FSM_FFd8-In_SW0
    SLICE_X23Y23.B5      net (fanout=1)        0.377   N11
    SLICE_X23Y23.CLK     Tas                   0.227   core_uut/state_FSM_FFd14
                                                       core_uut/state_FSM_FFd8-In
                                                       core_uut/state_FSM_FFd8
    -------------------------------------------------  ---------------------------
    Total                                      3.947ns (0.987ns logic, 2.960ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.729ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core_uut/state_FSM_FFd8 (FF)
  Destination:          core_uut/state_FSM_FFd8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.236ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: core_uut/state_FSM_FFd8 to core_uut/state_FSM_FFd8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y23.BMUX    Tshcko                0.461   core_uut/state_FSM_FFd14
                                                       core_uut/state_FSM_FFd8
    SLICE_X21Y23.C1      net (fanout=59)       0.858   core_uut/state_FSM_FFd8
    SLICE_X21Y23.CMUX    Tilo                  0.313   core_uut/state_FSM_FFd6
                                                       core_uut/state_FSM_FFd8-In_SW0
    SLICE_X23Y23.B5      net (fanout=1)        0.377   N11
    SLICE_X23Y23.CLK     Tas                   0.227   core_uut/state_FSM_FFd14
                                                       core_uut/state_FSM_FFd8-In
                                                       core_uut/state_FSM_FFd8
    -------------------------------------------------  ---------------------------
    Total                                      2.236ns (1.001ns logic, 1.235ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ee201_debouncer_R/debounce_count_8 (SLICE_X16Y60.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.411ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ee201_debouncer_R/debounce_count_8 (FF)
  Destination:          ee201_debouncer_R/debounce_count_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.411ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         board_clk rising at 10.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ee201_debouncer_R/debounce_count_8 to ee201_debouncer_R/debounce_count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y60.AQ      Tcko                  0.200   ee201_debouncer_R/MCEN_count<3>
                                                       ee201_debouncer_R/debounce_count_8
    SLICE_X16Y60.A6      net (fanout=2)        0.021   ee201_debouncer_R/debounce_count<8>
    SLICE_X16Y60.CLK     Tah         (-Th)    -0.190   ee201_debouncer_R/MCEN_count<3>
                                                       ee201_debouncer_R/state[5]_GND_8_o_select_29_OUT<8>1
                                                       ee201_debouncer_R/debounce_count_8
    -------------------------------------------------  ---------------------------
    Total                                      0.411ns (0.390ns logic, 0.021ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Paths for end point ee201_debouncer_C/debounce_count_8 (SLICE_X20Y39.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.411ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ee201_debouncer_C/debounce_count_8 (FF)
  Destination:          ee201_debouncer_C/debounce_count_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.411ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         board_clk rising at 10.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ee201_debouncer_C/debounce_count_8 to ee201_debouncer_C/debounce_count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y39.AQ      Tcko                  0.200   ee201_debouncer_C/MCEN_count<3>
                                                       ee201_debouncer_C/debounce_count_8
    SLICE_X20Y39.A6      net (fanout=2)        0.021   ee201_debouncer_C/debounce_count<8>
    SLICE_X20Y39.CLK     Tah         (-Th)    -0.190   ee201_debouncer_C/MCEN_count<3>
                                                       ee201_debouncer_C/state[5]_GND_8_o_select_29_OUT<8>1
                                                       ee201_debouncer_C/debounce_count_8
    -------------------------------------------------  ---------------------------
    Total                                      0.411ns (0.390ns logic, 0.021ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Paths for end point core_uut/textOut_54 (SLICE_X16Y13.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               core_uut/textOut_54 (FF)
  Destination:          core_uut/textOut_54 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.412ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         board_clk rising at 10.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: core_uut/textOut_54 to core_uut/textOut_54
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y13.DQ      Tcko                  0.200   core_uut/textOut<54>
                                                       core_uut/textOut_54
    SLICE_X16Y13.D6      net (fanout=2)        0.022   core_uut/textOut<54>
    SLICE_X16Y13.CLK     Tah         (-Th)    -0.190   core_uut/textOut<54>
                                                       core_uut/state[14]_GND_2_o_select_50_OUT<203>
                                                       core_uut/textOut_54
    -------------------------------------------------  ---------------------------
    Total                                      0.412ns (0.390ns logic, 0.022ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: BUFGP1/BUFG/I0
  Logical resource: BUFGP1/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: BUFGP1/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: DIV_CLK<3>/CLK
  Logical resource: DIV_CLK_0/CK
  Location pin: SLICE_X36Y8.CLK
  Clock network: board_clk
--------------------------------------------------------------------------------
Slack: 9.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: DIV_CLK<3>/SR
  Logical resource: DIV_CLK_0/SR
  Location pin: SLICE_X36Y8.SR
  Clock network: BtnU_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock ClkPort
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ClkPort        |    4.293|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 4380 paths, 0 nets, and 1829 connections

Design statistics:
   Minimum period:   4.293ns{1}   (Maximum frequency: 232.937MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Dec 05 00:08:07 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 234 MB



