# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"register_file_tb_time_synth.v" \

sv xil_defaultlib  \
"../../../../../yuda_assembly01.srcs/sources_1/new/register_file.sv" \
"../../../../../yuda_assembly01.srcs/sim_1/new/register_file_tb.sv" \

# Do not sort compile order
nosort
