
---------- Begin Simulation Statistics ----------
simSeconds                                   0.004943                       # Number of seconds simulated (Second)
simTicks                                   4942560500                       # Number of ticks simulated (Tick)
finalTick                                  4942560500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     95.69                       # Real time elapsed on the host (Second)
hostTickRate                                 51650067                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8590456                       # Number of bytes of host memory used (Byte)
simInsts                                     12961815                       # Number of instructions simulated (Count)
simOps                                       24681788                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   135452                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     257926                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                          9885122                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        28767564                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                    63019                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       27354505                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                  48174                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined              4148780                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined           6080925                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved               34164                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples             9725119                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.812768                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.511547                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   3006969     30.92%     30.92% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                    880886      9.06%     39.98% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    853311      8.77%     48.75% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   1107485     11.39%     60.14% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    916440      9.42%     69.56% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   1055677     10.86%     80.42% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   1053944     10.84%     91.26% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    626523      6.44%     97.70% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    223884      2.30%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total               9725119                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  840050     96.31%     96.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     96.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     96.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     96.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     96.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     96.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     96.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     96.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     96.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     96.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     96.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      2      0.00%     96.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     96.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                    127      0.01%     96.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     96.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                    990      0.11%     96.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                    14      0.00%     96.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     96.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     96.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                   32      0.00%     96.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     96.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     96.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     96.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     96.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     96.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     96.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     96.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     96.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     96.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     96.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     96.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     96.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     96.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     96.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     96.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     96.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     96.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     96.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     96.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     96.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     96.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     96.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     96.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     96.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     96.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     96.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  21171      2.43%     98.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                  9013      1.03%     99.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead               608      0.07%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite              255      0.03%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass       128676      0.47%      0.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      23161775     84.67%     85.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult       121543      0.44%     85.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv         43323      0.16%     85.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd         8389      0.03%     85.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     85.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt         1788      0.01%     85.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     85.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     85.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     85.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     85.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     85.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd         7930      0.03%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu        16015      0.06%     85.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            8      0.00%     85.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt        17218      0.06%     85.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc        14984      0.05%     85.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     85.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     85.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift         2399      0.01%     86.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     86.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     86.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     86.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            5      0.00%     86.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     86.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     86.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt           10      0.00%     86.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            3      0.00%     86.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     86.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     86.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     86.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     86.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     86.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     86.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     86.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     86.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     86.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     86.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     86.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     86.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     86.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     86.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     86.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     86.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     86.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     86.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      2694578      9.85%     95.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      1094503      4.00%     99.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead        24620      0.09%     99.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        16738      0.06%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       27354505                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.767240                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              872262                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.031887                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 65124318                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                32822301                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        27013982                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                    230247                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                   157269                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses           110575                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    27982050                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                       116041                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          27212116                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       2687551                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                    142389                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                            3789109                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        3362995                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      1101558                       # Number of stores executed (Count)
system.cpu.numRate                           2.752836                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                            2177                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          160003                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    12961815                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      24681788                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.762634                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.762634                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.311245                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.311245                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   39052861                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  22653729                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                      152481                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                      84524                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                    18964448                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                   11474627                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                  10798245                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                      990                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads        2907055                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       1213337                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads       199105                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        55926                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 3871579                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           3589016                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect             81464                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              2168914                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 2164223                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.997837                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                   48308                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 16                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups           46756                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits              37904                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             8852                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted         1607                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts         4143169                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls           28854                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             80470                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples      9153590                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     2.696405                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     3.014332                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         3533967     38.61%     38.61% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         1121147     12.25%     50.86% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          447394      4.89%     55.74% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         1401158     15.31%     71.05% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          264532      2.89%     73.94% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          332718      3.63%     77.58% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          245834      2.69%     80.26% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          189063      2.07%     82.33% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         1617777     17.67%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total      9153590                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             12961815                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               24681788                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     3363185                       # Number of memory references committed (Count)
system.cpu.commit.loads                       2359138                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                       18576                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    3180784                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                      94235                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    24483008                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 44799                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass       113729      0.46%      0.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     20986641     85.03%     85.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult       120804      0.49%     85.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv        40397      0.16%     86.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd         6140      0.02%     86.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     86.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt         1760      0.01%     86.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     86.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     86.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     86.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     86.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     86.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd         7208      0.03%     86.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     86.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu        13141      0.05%     86.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     86.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt        14800      0.06%     86.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc        12913      0.05%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift         1052      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            4      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            6      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            2      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      2339966      9.48%     95.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       989082      4.01%     99.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead        19172      0.08%     99.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        14965      0.06%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     24681788                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       1617777                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data        3323077                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           3323077                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       3323077                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          3323077                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       312677                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          312677                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       312677                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         312677                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   6966746497                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   6966746497                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   6966746497                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   6966746497                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      3635754                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       3635754                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      3635754                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      3635754                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.086001                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.086001                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.086001                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.086001                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 22280.968850                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMissLatency::total 22280.968850                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 22280.968850                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::total 22280.968850                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.blockedCycles::no_mshrs        23224                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets           14                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs          803                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            4                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      28.921544                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets     3.500000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        69196                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             69196                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data       229296                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total        229296                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data       229296                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total       229296                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        83381                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        83381                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        83381                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        83381                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   2168377497                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   2168377497                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   2168377497                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   2168377497                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.022934                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.022934                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.022934                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.022934                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 26005.654729                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 26005.654729                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 26005.654729                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 26005.654729                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.replacements                  82356                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      2342613                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         2342613                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       289081                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        289081                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   6047246500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   6047246500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      2631694                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      2631694                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.109846                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.109846                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 20918.865301                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 20918.865301                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data       229172                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total       229172                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        59909                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        59909                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   1273092500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   1273092500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.022764                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.022764                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 21250.438165                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 21250.438165                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data       980464                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total         980464                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data        23596                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        23596                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data    919499997                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total    919499997                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      1004060                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      1004060                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.023501                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.023501                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 38968.469105                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 38968.469105                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data          124                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total          124                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data        23472                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        23472                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    895284997                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    895284997                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.023377                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.023377                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 38142.680513                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 38142.680513                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   4942560500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          1012.986350                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              3406459                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              83380                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              40.854629                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              132500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  1012.986350                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.989244                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.989244                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          220                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          784                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2           20                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses            7354888                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses           7354888                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4942560500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  1947867                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               2945212                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   4338541                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                412216                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  81283                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              2099156                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                  1529                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               29924328                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  7435                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   4942560500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4942560500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles            2001671                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       16443317                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     3871579                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            2250435                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                       7635952                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                  165562                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  568                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          4053                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.pendingQuiesceStallCycles           41                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           53                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   1893851                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                 18297                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples            9725119                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.176365                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.426381                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  4468353     45.95%     45.95% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   310616      3.19%     49.14% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   390310      4.01%     53.15% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   601372      6.18%     59.34% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   288369      2.97%     62.30% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   294679      3.03%     65.33% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   651596      6.70%     72.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   299864      3.08%     75.12% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  2419960     24.88%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total              9725119                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.391657                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        1.663441                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        1889327                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           1889327                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       1889327                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          1889327                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         4524                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            4524                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         4524                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           4524                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    219593998                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    219593998                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    219593998                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    219593998                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      1893851                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       1893851                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      1893851                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      1893851                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.002389                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.002389                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.002389                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.002389                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 48539.787356                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMissLatency::total 48539.787356                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 48539.787356                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::total 48539.787356                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.blockedCycles::no_mshrs          551                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           15                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      36.733333                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks         3151                       # number of writebacks (Count)
system.cpu.icache.writebacks::total              3151                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          860                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           860                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          860                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          860                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         3664                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         3664                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         3664                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         3664                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    178448498                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    178448498                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    178448498                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    178448498                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.001935                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.001935                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.001935                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.001935                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 48703.192686                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 48703.192686                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 48703.192686                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 48703.192686                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.replacements                   3151                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      1889327                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         1889327                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         4524                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          4524                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    219593998                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    219593998                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      1893851                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      1893851                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.002389                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.002389                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 48539.787356                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 48539.787356                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          860                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          860                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         3664                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         3664                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    178448498                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    178448498                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.001935                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.001935                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 48703.192686                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 48703.192686                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   4942560500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           504.158846                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              1892990                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               3663                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             516.786787                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               62500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   504.158846                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.984685                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.984685                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          511                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0          161                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          249                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2           10                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3           91                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            3791365                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           3791365                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4942560500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     81283                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    1318365                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                    76461                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               28830583                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 4172                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  2907055                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 1213337                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                 21791                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                     28696                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                    35669                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            212                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect          51308                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        52767                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts               104075                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 27156537                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                27124557                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  21003184                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  34575952                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        2.743978                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.607451                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   4942560500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4942560500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                       52992                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  547917                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                  216                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 212                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                 209290                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   22                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                    595                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            2359138                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              7.256984                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            17.954695                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                2132726     90.40%     90.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                43011      1.82%     92.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29               125928      5.34%     97.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                 3226      0.14%     97.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  224      0.01%     97.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  127      0.01%     97.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  178      0.01%     97.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  515      0.02%     97.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                 1034      0.04%     97.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                 2721      0.12%     97.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109               6494      0.28%     98.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119              10738      0.46%     98.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129              28931      1.23%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               3231      0.14%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                 50      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                  3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              221                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              2359138                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                 2686193                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                 1101574                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                      3325                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                      2413                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4942560500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                 1894453                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       987                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4942560500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   4942560500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  81283                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  2123544                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 1632684                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          16475                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   4527202                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               1343931                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               29543911                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                 14563                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 453655                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                  40600                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                 714234                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents             153                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands            37298614                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    76760642                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 43492807                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                    187481                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              31135872                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  6162728                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                    1033                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                1006                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   1837410                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         36352580                       # The number of ROB reads (Count)
system.cpu.rob.writes                        58223122                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 12961815                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   24681788                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    79                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                   1006                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                  60262                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                     61268                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                  1006                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                 60262                       # number of overall hits (Count)
system.l2.overallHits::total                    61268                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                 2656                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                23118                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                   25774                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                2656                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data               23118                       # number of overall misses (Count)
system.l2.overallMisses::total                  25774                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst       162107500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data      1406967000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total         1569074500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst      162107500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data     1406967000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total        1569074500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst               3662                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data              83380                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                 87042                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst              3662                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data             83380                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                87042                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.725287                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.277261                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.296110                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.725287                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.277261                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.296110                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 61034.450301                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::cpu.data 60860.238775                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::total    60878.191200                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu.inst 61034.450301                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu.data 60860.238775                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::total   60878.191200                       # average overall miss latency ((Cycle/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                   27                       # number of writebacks (Count)
system.l2.writebacks::total                        27                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst             2656                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data            23118                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total               25774                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst            2656                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data           23118                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total              25774                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst    135557500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data   1175787000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total     1311344500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst    135557500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data   1175787000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total    1311344500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.725287                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.277261                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.296110                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.725287                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.277261                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.296110                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 51038.215361                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 50860.238775                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::total 50878.579188                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 51038.215361                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 50860.238775                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::total 50878.579188                       # average overall mshr miss latency ((Cycle/Count))
system.l2.replacements                            125                       # number of replacements (Count)
system.l2.ReadCleanReq.hits::cpu.inst            1006                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total               1006                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst          2656                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             2656                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst    162107500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    162107500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst         3662                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           3662                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.725287                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.725287                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 61034.450301                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 61034.450301                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst         2656                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         2656                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst    135557500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    135557500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.725287                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.725287                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 51038.215361                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 51038.215361                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data              11267                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                 11267                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data            12204                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total               12204                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data    740774000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total      740774000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data          23471                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total             23471                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.519961                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.519961                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 60699.278925                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 60699.278925                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data        12204                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total           12204                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data    618734000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total    618734000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.519961                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.519961                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 50699.278925                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 50699.278925                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data          48995                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total             48995                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data        10914                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total           10914                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data    666193000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total    666193000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data        59909                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total         59909                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.182176                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.182176                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 61040.223566                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 61040.223566                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data        10914                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total        10914                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data    557053000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total    557053000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.182176                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.182176                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 51040.223566                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 51040.223566                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.hits::cpu.data                 1                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::total                    1                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.accesses::cpu.data             1                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total                1                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.WritebackClean.hits::writebacks         3146                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             3146                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         3146                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         3146                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks        69196                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total            69196                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks        69196                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total        69196                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   4942560500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 18320.346532                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                       172542                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                      25776                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       6.693901                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       52000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks       0.015827                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst      1830.757880                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data     16489.572825                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.055870                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.503222                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.559093                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          25651                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  121                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  389                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                  240                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                24901                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.782806                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    1406120                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   1406120                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4942560500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.bytesRead::cpu.inst           169984                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu.data          1479552                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::total             1649536                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::cpu.inst       169984                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::total          169984                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesWritten::writebacks         1728                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.bytesWritten::total             1728                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.numReads::cpu.inst              2656                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu.data             23118                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::total                25774                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numWrites::writebacks             27                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.numWrites::total                  27                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.bwRead::cpu.inst            34391891                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu.data           299349295                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::total              333741185                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::cpu.inst        34391891                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::total           34391891                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwWrite::writebacks           349616                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwWrite::total                349616                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::writebacks           349616                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.inst           34391891                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.data          299349295                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::total             334090802                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   4942560500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               13569                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty            27                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict                91                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              12204                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             12204                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          13570                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port        51665                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total        51665                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   51665                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port      1651200                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total      1651200                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  1651200                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              27132                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    27132    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                27132                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   4942560500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy            33343416                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy          128865000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          27250                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests          118                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp              63572                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty        69223                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         3151                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict            13258                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq                1                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp               1                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq             23471                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp            23471                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           3664                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq         59909                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        10476                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       249118                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 259594                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       435968                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      9764864                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                10200832                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                             127                       # Total snoops (Count)
system.tol2bus.snoopTraffic                      1856                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples             87170                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000218                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.014762                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                   87151     99.98%     99.98% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                      19      0.02%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total               87170                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   4942560500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          158623000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           5497993                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         125070500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        172552                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests        85509                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests           10                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               7                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            7                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
