
*** Running vivado
    with args -log comp_fft.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source comp_fft.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source comp_fft.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 319.793 ; gain = 84.133
INFO: [Synth 8-638] synthesizing module 'comp_fft' [d:/UNI/TFG/prueba_FFT/prueba_FFT.srcs/sources_1/ip/comp_fft/synth/comp_fft.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'comp_fft' (49#1) [d:/UNI/TFG/prueba_FFT/prueba_FFT.srcs/sources_1/ip/comp_fft/synth/comp_fft.vhd:83]
Finished RTL Elaboration : Time (s): cpu = 00:01:18 ; elapsed = 00:01:21 . Memory (MB): peak = 585.395 ; gain = 349.734
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:19 ; elapsed = 00:01:22 . Memory (MB): peak = 585.395 ; gain = 349.734
INFO: [Device 21-403] Loading part xc7a75tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.202 . Memory (MB): peak = 803.113 ; gain = 9.367
Finished Constraint Validation : Time (s): cpu = 00:01:33 ; elapsed = 00:01:36 . Memory (MB): peak = 803.113 ; gain = 567.453
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:33 ; elapsed = 00:01:36 . Memory (MB): peak = 803.113 ; gain = 567.453
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:33 ; elapsed = 00:01:36 . Memory (MB): peak = 803.113 ; gain = 567.453
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:40 ; elapsed = 00:01:45 . Memory (MB): peak = 803.113 ; gain = 567.453
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:47 ; elapsed = 00:01:52 . Memory (MB): peak = 803.113 ; gain = 567.453
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:01 ; elapsed = 00:02:06 . Memory (MB): peak = 805.207 ; gain = 569.547
Finished Timing Optimization : Time (s): cpu = 00:02:03 ; elapsed = 00:02:08 . Memory (MB): peak = 832.219 ; gain = 596.559
Finished Technology Mapping : Time (s): cpu = 00:02:07 ; elapsed = 00:02:13 . Memory (MB): peak = 851.793 ; gain = 616.133
Finished IO Insertion : Time (s): cpu = 00:02:08 ; elapsed = 00:02:14 . Memory (MB): peak = 851.793 ; gain = 616.133
Finished Renaming Generated Instances : Time (s): cpu = 00:02:08 ; elapsed = 00:02:14 . Memory (MB): peak = 851.793 ; gain = 616.133
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:09 ; elapsed = 00:02:15 . Memory (MB): peak = 851.793 ; gain = 616.133
Finished Renaming Generated Ports : Time (s): cpu = 00:02:09 ; elapsed = 00:02:15 . Memory (MB): peak = 851.793 ; gain = 616.133
Finished Handling Custom Attributes : Time (s): cpu = 00:02:09 ; elapsed = 00:02:16 . Memory (MB): peak = 851.793 ; gain = 616.133
Finished Renaming Generated Nets : Time (s): cpu = 00:02:09 ; elapsed = 00:02:16 . Memory (MB): peak = 851.793 ; gain = 616.133

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |DSP48E1    |     8|
|2     |DSP48E1_1  |     8|
|3     |LUT1       |    22|
|4     |LUT2       |   623|
|5     |LUT3       |  1249|
|6     |LUT4       |   298|
|7     |LUT5       |    20|
|8     |LUT6       |   131|
|9     |MUXCY      |  1068|
|10    |RAM64X1S   |    32|
|11    |RAMB18E1   |     4|
|12    |RAMB18E1_1 |     1|
|13    |SRL16E     |   960|
|14    |SRLC32E    |   142|
|15    |XORCY      |  1037|
|16    |FD         |     5|
|17    |FDE        |   236|
|18    |FDR        |     8|
|19    |FDRE       |  3538|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:09 ; elapsed = 00:02:16 . Memory (MB): peak = 851.793 ; gain = 616.133
synth_design: Time (s): cpu = 00:02:15 ; elapsed = 00:02:22 . Memory (MB): peak = 851.793 ; gain = 619.172
