INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 12:55:58 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.909ns  (required time - arrival time)
  Source:                 mem_controller4/read_arbiter/data/valid_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Destination:            buffer9/dataReg_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.700ns  (clk rise@4.700ns - clk rise@0.000ns)
  Data Path Delay:        5.354ns  (logic 1.156ns (21.591%)  route 4.198ns (78.409%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT3=1 LUT6=10)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.183 - 4.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1198, unset)         0.508     0.508    mem_controller4/read_arbiter/data/clk
    SLICE_X31Y68         FDRE                                         r  mem_controller4/read_arbiter/data/valid_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y68         FDRE (Prop_fdre_C_Q)         0.216     0.724 r  mem_controller4/read_arbiter/data/valid_reg[0]/Q
                         net (fo=21, routed)          0.440     1.164    mem_controller4/read_arbiter/data/valid_reg[0]_0
    SLICE_X31Y66         LUT6 (Prop_lut6_I0_O)        0.043     1.207 r  mem_controller4/read_arbiter/data/Memory[0][31]_i_5/O
                         net (fo=17, routed)          0.466     1.673    init0/control/init9_outs_valid
    SLICE_X29Y68         LUT6 (Prop_lut6_I3_O)        0.043     1.716 r  init0/control/Memory[0][31]_i_4/O
                         net (fo=39, routed)          0.445     2.161    buffer11/fifo/p_2_in
    SLICE_X30Y68         LUT6 (Prop_lut6_I3_O)        0.043     2.204 r  buffer11/fifo/Memory[2][0]_i_41/O
                         net (fo=1, routed)           0.383     2.587    cmpi2/Memory_reg[2][0]_i_8_10
    SLICE_X24Y68         LUT6 (Prop_lut6_I2_O)        0.043     2.630 r  cmpi2/Memory[2][0]_i_22/O
                         net (fo=1, routed)           0.000     2.630    cmpi2/Memory[2][0]_i_22_n_0
    SLICE_X24Y68         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.188     2.818 r  cmpi2/Memory_reg[2][0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     2.818    cmpi2/Memory_reg[2][0]_i_8_n_0
    SLICE_X24Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.867 r  cmpi2/Memory_reg[2][0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.867    cmpi2/Memory_reg[2][0]_i_4_n_0
    SLICE_X24Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     2.974 r  cmpi2/Memory_reg[2][0]_i_2/CO[2]
                         net (fo=6, routed)           0.235     3.209    mem_controller4/read_arbiter/data/result[0]
    SLICE_X25Y72         LUT2 (Prop_lut2_I0_O)        0.123     3.332 f  mem_controller4/read_arbiter/data/transmitValue_i_6__4/O
                         net (fo=2, routed)           0.238     3.570    buffer46/fifo/transmitValue_reg_0
    SLICE_X24Y73         LUT6 (Prop_lut6_I3_O)        0.043     3.613 f  buffer46/fifo/Head[1]_i_2/O
                         net (fo=13, routed)          0.195     3.808    buffer46/fifo/Empty_reg_0
    SLICE_X25Y73         LUT6 (Prop_lut6_I3_O)        0.043     3.851 r  buffer46/fifo/transmitValue_i_2__22/O
                         net (fo=4, routed)           0.206     4.056    buffer34/fifo/anyBlockStop
    SLICE_X24Y73         LUT6 (Prop_lut6_I0_O)        0.043     4.099 f  buffer34/fifo/transmitValue_i_2__20/O
                         net (fo=3, routed)           0.342     4.441    init0/control/Full_reg_0
    SLICE_X23Y73         LUT3 (Prop_lut3_I0_O)        0.043     4.484 f  init0/control/Empty_i_2__12/O
                         net (fo=4, routed)           0.224     4.708    init0/control/buffer34_outs_ready
    SLICE_X23Y71         LUT6 (Prop_lut6_I0_O)        0.043     4.751 r  init0/control/fullReg_i_10/O
                         net (fo=1, routed)           0.449     5.201    fork6/control/generateBlocks[10].regblock/transmitValue_reg_3
    SLICE_X22Y72         LUT6 (Prop_lut6_I5_O)        0.043     5.244 f  fork6/control/generateBlocks[10].regblock/fullReg_i_3__7/O
                         net (fo=23, routed)          0.303     5.546    control_merge0/tehb/control/transmitValue_reg_10
    SLICE_X23Y75         LUT6 (Prop_lut6_I2_O)        0.043     5.589 r  control_merge0/tehb/control/dataReg[31]_i_1__0/O
                         net (fo=32, routed)          0.273     5.862    buffer9/E[0]
    SLICE_X21Y74         FDRE                                         r  buffer9/dataReg_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.700     4.700 r  
                                                      0.000     4.700 r  clk (IN)
                         net (fo=1198, unset)         0.483     5.183    buffer9/clk
    SLICE_X21Y74         FDRE                                         r  buffer9/dataReg_reg[16]/C
                         clock pessimism              0.000     5.183    
                         clock uncertainty           -0.035     5.147    
    SLICE_X21Y74         FDRE (Setup_fdre_C_CE)      -0.194     4.953    buffer9/dataReg_reg[16]
  -------------------------------------------------------------------
                         required time                          4.953    
                         arrival time                          -5.862    
  -------------------------------------------------------------------
                         slack                                 -0.909    




