{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1522794502650 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1522794502655 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr  3 18:28:22 2018 " "Processing started: Tue Apr  3 18:28:22 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1522794502655 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522794502655 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bounce -c bounce " "Command: quartus_map --read_settings_files=on --write_settings_files=off bounce -c bounce" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522794502655 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1522794503046 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "modules.v(31) " "Verilog HDL information at modules.v(31): always construct contains both blocking and non-blocking assignments" {  } { { "modules.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/modules.v" 31 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1522794510618 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "modules.v(86) " "Verilog HDL information at modules.v(86): always construct contains both blocking and non-blocking assignments" {  } { { "modules.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/modules.v" 86 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1522794510618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules.v 4 4 " "Found 4 design units, including 4 entities, in source file modules.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "modules.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/modules.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522794510620 ""} { "Info" "ISGN_ENTITY_NAME" "2 control " "Found entity 2: control" {  } { { "modules.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/modules.v" 111 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522794510620 ""} { "Info" "ISGN_ENTITY_NAME" "3 rate_divider " "Found entity 3: rate_divider" {  } { { "modules.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/modules.v" 165 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522794510620 ""} { "Info" "ISGN_ENTITY_NAME" "4 hex_display " "Found entity 4: hex_display" {  } { { "modules.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/modules.v" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522794510620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522794510620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_adapter/vga_pll.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522794510627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522794510627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_adapter/vga_controller.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522794510632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522794510632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522794510637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522794510637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter/vga_adapter.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522794510642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522794510642 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "bounce.v(270) " "Verilog HDL Module Instantiation warning at bounce.v(270): ignored dangling comma in List of Port Connections" {  } { { "bounce.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/bounce.v" 270 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1522794510647 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "bounce.v(295) " "Verilog HDL Module Instantiation warning at bounce.v(295): ignored dangling comma in List of Port Connections" {  } { { "bounce.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/bounce.v" 295 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1522794510648 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "bounce.v(320) " "Verilog HDL Module Instantiation warning at bounce.v(320): ignored dangling comma in List of Port Connections" {  } { { "bounce.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/bounce.v" 320 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1522794510648 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "bounce.v(529) " "Verilog HDL Module Instantiation warning at bounce.v(529): ignored dangling comma in List of Port Connections" {  } { { "bounce.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/bounce.v" 529 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1522794510648 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "bounce.v(576) " "Verilog HDL Module Instantiation warning at bounce.v(576): ignored dangling comma in List of Port Connections" {  } { { "bounce.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/bounce.v" 576 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1522794510648 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "bounce.v(622) " "Verilog HDL Module Instantiation warning at bounce.v(622): ignored dangling comma in List of Port Connections" {  } { { "bounce.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/bounce.v" 622 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1522794510648 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "bounce.v(668) " "Verilog HDL Module Instantiation warning at bounce.v(668): ignored dangling comma in List of Port Connections" {  } { { "bounce.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/bounce.v" 668 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1522794510648 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "bounce.v(715) " "Verilog HDL Module Instantiation warning at bounce.v(715): ignored dangling comma in List of Port Connections" {  } { { "bounce.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/bounce.v" 715 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1522794510648 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "bounce.v(762) " "Verilog HDL Module Instantiation warning at bounce.v(762): ignored dangling comma in List of Port Connections" {  } { { "bounce.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/bounce.v" 762 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1522794510649 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "bounce.v(809) " "Verilog HDL Module Instantiation warning at bounce.v(809): ignored dangling comma in List of Port Connections" {  } { { "bounce.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/bounce.v" 809 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1522794510649 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 bounce.v(36) " "Verilog HDL Declaration information at bounce.v(36): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "bounce.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/bounce.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1522794510649 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 bounce.v(37) " "Verilog HDL Declaration information at bounce.v(37): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "bounce.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/bounce.v" 37 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1522794510649 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 bounce.v(38) " "Verilog HDL Declaration information at bounce.v(38): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "bounce.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/bounce.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1522794510649 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 bounce.v(39) " "Verilog HDL Declaration information at bounce.v(39): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "bounce.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/bounce.v" 39 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1522794510649 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 hex4 bounce.v(40) " "Verilog HDL Declaration information at bounce.v(40): object \"HEX4\" differs only in case from object \"hex4\" in the same scope" {  } { { "bounce.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/bounce.v" 40 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1522794510649 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 hex5 bounce.v(41) " "Verilog HDL Declaration information at bounce.v(41): object \"HEX5\" differs only in case from object \"hex5\" in the same scope" {  } { { "bounce.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/bounce.v" 41 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1522794510649 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX6 hex6 bounce.v(42) " "Verilog HDL Declaration information at bounce.v(42): object \"HEX6\" differs only in case from object \"hex6\" in the same scope" {  } { { "bounce.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/bounce.v" 42 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1522794510649 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX7 hex7 bounce.v(43) " "Verilog HDL Declaration information at bounce.v(43): object \"HEX7\" differs only in case from object \"hex7\" in the same scope" {  } { { "bounce.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/bounce.v" 43 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1522794510649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bounce.v 1 1 " "Found 1 design units, including 1 entities, in source file bounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 bounce " "Found entity 1: bounce" {  } { { "bounce.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/bounce.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522794510649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522794510649 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bees_collided bounce.v(108) " "Verilog HDL Implicit Net warning at bounce.v(108): created implicit net for \"bees_collided\"" {  } { { "bounce.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/bounce.v" 108 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522794510650 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bounce " "Elaborating entity \"bounce\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1522794510747 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "player_x_in bounce.v(473) " "Verilog HDL or VHDL warning at bounce.v(473): object \"player_x_in\" assigned a value but never read" {  } { { "bounce.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/bounce.v" 473 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1522794510749 "|bounce"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "player_y_in bounce.v(474) " "Verilog HDL or VHDL warning at bounce.v(474): object \"player_y_in\" assigned a value but never read" {  } { { "bounce.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/bounce.v" 474 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1522794510749 "|bounce"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x bounce.v(392) " "Verilog HDL Always Construct warning at bounce.v(392): inferring latch(es) for variable \"x\", which holds its previous value in one or more paths through the always construct" {  } { { "bounce.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/bounce.v" 392 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1522794510754 "|bounce"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y bounce.v(392) " "Verilog HDL Always Construct warning at bounce.v(392): inferring latch(es) for variable \"y\", which holds its previous value in one or more paths through the always construct" {  } { { "bounce.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/bounce.v" 392 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1522794510754 "|bounce"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "color bounce.v(392) " "Verilog HDL Always Construct warning at bounce.v(392): inferring latch(es) for variable \"color\", which holds its previous value in one or more paths through the always construct" {  } { { "bounce.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/bounce.v" 392 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1522794510754 "|bounce"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 bounce.v(502) " "Verilog HDL assignment warning at bounce.v(502): truncated value with size 32 to match size of target (8)" {  } { { "bounce.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/bounce.v" 502 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1522794510755 "|bounce"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 bounce.v(506) " "Verilog HDL assignment warning at bounce.v(506): truncated value with size 32 to match size of target (7)" {  } { { "bounce.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/bounce.v" 506 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1522794510755 "|bounce"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[17..16\] bounce.v(34) " "Output port \"LEDR\[17..16\]\" at bounce.v(34) has no driver" {  } { { "bounce.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/bounce.v" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1522794510761 "|bounce"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[14..0\] bounce.v(34) " "Output port \"LEDR\[14..0\]\" at bounce.v(34) has no driver" {  } { { "bounce.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/bounce.v" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1522794510761 "|bounce"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG bounce.v(35) " "Output port \"LEDG\" at bounce.v(35) has no driver" {  } { { "bounce.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/bounce.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1522794510761 "|bounce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color\[0\] bounce.v(400) " "Inferred latch for \"color\[0\]\" at bounce.v(400)" {  } { { "bounce.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/bounce.v" 400 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522794510764 "|bounce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color\[1\] bounce.v(400) " "Inferred latch for \"color\[1\]\" at bounce.v(400)" {  } { { "bounce.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/bounce.v" 400 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522794510764 "|bounce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color\[2\] bounce.v(400) " "Inferred latch for \"color\[2\]\" at bounce.v(400)" {  } { { "bounce.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/bounce.v" 400 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522794510764 "|bounce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] bounce.v(400) " "Inferred latch for \"y\[0\]\" at bounce.v(400)" {  } { { "bounce.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/bounce.v" 400 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522794510764 "|bounce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] bounce.v(400) " "Inferred latch for \"y\[1\]\" at bounce.v(400)" {  } { { "bounce.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/bounce.v" 400 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522794510764 "|bounce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] bounce.v(400) " "Inferred latch for \"y\[2\]\" at bounce.v(400)" {  } { { "bounce.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/bounce.v" 400 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522794510764 "|bounce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] bounce.v(400) " "Inferred latch for \"y\[3\]\" at bounce.v(400)" {  } { { "bounce.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/bounce.v" 400 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522794510764 "|bounce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[4\] bounce.v(400) " "Inferred latch for \"y\[4\]\" at bounce.v(400)" {  } { { "bounce.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/bounce.v" 400 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522794510765 "|bounce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[5\] bounce.v(400) " "Inferred latch for \"y\[5\]\" at bounce.v(400)" {  } { { "bounce.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/bounce.v" 400 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522794510765 "|bounce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[6\] bounce.v(400) " "Inferred latch for \"y\[6\]\" at bounce.v(400)" {  } { { "bounce.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/bounce.v" 400 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522794510765 "|bounce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\] bounce.v(400) " "Inferred latch for \"x\[0\]\" at bounce.v(400)" {  } { { "bounce.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/bounce.v" 400 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522794510765 "|bounce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[1\] bounce.v(400) " "Inferred latch for \"x\[1\]\" at bounce.v(400)" {  } { { "bounce.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/bounce.v" 400 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522794510765 "|bounce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[2\] bounce.v(400) " "Inferred latch for \"x\[2\]\" at bounce.v(400)" {  } { { "bounce.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/bounce.v" 400 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522794510765 "|bounce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\] bounce.v(400) " "Inferred latch for \"x\[3\]\" at bounce.v(400)" {  } { { "bounce.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/bounce.v" 400 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522794510765 "|bounce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\] bounce.v(400) " "Inferred latch for \"x\[4\]\" at bounce.v(400)" {  } { { "bounce.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/bounce.v" 400 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522794510765 "|bounce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\] bounce.v(400) " "Inferred latch for \"x\[5\]\" at bounce.v(400)" {  } { { "bounce.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/bounce.v" 400 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522794510765 "|bounce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\] bounce.v(400) " "Inferred latch for \"x\[6\]\" at bounce.v(400)" {  } { { "bounce.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/bounce.v" 400 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522794510765 "|bounce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\] bounce.v(400) " "Inferred latch for \"x\[7\]\" at bounce.v(400)" {  } { { "bounce.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/bounce.v" 400 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522794510766 "|bounce"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "bounce.v" "VGA" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/bounce.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522794510803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "vga_adapter/vga_adapter.v" "user_input_translator" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/vga_adapter/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522794510805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "VideoMemory" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522794510859 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522794510861 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522794510861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522794510861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522794510861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522794510861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522794510861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 19200 " "Parameter \"NUMWORDS_A\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522794510861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522794510861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 19200 " "Parameter \"NUMWORDS_B\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522794510861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522794510861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522794510861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522794510861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522794510861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522794510861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522794510861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE bees2.mif " "Parameter \"INIT_FILE\" = \"bees2.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522794510861 ""}  } { { "vga_adapter/vga_adapter.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1522794510861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_quf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_quf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_quf1 " "Found entity 1: altsyncram_quf1" {  } { { "db/altsyncram_quf1.tdf" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/db/altsyncram_quf1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522794510907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522794510907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_quf1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_quf1:auto_generated " "Elaborating entity \"altsyncram_quf1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_quf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522794510907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_lsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_lsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_lsa " "Found entity 1: decode_lsa" {  } { { "db/decode_lsa.tdf" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/db/decode_lsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522794510952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522794510952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_lsa vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_quf1:auto_generated\|decode_lsa:decode2 " "Elaborating entity \"decode_lsa\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_quf1:auto_generated\|decode_lsa:decode2\"" {  } { { "db/altsyncram_quf1.tdf" "decode2" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/db/altsyncram_quf1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522794510953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_e8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_e8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_e8a " "Found entity 1: decode_e8a" {  } { { "db/decode_e8a.tdf" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/db/decode_e8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522794510998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522794510998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_e8a vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_quf1:auto_generated\|decode_e8a:rden_decode_b " "Elaborating entity \"decode_e8a\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_quf1:auto_generated\|decode_e8a:rden_decode_b\"" {  } { { "db/altsyncram_quf1.tdf" "rden_decode_b" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/db/altsyncram_quf1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522794510998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_0nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_0nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_0nb " "Found entity 1: mux_0nb" {  } { { "db/mux_0nb.tdf" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/db/mux_0nb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522794511043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522794511043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_0nb vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_quf1:auto_generated\|mux_0nb:mux3 " "Elaborating entity \"mux_0nb\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_quf1:auto_generated\|mux_0nb:mux3\"" {  } { { "db/altsyncram_quf1.tdf" "mux3" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/db/altsyncram_quf1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522794511043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "vga_adapter/vga_adapter.v" "mypll" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/vga_adapter/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522794511049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "altpll_component" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522794511090 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522794511092 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522794511092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522794511092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522794511092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522794511092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522794511092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522794511092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522794511092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522794511092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522794511092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522794511092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522794511092 ""}  } { { "vga_adapter/vga_pll.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1522794511092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "vga_adapter/vga_adapter.v" "controller" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/vga_adapter/vga_adapter.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522794511093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:lives1_data " "Elaborating entity \"datapath\" for hierarchy \"datapath:lives1_data\"" {  } { { "bounce.v" "lives1_data" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/bounce.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522794511097 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 modules.v(59) " "Verilog HDL assignment warning at modules.v(59): truncated value with size 32 to match size of target (8)" {  } { { "modules.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/modules.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1522794511098 "|bounce|datapath:lives1_data"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 modules.v(61) " "Verilog HDL assignment warning at modules.v(61): truncated value with size 32 to match size of target (8)" {  } { { "modules.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/modules.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1522794511098 "|bounce|datapath:lives1_data"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 modules.v(63) " "Verilog HDL assignment warning at modules.v(63): truncated value with size 32 to match size of target (7)" {  } { { "modules.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/modules.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1522794511098 "|bounce|datapath:lives1_data"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 modules.v(65) " "Verilog HDL assignment warning at modules.v(65): truncated value with size 32 to match size of target (7)" {  } { { "modules.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/modules.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1522794511098 "|bounce|datapath:lives1_data"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:lives1_control " "Elaborating entity \"control\" for hierarchy \"control:lives1_control\"" {  } { { "bounce.v" "lives1_control" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/bounce.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522794511099 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "modules.v(149) " "Verilog HDL Case Statement warning at modules.v(149): incomplete case statement has no default case item" {  } { { "modules.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/modules.v" 149 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1522794511100 "|bounce|control:lives1_control"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "modules.v(149) " "Verilog HDL Case Statement information at modules.v(149): all case item expressions in this case statement are onehot" {  } { { "modules.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/modules.v" 149 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1522794511100 "|bounce|control:lives1_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rate_divider rate_divider:score_rd " "Elaborating entity \"rate_divider\" for hierarchy \"rate_divider:score_rd\"" {  } { { "bounce.v" "score_rd" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/bounce.v" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522794511103 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 modules.v(179) " "Verilog HDL assignment warning at modules.v(179): truncated value with size 32 to match size of target (28)" {  } { { "modules.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/modules.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1522794511104 "|bounce|rate_divider:score_rd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_display hex_display:sc1 " "Elaborating entity \"hex_display\" for hierarchy \"hex_display:sc1\"" {  } { { "bounce.v" "sc1" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/bounce.v" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522794511105 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1522794511945 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x\[7\] " "Latch x\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:player_data\|writeEn " "Ports D and ENA on the latch are fed by the same signal datapath:player_data\|writeEn" {  } { { "modules.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/modules.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1522794511970 ""}  } { { "bounce.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/bounce.v" 400 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1522794511970 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x\[6\] " "Latch x\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:player_data\|writeEn " "Ports D and ENA on the latch are fed by the same signal datapath:player_data\|writeEn" {  } { { "modules.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/modules.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1522794511970 ""}  } { { "bounce.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/bounce.v" 400 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1522794511970 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x\[5\] " "Latch x\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:player_data\|writeEn " "Ports D and ENA on the latch are fed by the same signal datapath:player_data\|writeEn" {  } { { "modules.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/modules.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1522794511970 ""}  } { { "bounce.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/bounce.v" 400 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1522794511970 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y\[6\] " "Latch y\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:player_data\|writeEn " "Ports D and ENA on the latch are fed by the same signal datapath:player_data\|writeEn" {  } { { "modules.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/modules.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1522794511970 ""}  } { { "bounce.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/bounce.v" 400 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1522794511970 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y\[5\] " "Latch y\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:player_data\|writeEn " "Ports D and ENA on the latch are fed by the same signal datapath:player_data\|writeEn" {  } { { "modules.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/modules.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1522794511970 ""}  } { { "bounce.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/bounce.v" 400 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1522794511970 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y\[4\] " "Latch y\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:player_data\|writeEn " "Ports D and ENA on the latch are fed by the same signal datapath:player_data\|writeEn" {  } { { "modules.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/modules.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1522794511970 ""}  } { { "bounce.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/bounce.v" 400 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1522794511970 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y\[3\] " "Latch y\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:player_data\|writeEn " "Ports D and ENA on the latch are fed by the same signal datapath:player_data\|writeEn" {  } { { "modules.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/modules.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1522794511970 ""}  } { { "bounce.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/bounce.v" 400 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1522794511970 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y\[2\] " "Latch y\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:player_data\|writeEn " "Ports D and ENA on the latch are fed by the same signal datapath:player_data\|writeEn" {  } { { "modules.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/modules.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1522794511970 ""}  } { { "bounce.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/bounce.v" 400 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1522794511970 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y\[1\] " "Latch y\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:player_data\|writeEn " "Ports D and ENA on the latch are fed by the same signal datapath:player_data\|writeEn" {  } { { "modules.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/modules.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1522794511970 ""}  } { { "bounce.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/bounce.v" 400 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1522794511970 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y\[0\] " "Latch y\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:player_data\|writeEn " "Ports D and ENA on the latch are fed by the same signal datapath:player_data\|writeEn" {  } { { "modules.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/modules.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1522794511970 ""}  } { { "bounce.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/bounce.v" 400 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1522794511970 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "color\[2\] " "Latch color\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:player_data\|writeEn " "Ports D and ENA on the latch are fed by the same signal datapath:player_data\|writeEn" {  } { { "modules.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/modules.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1522794511970 ""}  } { { "bounce.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/bounce.v" 400 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1522794511970 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x\[0\] " "Latch x\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:player_data\|writeEn " "Ports D and ENA on the latch are fed by the same signal datapath:player_data\|writeEn" {  } { { "modules.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/modules.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1522794511970 ""}  } { { "bounce.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/bounce.v" 400 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1522794511970 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x\[1\] " "Latch x\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:player_data\|writeEn " "Ports D and ENA on the latch are fed by the same signal datapath:player_data\|writeEn" {  } { { "modules.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/modules.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1522794511970 ""}  } { { "bounce.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/bounce.v" 400 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1522794511970 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x\[2\] " "Latch x\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:player_data\|writeEn " "Ports D and ENA on the latch are fed by the same signal datapath:player_data\|writeEn" {  } { { "modules.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/modules.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1522794511970 ""}  } { { "bounce.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/bounce.v" 400 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1522794511970 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x\[3\] " "Latch x\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:player_data\|writeEn " "Ports D and ENA on the latch are fed by the same signal datapath:player_data\|writeEn" {  } { { "modules.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/modules.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1522794511970 ""}  } { { "bounce.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/bounce.v" 400 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1522794511970 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x\[4\] " "Latch x\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:player_data\|writeEn " "Ports D and ENA on the latch are fed by the same signal datapath:player_data\|writeEn" {  } { { "modules.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/modules.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1522794511970 ""}  } { { "bounce.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/bounce.v" 400 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1522794511970 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "color\[1\] " "Latch color\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:player_data\|writeEn " "Ports D and ENA on the latch are fed by the same signal datapath:player_data\|writeEn" {  } { { "modules.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/modules.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1522794511970 ""}  } { { "bounce.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/bounce.v" 400 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1522794511970 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "color\[0\] " "Latch color\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:player_data\|writeEn " "Ports D and ENA on the latch are fed by the same signal datapath:player_data\|writeEn" {  } { { "modules.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/modules.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1522794511970 ""}  } { { "bounce.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/bounce.v" 400 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1522794511970 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "bounce.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/bounce.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522794512354 "|bounce|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "bounce.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/bounce.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522794512354 "|bounce|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "bounce.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/bounce.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522794512354 "|bounce|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "bounce.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/bounce.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522794512354 "|bounce|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "bounce.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/bounce.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522794512354 "|bounce|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "bounce.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/bounce.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522794512354 "|bounce|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "bounce.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/bounce.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522794512354 "|bounce|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "bounce.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/bounce.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522794512354 "|bounce|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "bounce.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/bounce.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522794512354 "|bounce|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "bounce.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/bounce.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522794512354 "|bounce|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "bounce.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/bounce.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522794512354 "|bounce|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "bounce.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/bounce.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522794512354 "|bounce|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "bounce.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/bounce.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522794512354 "|bounce|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "bounce.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/bounce.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522794512354 "|bounce|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "bounce.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/bounce.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522794512354 "|bounce|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "bounce.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/bounce.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522794512354 "|bounce|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "bounce.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/bounce.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522794512354 "|bounce|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "bounce.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/bounce.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522794512354 "|bounce|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "bounce.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/bounce.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522794512354 "|bounce|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "bounce.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/bounce.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522794512354 "|bounce|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "bounce.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/bounce.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522794512354 "|bounce|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "bounce.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/bounce.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522794512354 "|bounce|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "bounce.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/bounce.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522794512354 "|bounce|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "bounce.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/bounce.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522794512354 "|bounce|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "bounce.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/bounce.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522794512354 "|bounce|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] VCC " "Pin \"HEX1\[1\]\" is stuck at VCC" {  } { { "bounce.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/bounce.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522794512354 "|bounce|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] VCC " "Pin \"HEX1\[2\]\" is stuck at VCC" {  } { { "bounce.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/bounce.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522794512354 "|bounce|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "bounce.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/bounce.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522794512354 "|bounce|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "bounce.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/bounce.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522794512354 "|bounce|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "bounce.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/bounce.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522794512354 "|bounce|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "bounce.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/bounce.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522794512354 "|bounce|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1522794512354 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1522794512427 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "23 " "23 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1522794513072 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/courses/courses/cscb58w18/quraishm/CSCB58P2/output_files/bounce.map.smsg " "Generated suppressed messages file /courses/courses/cscb58w18/quraishm/CSCB58P2/output_files/bounce.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522794513139 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1522794513457 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522794513457 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "bounce.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/bounce.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522794513695 "|bounce|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "bounce.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/bounce.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522794513695 "|bounce|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "bounce.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/bounce.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522794513695 "|bounce|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "bounce.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/bounce.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522794513695 "|bounce|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "bounce.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/bounce.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522794513695 "|bounce|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "bounce.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/bounce.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522794513695 "|bounce|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "bounce.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/bounce.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522794513695 "|bounce|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "bounce.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/bounce.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522794513695 "|bounce|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "bounce.v" "" { Text "/courses/courses/cscb58w18/quraishm/CSCB58P2/bounce.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522794513695 "|bounce|SW[14]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1522794513695 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1728 " "Implemented 1728 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1522794513695 ""} { "Info" "ICUT_CUT_TM_OPINS" "117 " "Implemented 117 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1522794513695 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1578 " "Implemented 1578 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1522794513695 ""} { "Info" "ICUT_CUT_TM_RAMS" "9 " "Implemented 9 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1522794513695 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1522794513695 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1522794513695 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 107 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 107 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1293 " "Peak virtual memory: 1293 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1522794513759 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr  3 18:28:33 2018 " "Processing ended: Tue Apr  3 18:28:33 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1522794513759 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1522794513759 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1522794513759 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1522794513759 ""}
