Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.2 (win64) Build 5164865 Thu Sep  5 14:37:11 MDT 2024
| Date         : Sat May 10 20:04:25 2025
| Host         : LAPTOP-7GKHMVFU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file mrb3973_test_timing_summary_routed.rpt -pb mrb3973_test_timing_summary_routed.pb -rpx mrb3973_test_timing_summary_routed.rpx -warn_on_violation
| Design       : mrb3973_test
| Device       : 7a35t-csg325
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    118.035        0.000                      0                  336        0.202        0.000                      0                  336        7.000        0.000                       0                   187  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk                   {0.000 10.000}       20.000          50.000          
  clk_out1_clk_wiz_0  {0.000 62.500}       125.000         8.000           
  clkfbout_clk_wiz_0  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     7.000        0.000                       0                     1  
  clk_out1_clk_wiz_0      118.035        0.000                      0                  336        0.202        0.000                      0                  336       62.000        0.000                       0                   183  
  clkfbout_clk_wiz_0                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  lcd_clk_pll/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  lcd_clk_pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  lcd_clk_pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  lcd_clk_pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  lcd_clk_pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  lcd_clk_pll/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      118.035ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       62.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             118.035ns  (required time - arrival time)
  Source:                 state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            state_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.621ns  (logic 1.373ns (20.737%)  route 5.248ns (79.263%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 123.441 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.700    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.261 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.599    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.503 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=182, routed)         1.537    -0.966    lcd_clk_OBUF
    SLICE_X8Y75          FDCE                                         r  state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDCE (Prop_fdce_C_Q)         0.478    -0.488 r  state_reg[4]/Q
                         net (fo=80, routed)          2.921     2.432    cmd_data_writer/Q[4]
    SLICE_X9Y75          LUT5 (Prop_lut5_I0_O)        0.321     2.753 r  cmd_data_writer/state[4]_i_7/O
                         net (fo=3, routed)           0.689     3.442    cmd_data_writer/state_reg[4]
    SLICE_X8Y75          LUT6 (Prop_lut6_I2_O)        0.326     3.768 r  cmd_data_writer/state[4]_i_6/O
                         net (fo=1, routed)           0.494     4.262    cmd_data_writer/state[4]_i_6_n_0
    SLICE_X8Y75          LUT6 (Prop_lut6_I0_O)        0.124     4.386 r  cmd_data_writer/state[4]_i_2/O
                         net (fo=1, routed)           0.340     4.726    cmd_data_writer/state[4]_i_2_n_0
    SLICE_X9Y75          LUT6 (Prop_lut6_I0_O)        0.124     4.850 r  cmd_data_writer/state[4]_i_1/O
                         net (fo=5, routed)           0.804     5.655    state
    SLICE_X8Y78          FDCE                                         r  state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    R2                                                0.000   125.000 r  clk (IN)
                         net (fo=0)                   0.000   125.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396   126.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.558    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   120.341 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   121.922    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.013 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=182, routed)         1.428   123.441    lcd_clk_OBUF
    SLICE_X8Y78          FDCE                                         r  state_reg[0]/C
                         clock pessimism              0.576   124.017    
                         clock uncertainty           -0.158   123.858    
    SLICE_X8Y78          FDCE (Setup_fdce_C_CE)      -0.169   123.689    state_reg[0]
  -------------------------------------------------------------------
                         required time                        123.689    
                         arrival time                          -5.655    
  -------------------------------------------------------------------
                         slack                                118.035    

Slack (MET) :             118.325ns  (required time - arrival time)
  Source:                 state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.315ns  (logic 1.373ns (21.742%)  route 4.942ns (78.258%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 123.439 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.700    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.261 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.599    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.503 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=182, routed)         1.537    -0.966    lcd_clk_OBUF
    SLICE_X8Y75          FDCE                                         r  state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDCE (Prop_fdce_C_Q)         0.478    -0.488 r  state_reg[4]/Q
                         net (fo=80, routed)          2.921     2.432    cmd_data_writer/Q[4]
    SLICE_X9Y75          LUT5 (Prop_lut5_I0_O)        0.321     2.753 r  cmd_data_writer/state[4]_i_7/O
                         net (fo=3, routed)           0.689     3.442    cmd_data_writer/state_reg[4]
    SLICE_X8Y75          LUT6 (Prop_lut6_I2_O)        0.326     3.768 r  cmd_data_writer/state[4]_i_6/O
                         net (fo=1, routed)           0.494     4.262    cmd_data_writer/state[4]_i_6_n_0
    SLICE_X8Y75          LUT6 (Prop_lut6_I0_O)        0.124     4.386 r  cmd_data_writer/state[4]_i_2/O
                         net (fo=1, routed)           0.340     4.726    cmd_data_writer/state[4]_i_2_n_0
    SLICE_X9Y75          LUT6 (Prop_lut6_I0_O)        0.124     4.850 r  cmd_data_writer/state[4]_i_1/O
                         net (fo=5, routed)           0.498     5.349    state
    SLICE_X10Y76         FDCE                                         r  state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    R2                                                0.000   125.000 r  clk (IN)
                         net (fo=0)                   0.000   125.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396   126.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.558    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   120.341 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   121.922    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.013 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=182, routed)         1.426   123.439    lcd_clk_OBUF
    SLICE_X10Y76         FDCE                                         r  state_reg[1]/C
                         clock pessimism              0.562   124.001    
                         clock uncertainty           -0.158   123.842    
    SLICE_X10Y76         FDCE (Setup_fdce_C_CE)      -0.169   123.673    state_reg[1]
  -------------------------------------------------------------------
                         required time                        123.673    
                         arrival time                          -5.349    
  -------------------------------------------------------------------
                         slack                                118.325    

Slack (MET) :             118.325ns  (required time - arrival time)
  Source:                 state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.315ns  (logic 1.373ns (21.742%)  route 4.942ns (78.258%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 123.439 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.700    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.261 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.599    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.503 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=182, routed)         1.537    -0.966    lcd_clk_OBUF
    SLICE_X8Y75          FDCE                                         r  state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDCE (Prop_fdce_C_Q)         0.478    -0.488 r  state_reg[4]/Q
                         net (fo=80, routed)          2.921     2.432    cmd_data_writer/Q[4]
    SLICE_X9Y75          LUT5 (Prop_lut5_I0_O)        0.321     2.753 r  cmd_data_writer/state[4]_i_7/O
                         net (fo=3, routed)           0.689     3.442    cmd_data_writer/state_reg[4]
    SLICE_X8Y75          LUT6 (Prop_lut6_I2_O)        0.326     3.768 r  cmd_data_writer/state[4]_i_6/O
                         net (fo=1, routed)           0.494     4.262    cmd_data_writer/state[4]_i_6_n_0
    SLICE_X8Y75          LUT6 (Prop_lut6_I0_O)        0.124     4.386 r  cmd_data_writer/state[4]_i_2/O
                         net (fo=1, routed)           0.340     4.726    cmd_data_writer/state[4]_i_2_n_0
    SLICE_X9Y75          LUT6 (Prop_lut6_I0_O)        0.124     4.850 r  cmd_data_writer/state[4]_i_1/O
                         net (fo=5, routed)           0.498     5.349    state
    SLICE_X10Y76         FDCE                                         r  state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    R2                                                0.000   125.000 r  clk (IN)
                         net (fo=0)                   0.000   125.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396   126.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.558    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   120.341 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   121.922    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.013 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=182, routed)         1.426   123.439    lcd_clk_OBUF
    SLICE_X10Y76         FDCE                                         r  state_reg[2]/C
                         clock pessimism              0.562   124.001    
                         clock uncertainty           -0.158   123.842    
    SLICE_X10Y76         FDCE (Setup_fdce_C_CE)      -0.169   123.673    state_reg[2]
  -------------------------------------------------------------------
                         required time                        123.673    
                         arrival time                          -5.349    
  -------------------------------------------------------------------
                         slack                                118.325    

Slack (MET) :             118.465ns  (required time - arrival time)
  Source:                 state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.208ns  (logic 1.373ns (22.117%)  route 4.835ns (77.883%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 123.436 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.700    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.261 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.599    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.503 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=182, routed)         1.537    -0.966    lcd_clk_OBUF
    SLICE_X8Y75          FDCE                                         r  state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDCE (Prop_fdce_C_Q)         0.478    -0.488 r  state_reg[4]/Q
                         net (fo=80, routed)          2.921     2.432    cmd_data_writer/Q[4]
    SLICE_X9Y75          LUT5 (Prop_lut5_I0_O)        0.321     2.753 r  cmd_data_writer/state[4]_i_7/O
                         net (fo=3, routed)           0.689     3.442    cmd_data_writer/state_reg[4]
    SLICE_X8Y75          LUT6 (Prop_lut6_I2_O)        0.326     3.768 r  cmd_data_writer/state[4]_i_6/O
                         net (fo=1, routed)           0.494     4.262    cmd_data_writer/state[4]_i_6_n_0
    SLICE_X8Y75          LUT6 (Prop_lut6_I0_O)        0.124     4.386 r  cmd_data_writer/state[4]_i_2/O
                         net (fo=1, routed)           0.340     4.726    cmd_data_writer/state[4]_i_2_n_0
    SLICE_X9Y75          LUT6 (Prop_lut6_I0_O)        0.124     4.850 r  cmd_data_writer/state[4]_i_1/O
                         net (fo=5, routed)           0.391     5.241    state
    SLICE_X8Y75          FDCE                                         r  state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    R2                                                0.000   125.000 r  clk (IN)
                         net (fo=0)                   0.000   125.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396   126.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.558    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   120.341 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   121.922    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.013 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=182, routed)         1.423   123.436    lcd_clk_OBUF
    SLICE_X8Y75          FDCE                                         r  state_reg[3]/C
                         clock pessimism              0.598   124.034    
                         clock uncertainty           -0.158   123.875    
    SLICE_X8Y75          FDCE (Setup_fdce_C_CE)      -0.169   123.706    state_reg[3]
  -------------------------------------------------------------------
                         required time                        123.706    
                         arrival time                          -5.241    
  -------------------------------------------------------------------
                         slack                                118.465    

Slack (MET) :             118.465ns  (required time - arrival time)
  Source:                 state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            state_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.208ns  (logic 1.373ns (22.117%)  route 4.835ns (77.883%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 123.436 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.700    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.261 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.599    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.503 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=182, routed)         1.537    -0.966    lcd_clk_OBUF
    SLICE_X8Y75          FDCE                                         r  state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDCE (Prop_fdce_C_Q)         0.478    -0.488 r  state_reg[4]/Q
                         net (fo=80, routed)          2.921     2.432    cmd_data_writer/Q[4]
    SLICE_X9Y75          LUT5 (Prop_lut5_I0_O)        0.321     2.753 r  cmd_data_writer/state[4]_i_7/O
                         net (fo=3, routed)           0.689     3.442    cmd_data_writer/state_reg[4]
    SLICE_X8Y75          LUT6 (Prop_lut6_I2_O)        0.326     3.768 r  cmd_data_writer/state[4]_i_6/O
                         net (fo=1, routed)           0.494     4.262    cmd_data_writer/state[4]_i_6_n_0
    SLICE_X8Y75          LUT6 (Prop_lut6_I0_O)        0.124     4.386 r  cmd_data_writer/state[4]_i_2/O
                         net (fo=1, routed)           0.340     4.726    cmd_data_writer/state[4]_i_2_n_0
    SLICE_X9Y75          LUT6 (Prop_lut6_I0_O)        0.124     4.850 r  cmd_data_writer/state[4]_i_1/O
                         net (fo=5, routed)           0.391     5.241    state
    SLICE_X8Y75          FDCE                                         r  state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    R2                                                0.000   125.000 r  clk (IN)
                         net (fo=0)                   0.000   125.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396   126.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.558    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   120.341 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   121.922    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.013 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=182, routed)         1.423   123.436    lcd_clk_OBUF
    SLICE_X8Y75          FDCE                                         r  state_reg[4]/C
                         clock pessimism              0.598   124.034    
                         clock uncertainty           -0.158   123.875    
    SLICE_X8Y75          FDCE (Setup_fdce_C_CE)      -0.169   123.706    state_reg[4]
  -------------------------------------------------------------------
                         required time                        123.706    
                         arrival time                          -5.241    
  -------------------------------------------------------------------
                         slack                                118.465    

Slack (MET) :             118.550ns  (required time - arrival time)
  Source:                 delay_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            delay_counter_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.105ns  (logic 1.138ns (18.642%)  route 4.967ns (81.358%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 123.509 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.700    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.261 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.599    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.503 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=182, routed)         1.605    -0.898    lcd_clk_OBUF
    SLICE_X6Y73          FDCE                                         r  delay_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y73          FDCE (Prop_fdce_C_Q)         0.518    -0.380 r  delay_counter_reg[19]/Q
                         net (fo=3, routed)           0.830     0.450    cmd_writer/delay_counter[31]_i_8_0[19]
    SLICE_X6Y74          LUT6 (Prop_lut6_I0_O)        0.124     0.574 r  cmd_writer/delay_counter[31]_i_13/O
                         net (fo=1, routed)           0.634     1.208    cmd_writer/delay_counter[31]_i_13_n_0
    SLICE_X6Y75          LUT5 (Prop_lut5_I0_O)        0.124     1.332 r  cmd_writer/delay_counter[31]_i_8/O
                         net (fo=1, routed)           0.454     1.787    cmd_writer/delay_counter[31]_i_8_n_0
    SLICE_X6Y74          LUT6 (Prop_lut6_I0_O)        0.124     1.911 r  cmd_writer/delay_counter[31]_i_6/O
                         net (fo=35, routed)          0.953     2.864    cmd_writer/data1
    SLICE_X10Y76         LUT6 (Prop_lut6_I0_O)        0.124     2.988 r  cmd_writer/delay_counter[31]_i_5/O
                         net (fo=1, routed)           0.583     3.570    cmd_writer/delay_counter[31]_i_5_n_0
    SLICE_X9Y76          LUT6 (Prop_lut6_I5_O)        0.124     3.694 r  cmd_writer/delay_counter[31]_i_1/O
                         net (fo=32, routed)          1.512     5.206    delay_counter
    SLICE_X6Y69          FDCE                                         r  delay_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    R2                                                0.000   125.000 r  clk (IN)
                         net (fo=0)                   0.000   125.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396   126.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.558    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   120.341 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   121.922    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.013 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=182, routed)         1.496   123.509    lcd_clk_OBUF
    SLICE_X6Y69          FDCE                                         r  delay_counter_reg[1]/C
                         clock pessimism              0.575   124.084    
                         clock uncertainty           -0.158   123.925    
    SLICE_X6Y69          FDCE (Setup_fdce_C_CE)      -0.169   123.756    delay_counter_reg[1]
  -------------------------------------------------------------------
                         required time                        123.756    
                         arrival time                          -5.206    
  -------------------------------------------------------------------
                         slack                                118.550    

Slack (MET) :             118.550ns  (required time - arrival time)
  Source:                 delay_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            delay_counter_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.105ns  (logic 1.138ns (18.642%)  route 4.967ns (81.358%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 123.509 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.700    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.261 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.599    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.503 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=182, routed)         1.605    -0.898    lcd_clk_OBUF
    SLICE_X6Y73          FDCE                                         r  delay_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y73          FDCE (Prop_fdce_C_Q)         0.518    -0.380 r  delay_counter_reg[19]/Q
                         net (fo=3, routed)           0.830     0.450    cmd_writer/delay_counter[31]_i_8_0[19]
    SLICE_X6Y74          LUT6 (Prop_lut6_I0_O)        0.124     0.574 r  cmd_writer/delay_counter[31]_i_13/O
                         net (fo=1, routed)           0.634     1.208    cmd_writer/delay_counter[31]_i_13_n_0
    SLICE_X6Y75          LUT5 (Prop_lut5_I0_O)        0.124     1.332 r  cmd_writer/delay_counter[31]_i_8/O
                         net (fo=1, routed)           0.454     1.787    cmd_writer/delay_counter[31]_i_8_n_0
    SLICE_X6Y74          LUT6 (Prop_lut6_I0_O)        0.124     1.911 r  cmd_writer/delay_counter[31]_i_6/O
                         net (fo=35, routed)          0.953     2.864    cmd_writer/data1
    SLICE_X10Y76         LUT6 (Prop_lut6_I0_O)        0.124     2.988 r  cmd_writer/delay_counter[31]_i_5/O
                         net (fo=1, routed)           0.583     3.570    cmd_writer/delay_counter[31]_i_5_n_0
    SLICE_X9Y76          LUT6 (Prop_lut6_I5_O)        0.124     3.694 r  cmd_writer/delay_counter[31]_i_1/O
                         net (fo=32, routed)          1.512     5.206    delay_counter
    SLICE_X6Y69          FDCE                                         r  delay_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    R2                                                0.000   125.000 r  clk (IN)
                         net (fo=0)                   0.000   125.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396   126.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.558    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   120.341 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   121.922    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.013 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=182, routed)         1.496   123.509    lcd_clk_OBUF
    SLICE_X6Y69          FDCE                                         r  delay_counter_reg[3]/C
                         clock pessimism              0.575   124.084    
                         clock uncertainty           -0.158   123.925    
    SLICE_X6Y69          FDCE (Setup_fdce_C_CE)      -0.169   123.756    delay_counter_reg[3]
  -------------------------------------------------------------------
                         required time                        123.756    
                         arrival time                          -5.206    
  -------------------------------------------------------------------
                         slack                                118.550    

Slack (MET) :             118.550ns  (required time - arrival time)
  Source:                 delay_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            delay_counter_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.105ns  (logic 1.138ns (18.642%)  route 4.967ns (81.358%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 123.509 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.700    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.261 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.599    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.503 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=182, routed)         1.605    -0.898    lcd_clk_OBUF
    SLICE_X6Y73          FDCE                                         r  delay_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y73          FDCE (Prop_fdce_C_Q)         0.518    -0.380 r  delay_counter_reg[19]/Q
                         net (fo=3, routed)           0.830     0.450    cmd_writer/delay_counter[31]_i_8_0[19]
    SLICE_X6Y74          LUT6 (Prop_lut6_I0_O)        0.124     0.574 r  cmd_writer/delay_counter[31]_i_13/O
                         net (fo=1, routed)           0.634     1.208    cmd_writer/delay_counter[31]_i_13_n_0
    SLICE_X6Y75          LUT5 (Prop_lut5_I0_O)        0.124     1.332 r  cmd_writer/delay_counter[31]_i_8/O
                         net (fo=1, routed)           0.454     1.787    cmd_writer/delay_counter[31]_i_8_n_0
    SLICE_X6Y74          LUT6 (Prop_lut6_I0_O)        0.124     1.911 r  cmd_writer/delay_counter[31]_i_6/O
                         net (fo=35, routed)          0.953     2.864    cmd_writer/data1
    SLICE_X10Y76         LUT6 (Prop_lut6_I0_O)        0.124     2.988 r  cmd_writer/delay_counter[31]_i_5/O
                         net (fo=1, routed)           0.583     3.570    cmd_writer/delay_counter[31]_i_5_n_0
    SLICE_X9Y76          LUT6 (Prop_lut6_I5_O)        0.124     3.694 r  cmd_writer/delay_counter[31]_i_1/O
                         net (fo=32, routed)          1.512     5.206    delay_counter
    SLICE_X6Y69          FDCE                                         r  delay_counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    R2                                                0.000   125.000 r  clk (IN)
                         net (fo=0)                   0.000   125.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396   126.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.558    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   120.341 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   121.922    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.013 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=182, routed)         1.496   123.509    lcd_clk_OBUF
    SLICE_X6Y69          FDCE                                         r  delay_counter_reg[4]/C
                         clock pessimism              0.575   124.084    
                         clock uncertainty           -0.158   123.925    
    SLICE_X6Y69          FDCE (Setup_fdce_C_CE)      -0.169   123.756    delay_counter_reg[4]
  -------------------------------------------------------------------
                         required time                        123.756    
                         arrival time                          -5.206    
  -------------------------------------------------------------------
                         slack                                118.550    

Slack (MET) :             118.645ns  (required time - arrival time)
  Source:                 delay_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            delay_counter_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.974ns  (logic 1.138ns (19.050%)  route 4.836ns (80.950%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 123.509 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.700    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.261 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.599    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.503 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=182, routed)         1.605    -0.898    lcd_clk_OBUF
    SLICE_X6Y73          FDCE                                         r  delay_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y73          FDCE (Prop_fdce_C_Q)         0.518    -0.380 r  delay_counter_reg[19]/Q
                         net (fo=3, routed)           0.830     0.450    cmd_writer/delay_counter[31]_i_8_0[19]
    SLICE_X6Y74          LUT6 (Prop_lut6_I0_O)        0.124     0.574 r  cmd_writer/delay_counter[31]_i_13/O
                         net (fo=1, routed)           0.634     1.208    cmd_writer/delay_counter[31]_i_13_n_0
    SLICE_X6Y75          LUT5 (Prop_lut5_I0_O)        0.124     1.332 r  cmd_writer/delay_counter[31]_i_8/O
                         net (fo=1, routed)           0.454     1.787    cmd_writer/delay_counter[31]_i_8_n_0
    SLICE_X6Y74          LUT6 (Prop_lut6_I0_O)        0.124     1.911 r  cmd_writer/delay_counter[31]_i_6/O
                         net (fo=35, routed)          0.953     2.864    cmd_writer/data1
    SLICE_X10Y76         LUT6 (Prop_lut6_I0_O)        0.124     2.988 r  cmd_writer/delay_counter[31]_i_5/O
                         net (fo=1, routed)           0.583     3.570    cmd_writer/delay_counter[31]_i_5_n_0
    SLICE_X9Y76          LUT6 (Prop_lut6_I5_O)        0.124     3.694 r  cmd_writer/delay_counter[31]_i_1/O
                         net (fo=32, routed)          1.381     5.075    delay_counter
    SLICE_X5Y69          FDCE                                         r  delay_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    R2                                                0.000   125.000 r  clk (IN)
                         net (fo=0)                   0.000   125.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396   126.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.558    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   120.341 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   121.922    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.013 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=182, routed)         1.496   123.509    lcd_clk_OBUF
    SLICE_X5Y69          FDCE                                         r  delay_counter_reg[2]/C
                         clock pessimism              0.575   124.084    
                         clock uncertainty           -0.158   123.925    
    SLICE_X5Y69          FDCE (Setup_fdce_C_CE)      -0.205   123.720    delay_counter_reg[2]
  -------------------------------------------------------------------
                         required time                        123.720    
                         arrival time                          -5.075    
  -------------------------------------------------------------------
                         slack                                118.645    

Slack (MET) :             118.856ns  (required time - arrival time)
  Source:                 delay_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            delay_counter_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.760ns  (logic 1.138ns (19.757%)  route 4.622ns (80.243%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 123.506 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.700    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.261 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.599    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.503 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=182, routed)         1.605    -0.898    lcd_clk_OBUF
    SLICE_X6Y73          FDCE                                         r  delay_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y73          FDCE (Prop_fdce_C_Q)         0.518    -0.380 r  delay_counter_reg[19]/Q
                         net (fo=3, routed)           0.830     0.450    cmd_writer/delay_counter[31]_i_8_0[19]
    SLICE_X6Y74          LUT6 (Prop_lut6_I0_O)        0.124     0.574 r  cmd_writer/delay_counter[31]_i_13/O
                         net (fo=1, routed)           0.634     1.208    cmd_writer/delay_counter[31]_i_13_n_0
    SLICE_X6Y75          LUT5 (Prop_lut5_I0_O)        0.124     1.332 r  cmd_writer/delay_counter[31]_i_8/O
                         net (fo=1, routed)           0.454     1.787    cmd_writer/delay_counter[31]_i_8_n_0
    SLICE_X6Y74          LUT6 (Prop_lut6_I0_O)        0.124     1.911 r  cmd_writer/delay_counter[31]_i_6/O
                         net (fo=35, routed)          0.953     2.864    cmd_writer/data1
    SLICE_X10Y76         LUT6 (Prop_lut6_I0_O)        0.124     2.988 r  cmd_writer/delay_counter[31]_i_5/O
                         net (fo=1, routed)           0.583     3.570    cmd_writer/delay_counter[31]_i_5_n_0
    SLICE_X9Y76          LUT6 (Prop_lut6_I5_O)        0.124     3.694 r  cmd_writer/delay_counter[31]_i_1/O
                         net (fo=32, routed)          1.167     4.861    delay_counter
    SLICE_X5Y72          FDCE                                         r  delay_counter_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    R2                                                0.000   125.000 r  clk (IN)
                         net (fo=0)                   0.000   125.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396   126.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.558    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   120.341 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   121.922    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.013 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=182, routed)         1.493   123.506    lcd_clk_OBUF
    SLICE_X5Y72          FDCE                                         r  delay_counter_reg[13]/C
                         clock pessimism              0.575   124.081    
                         clock uncertainty           -0.158   123.922    
    SLICE_X5Y72          FDCE (Setup_fdce_C_CE)      -0.205   123.717    delay_counter_reg[13]
  -------------------------------------------------------------------
                         required time                        123.717    
                         arrival time                          -4.861    
  -------------------------------------------------------------------
                         slack                                118.856    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 cmd_ndata_writer/wr_substate_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            cmd_ndata_writer/wr_substate_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.780%)  route 0.120ns (39.220%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.684 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.199    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.173 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=182, routed)         0.580    -0.593    cmd_ndata_writer/clk_out1
    SLICE_X0Y75          FDCE                                         r  cmd_ndata_writer/wr_substate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  cmd_ndata_writer/wr_substate_reg[0]/Q
                         net (fo=7, routed)           0.120    -0.332    cmd_ndata_writer/wr_substate_reg_n_0_[0]
    SLICE_X1Y75          LUT6 (Prop_lut6_I0_O)        0.045    -0.287 r  cmd_ndata_writer/wr_substate[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.287    cmd_ndata_writer/wr_substate[2]_i_1_n_0
    SLICE_X1Y75          FDCE                                         r  cmd_ndata_writer/wr_substate_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.903    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.240 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.710    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=182, routed)         0.847    -0.833    cmd_ndata_writer/clk_out1
    SLICE_X1Y75          FDCE                                         r  cmd_ndata_writer/wr_substate_reg[2]/C
                         clock pessimism              0.254    -0.580    
    SLICE_X1Y75          FDCE (Hold_fdce_C_D)         0.091    -0.489    cmd_ndata_writer/wr_substate_reg[2]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 init_rom_addr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            init_rom_addr_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.212ns (66.791%)  route 0.105ns (33.209%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.684 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.199    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.173 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=182, routed)         0.585    -0.588    lcd_clk_OBUF
    SLICE_X6Y82          FDCE                                         r  init_rom_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDCE (Prop_fdce_C_Q)         0.164    -0.424 r  init_rom_addr_reg[3]/Q
                         net (fo=58, routed)          0.105    -0.318    init_rom_addr_reg_n_0_[3]
    SLICE_X7Y82          LUT5 (Prop_lut5_I1_O)        0.048    -0.270 r  init_rom_addr[4]_i_1/O
                         net (fo=2, routed)           0.000    -0.270    init_rom_addr[4]_i_1_n_0
    SLICE_X7Y82          FDCE                                         r  init_rom_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.903    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.240 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.710    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=182, routed)         0.854    -0.827    lcd_clk_OBUF
    SLICE_X7Y82          FDCE                                         r  init_rom_addr_reg[4]/C
                         clock pessimism              0.253    -0.575    
    SLICE_X7Y82          FDCE (Hold_fdce_C_D)         0.101    -0.474    init_rom_addr_reg[4]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 cmd_ndata_writer/wr_substate_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            cmd_ndata_writer/wr_substate_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.452%)  route 0.132ns (41.548%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.684 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.199    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.173 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=182, routed)         0.580    -0.593    cmd_ndata_writer/clk_out1
    SLICE_X1Y75          FDCE                                         r  cmd_ndata_writer/wr_substate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  cmd_ndata_writer/wr_substate_reg[2]/Q
                         net (fo=10, routed)          0.132    -0.320    cmd_ndata_writer/wr_substate_reg_n_0_[2]
    SLICE_X0Y75          LUT6 (Prop_lut6_I1_O)        0.045    -0.275 r  cmd_ndata_writer/wr_substate[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.275    cmd_ndata_writer/wr_substate[1]_i_1_n_0
    SLICE_X0Y75          FDCE                                         r  cmd_ndata_writer/wr_substate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.903    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.240 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.710    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=182, routed)         0.847    -0.833    cmd_ndata_writer/clk_out1
    SLICE_X0Y75          FDCE                                         r  cmd_ndata_writer/wr_substate_reg[1]/C
                         clock pessimism              0.254    -0.580    
    SLICE_X0Y75          FDCE (Hold_fdce_C_D)         0.092    -0.488    cmd_ndata_writer/wr_substate_reg[1]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 cmd_ndata_writer/wr_substate_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            cmd_ndata_writer/wr_substate_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.636%)  route 0.131ns (41.364%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.684 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.199    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.173 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=182, routed)         0.580    -0.593    cmd_ndata_writer/clk_out1
    SLICE_X1Y75          FDCE                                         r  cmd_ndata_writer/wr_substate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  cmd_ndata_writer/wr_substate_reg[2]/Q
                         net (fo=10, routed)          0.131    -0.321    cmd_ndata_writer/wr_substate_reg_n_0_[2]
    SLICE_X0Y75          LUT6 (Prop_lut6_I0_O)        0.045    -0.276 r  cmd_ndata_writer/wr_substate[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.276    cmd_ndata_writer/wr_substate[0]_i_1_n_0
    SLICE_X0Y75          FDCE                                         r  cmd_ndata_writer/wr_substate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.903    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.240 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.710    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=182, routed)         0.847    -0.833    cmd_ndata_writer/clk_out1
    SLICE_X0Y75          FDCE                                         r  cmd_ndata_writer/wr_substate_reg[0]/C
                         clock pessimism              0.254    -0.580    
    SLICE_X0Y75          FDCE (Hold_fdce_C_D)         0.091    -0.489    cmd_ndata_writer/wr_substate_reg[0]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 cmd_ndata_writer/wr_substate_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            cmd_ndata_writer/LCD_DATA_tristate_oe_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.944%)  route 0.135ns (42.056%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.684 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.199    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.173 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=182, routed)         0.580    -0.593    cmd_ndata_writer/clk_out1
    SLICE_X0Y75          FDCE                                         r  cmd_ndata_writer/wr_substate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  cmd_ndata_writer/wr_substate_reg[1]/Q
                         net (fo=11, routed)          0.135    -0.317    cmd_ndata_writer/wr_substate_reg_n_0_[1]
    SLICE_X1Y76          LUT5 (Prop_lut5_I0_O)        0.045    -0.272 r  cmd_ndata_writer/LCD_DATA_tristate_oe[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.272    cmd_ndata_writer/LCD_DATA_tristate_oe[10]_i_1_n_0
    SLICE_X1Y76          FDRE                                         r  cmd_ndata_writer/LCD_DATA_tristate_oe_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.903    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.240 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.710    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=182, routed)         0.848    -0.832    cmd_ndata_writer/clk_out1
    SLICE_X1Y76          FDRE                                         r  cmd_ndata_writer/LCD_DATA_tristate_oe_reg[10]/C
                         clock pessimism              0.254    -0.579    
    SLICE_X1Y76          FDRE (Hold_fdre_C_D)         0.092    -0.487    cmd_ndata_writer/LCD_DATA_tristate_oe_reg[10]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 cmd_data_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            cmd_writer/LCD_DATA_tristate_oe_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.714%)  route 0.189ns (57.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.684 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.199    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.173 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=182, routed)         0.582    -0.591    lcd_clk_OBUF
    SLICE_X4Y79          FDCE                                         r  cmd_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDCE (Prop_fdce_C_Q)         0.141    -0.450 r  cmd_data_reg[9]/Q
                         net (fo=2, routed)           0.189    -0.261    cmd_writer/LCD_DATA_tristate_oe_reg[15]_0[7]
    SLICE_X0Y78          FDRE                                         r  cmd_writer/LCD_DATA_tristate_oe_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.903    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.240 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.710    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=182, routed)         0.851    -0.829    cmd_writer/clk_out1
    SLICE_X0Y78          FDRE                                         r  cmd_writer/LCD_DATA_tristate_oe_reg[9]/C
                         clock pessimism              0.275    -0.555    
    SLICE_X0Y78          FDRE (Hold_fdre_C_D)         0.070    -0.485    cmd_writer/LCD_DATA_tristate_oe_reg[9]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 cmd_data_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            cmd_data_writer/LCD_DATA_tristate_oe_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.379%)  route 0.169ns (47.621%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.684 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.199    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.173 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=182, routed)         0.583    -0.590    lcd_clk_OBUF
    SLICE_X3Y78          FDCE                                         r  cmd_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  cmd_data_reg[10]/Q
                         net (fo=2, routed)           0.169    -0.280    cmd_data_writer/LCD_DATA_tristate_oe_reg[15]_1[8]
    SLICE_X4Y78          LUT3 (Prop_lut3_I0_O)        0.045    -0.235 r  cmd_data_writer/LCD_DATA_tristate_oe[10]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.235    cmd_data_writer/LCD_DATA_tristate_oe[10]_i_1__0_n_0
    SLICE_X4Y78          FDRE                                         r  cmd_data_writer/LCD_DATA_tristate_oe_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.903    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.240 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.710    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=182, routed)         0.850    -0.831    cmd_data_writer/clk_out1
    SLICE_X4Y78          FDRE                                         r  cmd_data_writer/LCD_DATA_tristate_oe_reg[10]/C
                         clock pessimism              0.275    -0.557    
    SLICE_X4Y78          FDRE (Hold_fdre_C_D)         0.092    -0.465    cmd_data_writer/LCD_DATA_tristate_oe_reg[10]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 cmd_data_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            cmd_writer/LCD_DATA_tristate_oe_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.714%)  route 0.197ns (58.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.684 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.199    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.173 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=182, routed)         0.582    -0.591    lcd_clk_OBUF
    SLICE_X4Y79          FDCE                                         r  cmd_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDCE (Prop_fdce_C_Q)         0.141    -0.450 r  cmd_data_reg[15]/Q
                         net (fo=2, routed)           0.197    -0.253    cmd_writer/LCD_DATA_tristate_oe_reg[15]_0[13]
    SLICE_X0Y77          FDRE                                         r  cmd_writer/LCD_DATA_tristate_oe_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.903    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.240 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.710    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=182, routed)         0.850    -0.830    cmd_writer/clk_out1
    SLICE_X0Y77          FDRE                                         r  cmd_writer/LCD_DATA_tristate_oe_reg[15]/C
                         clock pessimism              0.275    -0.556    
    SLICE_X0Y77          FDRE (Hold_fdre_C_D)         0.070    -0.486    cmd_writer/LCD_DATA_tristate_oe_reg[15]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 init_rom_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            init_rom_addr_reg_rep[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.209ns (61.529%)  route 0.131ns (38.471%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.684 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.199    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.173 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=182, routed)         0.584    -0.589    lcd_clk_OBUF
    SLICE_X6Y81          FDCE                                         r  init_rom_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          FDCE (Prop_fdce_C_Q)         0.164    -0.425 f  init_rom_addr_reg[1]/Q
                         net (fo=59, routed)          0.131    -0.294    init_rom_addr_reg_n_0_[1]
    SLICE_X7Y81          LUT2 (Prop_lut2_I1_O)        0.045    -0.249 r  init_rom_addr[1]_i_1/O
                         net (fo=2, routed)           0.000    -0.249    init_rom_addr[1]_i_1_n_0
    SLICE_X7Y81          FDCE                                         r  init_rom_addr_reg_rep[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.903    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.240 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.710    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=182, routed)         0.853    -0.828    lcd_clk_OBUF
    SLICE_X7Y81          FDCE                                         r  init_rom_addr_reg_rep[1]/C
                         clock pessimism              0.253    -0.576    
    SLICE_X7Y81          FDCE (Hold_fdce_C_D)         0.092    -0.484    init_rom_addr_reg_rep[1]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 cmd_data_writer/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            cmd_data_writer/wr_substate_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.172%)  route 0.157ns (45.828%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.684 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.199    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.173 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=182, routed)         0.581    -0.592    cmd_data_writer/clk_out1
    SLICE_X7Y77          FDPE                                         r  cmd_data_writer/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDPE (Prop_fdpe_C_Q)         0.141    -0.451 f  cmd_data_writer/FSM_onehot_state_reg[0]/Q
                         net (fo=7, routed)           0.157    -0.293    cmd_data_writer/state[0]
    SLICE_X7Y78          LUT6 (Prop_lut6_I5_O)        0.045    -0.248 r  cmd_data_writer/wr_substate[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    cmd_data_writer/wr_substate[1]_i_1_n_0
    SLICE_X7Y78          FDCE                                         r  cmd_data_writer/wr_substate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.903    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.240 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.710    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=182, routed)         0.850    -0.831    cmd_data_writer/clk_out1
    SLICE_X7Y78          FDCE                                         r  cmd_data_writer/wr_substate_reg[1]/C
                         clock pessimism              0.254    -0.578    
    SLICE_X7Y78          FDCE (Hold_fdce_C_D)         0.092    -0.486    cmd_data_writer/wr_substate_reg[1]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.237    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 62.500 }
Period(ns):         125.000
Sources:            { lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         125.000     122.845    BUFGCTRL_X0Y0    lcd_clk_pll/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         125.000     123.751    MMCME2_ADV_X1Y0  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         125.000     124.000    SLICE_X8Y76      LCD_BL_reg_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         125.000     124.000    SLICE_X4Y76      LCD_DATA_OBUF[13]_inst_i_2/C
Min Period        n/a     FDCE/C              n/a            1.000         125.000     124.000    SLICE_X5Y76      LCD_DATA_OBUF[15]_inst_i_2/C
Min Period        n/a     FDCE/C              n/a            1.000         125.000     124.000    SLICE_X5Y77      LCD_DATA_OBUF[7]_inst_i_2/C
Min Period        n/a     FDCE/C              n/a            1.000         125.000     124.000    SLICE_X9Y80      LCD_RESET_reg_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         125.000     124.000    SLICE_X6Y76      active_writer_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         125.000     124.000    SLICE_X9Y76      active_writer_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         125.000     124.000    SLICE_X3Y78      cmd_data_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       125.000     88.360     MMCME2_ADV_X1Y0  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X8Y76      LCD_BL_reg_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X8Y76      LCD_BL_reg_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X4Y76      LCD_DATA_OBUF[13]_inst_i_2/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X4Y76      LCD_DATA_OBUF[13]_inst_i_2/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X5Y76      LCD_DATA_OBUF[15]_inst_i_2/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X5Y76      LCD_DATA_OBUF[15]_inst_i_2/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X5Y77      LCD_DATA_OBUF[7]_inst_i_2/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X5Y77      LCD_DATA_OBUF[7]_inst_i_2/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X9Y80      LCD_RESET_reg_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X9Y80      LCD_RESET_reg_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X8Y76      LCD_BL_reg_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X8Y76      LCD_BL_reg_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X4Y76      LCD_DATA_OBUF[13]_inst_i_2/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X4Y76      LCD_DATA_OBUF[13]_inst_i_2/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X5Y76      LCD_DATA_OBUF[15]_inst_i_2/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X5Y76      LCD_DATA_OBUF[15]_inst_i_2/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X5Y77      LCD_DATA_OBUF[7]_inst_i_2/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X5Y77      LCD_DATA_OBUF[7]_inst_i_2/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X9Y80      LCD_RESET_reg_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X9Y80      LCD_RESET_reg_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { lcd_clk_pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    lcd_clk_pll/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  lcd_clk_pll/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  lcd_clk_pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  lcd_clk_pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  lcd_clk_pll/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            lcd_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.257ns  (logic 3.686ns (44.648%)  route 4.570ns (55.352%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     62.500    62.500 f  
    R2                                                0.000    62.500 f  clk (IN)
                         net (fo=0)                   0.000    62.500    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.467    63.967 f  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    65.200    lcd_clk_pll/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    58.239 f  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    59.901    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    59.997 f  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=182, routed)         2.909    62.905    lcd_clk_OBUF
    D14                  OBUF (Prop_obuf_I_O)         3.590    66.496 f  lcd_clk_OBUF_inst/O
                         net (fo=0)                   0.000    66.496    lcd_clk
    D14                                                               f  lcd_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_DATA_OBUF[13]_inst_i_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            LCD_DATA[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.534ns  (logic 4.520ns (52.967%)  route 4.014ns (47.033%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.700    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.261 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.599    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.503 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=182, routed)         1.605    -0.898    lcd_clk_OBUF
    SLICE_X4Y76          FDCE                                         r  LCD_DATA_OBUF[13]_inst_i_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDCE (Prop_fdce_C_Q)         0.456    -0.442 r  LCD_DATA_OBUF[13]_inst_i_2/Q
                         net (fo=12, routed)          1.007     0.564    cmd_ndata_writer/LCD_DATA_OBUF[15]_inst_i_1
    SLICE_X1Y76          LUT2 (Prop_lut2_I1_O)        0.152     0.716 r  cmd_ndata_writer/LCD_DATA_OBUF[15]_inst_i_3/O
                         net (fo=1, routed)           0.899     1.615    cmd_writer/LCD_DATA[15]
    SLICE_X0Y77          LUT6 (Prop_lut6_I2_O)        0.326     1.941 r  cmd_writer/LCD_DATA_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           2.108     4.049    LCD_DATA_OBUF[15]
    C17                  OBUF (Prop_obuf_I_O)         3.586     7.635 r  LCD_DATA_OBUF[15]_inst/O
                         net (fo=0)                   0.000     7.635    LCD_DATA[15]
    C17                                                               r  LCD_DATA[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_DATA_OBUF[7]_inst_i_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            LCD_DATA[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.374ns  (logic 4.484ns (53.553%)  route 3.889ns (46.447%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.700    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.261 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.599    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.503 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=182, routed)         1.606    -0.897    lcd_clk_OBUF
    SLICE_X5Y77          FDCE                                         r  LCD_DATA_OBUF[7]_inst_i_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDCE (Prop_fdce_C_Q)         0.456    -0.441 r  LCD_DATA_OBUF[7]_inst_i_2/Q
                         net (fo=16, routed)          1.019     0.577    cmd_data_writer/LCD_DATA[6]
    SLICE_X4Y77          LUT2 (Prop_lut2_I1_O)        0.152     0.729 r  cmd_data_writer/LCD_DATA_OBUF[13]_inst_i_3/O
                         net (fo=1, routed)           0.419     1.148    cmd_writer/LCD_DATA[13]
    SLICE_X1Y77          LUT6 (Prop_lut6_I5_O)        0.326     1.474 r  cmd_writer/LCD_DATA_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           2.452     3.926    LCD_DATA_OBUF[13]
    F15                  OBUF (Prop_obuf_I_O)         3.550     7.476 r  LCD_DATA_OBUF[13]_inst/O
                         net (fo=0)                   0.000     7.476    LCD_DATA[13]
    F15                                                               r  LCD_DATA[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cmd_data_writer/LCD_DATA_tristate_oe_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            LCD_DATA[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.262ns  (logic 4.258ns (51.533%)  route 4.004ns (48.467%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.700    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.261 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.599    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.503 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=182, routed)         1.609    -0.894    cmd_data_writer/clk_out1
    SLICE_X4Y78          FDRE                                         r  cmd_data_writer/LCD_DATA_tristate_oe_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  cmd_data_writer/LCD_DATA_tristate_oe_reg[10]/Q
                         net (fo=1, routed)           0.866     0.428    cmd_data_writer/LCD_DATA_tristate_oe_reg_n_0_[10]
    SLICE_X4Y78          LUT2 (Prop_lut2_I0_O)        0.124     0.552 r  cmd_data_writer/LCD_DATA_OBUF[10]_inst_i_3/O
                         net (fo=1, routed)           0.832     1.384    cmd_writer/LCD_DATA[10]_0
    SLICE_X2Y78          LUT6 (Prop_lut6_I5_O)        0.124     1.508 r  cmd_writer/LCD_DATA_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.306     3.814    LCD_DATA_OBUF[10]
    H16                  OBUF (Prop_obuf_I_O)         3.554     7.368 r  LCD_DATA_OBUF[10]_inst/O
                         net (fo=0)                   0.000     7.368    LCD_DATA[10]
    H16                                                               r  LCD_DATA[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_DATA_OBUF[7]_inst_i_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            LCD_DATA[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.225ns  (logic 4.258ns (51.775%)  route 3.966ns (48.225%))
  Logic Levels:           3  (LUT2=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.700    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.261 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.599    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.503 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=182, routed)         1.606    -0.897    lcd_clk_OBUF
    SLICE_X5Y77          FDCE                                         r  LCD_DATA_OBUF[7]_inst_i_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDCE (Prop_fdce_C_Q)         0.456    -0.441 r  LCD_DATA_OBUF[7]_inst_i_2/Q
                         net (fo=16, routed)          0.700     0.259    cmd_data_writer/LCD_DATA[6]
    SLICE_X5Y78          LUT2 (Prop_lut2_I1_O)        0.124     0.383 r  cmd_data_writer/LCD_DATA_OBUF[8]_inst_i_3/O
                         net (fo=1, routed)           0.811     1.194    cmd_writer/LCD_DATA[8]
    SLICE_X1Y78          LUT5 (Prop_lut5_I4_O)        0.124     1.318 r  cmd_writer/LCD_DATA_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           2.455     3.773    LCD_DATA_OBUF[8]
    G16                  OBUF (Prop_obuf_I_O)         3.554     7.327 r  LCD_DATA_OBUF[8]_inst/O
                         net (fo=0)                   0.000     7.327    LCD_DATA[8]
    G16                                                               r  LCD_DATA[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_DATA_OBUF[7]_inst_i_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            LCD_DATA[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.173ns  (logic 4.281ns (52.383%)  route 3.892ns (47.617%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.700    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.261 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.599    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.503 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=182, routed)         1.606    -0.897    lcd_clk_OBUF
    SLICE_X5Y77          FDCE                                         r  LCD_DATA_OBUF[7]_inst_i_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDCE (Prop_fdce_C_Q)         0.456    -0.441 r  LCD_DATA_OBUF[7]_inst_i_2/Q
                         net (fo=16, routed)          1.019     0.577    cmd_data_writer/LCD_DATA[6]
    SLICE_X4Y77          LUT2 (Prop_lut2_I1_O)        0.124     0.701 r  cmd_data_writer/LCD_DATA_OBUF[12]_inst_i_3/O
                         net (fo=1, routed)           0.735     1.437    cmd_writer/LCD_DATA[12]_0
    SLICE_X3Y77          LUT6 (Prop_lut6_I5_O)        0.124     1.561 r  cmd_writer/LCD_DATA_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           2.138     3.698    LCD_DATA_OBUF[12]
    C18                  OBUF (Prop_obuf_I_O)         3.577     7.276 r  LCD_DATA_OBUF[12]_inst/O
                         net (fo=0)                   0.000     7.276    LCD_DATA[12]
    C18                                                               r  LCD_DATA[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_DATA_OBUF[13]_inst_i_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            LCD_DATA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.058ns  (logic 4.289ns (53.234%)  route 3.768ns (46.766%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.700    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.261 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.599    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.503 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=182, routed)         1.605    -0.898    lcd_clk_OBUF
    SLICE_X4Y76          FDCE                                         r  LCD_DATA_OBUF[13]_inst_i_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDCE (Prop_fdce_C_Q)         0.456    -0.442 r  LCD_DATA_OBUF[13]_inst_i_2/Q
                         net (fo=12, routed)          1.147     0.704    cmd_ndata_writer/LCD_DATA_OBUF[15]_inst_i_1
    SLICE_X1Y77          LUT2 (Prop_lut2_I1_O)        0.124     0.828 r  cmd_ndata_writer/LCD_DATA_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.670     1.499    cmd_writer/LCD_DATA[2]
    SLICE_X1Y77          LUT6 (Prop_lut6_I2_O)        0.124     1.623 r  cmd_writer/LCD_DATA_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.951     3.574    LCD_DATA_OBUF[2]
    B17                  OBUF (Prop_obuf_I_O)         3.585     7.159 r  LCD_DATA_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.159    LCD_DATA[2]
    B17                                                               r  LCD_DATA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cmd_data_writer/LCD_DATA_tristate_oe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            LCD_DATA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.991ns  (logic 4.287ns (53.649%)  route 3.704ns (46.351%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.700    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.261 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.599    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.503 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=182, routed)         1.610    -0.893    cmd_data_writer/clk_out1
    SLICE_X5Y79          FDRE                                         r  cmd_data_writer/LCD_DATA_tristate_oe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.456    -0.437 r  cmd_data_writer/LCD_DATA_tristate_oe_reg[0]/Q
                         net (fo=1, routed)           0.656     0.219    cmd_data_writer/LCD_DATA_tristate_oe_reg_n_0_[0]
    SLICE_X5Y79          LUT2 (Prop_lut2_I0_O)        0.124     0.343 r  cmd_data_writer/LCD_DATA_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           1.151     1.493    cmd_writer/LCD_DATA[0]_1
    SLICE_X1Y78          LUT6 (Prop_lut6_I5_O)        0.124     1.617 r  cmd_writer/LCD_DATA_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.897     3.515    LCD_DATA_OBUF[0]
    B16                  OBUF (Prop_obuf_I_O)         3.583     7.098 r  LCD_DATA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.098    LCD_DATA[0]
    B16                                                               r  LCD_DATA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_DATA_OBUF[7]_inst_i_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            LCD_DATA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.989ns  (logic 4.526ns (56.650%)  route 3.463ns (43.350%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.700    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.261 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.599    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.503 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=182, routed)         1.606    -0.897    lcd_clk_OBUF
    SLICE_X5Y77          FDCE                                         r  LCD_DATA_OBUF[7]_inst_i_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDCE (Prop_fdce_C_Q)         0.456    -0.441 r  LCD_DATA_OBUF[7]_inst_i_2/Q
                         net (fo=16, routed)          0.700     0.259    cmd_data_writer/LCD_DATA[6]
    SLICE_X4Y78          LUT2 (Prop_lut2_I1_O)        0.152     0.411 r  cmd_data_writer/LCD_DATA_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.667     1.078    cmd_writer/LCD_DATA[5]_0
    SLICE_X3Y77          LUT6 (Prop_lut6_I5_O)        0.332     1.410 r  cmd_writer/LCD_DATA_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.096     3.506    LCD_DATA_OBUF[5]
    C16                  OBUF (Prop_obuf_I_O)         3.586     7.092 r  LCD_DATA_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.092    LCD_DATA[5]
    C16                                                               r  LCD_DATA[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 active_writer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            LCD_DATA[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.978ns  (logic 4.445ns (55.715%)  route 3.533ns (44.285%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.700    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.261 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.599    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.503 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=182, routed)         1.605    -0.898    lcd_clk_OBUF
    SLICE_X6Y76          FDCE                                         r  active_writer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDCE (Prop_fdce_C_Q)         0.518    -0.380 f  active_writer_reg[0]/Q
                         net (fo=21, routed)          1.625     1.245    cmd_data_writer/LCD_RDX
    SLICE_X5Y77          LUT4 (Prop_lut4_I2_O)        0.153     1.398 r  cmd_data_writer/LCD_DATA_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.908     3.306    LCD_DATA_OBUF[6]
    E15                  OBUF (Prop_obuf_I_O)         3.774     7.079 r  LCD_DATA_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.079    LCD_DATA[6]
    E15                                                               r  LCD_DATA[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            lcd_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.537ns  (logic 1.317ns (51.899%)  route 1.220ns (48.101%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    lcd_clk_pll/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.684 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.199    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.173 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=182, routed)         0.734    -0.438    lcd_clk_OBUF
    D14                  OBUF (Prop_obuf_I_O)         1.291     0.853 r  lcd_clk_OBUF_inst/O
                         net (fo=0)                   0.000     0.853    lcd_clk
    D14                                                               r  lcd_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_RESET_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            LCD_RESET
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.922ns  (logic 1.415ns (73.604%)  route 0.507ns (26.396%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.684 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.199    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.173 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=182, routed)         0.556    -0.617    lcd_clk_OBUF
    SLICE_X9Y80          FDCE                                         r  LCD_RESET_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDCE (Prop_fdce_C_Q)         0.141    -0.476 r  LCD_RESET_reg_reg/Q
                         net (fo=1, routed)           0.507     0.031    LCD_RESET_OBUF
    C14                  OBUF (Prop_obuf_I_O)         1.274     1.305 r  LCD_RESET_OBUF_inst/O
                         net (fo=0)                   0.000     1.305    LCD_RESET
    C14                                                               r  LCD_RESET (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cmd_writer/LCD_CS_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            LCD_CS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.975ns  (logic 1.493ns (75.592%)  route 0.482ns (24.408%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.684 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.199    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.173 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=182, routed)         0.579    -0.594    cmd_writer/clk_out1
    SLICE_X5Y76          FDPE                                         r  cmd_writer/LCD_CS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y76          FDPE (Prop_fdpe_C_Q)         0.141    -0.453 r  cmd_writer/LCD_CS_reg/Q
                         net (fo=1, routed)           0.057    -0.395    cmd_writer/LCD_CS_reg_n_0
    SLICE_X4Y76          LUT5 (Prop_lut5_I0_O)        0.045    -0.350 r  cmd_writer/LCD_CS_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.424     0.074    LCD_CS_OBUF
    A13                  OBUF (Prop_obuf_I_O)         1.307     1.381 r  LCD_CS_OBUF_inst/O
                         net (fo=0)                   0.000     1.381    LCD_CS
    A13                                                               r  LCD_CS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cmd_writer/LCD_DATA_tristate_oe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            LCD_DATA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.026ns  (logic 1.476ns (72.881%)  route 0.549ns (27.119%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.684 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.199    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.173 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=182, routed)         0.583    -0.590    cmd_writer/clk_out1
    SLICE_X0Y78          FDRE                                         r  cmd_writer/LCD_DATA_tristate_oe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  cmd_writer/LCD_DATA_tristate_oe_reg[3]/Q
                         net (fo=1, routed)           0.225    -0.224    cmd_writer/LCD_DATA_tristate_oe_reg_n_0_[3]
    SLICE_X0Y78          LUT6 (Prop_lut6_I0_O)        0.045    -0.179 r  cmd_writer/LCD_DATA_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.325     0.146    LCD_DATA_OBUF[3]
    A15                  OBUF (Prop_obuf_I_O)         1.290     1.436 r  LCD_DATA_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.436    LCD_DATA[3]
    A15                                                               r  LCD_DATA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cmd_writer/LCD_WR_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            LCD_WR
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.040ns  (logic 1.491ns (73.047%)  route 0.550ns (26.953%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.684 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.199    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.173 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=182, routed)         0.579    -0.594    cmd_writer/clk_out1
    SLICE_X5Y76          FDPE                                         r  cmd_writer/LCD_WR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y76          FDPE (Prop_fdpe_C_Q)         0.141    -0.453 r  cmd_writer/LCD_WR_reg/Q
                         net (fo=1, routed)           0.214    -0.239    cmd_writer/LCD_WR_reg_n_0
    SLICE_X5Y76          LUT5 (Prop_lut5_I0_O)        0.045    -0.194 r  cmd_writer/LCD_WR_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.336     0.142    LCD_WR_OBUF
    C13                  OBUF (Prop_obuf_I_O)         1.305     1.447 r  LCD_WR_OBUF_inst/O
                         net (fo=0)                   0.000     1.447    LCD_WR
    C13                                                               r  LCD_WR (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cmd_writer/LCD_DATA_tristate_oe_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            LCD_DATA[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.037ns  (logic 1.469ns (72.101%)  route 0.568ns (27.899%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.684 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.199    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.173 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=182, routed)         0.583    -0.590    cmd_writer/clk_out1
    SLICE_X0Y78          FDRE                                         r  cmd_writer/LCD_DATA_tristate_oe_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  cmd_writer/LCD_DATA_tristate_oe_reg[11]/Q
                         net (fo=1, routed)           0.173    -0.276    cmd_writer/LCD_DATA_tristate_oe_reg_n_0_[11]
    SLICE_X0Y78          LUT6 (Prop_lut6_I1_O)        0.045    -0.231 r  cmd_writer/LCD_DATA_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.396     0.165    LCD_DATA_OBUF[11]
    E16                  OBUF (Prop_obuf_I_O)         1.283     1.448 r  LCD_DATA_OBUF[11]_inst/O
                         net (fo=0)                   0.000     1.448    LCD_DATA[11]
    E16                                                               r  LCD_DATA[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cmd_writer/LCD_DATA_tristate_oe_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            LCD_DATA[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.047ns  (logic 1.475ns (72.076%)  route 0.572ns (27.924%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.684 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.199    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.173 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=182, routed)         0.583    -0.590    cmd_writer/clk_out1
    SLICE_X2Y77          FDRE                                         r  cmd_writer/LCD_DATA_tristate_oe_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  cmd_writer/LCD_DATA_tristate_oe_reg[14]/Q
                         net (fo=1, routed)           0.095    -0.330    cmd_writer/LCD_DATA_tristate_oe_reg_n_0_[14]
    SLICE_X1Y76          LUT6 (Prop_lut6_I0_O)        0.045    -0.285 r  cmd_writer/LCD_DATA_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           0.476     0.191    LCD_DATA_OBUF[14]
    E17                  OBUF (Prop_obuf_I_O)         1.266     1.457 r  LCD_DATA_OBUF[14]_inst/O
                         net (fo=0)                   0.000     1.457    LCD_DATA[14]
    E17                                                               r  LCD_DATA[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cmd_writer/LCD_DATA_tristate_oe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            LCD_DATA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.058ns  (logic 1.462ns (71.037%)  route 0.596ns (28.963%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.684 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.199    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.173 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=182, routed)         0.583    -0.590    cmd_writer/clk_out1
    SLICE_X3Y77          FDRE                                         r  cmd_writer/LCD_DATA_tristate_oe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  cmd_writer/LCD_DATA_tristate_oe_reg[4]/Q
                         net (fo=1, routed)           0.213    -0.236    cmd_writer/LCD_DATA_tristate_oe_reg_n_0_[4]
    SLICE_X3Y77          LUT6 (Prop_lut6_I0_O)        0.045    -0.191 r  cmd_writer/LCD_DATA_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.383     0.192    LCD_DATA_OBUF[4]
    D15                  OBUF (Prop_obuf_I_O)         1.276     1.468 r  LCD_DATA_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.468    LCD_DATA[4]
    D15                                                               r  LCD_DATA[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cmd_ndata_writer/LCD_RS_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            LCD_RS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.462ns (70.577%)  route 0.609ns (29.423%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.684 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.199    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.173 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=182, routed)         0.581    -0.592    cmd_ndata_writer/clk_out1
    SLICE_X0Y76          FDCE                                         r  cmd_ndata_writer/LCD_RS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  cmd_ndata_writer/LCD_RS_reg/Q
                         net (fo=1, routed)           0.218    -0.233    cmd_ndata_writer/LCD_RS_reg_n_0
    SLICE_X1Y77          LUT4 (Prop_lut4_I0_O)        0.045    -0.188 r  cmd_ndata_writer/LCD_RS_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.392     0.203    LCD_RS_OBUF
    B14                  OBUF (Prop_obuf_I_O)         1.276     1.479 r  LCD_RS_OBUF_inst/O
                         net (fo=0)                   0.000     1.479    LCD_RS
    B14                                                               r  LCD_RS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cmd_writer/LCD_DATA_tristate_oe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            LCD_DATA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.082ns  (logic 1.520ns (73.007%)  route 0.562ns (26.993%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.684 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.199    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.173 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=182, routed)         0.583    -0.590    cmd_writer/clk_out1
    SLICE_X2Y78          FDRE                                         r  cmd_writer/LCD_DATA_tristate_oe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  cmd_writer/LCD_DATA_tristate_oe_reg[1]/Q
                         net (fo=1, routed)           0.204    -0.222    cmd_writer/LCD_DATA_tristate_oe_reg_n_0_[1]
    SLICE_X1Y78          LUT6 (Prop_lut6_I0_O)        0.045    -0.177 r  cmd_writer/LCD_DATA_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.358     0.181    LCD_DATA_OBUF[1]
    A14                  OBUF (Prop_obuf_I_O)         1.311     1.492 r  LCD_DATA_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.492    LCD_DATA[1]
    A14                                                               r  LCD_DATA[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lcd_clk_pll/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lcd_clk_pll/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    R2                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423    10.423 f  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.903    lcd_clk_pll/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     7.760 f  lcd_clk_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     8.290    lcd_clk_pll/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.319 f  lcd_clk_pll/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     9.136    lcd_clk_pll/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  lcd_clk_pll/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lcd_clk_pll/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lcd_clk_pll/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396     1.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.558    lcd_clk_pll/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.659 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.078    lcd_clk_pll/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.987 r  lcd_clk_pll/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.530    lcd_clk_pll/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  lcd_clk_pll/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           205 Endpoints
Min Delay           205 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lcd_clk_pll/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            init_rom_addr_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.916ns  (logic 0.248ns (3.586%)  route 6.668ns (96.414%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  lcd_clk_pll/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           4.566     4.566    cmd_data_writer/locked
    SLICE_X9Y77          LUT6 (Prop_lut6_I0_O)        0.124     4.690 r  cmd_data_writer/init_rom_addr[9]_i_6/O
                         net (fo=2, routed)           0.681     5.371    cmd_data_writer/state_reg[1]_0
    SLICE_X8Y77          LUT6 (Prop_lut6_I5_O)        0.124     5.495 r  cmd_data_writer/init_rom_addr[9]_i_1/O
                         net (fo=18, routed)          1.421     6.916    init_rom_addr
    SLICE_X7Y81          FDCE                                         r  init_rom_addr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396     1.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.558    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.659 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.078    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.987 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=182, routed)         1.497    -1.490    lcd_clk_OBUF
    SLICE_X7Y81          FDCE                                         r  init_rom_addr_reg[7]/C

Slack:                    inf
  Source:                 lcd_clk_pll/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            init_rom_addr_reg_rep[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.916ns  (logic 0.248ns (3.586%)  route 6.668ns (96.414%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  lcd_clk_pll/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           4.566     4.566    cmd_data_writer/locked
    SLICE_X9Y77          LUT6 (Prop_lut6_I0_O)        0.124     4.690 r  cmd_data_writer/init_rom_addr[9]_i_6/O
                         net (fo=2, routed)           0.681     5.371    cmd_data_writer/state_reg[1]_0
    SLICE_X8Y77          LUT6 (Prop_lut6_I5_O)        0.124     5.495 r  cmd_data_writer/init_rom_addr[9]_i_1/O
                         net (fo=18, routed)          1.421     6.916    init_rom_addr
    SLICE_X7Y81          FDCE                                         r  init_rom_addr_reg_rep[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396     1.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.558    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.659 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.078    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.987 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=182, routed)         1.497    -1.490    lcd_clk_OBUF
    SLICE_X7Y81          FDCE                                         r  init_rom_addr_reg_rep[1]/C

Slack:                    inf
  Source:                 lcd_clk_pll/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            init_rom_addr_reg_rep[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.916ns  (logic 0.248ns (3.586%)  route 6.668ns (96.414%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  lcd_clk_pll/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           4.566     4.566    cmd_data_writer/locked
    SLICE_X9Y77          LUT6 (Prop_lut6_I0_O)        0.124     4.690 r  cmd_data_writer/init_rom_addr[9]_i_6/O
                         net (fo=2, routed)           0.681     5.371    cmd_data_writer/state_reg[1]_0
    SLICE_X8Y77          LUT6 (Prop_lut6_I5_O)        0.124     5.495 r  cmd_data_writer/init_rom_addr[9]_i_1/O
                         net (fo=18, routed)          1.421     6.916    init_rom_addr
    SLICE_X7Y81          FDCE                                         r  init_rom_addr_reg_rep[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396     1.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.558    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.659 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.078    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.987 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=182, routed)         1.497    -1.490    lcd_clk_OBUF
    SLICE_X7Y81          FDCE                                         r  init_rom_addr_reg_rep[2]/C

Slack:                    inf
  Source:                 lcd_clk_pll/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            init_rom_addr_reg_rep[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.916ns  (logic 0.248ns (3.586%)  route 6.668ns (96.414%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  lcd_clk_pll/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           4.566     4.566    cmd_data_writer/locked
    SLICE_X9Y77          LUT6 (Prop_lut6_I0_O)        0.124     4.690 r  cmd_data_writer/init_rom_addr[9]_i_6/O
                         net (fo=2, routed)           0.681     5.371    cmd_data_writer/state_reg[1]_0
    SLICE_X8Y77          LUT6 (Prop_lut6_I5_O)        0.124     5.495 r  cmd_data_writer/init_rom_addr[9]_i_1/O
                         net (fo=18, routed)          1.421     6.916    init_rom_addr
    SLICE_X7Y81          FDCE                                         r  init_rom_addr_reg_rep[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396     1.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.558    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.659 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.078    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.987 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=182, routed)         1.497    -1.490    lcd_clk_OBUF
    SLICE_X7Y81          FDCE                                         r  init_rom_addr_reg_rep[7]/C

Slack:                    inf
  Source:                 lcd_clk_pll/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            init_rom_addr_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.726ns  (logic 0.248ns (3.687%)  route 6.478ns (96.313%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  lcd_clk_pll/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           4.566     4.566    cmd_data_writer/locked
    SLICE_X9Y77          LUT6 (Prop_lut6_I0_O)        0.124     4.690 r  cmd_data_writer/init_rom_addr[9]_i_6/O
                         net (fo=2, routed)           0.681     5.371    cmd_data_writer/state_reg[1]_0
    SLICE_X8Y77          LUT6 (Prop_lut6_I5_O)        0.124     5.495 r  cmd_data_writer/init_rom_addr[9]_i_1/O
                         net (fo=18, routed)          1.232     6.726    init_rom_addr
    SLICE_X6Y81          FDCE                                         r  init_rom_addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396     1.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.558    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.659 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.078    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.987 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=182, routed)         1.497    -1.490    lcd_clk_OBUF
    SLICE_X6Y81          FDCE                                         r  init_rom_addr_reg[1]/C

Slack:                    inf
  Source:                 lcd_clk_pll/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            init_rom_addr_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.726ns  (logic 0.248ns (3.687%)  route 6.478ns (96.313%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  lcd_clk_pll/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           4.566     4.566    cmd_data_writer/locked
    SLICE_X9Y77          LUT6 (Prop_lut6_I0_O)        0.124     4.690 r  cmd_data_writer/init_rom_addr[9]_i_6/O
                         net (fo=2, routed)           0.681     5.371    cmd_data_writer/state_reg[1]_0
    SLICE_X8Y77          LUT6 (Prop_lut6_I5_O)        0.124     5.495 r  cmd_data_writer/init_rom_addr[9]_i_1/O
                         net (fo=18, routed)          1.232     6.726    init_rom_addr
    SLICE_X6Y81          FDCE                                         r  init_rom_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396     1.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.558    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.659 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.078    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.987 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=182, routed)         1.497    -1.490    lcd_clk_OBUF
    SLICE_X6Y81          FDCE                                         r  init_rom_addr_reg[2]/C

Slack:                    inf
  Source:                 lcd_clk_pll/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            delay_counter_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.658ns  (logic 0.248ns (3.725%)  route 6.410ns (96.275%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  lcd_clk_pll/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           4.488     4.488    cmd_writer/locked
    SLICE_X10Y76         LUT6 (Prop_lut6_I5_O)        0.124     4.612 r  cmd_writer/delay_counter[31]_i_4/O
                         net (fo=1, routed)           0.410     5.022    cmd_writer/delay_counter[31]_i_4_n_0
    SLICE_X9Y76          LUT6 (Prop_lut6_I4_O)        0.124     5.146 r  cmd_writer/delay_counter[31]_i_1/O
                         net (fo=32, routed)          1.512     6.658    delay_counter
    SLICE_X6Y69          FDCE                                         r  delay_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396     1.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.558    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.659 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.078    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.987 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=182, routed)         1.496    -1.491    lcd_clk_OBUF
    SLICE_X6Y69          FDCE                                         r  delay_counter_reg[1]/C

Slack:                    inf
  Source:                 lcd_clk_pll/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            delay_counter_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.658ns  (logic 0.248ns (3.725%)  route 6.410ns (96.275%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  lcd_clk_pll/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           4.488     4.488    cmd_writer/locked
    SLICE_X10Y76         LUT6 (Prop_lut6_I5_O)        0.124     4.612 r  cmd_writer/delay_counter[31]_i_4/O
                         net (fo=1, routed)           0.410     5.022    cmd_writer/delay_counter[31]_i_4_n_0
    SLICE_X9Y76          LUT6 (Prop_lut6_I4_O)        0.124     5.146 r  cmd_writer/delay_counter[31]_i_1/O
                         net (fo=32, routed)          1.512     6.658    delay_counter
    SLICE_X6Y69          FDCE                                         r  delay_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396     1.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.558    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.659 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.078    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.987 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=182, routed)         1.496    -1.491    lcd_clk_OBUF
    SLICE_X6Y69          FDCE                                         r  delay_counter_reg[3]/C

Slack:                    inf
  Source:                 lcd_clk_pll/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            delay_counter_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.658ns  (logic 0.248ns (3.725%)  route 6.410ns (96.275%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  lcd_clk_pll/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           4.488     4.488    cmd_writer/locked
    SLICE_X10Y76         LUT6 (Prop_lut6_I5_O)        0.124     4.612 r  cmd_writer/delay_counter[31]_i_4/O
                         net (fo=1, routed)           0.410     5.022    cmd_writer/delay_counter[31]_i_4_n_0
    SLICE_X9Y76          LUT6 (Prop_lut6_I4_O)        0.124     5.146 r  cmd_writer/delay_counter[31]_i_1/O
                         net (fo=32, routed)          1.512     6.658    delay_counter
    SLICE_X6Y69          FDCE                                         r  delay_counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396     1.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.558    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.659 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.078    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.987 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=182, routed)         1.496    -1.491    lcd_clk_OBUF
    SLICE_X6Y69          FDCE                                         r  delay_counter_reg[4]/C

Slack:                    inf
  Source:                 lcd_clk_pll/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            delay_counter_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.527ns  (logic 0.248ns (3.799%)  route 6.279ns (96.201%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  lcd_clk_pll/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           4.488     4.488    cmd_writer/locked
    SLICE_X10Y76         LUT6 (Prop_lut6_I5_O)        0.124     4.612 r  cmd_writer/delay_counter[31]_i_4/O
                         net (fo=1, routed)           0.410     5.022    cmd_writer/delay_counter[31]_i_4_n_0
    SLICE_X9Y76          LUT6 (Prop_lut6_I4_O)        0.124     5.146 r  cmd_writer/delay_counter[31]_i_1/O
                         net (fo=32, routed)          1.381     6.527    delay_counter
    SLICE_X5Y69          FDCE                                         r  delay_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396     1.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.558    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.659 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.078    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.987 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=182, routed)         1.496    -1.491    lcd_clk_OBUF
    SLICE_X5Y69          FDCE                                         r  delay_counter_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            cmd_ndata_writer/data_count_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.194ns  (logic 0.314ns (26.277%)  route 0.880ns (73.723%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=3, routed)           0.752     1.020    cmd_ndata_writer/resetn
    SLICE_X3Y72          LUT1 (Prop_lut1_I0_O)        0.045     1.065 f  cmd_ndata_writer/FSM_sequential_wr_substate[1]_i_3/O
                         net (fo=148, routed)         0.129     1.194    cmd_ndata_writer/reset_n
    SLICE_X2Y72          FDCE                                         f  cmd_ndata_writer/data_count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.903    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.240 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.710    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=182, routed)         0.850    -0.830    cmd_ndata_writer/clk_out1
    SLICE_X2Y72          FDCE                                         r  cmd_ndata_writer/data_count_reg[10]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            cmd_ndata_writer/data_count_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.194ns  (logic 0.314ns (26.277%)  route 0.880ns (73.723%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=3, routed)           0.752     1.020    cmd_ndata_writer/resetn
    SLICE_X3Y72          LUT1 (Prop_lut1_I0_O)        0.045     1.065 f  cmd_ndata_writer/FSM_sequential_wr_substate[1]_i_3/O
                         net (fo=148, routed)         0.129     1.194    cmd_ndata_writer/reset_n
    SLICE_X3Y72          FDCE                                         f  cmd_ndata_writer/data_count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.903    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.240 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.710    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=182, routed)         0.850    -0.830    cmd_ndata_writer/clk_out1
    SLICE_X3Y72          FDCE                                         r  cmd_ndata_writer/data_count_reg[11]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            cmd_ndata_writer/data_count_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.194ns  (logic 0.314ns (26.277%)  route 0.880ns (73.723%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=3, routed)           0.752     1.020    cmd_ndata_writer/resetn
    SLICE_X3Y72          LUT1 (Prop_lut1_I0_O)        0.045     1.065 f  cmd_ndata_writer/FSM_sequential_wr_substate[1]_i_3/O
                         net (fo=148, routed)         0.129     1.194    cmd_ndata_writer/reset_n
    SLICE_X3Y72          FDCE                                         f  cmd_ndata_writer/data_count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.903    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.240 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.710    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=182, routed)         0.850    -0.830    cmd_ndata_writer/clk_out1
    SLICE_X3Y72          FDCE                                         r  cmd_ndata_writer/data_count_reg[12]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            cmd_ndata_writer/data_count_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.194ns  (logic 0.314ns (26.277%)  route 0.880ns (73.723%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=3, routed)           0.752     1.020    cmd_ndata_writer/resetn
    SLICE_X3Y72          LUT1 (Prop_lut1_I0_O)        0.045     1.065 f  cmd_ndata_writer/FSM_sequential_wr_substate[1]_i_3/O
                         net (fo=148, routed)         0.129     1.194    cmd_ndata_writer/reset_n
    SLICE_X3Y72          FDCE                                         f  cmd_ndata_writer/data_count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.903    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.240 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.710    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=182, routed)         0.850    -0.830    cmd_ndata_writer/clk_out1
    SLICE_X3Y72          FDCE                                         r  cmd_ndata_writer/data_count_reg[13]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            cmd_ndata_writer/data_count_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.194ns  (logic 0.314ns (26.277%)  route 0.880ns (73.723%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=3, routed)           0.752     1.020    cmd_ndata_writer/resetn
    SLICE_X3Y72          LUT1 (Prop_lut1_I0_O)        0.045     1.065 f  cmd_ndata_writer/FSM_sequential_wr_substate[1]_i_3/O
                         net (fo=148, routed)         0.129     1.194    cmd_ndata_writer/reset_n
    SLICE_X3Y72          FDCE                                         f  cmd_ndata_writer/data_count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.903    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.240 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.710    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=182, routed)         0.850    -0.830    cmd_ndata_writer/clk_out1
    SLICE_X3Y72          FDCE                                         r  cmd_ndata_writer/data_count_reg[9]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            read_start_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.250ns  (logic 0.314ns (25.094%)  route 0.937ns (74.906%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=3, routed)           0.937     1.205    read_writer/resetn
    SLICE_X10Y75         LUT6 (Prop_lut6_I3_O)        0.045     1.250 r  read_writer/read_start_i_1/O
                         net (fo=1, routed)           0.000     1.250    read_writer_n_2
    SLICE_X10Y75         FDRE                                         r  read_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.903    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.240 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.710    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=182, routed)         0.817    -0.863    lcd_clk_OBUF
    SLICE_X10Y75         FDRE                                         r  read_start_reg/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            cmd_ndata_writer/data_count_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.318ns  (logic 0.314ns (23.808%)  route 1.004ns (76.192%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=3, routed)           0.752     1.020    cmd_ndata_writer/resetn
    SLICE_X3Y72          LUT1 (Prop_lut1_I0_O)        0.045     1.065 f  cmd_ndata_writer/FSM_sequential_wr_substate[1]_i_3/O
                         net (fo=148, routed)         0.252     1.318    cmd_ndata_writer/reset_n
    SLICE_X3Y71          FDCE                                         f  cmd_ndata_writer/data_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.903    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.240 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.710    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=182, routed)         0.851    -0.829    cmd_ndata_writer/clk_out1
    SLICE_X3Y71          FDCE                                         r  cmd_ndata_writer/data_count_reg[5]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            cmd_ndata_writer/data_count_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.318ns  (logic 0.314ns (23.808%)  route 1.004ns (76.192%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=3, routed)           0.752     1.020    cmd_ndata_writer/resetn
    SLICE_X3Y72          LUT1 (Prop_lut1_I0_O)        0.045     1.065 f  cmd_ndata_writer/FSM_sequential_wr_substate[1]_i_3/O
                         net (fo=148, routed)         0.252     1.318    cmd_ndata_writer/reset_n
    SLICE_X3Y71          FDCE                                         f  cmd_ndata_writer/data_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.903    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.240 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.710    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=182, routed)         0.851    -0.829    cmd_ndata_writer/clk_out1
    SLICE_X3Y71          FDCE                                         r  cmd_ndata_writer/data_count_reg[6]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            cmd_ndata_writer/data_count_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.318ns  (logic 0.314ns (23.808%)  route 1.004ns (76.192%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=3, routed)           0.752     1.020    cmd_ndata_writer/resetn
    SLICE_X3Y72          LUT1 (Prop_lut1_I0_O)        0.045     1.065 f  cmd_ndata_writer/FSM_sequential_wr_substate[1]_i_3/O
                         net (fo=148, routed)         0.252     1.318    cmd_ndata_writer/reset_n
    SLICE_X3Y71          FDCE                                         f  cmd_ndata_writer/data_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.903    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.240 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.710    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=182, routed)         0.851    -0.829    cmd_ndata_writer/clk_out1
    SLICE_X3Y71          FDCE                                         r  cmd_ndata_writer/data_count_reg[7]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            cmd_ndata_writer/data_count_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.318ns  (logic 0.314ns (23.808%)  route 1.004ns (76.192%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=3, routed)           0.752     1.020    cmd_ndata_writer/resetn
    SLICE_X3Y72          LUT1 (Prop_lut1_I0_O)        0.045     1.065 f  cmd_ndata_writer/FSM_sequential_wr_substate[1]_i_3/O
                         net (fo=148, routed)         0.252     1.318    cmd_ndata_writer/reset_n
    SLICE_X3Y71          FDCE                                         f  cmd_ndata_writer/data_count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.903    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.240 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.710    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=182, routed)         0.851    -0.829    cmd_ndata_writer/clk_out1
    SLICE_X3Y71          FDCE                                         r  cmd_ndata_writer/data_count_reg[8]/C





