Model {
  Name			  "sampleModel625"
  System {
    Name		    "sampleModel625"
    Location		    [93, 84, 907, 617]
    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
    Open		    on
    PortBlocksUseCompactNotation off
    SetExecutionDomain	    off
    ExecutionDomainType	    "Deduce"
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    "10"
    SimulinkSubDomain	    "Simulink"
    Block {
      BlockType		      Reference
      Name		      "cfblk1"
      SID		      "1"
      Ports		      [1, 1]
      Position		      [30, 30, 90, 90]
      ZOrder		      1
      LibraryVersion	      "1.480"
      SourceBlock	      "simulink/Discrete/Transfer Fcn\nReal Zero"
      SourceType	      "Transfer Fcn Real Zero"
      SourceProductBaseCode   "SL"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      ContentPreviewEnabled   off
      ZeroZ		      "0.75"
      ICPrevInput	      "0.0"
      InputProcessing	      "Elements as channels (sample based)"
      RndMeth		      "Floor"
      DoSatur		      off
    }
    Block {
      BlockType		      Delay
      Name		      "cfblk10"
      SID		      "10"
      Ports		      [1, 1]
      Position		      [1470, 30, 1530, 90]
      ZOrder		      12
      InputPortMap	      "u0"
      SampleTime	      "1"
    }
    Block {
      BlockType		      Delay
      Name		      "cfblk2"
      SID		      "2"
      Ports		      [2, 1]
      Position		      [190, 30, 250, 90]
      ZOrder		      4
      InputPortMap	      "u0,e6"
      ShowEnablePort	      on
      SampleTime	      "1"
    }
    Block {
      BlockType		      Signum
      Name		      "cfblk3"
      SID		      "3"
      Position		      [350, 30, 410, 90]
      ZOrder		      5
    }
    Block {
      BlockType		      Math
      Name		      "cfblk4"
      SID		      "4"
      Ports		      [1, 1]
      Position		      [510, 30, 570, 90]
      ZOrder		      6
      Operator		      "10^u"
      SignedPower	      on
    }
    Block {
      BlockType		      Bias
      Name		      "cfblk5"
      SID		      "5"
      Position		      [670, 30, 730, 90]
      ZOrder		      7
      Bias		      "[703627854.239340]"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      Sum
      Name		      "cfblk6"
      SID		      "6"
      Ports		      [2, 1]
      Position		      [830, 30, 890, 90]
      ZOrder		      8
      IconShape		      "rectangular"
      Inputs		      "+-"
    }
    Block {
      BlockType		      Scope
      Name		      "cfblk7"
      SID		      "7"
      Ports		      [1]
      Position		      [990, 30, 1050, 90]
      ZOrder		      9
      ScopeSpecificationString "Simulink.scopes.TimeScopeBlockCfg"
      NumInputPorts	      "1"
      Floating		      off
    }
    Block {
      BlockType		      Constant
      Name		      "cfblk8"
      SID		      "8"
      Position		      [1150, 30, 1210, 90]
      ZOrder		      10
      Value		      "[-781077076.724072]"
      SampleTime	      "1"
    }
    Block {
      BlockType		      Delay
      Name		      "cfblk9"
      SID		      "9"
      Ports		      [1, 1]
      Position		      [1310, 30, 1370, 90]
      ZOrder		      11
      InputPortMap	      "u0"
      SampleTime	      "1"
    }
    Line {
      ZOrder		      1
      SrcBlock		      "cfblk3"
      SrcPort		      1
      Points		      [85, 0; 0, -35; 475, 0]
      DstBlock		      "cfblk7"
      DstPort		      1
    }
    Line {
      ZOrder		      2
      SrcBlock		      "cfblk8"
      SrcPort		      1
      Points		      [0, 35; -720, 0]
      DstBlock		      "cfblk4"
      DstPort		      1
    }
    Line {
      ZOrder		      3
      SrcBlock		      "cfblk4"
      SrcPort		      1
      Points		      [0, -35; -560, 0]
      DstBlock		      "cfblk1"
      DstPort		      1
    }
    Line {
      ZOrder		      4
      SrcBlock		      "cfblk1"
      SrcPort		      1
      Points		      [85, 0; 0, 35; 155, 0]
      DstBlock		      "cfblk3"
      DstPort		      1
    }
    Line {
      ZOrder		      8
      SrcBlock		      "cfblk2"
      SrcPort		      1
      Points		      [75, 0]
      Branch {
	ZOrder			17
	Points			[0, -35; 325, 0]
	Branch {
	  ZOrder		  6
	  Points		  [160, 0]
	  DstBlock		  "cfblk6"
	  DstPort		  1
	}
	Branch {
	  ZOrder		  9
	  DstBlock		  "cfblk5"
	  DstPort		  1
	}
      }
      Branch {
	ZOrder			10
	Points			[0, 35; 485, 0]
	DstBlock		"cfblk6"
	DstPort			2
      }
    }
    Line {
      ZOrder		      11
      SrcBlock		      "cfblk6"
      SrcPort		      1
      Points		      [75, 0; 0, -35; 325, 0]
      DstBlock		      "cfblk9"
      DstPort		      1
    }
    Line {
      ZOrder		      12
      SrcBlock		      "cfblk9"
      SrcPort		      1
      Points		      [0, -35; -1200, 0]
      DstBlock		      "cfblk2"
      DstPort		      1
    }
    Line {
      ZOrder		      13
      SrcBlock		      "cfblk5"
      SrcPort		      1
      Points		      [75, 0; 0, -35; 645, 0]
      DstBlock		      "cfblk10"
      DstPort		      1
    }
    Line {
      ZOrder		      14
      SrcBlock		      "cfblk10"
      SrcPort		      1
      Points		      [0, 45; -1360, 0]
      DstBlock		      "cfblk2"
      DstPort		      2
    }
  }
}
