#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Nov 19 11:19:41 2024
# Process ID: 5803
# Current directory: /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys
# Command line: vivado
# Log file: /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/vivado.log
# Journal file: /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/vivado.jou
# Running On: tony, OS: Linux, CPU Frequency: 2700.000 MHz, CPU Physical cores: 14, Host memory: 33431 MB
#-----------------------------------------------------------
start_gui
open_project /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
open_bd_design {/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:yolo_acc_top:1.0 yolo_acc_top_0
create_bd_cell -type ip -vlnv xilinx.com:hls:yolo_conv_top:1.0 yolo_conv_top_0
create_bd_cell -type ip -vlnv xilinx.com:hls:yolo_max_pool_top:1.0 yolo_max_pool_top_0
create_bd_cell -type ip -vlnv xilinx.com:hls:yolo_upsamp_top:1.0 yolo_upsamp_top_0
create_bd_cell -type ip -vlnv xilinx.com:hls:yolo_yolo_top:1.0 yolo_yolo_top_0
endgroup
delete_bd_objs [get_bd_cells yolo_max_pool_top_0] [get_bd_cells yolo_yolo_top_0] [get_bd_cells yolo_upsamp_top_0] [get_bd_cells yolo_acc_top_0] [get_bd_cells yolo_conv_top_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0
endgroup
copy_bd_objs /  [get_bd_cells {axi_dma_0}]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_switch:1.1 axis_switch_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_switch:1.1 axis_switch_1
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:yolo_acc_top:1.0 yolo_acc_top_0
create_bd_cell -type ip -vlnv xilinx.com:hls:yolo_conv_top:1.0 yolo_conv_top_0
create_bd_cell -type ip -vlnv xilinx.com:hls:yolo_max_pool_top:1.0 yolo_max_pool_top_0
create_bd_cell -type ip -vlnv xilinx.com:hls:yolo_upsamp_top:1.0 yolo_upsamp_top_0
create_bd_cell -type ip -vlnv xilinx.com:hls:yolo_yolo_top:1.0 yolo_yolo_top_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
set_property -dict [list \
  CONFIG.PCW_ENET0_PERIPHERAL_ENABLE {0} \
  CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {100} \
  CONFIG.PCW_QSPI_PERIPHERAL_ENABLE {0} \
  CONFIG.PCW_SD0_PERIPHERAL_ENABLE {0} \
  CONFIG.PCW_USB0_PERIPHERAL_ENABLE {0} \
  CONFIG.PCW_USE_S_AXI_HP0 {1} \
  CONFIG.PCW_USE_S_AXI_HP1 {1} \
] [get_bd_cells processing_system7_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0
endgroup
copy_bd_objs /  [get_bd_cells {axi_interconnect_0}]
set_property location {9 3197 -520} [get_bd_cells axi_interconnect_0]
set_property location {8 2764 -180} [get_bd_cells axi_dma_1]
set_property location {9 3066 -173} [get_bd_cells axi_interconnect_1]
set_property location {10 3490 -450} [get_bd_cells processing_system7_0]
set_property location {8 2730 -436} [get_bd_cells axi_dma_1]
set_property location {6 2122 -165} [get_bd_cells axi_dma_1]
set_property location {8 2745 -548} [get_bd_cells axi_dma_0]
set_property -dict [list \
  CONFIG.NUM_MI {1} \
  CONFIG.NUM_SI {2} \
] [get_bd_cells axi_interconnect_0]
set_property CONFIG.NUM_MI {1} [get_bd_cells axi_interconnect_1]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_1/M00_AXI] [get_bd_intf_pins processing_system7_0/S_AXI_HP1]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M00_AXI] [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
set_property -dict [list \
  CONFIG.c_include_sg {0} \
  CONFIG.c_m_axi_mm2s_data_width {64} \
  CONFIG.c_m_axis_mm2s_tdata_width {64} \
  CONFIG.c_mm2s_burst_size {256} \
] [get_bd_cells axi_dma_0]
set_property -dict [list CONFIG.c_m_axi_s2mm_data_width.VALUE_SRC USER CONFIG.c_s_axis_s2mm_tdata_width.VALUE_SRC USER] [get_bd_cells axi_dma_0]
set_property -dict [list \
  CONFIG.c_include_mm2s_dre {1} \
  CONFIG.c_include_s2mm_dre {1} \
  CONFIG.c_m_axi_s2mm_data_width {64} \
  CONFIG.c_s2mm_burst_size {256} \
  CONFIG.c_s_axis_s2mm_tdata_width {64} \
  CONFIG.c_sg_length_width {26} \
] [get_bd_cells axi_dma_0]
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXI_MM2S] -boundary_type upper [get_bd_intf_pins axi_interconnect_0/S01_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXI_S2MM] -boundary_type upper [get_bd_intf_pins axi_interconnect_0/S00_AXI]
set_property CONFIG.NUM_SI {1} [get_bd_cells axis_switch_0]
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S] [get_bd_intf_pins axis_switch_0/S00_AXIS]
set_property location {7 2394 -380} [get_bd_cells yolo_conv_top_0]
connect_bd_intf_net [get_bd_intf_pins axis_switch_0/M00_AXIS] [get_bd_intf_pins yolo_conv_top_0/inStream]
set_property location {5 2040 -458} [get_bd_cells axis_switch_0]
set_property location {7 2716 -321} [get_bd_cells axis_switch_1]
set_property location {6 2424 -97} [get_bd_cells yolo_conv_top_0]
connect_bd_intf_net [get_bd_intf_pins axis_switch_0/M01_AXIS] [get_bd_intf_pins axis_switch_1/S00_AXIS]
delete_bd_objs [get_bd_intf_nets axis_switch_0_M01_AXIS]
connect_bd_intf_net [get_bd_intf_pins axis_switch_0/M01_AXIS] [get_bd_intf_pins axis_switch_1/S01_AXIS]
startgroup
set_property CONFIG.NUM_MI {4} [get_bd_cells axis_switch_1]
endgroup
startgroup
set_property location {6 2333 87} [get_bd_cells yolo_yolo_top_0]
set_property location {6 2703 87} [get_bd_cells yolo_upsamp_top_0]
set_property location {6 3073 87} [get_bd_cells yolo_max_pool_top_0]
endgroup
connect_bd_intf_net [get_bd_intf_pins axis_switch_1/M00_AXIS] [get_bd_intf_pins yolo_max_pool_top_0/inStream]
delete_bd_objs [get_bd_intf_nets axis_switch_1_M00_AXIS]
connect_bd_intf_net [get_bd_intf_pins axis_switch_1/M01_AXIS] [get_bd_intf_pins yolo_max_pool_top_0/inStream]
connect_bd_intf_net [get_bd_intf_pins axis_switch_1/M02_AXIS] [get_bd_intf_pins yolo_upsamp_top_0/inStream]
connect_bd_intf_net [get_bd_intf_pins axis_switch_1/M03_AXIS] [get_bd_intf_pins yolo_yolo_top_0/inStream]
delete_bd_objs [get_bd_intf_nets axis_switch_1_M03_AXIS]
delete_bd_objs [get_bd_intf_nets axis_switch_1_M02_AXIS]
connect_bd_intf_net [get_bd_intf_pins axis_switch_1/M02_AXIS] [get_bd_intf_pins yolo_yolo_top_0/inStream]
connect_bd_intf_net [get_bd_intf_pins axis_switch_1/M03_AXIS] [get_bd_intf_pins yolo_upsamp_top_0/inStream]
set_property location {4 2839 -89} [get_bd_cells yolo_acc_top_0]
connect_bd_intf_net [get_bd_intf_pins yolo_conv_top_0/outStream] [get_bd_intf_pins yolo_acc_top_0/inStream_a]
set_property -dict [list \
  CONFIG.c_include_s2mm {0} \
  CONFIG.c_include_sg {0} \
  CONFIG.c_m_axi_mm2s_data_width {64} \
  CONFIG.c_m_axis_mm2s_tdata_width {64} \
  CONFIG.c_mm2s_burst_size {256} \
  CONFIG.c_sg_length_width {26} \
] [get_bd_cells axi_dma_1]
connect_bd_intf_net [get_bd_intf_pins axi_dma_1/M_AXIS_MM2S] [get_bd_intf_pins yolo_acc_top_0/inStream_b]
connect_bd_intf_net [get_bd_intf_pins axi_dma_1/M_AXI_MM2S] -boundary_type upper [get_bd_intf_pins axi_interconnect_1/S00_AXI]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_switch:1.1 axis_switch_2
endgroup
set_property location {4 2999 -320} [get_bd_cells axis_switch_2]
set_property CONFIG.NUM_SI {4} [get_bd_cells axis_switch_2]
connect_bd_intf_net [get_bd_intf_pins axis_switch_1/M00_AXIS] [get_bd_intf_pins axis_switch_2/S00_AXIS]
connect_bd_intf_net [get_bd_intf_pins yolo_max_pool_top_0/outStream] [get_bd_intf_pins axis_switch_2/S01_AXIS]
connect_bd_intf_net [get_bd_intf_pins yolo_yolo_top_0/outStream] [get_bd_intf_pins axis_switch_2/S02_AXIS]
connect_bd_intf_net [get_bd_intf_pins yolo_upsamp_top_0/outStream] [get_bd_intf_pins axis_switch_2/S03_AXIS]
connect_bd_intf_net [get_bd_intf_pins axis_switch_2/M00_AXIS] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
connect_bd_intf_net [get_bd_intf_pins yolo_acc_top_0/outStream] [get_bd_intf_pins axis_switch_1/S00_AXIS]
regenerate_bd_layout
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_dma_0/m_axi_mm2s_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_dma_0/m_axi_s2mm_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_dma_0/S_AXI_LITE} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_dma_0/S_AXI_LITE]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_dma_1/m_axi_mm2s_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_dma_1/S_AXI_LITE} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_dma_1/S_AXI_LITE]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_interconnect_0/ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_interconnect_0/M00_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_interconnect_1/ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_interconnect_1/M00_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axis_switch_1/aclk]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/yolo_acc_top_0/s_axi_CTRL_BUS} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins yolo_acc_top_0/s_axi_CTRL_BUS]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/yolo_conv_top_0/s_axi_CTRL_BUS} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins yolo_conv_top_0/s_axi_CTRL_BUS]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/yolo_max_pool_top_0/s_axi_CTRL_BUS} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins yolo_max_pool_top_0/s_axi_CTRL_BUS]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/yolo_upsamp_top_0/s_axi_CTRL_BUS} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins yolo_upsamp_top_0/s_axi_CTRL_BUS]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/yolo_yolo_top_0/s_axi_CTRL_BUS} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins yolo_yolo_top_0/s_axi_CTRL_BUS]
endgroup
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.HAS_TKEEP.VALUE_SRC USER CONFIG.TDATA_NUM_BYTES.VALUE_SRC USER CONFIG.HAS_TLAST.VALUE_SRC USER CONFIG.TDEST_WIDTH.VALUE_SRC USER] [get_bd_cells axis_switch_0]
set_property -dict [list \
  CONFIG.HAS_TKEEP {1} \
  CONFIG.HAS_TLAST {1} \
  CONFIG.ROUTING_MODE {1} \
  CONFIG.TDATA_NUM_BYTES {8} \
  CONFIG.TDEST_WIDTH {0} \
] [get_bd_cells axis_switch_0]
endgroup
startgroup
set_property CONFIG.c_include_mm2s_dre {1} [get_bd_cells axi_dma_1]
endgroup
startgroup
set_property -dict [list CONFIG.TDEST_WIDTH.VALUE_SRC USER CONFIG.TUSER_WIDTH.VALUE_SRC USER CONFIG.TDATA_NUM_BYTES.VALUE_SRC USER CONFIG.TID_WIDTH.VALUE_SRC USER CONFIG.HAS_TLAST.VALUE_SRC USER CONFIG.HAS_TSTRB.VALUE_SRC USER CONFIG.HAS_TKEEP.VALUE_SRC USER] [get_bd_cells axis_switch_1]
set_property -dict [list \
  CONFIG.HAS_TKEEP {1} \
  CONFIG.HAS_TLAST {1} \
  CONFIG.HAS_TSTRB {1} \
  CONFIG.ROUTING_MODE {1} \
  CONFIG.TDATA_NUM_BYTES {8} \
  CONFIG.TDEST_WIDTH {6} \
  CONFIG.TID_WIDTH {5} \
  CONFIG.TUSER_WIDTH {2} \
] [get_bd_cells axis_switch_1]
endgroup
startgroup
set_property -dict [list CONFIG.TDATA_NUM_BYTES.VALUE_SRC USER CONFIG.HAS_TSTRB.VALUE_SRC USER CONFIG.HAS_TKEEP.VALUE_SRC USER CONFIG.TDEST_WIDTH.VALUE_SRC USER CONFIG.TID_WIDTH.VALUE_SRC USER CONFIG.TUSER_WIDTH.VALUE_SRC USER CONFIG.HAS_TLAST.VALUE_SRC USER] [get_bd_cells axis_switch_2]
set_property -dict [list \
  CONFIG.HAS_TKEEP {1} \
  CONFIG.HAS_TLAST {1} \
  CONFIG.HAS_TSTRB {1} \
  CONFIG.ROUTING_MODE {1} \
  CONFIG.TDATA_NUM_BYTES {8} \
  CONFIG.TDEST_WIDTH {6} \
  CONFIG.TID_WIDTH {5} \
  CONFIG.TUSER_WIDTH {2} \
] [get_bd_cells axis_switch_2]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axis_switch_0/S_AXI_CTRL} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axis_switch_0/S_AXI_CTRL]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axis_switch_1/S_AXI_CTRL} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axis_switch_1/S_AXI_CTRL]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axis_switch_2/S_AXI_CTRL} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axis_switch_2/S_AXI_CTRL]
endgroup
regenerate_bd_layout
validate_bd_design
assign_bd_address
validate_bd_design
delete_bd_objs [get_bd_addr_segs] [get_bd_addr_segs -excluded]
assign_bd_address
set_property range 512M [get_bd_addr_segs {axi_dma_0/Data_MM2S/SEG_processing_system7_0_HP0_DDR_LOWOCM}]
set_property range 512M [get_bd_addr_segs {axi_dma_0/Data_S2MM/SEG_processing_system7_0_HP0_DDR_LOWOCM}]
set_property range 512M [get_bd_addr_segs {axi_dma_1/Data_MM2S/SEG_processing_system7_0_HP1_DDR_LOWOCM}]
validate_bd_design
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
set_property  ip_repo_paths  /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/ip_example [current_project]
update_ip_catalog
set_property dataflow_viewer_settings "min_width=16"   [current_fileset]
report_ip_status -name ip_status 
upgrade_ip [get_ips  {design_1_yolo_conv_top_0_1 design_1_yolo_acc_top_0_1 design_1_yolo_max_pool_top_0_1 design_1_yolo_yolo_top_0_1 design_1_yolo_upsamp_top_0_1}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {design_1_yolo_conv_top_0_1 design_1_yolo_acc_top_0_1 design_1_yolo_max_pool_top_0_1 design_1_yolo_yolo_top_0_1 design_1_yolo_upsamp_top_0_1}] -no_script -sync -force -quiet
startgroup
set_property -dict [list CONFIG.HAS_TKEEP.VALUE_SRC PROPAGATED CONFIG.TDEST_WIDTH.VALUE_SRC PROPAGATED CONFIG.HAS_TLAST.VALUE_SRC PROPAGATED CONFIG.TDATA_NUM_BYTES.VALUE_SRC PROPAGATED] [get_bd_cells axis_switch_0]
endgroup
validate_bd_design
startgroup
set_property -dict [list CONFIG.TDATA_NUM_BYTES.VALUE_SRC PROPAGATED CONFIG.HAS_TLAST.VALUE_SRC PROPAGATED CONFIG.TDEST_WIDTH.VALUE_SRC PROPAGATED CONFIG.TID_WIDTH.VALUE_SRC PROPAGATED CONFIG.TUSER_WIDTH.VALUE_SRC PROPAGATED CONFIG.HAS_TSTRB.VALUE_SRC PROPAGATED CONFIG.HAS_TKEEP.VALUE_SRC PROPAGATED] [get_bd_cells axis_switch_1]
endgroup
validate_bd_design
startgroup
set_property -dict [list CONFIG.TDATA_NUM_BYTES.VALUE_SRC PROPAGATED CONFIG.HAS_TSTRB.VALUE_SRC PROPAGATED CONFIG.HAS_TKEEP.VALUE_SRC PROPAGATED CONFIG.HAS_TLAST.VALUE_SRC PROPAGATED CONFIG.TID_WIDTH.VALUE_SRC PROPAGATED CONFIG.TDEST_WIDTH.VALUE_SRC PROPAGATED CONFIG.TUSER_WIDTH.VALUE_SRC PROPAGATED] [get_bd_cells axis_switch_2]
endgroup
validate_bd_design
startgroup
set_property -dict [list CONFIG.c_m_axi_s2mm_data_width.VALUE_SRC PROPAGATED CONFIG.c_s_axis_s2mm_tdata_width.VALUE_SRC PROPAGATED] [get_bd_cells axi_dma_0]
endgroup
validate_bd_design
regenerate_bd_layout
validate_bd_design -force
report_ip_status -name ip_status 
save_bd_design
make_wrapper -files [get_files /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
report_ip_status -name ip_status 
launch_runs impl_1 -to_step write_bitstream -jobs 20
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/design_1_wrapper.xsa
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
set_property  ip_repo_paths  /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/ip_2022 [current_project]
update_ip_catalog
report_ip_status -name ip_status 
upgrade_ip [get_ips  {design_1_yolo_conv_top_0_1 design_1_yolo_acc_top_0_1 design_1_yolo_max_pool_top_0_1 design_1_yolo_yolo_top_0_1 design_1_yolo_upsamp_top_0_1}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {design_1_yolo_conv_top_0_1 design_1_yolo_acc_top_0_1 design_1_yolo_max_pool_top_0_1 design_1_yolo_yolo_top_0_1 design_1_yolo_upsamp_top_0_1}] -no_script -sync -force -quiet
report_ip_status -name ip_status 
