#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Thu Mar 02 16:37:02 2017
# Process ID: 4540
# Current directory: C:/Users/husseinz/Desktop/ece_212/HW4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8116 C:\Users\husseinz\Desktop\ece_212\HW4\HW4.xpr
# Log file: C:/Users/husseinz/Desktop/ece_212/HW4/vivado.log
# Journal file: C:/Users/husseinz/Desktop/ece_212/HW4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/husseinz/Desktop/ece_212/HW4/HW4.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
create_ip -name mult_gen -vendor xilinx.com -library ip -version 12.0 -module_name mult_gen_0
set_property -dict [list CONFIG.MultType {Parallel_Multiplier} CONFIG.Multiplier_Construction {Use_Mults} CONFIG.Use_Custom_Output_Width {false} CONFIG.ClockEnable {false} CONFIG.OutputWidthHigh {35}] [get_ips mult_gen_0]
generate_target {instantiation_template} [get_files c:/Users/husseinz/Desktop/ece_212/HW4/HW4.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'mult_gen_0'...
update_compile_order -fileset sources_1
generate_target all [get_files  c:/Users/husseinz/Desktop/ece_212/HW4/HW4.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mult_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mult_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'mult_gen_0'...
export_ip_user_files -of_objects [get_files c:/Users/husseinz/Desktop/ece_212/HW4/HW4.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci] -no_script -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/husseinz/Desktop/ece_212/HW4/HW4.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci]
launch_run -jobs 4 mult_gen_0_synth_1
[Thu Mar 02 16:51:35 2017] Launched mult_gen_0_synth_1...
Run output will be captured here: C:/Users/husseinz/Desktop/ece_212/HW4/HW4.runs/mult_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/husseinz/Desktop/ece_212/HW4/HW4.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci] -directory C:/Users/husseinz/Desktop/ece_212/HW4/HW4.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/husseinz/Desktop/ece_212/HW4/HW4.ip_user_files -ipstatic_source_dir C:/Users/husseinz/Desktop/ece_212/HW4/HW4.ip_user_files/ipstatic -force -quiet
create_bd_design "MACC"
Wrote  : <C:/Users/husseinz/Desktop/ece_212/HW4/HW4.srcs/sources_1/bd/MACC/MACC.bd> 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:mult_gen:12.0 mult_gen_0
endgroup
remove_files C:/Users/husseinz/Desktop/ece_212/HW4/HW4.srcs/sources_1/bd/MACC/MACC.bd
remove_files -fileset mult_gen_0 c:/Users/husseinz/Desktop/ece_212/HW4/HW4.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci
INFO: [Project 1-386] Moving file 'c:/Users/husseinz/Desktop/ece_212/HW4/HW4.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci' from fileset 'mult_gen_0' to fileset 'sources_1'.
file delete -force C:/Users/husseinz/Desktop/ece_212/HW4/HW4.ip_user_files/ip/mult_gen_0 C:/Users/husseinz/Desktop/ece_212/HW4/HW4.ip_user_files/sim_scripts/mult_gen_0
file mkdir C:/Users/husseinz/Desktop/ece_212/HW4/HW4.srcs/sources_1/new
close [ open C:/Users/husseinz/Desktop/ece_212/HW4/HW4.srcs/sources_1/new/MACC.sv w ]
add_files C:/Users/husseinz/Desktop/ece_212/HW4/HW4.srcs/sources_1/new/MACC.sv
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_runs impl_1 -jobs 4
[Thu Mar 02 17:20:26 2017] Launched synth_1...
Run output will be captured here: C:/Users/husseinz/Desktop/ece_212/HW4/HW4.runs/synth_1/runme.log
[Thu Mar 02 17:20:26 2017] Launched impl_1...
Run output will be captured here: C:/Users/husseinz/Desktop/ece_212/HW4/HW4.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 40 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1172.305 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1172.305 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1302.152 ; gain = 338.152
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: MACC
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:02:38 ; elapsed = 00:45:18 . Memory (MB): peak = 1634.492 ; gain = 1427.008
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MACC' [C:/Users/husseinz/Desktop/ece_212/HW4/HW4.srcs/sources_1/new/MACC.sv:1]
INFO: [Synth 8-638] synthesizing module 'MACC_MACRO' [C:/Xilinx/Vivado/2016.2/data/verilog/src/unimacro/MACC_MACRO.v:23]
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter LATENCY bound to: 3 - type: integer 
	Parameter WIDTH_A bound to: 25 - type: integer 
	Parameter WIDTH_B bound to: 18 - type: integer 
	Parameter WIDTH_P bound to: 48 - type: integer 
	Parameter MODEL_TYPE bound to: 0 - type: integer 
	Parameter VERBOSITY bound to: 0 - type: integer 
	Parameter AREG_IN bound to: 1 - type: integer 
	Parameter BREG_IN bound to: 1 - type: integer 
	Parameter MREG_IN bound to: 1 - type: integer 
	Parameter PREG_IN bound to: 1 - type: integer 
	Parameter A1REG_IN bound to: 1 - type: integer 
	Parameter A0REG_IN bound to: 0 - type: integer 
	Parameter B1REG_IN bound to: 1 - type: integer 
	Parameter B0REG_IN bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DSP48E1' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3429]
	Parameter ACASCREG bound to: 1 - type: integer 
	Parameter ADREG bound to: 0 - type: integer 
	Parameter ALUMODEREG bound to: 1 - type: integer 
	Parameter AREG bound to: 1 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 1 - type: integer 
	Parameter BREG bound to: 1 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 1 - type: integer 
	Parameter CARRYINSELREG bound to: 1 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter DREG bound to: 0 - type: integer 
	Parameter INMODEREG bound to: 1 - type: integer 
	Parameter IS_ALUMODE_INVERTED bound to: 4'b0000 
	Parameter IS_CARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_INMODE_INVERTED bound to: 5'b00000 
	Parameter IS_OPMODE_INVERTED bound to: 7'b0000000 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 1 - type: integer 
	Parameter OPMODEREG bound to: 1 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 1 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_DPORT bound to: FALSE - type: string 
	Parameter USE_MULT bound to: MULTIPLY - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
INFO: [Synth 8-256] done synthesizing module 'DSP48E1' (1#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3429]
INFO: [Synth 8-256] done synthesizing module 'MACC_MACRO' (2#1) [C:/Xilinx/Vivado/2016.2/data/verilog/src/unimacro/MACC_MACRO.v:23]
WARNING: [Synth 8-689] width (36) of port connection 'P' does not match port width (48) of module 'MACC_MACRO' [C:/Users/husseinz/Desktop/ece_212/HW4/HW4.srcs/sources_1/new/MACC.sv:14]
WARNING: [Synth 8-689] width (18) of port connection 'A' does not match port width (25) of module 'MACC_MACRO' [C:/Users/husseinz/Desktop/ece_212/HW4/HW4.srcs/sources_1/new/MACC.sv:15]
WARNING: [Synth 8-689] width (1) of port connection 'LOAD_DATA' does not match port width (48) of module 'MACC_MACRO' [C:/Users/husseinz/Desktop/ece_212/HW4/HW4.srcs/sources_1/new/MACC.sv:22]
WARNING: [Synth 8-3848] Net ADDSUB in module/entity MACC does not have driver. [C:/Users/husseinz/Desktop/ece_212/HW4/HW4.srcs/sources_1/new/MACC.sv:16]
WARNING: [Synth 8-3848] Net CARRYIN in module/entity MACC does not have driver. [C:/Users/husseinz/Desktop/ece_212/HW4/HW4.srcs/sources_1/new/MACC.sv:18]
WARNING: [Synth 8-3848] Net CE in module/entity MACC does not have driver. [C:/Users/husseinz/Desktop/ece_212/HW4/HW4.srcs/sources_1/new/MACC.sv:19]
WARNING: [Synth 8-3848] Net LOAD_DATA in module/entity MACC does not have driver. [C:/Users/husseinz/Desktop/ece_212/HW4/HW4.srcs/sources_1/new/MACC.sv:22]
INFO: [Synth 8-256] done synthesizing module 'MACC' (3#1) [C:/Users/husseinz/Desktop/ece_212/HW4/HW4.srcs/sources_1/new/MACC.sv:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:38 ; elapsed = 00:45:18 . Memory (MB): peak = 1634.492 ; gain = 1427.008
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin MACC_MACRO_inst:ADDSUB to constant 0 [C:/Users/husseinz/Desktop/ece_212/HW4/HW4.srcs/sources_1/new/MACC.sv:13]
WARNING: [Synth 8-3295] tying undriven pin MACC_MACRO_inst:CARRYIN to constant 0 [C:/Users/husseinz/Desktop/ece_212/HW4/HW4.srcs/sources_1/new/MACC.sv:13]
WARNING: [Synth 8-3295] tying undriven pin MACC_MACRO_inst:CE to constant 0 [C:/Users/husseinz/Desktop/ece_212/HW4/HW4.srcs/sources_1/new/MACC.sv:13]
WARNING: [Synth 8-3295] tying undriven pin MACC_MACRO_inst:LOAD_DATA[0] to constant 0 [C:/Users/husseinz/Desktop/ece_212/HW4/HW4.srcs/sources_1/new/MACC.sv:13]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:38 ; elapsed = 00:45:18 . Memory (MB): peak = 1634.492 ; gain = 1427.008
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 39 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 36 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:02:42 ; elapsed = 00:45:20 . Memory (MB): peak = 1698.867 ; gain = 1491.383
13 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 02 17:58:34 2017...
