<div id="pf24f" class="pf w0 h0" data-page-no="24f"><div class="pc pc24f w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg24f.png"/><div class="t m0 xd8 h9 y1a5 ff1 fs2 fc0 sc0 ls0 ws20b">LPTMR<span class="ff7">x</span><span class="ws0">_PSR field descriptions</span></div><div class="t m0 x12c h10 y10f8 ff1 fs4 fc0 sc0 ls0 ws259">Field Description</div><div class="t m0 x3a h7 y10f9 ff2 fs4 fc0 sc0 ls0">31–7</div><div class="t m0 x91 h7 y935 ff2 fs4 fc0 sc0 ls0">Reserved</div><div class="t m0 x83 h7 y10f9 ff2 fs4 fc0 sc0 ls0 ws0">This field is reserved.</div><div class="t m0 x83 h7 y935 ff2 fs4 fc0 sc0 ls0 ws0">This read-only field is reserved and always has the value 0.</div><div class="t m0 x1 h7 y936 ff2 fs4 fc0 sc0 ls0">6–3</div><div class="t m0 x33 h7 y5fa ff2 fs4 fc0 sc0 ls0">PRESCALE</div><div class="t m0 x83 h7 y936 ff2 fs4 fc0 sc0 ls0 ws0">Prescale Value</div><div class="t m0 x83 h7 y10fa ff2 fs4 fc0 sc0 ls0 ws0">Configures the size of the Prescaler in Time Counter mode or width of the glitch filter in Pulse Counter</div><div class="t m0 x83 h7 y29e7 ff2 fs4 fc0 sc0 ls0 ws0">mode. PRESCALE must be altered only when the LPTMR is disabled.</div><div class="t m0 x83 h7 y29e8 ff2 fs4 fc0 sc0 ls0 ws0">0000<span class="_ _189"> </span>Prescaler divides the prescaler clock by 2; glitch filter does not support this configuration.</div><div class="t m0 x83 h7 y1f6a ff2 fs4 fc0 sc0 ls0 ws0">0001<span class="_ _189"> </span>Prescaler divides the prescaler clock by 4; glitch filter recognizes change on input pin after 2 rising</div><div class="t m0 x8 h7 y1a50 ff2 fs4 fc0 sc0 ls0 ws0">clock edges.</div><div class="t m0 x83 h7 y3462 ff2 fs4 fc0 sc0 ls0 ws0">0010<span class="_ _189"> </span>Prescaler divides the prescaler clock by 8; glitch filter recognizes change on input pin after 4 rising</div><div class="t m0 x8 h7 y3463 ff2 fs4 fc0 sc0 ls0 ws0">clock edges.</div><div class="t m0 x83 h7 y3464 ff2 fs4 fc0 sc0 ls0 ws0">0011<span class="_ _189"> </span>Prescaler divides the prescaler clock by 16; glitch filter recognizes change on input pin after 8</div><div class="t m0 x8 h7 y3465 ff2 fs4 fc0 sc0 ls0 ws0">rising clock edges.</div><div class="t m0 x83 h7 y2217 ff2 fs4 fc0 sc0 ls0 ws0">0100<span class="_ _189"> </span>Prescaler divides the prescaler clock by 32; glitch filter recognizes change on input pin after 16</div><div class="t m0 x8 h7 y3466 ff2 fs4 fc0 sc0 ls0 ws0">rising clock edges.</div><div class="t m0 x83 h7 y3467 ff2 fs4 fc0 sc0 ls0 ws0">0101<span class="_ _189"> </span>Prescaler divides the prescaler clock by 64; glitch filter recognizes change on input pin after 32</div><div class="t m0 x8 h7 y3468 ff2 fs4 fc0 sc0 ls0 ws0">rising clock edges.</div><div class="t m0 x83 h7 y2167 ff2 fs4 fc0 sc0 ls0 ws0">0110<span class="_ _189"> </span>Prescaler divides the prescaler clock by 128; glitch filter recognizes change on input pin after 64</div><div class="t m0 x8 h7 y2168 ff2 fs4 fc0 sc0 ls0 ws0">rising clock edges.</div><div class="t m0 x83 h7 ycf1 ff2 fs4 fc0 sc0 ls0 ws0">0111<span class="_ _189"> </span>Prescaler divides the prescaler clock by 256; glitch filter recognizes change on input pin after 128</div><div class="t m0 x8 h7 yd19 ff2 fs4 fc0 sc0 ls0 ws0">rising clock edges.</div><div class="t m0 x83 h7 y3469 ff2 fs4 fc0 sc0 ls0 ws0">1000<span class="_ _189"> </span>Prescaler divides the prescaler clock by 512; glitch filter recognizes change on input pin after 256</div><div class="t m0 x8 h7 y346a ff2 fs4 fc0 sc0 ls0 ws0">rising clock edges.</div><div class="t m0 x83 h7 y12e2 ff2 fs4 fc0 sc0 ls0 ws0">1001<span class="_ _189"> </span>Prescaler divides the prescaler clock by 1024; glitch filter recognizes change on input pin after 512</div><div class="t m0 x8 h7 y12e3 ff2 fs4 fc0 sc0 ls0 ws0">rising clock edges.</div><div class="t m0 x83 h7 y346b ff2 fs4 fc0 sc0 ls0 ws0">1010<span class="_ _189"> </span>Prescaler divides the prescaler clock by 2048; glitch filter recognizes change on input pin after</div><div class="t m0 x8 h7 y1266 ff2 fs4 fc0 sc0 ls0 ws0">1024 rising clock edges.</div><div class="t m0 x83 h7 y346c ff2 fs4 fc0 sc0 ls0 ws0">1011<span class="_ _189"> </span>Prescaler divides the prescaler clock by 4096; glitch filter recognizes change on input pin after</div><div class="t m0 x8 h7 y346d ff2 fs4 fc0 sc0 ls0 ws0">2048 rising clock edges.</div><div class="t m0 x83 h7 y346e ff2 fs4 fc0 sc0 ls0 ws0">1100<span class="_ _189"> </span>Prescaler divides the prescaler clock by 8192; glitch filter recognizes change on input pin after</div><div class="t m0 x8 h7 y346f ff2 fs4 fc0 sc0 ls0 ws0">4096 rising clock edges.</div><div class="t m0 x83 h7 y3470 ff2 fs4 fc0 sc0 ls0 ws0">1101<span class="_ _189"> </span>Prescaler divides the prescaler clock by 16,384; glitch filter recognizes change on input pin after</div><div class="t m0 x8 h7 y3471 ff2 fs4 fc0 sc0 ls0 ws0">8192 rising clock edges.</div><div class="t m0 x83 h7 y3472 ff2 fs4 fc0 sc0 ls0 ws0">1110<span class="_ _189"> </span>Prescaler divides the prescaler clock by 32,768; glitch filter recognizes change on input pin after</div><div class="t m0 x8 h7 y335c ff2 fs4 fc0 sc0 ls0 ws0">16,384 rising clock edges.</div><div class="t m0 x83 h7 y29f8 ff2 fs4 fc0 sc0 ls0 ws0">1111<span class="_ _189"> </span>Prescaler divides the prescaler clock by 65,536; glitch filter recognizes change on input pin after</div><div class="t m0 x8 h7 y16ac ff2 fs4 fc0 sc0 ls0 ws0">32,768 rising clock edges.</div><div class="t m0 x97 h7 y3473 ff2 fs4 fc0 sc0 ls0">2</div><div class="t m0 x95 h7 y3474 ff2 fs4 fc0 sc0 ls0">PBYP</div><div class="t m0 x83 h7 y3473 ff2 fs4 fc0 sc0 ls0 ws0">Prescaler Bypass</div><div class="t m0 x83 h7 y1270 ff2 fs4 fc0 sc0 ls0 ws0">When PBYP is set, the selected prescaler clock in Time Counter mode or selected input source in Pulse</div><div class="t m0 x83 h7 y1271 ff2 fs4 fc0 sc0 ls0 ws0">Counter mode directly clocks the CNR. When PBYP is clear, the CNR is clocked by the output of the</div><div class="t m0 x83 h7 y3475 ff2 fs4 fc0 sc0 ls0 ws0">prescaler/glitch filter. PBYP must be altered only when the LPTMR is disabled.</div><div class="t m0 x83 h7 y3476 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Prescaler/glitch filter is enabled.</div><div class="t m0 x83 h7 y3477 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Prescaler/glitch filter is bypassed.</div><div class="t m0 x1 h7 y3478 ff2 fs4 fc0 sc0 ls0">1–0</div><div class="t m0 x12c h7 y3479 ff2 fs4 fc0 sc0 ls0">PCS</div><div class="t m0 x83 h7 y3478 ff2 fs4 fc0 sc0 ls0 ws0">Prescaler Clock Select</div><div class="t m0 x83 h7 y347a ff2 fs4 fc0 sc0 ls0 ws0">Selects the clock to be used by the LPTMR prescaler/glitch filter. PCS must be altered only when the</div><div class="t m0 x83 h7 yd08 ff2 fs4 fc0 sc0 ls0 ws0">LPTMR is disabled. The clock connections vary by device.</div><div class="t m0 x83 h10 y347b ff1 fs4 fc0 sc0 ls0 ws212">NOTE: <span class="ff2 ws0">See the chip configuration details for information on the connections to these inputs.</span></div><div class="t m0 x1b h7 y347c ff5 fs4 fc0 sc0 ls0 ws0">Table continues on the next page...</div><div class="t m0 x8a h10 y17b ff1 fs4 fc0 sc0 ls0 ws0">Chapter 33 Low-Power Timer (LPTMR)</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>591</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
