[0m[[0m[0mdebug[0m] [0m[0m[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial source changes: [0m
[0m[[0m[0mdebug[0m] [0m[0m	removed:Set()[0m
[0m[[0m[0mdebug[0m] [0m[0m	added: Set()[0m
[0m[[0m[0mdebug[0m] [0m[0m	modified: Set(/home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/13_uart_mod_full_pll/spinalHDL/src/main/scala/UartFsmInOut.scala, /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/13_uart_mod_full_pll/spinalHDL/src/main/scala/UartMod.scala)[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidated products: Set(/home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/13_uart_mod_full_pll/spinalHDL/target/scala-2.11/classes/UartFsmInOut$$anon$2$$anon$7$$anonfun$5.class, /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/13_uart_mod_full_pll/spinalHDL/target/scala-2.11/classes/MultMod$$anon$9$$anon$5$$anonfun$8.class, /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/13_uart_mod_full_pll/spinalHDL/target/scala-2.11/classes/MultMod$$anon$9$$anon$8.class, /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/13_uart_mod_full_pll/spinalHDL/target/scala-2.11/classes/MultMod$$anon$9$$anon$7$$anonfun$11$$anonfun$apply$mcV$sp$5$$anonfun$apply$mcV$sp$7$$anonfun$apply$mcV$sp$8.class, /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/13_uart_mod_full_pll/spinalHDL/target/scala-2.11/classes/MultMod$$anon$9$$anon$6$$anonfun$9$$anonfun$apply$mcV$sp$3.class, /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/13_uart_mod_full_pll/spinalHDL/target/scala-2.11/classes/MultMod$$anon$9$$anon$5.class, /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/13_uart_mod_full_pll/spinalHDL/target/scala-2.11/classes/MultMod$$anon$1$$anonfun$17.class, /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/13_uart_mod_full_pll/spinalHDL/target/scala-2.11/classes/MultMod$$anon$9$$anon$7$$anonfun$11$$anonfun$apply$mcV$sp$5$$anonfun$apply$mcV$sp$7.class, /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/13_uart_mod_full_pll/spinalHDL/target/scala-2.11/classes/MultMod$$anon$9$$anon$7$$anonfun$11$$anonfun$apply$mcV$sp$5$$anonfun$apply$mcV$sp$7$$anonfun$apply$mcV$sp$9.class, /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/13_uart_mod_full_pll/spinalHDL/target/scala-2.11/classes/MultMod$$anon$9$$anonfun$20.class, /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/13_uart_mod_full_pll/spinalHDL/target/scala-2.11/classes/UartFsmInOut$$anon$2$$anon$6$$anonfun$4$$anonfun$apply$mcV$sp$1.class, /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/13_uart_mod_full_pll/spinalHDL/target/scala-2.11/classes/MultMod$$anon$9$$anon$7$$anonfun$11$$anonfun$apply$mcV$sp$5$$anonfun$apply$mcV$sp$7$$anonfun$apply$mcV$sp$9$$anonfun$apply$mcV$sp$11.class, /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/13_uart_mod_full_pll/spinalHDL/target/scala-2.11/classes/UartFsmInOut$$anon$2$$anon$7.class, /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/13_uart_mod_full_pll/spinalHDL/target/scala-2.11/classes/UartFsmInOut$$anon$4$$anonfun$15.class, /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/13_uart_mod_full_pll/spinalHDL/target/scala-2.11/classes/MultMod$$anon$9$$anon$11.class, /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/13_uart_mod_full_pll/spinalHDL/target/scala-2.11/classes/UartFsmInOut$$anon$2$$anon$6.class, /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/13_uart_mod_full_pll/spinalHDL/target/scala-2.11/classes/MultMod$$anon$9$$anon$10.class, /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/13_uart_mod_full_pll/spinalHDL/target/scala-2.11/classes/UartFsmInOut$$anon$4$$anon$9.class, /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/13_uart_mod_full_pll/spinalHDL/target/scala-2.11/classes/MultMod$$anon$9.class, /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/13_uart_mod_full_pll/spinalHDL/target/scala-2.11/classes/UartMod$$anon$1.class, /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/13_uart_mod_full_pll/spinalHDL/target/scala-2.11/classes/MultMod$$anon$9$$anon$3$$anonfun$3.class, /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/13_uart_mod_full_pll/spinalHDL/target/scala-2.11/classes/MultMod$$anon$9$$anon$4$$anonfun$5.class, /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/13_uart_mod_full_pll/spinalHDL/target/scala-2.11/classes/KaraMult$delayedInit$body.class, /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/13_uart_mod_full_pll/spinalHDL/target/scala-2.11/classes/UartFsmInOut$$anon$4$$anon$5$$anonfun$7$$anonfun$apply$mcV$sp$4.class, /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/13_uart_mod_full_pll/spinalHDL/target/scala-2.11/classes/MultMod$$anon$9$$anonfun$24.class, /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/13_uart_mod_full_pll/spinalHDL/target/scala-2.11/classes/UartMod.class, /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/13_uart_mod_full_pll/spinalHDL/target/scala-2.11/classes/KaraMult$$anonfun$15.class, /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/13_uart_mod_full_pll/spinalHDL/target/scala-2.11/classes/MultMod$$anon$9$$anon$7$$anonfun$11$$anonfun$apply$mcV$sp$5$$anonfun$apply$mcV$sp$6.class, /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/13_uart_mod_full_pll/spinalHDL/target/scala-2.11/classes/MultMod$$anon$9$$anon$3.class, /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/13_uart_mod_full_pll/spinalHDL/target/scala-2.11/classes/UartFsmInOut$$anon$2$$anon$3.class, /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/13_uart_mod_full_pll/spinalHDL/target/scala-2.11/classes/MultMod$$anon$9$$anon$4.class, /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/13_uart_mod_full_pll/spinalHDL/target/scala-2.11/classes/MultMod$$anon$9$$anon$6.class, /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/13_uart_mod_full_pll/spinalHDL/target/scala-2.11/classes/UartFsmInOut.class, /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/13_uart_mod_full_pll/spinalHDL/target/scala-2.11/classes/UartFsmInOut$$anon$4$$anon$10$$anonfun$9.class, /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/13_uart_mod_full_pll/spinalHDL/target/scala-2.11/classes/UartFsmInOut$$anonfun$1.class, /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/13_uart_mod_full_pll/spinalHDL/target/scala-2.11/classes/UartFsmInOut$$anon$1.class, /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/13_uart_mod_full_pll/spinalHDL/target/scala-2.11/classes/UartFsmInOut$$anon$4$$anon$5$$anonfun$7.class, /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/13_uart_mod_full_pll/spinalHDL/target/scala-2.11/classes/MultMod$$anon$9$$anon$3$$anonfun$2.class, /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/13_uart_mod_full_pll/spinalHDL/target/scala-2.11/classes/MultMod$$anon$9$$anon$4$$anonfun$4.class, /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/13_uart_mod_full_pll/spinalHDL/target/scala-2.11/classes/Vectors.class, /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/13_uart_mod_full_pll/spinalHDL/target/scala-2.11/classes/UartFsmInOut$$anon$2$$anon$8.class, /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/13_uart_mod_full_pll/spinalHDL/target/scala-2.11/classes/UartFsmInOut$$anon$4$$anon$9$$anonfun$8$$anonfun$apply$mcV$sp$5.class, /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/13_uart_mod_full_pll/spinalHDL/target/scala-2.11/classes/UartFsmInOut$$anon$4$$anon$10.class, /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/13_uart_mod_full_pll/spinalHDL/target/scala-2.11/classes/MultMod$$anon$9$$anonfun$21.class, /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/13_uart_mod_full_pll/spinalHDL/target/scala-2.11/classes/MultMod$$anon$9$$anonfun$26.class, /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/13_uart_mod_full_pll/spinalHDL/target/scala-2.11/classes/MultMod$$anon$9$$anon$7$$anonfun$11$$anonfun$apply$mcV$sp$5.class, /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/13_uart_mod_full_pll/spinalHDL/target/scala-2.11/classes/MultMod$$anon$9$$anonfun$25.class, /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/13_uart_mod_full_pll/spinalHDL/target/scala-2.11/classes/UartModMain$$anonfun$main$3$$anonfun$1.class, /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/13_uart_mod_full_pll/spinalHDL/target/scala-2.11/classes/UartModMain.class, /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/13_uart_mod_full_pll/spinalHDL/target/scala-2.11/classes/UartFsmInOut$$anon$2.class, /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/13_uart_mod_full_pll/spinalHDL/target/scala-2.11/classes/MultMod$$anon$9$$anonfun$30.class, /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/13_uart_mod_full_pll/spinalHDL/target/scala-2.11/classes/UartFsmInOut$$anon$2$$anon$3$$anonfun$2.class, /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/13_uart_mod_full_pll/spinalHDL/target/scala-2.11/classes/UartFsmInOut$$anon$4$$anon$10$$anonfun$9$$anonfun$apply$mcV$sp$6.class, /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/13_uart_mod_full_pll/spinalHDL/target/scala-2.11/classes/UartFsmInOut$$anon$4$$anon$10$$anonfun$9$$anonfun$apply$mcV$sp$7.class, /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/13_uart_mod_full_pll/spinalHDL/target/scala-2.11/classes/UartFsmInOut$$anon$1$$anonfun$11.class, /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/13_uart_mod_full_pll/spinalHDL/target/scala-2.11/classes/MultMod.class, /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/13_uart_mod_full_pll/spinalHDL/target/scala-2.11/classes/MultMod$$anon$9$$anon$7$$anonfun$11$$anonfun$apply$mcV$sp$5$$anonfun$apply$mcV$sp$7$$anonfun$apply$mcV$sp$9$$anonfun$apply$mcV$sp$10.class, /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/13_uart_mod_full_pll/spinalHDL/target/scala-2.11/classes/UartModMain$$anonfun$main$1.class, /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/13_uart_mod_full_pll/spinalHDL/target/scala-2.11/classes/MultMod$$anon$9$$anon$11$$anonfun$6.class, /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/13_uart_mod_full_pll/spinalHDL/target/scala-2.11/classes/MultMod$$anon$9$$anon$5$$anonfun$7.class, /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/13_uart_mod_full_pll/spinalHDL/target/scala-2.11/classes/MultMod$$anon$9$$anon$8$$anonfun$14.class, /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/13_uart_mod_full_pll/spinalHDL/target/scala-2.11/classes/MultMod$$anon$9$$anon$6$$anonfun$10.class, /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/13_uart_mod_full_pll/spinalHDL/target/scala-2.11/classes/MultMod$$anon$9$$anon$8$$anonfun$13.class, /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/13_uart_mod_full_pll/spinalHDL/target/scala-2.11/classes/MultMod$$anon$9$$anonfun$22.class, /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/13_uart_mod_full_pll/spinalHDL/target/scala-2.11/classes/MultMod$$anon$9$$anonfun$29.class, /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/13_uart_mod_full_pll/spinalHDL/target/scala-2.11/classes/UartModMain$.class, /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/13_uart_mod_full_pll/spinalHDL/target/scala-2.11/classes/MultMod$$anon$9$$anon$7$$anonfun$12.class, /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/13_uart_mod_full_pll/spinalHDL/target/scala-2.11/classes/MultMod$delayedInit$body.class, /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/13_uart_mod_full_pll/spinalHDL/target/scala-2.11/classes/UartFsmInOut$$anon$4$$anon$9$$anonfun$8.class, /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/13_uart_mod_full_pll/spinalHDL/target/scala-2.11/classes/UartFsmInOut$$anon$2$$anonfun$13.class, /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/13_uart_mod_full_pll/spinalHDL/target/scala-2.11/classes/MultMod$$anon$9$$anonfun$27.class, /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/13_uart_mod_full_pll/spinalHDL/target/scala-2.11/classes/MultMod$$anon$9$$anon$10$$anonfun$1$$anonfun$apply$mcV$sp$1.class, /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/13_uart_mod_full_pll/spinalHDL/target/scala-2.11/classes/UartFsmInOut$$anon$2$$anon$8$$anonfun$6.class, /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/13_uart_mod_full_pll/spinalHDL/target/scala-2.11/classes/UartFsmInOut$$anon$4$$anon$5.class, /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/13_uart_mod_full_pll/spinalHDL/target/scala-2.11/classes/KaraMult$$anon$2.class, /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/13_uart_mod_full_pll/spinalHDL/target/scala-2.11/classes/UartFsmInOut$$anon$2$$anon$3$$anonfun$3.class, /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/13_uart_mod_full_pll/spinalHDL/target/scala-2.11/classes/MultMod$$anon$9$$anon$6$$anonfun$9.class, /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/13_uart_mod_full_pll/spinalHDL/target/scala-2.11/classes/UartModMain$$anonfun$main$3.class, /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/13_uart_mod_full_pll/spinalHDL/target/scala-2.11/classes/UartMod$delayedInit$body.class, /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/13_uart_mod_full_pll/spinalHDL/target/scala-2.11/classes/KaraMult.class, /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/13_uart_mod_full_pll/spinalHDL/target/scala-2.11/classes/UartFsmInOut$$anon$1$$anonfun$10.class, /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/13_uart_mod_full_pll/spinalHDL/target/scala-2.11/classes/MultMod$$anon$9$$anon$10$$anonfun$1.class, /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/13_uart_mod_full_pll/spinalHDL/target/scala-2.11/classes/MultMod$$anon$1.class, /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/13_uart_mod_full_pll/spinalHDL/target/scala-2.11/classes/MultMod$$anon$9$$anon$7$$anonfun$11$$anonfun$apply$mcV$sp$4.class, /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/13_uart_mod_full_pll/spinalHDL/target/scala-2.11/classes/UartModMain$$anonfun$main$2.class, /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/13_uart_mod_full_pll/spinalHDL/target/scala-2.11/classes/UartFsmInOut$$anonfun$12.class, /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/13_uart_mod_full_pll/spinalHDL/target/scala-2.11/classes/MultMod$$anon$9$$anonfun$28.class, /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/13_uart_mod_full_pll/spinalHDL/target/scala-2.11/classes/UartFsmInOut$$anon$4.class, /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/13_uart_mod_full_pll/spinalHDL/target/scala-2.11/classes/KaraMult$$anonfun$16.class, /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/13_uart_mod_full_pll/spinalHDL/target/scala-2.11/classes/MultMod$$anon$9$$anon$7$$anonfun$11.class, /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/13_uart_mod_full_pll/spinalHDL/target/scala-2.11/classes/UartFsmInOut$$anon$2$$anon$7$$anonfun$5$$anonfun$apply$mcV$sp$3.class, /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/13_uart_mod_full_pll/spinalHDL/target/scala-2.11/classes/MultMod$$anon$9$$anon$7.class, /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/13_uart_mod_full_pll/spinalHDL/target/scala-2.11/classes/UartFsmInOut$$anon$2$$anon$7$$anonfun$5$$anonfun$apply$mcV$sp$2.class, /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/13_uart_mod_full_pll/spinalHDL/target/scala-2.11/classes/UartFsmInOut$$anon$2$$anon$6$$anonfun$4.class, /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/13_uart_mod_full_pll/spinalHDL/target/scala-2.11/classes/MultMod$$anon$9$$anonfun$19.class, /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/13_uart_mod_full_pll/spinalHDL/target/scala-2.11/classes/UartFsmInOut$delayedInit$body.class, /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/13_uart_mod_full_pll/spinalHDL/target/scala-2.11/classes/UartModMain$$anonfun$main$3$$anonfun$1$$anonfun$apply$mcV$sp$1$$anonfun$apply$mcVI$sp$1.class, /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/13_uart_mod_full_pll/spinalHDL/target/scala-2.11/classes/UartFsmInOut$$anon$4$$anonfun$16.class, /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/13_uart_mod_full_pll/spinalHDL/target/scala-2.11/classes/MultMod$$anon$9$$anon$6$$anonfun$9$$anonfun$apply$mcV$sp$2.class, /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/13_uart_mod_full_pll/spinalHDL/target/scala-2.11/classes/UartFsmInOut$$anon$2$$anonfun$14.class, /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/13_uart_mod_full_pll/spinalHDL/target/scala-2.11/classes/UartModMain$$anonfun$main$3$$anonfun$1$$anonfun$apply$mcV$sp$1.class, /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/13_uart_mod_full_pll/spinalHDL/target/scala-2.11/classes/MultMod$$anon$9$$anonfun$23.class, /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/13_uart_mod_full_pll/spinalHDL/target/scala-2.11/classes/MultMod$$anon$1$$anonfun$18.class)[0m
[0m[[0m[0mdebug[0m] [0m[0mExternal API changes: API Changes: Set()[0m
[0m[[0m[0mdebug[0m] [0m[0mModified binary dependencies: Set()[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial directly invalidated classes: Set(UartFsmInOut, UartModMain, UartMod)[0m
[0m[[0m[0mdebug[0m] [0m[0m[0m
[0m[[0m[0mdebug[0m] [0m[0mSources indirectly invalidated by:[0m
[0m[[0m[0mdebug[0m] [0m[0m	product: Set(/home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/13_uart_mod_full_pll/spinalHDL/src/main/scala/UartFsmInOut.scala, /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/13_uart_mod_full_pll/spinalHDL/src/main/scala/MultMod.scala, /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/13_uart_mod_full_pll/spinalHDL/src/main/scala/Testvectors.scala, /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/13_uart_mod_full_pll/spinalHDL/src/main/scala/UartMod.scala)[0m
[0m[[0m[0mdebug[0m] [0m[0m	binary dep: Set()[0m
[0m[[0m[0mdebug[0m] [0m[0m	external source: Set()[0m
[0m[[0m[0mdebug[0m] [0m[0mAll sources are invalidated.[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial set of included nodes: UartFsmInOut, UartModMain, UartMod[0m
[0m[[0m[0mdebug[0m] [0m[0mRecompiling all sources: number of invalidated sources > 50.0% of all sources[0m
[0m[[0m[0minfo[0m] [0m[0mCompiling 4 Scala sources to /home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/13_uart_mod_full_pll/spinalHDL/target/scala-2.11/classes ...[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting org.scala-sbt:compiler-bridge_2.11:1.3.4:compile for Scala 2.11.12[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting org.scala-sbt:compiler-bridge_2.11:1.3.4:compile for Scala 2.11.12[0m
[0m[[0m[0mdebug[0m] [0m[0m[zinc] Running cached compiler 73e394b7 for Scala compiler version 2.11.12[0m
[0m[[0m[0mdebug[0m] [0m[0m[zinc] The Scala compiler is invoked with:[0m
[0m[[0m[0mdebug[0m] [0m[0m	-bootclasspath[0m
[0m[[0m[0mdebug[0m] [0m[0m	/home/moss/.cache/coursier/v1/https/repo1.maven.org/maven2/org/scala-lang/scala-library/2.11.12/scala-library-2.11.12.jar[0m
[0m[[0m[0mdebug[0m] [0m[0m	-classpath[0m
[0m[[0m[0mdebug[0m] [0m[0m	/home/moss/Documents/vdfs-in-hardware/implementations/ulx3s_projects/13_uart_mod_full_pll/spinalHDL/target/scala-2.11/classes:/home/moss/.cache/coursier/v1/https/repo1.maven.org/maven2/net/java/dev/jna/jna-platform/4.2.2/jna-platform-4.2.2.jar:/home/moss/.cache/coursier/v1/https/repo1.maven.org/maven2/com/github/spinalhdl/spinalhdl-lib_2.11/1.3.8/spinalhdl-lib_2.11-1.3.8.jar:/home/moss/.cache/coursier/v1/https/repo1.maven.org/maven2/org/slf4j/slf4j-simple/1.7.25/slf4j-simple-1.7.25.jar:/home/moss/.cache/coursier/v1/https/repo1.maven.org/maven2/org/scala-lang/scala-reflect/2.11.12/scala-reflect-2.11.12.jar:/home/moss/.cache/coursier/v1/https/repo1.maven.org/maven2/com/github/spinalhdl/spinalhdl-sim_2.11/1.3.8/spinalhdl-sim_2.11-1.3.8.jar:/home/moss/.cache/coursier/v1/https/repo1.maven.org/maven2/net/openhft/affinity/3.1.11/affinity-3.1.11.jar:/home/moss/.cache/coursier/v1/https/repo1.maven.org/maven2/com/intellij/annotations/12.0/annotations-12.0.jar:/home/moss/.cache/coursier/v1/https/repo1.maven.org/maven2/net/java/dev/jna/jna/4.2.2/jna-4.2.2.jar:/home/moss/.cache/coursier/v1/https/repo1.maven.org/maven2/commons-io/commons-io/2.4/commons-io-2.4.jar:/home/moss/.cache/coursier/v1/https/repo1.maven.org/maven2/org/slf4j/slf4j-api/1.7.25/slf4j-api-1.7.25.jar:/home/moss/.cache/coursier/v1/https/repo1.maven.org/maven2/com/github/spinalhdl/spinalhdl-core_2.11/1.3.8/spinalhdl-core_2.11-1.3.8.jar:/home/moss/.cache/coursier/v1/https/repo1.maven.org/maven2/com/github/scopt/scopt_2.11/3.4.0/scopt_2.11-3.4.0.jar:/home/moss/.cache/coursier/v1/https/repo1.maven.org/maven2/com/github/oshi/oshi-core/3.4.0/oshi-core-3.4.0.jar[0m
[0m[[0m[0mdebug[0m] [0m[0mScala compilation took 16.542939101 s[0m
[0m[[0m[0mdebug[0m] [0m[0mDone compiling.[0m
