{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1593878232934 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1593878232940 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 04 23:57:12 2020 " "Processing started: Sat Jul 04 23:57:12 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1593878232940 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593878232940 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off simpleCPU -c simpleCPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off simpleCPU -c simpleCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593878232940 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1593878233304 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1593878233304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_w.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_w.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_w " "Found entity 1: cpu_w" {  } { { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593878242824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593878242824 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu_w " "Elaborating entity \"cpu_w\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1593878243005 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 cpu_w.v(105) " "Verilog HDL assignment warning at cpu_w.v(105): truncated value with size 32 to match size of target (16)" {  } { { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1593878243008 "|cpu_w"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 cpu_w.v(122) " "Verilog HDL assignment warning at cpu_w.v(122): truncated value with size 32 to match size of target (16)" {  } { { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1593878243008 "|cpu_w"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 cpu_w.v(185) " "Verilog HDL assignment warning at cpu_w.v(185): truncated value with size 32 to match size of target (16)" {  } { { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1593878243008 "|cpu_w"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 cpu_w.v(209) " "Verilog HDL assignment warning at cpu_w.v(209): truncated value with size 32 to match size of target (16)" {  } { { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1593878243008 "|cpu_w"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 cpu_w.v(214) " "Verilog HDL assignment warning at cpu_w.v(214): truncated value with size 32 to match size of target (16)" {  } { { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1593878243008 "|cpu_w"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 cpu_w.v(230) " "Verilog HDL assignment warning at cpu_w.v(230): truncated value with size 32 to match size of target (16)" {  } { { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1593878243008 "|cpu_w"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "cpu_w.v(220) " "Verilog HDL Case Statement information at cpu_w.v(220): all case item expressions in this case statement are onehot" {  } { { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 220 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1593878243008 "|cpu_w"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 cpu_w.v(246) " "Verilog HDL assignment warning at cpu_w.v(246): truncated value with size 32 to match size of target (16)" {  } { { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1593878243009 "|cpu_w"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "addr cpu_w.v(75) " "Verilog HDL Always Construct warning at cpu_w.v(75): inferring latch(es) for variable \"addr\", which holds its previous value in one or more paths through the always construct" {  } { { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 75 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1593878243009 "|cpu_w"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ss_w cpu_w.v(75) " "Verilog HDL Always Construct warning at cpu_w.v(75): inferring latch(es) for variable \"ss_w\", which holds its previous value in one or more paths through the always construct" {  } { { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 75 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1593878243009 "|cpu_w"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ss_w cpu_w.v(75) " "Inferred latch for \"ss_w\" at cpu_w.v(75)" {  } { { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1593878243009 "|cpu_w"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[8\] cpu_w.v(75) " "Inferred latch for \"addr\[8\]\" at cpu_w.v(75)" {  } { { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1593878243009 "|cpu_w"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[9\] cpu_w.v(75) " "Inferred latch for \"addr\[9\]\" at cpu_w.v(75)" {  } { { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1593878243009 "|cpu_w"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[10\] cpu_w.v(75) " "Inferred latch for \"addr\[10\]\" at cpu_w.v(75)" {  } { { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1593878243009 "|cpu_w"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[11\] cpu_w.v(75) " "Inferred latch for \"addr\[11\]\" at cpu_w.v(75)" {  } { { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1593878243009 "|cpu_w"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[12\] cpu_w.v(75) " "Inferred latch for \"addr\[12\]\" at cpu_w.v(75)" {  } { { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1593878243009 "|cpu_w"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[13\] cpu_w.v(75) " "Inferred latch for \"addr\[13\]\" at cpu_w.v(75)" {  } { { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1593878243009 "|cpu_w"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[14\] cpu_w.v(75) " "Inferred latch for \"addr\[14\]\" at cpu_w.v(75)" {  } { { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1593878243009 "|cpu_w"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[15\] cpu_w.v(75) " "Inferred latch for \"addr\[15\]\" at cpu_w.v(75)" {  } { { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1593878243009 "|cpu_w"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom lpm_rom:iram " "Elaborating entity \"lpm_rom\" for hierarchy \"lpm_rom:iram\"" {  } { { "cpu_w.v" "iram" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593878243030 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_rom:iram " "Elaborated megafunction instantiation \"lpm_rom:iram\"" {  } { { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 37 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593878243031 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_rom:iram " "Instantiated megafunction \"lpm_rom:iram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593878243031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthad 16 " "Parameter \"lpm_widthad\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593878243031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_outdata UNREGISTERED " "Parameter \"lpm_outdata\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593878243031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_indata REGISTERED " "Parameter \"lpm_indata\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593878243031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_address_control REGISTERED " "Parameter \"lpm_address_control\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593878243031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_file code.mif " "Parameter \"lpm_file\" = \"code.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593878243031 ""}  } { { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 37 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1593878243031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altrom lpm_rom:iram\|altrom:srom " "Elaborating entity \"altrom\" for hierarchy \"lpm_rom:iram\|altrom:srom\"" {  } { { "lpm_rom.tdf" "srom" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593878243065 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_rom:iram\|altrom:srom lpm_rom:iram " "Elaborated megafunction instantiation \"lpm_rom:iram\|altrom:srom\", which is child of megafunction instantiation \"lpm_rom:iram\"" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 37 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593878243067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lpm_rom:iram\|altrom:srom\|altsyncram:rom_block " "Elaborating entity \"altsyncram\" for hierarchy \"lpm_rom:iram\|altrom:srom\|altsyncram:rom_block\"" {  } { { "altrom.tdf" "rom_block" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593878243102 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_rom:iram\|altrom:srom\|altsyncram:rom_block lpm_rom:iram " "Elaborated megafunction instantiation \"lpm_rom:iram\|altrom:srom\|altsyncram:rom_block\", which is child of megafunction instantiation \"lpm_rom:iram\"" {  } { { "altrom.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 37 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593878243157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l701.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l701.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l701 " "Found entity 1: altsyncram_l701" {  } { { "db/altsyncram_l701.tdf" "" { Text "E:/Projects/Quartus/simpleCPU/db/altsyncram_l701.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593878243217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593878243217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l701 lpm_rom:iram\|altrom:srom\|altsyncram:rom_block\|altsyncram_l701:auto_generated " "Elaborating entity \"altsyncram_l701\" for hierarchy \"lpm_rom:iram\|altrom:srom\|altsyncram:rom_block\|altsyncram_l701:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593878243218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_k8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_k8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_k8a " "Found entity 1: decode_k8a" {  } { { "db/decode_k8a.tdf" "" { Text "E:/Projects/Quartus/simpleCPU/db/decode_k8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593878243263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593878243263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_k8a lpm_rom:iram\|altrom:srom\|altsyncram:rom_block\|altsyncram_l701:auto_generated\|decode_k8a:rden_decode " "Elaborating entity \"decode_k8a\" for hierarchy \"lpm_rom:iram\|altrom:srom\|altsyncram:rom_block\|altsyncram_l701:auto_generated\|decode_k8a:rden_decode\"" {  } { { "db/altsyncram_l701.tdf" "rden_decode" { Text "E:/Projects/Quartus/simpleCPU/db/altsyncram_l701.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593878243264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_qob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_qob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_qob " "Found entity 1: mux_qob" {  } { { "db/mux_qob.tdf" "" { Text "E:/Projects/Quartus/simpleCPU/db/mux_qob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593878243311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593878243311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_qob lpm_rom:iram\|altrom:srom\|altsyncram:rom_block\|altsyncram_l701:auto_generated\|mux_qob:mux2 " "Elaborating entity \"mux_qob\" for hierarchy \"lpm_rom:iram\|altrom:srom\|altsyncram:rom_block\|altsyncram_l701:auto_generated\|mux_qob:mux2\"" {  } { { "db/altsyncram_l701.tdf" "mux2" { Text "E:/Projects/Quartus/simpleCPU/db/altsyncram_l701.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593878243311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dq lpm_ram_dq:dram " "Elaborating entity \"lpm_ram_dq\" for hierarchy \"lpm_ram_dq:dram\"" {  } { { "cpu_w.v" "dram" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593878243339 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_ram_dq:dram " "Elaborated megafunction instantiation \"lpm_ram_dq:dram\"" {  } { { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 45 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593878243340 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_ram_dq:dram " "Instantiated megafunction \"lpm_ram_dq:dram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593878243340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthad 16 " "Parameter \"lpm_widthad\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593878243340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_outdata UNREGISTERED " "Parameter \"lpm_outdata\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593878243340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_indata REGISTERED " "Parameter \"lpm_indata\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593878243340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_address_control REGISTERED " "Parameter \"lpm_address_control\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593878243340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_file data.mif " "Parameter \"lpm_file\" = \"data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593878243340 ""}  } { { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 45 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1593878243340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram lpm_ram_dq:dram\|altram:sram " "Elaborating entity \"altram\" for hierarchy \"lpm_ram_dq:dram\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593878243362 ""}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Cyclone IV E device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone IV E devices " "Assertion warning: altram does not support Cyclone IV E device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone IV E devices" {  } { { "altram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altram.tdf" 212 2 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 44 0 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593878243363 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_ram_dq:dram\|altram:sram lpm_ram_dq:dram " "Elaborated megafunction instantiation \"lpm_ram_dq:dram\|altram:sram\", which is child of megafunction instantiation \"lpm_ram_dq:dram\"" {  } { { "lpm_ram_dq.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 45 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593878243364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block " "Elaborating entity \"altsyncram\" for hierarchy \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593878243371 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block lpm_ram_dq:dram " "Elaborated megafunction instantiation \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"lpm_ram_dq:dram\"" {  } { { "altram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 45 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593878243428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cq91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cq91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cq91 " "Found entity 1: altsyncram_cq91" {  } { { "db/altsyncram_cq91.tdf" "" { Text "E:/Projects/Quartus/simpleCPU/db/altsyncram_cq91.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593878243489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593878243489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cq91 lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated " "Elaborating entity \"altsyncram_cq91\" for hierarchy \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593878243490 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "65536 4096 E:/Projects/Quartus/simpleCPU/data.mif " "Memory depth (65536) in the design file differs from memory depth (4096) in the Memory Initialization File \"E:/Projects/Quartus/simpleCPU/data.mif\" -- setting initial value for remaining addresses to 0" {  } { { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 45 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1593878243498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rsa " "Found entity 1: decode_rsa" {  } { { "db/decode_rsa.tdf" "" { Text "E:/Projects/Quartus/simpleCPU/db/decode_rsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593878243594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593878243594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_rsa lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|decode_rsa:decode3 " "Elaborating entity \"decode_rsa\" for hierarchy \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|decode_rsa:decode3\"" {  } { { "db/altsyncram_cq91.tdf" "decode3" { Text "E:/Projects/Quartus/simpleCPU/db/altsyncram_cq91.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593878243595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dq lpm_ram_dq:sram " "Elaborating entity \"lpm_ram_dq\" for hierarchy \"lpm_ram_dq:sram\"" {  } { { "cpu_w.v" "sram" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593878243605 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_ram_dq:sram " "Elaborated megafunction instantiation \"lpm_ram_dq:sram\"" {  } { { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593878243606 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_ram_dq:sram " "Instantiated megafunction \"lpm_ram_dq:sram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593878243606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthad 16 " "Parameter \"lpm_widthad\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593878243606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_outdata UNREGISTERED " "Parameter \"lpm_outdata\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593878243606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_indata REGISTERED " "Parameter \"lpm_indata\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593878243606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_address_control REGISTERED " "Parameter \"lpm_address_control\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593878243606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_file stack.mif " "Parameter \"lpm_file\" = \"stack.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593878243606 ""}  } { { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1593878243606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram lpm_ram_dq:sram\|altram:sram " "Elaborating entity \"altram\" for hierarchy \"lpm_ram_dq:sram\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593878243607 ""}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Cyclone IV E device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone IV E devices " "Assertion warning: altram does not support Cyclone IV E device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone IV E devices" {  } { { "altram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altram.tdf" 212 2 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 52 0 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593878243608 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_ram_dq:sram\|altram:sram lpm_ram_dq:sram " "Elaborated megafunction instantiation \"lpm_ram_dq:sram\|altram:sram\", which is child of megafunction instantiation \"lpm_ram_dq:sram\"" {  } { { "lpm_ram_dq.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 53 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593878243608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lpm_ram_dq:sram\|altram:sram\|altsyncram:ram_block " "Elaborating entity \"altsyncram\" for hierarchy \"lpm_ram_dq:sram\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593878243613 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_ram_dq:sram\|altram:sram\|altsyncram:ram_block lpm_ram_dq:sram " "Elaborated megafunction instantiation \"lpm_ram_dq:sram\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"lpm_ram_dq:sram\"" {  } { { "altram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 53 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593878243665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8u91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8u91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8u91 " "Found entity 1: altsyncram_8u91" {  } { { "db/altsyncram_8u91.tdf" "" { Text "E:/Projects/Quartus/simpleCPU/db/altsyncram_8u91.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593878243732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593878243732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8u91 lpm_ram_dq:sram\|altram:sram\|altsyncram:ram_block\|altsyncram_8u91:auto_generated " "Elaborating entity \"altsyncram_8u91\" for hierarchy \"lpm_ram_dq:sram\|altram:sram\|altsyncram:ram_block\|altsyncram_8u91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593878243733 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a16 " "Synthesized away node \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "E:/Projects/Quartus/simpleCPU/db/altsyncram_cq91.tdf" 415 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593878243868 "|cpu_w|lpm_ram_dq:dram|altram:sram|altsyncram:ram_block|altsyncram_cq91:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a17 " "Synthesized away node \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "E:/Projects/Quartus/simpleCPU/db/altsyncram_cq91.tdf" 438 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593878243868 "|cpu_w|lpm_ram_dq:dram|altram:sram|altsyncram:ram_block|altsyncram_cq91:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a18 " "Synthesized away node \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "E:/Projects/Quartus/simpleCPU/db/altsyncram_cq91.tdf" 461 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593878243868 "|cpu_w|lpm_ram_dq:dram|altram:sram|altsyncram:ram_block|altsyncram_cq91:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a19 " "Synthesized away node \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "E:/Projects/Quartus/simpleCPU/db/altsyncram_cq91.tdf" 484 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593878243868 "|cpu_w|lpm_ram_dq:dram|altram:sram|altsyncram:ram_block|altsyncram_cq91:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a20 " "Synthesized away node \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "E:/Projects/Quartus/simpleCPU/db/altsyncram_cq91.tdf" 507 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593878243868 "|cpu_w|lpm_ram_dq:dram|altram:sram|altsyncram:ram_block|altsyncram_cq91:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a21 " "Synthesized away node \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "E:/Projects/Quartus/simpleCPU/db/altsyncram_cq91.tdf" 530 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593878243868 "|cpu_w|lpm_ram_dq:dram|altram:sram|altsyncram:ram_block|altsyncram_cq91:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a22 " "Synthesized away node \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "E:/Projects/Quartus/simpleCPU/db/altsyncram_cq91.tdf" 553 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593878243868 "|cpu_w|lpm_ram_dq:dram|altram:sram|altsyncram:ram_block|altsyncram_cq91:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a23 " "Synthesized away node \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "E:/Projects/Quartus/simpleCPU/db/altsyncram_cq91.tdf" 576 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593878243868 "|cpu_w|lpm_ram_dq:dram|altram:sram|altsyncram:ram_block|altsyncram_cq91:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a24 " "Synthesized away node \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "E:/Projects/Quartus/simpleCPU/db/altsyncram_cq91.tdf" 599 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593878243868 "|cpu_w|lpm_ram_dq:dram|altram:sram|altsyncram:ram_block|altsyncram_cq91:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a25 " "Synthesized away node \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "E:/Projects/Quartus/simpleCPU/db/altsyncram_cq91.tdf" 622 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593878243868 "|cpu_w|lpm_ram_dq:dram|altram:sram|altsyncram:ram_block|altsyncram_cq91:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a26 " "Synthesized away node \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "E:/Projects/Quartus/simpleCPU/db/altsyncram_cq91.tdf" 645 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593878243868 "|cpu_w|lpm_ram_dq:dram|altram:sram|altsyncram:ram_block|altsyncram_cq91:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a27 " "Synthesized away node \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "E:/Projects/Quartus/simpleCPU/db/altsyncram_cq91.tdf" 668 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593878243868 "|cpu_w|lpm_ram_dq:dram|altram:sram|altsyncram:ram_block|altsyncram_cq91:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a28 " "Synthesized away node \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "E:/Projects/Quartus/simpleCPU/db/altsyncram_cq91.tdf" 691 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593878243868 "|cpu_w|lpm_ram_dq:dram|altram:sram|altsyncram:ram_block|altsyncram_cq91:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a29 " "Synthesized away node \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "E:/Projects/Quartus/simpleCPU/db/altsyncram_cq91.tdf" 714 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593878243868 "|cpu_w|lpm_ram_dq:dram|altram:sram|altsyncram:ram_block|altsyncram_cq91:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a30 " "Synthesized away node \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "E:/Projects/Quartus/simpleCPU/db/altsyncram_cq91.tdf" 737 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593878243868 "|cpu_w|lpm_ram_dq:dram|altram:sram|altsyncram:ram_block|altsyncram_cq91:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a31 " "Synthesized away node \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "E:/Projects/Quartus/simpleCPU/db/altsyncram_cq91.tdf" 760 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593878243868 "|cpu_w|lpm_ram_dq:dram|altram:sram|altsyncram:ram_block|altsyncram_cq91:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a32 " "Synthesized away node \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "E:/Projects/Quartus/simpleCPU/db/altsyncram_cq91.tdf" 783 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593878243868 "|cpu_w|lpm_ram_dq:dram|altram:sram|altsyncram:ram_block|altsyncram_cq91:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a33 " "Synthesized away node \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "E:/Projects/Quartus/simpleCPU/db/altsyncram_cq91.tdf" 806 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593878243868 "|cpu_w|lpm_ram_dq:dram|altram:sram|altsyncram:ram_block|altsyncram_cq91:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a34 " "Synthesized away node \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "E:/Projects/Quartus/simpleCPU/db/altsyncram_cq91.tdf" 829 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593878243868 "|cpu_w|lpm_ram_dq:dram|altram:sram|altsyncram:ram_block|altsyncram_cq91:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a35 " "Synthesized away node \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "E:/Projects/Quartus/simpleCPU/db/altsyncram_cq91.tdf" 852 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593878243868 "|cpu_w|lpm_ram_dq:dram|altram:sram|altsyncram:ram_block|altsyncram_cq91:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a36 " "Synthesized away node \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "E:/Projects/Quartus/simpleCPU/db/altsyncram_cq91.tdf" 875 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593878243868 "|cpu_w|lpm_ram_dq:dram|altram:sram|altsyncram:ram_block|altsyncram_cq91:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a37 " "Synthesized away node \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "E:/Projects/Quartus/simpleCPU/db/altsyncram_cq91.tdf" 898 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593878243868 "|cpu_w|lpm_ram_dq:dram|altram:sram|altsyncram:ram_block|altsyncram_cq91:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a38 " "Synthesized away node \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "E:/Projects/Quartus/simpleCPU/db/altsyncram_cq91.tdf" 921 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593878243868 "|cpu_w|lpm_ram_dq:dram|altram:sram|altsyncram:ram_block|altsyncram_cq91:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a39 " "Synthesized away node \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "E:/Projects/Quartus/simpleCPU/db/altsyncram_cq91.tdf" 944 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593878243868 "|cpu_w|lpm_ram_dq:dram|altram:sram|altsyncram:ram_block|altsyncram_cq91:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a40 " "Synthesized away node \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "E:/Projects/Quartus/simpleCPU/db/altsyncram_cq91.tdf" 967 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593878243868 "|cpu_w|lpm_ram_dq:dram|altram:sram|altsyncram:ram_block|altsyncram_cq91:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a41 " "Synthesized away node \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "E:/Projects/Quartus/simpleCPU/db/altsyncram_cq91.tdf" 990 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593878243868 "|cpu_w|lpm_ram_dq:dram|altram:sram|altsyncram:ram_block|altsyncram_cq91:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a42 " "Synthesized away node \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "E:/Projects/Quartus/simpleCPU/db/altsyncram_cq91.tdf" 1013 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593878243868 "|cpu_w|lpm_ram_dq:dram|altram:sram|altsyncram:ram_block|altsyncram_cq91:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a43 " "Synthesized away node \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "E:/Projects/Quartus/simpleCPU/db/altsyncram_cq91.tdf" 1036 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593878243868 "|cpu_w|lpm_ram_dq:dram|altram:sram|altsyncram:ram_block|altsyncram_cq91:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a44 " "Synthesized away node \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "E:/Projects/Quartus/simpleCPU/db/altsyncram_cq91.tdf" 1059 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593878243868 "|cpu_w|lpm_ram_dq:dram|altram:sram|altsyncram:ram_block|altsyncram_cq91:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a45 " "Synthesized away node \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "E:/Projects/Quartus/simpleCPU/db/altsyncram_cq91.tdf" 1082 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593878243868 "|cpu_w|lpm_ram_dq:dram|altram:sram|altsyncram:ram_block|altsyncram_cq91:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a46 " "Synthesized away node \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "E:/Projects/Quartus/simpleCPU/db/altsyncram_cq91.tdf" 1105 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593878243868 "|cpu_w|lpm_ram_dq:dram|altram:sram|altsyncram:ram_block|altsyncram_cq91:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a47 " "Synthesized away node \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "E:/Projects/Quartus/simpleCPU/db/altsyncram_cq91.tdf" 1128 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593878243868 "|cpu_w|lpm_ram_dq:dram|altram:sram|altsyncram:ram_block|altsyncram_cq91:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a48 " "Synthesized away node \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "E:/Projects/Quartus/simpleCPU/db/altsyncram_cq91.tdf" 1151 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593878243868 "|cpu_w|lpm_ram_dq:dram|altram:sram|altsyncram:ram_block|altsyncram_cq91:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a49 " "Synthesized away node \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "E:/Projects/Quartus/simpleCPU/db/altsyncram_cq91.tdf" 1174 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593878243868 "|cpu_w|lpm_ram_dq:dram|altram:sram|altsyncram:ram_block|altsyncram_cq91:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a50 " "Synthesized away node \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "E:/Projects/Quartus/simpleCPU/db/altsyncram_cq91.tdf" 1197 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593878243868 "|cpu_w|lpm_ram_dq:dram|altram:sram|altsyncram:ram_block|altsyncram_cq91:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a51 " "Synthesized away node \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "E:/Projects/Quartus/simpleCPU/db/altsyncram_cq91.tdf" 1220 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593878243868 "|cpu_w|lpm_ram_dq:dram|altram:sram|altsyncram:ram_block|altsyncram_cq91:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a52 " "Synthesized away node \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "E:/Projects/Quartus/simpleCPU/db/altsyncram_cq91.tdf" 1243 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593878243868 "|cpu_w|lpm_ram_dq:dram|altram:sram|altsyncram:ram_block|altsyncram_cq91:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a53 " "Synthesized away node \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "E:/Projects/Quartus/simpleCPU/db/altsyncram_cq91.tdf" 1266 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593878243868 "|cpu_w|lpm_ram_dq:dram|altram:sram|altsyncram:ram_block|altsyncram_cq91:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a54 " "Synthesized away node \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "E:/Projects/Quartus/simpleCPU/db/altsyncram_cq91.tdf" 1289 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593878243868 "|cpu_w|lpm_ram_dq:dram|altram:sram|altsyncram:ram_block|altsyncram_cq91:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a55 " "Synthesized away node \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "E:/Projects/Quartus/simpleCPU/db/altsyncram_cq91.tdf" 1312 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593878243868 "|cpu_w|lpm_ram_dq:dram|altram:sram|altsyncram:ram_block|altsyncram_cq91:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a56 " "Synthesized away node \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "E:/Projects/Quartus/simpleCPU/db/altsyncram_cq91.tdf" 1335 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593878243868 "|cpu_w|lpm_ram_dq:dram|altram:sram|altsyncram:ram_block|altsyncram_cq91:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a57 " "Synthesized away node \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "E:/Projects/Quartus/simpleCPU/db/altsyncram_cq91.tdf" 1358 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593878243868 "|cpu_w|lpm_ram_dq:dram|altram:sram|altsyncram:ram_block|altsyncram_cq91:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a58 " "Synthesized away node \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "E:/Projects/Quartus/simpleCPU/db/altsyncram_cq91.tdf" 1381 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593878243868 "|cpu_w|lpm_ram_dq:dram|altram:sram|altsyncram:ram_block|altsyncram_cq91:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a59 " "Synthesized away node \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "E:/Projects/Quartus/simpleCPU/db/altsyncram_cq91.tdf" 1404 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593878243868 "|cpu_w|lpm_ram_dq:dram|altram:sram|altsyncram:ram_block|altsyncram_cq91:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a60 " "Synthesized away node \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "E:/Projects/Quartus/simpleCPU/db/altsyncram_cq91.tdf" 1427 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593878243868 "|cpu_w|lpm_ram_dq:dram|altram:sram|altsyncram:ram_block|altsyncram_cq91:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a61 " "Synthesized away node \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "E:/Projects/Quartus/simpleCPU/db/altsyncram_cq91.tdf" 1450 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593878243868 "|cpu_w|lpm_ram_dq:dram|altram:sram|altsyncram:ram_block|altsyncram_cq91:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a62 " "Synthesized away node \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "E:/Projects/Quartus/simpleCPU/db/altsyncram_cq91.tdf" 1473 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593878243868 "|cpu_w|lpm_ram_dq:dram|altram:sram|altsyncram:ram_block|altsyncram_cq91:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a63 " "Synthesized away node \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "E:/Projects/Quartus/simpleCPU/db/altsyncram_cq91.tdf" 1496 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593878243868 "|cpu_w|lpm_ram_dq:dram|altram:sram|altsyncram:ram_block|altsyncram_cq91:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a64 " "Synthesized away node \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "E:/Projects/Quartus/simpleCPU/db/altsyncram_cq91.tdf" 1519 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593878243868 "|cpu_w|lpm_ram_dq:dram|altram:sram|altsyncram:ram_block|altsyncram_cq91:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a65 " "Synthesized away node \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "E:/Projects/Quartus/simpleCPU/db/altsyncram_cq91.tdf" 1542 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593878243868 "|cpu_w|lpm_ram_dq:dram|altram:sram|altsyncram:ram_block|altsyncram_cq91:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a66 " "Synthesized away node \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "E:/Projects/Quartus/simpleCPU/db/altsyncram_cq91.tdf" 1565 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593878243868 "|cpu_w|lpm_ram_dq:dram|altram:sram|altsyncram:ram_block|altsyncram_cq91:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a67 " "Synthesized away node \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "E:/Projects/Quartus/simpleCPU/db/altsyncram_cq91.tdf" 1588 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593878243868 "|cpu_w|lpm_ram_dq:dram|altram:sram|altsyncram:ram_block|altsyncram_cq91:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a68 " "Synthesized away node \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "E:/Projects/Quartus/simpleCPU/db/altsyncram_cq91.tdf" 1611 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593878243868 "|cpu_w|lpm_ram_dq:dram|altram:sram|altsyncram:ram_block|altsyncram_cq91:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a69 " "Synthesized away node \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "E:/Projects/Quartus/simpleCPU/db/altsyncram_cq91.tdf" 1634 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593878243868 "|cpu_w|lpm_ram_dq:dram|altram:sram|altsyncram:ram_block|altsyncram_cq91:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a70 " "Synthesized away node \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "E:/Projects/Quartus/simpleCPU/db/altsyncram_cq91.tdf" 1657 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593878243868 "|cpu_w|lpm_ram_dq:dram|altram:sram|altsyncram:ram_block|altsyncram_cq91:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a71 " "Synthesized away node \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "E:/Projects/Quartus/simpleCPU/db/altsyncram_cq91.tdf" 1680 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593878243868 "|cpu_w|lpm_ram_dq:dram|altram:sram|altsyncram:ram_block|altsyncram_cq91:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a72 " "Synthesized away node \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "E:/Projects/Quartus/simpleCPU/db/altsyncram_cq91.tdf" 1703 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593878243868 "|cpu_w|lpm_ram_dq:dram|altram:sram|altsyncram:ram_block|altsyncram_cq91:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a73 " "Synthesized away node \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "E:/Projects/Quartus/simpleCPU/db/altsyncram_cq91.tdf" 1726 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593878243868 "|cpu_w|lpm_ram_dq:dram|altram:sram|altsyncram:ram_block|altsyncram_cq91:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a74 " "Synthesized away node \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "E:/Projects/Quartus/simpleCPU/db/altsyncram_cq91.tdf" 1749 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593878243868 "|cpu_w|lpm_ram_dq:dram|altram:sram|altsyncram:ram_block|altsyncram_cq91:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a75 " "Synthesized away node \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "E:/Projects/Quartus/simpleCPU/db/altsyncram_cq91.tdf" 1772 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593878243868 "|cpu_w|lpm_ram_dq:dram|altram:sram|altsyncram:ram_block|altsyncram_cq91:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a76 " "Synthesized away node \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "E:/Projects/Quartus/simpleCPU/db/altsyncram_cq91.tdf" 1795 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593878243868 "|cpu_w|lpm_ram_dq:dram|altram:sram|altsyncram:ram_block|altsyncram_cq91:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a77 " "Synthesized away node \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "E:/Projects/Quartus/simpleCPU/db/altsyncram_cq91.tdf" 1818 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593878243868 "|cpu_w|lpm_ram_dq:dram|altram:sram|altsyncram:ram_block|altsyncram_cq91:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a78 " "Synthesized away node \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "E:/Projects/Quartus/simpleCPU/db/altsyncram_cq91.tdf" 1841 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593878243868 "|cpu_w|lpm_ram_dq:dram|altram:sram|altsyncram:ram_block|altsyncram_cq91:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a79 " "Synthesized away node \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "E:/Projects/Quartus/simpleCPU/db/altsyncram_cq91.tdf" 1864 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593878243868 "|cpu_w|lpm_ram_dq:dram|altram:sram|altsyncram:ram_block|altsyncram_cq91:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a80 " "Synthesized away node \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "E:/Projects/Quartus/simpleCPU/db/altsyncram_cq91.tdf" 1887 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593878243868 "|cpu_w|lpm_ram_dq:dram|altram:sram|altsyncram:ram_block|altsyncram_cq91:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a81 " "Synthesized away node \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "E:/Projects/Quartus/simpleCPU/db/altsyncram_cq91.tdf" 1910 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593878243868 "|cpu_w|lpm_ram_dq:dram|altram:sram|altsyncram:ram_block|altsyncram_cq91:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a82 " "Synthesized away node \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "E:/Projects/Quartus/simpleCPU/db/altsyncram_cq91.tdf" 1933 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593878243868 "|cpu_w|lpm_ram_dq:dram|altram:sram|altsyncram:ram_block|altsyncram_cq91:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a83 " "Synthesized away node \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "E:/Projects/Quartus/simpleCPU/db/altsyncram_cq91.tdf" 1956 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593878243868 "|cpu_w|lpm_ram_dq:dram|altram:sram|altsyncram:ram_block|altsyncram_cq91:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a84 " "Synthesized away node \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "E:/Projects/Quartus/simpleCPU/db/altsyncram_cq91.tdf" 1979 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593878243868 "|cpu_w|lpm_ram_dq:dram|altram:sram|altsyncram:ram_block|altsyncram_cq91:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a85 " "Synthesized away node \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "E:/Projects/Quartus/simpleCPU/db/altsyncram_cq91.tdf" 2002 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593878243868 "|cpu_w|lpm_ram_dq:dram|altram:sram|altsyncram:ram_block|altsyncram_cq91:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a86 " "Synthesized away node \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "E:/Projects/Quartus/simpleCPU/db/altsyncram_cq91.tdf" 2025 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593878243868 "|cpu_w|lpm_ram_dq:dram|altram:sram|altsyncram:ram_block|altsyncram_cq91:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a87 " "Synthesized away node \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "E:/Projects/Quartus/simpleCPU/db/altsyncram_cq91.tdf" 2048 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593878243868 "|cpu_w|lpm_ram_dq:dram|altram:sram|altsyncram:ram_block|altsyncram_cq91:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a88 " "Synthesized away node \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "E:/Projects/Quartus/simpleCPU/db/altsyncram_cq91.tdf" 2071 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593878243868 "|cpu_w|lpm_ram_dq:dram|altram:sram|altsyncram:ram_block|altsyncram_cq91:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a89 " "Synthesized away node \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "E:/Projects/Quartus/simpleCPU/db/altsyncram_cq91.tdf" 2094 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593878243868 "|cpu_w|lpm_ram_dq:dram|altram:sram|altsyncram:ram_block|altsyncram_cq91:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a90 " "Synthesized away node \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "E:/Projects/Quartus/simpleCPU/db/altsyncram_cq91.tdf" 2117 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593878243868 "|cpu_w|lpm_ram_dq:dram|altram:sram|altsyncram:ram_block|altsyncram_cq91:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a91 " "Synthesized away node \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "E:/Projects/Quartus/simpleCPU/db/altsyncram_cq91.tdf" 2140 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593878243868 "|cpu_w|lpm_ram_dq:dram|altram:sram|altsyncram:ram_block|altsyncram_cq91:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a92 " "Synthesized away node \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "E:/Projects/Quartus/simpleCPU/db/altsyncram_cq91.tdf" 2163 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593878243868 "|cpu_w|lpm_ram_dq:dram|altram:sram|altsyncram:ram_block|altsyncram_cq91:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a93 " "Synthesized away node \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "E:/Projects/Quartus/simpleCPU/db/altsyncram_cq91.tdf" 2186 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593878243868 "|cpu_w|lpm_ram_dq:dram|altram:sram|altsyncram:ram_block|altsyncram_cq91:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a94 " "Synthesized away node \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "E:/Projects/Quartus/simpleCPU/db/altsyncram_cq91.tdf" 2209 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593878243868 "|cpu_w|lpm_ram_dq:dram|altram:sram|altsyncram:ram_block|altsyncram_cq91:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a95 " "Synthesized away node \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "E:/Projects/Quartus/simpleCPU/db/altsyncram_cq91.tdf" 2232 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593878243868 "|cpu_w|lpm_ram_dq:dram|altram:sram|altsyncram:ram_block|altsyncram_cq91:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a96 " "Synthesized away node \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "E:/Projects/Quartus/simpleCPU/db/altsyncram_cq91.tdf" 2255 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593878243868 "|cpu_w|lpm_ram_dq:dram|altram:sram|altsyncram:ram_block|altsyncram_cq91:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a97 " "Synthesized away node \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "E:/Projects/Quartus/simpleCPU/db/altsyncram_cq91.tdf" 2278 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593878243868 "|cpu_w|lpm_ram_dq:dram|altram:sram|altsyncram:ram_block|altsyncram_cq91:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a98 " "Synthesized away node \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "E:/Projects/Quartus/simpleCPU/db/altsyncram_cq91.tdf" 2301 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593878243868 "|cpu_w|lpm_ram_dq:dram|altram:sram|altsyncram:ram_block|altsyncram_cq91:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a99 " "Synthesized away node \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "E:/Projects/Quartus/simpleCPU/db/altsyncram_cq91.tdf" 2324 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593878243868 "|cpu_w|lpm_ram_dq:dram|altram:sram|altsyncram:ram_block|altsyncram_cq91:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a100 " "Synthesized away node \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "E:/Projects/Quartus/simpleCPU/db/altsyncram_cq91.tdf" 2347 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593878243868 "|cpu_w|lpm_ram_dq:dram|altram:sram|altsyncram:ram_block|altsyncram_cq91:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a101 " "Synthesized away node \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "E:/Projects/Quartus/simpleCPU/db/altsyncram_cq91.tdf" 2370 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593878243868 "|cpu_w|lpm_ram_dq:dram|altram:sram|altsyncram:ram_block|altsyncram_cq91:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a102 " "Synthesized away node \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "E:/Projects/Quartus/simpleCPU/db/altsyncram_cq91.tdf" 2393 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593878243868 "|cpu_w|lpm_ram_dq:dram|altram:sram|altsyncram:ram_block|altsyncram_cq91:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a103 " "Synthesized away node \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "E:/Projects/Quartus/simpleCPU/db/altsyncram_cq91.tdf" 2416 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593878243868 "|cpu_w|lpm_ram_dq:dram|altram:sram|altsyncram:ram_block|altsyncram_cq91:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a104 " "Synthesized away node \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "E:/Projects/Quartus/simpleCPU/db/altsyncram_cq91.tdf" 2439 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593878243868 "|cpu_w|lpm_ram_dq:dram|altram:sram|altsyncram:ram_block|altsyncram_cq91:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a105 " "Synthesized away node \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "E:/Projects/Quartus/simpleCPU/db/altsyncram_cq91.tdf" 2462 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593878243868 "|cpu_w|lpm_ram_dq:dram|altram:sram|altsyncram:ram_block|altsyncram_cq91:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a106 " "Synthesized away node \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "E:/Projects/Quartus/simpleCPU/db/altsyncram_cq91.tdf" 2485 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593878243868 "|cpu_w|lpm_ram_dq:dram|altram:sram|altsyncram:ram_block|altsyncram_cq91:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a107 " "Synthesized away node \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "E:/Projects/Quartus/simpleCPU/db/altsyncram_cq91.tdf" 2508 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593878243868 "|cpu_w|lpm_ram_dq:dram|altram:sram|altsyncram:ram_block|altsyncram_cq91:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a108 " "Synthesized away node \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "E:/Projects/Quartus/simpleCPU/db/altsyncram_cq91.tdf" 2531 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593878243868 "|cpu_w|lpm_ram_dq:dram|altram:sram|altsyncram:ram_block|altsyncram_cq91:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a109 " "Synthesized away node \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "E:/Projects/Quartus/simpleCPU/db/altsyncram_cq91.tdf" 2554 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593878243868 "|cpu_w|lpm_ram_dq:dram|altram:sram|altsyncram:ram_block|altsyncram_cq91:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a110 " "Synthesized away node \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "E:/Projects/Quartus/simpleCPU/db/altsyncram_cq91.tdf" 2577 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593878243868 "|cpu_w|lpm_ram_dq:dram|altram:sram|altsyncram:ram_block|altsyncram_cq91:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a111 " "Synthesized away node \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "E:/Projects/Quartus/simpleCPU/db/altsyncram_cq91.tdf" 2600 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593878243868 "|cpu_w|lpm_ram_dq:dram|altram:sram|altsyncram:ram_block|altsyncram_cq91:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a112 " "Synthesized away node \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a112\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "E:/Projects/Quartus/simpleCPU/db/altsyncram_cq91.tdf" 2623 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593878243868 "|cpu_w|lpm_ram_dq:dram|altram:sram|altsyncram:ram_block|altsyncram_cq91:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a113 " "Synthesized away node \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a113\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "E:/Projects/Quartus/simpleCPU/db/altsyncram_cq91.tdf" 2646 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593878243868 "|cpu_w|lpm_ram_dq:dram|altram:sram|altsyncram:ram_block|altsyncram_cq91:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a114 " "Synthesized away node \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a114\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "E:/Projects/Quartus/simpleCPU/db/altsyncram_cq91.tdf" 2669 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593878243868 "|cpu_w|lpm_ram_dq:dram|altram:sram|altsyncram:ram_block|altsyncram_cq91:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a115 " "Synthesized away node \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a115\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "E:/Projects/Quartus/simpleCPU/db/altsyncram_cq91.tdf" 2692 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593878243868 "|cpu_w|lpm_ram_dq:dram|altram:sram|altsyncram:ram_block|altsyncram_cq91:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a116 " "Synthesized away node \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a116\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "E:/Projects/Quartus/simpleCPU/db/altsyncram_cq91.tdf" 2715 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593878243868 "|cpu_w|lpm_ram_dq:dram|altram:sram|altsyncram:ram_block|altsyncram_cq91:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a117 " "Synthesized away node \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a117\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "E:/Projects/Quartus/simpleCPU/db/altsyncram_cq91.tdf" 2738 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593878243868 "|cpu_w|lpm_ram_dq:dram|altram:sram|altsyncram:ram_block|altsyncram_cq91:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a118 " "Synthesized away node \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "E:/Projects/Quartus/simpleCPU/db/altsyncram_cq91.tdf" 2761 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593878243868 "|cpu_w|lpm_ram_dq:dram|altram:sram|altsyncram:ram_block|altsyncram_cq91:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a119 " "Synthesized away node \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a119\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "E:/Projects/Quartus/simpleCPU/db/altsyncram_cq91.tdf" 2784 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593878243868 "|cpu_w|lpm_ram_dq:dram|altram:sram|altsyncram:ram_block|altsyncram_cq91:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a120 " "Synthesized away node \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a120\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "E:/Projects/Quartus/simpleCPU/db/altsyncram_cq91.tdf" 2807 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593878243868 "|cpu_w|lpm_ram_dq:dram|altram:sram|altsyncram:ram_block|altsyncram_cq91:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a121 " "Synthesized away node \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a121\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "E:/Projects/Quartus/simpleCPU/db/altsyncram_cq91.tdf" 2830 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593878243868 "|cpu_w|lpm_ram_dq:dram|altram:sram|altsyncram:ram_block|altsyncram_cq91:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a122 " "Synthesized away node \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a122\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "E:/Projects/Quartus/simpleCPU/db/altsyncram_cq91.tdf" 2853 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593878243868 "|cpu_w|lpm_ram_dq:dram|altram:sram|altsyncram:ram_block|altsyncram_cq91:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a123 " "Synthesized away node \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a123\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "E:/Projects/Quartus/simpleCPU/db/altsyncram_cq91.tdf" 2876 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593878243868 "|cpu_w|lpm_ram_dq:dram|altram:sram|altsyncram:ram_block|altsyncram_cq91:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a124 " "Synthesized away node \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "E:/Projects/Quartus/simpleCPU/db/altsyncram_cq91.tdf" 2899 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593878243868 "|cpu_w|lpm_ram_dq:dram|altram:sram|altsyncram:ram_block|altsyncram_cq91:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a125 " "Synthesized away node \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a125\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "E:/Projects/Quartus/simpleCPU/db/altsyncram_cq91.tdf" 2922 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593878243868 "|cpu_w|lpm_ram_dq:dram|altram:sram|altsyncram:ram_block|altsyncram_cq91:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a126 " "Synthesized away node \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "E:/Projects/Quartus/simpleCPU/db/altsyncram_cq91.tdf" 2945 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593878243868 "|cpu_w|lpm_ram_dq:dram|altram:sram|altsyncram:ram_block|altsyncram_cq91:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a127 " "Synthesized away node \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "E:/Projects/Quartus/simpleCPU/db/altsyncram_cq91.tdf" 2968 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593878243868 "|cpu_w|lpm_ram_dq:dram|altram:sram|altsyncram:ram_block|altsyncram_cq91:auto_generated|ram_block1a127"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1593878243868 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1593878243868 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:iram\|otri\[0\] o_cmd\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:iram\|otri\[0\]\" to the node \"o_cmd\[0\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1593878244789 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:iram\|otri\[1\] o_cmd\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:iram\|otri\[1\]\" to the node \"o_cmd\[1\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1593878244789 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:iram\|otri\[2\] o_cmd\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:iram\|otri\[2\]\" to the node \"o_cmd\[2\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1593878244789 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:iram\|otri\[3\] o_cmd\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:iram\|otri\[3\]\" to the node \"o_cmd\[3\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1593878244789 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:iram\|otri\[4\] o_cmd\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:iram\|otri\[4\]\" to the node \"o_cmd\[4\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1593878244789 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:iram\|otri\[5\] o_cmd\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:iram\|otri\[5\]\" to the node \"o_cmd\[5\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1593878244789 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:iram\|otri\[6\] o_cmd\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:iram\|otri\[6\]\" to the node \"o_cmd\[6\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1593878244789 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:iram\|otri\[7\] o_cmd\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:iram\|otri\[7\]\" to the node \"o_cmd\[7\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1593878244789 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:iram\|otri\[8\] o_cmd\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:iram\|otri\[8\]\" to the node \"o_cmd\[8\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1593878244789 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:iram\|otri\[9\] o_cmd\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:iram\|otri\[9\]\" to the node \"o_cmd\[9\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1593878244789 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:iram\|otri\[10\] o_cmd\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:iram\|otri\[10\]\" to the node \"o_cmd\[10\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1593878244789 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:iram\|otri\[11\] o_cmd\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:iram\|otri\[11\]\" to the node \"o_cmd\[11\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1593878244789 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:iram\|otri\[12\] o_cmd\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:iram\|otri\[12\]\" to the node \"o_cmd\[12\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1593878244789 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:iram\|otri\[13\] o_cmd\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:iram\|otri\[13\]\" to the node \"o_cmd\[13\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1593878244789 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:iram\|otri\[14\] o_cmd\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:iram\|otri\[14\]\" to the node \"o_cmd\[14\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1593878244789 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:iram\|otri\[15\] o_cmd\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:iram\|otri\[15\]\" to the node \"o_cmd\[15\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1593878244789 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Analysis & Synthesis" 0 -1 1593878244789 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:iram\|otri\[0\] addr\[0\] " "Converted the fan-out from the tri-state buffer \"lpm_rom:iram\|otri\[0\]\" to the node \"addr\[0\]\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1593878244790 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:iram\|otri\[1\] addr\[1\] " "Converted the fan-out from the tri-state buffer \"lpm_rom:iram\|otri\[1\]\" to the node \"addr\[1\]\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1593878244790 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:iram\|otri\[2\] addr\[2\] " "Converted the fan-out from the tri-state buffer \"lpm_rom:iram\|otri\[2\]\" to the node \"addr\[2\]\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1593878244790 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:iram\|otri\[3\] addr\[3\] " "Converted the fan-out from the tri-state buffer \"lpm_rom:iram\|otri\[3\]\" to the node \"addr\[3\]\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1593878244790 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:iram\|otri\[4\] addr\[4\] " "Converted the fan-out from the tri-state buffer \"lpm_rom:iram\|otri\[4\]\" to the node \"addr\[4\]\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1593878244790 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:iram\|otri\[5\] addr\[5\] " "Converted the fan-out from the tri-state buffer \"lpm_rom:iram\|otri\[5\]\" to the node \"addr\[5\]\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1593878244790 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:iram\|otri\[6\] addr\[6\] " "Converted the fan-out from the tri-state buffer \"lpm_rom:iram\|otri\[6\]\" to the node \"addr\[6\]\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1593878244790 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:iram\|otri\[7\] addr\[7\] " "Converted the fan-out from the tri-state buffer \"lpm_rom:iram\|otri\[7\]\" to the node \"addr\[7\]\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1593878244790 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:iram\|otri\[8\] Mux31 " "Converted the fan-out from the tri-state buffer \"lpm_rom:iram\|otri\[8\]\" to the node \"Mux31\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1593878244790 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:iram\|otri\[9\] Mux15 " "Converted the fan-out from the tri-state buffer \"lpm_rom:iram\|otri\[9\]\" to the node \"Mux15\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1593878244790 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:iram\|otri\[10\] ds_wd\[0\] " "Converted the fan-out from the tri-state buffer \"lpm_rom:iram\|otri\[10\]\" to the node \"ds_wd\[0\]\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1593878244790 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:iram\|otri\[11\] Equal0 " "Converted the fan-out from the tri-state buffer \"lpm_rom:iram\|otri\[11\]\" to the node \"Equal0\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1593878244790 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:iram\|otri\[12\] Equal0 " "Converted the fan-out from the tri-state buffer \"lpm_rom:iram\|otri\[12\]\" to the node \"Equal0\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1593878244790 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:iram\|otri\[13\] Equal0 " "Converted the fan-out from the tri-state buffer \"lpm_rom:iram\|otri\[13\]\" to the node \"Equal0\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1593878244790 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:iram\|otri\[14\] Equal0 " "Converted the fan-out from the tri-state buffer \"lpm_rom:iram\|otri\[14\]\" to the node \"Equal0\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1593878244790 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:iram\|otri\[15\] Equal0 " "Converted the fan-out from the tri-state buffer \"lpm_rom:iram\|otri\[15\]\" to the node \"Equal0\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1593878244790 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1593878244790 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_jp\[3\] GND " "Pin \"o_jp\[3\]\" is stuck at GND" {  } { { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1593878245170 "|cpu_w|o_jp[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_jp\[4\] GND " "Pin \"o_jp\[4\]\" is stuck at GND" {  } { { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1593878245170 "|cpu_w|o_jp[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_jp\[5\] GND " "Pin \"o_jp\[5\]\" is stuck at GND" {  } { { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1593878245170 "|cpu_w|o_jp[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_jp\[6\] GND " "Pin \"o_jp\[6\]\" is stuck at GND" {  } { { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1593878245170 "|cpu_w|o_jp[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_jp\[7\] GND " "Pin \"o_jp\[7\]\" is stuck at GND" {  } { { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1593878245170 "|cpu_w|o_jp[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_jp\[8\] GND " "Pin \"o_jp\[8\]\" is stuck at GND" {  } { { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1593878245170 "|cpu_w|o_jp[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_jp\[9\] GND " "Pin \"o_jp\[9\]\" is stuck at GND" {  } { { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1593878245170 "|cpu_w|o_jp[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_jp\[10\] GND " "Pin \"o_jp\[10\]\" is stuck at GND" {  } { { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1593878245170 "|cpu_w|o_jp[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_jp\[11\] GND " "Pin \"o_jp\[11\]\" is stuck at GND" {  } { { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1593878245170 "|cpu_w|o_jp[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_jp\[12\] GND " "Pin \"o_jp\[12\]\" is stuck at GND" {  } { { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1593878245170 "|cpu_w|o_jp[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_jp\[13\] GND " "Pin \"o_jp\[13\]\" is stuck at GND" {  } { { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1593878245170 "|cpu_w|o_jp[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_jp\[14\] GND " "Pin \"o_jp\[14\]\" is stuck at GND" {  } { { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1593878245170 "|cpu_w|o_jp[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_jp\[15\] GND " "Pin \"o_jp\[15\]\" is stuck at GND" {  } { { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1593878245170 "|cpu_w|o_jp[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_addr\[8\] GND " "Pin \"o_addr\[8\]\" is stuck at GND" {  } { { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1593878245170 "|cpu_w|o_addr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_addr\[9\] GND " "Pin \"o_addr\[9\]\" is stuck at GND" {  } { { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1593878245170 "|cpu_w|o_addr[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_addr\[10\] GND " "Pin \"o_addr\[10\]\" is stuck at GND" {  } { { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1593878245170 "|cpu_w|o_addr[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_addr\[11\] GND " "Pin \"o_addr\[11\]\" is stuck at GND" {  } { { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1593878245170 "|cpu_w|o_addr[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_addr\[12\] GND " "Pin \"o_addr\[12\]\" is stuck at GND" {  } { { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1593878245170 "|cpu_w|o_addr[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_addr\[13\] GND " "Pin \"o_addr\[13\]\" is stuck at GND" {  } { { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1593878245170 "|cpu_w|o_addr[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_addr\[14\] GND " "Pin \"o_addr\[14\]\" is stuck at GND" {  } { { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1593878245170 "|cpu_w|o_addr[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_addr\[15\] GND " "Pin \"o_addr\[15\]\" is stuck at GND" {  } { { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1593878245170 "|cpu_w|o_addr[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1593878245170 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1593878245262 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1593878246060 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ALTSYNCRAM 5 " "Removed 5 MSB VCC or GND address nodes from RAM block \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_cq91:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_cq91.tdf" "" { Text "E:/Projects/Quartus/simpleCPU/db/altsyncram_cq91.tdf" 47 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/quartus/19.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 45 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593878246067 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1593878246312 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593878246312 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1030 " "Implemented 1030 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1593878246411 ""} { "Info" "ICUT_CUT_TM_OPINS" "176 " "Implemented 176 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1593878246411 ""} { "Info" "ICUT_CUT_TM_LCELLS" "580 " "Implemented 580 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1593878246411 ""} { "Info" "ICUT_CUT_TM_RAMS" "272 " "Implemented 272 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1593878246411 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1593878246411 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 183 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 183 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4781 " "Peak virtual memory: 4781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1593878246437 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 04 23:57:26 2020 " "Processing ended: Sat Jul 04 23:57:26 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1593878246437 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1593878246437 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1593878246437 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1593878246437 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1593878247844 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1593878247850 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 04 23:57:27 2020 " "Processing started: Sat Jul 04 23:57:27 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1593878247850 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1593878247850 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off simpleCPU -c simpleCPU " "Command: quartus_fit --read_settings_files=off --write_settings_files=off simpleCPU -c simpleCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1593878247850 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1593878247981 ""}
{ "Info" "0" "" "Project  = simpleCPU" {  } {  } 0 0 "Project  = simpleCPU" 0 0 "Fitter" 0 0 1593878247982 ""}
{ "Info" "0" "" "Revision = simpleCPU" {  } {  } 0 0 "Revision = simpleCPU" 0 0 "Fitter" 0 0 1593878247982 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1593878248044 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1593878248044 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "simpleCPU EP4CE55F23C6 " "Automatically selected device EP4CE55F23C6 for design simpleCPU" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1593878248223 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1593878248223 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1593878248263 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1593878248263 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dq:sram\|altram:sram\|altsyncram:ram_block\|altsyncram_8u91:auto_generated\|ram_block1a96 " "Atom \"lpm_ram_dq:sram\|altram:sram\|altsyncram:ram_block\|altsyncram_8u91:auto_generated\|ram_block1a96\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1593878248312 "|cpu_w|lpm_ram_dq:sram|altram:sram|altsyncram:ram_block|altsyncram_8u91:auto_generated|ram_block1a96"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1593878248312 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1593878248480 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1593878248484 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23C6 " "Device EP4CE15F23C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1593878248572 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C6 " "Device EP4CE40F23C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1593878248572 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23C6 " "Device EP4CE30F23C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1593878248572 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C6 " "Device EP4CE75F23C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1593878248572 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1593878248572 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "d:/quartus/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "E:/Projects/Quartus/simpleCPU/" { { 0 { 0 ""} 0 5930 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1593878248575 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/quartus/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "E:/Projects/Quartus/simpleCPU/" { { 0 { 0 ""} 0 5932 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1593878248575 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "d:/quartus/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "E:/Projects/Quartus/simpleCPU/" { { 0 { 0 ""} 0 5934 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1593878248575 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "d:/quartus/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "E:/Projects/Quartus/simpleCPU/" { { 0 { 0 ""} 0 5936 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1593878248575 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "d:/quartus/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "E:/Projects/Quartus/simpleCPU/" { { 0 { 0 ""} 0 5938 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1593878248575 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1593878248575 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1593878248577 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1593878248661 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "178 178 " "No exact pin location assignment(s) for 178 pins of 178 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1593878249167 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "simpleCPU.sdc " "Synopsys Design Constraints File file not found: 'simpleCPU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1593878249515 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1593878249515 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1593878249532 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1593878249532 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1593878249533 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock~input (placed in PIN G1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clock~input (placed in PIN G1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1593878249672 ""}  } { { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "E:/Projects/Quartus/simpleCPU/" { { 0 { 0 ""} 0 5926 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1593878249672 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset~input (placed in PIN T2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node reset~input (placed in PIN T2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1593878249672 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg0\[0\] " "Destination node reg0\[0\]" {  } { { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Projects/Quartus/simpleCPU/" { { 0 { 0 ""} 0 522 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1593878249672 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg0\[4\] " "Destination node reg0\[4\]" {  } { { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Projects/Quartus/simpleCPU/" { { 0 { 0 ""} 0 657 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1593878249672 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg0\[1\]~9 " "Destination node reg0\[1\]~9" {  } { { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Projects/Quartus/simpleCPU/" { { 0 { 0 ""} 0 1082 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1593878249672 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg0\[8\]~14 " "Destination node reg0\[8\]~14" {  } { { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Projects/Quartus/simpleCPU/" { { 0 { 0 ""} 0 1148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1593878249672 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg0\[9\]~18 " "Destination node reg0\[9\]~18" {  } { { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Projects/Quartus/simpleCPU/" { { 0 { 0 ""} 0 1160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1593878249672 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg0\[14\]~44 " "Destination node reg0\[14\]~44" {  } { { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Projects/Quartus/simpleCPU/" { { 0 { 0 ""} 0 1211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1593878249672 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg1\[0\]~3 " "Destination node reg1\[0\]~3" {  } { { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Projects/Quartus/simpleCPU/" { { 0 { 0 ""} 0 1221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1593878249672 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg1\[8\]~4 " "Destination node reg1\[8\]~4" {  } { { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Projects/Quartus/simpleCPU/" { { 0 { 0 ""} 0 1222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1593878249672 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_trans\[0\]~2 " "Destination node data_trans\[0\]~2" {  } { { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Projects/Quartus/simpleCPU/" { { 0 { 0 ""} 0 1230 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1593878249672 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "shl_cnt\[3\]~4 " "Destination node shl_cnt\[3\]~4" {  } { { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Projects/Quartus/simpleCPU/" { { 0 { 0 ""} 0 1328 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1593878249672 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1593878249672 ""}  } { { "cpu_w.v" "" { Text "E:/Projects/Quartus/simpleCPU/cpu_w.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "E:/Projects/Quartus/simpleCPU/" { { 0 { 0 ""} 0 5927 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1593878249672 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1593878250012 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1593878250013 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1593878250013 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1593878250015 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1593878250017 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1593878250018 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1593878250018 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1593878250019 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1593878250089 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1593878250090 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1593878250090 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "176 unused 2.5V 0 176 0 " "Number of I/O pins in group: 176 (unused VREF, 2.5V VCCIO, 0 input, 176 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1593878250097 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1593878250097 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1593878250097 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 28 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1593878250098 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 40 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1593878250098 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 42 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1593878250098 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 43 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1593878250098 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 41 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1593878250098 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 38 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1593878250098 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 43 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1593878250098 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1593878250098 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1593878250098 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1593878250098 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1593878250300 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1593878250307 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1593878252107 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1593878252345 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1593878252390 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1593878270471 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:18 " "Fitter placement operations ending: elapsed time is 00:00:18" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1593878270471 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1593878270912 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X44_Y21 X54_Y31 " "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X44_Y21 to location X54_Y31" {  } { { "loc" "" { Generic "E:/Projects/Quartus/simpleCPU/" { { 1 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X44_Y21 to location X54_Y31"} { { 12 { 0 ""} 44 21 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1593878273895 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1593878273895 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1593878276911 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1593878276911 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1593878276915 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.95 " "Total time spent on timing analysis during the Fitter is 0.95 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1593878277063 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1593878277098 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1593878277537 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1593878277537 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1593878277893 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1593878278550 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Projects/Quartus/simpleCPU/output_files/simpleCPU.fit.smsg " "Generated suppressed messages file E:/Projects/Quartus/simpleCPU/output_files/simpleCPU.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1593878279175 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5355 " "Peak virtual memory: 5355 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1593878281060 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 04 23:58:01 2020 " "Processing ended: Sat Jul 04 23:58:01 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1593878281060 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1593878281060 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1593878281060 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1593878281060 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1593878282296 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1593878282302 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 04 23:58:02 2020 " "Processing started: Sat Jul 04 23:58:02 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1593878282302 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1593878282302 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off simpleCPU -c simpleCPU " "Command: quartus_asm --read_settings_files=off --write_settings_files=off simpleCPU -c simpleCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1593878282302 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1593878282742 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1593878284393 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1593878284448 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4722 " "Peak virtual memory: 4722 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1593878284708 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 04 23:58:04 2020 " "Processing ended: Sat Jul 04 23:58:04 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1593878284708 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1593878284708 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1593878284708 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1593878284708 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1593878285420 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1593878286048 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1593878286054 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 04 23:58:05 2020 " "Processing started: Sat Jul 04 23:58:05 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1593878286054 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1593878286054 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta simpleCPU -c simpleCPU " "Command: quartus_sta simpleCPU -c simpleCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1593878286054 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1593878286192 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1593878286426 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1593878286426 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1593878286474 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1593878286474 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "simpleCPU.sdc " "Synopsys Design Constraints File file not found: 'simpleCPU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1593878286813 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1593878286814 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1593878286817 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1593878286817 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1593878286824 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1593878286825 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1593878286826 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1593878286877 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1593878286951 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1593878286951 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.065 " "Worst-case setup slack is -8.065" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1593878286953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1593878286953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.065           -2794.043 clock  " "   -8.065           -2794.043 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1593878286953 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1593878286953 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.338 " "Worst-case hold slack is 0.338" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1593878286962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1593878286962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.338               0.000 clock  " "    0.338               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1593878286962 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1593878286962 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1593878286964 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1593878286966 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1593878286968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1593878286968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -997.338 clock  " "   -3.000            -997.338 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1593878286968 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1593878286968 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 16 synchronizer chains. " "Report Metastability: Found 16 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1593878287009 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1593878287009 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1593878287012 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1593878287038 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1593878287608 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1593878287722 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1593878287745 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1593878287745 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.152 " "Worst-case setup slack is -7.152" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1593878287748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1593878287748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.152           -2459.642 clock  " "   -7.152           -2459.642 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1593878287748 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1593878287748 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.294 " "Worst-case hold slack is 0.294" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1593878287757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1593878287757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.294               0.000 clock  " "    0.294               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1593878287757 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1593878287757 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1593878287759 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1593878287762 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1593878287764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1593878287764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -997.338 clock  " "   -3.000            -997.338 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1593878287764 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1593878287764 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 16 synchronizer chains. " "Report Metastability: Found 16 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1593878287806 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1593878287806 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1593878287809 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1593878287911 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1593878287918 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1593878287918 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.020 " "Worst-case setup slack is -4.020" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1593878287921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1593878287921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.020           -1418.714 clock  " "   -4.020           -1418.714 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1593878287921 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1593878287921 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.176 " "Worst-case hold slack is 0.176" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1593878287931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1593878287931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.176               0.000 clock  " "    0.176               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1593878287931 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1593878287931 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1593878287933 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1593878287936 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1593878287939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1593878287939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -601.604 clock  " "   -3.000            -601.604 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1593878287939 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1593878287939 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 16 synchronizer chains. " "Report Metastability: Found 16 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1593878287980 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 16 " "Number of Synchronizer Chains Found: 16" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1593878287980 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1593878287980 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1593878287980 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 0.116 ns " "Worst Case Available Settling Time: 0.116 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1593878287980 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1593878287980 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1593878287980 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1593878288460 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1593878288464 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4831 " "Peak virtual memory: 4831 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1593878288589 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 04 23:58:08 2020 " "Processing ended: Sat Jul 04 23:58:08 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1593878288589 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1593878288589 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1593878288589 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1593878288589 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 195 s " "Quartus Prime Full Compilation was successful. 0 errors, 195 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1593878289369 ""}
