// Seed: 3858065089
module module_0 (
    input  id_1,
    output id_2,
    input  id_3,
    inout  id_4
);
  logic id_5, id_6, id_7;
  always id_3 <= id_4;
  always begin
    if (id_2) #1;
  end
  logic id_8;
  assign id_7 = 1;
endmodule
