

@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 33 clock pin(s) of sequential element(s)
4 gated/generated clock tree(s) driving 424 clock pin(s) of sequential element(s)
0 instances converted, 424 sequential instances remain driven by gated/generated clocks

======================================= Non-Gated/Non-Generated Clocks =======================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                       
--------------------------------------------------------------------------------------------------------------
@K:CKID0005       clk                 port                   33         u_hpram_top.u_hpram_sync.cs_memsync[0]
==============================================================================================================
======================================================================================================================================= Gated/Generated Clocks =======================================================================================================================================
Clock Tree ID     Driving Element                                              Drive Element Type     Fanout     Sample Instance                                                        Explanation                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       u_hpram_top.clkdiv                                           CLKDIV                 394        u_hpram_top.rd_data_valid_d                                            Illegal instance on clock path. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       u_hpram_top.u_dqce_clk_x2p                                   DHCEN                  20         u_hpram_top.u_hpram_wd.data_lane_gen\[0\]\.u_hpram_lane.mask_oser4     No gated clock conversion method for cell cell:GOWIN.OSER4                                                    
@K:CKID0003       u_hpram_top.u_hpram_init.read_calibration\[0\]\.VALUE[0]     DFFCE                  8          u_hpram_top.u_hpram_wd.dq_iodelay_gen0\[0\]\.genblk1\[5\]\.iodelay     No gated clock conversion method for cell cell:GOWIN.IODELAY                                                  
@K:CKID0004       u_hpram_top.u_hpram_wd.step[0]                               DFFC                   2          u_hpram_top.u_hpram_wd.ck_delay\[0\]\.iodelay                          No gated clock conversion method for cell cell:GOWIN.IODELAY                                                  
======================================================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

