

================================================================
== Vitis HLS Report for 'master_fix_Pipeline_Dense2_Loop'
================================================================
* Date:           Wed Aug 24 16:18:29 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        Testing
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.37 ns|  6.912 ns|     2.80 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       23|       23|  0.239 us|  0.239 us|   23|   23|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Dense2_Loop  |       21|       21|        19|          1|          1|     4|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 19


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 1
  Pipeline-0 : II = 1, D = 19, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.23>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%d = alloca i32 1"   --->   Operation 22 'alloca' 'd' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%den2_V_0_1 = alloca i32 1"   --->   Operation 23 'alloca' 'den2_V_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%den2_V_0_1_1 = alloca i32 1"   --->   Operation 24 'alloca' 'den2_V_0_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%den2_V_0_1_2 = alloca i32 1"   --->   Operation 25 'alloca' 'den2_V_0_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%den2_V_0_1_3 = alloca i32 1"   --->   Operation 26 'alloca' 'den2_V_0_1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln287_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln287"   --->   Operation 27 'read' 'zext_ln287_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln291_14_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln291_14"   --->   Operation 28 'read' 'zext_ln291_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln291_13_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln291_13"   --->   Operation 29 'read' 'zext_ln291_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln291_12_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln291_12"   --->   Operation 30 'read' 'zext_ln291_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln291_11_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln291_11"   --->   Operation 31 'read' 'zext_ln291_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln291_10_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln291_10"   --->   Operation 32 'read' 'zext_ln291_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln291_9_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln291_9"   --->   Operation 33 'read' 'zext_ln291_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln291_8_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln291_8"   --->   Operation 34 'read' 'zext_ln291_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln291_7_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln291_7"   --->   Operation 35 'read' 'zext_ln291_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln291_6_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln291_6"   --->   Operation 36 'read' 'zext_ln291_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln291_5_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln291_5"   --->   Operation 37 'read' 'zext_ln291_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln291_4_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln291_4"   --->   Operation 38 'read' 'zext_ln291_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln291_3_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln291_3"   --->   Operation 39 'read' 'zext_ln291_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln291_2_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln291_2"   --->   Operation 40 'read' 'zext_ln291_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln291_1_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln291_1"   --->   Operation 41 'read' 'zext_ln291_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln291_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln291"   --->   Operation 42 'read' 'zext_ln291_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln287_cast = zext i35 %zext_ln287_read"   --->   Operation 43 'zext' 'zext_ln287_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln291_14_cast = zext i35 %zext_ln291_14_read"   --->   Operation 44 'zext' 'zext_ln291_14_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln291_13_cast = zext i35 %zext_ln291_13_read"   --->   Operation 45 'zext' 'zext_ln291_13_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln291_12_cast = zext i35 %zext_ln291_12_read"   --->   Operation 46 'zext' 'zext_ln291_12_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln291_11_cast = zext i35 %zext_ln291_11_read"   --->   Operation 47 'zext' 'zext_ln291_11_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln291_10_cast = zext i35 %zext_ln291_10_read"   --->   Operation 48 'zext' 'zext_ln291_10_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln291_9_cast = zext i35 %zext_ln291_9_read"   --->   Operation 49 'zext' 'zext_ln291_9_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln291_8_cast = zext i35 %zext_ln291_8_read"   --->   Operation 50 'zext' 'zext_ln291_8_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln291_7_cast = zext i35 %zext_ln291_7_read"   --->   Operation 51 'zext' 'zext_ln291_7_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln291_6_cast = zext i35 %zext_ln291_6_read"   --->   Operation 52 'zext' 'zext_ln291_6_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln291_5_cast = zext i35 %zext_ln291_5_read"   --->   Operation 53 'zext' 'zext_ln291_5_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln291_4_cast = zext i35 %zext_ln291_4_read"   --->   Operation 54 'zext' 'zext_ln291_4_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln291_3_cast = zext i35 %zext_ln291_3_read"   --->   Operation 55 'zext' 'zext_ln291_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln291_2_cast = zext i35 %zext_ln291_2_read"   --->   Operation 56 'zext' 'zext_ln291_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln291_1_cast = zext i35 %zext_ln291_1_read"   --->   Operation 57 'zext' 'zext_ln291_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln291_cast = zext i35 %zext_ln291_read"   --->   Operation 58 'zext' 'zext_ln291_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %d"   --->   Operation 59 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 60 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%d_1 = load i3 %d" [model_functions.cpp:288]   --->   Operation 61 'load' 'd_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 62 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (1.13ns)   --->   "%icmp_ln287 = icmp_eq  i3 %d_1, i3 4" [model_functions.cpp:287]   --->   Operation 63 'icmp' 'icmp_ln287' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 64 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (1.65ns)   --->   "%add_ln287 = add i3 %d_1, i3 1" [model_functions.cpp:287]   --->   Operation 65 'add' 'add_ln287' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln287 = br i1 %icmp_ln287, void %.split11, void %_Z10dense2_fixPK8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA16_S3_S4_PS2_.exit.preheader.exitStub" [model_functions.cpp:287]   --->   Operation 66 'br' 'br_ln287' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln288 = trunc i3 %d_1" [model_functions.cpp:288]   --->   Operation 67 'trunc' 'trunc_ln288' <Predicate = (!icmp_ln287)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (1.82ns)   --->   "%tmp_4 = mux i36 @_ssdm_op_Mux.ap_auto.4i36.i2, i36 68719335055, i36 68719325256, i36 68719351469, i36 68719364146, i2 %trunc_ln288" [model_functions.cpp:292]   --->   Operation 68 'mux' 'tmp_4' <Predicate = (!icmp_ln287)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (1.30ns)   --->   "%switch_ln295 = switch i2 %trunc_ln288, void %branch7, i2 0, void %.split11..split11136_crit_edge, i2 1, void %.split11..split11136_crit_edge64, i2 2, void %branch6" [model_functions.cpp:295]   --->   Operation 69 'switch' 'switch_ln295' <Predicate = (!icmp_ln287)> <Delay = 1.30>
ST_1 : Operation 70 [1/1] (1.58ns)   --->   "%store_ln287 = store i3 %add_ln287, i3 %d" [model_functions.cpp:287]   --->   Operation 70 'store' 'store_ln287' <Predicate = (!icmp_ln287)> <Delay = 1.58>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 71 'br' 'br_ln0' <Predicate = (!icmp_ln287)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln1171 = sext i36 %tmp_4"   --->   Operation 72 'sext' 'sext_ln1171' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [2/2] (6.91ns)   --->   "%mul_ln1171 = mul i55 %sext_ln1171, i55 %zext_ln291_cast"   --->   Operation 73 'mul' 'mul_ln1171' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (1.82ns)   --->   "%tmp_5 = mux i36 @_ssdm_op_Mux.ap_auto.4i36.i2, i36 174627, i36 68719280653, i36 68719341658, i36 29738, i2 %trunc_ln288" [model_functions.cpp:292]   --->   Operation 74 'mux' 'tmp_5' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 75 [1/2] (6.91ns)   --->   "%mul_ln1171 = mul i55 %sext_ln1171, i55 %zext_ln291_cast"   --->   Operation 75 'mul' 'mul_ln1171' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln727 = trunc i55 %mul_ln1171"   --->   Operation 76 'trunc' 'trunc_ln727' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln1171_1 = sext i36 %tmp_5"   --->   Operation 77 'sext' 'sext_ln1171_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [2/2] (6.91ns)   --->   "%mul_ln1171_1 = mul i55 %sext_ln1171_1, i55 %zext_ln291_1_cast"   --->   Operation 78 'mul' 'mul_ln1171_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (1.82ns)   --->   "%tmp_6 = mux i36 @_ssdm_op_Mux.ap_auto.4i36.i2, i36 68719395091, i36 68719370122, i36 68719367899, i36 68719378022, i2 %trunc_ln288" [model_functions.cpp:292]   --->   Operation 79 'mux' 'tmp_6' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node add_ln1245)   --->   "%num_V = mux i36 @_ssdm_op_Mux.ap_auto.4i36.i2, i36 68718728804, i36 571519, i36 68718843845, i36 68719379821, i2 %trunc_ln288" [model_functions.cpp:288]   --->   Operation 80 'mux' 'num_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node add_ln1245)   --->   "%shl_ln = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %num_V, i19 0"   --->   Operation 81 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (3.28ns) (out node of the LUT)   --->   "%add_ln1245 = add i55 %shl_ln, i55 %mul_ln1171"   --->   Operation 82 'add' 'add_ln1245' <Predicate = true> <Delay = 3.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%trunc_ln1 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245, i32 19, i32 54"   --->   Operation 83 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245, i32 19"   --->   Operation 84 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245, i32 18"   --->   Operation 85 'bitselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (2.43ns)   --->   "%icmp_ln727 = icmp_ne  i18 %trunc_ln727, i18 0"   --->   Operation 86 'icmp' 'icmp_ln727' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%or_ln412 = or i1 %tmp, i1 %icmp_ln727"   --->   Operation 87 'or' 'or_ln412' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%and_ln412 = and i1 %or_ln412, i1 %tmp_19"   --->   Operation 88 'and' 'and_ln412' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%zext_ln415 = zext i1 %and_ln412"   --->   Operation 89 'zext' 'zext_ln415' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (2.71ns) (out node of the LUT)   --->   "%add_ln415 = add i36 %trunc_ln1, i36 %zext_ln415"   --->   Operation 90 'add' 'add_ln415' <Predicate = true> <Delay = 2.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/2] (6.91ns)   --->   "%mul_ln1171_1 = mul i55 %sext_ln1171_1, i55 %zext_ln291_1_cast"   --->   Operation 91 'mul' 'mul_ln1171_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln727_1 = trunc i55 %mul_ln1171_1"   --->   Operation 92 'trunc' 'trunc_ln727_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln1171_2 = sext i36 %tmp_6"   --->   Operation 93 'sext' 'sext_ln1171_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [2/2] (6.91ns)   --->   "%mul_ln1171_2 = mul i55 %sext_ln1171_2, i55 %zext_ln291_2_cast"   --->   Operation 94 'mul' 'mul_ln1171_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (1.82ns)   --->   "%tmp_7 = mux i36 @_ssdm_op_Mux.ap_auto.4i36.i2, i36 110708, i36 122146, i36 100027, i36 109525, i2 %trunc_ln288" [model_functions.cpp:292]   --->   Operation 95 'mux' 'tmp_7' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.91>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%shl_ln737_1 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415, i19 0"   --->   Operation 96 'bitconcatenate' 'shl_ln737_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (3.28ns)   --->   "%add_ln1245_1 = add i55 %shl_ln737_1, i55 %mul_ln1171_1"   --->   Operation 97 'add' 'add_ln1245_1' <Predicate = true> <Delay = 3.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1)   --->   "%trunc_ln717_1 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_1, i32 19, i32 54"   --->   Operation 98 'partselect' 'trunc_ln717_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1)   --->   "%tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_1, i32 19"   --->   Operation 99 'bitselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1)   --->   "%tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_1, i32 18"   --->   Operation 100 'bitselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (2.43ns)   --->   "%icmp_ln727_1 = icmp_ne  i18 %trunc_ln727_1, i18 0"   --->   Operation 101 'icmp' 'icmp_ln727_1' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1)   --->   "%or_ln412_1 = or i1 %tmp_20, i1 %icmp_ln727_1"   --->   Operation 102 'or' 'or_ln412_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1)   --->   "%and_ln412_1 = and i1 %or_ln412_1, i1 %tmp_21"   --->   Operation 103 'and' 'and_ln412_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1)   --->   "%zext_ln415_1 = zext i1 %and_ln412_1"   --->   Operation 104 'zext' 'zext_ln415_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (2.71ns) (out node of the LUT)   --->   "%add_ln415_1 = add i36 %trunc_ln717_1, i36 %zext_ln415_1"   --->   Operation 105 'add' 'add_ln415_1' <Predicate = true> <Delay = 2.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [1/2] (6.91ns)   --->   "%mul_ln1171_2 = mul i55 %sext_ln1171_2, i55 %zext_ln291_2_cast"   --->   Operation 106 'mul' 'mul_ln1171_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln727_2 = trunc i55 %mul_ln1171_2"   --->   Operation 107 'trunc' 'trunc_ln727_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln1171_3 = sext i36 %tmp_7"   --->   Operation 108 'sext' 'sext_ln1171_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 109 [2/2] (6.91ns)   --->   "%mul_ln1171_3 = mul i55 %sext_ln1171_3, i55 %zext_ln291_3_cast"   --->   Operation 109 'mul' 'mul_ln1171_3' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (1.82ns)   --->   "%tmp_8 = mux i36 @_ssdm_op_Mux.ap_auto.4i36.i2, i36 167574, i36 132848, i36 128620, i36 137057, i2 %trunc_ln288" [model_functions.cpp:292]   --->   Operation 110 'mux' 'tmp_8' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.91>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%shl_ln737_2 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_1, i19 0"   --->   Operation 111 'bitconcatenate' 'shl_ln737_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (3.28ns)   --->   "%add_ln1245_2 = add i55 %shl_ln737_2, i55 %mul_ln1171_2"   --->   Operation 112 'add' 'add_ln1245_2' <Predicate = true> <Delay = 3.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_2)   --->   "%trunc_ln717_2 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_2, i32 19, i32 54"   --->   Operation 113 'partselect' 'trunc_ln717_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_2)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_2, i32 19"   --->   Operation 114 'bitselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_2)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_2, i32 18"   --->   Operation 115 'bitselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (2.43ns)   --->   "%icmp_ln727_2 = icmp_ne  i18 %trunc_ln727_2, i18 0"   --->   Operation 116 'icmp' 'icmp_ln727_2' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_2)   --->   "%or_ln412_2 = or i1 %tmp_22, i1 %icmp_ln727_2"   --->   Operation 117 'or' 'or_ln412_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_2)   --->   "%and_ln412_2 = and i1 %or_ln412_2, i1 %tmp_23"   --->   Operation 118 'and' 'and_ln412_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_2)   --->   "%zext_ln415_2 = zext i1 %and_ln412_2"   --->   Operation 119 'zext' 'zext_ln415_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (2.71ns) (out node of the LUT)   --->   "%add_ln415_2 = add i36 %trunc_ln717_2, i36 %zext_ln415_2"   --->   Operation 120 'add' 'add_ln415_2' <Predicate = true> <Delay = 2.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 121 [1/2] (6.91ns)   --->   "%mul_ln1171_3 = mul i55 %sext_ln1171_3, i55 %zext_ln291_3_cast"   --->   Operation 121 'mul' 'mul_ln1171_3' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%trunc_ln727_3 = trunc i55 %mul_ln1171_3"   --->   Operation 122 'trunc' 'trunc_ln727_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln1171_4 = sext i36 %tmp_8"   --->   Operation 123 'sext' 'sext_ln1171_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 124 [2/2] (6.91ns)   --->   "%mul_ln1171_4 = mul i55 %sext_ln1171_4, i55 %zext_ln291_4_cast"   --->   Operation 124 'mul' 'mul_ln1171_4' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 125 [1/1] (1.82ns)   --->   "%tmp_9 = mux i36 @_ssdm_op_Mux.ap_auto.4i36.i2, i36 25837, i36 68719476481, i36 22337, i36 33466, i2 %trunc_ln288" [model_functions.cpp:292]   --->   Operation 125 'mux' 'tmp_9' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.91>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "%shl_ln737_3 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_2, i19 0"   --->   Operation 126 'bitconcatenate' 'shl_ln737_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 127 [1/1] (3.28ns)   --->   "%add_ln1245_3 = add i55 %shl_ln737_3, i55 %mul_ln1171_3"   --->   Operation 127 'add' 'add_ln1245_3' <Predicate = true> <Delay = 3.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_3)   --->   "%trunc_ln717_3 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_3, i32 19, i32 54"   --->   Operation 128 'partselect' 'trunc_ln717_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_3)   --->   "%tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_3, i32 19"   --->   Operation 129 'bitselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_3)   --->   "%tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_3, i32 18"   --->   Operation 130 'bitselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 131 [1/1] (2.43ns)   --->   "%icmp_ln727_3 = icmp_ne  i18 %trunc_ln727_3, i18 0"   --->   Operation 131 'icmp' 'icmp_ln727_3' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_3)   --->   "%or_ln412_3 = or i1 %tmp_24, i1 %icmp_ln727_3"   --->   Operation 132 'or' 'or_ln412_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_3)   --->   "%and_ln412_3 = and i1 %or_ln412_3, i1 %tmp_25"   --->   Operation 133 'and' 'and_ln412_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_3)   --->   "%zext_ln415_3 = zext i1 %and_ln412_3"   --->   Operation 134 'zext' 'zext_ln415_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 135 [1/1] (2.71ns) (out node of the LUT)   --->   "%add_ln415_3 = add i36 %trunc_ln717_3, i36 %zext_ln415_3"   --->   Operation 135 'add' 'add_ln415_3' <Predicate = true> <Delay = 2.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 136 [1/2] (6.91ns)   --->   "%mul_ln1171_4 = mul i55 %sext_ln1171_4, i55 %zext_ln291_4_cast"   --->   Operation 136 'mul' 'mul_ln1171_4' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 137 [1/1] (0.00ns)   --->   "%trunc_ln727_4 = trunc i55 %mul_ln1171_4"   --->   Operation 137 'trunc' 'trunc_ln727_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln1171_5 = sext i36 %tmp_9"   --->   Operation 138 'sext' 'sext_ln1171_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 139 [2/2] (6.91ns)   --->   "%mul_ln1171_5 = mul i55 %sext_ln1171_5, i55 %zext_ln291_5_cast"   --->   Operation 139 'mul' 'mul_ln1171_5' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 140 [1/1] (1.82ns)   --->   "%tmp_2 = mux i36 @_ssdm_op_Mux.ap_auto.4i36.i2, i36 68719468788, i36 68719317836, i36 60521, i36 239361, i2 %trunc_ln288" [model_functions.cpp:292]   --->   Operation 140 'mux' 'tmp_2' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.91>
ST_8 : Operation 141 [1/1] (0.00ns)   --->   "%shl_ln737_4 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_3, i19 0"   --->   Operation 141 'bitconcatenate' 'shl_ln737_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 142 [1/1] (3.28ns)   --->   "%add_ln1245_4 = add i55 %shl_ln737_4, i55 %mul_ln1171_4"   --->   Operation 142 'add' 'add_ln1245_4' <Predicate = true> <Delay = 3.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_4)   --->   "%trunc_ln717_4 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_4, i32 19, i32 54"   --->   Operation 143 'partselect' 'trunc_ln717_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_4)   --->   "%tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_4, i32 19"   --->   Operation 144 'bitselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_4)   --->   "%tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_4, i32 18"   --->   Operation 145 'bitselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 146 [1/1] (2.43ns)   --->   "%icmp_ln727_4 = icmp_ne  i18 %trunc_ln727_4, i18 0"   --->   Operation 146 'icmp' 'icmp_ln727_4' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_4)   --->   "%or_ln412_4 = or i1 %tmp_26, i1 %icmp_ln727_4"   --->   Operation 147 'or' 'or_ln412_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_4)   --->   "%and_ln412_4 = and i1 %or_ln412_4, i1 %tmp_27"   --->   Operation 148 'and' 'and_ln412_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_4)   --->   "%zext_ln415_4 = zext i1 %and_ln412_4"   --->   Operation 149 'zext' 'zext_ln415_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 150 [1/1] (2.71ns) (out node of the LUT)   --->   "%add_ln415_4 = add i36 %trunc_ln717_4, i36 %zext_ln415_4"   --->   Operation 150 'add' 'add_ln415_4' <Predicate = true> <Delay = 2.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 151 [1/2] (6.91ns)   --->   "%mul_ln1171_5 = mul i55 %sext_ln1171_5, i55 %zext_ln291_5_cast"   --->   Operation 151 'mul' 'mul_ln1171_5' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 152 [1/1] (0.00ns)   --->   "%trunc_ln727_5 = trunc i55 %mul_ln1171_5"   --->   Operation 152 'trunc' 'trunc_ln727_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln1171_6 = sext i36 %tmp_2"   --->   Operation 153 'sext' 'sext_ln1171_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 154 [2/2] (6.91ns)   --->   "%mul_ln1171_6 = mul i55 %sext_ln1171_6, i55 %zext_ln291_6_cast"   --->   Operation 154 'mul' 'mul_ln1171_6' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 155 [1/1] (1.82ns)   --->   "%tmp_s = mux i36 @_ssdm_op_Mux.ap_auto.4i36.i2, i36 68719387351, i36 68719378713, i36 68719397147, i36 68719389800, i2 %trunc_ln288" [model_functions.cpp:292]   --->   Operation 155 'mux' 'tmp_s' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.91>
ST_9 : Operation 156 [1/1] (0.00ns)   --->   "%shl_ln737_5 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_4, i19 0"   --->   Operation 156 'bitconcatenate' 'shl_ln737_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 157 [1/1] (3.28ns)   --->   "%add_ln1245_5 = add i55 %shl_ln737_5, i55 %mul_ln1171_5"   --->   Operation 157 'add' 'add_ln1245_5' <Predicate = true> <Delay = 3.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_5)   --->   "%trunc_ln717_5 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_5, i32 19, i32 54"   --->   Operation 158 'partselect' 'trunc_ln717_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_5)   --->   "%tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_5, i32 19"   --->   Operation 159 'bitselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_5)   --->   "%tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_5, i32 18"   --->   Operation 160 'bitselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 161 [1/1] (2.43ns)   --->   "%icmp_ln727_5 = icmp_ne  i18 %trunc_ln727_5, i18 0"   --->   Operation 161 'icmp' 'icmp_ln727_5' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_5)   --->   "%or_ln412_5 = or i1 %tmp_28, i1 %icmp_ln727_5"   --->   Operation 162 'or' 'or_ln412_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_5)   --->   "%and_ln412_5 = and i1 %or_ln412_5, i1 %tmp_29"   --->   Operation 163 'and' 'and_ln412_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_5)   --->   "%zext_ln415_5 = zext i1 %and_ln412_5"   --->   Operation 164 'zext' 'zext_ln415_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 165 [1/1] (2.71ns) (out node of the LUT)   --->   "%add_ln415_5 = add i36 %trunc_ln717_5, i36 %zext_ln415_5"   --->   Operation 165 'add' 'add_ln415_5' <Predicate = true> <Delay = 2.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 166 [1/2] (6.91ns)   --->   "%mul_ln1171_6 = mul i55 %sext_ln1171_6, i55 %zext_ln291_6_cast"   --->   Operation 166 'mul' 'mul_ln1171_6' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln727_6 = trunc i55 %mul_ln1171_6"   --->   Operation 167 'trunc' 'trunc_ln727_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 168 [1/1] (0.00ns)   --->   "%sext_ln1171_7 = sext i36 %tmp_s"   --->   Operation 168 'sext' 'sext_ln1171_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 169 [2/2] (6.91ns)   --->   "%mul_ln1171_7 = mul i55 %sext_ln1171_7, i55 %zext_ln291_7_cast"   --->   Operation 169 'mul' 'mul_ln1171_7' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 170 [1/1] (1.82ns)   --->   "%tmp_1 = mux i36 @_ssdm_op_Mux.ap_auto.4i36.i2, i36 68719354435, i36 68719309392, i36 68719308670, i36 68719310407, i2 %trunc_ln288" [model_functions.cpp:292]   --->   Operation 170 'mux' 'tmp_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.91>
ST_10 : Operation 171 [1/1] (0.00ns)   --->   "%shl_ln737_6 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_5, i19 0"   --->   Operation 171 'bitconcatenate' 'shl_ln737_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 172 [1/1] (3.28ns)   --->   "%add_ln1245_6 = add i55 %shl_ln737_6, i55 %mul_ln1171_6"   --->   Operation 172 'add' 'add_ln1245_6' <Predicate = true> <Delay = 3.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_6)   --->   "%trunc_ln717_6 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_6, i32 19, i32 54"   --->   Operation 173 'partselect' 'trunc_ln717_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_6)   --->   "%tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_6, i32 19"   --->   Operation 174 'bitselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_6)   --->   "%tmp_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_6, i32 18"   --->   Operation 175 'bitselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 176 [1/1] (2.43ns)   --->   "%icmp_ln727_6 = icmp_ne  i18 %trunc_ln727_6, i18 0"   --->   Operation 176 'icmp' 'icmp_ln727_6' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_6)   --->   "%or_ln412_6 = or i1 %tmp_30, i1 %icmp_ln727_6"   --->   Operation 177 'or' 'or_ln412_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_6)   --->   "%and_ln412_6 = and i1 %or_ln412_6, i1 %tmp_31"   --->   Operation 178 'and' 'and_ln412_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_6)   --->   "%zext_ln415_6 = zext i1 %and_ln412_6"   --->   Operation 179 'zext' 'zext_ln415_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 180 [1/1] (2.71ns) (out node of the LUT)   --->   "%add_ln415_6 = add i36 %trunc_ln717_6, i36 %zext_ln415_6"   --->   Operation 180 'add' 'add_ln415_6' <Predicate = true> <Delay = 2.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 181 [1/2] (6.91ns)   --->   "%mul_ln1171_7 = mul i55 %sext_ln1171_7, i55 %zext_ln291_7_cast"   --->   Operation 181 'mul' 'mul_ln1171_7' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 182 [1/1] (0.00ns)   --->   "%trunc_ln727_7 = trunc i55 %mul_ln1171_7"   --->   Operation 182 'trunc' 'trunc_ln727_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 183 [1/1] (0.00ns)   --->   "%sext_ln1171_8 = sext i36 %tmp_1"   --->   Operation 183 'sext' 'sext_ln1171_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 184 [2/2] (6.91ns)   --->   "%mul_ln1171_8 = mul i55 %sext_ln1171_8, i55 %zext_ln291_8_cast"   --->   Operation 184 'mul' 'mul_ln1171_8' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 185 [1/1] (1.82ns)   --->   "%tmp_3 = mux i36 @_ssdm_op_Mux.ap_auto.4i36.i2, i36 68719313760, i36 68719333075, i36 68719440609, i36 74901, i2 %trunc_ln288" [model_functions.cpp:292]   --->   Operation 185 'mux' 'tmp_3' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.91>
ST_11 : Operation 186 [1/1] (0.00ns)   --->   "%shl_ln737_7 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_6, i19 0"   --->   Operation 186 'bitconcatenate' 'shl_ln737_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 187 [1/1] (3.28ns)   --->   "%add_ln1245_7 = add i55 %shl_ln737_7, i55 %mul_ln1171_7"   --->   Operation 187 'add' 'add_ln1245_7' <Predicate = true> <Delay = 3.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_7)   --->   "%trunc_ln717_7 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_7, i32 19, i32 54"   --->   Operation 188 'partselect' 'trunc_ln717_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_7)   --->   "%tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_7, i32 19"   --->   Operation 189 'bitselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_7)   --->   "%tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_7, i32 18"   --->   Operation 190 'bitselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 191 [1/1] (2.43ns)   --->   "%icmp_ln727_7 = icmp_ne  i18 %trunc_ln727_7, i18 0"   --->   Operation 191 'icmp' 'icmp_ln727_7' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_7)   --->   "%or_ln412_7 = or i1 %tmp_32, i1 %icmp_ln727_7"   --->   Operation 192 'or' 'or_ln412_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_7)   --->   "%and_ln412_7 = and i1 %or_ln412_7, i1 %tmp_33"   --->   Operation 193 'and' 'and_ln412_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_7)   --->   "%zext_ln415_7 = zext i1 %and_ln412_7"   --->   Operation 194 'zext' 'zext_ln415_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 195 [1/1] (2.71ns) (out node of the LUT)   --->   "%add_ln415_7 = add i36 %trunc_ln717_7, i36 %zext_ln415_7"   --->   Operation 195 'add' 'add_ln415_7' <Predicate = true> <Delay = 2.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 196 [1/2] (6.91ns)   --->   "%mul_ln1171_8 = mul i55 %sext_ln1171_8, i55 %zext_ln291_8_cast"   --->   Operation 196 'mul' 'mul_ln1171_8' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 197 [1/1] (0.00ns)   --->   "%trunc_ln727_8 = trunc i55 %mul_ln1171_8"   --->   Operation 197 'trunc' 'trunc_ln727_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 198 [1/1] (0.00ns)   --->   "%sext_ln1171_9 = sext i36 %tmp_3"   --->   Operation 198 'sext' 'sext_ln1171_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 199 [2/2] (6.91ns)   --->   "%mul_ln1171_9 = mul i55 %sext_ln1171_9, i55 %zext_ln291_9_cast"   --->   Operation 199 'mul' 'mul_ln1171_9' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 200 [1/1] (1.82ns)   --->   "%tmp_10 = mux i36 @_ssdm_op_Mux.ap_auto.4i36.i2, i36 49188, i36 40999, i36 63703, i36 52185, i2 %trunc_ln288" [model_functions.cpp:292]   --->   Operation 200 'mux' 'tmp_10' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.91>
ST_12 : Operation 201 [1/1] (0.00ns)   --->   "%shl_ln737_8 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_7, i19 0"   --->   Operation 201 'bitconcatenate' 'shl_ln737_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 202 [1/1] (3.28ns)   --->   "%add_ln1245_8 = add i55 %shl_ln737_8, i55 %mul_ln1171_8"   --->   Operation 202 'add' 'add_ln1245_8' <Predicate = true> <Delay = 3.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_8)   --->   "%trunc_ln717_8 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_8, i32 19, i32 54"   --->   Operation 203 'partselect' 'trunc_ln717_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_8)   --->   "%tmp_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_8, i32 19"   --->   Operation 204 'bitselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_8)   --->   "%tmp_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_8, i32 18"   --->   Operation 205 'bitselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 206 [1/1] (2.43ns)   --->   "%icmp_ln727_8 = icmp_ne  i18 %trunc_ln727_8, i18 0"   --->   Operation 206 'icmp' 'icmp_ln727_8' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_8)   --->   "%or_ln412_8 = or i1 %tmp_34, i1 %icmp_ln727_8"   --->   Operation 207 'or' 'or_ln412_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_8)   --->   "%and_ln412_8 = and i1 %or_ln412_8, i1 %tmp_35"   --->   Operation 208 'and' 'and_ln412_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_8)   --->   "%zext_ln415_8 = zext i1 %and_ln412_8"   --->   Operation 209 'zext' 'zext_ln415_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 210 [1/1] (2.71ns) (out node of the LUT)   --->   "%add_ln415_8 = add i36 %trunc_ln717_8, i36 %zext_ln415_8"   --->   Operation 210 'add' 'add_ln415_8' <Predicate = true> <Delay = 2.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 211 [1/2] (6.91ns)   --->   "%mul_ln1171_9 = mul i55 %sext_ln1171_9, i55 %zext_ln291_9_cast"   --->   Operation 211 'mul' 'mul_ln1171_9' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 212 [1/1] (0.00ns)   --->   "%trunc_ln727_9 = trunc i55 %mul_ln1171_9"   --->   Operation 212 'trunc' 'trunc_ln727_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 213 [1/1] (0.00ns)   --->   "%sext_ln1171_10 = sext i36 %tmp_10"   --->   Operation 213 'sext' 'sext_ln1171_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 214 [2/2] (6.91ns)   --->   "%mul_ln1171_10 = mul i55 %sext_ln1171_10, i55 %zext_ln291_10_cast"   --->   Operation 214 'mul' 'mul_ln1171_10' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 215 [1/1] (1.82ns)   --->   "%tmp_11 = mux i36 @_ssdm_op_Mux.ap_auto.4i36.i2, i36 7366, i36 193555, i36 180751, i36 217179, i2 %trunc_ln288" [model_functions.cpp:292]   --->   Operation 215 'mux' 'tmp_11' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.91>
ST_13 : Operation 216 [1/1] (0.00ns)   --->   "%shl_ln737_9 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_8, i19 0"   --->   Operation 216 'bitconcatenate' 'shl_ln737_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 217 [1/1] (3.28ns)   --->   "%add_ln1245_9 = add i55 %shl_ln737_9, i55 %mul_ln1171_9"   --->   Operation 217 'add' 'add_ln1245_9' <Predicate = true> <Delay = 3.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_9)   --->   "%trunc_ln717_9 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_9, i32 19, i32 54"   --->   Operation 218 'partselect' 'trunc_ln717_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_9)   --->   "%tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_9, i32 19"   --->   Operation 219 'bitselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_9)   --->   "%tmp_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_9, i32 18"   --->   Operation 220 'bitselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 221 [1/1] (2.43ns)   --->   "%icmp_ln727_9 = icmp_ne  i18 %trunc_ln727_9, i18 0"   --->   Operation 221 'icmp' 'icmp_ln727_9' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_9)   --->   "%or_ln412_9 = or i1 %tmp_36, i1 %icmp_ln727_9"   --->   Operation 222 'or' 'or_ln412_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_9)   --->   "%and_ln412_9 = and i1 %or_ln412_9, i1 %tmp_37"   --->   Operation 223 'and' 'and_ln412_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_9)   --->   "%zext_ln415_9 = zext i1 %and_ln412_9"   --->   Operation 224 'zext' 'zext_ln415_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 225 [1/1] (2.71ns) (out node of the LUT)   --->   "%add_ln415_9 = add i36 %trunc_ln717_9, i36 %zext_ln415_9"   --->   Operation 225 'add' 'add_ln415_9' <Predicate = true> <Delay = 2.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 226 [1/2] (6.91ns)   --->   "%mul_ln1171_10 = mul i55 %sext_ln1171_10, i55 %zext_ln291_10_cast"   --->   Operation 226 'mul' 'mul_ln1171_10' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 227 [1/1] (0.00ns)   --->   "%trunc_ln727_10 = trunc i55 %mul_ln1171_10"   --->   Operation 227 'trunc' 'trunc_ln727_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 228 [1/1] (0.00ns)   --->   "%sext_ln1171_11 = sext i36 %tmp_11"   --->   Operation 228 'sext' 'sext_ln1171_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 229 [2/2] (6.91ns)   --->   "%mul_ln1171_11 = mul i55 %sext_ln1171_11, i55 %zext_ln291_11_cast"   --->   Operation 229 'mul' 'mul_ln1171_11' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 230 [1/1] (1.82ns)   --->   "%tmp_12 = mux i36 @_ssdm_op_Mux.ap_auto.4i36.i2, i36 68719336478, i36 68719353732, i36 68719332761, i36 68719339868, i2 %trunc_ln288" [model_functions.cpp:292]   --->   Operation 230 'mux' 'tmp_12' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.91>
ST_14 : Operation 231 [1/1] (0.00ns)   --->   "%shl_ln737_s = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_9, i19 0"   --->   Operation 231 'bitconcatenate' 'shl_ln737_s' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 232 [1/1] (3.28ns)   --->   "%add_ln1245_10 = add i55 %shl_ln737_s, i55 %mul_ln1171_10"   --->   Operation 232 'add' 'add_ln1245_10' <Predicate = true> <Delay = 3.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_10)   --->   "%trunc_ln717_s = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_10, i32 19, i32 54"   --->   Operation 233 'partselect' 'trunc_ln717_s' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_10)   --->   "%tmp_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_10, i32 19"   --->   Operation 234 'bitselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_10)   --->   "%tmp_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_10, i32 18"   --->   Operation 235 'bitselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 236 [1/1] (2.43ns)   --->   "%icmp_ln727_10 = icmp_ne  i18 %trunc_ln727_10, i18 0"   --->   Operation 236 'icmp' 'icmp_ln727_10' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_10)   --->   "%or_ln412_10 = or i1 %tmp_38, i1 %icmp_ln727_10"   --->   Operation 237 'or' 'or_ln412_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_10)   --->   "%and_ln412_10 = and i1 %or_ln412_10, i1 %tmp_39"   --->   Operation 238 'and' 'and_ln412_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_10)   --->   "%zext_ln415_10 = zext i1 %and_ln412_10"   --->   Operation 239 'zext' 'zext_ln415_10' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 240 [1/1] (2.71ns) (out node of the LUT)   --->   "%add_ln415_10 = add i36 %trunc_ln717_s, i36 %zext_ln415_10"   --->   Operation 240 'add' 'add_ln415_10' <Predicate = true> <Delay = 2.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 241 [1/2] (6.91ns)   --->   "%mul_ln1171_11 = mul i55 %sext_ln1171_11, i55 %zext_ln291_11_cast"   --->   Operation 241 'mul' 'mul_ln1171_11' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 242 [1/1] (0.00ns)   --->   "%trunc_ln727_11 = trunc i55 %mul_ln1171_11"   --->   Operation 242 'trunc' 'trunc_ln727_11' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 243 [1/1] (0.00ns)   --->   "%sext_ln1171_12 = sext i36 %tmp_12"   --->   Operation 243 'sext' 'sext_ln1171_12' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 244 [2/2] (6.91ns)   --->   "%mul_ln1171_12 = mul i55 %sext_ln1171_12, i55 %zext_ln291_12_cast"   --->   Operation 244 'mul' 'mul_ln1171_12' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 245 [1/1] (1.82ns)   --->   "%tmp_13 = mux i36 @_ssdm_op_Mux.ap_auto.4i36.i2, i36 68719398386, i36 68719357000, i36 68719375805, i36 68719425484, i2 %trunc_ln288" [model_functions.cpp:292]   --->   Operation 245 'mux' 'tmp_13' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.91>
ST_15 : Operation 246 [1/1] (0.00ns)   --->   "%shl_ln737_10 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_10, i19 0"   --->   Operation 246 'bitconcatenate' 'shl_ln737_10' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 247 [1/1] (3.28ns)   --->   "%add_ln1245_11 = add i55 %shl_ln737_10, i55 %mul_ln1171_11"   --->   Operation 247 'add' 'add_ln1245_11' <Predicate = true> <Delay = 3.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_11)   --->   "%trunc_ln717_10 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_11, i32 19, i32 54"   --->   Operation 248 'partselect' 'trunc_ln717_10' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_11)   --->   "%tmp_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_11, i32 19"   --->   Operation 249 'bitselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_11)   --->   "%tmp_41 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_11, i32 18"   --->   Operation 250 'bitselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 251 [1/1] (2.43ns)   --->   "%icmp_ln727_11 = icmp_ne  i18 %trunc_ln727_11, i18 0"   --->   Operation 251 'icmp' 'icmp_ln727_11' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_11)   --->   "%or_ln412_11 = or i1 %tmp_40, i1 %icmp_ln727_11"   --->   Operation 252 'or' 'or_ln412_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_11)   --->   "%and_ln412_11 = and i1 %or_ln412_11, i1 %tmp_41"   --->   Operation 253 'and' 'and_ln412_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_11)   --->   "%zext_ln415_11 = zext i1 %and_ln412_11"   --->   Operation 254 'zext' 'zext_ln415_11' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 255 [1/1] (2.71ns) (out node of the LUT)   --->   "%add_ln415_11 = add i36 %trunc_ln717_10, i36 %zext_ln415_11"   --->   Operation 255 'add' 'add_ln415_11' <Predicate = true> <Delay = 2.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 256 [1/2] (6.91ns)   --->   "%mul_ln1171_12 = mul i55 %sext_ln1171_12, i55 %zext_ln291_12_cast"   --->   Operation 256 'mul' 'mul_ln1171_12' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 257 [1/1] (0.00ns)   --->   "%trunc_ln727_12 = trunc i55 %mul_ln1171_12"   --->   Operation 257 'trunc' 'trunc_ln727_12' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 258 [1/1] (0.00ns)   --->   "%sext_ln1171_13 = sext i36 %tmp_13"   --->   Operation 258 'sext' 'sext_ln1171_13' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 259 [2/2] (6.91ns)   --->   "%mul_ln1171_13 = mul i55 %sext_ln1171_13, i55 %zext_ln291_13_cast"   --->   Operation 259 'mul' 'mul_ln1171_13' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 260 [1/1] (1.82ns)   --->   "%tmp_14 = mux i36 @_ssdm_op_Mux.ap_auto.4i36.i2, i36 68719293139, i36 68719320317, i36 68719343598, i36 68719300599, i2 %trunc_ln288" [model_functions.cpp:292]   --->   Operation 260 'mux' 'tmp_14' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.91>
ST_16 : Operation 261 [1/1] (0.00ns)   --->   "%shl_ln737_11 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_11, i19 0"   --->   Operation 261 'bitconcatenate' 'shl_ln737_11' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 262 [1/1] (3.28ns)   --->   "%add_ln1245_12 = add i55 %shl_ln737_11, i55 %mul_ln1171_12"   --->   Operation 262 'add' 'add_ln1245_12' <Predicate = true> <Delay = 3.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_12)   --->   "%trunc_ln717_11 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_12, i32 19, i32 54"   --->   Operation 263 'partselect' 'trunc_ln717_11' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_12)   --->   "%tmp_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_12, i32 19"   --->   Operation 264 'bitselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_12)   --->   "%tmp_43 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_12, i32 18"   --->   Operation 265 'bitselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 266 [1/1] (2.43ns)   --->   "%icmp_ln727_12 = icmp_ne  i18 %trunc_ln727_12, i18 0"   --->   Operation 266 'icmp' 'icmp_ln727_12' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_12)   --->   "%or_ln412_12 = or i1 %tmp_42, i1 %icmp_ln727_12"   --->   Operation 267 'or' 'or_ln412_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_12)   --->   "%and_ln412_12 = and i1 %or_ln412_12, i1 %tmp_43"   --->   Operation 268 'and' 'and_ln412_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_12)   --->   "%zext_ln415_12 = zext i1 %and_ln412_12"   --->   Operation 269 'zext' 'zext_ln415_12' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 270 [1/1] (2.71ns) (out node of the LUT)   --->   "%add_ln415_12 = add i36 %trunc_ln717_11, i36 %zext_ln415_12"   --->   Operation 270 'add' 'add_ln415_12' <Predicate = true> <Delay = 2.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 271 [1/2] (6.91ns)   --->   "%mul_ln1171_13 = mul i55 %sext_ln1171_13, i55 %zext_ln291_13_cast"   --->   Operation 271 'mul' 'mul_ln1171_13' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 272 [1/1] (0.00ns)   --->   "%trunc_ln727_13 = trunc i55 %mul_ln1171_13"   --->   Operation 272 'trunc' 'trunc_ln727_13' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 273 [1/1] (0.00ns)   --->   "%sext_ln1171_14 = sext i36 %tmp_14"   --->   Operation 273 'sext' 'sext_ln1171_14' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 274 [2/2] (6.91ns)   --->   "%mul_ln1171_14 = mul i55 %sext_ln1171_14, i55 %zext_ln291_14_cast"   --->   Operation 274 'mul' 'mul_ln1171_14' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 275 [1/1] (1.82ns)   --->   "%tmp_15 = mux i36 @_ssdm_op_Mux.ap_auto.4i36.i2, i36 145266, i36 131943, i36 140157, i36 161877, i2 %trunc_ln288" [model_functions.cpp:292]   --->   Operation 275 'mux' 'tmp_15' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.91>
ST_17 : Operation 276 [1/1] (0.00ns)   --->   "%shl_ln737_12 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_12, i19 0"   --->   Operation 276 'bitconcatenate' 'shl_ln737_12' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 277 [1/1] (3.28ns)   --->   "%add_ln1245_13 = add i55 %shl_ln737_12, i55 %mul_ln1171_13"   --->   Operation 277 'add' 'add_ln1245_13' <Predicate = true> <Delay = 3.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_13)   --->   "%trunc_ln717_12 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_13, i32 19, i32 54"   --->   Operation 278 'partselect' 'trunc_ln717_12' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_13)   --->   "%tmp_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_13, i32 19"   --->   Operation 279 'bitselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_13)   --->   "%tmp_45 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_13, i32 18"   --->   Operation 280 'bitselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 281 [1/1] (2.43ns)   --->   "%icmp_ln727_13 = icmp_ne  i18 %trunc_ln727_13, i18 0"   --->   Operation 281 'icmp' 'icmp_ln727_13' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_13)   --->   "%or_ln412_13 = or i1 %tmp_44, i1 %icmp_ln727_13"   --->   Operation 282 'or' 'or_ln412_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_13)   --->   "%and_ln412_13 = and i1 %or_ln412_13, i1 %tmp_45"   --->   Operation 283 'and' 'and_ln412_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_13)   --->   "%zext_ln415_13 = zext i1 %and_ln412_13"   --->   Operation 284 'zext' 'zext_ln415_13' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 285 [1/1] (2.71ns) (out node of the LUT)   --->   "%add_ln415_13 = add i36 %trunc_ln717_12, i36 %zext_ln415_13"   --->   Operation 285 'add' 'add_ln415_13' <Predicate = true> <Delay = 2.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 286 [1/2] (6.91ns)   --->   "%mul_ln1171_14 = mul i55 %sext_ln1171_14, i55 %zext_ln291_14_cast"   --->   Operation 286 'mul' 'mul_ln1171_14' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 287 [1/1] (0.00ns)   --->   "%trunc_ln727_14 = trunc i55 %mul_ln1171_14"   --->   Operation 287 'trunc' 'trunc_ln727_14' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 288 [1/1] (0.00ns)   --->   "%sext_ln1171_15 = sext i36 %tmp_15"   --->   Operation 288 'sext' 'sext_ln1171_15' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 289 [2/2] (6.91ns)   --->   "%mul_ln1171_15 = mul i55 %sext_ln1171_15, i55 %zext_ln287_cast"   --->   Operation 289 'mul' 'mul_ln1171_15' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.91>
ST_18 : Operation 290 [1/1] (0.00ns)   --->   "%shl_ln737_13 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_13, i19 0"   --->   Operation 290 'bitconcatenate' 'shl_ln737_13' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 291 [1/1] (3.28ns)   --->   "%add_ln1245_14 = add i55 %shl_ln737_13, i55 %mul_ln1171_14"   --->   Operation 291 'add' 'add_ln1245_14' <Predicate = true> <Delay = 3.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_14)   --->   "%trunc_ln717_13 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_14, i32 19, i32 54"   --->   Operation 292 'partselect' 'trunc_ln717_13' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_14)   --->   "%tmp_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_14, i32 19"   --->   Operation 293 'bitselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_14)   --->   "%tmp_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_14, i32 18"   --->   Operation 294 'bitselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 295 [1/1] (2.43ns)   --->   "%icmp_ln727_14 = icmp_ne  i18 %trunc_ln727_14, i18 0"   --->   Operation 295 'icmp' 'icmp_ln727_14' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_14)   --->   "%or_ln412_14 = or i1 %tmp_46, i1 %icmp_ln727_14"   --->   Operation 296 'or' 'or_ln412_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_14)   --->   "%and_ln412_14 = and i1 %or_ln412_14, i1 %tmp_47"   --->   Operation 297 'and' 'and_ln412_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_14)   --->   "%zext_ln415_14 = zext i1 %and_ln412_14"   --->   Operation 298 'zext' 'zext_ln415_14' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 299 [1/1] (2.71ns) (out node of the LUT)   --->   "%add_ln415_14 = add i36 %trunc_ln717_13, i36 %zext_ln415_14"   --->   Operation 299 'add' 'add_ln415_14' <Predicate = true> <Delay = 2.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 300 [1/2] (6.91ns)   --->   "%mul_ln1171_15 = mul i55 %sext_ln1171_15, i55 %zext_ln287_cast"   --->   Operation 300 'mul' 'mul_ln1171_15' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 301 [1/1] (0.00ns)   --->   "%trunc_ln727_15 = trunc i55 %mul_ln1171_15"   --->   Operation 301 'trunc' 'trunc_ln727_15' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 321 [1/1] (0.00ns)   --->   "%den2_V_0_1_load = load i36 %den2_V_0_1"   --->   Operation 321 'load' 'den2_V_0_1_load' <Predicate = (icmp_ln287)> <Delay = 0.00>
ST_18 : Operation 322 [1/1] (0.00ns)   --->   "%den2_V_0_1_1_load = load i36 %den2_V_0_1_1"   --->   Operation 322 'load' 'den2_V_0_1_1_load' <Predicate = (icmp_ln287)> <Delay = 0.00>
ST_18 : Operation 323 [1/1] (0.00ns)   --->   "%den2_V_0_1_2_load = load i36 %den2_V_0_1_2"   --->   Operation 323 'load' 'den2_V_0_1_2_load' <Predicate = (icmp_ln287)> <Delay = 0.00>
ST_18 : Operation 324 [1/1] (0.00ns)   --->   "%den2_V_0_1_3_load = load i36 %den2_V_0_1_3"   --->   Operation 324 'load' 'den2_V_0_1_3_load' <Predicate = (icmp_ln287)> <Delay = 0.00>
ST_18 : Operation 325 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i36P0A, i36 %den2_V_0_3_08_out, i36 %den2_V_0_1_3_load"   --->   Operation 325 'write' 'write_ln0' <Predicate = (icmp_ln287)> <Delay = 0.00>
ST_18 : Operation 326 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i36P0A, i36 %den2_V_0_2_07_out, i36 %den2_V_0_1_2_load"   --->   Operation 326 'write' 'write_ln0' <Predicate = (icmp_ln287)> <Delay = 0.00>
ST_18 : Operation 327 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i36P0A, i36 %den2_V_0_1_06_out, i36 %den2_V_0_1_1_load"   --->   Operation 327 'write' 'write_ln0' <Predicate = (icmp_ln287)> <Delay = 0.00>
ST_18 : Operation 328 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i36P0A, i36 %den2_V_0_0_05_out, i36 %den2_V_0_1_load"   --->   Operation 328 'write' 'write_ln0' <Predicate = (icmp_ln287)> <Delay = 0.00>
ST_18 : Operation 329 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 329 'ret' 'ret_ln0' <Predicate = (icmp_ln287)> <Delay = 0.00>

State 19 <SV = 18> <Delay = 6.00>
ST_19 : Operation 302 [1/1] (0.00ns)   --->   "%specloopname_ln281 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [model_functions.cpp:281]   --->   Operation 302 'specloopname' 'specloopname_ln281' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 303 [1/1] (0.00ns)   --->   "%shl_ln737_14 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_14, i19 0"   --->   Operation 303 'bitconcatenate' 'shl_ln737_14' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 304 [1/1] (3.28ns)   --->   "%add_ln1245_15 = add i55 %shl_ln737_14, i55 %mul_ln1171_15"   --->   Operation 304 'add' 'add_ln1245_15' <Predicate = true> <Delay = 3.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node den2_V_0_1_5)   --->   "%trunc_ln717_14 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_15, i32 19, i32 54"   --->   Operation 305 'partselect' 'trunc_ln717_14' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node den2_V_0_1_5)   --->   "%tmp_48 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_15, i32 19"   --->   Operation 306 'bitselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node den2_V_0_1_5)   --->   "%tmp_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_15, i32 18"   --->   Operation 307 'bitselect' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 308 [1/1] (2.43ns)   --->   "%icmp_ln727_15 = icmp_ne  i18 %trunc_ln727_15, i18 0"   --->   Operation 308 'icmp' 'icmp_ln727_15' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node den2_V_0_1_5)   --->   "%or_ln412_15 = or i1 %tmp_48, i1 %icmp_ln727_15"   --->   Operation 309 'or' 'or_ln412_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node den2_V_0_1_5)   --->   "%and_ln412_15 = and i1 %or_ln412_15, i1 %tmp_49"   --->   Operation 310 'and' 'and_ln412_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node den2_V_0_1_5)   --->   "%zext_ln415_15 = zext i1 %and_ln412_15"   --->   Operation 311 'zext' 'zext_ln415_15' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 312 [1/1] (2.71ns) (out node of the LUT)   --->   "%den2_V_0_1_5 = add i36 %trunc_ln717_14, i36 %zext_ln415_15"   --->   Operation 312 'add' 'den2_V_0_1_5' <Predicate = true> <Delay = 2.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 313 [1/1] (0.00ns)   --->   "%store_ln295 = store i36 %den2_V_0_1_5, i36 %den2_V_0_1_2" [model_functions.cpp:295]   --->   Operation 313 'store' 'store_ln295' <Predicate = (trunc_ln288 == 2)> <Delay = 0.00>
ST_19 : Operation 314 [1/1] (0.00ns)   --->   "%br_ln295 = br void %.split11136" [model_functions.cpp:295]   --->   Operation 314 'br' 'br_ln295' <Predicate = (trunc_ln288 == 2)> <Delay = 0.00>
ST_19 : Operation 315 [1/1] (0.00ns)   --->   "%store_ln295 = store i36 %den2_V_0_1_5, i36 %den2_V_0_1_1" [model_functions.cpp:295]   --->   Operation 315 'store' 'store_ln295' <Predicate = (trunc_ln288 == 1)> <Delay = 0.00>
ST_19 : Operation 316 [1/1] (0.00ns)   --->   "%br_ln295 = br void %.split11136" [model_functions.cpp:295]   --->   Operation 316 'br' 'br_ln295' <Predicate = (trunc_ln288 == 1)> <Delay = 0.00>
ST_19 : Operation 317 [1/1] (0.00ns)   --->   "%store_ln295 = store i36 %den2_V_0_1_5, i36 %den2_V_0_1" [model_functions.cpp:295]   --->   Operation 317 'store' 'store_ln295' <Predicate = (trunc_ln288 == 0)> <Delay = 0.00>
ST_19 : Operation 318 [1/1] (0.00ns)   --->   "%br_ln295 = br void %.split11136" [model_functions.cpp:295]   --->   Operation 318 'br' 'br_ln295' <Predicate = (trunc_ln288 == 0)> <Delay = 0.00>
ST_19 : Operation 319 [1/1] (0.00ns)   --->   "%store_ln295 = store i36 %den2_V_0_1_5, i36 %den2_V_0_1_3" [model_functions.cpp:295]   --->   Operation 319 'store' 'store_ln295' <Predicate = (trunc_ln288 == 3)> <Delay = 0.00>
ST_19 : Operation 320 [1/1] (0.00ns)   --->   "%br_ln295 = br void %.split11136" [model_functions.cpp:295]   --->   Operation 320 'br' 'br_ln295' <Predicate = (trunc_ln288 == 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.4ns, clock uncertainty: 2.8ns.

 <State 1>: 3.24ns
The critical path consists of the following:
	'alloca' operation ('d') [21]  (0 ns)
	'load' operation ('d', model_functions.cpp:288) on local variable 'd' [61]  (0 ns)
	'add' operation ('add_ln287', model_functions.cpp:287) [65]  (1.65 ns)
	'store' operation ('store_ln287', model_functions.cpp:287) of variable 'add_ln287', model_functions.cpp:287 on local variable 'd' [309]  (1.59 ns)

 <State 2>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171') [73]  (6.91 ns)

 <State 3>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171') [73]  (6.91 ns)

 <State 4>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_1') [87]  (6.91 ns)

 <State 5>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_2') [101]  (6.91 ns)

 <State 6>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_3') [115]  (6.91 ns)

 <State 7>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_4') [129]  (6.91 ns)

 <State 8>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_5') [143]  (6.91 ns)

 <State 9>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_6') [157]  (6.91 ns)

 <State 10>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_7') [171]  (6.91 ns)

 <State 11>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_8') [185]  (6.91 ns)

 <State 12>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_9') [199]  (6.91 ns)

 <State 13>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_10') [213]  (6.91 ns)

 <State 14>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_11') [227]  (6.91 ns)

 <State 15>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_12') [241]  (6.91 ns)

 <State 16>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_13') [255]  (6.91 ns)

 <State 17>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_14') [269]  (6.91 ns)

 <State 18>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_15') [283]  (6.91 ns)

 <State 19>: 6ns
The critical path consists of the following:
	'add' operation ('add_ln1245_15') [285]  (3.29 ns)
	'add' operation ('den2.V[0][1]') [294]  (2.71 ns)
	'store' operation ('store_ln295', model_functions.cpp:295) of variable 'den2.V[0][1]' on local variable 'den2.V[0][1]' [303]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
