0.6
2019.2
Nov  6 2019
21:42:20
/home/esteban/UNAL/AnalogElectrinicsII/MyGitHub/Digital-electronics-ii/Lab_1/sum1bit/sum1bit.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
/home/esteban/UNAL/AnalogElectrinicsII/MyGitHub/Digital-electronics-ii/Lab_1/sum1bit/sum1bit.srcs/sim_1/new/tb_sum1bit.v,1599712388,verilog,,,,tb_sum1bit,,,,,,,,
/home/esteban/UNAL/AnalogElectrinicsII/MyGitHub/Digital-electronics-ii/Lab_1/sum1bit/sum1bit.srcs/sources_1/new/sum1bit.v,1599712016,verilog,,/home/esteban/UNAL/AnalogElectrinicsII/MyGitHub/Digital-electronics-ii/Lab_1/sum1bit/sum1bit.srcs/sim_1/new/tb_sum1bit.v,,sum1bit,,,,,,,,
