set MSIP_PROJ_ROOT $env(MSIP_PROJ_ROOT)
set PROJ_HOME $MSIP_PROJ_ROOT/$projectType/$projectName/$releaseName
set extractNetlistDir $PROJ_HOME/design/$metalStack/netlist/extract/$cellName/rcxt
set defaultP4Dir "$MSIP_PROJ_ROOT/$projectType/$projectName/$releaseName/design/$metalStack"
set tech tsmc5ff12
## PVT information for technology tsmc5ff12 and project d900-lpddr5xm-tsmc5ff12 rel1.00_cktpcs

set cornerData(ffg0p825v0c) {VDD 0.825,TEMP 0,VDDQ 1.21,VDDQ_VDD2H 1.155,VDA 0.825,VSH 0.147657142857143,mos mos_ffg,mos_lvt moslvt_ffg,mos_elvt moselvt_ffg,mos_ulvt mosulvt_ffg,bjt bip_f,cap cap_f,diode dio_f,moscap_hv nmoscaphv_f,moscap nmoscap_f,mos_hv moshv_ffg,res res_f,xType rcc,beol typical,scPvt ffg0p825v0c}
set cornerData(ffg0p825v125c) {VDD 0.825,TEMP 125,VDDQ 1.21,VDDQ_VDD2H 1.155,VDA 0.825,VSH 0.147657142857143,mos mos_ffg,mos_lvt moslvt_ffg,mos_elvt moselvt_ffg,mos_ulvt mosulvt_ffg,bjt bip_f,cap cap_f,diode dio_f,moscap_hv nmoscaphv_f,moscap nmoscap_f,mos_hv moshv_ffg,res res_f,xType rcc,beol typical,scPvt ffg0p825v125c}
set cornerData(ffg0p825vn40c) {VDD 0.825,TEMP -40,VDDQ 1.21,VDDQ_VDD2H 1.155,VDA 0.825,VSH 0.147657142857143,mos mos_ffg,mos_lvt moslvt_ffg,mos_elvt moselvt_ffg,mos_ulvt mosulvt_ffg,bjt bip_f,cap cap_f,diode dio_f,moscap_hv nmoscaphv_f,moscap nmoscap_f,mos_hv moshv_ffg,res res_f,xType rcc,beol typical,scPvt ffg0p825vn40c}
set cornerData(ffg0p675v0c) {VDD 0.675,TEMP 0,VDDQ 0.99,VDDQ_VDD2H 0.945,VDA 0.675,VSH 0.116571428571429,mos mos_ffg,mos_lvt moslvt_ffg,mos_elvt moselvt_ffg,mos_ulvt mosulvt_ffg,bjt bip_f,cap cap_f,diode dio_f,moscap_hv nmoscaphv_f,moscap nmoscap_f,mos_hv moshv_ffg,res res_f,xType rcc,beol typical,scPvt ffg0p675v0c}
set cornerData(ssg0p675v0c) {VDD 0.675,TEMP 0,VDDQ 0.99,VDDQ_VDD2H 0.945,VDA 0.675,VSH 0.116571428571429,mos mos_ssg,mos_lvt moslvt_ssg,mos_elvt moselvt_ssg,mos_ulvt mosulvt_ssg,bjt bip_s,cap cap_s,diode dio_s,moscap_hv nmoscaphv_s,moscap nmoscap_s,mos_hv moshv_ssg,res res_s,xType rcc,beol typical,scPvt ssg0p675v0c}
set cornerData(ssg0p675v125c) {VDD 0.675,TEMP 125,VDDQ 0.99,VDDQ_VDD2H 0.945,VDA 0.675,VSH 0.116571428571429,mos mos_ssg,mos_lvt moslvt_ssg,mos_elvt moselvt_ssg,mos_ulvt mosulvt_ssg,bjt bip_s,cap cap_s,diode dio_s,moscap_hv nmoscaphv_s,moscap nmoscap_s,mos_hv moshv_ssg,res res_s,xType rcc,beol typical,scPvt ssg0p675v125c}
set cornerData(ssg0p675vn40c) {VDD 0.675,TEMP -40,VDDQ 0.99,VDDQ_VDD2H 0.945,VDA 0.675,VSH 0.116571428571429,mos mos_ssg,mos_lvt moslvt_ssg,mos_elvt moselvt_ssg,mos_ulvt mosulvt_ssg,bjt bip_s,cap cap_s,diode dio_s,moscap_hv nmoscaphv_s,moscap nmoscap_s,mos_hv moshv_ssg,res res_s,xType rcc,beol typical,scPvt ssg0p675vn40c}
set cornerData(tt0p75v25c) {VDD 0.75,TEMP 25,VDDQ 1.1,VDDQ_VDD2H 1.05,VDA 0.75,VSH 0.12952380952381,mos mos_tt,mos_lvt moslvt_tt,mos_elvt moselvt_tt,mos_ulvt mosulvt_tt,bjt bip_t,cap cap_t,diode dio_t,moscap_hv nmoscaphv_t,moscap nmoscap_t,mos_hv moshv_tt,res res_t,xType rcc,beol typical,scPvt tt0p75v25c}
set pvtCorners {ffg0p825v0c ffg0p825v125c ffg0p825vn40c ffg0p675v0c ssg0p675v0c ssg0p675v125c ssg0p675vn40c tt0p75v25c}
set modelLibs {mos mos_lvt mos_elvt mos_ulvt bjt cap diode moscap_hv moscap mos_hv res}

##############################################
set supplyPins {VDD VDDQ VDDQ_VDDQ2H}
set groundPins {VSS}
set pininfoRelatedPowerAuto {^VIO_ VDDQ}
set pininfoRelatedPowerAuto {^VAA_ VAA}
set defaultRelatedPower VDD
set defaultRelatedGround VSS
##  Common nt source files. Probably under p4 control
set ntSourceDir $PROJ_HOME/design/macro/$cellName/nt
set ntConstraintsFile $ntSourceDir/constraints.tcl
set ntExceptionsFile $ntSourceDir/exceptions.tcl
set ntPrecheckFile $ntSourceDir/precheck.tcl
set ntPrecheckTopoFile $ntSourceDir/prechecktopo.tcl
set ntPrematchTopoFile $ntSourceDir/prematchtopo.tcl
set ntUserSettingFile $ntSourceDir/user_setting.tcl
set equivFile $ntSourceDir/$cellName.equiv
set pininfoFile $ntSourceDir/$cellName.pininfoNT
##  Munge config for fixing up non-pg lib.
##  These will default if not provided.
#set ntMungeConfig $ntSourceDir/$cellName.mungeCfg
#set ntMungeConfigPG $ntSourceDir/$cellName.pg.mungeCfg
set scriptDir $PROJ_HOME/design/timing/nt/ntFiles
set modelDir  $PROJ_HOME/cad/models/hspice
##  Assumed that for each of these, there will be a PVT.db
## Updated 7/5/2016, jdc
## temporary update until AM04->US01 sync completes--jsf
# Pointing to right location

# lappend stdCellLibList /remote/proj/lpddr5xm/d900-lpddr5xm-tsmc5ffp12/stdcell/IRL93793_TSMC05FF_DDR_PHY_Libraries_Release_CQv9p0_Phase3/ts05ncpelogl06hdl051f/liberty/logic_synth_nt/ts05ncpelogl06hdl051f
lappend stdCellLibList /remote/proj/lpddr5xm/d900-lpddr5xm-tsmc5ffp12/stdcell/IRL93793_TSMC05FF_DDR_PHY_Libraries_Release_CQv9p0_Phase3/ts05ncpllogl06hdl051f/liberty/logic_synth_nt/ts05ncpllogl06hdl051f
lappend stdCellLibList /remote/proj/lpddr5xm/d900-lpddr5xm-tsmc5ffp12/stdcell/IRL93793_TSMC05FF_DDR_PHY_Libraries_Release_CQv9p0_Phase3/ts05ncpslogl06hdl051f/liberty/logic_synth_nt/ts05ncpslogl06hdl051f
lappend stdCellLibList /remote/proj/lpddr5xm/d900-lpddr5xm-tsmc5ffp12/stdcell/IRL93793_TSMC05FF_DDR_PHY_Libraries_Release_CQv9p0_Phase3/ts05ncpvlogl06hdl051f/liberty/logic_synth_nt/ts05ncpvlogl06hdl051f
lappend stdCellLibList /remote/proj/lpddr5xm/d900-lpddr5xm-tsmc5ffp12/stdcell/IRL93793_TSMC05FF_DDR_PHY_Libraries_Release_CQv9p0_Phase3/ts05ncpwlogl06hdl051f/liberty/logic_synth_nt/ts05ncpwlogl06hdl051f

# lappend stdCellLibList /slowfs/us01dwt2p787/STDCELL_NTlibs/tsmc5ff/IRL94216_TSMC05FF_DDR_PHY_Libraries_Release_CQv9p0_Phase1/ts05ncpllogl06hdl051f/liberty/logic_synth_nt/ts05ncpllogl06hdl051f
# lappend stdCellLibList /slowfs/us01dwt2p787/STDCELL_NTlibs/tsmc5ff/IRL94216_TSMC05FF_DDR_PHY_Libraries_Release_CQv9p0_Phase1/ts05ncpslogl06hdl051f/liberty/logic_synth_nt/ts05ncpslogl06hdl051f
# lappend stdCellLibList /slowfs/us01dwt2p787/STDCELL_NTlibs/tsmc5ff/IRL94216_TSMC05FF_DDR_PHY_Libraries_Release_CQv9p0_Phase1/ts05ncpvlogl06hdl051f/liberty/logic_synth_nt/ts05ncpvlogl06hdl051f

set mungeScript $MSIP_PROJ_ROOT/alpha/alpha_common/bin/Munge_nanotime.pl
set ntMungeConfigHdr $PROJ_HOME/design/timing/nt/ntFiles/ntMungeConfigHdr.txt
set extraDeviceModels $PROJ_HOME/design/timing/nt/ntFiles/extraDeviceModels.sp
set spiceNetlist $PROJ_HOME/design/$metalStack/netlist/$libName/$cellName/sim/${cellName}_$tech.sp
##  By default, pbsa is on for internal timing, off for etm
set ntEnablePbsa_internal true
set ntEnablePbsa_etm false
##  Used to fix value for oc_global_voltage in NT.  Typically VDD, unless there is no VDD.
set oc_global_supply VDD
## NT version (Updated to NT 2016.12-SP2-1 release onwards to support CERBERUS environment)
set hspiceVersion hspice/2020.03-SP1
# set sisVersion siliconsmart/2020.03-SP1
set ntVersion nt/2019.12-SP3

