<?xml version="1.0"?>

<sdl version="2.0"/>

<variables>
    <lat> 1ns </lat>
	<buslat> 50 ps </buslat>
</variables>

<param_include>
  <M5Params>
	  <M5debug> None </M5debug>
      <frequency> 1 GHz </frequency>
  </M5Params>
</param_include>

<sst>
    <component name=system type=m5C.M5 >
        <params include=M5Params>
            <configFile>np2-core0-M5.xml</configFile>
            <debug> 0 </debug>
            <info>yes</info>
            <registerExit>yes</registerExit>
			<mem_initializer_port> core0-dcache </mem_initializer_port>
        </params>
        <link name=core0-dcache port=core0-dcache latency=$lat />    
        <link name=core0-icache port=core0-icache latency=$lat />    
    </component>

	<component name="l1Dcache" type="memHierarchy.Cache">
		<params>
			<num_ways> 2 </num_ways>
			<num_rows> 256 </num_rows>
			<blocksize> 64 </blocksize>
			<access_time> 2 ns</access_time>
			<num_upstream> 1 </num_upstream>
			<next_level> l2cache </next_level>
            <debug> ${MEM_DEBUG} </debug>
            <printStats> 1 </printStats>
		</params>
		<link name=core0-dcache port=upstream0 latency=$lat />
		<link name=dcache_bus_link port=snoop_link latency=$buslat />
	</component>

	<component name="l1Icache" type="memHierarchy.Cache">
		<params>
			<num_ways> 2 </num_ways>
			<num_rows> 256 </num_rows>
			<blocksize> 64 </blocksize>
			<access_time> 2 ns</access_time>
			<num_upstream> 1 </num_upstream>
			<next_level> l2cache </next_level>
            <debug> ${MEM_DEBUG} </debug>
            <printStats> 1 </printStats>
		</params>
		<link name=core0-icache port=upstream0 latency=$lat />
		<link name=icache_bus_link port=snoop_link latency=$buslat />
	</component>

	<component name="l2cache" type="memHierarchy.Cache">
		<params>
			<num_ways> 16 </num_ways>
			<num_rows> 1024 </num_rows>
			<blocksize> 64 </blocksize>
			<access_time> 20 ns</access_time>
            <debug> ${MEM_DEBUG} </debug>
            <printStats> 1 </printStats>
		</params>
		<link name=l2cache_bus_link port=snoop_link latency=$buslat />
	</component>

	<component name="membus" type="memHierarchy.Bus">
		<params>
			<numPorts> 4 </numPorts>
			<busDelay> 5 ns </busDelay>
            <debug> ${MEM_DEBUG} </debug>
		</params>
		<link name=dcache_bus_link port=port0 latency=$buslat />
		<link name=icache_bus_link port=port1 latency=$buslat />
		<link name=l2cache_bus_link port=port2 latency=$buslat />
		<link name=mem_bus_link port=port3 latency=$buslat />
	</component>


	<component name="memory" type="memHierarchy.MemController">
		<params>
			<access_time> 100 ns </access_time>
			<mem_size> 1024 </mem_size>
			<clock> 1GHz </clock>
			<!-- <memory_file> memfile.dat </memory_file> -->
            <debug> ${MEM_DEBUG} </debug>
		</params>
		<link name=mem_bus_link port=snoop_link latency=$buslat />
	</component>
</sst>
