==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.483 GB.
INFO: [HLS 200-10] Analyzing design file './resnet_top4.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'resnet_layer3_output_fm' (./resnet_top4.cpp:21:10)
INFO: [HLS 200-10] Analyzing design file './resnet_conv_7x7.cpp' ... 
INFO: [HLS 200-10] Analyzing design file './resnet_conv_3x3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file './resnet_conv_1x1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file './resnet_batchnorm.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 26.58 seconds. CPU system time: 6.72 seconds. Elapsed time: 33.79 seconds; current allocated memory: 1.486 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 5,723 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,070 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,256 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,107 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'void resnet_load_input_fm_tile<1024, 46, 80, 0>(float (*) [51][45], float (*) [184][320], int, int, int, int)' into 'void resnet_bottleneck_conv1_bn1<1024, 46, 80, 2048, 23, 40, 2, 0>(float (*) [1024], float (*) [2048], bool)' (./resnet_util4.h:214:0)
INFO: [HLS 214-178] Inlining function 'void resnet_load_weights_1x1<2048, 1024>(float*, float (*) [1024], int, int, int)' into 'void resnet_bottleneck_conv1_bn1<1024, 46, 80, 2048, 23, 40, 2, 0>(float (*) [1024], float (*) [2048], bool)' (./resnet_util4.h:214:0)
INFO: [HLS 214-178] Inlining function 'resnet_conv_1x1(float (*) [46][40], float (*) [51][45], float*, int, int)' into 'void resnet_bottleneck_conv1_bn1<1024, 46, 80, 2048, 23, 40, 2, 0>(float (*) [1024], float (*) [2048], bool)' (./resnet_util4.h:214:0)
INFO: [HLS 214-178] Inlining function 'resnet_save_partial_out_buf(float (*) [46][40], float (*) [46][40], int)' into 'void resnet_bottleneck_conv1_bn1<1024, 46, 80, 2048, 23, 40, 2, 0>(float (*) [1024], float (*) [2048], bool)' (./resnet_util4.h:214:0)
INFO: [HLS 214-178] Inlining function 'void resnet_load_batchnorm_params<2048>(float (*) [64], float (*) [2048], int)' into 'void resnet_bottleneck_conv1_bn1<1024, 46, 80, 2048, 23, 40, 2, 0>(float (*) [1024], float (*) [2048], bool)' (./resnet_util4.h:214:0)
INFO: [HLS 214-178] Inlining function 'resnet_batchnorm(float (*) [46][40], float (*) [64], bool)' into 'void resnet_bottleneck_conv1_bn1<1024, 46, 80, 2048, 23, 40, 2, 0>(float (*) [1024], float (*) [2048], bool)' (./resnet_util4.h:214:0)
INFO: [HLS 214-178] Inlining function 'void resnet_store_out_buf_to_DDR<2>(float (*) [184][320], float (*) [46][40], int, int, int)' into 'void resnet_bottleneck_conv1_bn1<1024, 46, 80, 2048, 23, 40, 2, 0>(float (*) [1024], float (*) [2048], bool)' (./resnet_util4.h:214:0)
INFO: [HLS 214-178] Inlining function 'void resnet_load_input_fm_tile<1024, 46, 80, 0>(float (*) [51][45], float (*) [184][320], int, int, int, int)' into 'void resnet_bottleneck_conv1_bn1<1024, 46, 80, 512, 46, 80, 1, 0>(float (*) [1024], float (*) [512], bool)' (./resnet_util4.h:214:0)
INFO: [HLS 214-178] Inlining function 'void resnet_load_weights_1x1<512, 1024>(float*, float (*) [1024], int, int, int)' into 'void resnet_bottleneck_conv1_bn1<1024, 46, 80, 512, 46, 80, 1, 0>(float (*) [1024], float (*) [512], bool)' (./resnet_util4.h:214:0)
INFO: [HLS 214-178] Inlining function 'resnet_conv_1x1(float (*) [46][40], float (*) [51][45], float*, int, int)' into 'void resnet_bottleneck_conv1_bn1<1024, 46, 80, 512, 46, 80, 1, 0>(float (*) [1024], float (*) [512], bool)' (./resnet_util4.h:214:0)
INFO: [HLS 214-178] Inlining function 'resnet_save_partial_out_buf(float (*) [46][40], float (*) [46][40], int)' into 'void resnet_bottleneck_conv1_bn1<1024, 46, 80, 512, 46, 80, 1, 0>(float (*) [1024], float (*) [512], bool)' (./resnet_util4.h:214:0)
INFO: [HLS 214-178] Inlining function 'void resnet_load_batchnorm_params<512>(float (*) [64], float (*) [512], int)' into 'void resnet_bottleneck_conv1_bn1<1024, 46, 80, 512, 46, 80, 1, 0>(float (*) [1024], float (*) [512], bool)' (./resnet_util4.h:214:0)
INFO: [HLS 214-178] Inlining function 'resnet_batchnorm(float (*) [46][40], float (*) [64], bool)' into 'void resnet_bottleneck_conv1_bn1<1024, 46, 80, 512, 46, 80, 1, 0>(float (*) [1024], float (*) [512], bool)' (./resnet_util4.h:214:0)
INFO: [HLS 214-178] Inlining function 'void resnet_store_out_buf_to_DDR<1>(float (*) [184][320], float (*) [46][40], int, int, int)' into 'void resnet_bottleneck_conv1_bn1<1024, 46, 80, 512, 46, 80, 1, 0>(float (*) [1024], float (*) [512], bool)' (./resnet_util4.h:214:0)
INFO: [HLS 214-178] Inlining function 'void resnet_load_input_fm_tile<512, 46, 80, 0>(float (*) [51][45], float (*) [184][320], int, int, int, int)' into 'void resnet_bottleneck_conv2_bn2_relu<512, 46, 80, 512, 23, 40, 2, 0>(float (*) [512][3][3], float (*) [512])' (./resnet_util4.h:274:0)
INFO: [HLS 214-178] Inlining function 'void resnet_load_weights_3x3<512, 512>(float (*) [3][3], float (*) [512][3][3], int, int, int)' into 'void resnet_bottleneck_conv2_bn2_relu<512, 46, 80, 512, 23, 40, 2, 0>(float (*) [512][3][3], float (*) [512])' (./resnet_util4.h:274:0)
INFO: [HLS 214-178] Inlining function 'resnet_conv_3x3(float (*) [46][40], float (*) [51][45], float (*) [3][3], int, int)' into 'void resnet_bottleneck_conv2_bn2_relu<512, 46, 80, 512, 23, 40, 2, 0>(float (*) [512][3][3], float (*) [512])' (./resnet_util4.h:274:0)
INFO: [HLS 214-178] Inlining function 'resnet_save_partial_out_buf(float (*) [46][40], float (*) [46][40], int)' into 'void resnet_bottleneck_conv2_bn2_relu<512, 46, 80, 512, 23, 40, 2, 0>(float (*) [512][3][3], float (*) [512])' (./resnet_util4.h:274:0)
INFO: [HLS 214-178] Inlining function 'void resnet_load_batchnorm_params<512>(float (*) [64], float (*) [512], int)' into 'void resnet_bottleneck_conv2_bn2_relu<512, 46, 80, 512, 23, 40, 2, 0>(float (*) [512][3][3], float (*) [512])' (./resnet_util4.h:274:0)
INFO: [HLS 214-178] Inlining function 'resnet_batchnorm(float (*) [46][40], float (*) [64], bool)' into 'void resnet_bottleneck_conv2_bn2_relu<512, 46, 80, 512, 23, 40, 2, 0>(float (*) [512][3][3], float (*) [512])' (./resnet_util4.h:274:0)
INFO: [HLS 214-178] Inlining function 'void resnet_store_out_buf_to_DDR<2>(float (*) [184][320], float (*) [46][40], int, int, int)' into 'void resnet_bottleneck_conv2_bn2_relu<512, 46, 80, 512, 23, 40, 2, 0>(float (*) [512][3][3], float (*) [512])' (./resnet_util4.h:274:0)
INFO: [HLS 214-178] Inlining function 'void resnet_load_input_fm_tile<512, 23, 40, 1>(float (*) [51][45], float (*) [184][320], int, int, int, int)' into 'void resnet_bottleneck_conv3_bn3_add_relu<512, 23, 40, 2048, 23, 40, 1, 1>(float (*) [512], float (*) [2048])' (./resnet_util4.h:334:0)
INFO: [HLS 214-178] Inlining function 'void resnet_load_weights_1x1<2048, 512>(float*, float (*) [512], int, int, int)' into 'void resnet_bottleneck_conv3_bn3_add_relu<512, 23, 40, 2048, 23, 40, 1, 1>(float (*) [512], float (*) [2048])' (./resnet_util4.h:334:0)
INFO: [HLS 214-178] Inlining function 'resnet_conv_1x1(float (*) [46][40], float (*) [51][45], float*, int, int)' into 'void resnet_bottleneck_conv3_bn3_add_relu<512, 23, 40, 2048, 23, 40, 1, 1>(float (*) [512], float (*) [2048])' (./resnet_util4.h:334:0)
INFO: [HLS 214-178] Inlining function 'resnet_save_partial_out_buf(float (*) [46][40], float (*) [46][40], int)' into 'void resnet_bottleneck_conv3_bn3_add_relu<512, 23, 40, 2048, 23, 40, 1, 1>(float (*) [512], float (*) [2048])' (./resnet_util4.h:334:0)
INFO: [HLS 214-178] Inlining function 'void resnet_load_batchnorm_params<2048>(float (*) [64], float (*) [2048], int)' into 'void resnet_bottleneck_conv3_bn3_add_relu<512, 23, 40, 2048, 23, 40, 1, 1>(float (*) [512], float (*) [2048])' (./resnet_util4.h:334:0)
INFO: [HLS 214-178] Inlining function 'resnet_batchnorm(float (*) [46][40], float (*) [64], bool)' into 'void resnet_bottleneck_conv3_bn3_add_relu<512, 23, 40, 2048, 23, 40, 1, 1>(float (*) [512], float (*) [2048])' (./resnet_util4.h:334:0)
INFO: [HLS 214-178] Inlining function 'resnet_load_residual_fm_tile(float (*) [46][40], float (*) [184][320], int, int, int)' into 'void resnet_bottleneck_conv3_bn3_add_relu<512, 23, 40, 2048, 23, 40, 1, 1>(float (*) [512], float (*) [2048])' (./resnet_util4.h:334:0)
INFO: [HLS 214-178] Inlining function 'resnet_add_residual_fm(float (*) [46][40], float (*) [46][40], bool)' into 'void resnet_bottleneck_conv3_bn3_add_relu<512, 23, 40, 2048, 23, 40, 1, 1>(float (*) [512], float (*) [2048])' (./resnet_util4.h:334:0)
INFO: [HLS 214-178] Inlining function 'void resnet_store_out_buf_to_DDR<1>(float (*) [184][320], float (*) [46][40], int, int, int)' into 'void resnet_bottleneck_conv3_bn3_add_relu<512, 23, 40, 2048, 23, 40, 1, 1>(float (*) [512], float (*) [2048])' (./resnet_util4.h:334:0)
INFO: [HLS 214-178] Inlining function 'void resnet_load_input_fm_tile<2048, 23, 40, 1>(float (*) [51][45], float (*) [184][320], int, int, int, int)' into 'void resnet_bottleneck_conv1_bn1<2048, 23, 40, 512, 23, 40, 1, 1>(float (*) [2048], float (*) [512], bool)' (./resnet_util4.h:214:0)
INFO: [HLS 214-178] Inlining function 'void resnet_load_weights_1x1<512, 2048>(float*, float (*) [2048], int, int, int)' into 'void resnet_bottleneck_conv1_bn1<2048, 23, 40, 512, 23, 40, 1, 1>(float (*) [2048], float (*) [512], bool)' (./resnet_util4.h:214:0)
INFO: [HLS 214-178] Inlining function 'resnet_conv_1x1(float (*) [46][40], float (*) [51][45], float*, int, int)' into 'void resnet_bottleneck_conv1_bn1<2048, 23, 40, 512, 23, 40, 1, 1>(float (*) [2048], float (*) [512], bool)' (./resnet_util4.h:214:0)
INFO: [HLS 214-178] Inlining function 'resnet_save_partial_out_buf(float (*) [46][40], float (*) [46][40], int)' into 'void resnet_bottleneck_conv1_bn1<2048, 23, 40, 512, 23, 40, 1, 1>(float (*) [2048], float (*) [512], bool)' (./resnet_util4.h:214:0)
INFO: [HLS 214-178] Inlining function 'void resnet_load_batchnorm_params<512>(float (*) [64], float (*) [512], int)' into 'void resnet_bottleneck_conv1_bn1<2048, 23, 40, 512, 23, 40, 1, 1>(float (*) [2048], float (*) [512], bool)' (./resnet_util4.h:214:0)
INFO: [HLS 214-178] Inlining function 'resnet_batchnorm(float (*) [46][40], float (*) [64], bool)' into 'void resnet_bottleneck_conv1_bn1<2048, 23, 40, 512, 23, 40, 1, 1>(float (*) [2048], float (*) [512], bool)' (./resnet_util4.h:214:0)
INFO: [HLS 214-178] Inlining function 'void resnet_store_out_buf_to_DDR<1>(float (*) [184][320], float (*) [46][40], int, int, int)' into 'void resnet_bottleneck_conv1_bn1<2048, 23, 40, 512, 23, 40, 1, 1>(float (*) [2048], float (*) [512], bool)' (./resnet_util4.h:214:0)
INFO: [HLS 214-178] Inlining function 'void resnet_load_input_fm_tile<512, 23, 40, 1>(float (*) [51][45], float (*) [184][320], int, int, int, int)' into 'void resnet_bottleneck_conv2_bn2_relu<512, 23, 40, 512, 23, 40, 1, 1>(float (*) [512][3][3], float (*) [512])' (./resnet_util4.h:274:0)
INFO: [HLS 214-178] Inlining function 'void resnet_load_weights_3x3<512, 512>(float (*) [3][3], float (*) [512][3][3], int, int, int)' into 'void resnet_bottleneck_conv2_bn2_relu<512, 23, 40, 512, 23, 40, 1, 1>(float (*) [512][3][3], float (*) [512])' (./resnet_util4.h:274:0)
INFO: [HLS 214-178] Inlining function 'resnet_conv_3x3(float (*) [46][40], float (*) [51][45], float (*) [3][3], int, int)' into 'void resnet_bottleneck_conv2_bn2_relu<512, 23, 40, 512, 23, 40, 1, 1>(float (*) [512][3][3], float (*) [512])' (./resnet_util4.h:274:0)
INFO: [HLS 214-178] Inlining function 'resnet_save_partial_out_buf(float (*) [46][40], float (*) [46][40], int)' into 'void resnet_bottleneck_conv2_bn2_relu<512, 23, 40, 512, 23, 40, 1, 1>(float (*) [512][3][3], float (*) [512])' (./resnet_util4.h:274:0)
INFO: [HLS 214-178] Inlining function 'void resnet_load_batchnorm_params<512>(float (*) [64], float (*) [512], int)' into 'void resnet_bottleneck_conv2_bn2_relu<512, 23, 40, 512, 23, 40, 1, 1>(float (*) [512][3][3], float (*) [512])' (./resnet_util4.h:274:0)
INFO: [HLS 214-178] Inlining function 'resnet_batchnorm(float (*) [46][40], float (*) [64], bool)' into 'void resnet_bottleneck_conv2_bn2_relu<512, 23, 40, 512, 23, 40, 1, 1>(float (*) [512][3][3], float (*) [512])' (./resnet_util4.h:274:0)
INFO: [HLS 214-178] Inlining function 'void resnet_store_out_buf_to_DDR<1>(float (*) [184][320], float (*) [46][40], int, int, int)' into 'void resnet_bottleneck_conv2_bn2_relu<512, 23, 40, 512, 23, 40, 1, 1>(float (*) [512][3][3], float (*) [512])' (./resnet_util4.h:274:0)
WARNING: [HLS 214-167] The program may have out of bound array access (./resnet_util4.h:153:31)
WARNING: [HLS 214-167] The program may have out of bound array access (./resnet_util4.h:153:29)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.29 seconds. CPU system time: 1.41 seconds. Elapsed time: 9.36 seconds; current allocated memory: 1.488 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.488 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.492 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.495 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_3' (./resnet_util4.h:49) in function 'resnet_bottleneck_conv3_bn3_add_relu<512, 23, 40, 2048, 23, 40, 1, 1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_19_2' (./resnet_conv_1x1.cpp:19) in function 'resnet_bottleneck_conv3_bn3_add_relu<512, 23, 40, 2048, 23, 40, 1, 1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_109_1' (./resnet_util4.h:109) in function 'resnet_bottleneck_conv3_bn3_add_relu<512, 23, 40, 2048, 23, 40, 1, 1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_170_3' (./resnet_util4.h:170) in function 'resnet_bottleneck_conv3_bn3_add_relu<512, 23, 40, 2048, 23, 40, 1, 1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_151_2' (./resnet_util4.h:151) in function 'resnet_bottleneck_conv3_bn3_add_relu<512, 23, 40, 2048, 23, 40, 1, 1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_3' (./resnet_batchnorm.cpp:16) in function 'resnet_bottleneck_conv3_bn3_add_relu<512, 23, 40, 2048, 23, 40, 1, 1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_91_3' (./resnet_util4.h:91) in function 'resnet_bottleneck_conv3_bn3_add_relu<512, 23, 40, 2048, 23, 40, 1, 1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_3' (./resnet_batchnorm.cpp:41) in function 'resnet_bottleneck_conv3_bn3_add_relu<512, 23, 40, 2048, 23, 40, 1, 1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_196_3' (./resnet_util4.h:196) in function 'resnet_bottleneck_conv3_bn3_add_relu<512, 23, 40, 2048, 23, 40, 1, 1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_3' (./resnet_util4.h:49) in function 'resnet_bottleneck_conv2_bn2_relu<512, 46, 80, 512, 23, 40, 2, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_129_3' (./resnet_util4.h:129) in function 'resnet_bottleneck_conv2_bn2_relu<512, 46, 80, 512, 23, 40, 2, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_5' (./resnet_conv_3x3.cpp:33) in function 'resnet_bottleneck_conv2_bn2_relu<512, 46, 80, 512, 23, 40, 2, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_170_3' (./resnet_util4.h:170) in function 'resnet_bottleneck_conv2_bn2_relu<512, 46, 80, 512, 23, 40, 2, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_151_2' (./resnet_util4.h:151) in function 'resnet_bottleneck_conv2_bn2_relu<512, 46, 80, 512, 23, 40, 2, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_3' (./resnet_batchnorm.cpp:16) in function 'resnet_bottleneck_conv2_bn2_relu<512, 46, 80, 512, 23, 40, 2, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_196_3' (./resnet_util4.h:196) in function 'resnet_bottleneck_conv2_bn2_relu<512, 46, 80, 512, 23, 40, 2, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_3' (./resnet_util4.h:49) in function 'resnet_bottleneck_conv2_bn2_relu<512, 23, 40, 512, 23, 40, 1, 1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_129_3' (./resnet_util4.h:129) in function 'resnet_bottleneck_conv2_bn2_relu<512, 23, 40, 512, 23, 40, 1, 1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_5' (./resnet_conv_3x3.cpp:33) in function 'resnet_bottleneck_conv2_bn2_relu<512, 23, 40, 512, 23, 40, 1, 1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_170_3' (./resnet_util4.h:170) in function 'resnet_bottleneck_conv2_bn2_relu<512, 23, 40, 512, 23, 40, 1, 1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_151_2' (./resnet_util4.h:151) in function 'resnet_bottleneck_conv2_bn2_relu<512, 23, 40, 512, 23, 40, 1, 1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_3' (./resnet_batchnorm.cpp:16) in function 'resnet_bottleneck_conv2_bn2_relu<512, 23, 40, 512, 23, 40, 1, 1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_196_3' (./resnet_util4.h:196) in function 'resnet_bottleneck_conv2_bn2_relu<512, 23, 40, 512, 23, 40, 1, 1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_3' (./resnet_util4.h:49) in function 'resnet_bottleneck_conv1_bn1<2048, 23, 40, 512, 23, 40, 1, 1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_19_2' (./resnet_conv_1x1.cpp:19) in function 'resnet_bottleneck_conv1_bn1<2048, 23, 40, 512, 23, 40, 1, 1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_109_1' (./resnet_util4.h:109) in function 'resnet_bottleneck_conv1_bn1<2048, 23, 40, 512, 23, 40, 1, 1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_170_3' (./resnet_util4.h:170) in function 'resnet_bottleneck_conv1_bn1<2048, 23, 40, 512, 23, 40, 1, 1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_151_2' (./resnet_util4.h:151) in function 'resnet_bottleneck_conv1_bn1<2048, 23, 40, 512, 23, 40, 1, 1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_3' (./resnet_batchnorm.cpp:16) in function 'resnet_bottleneck_conv1_bn1<2048, 23, 40, 512, 23, 40, 1, 1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_196_3' (./resnet_util4.h:196) in function 'resnet_bottleneck_conv1_bn1<2048, 23, 40, 512, 23, 40, 1, 1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_3' (./resnet_util4.h:49) in function 'resnet_bottleneck_conv1_bn1<1024, 46, 80, 512, 46, 80, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_19_2' (./resnet_conv_1x1.cpp:19) in function 'resnet_bottleneck_conv1_bn1<1024, 46, 80, 512, 46, 80, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_109_1' (./resnet_util4.h:109) in function 'resnet_bottleneck_conv1_bn1<1024, 46, 80, 512, 46, 80, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_170_3' (./resnet_util4.h:170) in function 'resnet_bottleneck_conv1_bn1<1024, 46, 80, 512, 46, 80, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_151_2' (./resnet_util4.h:151) in function 'resnet_bottleneck_conv1_bn1<1024, 46, 80, 512, 46, 80, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_3' (./resnet_batchnorm.cpp:16) in function 'resnet_bottleneck_conv1_bn1<1024, 46, 80, 512, 46, 80, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_196_3' (./resnet_util4.h:196) in function 'resnet_bottleneck_conv1_bn1<1024, 46, 80, 512, 46, 80, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_3' (./resnet_util4.h:49) in function 'resnet_bottleneck_conv1_bn1<1024, 46, 80, 2048, 23, 40, 2, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_19_2' (./resnet_conv_1x1.cpp:19) in function 'resnet_bottleneck_conv1_bn1<1024, 46, 80, 2048, 23, 40, 2, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_109_1' (./resnet_util4.h:109) in function 'resnet_bottleneck_conv1_bn1<1024, 46, 80, 2048, 23, 40, 2, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_170_3' (./resnet_util4.h:170) in function 'resnet_bottleneck_conv1_bn1<1024, 46, 80, 2048, 23, 40, 2, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_151_2' (./resnet_util4.h:151) in function 'resnet_bottleneck_conv1_bn1<1024, 46, 80, 2048, 23, 40, 2, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_3' (./resnet_batchnorm.cpp:16) in function 'resnet_bottleneck_conv1_bn1<1024, 46, 80, 2048, 23, 40, 2, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_196_3' (./resnet_util4.h:196) in function 'resnet_bottleneck_conv1_bn1<1024, 46, 80, 2048, 23, 40, 2, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_3' (./resnet_layer4.cpp:34) in function 'resnet_layer4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_55_6' (./resnet_layer4.cpp:55) in function 'resnet_layer4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_77_9' (./resnet_layer4.cpp:77) in function 'resnet_layer4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_100_12' (./resnet_layer4.cpp:100) in function 'resnet_layer4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_123_15' (./resnet_layer4.cpp:123) in function 'resnet_layer4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_147_18' (./resnet_layer4.cpp:147) in function 'resnet_layer4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_169_21' (./resnet_layer4.cpp:169) in function 'resnet_layer4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_191_24' (./resnet_layer4.cpp:191) in function 'resnet_layer4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_214_27' (./resnet_layer4.cpp:214) in function 'resnet_layer4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_236_30' (./resnet_layer4.cpp:236) in function 'resnet_layer4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_258_33' (./resnet_layer4.cpp:258) in function 'resnet_layer4' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_19_2' (./resnet_conv_1x1.cpp:19) in function 'resnet_bottleneck_conv3_bn3_add_relu<512, 23, 40, 2048, 23, 40, 1, 1>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_19_2' (./resnet_conv_1x1.cpp:19) in function 'resnet_bottleneck_conv1_bn1<2048, 23, 40, 512, 23, 40, 1, 1>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_19_2' (./resnet_conv_1x1.cpp:19) in function 'resnet_bottleneck_conv1_bn1<1024, 46, 80, 512, 46, 80, 1, 0>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_19_2' (./resnet_conv_1x1.cpp:19) in function 'resnet_bottleneck_conv1_bn1<1024, 46, 80, 2048, 23, 40, 2, 0>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_25_3' (./resnet_conv_1x1.cpp:25) in function 'resnet_bottleneck_conv3_bn3_add_relu<512, 23, 40, 2048, 23, 40, 1, 1>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_25_3' (./resnet_conv_1x1.cpp:25) in function 'resnet_bottleneck_conv1_bn1<2048, 23, 40, 512, 23, 40, 1, 1>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_25_3' (./resnet_conv_1x1.cpp:25) in function 'resnet_bottleneck_conv1_bn1<1024, 46, 80, 512, 46, 80, 1, 0>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_25_3' (./resnet_conv_1x1.cpp:25) in function 'resnet_bottleneck_conv1_bn1<1024, 46, 80, 2048, 23, 40, 2, 0>' completely with a factor of 64.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./resnet_util4.h:49:38) to (./resnet_util4.h:49:30) in function 'resnet_bottleneck_conv3_bn3_add_relu<512, 23, 40, 2048, 23, 40, 1, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./resnet_util4.h:170:39) to (./resnet_util4.h:170:31) in function 'resnet_bottleneck_conv3_bn3_add_relu<512, 23, 40, 2048, 23, 40, 1, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./resnet_util4.h:49:38) to (./resnet_util4.h:49:30) in function 'resnet_bottleneck_conv2_bn2_relu<512, 46, 80, 512, 23, 40, 2, 0>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./resnet_util4.h:170:39) to (./resnet_util4.h:170:31) in function 'resnet_bottleneck_conv2_bn2_relu<512, 46, 80, 512, 23, 40, 2, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./resnet_util4.h:49:38) to (./resnet_util4.h:49:30) in function 'resnet_bottleneck_conv2_bn2_relu<512, 23, 40, 512, 23, 40, 1, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./resnet_util4.h:170:39) to (./resnet_util4.h:170:31) in function 'resnet_bottleneck_conv2_bn2_relu<512, 23, 40, 512, 23, 40, 1, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./resnet_util4.h:49:38) to (./resnet_util4.h:49:30) in function 'resnet_bottleneck_conv1_bn1<2048, 23, 40, 512, 23, 40, 1, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./resnet_util4.h:170:39) to (./resnet_util4.h:170:31) in function 'resnet_bottleneck_conv1_bn1<2048, 23, 40, 512, 23, 40, 1, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./resnet_util4.h:49:38) to (./resnet_util4.h:49:30) in function 'resnet_bottleneck_conv1_bn1<1024, 46, 80, 512, 46, 80, 1, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./resnet_util4.h:170:39) to (./resnet_util4.h:170:31) in function 'resnet_bottleneck_conv1_bn1<1024, 46, 80, 512, 46, 80, 1, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./resnet_util4.h:49:38) to (./resnet_util4.h:49:30) in function 'resnet_bottleneck_conv1_bn1<1024, 46, 80, 2048, 23, 40, 2, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./resnet_util4.h:170:39) to (./resnet_util4.h:170:31) in function 'resnet_bottleneck_conv1_bn1<1024, 46, 80, 2048, 23, 40, 2, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'resnet_bottleneck_conv2_bn2_relu<512, 46, 80, 512, 23, 40, 2, 0>' (./resnet_conv_3x3.cpp:12:34)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'resnet_bottleneck_conv2_bn2_relu<512, 23, 40, 512, 23, 40, 1, 1>' (./resnet_conv_3x3.cpp:12:34)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.2 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.42 seconds; current allocated memory: 1.525 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_32_2' (./resnet_layer4.cpp:32:26) in function 'resnet_layer4'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_30_1' (./resnet_layer4.cpp:30:22) in function 'resnet_layer4'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_53_5' (./resnet_layer4.cpp:53:26) in function 'resnet_layer4'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_51_4' (./resnet_layer4.cpp:51:22) in function 'resnet_layer4'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_75_8' (./resnet_layer4.cpp:75:26) in function 'resnet_layer4'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_73_7' (./resnet_layer4.cpp:73:22) in function 'resnet_layer4'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_98_11' (./resnet_layer4.cpp:98:27) in function 'resnet_layer4'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_96_10' (./resnet_layer4.cpp:96:23) in function 'resnet_layer4'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_121_14' (./resnet_layer4.cpp:121:28) in function 'resnet_layer4'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_119_13' (./resnet_layer4.cpp:119:24) in function 'resnet_layer4'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_145_17' (./resnet_layer4.cpp:145:28) in function 'resnet_layer4'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_143_16' (./resnet_layer4.cpp:143:24) in function 'resnet_layer4'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_167_20' (./resnet_layer4.cpp:167:28) in function 'resnet_layer4'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_165_19' (./resnet_layer4.cpp:165:24) in function 'resnet_layer4'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_189_23' (./resnet_layer4.cpp:189:28) in function 'resnet_layer4'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_187_22' (./resnet_layer4.cpp:187:24) in function 'resnet_layer4'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_212_26' (./resnet_layer4.cpp:212:28) in function 'resnet_layer4'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_210_25' (./resnet_layer4.cpp:210:24) in function 'resnet_layer4'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_234_29' (./resnet_layer4.cpp:234:28) in function 'resnet_layer4'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_232_28' (./resnet_layer4.cpp:232:24) in function 'resnet_layer4'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_256_32' (./resnet_layer4.cpp:256:28) in function 'resnet_layer4'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_254_31' (./resnet_layer4.cpp:254:24) in function 'resnet_layer4'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_47_2' (./resnet_util4.h:47:26) in function 'resnet_bottleneck_conv3_bn3_add_relu<512, 23, 40, 2048, 23, 40, 1, 1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_45_1' (./resnet_util4.h:45:22) in function 'resnet_bottleneck_conv3_bn3_add_relu<512, 23, 40, 2048, 23, 40, 1, 1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_16_1' (./resnet_conv_1x1.cpp:16:22) in function 'resnet_bottleneck_conv3_bn3_add_relu<512, 23, 40, 2048, 23, 40, 1, 1>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_355_5' (./resnet_util4.h:355:36) in function 'resnet_bottleneck_conv3_bn3_add_relu<512, 23, 40, 2048, 23, 40, 1, 1>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_168_2' (./resnet_util4.h:168:27) in function 'resnet_bottleneck_conv3_bn3_add_relu<512, 23, 40, 2048, 23, 40, 1, 1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_166_1' (./resnet_util4.h:166:23) in function 'resnet_bottleneck_conv3_bn3_add_relu<512, 23, 40, 2048, 23, 40, 1, 1>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_347_4' (./resnet_util4.h:347:35) in function 'resnet_bottleneck_conv3_bn3_add_relu<512, 23, 40, 2048, 23, 40, 1, 1>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_149_1' (./resnet_util4.h:149:23) in function 'resnet_bottleneck_conv3_bn3_add_relu<512, 23, 40, 2048, 23, 40, 1, 1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_14_2' (./resnet_batchnorm.cpp:14:25) in function 'resnet_bottleneck_conv3_bn3_add_relu<512, 23, 40, 2048, 23, 40, 1, 1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_12_1' (./resnet_batchnorm.cpp:12:21) in function 'resnet_bottleneck_conv3_bn3_add_relu<512, 23, 40, 2048, 23, 40, 1, 1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_89_2' (./resnet_util4.h:89:26) in function 'resnet_bottleneck_conv3_bn3_add_relu<512, 23, 40, 2048, 23, 40, 1, 1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_87_1' (./resnet_util4.h:87:22) in function 'resnet_bottleneck_conv3_bn3_add_relu<512, 23, 40, 2048, 23, 40, 1, 1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_39_2' (./resnet_batchnorm.cpp:39:25) in function 'resnet_bottleneck_conv3_bn3_add_relu<512, 23, 40, 2048, 23, 40, 1, 1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_37_1' (./resnet_batchnorm.cpp:37:21) in function 'resnet_bottleneck_conv3_bn3_add_relu<512, 23, 40, 2048, 23, 40, 1, 1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_194_2' (./resnet_util4.h:194:27) in function 'resnet_bottleneck_conv3_bn3_add_relu<512, 23, 40, 2048, 23, 40, 1, 1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_192_1' (./resnet_util4.h:192:23) in function 'resnet_bottleneck_conv3_bn3_add_relu<512, 23, 40, 2048, 23, 40, 1, 1>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_345_3' (./resnet_util4.h:345:31) in function 'resnet_bottleneck_conv3_bn3_add_relu<512, 23, 40, 2048, 23, 40, 1, 1>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_47_2' (./resnet_util4.h:47:26) in function 'resnet_bottleneck_conv2_bn2_relu<512, 46, 80, 512, 23, 40, 2, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_45_1' (./resnet_util4.h:45:22) in function 'resnet_bottleneck_conv2_bn2_relu<512, 46, 80, 512, 23, 40, 2, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_127_2' (./resnet_util4.h:127:27) in function 'resnet_bottleneck_conv2_bn2_relu<512, 46, 80, 512, 23, 40, 2, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_125_1' (./resnet_util4.h:125:23) in function 'resnet_bottleneck_conv2_bn2_relu<512, 46, 80, 512, 23, 40, 2, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_31_4' (./resnet_conv_3x3.cpp:31:34) in function 'resnet_bottleneck_conv2_bn2_relu<512, 46, 80, 512, 23, 40, 2, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_28_3' (./resnet_conv_3x3.cpp:28:27) in function 'resnet_bottleneck_conv2_bn2_relu<512, 46, 80, 512, 23, 40, 2, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_20_2' (./resnet_conv_3x3.cpp:20:26) in function 'resnet_bottleneck_conv2_bn2_relu<512, 46, 80, 512, 23, 40, 2, 0>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_17_1' (./resnet_conv_3x3.cpp:17:22) in function 'resnet_bottleneck_conv2_bn2_relu<512, 46, 80, 512, 23, 40, 2, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_297_5' (./resnet_util4.h:297:36) in function 'resnet_bottleneck_conv2_bn2_relu<512, 46, 80, 512, 23, 40, 2, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_168_2' (./resnet_util4.h:168:27) in function 'resnet_bottleneck_conv2_bn2_relu<512, 46, 80, 512, 23, 40, 2, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_166_1' (./resnet_util4.h:166:23) in function 'resnet_bottleneck_conv2_bn2_relu<512, 46, 80, 512, 23, 40, 2, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_287_4' (./resnet_util4.h:287:35) in function 'resnet_bottleneck_conv2_bn2_relu<512, 46, 80, 512, 23, 40, 2, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_149_1' (./resnet_util4.h:149:23) in function 'resnet_bottleneck_conv2_bn2_relu<512, 46, 80, 512, 23, 40, 2, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_14_2' (./resnet_batchnorm.cpp:14:25) in function 'resnet_bottleneck_conv2_bn2_relu<512, 46, 80, 512, 23, 40, 2, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_12_1' (./resnet_batchnorm.cpp:12:21) in function 'resnet_bottleneck_conv2_bn2_relu<512, 46, 80, 512, 23, 40, 2, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_194_2' (./resnet_util4.h:194:27) in function 'resnet_bottleneck_conv2_bn2_relu<512, 46, 80, 512, 23, 40, 2, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_192_1' (./resnet_util4.h:192:23) in function 'resnet_bottleneck_conv2_bn2_relu<512, 46, 80, 512, 23, 40, 2, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_285_3' (./resnet_util4.h:285:31) in function 'resnet_bottleneck_conv2_bn2_relu<512, 46, 80, 512, 23, 40, 2, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_280_2' (./resnet_util4.h:280:27) in function 'resnet_bottleneck_conv2_bn2_relu<512, 46, 80, 512, 23, 40, 2, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_47_2' (./resnet_util4.h:47:26) in function 'resnet_bottleneck_conv2_bn2_relu<512, 23, 40, 512, 23, 40, 1, 1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_45_1' (./resnet_util4.h:45:22) in function 'resnet_bottleneck_conv2_bn2_relu<512, 23, 40, 512, 23, 40, 1, 1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_127_2' (./resnet_util4.h:127:27) in function 'resnet_bottleneck_conv2_bn2_relu<512, 23, 40, 512, 23, 40, 1, 1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_125_1' (./resnet_util4.h:125:23) in function 'resnet_bottleneck_conv2_bn2_relu<512, 23, 40, 512, 23, 40, 1, 1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_31_4' (./resnet_conv_3x3.cpp:31:34) in function 'resnet_bottleneck_conv2_bn2_relu<512, 23, 40, 512, 23, 40, 1, 1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_28_3' (./resnet_conv_3x3.cpp:28:27) in function 'resnet_bottleneck_conv2_bn2_relu<512, 23, 40, 512, 23, 40, 1, 1>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_20_2' (./resnet_conv_3x3.cpp:20:26) in function 'resnet_bottleneck_conv2_bn2_relu<512, 23, 40, 512, 23, 40, 1, 1>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_17_1' (./resnet_conv_3x3.cpp:17:22) in function 'resnet_bottleneck_conv2_bn2_relu<512, 23, 40, 512, 23, 40, 1, 1>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_297_5' (./resnet_util4.h:297:36) in function 'resnet_bottleneck_conv2_bn2_relu<512, 23, 40, 512, 23, 40, 1, 1>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_168_2' (./resnet_util4.h:168:27) in function 'resnet_bottleneck_conv2_bn2_relu<512, 23, 40, 512, 23, 40, 1, 1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_166_1' (./resnet_util4.h:166:23) in function 'resnet_bottleneck_conv2_bn2_relu<512, 23, 40, 512, 23, 40, 1, 1>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_287_4' (./resnet_util4.h:287:35) in function 'resnet_bottleneck_conv2_bn2_relu<512, 23, 40, 512, 23, 40, 1, 1>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_149_1' (./resnet_util4.h:149:23) in function 'resnet_bottleneck_conv2_bn2_relu<512, 23, 40, 512, 23, 40, 1, 1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_14_2' (./resnet_batchnorm.cpp:14:25) in function 'resnet_bottleneck_conv2_bn2_relu<512, 23, 40, 512, 23, 40, 1, 1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_12_1' (./resnet_batchnorm.cpp:12:21) in function 'resnet_bottleneck_conv2_bn2_relu<512, 23, 40, 512, 23, 40, 1, 1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_194_2' (./resnet_util4.h:194:27) in function 'resnet_bottleneck_conv2_bn2_relu<512, 23, 40, 512, 23, 40, 1, 1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_192_1' (./resnet_util4.h:192:23) in function 'resnet_bottleneck_conv2_bn2_relu<512, 23, 40, 512, 23, 40, 1, 1>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_285_3' (./resnet_util4.h:285:31) in function 'resnet_bottleneck_conv2_bn2_relu<512, 23, 40, 512, 23, 40, 1, 1>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_47_2' (./resnet_util4.h:47:26) in function 'resnet_bottleneck_conv1_bn1<2048, 23, 40, 512, 23, 40, 1, 1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_45_1' (./resnet_util4.h:45:22) in function 'resnet_bottleneck_conv1_bn1<2048, 23, 40, 512, 23, 40, 1, 1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_16_1' (./resnet_conv_1x1.cpp:16:22) in function 'resnet_bottleneck_conv1_bn1<2048, 23, 40, 512, 23, 40, 1, 1>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_237_5' (./resnet_util4.h:237:36) in function 'resnet_bottleneck_conv1_bn1<2048, 23, 40, 512, 23, 40, 1, 1>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_168_2' (./resnet_util4.h:168:27) in function 'resnet_bottleneck_conv1_bn1<2048, 23, 40, 512, 23, 40, 1, 1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_166_1' (./resnet_util4.h:166:23) in function 'resnet_bottleneck_conv1_bn1<2048, 23, 40, 512, 23, 40, 1, 1>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_227_4' (./resnet_util4.h:227:35) in function 'resnet_bottleneck_conv1_bn1<2048, 23, 40, 512, 23, 40, 1, 1>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_149_1' (./resnet_util4.h:149:23) in function 'resnet_bottleneck_conv1_bn1<2048, 23, 40, 512, 23, 40, 1, 1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_14_2' (./resnet_batchnorm.cpp:14:25) in function 'resnet_bottleneck_conv1_bn1<2048, 23, 40, 512, 23, 40, 1, 1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_12_1' (./resnet_batchnorm.cpp:12:21) in function 'resnet_bottleneck_conv1_bn1<2048, 23, 40, 512, 23, 40, 1, 1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_194_2' (./resnet_util4.h:194:27) in function 'resnet_bottleneck_conv1_bn1<2048, 23, 40, 512, 23, 40, 1, 1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_192_1' (./resnet_util4.h:192:23) in function 'resnet_bottleneck_conv1_bn1<2048, 23, 40, 512, 23, 40, 1, 1>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_225_3' (./resnet_util4.h:225:31) in function 'resnet_bottleneck_conv1_bn1<2048, 23, 40, 512, 23, 40, 1, 1>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_47_2' (./resnet_util4.h:47:26) in function 'resnet_bottleneck_conv1_bn1<1024, 46, 80, 512, 46, 80, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_45_1' (./resnet_util4.h:45:22) in function 'resnet_bottleneck_conv1_bn1<1024, 46, 80, 512, 46, 80, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_16_1' (./resnet_conv_1x1.cpp:16:22) in function 'resnet_bottleneck_conv1_bn1<1024, 46, 80, 512, 46, 80, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_237_5' (./resnet_util4.h:237:36) in function 'resnet_bottleneck_conv1_bn1<1024, 46, 80, 512, 46, 80, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_168_2' (./resnet_util4.h:168:27) in function 'resnet_bottleneck_conv1_bn1<1024, 46, 80, 512, 46, 80, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_166_1' (./resnet_util4.h:166:23) in function 'resnet_bottleneck_conv1_bn1<1024, 46, 80, 512, 46, 80, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_227_4' (./resnet_util4.h:227:35) in function 'resnet_bottleneck_conv1_bn1<1024, 46, 80, 512, 46, 80, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_149_1' (./resnet_util4.h:149:23) in function 'resnet_bottleneck_conv1_bn1<1024, 46, 80, 512, 46, 80, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_14_2' (./resnet_batchnorm.cpp:14:25) in function 'resnet_bottleneck_conv1_bn1<1024, 46, 80, 512, 46, 80, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_12_1' (./resnet_batchnorm.cpp:12:21) in function 'resnet_bottleneck_conv1_bn1<1024, 46, 80, 512, 46, 80, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_194_2' (./resnet_util4.h:194:27) in function 'resnet_bottleneck_conv1_bn1<1024, 46, 80, 512, 46, 80, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_192_1' (./resnet_util4.h:192:23) in function 'resnet_bottleneck_conv1_bn1<1024, 46, 80, 512, 46, 80, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_225_3' (./resnet_util4.h:225:31) in function 'resnet_bottleneck_conv1_bn1<1024, 46, 80, 512, 46, 80, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_220_2' (./resnet_util4.h:220:27) in function 'resnet_bottleneck_conv1_bn1<1024, 46, 80, 512, 46, 80, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_47_2' (./resnet_util4.h:47:26) in function 'resnet_bottleneck_conv1_bn1<1024, 46, 80, 2048, 23, 40, 2, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_45_1' (./resnet_util4.h:45:22) in function 'resnet_bottleneck_conv1_bn1<1024, 46, 80, 2048, 23, 40, 2, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_16_1' (./resnet_conv_1x1.cpp:16:22) in function 'resnet_bottleneck_conv1_bn1<1024, 46, 80, 2048, 23, 40, 2, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_237_5' (./resnet_util4.h:237:36) in function 'resnet_bottleneck_conv1_bn1<1024, 46, 80, 2048, 23, 40, 2, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_168_2' (./resnet_util4.h:168:27) in function 'resnet_bottleneck_conv1_bn1<1024, 46, 80, 2048, 23, 40, 2, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_166_1' (./resnet_util4.h:166:23) in function 'resnet_bottleneck_conv1_bn1<1024, 46, 80, 2048, 23, 40, 2, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_227_4' (./resnet_util4.h:227:35) in function 'resnet_bottleneck_conv1_bn1<1024, 46, 80, 2048, 23, 40, 2, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_149_1' (./resnet_util4.h:149:23) in function 'resnet_bottleneck_conv1_bn1<1024, 46, 80, 2048, 23, 40, 2, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_14_2' (./resnet_batchnorm.cpp:14:25) in function 'resnet_bottleneck_conv1_bn1<1024, 46, 80, 2048, 23, 40, 2, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_12_1' (./resnet_batchnorm.cpp:12:21) in function 'resnet_bottleneck_conv1_bn1<1024, 46, 80, 2048, 23, 40, 2, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_194_2' (./resnet_util4.h:194:27) in function 'resnet_bottleneck_conv1_bn1<1024, 46, 80, 2048, 23, 40, 2, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_192_1' (./resnet_util4.h:192:23) in function 'resnet_bottleneck_conv1_bn1<1024, 46, 80, 2048, 23, 40, 2, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_225_3' (./resnet_util4.h:225:31) in function 'resnet_bottleneck_conv1_bn1<1024, 46, 80, 2048, 23, 40, 2, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_220_2' (./resnet_util4.h:220:27) in function 'resnet_bottleneck_conv1_bn1<1024, 46, 80, 2048, 23, 40, 2, 0>'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.48 seconds. CPU system time: 0.27 seconds. Elapsed time: 3.04 seconds; current allocated memory: 2.122 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'resnet_top_4' ...
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_.2' to 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_2'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1.2' to 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1_2'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.2' to 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO.2' to 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO_2'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.2' to 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_2'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.2' to 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_2'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO.2' to 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO_2'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1<1024, 46, 80, 2048, 23, 40, 2, 0>' to 'resnet_bottleneck_conv1_bn1_1024_46_80_2048_23_40_2_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_.1' to 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_1'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1.1' to 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.1' to 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO.1' to 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO_1'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.1' to 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_1'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.1' to 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_1'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO.1' to 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO_1'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1<1024, 46, 80, 512, 46, 80, 1, 0>' to 'resnet_bottleneck_conv1_bn1_1024_46_80_512_46_80_1_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_' to 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_s'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_' to 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_s'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_' to 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_s'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv2_bn2_relu<512, 46, 80, 512, 23, 40, 2, 0>' to 'resnet_bottleneck_conv2_bn2_relu_512_46_80_512_23_40_2_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_' to 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_' to 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv3_bn3_add_relu<512, 23, 40, 2048, 23, 40, 1, 1>' to 'resnet_bottleneck_conv3_bn3_add_relu_512_23_40_2048_23_40_1_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_' to 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_s'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_' to 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_s'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1<2048, 23, 40, 512, 23, 40, 1, 1>' to 'resnet_bottleneck_conv1_bn1_2048_23_40_512_23_40_1_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_.1' to 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_1'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI.1' to 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI_1'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_.1' to 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_1'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI.1' to 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI_1'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.1' to 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_1'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_.1' to 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_1'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI.1' to 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI_1'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv2_bn2_relu<512, 23, 40, 512, 23, 40, 1, 1>' to 'resnet_bottleneck_conv2_bn2_relu_512_23_40_512_23_40_1_1_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer4_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_34_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln36_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln36) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_34_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_34_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.15 seconds. Elapsed time: 0.85 seconds; current allocated memory: 2.125 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.126 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln45_6) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.127 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.127 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_109_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_109_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.127 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.127 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_1', ./resnet_conv_1x1.cpp:29->./resnet_util4.h:244) on array 'in_fm_buf_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_3', ./resnet_conv_1x1.cpp:29->./resnet_util4.h:244) on array 'in_fm_buf_1' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_5', ./resnet_conv_1x1.cpp:29->./resnet_util4.h:244) on array 'in_fm_buf_1' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_7', ./resnet_conv_1x1.cpp:29->./resnet_util4.h:244) on array 'in_fm_buf_1' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_37', ./resnet_conv_1x1.cpp:29->./resnet_util4.h:244) on array 'in_fm_buf_1' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_53', ./resnet_conv_1x1.cpp:29->./resnet_util4.h:244) on array 'in_fm_buf_1' due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_61', ./resnet_conv_1x1.cpp:29->./resnet_util4.h:244) on array 'in_fm_buf_1' due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 328, loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 8.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 8.26 seconds; current allocated memory: 2.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 5.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.13 seconds; current allocated memory: 2.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln173) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.13 seconds; current allocated memory: 2.134 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.135 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_149_1_VITIS_LOOP_151_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_149_1_VITIS_LOOP_151_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.135 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.135 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln18) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_2' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3'): Unable to schedule 'load' operation ('param_buf_1_load_5', ./resnet_batchnorm.cpp:12->./resnet_util4.h:256) on array 'param_buf_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'param_buf_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 22, loop 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.26 seconds; current allocated memory: 2.135 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.136 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln192_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln198) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.136 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.136 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_1024_46_80_2048_23_40_2_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 2.137 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.85 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.88 seconds; current allocated memory: 2.137 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer4_Pipeline_VITIS_LOOP_51_4_VITIS_LOOP_53_5_VITIS_LOOP_55_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln57) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_51_4_VITIS_LOOP_53_5_VITIS_LOOP_55_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_51_4_VITIS_LOOP_53_5_VITIS_LOOP_55_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.78 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.84 seconds; current allocated memory: 2.138 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.138 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln45_8) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.139 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.139 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_109_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_109_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.139 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.139 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_1', ./resnet_conv_1x1.cpp:29->./resnet_util4.h:244) on array 'in_fm_buf_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_3', ./resnet_conv_1x1.cpp:29->./resnet_util4.h:244) on array 'in_fm_buf_1' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_5', ./resnet_conv_1x1.cpp:29->./resnet_util4.h:244) on array 'in_fm_buf_1' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_7', ./resnet_conv_1x1.cpp:29->./resnet_util4.h:244) on array 'in_fm_buf_1' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_37', ./resnet_conv_1x1.cpp:29->./resnet_util4.h:244) on array 'in_fm_buf_1' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_53', ./resnet_conv_1x1.cpp:29->./resnet_util4.h:244) on array 'in_fm_buf_1' due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_61', ./resnet_conv_1x1.cpp:29->./resnet_util4.h:244) on array 'in_fm_buf_1' due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 328, loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 8.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 8.15 seconds; current allocated memory: 2.145 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.92 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.05 seconds; current allocated memory: 2.146 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln173) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.97 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.08 seconds; current allocated memory: 2.146 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.147 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_149_1_VITIS_LOOP_151_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_149_1_VITIS_LOOP_151_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.147 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.147 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln18) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_1' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3'): Unable to schedule 'load' operation ('param_buf_1_load_7', ./resnet_batchnorm.cpp:12->./resnet_util4.h:256) on array 'param_buf_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'param_buf_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 24, loop 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.18 seconds. CPU system time: 0 seconds. Elapsed time: 5.26 seconds; current allocated memory: 2.148 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 2.148 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln192_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln198) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.148 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.149 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_1024_46_80_512_46_80_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.149 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.85 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.92 seconds; current allocated memory: 2.150 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer4_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_VITIS_LOOP_77_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln79) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_7_VITIS_LOOP_75_8_VITIS_LOOP_77_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_73_7_VITIS_LOOP_75_8_VITIS_LOOP_77_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.78 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.84 seconds; current allocated memory: 2.150 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.150 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln45_3) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.151 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.152 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITIS_LOOP_129_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITIS_LOOP_129_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.152 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.152 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln35_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5'.
WARNING: [HLS 200-880] The II Violation in module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_s' (loop 'VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'add' operation ('add_ln33', ./resnet_conv_3x3.cpp:33->./resnet_util4.h:305) and 'icmp' operation ('icmp_ln33', ./resnet_conv_3x3.cpp:33->./resnet_util4.h:305).
WARNING: [HLS 200-880] The II Violation in module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_s' (loop 'VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('add4416_i_write_ln33', ./resnet_conv_3x3.cpp:33->./resnet_util4.h:305) of variable 'add44_i', ./resnet_conv_3x3.cpp:35->./resnet_util4.h:305 on local variable 'add4416_i' and 'load' operation ('add4416_i_load', ./resnet_conv_3x3.cpp:35->./resnet_util4.h:305) on local variable 'add4416_i'.
WARNING: [HLS 200-880] The II Violation in module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_s' (loop 'VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('add4416_i_write_ln33', ./resnet_conv_3x3.cpp:33->./resnet_util4.h:305) of variable 'add44_i', ./resnet_conv_3x3.cpp:35->./resnet_util4.h:305 on local variable 'add4416_i' and 'load' operation ('add4416_i_load', ./resnet_conv_3x3.cpp:35->./resnet_util4.h:305) on local variable 'add4416_i'.
WARNING: [HLS 200-880] The II Violation in module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_s' (loop 'VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('add4416_i_write_ln33', ./resnet_conv_3x3.cpp:33->./resnet_util4.h:305) of variable 'add44_i', ./resnet_conv_3x3.cpp:35->./resnet_util4.h:305 on local variable 'add4416_i' and 'load' operation ('add4416_i_load', ./resnet_conv_3x3.cpp:35->./resnet_util4.h:305) on local variable 'add4416_i'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 18, loop 'VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.17 seconds; current allocated memory: 2.153 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.153 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln173) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.89 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.96 seconds; current allocated memory: 2.153 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.154 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_149_1_VITIS_LOOP_151_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_149_1_VITIS_LOOP_151_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.154 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.154 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln18) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_s' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3'): Unable to schedule 'load' operation ('param_buf_1_load_3', ./resnet_batchnorm.cpp:12->./resnet_util4.h:316) on array 'param_buf_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'param_buf_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 24, loop 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.28 seconds; current allocated memory: 2.155 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.155 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln192_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln198) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.155 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.156 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv2_bn2_relu_512_46_80_512_23_40_2_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.72 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.78 seconds; current allocated memory: 2.156 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.157 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer4_Pipeline_VITIS_LOOP_96_10_VITIS_LOOP_98_11_VITIS_LOOP_100_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln102) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_96_10_VITIS_LOOP_98_11_VITIS_LOOP_100_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_96_10_VITIS_LOOP_98_11_VITIS_LOOP_100_12'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.157 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.157 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln45_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 2.158 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.158 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_109_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_109_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_109_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.158 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.158 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_1', ./resnet_conv_1x1.cpp:29->./resnet_util4.h:362) on array 'in_fm_buf_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_3', ./resnet_conv_1x1.cpp:29->./resnet_util4.h:362) on array 'in_fm_buf_1' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_5', ./resnet_conv_1x1.cpp:29->./resnet_util4.h:362) on array 'in_fm_buf_1' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_7', ./resnet_conv_1x1.cpp:29->./resnet_util4.h:362) on array 'in_fm_buf_1' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_37', ./resnet_conv_1x1.cpp:29->./resnet_util4.h:362) on array 'in_fm_buf_1' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_53', ./resnet_conv_1x1.cpp:29->./resnet_util4.h:362) on array 'in_fm_buf_1' due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_61', ./resnet_conv_1x1.cpp:29->./resnet_util4.h:362) on array 'in_fm_buf_1' due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 328, loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.48 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.63 seconds; current allocated memory: 2.163 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.87 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.97 seconds; current allocated memory: 2.164 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln173) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.27 seconds; current allocated memory: 2.165 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.166 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_149_1_VITIS_LOOP_151_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_149_1_VITIS_LOOP_151_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.166 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.166 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln18) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3'): Unable to schedule 'load' operation ('param_buf_1_load_1', ./resnet_batchnorm.cpp:12->./resnet_util4.h:372) on array 'param_buf_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'param_buf_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 22, loop 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.69 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.8 seconds; current allocated memory: 2.166 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.167 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_89_2_VI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln93) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_87_1_VITIS_LOOP_89_2_VITIS_LOOP_91_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_87_1_VITIS_LOOP_89_2_VITIS_LOOP_91_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.168 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.169 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln43) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_1_VITIS_LOOP_39_2_VITIS_LOOP_41_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 15, loop 'VITIS_LOOP_37_1_VITIS_LOOP_39_2_VITIS_LOOP_41_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.24 seconds; current allocated memory: 2.169 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 2.169 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln192_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln198) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 2.169 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.170 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv3_bn3_add_relu_512_23_40_2048_23_40_1_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.170 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.89 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.96 seconds; current allocated memory: 2.171 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer4_Pipeline_VITIS_LOOP_119_13_VITIS_LOOP_121_14_VITIS_LOOP_123_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln126) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_119_13_VITIS_LOOP_121_14_VITIS_LOOP_123_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_119_13_VITIS_LOOP_121_14_VITIS_LOOP_123_15'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.83 seconds. CPU system time: 0 seconds. Elapsed time: 0.96 seconds; current allocated memory: 2.171 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.171 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln45_7) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.172 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.172 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_109_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_109_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.172 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_1', ./resnet_conv_1x1.cpp:29->./resnet_util4.h:244) on array 'in_fm_buf_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_3', ./resnet_conv_1x1.cpp:29->./resnet_util4.h:244) on array 'in_fm_buf_1' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_5', ./resnet_conv_1x1.cpp:29->./resnet_util4.h:244) on array 'in_fm_buf_1' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_7', ./resnet_conv_1x1.cpp:29->./resnet_util4.h:244) on array 'in_fm_buf_1' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_37', ./resnet_conv_1x1.cpp:29->./resnet_util4.h:244) on array 'in_fm_buf_1' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_53', ./resnet_conv_1x1.cpp:29->./resnet_util4.h:244) on array 'in_fm_buf_1' due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_61', ./resnet_conv_1x1.cpp:29->./resnet_util4.h:244) on array 'in_fm_buf_1' due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 328, loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.83 seconds. CPU system time: 0.02 seconds. Elapsed time: 6.03 seconds; current allocated memory: 2.178 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 5.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.18 seconds; current allocated memory: 2.179 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln173) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.31 seconds; current allocated memory: 2.179 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.180 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_149_1_VITIS_LOOP_151_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_149_1_VITIS_LOOP_151_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.180 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.180 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln18) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_s' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3'): Unable to schedule 'load' operation ('param_buf_1_load_7', ./resnet_batchnorm.cpp:12->./resnet_util4.h:256) on array 'param_buf_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'param_buf_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 24, loop 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.8 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.91 seconds; current allocated memory: 2.181 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.181 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln192_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln198) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.181 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.182 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_2048_23_40_512_23_40_1_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.182 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.88 seconds. CPU system time: 0.01 seconds. Elapsed time: 1 seconds; current allocated memory: 2.183 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer4_Pipeline_VITIS_LOOP_143_16_VITIS_LOOP_145_17_VITIS_LOOP_147_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln149) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_143_16_VITIS_LOOP_145_17_VITIS_LOOP_147_18'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_143_16_VITIS_LOOP_145_17_VITIS_LOOP_147_18'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.82 seconds. CPU system time: 0 seconds. Elapsed time: 0.91 seconds; current allocated memory: 2.183 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.183 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln45_4) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 2.184 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.185 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITIS_LOOP_129_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITIS_LOOP_129_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 2.185 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.185 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln35_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5'.
WARNING: [HLS 200-880] The II Violation in module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_1' (loop 'VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'add' operation ('add_ln33', ./resnet_conv_3x3.cpp:33->./resnet_util4.h:305) and 'icmp' operation ('icmp_ln33', ./resnet_conv_3x3.cpp:33->./resnet_util4.h:305).
WARNING: [HLS 200-880] The II Violation in module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_1' (loop 'VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('add4416_i_write_ln33', ./resnet_conv_3x3.cpp:33->./resnet_util4.h:305) of variable 'add44_i', ./resnet_conv_3x3.cpp:35->./resnet_util4.h:305 on local variable 'add4416_i' and 'load' operation ('add4416_i_load', ./resnet_conv_3x3.cpp:35->./resnet_util4.h:305) on local variable 'add4416_i'.
WARNING: [HLS 200-880] The II Violation in module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_1' (loop 'VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('add4416_i_write_ln33', ./resnet_conv_3x3.cpp:33->./resnet_util4.h:305) of variable 'add44_i', ./resnet_conv_3x3.cpp:35->./resnet_util4.h:305 on local variable 'add4416_i' and 'load' operation ('add4416_i_load', ./resnet_conv_3x3.cpp:35->./resnet_util4.h:305) on local variable 'add4416_i'.
WARNING: [HLS 200-880] The II Violation in module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_1' (loop 'VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('add4416_i_write_ln33', ./resnet_conv_3x3.cpp:33->./resnet_util4.h:305) of variable 'add44_i', ./resnet_conv_3x3.cpp:35->./resnet_util4.h:305 on local variable 'add4416_i' and 'load' operation ('add4416_i_load', ./resnet_conv_3x3.cpp:35->./resnet_util4.h:305) on local variable 'add4416_i'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 18, loop 'VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.71 seconds; current allocated memory: 2.186 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.186 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln173) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 2.186 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.186 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_149_1_VITIS_LOOP_151_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_149_1_VITIS_LOOP_151_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 2.187 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.187 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln18) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_1' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3'): Unable to schedule 'load' operation ('param_buf_1_load_3', ./resnet_batchnorm.cpp:12->./resnet_util4.h:316) on array 'param_buf_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'param_buf_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 24, loop 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 2.187 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 2.188 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln192_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln198) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 2.188 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.188 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv2_bn2_relu_512_23_40_512_23_40_1_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 2.189 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 2.189 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer4_Pipeline_VITIS_LOOP_165_19_VITIS_LOOP_167_20_VITIS_LOOP_169_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln171) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_165_19_VITIS_LOOP_167_20_VITIS_LOOP_169_21'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_165_19_VITIS_LOOP_167_20_VITIS_LOOP_169_21'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 2.190 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.190 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer4_Pipeline_VITIS_LOOP_187_22_VITIS_LOOP_189_23_VITIS_LOOP_191_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln194) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_187_22_VITIS_LOOP_189_23_VITIS_LOOP_191_24'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_187_22_VITIS_LOOP_189_23_VITIS_LOOP_191_24'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 2.190 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.190 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer4_Pipeline_VITIS_LOOP_210_25_VITIS_LOOP_212_26_VITIS_LOOP_214_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln216) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_210_25_VITIS_LOOP_212_26_VITIS_LOOP_214_27'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_210_25_VITIS_LOOP_212_26_VITIS_LOOP_214_27'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.191 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.191 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer4_Pipeline_VITIS_LOOP_232_28_VITIS_LOOP_234_29_VITIS_LOOP_236_30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln238) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_232_28_VITIS_LOOP_234_29_VITIS_LOOP_236_30'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_232_28_VITIS_LOOP_234_29_VITIS_LOOP_236_30'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 2.191 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.192 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer4_Pipeline_VITIS_LOOP_254_31_VITIS_LOOP_256_32_VITIS_LOOP_258_33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln260_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln260) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_254_31_VITIS_LOOP_256_32_VITIS_LOOP_258_33'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_254_31_VITIS_LOOP_256_32_VITIS_LOOP_258_33'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.192 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.192 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.192 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.5 seconds; current allocated memory: 2.193 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_top_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.25 seconds; current allocated memory: 2.193 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.8 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.88 seconds; current allocated memory: 2.194 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer4_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_34_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_layer4_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_34_3' pipeline 'VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_34_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_11ns_6ns_6ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_11ns_8ns_6ns_19_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer4_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2_VITIS_LOOP_34_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.31 seconds; current allocated memory: 2.194 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_2' pipeline 'VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_10ns_8ns_6ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1_2' pipeline 'VITIS_LOOP_109_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 2.198 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2' pipeline 'VITIS_LOOP_16_1_VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.204 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO_2' pipeline 'VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.08 seconds. CPU system time: 0.05 seconds. Elapsed time: 3.34 seconds; current allocated memory: 2.216 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_2' pipeline 'VITIS_LOOP_149_1_VITIS_LOOP_151_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.217 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_2' pipeline 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.38 seconds; current allocated memory: 2.218 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO_2' pipeline 'VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_11ns_8ns_5ns_19_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_5ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.220 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_1024_46_80_2048_23_40_2_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet_bottleneck_conv1_bn1_1024_46_80_2048_23_40_2_0_s/grp_fu_348_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_1024_46_80_2048_23_40_2_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 2.224 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer4_Pipeline_VITIS_LOOP_51_4_VITIS_LOOP_53_5_VITIS_LOOP_55_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_layer4_Pipeline_VITIS_LOOP_51_4_VITIS_LOOP_53_5_VITIS_LOOP_55_6' pipeline 'VITIS_LOOP_51_4_VITIS_LOOP_53_5_VITIS_LOOP_55_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_12ns_8ns_5ns_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer4_Pipeline_VITIS_LOOP_51_4_VITIS_LOOP_53_5_VITIS_LOOP_55_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.88 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.01 seconds; current allocated memory: 2.228 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_1' pipeline 'VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_10ns_8ns_6ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 2.229 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1_1' pipeline 'VITIS_LOOP_109_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.231 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1' pipeline 'VITIS_LOOP_16_1_VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 2.238 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO_1' pipeline 'VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.08 seconds. CPU system time: 0.05 seconds. Elapsed time: 3.36 seconds; current allocated memory: 2.249 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_1' pipeline 'VITIS_LOOP_149_1_VITIS_LOOP_151_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.250 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_1' pipeline 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 2.252 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO_1' pipeline 'VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_9ns_8ns_6ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.255 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_1024_46_80_512_46_80_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet_bottleneck_conv1_bn1_1024_46_80_512_46_80_1_0_s/grp_fu_348_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_1024_46_80_512_46_80_1_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.49 seconds; current allocated memory: 2.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer4_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_VITIS_LOOP_77_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_layer4_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_VITIS_LOOP_77_9' pipeline 'VITIS_LOOP_73_7_VITIS_LOOP_75_8_VITIS_LOOP_77_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10ns_8ns_6ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer4_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_VITIS_LOOP_77_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.92 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.04 seconds; current allocated memory: 2.262 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_s' pipeline 'VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_9ns_8ns_7s_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 2.264 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI' pipeline 'VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITIS_LOOP_129_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_s' pipeline 'VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13ns_18ns_6ns_18ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.55 seconds; current allocated memory: 2.269 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI' pipeline 'VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.271 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2' pipeline 'VITIS_LOOP_149_1_VITIS_LOOP_151_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_s' pipeline 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.275 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI' pipeline 'VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_9ns_8ns_5ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_5ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 2.277 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv2_bn2_relu_512_46_80_512_23_40_2_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_64ns_128_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv2_bn2_relu_512_46_80_512_23_40_2_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.5 seconds; current allocated memory: 2.281 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer4_Pipeline_VITIS_LOOP_96_10_VITIS_LOOP_98_11_VITIS_LOOP_100_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_layer4_Pipeline_VITIS_LOOP_96_10_VITIS_LOOP_98_11_VITIS_LOOP_100_12' pipeline 'VITIS_LOOP_96_10_VITIS_LOOP_98_11_VITIS_LOOP_100_12' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10ns_8ns_5ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer4_Pipeline_VITIS_LOOP_96_10_VITIS_LOOP_98_11_VITIS_LOOP_100_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.73 seconds; current allocated memory: 2.283 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VI' pipeline 'VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_9ns_8ns_6ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VI'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.285 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_109_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_109_1' pipeline 'VITIS_LOOP_109_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_109_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.287 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2' pipeline 'VITIS_LOOP_16_1_VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.54 seconds; current allocated memory: 2.293 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_s' pipeline 'VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.11 seconds. CPU system time: 0.05 seconds. Elapsed time: 3.42 seconds; current allocated memory: 2.305 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2' pipeline 'VITIS_LOOP_149_1_VITIS_LOOP_151_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.307 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI' pipeline 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.309 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_89_2_VI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_89_2_VI' pipeline 'VITIS_LOOP_87_1_VITIS_LOOP_89_2_VITIS_LOOP_91_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_11ns_8ns_6ns_19_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_89_2_VI'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.311 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_37_1_VITIS_LOOP_39_2_VITIS_LOOP_41_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI' pipeline 'VITIS_LOOP_37_1_VITIS_LOOP_39_2_VITIS_LOOP_41_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 2.313 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_s' pipeline 'VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_11ns_8ns_6ns_19_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.49 seconds; current allocated memory: 2.315 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv3_bn3_add_relu_512_23_40_2048_23_40_1_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'resnet_bottleneck_conv3_bn3_add_relu_512_23_40_2048_23_40_1_1_s_ds_fm_buf_1_RAM_AUTO_1R1W' to 'resnet_bottleneck_conv3_bn3_add_relu_512_23_40_2048_23_40_1_1_s_ds_fm_buf_1_Rbkb' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv3_bn3_add_relu_512_23_40_2048_23_40_1_1_s'.
INFO: [RTMG 210-278] Implementing memory 'resnet_top_4_resnet_bottleneck_conv3_bn3_add_relu_512_23_40_2048_23_40_1_1_s_ds_fm_buf_1_Rbkb' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.318 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer4_Pipeline_VITIS_LOOP_119_13_VITIS_LOOP_121_14_VITIS_LOOP_123_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_layer4_Pipeline_VITIS_LOOP_119_13_VITIS_LOOP_121_14_VITIS_LOOP_123_15' pipeline 'VITIS_LOOP_119_13_VITIS_LOOP_121_14_VITIS_LOOP_123_15' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_12ns_8ns_5ns_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer4_Pipeline_VITIS_LOOP_119_13_VITIS_LOOP_121_14_VITIS_LOOP_123_15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.94 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.1 seconds; current allocated memory: 2.321 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_s' pipeline 'VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_11ns_8ns_6ns_19_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.325 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1' pipeline 'VITIS_LOOP_109_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 2.327 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2' pipeline 'VITIS_LOOP_16_1_VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.6 seconds; current allocated memory: 2.331 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO' pipeline 'VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.09 seconds. CPU system time: 0.05 seconds. Elapsed time: 3.34 seconds; current allocated memory: 2.343 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2' pipeline 'VITIS_LOOP_149_1_VITIS_LOOP_151_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.348 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_s' pipeline 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.350 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO' pipeline 'VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_9ns_8ns_6ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 2.351 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_2048_23_40_512_23_40_1_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_2048_23_40_512_23_40_1_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 2.354 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer4_Pipeline_VITIS_LOOP_143_16_VITIS_LOOP_145_17_VITIS_LOOP_147_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_layer4_Pipeline_VITIS_LOOP_143_16_VITIS_LOOP_145_17_VITIS_LOOP_147_18' pipeline 'VITIS_LOOP_143_16_VITIS_LOOP_145_17_VITIS_LOOP_147_18' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10ns_8ns_5ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer4_Pipeline_VITIS_LOOP_143_16_VITIS_LOOP_145_17_VITIS_LOOP_147_18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.89 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.04 seconds; current allocated memory: 2.355 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_1' pipeline 'VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_9ns_8ns_7s_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.49 seconds; current allocated memory: 2.360 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI_1' pipeline 'VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITIS_LOOP_129_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.363 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_1' pipeline 'VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13ns_18ns_6ns_18ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.58 seconds; current allocated memory: 2.365 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI_1' pipeline 'VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 2.368 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_1' pipeline 'VITIS_LOOP_149_1_VITIS_LOOP_151_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.370 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_1' pipeline 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.51 seconds; current allocated memory: 2.372 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI_1' pipeline 'VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_9ns_8ns_6ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 2.374 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv2_bn2_relu_512_23_40_512_23_40_1_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_64ns_128_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv2_bn2_relu_512_23_40_512_23_40_1_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.376 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer4_Pipeline_VITIS_LOOP_165_19_VITIS_LOOP_167_20_VITIS_LOOP_169_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_layer4_Pipeline_VITIS_LOOP_165_19_VITIS_LOOP_167_20_VITIS_LOOP_169_21' pipeline 'VITIS_LOOP_165_19_VITIS_LOOP_167_20_VITIS_LOOP_169_21' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10ns_8ns_5ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer4_Pipeline_VITIS_LOOP_165_19_VITIS_LOOP_167_20_VITIS_LOOP_169_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.66 seconds; current allocated memory: 2.380 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer4_Pipeline_VITIS_LOOP_187_22_VITIS_LOOP_189_23_VITIS_LOOP_191_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_layer4_Pipeline_VITIS_LOOP_187_22_VITIS_LOOP_189_23_VITIS_LOOP_191_24' pipeline 'VITIS_LOOP_187_22_VITIS_LOOP_189_23_VITIS_LOOP_191_24' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_12ns_8ns_5ns_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer4_Pipeline_VITIS_LOOP_187_22_VITIS_LOOP_189_23_VITIS_LOOP_191_24'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer4_Pipeline_VITIS_LOOP_210_25_VITIS_LOOP_212_26_VITIS_LOOP_214_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_layer4_Pipeline_VITIS_LOOP_210_25_VITIS_LOOP_212_26_VITIS_LOOP_214_27' pipeline 'VITIS_LOOP_210_25_VITIS_LOOP_212_26_VITIS_LOOP_214_27' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10ns_8ns_5ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer4_Pipeline_VITIS_LOOP_210_25_VITIS_LOOP_212_26_VITIS_LOOP_214_27'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 2.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer4_Pipeline_VITIS_LOOP_232_28_VITIS_LOOP_234_29_VITIS_LOOP_236_30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_layer4_Pipeline_VITIS_LOOP_232_28_VITIS_LOOP_234_29_VITIS_LOOP_236_30' pipeline 'VITIS_LOOP_232_28_VITIS_LOOP_234_29_VITIS_LOOP_236_30' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10ns_8ns_5ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer4_Pipeline_VITIS_LOOP_232_28_VITIS_LOOP_234_29_VITIS_LOOP_236_30'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.386 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer4_Pipeline_VITIS_LOOP_254_31_VITIS_LOOP_256_32_VITIS_LOOP_258_33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_layer4_Pipeline_VITIS_LOOP_254_31_VITIS_LOOP_256_32_VITIS_LOOP_258_33' pipeline 'VITIS_LOOP_254_31_VITIS_LOOP_256_32_VITIS_LOOP_258_33' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_12ns_6ns_5ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_12ns_8ns_5ns_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer4_Pipeline_VITIS_LOOP_254_31_VITIS_LOOP_256_32_VITIS_LOOP_258_33'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.388 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer4'.
INFO: [RTMG 210-278] Implementing memory 'resnet_top_4_resnet_layer4_resnet_layer_in_fm_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'resnet_top_4_resnet_layer4_param_buf_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'resnet_top_4_resnet_layer4_partial_out_fm_buf_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'resnet_top_4_resnet_layer4_in_fm_buf_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'resnet_top_4_resnet_layer4_weight_buf_1x1_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'resnet_top_4_resnet_layer4_out_fm_buf_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'resnet_top_4_resnet_layer4_weight_buf_3x3_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.36 seconds. CPU system time: 0.5 seconds. Elapsed time: 7.79 seconds; current allocated memory: 2.416 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_top_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_4/resnet_layer3_output_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_4/resnet_layer4_input_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_4/resnet_layer4_0_conv1_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_4/resnet_layer4_0_bn1_params' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_4/resnet_layer4_0_conv2_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_4/resnet_layer4_0_bn2_params' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_4/resnet_layer4_0_conv3_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_4/resnet_layer4_0_bn3_params' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_4/resnet_layer4_0_downsample_0_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_4/resnet_layer4_0_downsample_1_params' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_4/resnet_layer4_1_conv1_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_4/resnet_layer4_1_bn1_params' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_4/resnet_layer4_1_conv2_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_4/resnet_layer4_1_bn2_params' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_4/resnet_layer4_1_conv3_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_4/resnet_layer4_1_bn3_params' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_4/resnet_layer4_2_conv1_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_4/resnet_layer4_2_bn1_params' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_4/resnet_layer4_2_conv2_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_4/resnet_layer4_2_bn2_params' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_4/resnet_layer4_2_conv3_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_4/resnet_layer4_2_bn3_params' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_4/resnet_layer4_output_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'resnet_top_4' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'resnet_top_4/resnet_layer3_output_fm_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet_top_4/resnet_layer3_output_fm_address0' to 0.
WARNING: [RTGEN 206-101] Port 'resnet_top_4/resnet_layer3_output_fm_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet_top_4/resnet_layer3_output_fm_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'resnet_top_4/resnet_layer3_output_fm_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet_top_4/resnet_layer3_output_fm_we0' to 0.
WARNING: [RTGEN 206-101] Port 'resnet_top_4/resnet_layer3_output_fm_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet_top_4/resnet_layer3_output_fm_d0' to 0.
WARNING: [RTGEN 206-101] Port 'resnet_top_4/resnet_layer3_output_fm_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'resnet_top_4/resnet_layer3_output_fm_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet_top_4/resnet_layer3_output_fm_address1' to 0.
WARNING: [RTGEN 206-101] Port 'resnet_top_4/resnet_layer3_output_fm_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet_top_4/resnet_layer3_output_fm_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'resnet_top_4/resnet_layer3_output_fm_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet_top_4/resnet_layer3_output_fm_we1' to 0.
WARNING: [RTGEN 206-101] Port 'resnet_top_4/resnet_layer3_output_fm_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet_top_4/resnet_layer3_output_fm_d1' to 0.
WARNING: [RTGEN 206-101] Port 'resnet_top_4/resnet_layer3_output_fm_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_top_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.29 seconds. CPU system time: 0.08 seconds. Elapsed time: 4.02 seconds; current allocated memory: 2.416 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 8.14 seconds. CPU system time: 1.23 seconds. Elapsed time: 11.17 seconds; current allocated memory: 2.416 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 4.72 seconds. CPU system time: 0.06 seconds. Elapsed time: 4.99 seconds; current allocated memory: 2.416 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for resnet_top_4.
INFO: [VLOG 209-307] Generating Verilog RTL for resnet_top_4.
INFO: [HLS 200-789] **** Estimated Fmax: 119.73 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 219.47 seconds. CPU system time: 13.21 seconds. Elapsed time: 257.75 seconds; current allocated memory: 957.996 MB.
