Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ab75896557784bee8f9f82c3cf978443 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_y_tst_behav xil_defaultlib.multi_y_tst xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'a' [E:/vivado/lab_7_1_multi_8y/lab_7_1_multi_8y.srcs/sources_1/new/multi_8u.v:43]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sub' [E:/vivado/lab_7_1_multi_8y/lab_7_1_multi_8y.srcs/sources_1/new/ALU8.v:33]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sub' [E:/vivado/lab_7_1_multi_8y/lab_7_1_multi_8y.srcs/sources_1/new/ALU8.v:34]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FA
Compiling module xil_defaultlib.CLU4
Compiling module xil_defaultlib.CLA4
Compiling module xil_defaultlib.CLA8
Compiling module xil_defaultlib.Adder8
Compiling module xil_defaultlib.ALU8
Compiling module xil_defaultlib.multi_8y
Compiling module xil_defaultlib.multi_y_tst
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_y_tst_behav
