digraph Diagram {
  node [shape=box]; # Comment
    "const0_0" -> "add_466_470_471_PE.data.in.0";
    "const0_0$1" -> "mul_492_493_494_PE.data.in.1";
    "const11_11" -> "mul_468_469_470_PE.data.in.1";
    "const12_12" -> "mul_486_487_488_PE.data.in.1";
    "const13_13" -> "mul_504_505_506_PE.data.in.1";
    "const14_14" -> "mul_474_475_476_PE.data.in.1";
    "const16_16" -> "mul_510_511_512_PE.data.in.1";
    "const17_17" -> "mul_480_481_482_PE.data.in.1";
    "const18_18" -> "mul_498_499_500_PE.data.in.1";
    "const19_19" -> "mul_516_517_518_PE.data.in.1";
    "add_514_518_519_PE" -> "OUTPUT";
    "INPUT" -> "lb_p4_clamped_stencil_update_stream$mem_1$cgramem"; # fifo_depth 64
    "INPUT" -> "lb_p4_clamped_stencil_update_stream$reg_0_1";
    "INPUT" -> "mul_516_517_518_PE.data.in.0";
    "lb_p4_clamped_stencil_update_stream$mem_1$cgramem" -> "lb_p4_clamped_stencil_update_stream$mem_2$cgramem"; # fifo_depth 64
    "lb_p4_clamped_stencil_update_stream$mem_1$cgramem" -> "lb_p4_clamped_stencil_update_stream$reg_1_1";
    "lb_p4_clamped_stencil_update_stream$mem_1$cgramem" -> "mul_498_499_500_PE.data.in.0";
    "lb_p4_clamped_stencil_update_stream_wen_lut_bitPE" -> "lb_p4_clamped_stencil_update_stream$mem_1$cgramem.wen"; # lut_value 0xff
    "lb_p4_clamped_stencil_update_stream$mem_2$cgramem" -> "lb_p4_clamped_stencil_update_stream$reg_2_1";
    "lb_p4_clamped_stencil_update_stream$mem_2$cgramem" -> "mul_480_481_482_PE.data.in.0";
    "lb_p4_clamped_stencil_update_stream_wen_lut_bitPE" -> "lb_p4_clamped_stencil_update_stream$mem_2$cgramem.wen"; # lut_value 0xff
    "lb_p4_clamped_stencil_update_stream$reg_0_1" -> "lb_p4_clamped_stencil_update_stream$reg_0_2";
    "lb_p4_clamped_stencil_update_stream$reg_0_1" -> "mul_510_511_512_PE.data.in.0";
    "lb_p4_clamped_stencil_update_stream$reg_0_2" -> "mul_504_505_506_PE.data.in.0";
    "lb_p4_clamped_stencil_update_stream$reg_1_1" -> "lb_p4_clamped_stencil_update_stream$reg_1_2";
    "lb_p4_clamped_stencil_update_stream$reg_1_1" -> "mul_492_493_494_PE.data.in.0";
    "lb_p4_clamped_stencil_update_stream$reg_1_2" -> "mul_486_487_488_PE.data.in.0";
    "lb_p4_clamped_stencil_update_stream$reg_2_1" -> "lb_p4_clamped_stencil_update_stream$reg_2_2";
    "lb_p4_clamped_stencil_update_stream$reg_2_1" -> "mul_474_475_476_PE.data.in.0";
    "lb_p4_clamped_stencil_update_stream$reg_2_2" -> "mul_468_469_470_PE.data.in.0";
    "add_466_470_471_PE" -> "add_472_476_477_PE.data.in.0";
    "add_472_476_477_PE" -> "add_478_482_483_PE.data.in.0";
    "add_478_482_483_PE" -> "add_484_488_489_PE.data.in.0";
    "add_484_488_489_PE" -> "add_490_494_495_PE.data.in.0";
    "add_490_494_495_PE" -> "add_496_500_501_PE.data.in.0";
    "add_496_500_501_PE" -> "add_502_506_507_PE.data.in.0";
    "add_502_506_507_PE" -> "add_508_512_513_PE.data.in.0";
    "add_508_512_513_PE" -> "add_514_518_519_PE.data.in.0";
    "mul_468_469_470_PE" -> "add_466_470_471_PE.data.in.1";
    "mul_474_475_476_PE" -> "add_472_476_477_PE.data.in.1";
    "mul_480_481_482_PE" -> "add_478_482_483_PE.data.in.1";
    "mul_486_487_488_PE" -> "add_484_488_489_PE.data.in.1";
    "mul_492_493_494_PE" -> "add_490_494_495_PE.data.in.1";
    "mul_498_499_500_PE" -> "add_496_500_501_PE.data.in.1";
    "mul_504_505_506_PE" -> "add_502_506_507_PE.data.in.1";
    "mul_510_511_512_PE" -> "add_508_512_513_PE.data.in.1";
    "mul_516_517_518_PE" -> "add_514_518_519_PE.data.in.1";
}
