<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Nano100BN Series BSP: C:/Users/yachen/workzone/bsp/nano100bbsp/Library/NuEdu/src/NuEdu-Basic01_SPI_Flash_w_PDMA.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="M0Banner_v2.jpg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Nano100BN Series BSP
   &#160;<span id="projectnumber">V3.03.002</span>
   </div>
   <div id="projectbrief">The Board Support Package for Nano100BN Series</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_e4d6fc7985037f1aa8a08cd2e2128471.html">nano100bbsp</a></li><li class="navelem"><a class="el" href="dir_3d83623d945672da9564450d60a68063.html">Library</a></li><li class="navelem"><a class="el" href="dir_f6cb2f70d32fc38bff5ab8f2be710273.html">NuEdu</a></li><li class="navelem"><a class="el" href="dir_5d10997dfaccc8619fbd3f2ab520444d.html">src</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">NuEdu-Basic01_SPI_Flash_w_PDMA.c</div>  </div>
</div><!--header-->
<div class="contents">
<a href="_nu_edu-_basic01___s_p_i___flash__w___p_d_m_a_8c.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/**************************************************************************/</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="preprocessor">#include &lt;stdio.h&gt;</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="_nano100_series_8h.html">Nano100Series.h</a>&quot;</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="_nu_edu-_basic01___s_p_i___flash__w___p_d_m_a_8h.html">NuEdu-Basic01_SPI_Flash_w_PDMA.h</a>&quot;</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">/*---------------------------------------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">/*  Definitons                                                                                             */</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">/*---------------------------------------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#define SPI_FLASH_PORT  SPI0</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#define TEST_NUMBER         1   </span><span class="comment">/* page numbers */</span><span class="preprocessor"></span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#define TEST_LENGTH         256 </span><span class="comment">/* length */</span><span class="preprocessor"></span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#define CH1                     1</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#define CH2                     2</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#define MODE_PER2MEM        1</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#define MODE_MEM2PER        2</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">/*---------------------------------------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">/* Global variables                                                                                        */</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">/*---------------------------------------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="keyword">volatile</span>    uint32_t    PDMA_CH1_INT_Flag;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="keyword">volatile</span>    uint32_t    PDMA_CH2_INT_Flag;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="group___nano130___basic01___f_u_n_c_t_i_o_n_s.html#ga44bf1dff57326410f6074df47ef8423f">   55</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___nano130___basic01___f_u_n_c_t_i_o_n_s.html#ga44bf1dff57326410f6074df47ef8423f">PDMA_IRQHandler</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;{</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;    uint32_t status = <a class="code" href="group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#gae4c57f065fae4522432c2e137c947436">PDMAGCR</a>-&gt;GCRISR;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;    <span class="comment">/* CH1 */</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;    <span class="keywordflow">if</span>(status &amp; 0x2)</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;    {</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;        <span class="keywordflow">if</span>(<a class="code" href="group___n_a_n_o100___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga1d656af0e09923d7823cca53c95ba4c5">PDMA_GET_CH_INT_STS</a>(1) &amp; 0x2)</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;        {</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;            PDMA_CH1_INT_Flag = 1;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;            <a class="code" href="group___n_a_n_o100___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga711c94f0845b8b8abe342bbe89854ca0">PDMA_CLR_CH_INT_FLAG</a>(1, <a class="code" href="_nano100_series_8h.html#ab3d99d5b7087199fb384509a8df5bb32">PDMA_ISR_TD_IS_Msk</a>);</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;        }</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;        <span class="comment">/* CH2 */</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;    }</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span>(status &amp; 0x4)</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;    {</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;        <span class="keywordflow">if</span>(<a class="code" href="group___n_a_n_o100___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga1d656af0e09923d7823cca53c95ba4c5">PDMA_GET_CH_INT_STS</a>(2) &amp; 0x2)</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;        {</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;            PDMA_CH2_INT_Flag = 1;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;            <a class="code" href="group___n_a_n_o100___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga711c94f0845b8b8abe342bbe89854ca0">PDMA_CLR_CH_INT_FLAG</a>(2, <a class="code" href="_nano100_series_8h.html#ab3d99d5b7087199fb384509a8df5bb32">PDMA_ISR_TD_IS_Msk</a>);</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;        }</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;    }</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;}</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___nano130___basic01___f_u_n_c_t_i_o_n_s.html#ga65df4305e9186c8aeb7a6f8a574d66e2">Open_SPI_Flash</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;{</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;    <span class="comment">/* Init GPIO for SPI Flash Port, set PE1, PE2, PE3 and PE4 for SPI0 */</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;    <a class="code" href="group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#gae3d9f52a1a315303ad04f0576bd42a25">SYS</a>-&gt;PE_L_MFP |= (<a class="code" href="group___n_a_n_o100___s_y_s___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga28798f1f06b08b38cf29e6f3691259e1">SYS_PE_L_MFP_PE1_MFP_SPI0_SS0</a> | <a class="code" href="group___n_a_n_o100___s_y_s___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga894dd18e28b5c0dd53965140c0f73bd2">SYS_PE_L_MFP_PE2_MFP_SPI0_SCLK</a> |</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;                      <a class="code" href="group___n_a_n_o100___s_y_s___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga33cf9553404093d589f3841dd4a1dc65">SYS_PE_L_MFP_PE3_MFP_SPI0_MISO0</a> | <a class="code" href="group___n_a_n_o100___s_y_s___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4b1f7fb2f1710a0bd5c8ed0133ecf6e5">SYS_PE_L_MFP_PE4_MFP_SPI0_MOSI0</a>);</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;    <span class="comment">/* Enable SPI0 IP clock */</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;    <a class="code" href="group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;APBCLK |= <a class="code" href="group___n_a_n_o100___definitions.html#ga3d43c7d63f87dc9026b7939b569e2dc6">CLK_APBCLK_SPI0_EN_Msk</a>;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;    <span class="comment">/* Configure SPI_FLASH_PORT as a master, MSB first, clock idle low, TX at falling-edge, RX at rising-edge and 32-bit transaction */</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;    SPI_FLASH_PORT-&gt;CTL = (SPI_FLASH_PORT-&gt;CTL &amp; ~(<a class="code" href="_nano100_series_8h.html#a84244b4b7a7afff6ceba71288bd07cfb">SPI_CTL_SLAVE_Msk</a> | <a class="code" href="_nano100_series_8h.html#a0ba81df5c15078aded346a4a64f38084">SPI_CTL_LSB_Msk</a> | <a class="code" href="_nano100_series_8h.html#a438eca1afb664041636a9f1e5db4c2f7">SPI_CTL_CLKP_Msk</a> | <a class="code" href="_nano100_series_8h.html#a576b615b9b9a0ff84842efdca64e0ef9">SPI_CTL_TX_BIT_LEN_Msk</a> | <a class="code" href="_nano100_series_8h.html#a7a58420fdd4b0cd8f9171794577f094c">SPI_CTL_TX_NEG_Msk</a> | <a class="code" href="_nano100_series_8h.html#a162d3d7d269bbd9e80b9fdb8a6786769">SPI_CTL_RX_NEG_Msk</a>)) | <a class="code" href="_nano100_series_8h.html#a7a58420fdd4b0cd8f9171794577f094c">SPI_CTL_TX_NEG_Msk</a>;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;    <span class="comment">/* Disable the automatic hardware slave select function. Select the SS pin and configure as low-active. */</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;    SPI_FLASH_PORT-&gt;SSR = (SPI_FLASH_PORT-&gt;SSR &amp; ~<a class="code" href="_nano100_series_8h.html#a4d0ff5ea2d8b54bc0c0903edfa392906">SPI_SSR_SSR_Msk</a>);</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;    <span class="comment">/* Set SPI clock rate = HCLK / (20+1) = 42MHz / 21 = 2MHz */</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;    SPI_FLASH_PORT-&gt;CLKDIV = (SPI_FLASH_PORT-&gt;CLKDIV &amp; ~<a class="code" href="_nano100_series_8h.html#a7f0e465ec51f5ef116227dd4cbea2295">SPI_CLKDIV_DIVIDER1_Msk</a>) | (0x14 &lt;&lt; <a class="code" href="_nano100_series_8h.html#ab9e96127abd499becbcb74cdcd981bf0">SPI_CLKDIV_DIVIDER1_Pos</a>);</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;}</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;</div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="group___nano130___basic01___f_u_n_c_t_i_o_n_s.html#ga87bc7514ba6548e93902189537b49ae0">  117</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___nano130___basic01___f_u_n_c_t_i_o_n_s.html#ga87bc7514ba6548e93902189537b49ae0">Init_PDMA_CH1_for_SPI0_TX</a>(uint32_t u32SrcAddr)</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;{</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;    uint32_t SPI0_TX;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;    <a class="code" href="struct_p_d_m_a___t.html">PDMA_T</a> *PDMA_CH1;</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;    <span class="comment">// PDMA Channel 1 control registers</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;    PDMA_CH1 = (<a class="code" href="struct_p_d_m_a___t.html">PDMA_T</a> *)((uint32_t) <a class="code" href="group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___m_e_m___m_a_p.html#gabc9fa08be52865061ba5e57b21d4e745">PDMA1_BASE</a> + (0x100 * (CH1-1)));</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;    <span class="comment">// SPI0 TX0 register</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;    SPI0_TX = <a class="code" href="group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___m_e_m___m_a_p.html#gadeaa49ab944c7dcae2a868b0450232c8">SPI0_BASE</a> + 0x20;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;    <span class="comment">// Enable DMA IP clock</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;    <a class="code" href="group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;AHBCLK |= <a class="code" href="group___n_a_n_o100___definitions.html#gadd8f6c42ed0084b7404afee989ca76f6">CLK_AHBCLK_DMA_EN_Msk</a>;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;    <span class="comment">// Enable Channel 1 clock</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;    <a class="code" href="group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#gae4c57f065fae4522432c2e137c947436">PDMAGCR</a>-&gt;GCRCSR |= (CH1 &lt;&lt; 9);</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;    <span class="comment">// Set Channel 1 for SPI0_TX</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;    <a class="code" href="group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#gae4c57f065fae4522432c2e137c947436">PDMAGCR</a>-&gt;DSSR0 = (<a class="code" href="group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#gae4c57f065fae4522432c2e137c947436">PDMAGCR</a>-&gt;DSSR0 &amp; ~<a class="code" href="_nano100_series_8h.html#a392d8437dc082dd171f397a6a38ad91a">DMA_GCR_DSSR0_CH1_SEL_Msk</a>) | (<a class="code" href="group___n_a_n_o100___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9ff6104fb9271fb8fae39867535244ea">PDMA_SPI0_TX</a> &lt;&lt; <a class="code" href="_nano100_series_8h.html#a00c8d928b57d9ace608f7d8a97c7077c">DMA_GCR_DSSR0_CH1_SEL_Pos</a>);</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;    <span class="comment">// Set Transfer Byte Count</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;    PDMA_CH1-&gt;<a class="code" href="struct_p_d_m_a___t.html#afb440a7a3753ec21c130497aef7de4b8">BCR</a> = TEST_LENGTH;</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;    <span class="comment">// Set Source Address</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;    PDMA_CH1-&gt;<a class="code" href="struct_p_d_m_a___t.html#ac03cbcb60bd8f61f401bc492a5082aa5">SAR</a> = u32SrcAddr;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;    <span class="comment">// Set Destination Address</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;    PDMA_CH1-&gt;<a class="code" href="struct_p_d_m_a___t.html#ae9328015fb4cd6a934f99b2463a7149f">DAR</a> = SPI0_TX;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;    <span class="comment">// Set Transfer Width = 8 bits, Source Direction = INC, Destination Direction = FIX and Mode = Memory to Peripheral</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;    PDMA_CH1-&gt;<a class="code" href="struct_p_d_m_a___t.html#a9d21db3829051558647d9e50ec276543">CSR</a> = (PDMA_CH1-&gt;<a class="code" href="struct_p_d_m_a___t.html#a9d21db3829051558647d9e50ec276543">CSR</a> &amp; ~(<a class="code" href="_nano100_series_8h.html#a46e105c94d721ebeac9ef27cc7c9f7da">PDMA_CSR_APB_TWS_Msk</a> | <a class="code" href="_nano100_series_8h.html#a86dfdafb251655f38489107b37156078">PDMA_CSR_SAD_SEL_Msk</a> | <a class="code" href="_nano100_series_8h.html#a8bcadade9001e14dafc83f7abba196c2">PDMA_CSR_DAD_SEL_Msk</a> | <a class="code" href="_nano100_series_8h.html#a0045922432b24bf24810d2a35701b598">PDMA_CSR_MODE_SEL_Msk</a>)) |</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;                    (<a class="code" href="group___n_a_n_o100___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac2d69c77ef2c12860be0c946ab509c52">PDMA_WIDTH_8</a> | <a class="code" href="group___n_a_n_o100___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga1d0ab72a1e9a8daaeef08cb6965bc7d5">PDMA_SAR_INC</a> | <a class="code" href="group___n_a_n_o100___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga22d43fb8061d03b776184d56f5d617f4">PDMA_DAR_FIX</a> | (MODE_MEM2PER &lt;&lt; <a class="code" href="_nano100_series_8h.html#a4c8197fcf60e9817f4f13d1f3001bb27">PDMA_CSR_MODE_SEL_Pos</a>));</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;    <span class="comment">// Enable Transfer Block Done Interrupt</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;    PDMA_CH1-&gt;<a class="code" href="struct_p_d_m_a___t.html#a5c28784c32bb49716e0486c490be2e7e">IER</a> = (PDMA_CH1-&gt;<a class="code" href="struct_p_d_m_a___t.html#a5c28784c32bb49716e0486c490be2e7e">IER</a> &amp; ~(<a class="code" href="_nano100_series_8h.html#af704a61c0bea1cb89efa0be371e21981">PDMA_IER_TABORT_IE_Msk</a> | <a class="code" href="_nano100_series_8h.html#a65bf0fc4fde1d2dd5b93cab1c0d0fb68">PDMA_IER_TD_IE_Msk</a>)) | <a class="code" href="_nano100_series_8h.html#a65bf0fc4fde1d2dd5b93cab1c0d0fb68">PDMA_IER_TD_IE_Msk</a>;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;}</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;</div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="group___nano130___basic01___f_u_n_c_t_i_o_n_s.html#gae3a76bb56c6126a0265d2c06fa14f143">  163</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___nano130___basic01___f_u_n_c_t_i_o_n_s.html#gae3a76bb56c6126a0265d2c06fa14f143">Init_PDMA_CH2_for_SPI0_RX</a>(uint32_t u32DstAddr)</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;{</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;    uint32_t SPI0_RX;</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;    <a class="code" href="struct_p_d_m_a___t.html">PDMA_T</a> *PDMA_CH2;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;    <span class="comment">// PDMA Channel 1 control registers</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;    PDMA_CH2 = (<a class="code" href="struct_p_d_m_a___t.html">PDMA_T</a> *)((uint32_t) <a class="code" href="group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___m_e_m___m_a_p.html#gabc9fa08be52865061ba5e57b21d4e745">PDMA1_BASE</a> + (0x100 * (CH2-1)));</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;    <span class="comment">// SPI0 TX0 register</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;    SPI0_RX = <a class="code" href="group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___m_e_m___m_a_p.html#gadeaa49ab944c7dcae2a868b0450232c8">SPI0_BASE</a> + 0x10;</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;    <span class="comment">// Enable DMA IP clock</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;    <a class="code" href="group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;AHBCLK |= <a class="code" href="group___n_a_n_o100___definitions.html#gadd8f6c42ed0084b7404afee989ca76f6">CLK_AHBCLK_DMA_EN_Msk</a>;</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;    <span class="comment">// Enable Channel 2 clock</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;    <a class="code" href="group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#gae4c57f065fae4522432c2e137c947436">PDMAGCR</a>-&gt;GCRCSR |= (CH2 &lt;&lt; 9);</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;    <span class="comment">// Set Channel 2 for SPI0_RX</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;    <a class="code" href="group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#gae4c57f065fae4522432c2e137c947436">PDMAGCR</a>-&gt;DSSR0 = (<a class="code" href="group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#gae4c57f065fae4522432c2e137c947436">PDMAGCR</a>-&gt;DSSR0 &amp; ~<a class="code" href="_nano100_series_8h.html#a9687bee741bd31ecaa417905a27e3a86">DMA_GCR_DSSR0_CH2_SEL_Msk</a>) | (<a class="code" href="group___n_a_n_o100___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaa57b1014fe27240eb0568ee37441a3c3">PDMA_SPI0_RX</a> &lt;&lt; <a class="code" href="_nano100_series_8h.html#aaad64c7dc8703272fff2689e4ee9dce1">DMA_GCR_DSSR0_CH2_SEL_Pos</a>);</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;    <span class="comment">// Set Transfer Byte Count</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;    PDMA_CH2-&gt;<a class="code" href="struct_p_d_m_a___t.html#afb440a7a3753ec21c130497aef7de4b8">BCR</a> = TEST_LENGTH;</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;    <span class="comment">// Set Source Address</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;    PDMA_CH2-&gt;<a class="code" href="struct_p_d_m_a___t.html#ac03cbcb60bd8f61f401bc492a5082aa5">SAR</a> = SPI0_RX;</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;    <span class="comment">// Set Destination Address</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;    PDMA_CH2-&gt;<a class="code" href="struct_p_d_m_a___t.html#ae9328015fb4cd6a934f99b2463a7149f">DAR</a> = u32DstAddr;</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;    <span class="comment">// Set Transfer Width = 8 bits, Source Direction = FIX, Destination Direction = INC and Mode = Peripheral to Memory</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;    PDMA_CH2-&gt;<a class="code" href="struct_p_d_m_a___t.html#a9d21db3829051558647d9e50ec276543">CSR</a> = (PDMA_CH2-&gt;<a class="code" href="struct_p_d_m_a___t.html#a9d21db3829051558647d9e50ec276543">CSR</a> &amp; ~(<a class="code" href="_nano100_series_8h.html#a46e105c94d721ebeac9ef27cc7c9f7da">PDMA_CSR_APB_TWS_Msk</a> | <a class="code" href="_nano100_series_8h.html#a86dfdafb251655f38489107b37156078">PDMA_CSR_SAD_SEL_Msk</a> | <a class="code" href="_nano100_series_8h.html#a8bcadade9001e14dafc83f7abba196c2">PDMA_CSR_DAD_SEL_Msk</a> | <a class="code" href="_nano100_series_8h.html#a0045922432b24bf24810d2a35701b598">PDMA_CSR_MODE_SEL_Msk</a>)) |</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;                    (<a class="code" href="group___n_a_n_o100___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac2d69c77ef2c12860be0c946ab509c52">PDMA_WIDTH_8</a> | <a class="code" href="group___n_a_n_o100___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8d3be22ba29f16cb303c5d3c5b7d7dca">PDMA_SAR_FIX</a> | <a class="code" href="group___n_a_n_o100___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf87d318bb050f2b2e28e5b75a633ab40">PDMA_DAR_INC</a> | (MODE_PER2MEM &lt;&lt; <a class="code" href="_nano100_series_8h.html#a4c8197fcf60e9817f4f13d1f3001bb27">PDMA_CSR_MODE_SEL_Pos</a>));</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;    <span class="comment">// Enable Transfer Block Done Interrupt</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;    PDMA_CH2-&gt;<a class="code" href="struct_p_d_m_a___t.html#a5c28784c32bb49716e0486c490be2e7e">IER</a> = (PDMA_CH2-&gt;<a class="code" href="struct_p_d_m_a___t.html#a5c28784c32bb49716e0486c490be2e7e">IER</a> &amp; ~(<a class="code" href="_nano100_series_8h.html#af704a61c0bea1cb89efa0be371e21981">PDMA_IER_TABORT_IE_Msk</a> | <a class="code" href="_nano100_series_8h.html#a65bf0fc4fde1d2dd5b93cab1c0d0fb68">PDMA_IER_TD_IE_Msk</a>)) | <a class="code" href="_nano100_series_8h.html#a65bf0fc4fde1d2dd5b93cab1c0d0fb68">PDMA_IER_TD_IE_Msk</a>;</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;}</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;</div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="group___nano130___basic01___f_u_n_c_t_i_o_n_s.html#ga3880760bc8de5e3b895cd9921eb50c17">  208</a></span>&#160;<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="group___nano130___basic01___f_u_n_c_t_i_o_n_s.html#ga3880760bc8de5e3b895cd9921eb50c17">SpiFlash_w_PDMA_ReadMidDid</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;{</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> au32SourceData;</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> au32DestinationData;</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;    <span class="comment">// configure transaction length as 8 bits</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;    SPI_FLASH_PORT-&gt;CTL = (SPI_FLASH_PORT-&gt;CTL &amp; ~<a class="code" href="_nano100_series_8h.html#a576b615b9b9a0ff84842efdca64e0ef9">SPI_CTL_TX_BIT_LEN_Msk</a>) | (0x08 &lt;&lt; <a class="code" href="_nano100_series_8h.html#a94dbdd0b36e57a878893c61b18fbfad6">SPI_CTL_TX_BIT_LEN_Pos</a>);</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;    <span class="comment">// /CS: active</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;    SPI_FLASH_PORT-&gt;SSR = (SPI_FLASH_PORT-&gt;SSR &amp; ~<a class="code" href="_nano100_series_8h.html#a4d0ff5ea2d8b54bc0c0903edfa392906">SPI_SSR_SSR_Msk</a>) | 0x1;</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;    <span class="comment">// send Command: 0x90, Read Manufacturer/Device ID</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;    au32SourceData = 0x90;</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;    SPI_FLASH_PORT-&gt;TX0 = au32SourceData;</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;    SPI_FLASH_PORT-&gt;CTL |= <a class="code" href="_nano100_series_8h.html#a3fe10412baf554d6968022663fdb903e">SPI_CTL_GO_BUSY_Msk</a>;</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;    <span class="comment">// wait</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;    <span class="keywordflow">while</span> (SPI_FLASH_PORT-&gt;CTL &amp; <a class="code" href="_nano100_series_8h.html#a3fe10412baf554d6968022663fdb903e">SPI_CTL_GO_BUSY_Msk</a>) {}</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;    <span class="comment">// configure transaction length as 24 bits</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;    SPI_FLASH_PORT-&gt;CTL = (SPI_FLASH_PORT-&gt;CTL &amp; ~<a class="code" href="_nano100_series_8h.html#a576b615b9b9a0ff84842efdca64e0ef9">SPI_CTL_TX_BIT_LEN_Msk</a>) | (0x18 &lt;&lt; <a class="code" href="_nano100_series_8h.html#a94dbdd0b36e57a878893c61b18fbfad6">SPI_CTL_TX_BIT_LEN_Pos</a>);</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;    <span class="comment">// send 24-bit &#39;0&#39;, dummy</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;    au32SourceData = 0x0;</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;    SPI_FLASH_PORT-&gt;TX0 = au32SourceData;</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;    SPI_FLASH_PORT-&gt;CTL |= <a class="code" href="_nano100_series_8h.html#a3fe10412baf554d6968022663fdb903e">SPI_CTL_GO_BUSY_Msk</a>;</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;    <span class="comment">// wait</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;    <span class="keywordflow">while</span> (SPI_FLASH_PORT-&gt;CTL &amp; <a class="code" href="_nano100_series_8h.html#a3fe10412baf554d6968022663fdb903e">SPI_CTL_GO_BUSY_Msk</a>) {}</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;    <span class="comment">// configure transaction length as 16 bits</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;    SPI_FLASH_PORT-&gt;CTL = (SPI_FLASH_PORT-&gt;CTL &amp; ~<a class="code" href="_nano100_series_8h.html#a576b615b9b9a0ff84842efdca64e0ef9">SPI_CTL_TX_BIT_LEN_Msk</a>) | (0x10 &lt;&lt; <a class="code" href="_nano100_series_8h.html#a94dbdd0b36e57a878893c61b18fbfad6">SPI_CTL_TX_BIT_LEN_Pos</a>);</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;    <span class="comment">// receive</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;    au32SourceData = 0x0;</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;    SPI_FLASH_PORT-&gt;TX0 = au32SourceData;</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;    SPI_FLASH_PORT-&gt;CTL |= <a class="code" href="_nano100_series_8h.html#a3fe10412baf554d6968022663fdb903e">SPI_CTL_GO_BUSY_Msk</a>;</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;    <span class="comment">// wait</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;    <span class="keywordflow">while</span> (SPI_FLASH_PORT-&gt;CTL &amp; <a class="code" href="_nano100_series_8h.html#a3fe10412baf554d6968022663fdb903e">SPI_CTL_GO_BUSY_Msk</a>) {}</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;    <span class="comment">// /CS: de-active</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;    SPI_FLASH_PORT-&gt;SSR = (SPI_FLASH_PORT-&gt;SSR &amp; ~<a class="code" href="_nano100_series_8h.html#a4d0ff5ea2d8b54bc0c0903edfa392906">SPI_SSR_SSR_Msk</a>);</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;    <span class="comment">// dump Rx register</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;    au32DestinationData = SPI_FLASH_PORT-&gt;RX0;</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;    <span class="keywordflow">return</span> (au32DestinationData &amp; 0xffff);</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;}</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;</div><div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="group___nano130___basic01___f_u_n_c_t_i_o_n_s.html#ga38ff7d91b3f23e73932de18ec7825f31">  264</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___nano130___basic01___f_u_n_c_t_i_o_n_s.html#ga38ff7d91b3f23e73932de18ec7825f31">SpiFlash_w_PDMA_ChipErase</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;{</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> au32SourceData;</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;    <span class="comment">// configure transaction length as 8 bits</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;    SPI_FLASH_PORT-&gt;CTL = (SPI_FLASH_PORT-&gt;CTL &amp; ~<a class="code" href="_nano100_series_8h.html#a576b615b9b9a0ff84842efdca64e0ef9">SPI_CTL_TX_BIT_LEN_Msk</a>) | (0x08 &lt;&lt; <a class="code" href="_nano100_series_8h.html#a94dbdd0b36e57a878893c61b18fbfad6">SPI_CTL_TX_BIT_LEN_Pos</a>);</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;    <span class="comment">// /CS: active</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;    SPI_FLASH_PORT-&gt;SSR = (SPI_FLASH_PORT-&gt;SSR &amp; ~<a class="code" href="_nano100_series_8h.html#a4d0ff5ea2d8b54bc0c0903edfa392906">SPI_SSR_SSR_Msk</a>) | 0x1;</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;    <span class="comment">// send Command: 0x06, Write enable</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;    au32SourceData = 0x06;</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;    SPI_FLASH_PORT-&gt;TX0 = au32SourceData;</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;    SPI_FLASH_PORT-&gt;CTL |= <a class="code" href="_nano100_series_8h.html#a3fe10412baf554d6968022663fdb903e">SPI_CTL_GO_BUSY_Msk</a>;</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;    <span class="comment">// wait</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;    <span class="keywordflow">while</span> (SPI_FLASH_PORT-&gt;CTL &amp; <a class="code" href="_nano100_series_8h.html#a3fe10412baf554d6968022663fdb903e">SPI_CTL_GO_BUSY_Msk</a>) {}</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;    <span class="comment">// /CS: de-active</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;    SPI_FLASH_PORT-&gt;SSR = (SPI_FLASH_PORT-&gt;SSR &amp; ~<a class="code" href="_nano100_series_8h.html#a4d0ff5ea2d8b54bc0c0903edfa392906">SPI_SSR_SSR_Msk</a>);</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;    <span class="comment">// /CS: active</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;    SPI_FLASH_PORT-&gt;SSR = (SPI_FLASH_PORT-&gt;SSR &amp; ~<a class="code" href="_nano100_series_8h.html#a4d0ff5ea2d8b54bc0c0903edfa392906">SPI_SSR_SSR_Msk</a>) | 0x1;</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;    <span class="comment">// send Command: 0xC7, Chip Erase</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;    au32SourceData = 0xc7;</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;    SPI_FLASH_PORT-&gt;TX0 = au32SourceData;</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;    SPI_FLASH_PORT-&gt;CTL |= <a class="code" href="_nano100_series_8h.html#a3fe10412baf554d6968022663fdb903e">SPI_CTL_GO_BUSY_Msk</a>;</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;    <span class="comment">// wait</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;    <span class="keywordflow">while</span> (SPI_FLASH_PORT-&gt;CTL &amp; <a class="code" href="_nano100_series_8h.html#a3fe10412baf554d6968022663fdb903e">SPI_CTL_GO_BUSY_Msk</a>) {}</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;    <span class="comment">// /CS: de-active</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;    SPI_FLASH_PORT-&gt;SSR = (SPI_FLASH_PORT-&gt;SSR &amp; ~<a class="code" href="_nano100_series_8h.html#a4d0ff5ea2d8b54bc0c0903edfa392906">SPI_SSR_SSR_Msk</a>);</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;}</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;</div><div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="group___nano130___basic01___f_u_n_c_t_i_o_n_s.html#gac0f93e34accb32a87396f2e2725c9ada">  306</a></span>&#160;<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="group___nano130___basic01___f_u_n_c_t_i_o_n_s.html#gac0f93e34accb32a87396f2e2725c9ada">SpiFlash_w_PDMA_ReadStatusReg1</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;{</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> au32SourceData;</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> au32DestinationData;</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;    <span class="comment">// configure transaction length as 16 bits</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;    SPI_FLASH_PORT-&gt;CTL = (SPI_FLASH_PORT-&gt;CTL &amp; ~<a class="code" href="_nano100_series_8h.html#a576b615b9b9a0ff84842efdca64e0ef9">SPI_CTL_TX_BIT_LEN_Msk</a>) | (0x10 &lt;&lt; <a class="code" href="_nano100_series_8h.html#a94dbdd0b36e57a878893c61b18fbfad6">SPI_CTL_TX_BIT_LEN_Pos</a>);</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;    <span class="comment">// /CS: active</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;    SPI_FLASH_PORT-&gt;SSR = (SPI_FLASH_PORT-&gt;SSR &amp; ~<a class="code" href="_nano100_series_8h.html#a4d0ff5ea2d8b54bc0c0903edfa392906">SPI_SSR_SSR_Msk</a>) | 0x1;</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;    <span class="comment">// send Command: 0x05, Read status register 1</span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;    au32SourceData = 0x0500;</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;    SPI_FLASH_PORT-&gt;TX0 = au32SourceData;</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;    SPI_FLASH_PORT-&gt;CTL |= <a class="code" href="_nano100_series_8h.html#a3fe10412baf554d6968022663fdb903e">SPI_CTL_GO_BUSY_Msk</a>;</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;    <span class="comment">// wait</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;    <span class="keywordflow">while</span> (SPI_FLASH_PORT-&gt;CTL &amp; <a class="code" href="_nano100_series_8h.html#a3fe10412baf554d6968022663fdb903e">SPI_CTL_GO_BUSY_Msk</a>) {}</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;    <span class="comment">// /CS: de-active</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;    SPI_FLASH_PORT-&gt;SSR = (SPI_FLASH_PORT-&gt;SSR &amp; ~<a class="code" href="_nano100_series_8h.html#a4d0ff5ea2d8b54bc0c0903edfa392906">SPI_SSR_SSR_Msk</a>);</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;    <span class="comment">// dump Rx register</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;    au32DestinationData = SPI_FLASH_PORT-&gt;RX0;</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;    <span class="keywordflow">return</span> (au32DestinationData &amp; 0xFF);</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;}</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;</div><div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="group___nano130___basic01___f_u_n_c_t_i_o_n_s.html#ga08617623c6430937d9e143e39c6f1ad4">  340</a></span>&#160;<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="group___nano130___basic01___f_u_n_c_t_i_o_n_s.html#ga08617623c6430937d9e143e39c6f1ad4">SpiFlash_w_PDMA_ReadStatusReg2</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;{</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> au32SourceData;</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> au32DestinationData;</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;    <span class="comment">// configure transaction length as 16 bits</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;    SPI_FLASH_PORT-&gt;CTL = (SPI_FLASH_PORT-&gt;CTL &amp; ~<a class="code" href="_nano100_series_8h.html#a576b615b9b9a0ff84842efdca64e0ef9">SPI_CTL_TX_BIT_LEN_Msk</a>) | (0x10 &lt;&lt; <a class="code" href="_nano100_series_8h.html#a94dbdd0b36e57a878893c61b18fbfad6">SPI_CTL_TX_BIT_LEN_Pos</a>);</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;    <span class="comment">// /CS: active</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;    SPI_FLASH_PORT-&gt;SSR = (SPI_FLASH_PORT-&gt;SSR &amp; ~<a class="code" href="_nano100_series_8h.html#a4d0ff5ea2d8b54bc0c0903edfa392906">SPI_SSR_SSR_Msk</a>) | 0x1;</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;    <span class="comment">// send Command: 0x35, Read status register 2</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;    au32SourceData = 0x3500;</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;    SPI_FLASH_PORT-&gt;TX0 = au32SourceData;</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;    SPI_FLASH_PORT-&gt;CTL |= <a class="code" href="_nano100_series_8h.html#a3fe10412baf554d6968022663fdb903e">SPI_CTL_GO_BUSY_Msk</a>;</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;    <span class="comment">// wait</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;    <span class="keywordflow">while</span> (SPI_FLASH_PORT-&gt;CTL &amp; <a class="code" href="_nano100_series_8h.html#a3fe10412baf554d6968022663fdb903e">SPI_CTL_GO_BUSY_Msk</a>) {}</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;    <span class="comment">// /CS: de-active</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;    SPI_FLASH_PORT-&gt;SSR = (SPI_FLASH_PORT-&gt;SSR &amp; ~<a class="code" href="_nano100_series_8h.html#a4d0ff5ea2d8b54bc0c0903edfa392906">SPI_SSR_SSR_Msk</a>);</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;    <span class="comment">// dump Rx register</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;    au32DestinationData = SPI_FLASH_PORT-&gt;RX0;</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;    <span class="keywordflow">return</span> (au32DestinationData &amp; 0xFF);</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;}</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;</div><div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="group___nano130___basic01___f_u_n_c_t_i_o_n_s.html#ga37f51e01e834b959fc45b9b0e43310a1">  374</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___nano130___basic01___f_u_n_c_t_i_o_n_s.html#ga37f51e01e834b959fc45b9b0e43310a1">SpiFlash_w_PDMA_WaitReady</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;{</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> ReturnValue;</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;    <span class="keywordflow">do</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;    {</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;        ReturnValue = <a class="code" href="group___nano130___basic01___f_u_n_c_t_i_o_n_s.html#gac0f93e34accb32a87396f2e2725c9ada">SpiFlash_w_PDMA_ReadStatusReg1</a>();</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;        ReturnValue = ReturnValue &amp; 1;</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;    }</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;    <span class="keywordflow">while</span>(ReturnValue!=0);   <span class="comment">// check the BUSY bit</span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;}</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;</div><div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="group___nano130___basic01___f_u_n_c_t_i_o_n_s.html#ga455a9a3f0d35d3f2b70ca51fce61e66a">  396</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___nano130___basic01___f_u_n_c_t_i_o_n_s.html#ga455a9a3f0d35d3f2b70ca51fce61e66a">SpiFlash_w_PDMA_PageProgram</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> StartAddress, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> ByteCount)</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;{</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> au32SourceData;</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;    <span class="comment">// configure transaction length as 8 bits</span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;    SPI_FLASH_PORT-&gt;CTL = (SPI_FLASH_PORT-&gt;CTL &amp; ~<a class="code" href="_nano100_series_8h.html#a576b615b9b9a0ff84842efdca64e0ef9">SPI_CTL_TX_BIT_LEN_Msk</a>) | (0x08 &lt;&lt; <a class="code" href="_nano100_series_8h.html#a94dbdd0b36e57a878893c61b18fbfad6">SPI_CTL_TX_BIT_LEN_Pos</a>);</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;    <span class="comment">// /CS: active</span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;    SPI_FLASH_PORT-&gt;SSR = (SPI_FLASH_PORT-&gt;SSR &amp; ~<a class="code" href="_nano100_series_8h.html#a4d0ff5ea2d8b54bc0c0903edfa392906">SPI_SSR_SSR_Msk</a>) | 0x1;</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;    <span class="comment">// send Command: 0x06, Write enable</span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;    au32SourceData = 0x06;</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;    SPI_FLASH_PORT-&gt;TX0 = au32SourceData;</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;    SPI_FLASH_PORT-&gt;CTL |= <a class="code" href="_nano100_series_8h.html#a3fe10412baf554d6968022663fdb903e">SPI_CTL_GO_BUSY_Msk</a>;</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;    <span class="comment">// wait</span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;    <span class="keywordflow">while</span> (SPI_FLASH_PORT-&gt;CTL &amp; <a class="code" href="_nano100_series_8h.html#a3fe10412baf554d6968022663fdb903e">SPI_CTL_GO_BUSY_Msk</a>) {}</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;    <span class="comment">// /CS: de-active</span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;    SPI_FLASH_PORT-&gt;SSR = (SPI_FLASH_PORT-&gt;SSR &amp; ~<a class="code" href="_nano100_series_8h.html#a4d0ff5ea2d8b54bc0c0903edfa392906">SPI_SSR_SSR_Msk</a>);</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;    <span class="comment">// /CS: active</span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;    SPI_FLASH_PORT-&gt;SSR = (SPI_FLASH_PORT-&gt;SSR &amp; ~<a class="code" href="_nano100_series_8h.html#a4d0ff5ea2d8b54bc0c0903edfa392906">SPI_SSR_SSR_Msk</a>) | 0x1;</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;    <span class="comment">// send Command: 0x02, Page program</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;    au32SourceData = 0x02;</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;    SPI_FLASH_PORT-&gt;TX0 = au32SourceData;</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;    SPI_FLASH_PORT-&gt;CTL |= <a class="code" href="_nano100_series_8h.html#a3fe10412baf554d6968022663fdb903e">SPI_CTL_GO_BUSY_Msk</a>;</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;    <span class="comment">// wait</span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;    <span class="keywordflow">while</span> (SPI_FLASH_PORT-&gt;CTL &amp; <a class="code" href="_nano100_series_8h.html#a3fe10412baf554d6968022663fdb903e">SPI_CTL_GO_BUSY_Msk</a>) {}</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;    <span class="comment">// configure transaction length as 24 bits</span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;    SPI_FLASH_PORT-&gt;CTL = (SPI_FLASH_PORT-&gt;CTL &amp; ~<a class="code" href="_nano100_series_8h.html#a576b615b9b9a0ff84842efdca64e0ef9">SPI_CTL_TX_BIT_LEN_Msk</a>) | (0x18 &lt;&lt; <a class="code" href="_nano100_series_8h.html#a94dbdd0b36e57a878893c61b18fbfad6">SPI_CTL_TX_BIT_LEN_Pos</a>);</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;    <span class="comment">// send 24-bit start address</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;    au32SourceData = StartAddress;</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;    SPI_FLASH_PORT-&gt;TX0 = au32SourceData;</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;    SPI_FLASH_PORT-&gt;CTL |= <a class="code" href="_nano100_series_8h.html#a3fe10412baf554d6968022663fdb903e">SPI_CTL_GO_BUSY_Msk</a>;</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;    <span class="comment">// wait</span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;    <span class="keywordflow">while</span> (SPI_FLASH_PORT-&gt;CTL &amp; <a class="code" href="_nano100_series_8h.html#a3fe10412baf554d6968022663fdb903e">SPI_CTL_GO_BUSY_Msk</a>) {}</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;    <span class="comment">// configure transaction length as 8 bits</span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;    SPI_FLASH_PORT-&gt;CTL = (SPI_FLASH_PORT-&gt;CTL &amp; ~<a class="code" href="_nano100_series_8h.html#a576b615b9b9a0ff84842efdca64e0ef9">SPI_CTL_TX_BIT_LEN_Msk</a>) | (0x08 &lt;&lt; <a class="code" href="_nano100_series_8h.html#a94dbdd0b36e57a878893c61b18fbfad6">SPI_CTL_TX_BIT_LEN_Pos</a>);</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;    <span class="comment">// enable SPI PDMA</span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;    SPI_FLASH_PORT-&gt;DMA = (SPI_FLASH_PORT-&gt;DMA &amp; ~(<a class="code" href="_nano100_series_8h.html#aa1867088fc5bcc70ed9369de726c35f4">SPI_DMA_RX_DMA_EN_Msk</a> | <a class="code" href="_nano100_series_8h.html#a1d2a8ea5da2c076451f56676349c0286">SPI_DMA_TX_DMA_EN_Msk</a>)) | <a class="code" href="_nano100_series_8h.html#a1d2a8ea5da2c076451f56676349c0286">SPI_DMA_TX_DMA_EN_Msk</a>;</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;    <span class="comment">// SPI go</span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;    PDMA_CH1_INT_Flag = 0;</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;    SPI_FLASH_PORT-&gt;CTL |= <a class="code" href="_nano100_series_8h.html#a3fe10412baf554d6968022663fdb903e">SPI_CTL_GO_BUSY_Msk</a>;</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;    <span class="comment">// wait PDMA done</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;    <span class="keywordflow">while</span> (1)</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;    {</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;        <span class="keywordflow">if</span> (PDMA_CH1_INT_Flag)</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;        {</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;            PDMA_CH1_INT_Flag = 0;</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;        }</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;    }</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;    <span class="comment">// /CS: de-active</span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;    SPI_FLASH_PORT-&gt;SSR = (SPI_FLASH_PORT-&gt;SSR &amp; ~<a class="code" href="_nano100_series_8h.html#a4d0ff5ea2d8b54bc0c0903edfa392906">SPI_SSR_SSR_Msk</a>);</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;}</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;</div><div class="line"><a name="l00473"></a><span class="lineno"><a class="line" href="group___nano130___basic01___f_u_n_c_t_i_o_n_s.html#gaf7b07359b29da6933bbc0917adf9d4e0">  473</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___nano130___basic01___f_u_n_c_t_i_o_n_s.html#gaf7b07359b29da6933bbc0917adf9d4e0">SpiFlash_w_PDMA_ReadData</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> StartAddress, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> ByteCount)</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;{</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> au32SourceData;</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;    <span class="comment">// configure transaction length as 8 bits</span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;    SPI_FLASH_PORT-&gt;CTL = (SPI_FLASH_PORT-&gt;CTL &amp; ~<a class="code" href="_nano100_series_8h.html#a576b615b9b9a0ff84842efdca64e0ef9">SPI_CTL_TX_BIT_LEN_Msk</a>) | (0x08 &lt;&lt; <a class="code" href="_nano100_series_8h.html#a94dbdd0b36e57a878893c61b18fbfad6">SPI_CTL_TX_BIT_LEN_Pos</a>);</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;    <span class="comment">// /CS: active</span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;    SPI_FLASH_PORT-&gt;SSR = (SPI_FLASH_PORT-&gt;SSR &amp; ~<a class="code" href="_nano100_series_8h.html#a4d0ff5ea2d8b54bc0c0903edfa392906">SPI_SSR_SSR_Msk</a>) | 0x1;</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;    <span class="comment">// send Command: 0x03, Read data</span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;    au32SourceData = 0x03;</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;    SPI_FLASH_PORT-&gt;TX0 = au32SourceData;</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;    SPI_FLASH_PORT-&gt;CTL |= <a class="code" href="_nano100_series_8h.html#a3fe10412baf554d6968022663fdb903e">SPI_CTL_GO_BUSY_Msk</a>;</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;    <span class="comment">// wait</span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;    <span class="keywordflow">while</span> (SPI_FLASH_PORT-&gt;CTL &amp; <a class="code" href="_nano100_series_8h.html#a3fe10412baf554d6968022663fdb903e">SPI_CTL_GO_BUSY_Msk</a>) {}</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;    <span class="comment">// configure transaction length as 24 bits</span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;    SPI_FLASH_PORT-&gt;CTL = (SPI_FLASH_PORT-&gt;CTL &amp; ~<a class="code" href="_nano100_series_8h.html#a576b615b9b9a0ff84842efdca64e0ef9">SPI_CTL_TX_BIT_LEN_Msk</a>) | (0x18 &lt;&lt; <a class="code" href="_nano100_series_8h.html#a94dbdd0b36e57a878893c61b18fbfad6">SPI_CTL_TX_BIT_LEN_Pos</a>);</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;    <span class="comment">// send 24-bit start address</span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;    au32SourceData = StartAddress;</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;    SPI_FLASH_PORT-&gt;TX0 = au32SourceData;</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;    SPI_FLASH_PORT-&gt;CTL |= <a class="code" href="_nano100_series_8h.html#a3fe10412baf554d6968022663fdb903e">SPI_CTL_GO_BUSY_Msk</a>;</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;    <span class="comment">// wait</span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;    <span class="keywordflow">while</span> (SPI_FLASH_PORT-&gt;CTL &amp; <a class="code" href="_nano100_series_8h.html#a3fe10412baf554d6968022663fdb903e">SPI_CTL_GO_BUSY_Msk</a>) {}</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;    <span class="comment">// configure transaction length as 8 bits</span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;    SPI_FLASH_PORT-&gt;CTL = (SPI_FLASH_PORT-&gt;CTL &amp; ~<a class="code" href="_nano100_series_8h.html#a576b615b9b9a0ff84842efdca64e0ef9">SPI_CTL_TX_BIT_LEN_Msk</a>) | (0x08 &lt;&lt; <a class="code" href="_nano100_series_8h.html#a94dbdd0b36e57a878893c61b18fbfad6">SPI_CTL_TX_BIT_LEN_Pos</a>);</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;    <span class="comment">// enable SPI PDMA</span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;    SPI_FLASH_PORT-&gt;DMA = (SPI_FLASH_PORT-&gt;DMA &amp; ~(<a class="code" href="_nano100_series_8h.html#aa1867088fc5bcc70ed9369de726c35f4">SPI_DMA_RX_DMA_EN_Msk</a> | <a class="code" href="_nano100_series_8h.html#a1d2a8ea5da2c076451f56676349c0286">SPI_DMA_TX_DMA_EN_Msk</a>)) | <a class="code" href="_nano100_series_8h.html#aa1867088fc5bcc70ed9369de726c35f4">SPI_DMA_RX_DMA_EN_Msk</a>;</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;    <span class="comment">// SPI go</span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;    PDMA_CH2_INT_Flag = 0;</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;    SPI_FLASH_PORT-&gt;CTL |= <a class="code" href="_nano100_series_8h.html#a3fe10412baf554d6968022663fdb903e">SPI_CTL_GO_BUSY_Msk</a>;</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;    <span class="comment">// wait PDMA done</span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;    <span class="keywordflow">while</span> (1)</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;    {</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;        <span class="keywordflow">if</span> (PDMA_CH2_INT_Flag)</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;        {</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;            PDMA_CH2_INT_Flag = 0;</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;        }</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;    }</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;    <span class="comment">// /CS: de-active</span></div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;    SPI_FLASH_PORT-&gt;SSR = (SPI_FLASH_PORT-&gt;SSR &amp; ~<a class="code" href="_nano100_series_8h.html#a4d0ff5ea2d8b54bc0c0903edfa392906">SPI_SSR_SSR_Msk</a>);</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;}</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160; <span class="comment">/* end of group Nano130_Basic01_FUNCTIONS */</span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160; <span class="comment">/* end of group NuEdu-SDK-Nano130_Basic01 */</span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160; <span class="comment">/* end of group NANO100_Library */</span></div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="comment">/*** (C) COPYRIGHT 2013 Nuvoton Technology Corp. ***/</span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;</div><div class="ttc" id="struct_p_d_m_a___t_html_ae9328015fb4cd6a934f99b2463a7149f"><div class="ttname"><a href="struct_p_d_m_a___t.html#ae9328015fb4cd6a934f99b2463a7149f">PDMA_T::DAR</a></div><div class="ttdeci">__IO uint32_t DAR</div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l05987">Nano100Series.h:5987</a></div></div>
<div class="ttc" id="_nano100_series_8h_html_a8bcadade9001e14dafc83f7abba196c2"><div class="ttname"><a href="_nano100_series_8h.html#a8bcadade9001e14dafc83f7abba196c2">PDMA_CSR_DAD_SEL_Msk</a></div><div class="ttdeci">#define PDMA_CSR_DAD_SEL_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l06454">Nano100Series.h:6454</a></div></div>
<div class="ttc" id="_nano100_series_8h_html_aa1867088fc5bcc70ed9369de726c35f4"><div class="ttname"><a href="_nano100_series_8h.html#aa1867088fc5bcc70ed9369de726c35f4">SPI_DMA_RX_DMA_EN_Msk</a></div><div class="ttdeci">#define SPI_DMA_RX_DMA_EN_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l09706">Nano100Series.h:9706</a></div></div>
<div class="ttc" id="struct_p_d_m_a___t_html_a9d21db3829051558647d9e50ec276543"><div class="ttname"><a href="struct_p_d_m_a___t.html#a9d21db3829051558647d9e50ec276543">PDMA_T::CSR</a></div><div class="ttdeci">__IO uint32_t CSR</div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l05961">Nano100Series.h:5961</a></div></div>
<div class="ttc" id="_nano100_series_8h_html_a94dbdd0b36e57a878893c61b18fbfad6"><div class="ttname"><a href="_nano100_series_8h.html#a94dbdd0b36e57a878893c61b18fbfad6">SPI_CTL_TX_BIT_LEN_Pos</a></div><div class="ttdeci">#define SPI_CTL_TX_BIT_LEN_Pos</div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l09579">Nano100Series.h:9579</a></div></div>
<div class="ttc" id="_nano100_series_8h_html_a9687bee741bd31ecaa417905a27e3a86"><div class="ttname"><a href="_nano100_series_8h.html#a9687bee741bd31ecaa417905a27e3a86">DMA_GCR_DSSR0_CH2_SEL_Msk</a></div><div class="ttdeci">#define DMA_GCR_DSSR0_CH2_SEL_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l06395">Nano100Series.h:6395</a></div></div>
<div class="ttc" id="group___nano130___basic01___f_u_n_c_t_i_o_n_s_html_gac0f93e34accb32a87396f2e2725c9ada"><div class="ttname"><a href="group___nano130___basic01___f_u_n_c_t_i_o_n_s.html#gac0f93e34accb32a87396f2e2725c9ada">SpiFlash_w_PDMA_ReadStatusReg1</a></div><div class="ttdeci">unsigned int SpiFlash_w_PDMA_ReadStatusReg1(void)</div><div class="ttdoc">Read back the Status Register 1 from SPI Flash device.</div><div class="ttdef"><b>Definition:</b> <a href="_nu_edu-_basic01___s_p_i___flash__w___p_d_m_a_8c_source.html#l00306">NuEdu-Basic01_SPI_Flash_w_PDMA.c:306</a></div></div>
<div class="ttc" id="group___nano130___basic01___f_u_n_c_t_i_o_n_s_html_ga87bc7514ba6548e93902189537b49ae0"><div class="ttname"><a href="group___nano130___basic01___f_u_n_c_t_i_o_n_s.html#ga87bc7514ba6548e93902189537b49ae0">Init_PDMA_CH1_for_SPI0_TX</a></div><div class="ttdeci">void Init_PDMA_CH1_for_SPI0_TX(uint32_t u32SrcAddr)</div><div class="ttdoc">This function initializes the PDMA channel 1 for SPI0 transmitting TX and the data that will be trans...</div><div class="ttdef"><b>Definition:</b> <a href="_nu_edu-_basic01___s_p_i___flash__w___p_d_m_a_8c_source.html#l00117">NuEdu-Basic01_SPI_Flash_w_PDMA.c:117</a></div></div>
<div class="ttc" id="_nano100_series_8h_html_a1d2a8ea5da2c076451f56676349c0286"><div class="ttname"><a href="_nano100_series_8h.html#a1d2a8ea5da2c076451f56676349c0286">SPI_DMA_TX_DMA_EN_Msk</a></div><div class="ttdeci">#define SPI_DMA_TX_DMA_EN_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l09703">Nano100Series.h:9703</a></div></div>
<div class="ttc" id="_nano100_series_8h_html_a84244b4b7a7afff6ceba71288bd07cfb"><div class="ttname"><a href="_nano100_series_8h.html#a84244b4b7a7afff6ceba71288bd07cfb">SPI_CTL_SLAVE_Msk</a></div><div class="ttdeci">#define SPI_CTL_SLAVE_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l09595">Nano100Series.h:9595</a></div></div>
<div class="ttc" id="group___n_a_n_o100___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga22d43fb8061d03b776184d56f5d617f4"><div class="ttname"><a href="group___n_a_n_o100___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga22d43fb8061d03b776184d56f5d617f4">PDMA_DAR_FIX</a></div><div class="ttdeci">#define PDMA_DAR_FIX</div><div class="ttdef"><b>Definition:</b> <a href="pdma_8h_source.html#l00047">pdma.h:47</a></div></div>
<div class="ttc" id="group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n_html_ga4b355291fe6b8ba8e167ab0faa862e45"><div class="ttname"><a href="group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a></div><div class="ttdeci">#define CLK</div><div class="ttdoc">Pointer to CLK register structure.</div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l11693">Nano100Series.h:11693</a></div></div>
<div class="ttc" id="group___n_a_n_o100___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_gaa57b1014fe27240eb0568ee37441a3c3"><div class="ttname"><a href="group___n_a_n_o100___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaa57b1014fe27240eb0568ee37441a3c3">PDMA_SPI0_RX</a></div><div class="ttdeci">#define PDMA_SPI0_RX</div><div class="ttdef"><b>Definition:</b> <a href="pdma_8h_source.html#l00067">pdma.h:67</a></div></div>
<div class="ttc" id="_nano100_series_8h_html_af704a61c0bea1cb89efa0be371e21981"><div class="ttname"><a href="_nano100_series_8h.html#af704a61c0bea1cb89efa0be371e21981">PDMA_IER_TABORT_IE_Msk</a></div><div class="ttdeci">#define PDMA_IER_TABORT_IE_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l06484">Nano100Series.h:6484</a></div></div>
<div class="ttc" id="_nano100_series_8h_html_a162d3d7d269bbd9e80b9fdb8a6786769"><div class="ttname"><a href="_nano100_series_8h.html#a162d3d7d269bbd9e80b9fdb8a6786769">SPI_CTL_RX_NEG_Msk</a></div><div class="ttdeci">#define SPI_CTL_RX_NEG_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l09574">Nano100Series.h:9574</a></div></div>
<div class="ttc" id="_nano100_series_8h_html_a7a58420fdd4b0cd8f9171794577f094c"><div class="ttname"><a href="_nano100_series_8h.html#a7a58420fdd4b0cd8f9171794577f094c">SPI_CTL_TX_NEG_Msk</a></div><div class="ttdeci">#define SPI_CTL_TX_NEG_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l09577">Nano100Series.h:9577</a></div></div>
<div class="ttc" id="_nano100_series_8h_html_a3fe10412baf554d6968022663fdb903e"><div class="ttname"><a href="_nano100_series_8h.html#a3fe10412baf554d6968022663fdb903e">SPI_CTL_GO_BUSY_Msk</a></div><div class="ttdeci">#define SPI_CTL_GO_BUSY_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l09571">Nano100Series.h:9571</a></div></div>
<div class="ttc" id="_nu_edu-_basic01___s_p_i___flash__w___p_d_m_a_8h_html"><div class="ttname"><a href="_nu_edu-_basic01___s_p_i___flash__w___p_d_m_a_8h.html">NuEdu-Basic01_SPI_Flash_w_PDMA.h</a></div><div class="ttdoc">NuEdu-Basic01 SPI Flash with PDMA driver header file for NuEdu-SDK-Nano130.</div></div>
<div class="ttc" id="_nano100_series_8h_html"><div class="ttname"><a href="_nano100_series_8h.html">Nano100Series.h</a></div><div class="ttdoc">Nano100 series peripheral access layer header file. This file contains all the peripheral register's ...</div></div>
<div class="ttc" id="group___nano130___basic01___f_u_n_c_t_i_o_n_s_html_gae3a76bb56c6126a0265d2c06fa14f143"><div class="ttname"><a href="group___nano130___basic01___f_u_n_c_t_i_o_n_s.html#gae3a76bb56c6126a0265d2c06fa14f143">Init_PDMA_CH2_for_SPI0_RX</a></div><div class="ttdeci">void Init_PDMA_CH2_for_SPI0_RX(uint32_t u32DstAddr)</div><div class="ttdoc">This function initializes the PDMA channel 2 for SPI0 receiving RX and the receiving data will be sto...</div><div class="ttdef"><b>Definition:</b> <a href="_nu_edu-_basic01___s_p_i___flash__w___p_d_m_a_8c_source.html#l00163">NuEdu-Basic01_SPI_Flash_w_PDMA.c:163</a></div></div>
<div class="ttc" id="struct_p_d_m_a___t_html"><div class="ttname"><a href="struct_p_d_m_a___t.html">PDMA_T</a></div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l05907">Nano100Series.h:5907</a></div></div>
<div class="ttc" id="_nano100_series_8h_html_a46e105c94d721ebeac9ef27cc7c9f7da"><div class="ttname"><a href="_nano100_series_8h.html#a46e105c94d721ebeac9ef27cc7c9f7da">PDMA_CSR_APB_TWS_Msk</a></div><div class="ttdeci">#define PDMA_CSR_APB_TWS_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l06460">Nano100Series.h:6460</a></div></div>
<div class="ttc" id="_nano100_series_8h_html_ab3d99d5b7087199fb384509a8df5bb32"><div class="ttname"><a href="_nano100_series_8h.html#ab3d99d5b7087199fb384509a8df5bb32">PDMA_ISR_TD_IS_Msk</a></div><div class="ttdeci">#define PDMA_ISR_TD_IS_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l06499">Nano100Series.h:6499</a></div></div>
<div class="ttc" id="struct_p_d_m_a___t_html_a5c28784c32bb49716e0486c490be2e7e"><div class="ttname"><a href="struct_p_d_m_a___t.html#a5c28784c32bb49716e0486c490be2e7e">PDMA_T::IER</a></div><div class="ttdeci">__IO uint32_t IER</div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l06061">Nano100Series.h:6061</a></div></div>
<div class="ttc" id="_nano100_series_8h_html_a4c8197fcf60e9817f4f13d1f3001bb27"><div class="ttname"><a href="_nano100_series_8h.html#a4c8197fcf60e9817f4f13d1f3001bb27">PDMA_CSR_MODE_SEL_Pos</a></div><div class="ttdeci">#define PDMA_CSR_MODE_SEL_Pos</div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l06447">Nano100Series.h:6447</a></div></div>
<div class="ttc" id="group___n_a_n_o100___s_y_s___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga4b1f7fb2f1710a0bd5c8ed0133ecf6e5"><div class="ttname"><a href="group___n_a_n_o100___s_y_s___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4b1f7fb2f1710a0bd5c8ed0133ecf6e5">SYS_PE_L_MFP_PE4_MFP_SPI0_MOSI0</a></div><div class="ttdeci">#define SYS_PE_L_MFP_PE4_MFP_SPI0_MOSI0</div><div class="ttdef"><b>Definition:</b> <a href="sys_8h_source.html#l00498">sys.h:498</a></div></div>
<div class="ttc" id="group___nano130___basic01___f_u_n_c_t_i_o_n_s_html_ga455a9a3f0d35d3f2b70ca51fce61e66a"><div class="ttname"><a href="group___nano130___basic01___f_u_n_c_t_i_o_n_s.html#ga455a9a3f0d35d3f2b70ca51fce61e66a">SpiFlash_w_PDMA_PageProgram</a></div><div class="ttdeci">void SpiFlash_w_PDMA_PageProgram(unsigned int StartAddress, unsigned int ByteCount)</div><div class="ttdoc">This function do the page programming to SPI Flash device.</div><div class="ttdef"><b>Definition:</b> <a href="_nu_edu-_basic01___s_p_i___flash__w___p_d_m_a_8c_source.html#l00396">NuEdu-Basic01_SPI_Flash_w_PDMA.c:396</a></div></div>
<div class="ttc" id="_nano100_series_8h_html_a7f0e465ec51f5ef116227dd4cbea2295"><div class="ttname"><a href="_nano100_series_8h.html#a7f0e465ec51f5ef116227dd4cbea2295">SPI_CLKDIV_DIVIDER1_Msk</a></div><div class="ttdeci">#define SPI_CLKDIV_DIVIDER1_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l09658">Nano100Series.h:9658</a></div></div>
<div class="ttc" id="group___n_a_n_o100___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_gaf87d318bb050f2b2e28e5b75a633ab40"><div class="ttname"><a href="group___n_a_n_o100___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf87d318bb050f2b2e28e5b75a633ab40">PDMA_DAR_INC</a></div><div class="ttdeci">#define PDMA_DAR_INC</div><div class="ttdef"><b>Definition:</b> <a href="pdma_8h_source.html#l00046">pdma.h:46</a></div></div>
<div class="ttc" id="group___nano130___basic01___f_u_n_c_t_i_o_n_s_html_gaf7b07359b29da6933bbc0917adf9d4e0"><div class="ttname"><a href="group___nano130___basic01___f_u_n_c_t_i_o_n_s.html#gaf7b07359b29da6933bbc0917adf9d4e0">SpiFlash_w_PDMA_ReadData</a></div><div class="ttdeci">void SpiFlash_w_PDMA_ReadData(unsigned int StartAddress, unsigned int ByteCount)</div><div class="ttdoc">This function do the data reading from SPI Flash device.</div><div class="ttdef"><b>Definition:</b> <a href="_nu_edu-_basic01___s_p_i___flash__w___p_d_m_a_8c_source.html#l00473">NuEdu-Basic01_SPI_Flash_w_PDMA.c:473</a></div></div>
<div class="ttc" id="group___n_a_n_o100___definitions_html_gadd8f6c42ed0084b7404afee989ca76f6"><div class="ttname"><a href="group___n_a_n_o100___definitions.html#gadd8f6c42ed0084b7404afee989ca76f6">CLK_AHBCLK_DMA_EN_Msk</a></div><div class="ttdeci">#define CLK_AHBCLK_DMA_EN_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l01249">Nano100Series.h:1249</a></div></div>
<div class="ttc" id="_nano100_series_8h_html_ab9e96127abd499becbcb74cdcd981bf0"><div class="ttname"><a href="_nano100_series_8h.html#ab9e96127abd499becbcb74cdcd981bf0">SPI_CLKDIV_DIVIDER1_Pos</a></div><div class="ttdeci">#define SPI_CLKDIV_DIVIDER1_Pos</div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l09657">Nano100Series.h:9657</a></div></div>
<div class="ttc" id="group___nano130___basic01___f_u_n_c_t_i_o_n_s_html_ga08617623c6430937d9e143e39c6f1ad4"><div class="ttname"><a href="group___nano130___basic01___f_u_n_c_t_i_o_n_s.html#ga08617623c6430937d9e143e39c6f1ad4">SpiFlash_w_PDMA_ReadStatusReg2</a></div><div class="ttdeci">unsigned int SpiFlash_w_PDMA_ReadStatusReg2(void)</div><div class="ttdoc">Read back the Status Register 2 from SPI Flash device.</div><div class="ttdef"><b>Definition:</b> <a href="_nu_edu-_basic01___s_p_i___flash__w___p_d_m_a_8c_source.html#l00340">NuEdu-Basic01_SPI_Flash_w_PDMA.c:340</a></div></div>
<div class="ttc" id="group___nano130___basic01___f_u_n_c_t_i_o_n_s_html_ga3880760bc8de5e3b895cd9921eb50c17"><div class="ttname"><a href="group___nano130___basic01___f_u_n_c_t_i_o_n_s.html#ga3880760bc8de5e3b895cd9921eb50c17">SpiFlash_w_PDMA_ReadMidDid</a></div><div class="ttdeci">unsigned int SpiFlash_w_PDMA_ReadMidDid(void)</div><div class="ttdoc">Read back the Manufacturer ID and Device ID from SPI Flash device.</div><div class="ttdef"><b>Definition:</b> <a href="_nu_edu-_basic01___s_p_i___flash__w___p_d_m_a_8c_source.html#l00208">NuEdu-Basic01_SPI_Flash_w_PDMA.c:208</a></div></div>
<div class="ttc" id="_nano100_series_8h_html_a00c8d928b57d9ace608f7d8a97c7077c"><div class="ttname"><a href="_nano100_series_8h.html#a00c8d928b57d9ace608f7d8a97c7077c">DMA_GCR_DSSR0_CH1_SEL_Pos</a></div><div class="ttdeci">#define DMA_GCR_DSSR0_CH1_SEL_Pos</div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l06391">Nano100Series.h:6391</a></div></div>
<div class="ttc" id="group___nano130___basic01___f_u_n_c_t_i_o_n_s_html_ga38ff7d91b3f23e73932de18ec7825f31"><div class="ttname"><a href="group___nano130___basic01___f_u_n_c_t_i_o_n_s.html#ga38ff7d91b3f23e73932de18ec7825f31">SpiFlash_w_PDMA_ChipErase</a></div><div class="ttdeci">void SpiFlash_w_PDMA_ChipErase(void)</div><div class="ttdoc">This function do the chip erasing to SPI Flash device.</div><div class="ttdef"><b>Definition:</b> <a href="_nu_edu-_basic01___s_p_i___flash__w___p_d_m_a_8c_source.html#l00264">NuEdu-Basic01_SPI_Flash_w_PDMA.c:264</a></div></div>
<div class="ttc" id="group___nano130___basic01___f_u_n_c_t_i_o_n_s_html_ga37f51e01e834b959fc45b9b0e43310a1"><div class="ttname"><a href="group___nano130___basic01___f_u_n_c_t_i_o_n_s.html#ga37f51e01e834b959fc45b9b0e43310a1">SpiFlash_w_PDMA_WaitReady</a></div><div class="ttdeci">void SpiFlash_w_PDMA_WaitReady(void)</div><div class="ttdoc">Waiting for the BUSY bit of SPI Flash that be cleared to 0.</div><div class="ttdef"><b>Definition:</b> <a href="_nu_edu-_basic01___s_p_i___flash__w___p_d_m_a_8c_source.html#l00374">NuEdu-Basic01_SPI_Flash_w_PDMA.c:374</a></div></div>
<div class="ttc" id="_nano100_series_8h_html_a576b615b9b9a0ff84842efdca64e0ef9"><div class="ttname"><a href="_nano100_series_8h.html#a576b615b9b9a0ff84842efdca64e0ef9">SPI_CTL_TX_BIT_LEN_Msk</a></div><div class="ttdeci">#define SPI_CTL_TX_BIT_LEN_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l09580">Nano100Series.h:9580</a></div></div>
<div class="ttc" id="struct_p_d_m_a___t_html_afb440a7a3753ec21c130497aef7de4b8"><div class="ttname"><a href="struct_p_d_m_a___t.html#afb440a7a3753ec21c130497aef7de4b8">PDMA_T::BCR</a></div><div class="ttdeci">__IO uint32_t BCR</div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l06000">Nano100Series.h:6000</a></div></div>
<div class="ttc" id="_nano100_series_8h_html_a0ba81df5c15078aded346a4a64f38084"><div class="ttname"><a href="_nano100_series_8h.html#a0ba81df5c15078aded346a4a64f38084">SPI_CTL_LSB_Msk</a></div><div class="ttdeci">#define SPI_CTL_LSB_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l09583">Nano100Series.h:9583</a></div></div>
<div class="ttc" id="_nano100_series_8h_html_aaad64c7dc8703272fff2689e4ee9dce1"><div class="ttname"><a href="_nano100_series_8h.html#aaad64c7dc8703272fff2689e4ee9dce1">DMA_GCR_DSSR0_CH2_SEL_Pos</a></div><div class="ttdeci">#define DMA_GCR_DSSR0_CH2_SEL_Pos</div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l06394">Nano100Series.h:6394</a></div></div>
<div class="ttc" id="_nano100_series_8h_html_a65bf0fc4fde1d2dd5b93cab1c0d0fb68"><div class="ttname"><a href="_nano100_series_8h.html#a65bf0fc4fde1d2dd5b93cab1c0d0fb68">PDMA_IER_TD_IE_Msk</a></div><div class="ttdeci">#define PDMA_IER_TD_IE_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l06487">Nano100Series.h:6487</a></div></div>
<div class="ttc" id="group___n_a_n_o100___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga1d656af0e09923d7823cca53c95ba4c5"><div class="ttname"><a href="group___n_a_n_o100___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga1d656af0e09923d7823cca53c95ba4c5">PDMA_GET_CH_INT_STS</a></div><div class="ttdeci">#define PDMA_GET_CH_INT_STS(u32Ch)</div><div class="ttdoc">Get PDMA Channel Interrupt Status.</div><div class="ttdef"><b>Definition:</b> <a href="pdma_8h_source.html#l00111">pdma.h:111</a></div></div>
<div class="ttc" id="group___n_a_n_o100___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga1d0ab72a1e9a8daaeef08cb6965bc7d5"><div class="ttname"><a href="group___n_a_n_o100___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga1d0ab72a1e9a8daaeef08cb6965bc7d5">PDMA_SAR_INC</a></div><div class="ttdeci">#define PDMA_SAR_INC</div><div class="ttdef"><b>Definition:</b> <a href="pdma_8h_source.html#l00043">pdma.h:43</a></div></div>
<div class="ttc" id="_nano100_series_8h_html_a86dfdafb251655f38489107b37156078"><div class="ttname"><a href="_nano100_series_8h.html#a86dfdafb251655f38489107b37156078">PDMA_CSR_SAD_SEL_Msk</a></div><div class="ttdeci">#define PDMA_CSR_SAD_SEL_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l06451">Nano100Series.h:6451</a></div></div>
<div class="ttc" id="struct_p_d_m_a___t_html_ac03cbcb60bd8f61f401bc492a5082aa5"><div class="ttname"><a href="struct_p_d_m_a___t.html#ac03cbcb60bd8f61f401bc492a5082aa5">PDMA_T::SAR</a></div><div class="ttdeci">__IO uint32_t SAR</div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l05974">Nano100Series.h:5974</a></div></div>
<div class="ttc" id="_nano100_series_8h_html_a0045922432b24bf24810d2a35701b598"><div class="ttname"><a href="_nano100_series_8h.html#a0045922432b24bf24810d2a35701b598">PDMA_CSR_MODE_SEL_Msk</a></div><div class="ttdeci">#define PDMA_CSR_MODE_SEL_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l06448">Nano100Series.h:6448</a></div></div>
<div class="ttc" id="group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n_html_gae4c57f065fae4522432c2e137c947436"><div class="ttname"><a href="group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#gae4c57f065fae4522432c2e137c947436">PDMAGCR</a></div><div class="ttdeci">#define PDMAGCR</div><div class="ttdoc">Pointer to PDMA global control register structure.</div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l11710">Nano100Series.h:11710</a></div></div>
<div class="ttc" id="group___n_a_n_o100___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga711c94f0845b8b8abe342bbe89854ca0"><div class="ttname"><a href="group___n_a_n_o100___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga711c94f0845b8b8abe342bbe89854ca0">PDMA_CLR_CH_INT_FLAG</a></div><div class="ttdeci">#define PDMA_CLR_CH_INT_FLAG(u32Ch, u32Mask)</div><div class="ttdoc">Clear PDMA Channel Interrupt Flag.</div><div class="ttdef"><b>Definition:</b> <a href="pdma_8h_source.html#l00124">pdma.h:124</a></div></div>
<div class="ttc" id="_nano100_series_8h_html_a392d8437dc082dd171f397a6a38ad91a"><div class="ttname"><a href="_nano100_series_8h.html#a392d8437dc082dd171f397a6a38ad91a">DMA_GCR_DSSR0_CH1_SEL_Msk</a></div><div class="ttdeci">#define DMA_GCR_DSSR0_CH1_SEL_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l06392">Nano100Series.h:6392</a></div></div>
<div class="ttc" id="group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___m_e_m___m_a_p_html_gabc9fa08be52865061ba5e57b21d4e745"><div class="ttname"><a href="group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___m_e_m___m_a_p.html#gabc9fa08be52865061ba5e57b21d4e745">PDMA1_BASE</a></div><div class="ttdeci">#define PDMA1_BASE</div><div class="ttdoc">PDMA1 register base address.</div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l11648">Nano100Series.h:11648</a></div></div>
<div class="ttc" id="_nano100_series_8h_html_a4d0ff5ea2d8b54bc0c0903edfa392906"><div class="ttname"><a href="_nano100_series_8h.html#a4d0ff5ea2d8b54bc0c0903edfa392906">SPI_SSR_SSR_Msk</a></div><div class="ttdeci">#define SPI_SSR_SSR_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l09664">Nano100Series.h:9664</a></div></div>
<div class="ttc" id="group___nano130___basic01___f_u_n_c_t_i_o_n_s_html_ga65df4305e9186c8aeb7a6f8a574d66e2"><div class="ttname"><a href="group___nano130___basic01___f_u_n_c_t_i_o_n_s.html#ga65df4305e9186c8aeb7a6f8a574d66e2">Open_SPI_Flash</a></div><div class="ttdeci">void Open_SPI_Flash(void)</div><div class="ttdoc">Open GPIO port for SPI interface and configure this SPI controller as Master, MSB first,...</div><div class="ttdef"><b>Definition:</b> <a href="_nu_edu-_basic01___s_p_i___flash_8c_source.html#l00043">NuEdu-Basic01_SPI_Flash.c:43</a></div></div>
<div class="ttc" id="group___nano130___basic01___f_u_n_c_t_i_o_n_s_html_ga44bf1dff57326410f6074df47ef8423f"><div class="ttname"><a href="group___nano130___basic01___f_u_n_c_t_i_o_n_s.html#ga44bf1dff57326410f6074df47ef8423f">PDMA_IRQHandler</a></div><div class="ttdeci">void PDMA_IRQHandler(void)</div><div class="ttdoc">PDMA interrupt handler. Check the PDMA interrupt flag and clear the corresponding event flag.</div><div class="ttdef"><b>Definition:</b> <a href="_nu_edu-_basic01___s_p_i___flash__w___p_d_m_a_8c_source.html#l00055">NuEdu-Basic01_SPI_Flash_w_PDMA.c:55</a></div></div>
<div class="ttc" id="group___n_a_n_o100___s_y_s___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga28798f1f06b08b38cf29e6f3691259e1"><div class="ttname"><a href="group___n_a_n_o100___s_y_s___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga28798f1f06b08b38cf29e6f3691259e1">SYS_PE_L_MFP_PE1_MFP_SPI0_SS0</a></div><div class="ttdeci">#define SYS_PE_L_MFP_PE1_MFP_SPI0_SS0</div><div class="ttdef"><b>Definition:</b> <a href="sys_8h_source.html#l00508">sys.h:508</a></div></div>
<div class="ttc" id="group___n_a_n_o100___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_gac2d69c77ef2c12860be0c946ab509c52"><div class="ttname"><a href="group___n_a_n_o100___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac2d69c77ef2c12860be0c946ab509c52">PDMA_WIDTH_8</a></div><div class="ttdeci">#define PDMA_WIDTH_8</div><div class="ttdef"><b>Definition:</b> <a href="pdma_8h_source.html#l00036">pdma.h:36</a></div></div>
<div class="ttc" id="group___n_a_n_o100___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga9ff6104fb9271fb8fae39867535244ea"><div class="ttname"><a href="group___n_a_n_o100___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9ff6104fb9271fb8fae39867535244ea">PDMA_SPI0_TX</a></div><div class="ttdeci">#define PDMA_SPI0_TX</div><div class="ttdef"><b>Definition:</b> <a href="pdma_8h_source.html#l00053">pdma.h:53</a></div></div>
<div class="ttc" id="group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___m_e_m___m_a_p_html_gadeaa49ab944c7dcae2a868b0450232c8"><div class="ttname"><a href="group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___m_e_m___m_a_p.html#gadeaa49ab944c7dcae2a868b0450232c8">SPI0_BASE</a></div><div class="ttdeci">#define SPI0_BASE</div><div class="ttdoc">SPI0 register base address.</div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l11615">Nano100Series.h:11615</a></div></div>
<div class="ttc" id="group___n_a_n_o100___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga8d3be22ba29f16cb303c5d3c5b7d7dca"><div class="ttname"><a href="group___n_a_n_o100___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8d3be22ba29f16cb303c5d3c5b7d7dca">PDMA_SAR_FIX</a></div><div class="ttdeci">#define PDMA_SAR_FIX</div><div class="ttdef"><b>Definition:</b> <a href="pdma_8h_source.html#l00044">pdma.h:44</a></div></div>
<div class="ttc" id="group___n_a_n_o100___definitions_html_ga3d43c7d63f87dc9026b7939b569e2dc6"><div class="ttname"><a href="group___n_a_n_o100___definitions.html#ga3d43c7d63f87dc9026b7939b569e2dc6">CLK_APBCLK_SPI0_EN_Msk</a></div><div class="ttdeci">#define CLK_APBCLK_SPI0_EN_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l01294">Nano100Series.h:1294</a></div></div>
<div class="ttc" id="_nano100_series_8h_html_a438eca1afb664041636a9f1e5db4c2f7"><div class="ttname"><a href="_nano100_series_8h.html#a438eca1afb664041636a9f1e5db4c2f7">SPI_CTL_CLKP_Msk</a></div><div class="ttdeci">#define SPI_CTL_CLKP_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l09586">Nano100Series.h:9586</a></div></div>
<div class="ttc" id="group___n_a_n_o100___s_y_s___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga33cf9553404093d589f3841dd4a1dc65"><div class="ttname"><a href="group___n_a_n_o100___s_y_s___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga33cf9553404093d589f3841dd4a1dc65">SYS_PE_L_MFP_PE3_MFP_SPI0_MISO0</a></div><div class="ttdeci">#define SYS_PE_L_MFP_PE3_MFP_SPI0_MISO0</div><div class="ttdef"><b>Definition:</b> <a href="sys_8h_source.html#l00501">sys.h:501</a></div></div>
<div class="ttc" id="group___n_a_n_o100___s_y_s___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga894dd18e28b5c0dd53965140c0f73bd2"><div class="ttname"><a href="group___n_a_n_o100___s_y_s___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga894dd18e28b5c0dd53965140c0f73bd2">SYS_PE_L_MFP_PE2_MFP_SPI0_SCLK</a></div><div class="ttdeci">#define SYS_PE_L_MFP_PE2_MFP_SPI0_SCLK</div><div class="ttdef"><b>Definition:</b> <a href="sys_8h_source.html#l00504">sys.h:504</a></div></div>
<div class="ttc" id="group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n_html_gae3d9f52a1a315303ad04f0576bd42a25"><div class="ttname"><a href="group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#gae3d9f52a1a315303ad04f0576bd42a25">SYS</a></div><div class="ttdeci">#define SYS</div><div class="ttdoc">Pointer to SYS register structure.</div><div class="ttdef"><b>Definition:</b> <a href="_nano100_series_8h_source.html#l11692">Nano100Series.h:11692</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Oct 6 2020 18:20:55 for Nano100BN Series BSP by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
