{
    "CFSB_A": {
        "IO_name_pattern": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_CFSB_A",
        "IO_prog_path": "sim_fiorano.Iios.IO_CFSB_A",
        "sim_dout_analog": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_CFSB_A.net8",
        "reg_CFG9_en_res_pullup": "BF_GPIO_CFSB_A_CFG9_CFG_EN_RES_PULLUP",
        "reg_CFG9_en_res_pulldn": "BF_GPIO_CFSB_A_CFG9_CFG_EN_RES_PULLDN",
        "reg_CFG0_sel_res": "BF_GPIO_CFSB_A_CFG0_CFG_SEL_RES",
        "reg_CFG0_en_input_cond": "BF_GPIO_CFSB_A_CFG0_CFG_EN_INPUT_COND",
        "reg_CFG0_en_output_cond": "BF_GPIO_CFSB_A_CFG0_CFG_EN_OUTPUT_COND"
    },
    "CFSB_G": {
        "IO_name_pattern": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_CFSB_G",
        "IO_prog_path": "sim_fiorano.Iios.IO_CSFB_G",
        "sim_dout_analog": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_CFSB_G.net8",
        "reg_CFG9_en_res_pullup": "BF_GPIO_CFSB_G_CFG9_CFG_EN_RES_PULLUP",
        "reg_CFG9_en_res_pulldn": "BF_GPIO_CFSB_G_CFG9_CFG_EN_RES_PULLDN",
        "reg_CFG0_sel_res": "BF_GPIO_CFSB_G_CFG0_CFG_SEL_RES",
        "reg_CFG0_en_input_cond": "BF_GPIO_CFSB_G_CFG0_CFG_EN_INPUT_COND",
        "reg_CFG0_en_output_cond": "BF_GPIO_CFSB_G_CFG0_CFG_EN_OUTPUT_COND"
    },
    "CLK32K_IN": {
        "IO_name_pattern": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_CLK32K_IN",
        "IO_prog_path": "sim_fiorano.Iios.IO_CLK32K_IN",
        "reg_CFG9_en_input": "BF_GPIO_CLK32K_IN_CFG9_CFG_EN_INPUT",
        "sim_dout_analog": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_CLK32K_IN",
        "reg_CFG9_en_res_pullup": "BF_GPIO_CLK32K_SOC_A_CFG9_CFG_EN_RES_PULLUP",
        "reg_CFG9_en_res_pulldn": "BF_GPIO_CLK32K_IN_CFG9_CFG_EN_RES_PULLDN",
        "reg_CFG0_sel_res": "BF_GPIO_CLK32K_IN_CFG0_CFG_SEL_RES"
    },
    "CLK32K_SOC_A": {
        "IO_name_pattern": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_CLK32K_SOC_A",
        "IO_prog_path": "sim_fiorano.Iios.IO_CLK32K_SOC_A",
        "sim_dout_analog": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_CLK32K_SOC_A.net8",
        "reg_CFG9_en_res_pullup": "BF_GPIO_CRASH_L_G_CFG9_CFG_EN_RES_PULLUP",
        "reg_CFG9_en_res_pulldn": "BF_GPIO_CLK32K_SOC_A_CFG9_CFG_EN_RES_PULLDN",
        "reg_CFG0_sel_res": "BF_GPIO_CLK32K_SOC_A_CFG0_CFG_SEL_RES",
        "reg_CFG0_en_input_cond": "BF_GPIO_CLK32K_SOC_A_CFG0_CFG_EN_INPUT_COND",
        "reg_CFG0_en_output_cond": "BF_GPIO_CLK32K_SOC_A_CFG0_CFG_EN_OUTPUT_COND"
    },
    "CRASH_L_G": {
        "IO_name_pattern": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_CRASH_L_G",
        "IO_prog_path": "sim_fiorano.Iios.IO_CRASH_L_G",
        "sim_dout_analog": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_CRASH_L_G.net8",
        "reg_CFG9_en_res_pulldn": "BF_GPIO_CRASH_L_G_CFG9_CFG_EN_RES_PULLDN",
        "reg_CFG0_sel_res": "BF_GPIO_CRASH_L_G_CFG0_CFG_SEL_RES",
        "reg_CFG0_en_input_cond": "BF_GPIO_CRASH_L_G_CFG0_CFG_EN_INPUT_COND",
        "reg_CFG0_en_output_cond": "BF_GPIO_CRASH_L_G_CFG0_CFG_EN_OUTPUT_COND"
    },
    "DFT_CTRL0": {
        "IO_name_pattern": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_DFT_CTRL0",
        "IO_prog_path": "sim_fiorano.Iios.IO_DFT_CTRL_0",
        "sim_dout_analog": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_DFT_CTRL0.net8"
    },
    "DFT_CTRL1": {
        "IO_name_pattern": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_DFT_CTRL1",
        "IO_prog_path": "sim_fiorano.Iios.IO_DFT_CTRL_1",
        "sim_dout_analog": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_DFT_CTRL1.net8"
    },
    "DFU_STATUS_G": {
        "IO_name_pattern": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_DFU_STATUS_G",
        "IO_prog_path": "sim_fiorano.Iios.IO_DFU_STATUS_G",
        "reg_CFG9_en_input": "BF_GPIO_DFU_STATUS_G_CFG9_CFG_EN_INPUT",
        "sim_dout_analog": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_DFU_STATUS_G.net8",
        "reg_CFG9_en_res_pullup": "BF_GPIO_DFU_STATUS_G_CFG9_CFG_EN_RES_PULLUP",
        "reg_CFG9_en_res_pulldn": "BF_GPIO_DFU_STATUS_G_CFG9_CFG_EN_RES_PULLDN",
        "reg_CFG0_sel_res": "BF_GPIO_DFU_STATUS_G_CFG0_CFG_SEL_RES",
        "reg_CFG0_en_input_cond": "BF_GPIO_DFU_STATUS_G_CFG0_CFG_EN_INPUT_COND",
        "reg_CFG0_en_output_cond": "BF_GPIO_DFU_STATUS_G_CFG0_CFG_EN_OUTPUT_COND"
    },
    "DOCK_CONNECT_G": {
        "IO_name_pattern": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_DOCK_CONNECT_G",
        "IO_prog_path": "sim_fiorano.Iios.IO_DOCK_CONNECT_G",
        "sim_dout_analog": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_DOCK_CONNECT_G.net8",
        "reg_CFG9_en_res_pullup": "BF_GPIO_DOCK_CONNECT_G_CFG9_CFG_EN_RES_PULLUP",
        "reg_CFG9_en_res_pulldn": "BF_GPIO_DOCK_CONNECT_G_CFG9_CFG_EN_RES_PULLDN",
        "reg_CFG0_sel_res": "BF_GPIO_DOCK_CONNECT_G_CFG0_CFG_SEL_RES",
        "reg_CFG0_en_input_cond": "BF_GPIO_DOCK_CONNECT_G_CFG0_CFG_EN_INPUT_COND",
        "reg_CFG0_en_output_cond": "BF_GPIO_DOCK_CONNECT_G_CFG0_CFG_EN_OUTPUT_COND"
    },
    "DPSLP_EN_A": {
        "IO_name_pattern": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_DPSLP_EN_A",
        "IO_prog_path": "sim_fiorano.Iios.IO_DPSLP_EN_A",
        "sim_dout_analog": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_DPSLP_EN_A.net8",
        "reg_CFG9_en_res_pullup": "BF_GPIO_DPSLP_EN_A_CFG9_CFG_EN_RES_PULLUP",
        "reg_CFG9_en_res_pulldn": "BF_GPIO_DPSLP_EN_A_CFG9_CFG_EN_RES_PULLDN",
        "reg_CFG0_sel_res": "BF_GPIO_DPSLP_EN_A_CFG0_CFG_SEL_RES",
        "reg_CFG0_en_input_cond": "BF_GPIO_DPSLP_EN_A_CFG0_CFG_EN_INPUT_COND",
        "reg_CFG0_en_output_cond": "BF_GPIO_DPSLP_EN_A_CFG0_CFG_EN_OUTPUT_COND"
    },
    "FORCE_DFU_G": {
        "IO_name_pattern": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_FORCE_DFU_G",
        "IO_prog_path": "sim_fiorano.Iios.IO_FORCE_DFU_G",
        "sim_dout_analog": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_FORCE_DFU_G.net8",
        "reg_CFG9_en_res_pullup": "BF_GPIO_FORCE_DFU_G_CFG9_CFG_EN_RES_PULLUP",
        "reg_CFG9_en_res_pulldn": "BF_GPIO_FORCE_DFU_G_CFG9_CFG_EN_RES_PULLDN",
        "reg_CFG0_sel_res": "BF_GPIO_FORCE_DFU_G_CFG0_CFG_SEL_RES",
        "reg_CFG0_en_input_cond": "BF_GPIO_FORCE_DFU_G_CFG0_CFG_EN_INPUT_COND",
        "reg_CFG0_en_output_cond": "BF_GPIO_FORCE_DFU_G_CFG0_CFG_EN_OUTPUT_COND"
    },
    "GPI14_LV": {
        "IO_name_pattern": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_GPI14_LV",
        "IO_prog_path": "sim_fiorano.Iios.IO_GPI14_LV",
        "reg_CFG9_en_input": "BF_GPIO_GPI14_LV_CFG9_CFG_EN_INPUT",
        "sim_dout_analog": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_GPI14_LV",
        "reg_CFG9_en_res_pulldn": "BF_GPIO_GPI14_LV_GROUP0_CFG9_CFG_EN_RES_PULLDN",
        "reg_CFG0_sel_res": "BF_GPIO_GPI14_LV_CFG0_CFG_SEL_RES",
        "sim_cont_det_mask": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[14].gpio_inst.cont_det_mask",
        "sim_cont_evt_mask": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[14].gpio_inst.contention_evt_mask",
        "sim_contention_evt": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_gcb_regs_0.contention_a_evt1_a_evt_contention_gpi14_lv",
        "sim_contention_msk": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_gcb_regs_0.contention_a_msk1_a_msk_contention_gpi14_lv",
        "reg_CONTENTION_EVT": "BF_GPIO_CONTENTION_A_EVT1_A_EVT_CONTENTION_GPI14_LV",
        "reg_CONTENTION_MASK": "BF_GPIO_CONTENTION_A_MSK1_A_MSK_CONTENTION_GPI14_LV",
        "reg_CFG1_deb_input_debouncer": "BF_GPIO_GPI14_LV_CFG1_CFG_DEB_INPUT_DEBOUNCER",
        "reg_CFG3_sel_input_event_sens": "BF_GPIO_GPI14_LV_CFG3_CFG_SEL_INPUT_EVENT_SENS",
        "sim_deb_FSM": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[14].gpio_inst.apc_gcb_deb_gclk_inst.apc_gcb_evt_mask_inst.msk_evt_state",
        "sim_deb_start": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[14].gpio_inst.apc_gcb_deb_gclk_inst.apc_gcb_evt_mask_inst.deb_start_i",
        "sim_strobe_sel": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[14].gpio_inst.reg_evt_mask_strb_i"
    },
    "GPIO1_AO": {
        "IO_name_pattern": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_GPIO1_AO",
        "IO_prog_path": "sim_fiorano.Iios.IO_GPIO1_AO",
        "reg_CFG9_en_input": "BF_GPIO_GPIO1_AO_CFG9_CFG_EN_INPUT",
        "sim_dout_analog": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_GPIO1_AO.dout[0]",
        "reg_CFG9_en_res_pulldn": "BF_GPIO_GPIO1_AO_GROUP0_CFG9_CFG_EN_RES_PULLDN",
        "reg_CFG0_sel_res": "BF_GPIO_GPIO1_AO_CFG0_CFG_SEL_RES",
        "sim_cont_det_mask": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[1].gpio_inst.cont_det_mask",
        "sim_cont_evt_mask": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[1].gpio_inst.contention_evt_mask",
        "sim_contention_evt": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_gcb_regs_0.contention_a_evt0_a_evt_contention_gpio1_ao",
        "sim_contention_msk": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_gcb_regs_0.contention_a_msk0_a_msk_contention_gpio1_ao",
        "sim_contention_sta": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_gcb_regs_0.contention_a_sta0_a_sta_contention_gpio1_ao",
        "reg_CONTENTION": "BF_GPIO_CONTENTION_A_STA0_A_STA_CONTENTION_GPIO1_AO",
        "reg_CONTENTION_EVT": "BF_GPIO_CONTENTION_A_EVT0_A_EVT_CONTENTION_GPIO1_AO",
        "reg_CONTENTION_MASK": "BF_GPIO_CONTENTION_A_MSK0_A_MSK_CONTENTION_GPIO1_AO",
        "reg_CFG1_deb_input_debouncer": "BF_GPIO_GPIO1_AO_CFG1_CFG_DEB_INPUT_DEBOUNCER",
        "reg_CFG3_sel_input_event_sens": "BF_GPIO_GPIO1_AO_CFG3_CFG_SEL_INPUT_EVENT_SENS",
        "sim_deb_FSM": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[1].gpio_inst.apc_gcb_deb_gclk_inst.apc_gcb_evt_mask_inst.msk_evt_state",
        "sim_deb_start": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[1].gpio_inst.apc_gcb_deb_gclk_inst.apc_gcb_evt_mask_inst.deb_start_i",
        "sim_strobe_sel": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[1].gpio_inst.reg_evt_mask_strb_i"
    },
    "GPIO2_AO": {
        "IO_name_pattern": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_GPIO2_AO",
        "IO_prog_path": "sim_fiorano.Iios.IO_GPIO2_AO",
        "reg_CFG9_en_input": "BF_GPIO_GPIO2_AO_CFG9_CFG_EN_INPUT",
        "sim_dout_analog": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_GPIO2_AO.dout[0]",
        "reg_CFG9_en_res_pullup": "BF_GPIO_GPIO2_AO_GROUP0_CFG9_CFG_EN_RES_PULLUP",
        "reg_CFG0_sel_res": "BF_GPIO_GPIO2_AO_CFG0_CFG_SEL_RES",
        "sim_cont_det_mask": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[2].gpio_inst.cont_det_mask",
        "sim_cont_evt_mask": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[2].gpio_inst.contention_evt_mask",
        "sim_contention_evt": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_gcb_regs_0.contention_a_evt0_a_evt_contention_gpio2_ao",
        "sim_contention_msk": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_gcb_regs_0.contention_a_msk0_a_msk_contention_gpio2_ao",
        "sim_contention_sta": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_gcb_regs_0.contention_a_sta0_a_sta_contention_gpio2_ao",
        "reg_CONTENTION": "BF_GPIO_CONTENTION_A_STA0_A_STA_CONTENTION_GPIO2_AO",
        "reg_CONTENTION_EVT": "BF_GPIO_CONTENTION_A_EVT0_A_EVT_CONTENTION_GPIO2_AO",
        "reg_CONTENTION_MASK": "BF_GPIO_CONTENTION_A_MSK0_A_MSK_CONTENTION_GPIO2_AO",
        "reg_CFG1_deb_input_debouncer": "BF_GPIO_GPIO2_AO_CFG1_CFG_DEB_INPUT_DEBOUNCER",
        "reg_CFG3_sel_input_event_sens": "BF_GPIO_GPIO2_AO_CFG3_CFG_SEL_INPUT_EVENT_SENS",
        "sim_deb_FSM": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[2].gpio_inst.apc_gcb_deb_gclk_inst.apc_gcb_evt_mask_inst.msk_evt_state",
        "sim_deb_start": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[2].gpio_inst.apc_gcb_deb_gclk_inst.apc_gcb_evt_mask_inst.deb_start_i",
        "sim_strobe_sel": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[2].gpio_inst.reg_evt_mask_strb_i"
    },
    "GPIO3_LV": {
        "IO_name_pattern": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_GPIO3_LV",
        "IO_prog_path": "sim_fiorano.Iios.IO_GPIO3_LV",
        "reg_CFG9_en_input": "BF_GPIO_GPIO3_LV_CFG9_CFG_EN_INPUT",
        "sim_dout_analog": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_GPIO3_LV.net8",
        "reg_CFG9_en_res_pullup": "BF_GPIO_GPIO3_LV_GROUP0_CFG9_CFG_EN_RES_PULLUP",
        "reg_CFG9_en_res_pulldn": "BF_GPIO_GPIO3_LV_GROUP0_CFG9_CFG_EN_RES_PULLDN",
        "reg_CFG0_sel_res": "BF_GPIO_GPIO3_LV_CFG0_CFG_SEL_RES",
        "sim_cont_det_mask": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[3].gpio_inst.cont_det_mask",
        "sim_cont_evt_mask": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[3].gpio_inst.contention_evt_mask",
        "sim_contention_evt": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_gcb_regs_0.contention_a_evt0_a_evt_contention_gpio3_lv",
        "sim_contention_msk": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_gcb_regs_0.contention_a_msk0_a_msk_contention_gpio3_lv",
        "sim_contention_sta": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_gcb_regs_0.contention_a_sta0_a_sta_contention_gpio3_lv",
        "reg_CONTENTION": "BF_GPIO_CONTENTION_A_STA0_A_STA_CONTENTION_GPIO3_LV",
        "reg_CONTENTION_EVT": "BF_GPIO_CONTENTION_A_EVT0_A_EVT_CONTENTION_GPIO3_LV",
        "reg_CONTENTION_MASK": "BF_GPIO_CONTENTION_A_MSK0_A_MSK_CONTENTION_GPIO3_LV",
        "reg_CFG0_en_input_cond": "BF_GPIO_GPIO3_LV_CFG0_CFG_EN_INPUT_COND",
        "reg_CFG0_en_output_cond": "BF_GPIO_GPIO3_LV_CFG0_CFG_EN_OUTPUT_COND",
        "reg_CFG1_deb_input_debouncer": "BF_GPIO_GPIO3_LV_CFG1_CFG_DEB_INPUT_DEBOUNCER",
        "reg_CFG3_sel_input_event_sens": "BF_GPIO_GPIO3_LV_CFG3_CFG_SEL_INPUT_EVENT_SENS",
        "sim_deb_FSM": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[3].gpio_inst.apc_gcb_deb_gclk_inst.apc_gcb_evt_mask_inst.msk_evt_state",
        "sim_deb_start": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[3].gpio_inst.apc_gcb_deb_gclk_inst.apc_gcb_evt_mask_inst.deb_start_i",
        "sim_strobe_sel": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[3].gpio_inst.reg_evt_mask_strb_i"
    },
    "GPIO4_LV": {
        "IO_name_pattern": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_GPIO4_LV",
        "IO_prog_path": "sim_fiorano.Iios.IO_GPIO4_LV",
        "reg_CFG9_en_input": "BF_GPIO_GPIO4_LV_CFG9_CFG_EN_INPUT",
        "sim_dout_analog": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_GPIO4_LV.net8",
        "reg_CFG9_en_res_pullup": "BF_GPIO_GPIO4_LV_GROUP0_CFG9_CFG_EN_RES_PULLUP",
        "reg_CFG9_en_res_pulldn": "BF_GPIO_GPIO4_LV_GROUP0_CFG9_CFG_EN_RES_PULLDN",
        "reg_CFG0_sel_res": "BF_GPIO_GPIO4_LV_CFG0_CFG_SEL_RES",
        "sim_cont_det_mask": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[4].gpio_inst.cont_det_mask",
        "sim_cont_evt_mask": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[4].gpio_inst.contention_evt_mask",
        "sim_contention_evt": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_gcb_regs_0.contention_a_evt0_a_evt_contention_gpio4_lv",
        "sim_contention_msk": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_gcb_regs_0.contention_a_msk0_a_msk_contention_gpio4_lv",
        "sim_contention_sta": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_gcb_regs_0.contention_a_sta0_a_sta_contention_gpio4_lv",
        "reg_CONTENTION": "BF_GPIO_CONTENTION_A_STA0_A_STA_CONTENTION_GPIO4_LV",
        "reg_CONTENTION_EVT": "BF_GPIO_CONTENTION_A_EVT0_A_EVT_CONTENTION_GPIO4_LV",
        "reg_CONTENTION_MASK": "BF_GPIO_CONTENTION_A_MSK0_A_MSK_CONTENTION_GPIO4_LV",
        "reg_CFG0_en_input_cond": "BF_GPIO_GPIO4_LV_CFG0_CFG_EN_INPUT_COND",
        "reg_CFG0_en_output_cond": "BF_GPIO_GPIO4_LV_CFG0_CFG_EN_OUTPUT_COND",
        "reg_CFG1_deb_input_debouncer": "BF_GPIO_GPIO4_LV_CFG1_CFG_DEB_INPUT_DEBOUNCER",
        "reg_CFG3_sel_input_event_sens": "BF_GPIO_GPIO4_LV_CFG3_CFG_SEL_INPUT_EVENT_SENS",
        "sim_deb_FSM": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[4].gpio_inst.apc_gcb_deb_gclk_inst.apc_gcb_evt_mask_inst.msk_evt_state",
        "sim_deb_start": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[4].gpio_inst.apc_gcb_deb_gclk_inst.apc_gcb_evt_mask_inst.deb_start_i",
        "sim_strobe_sel": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[4].gpio_inst.reg_evt_mask_strb_i"
    },
    "GPIO5_LV": {
        "IO_name_pattern": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_GPIO5_LV",
        "IO_prog_path": "sim_fiorano.Iios.IO_GPIO5_LV",
        "reg_CFG9_en_input": "BF_GPIO_GPIO5_LV_CFG9_CFG_EN_INPUT",
        "sim_dout_analog": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_GPIO5_LV.net8",
        "reg_CFG9_en_res_pullup": "BF_GPIO_GPIO5_LV_GROUP0_CFG9_CFG_EN_RES_PULLUP",
        "reg_CFG9_en_res_pulldn": "BF_GPIO_GPIO5_LV_GROUP0_CFG9_CFG_EN_RES_PULLDN",
        "reg_CFG0_sel_res": "BF_GPIO_GPIO5_LV_CFG0_CFG_SEL_RES",
        "sim_cont_det_mask": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[5].gpio_inst.cont_det_mask",
        "sim_cont_evt_mask": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[5].gpio_inst.contention_evt_mask",
        "sim_contention_evt": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_gcb_regs_0.contention_a_evt0_a_evt_contention_gpio5_lv",
        "sim_contention_msk": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_gcb_regs_0.contention_a_msk0_a_msk_contention_gpio5_lv",
        "sim_contention_sta": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_gcb_regs_0.contention_a_sta0_a_sta_contention_gpio5_lv",
        "reg_CONTENTION": "BF_GPIO_CONTENTION_A_STA0_A_STA_CONTENTION_GPIO5_LV",
        "reg_CONTENTION_EVT": "BF_GPIO_CONTENTION_A_EVT0_A_EVT_CONTENTION_GPIO5_LV",
        "reg_CONTENTION_MASK": "BF_GPIO_CONTENTION_A_MSK0_A_MSK_CONTENTION_GPIO5_LV",
        "reg_CFG0_en_input_cond": "BF_GPIO_GPIO5_LV_CFG0_CFG_EN_INPUT_COND",
        "reg_CFG0_en_output_cond": "BF_GPIO_GPIO5_LV_CFG0_CFG_EN_OUTPUT_COND",
        "reg_CFG1_deb_input_debouncer": "BF_GPIO_GPIO5_LV_CFG1_CFG_DEB_INPUT_DEBOUNCER",
        "reg_CFG3_sel_input_event_sens": "BF_GPIO_GPIO5_LV_CFG3_CFG_SEL_INPUT_EVENT_SENS",
        "sim_deb_FSM": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[5].gpio_inst.apc_gcb_deb_gclk_inst.apc_gcb_evt_mask_inst.msk_evt_state",
        "sim_deb_start": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[5].gpio_inst.apc_gcb_deb_gclk_inst.apc_gcb_evt_mask_inst.deb_start_i",
        "sim_strobe_sel": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[5].gpio_inst.reg_evt_mask_strb_i"
    },
    "GPIO6_LV": {
        "IO_name_pattern": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_GPIO6_LV",
        "IO_prog_path": "sim_fiorano.Iios.IO_GPIO6_LV",
        "reg_CFG9_en_input": "BF_GPIO_GPIO6_LV_CFG9_CFG_EN_INPUT",
        "sim_dout_analog": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_GPIO6_LV.net8",
        "reg_CFG9_en_res_pullup": "BF_GPIO_GPIO6_LV_GROUP0_CFG9_CFG_EN_RES_PULLUP",
        "reg_CFG9_en_res_pulldn": "BF_GPIO_GPIO6_LV_GROUP0_CFG9_CFG_EN_RES_PULLDN",
        "reg_CFG0_sel_res": "BF_GPIO_GPIO6_LV_CFG0_CFG_SEL_RES",
        "sim_cont_det_mask": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[6].gpio_inst.cont_det_mask",
        "sim_cont_evt_mask": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[6].gpio_inst.contention_evt_mask",
        "sim_contention_evt": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_gcb_regs_0.contention_a_evt0_a_evt_contention_gpio6_lv",
        "sim_contention_msk": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_gcb_regs_0.contention_a_msk0_a_msk_contention_gpio6_lv",
        "sim_contention_sta": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_gcb_regs_0.contention_a_sta0_a_sta_contention_gpio6_lv",
        "reg_CONTENTION": "BF_GPIO_CONTENTION_A_STA0_A_STA_CONTENTION_GPIO6_LV",
        "reg_CONTENTION_EVT": "BF_GPIO_CONTENTION_A_EVT0_A_EVT_CONTENTION_GPIO6_LV",
        "reg_CONTENTION_MASK": "BF_GPIO_CONTENTION_A_MSK0_A_MSK_CONTENTION_GPIO6_LV",
        "reg_CFG0_en_input_cond": "BF_GPIO_GPIO6_LV_CFG0_CFG_EN_INPUT_COND",
        "reg_CFG0_en_output_cond": "BF_GPIO_GPIO6_LV_CFG0_CFG_EN_OUTPUT_COND",
        "reg_CFG1_deb_input_debouncer": "BF_GPIO_GPIO6_LV_CFG1_CFG_DEB_INPUT_DEBOUNCER",
        "reg_CFG3_sel_input_event_sens": "BF_GPIO_GPIO6_LV_CFG3_CFG_SEL_INPUT_EVENT_SENS",
        "sim_deb_FSM": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[6].gpio_inst.apc_gcb_deb_gclk_inst.apc_gcb_evt_mask_inst.msk_evt_state",
        "sim_deb_start": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[6].gpio_inst.apc_gcb_deb_gclk_inst.apc_gcb_evt_mask_inst.deb_start_i",
        "sim_strobe_sel": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[6].gpio_inst.reg_evt_mask_strb_i"
    },
    "GPIO7_LV": {
        "IO_name_pattern": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_GPIO7_LV",
        "IO_prog_path": "sim_fiorano.Iios.IO_GPIO7_LV",
        "reg_CFG9_en_input": "BF_GPIO_GPIO7_LV_CFG9_CFG_EN_INPUT",
        "sim_dout_analog": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_GPIO7_LV.net8",
        "reg_CFG9_en_res_pullup": "BF_GPIO_GPIO7_LV_GROUP0_CFG9_CFG_EN_RES_PULLUP",
        "reg_CFG9_en_res_pulldn": "BF_GPIO_GPIO7_LV_GROUP0_CFG9_CFG_EN_RES_PULLDN",
        "reg_CFG0_sel_res": "BF_GPIO_GPIO7_LV_CFG0_CFG_SEL_RES",
        "sim_cont_det_mask": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[7].gpio_inst.cont_det_mask",
        "sim_cont_evt_mask": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[7].gpio_inst.contention_evt_mask",
        "sim_contention_evt": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_gcb_regs_0.contention_a_evt0_a_evt_contention_gpio7_lv",
        "sim_contention_msk": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_gcb_regs_0.contention_a_msk0_a_msk_contention_gpio7_lv",
        "sim_contention_sta": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_gcb_regs_0.contention_a_sta0_a_sta_contention_gpio7_lv",
        "reg_CONTENTION": "BF_GPIO_CONTENTION_A_STA0_A_STA_CONTENTION_GPIO7_LV",
        "reg_CONTENTION_EVT": "BF_GPIO_CONTENTION_A_EVT0_A_EVT_CONTENTION_GPIO7_LV",
        "reg_CONTENTION_MASK": "BF_GPIO_CONTENTION_A_MSK0_A_MSK_CONTENTION_GPIO7_LV",
        "reg_CFG0_en_input_cond": "BF_GPIO_GPIO7_LV_CFG0_CFG_EN_INPUT_COND",
        "reg_CFG0_en_output_cond": "BF_GPIO_GPIO7_LV_CFG0_CFG_EN_OUTPUT_COND",
        "reg_CFG1_deb_input_debouncer": "BF_GPIO_GPIO7_LV_CFG1_CFG_DEB_INPUT_DEBOUNCER",
        "reg_CFG3_sel_input_event_sens": "BF_GPIO_GPIO7_LV_CFG3_CFG_SEL_INPUT_EVENT_SENS",
        "sim_deb_FSM": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[7].gpio_inst.apc_gcb_deb_gclk_inst.apc_gcb_evt_mask_inst.msk_evt_state",
        "sim_deb_start": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[7].gpio_inst.apc_gcb_deb_gclk_inst.apc_gcb_evt_mask_inst.deb_start_i",
        "sim_strobe_sel": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[7].gpio_inst.reg_evt_mask_strb_i"
    },
    "GPIO8_LV": {
        "IO_name_pattern": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_GPIO8_LV",
        "IO_prog_path": "sim_fiorano.Iios.IO_GPIO8_LV",
        "reg_CFG9_en_input": "BF_GPIO_GPIO8_LV_CFG9_CFG_EN_INPUT",
        "sim_dout_analog": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_GPIO8_LV.net8",
        "reg_CFG9_en_res_pullup": "BF_GPIO_GPIO8_LV_GROUP0_CFG9_CFG_EN_RES_PULLUP",
        "reg_CFG9_en_res_pulldn": "BF_GPIO_GPIO8_LV_GROUP0_CFG9_CFG_EN_RES_PULLDN",
        "reg_CFG0_sel_res": "BF_GPIO_GPIO8_LV_CFG0_CFG_SEL_RES",
        "sim_cont_det_mask": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[8].gpio_inst.cont_det_mask",
        "sim_cont_evt_mask": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[8].gpio_inst.contention_evt_mask",
        "sim_contention_evt": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_gcb_regs_0.contention_a_evt0_a_evt_contention_gpio8_lv",
        "sim_contention_msk": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_gcb_regs_0.contention_a_msk0_a_msk_contention_gpio8_lv",
        "sim_contention_sta": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_gcb_regs_0.contention_a_sta0_a_sta_contention_gpio8_lv",
        "reg_CONTENTION": "BF_GPIO_CONTENTION_A_STA0_A_STA_CONTENTION_GPIO8_LV",
        "reg_CONTENTION_EVT": "BF_GPIO_CONTENTION_A_EVT0_A_EVT_CONTENTION_GPIO8_LV",
        "reg_CONTENTION_MASK": "BF_GPIO_CONTENTION_A_MSK0_A_MSK_CONTENTION_GPIO8_LV",
        "reg_CFG0_en_input_cond": "BF_GPIO_GPIO8_LV_CFG0_CFG_EN_INPUT_COND",
        "reg_CFG0_en_output_cond": "BF_GPIO_GPIO8_LV_CFG0_CFG_EN_OUTPUT_COND",
        "reg_CFG1_deb_input_debouncer": "BF_GPIO_GPIO8_LV_CFG1_CFG_DEB_INPUT_DEBOUNCER",
        "reg_CFG3_sel_input_event_sens": "BF_GPIO_GPIO8_LV_CFG3_CFG_SEL_INPUT_EVENT_SENS",
        "sim_deb_FSM": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[8].gpio_inst.apc_gcb_deb_gclk_inst.apc_gcb_evt_mask_inst.msk_evt_state",
        "sim_deb_start": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[8].gpio_inst.apc_gcb_deb_gclk_inst.apc_gcb_evt_mask_inst.deb_start_i",
        "sim_strobe_sel": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[8].gpio_inst.reg_evt_mask_strb_i"
    },
    "GPIO9_HV": {
        "IO_name_pattern": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_GPIO9_HV",
        "IO_prog_path": "sim_fiorano.Iios.IO_GPIO9_HV",
        "reg_CFG1_sel_supply": "BF_GPIO_GPIO9_HV_CFG1_CFG_SEL_SUPPLY",
        "reg_CFG9_en_input": "BF_GPIO_GPIO9_HV_CFG9_CFG_EN_INPUT",
        "sim_dout_analog": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_GPIO9_HV.dout[0]",
        "reg_CFG9_en_res_pullup": "BF_GPIO_GPIO9_HV_GROUP0_CFG9_CFG_EN_RES_PULLUP",
        "reg_CFG9_en_res_pulldn": "BF_GPIO_GPIO9_HV_GROUP0_CFG9_CFG_EN_RES_PULLDN",
        "reg_CFG0_sel_res": "BF_GPIO_GPIO9_HV_CFG0_CFG_SEL_RES",
        "sim_cont_det_mask": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[9].gpio_inst.cont_det_mask",
        "sim_cont_evt_mask": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[9].gpio_inst.contention_evt_mask",
        "sim_contention_evt": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_gcb_regs_0.contention_a_evt1_a_evt_contention_gpio9_hv",
        "sim_contention_msk": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_gcb_regs_0.contention_a_msk1_a_msk_contention_gpio9_hv",
        "sim_contention_sta": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_gcb_regs_0.contention_a_sta1_a_sta_contention_gpio9_hv",
        "reg_CONTENTION": "BF_GPIO_CONTENTION_A_STA1_A_STA_CONTENTION_GPIO9_HV",
        "reg_CONTENTION_EVT": "BF_GPIO_CONTENTION_A_EVT1_A_EVT_CONTENTION_GPIO9_HV",
        "reg_CONTENTION_MASK": "BF_GPIO_CONTENTION_A_MSK1_A_MSK_CONTENTION_GPIO9_HV",
        "reg_CFG0_en_input_cond": "BF_GPIO_GPIO9_HV_CFG0_CFG_EN_INPUT_COND",
        "reg_CFG0_en_output_cond": "BF_GPIO_GPIO9_HV_CFG0_CFG_EN_OUTPUT_COND",
        "reg_CFG1_deb_input_debouncer": "BF_GPIO_GPIO9_HV_CFG1_CFG_DEB_INPUT_DEBOUNCER",
        "reg_CFG3_sel_input_event_sens": "BF_GPIO_GPIO9_HV_CFG3_CFG_SEL_INPUT_EVENT_SENS",
        "sim_deb_FSM": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[9].gpio_inst.apc_gcb_deb_gclk_inst.apc_gcb_evt_mask_inst.msk_evt_state",
        "sim_deb_start": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[9].gpio_inst.apc_gcb_deb_gclk_inst.apc_gcb_evt_mask_inst.deb_start_i",
        "sim_strobe_sel": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[9].gpio_inst.reg_evt_mask_strb_i"
    },
    "GPIO10_HV": {
        "IO_name_pattern": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_GPIO10_HV",
        "IO_prog_path": "sim_fiorano.Iios.IO_GPIO10_HV",
        "reg_CFG1_sel_supply": "BF_GPIO_GPIO10_HV_CFG1_CFG_SEL_SUPPLY",
        "reg_CFG9_en_input": "BF_GPIO_GPIO10_HV_CFG9_CFG_EN_INPUT",
        "sim_dout_analog": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_GPIO10_HV.dout[0]",
        "reg_CFG9_en_res_pullup": "BF_GPIO_GPIO10_HV_GROUP0_CFG9_CFG_EN_RES_PULLUP",
        "reg_CFG9_en_res_pulldn": "BF_GPIO_GPIO10_HV_GROUP0_CFG9_CFG_EN_RES_PULLDN",
        "reg_CFG0_sel_res": "BF_GPIO_GPIO10_HV_CFG0_CFG_SEL_RES",
        "sim_cont_det_mask": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[10].gpio_inst.cont_det_mask",
        "sim_cont_evt_mask": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[10].gpio_inst.contention_evt_mask",
        "sim_contention_evt": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_gcb_regs_0.contention_a_evt1_a_evt_contention_gpio10_hv",
        "sim_contention_msk": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_gcb_regs_0.contention_a_msk1_a_msk_contention_gpio10_hv",
        "sim_contention_sta": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_gcb_regs_0.contention_a_sta1_a_sta_contention_gpio10_hv",
        "reg_CONTENTION": "BF_GPIO_CONTENTION_A_STA1_A_STA_CONTENTION_GPIO10_HV",
        "reg_CONTENTION_EVT": "BF_GPIO_CONTENTION_A_EVT1_A_EVT_CONTENTION_GPIO10_HV",
        "reg_CONTENTION_MASK": "BF_GPIO_CONTENTION_A_MSK1_A_MSK_CONTENTION_GPIO10_HV",
        "reg_CFG0_en_input_cond": "BF_GPIO_GPIO10_HV_CFG0_CFG_EN_INPUT_COND",
        "reg_CFG0_en_output_cond": "BF_GPIO_GPIO10_HV_CFG0_CFG_EN_OUTPUT_COND",
        "reg_CFG1_deb_input_debouncer": "BF_GPIO_GPIO10_HV_CFG1_CFG_DEB_INPUT_DEBOUNCER",
        "reg_CFG3_sel_input_event_sens": "BF_GPIO_GPIO10_HV_CFG3_CFG_SEL_INPUT_EVENT_SENS",
        "sim_deb_FSM": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[10].gpio_inst.apc_gcb_deb_gclk_inst.apc_gcb_evt_mask_inst.msk_evt_state",
        "sim_deb_start": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[10].gpio_inst.apc_gcb_deb_gclk_inst.apc_gcb_evt_mask_inst.deb_start_i",
        "sim_strobe_sel": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[10].gpio_inst.reg_evt_mask_strb_i"
    },
    "GPIO11_HV": {
        "IO_name_pattern": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_GPIO11_HV",
        "IO_prog_path": "sim_fiorano.Iios.IO_GPIO11_HV",
        "reg_CFG1_sel_supply": "BF_GPIO_GPIO11_HV_CFG1_CFG_SEL_SUPPLY",
        "reg_CFG9_en_input": "BF_GPIO_GPIO11_HV_CFG9_CFG_EN_INPUT",
        "sim_dout_analog": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_GPIO11_HV.dout[0]",
        "reg_CFG9_en_res_pullup": "BF_GPIO_GPIO11_HV_GROUP0_CFG9_CFG_EN_RES_PULLUP",
        "reg_CFG9_en_res_pulldn": "BF_GPIO_GPIO11_HV_GROUP0_CFG9_CFG_EN_RES_PULLDN",
        "reg_CFG0_sel_res": "BF_GPIO_GPIO11_HV_CFG0_CFG_SEL_RES",
        "sim_cont_det_mask": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[11].gpio_inst.cont_det_mask",
        "sim_cont_evt_mask": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[11].gpio_inst.contention_evt_mask",
        "sim_contention_evt": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_gcb_regs_0.contention_a_evt1_a_evt_contention_gpio11_hv",
        "sim_contention_msk": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_gcb_regs_0.contention_a_msk1_a_msk_contention_gpio11_hv",
        "sim_contention_sta": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_gcb_regs_0.contention_a_sta1_a_sta_contention_gpio11_hv",
        "reg_CONTENTION": "BF_GPIO_CONTENTION_A_STA1_A_STA_CONTENTION_GPIO11_HV",
        "reg_CONTENTION_EVT": "BF_GPIO_CONTENTION_A_EVT1_A_EVT_CONTENTION_GPIO11_HV",
        "reg_CONTENTION_MASK": "BF_GPIO_CONTENTION_A_MSK1_A_MSK_CONTENTION_GPIO11_HV",
        "reg_CFG0_en_input_cond": "BF_GPIO_GPIO11_HV_CFG0_CFG_EN_INPUT_COND",
        "reg_CFG0_en_output_cond": "BF_GPIO_GPIO11_HV_CFG0_CFG_EN_OUTPUT_COND",
        "reg_CFG1_deb_input_debouncer": "BF_GPIO_GPIO11_HV_CFG1_CFG_DEB_INPUT_DEBOUNCER",
        "reg_CFG3_sel_input_event_sens": "BF_GPIO_GPIO11_HV_CFG3_CFG_SEL_INPUT_EVENT_SENS",
        "sim_deb_FSM": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[11].gpio_inst.apc_gcb_deb_gclk_inst.apc_gcb_evt_mask_inst.msk_evt_state",
        "sim_deb_start": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[11].gpio_inst.apc_gcb_deb_gclk_inst.apc_gcb_evt_mask_inst.deb_start_i",
        "sim_strobe_sel": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[11].gpio_inst.reg_evt_mask_strb_i"
    },
    "GPIO12_HV": {
        "IO_name_pattern": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_GPIO12_HV",
        "IO_prog_path": "sim_fiorano.Iios.IO_GPIO12_HV",
        "reg_CFG1_sel_supply": "BF_GPIO_GPIO12_HV_CFG1_CFG_SEL_SUPPLY",
        "reg_CFG9_en_input": "BF_GPIO_GPIO12_HV_CFG9_CFG_EN_INPUT",
        "sim_dout_analog": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_GPIO12_HV.dout[0]",
        "reg_CFG9_en_res_pullup": "BF_GPIO_GPIO12_HV_GROUP0_CFG9_CFG_EN_RES_PULLUP",
        "reg_CFG9_en_res_pulldn": "BF_GPIO_GPIO12_HV_GROUP0_CFG9_CFG_EN_RES_PULLDN",
        "reg_CFG0_sel_res": "BF_GPIO_GPIO12_HV_CFG0_CFG_SEL_RES",
        "sim_cont_det_mask": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[12].gpio_inst.cont_det_mask",
        "sim_cont_evt_mask": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[12].gpio_inst.contention_evt_mask",
        "sim_contention_evt": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_gcb_regs_0.contention_a_evt1_a_evt_contention_gpio12_hv",
        "sim_contention_msk": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_gcb_regs_0.contention_a_msk1_a_msk_contention_gpio12_hv",
        "sim_contention_sta": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_gcb_regs_0.contention_a_sta1_a_sta_contention_gpio12_hv",
        "reg_CONTENTION": "BF_GPIO_CONTENTION_A_STA1_A_STA_CONTENTION_GPIO12_HV",
        "reg_CONTENTION_EVT": "BF_GPIO_CONTENTION_A_EVT1_A_EVT_CONTENTION_GPIO12_HV",
        "reg_CONTENTION_MASK": "BF_GPIO_CONTENTION_A_MSK1_A_MSK_CONTENTION_GPIO12_HV",
        "reg_CFG0_en_input_cond": "BF_GPIO_GPIO12_HV_CFG0_CFG_EN_INPUT_COND",
        "reg_CFG0_en_output_cond": "BF_GPIO_GPIO12_HV_CFG0_CFG_EN_OUTPUT_COND",
        "reg_CFG1_deb_input_debouncer": "BF_GPIO_GPIO12_HV_CFG1_CFG_DEB_INPUT_DEBOUNCER",
        "reg_CFG3_sel_input_event_sens": "BF_GPIO_GPIO12_HV_CFG3_CFG_SEL_INPUT_EVENT_SENS",
        "sim_deb_FSM": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[12].gpio_inst.apc_gcb_deb_gclk_inst.apc_gcb_evt_mask_inst.msk_evt_state",
        "sim_deb_start": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[12].gpio_inst.apc_gcb_deb_gclk_inst.apc_gcb_evt_mask_inst.deb_start_i",
        "sim_strobe_sel": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[12].gpio_inst.reg_evt_mask_strb_i"
    },
    "GPIO13_HV": {
        "IO_name_pattern": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_GPIO13_HV",
        "IO_prog_path": "sim_fiorano.Iios.IO_GPIO13_HV",
        "reg_CFG1_sel_supply": "BF_GPIO_GPIO13_HV_CFG1_CFG_SEL_SUPPLY",
        "reg_CFG9_en_input": "BF_GPIO_GPIO13_HV_CFG9_CFG_EN_INPUT",
        "sim_dout_analog": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_GPIO13_HV.dout[0]",
        "reg_CFG9_en_res_pullup": "BF_GPIO_GPIO13_HV_GROUP0_CFG9_CFG_EN_RES_PULLUP",
        "reg_CFG9_en_res_pulldn": "BF_GPIO_GPIO13_HV_GROUP0_CFG9_CFG_EN_RES_PULLDN",
        "reg_CFG0_sel_res": "BF_GPIO_GPIO13_HV_CFG0_CFG_SEL_RES",
        "sim_cont_det_mask": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[13].gpio_inst.cont_det_mask",
        "sim_cont_evt_mask": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[13].gpio_inst.contention_evt_mask",
        "sim_contention_evt": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_gcb_regs_0.contention_a_evt1_a_evt_contention_gpio13_hv",
        "sim_contention_msk": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_gcb_regs_0.contention_a_msk1_a_msk_contention_gpio13_hv",
        "sim_contention_sta": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_gcb_regs_0.contention_a_sta1_a_sta_contention_gpio13_hv",
        "reg_CONTENTION": "BF_GPIO_CONTENTION_A_STA1_A_STA_CONTENTION_GPIO13_HV",
        "reg_CONTENTION_EVT": "BF_GPIO_CONTENTION_A_EVT1_A_EVT_CONTENTION_GPIO13_HV",
        "reg_CONTENTION_MASK": "BF_GPIO_CONTENTION_A_MSK1_A_MSK_CONTENTION_GPIO13_HV",
        "reg_CFG0_en_input_cond": "BF_GPIO_GPIO13_HV_CFG0_CFG_EN_INPUT_COND",
        "reg_CFG0_en_output_cond": "BF_GPIO_GPIO13_HV_CFG0_CFG_EN_OUTPUT_COND",
        "reg_CFG1_deb_input_debouncer": "BF_GPIO_GPIO13_HV_CFG1_CFG_DEB_INPUT_DEBOUNCER",
        "reg_CFG3_sel_input_event_sens": "BF_GPIO_GPIO13_HV_CFG3_CFG_SEL_INPUT_EVENT_SENS",
        "sim_deb_FSM": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[13].gpio_inst.apc_gcb_deb_gclk_inst.apc_gcb_evt_mask_inst.msk_evt_state",
        "sim_deb_start": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[13].gpio_inst.apc_gcb_deb_gclk_inst.apc_gcb_evt_mask_inst.deb_start_i",
        "sim_strobe_sel": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[13].gpio_inst.reg_evt_mask_strb_i"
    },
    "GPIO15_LV": {
        "IO_name_pattern": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_GPIO15_LV",
        "IO_prog_path": "sim_fiorano.Iios.IO_GPIO15_LV",
        "reg_CFG9_en_input": "BF_GPIO_GPIO15_LV_CFG9_CFG_EN_INPUT",
        "sim_dout_analog": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_GPIO15_LV.net8",
        "reg_CFG9_en_res_pullup": "BF_GPIO_GPIO15_LV_GROUP0_CFG9_CFG_EN_RES_PULLUP",
        "reg_CFG9_en_res_pulldn": "BF_GPIO_GPIO15_LV_GROUP0_CFG9_CFG_EN_RES_PULLDN",
        "reg_CFG0_sel_res": "BF_GPIO_GPIO15_LV_CFG0_CFG_SEL_RES",
        "sim_cont_det_mask": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[15].gpio_inst.cont_det_mask",
        "sim_cont_evt_mask": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[15].gpio_inst.contention_evt_mask",
        "sim_contention_evt": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_gcb_regs_0.contention_a_evt1_a_evt_contention_gpio15_lv",
        "sim_contention_msk": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_gcb_regs_0.contention_a_msk1_a_msk_contention_gpio15_lv",
        "reg_CONTENTION_EVT": "BF_GPIO_CONTENTION_A_EVT1_A_EVT_CONTENTION_GPIO15_LV",
        "reg_CONTENTION_MASK": "BF_GPIO_CONTENTION_A_MSK1_A_MSK_CONTENTION_GPIO15_LV",
        "reg_CFG0_en_input_cond": "BF_GPIO_GPIO15_LV_CFG0_CFG_EN_INPUT_COND",
        "reg_CFG0_en_output_cond": "BF_GPIO_GPIO15_LV_CFG0_CFG_EN_OUTPUT_COND",
        "reg_CFG1_deb_input_debouncer": "BF_GPIO_GPIO15_LV_CFG1_CFG_DEB_INPUT_DEBOUNCER",
        "reg_CFG3_sel_input_event_sens": "BF_GPIO_GPIO15_LV_CFG3_CFG_SEL_INPUT_EVENT_SENS",
        "sim_deb_FSM": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[15].gpio_inst.apc_gcb_deb_gclk_inst.apc_gcb_evt_mask_inst.msk_evt_state",
        "sim_deb_start": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[15].gpio_inst.apc_gcb_deb_gclk_inst.apc_gcb_evt_mask_inst.deb_start_i",
        "sim_strobe_sel": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[15].gpio_inst.reg_evt_mask_strb_i"
    },
    "GPIO16_LV": {
        "IO_name_pattern": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_GPIO16_LV",
        "IO_prog_path": "sim_fiorano.Iios.IO_GPIO16_LV",
        "reg_CFG9_en_input": "BF_GPIO_GPIO16_LV_CFG9_CFG_EN_INPUT",
        "sim_dout_analog": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_GPIO16_LV.net8",
        "reg_CFG9_en_res_pullup": "BF_GPIO_GPIO16_LV_GROUP0_CFG9_CFG_EN_RES_PULLUP",
        "reg_CFG9_en_res_pulldn": "BF_GPIO_GPIO16_LV_GROUP0_CFG9_CFG_EN_RES_PULLDN",
        "reg_CFG0_sel_res": "BF_GPIO_GPIO16_LV_CFG0_CFG_SEL_RES",
        "sim_cont_det_mask": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[16].gpio_inst.cont_det_mask",
        "sim_cont_evt_mask": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[16].gpio_inst.contention_evt_mask",
        "sim_contention_evt": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_gcb_regs_0.contention_a_evt1_a_evt_contention_gpio16_lv",
        "sim_contention_msk": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_gcb_regs_0.contention_a_msk1_a_msk_contention_gpio16_lv",
        "reg_CONTENTION_EVT": "BF_GPIO_CONTENTION_A_EVT1_A_EVT_CONTENTION_GPIO16_LV",
        "reg_CONTENTION_MASK": "BF_GPIO_CONTENTION_A_MSK1_A_MSK_CONTENTION_GPIO16_LV",
        "reg_CFG0_en_input_cond": "BF_GPIO_GPIO16_LV_CFG0_CFG_EN_INPUT_COND",
        "reg_CFG0_en_output_cond": "BF_GPIO_GPIO16_LV_CFG0_CFG_EN_OUTPUT_COND",
        "reg_CFG1_deb_input_debouncer": "BF_GPIO_GPIO16_LV_CFG1_CFG_DEB_INPUT_DEBOUNCER",
        "reg_CFG3_sel_input_event_sens": "BF_GPIO_GPIO16_LV_CFG3_CFG_SEL_INPUT_EVENT_SENS",
        "sim_deb_FSM": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[16].gpio_inst.apc_gcb_deb_gclk_inst.apc_gcb_evt_mask_inst.msk_evt_state",
        "sim_deb_start": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[16].gpio_inst.apc_gcb_deb_gclk_inst.apc_gcb_evt_mask_inst.deb_start_i",
        "sim_strobe_sel": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.GPIO_IDX[16].gpio_inst.reg_evt_mask_strb_i"
    },
    "LINKSTAT_IRQ_L": {
        "IO_name_pattern": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_LINKSTAT_IRQ_L",
        "IO_prog_path": "sim_fiorano.Iios.IO_LINKSTAT_IRQ_L",
        "sim_dout_analog": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_LINKSTAT_IRQ_L.dout[0]",
        "reg_CFG0_sel_res": "BF_GPIO_LINKSTAT_IRQ_L_CFG0_CFG_SEL_RES"
    },
    "MOTION_INT": {
        "IO_name_pattern": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_MOTION_INT",
        "IO_prog_path": "sim_fiorano.Iios.IO_MOTION_INT",
        "reg_CFG9_en_input": "BF_GPIO_MOTION_INT_CFG9_CFG_EN_INPUT",
        "sim_dout_analog": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_MOTION_INT.net8",
        "reg_CFG9_en_res_pullup": "BF_GPIO_MOTION_INT_CFG9_CFG_EN_RES_PULLUP",
        "reg_CFG9_en_res_pulldn": "BF_GPIO_MOTION_INT_CFG9_CFG_EN_RES_PULLDN",
        "reg_CFG0_sel_res": "BF_GPIO_MOTION_INT_CFG0_CFG_SEL_RES",
        "reg_CFG0_en_input_cond": "BF_GPIO_MOTION_INT_CFG0_CFG_EN_INPUT_COND",
        "reg_CFG0_en_output_cond": "BF_GPIO_MOTION_INT_CFG0_CFG_EN_OUTPUT_COND",
        "reg_CFG1_deb_input_debouncer": "BF_GPIO_MOTION_INT_CFG1_CFG_DEB_INPUT_DEBOUNCER",
        "reg_CFG3_sel_input_event_sens": "BF_GPIO_MOTION_INT_CFG3_CFG_SEL_INPUT_EVENT_SENS",
        "sim_deb_FSM": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.motion_int_deb_inst.apc_gcb_evt_mask_inst.msk_evt_state",
        "sim_deb_start": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.motion_int_deb_inst.apc_gcb_evt_mask_inst.deb_start_i"
    },
    "RESET_IN_L": {
        "IO_name_pattern": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_RESET_IN_L",
        "IO_prog_path": "sim_fiorano.Iios.IO_RESET_IN_L",
        "sim_dout_analog": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_RESET_IN_L.dout[0]",
        "reg_CFG0_sel_res": "BF_GPIO_RESET_IN_L_CFG0_CFG_SEL_RES",
        "reg_CFG1_deb_input_debouncer": "BF_GPIO_RESET_IN_L_CFG1_CFG_DEB_INPUT_DEBOUNCER",
        "sim_deb_FSM": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.reset_in_l_deb_inst.apc_gcb_evt_mask_inst.msk_evt_state",
        "sim_deb_start": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.reset_in_l_deb_inst.apc_gcb_evt_mask_inst.deb_start_i"
    },
    "RESET_OUT_L_A": {
        "IO_name_pattern": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_RESET_OUT_L_A",
        "IO_prog_path": "sim_fiorano.Iios.IO_RESET_OUT_L_A",
        "sim_dout_analog": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_RESET_OUT_L_A.net8",
        "reg_CFG9_en_res_pullup": "BF_GPIO_RESET_OUT_L_A_CFG9_CFG_EN_RES_PULLUP",
        "reg_CFG9_en_res_pulldn": "BF_GPIO_RESET_OUT_L_A_CFG9_CFG_EN_RES_PULLDN",
        "reg_CFG0_sel_res": "BF_GPIO_RESET_OUT_L_A_CFG0_CFG_SEL_RES",
        "reg_CFG0_en_input_cond": "BF_GPIO_RESET_OUT_L_A_CFG0_CFG_EN_INPUT_COND",
        "reg_CFG0_en_output_cond": "BF_GPIO_RESET_OUT_L_A_CFG0_CFG_EN_OUTPUT_COND"
    },
    "RESET_OUT_L_G": {
        "IO_name_pattern": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_RESET_OUT_L_G",
        "IO_prog_path": "sim_fiorano.Iios.IO_RESET_OUT_L_G",
        "sim_dout_analog": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_RESET_OUT_L_G.net8",
        "reg_CFG9_en_res_pullup": "BF_GPIO_RESET_OUT_L_G_CFG9_CFG_EN_RES_PULLUP",
        "reg_CFG9_en_res_pulldn": "BF_GPIO_RESET_OUT_L_G_CFG9_CFG_EN_RES_PULLDN",
        "reg_CFG0_sel_res": "BF_GPIO_RESET_OUT_L_G_CFG0_CFG_SEL_RES",
        "reg_CFG0_en_input_cond": "BF_GPIO_RESET_OUT_L_G_CFG0_CFG_EN_INPUT_COND",
        "reg_CFG0_en_output_cond": "BF_GPIO_RESET_OUT_L_G_CFG0_CFG_EN_OUTPUT_COND"
    },
    "SWD_A_CLK": {
        "IO_name_pattern": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_SWD_A_CLK",
        "IO_prog_path": "sim_fiorano.Iios.IO_SWD_A_CLK",
        "sim_dout_analog": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_SWD_A_CLK.net8",
        "reg_CFG9_en_res_pullup": "BF_GPIO_SWD_A_CLK_CFG9_CFG_EN_RES_PULLUP",
        "reg_CFG0_sel_res": "BF_GPIO_SWD_A_CLK_CFG0_CFG_SEL_RES",
        "reg_CFG0_en_input_cond": "BF_GPIO_SWD_A_CLK_CFG0_CFG_EN_INPUT_COND",
        "reg_CFG0_en_output_cond": "BF_GPIO_SWD_A_CLK_CFG0_CFG_EN_OUTPUT_COND"
    },
    "SWD_A_DIO": {
        "IO_name_pattern": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_SWD_A_DIO",
        "IO_prog_path": "sim_fiorano.Iios.IO_SWD_A_DIO",
        "sim_dout_analog": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_SWD_A_DIO.net8",
        "reg_CFG9_en_res_pullup": "BF_GPIO_SWD_A_DIO_CFG9_CFG_EN_RES_PULLUP",
        "reg_CFG0_sel_res": "BF_GPIO_SWD_A_DIO_CFG0_CFG_SEL_RES",
        "reg_CFG0_en_input_cond": "BF_GPIO_SWD_A_DIO_CFG0_CFG_EN_INPUT_COND",
        "reg_CFG0_en_output_cond": "BF_GPIO_SWD_A_DIO_CFG0_CFG_EN_OUTPUT_COND"
    },
    "SWD_G_CLK": {
        "IO_name_pattern": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_SWD_G_CLK",
        "IO_prog_path": "sim_fiorano.Iios.IO_SWD_G_CLK",
        "sim_dout_analog": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_SWD_G_CLK.net8",
        "reg_CFG9_en_res_pullup": "BF_GPIO_SWD_G_CLK_CFG9_CFG_EN_RES_PULLUP",
        "reg_CFG0_sel_res": "BF_GPIO_SWD_G_CLK_CFG0_CFG_SEL_RES",
        "reg_CFG0_en_input_cond": "BF_GPIO_SWD_G_CLK_CFG0_CFG_EN_INPUT_COND",
        "reg_CFG0_en_output_cond": "BF_GPIO_SWD_G_CLK_CFG0_CFG_EN_OUTPUT_COND"
    },
    "SWD_G_DIO": {
        "IO_name_pattern": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_SWD_G_DIO",
        "IO_prog_path": "sim_fiorano.Iios.IO_SWD_G_DIO",
        "sim_dout_analog": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_SWD_G_DIO.net8",
        "reg_CFG9_en_res_pullup": "BF_GPIO_SWD_G_DIO_CFG9_CFG_EN_RES_PULLUP",
        "reg_CFG0_sel_res": "BF_GPIO_SWD_G_DIO_CFG0_CFG_SEL_RES",
        "reg_CFG0_en_input_cond": "BF_GPIO_SWD_G_DIO_CFG0_CFG_EN_INPUT_COND",
        "reg_CFG0_en_output_cond": "BF_GPIO_SWD_G_DIO_CFG0_CFG_EN_OUTPUT_COND"
    },
    "SWD_TMS": {
        "IO_name_pattern": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_SWD_TMS",
        "IO_prog_path": "sim_fiorano.Iios.IO_SWD_TMS",
        "sim_dout_analog": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_SWD_TMS.net8",
        "reg_CFG9_en_res_pullup": "BF_GPIO_SWD_TMS_CFG9_CFG_EN_RES_PULLUP",
        "reg_CFG9_en_res_pulldn": "BF_GPIO_SWD_TMS_CFG9_CFG_EN_RES_PULLDN",
        "reg_CFG0_sel_res": "BF_GPIO_SWD_TMS_CFG0_CFG_SEL_RES",
        "reg_CFG0_en_input_cond": "BF_GPIO_SWD_TMS_CFG0_CFG_EN_INPUT_COND",
        "reg_CFG0_en_output_cond": "BF_GPIO_SWD_TMS_CFG0_CFG_EN_OUTPUT_COND"
    },
    "USB_EN_G": {
        "IO_name_pattern": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_USB_EN_G",
        "IO_prog_path": "sim_fiorano.Iios.IO_USB_EN_G",
        "sim_dout_analog": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_USB_EN_G.net8",
        "reg_CFG9_en_res_pullup": "BF_GPIO_USB_EN_G_CFG9_CFG_EN_RES_PULLUP",
        "reg_CFG9_en_res_pulldn": "BF_GPIO_USB_EN_G_CFG9_CFG_EN_RES_PULLDN",
        "reg_CFG0_sel_res": "BF_GPIO_USB_EN_G_CFG0_CFG_SEL_RES"
    },
    "UVP_TRIG": {
        "IO_name_pattern": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_UVP_TRIG",
        "IO_prog_path": "sim_fiorano.Iios.IO_UVP_TRIG",
        "reg_CFG1_sel_supply": "BF_GPIO_UVP_TRIG_CFG1_CFG_SEL_SUPPLY",
        "sim_dout_analog": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_UVP_TRIG.dout[0]",
        "reg_CFG9_en_res_pullup": "BF_GPIO_UVP_TRIG_CFG9_CFG_EN_RES_PULLUP",
        "reg_CFG9_en_res_pulldn": "BF_GPIO_UVP_TRIG_CFG9_CFG_EN_RES_PULLDN",
        "reg_CFG0_sel_res": "BF_GPIO_UVP_TRIG_CFG0_CFG_SEL_RES",
        "reg_CFG0_en_input_cond": "BF_GPIO_USB_EN_G_CFG0_CFG_EN_INPUT_COND",
        "reg_CFG0_en_output_cond": "BF_GPIO_USB_EN_G_CFG0_CFG_EN_OUTPUT_COND"
    },
    "WDOG_A": {
        "IO_name_pattern": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_WDOG_A",
        "IO_prog_path": "sim_fiorano.Iios.IO_WDOG_A",
        "reg_CFG9_en_input": "BF_GPIO_WDOG_A_CFG9_CFG_EN_INPUT",
        "sim_dout_analog": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_WDOG_A.net8",
        "reg_CFG9_en_res_pullup": "BF_GPIO_WDOG_A_CFG9_CFG_EN_RES_PULLUP",
        "reg_CFG9_en_res_pulldn": "BF_GPIO_WDOG_A_CFG9_CFG_EN_RES_PULLDN",
        "reg_CFG0_sel_res": "BF_GPIO_WDOG_A_CFG0_CFG_SEL_RES",
        "reg_CFG0_en_input_cond": "BF_GPIO_WDOG_A_CFG0_CFG_EN_INPUT_COND",
        "reg_CFG0_en_output_cond": "BF_GPIO_WDOG_A_CFG0_CFG_EN_OUTPUT_COND",
        "reg_CFG1_deb_input_debouncer": "BF_GPIO_WDOG_A_CFG1_CFG_DEB_INPUT_DEBOUNCER",
        "sim_deb_FSM": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.wdog_a_deb_inst.apc_gcb_evt_mask_inst.msk_evt_state",
        "sim_deb_start": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.wdog_a_deb_inst.apc_gcb_evt_mask_inst.deb_start_i"
    },
    "WDOG_G": {
        "IO_name_pattern": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_WDOG_G",
        "IO_prog_path": "sim_fiorano.Iios.IO_WDOG_G",
        "reg_CFG9_en_input": "BF_GPIO_WDOG_G_CFG9_CFG_EN_INPUT",
        "sim_dout_analog": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.apc_pads.apc_pads_schematic.GATEFIXED_WDOG_G.net8",
        "reg_CFG9_en_res_pullup": "BF_GPIO_WDOG_G_CFG9_CFG_EN_RES_PULLUP",
        "reg_CFG9_en_res_pulldn": "BF_GPIO_WDOG_G_CFG9_CFG_EN_RES_PULLDN",
        "reg_CFG0_sel_res": "BF_GPIO_WDOG_G_CFG0_CFG_SEL_RES",
        "reg_CFG0_en_input_cond": "BF_GPIO_WDOG_G_CFG0_CFG_EN_INPUT_COND",
        "reg_CFG0_en_output_cond": "BF_GPIO_WDOG_G_CFG0_CFG_EN_OUTPUT_COND",
        "reg_CFG1_deb_input_debouncer": "BF_GPIO_WDOG_G_CFG1_CFG_DEB_INPUT_DEBOUNCER",
        "sim_deb_FSM": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.wdog_g_deb_inst.apc_gcb_evt_mask_inst.msk_evt_state",
        "sim_deb_start": "sim_fiorano.Ichip.Idcore.DCORE.apc_top_dig.apc_gcb.wdog_g_deb_inst.apc_gcb_evt_mask_inst.deb_start_i"
    },
    "null": {
        "IO_prog_path": "sim_fiorano.Iios.IO_DFT_CTRL_2"
    }
}