C:/Users/leuma/Desktop/MipsJALimplementation/signext.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/leuma/Desktop/MipsJALimplementation/signext.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity signext
-- Compiling architecture behave of signext

} {} {}} C:/Users/leuma/Desktop/MipsJALimplementation/dmem.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/leuma/Desktop/MipsJALimplementation/dmem.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity dmem
-- Compiling architecture behave of dmem

} {} {}} C:/Users/leuma/Desktop/MipsJALimplementation/proc_mips.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/leuma/Desktop/MipsJALimplementation/proc_mips.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity proc_mips
-- Compiling architecture struct of proc_mips

} {} {}} C:/Users/leuma/Desktop/MipsJALimplementation/maindec.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/leuma/Desktop/MipsJALimplementation/maindec.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity maindec
-- Compiling architecture behave of maindec

} {} {}} C:/Users/leuma/Desktop/MipsJALimplementation/sl2.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/leuma/Desktop/MipsJALimplementation/sl2.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity sl2
-- Compiling architecture behave of sl2

} {} {}} C:/Users/leuma/Desktop/MipsJALimplementation/mips.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/leuma/Desktop/MipsJALimplementation/mips.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity mips
-- Compiling architecture test of mips

} {} {}} C:/Users/leuma/Desktop/MipsJALimplementation/alu.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/leuma/Desktop/MipsJALimplementation/alu.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity alu
-- Compiling architecture behave of alu

} {} {}} C:/Users/leuma/Desktop/MipsJALimplementation/flopr.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/leuma/Desktop/MipsJALimplementation/flopr.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling entity flopr
-- Compiling architecture asynchronous of flopr

} {} {}} C:/Users/leuma/Desktop/MipsJALimplementation/controller.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/leuma/Desktop/MipsJALimplementation/controller.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity controller
-- Compiling architecture struct of controller

} {} {}} C:/Users/leuma/Desktop/MipsJALimplementation/mux2.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/leuma/Desktop/MipsJALimplementation/mux2.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity mux2
-- Compiling architecture behave of mux2

} {} {}} C:/Users/leuma/Desktop/MipsJALimplementation/regfile.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/leuma/Desktop/MipsJALimplementation/regfile.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity regfile
-- Compiling architecture behave of regfile

} {} {}} C:/Users/leuma/Desktop/MipsJALimplementation/aludec.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/leuma/Desktop/MipsJALimplementation/aludec.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity aludec
-- Compiling architecture behave of aludec

} {} {}} C:/Users/leuma/Desktop/MipsJALimplementation/datapath.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/leuma/Desktop/MipsJALimplementation/datapath.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling entity datapath
-- Compiling architecture struct of datapath

} {} {}} C:/Users/leuma/Desktop/MipsJALimplementation/testbench.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/leuma/Desktop/MipsJALimplementation/testbench.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity testbench
-- Compiling architecture test of testbench

} {} {}} C:/Users/leuma/Desktop/MipsJALimplementation/imem.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/leuma/Desktop/MipsJALimplementation/imem.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity imem
-- Compiling architecture behave of imem

} {} {}} C:/Users/leuma/Desktop/MipsJALimplementation/adder.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/leuma/Desktop/MipsJALimplementation/adder.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity adder
-- Compiling architecture behave of adder

} {} {}}
