<!-- IBM_PROLOG_BEGIN_TAG                                                   -->
<!-- This is an automatically generated prolog.                             -->
<!--                                                                        -->
<!-- $Source: src/import/chips/ocmb/odyssey/procedures/xml/error_info/ody_phyinit_errors.xml $ -->
<!--                                                                        -->
<!-- OpenPOWER HostBoot Project                                             -->
<!--                                                                        -->
<!-- Contributors Listed Below - COPYRIGHT 2018,2024                        -->
<!-- [+] International Business Machines Corp.                              -->
<!--                                                                        -->
<!--                                                                        -->
<!-- Licensed under the Apache License, Version 2.0 (the "License");        -->
<!-- you may not use this file except in compliance with the License.       -->
<!-- You may obtain a copy of the License at                                -->
<!--                                                                        -->
<!--     http://www.apache.org/licenses/LICENSE-2.0                         -->
<!--                                                                        -->
<!-- Unless required by applicable law or agreed to in writing, software    -->
<!-- distributed under the License is distributed on an "AS IS" BASIS,      -->
<!-- WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        -->
<!-- implied. See the License for the specific language governing           -->
<!-- permissions and limitations under the License.                         -->
<!--                                                                        -->
<!-- IBM_PROLOG_END_TAG                                                     -->
<hwpErrors>
  <format>poz</format>

  <hwpError>
    <sbeError/>
    <rc>RC_ODY_PHYINIT_INVALID_DBYTENUMBER</rc>
    <description>Ody phyinit invalid Dbyte number.</description>
    <ffdc>PORT_TARGET</ffdc>
    <ffdc>DBYTENUMBER</ffdc>
    <callout>
      <procedure>CODE</procedure>
      <priority>HIGH</priority>
    </callout>
    <callout>
      <target>PORT_TARGET</target>
      <priority>MEDIUM</priority>
    </callout>
    <deconfigure>
      <target>PORT_TARGET</target>
    </deconfigure>
  </hwpError>

  <hwpError>
    <sbeError/>
    <rc>RC_ODY_PHYINIT_INVALID_CONFIGURATION</rc>
    <description>Ody phyinit invalid configuration.</description>
    <ffdc>NUMACTIVEDBYTEDFI0</ffdc>
    <ffdc>NUMACTIVEDBYTEDFI1</ffdc>
    <ffdc>NUMDBYTE</ffdc>
    <ffdc>PORT_TARGET</ffdc>
    <callout>
      <procedure>CODE</procedure>
      <priority>HIGH</priority>
    </callout>
    <callout>
      <target>PORT_TARGET</target>
      <priority>MEDIUM</priority>
    </callout>
    <deconfigure>
      <target>PORT_TARGET</target>
    </deconfigure>
  </hwpError>

  <hwpError>
    <sbeError/>
    <rc>RC_ODY_PHYINIT_INVALID_WRITE_PREAMBLE</rc>
    <description>Ody phyinit invalid value for Write Preamble Settings.</description>
    <ffdc>PORT_TARGET</ffdc>
    <ffdc>WRPRE</ffdc>
    <ffdc>MR8A0</ffdc>
    <callout>
      <procedure>CODE</procedure>
      <priority>HIGH</priority>
    </callout>
    <callout>
      <target>PORT_TARGET</target>
      <priority>MEDIUM</priority>
    </callout>
    <deconfigure>
      <target>PORT_TARGET</target>
    </deconfigure>
  </hwpError>

  <hwpError>
    <sbeError/>
    <rc>RC_ODY_PHYINIT_INVALID_WRITE_POSTAMBLE</rc>
    <description>Ody phyinit invalid value for Write Postamble Settings.</description>
    <ffdc>PORT_TARGET</ffdc>
    <ffdc>WRPOST</ffdc>
    <ffdc>MR8A0</ffdc>
    <callout>
      <procedure>CODE</procedure>
      <priority>HIGH</priority>
    </callout>
    <callout>
      <target>PORT_TARGET</target>
      <priority>MEDIUM</priority>
    </callout>
    <deconfigure>
      <target>PORT_TARGET</target>
    </deconfigure>
  </hwpError>

  <hwpError>
    <sbeError/>
    <rc>RC_ODY_PHYINIT_INVALID_PREAMBLE_CTRL</rc>
    <description>Ody phyinit invalid preamble control.</description>
    <ffdc>PORT_TARGET</ffdc>
    <ffdc>PREAMBLECTRL</ffdc>
    <callout>
      <procedure>CODE</procedure>
      <priority>HIGH</priority>
    </callout>
    <callout>
      <target>PORT_TARGET</target>
      <priority>MEDIUM</priority>
    </callout>
    <deconfigure>
      <target>PORT_TARGET</target>
    </deconfigure>
  </hwpError>

  <hwpError>
    <sbeError/>
    <rc>RC_ODY_PHYINIT_UNSUPPORTED_DDR_FREQ</rc>
    <description>An unsupported DDR frequency passed into ddrphyinit</description>
    <ffdc>PORT_TARGET</ffdc>
    <ffdc>FREQ</ffdc>
    <callout>
      <procedure>CODE</procedure>
      <priority>HIGH</priority>
    </callout>
    <callout>
      <target>PORT_TARGET</target>
      <priority>MEDIUM</priority>
    </callout>
    <deconfigure>
      <target>PORT_TARGET</target>
    </deconfigure>
  </hwpError>

  <hwpError>
    <sbeError/>
    <rc>RC_ODY_PHYINIT_INVALID_EN_TX_DM_PREAMBLE_PATTERN</rc>
    <description>Ody phyinit invalid EnTxDmPreamblePattern.</description>
    <ffdc>PORT_TARGET</ffdc>
    <ffdc>PATTERN</ffdc>
    <callout>
      <procedure>CODE</procedure>
      <priority>HIGH</priority>
    </callout>
    <callout>
      <target>PORT_TARGET</target>
      <priority>MEDIUM</priority>
    </callout>
    <deconfigure>
      <target>PORT_TARGET</target>
    </deconfigure>
  </hwpError>

  <hwpError>
    <sbeError/>
    <rc>RC_ODY_PHYINIT_INVALID_EN_TX_DQ_PREAMBLE_PATTERN_U0</rc>
    <description>Ody phyinit invalid EnTxDqPreamblePatternU0.</description>
    <ffdc>PORT_TARGET</ffdc>
    <ffdc>PATTERN</ffdc>
    <callout>
      <procedure>CODE</procedure>
      <priority>HIGH</priority>
    </callout>
    <callout>
      <target>PORT_TARGET</target>
      <priority>MEDIUM</priority>
    </callout>
    <deconfigure>
      <target>PORT_TARGET</target>
    </deconfigure>
  </hwpError>

  <hwpError>
    <sbeError/>
    <rc>RC_ODY_PHYINIT_INVALID_EN_TX_DQ_PREAMBLE_PATTERN_U1</rc>
    <description>Ody phyinit invalid EnTxDqPreamblePatternU1.</description>
    <ffdc>PORT_TARGET</ffdc>
    <ffdc>PATTERN</ffdc>
    <callout>
      <procedure>CODE</procedure>
      <priority>HIGH</priority>
    </callout>
    <callout>
      <target>PORT_TARGET</target>
      <priority>MEDIUM</priority>
    </callout>
    <deconfigure>
      <target>PORT_TARGET</target>
    </deconfigure>
  </hwpError>

<!-- PHY Init step I/J errors -->

  <hwpError>
    <sbeError/>
    <rc>RC_ODY_PHYINIT_PIE_INVALID_DQS_OSC_TIME</rc>
    <description>Invalid value for i_user_input_advanced.DqsOscRunTimeSel</description>
    <ffdc>PORT_TARGET</ffdc>
    <ffdc>DQS_OSC_TIME</ffdc>
    <callout>
      <procedure>CODE</procedure>
      <priority>HIGH</priority>
    </callout>
    <callout>
      <target>PORT_TARGET</target>
      <priority>MEDIUM</priority>
    </callout>
    <deconfigure>
      <target>PORT_TARGET</target>
    </deconfigure>
  </hwpError>

  <hwpError>
    <sbeError/>
    <rc>RC_ODY_PHYINIT_PIE_INVALID_NUM_RANKS</rc>
    <description>Invalid number of ranks on a given DFI (channel)</description>
    <ffdc>PORT_TARGET</ffdc>
    <ffdc>NUM_RANKS</ffdc>
    <ffdc>DFI</ffdc>
    <callout>
      <procedure>CODE</procedure>
      <priority>HIGH</priority>
    </callout>
    <callout>
      <target>PORT_TARGET</target>
      <priority>MEDIUM</priority>
    </callout>
    <deconfigure>
      <target>PORT_TARGET</target>
    </deconfigure>
  </hwpError>

  <hwpError>
    <sbeError/>
    <rc>RC_ODY_PHYINIT_PIE_SPACE_OVERFILL</rc>
    <description>PIE instruction space overspilled, Address is not part of PIE instruction space</description>
    <ffdc>PORT_TARGET</ffdc>
    <ffdc>ADDRESS</ffdc>
    <ffdc>END_ADDRESS</ffdc>
    <ffdc>PUB_REV</ffdc>
    <callout>
      <procedure>CODE</procedure>
      <priority>HIGH</priority>
    </callout>
    <callout>
      <target>PORT_TARGET</target>
      <priority>MEDIUM</priority>
    </callout>
    <deconfigure>
      <target>PORT_TARGET</target>
    </deconfigure>
  </hwpError>

  <hwpError>
    <sbeError/>
    <rc>RC_ODY_DMEM_RESET_TIMEOUT</rc>
    <description>Odyssey timed out while trying to reset the DMEM</description>
    <ffdc>PORT_TARGET</ffdc>
    <callout>
      <procedure>CODE</procedure>
      <priority>MEDIUM</priority>
    </callout>
    <callout>
      <target>PORT_TARGET</target>
      <priority>HIGH</priority>
    </callout>
    <deconfigure>
      <target>PORT_TARGET</target>
    </deconfigure>
    <gard>
      <target>PORT_TARGET</target>
    </gard>
  </hwpError>

  <hwpError>
    <sbeError/>
    <rc>RC_ODY_INVALID_ATTR_MEM_SI_MC_DRV_IMP_CMD_ADDR</rc>
    <description>
        Invalid value detected in ATTR_MEM_SI_MC_DRV_IMP_CMD_ADDR.
        Likely due to an attribute override because SPD values are
        checked in mss_eff_config step.
    </description>
    <ffdc>FAILING_VALUE</ffdc>
    <ffdc>PORT_TARGET</ffdc>
    <callout>
      <procedure>CODE</procedure>
      <priority>HIGH</priority>
    </callout>
    <callout>
      <target>PORT_TARGET</target>
      <priority>MEDIUM</priority>
    </callout>
    <deconfigure>
      <target>PORT_TARGET</target>
    </deconfigure>
  </hwpError>

  <hwpError>
    <sbeError/>
    <rc>RC_ODY_INVALID_ATX_OVERRIDE</rc>
    <description>
        Invalid attribute value recieved in phyinit CSR override.
        Failing attribute will be identified in error trace or ffdc.
    </description>
    <ffdc>FAILING_VALUE</ffdc>
    <ffdc>FAILING_ATTR</ffdc>
    <ffdc>FAILING_CHANNEL</ffdc>
    <ffdc>PORT_TARGET</ffdc>
    <callout>
      <procedure>CODE</procedure>
      <priority>HIGH</priority>
    </callout>
    <callout>
      <target>PORT_TARGET</target>
      <priority>MEDIUM</priority>
    </callout>
    <deconfigure>
      <target>PORT_TARGET</target>
    </deconfigure>
  </hwpError>

</hwpErrors>
