

Microchip MPLAB XC8 Assembler V2.40 build 20220703182018 
                                                                                               Fri Sep 16 00:14:22 2022

Microchip MPLAB XC8 C Compiler v2.40 (Free license) build 20220703182018 Og1 
     1                           	processor	18F4620
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	idataCOMRAM,global,class=CODE,delta=1,noexec
     6                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     7                           	psect	bssCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     8                           	psect	dataCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     9                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
    10                           	psect	text0,global,reloc=2,class=CODE,delta=1
    11                           	psect	text1,global,reloc=2,class=CODE,delta=1
    12                           	psect	text2,global,reloc=2,class=CODE,delta=1
    13                           	psect	text3,global,reloc=2,class=CODE,delta=1
    14                           	psect	text4,global,reloc=2,class=CODE,delta=1
    15                           	psect	text5,global,reloc=2,class=CODE,delta=1
    16                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    17                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    18                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    19                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    20   000000                     
    21                           ; Version 2.40
    22                           ; Generated 17/11/2021 GMT
    23                           ; 
    24                           ; Copyright Â© 2021, Microchip Technology Inc. and its subsidiaries ("Microchip")
    25                           ; All rights reserved.
    26                           ; 
    27                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    28                           ; 
    29                           ; Redistribution and use in source and binary forms, with or without modification, are
    30                           ; permitted provided that the following conditions are met:
    31                           ; 
    32                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    33                           ;        conditions and the following disclaimer.
    34                           ; 
    35                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    36                           ;        of conditions and the following disclaimer in the documentation and/or other
    37                           ;        materials provided with the distribution. Publication is not required when
    38                           ;        this file is used in an embedded application.
    39                           ; 
    40                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    41                           ;        software without specific prior written permission.
    42                           ; 
    43                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    44                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    45                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    46                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    47                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    48                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    49                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    50                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    51                           ; 
    52                           ; 
    53                           ; Code-generator required, PIC18F4620 Definitions
    54                           ; 
    55                           ; SFR Addresses
    56   000000                     
    57                           	psect	idataCOMRAM
    58   00F8D8                     __pidataCOMRAM:
    59                           	callstack 0
    60                           
    61                           ;initializer for _port_register
    62   00F8D8  80                 	db	128
    63   00F8D9  0F                 	db	15
    64   00F8DA  81                 	db	129
    65   00F8DB  0F                 	db	15
    66   00F8DC  82                 	db	130
    67   00F8DD  0F                 	db	15
    68   00F8DE  83                 	db	131
    69   00F8DF  0F                 	db	15
    70   00F8E0  84                 	db	132
    71   00F8E1  0F                 	db	15
    72                           
    73                           ;initializer for _lat_register
    74   00F8E2  89                 	db	137
    75   00F8E3  0F                 	db	15
    76   00F8E4  8A                 	db	138
    77   00F8E5  0F                 	db	15
    78   00F8E6  8B                 	db	139
    79   00F8E7  0F                 	db	15
    80   00F8E8  8C                 	db	140
    81   00F8E9  0F                 	db	15
    82   00F8EA  8D                 	db	141
    83   00F8EB  0F                 	db	15
    84                           
    85                           ;initializer for _tris_register
    86   00F8EC  92                 	db	146
    87   00F8ED  0F                 	db	15
    88   00F8EE  93                 	db	147
    89   00F8EF  0F                 	db	15
    90   00F8F0  94                 	db	148
    91   00F8F1  0F                 	db	15
    92   00F8F2  95                 	db	149
    93   00F8F3  0F                 	db	15
    94   00F8F4  96                 	db	150
    95   00F8F5  0F                 	db	15
    96                           
    97                           ;initializer for _ret
    98   00F8F6  01                 	db	1
    99                           
   100                           ;initializer for _led_8
   101   00F8F7  3A                 	db	58
   102                           
   103                           ;initializer for _button_t
   104   00F8F8  C3                 	db	195
   105                           
   106                           ;initializer for _led_7
   107   00F8F9  32                 	db	50
   108                           
   109                           ;initializer for _led_6
   110   00F8FA  2A                 	db	42
   111                           
   112                           ;initializer for _led_5
   113   00F8FB  22                 	db	34
   114                           
   115                           ;initializer for _led_4
   116   00F8FC  1A                 	db	26
   117                           
   118                           ;initializer for _led_3
   119   00F8FD  12                 	db	18
   120                           
   121                           ;initializer for _led_2
   122   00F8FE  0A                 	db	10
   123                           
   124                           ;initializer for _led_1
   125   00F8FF  02                 	db	2
   126   000000                     _PORTE	set	3972
   127   000000                     _PORTD	set	3971
   128   000000                     _PORTC	set	3970
   129   000000                     _PORTB	set	3969
   130   000000                     _PORTA	set	3968
   131   000000                     _LATA	set	3977
   132   000000                     _TRISA	set	3986
   133   000000                     _TRISE	set	3990
   134   000000                     _TRISD	set	3989
   135   000000                     _TRISC	set	3988
   136   000000                     _TRISB	set	3987
   137   000000                     _LATE	set	3981
   138   000000                     _LATD	set	3980
   139   000000                     _LATC	set	3979
   140   000000                     _LATB	set	3978
   141                           
   142                           ; #config settings
   143                           
   144                           	psect	cinit
   145   00F900                     __pcinit:
   146                           	callstack 0
   147   00F900                     start_initialization:
   148                           	callstack 0
   149   00F900                     __initialization:
   150                           	callstack 0
   151                           
   152                           ; Initialize objects allocated to COMRAM (40 bytes)
   153                           ; load TBLPTR registers with __pidataCOMRAM
   154   00F900  0ED8               	movlw	low __pidataCOMRAM
   155   00F902  6EF6               	movwf	tblptrl,c
   156   00F904  0EF8               	movlw	high __pidataCOMRAM
   157   00F906  6EF7               	movwf	tblptrh,c
   158   00F908  0E00               	movlw	low (__pidataCOMRAM shr (0+16))
   159   00F90A  6EF8               	movwf	tblptru,c
   160   00F90C  EE00  F001         	lfsr	0,__pdataCOMRAM
   161   00F910  EE10 F028          	lfsr	1,40
   162   00F914                     copy_data0:
   163   00F914  0009               	tblrd		*+
   164   00F916  CFF5 FFEE          	movff	tablat,postinc0
   165   00F91A  50E5               	movf	postdec1,w,c
   166   00F91C  50E1               	movf	fsr1l,w,c
   167   00F91E  E1FA               	bnz	copy_data0
   168                           
   169                           ; Clear objects allocated to COMRAM (2 bytes)
   170   00F920  6A35               	clrf	(__pbssCOMRAM+1)& (0+255),c
   171   00F922  6A34               	clrf	__pbssCOMRAM& (0+255),c
   172   00F924                     end_of_initialization:
   173                           	callstack 0
   174   00F924                     __end_of__initialization:
   175                           	callstack 0
   176   00F924  0E00               	movlw	low (__Lmediumconst shr (0+16))
   177   00F926  6EF8               	movwf	tblptru,c
   178   00F928  0100               	movlb	0
   179   00F92A  EF00  F07F         	goto	_main	;jump to C main() function
   180                           
   181                           	psect	bssCOMRAM
   182   000034                     __pbssCOMRAM:
   183                           	callstack 0
   184   000034                     _button1_status:
   185                           	callstack 0
   186   000034                     	ds	1
   187   000035                     _led_l_st:
   188                           	callstack 0
   189   000035                     	ds	1
   190                           
   191                           	psect	dataCOMRAM
   192   000001                     __pdataCOMRAM:
   193                           	callstack 0
   194   000001                     _port_register:
   195                           	callstack 0
   196   000001                     	ds	10
   197   00000B                     _lat_register:
   198                           	callstack 0
   199   00000B                     	ds	10
   200   000015                     _tris_register:
   201                           	callstack 0
   202   000015                     	ds	10
   203   00001F                     _ret:
   204                           	callstack 0
   205   00001F                     	ds	1
   206   000020                     _led_8:
   207                           	callstack 0
   208   000020                     	ds	1
   209   000021                     _button_t:
   210                           	callstack 0
   211   000021                     	ds	1
   212   000022                     _led_7:
   213                           	callstack 0
   214   000022                     	ds	1
   215   000023                     _led_6:
   216                           	callstack 0
   217   000023                     	ds	1
   218   000024                     _led_5:
   219                           	callstack 0
   220   000024                     	ds	1
   221   000025                     _led_4:
   222                           	callstack 0
   223   000025                     	ds	1
   224   000026                     _led_3:
   225                           	callstack 0
   226   000026                     	ds	1
   227   000027                     _led_2:
   228                           	callstack 0
   229   000027                     	ds	1
   230   000028                     _led_1:
   231                           	callstack 0
   232   000028                     	ds	1
   233                           
   234                           	psect	cstackCOMRAM
   235   000029                     __pcstackCOMRAM:
   236                           	callstack 0
   237   000029                     gpio_pin_direction_init@_pin_config_t:
   238                           	callstack 0
   239   000029                     gpio_pin_direction_status@_pin_config_t:
   240                           	callstack 0
   241   000029                     gpio_pin_write_logic@_pin_config_t:
   242                           	callstack 0
   243   000029                     gpio_pin_read_logic@_pin_config_t:
   244                           	callstack 0
   245                           
   246                           ; 2 bytes @ 0x0
   247   000029                     	ds	2
   248   00002B                     ??_gpio_pin_direction_init:
   249   00002B                     gpio_pin_write_logic@logic:
   250                           	callstack 0
   251   00002B                     gpio_pin_direction_status@direction_status:
   252                           	callstack 0
   253   00002B                     gpio_pin_read_logic@logic:
   254                           	callstack 0
   255                           
   256                           ; 2 bytes @ 0x2
   257   00002B                     	ds	1
   258   00002C                     ??_gpio_pin_write_logic:
   259                           
   260                           ; 1 bytes @ 0x3
   261   00002C                     	ds	1
   262   00002D                     ??_gpio_pin_direction_status:
   263   00002D                     ??_gpio_pin_read_logic:
   264                           
   265                           ; 1 bytes @ 0x4
   266   00002D                     	ds	4
   267   000031                     gpio_pin_direction_init@ret:
   268                           	callstack 0
   269                           
   270                           ; 1 bytes @ 0x8
   271   000031                     	ds	1
   272   000032                     gpio_pin_write_logic@ret:
   273                           	callstack 0
   274                           
   275                           ; 1 bytes @ 0x9
   276   000032                     	ds	1
   277   000033                     gpio_pin_direction_status@ret:
   278                           	callstack 0
   279   000033                     gpio_pin_read_logic@ret:
   280                           	callstack 0
   281                           
   282                           ; 1 bytes @ 0xA
   283   000033                     	ds	1
   284   000034                     
   285                           ; 1 bytes @ 0xB
   286 ;;
   287 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
   288 ;;
   289 ;; *************** function _main *****************
   290 ;; Defined at:
   291 ;;		line 79 in file "Application.c"
   292 ;; Parameters:    Size  Location     Type
   293 ;;		None
   294 ;; Auto vars:     Size  Location     Type
   295 ;;		None
   296 ;; Return value:  Size  Location     Type
   297 ;;                  2  155[None  ] int 
   298 ;; Registers used:
   299 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh, cstack
   300 ;; Tracked objects:
   301 ;;		On entry : 0/0
   302 ;;		On exit  : 0/0
   303 ;;		Unchanged: 0/0
   304 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   305 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   306 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   307 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   308 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   309 ;;Total ram usage:        0 bytes
   310 ;; Hardware stack levels required when called: 2
   311 ;; This function calls:
   312 ;;		_Application_initialize
   313 ;;		_gpio_pin_direction_init
   314 ;;		_gpio_pin_direction_status
   315 ;;		_gpio_pin_read_logic
   316 ;;		_gpio_pin_write_logic
   317 ;; This function is called by:
   318 ;;		Startup code after reset
   319 ;; This function uses a non-reentrant model
   320 ;;
   321                           
   322                           	psect	text0
   323   00FE00                     __ptext0:
   324                           	callstack 0
   325   00FE00                     _main:
   326                           	callstack 29
   327   00FE00                     
   328                           ;Application.c: 81:     Application_initialize();
   329   00FE00  EC97  F07C         	call	_Application_initialize	;wreg free
   330                           
   331                           ;Application.c: 83:     ret = gpio_pin_direction_status(&led_1, &led_l_st);
   332   00FE04  0E28               	movlw	low _led_1
   333   00FE06  6E29               	movwf	gpio_pin_direction_status@_pin_config_t^0,c
   334   00FE08  0E00               	movlw	high _led_1
   335   00FE0A  6E2A               	movwf	(gpio_pin_direction_status@_pin_config_t+1)^0,c
   336   00FE0C  0E35               	movlw	low _led_l_st
   337   00FE0E  6E2B               	movwf	gpio_pin_direction_status@direction_status^0,c
   338   00FE10  0E00               	movlw	high _led_l_st
   339   00FE12  6E2C               	movwf	(gpio_pin_direction_status@direction_status+1)^0,c
   340   00FE14  ECD0  F07C         	call	_gpio_pin_direction_status	;wreg free
   341   00FE18  6E1F               	movwf	_ret^0,c
   342                           
   343                           ;Application.c: 84:     ret = gpio_pin_direction_status(&button_t, &led_l_st);
   344   00FE1A  0E21               	movlw	low _button_t
   345   00FE1C  6E29               	movwf	gpio_pin_direction_status@_pin_config_t^0,c
   346   00FE1E  0E00               	movlw	high _button_t
   347   00FE20  6E2A               	movwf	(gpio_pin_direction_status@_pin_config_t+1)^0,c
   348   00FE22  0E35               	movlw	low _led_l_st
   349   00FE24  6E2B               	movwf	gpio_pin_direction_status@direction_status^0,c
   350   00FE26  0E00               	movlw	high _led_l_st
   351   00FE28  6E2C               	movwf	(gpio_pin_direction_status@direction_status+1)^0,c
   352   00FE2A  ECD0  F07C         	call	_gpio_pin_direction_status	;wreg free
   353   00FE2E  6E1F               	movwf	_ret^0,c
   354   00FE30                     l156:
   355                           
   356                           ;Application.c: 87:        ret = gpio_pin_read_logic(&button_t, &button1_status);
   357   00FE30  0E21               	movlw	low _button_t
   358   00FE32  6E29               	movwf	gpio_pin_read_logic@_pin_config_t^0,c
   359   00FE34  0E00               	movlw	high _button_t
   360   00FE36  6E2A               	movwf	(gpio_pin_read_logic@_pin_config_t+1)^0,c
   361   00FE38  0E34               	movlw	low _button1_status
   362   00FE3A  6E2B               	movwf	gpio_pin_read_logic@logic^0,c
   363   00FE3C  0E00               	movlw	high _button1_status
   364   00FE3E  6E2C               	movwf	(gpio_pin_read_logic@logic+1)^0,c
   365   00FE40  EC3D  F07D         	call	_gpio_pin_read_logic	;wreg free
   366   00FE44  6E1F               	movwf	_ret^0,c
   367                           
   368                           ;Application.c: 88:        ret = gpio_pin_direction_init(&led_8);
   369   00FE46  0E20               	movlw	low _led_8
   370   00FE48  6E29               	movwf	gpio_pin_direction_init@_pin_config_t^0,c
   371   00FE4A  0E00               	movlw	high _led_8
   372   00FE4C  6E2A               	movwf	(gpio_pin_direction_init@_pin_config_t+1)^0,c
   373   00FE4E  EC4F  F07E         	call	_gpio_pin_direction_init	;wreg free
   374   00FE52  6E1F               	movwf	_ret^0,c
   375   00FE54                     
   376                           ;Application.c: 89:        if(button1_status == GPIO_HIGH) ret = gpio_pin_write_logic(&l
      +                          ed_8, GPIO_HIGH);
   377   00FE54  0434               	decf	_button1_status^0,w,c
   378   00FE56  A4D8               	btfss	status,2,c
   379   00FE58  EF30  F07F         	goto	u571
   380   00FE5C  EF32  F07F         	goto	u570
   381   00FE60                     u571:
   382   00FE60  EF3D  F07F         	goto	l1154
   383   00FE64                     u570:
   384   00FE64  0E20               	movlw	low _led_8
   385   00FE66  6E29               	movwf	gpio_pin_write_logic@_pin_config_t^0,c
   386   00FE68  0E00               	movlw	high _led_8
   387   00FE6A  6E2A               	movwf	(gpio_pin_write_logic@_pin_config_t+1)^0,c
   388   00FE6C  0E01               	movlw	1
   389   00FE6E  6E2B               	movwf	gpio_pin_write_logic@logic^0,c
   390   00FE70  ECAA  F07D         	call	_gpio_pin_write_logic	;wreg free
   391   00FE74  6E1F               	movwf	_ret^0,c
   392   00FE76  EF46  F07F         	goto	l158
   393   00FE7A                     l1154:
   394   00FE7A  0E20               	movlw	low _led_8
   395   00FE7C  6E29               	movwf	gpio_pin_write_logic@_pin_config_t^0,c
   396   00FE7E  0E00               	movlw	high _led_8
   397   00FE80  6E2A               	movwf	(gpio_pin_write_logic@_pin_config_t+1)^0,c
   398   00FE82  0E00               	movlw	0
   399   00FE84  6E2B               	movwf	gpio_pin_write_logic@logic^0,c
   400   00FE86  ECAA  F07D         	call	_gpio_pin_write_logic	;wreg free
   401   00FE8A  6E1F               	movwf	_ret^0,c
   402   00FE8C                     l158:
   403                           
   404                           ;Application.c: 91:         ret = gpio_pin_write_logic(&led_1, GPIO_HIGH);
   405   00FE8C  0E28               	movlw	low _led_1
   406   00FE8E  6E29               	movwf	gpio_pin_write_logic@_pin_config_t^0,c
   407   00FE90  0E00               	movlw	high _led_1
   408   00FE92  6E2A               	movwf	(gpio_pin_write_logic@_pin_config_t+1)^0,c
   409   00FE94  0E01               	movlw	1
   410   00FE96  6E2B               	movwf	gpio_pin_write_logic@logic^0,c
   411   00FE98  ECAA  F07D         	call	_gpio_pin_write_logic	;wreg free
   412   00FE9C  6E1F               	movwf	_ret^0,c
   413   00FE9E                     
   414                           ;Application.c: 92:         _delay(1000);
   415   00FE9E  0EC8               	movlw	200
   416   00FEA0                     u587:
   417   00FEA0  D000               	nop2	
   418   00FEA2  2EE8               	decfsz	wreg,f,c
   419   00FEA4  D7FD               	bra	u587
   420   00FEA6                     
   421                           ;Application.c: 93:         ret = gpio_pin_write_logic(&led_2, GPIO_HIGH);
   422   00FEA6  0E27               	movlw	low _led_2
   423   00FEA8  6E29               	movwf	gpio_pin_write_logic@_pin_config_t^0,c
   424   00FEAA  0E00               	movlw	high _led_2
   425   00FEAC  6E2A               	movwf	(gpio_pin_write_logic@_pin_config_t+1)^0,c
   426   00FEAE  0E01               	movlw	1
   427   00FEB0  6E2B               	movwf	gpio_pin_write_logic@logic^0,c
   428   00FEB2  ECAA  F07D         	call	_gpio_pin_write_logic	;wreg free
   429   00FEB6  6E1F               	movwf	_ret^0,c
   430                           
   431                           ;Application.c: 94:         _delay(1000);
   432   00FEB8  0EC8               	movlw	200
   433   00FEBA                     u597:
   434   00FEBA  D000               	nop2	
   435   00FEBC  2EE8               	decfsz	wreg,f,c
   436   00FEBE  D7FD               	bra	u597
   437   00FEC0                     
   438                           ;Application.c: 95:         ret = gpio_pin_write_logic(&led_3, GPIO_HIGH);
   439   00FEC0  0E26               	movlw	low _led_3
   440   00FEC2  6E29               	movwf	gpio_pin_write_logic@_pin_config_t^0,c
   441   00FEC4  0E00               	movlw	high _led_3
   442   00FEC6  6E2A               	movwf	(gpio_pin_write_logic@_pin_config_t+1)^0,c
   443   00FEC8  0E01               	movlw	1
   444   00FECA  6E2B               	movwf	gpio_pin_write_logic@logic^0,c
   445   00FECC  ECAA  F07D         	call	_gpio_pin_write_logic	;wreg free
   446   00FED0  6E1F               	movwf	_ret^0,c
   447   00FED2                     
   448                           ;Application.c: 96:         _delay(1000);
   449   00FED2  0EC8               	movlw	200
   450   00FED4                     u607:
   451   00FED4  D000               	nop2	
   452   00FED6  2EE8               	decfsz	wreg,f,c
   453   00FED8  D7FD               	bra	u607
   454                           
   455                           ;Application.c: 97:         ret = gpio_pin_write_logic(&led_4, GPIO_HIGH);
   456   00FEDA  0E25               	movlw	low _led_4
   457   00FEDC  6E29               	movwf	gpio_pin_write_logic@_pin_config_t^0,c
   458   00FEDE  0E00               	movlw	high _led_4
   459   00FEE0  6E2A               	movwf	(gpio_pin_write_logic@_pin_config_t+1)^0,c
   460   00FEE2  0E01               	movlw	1
   461   00FEE4  6E2B               	movwf	gpio_pin_write_logic@logic^0,c
   462   00FEE6  ECAA  F07D         	call	_gpio_pin_write_logic	;wreg free
   463   00FEEA  6E1F               	movwf	_ret^0,c
   464   00FEEC                     
   465                           ;Application.c: 98:         _delay(1000);
   466   00FEEC  0EC8               	movlw	200
   467   00FEEE                     u617:
   468   00FEEE  D000               	nop2	
   469   00FEF0  2EE8               	decfsz	wreg,f,c
   470   00FEF2  D7FD               	bra	u617
   471   00FEF4                     
   472                           ;Application.c: 99:         ret = gpio_pin_write_logic(&led_5, GPIO_HIGH);
   473   00FEF4  0E24               	movlw	low _led_5
   474   00FEF6  6E29               	movwf	gpio_pin_write_logic@_pin_config_t^0,c
   475   00FEF8  0E00               	movlw	high _led_5
   476   00FEFA  6E2A               	movwf	(gpio_pin_write_logic@_pin_config_t+1)^0,c
   477   00FEFC  0E01               	movlw	1
   478   00FEFE  6E2B               	movwf	gpio_pin_write_logic@logic^0,c
   479   00FF00  ECAA  F07D         	call	_gpio_pin_write_logic	;wreg free
   480   00FF04  6E1F               	movwf	_ret^0,c
   481                           
   482                           ;Application.c: 100:         _delay(1000);
   483   00FF06  0EC8               	movlw	200
   484   00FF08                     u627:
   485   00FF08  D000               	nop2	
   486   00FF0A  2EE8               	decfsz	wreg,f,c
   487   00FF0C  D7FD               	bra	u627
   488   00FF0E                     
   489                           ;Application.c: 101:         ret = gpio_pin_write_logic(&led_6, GPIO_HIGH);
   490   00FF0E  0E23               	movlw	low _led_6
   491   00FF10  6E29               	movwf	gpio_pin_write_logic@_pin_config_t^0,c
   492   00FF12  0E00               	movlw	high _led_6
   493   00FF14  6E2A               	movwf	(gpio_pin_write_logic@_pin_config_t+1)^0,c
   494   00FF16  0E01               	movlw	1
   495   00FF18  6E2B               	movwf	gpio_pin_write_logic@logic^0,c
   496   00FF1A  ECAA  F07D         	call	_gpio_pin_write_logic	;wreg free
   497   00FF1E  6E1F               	movwf	_ret^0,c
   498   00FF20                     
   499                           ;Application.c: 102:         _delay(1000);
   500   00FF20  0EC8               	movlw	200
   501   00FF22                     u637:
   502   00FF22  D000               	nop2	
   503   00FF24  2EE8               	decfsz	wreg,f,c
   504   00FF26  D7FD               	bra	u637
   505                           
   506                           ;Application.c: 103:         ret = gpio_pin_write_logic(&led_7, GPIO_HIGH);
   507   00FF28  0E22               	movlw	low _led_7
   508   00FF2A  6E29               	movwf	gpio_pin_write_logic@_pin_config_t^0,c
   509   00FF2C  0E00               	movlw	high _led_7
   510   00FF2E  6E2A               	movwf	(gpio_pin_write_logic@_pin_config_t+1)^0,c
   511   00FF30  0E01               	movlw	1
   512   00FF32  6E2B               	movwf	gpio_pin_write_logic@logic^0,c
   513   00FF34  ECAA  F07D         	call	_gpio_pin_write_logic	;wreg free
   514   00FF38  6E1F               	movwf	_ret^0,c
   515   00FF3A                     
   516                           ;Application.c: 104:         _delay(1000);
   517   00FF3A  0EC8               	movlw	200
   518   00FF3C                     u647:
   519   00FF3C  D000               	nop2	
   520   00FF3E  2EE8               	decfsz	wreg,f,c
   521   00FF40  D7FD               	bra	u647
   522   00FF42                     
   523                           ;Application.c: 105:         ret = gpio_pin_write_logic(&led_1, GPIO_LOW);
   524   00FF42  0E28               	movlw	low _led_1
   525   00FF44  6E29               	movwf	gpio_pin_write_logic@_pin_config_t^0,c
   526   00FF46  0E00               	movlw	high _led_1
   527   00FF48  6E2A               	movwf	(gpio_pin_write_logic@_pin_config_t+1)^0,c
   528   00FF4A  0E00               	movlw	0
   529   00FF4C  6E2B               	movwf	gpio_pin_write_logic@logic^0,c
   530   00FF4E  ECAA  F07D         	call	_gpio_pin_write_logic	;wreg free
   531   00FF52  6E1F               	movwf	_ret^0,c
   532                           
   533                           ;Application.c: 106:         _delay(1000);
   534   00FF54  0EC8               	movlw	200
   535   00FF56                     u657:
   536   00FF56  D000               	nop2	
   537   00FF58  2EE8               	decfsz	wreg,f,c
   538   00FF5A  D7FD               	bra	u657
   539   00FF5C                     
   540                           ;Application.c: 107:         ret = gpio_pin_write_logic(&led_2, GPIO_LOW);
   541   00FF5C  0E27               	movlw	low _led_2
   542   00FF5E  6E29               	movwf	gpio_pin_write_logic@_pin_config_t^0,c
   543   00FF60  0E00               	movlw	high _led_2
   544   00FF62  6E2A               	movwf	(gpio_pin_write_logic@_pin_config_t+1)^0,c
   545   00FF64  0E00               	movlw	0
   546   00FF66  6E2B               	movwf	gpio_pin_write_logic@logic^0,c
   547   00FF68  ECAA  F07D         	call	_gpio_pin_write_logic	;wreg free
   548   00FF6C  6E1F               	movwf	_ret^0,c
   549   00FF6E                     
   550                           ;Application.c: 108:         _delay(1000);
   551   00FF6E  0EC8               	movlw	200
   552   00FF70                     u667:
   553   00FF70  D000               	nop2	
   554   00FF72  2EE8               	decfsz	wreg,f,c
   555   00FF74  D7FD               	bra	u667
   556                           
   557                           ;Application.c: 109:         ret = gpio_pin_write_logic(&led_3, GPIO_LOW);
   558   00FF76  0E26               	movlw	low _led_3
   559   00FF78  6E29               	movwf	gpio_pin_write_logic@_pin_config_t^0,c
   560   00FF7A  0E00               	movlw	high _led_3
   561   00FF7C  6E2A               	movwf	(gpio_pin_write_logic@_pin_config_t+1)^0,c
   562   00FF7E  0E00               	movlw	0
   563   00FF80  6E2B               	movwf	gpio_pin_write_logic@logic^0,c
   564   00FF82  ECAA  F07D         	call	_gpio_pin_write_logic	;wreg free
   565   00FF86  6E1F               	movwf	_ret^0,c
   566   00FF88                     
   567                           ;Application.c: 110:         _delay(1000);
   568   00FF88  0EC8               	movlw	200
   569   00FF8A                     u677:
   570   00FF8A  D000               	nop2	
   571   00FF8C  2EE8               	decfsz	wreg,f,c
   572   00FF8E  D7FD               	bra	u677
   573   00FF90                     
   574                           ;Application.c: 111:         ret = gpio_pin_write_logic(&led_4, GPIO_LOW);
   575   00FF90  0E25               	movlw	low _led_4
   576   00FF92  6E29               	movwf	gpio_pin_write_logic@_pin_config_t^0,c
   577   00FF94  0E00               	movlw	high _led_4
   578   00FF96  6E2A               	movwf	(gpio_pin_write_logic@_pin_config_t+1)^0,c
   579   00FF98  0E00               	movlw	0
   580   00FF9A  6E2B               	movwf	gpio_pin_write_logic@logic^0,c
   581   00FF9C  ECAA  F07D         	call	_gpio_pin_write_logic	;wreg free
   582   00FFA0  6E1F               	movwf	_ret^0,c
   583                           
   584                           ;Application.c: 112:         _delay(1000);
   585   00FFA2  0EC8               	movlw	200
   586   00FFA4                     u687:
   587   00FFA4  D000               	nop2	
   588   00FFA6  2EE8               	decfsz	wreg,f,c
   589   00FFA8  D7FD               	bra	u687
   590   00FFAA                     
   591                           ;Application.c: 113:         ret = gpio_pin_write_logic(&led_5, GPIO_LOW);
   592   00FFAA  0E24               	movlw	low _led_5
   593   00FFAC  6E29               	movwf	gpio_pin_write_logic@_pin_config_t^0,c
   594   00FFAE  0E00               	movlw	high _led_5
   595   00FFB0  6E2A               	movwf	(gpio_pin_write_logic@_pin_config_t+1)^0,c
   596   00FFB2  0E00               	movlw	0
   597   00FFB4  6E2B               	movwf	gpio_pin_write_logic@logic^0,c
   598   00FFB6  ECAA  F07D         	call	_gpio_pin_write_logic	;wreg free
   599   00FFBA  6E1F               	movwf	_ret^0,c
   600   00FFBC                     
   601                           ;Application.c: 114:         _delay(1000);
   602   00FFBC  0EC8               	movlw	200
   603   00FFBE                     u697:
   604   00FFBE  D000               	nop2	
   605   00FFC0  2EE8               	decfsz	wreg,f,c
   606   00FFC2  D7FD               	bra	u697
   607                           
   608                           ;Application.c: 115:         ret = gpio_pin_write_logic(&led_6, GPIO_LOW);
   609   00FFC4  0E23               	movlw	low _led_6
   610   00FFC6  6E29               	movwf	gpio_pin_write_logic@_pin_config_t^0,c
   611   00FFC8  0E00               	movlw	high _led_6
   612   00FFCA  6E2A               	movwf	(gpio_pin_write_logic@_pin_config_t+1)^0,c
   613   00FFCC  0E00               	movlw	0
   614   00FFCE  6E2B               	movwf	gpio_pin_write_logic@logic^0,c
   615   00FFD0  ECAA  F07D         	call	_gpio_pin_write_logic	;wreg free
   616   00FFD4  6E1F               	movwf	_ret^0,c
   617   00FFD6                     
   618                           ;Application.c: 116:         _delay(1000);
   619   00FFD6  0EC8               	movlw	200
   620   00FFD8                     u707:
   621   00FFD8  D000               	nop2	
   622   00FFDA  2EE8               	decfsz	wreg,f,c
   623   00FFDC  D7FD               	bra	u707
   624   00FFDE                     
   625                           ;Application.c: 117:         ret = gpio_pin_write_logic(&led_7, GPIO_LOW);
   626   00FFDE  0E22               	movlw	low _led_7
   627   00FFE0  6E29               	movwf	gpio_pin_write_logic@_pin_config_t^0,c
   628   00FFE2  0E00               	movlw	high _led_7
   629   00FFE4  6E2A               	movwf	(gpio_pin_write_logic@_pin_config_t+1)^0,c
   630   00FFE6  0E00               	movlw	0
   631   00FFE8  6E2B               	movwf	gpio_pin_write_logic@logic^0,c
   632   00FFEA  ECAA  F07D         	call	_gpio_pin_write_logic	;wreg free
   633   00FFEE  6E1F               	movwf	_ret^0,c
   634                           
   635                           ;Application.c: 119:         _delay(1000);
   636   00FFF0  0EC8               	movlw	200
   637   00FFF2                     u717:
   638   00FFF2  D000               	nop2	
   639   00FFF4  2EE8               	decfsz	wreg,f,c
   640   00FFF6  D7FD               	bra	u717
   641   00FFF8  EF18  F07F         	goto	l156
   642   00FFFC  EF00  F000         	goto	start
   643   010000                     __end_of_main:
   644                           	callstack 0
   645                           
   646 ;; *************** function _gpio_pin_write_logic *****************
   647 ;; Defined at:
   648 ;;		line 46 in file "MCAL_Layer/hal_gpio.c"
   649 ;; Parameters:    Size  Location     Type
   650 ;;  _pin_config_    2    0[COMRAM] PTR const struct .
   651 ;;		 -> led_7(1), led_6(1), led_5(1), led_4(1), 
   652 ;;		 -> led_3(1), led_2(1), led_8(1), led_1(1), 
   653 ;;  logic           1    2[COMRAM] enum E2798
   654 ;; Auto vars:     Size  Location     Type
   655 ;;  ret             1    9[COMRAM] unsigned char 
   656 ;; Return value:  Size  Location     Type
   657 ;;                  1    wreg      unsigned char 
   658 ;; Registers used:
   659 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh
   660 ;; Tracked objects:
   661 ;;		On entry : 0/0
   662 ;;		On exit  : 0/0
   663 ;;		Unchanged: 0/0
   664 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   665 ;;      Params:         3       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   666 ;;      Locals:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   667 ;;      Temps:          6       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   668 ;;      Totals:        10       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   669 ;;Total ram usage:       10 bytes
   670 ;; Hardware stack levels used: 1
   671 ;; This function calls:
   672 ;;		Nothing
   673 ;; This function is called by:
   674 ;;		_main
   675 ;; This function uses a non-reentrant model
   676 ;;
   677                           
   678                           	psect	text1
   679   00FB54                     __ptext1:
   680                           	callstack 0
   681   00FB54                     _gpio_pin_write_logic:
   682                           	callstack 30
   683   00FB54                     
   684                           ;MCAL_Layer/hal_gpio.c: 47:     STD_ReturnType ret = (STD_ReturnType)0x01;
   685   00FB54  0E01               	movlw	1
   686   00FB56  6E32               	movwf	gpio_pin_write_logic@ret^0,c
   687   00FB58                     
   688                           ;MCAL_Layer/hal_gpio.c: 48:     if(_pin_config_t == ((void*)0) || (_pin_config_t->port >
      +                           5 - 1) || (_pin_config_t->pin > 8 - 1)) ret = (STD_ReturnType)0x00;
   689   00FB58  5029               	movf	gpio_pin_write_logic@_pin_config_t^0,w,c
   690   00FB5A  102A               	iorwf	(gpio_pin_write_logic@_pin_config_t+1)^0,w,c
   691   00FB5C  B4D8               	btfsc	status,2,c
   692   00FB5E  EFB3  F07D         	goto	u471
   693   00FB62  EFB5  F07D         	goto	u470
   694   00FB66                     u471:
   695   00FB66  EFD5  F07D         	goto	l1110
   696   00FB6A                     u470:
   697   00FB6A  C029  FFD9         	movff	gpio_pin_write_logic@_pin_config_t,fsr2l
   698   00FB6E  C02A  FFDA         	movff	gpio_pin_write_logic@_pin_config_t+1,fsr2h
   699   00FB72  50DF               	movf	223,w,c
   700   00FB74  0B07               	andlw	7
   701   00FB76  6E2C               	movwf	??_gpio_pin_write_logic^0,c
   702   00FB78  0E05               	movlw	5
   703   00FB7A  602C               	cpfslt	??_gpio_pin_write_logic^0,c
   704   00FB7C  EFC2  F07D         	goto	u481
   705   00FB80  EFC4  F07D         	goto	u480
   706   00FB84                     u481:
   707   00FB84  EFD5  F07D         	goto	l1110
   708   00FB88                     u480:
   709   00FB88  C029  FFD9         	movff	gpio_pin_write_logic@_pin_config_t,fsr2l
   710   00FB8C  C02A  FFDA         	movff	gpio_pin_write_logic@_pin_config_t+1,fsr2h
   711   00FB90  30DF               	rrcf	223,w,c
   712   00FB92  32E8               	rrcf	wreg,f,c
   713   00FB94  32E8               	rrcf	wreg,f,c
   714   00FB96  0B07               	andlw	7
   715   00FB98  6E2C               	movwf	??_gpio_pin_write_logic^0,c
   716   00FB9A  0E07               	movlw	7
   717   00FB9C  642C               	cpfsgt	??_gpio_pin_write_logic^0,c
   718   00FB9E  EFD3  F07D         	goto	u491
   719   00FBA2  EFD5  F07D         	goto	u490
   720   00FBA6                     u491:
   721   00FBA6  EF38  F07E         	goto	l1118
   722   00FBAA                     u490:
   723   00FBAA                     l1110:
   724   00FBAA  0E00               	movlw	0
   725   00FBAC  6E32               	movwf	gpio_pin_write_logic@ret^0,c
   726   00FBAE  EF4D  F07E         	goto	l1120
   727   00FBB2                     l1112:
   728                           
   729                           ;MCAL_Layer/hal_gpio.c: 52:                 (*lat_register[_pin_config_t->port] &= ~((ui
      +                          nt8)1 << _pin_config_t->pin));
   730   00FBB2  C029  FFD9         	movff	gpio_pin_write_logic@_pin_config_t,fsr2l
   731   00FBB6  C02A  FFDA         	movff	gpio_pin_write_logic@_pin_config_t+1,fsr2h
   732   00FBBA  30DF               	rrcf	223,w,c
   733   00FBBC  32E8               	rrcf	wreg,f,c
   734   00FBBE  32E8               	rrcf	wreg,f,c
   735   00FBC0  0B07               	andlw	7
   736   00FBC2  6E2C               	movwf	??_gpio_pin_write_logic^0,c
   737   00FBC4  0E01               	movlw	1
   738   00FBC6  6E2D               	movwf	(??_gpio_pin_write_logic+1)^0,c
   739   00FBC8  2A2C               	incf	??_gpio_pin_write_logic^0,f,c
   740   00FBCA  EFE9  F07D         	goto	u504
   741   00FBCE                     u505:
   742   00FBCE  90D8               	bcf	status,0,c
   743   00FBD0  362D               	rlcf	(??_gpio_pin_write_logic+1)^0,f,c
   744   00FBD2                     u504:
   745   00FBD2  2E2C               	decfsz	??_gpio_pin_write_logic^0,f,c
   746   00FBD4  EFE7  F07D         	goto	u505
   747   00FBD8  502D               	movf	(??_gpio_pin_write_logic+1)^0,w,c
   748   00FBDA  0AFF               	xorlw	255
   749   00FBDC  6E2E               	movwf	(??_gpio_pin_write_logic+2)^0,c
   750   00FBDE  C029  FFD9         	movff	gpio_pin_write_logic@_pin_config_t,fsr2l
   751   00FBE2  C02A  FFDA         	movff	gpio_pin_write_logic@_pin_config_t+1,fsr2h
   752   00FBE6  50DF               	movf	223,w,c
   753   00FBE8  0B07               	andlw	7
   754   00FBEA  6E2F               	movwf	(??_gpio_pin_write_logic+3)^0,c
   755   00FBEC  502F               	movf	(??_gpio_pin_write_logic+3)^0,w,c
   756   00FBEE  0D02               	mullw	2
   757   00FBF0  0E0B               	movlw	low _lat_register
   758   00FBF2  24F3               	addwf	243,w,c
   759   00FBF4  6ED9               	movwf	fsr2l,c
   760   00FBF6  0E00               	movlw	high _lat_register
   761   00FBF8  20F4               	addwfc	prodh,w,c
   762   00FBFA  6EDA               	movwf	fsr2h,c
   763   00FBFC  CFDE F030          	movff	postinc2,??_gpio_pin_write_logic+4
   764   00FC00  CFDD F031          	movff	postdec2,??_gpio_pin_write_logic+5
   765   00FC04  C030  FFD9         	movff	??_gpio_pin_write_logic+4,fsr2l
   766   00FC08  C031  FFDA         	movff	??_gpio_pin_write_logic+5,fsr2h
   767   00FC0C  502E               	movf	(??_gpio_pin_write_logic+2)^0,w,c
   768   00FC0E  16DF               	andwf	indf2,f,c
   769                           
   770                           ;MCAL_Layer/hal_gpio.c: 53:                 break;
   771   00FC10  EF4D  F07E         	goto	l1120
   772   00FC14                     l1114:
   773                           
   774                           ;MCAL_Layer/hal_gpio.c: 55:                 (*lat_register[_pin_config_t->port] |= ((uin
      +                          t8)1 << _pin_config_t->pin));
   775   00FC14  C029  FFD9         	movff	gpio_pin_write_logic@_pin_config_t,fsr2l
   776   00FC18  C02A  FFDA         	movff	gpio_pin_write_logic@_pin_config_t+1,fsr2h
   777   00FC1C  30DF               	rrcf	223,w,c
   778   00FC1E  32E8               	rrcf	wreg,f,c
   779   00FC20  32E8               	rrcf	wreg,f,c
   780   00FC22  0B07               	andlw	7
   781   00FC24  6E2C               	movwf	??_gpio_pin_write_logic^0,c
   782   00FC26  0E01               	movlw	1
   783   00FC28  6E2D               	movwf	(??_gpio_pin_write_logic+1)^0,c
   784   00FC2A  2A2C               	incf	??_gpio_pin_write_logic^0,f,c
   785   00FC2C  EF1A  F07E         	goto	u514
   786   00FC30                     u515:
   787   00FC30  90D8               	bcf	status,0,c
   788   00FC32  362D               	rlcf	(??_gpio_pin_write_logic+1)^0,f,c
   789   00FC34                     u514:
   790   00FC34  2E2C               	decfsz	??_gpio_pin_write_logic^0,f,c
   791   00FC36  EF18  F07E         	goto	u515
   792   00FC3A  C029  FFD9         	movff	gpio_pin_write_logic@_pin_config_t,fsr2l
   793   00FC3E  C02A  FFDA         	movff	gpio_pin_write_logic@_pin_config_t+1,fsr2h
   794   00FC42  50DF               	movf	223,w,c
   795   00FC44  0B07               	andlw	7
   796   00FC46  6E2E               	movwf	(??_gpio_pin_write_logic+2)^0,c
   797   00FC48  502E               	movf	(??_gpio_pin_write_logic+2)^0,w,c
   798   00FC4A  0D02               	mullw	2
   799   00FC4C  0E0B               	movlw	low _lat_register
   800   00FC4E  24F3               	addwf	243,w,c
   801   00FC50  6ED9               	movwf	fsr2l,c
   802   00FC52  0E00               	movlw	high _lat_register
   803   00FC54  20F4               	addwfc	prodh,w,c
   804   00FC56  6EDA               	movwf	fsr2h,c
   805   00FC58  CFDE F02F          	movff	postinc2,??_gpio_pin_write_logic+3
   806   00FC5C  CFDD F030          	movff	postdec2,??_gpio_pin_write_logic+4
   807   00FC60  C02F  FFD9         	movff	??_gpio_pin_write_logic+3,fsr2l
   808   00FC64  C030  FFDA         	movff	??_gpio_pin_write_logic+4,fsr2h
   809   00FC68  502D               	movf	(??_gpio_pin_write_logic+1)^0,w,c
   810   00FC6A  12DF               	iorwf	indf2,f,c
   811                           
   812                           ;MCAL_Layer/hal_gpio.c: 56:                 break;
   813   00FC6C  EF4D  F07E         	goto	l1120
   814   00FC70                     l1118:
   815   00FC70  502B               	movf	gpio_pin_write_logic@logic^0,w,c
   816   00FC72  6E2C               	movwf	??_gpio_pin_write_logic^0,c
   817   00FC74  6A2D               	clrf	(??_gpio_pin_write_logic+1)^0,c
   818                           
   819                           ; Switch on 2 bytes has been partitioned into a top level switch of size 1, and 1 sub-sw
      +                          itches
   820                           ; Switch size 1, requested type "simple"
   821                           ; Number of cases is 1, Range of values is 0 to 0
   822                           ; switch strategies available:
   823                           ; Name         Instructions Cycles
   824                           ; simple_byte            4     3 (average)
   825                           ;	Chosen strategy is simple_byte
   826   00FC76  502D               	movf	(??_gpio_pin_write_logic+1)^0,w,c
   827   00FC78  0A00               	xorlw	0	; case 0
   828   00FC7A  B4D8               	btfsc	status,2,c
   829   00FC7C  EF42  F07E         	goto	l1200
   830   00FC80  EFD5  F07D         	goto	l1110
   831   00FC84                     l1200:
   832                           
   833                           ; Switch size 1, requested type "simple"
   834                           ; Number of cases is 2, Range of values is 0 to 1
   835                           ; switch strategies available:
   836                           ; Name         Instructions Cycles
   837                           ; simple_byte            7     4 (average)
   838                           ;	Chosen strategy is simple_byte
   839   00FC84  502C               	movf	??_gpio_pin_write_logic^0,w,c
   840   00FC86  0A00               	xorlw	0	; case 0
   841   00FC88  B4D8               	btfsc	status,2,c
   842   00FC8A  EFD9  F07D         	goto	l1112
   843   00FC8E  0A01               	xorlw	1	; case 1
   844   00FC90  B4D8               	btfsc	status,2,c
   845   00FC92  EF0A  F07E         	goto	l1114
   846   00FC96  EFD5  F07D         	goto	l1110
   847   00FC9A                     l1120:
   848                           
   849                           ;MCAL_Layer/hal_gpio.c: 60:     return ret;
   850   00FC9A  5032               	movf	gpio_pin_write_logic@ret^0,w,c
   851   00FC9C  0012               	return		;funcret
   852   00FC9E                     __end_of_gpio_pin_write_logic:
   853                           	callstack 0
   854                           
   855 ;; *************** function _gpio_pin_read_logic *****************
   856 ;; Defined at:
   857 ;;		line 65 in file "MCAL_Layer/hal_gpio.c"
   858 ;; Parameters:    Size  Location     Type
   859 ;;  _pin_config_    2    0[COMRAM] PTR const struct .
   860 ;;		 -> button_t(1), 
   861 ;;  logic           2    2[COMRAM] PTR enum E2798
   862 ;;		 -> button1_status(1), 
   863 ;; Auto vars:     Size  Location     Type
   864 ;;  ret             1   10[COMRAM] unsigned char 
   865 ;; Return value:  Size  Location     Type
   866 ;;                  1    wreg      unsigned char 
   867 ;; Registers used:
   868 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh
   869 ;; Tracked objects:
   870 ;;		On entry : 0/0
   871 ;;		On exit  : 0/0
   872 ;;		Unchanged: 0/0
   873 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   874 ;;      Params:         4       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   875 ;;      Locals:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   876 ;;      Temps:          6       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   877 ;;      Totals:        11       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   878 ;;Total ram usage:       11 bytes
   879 ;; Hardware stack levels used: 1
   880 ;; This function calls:
   881 ;;		Nothing
   882 ;; This function is called by:
   883 ;;		_main
   884 ;; This function uses a non-reentrant model
   885 ;;
   886                           
   887                           	psect	text2
   888   00FA7A                     __ptext2:
   889                           	callstack 0
   890   00FA7A                     _gpio_pin_read_logic:
   891                           	callstack 30
   892   00FA7A                     
   893                           ;MCAL_Layer/hal_gpio.c: 66:     STD_ReturnType ret = (STD_ReturnType)0x01;
   894   00FA7A  0E01               	movlw	1
   895   00FA7C  6E33               	movwf	gpio_pin_read_logic@ret^0,c
   896   00FA7E                     
   897                           ;MCAL_Layer/hal_gpio.c: 67:     if(_pin_config_t == ((void*)0) || logic == ((void*)0) ||
      +                           (_pin_config_t->port > 5 - 1) || (_pin_config_t->pin > 8 - 1)) ret = (STD_ReturnType)0x
      +                          00;
   898   00FA7E  5029               	movf	gpio_pin_read_logic@_pin_config_t^0,w,c
   899   00FA80  102A               	iorwf	(gpio_pin_read_logic@_pin_config_t+1)^0,w,c
   900   00FA82  B4D8               	btfsc	status,2,c
   901   00FA84  EF46  F07D         	goto	u521
   902   00FA88  EF48  F07D         	goto	u520
   903   00FA8C                     u521:
   904   00FA8C  EF71  F07D         	goto	l1138
   905   00FA90                     u520:
   906   00FA90  502B               	movf	gpio_pin_read_logic@logic^0,w,c
   907   00FA92  102C               	iorwf	(gpio_pin_read_logic@logic+1)^0,w,c
   908   00FA94  B4D8               	btfsc	status,2,c
   909   00FA96  EF4F  F07D         	goto	u531
   910   00FA9A  EF51  F07D         	goto	u530
   911   00FA9E                     u531:
   912   00FA9E  EF71  F07D         	goto	l1138
   913   00FAA2                     u530:
   914   00FAA2  C029  FFD9         	movff	gpio_pin_read_logic@_pin_config_t,fsr2l
   915   00FAA6  C02A  FFDA         	movff	gpio_pin_read_logic@_pin_config_t+1,fsr2h
   916   00FAAA  50DF               	movf	223,w,c
   917   00FAAC  0B07               	andlw	7
   918   00FAAE  6E2D               	movwf	??_gpio_pin_read_logic^0,c
   919   00FAB0  0E05               	movlw	5
   920   00FAB2  602D               	cpfslt	??_gpio_pin_read_logic^0,c
   921   00FAB4  EF5E  F07D         	goto	u541
   922   00FAB8  EF60  F07D         	goto	u540
   923   00FABC                     u541:
   924   00FABC  EF71  F07D         	goto	l1138
   925   00FAC0                     u540:
   926   00FAC0  C029  FFD9         	movff	gpio_pin_read_logic@_pin_config_t,fsr2l
   927   00FAC4  C02A  FFDA         	movff	gpio_pin_read_logic@_pin_config_t+1,fsr2h
   928   00FAC8  30DF               	rrcf	223,w,c
   929   00FACA  32E8               	rrcf	wreg,f,c
   930   00FACC  32E8               	rrcf	wreg,f,c
   931   00FACE  0B07               	andlw	7
   932   00FAD0  6E2D               	movwf	??_gpio_pin_read_logic^0,c
   933   00FAD2  0E07               	movlw	7
   934   00FAD4  642D               	cpfsgt	??_gpio_pin_read_logic^0,c
   935   00FAD6  EF6F  F07D         	goto	u551
   936   00FADA  EF71  F07D         	goto	u550
   937   00FADE                     u551:
   938   00FADE  EF75  F07D         	goto	l1140
   939   00FAE2                     u550:
   940   00FAE2                     l1138:
   941   00FAE2  0E00               	movlw	0
   942   00FAE4  6E33               	movwf	gpio_pin_read_logic@ret^0,c
   943   00FAE6  EFA8  F07D         	goto	l1142
   944   00FAEA                     l1140:
   945                           
   946                           ;MCAL_Layer/hal_gpio.c: 69:         *logic = (((uint8)1 << _pin_config_t->pin) & *port_r
      +                          egister[_pin_config_t->port]);
   947   00FAEA  C029  FFD9         	movff	gpio_pin_read_logic@_pin_config_t,fsr2l
   948   00FAEE  C02A  FFDA         	movff	gpio_pin_read_logic@_pin_config_t+1,fsr2h
   949   00FAF2  50DF               	movf	223,w,c
   950   00FAF4  0B07               	andlw	7
   951   00FAF6  6E2D               	movwf	??_gpio_pin_read_logic^0,c
   952   00FAF8  502D               	movf	??_gpio_pin_read_logic^0,w,c
   953   00FAFA  0D02               	mullw	2
   954   00FAFC  0E01               	movlw	low _port_register
   955   00FAFE  24F3               	addwf	243,w,c
   956   00FB00  6ED9               	movwf	fsr2l,c
   957   00FB02  0E00               	movlw	high _port_register
   958   00FB04  20F4               	addwfc	prodh,w,c
   959   00FB06  6EDA               	movwf	fsr2h,c
   960   00FB08  CFDE F02E          	movff	postinc2,??_gpio_pin_read_logic+1
   961   00FB0C  CFDD F02F          	movff	postdec2,??_gpio_pin_read_logic+2
   962   00FB10  C02E  FFD9         	movff	??_gpio_pin_read_logic+1,fsr2l
   963   00FB14  C02F  FFDA         	movff	??_gpio_pin_read_logic+2,fsr2h
   964   00FB18  50DF               	movf	indf2,w,c
   965   00FB1A  6E30               	movwf	(??_gpio_pin_read_logic+3)^0,c
   966   00FB1C  C029  FFD9         	movff	gpio_pin_read_logic@_pin_config_t,fsr2l
   967   00FB20  C02A  FFDA         	movff	gpio_pin_read_logic@_pin_config_t+1,fsr2h
   968   00FB24  30DF               	rrcf	223,w,c
   969   00FB26  32E8               	rrcf	wreg,f,c
   970   00FB28  32E8               	rrcf	wreg,f,c
   971   00FB2A  0B07               	andlw	7
   972   00FB2C  6E31               	movwf	(??_gpio_pin_read_logic+4)^0,c
   973   00FB2E  0E01               	movlw	1
   974   00FB30  6E32               	movwf	(??_gpio_pin_read_logic+5)^0,c
   975   00FB32  2A31               	incf	(??_gpio_pin_read_logic+4)^0,f,c
   976   00FB34  EF9E  F07D         	goto	u564
   977   00FB38                     u565:
   978   00FB38  90D8               	bcf	status,0,c
   979   00FB3A  3632               	rlcf	(??_gpio_pin_read_logic+5)^0,f,c
   980   00FB3C                     u564:
   981   00FB3C  2E31               	decfsz	(??_gpio_pin_read_logic+4)^0,f,c
   982   00FB3E  EF9C  F07D         	goto	u565
   983   00FB42  5032               	movf	(??_gpio_pin_read_logic+5)^0,w,c
   984   00FB44  1430               	andwf	(??_gpio_pin_read_logic+3)^0,w,c
   985   00FB46  C02B  FFD9         	movff	gpio_pin_read_logic@logic,fsr2l
   986   00FB4A  C02C  FFDA         	movff	gpio_pin_read_logic@logic+1,fsr2h
   987   00FB4E  6EDF               	movwf	indf2,c
   988   00FB50                     l1142:
   989                           
   990                           ;MCAL_Layer/hal_gpio.c: 71:     return ret;
   991   00FB50  5033               	movf	gpio_pin_read_logic@ret^0,w,c
   992   00FB52  0012               	return		;funcret
   993   00FB54                     __end_of_gpio_pin_read_logic:
   994                           	callstack 0
   995                           
   996 ;; *************** function _gpio_pin_direction_status *****************
   997 ;; Defined at:
   998 ;;		line 35 in file "MCAL_Layer/hal_gpio.c"
   999 ;; Parameters:    Size  Location     Type
  1000 ;;  _pin_config_    2    0[COMRAM] PTR const struct .
  1001 ;;		 -> button_t(1), led_1(1), 
  1002 ;;  direction_st    2    2[COMRAM] PTR enum E2802
  1003 ;;		 -> led_l_st(1), 
  1004 ;; Auto vars:     Size  Location     Type
  1005 ;;  ret             1   10[COMRAM] unsigned char 
  1006 ;; Return value:  Size  Location     Type
  1007 ;;                  1    wreg      unsigned char 
  1008 ;; Registers used:
  1009 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh
  1010 ;; Tracked objects:
  1011 ;;		On entry : 0/0
  1012 ;;		On exit  : 0/0
  1013 ;;		Unchanged: 0/0
  1014 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
  1015 ;;      Params:         4       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  1016 ;;      Locals:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  1017 ;;      Temps:          6       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  1018 ;;      Totals:        11       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  1019 ;;Total ram usage:       11 bytes
  1020 ;; Hardware stack levels used: 1
  1021 ;; This function calls:
  1022 ;;		Nothing
  1023 ;; This function is called by:
  1024 ;;		_main
  1025 ;; This function uses a non-reentrant model
  1026 ;;
  1027                           
  1028                           	psect	text3
  1029   00F9A0                     __ptext3:
  1030                           	callstack 0
  1031   00F9A0                     _gpio_pin_direction_status:
  1032                           	callstack 30
  1033   00F9A0                     
  1034                           ;MCAL_Layer/hal_gpio.c: 36:     STD_ReturnType ret = (STD_ReturnType)0x01;
  1035   00F9A0  0E01               	movlw	1
  1036   00F9A2  6E33               	movwf	gpio_pin_direction_status@ret^0,c
  1037   00F9A4                     
  1038                           ;MCAL_Layer/hal_gpio.c: 37:     if(_pin_config_t == ((void*)0) || direction_status == ((
      +                          void*)0) || (_pin_config_t->port > 5 - 1) || (_pin_config_t->pin > 8 - 1)) ret = (STD_Re
      +                          turnType)0x00;
  1039   00F9A4  5029               	movf	gpio_pin_direction_status@_pin_config_t^0,w,c
  1040   00F9A6  102A               	iorwf	(gpio_pin_direction_status@_pin_config_t+1)^0,w,c
  1041   00F9A8  B4D8               	btfsc	status,2,c
  1042   00F9AA  EFD9  F07C         	goto	u421
  1043   00F9AE  EFDB  F07C         	goto	u420
  1044   00F9B2                     u421:
  1045   00F9B2  EF04  F07D         	goto	l1094
  1046   00F9B6                     u420:
  1047   00F9B6  502B               	movf	gpio_pin_direction_status@direction_status^0,w,c
  1048   00F9B8  102C               	iorwf	(gpio_pin_direction_status@direction_status+1)^0,w,c
  1049   00F9BA  B4D8               	btfsc	status,2,c
  1050   00F9BC  EFE2  F07C         	goto	u431
  1051   00F9C0  EFE4  F07C         	goto	u430
  1052   00F9C4                     u431:
  1053   00F9C4  EF04  F07D         	goto	l1094
  1054   00F9C8                     u430:
  1055   00F9C8  C029  FFD9         	movff	gpio_pin_direction_status@_pin_config_t,fsr2l
  1056   00F9CC  C02A  FFDA         	movff	gpio_pin_direction_status@_pin_config_t+1,fsr2h
  1057   00F9D0  50DF               	movf	223,w,c
  1058   00F9D2  0B07               	andlw	7
  1059   00F9D4  6E2D               	movwf	??_gpio_pin_direction_status^0,c
  1060   00F9D6  0E05               	movlw	5
  1061   00F9D8  602D               	cpfslt	??_gpio_pin_direction_status^0,c
  1062   00F9DA  EFF1  F07C         	goto	u441
  1063   00F9DE  EFF3  F07C         	goto	u440
  1064   00F9E2                     u441:
  1065   00F9E2  EF04  F07D         	goto	l1094
  1066   00F9E6                     u440:
  1067   00F9E6  C029  FFD9         	movff	gpio_pin_direction_status@_pin_config_t,fsr2l
  1068   00F9EA  C02A  FFDA         	movff	gpio_pin_direction_status@_pin_config_t+1,fsr2h
  1069   00F9EE  30DF               	rrcf	223,w,c
  1070   00F9F0  32E8               	rrcf	wreg,f,c
  1071   00F9F2  32E8               	rrcf	wreg,f,c
  1072   00F9F4  0B07               	andlw	7
  1073   00F9F6  6E2D               	movwf	??_gpio_pin_direction_status^0,c
  1074   00F9F8  0E07               	movlw	7
  1075   00F9FA  642D               	cpfsgt	??_gpio_pin_direction_status^0,c
  1076   00F9FC  EF02  F07D         	goto	u451
  1077   00FA00  EF04  F07D         	goto	u450
  1078   00FA04                     u451:
  1079   00FA04  EF08  F07D         	goto	l1096
  1080   00FA08                     u450:
  1081   00FA08                     l1094:
  1082   00FA08  0E00               	movlw	0
  1083   00FA0A  6E33               	movwf	gpio_pin_direction_status@ret^0,c
  1084   00FA0C  EF3B  F07D         	goto	l1098
  1085   00FA10                     l1096:
  1086                           
  1087                           ;MCAL_Layer/hal_gpio.c: 39:        *direction_status = (((uint8)1 << _pin_config_t->pin)
      +                           & *tris_register[_pin_config_t->port]);
  1088   00FA10  C029  FFD9         	movff	gpio_pin_direction_status@_pin_config_t,fsr2l
  1089   00FA14  C02A  FFDA         	movff	gpio_pin_direction_status@_pin_config_t+1,fsr2h
  1090   00FA18  50DF               	movf	223,w,c
  1091   00FA1A  0B07               	andlw	7
  1092   00FA1C  6E2D               	movwf	??_gpio_pin_direction_status^0,c
  1093   00FA1E  502D               	movf	??_gpio_pin_direction_status^0,w,c
  1094   00FA20  0D02               	mullw	2
  1095   00FA22  0E15               	movlw	low _tris_register
  1096   00FA24  24F3               	addwf	243,w,c
  1097   00FA26  6ED9               	movwf	fsr2l,c
  1098   00FA28  0E00               	movlw	high _tris_register
  1099   00FA2A  20F4               	addwfc	prodh,w,c
  1100   00FA2C  6EDA               	movwf	fsr2h,c
  1101   00FA2E  CFDE F02E          	movff	postinc2,??_gpio_pin_direction_status+1
  1102   00FA32  CFDD F02F          	movff	postdec2,??_gpio_pin_direction_status+2
  1103   00FA36  C02E  FFD9         	movff	??_gpio_pin_direction_status+1,fsr2l
  1104   00FA3A  C02F  FFDA         	movff	??_gpio_pin_direction_status+2,fsr2h
  1105   00FA3E  50DF               	movf	indf2,w,c
  1106   00FA40  6E30               	movwf	(??_gpio_pin_direction_status+3)^0,c
  1107   00FA42  C029  FFD9         	movff	gpio_pin_direction_status@_pin_config_t,fsr2l
  1108   00FA46  C02A  FFDA         	movff	gpio_pin_direction_status@_pin_config_t+1,fsr2h
  1109   00FA4A  30DF               	rrcf	223,w,c
  1110   00FA4C  32E8               	rrcf	wreg,f,c
  1111   00FA4E  32E8               	rrcf	wreg,f,c
  1112   00FA50  0B07               	andlw	7
  1113   00FA52  6E31               	movwf	(??_gpio_pin_direction_status+4)^0,c
  1114   00FA54  0E01               	movlw	1
  1115   00FA56  6E32               	movwf	(??_gpio_pin_direction_status+5)^0,c
  1116   00FA58  2A31               	incf	(??_gpio_pin_direction_status+4)^0,f,c
  1117   00FA5A  EF31  F07D         	goto	u464
  1118   00FA5E                     u465:
  1119   00FA5E  90D8               	bcf	status,0,c
  1120   00FA60  3632               	rlcf	(??_gpio_pin_direction_status+5)^0,f,c
  1121   00FA62                     u464:
  1122   00FA62  2E31               	decfsz	(??_gpio_pin_direction_status+4)^0,f,c
  1123   00FA64  EF2F  F07D         	goto	u465
  1124   00FA68  5032               	movf	(??_gpio_pin_direction_status+5)^0,w,c
  1125   00FA6A  1430               	andwf	(??_gpio_pin_direction_status+3)^0,w,c
  1126   00FA6C  C02B  FFD9         	movff	gpio_pin_direction_status@direction_status,fsr2l
  1127   00FA70  C02C  FFDA         	movff	gpio_pin_direction_status@direction_status+1,fsr2h
  1128   00FA74  6EDF               	movwf	indf2,c
  1129   00FA76                     l1098:
  1130                           
  1131                           ;MCAL_Layer/hal_gpio.c: 41:     return ret;
  1132   00FA76  5033               	movf	gpio_pin_direction_status@ret^0,w,c
  1133   00FA78  0012               	return		;funcret
  1134   00FA7A                     __end_of_gpio_pin_direction_status:
  1135                           	callstack 0
  1136                           
  1137 ;; *************** function _Application_initialize *****************
  1138 ;; Defined at:
  1139 ;;		line 124 in file "Application.c"
  1140 ;; Parameters:    Size  Location     Type
  1141 ;;		None
  1142 ;; Auto vars:     Size  Location     Type
  1143 ;;		None
  1144 ;; Return value:  Size  Location     Type
  1145 ;;                  1    wreg      void 
  1146 ;; Registers used:
  1147 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh, cstack
  1148 ;; Tracked objects:
  1149 ;;		On entry : 0/0
  1150 ;;		On exit  : 0/0
  1151 ;;		Unchanged: 0/0
  1152 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
  1153 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  1154 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  1155 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  1156 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  1157 ;;Total ram usage:        0 bytes
  1158 ;; Hardware stack levels used: 1
  1159 ;; Hardware stack levels required when called: 1
  1160 ;; This function calls:
  1161 ;;		_gpio_pin_direction_init
  1162 ;; This function is called by:
  1163 ;;		_main
  1164 ;; This function uses a non-reentrant model
  1165 ;;
  1166                           
  1167                           	psect	text4
  1168   00F92E                     __ptext4:
  1169                           	callstack 0
  1170   00F92E                     _Application_initialize:
  1171                           	callstack 29
  1172   00F92E                     
  1173                           ;Application.c: 125:     ret = gpio_pin_direction_init(&button_t);
  1174   00F92E  0E21               	movlw	low _button_t
  1175   00F930  6E29               	movwf	gpio_pin_direction_init@_pin_config_t^0,c
  1176   00F932  0E00               	movlw	high _button_t
  1177   00F934  6E2A               	movwf	(gpio_pin_direction_init@_pin_config_t+1)^0,c
  1178   00F936  EC4F  F07E         	call	_gpio_pin_direction_init	;wreg free
  1179   00F93A  6E1F               	movwf	_ret^0,c
  1180                           
  1181                           ;Application.c: 126:     ret = gpio_pin_direction_init(&led_1);
  1182   00F93C  0E28               	movlw	low _led_1
  1183   00F93E  6E29               	movwf	gpio_pin_direction_init@_pin_config_t^0,c
  1184   00F940  0E00               	movlw	high _led_1
  1185   00F942  6E2A               	movwf	(gpio_pin_direction_init@_pin_config_t+1)^0,c
  1186   00F944  EC4F  F07E         	call	_gpio_pin_direction_init	;wreg free
  1187   00F948  6E1F               	movwf	_ret^0,c
  1188                           
  1189                           ;Application.c: 127:     ret = gpio_pin_direction_init(&led_2);
  1190   00F94A  0E27               	movlw	low _led_2
  1191   00F94C  6E29               	movwf	gpio_pin_direction_init@_pin_config_t^0,c
  1192   00F94E  0E00               	movlw	high _led_2
  1193   00F950  6E2A               	movwf	(gpio_pin_direction_init@_pin_config_t+1)^0,c
  1194   00F952  EC4F  F07E         	call	_gpio_pin_direction_init	;wreg free
  1195   00F956  6E1F               	movwf	_ret^0,c
  1196                           
  1197                           ;Application.c: 128:     ret = gpio_pin_direction_init(&led_3);
  1198   00F958  0E26               	movlw	low _led_3
  1199   00F95A  6E29               	movwf	gpio_pin_direction_init@_pin_config_t^0,c
  1200   00F95C  0E00               	movlw	high _led_3
  1201   00F95E  6E2A               	movwf	(gpio_pin_direction_init@_pin_config_t+1)^0,c
  1202   00F960  EC4F  F07E         	call	_gpio_pin_direction_init	;wreg free
  1203   00F964  6E1F               	movwf	_ret^0,c
  1204                           
  1205                           ;Application.c: 129:     ret = gpio_pin_direction_init(&led_4);
  1206   00F966  0E25               	movlw	low _led_4
  1207   00F968  6E29               	movwf	gpio_pin_direction_init@_pin_config_t^0,c
  1208   00F96A  0E00               	movlw	high _led_4
  1209   00F96C  6E2A               	movwf	(gpio_pin_direction_init@_pin_config_t+1)^0,c
  1210   00F96E  EC4F  F07E         	call	_gpio_pin_direction_init	;wreg free
  1211   00F972  6E1F               	movwf	_ret^0,c
  1212                           
  1213                           ;Application.c: 130:     ret = gpio_pin_direction_init(&led_5);
  1214   00F974  0E24               	movlw	low _led_5
  1215   00F976  6E29               	movwf	gpio_pin_direction_init@_pin_config_t^0,c
  1216   00F978  0E00               	movlw	high _led_5
  1217   00F97A  6E2A               	movwf	(gpio_pin_direction_init@_pin_config_t+1)^0,c
  1218   00F97C  EC4F  F07E         	call	_gpio_pin_direction_init	;wreg free
  1219   00F980  6E1F               	movwf	_ret^0,c
  1220                           
  1221                           ;Application.c: 131:     ret = gpio_pin_direction_init(&led_6);
  1222   00F982  0E23               	movlw	low _led_6
  1223   00F984  6E29               	movwf	gpio_pin_direction_init@_pin_config_t^0,c
  1224   00F986  0E00               	movlw	high _led_6
  1225   00F988  6E2A               	movwf	(gpio_pin_direction_init@_pin_config_t+1)^0,c
  1226   00F98A  EC4F  F07E         	call	_gpio_pin_direction_init	;wreg free
  1227   00F98E  6E1F               	movwf	_ret^0,c
  1228                           
  1229                           ;Application.c: 132:     ret = gpio_pin_direction_init(&led_7);
  1230   00F990  0E22               	movlw	low _led_7
  1231   00F992  6E29               	movwf	gpio_pin_direction_init@_pin_config_t^0,c
  1232   00F994  0E00               	movlw	high _led_7
  1233   00F996  6E2A               	movwf	(gpio_pin_direction_init@_pin_config_t+1)^0,c
  1234   00F998  EC4F  F07E         	call	_gpio_pin_direction_init	;wreg free
  1235   00F99C  6E1F               	movwf	_ret^0,c
  1236   00F99E  0012               	return		;funcret
  1237   00F9A0                     __end_of_Application_initialize:
  1238                           	callstack 0
  1239                           
  1240 ;; *************** function _gpio_pin_direction_init *****************
  1241 ;; Defined at:
  1242 ;;		line 16 in file "MCAL_Layer/hal_gpio.c"
  1243 ;; Parameters:    Size  Location     Type
  1244 ;;  _pin_config_    2    0[COMRAM] PTR const struct .
  1245 ;;		 -> led_7(1), led_6(1), led_5(1), led_4(1), 
  1246 ;;		 -> led_3(1), led_2(1), led_8(1), button_t(1), 
  1247 ;;		 -> led_1(1), 
  1248 ;; Auto vars:     Size  Location     Type
  1249 ;;  ret             1    8[COMRAM] unsigned char 
  1250 ;; Return value:  Size  Location     Type
  1251 ;;                  1    wreg      unsigned char 
  1252 ;; Registers used:
  1253 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh
  1254 ;; Tracked objects:
  1255 ;;		On entry : 0/0
  1256 ;;		On exit  : 0/0
  1257 ;;		Unchanged: 0/0
  1258 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
  1259 ;;      Params:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  1260 ;;      Locals:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  1261 ;;      Temps:          6       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  1262 ;;      Totals:         9       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  1263 ;;Total ram usage:        9 bytes
  1264 ;; Hardware stack levels used: 1
  1265 ;; This function calls:
  1266 ;;		Nothing
  1267 ;; This function is called by:
  1268 ;;		_main
  1269 ;;		_Application_initialize
  1270 ;; This function uses a non-reentrant model
  1271 ;;
  1272                           
  1273                           	psect	text5
  1274   00FC9E                     __ptext5:
  1275                           	callstack 0
  1276   00FC9E                     _gpio_pin_direction_init:
  1277                           	callstack 30
  1278   00FC9E                     
  1279                           ;MCAL_Layer/hal_gpio.c: 17:     STD_ReturnType ret = (STD_ReturnType)0x01;
  1280   00FC9E  0E01               	movlw	1
  1281   00FCA0  6E31               	movwf	gpio_pin_direction_init@ret^0,c
  1282   00FCA2                     
  1283                           ;MCAL_Layer/hal_gpio.c: 18:     if(_pin_config_t == ((void*)0) || (_pin_config_t->port >
      +                           5 - 1) || (_pin_config_t->pin > 8 - 1)) ret = (STD_ReturnType)0x00;
  1284   00FCA2  5029               	movf	gpio_pin_direction_init@_pin_config_t^0,w,c
  1285   00FCA4  102A               	iorwf	(gpio_pin_direction_init@_pin_config_t+1)^0,w,c
  1286   00FCA6  B4D8               	btfsc	status,2,c
  1287   00FCA8  EF58  F07E         	goto	u351
  1288   00FCAC  EF5A  F07E         	goto	u350
  1289   00FCB0                     u351:
  1290   00FCB0  EF7A  F07E         	goto	l1066
  1291   00FCB4                     u350:
  1292   00FCB4  C029  FFD9         	movff	gpio_pin_direction_init@_pin_config_t,fsr2l
  1293   00FCB8  C02A  FFDA         	movff	gpio_pin_direction_init@_pin_config_t+1,fsr2h
  1294   00FCBC  50DF               	movf	223,w,c
  1295   00FCBE  0B07               	andlw	7
  1296   00FCC0  6E2B               	movwf	??_gpio_pin_direction_init^0,c
  1297   00FCC2  0E05               	movlw	5
  1298   00FCC4  602B               	cpfslt	??_gpio_pin_direction_init^0,c
  1299   00FCC6  EF67  F07E         	goto	u361
  1300   00FCCA  EF69  F07E         	goto	u360
  1301   00FCCE                     u361:
  1302   00FCCE  EF7A  F07E         	goto	l1066
  1303   00FCD2                     u360:
  1304   00FCD2  C029  FFD9         	movff	gpio_pin_direction_init@_pin_config_t,fsr2l
  1305   00FCD6  C02A  FFDA         	movff	gpio_pin_direction_init@_pin_config_t+1,fsr2h
  1306   00FCDA  30DF               	rrcf	223,w,c
  1307   00FCDC  32E8               	rrcf	wreg,f,c
  1308   00FCDE  32E8               	rrcf	wreg,f,c
  1309   00FCE0  0B07               	andlw	7
  1310   00FCE2  6E2B               	movwf	??_gpio_pin_direction_init^0,c
  1311   00FCE4  0E07               	movlw	7
  1312   00FCE6  642B               	cpfsgt	??_gpio_pin_direction_init^0,c
  1313   00FCE8  EF78  F07E         	goto	u371
  1314   00FCEC  EF7A  F07E         	goto	u370
  1315   00FCF0                     u371:
  1316   00FCF0  EFDD  F07E         	goto	l1074
  1317   00FCF4                     u370:
  1318   00FCF4                     l1066:
  1319   00FCF4  0E00               	movlw	0
  1320   00FCF6  6E31               	movwf	gpio_pin_direction_init@ret^0,c
  1321   00FCF8  EFFE  F07E         	goto	l1076
  1322   00FCFC                     l1068:
  1323                           
  1324                           ;MCAL_Layer/hal_gpio.c: 22:                 (*tris_register[_pin_config_t->port] &= ~((u
      +                          int8)1 << _pin_config_t->pin));
  1325   00FCFC  C029  FFD9         	movff	gpio_pin_direction_init@_pin_config_t,fsr2l
  1326   00FD00  C02A  FFDA         	movff	gpio_pin_direction_init@_pin_config_t+1,fsr2h
  1327   00FD04  30DF               	rrcf	223,w,c
  1328   00FD06  32E8               	rrcf	wreg,f,c
  1329   00FD08  32E8               	rrcf	wreg,f,c
  1330   00FD0A  0B07               	andlw	7
  1331   00FD0C  6E2B               	movwf	??_gpio_pin_direction_init^0,c
  1332   00FD0E  0E01               	movlw	1
  1333   00FD10  6E2C               	movwf	(??_gpio_pin_direction_init+1)^0,c
  1334   00FD12  2A2B               	incf	??_gpio_pin_direction_init^0,f,c
  1335   00FD14  EF8E  F07E         	goto	u384
  1336   00FD18                     u385:
  1337   00FD18  90D8               	bcf	status,0,c
  1338   00FD1A  362C               	rlcf	(??_gpio_pin_direction_init+1)^0,f,c
  1339   00FD1C                     u384:
  1340   00FD1C  2E2B               	decfsz	??_gpio_pin_direction_init^0,f,c
  1341   00FD1E  EF8C  F07E         	goto	u385
  1342   00FD22  502C               	movf	(??_gpio_pin_direction_init+1)^0,w,c
  1343   00FD24  0AFF               	xorlw	255
  1344   00FD26  6E2D               	movwf	(??_gpio_pin_direction_init+2)^0,c
  1345   00FD28  C029  FFD9         	movff	gpio_pin_direction_init@_pin_config_t,fsr2l
  1346   00FD2C  C02A  FFDA         	movff	gpio_pin_direction_init@_pin_config_t+1,fsr2h
  1347   00FD30  50DF               	movf	223,w,c
  1348   00FD32  0B07               	andlw	7
  1349   00FD34  6E2E               	movwf	(??_gpio_pin_direction_init+3)^0,c
  1350   00FD36  502E               	movf	(??_gpio_pin_direction_init+3)^0,w,c
  1351   00FD38  0D02               	mullw	2
  1352   00FD3A  0E15               	movlw	low _tris_register
  1353   00FD3C  24F3               	addwf	243,w,c
  1354   00FD3E  6ED9               	movwf	fsr2l,c
  1355   00FD40  0E00               	movlw	high _tris_register
  1356   00FD42  20F4               	addwfc	prodh,w,c
  1357   00FD44  6EDA               	movwf	fsr2h,c
  1358   00FD46  CFDE F02F          	movff	postinc2,??_gpio_pin_direction_init+4
  1359   00FD4A  CFDD F030          	movff	postdec2,??_gpio_pin_direction_init+5
  1360   00FD4E  C02F  FFD9         	movff	??_gpio_pin_direction_init+4,fsr2l
  1361   00FD52  C030  FFDA         	movff	??_gpio_pin_direction_init+5,fsr2h
  1362   00FD56  502D               	movf	(??_gpio_pin_direction_init+2)^0,w,c
  1363   00FD58  16DF               	andwf	indf2,f,c
  1364                           
  1365                           ;MCAL_Layer/hal_gpio.c: 23:                 break;
  1366   00FD5A  EFFE  F07E         	goto	l1076
  1367   00FD5E                     l1070:
  1368                           
  1369                           ;MCAL_Layer/hal_gpio.c: 25:                 (*tris_register[_pin_config_t->port] |= ((ui
      +                          nt8)1 << _pin_config_t->pin));
  1370   00FD5E  C029  FFD9         	movff	gpio_pin_direction_init@_pin_config_t,fsr2l
  1371   00FD62  C02A  FFDA         	movff	gpio_pin_direction_init@_pin_config_t+1,fsr2h
  1372   00FD66  30DF               	rrcf	223,w,c
  1373   00FD68  32E8               	rrcf	wreg,f,c
  1374   00FD6A  32E8               	rrcf	wreg,f,c
  1375   00FD6C  0B07               	andlw	7
  1376   00FD6E  6E2B               	movwf	??_gpio_pin_direction_init^0,c
  1377   00FD70  0E01               	movlw	1
  1378   00FD72  6E2C               	movwf	(??_gpio_pin_direction_init+1)^0,c
  1379   00FD74  2A2B               	incf	??_gpio_pin_direction_init^0,f,c
  1380   00FD76  EFBF  F07E         	goto	u394
  1381   00FD7A                     u395:
  1382   00FD7A  90D8               	bcf	status,0,c
  1383   00FD7C  362C               	rlcf	(??_gpio_pin_direction_init+1)^0,f,c
  1384   00FD7E                     u394:
  1385   00FD7E  2E2B               	decfsz	??_gpio_pin_direction_init^0,f,c
  1386   00FD80  EFBD  F07E         	goto	u395
  1387   00FD84  C029  FFD9         	movff	gpio_pin_direction_init@_pin_config_t,fsr2l
  1388   00FD88  C02A  FFDA         	movff	gpio_pin_direction_init@_pin_config_t+1,fsr2h
  1389   00FD8C  50DF               	movf	223,w,c
  1390   00FD8E  0B07               	andlw	7
  1391   00FD90  6E2D               	movwf	(??_gpio_pin_direction_init+2)^0,c
  1392   00FD92  502D               	movf	(??_gpio_pin_direction_init+2)^0,w,c
  1393   00FD94  0D02               	mullw	2
  1394   00FD96  0E15               	movlw	low _tris_register
  1395   00FD98  24F3               	addwf	243,w,c
  1396   00FD9A  6ED9               	movwf	fsr2l,c
  1397   00FD9C  0E00               	movlw	high _tris_register
  1398   00FD9E  20F4               	addwfc	prodh,w,c
  1399   00FDA0  6EDA               	movwf	fsr2h,c
  1400   00FDA2  CFDE F02E          	movff	postinc2,??_gpio_pin_direction_init+3
  1401   00FDA6  CFDD F02F          	movff	postdec2,??_gpio_pin_direction_init+4
  1402   00FDAA  C02E  FFD9         	movff	??_gpio_pin_direction_init+3,fsr2l
  1403   00FDAE  C02F  FFDA         	movff	??_gpio_pin_direction_init+4,fsr2h
  1404   00FDB2  502C               	movf	(??_gpio_pin_direction_init+1)^0,w,c
  1405   00FDB4  12DF               	iorwf	indf2,f,c
  1406                           
  1407                           ;MCAL_Layer/hal_gpio.c: 26:                 break;
  1408   00FDB6  EFFE  F07E         	goto	l1076
  1409   00FDBA                     l1074:
  1410   00FDBA  C029  FFD9         	movff	gpio_pin_direction_init@_pin_config_t,fsr2l
  1411   00FDBE  C02A  FFDA         	movff	gpio_pin_direction_init@_pin_config_t+1,fsr2h
  1412   00FDC2  BCDF               	btfsc	indf2,6,c
  1413   00FDC4  EFE6  F07E         	goto	u401
  1414   00FDC8  EFE9  F07E         	goto	u400
  1415   00FDCC                     u401:
  1416   00FDCC  0E01               	movlw	1
  1417   00FDCE  EFEA  F07E         	goto	u410
  1418   00FDD2                     u400:
  1419   00FDD2  0E00               	movlw	0
  1420   00FDD4                     u410:
  1421   00FDD4  6E2B               	movwf	??_gpio_pin_direction_init^0,c
  1422   00FDD6  6A2C               	clrf	(??_gpio_pin_direction_init+1)^0,c
  1423                           
  1424                           ; Switch on 2 bytes has been partitioned into a top level switch of size 1, and 1 sub-sw
      +                          itches
  1425                           ; Switch size 1, requested type "simple"
  1426                           ; Number of cases is 1, Range of values is 0 to 0
  1427                           ; switch strategies available:
  1428                           ; Name         Instructions Cycles
  1429                           ; simple_byte            4     3 (average)
  1430                           ;	Chosen strategy is simple_byte
  1431   00FDD8  502C               	movf	(??_gpio_pin_direction_init+1)^0,w,c
  1432   00FDDA  0A00               	xorlw	0	; case 0
  1433   00FDDC  B4D8               	btfsc	status,2,c
  1434   00FDDE  EFF3  F07E         	goto	l1202
  1435   00FDE2  EF7A  F07E         	goto	l1066
  1436   00FDE6                     l1202:
  1437                           
  1438                           ; Switch size 1, requested type "simple"
  1439                           ; Number of cases is 2, Range of values is 0 to 1
  1440                           ; switch strategies available:
  1441                           ; Name         Instructions Cycles
  1442                           ; simple_byte            7     4 (average)
  1443                           ;	Chosen strategy is simple_byte
  1444   00FDE6  502B               	movf	??_gpio_pin_direction_init^0,w,c
  1445   00FDE8  0A00               	xorlw	0	; case 0
  1446   00FDEA  B4D8               	btfsc	status,2,c
  1447   00FDEC  EF7E  F07E         	goto	l1068
  1448   00FDF0  0A01               	xorlw	1	; case 1
  1449   00FDF2  B4D8               	btfsc	status,2,c
  1450   00FDF4  EFAF  F07E         	goto	l1070
  1451   00FDF8  EF7A  F07E         	goto	l1066
  1452   00FDFC                     l1076:
  1453                           
  1454                           ;MCAL_Layer/hal_gpio.c: 30:     return ret;
  1455   00FDFC  5031               	movf	gpio_pin_direction_init@ret^0,w,c
  1456   00FDFE  0012               	return		;funcret
  1457   00FE00                     __end_of_gpio_pin_direction_init:
  1458                           	callstack 0
  1459   000000                     
  1460                           	psect	rparam
  1461   000000                     
  1462                           	psect	idloc
  1463                           
  1464                           ;Config register IDLOC0 @ 0x200000
  1465                           ;	unspecified, using default values
  1466   200000                     	org	2097152
  1467   200000  FF                 	db	255
  1468                           
  1469                           ;Config register IDLOC1 @ 0x200001
  1470                           ;	unspecified, using default values
  1471   200001                     	org	2097153
  1472   200001  FF                 	db	255
  1473                           
  1474                           ;Config register IDLOC2 @ 0x200002
  1475                           ;	unspecified, using default values
  1476   200002                     	org	2097154
  1477   200002  FF                 	db	255
  1478                           
  1479                           ;Config register IDLOC3 @ 0x200003
  1480                           ;	unspecified, using default values
  1481   200003                     	org	2097155
  1482   200003  FF                 	db	255
  1483                           
  1484                           ;Config register IDLOC4 @ 0x200004
  1485                           ;	unspecified, using default values
  1486   200004                     	org	2097156
  1487   200004  FF                 	db	255
  1488                           
  1489                           ;Config register IDLOC5 @ 0x200005
  1490                           ;	unspecified, using default values
  1491   200005                     	org	2097157
  1492   200005  FF                 	db	255
  1493                           
  1494                           ;Config register IDLOC6 @ 0x200006
  1495                           ;	unspecified, using default values
  1496   200006                     	org	2097158
  1497   200006  FF                 	db	255
  1498                           
  1499                           ;Config register IDLOC7 @ 0x200007
  1500                           ;	unspecified, using default values
  1501   200007                     	org	2097159
  1502   200007  FF                 	db	255
  1503                           
  1504                           	psect	config
  1505                           
  1506                           ; Padding undefined space
  1507   300000                     	org	3145728
  1508   300000  FF                 	db	255
  1509                           
  1510                           ;Config register CONFIG1H @ 0x300001
  1511                           ;	Oscillator Selection bits
  1512                           ;	OSC = HS, HS oscillator
  1513                           ;	Fail-Safe Clock Monitor Enable bit
  1514                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
  1515                           ;	Internal/External Oscillator Switchover bit
  1516                           ;	IESO = OFF, Oscillator Switchover mode disabled
  1517   300001                     	org	3145729
  1518   300001  02                 	db	2
  1519                           
  1520                           ;Config register CONFIG2L @ 0x300002
  1521                           ;	Power-up Timer Enable bit
  1522                           ;	PWRT = OFF, PWRT disabled
  1523                           ;	Brown-out Reset Enable bits
  1524                           ;	BOREN = OFF, Brown-out Reset disabled in hardware and software
  1525                           ;	Brown Out Reset Voltage bits
  1526                           ;	BORV = 1, 
  1527   300002                     	org	3145730
  1528   300002  09                 	db	9
  1529                           
  1530                           ;Config register CONFIG2H @ 0x300003
  1531                           ;	Watchdog Timer Enable bit
  1532                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
  1533                           ;	Watchdog Timer Postscale Select bits
  1534                           ;	WDTPS = 32768, 1:32768
  1535   300003                     	org	3145731
  1536   300003  1E                 	db	30
  1537                           
  1538                           ; Padding undefined space
  1539   300004                     	org	3145732
  1540   300004  FF                 	db	255
  1541                           
  1542                           ;Config register CONFIG3H @ 0x300005
  1543                           ;	CCP2 MUX bit
  1544                           ;	CCP2MX = PORTC, CCP2 input/output is multiplexed with RC1
  1545                           ;	PORTB A/D Enable bit
  1546                           ;	PBADEN = ON, PORTB<4:0> pins are configured as analog input channels on Reset
  1547                           ;	Low-Power Timer1 Oscillator Enable bit
  1548                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
  1549                           ;	MCLR Pin Enable bit
  1550                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
  1551   300005                     	org	3145733
  1552   300005  83                 	db	131
  1553                           
  1554                           ;Config register CONFIG4L @ 0x300006
  1555                           ;	Stack Full/Underflow Reset Enable bit
  1556                           ;	STVREN = ON, Stack full/underflow will cause Reset
  1557                           ;	Single-Supply ICSP Enable bit
  1558                           ;	LVP = OFF, Single-Supply ICSP disabled
  1559                           ;	Extended Instruction Set Enable bit
  1560                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
  1561                           ;	Background Debugger Enable bit
  1562                           ;	DEBUG = 0x1, unprogrammed default
  1563   300006                     	org	3145734
  1564   300006  81                 	db	129
  1565                           
  1566                           ; Padding undefined space
  1567   300007                     	org	3145735
  1568   300007  FF                 	db	255
  1569                           
  1570                           ;Config register CONFIG5L @ 0x300008
  1571                           ;	Code Protection bit
  1572                           ;	CP0 = OFF, Block 0 (000800-003FFFh) not code-protected
  1573                           ;	Code Protection bit
  1574                           ;	CP1 = OFF, Block 1 (004000-007FFFh) not code-protected
  1575                           ;	Code Protection bit
  1576                           ;	CP2 = OFF, Block 2 (008000-00BFFFh) not code-protected
  1577                           ;	Code Protection bit
  1578                           ;	CP3 = OFF, Block 3 (00C000-00FFFFh) not code-protected
  1579   300008                     	org	3145736
  1580   300008  0F                 	db	15
  1581                           
  1582                           ;Config register CONFIG5H @ 0x300009
  1583                           ;	Boot Block Code Protection bit
  1584                           ;	CPB = OFF, Boot block (000000-0007FFh) not code-protected
  1585                           ;	Data EEPROM Code Protection bit
  1586                           ;	CPD = OFF, Data EEPROM not code-protected
  1587   300009                     	org	3145737
  1588   300009  C0                 	db	192
  1589                           
  1590                           ;Config register CONFIG6L @ 0x30000A
  1591                           ;	Write Protection bit
  1592                           ;	WRT0 = OFF, Block 0 (000800-003FFFh) not write-protected
  1593                           ;	Write Protection bit
  1594                           ;	WRT1 = OFF, Block 1 (004000-007FFFh) not write-protected
  1595                           ;	Write Protection bit
  1596                           ;	WRT2 = OFF, Block 2 (008000-00BFFFh) not write-protected
  1597                           ;	Write Protection bit
  1598                           ;	WRT3 = OFF, Block 3 (00C000-00FFFFh) not write-protected
  1599   30000A                     	org	3145738
  1600   30000A  0F                 	db	15
  1601                           
  1602                           ;Config register CONFIG6H @ 0x30000B
  1603                           ;	Configuration Register Write Protection bit
  1604                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) not write-protected
  1605                           ;	Boot Block Write Protection bit
  1606                           ;	WRTB = OFF, Boot Block (000000-0007FFh) not write-protected
  1607                           ;	Data EEPROM Write Protection bit
  1608                           ;	WRTD = OFF, Data EEPROM not write-protected
  1609   30000B                     	org	3145739
  1610   30000B  E0                 	db	224
  1611                           
  1612                           ;Config register CONFIG7L @ 0x30000C
  1613                           ;	Table Read Protection bit
  1614                           ;	EBTR0 = OFF, Block 0 (000800-003FFFh) not protected from table reads executed in other
      +                           blocks
  1615                           ;	Table Read Protection bit
  1616                           ;	EBTR1 = OFF, Block 1 (004000-007FFFh) not protected from table reads executed in other
      +                           blocks
  1617                           ;	Table Read Protection bit
  1618                           ;	EBTR2 = OFF, Block 2 (008000-00BFFFh) not protected from table reads executed in other
      +                           blocks
  1619                           ;	Table Read Protection bit
  1620                           ;	EBTR3 = OFF, Block 3 (00C000-00FFFFh) not protected from table reads executed in other
      +                           blocks
  1621   30000C                     	org	3145740
  1622   30000C  0F                 	db	15
  1623                           
  1624                           ;Config register CONFIG7H @ 0x30000D
  1625                           ;	Boot Block Table Read Protection bit
  1626                           ;	EBTRB = OFF, Boot Block (000000-0007FFh) not protected from table reads executed in ot
      +                          her blocks
  1627   30000D                     	org	3145741
  1628   30000D  40                 	db	64
  1629                           tosu	equ	0xFFF
  1630                           tosh	equ	0xFFE
  1631                           tosl	equ	0xFFD
  1632                           stkptr	equ	0xFFC
  1633                           pclatu	equ	0xFFB
  1634                           pclath	equ	0xFFA
  1635                           pcl	equ	0xFF9
  1636                           tblptru	equ	0xFF8
  1637                           tblptrh	equ	0xFF7
  1638                           tblptrl	equ	0xFF6
  1639                           tablat	equ	0xFF5
  1640                           prodh	equ	0xFF4
  1641                           prodl	equ	0xFF3
  1642                           indf0	equ	0xFEF
  1643                           postinc0	equ	0xFEE
  1644                           postdec0	equ	0xFED
  1645                           preinc0	equ	0xFEC
  1646                           plusw0	equ	0xFEB
  1647                           fsr0h	equ	0xFEA
  1648                           fsr0l	equ	0xFE9
  1649                           wreg	equ	0xFE8
  1650                           indf1	equ	0xFE7
  1651                           postinc1	equ	0xFE6
  1652                           postdec1	equ	0xFE5
  1653                           preinc1	equ	0xFE4
  1654                           plusw1	equ	0xFE3
  1655                           fsr1h	equ	0xFE2
  1656                           fsr1l	equ	0xFE1
  1657                           bsr	equ	0xFE0
  1658                           indf2	equ	0xFDF
  1659                           postinc2	equ	0xFDE
  1660                           postdec2	equ	0xFDD
  1661                           preinc2	equ	0xFDC
  1662                           plusw2	equ	0xFDB
  1663                           fsr2h	equ	0xFDA
  1664                           fsr2l	equ	0xFD9
  1665                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        40
    BSS         2
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM          127     11      53
    BANK0           128      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0
    BANK8           256      0       0
    BANK9           256      0       0
    BANK10          256      0       0
    BANK11          256      0       0
    BANK12          256      0       0
    BANK13          256      0       0
    BANK14          256      0       0
    BANK15          128      0       0

Pointer List with Targets:

    gpio_pin_read_logic@logic	PTR enum E2798 size(2) Largest target is 1
		 -> button1_status(COMRAM[1]), 

    gpio_pin_read_logic@_pin_config_t	PTR const struct . size(2) Largest target is 1
		 -> button_t(COMRAM[1]), 

    gpio_pin_write_logic@_pin_config_t	PTR const struct . size(2) Largest target is 1
		 -> led_7(COMRAM[1]), led_6(COMRAM[1]), led_5(COMRAM[1]), led_4(COMRAM[1]), 
		 -> led_3(COMRAM[1]), led_2(COMRAM[1]), led_8(COMRAM[1]), led_1(COMRAM[1]), 

    gpio_pin_direction_status@direction_status	PTR enum E2802 size(2) Largest target is 1
		 -> led_l_st(COMRAM[1]), 

    gpio_pin_direction_status@_pin_config_t	PTR const struct . size(2) Largest target is 1
		 -> button_t(COMRAM[1]), led_1(COMRAM[1]), 

    gpio_pin_direction_init@_pin_config_t	PTR const struct . size(2) Largest target is 1
		 -> led_7(COMRAM[1]), led_6(COMRAM[1]), led_5(COMRAM[1]), led_4(COMRAM[1]), 
		 -> led_3(COMRAM[1]), led_2(COMRAM[1]), led_8(COMRAM[1]), button_t(COMRAM[1]), 
		 -> led_1(COMRAM[1]), 

    port_register	PTR volatile unsigned char [5] size(2) Largest target is 1
		 -> PORTE(BITBIGSFRll[1]), PORTD(BITBIGSFRll[1]), PORTC(BITBIGSFRll[1]), PORTB(BITBIGSFRll[1]), 
		 -> PORTA(BITBIGSFRll[1]), 

    lat_register	PTR volatile unsigned char [5] size(2) Largest target is 1
		 -> LATE(BITBIGSFRlh[1]), LATD(BITBIGSFRlh[1]), LATC(BITBIGSFRlh[1]), LATB(BITBIGSFRlh[1]), 
		 -> LATA(BITBIGSFRll[1]), 

    tris_register	PTR volatile unsigned char [5] size(2) Largest target is 1
		 -> TRISE(BITBIGSFRh[1]), TRISD(BITBIGSFRh[1]), TRISC(BITBIGSFRh[1]), TRISB(BITBIGSFRh[1]), 
		 -> TRISA(BITBIGSFRll[1]), 


Critical Paths under _main in COMRAM

    _main->_gpio_pin_direction_status
    _main->_gpio_pin_read_logic
    _Application_initialize->_gpio_pin_direction_init

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _main in BANK8

    None.

Critical Paths under _main in BANK9

    None.

Critical Paths under _main in BANK10

    None.

Critical Paths under _main in BANK11

    None.

Critical Paths under _main in BANK12

    None.

Critical Paths under _main in BANK13

    None.

Critical Paths under _main in BANK14

    None.

Critical Paths under _main in BANK15

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0    5215
             _Application_initialize
            _gpio_pin_direction_init
          _gpio_pin_direction_status
                _gpio_pin_read_logic
               _gpio_pin_write_logic
 ---------------------------------------------------------------------------------
 (1) _gpio_pin_write_logic                                10     7      3    2633
                                              0 COMRAM    10     7      3
 ---------------------------------------------------------------------------------
 (1) _gpio_pin_read_logic                                 11     7      4     330
                                              0 COMRAM    11     7      4
 ---------------------------------------------------------------------------------
 (1) _gpio_pin_direction_status                           11     7      4     482
                                              0 COMRAM    11     7      4
 ---------------------------------------------------------------------------------
 (1) _Application_initialize                               0     0      0     885
            _gpio_pin_direction_init
 ---------------------------------------------------------------------------------
 (1) _gpio_pin_direction_init                              9     7      2     885
                                              0 COMRAM     9     7      2
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _Application_initialize
     _gpio_pin_direction_init
   _gpio_pin_direction_init
   _gpio_pin_direction_status
   _gpio_pin_read_logic
   _gpio_pin_write_logic

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BIGRAM             F7F      0       0      40        0.0%
EEDATA             400      0       0       0        0.0%
BITBANK14          100      0       0      32        0.0%
BANK14             100      0       0      33        0.0%
BITBANK13          100      0       0      30        0.0%
BANK13             100      0       0      31        0.0%
BITBANK12          100      0       0      28        0.0%
BANK12             100      0       0      29        0.0%
BITBANK11          100      0       0      26        0.0%
BANK11             100      0       0      27        0.0%
BITBANK10          100      0       0      24        0.0%
BANK10             100      0       0      25        0.0%
BITBANK9           100      0       0      22        0.0%
BANK9              100      0       0      23        0.0%
BITBANK8           100      0       0      20        0.0%
BANK8              100      0       0      21        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK15           80      0       0      34        0.0%
BANK15              80      0       0      35        0.0%
BITBANK0            80      0       0       4        0.0%
BANK0               80      0       0       5        0.0%
BITCOMRAM           7F      0       0       0        0.0%
COMRAM              7F      B      35       1       41.7%
BITBIGSFRh          69      0       0      36        0.0%
BITBIGSFRlh          4      0       0      37        0.0%
BITBIGSFRll          4      0       0      38        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%
STACK                0      0       0       2        0.0%
NULL                 0      0       0       0        0.0%
ABS                  0      0      35      39        0.0%
DATA                 0      0      35       3        0.0%
CODE                 0      0       0       0        0.0%


Microchip Technology PIC18 Macro Assembler V2.40 build 20220703182018 
Symbol Table                                                                                   Fri Sep 16 00:14:22 2022

                                       l55 FA78                                         l48 FDFE  
                                       l74 FB52                                         l67 FC9C  
                                      l164 F99E                                        l156 FE30  
                                      l158 FE8C                                        u400 FDD2  
                                      u401 FDCC                                        u410 FDD4  
                                      u420 F9B6                                        u421 F9B2  
                                      u350 FCB4                                        u430 F9C8  
                                      u351 FCB0                                        u431 F9C4  
                                      u360 FCD2                                        u440 F9E6  
                                      u520 FA90                                        u504 FBD2  
                                      u361 FCCE                                        u441 F9E2  
                                      u521 FA8C                                        u505 FBCE  
                                      u370 FCF4                                        u450 FA08  
                                      u530 FAA2                                        u514 FC34  
                                      u371 FCF0                                        u451 FA04  
                                      u531 FA9E                                        u515 FC30  
                                      u540 FAC0                                        u541 FABC  
                                      u550 FAE2                                        u470 FB6A  
                                      u551 FADE                                        u471 FB66  
                                      u607 FED4                                        u384 FD1C  
                                      u464 FA62                                        u480 FB88  
                                      u385 FD18                                        u465 FA5E  
                                      u481 FB84                                        u617 FEEE  
                                      u394 FD7E                                        u490 FBAA  
                                      u570 FE64                                        u395 FD7A  
                                      u491 FBA6                                        u707 FFD8  
                                      u627 FF08                                        u571 FE60  
                                      u564 FB3C                                        u565 FB38  
                                      u717 FFF2                                        u637 FF22  
                                      u647 FF3C                                        u657 FF56  
                                      u667 FF70                                        u587 FEA0  
                                      u677 FF8A                                        u597 FEBA  
                                      u687 FFA4                                        u697 FFBE  
                                      _ret 001F                                        prod 000FF3  
                                      wreg 000FE8                                       l1110 FBAA  
                                     l1102 FB54                                       l1200 FC84  
                                     l1112 FBB2                                       l1120 FC9A  
                                     l1104 FB58                                       l1202 FDE6  
                                     l1130 FA7E                                       l1114 FC14  
                                     l1106 FB6A                                       l1060 FCA2  
                                     l1140 FAEA                                       l1132 FA90  
                                     l1108 FB88                                       l1070 FD5E  
                                     l1062 FCB4                                       l1142 FB50  
                                     l1134 FAA2                                       l1118 FC70  
                                     l1150 FE54                                       l1064 FCD2  
                                     l1136 FAC0                                       l1128 FA7A  
                                     l1160 FEC0                                       l1152 FE64  
                                     l1074 FDBA                                       l1066 FCF4  
                                     l1058 FC9E                                       l1146 F92E  
                                     l1090 F9C8                                       l1138 FAE2  
                                     l1170 FF20                                       l1162 FED2  
                                     l1154 FE7A                                       l1068 FCFC  
                                     l1076 FDFC                                       l1092 F9E6  
                                     l1084 F9A0                                       l1180 FF88  
                                     l1172 FF3A                                       l1164 FEEC  
                                     l1156 FE9E                                       l1148 FE00  
                                     l1094 FA08                                       l1086 F9A4  
                                     l1190 FFDE                                       l1182 FF90  
                                     l1174 FF42                                       l1166 FEF4  
                                     l1158 FEA6                                       l1096 FA10  
                                     l1088 F9B6                                       l1184 FFAA  
                                     l1176 FF5C                                       l1168 FF0E  
                                     l1098 FA76                                       l1186 FFBC  
                                     l1178 FF6E                                       l1188 FFD6  
                                     _LATA 000F89                                       _LATB 000F8A  
                                     _LATC 000F8B                                       _LATD 000F8C  
                                     _LATE 000F8D                                       _main FE00  
                                     fsr2h 000FDA                                       indf2 000FDF  
                                     fsr1l 000FE1                                       fsr2l 000FD9  
                 ?_gpio_pin_direction_init 0029                                       prodl 000FF3  
                                     start 0000          __end_of_gpio_pin_direction_status FA7A  
                             ___param_bank 000000                       _gpio_pin_write_logic FB54  
                                    ?_main 0029                                      _PORTA 000F80  
                                    _PORTB 000F81                                      _PORTC 000F82  
                                    _PORTD 000F83                                      _PORTE 000F84  
                                    _TRISA 000F92                                      _TRISB 000F93  
                                    _TRISC 000F94                                      _TRISD 000F95  
                                    _TRISE 000F96                                      _led_1 0028  
                                    _led_2 0027                                      _led_3 0026  
                                    _led_4 0025                                      _led_5 0024  
                                    _led_6 0023                                      _led_7 0022  
                                    _led_8 0020                                      tablat 000FF5  
                                    status 000FD8                            __initialization F900  
                             __end_of_main 0000                      ?_gpio_pin_write_logic 0029  
                 gpio_pin_read_logic@logic 002B                                     ??_main 0034  
                            __activetblptr 000002                              _tris_register 0015  
                  ?_Application_initialize 0029                                     isa$std 000001  
                             __pdataCOMRAM 0001                                     tblptrh 000FF7  
                                   tblptrl 000FF6                                     tblptru 000FF8  
                               __accesstop 0080                    __end_of__initialization F924  
                            ___rparam_used 000001                     ??_gpio_pin_write_logic 002C  
                           __pcstackCOMRAM 0029             __end_of_Application_initialize F9A0  
                                  __Hparam 0000                                    __Lparam 0000  
               ?_gpio_pin_direction_status 0029                        _gpio_pin_read_logic FA7A  
                                  __pcinit F900                                    __ramtop 1000  
                                  __ptext0 FE00                                    __ptext1 FB54  
                                  __ptext2 FA7A                                    __ptext3 F9A0  
                                  __ptext4 F92E                                    __ptext5 FC9E  
                     ?_gpio_pin_read_logic 0029                       end_of_initialization F924  
                            __Lmediumconst 0000          gpio_pin_write_logic@_pin_config_t 0029  
                                  postdec1 000FE5                                    postdec2 000FDD  
                                  postinc0 000FEE                                    postinc2 000FDE  
                    ??_gpio_pin_read_logic 002D                             _button1_status 0034  
                  _gpio_pin_direction_init FC9E                              __pidataCOMRAM F8D8  
                      start_initialization F900                               _lat_register 000B  
             gpio_pin_direction_status@ret 0033                                __pbssCOMRAM 0034  
                ??_gpio_pin_direction_init 002B                ??_gpio_pin_direction_status 002D  
                gpio_pin_write_logic@logic 002B     gpio_pin_direction_status@_pin_config_t 0029  
                 ??_Application_initialize 0032            __end_of_gpio_pin_direction_init FE00  
                _gpio_pin_direction_status F9A0                    gpio_pin_write_logic@ret 0032  
                                copy_data0 F914                     gpio_pin_read_logic@ret 0033  
gpio_pin_direction_status@direction_status 002B                                   __Hrparam 0000  
                                 __Lrparam 0000                __end_of_gpio_pin_read_logic FB54  
                                 _led_l_st 0035                                   _button_t 0021  
                                 isa$xinst 000000       gpio_pin_direction_init@_pin_config_t 0029  
             __end_of_gpio_pin_write_logic FC9E                     _Application_initialize F92E  
               gpio_pin_direction_init@ret 0031           gpio_pin_read_logic@_pin_config_t 0029  
                            _port_register 0001  
