Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat May 18 16:27:47 2019
| Host         : SET165-13C running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file count_down_timer_core_timing_summary_routed.rpt -pb count_down_timer_core_timing_summary_routed.pb -rpx count_down_timer_core_timing_summary_routed.rpx -warn_on_violation
| Design       : count_down_timer_core
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: minute[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: minute[1] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: load_minute_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    195.970        0.000                      0                  177        0.217        0.000                      0                  177        3.000        0.000                       0                    94  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                ------------         ----------      --------------
clk                  {0.000 5.000}        10.000          100.000         
  clk_out1_CLK_5MHz  {0.000 100.000}      200.000         5.000           
  clkfbout_CLK_5MHz  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_CLK_5MHz      195.970        0.000                      0                  144        0.217        0.000                      0                  144       13.360        0.000                       0                    90  
  clkfbout_CLK_5MHz                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_out1_CLK_5MHz  clk_out1_CLK_5MHz      197.060        0.000                      0                   33        0.439        0.000                      0                   33  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_CLK_5MHz
  To Clock:  clk_out1_CLK_5MHz

Setup :            0  Failing Endpoints,  Worst Slack      195.970ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.217ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             195.970ns  (required time - arrival time)
  Source:                 R1/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            R1/count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_CLK_5MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_CLK_5MHz rise@200.000ns - clk_out1_CLK_5MHz rise@0.000ns)
  Data Path Delay:        3.741ns  (logic 2.016ns (53.891%)  route 1.725ns (46.109%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 198.580 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=88, routed)          1.720    -0.820    R1/clk_out1
    SLICE_X1Y86          FDCE                                         r  R1/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDCE (Prop_fdce_C_Q)         0.419    -0.401 r  R1/count_reg[2]/Q
                         net (fo=1, routed)           0.953     0.552    R1/count_reg_n_0_[2]
    SLICE_X0Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.846     1.398 r  R1/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.398    R1/count0_carry_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.512 r  R1/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.512    R1/count0_carry__0_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.846 r  R1/count0_carry__1/O[1]
                         net (fo=1, routed)           0.772     2.618    R1/count0_carry__1_n_6
    SLICE_X1Y86          LUT4 (Prop_lut4_I0_O)        0.303     2.921 r  R1/count[10]_i_1/O
                         net (fo=1, routed)           0.000     2.921    R1/count[10]_i_1_n_0
    SLICE_X1Y86          FDCE                                         r  R1/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_5MHz rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=88, routed)          1.600   198.580    R1/clk_out1
    SLICE_X1Y86          FDCE                                         r  R1/count_reg[10]/C
                         clock pessimism              0.600   199.180    
                         clock uncertainty           -0.318   198.863    
    SLICE_X1Y86          FDCE (Setup_fdce_C_D)        0.029   198.892    R1/count_reg[10]
  -------------------------------------------------------------------
                         required time                        198.892    
                         arrival time                          -2.921    
  -------------------------------------------------------------------
                         slack                                195.970    

Slack (MET) :             195.993ns  (required time - arrival time)
  Source:                 R1/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            R1/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_CLK_5MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_CLK_5MHz rise@200.000ns - clk_out1_CLK_5MHz rise@0.000ns)
  Data Path Delay:        3.741ns  (logic 1.928ns (51.541%)  route 1.813ns (48.459%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 198.581 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=88, routed)          1.720    -0.820    R1/clk_out1
    SLICE_X1Y86          FDCE                                         r  R1/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDCE (Prop_fdce_C_Q)         0.419    -0.401 r  R1/count_reg[2]/Q
                         net (fo=1, routed)           0.953     0.552    R1/count_reg_n_0_[2]
    SLICE_X0Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.846     1.398 r  R1/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.398    R1/count0_carry_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.512 r  R1/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.512    R1/count0_carry__0_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.734 r  R1/count0_carry__1/O[0]
                         net (fo=1, routed)           0.860     2.594    R1/count0_carry__1_n_7
    SLICE_X1Y87          LUT4 (Prop_lut4_I0_O)        0.327     2.921 r  R1/count[9]_i_1/O
                         net (fo=1, routed)           0.000     2.921    R1/count[9]_i_1_n_0
    SLICE_X1Y87          FDCE                                         r  R1/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_5MHz rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=88, routed)          1.601   198.581    R1/clk_out1
    SLICE_X1Y87          FDCE                                         r  R1/count_reg[9]/C
                         clock pessimism              0.575   199.156    
                         clock uncertainty           -0.318   198.839    
    SLICE_X1Y87          FDCE (Setup_fdce_C_D)        0.075   198.914    R1/count_reg[9]
  -------------------------------------------------------------------
                         required time                        198.914    
                         arrival time                          -2.921    
  -------------------------------------------------------------------
                         slack                                195.993    

Slack (MET) :             195.996ns  (required time - arrival time)
  Source:                 R1/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            R1/count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_CLK_5MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_CLK_5MHz rise@200.000ns - clk_out1_CLK_5MHz rise@0.000ns)
  Data Path Delay:        3.694ns  (logic 2.014ns (54.525%)  route 1.680ns (45.475%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 198.581 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=88, routed)          1.720    -0.820    R1/clk_out1
    SLICE_X1Y86          FDCE                                         r  R1/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDCE (Prop_fdce_C_Q)         0.419    -0.401 r  R1/count_reg[2]/Q
                         net (fo=1, routed)           0.953     0.552    R1/count_reg_n_0_[2]
    SLICE_X0Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.846     1.398 r  R1/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.398    R1/count0_carry_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.512 r  R1/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.512    R1/count0_carry__0_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.626 r  R1/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.626    R1/count0_carry__1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.848 r  R1/count0_carry__2/O[0]
                         net (fo=1, routed)           0.727     2.575    R1/count0_carry__2_n_7
    SLICE_X1Y87          LUT4 (Prop_lut4_I0_O)        0.299     2.874 r  R1/count[13]_i_1/O
                         net (fo=1, routed)           0.000     2.874    R1/count[13]_i_1_n_0
    SLICE_X1Y87          FDCE                                         r  R1/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_5MHz rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=88, routed)          1.601   198.581    R1/clk_out1
    SLICE_X1Y87          FDCE                                         r  R1/count_reg[13]/C
                         clock pessimism              0.575   199.156    
                         clock uncertainty           -0.318   198.839    
    SLICE_X1Y87          FDCE (Setup_fdce_C_D)        0.031   198.870    R1/count_reg[13]
  -------------------------------------------------------------------
                         required time                        198.870    
                         arrival time                          -2.874    
  -------------------------------------------------------------------
                         slack                                195.996    

Slack (MET) :             196.029ns  (required time - arrival time)
  Source:                 R1/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            R1/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_CLK_5MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_CLK_5MHz rise@200.000ns - clk_out1_CLK_5MHz rise@0.000ns)
  Data Path Delay:        3.728ns  (logic 1.914ns (51.340%)  route 1.814ns (48.660%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 198.580 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=88, routed)          1.720    -0.820    R1/clk_out1
    SLICE_X1Y86          FDCE                                         r  R1/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDCE (Prop_fdce_C_Q)         0.419    -0.401 r  R1/count_reg[2]/Q
                         net (fo=1, routed)           0.953     0.552    R1/count_reg_n_0_[2]
    SLICE_X0Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.846     1.398 r  R1/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.398    R1/count0_carry_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.711 r  R1/count0_carry__0/O[3]
                         net (fo=1, routed)           0.861     2.572    R1/count0_carry__0_n_4
    SLICE_X1Y86          LUT4 (Prop_lut4_I0_O)        0.336     2.908 r  R1/count[8]_i_1/O
                         net (fo=1, routed)           0.000     2.908    R1/count[8]_i_1_n_0
    SLICE_X1Y86          FDCE                                         r  R1/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_5MHz rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=88, routed)          1.600   198.580    R1/clk_out1
    SLICE_X1Y86          FDCE                                         r  R1/count_reg[8]/C
                         clock pessimism              0.600   199.180    
                         clock uncertainty           -0.318   198.863    
    SLICE_X1Y86          FDCE (Setup_fdce_C_D)        0.075   198.938    R1/count_reg[8]
  -------------------------------------------------------------------
                         required time                        198.938    
                         arrival time                          -2.908    
  -------------------------------------------------------------------
                         slack                                196.029    

Slack (MET) :             196.132ns  (required time - arrival time)
  Source:                 U4/pb_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_1sec_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_CLK_5MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_CLK_5MHz rise@200.000ns - clk_out1_CLK_5MHz rise@0.000ns)
  Data Path Delay:        3.093ns  (logic 0.642ns (20.759%)  route 2.451ns (79.241%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 198.577 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=88, routed)          1.722    -0.818    U4/clk_out1
    SLICE_X6Y89          FDRE                                         r  U4/pb_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDRE (Prop_fdre_C_Q)         0.518    -0.300 r  U4/pb_debounced_reg/Q
                         net (fo=26, routed)          1.362     1.062    U4/load_s
    SLICE_X8Y87          LUT2 (Prop_lut2_I1_O)        0.124     1.186 r  U4/count_1sec[0]_i_1/O
                         net (fo=23, routed)          1.089     2.275    U4_n_3
    SLICE_X7Y84          FDRE                                         r  count_1sec_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_5MHz rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=88, routed)          1.597   198.577    CLK_5MHz
    SLICE_X7Y84          FDRE                                         r  count_1sec_reg[0]/C
                         clock pessimism              0.576   199.153    
                         clock uncertainty           -0.318   198.836    
    SLICE_X7Y84          FDRE (Setup_fdre_C_R)       -0.429   198.407    count_1sec_reg[0]
  -------------------------------------------------------------------
                         required time                        198.407    
                         arrival time                          -2.275    
  -------------------------------------------------------------------
                         slack                                196.132    

Slack (MET) :             196.132ns  (required time - arrival time)
  Source:                 U4/pb_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_1sec_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_CLK_5MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_CLK_5MHz rise@200.000ns - clk_out1_CLK_5MHz rise@0.000ns)
  Data Path Delay:        3.093ns  (logic 0.642ns (20.759%)  route 2.451ns (79.241%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 198.577 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=88, routed)          1.722    -0.818    U4/clk_out1
    SLICE_X6Y89          FDRE                                         r  U4/pb_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDRE (Prop_fdre_C_Q)         0.518    -0.300 r  U4/pb_debounced_reg/Q
                         net (fo=26, routed)          1.362     1.062    U4/load_s
    SLICE_X8Y87          LUT2 (Prop_lut2_I1_O)        0.124     1.186 r  U4/count_1sec[0]_i_1/O
                         net (fo=23, routed)          1.089     2.275    U4_n_3
    SLICE_X7Y84          FDRE                                         r  count_1sec_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_5MHz rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=88, routed)          1.597   198.577    CLK_5MHz
    SLICE_X7Y84          FDRE                                         r  count_1sec_reg[1]/C
                         clock pessimism              0.576   199.153    
                         clock uncertainty           -0.318   198.836    
    SLICE_X7Y84          FDRE (Setup_fdre_C_R)       -0.429   198.407    count_1sec_reg[1]
  -------------------------------------------------------------------
                         required time                        198.407    
                         arrival time                          -2.275    
  -------------------------------------------------------------------
                         slack                                196.132    

Slack (MET) :             196.132ns  (required time - arrival time)
  Source:                 U4/pb_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_1sec_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_CLK_5MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_CLK_5MHz rise@200.000ns - clk_out1_CLK_5MHz rise@0.000ns)
  Data Path Delay:        3.093ns  (logic 0.642ns (20.759%)  route 2.451ns (79.241%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 198.577 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=88, routed)          1.722    -0.818    U4/clk_out1
    SLICE_X6Y89          FDRE                                         r  U4/pb_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDRE (Prop_fdre_C_Q)         0.518    -0.300 r  U4/pb_debounced_reg/Q
                         net (fo=26, routed)          1.362     1.062    U4/load_s
    SLICE_X8Y87          LUT2 (Prop_lut2_I1_O)        0.124     1.186 r  U4/count_1sec[0]_i_1/O
                         net (fo=23, routed)          1.089     2.275    U4_n_3
    SLICE_X7Y84          FDRE                                         r  count_1sec_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_5MHz rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=88, routed)          1.597   198.577    CLK_5MHz
    SLICE_X7Y84          FDRE                                         r  count_1sec_reg[2]/C
                         clock pessimism              0.576   199.153    
                         clock uncertainty           -0.318   198.836    
    SLICE_X7Y84          FDRE (Setup_fdre_C_R)       -0.429   198.407    count_1sec_reg[2]
  -------------------------------------------------------------------
                         required time                        198.407    
                         arrival time                          -2.275    
  -------------------------------------------------------------------
                         slack                                196.132    

Slack (MET) :             196.132ns  (required time - arrival time)
  Source:                 U4/pb_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_1sec_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_CLK_5MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_CLK_5MHz rise@200.000ns - clk_out1_CLK_5MHz rise@0.000ns)
  Data Path Delay:        3.093ns  (logic 0.642ns (20.759%)  route 2.451ns (79.241%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 198.577 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=88, routed)          1.722    -0.818    U4/clk_out1
    SLICE_X6Y89          FDRE                                         r  U4/pb_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDRE (Prop_fdre_C_Q)         0.518    -0.300 r  U4/pb_debounced_reg/Q
                         net (fo=26, routed)          1.362     1.062    U4/load_s
    SLICE_X8Y87          LUT2 (Prop_lut2_I1_O)        0.124     1.186 r  U4/count_1sec[0]_i_1/O
                         net (fo=23, routed)          1.089     2.275    U4_n_3
    SLICE_X7Y84          FDRE                                         r  count_1sec_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_5MHz rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=88, routed)          1.597   198.577    CLK_5MHz
    SLICE_X7Y84          FDRE                                         r  count_1sec_reg[3]/C
                         clock pessimism              0.576   199.153    
                         clock uncertainty           -0.318   198.836    
    SLICE_X7Y84          FDRE (Setup_fdre_C_R)       -0.429   198.407    count_1sec_reg[3]
  -------------------------------------------------------------------
                         required time                        198.407    
                         arrival time                          -2.275    
  -------------------------------------------------------------------
                         slack                                196.132    

Slack (MET) :             196.182ns  (required time - arrival time)
  Source:                 U4/pb_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_1sec_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_CLK_5MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_CLK_5MHz rise@200.000ns - clk_out1_CLK_5MHz rise@0.000ns)
  Data Path Delay:        3.044ns  (logic 0.642ns (21.094%)  route 2.402ns (78.906%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 198.578 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=88, routed)          1.722    -0.818    U4/clk_out1
    SLICE_X6Y89          FDRE                                         r  U4/pb_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDRE (Prop_fdre_C_Q)         0.518    -0.300 r  U4/pb_debounced_reg/Q
                         net (fo=26, routed)          1.362     1.062    U4/load_s
    SLICE_X8Y87          LUT2 (Prop_lut2_I1_O)        0.124     1.186 r  U4/count_1sec[0]_i_1/O
                         net (fo=23, routed)          1.040     2.226    U4_n_3
    SLICE_X7Y85          FDRE                                         r  count_1sec_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_5MHz rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=88, routed)          1.598   198.578    CLK_5MHz
    SLICE_X7Y85          FDRE                                         r  count_1sec_reg[4]/C
                         clock pessimism              0.576   199.154    
                         clock uncertainty           -0.318   198.837    
    SLICE_X7Y85          FDRE (Setup_fdre_C_R)       -0.429   198.408    count_1sec_reg[4]
  -------------------------------------------------------------------
                         required time                        198.408    
                         arrival time                          -2.226    
  -------------------------------------------------------------------
                         slack                                196.182    

Slack (MET) :             196.182ns  (required time - arrival time)
  Source:                 U4/pb_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_1sec_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_CLK_5MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_CLK_5MHz rise@200.000ns - clk_out1_CLK_5MHz rise@0.000ns)
  Data Path Delay:        3.044ns  (logic 0.642ns (21.094%)  route 2.402ns (78.906%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 198.578 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=88, routed)          1.722    -0.818    U4/clk_out1
    SLICE_X6Y89          FDRE                                         r  U4/pb_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDRE (Prop_fdre_C_Q)         0.518    -0.300 r  U4/pb_debounced_reg/Q
                         net (fo=26, routed)          1.362     1.062    U4/load_s
    SLICE_X8Y87          LUT2 (Prop_lut2_I1_O)        0.124     1.186 r  U4/count_1sec[0]_i_1/O
                         net (fo=23, routed)          1.040     2.226    U4_n_3
    SLICE_X7Y85          FDRE                                         r  count_1sec_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_5MHz rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=88, routed)          1.598   198.578    CLK_5MHz
    SLICE_X7Y85          FDRE                                         r  count_1sec_reg[5]/C
                         clock pessimism              0.576   199.154    
                         clock uncertainty           -0.318   198.837    
    SLICE_X7Y85          FDRE (Setup_fdre_C_R)       -0.429   198.408    count_1sec_reg[5]
  -------------------------------------------------------------------
                         required time                        198.408    
                         arrival time                          -2.226    
  -------------------------------------------------------------------
                         slack                                196.182    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            enable_second_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_CLK_5MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLK_5MHz rise@0.000ns - clk_out1_CLK_5MHz rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.209ns (59.121%)  route 0.145ns (40.879%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=88, routed)          0.599    -0.565    CLK_5MHz
    SLICE_X6Y86          FDRE                                         r  FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  FSM_onehot_state_reg[3]/Q
                         net (fo=4, routed)           0.145    -0.257    FSM_onehot_state_reg_n_0_[3]
    SLICE_X6Y87          LUT3 (Prop_lut3_I1_O)        0.045    -0.212 r  enable_second_i_1/O
                         net (fo=1, routed)           0.000    -0.212    enable_second
    SLICE_X6Y87          FDRE                                         r  enable_second_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=88, routed)          0.870    -0.803    CLK_5MHz
    SLICE_X6Y87          FDRE                                         r  enable_second_reg/C
                         clock pessimism              0.254    -0.549    
    SLICE_X6Y87          FDRE (Hold_fdre_C_D)         0.121    -0.428    enable_second_reg
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 DC2/count_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            DC2/count_reg[0]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_CLK_5MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLK_5MHz rise@0.000ns - clk_out1_CLK_5MHz rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.209ns (54.892%)  route 0.172ns (45.108%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=88, routed)          0.602    -0.562    DC2/clk_out1
    SLICE_X2Y88          FDCE                                         r  DC2/count_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDCE (Prop_fdce_C_Q)         0.164    -0.398 f  DC2/count_reg[0]_C/Q
                         net (fo=6, routed)           0.172    -0.227    DC2/count_reg[0]_C_n_0
    SLICE_X6Y88          LUT3 (Prop_lut3_I0_O)        0.045    -0.182 r  DC2/count[0]_P_i_1/O
                         net (fo=1, routed)           0.000    -0.182    DC2/count[0]_P_i_1_n_0
    SLICE_X6Y88          FDPE                                         r  DC2/count_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=88, routed)          0.872    -0.801    DC2/clk_out1
    SLICE_X6Y88          FDPE                                         r  DC2/count_reg[0]_P/C
                         clock pessimism              0.275    -0.526    
    SLICE_X6Y88          FDPE (Hold_fdpe_C_D)         0.120    -0.406    DC2/count_reg[0]_P
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 count_1sec_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_CLK_5MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLK_5MHz rise@0.000ns - clk_out1_CLK_5MHz rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.231ns (60.309%)  route 0.152ns (39.691%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=88, routed)          0.599    -0.565    CLK_5MHz
    SLICE_X7Y86          FDRE                                         r  count_1sec_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  count_1sec_reg[9]/Q
                         net (fo=2, routed)           0.063    -0.361    count_1sec_reg[9]
    SLICE_X6Y86          LUT6 (Prop_lut6_I5_O)        0.045    -0.316 r  cnt_done_i_4/O
                         net (fo=1, routed)           0.089    -0.227    cnt_done_i_4_n_0
    SLICE_X6Y86          LUT4 (Prop_lut4_I2_O)        0.045    -0.182 r  cnt_done_i_1/O
                         net (fo=1, routed)           0.000    -0.182    cnt_done_i_1_n_0
    SLICE_X6Y86          FDRE                                         r  cnt_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=88, routed)          0.869    -0.804    CLK_5MHz
    SLICE_X6Y86          FDRE                                         r  cnt_done_reg/C
                         clock pessimism              0.252    -0.552    
    SLICE_X6Y86          FDRE (Hold_fdre_C_D)         0.121    -0.431    cnt_done_reg
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 R1/count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            R1/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_CLK_5MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLK_5MHz rise@0.000ns - clk_out1_CLK_5MHz rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.192ns (51.532%)  route 0.181ns (48.468%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=88, routed)          0.600    -0.564    R1/clk_out1
    SLICE_X1Y86          FDCE                                         r  R1/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDCE (Prop_fdce_C_Q)         0.141    -0.423 f  R1/count_reg[14]/Q
                         net (fo=18, routed)          0.181    -0.243    R1/p_0_in__0[2]
    SLICE_X1Y85          LUT4 (Prop_lut4_I2_O)        0.051    -0.192 r  R1/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    R1/count[5]_i_1_n_0
    SLICE_X1Y85          FDCE                                         r  R1/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=88, routed)          0.872    -0.801    R1/clk_out1
    SLICE_X1Y85          FDCE                                         r  R1/count_reg[5]/C
                         clock pessimism              0.252    -0.549    
    SLICE_X1Y85          FDCE (Hold_fdce_C_D)         0.107    -0.442    R1/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 U4/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U4/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_CLK_5MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLK_5MHz rise@0.000ns - clk_out1_CLK_5MHz rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.146%)  route 0.175ns (45.854%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=88, routed)          0.601    -0.563    U4/clk_out1
    SLICE_X6Y89          FDRE                                         r  U4/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDRE (Prop_fdre_C_Q)         0.164    -0.399 r  U4/FSM_sequential_state_reg[0]/Q
                         net (fo=5, routed)           0.175    -0.224    U4/state[0]
    SLICE_X6Y89          LUT5 (Prop_lut5_I1_O)        0.043    -0.181 r  U4/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.181    U4/FSM_sequential_state[1]_i_1_n_0
    SLICE_X6Y89          FDRE                                         r  U4/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=88, routed)          0.872    -0.801    U4/clk_out1
    SLICE_X6Y89          FDRE                                         r  U4/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.238    -0.563    
    SLICE_X6Y89          FDRE (Hold_fdre_C_D)         0.131    -0.432    U4/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U4/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U4/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_CLK_5MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLK_5MHz rise@0.000ns - clk_out1_CLK_5MHz rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=88, routed)          0.602    -0.562    U4/clk_out1
    SLICE_X7Y92          FDRE                                         r  U4/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  U4/counter_reg[11]/Q
                         net (fo=1, routed)           0.108    -0.313    U4/counter_reg_n_0_[11]
    SLICE_X7Y92          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.205 r  U4/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.205    U4/counter_reg[8]_i_1_n_4
    SLICE_X7Y92          FDRE                                         r  U4/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=88, routed)          0.873    -0.800    U4/clk_out1
    SLICE_X7Y92          FDRE                                         r  U4/counter_reg[11]/C
                         clock pessimism              0.238    -0.562    
    SLICE_X7Y92          FDRE (Hold_fdre_C_D)         0.105    -0.457    U4/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U4/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U4/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_CLK_5MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLK_5MHz rise@0.000ns - clk_out1_CLK_5MHz rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=88, routed)          0.603    -0.561    U4/clk_out1
    SLICE_X7Y93          FDRE                                         r  U4/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  U4/counter_reg[15]/Q
                         net (fo=1, routed)           0.108    -0.312    U4/counter_reg_n_0_[15]
    SLICE_X7Y93          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.204 r  U4/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.204    U4/counter_reg[12]_i_1_n_4
    SLICE_X7Y93          FDRE                                         r  U4/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=88, routed)          0.874    -0.799    U4/clk_out1
    SLICE_X7Y93          FDRE                                         r  U4/counter_reg[15]/C
                         clock pessimism              0.238    -0.561    
    SLICE_X7Y93          FDRE (Hold_fdre_C_D)         0.105    -0.456    U4/counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U4/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U4/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_CLK_5MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLK_5MHz rise@0.000ns - clk_out1_CLK_5MHz rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=88, routed)          0.602    -0.562    U4/clk_out1
    SLICE_X7Y90          FDRE                                         r  U4/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  U4/counter_reg[3]/Q
                         net (fo=1, routed)           0.108    -0.313    U4/counter_reg_n_0_[3]
    SLICE_X7Y90          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.205 r  U4/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.205    U4/counter_reg[0]_i_1_n_4
    SLICE_X7Y90          FDRE                                         r  U4/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=88, routed)          0.873    -0.800    U4/clk_out1
    SLICE_X7Y90          FDRE                                         r  U4/counter_reg[3]/C
                         clock pessimism              0.238    -0.562    
    SLICE_X7Y90          FDRE (Hold_fdre_C_D)         0.105    -0.457    U4/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U4/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U4/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_CLK_5MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLK_5MHz rise@0.000ns - clk_out1_CLK_5MHz rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=88, routed)          0.602    -0.562    U4/clk_out1
    SLICE_X7Y91          FDRE                                         r  U4/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  U4/counter_reg[7]/Q
                         net (fo=1, routed)           0.108    -0.313    U4/counter_reg_n_0_[7]
    SLICE_X7Y91          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.205 r  U4/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.205    U4/counter_reg[4]_i_1_n_4
    SLICE_X7Y91          FDRE                                         r  U4/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=88, routed)          0.873    -0.800    U4/clk_out1
    SLICE_X7Y91          FDRE                                         r  U4/counter_reg[7]/C
                         clock pessimism              0.238    -0.562    
    SLICE_X7Y91          FDRE (Hold_fdre_C_D)         0.105    -0.457    U4/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 DC2/count_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            DC2/count_reg[1]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_CLK_5MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLK_5MHz rise@0.000ns - clk_out1_CLK_5MHz rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.326%)  route 0.176ns (48.674%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=88, routed)          0.600    -0.564    DC2/clk_out1
    SLICE_X5Y87          FDCE                                         r  DC2/count_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  DC2/count_reg[1]_C/Q
                         net (fo=5, routed)           0.176    -0.247    DC2/count_reg[1]_C_n_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I2_O)        0.045    -0.202 r  DC2/count[1]_P_i_2/O
                         net (fo=1, routed)           0.000    -0.202    DC2/count[1]_P_i_2_n_0
    SLICE_X5Y88          FDPE                                         r  DC2/count_reg[1]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=88, routed)          0.872    -0.801    DC2/clk_out1
    SLICE_X5Y88          FDPE                                         r  DC2/count_reg[1]_P/C
                         clock pessimism              0.254    -0.547    
    SLICE_X5Y88          FDPE (Hold_fdpe_C_D)         0.091    -0.456    DC2/count_reg[1]_P
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_CLK_5MHz
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { U1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   U1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X4Y88      DC1/count_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X4Y88      DC1/count_reg[1]/C
Min Period        n/a     FDPE/C              n/a            1.000         200.000     199.000    SLICE_X4Y87      DC1/count_reg[2]/C
Min Period        n/a     FDPE/C              n/a            1.000         200.000     199.000    SLICE_X4Y87      DC1/count_reg[3]/C
Min Period        n/a     FDPE/C              n/a            1.000         200.000     199.000    SLICE_X4Y87      DC1/count_reg[4]/C
Min Period        n/a     FDPE/C              n/a            1.000         200.000     199.000    SLICE_X4Y88      DC1/count_reg[5]/C
Min Period        n/a     FDPE/C              n/a            1.000         200.000     199.000    SLICE_X6Y88      DC2/count_reg[0]_P/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X5Y87      DC2/count_reg[1]_C/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y88      DC1/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y88      DC1/count_reg[1]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X4Y88      DC1/count_reg[5]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X6Y88      DC2/count_reg[0]_P/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X5Y88      DC2/count_reg[1]_P/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X0Y86      R1/an_reg[2]_lopt_replica/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y85      R1/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y86      R1/count_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y86      R1/count_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y86      R1/count_reg[12]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X4Y87      DC1/count_reg[2]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X4Y87      DC1/count_reg[3]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X4Y87      DC1/count_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X5Y87      DC2/count_reg[1]_C/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X6Y87      FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y93      U4/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y93      U4/counter_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y93      U4/counter_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y94      U4/counter_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y84      count_1sec_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_CLK_5MHz
  To Clock:  clkfbout_CLK_5MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_CLK_5MHz
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { U1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   U1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_CLK_5MHz
  To Clock:  clk_out1_CLK_5MHz

Setup :            0  Failing Endpoints,  Worst Slack      197.060ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.439ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             197.060ns  (required time - arrival time)
  Source:                 U4/pb_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            R1/an_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_CLK_5MHz rise@200.000ns - clk_out1_CLK_5MHz rise@0.000ns)
  Data Path Delay:        2.219ns  (logic 0.518ns (23.347%)  route 1.701ns (76.653%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 198.580 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=88, routed)          1.722    -0.818    U4/clk_out1
    SLICE_X6Y89          FDRE                                         r  U4/pb_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDRE (Prop_fdre_C_Q)         0.518    -0.300 f  U4/pb_debounced_reg/Q
                         net (fo=26, routed)          1.701     1.401    R1/load_s
    SLICE_X2Y85          FDPE                                         f  R1/an_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_5MHz rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=88, routed)          1.600   198.580    R1/clk_out1
    SLICE_X2Y85          FDPE                                         r  R1/an_reg[1]/C
                         clock pessimism              0.559   199.139    
                         clock uncertainty           -0.318   198.822    
    SLICE_X2Y85          FDPE (Recov_fdpe_C_PRE)     -0.361   198.461    R1/an_reg[1]
  -------------------------------------------------------------------
                         required time                        198.461    
                         arrival time                          -1.401    
  -------------------------------------------------------------------
                         slack                                197.060    

Slack (MET) :             197.122ns  (required time - arrival time)
  Source:                 load_minute_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            DC2/count_reg[0]_P/PRE
                            (recovery check against rising-edge clock clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_CLK_5MHz rise@200.000ns - clk_out1_CLK_5MHz rise@0.000ns)
  Data Path Delay:        2.236ns  (logic 0.642ns (28.706%)  route 1.594ns (71.294%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 198.580 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=88, routed)          1.642    -0.898    CLK_5MHz
    SLICE_X8Y87          FDRE                                         r  load_minute_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDRE (Prop_fdre_C_Q)         0.518    -0.380 f  load_minute_reg/Q
                         net (fo=4, routed)           0.883     0.503    DC2/count_reg[1]_P_0
    SLICE_X8Y87          LUT2 (Prop_lut2_I0_O)        0.124     0.627 f  DC2/count_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.712     1.339    DC2/count_reg[0]_LDC_i_1_n_0
    SLICE_X6Y88          FDPE                                         f  DC2/count_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_5MHz rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=88, routed)          1.600   198.580    DC2/clk_out1
    SLICE_X6Y88          FDPE                                         r  DC2/count_reg[0]_P/C
                         clock pessimism              0.559   199.139    
                         clock uncertainty           -0.318   198.822    
    SLICE_X6Y88          FDPE (Recov_fdpe_C_PRE)     -0.361   198.461    DC2/count_reg[0]_P
  -------------------------------------------------------------------
                         required time                        198.461    
                         arrival time                          -1.339    
  -------------------------------------------------------------------
                         slack                                197.122    

Slack (MET) :             197.134ns  (required time - arrival time)
  Source:                 load_minute_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            DC2/count_reg[0]_C/CLR
                            (recovery check against rising-edge clock clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_CLK_5MHz rise@200.000ns - clk_out1_CLK_5MHz rise@0.000ns)
  Data Path Delay:        2.268ns  (logic 0.642ns (28.309%)  route 1.626ns (71.691%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 198.582 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=88, routed)          1.642    -0.898    CLK_5MHz
    SLICE_X8Y87          FDRE                                         r  load_minute_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDRE (Prop_fdre_C_Q)         0.518    -0.380 f  load_minute_reg/Q
                         net (fo=4, routed)           0.902     0.522    DC2/count_reg[1]_P_0
    SLICE_X8Y87          LUT2 (Prop_lut2_I0_O)        0.124     0.646 f  DC2/count_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.724     1.370    DC2/count_reg[0]_LDC_i_2_n_0
    SLICE_X2Y88          FDCE                                         f  DC2/count_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_5MHz rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=88, routed)          1.602   198.582    DC2/clk_out1
    SLICE_X2Y88          FDCE                                         r  DC2/count_reg[0]_C/C
                         clock pessimism              0.559   199.141    
                         clock uncertainty           -0.318   198.824    
    SLICE_X2Y88          FDCE (Recov_fdce_C_CLR)     -0.319   198.505    DC2/count_reg[0]_C
  -------------------------------------------------------------------
                         required time                        198.505    
                         arrival time                          -1.370    
  -------------------------------------------------------------------
                         slack                                197.134    

Slack (MET) :             197.298ns  (required time - arrival time)
  Source:                 U4/pb_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            R1/count_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_CLK_5MHz rise@200.000ns - clk_out1_CLK_5MHz rise@0.000ns)
  Data Path Delay:        1.937ns  (logic 0.518ns (26.741%)  route 1.419ns (73.259%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 198.581 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=88, routed)          1.722    -0.818    U4/clk_out1
    SLICE_X6Y89          FDRE                                         r  U4/pb_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDRE (Prop_fdre_C_Q)         0.518    -0.300 f  U4/pb_debounced_reg/Q
                         net (fo=26, routed)          1.419     1.119    R1/load_s
    SLICE_X1Y87          FDCE                                         f  R1/count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_5MHz rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=88, routed)          1.601   198.581    R1/clk_out1
    SLICE_X1Y87          FDCE                                         r  R1/count_reg[13]/C
                         clock pessimism              0.559   199.140    
                         clock uncertainty           -0.318   198.823    
    SLICE_X1Y87          FDCE (Recov_fdce_C_CLR)     -0.405   198.418    R1/count_reg[13]
  -------------------------------------------------------------------
                         required time                        198.418    
                         arrival time                          -1.119    
  -------------------------------------------------------------------
                         slack                                197.298    

Slack (MET) :             197.298ns  (required time - arrival time)
  Source:                 U4/pb_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            R1/count_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_CLK_5MHz rise@200.000ns - clk_out1_CLK_5MHz rise@0.000ns)
  Data Path Delay:        1.937ns  (logic 0.518ns (26.741%)  route 1.419ns (73.259%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 198.581 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=88, routed)          1.722    -0.818    U4/clk_out1
    SLICE_X6Y89          FDRE                                         r  U4/pb_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDRE (Prop_fdre_C_Q)         0.518    -0.300 f  U4/pb_debounced_reg/Q
                         net (fo=26, routed)          1.419     1.119    R1/load_s
    SLICE_X1Y87          FDCE                                         f  R1/count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_5MHz rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=88, routed)          1.601   198.581    R1/clk_out1
    SLICE_X1Y87          FDCE                                         r  R1/count_reg[9]/C
                         clock pessimism              0.559   199.140    
                         clock uncertainty           -0.318   198.823    
    SLICE_X1Y87          FDCE (Recov_fdce_C_CLR)     -0.405   198.418    R1/count_reg[9]
  -------------------------------------------------------------------
                         required time                        198.418    
                         arrival time                          -1.119    
  -------------------------------------------------------------------
                         slack                                197.298    

Slack (MET) :             197.302ns  (required time - arrival time)
  Source:                 U4/pb_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            R1/count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_CLK_5MHz rise@200.000ns - clk_out1_CLK_5MHz rise@0.000ns)
  Data Path Delay:        1.932ns  (logic 0.518ns (26.808%)  route 1.414ns (73.192%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 198.580 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=88, routed)          1.722    -0.818    U4/clk_out1
    SLICE_X6Y89          FDRE                                         r  U4/pb_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDRE (Prop_fdre_C_Q)         0.518    -0.300 f  U4/pb_debounced_reg/Q
                         net (fo=26, routed)          1.414     1.115    R1/load_s
    SLICE_X1Y85          FDCE                                         f  R1/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_5MHz rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=88, routed)          1.600   198.580    R1/clk_out1
    SLICE_X1Y85          FDCE                                         r  R1/count_reg[0]/C
                         clock pessimism              0.559   199.139    
                         clock uncertainty           -0.318   198.822    
    SLICE_X1Y85          FDCE (Recov_fdce_C_CLR)     -0.405   198.417    R1/count_reg[0]
  -------------------------------------------------------------------
                         required time                        198.417    
                         arrival time                          -1.115    
  -------------------------------------------------------------------
                         slack                                197.302    

Slack (MET) :             197.302ns  (required time - arrival time)
  Source:                 U4/pb_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            R1/count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_CLK_5MHz rise@200.000ns - clk_out1_CLK_5MHz rise@0.000ns)
  Data Path Delay:        1.932ns  (logic 0.518ns (26.808%)  route 1.414ns (73.192%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 198.580 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=88, routed)          1.722    -0.818    U4/clk_out1
    SLICE_X6Y89          FDRE                                         r  U4/pb_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDRE (Prop_fdre_C_Q)         0.518    -0.300 f  U4/pb_debounced_reg/Q
                         net (fo=26, routed)          1.414     1.115    R1/load_s
    SLICE_X1Y85          FDCE                                         f  R1/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_5MHz rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=88, routed)          1.600   198.580    R1/clk_out1
    SLICE_X1Y85          FDCE                                         r  R1/count_reg[1]/C
                         clock pessimism              0.559   199.139    
                         clock uncertainty           -0.318   198.822    
    SLICE_X1Y85          FDCE (Recov_fdce_C_CLR)     -0.405   198.417    R1/count_reg[1]
  -------------------------------------------------------------------
                         required time                        198.417    
                         arrival time                          -1.115    
  -------------------------------------------------------------------
                         slack                                197.302    

Slack (MET) :             197.302ns  (required time - arrival time)
  Source:                 U4/pb_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            R1/count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_CLK_5MHz rise@200.000ns - clk_out1_CLK_5MHz rise@0.000ns)
  Data Path Delay:        1.932ns  (logic 0.518ns (26.808%)  route 1.414ns (73.192%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 198.580 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=88, routed)          1.722    -0.818    U4/clk_out1
    SLICE_X6Y89          FDRE                                         r  U4/pb_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDRE (Prop_fdre_C_Q)         0.518    -0.300 f  U4/pb_debounced_reg/Q
                         net (fo=26, routed)          1.414     1.115    R1/load_s
    SLICE_X1Y85          FDCE                                         f  R1/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_5MHz rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=88, routed)          1.600   198.580    R1/clk_out1
    SLICE_X1Y85          FDCE                                         r  R1/count_reg[3]/C
                         clock pessimism              0.559   199.139    
                         clock uncertainty           -0.318   198.822    
    SLICE_X1Y85          FDCE (Recov_fdce_C_CLR)     -0.405   198.417    R1/count_reg[3]
  -------------------------------------------------------------------
                         required time                        198.417    
                         arrival time                          -1.115    
  -------------------------------------------------------------------
                         slack                                197.302    

Slack (MET) :             197.302ns  (required time - arrival time)
  Source:                 U4/pb_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            R1/count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_CLK_5MHz rise@200.000ns - clk_out1_CLK_5MHz rise@0.000ns)
  Data Path Delay:        1.932ns  (logic 0.518ns (26.808%)  route 1.414ns (73.192%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 198.580 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=88, routed)          1.722    -0.818    U4/clk_out1
    SLICE_X6Y89          FDRE                                         r  U4/pb_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDRE (Prop_fdre_C_Q)         0.518    -0.300 f  U4/pb_debounced_reg/Q
                         net (fo=26, routed)          1.414     1.115    R1/load_s
    SLICE_X1Y85          FDCE                                         f  R1/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_5MHz rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=88, routed)          1.600   198.580    R1/clk_out1
    SLICE_X1Y85          FDCE                                         r  R1/count_reg[4]/C
                         clock pessimism              0.559   199.139    
                         clock uncertainty           -0.318   198.822    
    SLICE_X1Y85          FDCE (Recov_fdce_C_CLR)     -0.405   198.417    R1/count_reg[4]
  -------------------------------------------------------------------
                         required time                        198.417    
                         arrival time                          -1.115    
  -------------------------------------------------------------------
                         slack                                197.302    

Slack (MET) :             197.302ns  (required time - arrival time)
  Source:                 U4/pb_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            R1/count_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_CLK_5MHz rise@200.000ns - clk_out1_CLK_5MHz rise@0.000ns)
  Data Path Delay:        1.932ns  (logic 0.518ns (26.808%)  route 1.414ns (73.192%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 198.580 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=88, routed)          1.722    -0.818    U4/clk_out1
    SLICE_X6Y89          FDRE                                         r  U4/pb_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDRE (Prop_fdre_C_Q)         0.518    -0.300 f  U4/pb_debounced_reg/Q
                         net (fo=26, routed)          1.414     1.115    R1/load_s
    SLICE_X1Y85          FDCE                                         f  R1/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_5MHz rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=88, routed)          1.600   198.580    R1/clk_out1
    SLICE_X1Y85          FDCE                                         r  R1/count_reg[5]/C
                         clock pessimism              0.559   199.139    
                         clock uncertainty           -0.318   198.822    
    SLICE_X1Y85          FDCE (Recov_fdce_C_CLR)     -0.405   198.417    R1/count_reg[5]
  -------------------------------------------------------------------
                         required time                        198.417    
                         arrival time                          -1.115    
  -------------------------------------------------------------------
                         slack                                197.302    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 U4/pb_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            R1/an_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLK_5MHz rise@0.000ns - clk_out1_CLK_5MHz rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.164ns (40.428%)  route 0.242ns (59.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=88, routed)          0.601    -0.563    U4/clk_out1
    SLICE_X6Y89          FDRE                                         r  U4/pb_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDRE (Prop_fdre_C_Q)         0.164    -0.399 f  U4/pb_debounced_reg/Q
                         net (fo=26, routed)          0.242    -0.158    R1/load_s
    SLICE_X2Y87          FDPE                                         f  R1/an_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=88, routed)          0.873    -0.800    R1/clk_out1
    SLICE_X2Y87          FDPE                                         r  R1/an_reg[0]/C
                         clock pessimism              0.275    -0.525    
    SLICE_X2Y87          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.596    R1/an_reg[0]
  -------------------------------------------------------------------
                         required time                          0.596    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 U4/pb_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            R1/an_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLK_5MHz rise@0.000ns - clk_out1_CLK_5MHz rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.164ns (40.428%)  route 0.242ns (59.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=88, routed)          0.601    -0.563    U4/clk_out1
    SLICE_X6Y89          FDRE                                         r  U4/pb_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDRE (Prop_fdre_C_Q)         0.164    -0.399 f  U4/pb_debounced_reg/Q
                         net (fo=26, routed)          0.242    -0.158    R1/load_s
    SLICE_X2Y87          FDPE                                         f  R1/an_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=88, routed)          0.873    -0.800    R1/clk_out1
    SLICE_X2Y87          FDPE                                         r  R1/an_reg[2]/C
                         clock pessimism              0.275    -0.525    
    SLICE_X2Y87          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.596    R1/an_reg[2]
  -------------------------------------------------------------------
                         required time                          0.596    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 U4/pb_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            R1/an_reg[3]/PRE
                            (removal check against rising-edge clock clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLK_5MHz rise@0.000ns - clk_out1_CLK_5MHz rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.164ns (40.428%)  route 0.242ns (59.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=88, routed)          0.601    -0.563    U4/clk_out1
    SLICE_X6Y89          FDRE                                         r  U4/pb_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDRE (Prop_fdre_C_Q)         0.164    -0.399 f  U4/pb_debounced_reg/Q
                         net (fo=26, routed)          0.242    -0.158    R1/load_s
    SLICE_X2Y87          FDPE                                         f  R1/an_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=88, routed)          0.873    -0.800    R1/clk_out1
    SLICE_X2Y87          FDPE                                         r  R1/an_reg[3]/C
                         clock pessimism              0.275    -0.525    
    SLICE_X2Y87          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.596    R1/an_reg[3]
  -------------------------------------------------------------------
                         required time                          0.596    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 load_second_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            DC1/count_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLK_5MHz rise@0.000ns - clk_out1_CLK_5MHz rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.164ns (39.622%)  route 0.250ns (60.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=88, routed)          0.600    -0.564    CLK_5MHz
    SLICE_X6Y87          FDRE                                         r  load_second_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y87          FDRE (Prop_fdre_C_Q)         0.164    -0.400 f  load_second_reg/Q
                         net (fo=6, routed)           0.250    -0.150    DC1/count_reg[5]_0
    SLICE_X4Y87          FDPE                                         f  DC1/count_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=88, routed)          0.870    -0.803    DC1/clk_out1
    SLICE_X4Y87          FDPE                                         r  DC1/count_reg[2]/C
                         clock pessimism              0.254    -0.549    
    SLICE_X4Y87          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.644    DC1/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.644    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 load_second_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            DC1/count_reg[3]/PRE
                            (removal check against rising-edge clock clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLK_5MHz rise@0.000ns - clk_out1_CLK_5MHz rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.164ns (39.622%)  route 0.250ns (60.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=88, routed)          0.600    -0.564    CLK_5MHz
    SLICE_X6Y87          FDRE                                         r  load_second_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y87          FDRE (Prop_fdre_C_Q)         0.164    -0.400 f  load_second_reg/Q
                         net (fo=6, routed)           0.250    -0.150    DC1/count_reg[5]_0
    SLICE_X4Y87          FDPE                                         f  DC1/count_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=88, routed)          0.870    -0.803    DC1/clk_out1
    SLICE_X4Y87          FDPE                                         r  DC1/count_reg[3]/C
                         clock pessimism              0.254    -0.549    
    SLICE_X4Y87          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.644    DC1/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.644    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 load_second_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            DC1/count_reg[4]/PRE
                            (removal check against rising-edge clock clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLK_5MHz rise@0.000ns - clk_out1_CLK_5MHz rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.164ns (39.622%)  route 0.250ns (60.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=88, routed)          0.600    -0.564    CLK_5MHz
    SLICE_X6Y87          FDRE                                         r  load_second_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y87          FDRE (Prop_fdre_C_Q)         0.164    -0.400 f  load_second_reg/Q
                         net (fo=6, routed)           0.250    -0.150    DC1/count_reg[5]_0
    SLICE_X4Y87          FDPE                                         f  DC1/count_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=88, routed)          0.870    -0.803    DC1/clk_out1
    SLICE_X4Y87          FDPE                                         r  DC1/count_reg[4]/C
                         clock pessimism              0.254    -0.549    
    SLICE_X4Y87          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.644    DC1/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.644    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.581ns  (arrival time - required time)
  Source:                 load_second_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            DC1/count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLK_5MHz rise@0.000ns - clk_out1_CLK_5MHz rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.164ns (32.388%)  route 0.342ns (67.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=88, routed)          0.600    -0.564    CLK_5MHz
    SLICE_X6Y87          FDRE                                         r  load_second_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y87          FDRE (Prop_fdre_C_Q)         0.164    -0.400 f  load_second_reg/Q
                         net (fo=6, routed)           0.342    -0.058    DC1/count_reg[5]_0
    SLICE_X4Y88          FDCE                                         f  DC1/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=88, routed)          0.872    -0.801    DC1/clk_out1
    SLICE_X4Y88          FDCE                                         r  DC1/count_reg[0]/C
                         clock pessimism              0.254    -0.547    
    SLICE_X4Y88          FDCE (Remov_fdce_C_CLR)     -0.092    -0.639    DC1/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.639    
                         arrival time                          -0.058    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.581ns  (arrival time - required time)
  Source:                 load_second_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            DC1/count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLK_5MHz rise@0.000ns - clk_out1_CLK_5MHz rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.164ns (32.388%)  route 0.342ns (67.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=88, routed)          0.600    -0.564    CLK_5MHz
    SLICE_X6Y87          FDRE                                         r  load_second_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y87          FDRE (Prop_fdre_C_Q)         0.164    -0.400 f  load_second_reg/Q
                         net (fo=6, routed)           0.342    -0.058    DC1/count_reg[5]_0
    SLICE_X4Y88          FDCE                                         f  DC1/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=88, routed)          0.872    -0.801    DC1/clk_out1
    SLICE_X4Y88          FDCE                                         r  DC1/count_reg[1]/C
                         clock pessimism              0.254    -0.547    
    SLICE_X4Y88          FDCE (Remov_fdce_C_CLR)     -0.092    -0.639    DC1/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.639    
                         arrival time                          -0.058    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.584ns  (arrival time - required time)
  Source:                 load_second_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            DC1/count_reg[5]/PRE
                            (removal check against rising-edge clock clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLK_5MHz rise@0.000ns - clk_out1_CLK_5MHz rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.164ns (32.388%)  route 0.342ns (67.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=88, routed)          0.600    -0.564    CLK_5MHz
    SLICE_X6Y87          FDRE                                         r  load_second_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y87          FDRE (Prop_fdre_C_Q)         0.164    -0.400 f  load_second_reg/Q
                         net (fo=6, routed)           0.342    -0.058    DC1/count_reg[5]_0
    SLICE_X4Y88          FDPE                                         f  DC1/count_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=88, routed)          0.872    -0.801    DC1/clk_out1
    SLICE_X4Y88          FDPE                                         r  DC1/count_reg[5]/C
                         clock pessimism              0.254    -0.547    
    SLICE_X4Y88          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.642    DC1/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.642    
                         arrival time                          -0.058    
  -------------------------------------------------------------------
                         slack                                  0.584    

Slack (MET) :             0.662ns  (arrival time - required time)
  Source:                 load_minute_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            DC2/count_reg[1]_P/PRE
                            (removal check against rising-edge clock clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLK_5MHz rise@0.000ns - clk_out1_CLK_5MHz rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.209ns (33.043%)  route 0.424ns (66.957%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=88, routed)          0.572    -0.592    CLK_5MHz
    SLICE_X8Y87          FDRE                                         r  load_minute_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDRE (Prop_fdre_C_Q)         0.164    -0.428 f  load_minute_reg/Q
                         net (fo=4, routed)           0.161    -0.267    DC2/count_reg[1]_P_0
    SLICE_X8Y88          LUT2 (Prop_lut2_I0_O)        0.045    -0.222 f  DC2/count_reg[1]_LDC_i_1/O
                         net (fo=2, routed)           0.262     0.040    DC2/count_reg[1]_LDC_i_1_n_0
    SLICE_X5Y88          FDPE                                         f  DC2/count_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=88, routed)          0.872    -0.801    DC2/clk_out1
    SLICE_X5Y88          FDPE                                         r  DC2/count_reg[1]_P/C
                         clock pessimism              0.275    -0.526    
    SLICE_X5Y88          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.621    DC2/count_reg[1]_P
  -------------------------------------------------------------------
                         required time                          0.621    
                         arrival time                           0.040    
  -------------------------------------------------------------------
                         slack                                  0.662    





