{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1596580222684 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1596580222684 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 04 16:30:22 2020 " "Processing started: Tue Aug 04 16:30:22 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1596580222684 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1596580222684 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProcesadorARMv4 -c ProcesadorARMv4 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProcesadorARMv4 -c ProcesadorARMv4 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1596580222684 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1596580223334 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1596580223335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistros.sv 1 1 " "Found 1 design units, including 1 entities, in source file bancoregistros.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistros " "Found entity 1: bancoRegistros" {  } { { "bancoRegistros.sv" "" { Text "D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/bancoRegistros.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596580233379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596580233379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/testbench.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596580233381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596580233381 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Sign_Extend.sv(10) " "Verilog HDL warning at Sign_Extend.sv(10): extended using \"x\" or \"z\"" {  } { { "Sign_Extend.sv" "" { Text "D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/Sign_Extend.sv" 10 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1596580233383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file sign_extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sign_Extend " "Found entity 1: Sign_Extend" {  } { { "Sign_Extend.sv" "" { Text "D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/Sign_Extend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596580233383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596580233383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum_rest.sv 1 1 " "Found 1 design units, including 1 entities, in source file sum_rest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sum_rest " "Found entity 1: sum_rest" {  } { { "sum_rest.sv" "" { Text "D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/sum_rest.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596580233385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596580233385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_.sv 1 1 " "Found 1 design units, including 1 entities, in source file and_.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_ " "Found entity 1: and_" {  } { { "and_.sv" "" { Text "D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/and_.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596580233387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596580233387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_.sv 1 1 " "Found 1 design units, including 1 entities, in source file or_.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_ " "Found entity 1: or_" {  } { { "or_.sv" "" { Text "D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/or_.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596580233388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596580233388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_.sv 1 1 " "Found 1 design units, including 1 entities, in source file xor_.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_ " "Found entity 1: xor_" {  } { { "xor_.sv" "" { Text "D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/xor_.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596580233390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596580233390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_.sv 1 1 " "Found 1 design units, including 1 entities, in source file not_.sv" { { "Info" "ISGN_ENTITY_NAME" "1 not_ " "Found entity 1: not_" {  } { { "not_.sv" "" { Text "D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/not_.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596580233392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596580233392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left_logical.sv 1 1 " "Found 1 design units, including 1 entities, in source file shift_left_logical.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left_logical " "Found entity 1: shift_left_logical" {  } { { "shift_left_logical.sv" "" { Text "D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/shift_left_logical.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596580233394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596580233394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_right_logical.sv 1 1 " "Found 1 design units, including 1 entities, in source file shift_right_logical.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_right_logical " "Found entity 1: shift_right_logical" {  } { { "shift_right_logical.sv" "" { Text "D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/shift_right_logical.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596580233395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596580233395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aritm_shift_right.sv 1 1 " "Found 1 design units, including 1 entities, in source file aritm_shift_right.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aritm_shift_right " "Found entity 1: aritm_shift_right" {  } { { "aritm_shift_right.sv" "" { Text "D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/aritm_shift_right.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596580233397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596580233397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flag_zero.sv 1 1 " "Found 1 design units, including 1 entities, in source file flag_zero.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flag_Zero " "Found entity 1: flag_Zero" {  } { { "flag_Zero.sv" "" { Text "D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/flag_Zero.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596580233399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596580233399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flag_negativo.sv 1 1 " "Found 1 design units, including 1 entities, in source file flag_negativo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flag_Negativo " "Found entity 1: flag_Negativo" {  } { { "flag_Negativo.sv" "" { Text "D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/flag_Negativo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596580233401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596580233401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flag_overflow.sv 1 1 " "Found 1 design units, including 1 entities, in source file flag_overflow.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flag_Overflow " "Found entity 1: flag_Overflow" {  } { { "flag_Overflow.sv" "" { Text "D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/flag_Overflow.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596580233403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596580233403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flagmux.sv 1 1 " "Found 1 design units, including 1 entities, in source file flagmux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flagMux " "Found entity 1: flagMux" {  } { { "flagMux.sv" "" { Text "D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/flagMux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596580233405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596580233405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ALU " "Found entity 1: mux_ALU" {  } { { "mux_ALU.sv" "" { Text "D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/mux_ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596580233406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596580233406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596580233408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596580233408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador.sv 1 1 " "Found 1 design units, including 1 entities, in source file sumador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumador " "Found entity 1: sumador" {  } { { "sumador.sv" "" { Text "D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/sumador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596580233410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596580233410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ " "Found entity 1: mux_" {  } { { "mux_.sv" "" { Text "D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/mux_.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596580233412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596580233412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_inst.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_inst.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_INST " "Found entity 1: MEM_INST" {  } { { "MEM_INST.v" "" { Text "D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/MEM_INST.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596580233415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596580233415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_data.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_DATA " "Found entity 1: MEM_DATA" {  } { { "MEM_DATA.v" "" { Text "D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/MEM_DATA.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596580233418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596580233418 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "programCounter.sv(4) " "Verilog HDL information at programCounter.sv(4): always construct contains both blocking and non-blocking assignments" {  } { { "programCounter.sv" "" { Text "D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/programCounter.sv" 4 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1596580233420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter.sv 1 1 " "Found 1 design units, including 1 entities, in source file programcounter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 programCounter " "Found entity 1: programCounter" {  } { { "programCounter.sv" "" { Text "D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/programCounter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596580233420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596580233420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadcontrol.sv 1 1 " "Found 1 design units, including 1 entities, in source file unidadcontrol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unidadControl " "Found entity 1: unidadControl" {  } { { "unidadControl.sv" "" { Text "D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/unidadControl.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596580233422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596580233422 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoALU.sv(41) " "Verilog HDL warning at decoALU.sv(41): extended using \"x\" or \"z\"" {  } { { "decoALU.sv" "" { Text "D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/decoALU.sv" 41 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1596580233424 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoALU.sv(46) " "Verilog HDL warning at decoALU.sv(46): extended using \"x\" or \"z\"" {  } { { "decoALU.sv" "" { Text "D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/decoALU.sv" 46 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1596580233424 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoALU.sv(47) " "Verilog HDL warning at decoALU.sv(47): extended using \"x\" or \"z\"" {  } { { "decoALU.sv" "" { Text "D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/decoALU.sv" 47 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1596580233424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoalu.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoalu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoALU " "Found entity 1: decoALU" {  } { { "decoALU.sv" "" { Text "D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/decoALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596580233424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596580233424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro.sv 1 1 " "Found 1 design units, including 1 entities, in source file registro.sv" { { "Info" "ISGN_ENTITY_NAME" "1 registro " "Found entity 1: registro" {  } { { "registro.sv" "" { Text "D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/registro.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596580233426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596580233426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_condicion.sv 1 1 " "Found 1 design units, including 1 entities, in source file logic_condicion.sv" { { "Info" "ISGN_ENTITY_NAME" "1 logic_Condicion " "Found entity 1: logic_Condicion" {  } { { "logic_Condicion.sv" "" { Text "D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/logic_Condicion.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596580233428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596580233428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "armv4.sv 1 1 " "Found 1 design units, including 1 entities, in source file armv4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 armv4 " "Found entity 1: armv4" {  } { { "armv4.sv" "" { Text "D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/armv4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596580233430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596580233430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "general.sv 1 1 " "Found 1 design units, including 1 entities, in source file general.sv" { { "Info" "ISGN_ENTITY_NAME" "1 general " "Found entity 1: general" {  } { { "general.sv" "" { Text "D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/general.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596580233432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596580233432 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "signOpuesto flag_Overflow.sv(18) " "Verilog HDL Implicit Net warning at flag_Overflow.sv(18): created implicit net for \"signOpuesto\"" {  } { { "flag_Overflow.sv" "" { Text "D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/flag_Overflow.sv" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1596580233432 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk unidadControl.sv(17) " "Verilog HDL Implicit Net warning at unidadControl.sv(17): created implicit net for \"clk\"" {  } { { "unidadControl.sv" "" { Text "D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/unidadControl.sv" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1596580233432 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "testbench " "Elaborating entity \"testbench\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1596580233515 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk testbench.sv(57) " "Verilog HDL warning at testbench.sv(57): assignments to clk create a combinational loop" {  } { { "testbench.sv" "" { Text "D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/testbench.sv" 57 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Design Software" 0 -1 1596580233516 "|testbench"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "general general:DUT " "Elaborating entity \"general\" for hierarchy \"general:DUT\"" {  } { { "testbench.sv" "DUT" { Text "D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/testbench.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596580233517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "armv4 general:DUT\|armv4:arm " "Elaborating entity \"armv4\" for hierarchy \"general:DUT\|armv4:arm\"" {  } { { "general.sv" "arm" { Text "D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/general.sv" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596580233518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidadControl general:DUT\|armv4:arm\|unidadControl:unitControl " "Elaborating entity \"unidadControl\" for hierarchy \"general:DUT\|armv4:arm\|unidadControl:unitControl\"" {  } { { "armv4.sv" "unitControl" { Text "D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/armv4.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596580233522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoALU general:DUT\|armv4:arm\|unidadControl:unitControl\|decoALU:deco " "Elaborating entity \"decoALU\" for hierarchy \"general:DUT\|armv4:arm\|unidadControl:unitControl\|decoALU:deco\"" {  } { { "unidadControl.sv" "deco" { Text "D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/unidadControl.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596580233524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic_Condicion general:DUT\|armv4:arm\|unidadControl:unitControl\|logic_Condicion:logCond " "Elaborating entity \"logic_Condicion\" for hierarchy \"general:DUT\|armv4:arm\|unidadControl:unitControl\|logic_Condicion:logCond\"" {  } { { "unidadControl.sv" "logCond" { Text "D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/unidadControl.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596580233526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro general:DUT\|armv4:arm\|unidadControl:unitControl\|logic_Condicion:logCond\|registro:reg1 " "Elaborating entity \"registro\" for hierarchy \"general:DUT\|armv4:arm\|unidadControl:unitControl\|logic_Condicion:logCond\|registro:reg1\"" {  } { { "logic_Condicion.sv" "reg1" { Text "D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/logic_Condicion.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596580233527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ general:DUT\|armv4:arm\|mux_:pcMux " "Elaborating entity \"mux_\" for hierarchy \"general:DUT\|armv4:arm\|mux_:pcMux\"" {  } { { "armv4.sv" "pcMux" { Text "D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/armv4.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596580233530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "programCounter general:DUT\|armv4:arm\|programCounter:program_Counter " "Elaborating entity \"programCounter\" for hierarchy \"general:DUT\|armv4:arm\|programCounter:program_Counter\"" {  } { { "armv4.sv" "program_Counter" { Text "D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/armv4.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596580233532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador general:DUT\|armv4:arm\|sumador:AdderPlus4 " "Elaborating entity \"sumador\" for hierarchy \"general:DUT\|armv4:arm\|sumador:AdderPlus4\"" {  } { { "armv4.sv" "AdderPlus4" { Text "D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/armv4.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596580233535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ general:DUT\|armv4:arm\|mux_:MemRegMux1 " "Elaborating entity \"mux_\" for hierarchy \"general:DUT\|armv4:arm\|mux_:MemRegMux1\"" {  } { { "armv4.sv" "MemRegMux1" { Text "D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/armv4.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596580233538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sign_Extend general:DUT\|armv4:arm\|Sign_Extend:extend " "Elaborating entity \"Sign_Extend\" for hierarchy \"general:DUT\|armv4:arm\|Sign_Extend:extend\"" {  } { { "armv4.sv" "extend" { Text "D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/armv4.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596580233540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU general:DUT\|armv4:arm\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"general:DUT\|armv4:arm\|ALU:alu\"" {  } { { "armv4.sv" "alu" { Text "D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/armv4.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596580233542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum_rest general:DUT\|armv4:arm\|ALU:alu\|sum_rest:srALU " "Elaborating entity \"sum_rest\" for hierarchy \"general:DUT\|armv4:arm\|ALU:alu\|sum_rest:srALU\"" {  } { { "ALU.sv" "srALU" { Text "D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/ALU.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596580233546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_ general:DUT\|armv4:arm\|ALU:alu\|and_:andALU " "Elaborating entity \"and_\" for hierarchy \"general:DUT\|armv4:arm\|ALU:alu\|and_:andALU\"" {  } { { "ALU.sv" "andALU" { Text "D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/ALU.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596580233548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_ general:DUT\|armv4:arm\|ALU:alu\|or_:orALU " "Elaborating entity \"or_\" for hierarchy \"general:DUT\|armv4:arm\|ALU:alu\|or_:orALU\"" {  } { { "ALU.sv" "orALU" { Text "D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/ALU.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596580233551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_ general:DUT\|armv4:arm\|ALU:alu\|xor_:xorALU " "Elaborating entity \"xor_\" for hierarchy \"general:DUT\|armv4:arm\|ALU:alu\|xor_:xorALU\"" {  } { { "ALU.sv" "xorALU" { Text "D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/ALU.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596580233553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_ general:DUT\|armv4:arm\|ALU:alu\|not_:notALU " "Elaborating entity \"not_\" for hierarchy \"general:DUT\|armv4:arm\|ALU:alu\|not_:notALU\"" {  } { { "ALU.sv" "notALU" { Text "D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/ALU.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596580233554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_left_logical general:DUT\|armv4:arm\|ALU:alu\|shift_left_logical:sll " "Elaborating entity \"shift_left_logical\" for hierarchy \"general:DUT\|armv4:arm\|ALU:alu\|shift_left_logical:sll\"" {  } { { "ALU.sv" "sll" { Text "D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/ALU.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596580233556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_right_logical general:DUT\|armv4:arm\|ALU:alu\|shift_right_logical:srl " "Elaborating entity \"shift_right_logical\" for hierarchy \"general:DUT\|armv4:arm\|ALU:alu\|shift_right_logical:srl\"" {  } { { "ALU.sv" "srl" { Text "D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/ALU.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596580233559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aritm_shift_right general:DUT\|armv4:arm\|ALU:alu\|aritm_shift_right:asr " "Elaborating entity \"aritm_shift_right\" for hierarchy \"general:DUT\|armv4:arm\|ALU:alu\|aritm_shift_right:asr\"" {  } { { "ALU.sv" "asr" { Text "D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/ALU.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596580233561 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "aritm_shift_right.sv(5) " "Verilog HDL warning at aritm_shift_right.sv(5): converting signed shift amount to unsigned" {  } { { "aritm_shift_right.sv" "" { Text "D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/aritm_shift_right.sv" 5 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Design Software" 0 -1 1596580233562 "|testbench|general:DUT|armv4:arm|ALU:alu|aritm_shift_right:asr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flag_Zero general:DUT\|armv4:arm\|ALU:alu\|flag_Zero:flagZ " "Elaborating entity \"flag_Zero\" for hierarchy \"general:DUT\|armv4:arm\|ALU:alu\|flag_Zero:flagZ\"" {  } { { "ALU.sv" "flagZ" { Text "D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/ALU.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596580233563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flag_Negativo general:DUT\|armv4:arm\|ALU:alu\|flag_Negativo:flagN " "Elaborating entity \"flag_Negativo\" for hierarchy \"general:DUT\|armv4:arm\|ALU:alu\|flag_Negativo:flagN\"" {  } { { "ALU.sv" "flagN" { Text "D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/ALU.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596580233565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flag_Overflow general:DUT\|armv4:arm\|ALU:alu\|flag_Overflow:flagO " "Elaborating entity \"flag_Overflow\" for hierarchy \"general:DUT\|armv4:arm\|ALU:alu\|flag_Overflow:flagO\"" {  } { { "ALU.sv" "flagO" { Text "D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/ALU.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596580233567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flagMux general:DUT\|armv4:arm\|ALU:alu\|flagMux:isFlagMux " "Elaborating entity \"flagMux\" for hierarchy \"general:DUT\|armv4:arm\|ALU:alu\|flagMux:isFlagMux\"" {  } { { "ALU.sv" "isFlagMux" { Text "D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/ALU.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596580233568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ALU general:DUT\|armv4:arm\|ALU:alu\|mux_ALU:mux_NALU " "Elaborating entity \"mux_ALU\" for hierarchy \"general:DUT\|armv4:arm\|ALU:alu\|mux_ALU:mux_NALU\"" {  } { { "ALU.sv" "mux_NALU" { Text "D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/ALU.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596580233570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoRegistros general:DUT\|armv4:arm\|bancoRegistros:regFile " "Elaborating entity \"bancoRegistros\" for hierarchy \"general:DUT\|armv4:arm\|bancoRegistros:regFile\"" {  } { { "armv4.sv" "regFile" { Text "D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/armv4.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596580233573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_INST general:DUT\|MEM_INST:memInstr " "Elaborating entity \"MEM_INST\" for hierarchy \"general:DUT\|MEM_INST:memInstr\"" {  } { { "general.sv" "memInstr" { Text "D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/general.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596580233590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram general:DUT\|MEM_INST:memInstr\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"general:DUT\|MEM_INST:memInstr\|altsyncram:altsyncram_component\"" {  } { { "MEM_INST.v" "altsyncram_component" { Text "D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/MEM_INST.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596580233756 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "general:DUT\|MEM_INST:memInstr\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"general:DUT\|MEM_INST:memInstr\|altsyncram:altsyncram_component\"" {  } { { "MEM_INST.v" "" { Text "D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/MEM_INST.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1596580233772 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "general:DUT\|MEM_INST:memInstr\|altsyncram:altsyncram_component " "Instantiated megafunction \"general:DUT\|MEM_INST:memInstr\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596580233772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596580233772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596580233772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ROM1.mif " "Parameter \"init_file\" = \"ROM1.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596580233772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596580233772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596580233772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596580233772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596580233772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596580233772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596580233772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596580233772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596580233772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596580233772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596580233772 ""}  } { { "MEM_INST.v" "" { Text "D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/MEM_INST.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1596580233772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s7f1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s7f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s7f1 " "Found entity 1: altsyncram_s7f1" {  } { { "db/altsyncram_s7f1.tdf" "" { Text "D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/db/altsyncram_s7f1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596580233845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596580233845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s7f1 general:DUT\|MEM_INST:memInstr\|altsyncram:altsyncram_component\|altsyncram_s7f1:auto_generated " "Elaborating entity \"altsyncram_s7f1\" for hierarchy \"general:DUT\|MEM_INST:memInstr\|altsyncram:altsyncram_component\|altsyncram_s7f1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596580233846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_DATA general:DUT\|MEM_DATA:memData " "Elaborating entity \"MEM_DATA\" for hierarchy \"general:DUT\|MEM_DATA:memData\"" {  } { { "general.sv" "memData" { Text "D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/general.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596580234030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram general:DUT\|MEM_DATA:memData\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"general:DUT\|MEM_DATA:memData\|altsyncram:altsyncram_component\"" {  } { { "MEM_DATA.v" "altsyncram_component" { Text "D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/MEM_DATA.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596580234042 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "general:DUT\|MEM_DATA:memData\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"general:DUT\|MEM_DATA:memData\|altsyncram:altsyncram_component\"" {  } { { "MEM_DATA.v" "" { Text "D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/MEM_DATA.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1596580234044 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "general:DUT\|MEM_DATA:memData\|altsyncram:altsyncram_component " "Instantiated megafunction \"general:DUT\|MEM_DATA:memData\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596580234044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596580234044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file RAM.mif " "Parameter \"init_file\" = \"RAM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596580234044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596580234044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596580234044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596580234044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596580234044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596580234044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596580234044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596580234044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596580234044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596580234044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596580234044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596580234044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596580234044 ""}  } { { "MEM_DATA.v" "" { Text "D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/MEM_DATA.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1596580234044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_den1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_den1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_den1 " "Found entity 1: altsyncram_den1" {  } { { "db/altsyncram_den1.tdf" "" { Text "D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/db/altsyncram_den1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596580234115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596580234115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_den1 general:DUT\|MEM_DATA:memData\|altsyncram:altsyncram_component\|altsyncram_den1:auto_generated " "Elaborating entity \"altsyncram_den1\" for hierarchy \"general:DUT\|MEM_DATA:memData\|altsyncram:altsyncram_component\|altsyncram_den1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596580234115 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk " "Net \"clk\" is missing source, defaulting to GND" {  } { { "testbench.sv" "clk" { Text "D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/testbench.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1596580234255 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1596580234255 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1596580234355 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/output_files/ProcesadorARMv4.map.smsg " "Generated suppressed messages file D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/output_files/ProcesadorARMv4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1596580234419 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4809 " "Peak virtual memory: 4809 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1596580234433 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 04 16:30:34 2020 " "Processing ended: Tue Aug 04 16:30:34 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1596580234433 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1596580234433 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1596580234433 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1596580234433 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 8 s " "Quartus Prime Flow was successful. 0 errors, 8 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1596580235065 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1596580235834 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1596580235842 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 04 16:30:35 2020 " "Processing started: Tue Aug 04 16:30:35 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1596580235842 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1596580235842 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t d:/intelfpga_lite/19.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim ProcesadorARMv4 ProcesadorARMv4 " "Command: quartus_sh -t d:/intelfpga_lite/19.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim ProcesadorARMv4 ProcesadorARMv4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1596580235842 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim ProcesadorARMv4 ProcesadorARMv4 " "Quartus(args): --rtl_sim ProcesadorARMv4 ProcesadorARMv4" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1596580235842 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1596580236154 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Shell" 0 0 1596580236384 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1596580236386 ""}
{ "Warning" "0" "" "Warning: File ProcesadorARMv4_run_msim_rtl_verilog.do already exists - backing up current file as ProcesadorARMv4_run_msim_rtl_verilog.do.bak11" {  } {  } 0 0 "Warning: File ProcesadorARMv4_run_msim_rtl_verilog.do already exists - backing up current file as ProcesadorARMv4_run_msim_rtl_verilog.do.bak11" 0 0 "Shell" 0 0 1596580236473 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/simulation/modelsim/ProcesadorARMv4_run_msim_rtl_verilog.do" {  } { { "D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/simulation/modelsim/ProcesadorARMv4_run_msim_rtl_verilog.do" "0" { Text "D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/simulation/modelsim/ProcesadorARMv4_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/simulation/modelsim/ProcesadorARMv4_run_msim_rtl_verilog.do" 0 0 "Shell" 0 0 1596580236594 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "Shell" 0 0 1596580236594 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "Shell" 0 0 1596580236596 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1596580236597 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/ProcesadorARMv4_nativelink_simulation.rpt" {  } { { "D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/ProcesadorARMv4_nativelink_simulation.rpt" "0" { Text "D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/ProcesadorARMv4_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file D:/leahycarlos21/Documents/TEC/I SEM 2020/TallerDisenoLogico/ProyectoFinal/ProcesadorARMv4/ProcesadorARMv4_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1596580236597 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "d:/intelfpga_lite/19.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script d:/intelfpga_lite/19.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1596580236597 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4789 " "Peak virtual memory: 4789 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1596580236599 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 04 16:30:36 2020 " "Processing ended: Tue Aug 04 16:30:36 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1596580236599 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1596580236599 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1596580236599 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1596580236599 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 9 s " "Quartus Prime Flow was successful. 0 errors, 9 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1596580601514 ""}
