#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x1548a4bb0 .scope module, "mac_unit" "mac_unit" 2 12;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 18 "data_in";
    .port_info 4 /INPUT 18 "coeff";
    .port_info 5 /INPUT 1 "data_valid";
    .port_info 6 /OUTPUT 1 "data_ready";
    .port_info 7 /INPUT 1 "clear_acc";
    .port_info 8 /INPUT 1 "load_acc";
    .port_info 9 /INPUT 48 "acc_load_value";
    .port_info 10 /OUTPUT 48 "acc_out";
    .port_info 11 /OUTPUT 1 "acc_valid";
    .port_info 12 /INPUT 1 "acc_ready";
    .port_info 13 /OUTPUT 16 "status";
P_0x1548876d0 .param/l "ACC_WIDTH" 0 2 15, +C4<00000000000000000000000000110000>;
P_0x154887710 .param/l "COEFF_WIDTH" 0 2 14, +C4<00000000000000000000000000010010>;
P_0x154887750 .param/l "DATA_WIDTH" 0 2 13, +C4<00000000000000000000000000010010>;
P_0x154887790 .param/l "PIPELINE_STAGES" 0 2 16, +C4<00000000000000000000000000000011>;
o0x1480402b0 .functor BUFZ 1, C4<z>; HiZ drive
L_0x1548c11e0 .functor BUFZ 1, o0x1480402b0, C4<0>, C4<0>, C4<0>;
L_0x1548c1250 .functor BUFZ 16, v0x1548b2030_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
o0x148040070 .functor BUFZ 48, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1548b1050_0 .net "acc_load_value", 47 0, o0x148040070;  0 drivers
v0x1548b1110_0 .var "acc_out", 47 0;
o0x1480400d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x1548b11c0_0 .net "acc_ready", 0 0, o0x1480400d0;  0 drivers
v0x1548b1270_0 .var "acc_valid", 0 0;
v0x1548b1310_0 .var "accumulator", 47 0;
v0x1548b1400_0 .var "accumulator_next", 47 0;
o0x148040190 .functor BUFZ 1, C4<z>; HiZ drive
v0x1548b14b0_0 .net "clear_acc", 0 0, o0x148040190;  0 drivers
o0x1480401c0 .functor BUFZ 1, C4<z>; HiZ drive
v0x1548b1550_0 .net "clk", 0 0, o0x1480401c0;  0 drivers
o0x1480401f0 .functor BUFZ 18, C4<zzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1548b15f0_0 .net "coeff", 17 0, o0x1480401f0;  0 drivers
o0x148040220 .functor BUFZ 18, C4<zzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1548b1700_0 .net "data_in", 17 0, o0x148040220;  0 drivers
v0x1548b17b0_0 .net "data_ready", 0 0, L_0x1548c11e0;  1 drivers
o0x148040280 .functor BUFZ 1, C4<z>; HiZ drive
v0x1548b1850_0 .net "data_valid", 0 0, o0x148040280;  0 drivers
v0x1548b18f0_0 .net "enable", 0 0, o0x1480402b0;  0 drivers
o0x1480402e0 .functor BUFZ 1, C4<z>; HiZ drive
v0x1548b1990_0 .net "load_acc", 0 0, o0x1480402e0;  0 drivers
v0x1548b1a30 .array "mult_pipeline", 2 0, 35 0;
v0x1548b1b20_0 .var "pipeline_clear", 2 0;
v0x1548b1bd0_0 .var "pipeline_load", 2 0;
v0x1548b1d60 .array "pipeline_load_value", 2 0, 47 0;
v0x1548b1e30_0 .var "pipeline_valid", 2 0;
o0x1480404c0 .functor BUFZ 1, C4<z>; HiZ drive
v0x1548b1ee0_0 .net "rst_n", 0 0, o0x1480404c0;  0 drivers
v0x1548b1f80_0 .net "status", 15 0, L_0x1548c1250;  1 drivers
v0x1548b2030_0 .var "status_reg", 15 0;
E_0x15486b050/0 .event negedge, v0x1548b1ee0_0;
E_0x15486b050/1 .event posedge, v0x1548b1550_0;
E_0x15486b050 .event/or E_0x15486b050/0, E_0x15486b050/1;
v0x1548b1d60_0 .array/port v0x1548b1d60, 0;
v0x1548b1d60_1 .array/port v0x1548b1d60, 1;
E_0x15486dd30/0 .event anyedge, v0x1548b1b20_0, v0x1548b1bd0_0, v0x1548b1d60_0, v0x1548b1d60_1;
v0x1548b1d60_2 .array/port v0x1548b1d60, 2;
v0x1548b1a30_0 .array/port v0x1548b1a30, 0;
v0x1548b1a30_1 .array/port v0x1548b1a30, 1;
E_0x15486dd30/1 .event anyedge, v0x1548b1d60_2, v0x1548b1310_0, v0x1548b1a30_0, v0x1548b1a30_1;
v0x1548b1a30_2 .array/port v0x1548b1a30, 2;
E_0x15486dd30/2 .event anyedge, v0x1548b1a30_2;
E_0x15486dd30 .event/or E_0x15486dd30/0, E_0x15486dd30/1, E_0x15486dd30/2;
S_0x1548a5200 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 2 63, 2 63 0, S_0x1548a4bb0;
 .timescale 0 0;
v0x15486a220_0 .var/i "i", 31 0;
S_0x1548b0df0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 2 87, 2 87 0, S_0x1548a4bb0;
 .timescale 0 0;
v0x1548b0fc0_0 .var/i "i", 31 0;
S_0x154898be0 .scope module, "simple_testbench" "simple_testbench" 3 11;
 .timescale 0 0;
P_0x154869fa0 .param/l "ADC_WIDTH" 0 3 16, +C4<00000000000000000000000000010000>;
P_0x154869fe0 .param/l "CIC_DECIMATION" 0 3 23, +C4<00000000000000000000000000001000>;
P_0x15486a020 .param/l "CIC_STAGES" 0 3 22, +C4<00000000000000000000000000000011>;
P_0x15486a060 .param/l "CLK_PERIOD" 0 3 27, +C4<00000000000000000000000000001010>;
P_0x15486a0a0 .param/l "DDC_WIDTH" 0 3 18, +C4<00000000000000000000000000010010>;
P_0x15486a0e0 .param/l "FIR_DECIMATION" 0 3 24, +C4<00000000000000000000000000000100>;
P_0x15486a120 .param/l "FIR_TAPS" 0 3 21, +C4<00000000000000000000000001000000>;
P_0x15486a160 .param/l "FIR_WIDTH" 0 3 19, +C4<00000000000000000000000000010010>;
P_0x15486a1a0 .param/l "NCO_WIDTH" 0 3 17, +C4<00000000000000000000000000011000>;
P_0x15486a1e0 .param/l "OUTPUT_WIDTH" 0 3 20, +C4<00000000000000000000000000010010>;
v0x1548bff50_0 .var "adc_data", 15 0;
v0x1548c0000_0 .net "adc_ready", 0 0, L_0x1548c14c0;  1 drivers
v0x1548b2c30_0 .var "adc_valid", 0 0;
v0x1548c00e0_0 .var "bypass_cic", 0 0;
v0x1548c01b0_0 .var "bypass_fir", 0 0;
v0x1548c02c0_0 .var "cic_decimation", 7 0;
v0x1548c0350_0 .var "clk", 0 0;
v0x1548c03e0_0 .net "ddc_locked", 0 0, L_0x1548c1830;  1 drivers
v0x1548c0470_0 .net "ddc_status", 15 0, L_0x1548c18a0;  1 drivers
v0x1548c0580_0 .net "decim_status", 15 0, L_0x1548c2070;  1 drivers
v0x1548c0650_0 .var "enable_ddc", 0 0;
v0x1548c0760_0 .var "enable_decimation", 0 0;
v0x1548c07f0_0 .var "enable_fir", 0 0;
v0x1548c0880_0 .var "fir_coeff_addr", 7 0;
v0x1548c0910_0 .var "fir_coeff_data", 17 0;
v0x1548c09a0_0 .var "fir_coeff_ld", 0 0;
v0x1548c0a30_0 .var "fir_coeff_wr", 0 0;
v0x1548c0bc0_0 .var "fir_decimation", 7 0;
v0x1548c0c90_0 .net "fir_status", 15 0, L_0x1548c1a00;  1 drivers
v0x1548c0d20_0 .net "i_data_out", 17 0, L_0x1548c20e0;  1 drivers
v0x1548c0db0_0 .var "nco_freq", 23 0;
v0x1548c0e40_0 .var "nco_phase_offset", 15 0;
v0x1548c0f10_0 .var "out_ready", 0 0;
v0x1548c0fa0_0 .net "out_valid", 0 0, L_0x1548c22c0;  1 drivers
v0x1548c1030_0 .net "q_data_out", 17 0, L_0x1548c21d0;  1 drivers
v0x1548c10c0_0 .var "rst_n", 0 0;
v0x1548c1150_0 .net "system_status", 15 0, L_0x1548c24a0;  1 drivers
S_0x1548b2230 .scope begin, "$ivl_for_loop10" "$ivl_for_loop10" 3 150, 3 150 0, S_0x154898be0;
 .timescale 0 0;
v0x1548b23e0_0 .var/i "i", 31 0;
E_0x1548b23a0 .event posedge, v0x1548b3c70_0;
S_0x1548b24a0 .scope module, "dut" "rf_frontend_top" 3 75, 4 12 0, S_0x154898be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 16 "adc_data";
    .port_info 3 /INPUT 1 "adc_valid";
    .port_info 4 /OUTPUT 1 "adc_ready";
    .port_info 5 /INPUT 24 "nco_freq";
    .port_info 6 /INPUT 16 "nco_phase_offset";
    .port_info 7 /INPUT 8 "cic_decimation";
    .port_info 8 /INPUT 8 "fir_decimation";
    .port_info 9 /INPUT 1 "bypass_cic";
    .port_info 10 /INPUT 1 "bypass_fir";
    .port_info 11 /INPUT 18 "fir_coeff_data";
    .port_info 12 /INPUT 8 "fir_coeff_addr";
    .port_info 13 /INPUT 1 "fir_coeff_wr";
    .port_info 14 /INPUT 1 "fir_coeff_ld";
    .port_info 15 /INPUT 1 "enable_ddc";
    .port_info 16 /INPUT 1 "enable_fir";
    .port_info 17 /INPUT 1 "enable_decimation";
    .port_info 18 /OUTPUT 18 "i_data_out";
    .port_info 19 /OUTPUT 18 "q_data_out";
    .port_info 20 /OUTPUT 1 "out_valid";
    .port_info 21 /INPUT 1 "out_ready";
    .port_info 22 /OUTPUT 1 "ddc_locked";
    .port_info 23 /OUTPUT 16 "ddc_status";
    .port_info 24 /OUTPUT 16 "fir_status";
    .port_info 25 /OUTPUT 16 "decim_status";
    .port_info 26 /OUTPUT 16 "system_status";
P_0x1548b2670 .param/l "ADC_WIDTH" 0 4 13, +C4<00000000000000000000000000010000>;
P_0x1548b26b0 .param/l "CIC_DECIMATION" 0 4 20, +C4<00000000000000000000000000001000>;
P_0x1548b26f0 .param/l "CIC_STAGES" 0 4 19, +C4<00000000000000000000000000000011>;
P_0x1548b2730 .param/l "DDC_WIDTH" 0 4 15, +C4<00000000000000000000000000010010>;
P_0x1548b2770 .param/l "FIR_DECIMATION" 0 4 21, +C4<00000000000000000000000000000100>;
P_0x1548b27b0 .param/l "FIR_TAPS" 0 4 18, +C4<00000000000000000000000001000000>;
P_0x1548b27f0 .param/l "FIR_WIDTH" 0 4 16, +C4<00000000000000000000000000010010>;
P_0x1548b2830 .param/l "NCO_WIDTH" 0 4 14, +C4<00000000000000000000000000011000>;
P_0x1548b2870 .param/l "OUTPUT_WIDTH" 0 4 17, +C4<00000000000000000000000000010010>;
L_0x1548c20e0 .functor BUFZ 18, v0x1548b9710_0, C4<000000000000000000>, C4<000000000000000000>, C4<000000000000000000>;
L_0x1548c21d0 .functor BUFZ 18, v0x1548b8ea0_0, C4<000000000000000000>, C4<000000000000000000>, C4<000000000000000000>;
L_0x1548c22c0 .functor BUFZ 1, v0x1548b9860_0, C4<0>, C4<0>, C4<0>;
L_0x1548c23b0 .functor BUFZ 1, v0x1548c0f10_0, C4<0>, C4<0>, C4<0>;
L_0x1548c24a0 .functor BUFZ 16, v0x1548bfc70_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1548be090_0 .net "adc_data", 15 0, v0x1548bff50_0;  1 drivers
v0x1548be160_0 .net "adc_ready", 0 0, L_0x1548c14c0;  alias, 1 drivers
v0x1548be1f0_0 .net "adc_valid", 0 0, v0x1548b2c30_0;  1 drivers
v0x1548be280_0 .net "bypass_cic", 0 0, v0x1548c00e0_0;  1 drivers
v0x1548be310_0 .net "bypass_fir", 0 0, v0x1548c01b0_0;  1 drivers
v0x1548be3e0_0 .net "cic_decimation", 7 0, v0x1548c02c0_0;  1 drivers
v0x1548be490_0 .net "clk", 0 0, v0x1548c0350_0;  1 drivers
v0x1548be520_0 .net "ddc_i_out", 17 0, L_0x1548c1600;  1 drivers
v0x1548be5f0_0 .net "ddc_locked", 0 0, L_0x1548c1830;  alias, 1 drivers
v0x1548be700_0 .net "ddc_q_out", 17 0, L_0x1548c1690;  1 drivers
v0x1548be790_0 .net "ddc_ready", 0 0, L_0x1548c1960;  1 drivers
v0x1548be860_0 .net "ddc_status", 15 0, L_0x1548c18a0;  alias, 1 drivers
v0x1548be8f0_0 .net "ddc_valid", 0 0, L_0x1548c1720;  1 drivers
v0x1548be980_0 .net "decim_i_out", 17 0, v0x1548b9710_0;  1 drivers
v0x1548bea10_0 .net "decim_q_out", 17 0, v0x1548b8ea0_0;  1 drivers
v0x1548beac0_0 .net "decim_ready", 0 0, L_0x1548c23b0;  1 drivers
v0x1548beb70_0 .net "decim_status", 15 0, L_0x1548c2070;  alias, 1 drivers
v0x1548bed20_0 .net "decim_valid", 0 0, v0x1548b9860_0;  1 drivers
v0x1548bedb0_0 .net "enable_ddc", 0 0, v0x1548c0650_0;  1 drivers
v0x1548bee40_0 .net "enable_decimation", 0 0, v0x1548c0760_0;  1 drivers
v0x1548beed0_0 .net "enable_fir", 0 0, v0x1548c07f0_0;  1 drivers
v0x1548bef60_0 .net "fir_coeff_addr", 7 0, v0x1548c0880_0;  1 drivers
v0x1548bf030_0 .net "fir_coeff_data", 17 0, v0x1548c0910_0;  1 drivers
v0x1548bf100_0 .net "fir_coeff_ld", 0 0, v0x1548c09a0_0;  1 drivers
v0x1548bf1d0_0 .net "fir_coeff_wr", 0 0, v0x1548c0a30_0;  1 drivers
v0x1548bf2a0_0 .net "fir_decimation", 7 0, v0x1548c0bc0_0;  1 drivers
v0x1548bf330_0 .net "fir_i_out", 17 0, v0x1548bb3a0_0;  1 drivers
v0x1548bf3c0_0 .net "fir_q_out", 17 0, v0x1548bd4a0_0;  1 drivers
v0x1548bf490_0 .net "fir_ready", 0 0, L_0x1548c1f80;  1 drivers
v0x1548bf520_0 .net "fir_status", 15 0, L_0x1548c1a00;  alias, 1 drivers
v0x1548bf5b0_0 .net "fir_valid", 0 0, v0x1548bbab0_0;  1 drivers
v0x1548bf680_0 .net "i_data_out", 17 0, L_0x1548c20e0;  alias, 1 drivers
v0x1548bf710_0 .net "nco_freq", 23 0, v0x1548c0db0_0;  1 drivers
v0x1548bec00_0 .net "nco_phase_offset", 15 0, v0x1548c0e40_0;  1 drivers
v0x1548bf9a0_0 .net "out_ready", 0 0, v0x1548c0f10_0;  1 drivers
v0x1548bfa30_0 .net "out_valid", 0 0, L_0x1548c22c0;  alias, 1 drivers
v0x1548bfac0_0 .net "q_data_out", 17 0, L_0x1548c21d0;  alias, 1 drivers
v0x1548bfb50_0 .net "rst_n", 0 0, v0x1548c10c0_0;  1 drivers
v0x1548bfbe0_0 .net "system_status", 15 0, L_0x1548c24a0;  alias, 1 drivers
v0x1548bfc70_0 .var "system_status_reg", 15 0;
S_0x1548b2fa0 .scope module, "ddc_inst" "ddc_core" 4 93, 5 12 0, S_0x1548b24a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 24 "nco_freq";
    .port_info 4 /INPUT 16 "nco_phase_offset";
    .port_info 5 /INPUT 16 "rf_data";
    .port_info 6 /INPUT 1 "rf_valid";
    .port_info 7 /OUTPUT 1 "rf_ready";
    .port_info 8 /OUTPUT 18 "i_data";
    .port_info 9 /OUTPUT 18 "q_data";
    .port_info 10 /OUTPUT 1 "iq_valid";
    .port_info 11 /INPUT 1 "iq_ready";
    .port_info 12 /OUTPUT 1 "nco_locked";
    .port_info 13 /OUTPUT 16 "status";
P_0x1548b3160 .param/l "CORDIC_ITERATIONS" 0 5 16, +C4<00000000000000000000000000001100>;
P_0x1548b31a0 .param/l "DATA_WIDTH" 0 5 13, +C4<00000000000000000000000000010000>;
P_0x1548b31e0 .param/l "NCO_WIDTH" 0 5 14, +C4<00000000000000000000000000011000>;
P_0x1548b3220 .param/l "OUTPUT_WIDTH" 0 5 15, +C4<00000000000000000000000000010010>;
L_0x1548c1600 .functor BUFZ 18, v0x1548b5f40_0, C4<000000000000000000>, C4<000000000000000000>, C4<000000000000000000>;
L_0x1548c1690 .functor BUFZ 18, v0x1548b68d0_0, C4<000000000000000000>, C4<000000000000000000>, C4<000000000000000000>;
L_0x1548c1720 .functor BUFZ 1, v0x1548b6220_0, C4<0>, C4<0>, C4<0>;
L_0x1548c1830 .functor BUFZ 1, v0x1548b6470_0, C4<0>, C4<0>, C4<0>;
L_0x1548c18a0 .functor BUFZ 16, v0x1548b6d20_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1548b5ad0_0 .net "clk", 0 0, v0x1548c0350_0;  alias, 1 drivers
v0x1548b5b60_0 .net "cordic_cosine", 15 0, v0x1548b3d00_0;  1 drivers
v0x1548b5bf0_0 .net "cordic_ready", 0 0, L_0x1548c1300;  1 drivers
v0x1548b5c80_0 .net "cordic_sine", 15 0, v0x1548b4130_0;  1 drivers
v0x1548b5d50_0 .net "cordic_valid", 0 0, v0x1548b41d0_0;  1 drivers
v0x1548b5e20_0 .net "enable", 0 0, v0x1548c0650_0;  alias, 1 drivers
v0x1548b5eb0_0 .net "i_data", 17 0, L_0x1548c1600;  alias, 1 drivers
v0x1548b5f40_0 .var "i_data_reg", 17 0;
v0x1548b5fd0_0 .net "i_result", 17 0, v0x1548b55b0_0;  1 drivers
v0x1548b6100_0 .net "iq_ready", 0 0, L_0x1548c1960;  alias, 1 drivers
v0x1548b6190_0 .net "iq_valid", 0 0, L_0x1548c1720;  alias, 1 drivers
v0x1548b6220_0 .var "iq_valid_reg", 0 0;
v0x1548b62b0_0 .net "mult_valid", 0 0, v0x1548b5930_0;  1 drivers
v0x1548b6340_0 .net "nco_freq", 23 0, v0x1548c0db0_0;  alias, 1 drivers
v0x1548b63d0_0 .net "nco_locked", 0 0, L_0x1548c1830;  alias, 1 drivers
v0x1548b6470_0 .var "nco_locked_reg", 0 0;
v0x1548b6510_0 .net "nco_phase_offset", 15 0, v0x1548c0e40_0;  alias, 1 drivers
v0x1548b66c0_0 .var "phase_acc", 23 0;
v0x1548b6770_0 .var "phase_acc_next", 23 0;
v0x1548b6820_0 .net "q_data", 17 0, L_0x1548c1690;  alias, 1 drivers
v0x1548b68d0_0 .var "q_data_reg", 17 0;
v0x1548b6980_0 .net "q_result", 17 0, v0x1548b5500_0;  1 drivers
v0x1548b6a40_0 .net "rf_data", 15 0, v0x1548bff50_0;  alias, 1 drivers
v0x1548b6ad0_0 .net "rf_ready", 0 0, L_0x1548c14c0;  alias, 1 drivers
v0x1548b6b60_0 .net "rf_valid", 0 0, v0x1548b2c30_0;  alias, 1 drivers
v0x1548b6bf0_0 .net "rst_n", 0 0, v0x1548c10c0_0;  alias, 1 drivers
v0x1548b6c80_0 .net "status", 15 0, L_0x1548c18a0;  alias, 1 drivers
v0x1548b6d20_0 .var "status_reg", 15 0;
E_0x1548b35a0 .event anyedge, v0x1548b66c0_0, v0x1548b6340_0, v0x1548b6510_0;
L_0x1548c13e0 .part v0x1548b66c0_0, 8, 16;
S_0x1548b3600 .scope module, "cordic_inst" "cordic" 5 83, 6 12 0, S_0x1548b2fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 16 "angle";
    .port_info 4 /OUTPUT 16 "sine";
    .port_info 5 /OUTPUT 16 "cosine";
    .port_info 6 /OUTPUT 1 "valid";
    .port_info 7 /OUTPUT 1 "ready";
P_0x1548b37d0 .param/l "ANGLE_WIDTH" 0 6 15, +C4<00000000000000000000000000010000>;
P_0x1548b3810 .param/l "DATA_WIDTH" 0 6 13, +C4<00000000000000000000000000010000>;
P_0x1548b3850 .param/l "ITERATIONS" 0 6 14, +C4<00000000000000000000000000001100>;
v0x1548b3b10_0 .net "angle", 15 0, L_0x1548c13e0;  1 drivers
v0x1548b3bd0 .array "atan_table", 11 0, 15 0;
v0x1548b3c70_0 .net "clk", 0 0, v0x1548c0350_0;  alias, 1 drivers
v0x1548b3d00_0 .var "cosine", 15 0;
v0x1548b3d90_0 .net "enable", 0 0, v0x1548c0650_0;  alias, 1 drivers
v0x1548b3e30_0 .var "iteration_count", 4 0;
v0x1548b3ee0_0 .var "processing", 0 0;
v0x1548b3f80_0 .net "ready", 0 0, L_0x1548c1300;  alias, 1 drivers
v0x1548b4020_0 .net "rst_n", 0 0, v0x1548c10c0_0;  alias, 1 drivers
v0x1548b4130_0 .var "sine", 15 0;
v0x1548b41d0_0 .var "valid", 0 0;
v0x1548b4270 .array "x", 12 0, 15 0;
v0x1548b4310_0 .var "x_init", 15 0;
v0x1548b43c0 .array "y", 12 0, 15 0;
v0x1548b4460_0 .var "y_init", 15 0;
v0x1548b4510 .array "z", 12 0, 15 0;
v0x1548b45b0_0 .var "z_init", 15 0;
E_0x1548b3ab0/0 .event negedge, v0x1548b4020_0;
E_0x1548b3ab0/1 .event posedge, v0x1548b3c70_0;
E_0x1548b3ab0 .event/or E_0x1548b3ab0/0, E_0x1548b3ab0/1;
L_0x1548c1300 .reduce/nor v0x1548b3ee0_0;
S_0x1548b47e0 .scope module, "mult_inst" "complex_multiplier" 5 100, 7 12 0, S_0x1548b2fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 16 "a_real";
    .port_info 4 /INPUT 16 "a_imag";
    .port_info 5 /INPUT 16 "b_real";
    .port_info 6 /INPUT 16 "b_imag";
    .port_info 7 /OUTPUT 18 "result_real";
    .port_info 8 /OUTPUT 18 "result_imag";
    .port_info 9 /OUTPUT 1 "valid";
    .port_info 10 /OUTPUT 1 "ready";
P_0x1548b4950 .param/l "DATA_WIDTH" 0 7 13, +C4<00000000000000000000000000010000>;
P_0x1548b4990 .param/l "OUTPUT_WIDTH" 0 7 14, +C4<00000000000000000000000000010010>;
L_0x148078010 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1548b4c20_0 .net "a_imag", 15 0, L_0x148078010;  1 drivers
v0x1548b4cd0_0 .net "a_real", 15 0, v0x1548bff50_0;  alias, 1 drivers
v0x1548b4d70_0 .net "b_imag", 15 0, v0x1548b4130_0;  alias, 1 drivers
v0x1548b4e00_0 .net "b_real", 15 0, v0x1548b3d00_0;  alias, 1 drivers
v0x1548b4e90_0 .net "clk", 0 0, v0x1548c0350_0;  alias, 1 drivers
v0x1548b4f60_0 .net "enable", 0 0, v0x1548c0650_0;  alias, 1 drivers
v0x1548b5010_0 .var "imag_imag_prod", 17 0;
v0x1548b50a0_0 .var "imag_real_prod", 17 0;
v0x1548b5130_0 .var "pipeline_stage", 1 0;
v0x1548b5260_0 .var "processing", 0 0;
v0x1548b5300_0 .net "ready", 0 0, L_0x1548c14c0;  alias, 1 drivers
v0x1548b53a0_0 .var "real_imag_prod", 17 0;
v0x1548b5450_0 .var "real_real_prod", 17 0;
v0x1548b5500_0 .var "result_imag", 17 0;
v0x1548b55b0_0 .var "result_real", 17 0;
v0x1548b5660_0 .net "rst_n", 0 0, v0x1548c10c0_0;  alias, 1 drivers
v0x1548b5710_0 .var "temp_imag", 17 0;
v0x1548b58a0_0 .var "temp_real", 17 0;
v0x1548b5930_0 .var "valid", 0 0;
L_0x1548c14c0 .reduce/nor v0x1548b5260_0;
S_0x1548b6f20 .scope module, "decim_inst" "decimation" 4 172, 8 12 0, S_0x1548b24a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 8 "cic_decimation";
    .port_info 4 /INPUT 8 "fir_decimation";
    .port_info 5 /INPUT 1 "bypass_cic";
    .port_info 6 /INPUT 1 "bypass_fir";
    .port_info 7 /INPUT 18 "i_data_in";
    .port_info 8 /INPUT 18 "q_data_in";
    .port_info 9 /INPUT 1 "data_valid";
    .port_info 10 /OUTPUT 1 "data_ready";
    .port_info 11 /OUTPUT 18 "i_data_out";
    .port_info 12 /OUTPUT 18 "q_data_out";
    .port_info 13 /OUTPUT 1 "out_valid";
    .port_info 14 /INPUT 1 "out_ready";
    .port_info 15 /OUTPUT 16 "status";
P_0x1548b70e0 .param/l "CIC_DECIMATION" 0 8 16, +C4<00000000000000000000000000001000>;
P_0x1548b7120 .param/l "CIC_STAGES" 0 8 15, +C4<00000000000000000000000000000011>;
P_0x1548b7160 .param/l "DATA_WIDTH" 0 8 13, +C4<00000000000000000000000000010010>;
P_0x1548b71a0 .param/l "FIR_DECIMATION" 0 8 17, +C4<00000000000000000000000000000100>;
P_0x1548b71e0 .param/l "FIR_TAPS" 0 8 18, +C4<00000000000000000000000000100000>;
P_0x1548b7220 .param/l "OUTPUT_WIDTH" 0 8 14, +C4<00000000000000000000000000010010>;
L_0x1548c1f80 .functor AND 1, v0x1548c0760_0, L_0x1548c1de0, C4<1>, C4<1>;
L_0x1548c2070 .functor BUFZ 16, v0x1548b9cb0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1548b82f0_0 .net *"_ivl_1", 0 0, L_0x1548c1c20;  1 drivers
v0x1548b83a0_0 .net *"_ivl_3", 0 0, L_0x1548c1ce0;  1 drivers
L_0x148078058 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1548b8440_0 .net/2u *"_ivl_4", 0 0, L_0x148078058;  1 drivers
v0x1548b84e0_0 .net *"_ivl_6", 0 0, L_0x1548c1de0;  1 drivers
v0x1548b8590_0 .net "bypass_cic", 0 0, v0x1548c00e0_0;  alias, 1 drivers
v0x1548b8670_0 .net "bypass_fir", 0 0, v0x1548c01b0_0;  alias, 1 drivers
v0x1548b8710_0 .var "cic_counter", 7 0;
v0x1548b87c0_0 .var "cic_decimating", 0 0;
v0x1548b8860_0 .net "cic_decimation", 7 0, v0x1548c02c0_0;  alias, 1 drivers
v0x1548b8970 .array "cic_i_combs", 2 0, 23 0;
v0x1548b8a10 .array "cic_i_integrators", 2 0, 23 0;
v0x1548b8ab0_0 .var "cic_i_out", 23 0;
v0x1548b8b60 .array "cic_q_combs", 2 0, 23 0;
v0x1548b8c00 .array "cic_q_integrators", 2 0, 23 0;
v0x1548b8ca0_0 .var "cic_q_out", 23 0;
v0x1548b8d50_0 .var "cic_valid", 0 0;
v0x1548b8df0_0 .net "clk", 0 0, v0x1548c0350_0;  alias, 1 drivers
v0x1548b8f80_0 .net "data_ready", 0 0, L_0x1548c1f80;  alias, 1 drivers
v0x1548b9010_0 .net "data_valid", 0 0, v0x1548bbab0_0;  alias, 1 drivers
v0x1548b90a0_0 .net "enable", 0 0, v0x1548c0760_0;  alias, 1 drivers
v0x1548b9130_0 .var "fir_counter", 7 0;
v0x1548b91d0_0 .var "fir_decimating", 0 0;
v0x1548b9270_0 .net "fir_decimation", 7 0, v0x1548c0bc0_0;  alias, 1 drivers
v0x1548b9320 .array "fir_delay_line_i", 31 0, 23 0;
v0x1548b93c0 .array "fir_delay_line_q", 31 0, 23 0;
v0x1548b9460_0 .var "fir_i_out", 23 0;
v0x1548b9510_0 .var "fir_q_out", 23 0;
v0x1548b95c0_0 .var "fir_valid", 0 0;
v0x1548b9660_0 .net "i_data_in", 17 0, v0x1548bb3a0_0;  alias, 1 drivers
v0x1548b9710_0 .var "i_data_out", 17 0;
v0x1548b97c0_0 .net "out_ready", 0 0, L_0x1548c23b0;  alias, 1 drivers
v0x1548b9860_0 .var "out_valid", 0 0;
v0x1548b9900_0 .net "q_data_in", 17 0, v0x1548bd4a0_0;  alias, 1 drivers
v0x1548b8ea0_0 .var "q_data_out", 17 0;
v0x1548b9b90_0 .net "rst_n", 0 0, v0x1548c10c0_0;  alias, 1 drivers
v0x1548b9c20_0 .net "status", 15 0, L_0x1548c2070;  alias, 1 drivers
v0x1548b9cb0_0 .var "status_reg", 15 0;
L_0x1548c1c20 .reduce/nor v0x1548c00e0_0;
L_0x1548c1ce0 .reduce/nor v0x1548b87c0_0;
L_0x1548c1de0 .functor MUXZ 1, L_0x148078058, L_0x1548c1ce0, L_0x1548c1c20, C4<>;
S_0x1548b7640 .scope begin, "$ivl_for_loop5" "$ivl_for_loop5" 8 74, 8 74 0, S_0x1548b6f20;
 .timescale 0 0;
v0x1548b7800_0 .var/i "i", 31 0;
S_0x1548b78a0 .scope begin, "$ivl_for_loop6" "$ivl_for_loop6" 8 91, 8 91 0, S_0x1548b6f20;
 .timescale 0 0;
v0x1548b7a70_0 .var/i "i", 31 0;
S_0x1548b7b20 .scope begin, "$ivl_for_loop7" "$ivl_for_loop7" 8 113, 8 113 0, S_0x1548b6f20;
 .timescale 0 0;
v0x1548b7d00_0 .var/i "i", 31 0;
S_0x1548b7db0 .scope begin, "$ivl_for_loop8" "$ivl_for_loop8" 8 138, 8 138 0, S_0x1548b6f20;
 .timescale 0 0;
v0x1548b7f70_0 .var/i "i", 31 0;
S_0x1548b8030 .scope begin, "$ivl_for_loop9" "$ivl_for_loop9" 8 150, 8 150 0, S_0x1548b6f20;
 .timescale 0 0;
v0x1548b8230_0 .var/i "i", 31 0;
S_0x1548b9e50 .scope module, "fir_i_inst" "fir_filter" 4 119, 9 12 0, S_0x1548b24a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 18 "coeff_data";
    .port_info 4 /INPUT 8 "coeff_addr";
    .port_info 5 /INPUT 1 "coeff_wr";
    .port_info 6 /INPUT 1 "coeff_ld";
    .port_info 7 /INPUT 18 "data_in";
    .port_info 8 /INPUT 1 "data_valid";
    .port_info 9 /OUTPUT 1 "data_ready";
    .port_info 10 /OUTPUT 18 "data_out";
    .port_info 11 /OUTPUT 1 "out_valid";
    .port_info 12 /INPUT 1 "out_ready";
    .port_info 13 /OUTPUT 16 "status";
P_0x1548ba030 .param/l "COEFF_WIDTH" 0 9 14, +C4<00000000000000000000000000010010>;
P_0x1548ba070 .param/l "DATA_WIDTH" 0 9 13, +C4<00000000000000000000000000010010>;
P_0x1548ba0b0 .param/l "NUM_TAPS" 0 9 16, +C4<00000000000000000000000001000000>;
P_0x1548ba0f0 .param/l "OUTPUT_WIDTH" 0 9 15, +C4<00000000000000000000000000010010>;
P_0x1548ba130 .param/l "SYMMETRIC" 0 9 17, +C4<00000000000000000000000000000001>;
L_0x1548c1a00 .functor BUFZ 16, v0x1548bbd70_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1548bade0_0 .var "accumulator", 17 0;
v0x1548baea0_0 .net "clk", 0 0, v0x1548c0350_0;  alias, 1 drivers
v0x1548bafc0_0 .net "coeff_addr", 7 0, v0x1548c0880_0;  alias, 1 drivers
v0x1548bb070_0 .net "coeff_data", 17 0, v0x1548c0910_0;  alias, 1 drivers
v0x1548bb100_0 .net "coeff_ld", 0 0, v0x1548c09a0_0;  alias, 1 drivers
v0x1548bb1d0_0 .net "coeff_wr", 0 0, v0x1548c0a30_0;  alias, 1 drivers
v0x1548bb260 .array "coefficients", 63 0, 17 0;
v0x1548bb300_0 .net "data_in", 17 0, L_0x1548c1600;  alias, 1 drivers
v0x1548bb3a0_0 .var "data_out", 17 0;
v0x1548bb4d0_0 .net "data_ready", 0 0, L_0x1548c1960;  alias, 1 drivers
v0x1548bb560_0 .net "data_valid", 0 0, L_0x1548c1720;  alias, 1 drivers
v0x1548bb5f0 .array "delay_line", 63 0, 17 0;
v0x1548bb680_0 .net "enable", 0 0, v0x1548c07f0_0;  alias, 1 drivers
v0x1548bb710_0 .var "mac_counter", 7 0;
v0x1548bb7b0_0 .var "mac_result", 17 0;
v0x1548bb860_0 .var "mac_valid", 0 0;
v0x1548bb900_0 .net "out_ready", 0 0, L_0x1548c1f80;  alias, 1 drivers
v0x1548bbab0_0 .var "out_valid", 0 0;
v0x1548bbb40_0 .var "processing", 0 0;
v0x1548bbbd0_0 .net "rst_n", 0 0, v0x1548c10c0_0;  alias, 1 drivers
v0x1548bbce0_0 .net "status", 15 0, L_0x1548c1a00;  alias, 1 drivers
v0x1548bbd70_0 .var "status_reg", 15 0;
v0x1548bbe00_0 .var "tap_counter", 7 0;
L_0x1548c1960 .reduce/nor v0x1548bbb40_0;
S_0x1548ba510 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 9 61, 9 61 0, S_0x1548b9e50;
 .timescale 0 0;
v0x1548ba6d0_0 .var/i "i", 31 0;
S_0x1548ba790 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 9 74, 9 74 0, S_0x1548b9e50;
 .timescale 0 0;
v0x1548ba960_0 .var/i "i", 31 0;
S_0x1548ba9f0 .scope begin, "$ivl_for_loop4" "$ivl_for_loop4" 9 79, 9 79 0, S_0x1548b9e50;
 .timescale 0 0;
v0x1548bab80_0 .var/i "i", 31 0;
S_0x1548bac20 .scope generate, "SYM_OPT" "SYM_OPT" 9 179, 9 179 0, S_0x1548b9e50;
 .timescale 0 0;
S_0x1548bbfd0 .scope module, "fir_q_inst" "fir_filter" 4 145, 9 12 0, S_0x1548b24a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 18 "coeff_data";
    .port_info 4 /INPUT 8 "coeff_addr";
    .port_info 5 /INPUT 1 "coeff_wr";
    .port_info 6 /INPUT 1 "coeff_ld";
    .port_info 7 /INPUT 18 "data_in";
    .port_info 8 /INPUT 1 "data_valid";
    .port_info 9 /OUTPUT 1 "data_ready";
    .port_info 10 /OUTPUT 18 "data_out";
    .port_info 11 /OUTPUT 1 "out_valid";
    .port_info 12 /INPUT 1 "out_ready";
    .port_info 13 /OUTPUT 16 "status";
P_0x1548bc190 .param/l "COEFF_WIDTH" 0 9 14, +C4<00000000000000000000000000010010>;
P_0x1548bc1d0 .param/l "DATA_WIDTH" 0 9 13, +C4<00000000000000000000000000010010>;
P_0x1548bc210 .param/l "NUM_TAPS" 0 9 16, +C4<00000000000000000000000001000000>;
P_0x1548bc250 .param/l "OUTPUT_WIDTH" 0 9 15, +C4<00000000000000000000000000010010>;
P_0x1548bc290 .param/l "SYMMETRIC" 0 9 17, +C4<00000000000000000000000000000001>;
L_0x1548c1b70 .functor BUFZ 16, v0x1548bde20_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1548bcf20_0 .var "accumulator", 17 0;
v0x1548bcfe0_0 .net "clk", 0 0, v0x1548c0350_0;  alias, 1 drivers
v0x1548bd080_0 .net "coeff_addr", 7 0, v0x1548c0880_0;  alias, 1 drivers
v0x1548bd150_0 .net "coeff_data", 17 0, v0x1548c0910_0;  alias, 1 drivers
v0x1548bd200_0 .net "coeff_ld", 0 0, v0x1548c09a0_0;  alias, 1 drivers
v0x1548bd2d0_0 .net "coeff_wr", 0 0, v0x1548c0a30_0;  alias, 1 drivers
v0x1548bd380 .array "coefficients", 63 0, 17 0;
v0x1548bd410_0 .net "data_in", 17 0, L_0x1548c1690;  alias, 1 drivers
v0x1548bd4a0_0 .var "data_out", 17 0;
v0x1548bd5d0_0 .net "data_ready", 0 0, L_0x1548c1a90;  1 drivers
v0x1548bd660_0 .net "data_valid", 0 0, L_0x1548c1720;  alias, 1 drivers
v0x1548bd6f0 .array "delay_line", 63 0, 17 0;
v0x1548bd790_0 .net "enable", 0 0, v0x1548c07f0_0;  alias, 1 drivers
v0x1548bd820_0 .var "mac_counter", 7 0;
v0x1548bd8c0_0 .var "mac_result", 17 0;
v0x1548bd970_0 .var "mac_valid", 0 0;
v0x1548bda10_0 .net "out_ready", 0 0, L_0x1548c1f80;  alias, 1 drivers
v0x1548bdbe0_0 .var "out_valid", 0 0;
v0x1548bdc70_0 .var "processing", 0 0;
v0x1548bdd00_0 .net "rst_n", 0 0, v0x1548c10c0_0;  alias, 1 drivers
v0x1548bdd90_0 .net "status", 15 0, L_0x1548c1b70;  1 drivers
v0x1548bde20_0 .var "status_reg", 15 0;
v0x1548bdeb0_0 .var "tap_counter", 7 0;
L_0x1548c1a90 .reduce/nor v0x1548bdc70_0;
S_0x1548bc650 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 9 61, 9 61 0, S_0x1548bbfd0;
 .timescale 0 0;
v0x1548bc810_0 .var/i "i", 31 0;
S_0x1548bc8d0 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 9 74, 9 74 0, S_0x1548bbfd0;
 .timescale 0 0;
v0x1548bcaa0_0 .var/i "i", 31 0;
S_0x1548bcb30 .scope begin, "$ivl_for_loop4" "$ivl_for_loop4" 9 79, 9 79 0, S_0x1548bbfd0;
 .timescale 0 0;
v0x1548bccc0_0 .var/i "i", 31 0;
S_0x1548bcd60 .scope generate, "SYM_OPT" "SYM_OPT" 9 179, 9 179 0, S_0x1548bbfd0;
 .timescale 0 0;
    .scope S_0x1548a4bb0;
T_0 ;
    %wait E_0x15486b050;
    %load/vec4 v0x1548b1ee0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 48;
    %assign/vec4 v0x1548b1310_0, 0;
    %fork t_1, S_0x1548a5200;
    %jmp t_0;
    .scope S_0x1548a5200;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15486a220_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x15486a220_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 36;
    %ix/getv/s 3, v0x15486a220_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1548b1a30, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x15486a220_0;
    %assign/vec4/off/d v0x1548b1e30_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x15486a220_0;
    %assign/vec4/off/d v0x1548b1b20_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x15486a220_0;
    %assign/vec4/off/d v0x1548b1bd0_0, 4, 5;
    %pushi/vec4 0, 0, 48;
    %ix/getv/s 3, v0x15486a220_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1548b1d60, 0, 4;
    %load/vec4 v0x15486a220_0;
    %addi 1, 0, 32;
    %store/vec4 v0x15486a220_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %end;
    .scope S_0x1548a4bb0;
t_0 %join;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1548b1270_0, 0;
    %pushi/vec4 0, 0, 48;
    %assign/vec4 v0x1548b1110_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x1548b18f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x1548b1850_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.8, 9;
    %load/vec4 v0x1548b17b0_0;
    %and;
T_0.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %load/vec4 v0x1548b1700_0;
    %pad/u 36;
    %load/vec4 v0x1548b15f0_0;
    %pad/u 36;
    %mul;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1548b1a30, 0, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1548b1e30_0, 4, 5;
    %load/vec4 v0x1548b14b0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1548b1b20_0, 4, 5;
    %load/vec4 v0x1548b1990_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1548b1bd0_0, 4, 5;
    %load/vec4 v0x1548b1050_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1548b1d60, 0, 4;
    %jmp T_0.7;
T_0.6 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1548b1e30_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1548b1b20_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1548b1bd0_0, 4, 5;
T_0.7 ;
    %fork t_3, S_0x1548b0df0;
    %jmp t_2;
    .scope S_0x1548b0df0;
t_3 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x1548b0fc0_0, 0, 32;
T_0.9 ;
    %load/vec4 v0x1548b0fc0_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_0.10, 5;
    %load/vec4 v0x1548b0fc0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x1548b1a30, 4;
    %ix/getv/s 3, v0x1548b0fc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1548b1a30, 0, 4;
    %load/vec4 v0x1548b1e30_0;
    %load/vec4 v0x1548b0fc0_0;
    %subi 1, 0, 32;
    %part/s 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x1548b0fc0_0;
    %assign/vec4/off/d v0x1548b1e30_0, 4, 5;
    %load/vec4 v0x1548b1b20_0;
    %load/vec4 v0x1548b0fc0_0;
    %subi 1, 0, 32;
    %part/s 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x1548b0fc0_0;
    %assign/vec4/off/d v0x1548b1b20_0, 4, 5;
    %load/vec4 v0x1548b1bd0_0;
    %load/vec4 v0x1548b0fc0_0;
    %subi 1, 0, 32;
    %part/s 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x1548b0fc0_0;
    %assign/vec4/off/d v0x1548b1bd0_0, 4, 5;
    %load/vec4 v0x1548b0fc0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x1548b1d60, 4;
    %ix/getv/s 3, v0x1548b0fc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1548b1d60, 0, 4;
    %load/vec4 v0x1548b0fc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1548b0fc0_0, 0, 32;
    %jmp T_0.9;
T_0.10 ;
    %end;
    .scope S_0x1548a4bb0;
t_2 %join;
    %load/vec4 v0x1548b1e30_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.11, 8;
    %load/vec4 v0x1548b1b20_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.13, 8;
    %pushi/vec4 0, 0, 48;
    %assign/vec4 v0x1548b1310_0, 0;
    %jmp T_0.14;
T_0.13 ;
    %load/vec4 v0x1548b1bd0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.15, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1548b1d60, 4;
    %assign/vec4 v0x1548b1310_0, 0;
    %jmp T_0.16;
T_0.15 ;
    %load/vec4 v0x1548b1310_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1548b1a30, 4;
    %pad/u 48;
    %add;
    %assign/vec4 v0x1548b1310_0, 0;
T_0.16 ;
T_0.14 ;
    %load/vec4 v0x1548b1400_0;
    %assign/vec4 v0x1548b1110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1548b1270_0, 0;
    %jmp T_0.12;
T_0.11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1548b1270_0, 0;
T_0.12 ;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1548b1270_0, 0;
T_0.5 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x1548a4bb0;
T_1 ;
    %wait E_0x15486dd30;
    %load/vec4 v0x1548b1b20_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 48;
    %store/vec4 v0x1548b1400_0, 0, 48;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x1548b1bd0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1548b1d60, 4;
    %store/vec4 v0x1548b1400_0, 0, 48;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x1548b1310_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1548b1a30, 4;
    %pad/u 48;
    %add;
    %store/vec4 v0x1548b1400_0, 0, 48;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x1548a4bb0;
T_2 ;
    %wait E_0x15486b050;
    %load/vec4 v0x1548b1ee0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1548b2030_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x1548b18f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x1548b18f0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1548b2030_0, 4, 5;
    %load/vec4 v0x1548b1850_0;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1548b2030_0, 4, 5;
    %load/vec4 v0x1548b1270_0;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1548b2030_0, 4, 5;
    %load/vec4 v0x1548b14b0_0;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1548b2030_0, 4, 5;
    %load/vec4 v0x1548b1990_0;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1548b2030_0, 4, 5;
    %pushi/vec4 0, 0, 3;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1548b2030_0, 4, 5;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1548b2030_0, 4, 5;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1548b3600;
T_3 ;
    %pushi/vec4 16384, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1548b3bd0, 4, 0;
    %pushi/vec4 9672, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1548b3bd0, 4, 0;
    %pushi/vec4 5110, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1548b3bd0, 4, 0;
    %pushi/vec4 2594, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1548b3bd0, 4, 0;
    %pushi/vec4 1302, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1548b3bd0, 4, 0;
    %pushi/vec4 651, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1548b3bd0, 4, 0;
    %pushi/vec4 325, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1548b3bd0, 4, 0;
    %pushi/vec4 162, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1548b3bd0, 4, 0;
    %pushi/vec4 81, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1548b3bd0, 4, 0;
    %pushi/vec4 40, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1548b3bd0, 4, 0;
    %pushi/vec4 20, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1548b3bd0, 4, 0;
    %pushi/vec4 10, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1548b3bd0, 4, 0;
    %pushi/vec4 16384, 0, 16;
    %store/vec4 v0x1548b4310_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1548b4460_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1548b45b0_0, 0, 16;
    %end;
    .thread T_3;
    .scope S_0x1548b3600;
T_4 ;
    %wait E_0x1548b3ab0;
    %load/vec4 v0x1548b4020_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1548b3ee0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1548b3e30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1548b41d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1548b4130_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1548b3d00_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x1548b3d90_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.4, 9;
    %load/vec4 v0x1548b3ee0_0;
    %nor/r;
    %and;
T_4.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1548b3ee0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1548b3e30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1548b41d0_0, 0;
    %load/vec4 v0x1548b4310_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1548b4270, 0, 4;
    %load/vec4 v0x1548b4460_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1548b43c0, 0, 4;
    %load/vec4 v0x1548b3b10_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1548b4510, 0, 4;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x1548b3ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.5, 8;
    %load/vec4 v0x1548b3e30_0;
    %pad/u 32;
    %cmpi/u 12, 0, 32;
    %jmp/0xz  T_4.7, 5;
    %load/vec4 v0x1548b3e30_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x1548b3e30_0, 0;
    %ix/getv 4, v0x1548b3e30_0;
    %load/vec4a v0x1548b4510, 4;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.9, 5;
    %ix/getv 4, v0x1548b3e30_0;
    %load/vec4a v0x1548b4270, 4;
    %ix/getv 4, v0x1548b3e30_0;
    %load/vec4a v0x1548b43c0, 4;
    %ix/getv 4, v0x1548b3e30_0;
    %shiftr 4;
    %sub;
    %load/vec4 v0x1548b3e30_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1548b4270, 0, 4;
    %ix/getv 4, v0x1548b3e30_0;
    %load/vec4a v0x1548b43c0, 4;
    %ix/getv 4, v0x1548b3e30_0;
    %load/vec4a v0x1548b4270, 4;
    %ix/getv 4, v0x1548b3e30_0;
    %shiftr 4;
    %add;
    %load/vec4 v0x1548b3e30_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1548b43c0, 0, 4;
    %ix/getv 4, v0x1548b3e30_0;
    %load/vec4a v0x1548b4510, 4;
    %ix/getv 4, v0x1548b3e30_0;
    %load/vec4a v0x1548b3bd0, 4;
    %sub;
    %load/vec4 v0x1548b3e30_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1548b4510, 0, 4;
    %jmp T_4.10;
T_4.9 ;
    %ix/getv 4, v0x1548b3e30_0;
    %load/vec4a v0x1548b4270, 4;
    %ix/getv 4, v0x1548b3e30_0;
    %load/vec4a v0x1548b43c0, 4;
    %ix/getv 4, v0x1548b3e30_0;
    %shiftr 4;
    %add;
    %load/vec4 v0x1548b3e30_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1548b4270, 0, 4;
    %ix/getv 4, v0x1548b3e30_0;
    %load/vec4a v0x1548b43c0, 4;
    %ix/getv 4, v0x1548b3e30_0;
    %load/vec4a v0x1548b4270, 4;
    %ix/getv 4, v0x1548b3e30_0;
    %shiftr 4;
    %sub;
    %load/vec4 v0x1548b3e30_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1548b43c0, 0, 4;
    %ix/getv 4, v0x1548b3e30_0;
    %load/vec4a v0x1548b4510, 4;
    %ix/getv 4, v0x1548b3e30_0;
    %load/vec4a v0x1548b3bd0, 4;
    %add;
    %load/vec4 v0x1548b3e30_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1548b4510, 0, 4;
T_4.10 ;
    %jmp T_4.8;
T_4.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1548b3ee0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1548b41d0_0, 0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1548b4270, 4;
    %assign/vec4 v0x1548b3d00_0, 0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1548b43c0, 4;
    %assign/vec4 v0x1548b4130_0, 0;
T_4.8 ;
    %jmp T_4.6;
T_4.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1548b41d0_0, 0;
T_4.6 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1548b47e0;
T_5 ;
    %wait E_0x1548b3ab0;
    %load/vec4 v0x1548b5660_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1548b5130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1548b5260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1548b5930_0, 0;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0x1548b55b0_0, 0;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0x1548b5500_0, 0;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0x1548b5450_0, 0;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0x1548b5010_0, 0;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0x1548b53a0_0, 0;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0x1548b50a0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x1548b4f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x1548b5130_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %jmp T_5.7;
T_5.4 ;
    %load/vec4 v0x1548b5260_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1548b5260_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x1548b5130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1548b5930_0, 0;
    %load/vec4 v0x1548b4cd0_0;
    %pad/u 18;
    %load/vec4 v0x1548b4e00_0;
    %pad/u 18;
    %mul;
    %assign/vec4 v0x1548b5450_0, 0;
    %load/vec4 v0x1548b4c20_0;
    %pad/u 18;
    %load/vec4 v0x1548b4d70_0;
    %pad/u 18;
    %mul;
    %assign/vec4 v0x1548b5010_0, 0;
    %load/vec4 v0x1548b4cd0_0;
    %pad/u 18;
    %load/vec4 v0x1548b4d70_0;
    %pad/u 18;
    %mul;
    %assign/vec4 v0x1548b53a0_0, 0;
    %load/vec4 v0x1548b4c20_0;
    %pad/u 18;
    %load/vec4 v0x1548b4e00_0;
    %pad/u 18;
    %mul;
    %assign/vec4 v0x1548b50a0_0, 0;
T_5.8 ;
    %jmp T_5.7;
T_5.5 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x1548b5130_0, 0;
    %load/vec4 v0x1548b5450_0;
    %load/vec4 v0x1548b5010_0;
    %sub;
    %assign/vec4 v0x1548b58a0_0, 0;
    %load/vec4 v0x1548b53a0_0;
    %load/vec4 v0x1548b50a0_0;
    %add;
    %assign/vec4 v0x1548b5710_0, 0;
    %jmp T_5.7;
T_5.6 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1548b5130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1548b5260_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1548b5930_0, 0;
    %load/vec4 v0x1548b58a0_0;
    %assign/vec4 v0x1548b55b0_0, 0;
    %load/vec4 v0x1548b5710_0;
    %assign/vec4 v0x1548b5500_0, 0;
    %jmp T_5.7;
T_5.7 ;
    %pop/vec4 1;
    %jmp T_5.3;
T_5.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1548b5930_0, 0;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1548b2fa0;
T_6 ;
    %wait E_0x1548b3ab0;
    %load/vec4 v0x1548b6bf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x1548b66c0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x1548b5e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x1548b6770_0;
    %assign/vec4 v0x1548b66c0_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1548b2fa0;
T_7 ;
    %wait E_0x1548b35a0;
    %load/vec4 v0x1548b66c0_0;
    %load/vec4 v0x1548b6340_0;
    %add;
    %load/vec4 v0x1548b6510_0;
    %pad/u 24;
    %add;
    %store/vec4 v0x1548b6770_0, 0, 24;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x1548b2fa0;
T_8 ;
    %wait E_0x1548b3ab0;
    %load/vec4 v0x1548b6bf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0x1548b5f40_0, 0;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0x1548b68d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1548b6220_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x1548b5e20_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_8.5, 10;
    %load/vec4 v0x1548b62b0_0;
    %and;
T_8.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.4, 9;
    %load/vec4 v0x1548b6100_0;
    %and;
T_8.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x1548b5fd0_0;
    %assign/vec4 v0x1548b5f40_0, 0;
    %load/vec4 v0x1548b6980_0;
    %assign/vec4 v0x1548b68d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1548b6220_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x1548b6100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1548b6220_0, 0;
T_8.6 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x1548b2fa0;
T_9 ;
    %wait E_0x1548b3ab0;
    %load/vec4 v0x1548b6bf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1548b6470_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1548b6d20_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x1548b5e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x1548b6340_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %assign/vec4 v0x1548b6470_0, 0;
    %load/vec4 v0x1548b5e20_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1548b6d20_0, 4, 5;
    %load/vec4 v0x1548b6b60_0;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1548b6d20_0, 4, 5;
    %load/vec4 v0x1548b6220_0;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1548b6d20_0, 4, 5;
    %load/vec4 v0x1548b5d50_0;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1548b6d20_0, 4, 5;
    %load/vec4 v0x1548b62b0_0;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1548b6d20_0, 4, 5;
    %pushi/vec4 0, 0, 11;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1548b6d20_0, 4, 5;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x1548b9e50;
T_10 ;
    %wait E_0x1548b3ab0;
    %load/vec4 v0x1548bbbd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %fork t_5, S_0x1548ba510;
    %jmp t_4;
    .scope S_0x1548ba510;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1548ba6d0_0, 0, 32;
T_10.2 ;
    %load/vec4 v0x1548ba6d0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_10.3, 5;
    %pushi/vec4 0, 0, 18;
    %ix/getv/s 3, v0x1548ba6d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1548bb260, 0, 4;
    %load/vec4 v0x1548ba6d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1548ba6d0_0, 0, 32;
    %jmp T_10.2;
T_10.3 ;
    %end;
    .scope S_0x1548b9e50;
t_4 %join;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x1548bb1d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x1548bb070_0;
    %ix/getv 3, v0x1548bafc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1548bb260, 0, 4;
T_10.4 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x1548b9e50;
T_11 ;
    %wait E_0x1548b3ab0;
    %load/vec4 v0x1548bbbd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %fork t_7, S_0x1548ba790;
    %jmp t_6;
    .scope S_0x1548ba790;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1548ba960_0, 0, 32;
T_11.2 ;
    %load/vec4 v0x1548ba960_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_11.3, 5;
    %pushi/vec4 0, 0, 18;
    %ix/getv/s 3, v0x1548ba960_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1548bb5f0, 0, 4;
    %load/vec4 v0x1548ba960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1548ba960_0, 0, 32;
    %jmp T_11.2;
T_11.3 ;
    %end;
    .scope S_0x1548b9e50;
t_6 %join;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x1548bb680_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_11.7, 10;
    %load/vec4 v0x1548bb560_0;
    %and;
T_11.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.6, 9;
    %load/vec4 v0x1548bb4d0_0;
    %and;
T_11.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %fork t_9, S_0x1548ba9f0;
    %jmp t_8;
    .scope S_0x1548ba9f0;
t_9 ;
    %pushi/vec4 63, 0, 32;
    %store/vec4 v0x1548bab80_0, 0, 32;
T_11.8 ;
    %load/vec4 v0x1548bab80_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_11.9, 5;
    %load/vec4 v0x1548bab80_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x1548bb5f0, 4;
    %ix/getv/s 3, v0x1548bab80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1548bb5f0, 0, 4;
    %load/vec4 v0x1548bab80_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1548bab80_0, 0, 32;
    %jmp T_11.8;
T_11.9 ;
    %end;
    .scope S_0x1548b9e50;
t_8 %join;
    %load/vec4 v0x1548bb300_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1548bb5f0, 0, 4;
T_11.4 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x1548b9e50;
T_12 ;
    %wait E_0x1548b3ab0;
    %load/vec4 v0x1548bbbd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1548bbb40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1548bbe00_0, 0;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0x1548bade0_0, 0;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0x1548bb7b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1548bb860_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1548bb710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1548bbab0_0, 0;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0x1548bb3a0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x1548bb680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x1548bbb40_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.6, 9;
    %load/vec4 v0x1548bb560_0;
    %and;
T_12.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1548bbb40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1548bbe00_0, 0;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0x1548bade0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1548bb860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1548bbab0_0, 0;
    %jmp T_12.5;
T_12.4 ;
    %load/vec4 v0x1548bbb40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.7, 8;
    %load/vec4 v0x1548bbe00_0;
    %pad/u 32;
    %cmpi/u 64, 0, 32;
    %jmp/0xz  T_12.9, 5;
    %pushi/vec4 1, 0, 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.13, 9;
    %load/vec4 v0x1548bbe00_0;
    %pad/u 32;
    %cmpi/u 32, 0, 32;
    %flag_get/vec4 5;
    %and;
T_12.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.11, 8;
    %load/vec4 v0x1548bade0_0;
    %ix/getv 4, v0x1548bbe00_0;
    %load/vec4a v0x1548bb5f0, 4;
    %pushi/vec4 63, 0, 32;
    %load/vec4 v0x1548bbe00_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %load/vec4a v0x1548bb5f0, 4;
    %add;
    %ix/getv 4, v0x1548bbe00_0;
    %load/vec4a v0x1548bb260, 4;
    %mul;
    %add;
    %assign/vec4 v0x1548bade0_0, 0;
    %jmp T_12.12;
T_12.11 ;
    %load/vec4 v0x1548bade0_0;
    %ix/getv 4, v0x1548bbe00_0;
    %load/vec4a v0x1548bb5f0, 4;
    %ix/getv 4, v0x1548bbe00_0;
    %load/vec4a v0x1548bb260, 4;
    %mul;
    %add;
    %assign/vec4 v0x1548bade0_0, 0;
T_12.12 ;
    %load/vec4 v0x1548bbe00_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x1548bbe00_0, 0;
    %jmp T_12.10;
T_12.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1548bbb40_0, 0;
    %load/vec4 v0x1548bade0_0;
    %assign/vec4 v0x1548bb7b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1548bb860_0, 0;
T_12.10 ;
T_12.7 ;
T_12.5 ;
    %load/vec4 v0x1548bb860_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.16, 9;
    %load/vec4 v0x1548bb900_0;
    %and;
T_12.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.14, 8;
    %load/vec4 v0x1548bb7b0_0;
    %assign/vec4 v0x1548bb3a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1548bbab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1548bb860_0, 0;
    %jmp T_12.15;
T_12.14 ;
    %load/vec4 v0x1548bb900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.17, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1548bbab0_0, 0;
T_12.17 ;
T_12.15 ;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1548bbab0_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x1548b9e50;
T_13 ;
    %wait E_0x1548b3ab0;
    %load/vec4 v0x1548bbbd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1548bbd70_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x1548bb680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x1548bb680_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1548bbd70_0, 4, 5;
    %load/vec4 v0x1548bb560_0;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1548bbd70_0, 4, 5;
    %load/vec4 v0x1548bbab0_0;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1548bbd70_0, 4, 5;
    %load/vec4 v0x1548bbb40_0;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1548bbd70_0, 4, 5;
    %load/vec4 v0x1548bb860_0;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1548bbd70_0, 4, 5;
    %pushi/vec4 0, 0, 3;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1548bbd70_0, 4, 5;
    %load/vec4 v0x1548bbe00_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1548bbd70_0, 4, 5;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x1548bbfd0;
T_14 ;
    %wait E_0x1548b3ab0;
    %load/vec4 v0x1548bdd00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %fork t_11, S_0x1548bc650;
    %jmp t_10;
    .scope S_0x1548bc650;
t_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1548bc810_0, 0, 32;
T_14.2 ;
    %load/vec4 v0x1548bc810_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_14.3, 5;
    %pushi/vec4 0, 0, 18;
    %ix/getv/s 3, v0x1548bc810_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1548bd380, 0, 4;
    %load/vec4 v0x1548bc810_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1548bc810_0, 0, 32;
    %jmp T_14.2;
T_14.3 ;
    %end;
    .scope S_0x1548bbfd0;
t_10 %join;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x1548bd2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x1548bd150_0;
    %ix/getv 3, v0x1548bd080_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1548bd380, 0, 4;
T_14.4 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x1548bbfd0;
T_15 ;
    %wait E_0x1548b3ab0;
    %load/vec4 v0x1548bdd00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %fork t_13, S_0x1548bc8d0;
    %jmp t_12;
    .scope S_0x1548bc8d0;
t_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1548bcaa0_0, 0, 32;
T_15.2 ;
    %load/vec4 v0x1548bcaa0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_15.3, 5;
    %pushi/vec4 0, 0, 18;
    %ix/getv/s 3, v0x1548bcaa0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1548bd6f0, 0, 4;
    %load/vec4 v0x1548bcaa0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1548bcaa0_0, 0, 32;
    %jmp T_15.2;
T_15.3 ;
    %end;
    .scope S_0x1548bbfd0;
t_12 %join;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x1548bd790_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_15.7, 10;
    %load/vec4 v0x1548bd660_0;
    %and;
T_15.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.6, 9;
    %load/vec4 v0x1548bd5d0_0;
    %and;
T_15.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %fork t_15, S_0x1548bcb30;
    %jmp t_14;
    .scope S_0x1548bcb30;
t_15 ;
    %pushi/vec4 63, 0, 32;
    %store/vec4 v0x1548bccc0_0, 0, 32;
T_15.8 ;
    %load/vec4 v0x1548bccc0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_15.9, 5;
    %load/vec4 v0x1548bccc0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x1548bd6f0, 4;
    %ix/getv/s 3, v0x1548bccc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1548bd6f0, 0, 4;
    %load/vec4 v0x1548bccc0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1548bccc0_0, 0, 32;
    %jmp T_15.8;
T_15.9 ;
    %end;
    .scope S_0x1548bbfd0;
t_14 %join;
    %load/vec4 v0x1548bd410_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1548bd6f0, 0, 4;
T_15.4 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x1548bbfd0;
T_16 ;
    %wait E_0x1548b3ab0;
    %load/vec4 v0x1548bdd00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1548bdc70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1548bdeb0_0, 0;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0x1548bcf20_0, 0;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0x1548bd8c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1548bd970_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1548bd820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1548bdbe0_0, 0;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0x1548bd4a0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x1548bd790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x1548bdc70_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_16.6, 9;
    %load/vec4 v0x1548bd660_0;
    %and;
T_16.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1548bdc70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1548bdeb0_0, 0;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0x1548bcf20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1548bd970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1548bdbe0_0, 0;
    %jmp T_16.5;
T_16.4 ;
    %load/vec4 v0x1548bdc70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.7, 8;
    %load/vec4 v0x1548bdeb0_0;
    %pad/u 32;
    %cmpi/u 64, 0, 32;
    %jmp/0xz  T_16.9, 5;
    %pushi/vec4 1, 0, 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_16.13, 9;
    %load/vec4 v0x1548bdeb0_0;
    %pad/u 32;
    %cmpi/u 32, 0, 32;
    %flag_get/vec4 5;
    %and;
T_16.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.11, 8;
    %load/vec4 v0x1548bcf20_0;
    %ix/getv 4, v0x1548bdeb0_0;
    %load/vec4a v0x1548bd6f0, 4;
    %pushi/vec4 63, 0, 32;
    %load/vec4 v0x1548bdeb0_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %load/vec4a v0x1548bd6f0, 4;
    %add;
    %ix/getv 4, v0x1548bdeb0_0;
    %load/vec4a v0x1548bd380, 4;
    %mul;
    %add;
    %assign/vec4 v0x1548bcf20_0, 0;
    %jmp T_16.12;
T_16.11 ;
    %load/vec4 v0x1548bcf20_0;
    %ix/getv 4, v0x1548bdeb0_0;
    %load/vec4a v0x1548bd6f0, 4;
    %ix/getv 4, v0x1548bdeb0_0;
    %load/vec4a v0x1548bd380, 4;
    %mul;
    %add;
    %assign/vec4 v0x1548bcf20_0, 0;
T_16.12 ;
    %load/vec4 v0x1548bdeb0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x1548bdeb0_0, 0;
    %jmp T_16.10;
T_16.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1548bdc70_0, 0;
    %load/vec4 v0x1548bcf20_0;
    %assign/vec4 v0x1548bd8c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1548bd970_0, 0;
T_16.10 ;
T_16.7 ;
T_16.5 ;
    %load/vec4 v0x1548bd970_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_16.16, 9;
    %load/vec4 v0x1548bda10_0;
    %and;
T_16.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.14, 8;
    %load/vec4 v0x1548bd8c0_0;
    %assign/vec4 v0x1548bd4a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1548bdbe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1548bd970_0, 0;
    %jmp T_16.15;
T_16.14 ;
    %load/vec4 v0x1548bda10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.17, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1548bdbe0_0, 0;
T_16.17 ;
T_16.15 ;
    %jmp T_16.3;
T_16.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1548bdbe0_0, 0;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x1548bbfd0;
T_17 ;
    %wait E_0x1548b3ab0;
    %load/vec4 v0x1548bdd00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1548bde20_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x1548bd790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x1548bd790_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1548bde20_0, 4, 5;
    %load/vec4 v0x1548bd660_0;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1548bde20_0, 4, 5;
    %load/vec4 v0x1548bdbe0_0;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1548bde20_0, 4, 5;
    %load/vec4 v0x1548bdc70_0;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1548bde20_0, 4, 5;
    %load/vec4 v0x1548bd970_0;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1548bde20_0, 4, 5;
    %pushi/vec4 0, 0, 3;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1548bde20_0, 4, 5;
    %load/vec4 v0x1548bdeb0_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1548bde20_0, 4, 5;
T_17.2 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x1548b6f20;
T_18 ;
    %wait E_0x1548b3ab0;
    %load/vec4 v0x1548b9b90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %fork t_17, S_0x1548b7640;
    %jmp t_16;
    .scope S_0x1548b7640;
t_17 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1548b7800_0, 0, 32;
T_18.2 ;
    %load/vec4 v0x1548b7800_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_18.3, 5;
    %pushi/vec4 0, 0, 24;
    %ix/getv/s 3, v0x1548b7800_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1548b8a10, 0, 4;
    %pushi/vec4 0, 0, 24;
    %ix/getv/s 3, v0x1548b7800_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1548b8c00, 0, 4;
    %pushi/vec4 0, 0, 24;
    %ix/getv/s 3, v0x1548b7800_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1548b8970, 0, 4;
    %pushi/vec4 0, 0, 24;
    %ix/getv/s 3, v0x1548b7800_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1548b8b60, 0, 4;
    %load/vec4 v0x1548b7800_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1548b7800_0, 0, 32;
    %jmp T_18.2;
T_18.3 ;
    %end;
    .scope S_0x1548b6f20;
t_16 %join;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1548b8710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1548b87c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1548b8d50_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x1548b8ab0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x1548b8ca0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x1548b90a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.6, 9;
    %load/vec4 v0x1548b8590_0;
    %nor/r;
    %and;
T_18.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v0x1548b9010_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.9, 9;
    %load/vec4 v0x1548b8f80_0;
    %and;
T_18.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.7, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1548b8a10, 4;
    %load/vec4 v0x1548b9660_0;
    %pad/u 24;
    %add;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1548b8a10, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1548b8c00, 4;
    %load/vec4 v0x1548b9900_0;
    %pad/u 24;
    %add;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1548b8c00, 0, 4;
    %fork t_19, S_0x1548b78a0;
    %jmp t_18;
    .scope S_0x1548b78a0;
t_19 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x1548b7a70_0, 0, 32;
T_18.10 ;
    %load/vec4 v0x1548b7a70_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_18.11, 5;
    %ix/getv/s 4, v0x1548b7a70_0;
    %load/vec4a v0x1548b8a10, 4;
    %load/vec4 v0x1548b7a70_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x1548b8a10, 4;
    %add;
    %ix/getv/s 3, v0x1548b7a70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1548b8a10, 0, 4;
    %ix/getv/s 4, v0x1548b7a70_0;
    %load/vec4a v0x1548b8c00, 4;
    %load/vec4 v0x1548b7a70_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x1548b8c00, 4;
    %add;
    %ix/getv/s 3, v0x1548b7a70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1548b8c00, 0, 4;
    %load/vec4 v0x1548b7a70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1548b7a70_0, 0, 32;
    %jmp T_18.10;
T_18.11 ;
    %end;
    .scope S_0x1548b6f20;
t_18 %join;
    %load/vec4 v0x1548b8860_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x1548b8710_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_18.12, 5;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1548b8710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1548b87c0_0, 0;
    %jmp T_18.13;
T_18.12 ;
    %load/vec4 v0x1548b8710_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x1548b8710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1548b87c0_0, 0;
T_18.13 ;
T_18.7 ;
    %load/vec4 v0x1548b87c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.14, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1548b8a10, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1548b8970, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1548b8c00, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1548b8b60, 0, 4;
    %fork t_21, S_0x1548b7b20;
    %jmp t_20;
    .scope S_0x1548b7b20;
t_21 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x1548b7d00_0, 0, 32;
T_18.16 ;
    %load/vec4 v0x1548b7d00_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_18.17, 5;
    %load/vec4 v0x1548b7d00_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x1548b8970, 4;
    %ix/getv/s 4, v0x1548b7d00_0;
    %load/vec4a v0x1548b8970, 4;
    %sub;
    %ix/getv/s 3, v0x1548b7d00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1548b8970, 0, 4;
    %load/vec4 v0x1548b7d00_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x1548b8b60, 4;
    %ix/getv/s 4, v0x1548b7d00_0;
    %load/vec4a v0x1548b8b60, 4;
    %sub;
    %ix/getv/s 3, v0x1548b7d00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1548b8b60, 0, 4;
    %load/vec4 v0x1548b7d00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1548b7d00_0, 0, 32;
    %jmp T_18.16;
T_18.17 ;
    %end;
    .scope S_0x1548b6f20;
t_20 %join;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1548b8970, 4;
    %assign/vec4 v0x1548b8ab0_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1548b8b60, 4;
    %assign/vec4 v0x1548b8ca0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1548b8d50_0, 0;
    %jmp T_18.15;
T_18.14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1548b8d50_0, 0;
T_18.15 ;
    %jmp T_18.5;
T_18.4 ;
    %load/vec4 v0x1548b8590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.18, 8;
    %load/vec4 v0x1548b9660_0;
    %pad/u 24;
    %assign/vec4 v0x1548b8ab0_0, 0;
    %load/vec4 v0x1548b9900_0;
    %pad/u 24;
    %assign/vec4 v0x1548b8ca0_0, 0;
    %load/vec4 v0x1548b9010_0;
    %assign/vec4 v0x1548b8d50_0, 0;
T_18.18 ;
T_18.5 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x1548b6f20;
T_19 ;
    %wait E_0x1548b3ab0;
    %load/vec4 v0x1548b9b90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %fork t_23, S_0x1548b7db0;
    %jmp t_22;
    .scope S_0x1548b7db0;
t_23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1548b7f70_0, 0, 32;
T_19.2 ;
    %load/vec4 v0x1548b7f70_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_19.3, 5;
    %pushi/vec4 0, 0, 24;
    %ix/getv/s 3, v0x1548b7f70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1548b9320, 0, 4;
    %pushi/vec4 0, 0, 24;
    %ix/getv/s 3, v0x1548b7f70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1548b93c0, 0, 4;
    %load/vec4 v0x1548b7f70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1548b7f70_0, 0, 32;
    %jmp T_19.2;
T_19.3 ;
    %end;
    .scope S_0x1548b6f20;
t_22 %join;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1548b9130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1548b91d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1548b95c0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x1548b9460_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x1548b9510_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x1548b90a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_19.6, 9;
    %load/vec4 v0x1548b8670_0;
    %nor/r;
    %and;
T_19.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %load/vec4 v0x1548b8d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.7, 8;
    %fork t_25, S_0x1548b8030;
    %jmp t_24;
    .scope S_0x1548b8030;
t_25 ;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v0x1548b8230_0, 0, 32;
T_19.9 ;
    %load/vec4 v0x1548b8230_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_19.10, 5;
    %load/vec4 v0x1548b8230_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x1548b9320, 4;
    %ix/getv/s 3, v0x1548b8230_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1548b9320, 0, 4;
    %load/vec4 v0x1548b8230_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x1548b93c0, 4;
    %ix/getv/s 3, v0x1548b8230_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1548b93c0, 0, 4;
    %load/vec4 v0x1548b8230_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1548b8230_0, 0, 32;
    %jmp T_19.9;
T_19.10 ;
    %end;
    .scope S_0x1548b6f20;
t_24 %join;
    %load/vec4 v0x1548b8ab0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1548b9320, 0, 4;
    %load/vec4 v0x1548b8ca0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1548b93c0, 0, 4;
    %load/vec4 v0x1548b9270_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x1548b9130_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_19.11, 5;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1548b9130_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1548b91d0_0, 0;
    %jmp T_19.12;
T_19.11 ;
    %load/vec4 v0x1548b9130_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x1548b9130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1548b91d0_0, 0;
T_19.12 ;
T_19.7 ;
    %load/vec4 v0x1548b91d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.13, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1548b9320, 4;
    %assign/vec4 v0x1548b9460_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1548b93c0, 4;
    %assign/vec4 v0x1548b9510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1548b95c0_0, 0;
    %jmp T_19.14;
T_19.13 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1548b95c0_0, 0;
T_19.14 ;
    %jmp T_19.5;
T_19.4 ;
    %load/vec4 v0x1548b8670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.15, 8;
    %load/vec4 v0x1548b8ab0_0;
    %assign/vec4 v0x1548b9460_0, 0;
    %load/vec4 v0x1548b8ca0_0;
    %assign/vec4 v0x1548b9510_0, 0;
    %load/vec4 v0x1548b8d50_0;
    %assign/vec4 v0x1548b95c0_0, 0;
T_19.15 ;
T_19.5 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x1548b6f20;
T_20 ;
    %wait E_0x1548b3ab0;
    %load/vec4 v0x1548b9b90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0x1548b9710_0, 0;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0x1548b8ea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1548b9860_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x1548b90a0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_20.5, 10;
    %load/vec4 v0x1548b95c0_0;
    %and;
T_20.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_20.4, 9;
    %load/vec4 v0x1548b97c0_0;
    %and;
T_20.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x1548b9460_0;
    %parti/s 18, 0, 2;
    %assign/vec4 v0x1548b9710_0, 0;
    %load/vec4 v0x1548b9510_0;
    %parti/s 18, 0, 2;
    %assign/vec4 v0x1548b8ea0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1548b9860_0, 0;
    %jmp T_20.3;
T_20.2 ;
    %load/vec4 v0x1548b97c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1548b9860_0, 0;
T_20.6 ;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x1548b6f20;
T_21 ;
    %wait E_0x1548b3ab0;
    %load/vec4 v0x1548b9b90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1548b9cb0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x1548b90a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x1548b90a0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1548b9cb0_0, 4, 5;
    %load/vec4 v0x1548b9010_0;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1548b9cb0_0, 4, 5;
    %load/vec4 v0x1548b8d50_0;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1548b9cb0_0, 4, 5;
    %load/vec4 v0x1548b95c0_0;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1548b9cb0_0, 4, 5;
    %load/vec4 v0x1548b9860_0;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1548b9cb0_0, 4, 5;
    %load/vec4 v0x1548b8590_0;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1548b9cb0_0, 4, 5;
    %load/vec4 v0x1548b8670_0;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1548b9cb0_0, 4, 5;
    %load/vec4 v0x1548b87c0_0;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1548b9cb0_0, 4, 5;
    %load/vec4 v0x1548b8710_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1548b9cb0_0, 4, 5;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x1548b24a0;
T_22 ;
    %wait E_0x1548b3ab0;
    %load/vec4 v0x1548bfb50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1548bfc70_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x1548bedb0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1548bfc70_0, 4, 5;
    %load/vec4 v0x1548beed0_0;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1548bfc70_0, 4, 5;
    %load/vec4 v0x1548bee40_0;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1548bfc70_0, 4, 5;
    %load/vec4 v0x1548be5f0_0;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1548bfc70_0, 4, 5;
    %load/vec4 v0x1548be1f0_0;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1548bfc70_0, 4, 5;
    %load/vec4 v0x1548bfa30_0;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1548bfc70_0, 4, 5;
    %load/vec4 v0x1548be280_0;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1548bfc70_0, 4, 5;
    %load/vec4 v0x1548be310_0;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1548bfc70_0, 4, 5;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1548bfc70_0, 4, 5;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x154898be0;
T_23 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1548c0350_0, 0, 1;
T_23.0 ;
    %delay 5, 0;
    %load/vec4 v0x1548c0350_0;
    %inv;
    %store/vec4 v0x1548c0350_0, 0, 1;
    %jmp T_23.0;
    %end;
    .thread T_23;
    .scope S_0x154898be0;
T_24 ;
    %vpi_call 3 117 "$display", "Starting Simple RF Frontend Test" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1548c10c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1548b2c30_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1548bff50_0, 0, 16;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x1548c0db0_0, 0, 24;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1548c0e40_0, 0, 16;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x1548c02c0_0, 0, 8;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x1548c0bc0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1548c00e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1548c01b0_0, 0, 1;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0x1548c0910_0, 0, 18;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1548c0880_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1548c0a30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1548c09a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1548c0650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1548c07f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1548c0760_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1548c0f10_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1548c10c0_0, 0, 1;
    %delay 50, 0;
    %vpi_call 3 143 "$display", "Reset complete, starting basic test..." {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1548c0650_0, 0, 1;
    %pushi/vec4 1048576, 0, 24;
    %store/vec4 v0x1548c0db0_0, 0, 24;
    %fork t_27, S_0x1548b2230;
    %jmp t_26;
    .scope S_0x1548b2230;
t_27 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1548b23e0_0, 0, 32;
T_24.0 ;
    %load/vec4 v0x1548b23e0_0;
    %cmpi/s 100, 0, 32;
    %jmp/0xz T_24.1, 5;
    %wait E_0x1548b23a0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1548b2c30_0, 0, 1;
    %load/vec4 v0x1548b23e0_0;
    %muli 100, 0, 32;
    %pad/s 16;
    %store/vec4 v0x1548bff50_0, 0, 16;
    %load/vec4 v0x1548b23e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1548b23e0_0, 0, 32;
    %jmp T_24.0;
T_24.1 ;
    %end;
    .scope S_0x154898be0;
t_26 %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1548b2c30_0, 0, 1;
    %delay 500, 0;
    %vpi_call 3 161 "$display", "Basic test completed!" {0 0 0};
    %vpi_call 3 162 "$display", "DDC Status: %h", v0x1548c0470_0 {0 0 0};
    %vpi_call 3 163 "$display", "System Status: %h", v0x1548c1150_0 {0 0 0};
    %delay 100, 0;
    %vpi_call 3 167 "$display", "Simulation completed successfully!" {0 0 0};
    %vpi_call 3 168 "$finish" {0 0 0};
    %end;
    .thread T_24;
    .scope S_0x154898be0;
T_25 ;
    %wait E_0x1548b23a0;
    %load/vec4 v0x1548c0fa0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_25.2, 9;
    %load/vec4 v0x1548c0f10_0;
    %and;
T_25.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %vpi_call 3 176 "$display", "Output: I=%h, Q=%h", v0x1548c0d20_0, v0x1548c1030_0 {0 0 0};
T_25.0 ;
    %jmp T_25;
    .thread T_25;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "rtl/mac_unit.v";
    "sim/simple_testbench.v";
    "rtl/rf_frontend_top.v";
    "rtl/ddc_core.v";
    "rtl/cordic.v";
    "rtl/complex_multiplier.v";
    "rtl/decimation.v";
    "rtl/fir_filter.v";
