$date
	Mon Jul 17 21:55:15 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! out $end
$var reg 1 " a $end
$var reg 1 # b $end
$scope module dut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ gnd $end
$var wire 1 ! out $end
$var wire 1 % temp $end
$var wire 1 & vdd $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1&
1%
0$
0#
0"
1!
$end
#5
0!
1#
#10
0#
z%
1"
#15
1#
#20
