Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_setMem_top glbl -Oenable_linking_all_libraries -prj setMem.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_16 -L floating_point_v7_0_21 --lib ieee_proposed=./ieee_proposed -s setMem 
Multi-threading is on. Using 14 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lotto/Desktop/SIMD/SIMD_HLS/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lotto/Desktop/SIMD/SIMD_HLS/solution1/sim/verilog/AESL_axi_master_gmem0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lotto/Desktop/SIMD/SIMD_HLS/solution1/sim/verilog/AESL_axi_master_gmem1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lotto/Desktop/SIMD/SIMD_HLS/solution1/sim/verilog/AESL_axi_master_gmem2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lotto/Desktop/SIMD/SIMD_HLS/solution1/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lotto/Desktop/SIMD/SIMD_HLS/solution1/sim/verilog/setMem.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_setMem_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lotto/Desktop/SIMD/SIMD_HLS/solution1/sim/verilog/setMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module setMem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lotto/Desktop/SIMD/SIMD_HLS/solution1/sim/verilog/setMem_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module setMem_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lotto/Desktop/SIMD/SIMD_HLS/solution1/sim/verilog/setMem_data_a_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module setMem_data_a_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lotto/Desktop/SIMD/SIMD_HLS/solution1/sim/verilog/setMem_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module setMem_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lotto/Desktop/SIMD/SIMD_HLS/solution1/sim/verilog/setMem_gmem0_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module setMem_gmem0_m_axi
INFO: [VRFC 10-311] analyzing module setMem_gmem0_m_axi_load
INFO: [VRFC 10-311] analyzing module setMem_gmem0_m_axi_store
INFO: [VRFC 10-311] analyzing module setMem_gmem0_m_axi_read
INFO: [VRFC 10-311] analyzing module setMem_gmem0_m_axi_write
INFO: [VRFC 10-311] analyzing module setMem_gmem0_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module setMem_gmem0_m_axi_throttle
INFO: [VRFC 10-311] analyzing module setMem_gmem0_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module setMem_gmem0_m_axi_fifo
INFO: [VRFC 10-311] analyzing module setMem_gmem0_m_axi_srl
INFO: [VRFC 10-311] analyzing module setMem_gmem0_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lotto/Desktop/SIMD/SIMD_HLS/solution1/sim/verilog/setMem_gmem1_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module setMem_gmem1_m_axi
INFO: [VRFC 10-311] analyzing module setMem_gmem1_m_axi_load
INFO: [VRFC 10-311] analyzing module setMem_gmem1_m_axi_store
INFO: [VRFC 10-311] analyzing module setMem_gmem1_m_axi_read
INFO: [VRFC 10-311] analyzing module setMem_gmem1_m_axi_write
INFO: [VRFC 10-311] analyzing module setMem_gmem1_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module setMem_gmem1_m_axi_throttle
INFO: [VRFC 10-311] analyzing module setMem_gmem1_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module setMem_gmem1_m_axi_fifo
INFO: [VRFC 10-311] analyzing module setMem_gmem1_m_axi_srl
INFO: [VRFC 10-311] analyzing module setMem_gmem1_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lotto/Desktop/SIMD/SIMD_HLS/solution1/sim/verilog/setMem_gmem2_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module setMem_gmem2_m_axi
INFO: [VRFC 10-311] analyzing module setMem_gmem2_m_axi_load
INFO: [VRFC 10-311] analyzing module setMem_gmem2_m_axi_store
INFO: [VRFC 10-311] analyzing module setMem_gmem2_m_axi_read
INFO: [VRFC 10-311] analyzing module setMem_gmem2_m_axi_write
INFO: [VRFC 10-311] analyzing module setMem_gmem2_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module setMem_gmem2_m_axi_throttle
INFO: [VRFC 10-311] analyzing module setMem_gmem2_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module setMem_gmem2_m_axi_fifo
INFO: [VRFC 10-311] analyzing module setMem_gmem2_m_axi_srl
INFO: [VRFC 10-311] analyzing module setMem_gmem2_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lotto/Desktop/SIMD/SIMD_HLS/solution1/sim/verilog/setMem_setMem_Pipeline_VITIS_LOOP_32_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module setMem_setMem_Pipeline_VITIS_LOOP_32_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lotto/Desktop/SIMD/SIMD_HLS/solution1/sim/verilog/setMem_setMem_Pipeline_VITIS_LOOP_41_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module setMem_setMem_Pipeline_VITIS_LOOP_41_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lotto/Desktop/SIMD/SIMD_HLS/solution1/sim/verilog/setMem_setMem_Pipeline_VITIS_LOOP_58_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module setMem_setMem_Pipeline_VITIS_LOOP_58_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lotto/Desktop/SIMD/SIMD_HLS/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.setMem_data_a_RAM_AUTO_1R1W
Compiling module xil_defaultlib.setMem_flow_control_loop_pipe_se...
Compiling module xil_defaultlib.setMem_setMem_Pipeline_VITIS_LOO...
Compiling module xil_defaultlib.setMem_setMem_Pipeline_VITIS_LOO...
Compiling module xil_defaultlib.setMem_setMem_Pipeline_VITIS_LOO...
Compiling module xil_defaultlib.setMem_control_s_axi
Compiling module xil_defaultlib.setMem_gmem0_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.setMem_gmem0_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.setMem_gmem0_m_axi_mem(MEM_STYLE...
Compiling module xil_defaultlib.setMem_gmem0_m_axi_fifo(MEM_STYL...
Compiling module xil_defaultlib.setMem_gmem0_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.setMem_gmem0_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.setMem_gmem0_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.setMem_gmem0_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.setMem_gmem0_m_axi_store(NUM_WRI...
Compiling module xil_defaultlib.setMem_gmem0_m_axi_mem(MEM_STYLE...
Compiling module xil_defaultlib.setMem_gmem0_m_axi_fifo(MEM_STYL...
Compiling module xil_defaultlib.setMem_gmem0_m_axi_load(NUM_READ...
Compiling module xil_defaultlib.setMem_gmem0_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.setMem_gmem0_m_axi_burst_convert...
Compiling module xil_defaultlib.setMem_gmem0_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.setMem_gmem0_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.setMem_gmem0_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.setMem_gmem0_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.setMem_gmem0_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.setMem_gmem0_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.setMem_gmem0_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.setMem_gmem0_m_axi_throttle(CONS...
Compiling module xil_defaultlib.setMem_gmem0_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.setMem_gmem0_m_axi_write(CONSERV...
Compiling module xil_defaultlib.setMem_gmem0_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.setMem_gmem0_m_axi_read(C_USER_V...
Compiling module xil_defaultlib.setMem_gmem0_m_axi(CONSERVATIVE=...
Compiling module xil_defaultlib.setMem_gmem1_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.setMem_gmem1_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.setMem_gmem1_m_axi_mem(MEM_STYLE...
Compiling module xil_defaultlib.setMem_gmem1_m_axi_fifo(MEM_STYL...
Compiling module xil_defaultlib.setMem_gmem1_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.setMem_gmem1_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.setMem_gmem1_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.setMem_gmem1_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.setMem_gmem1_m_axi_store(NUM_WRI...
Compiling module xil_defaultlib.setMem_gmem1_m_axi_mem(MEM_STYLE...
Compiling module xil_defaultlib.setMem_gmem1_m_axi_fifo(MEM_STYL...
Compiling module xil_defaultlib.setMem_gmem1_m_axi_load(NUM_READ...
Compiling module xil_defaultlib.setMem_gmem1_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.setMem_gmem1_m_axi_burst_convert...
Compiling module xil_defaultlib.setMem_gmem1_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.setMem_gmem1_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.setMem_gmem1_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.setMem_gmem1_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.setMem_gmem1_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.setMem_gmem1_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.setMem_gmem1_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.setMem_gmem1_m_axi_throttle(CONS...
Compiling module xil_defaultlib.setMem_gmem1_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.setMem_gmem1_m_axi_write(CONSERV...
Compiling module xil_defaultlib.setMem_gmem1_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.setMem_gmem1_m_axi_read(C_USER_V...
Compiling module xil_defaultlib.setMem_gmem1_m_axi(CONSERVATIVE=...
Compiling module xil_defaultlib.setMem_gmem2_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.setMem_gmem2_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.setMem_gmem2_m_axi_mem(MEM_STYLE...
Compiling module xil_defaultlib.setMem_gmem2_m_axi_fifo(MEM_STYL...
Compiling module xil_defaultlib.setMem_gmem2_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.setMem_gmem2_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.setMem_gmem2_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.setMem_gmem2_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.setMem_gmem2_m_axi_store(NUM_WRI...
Compiling module xil_defaultlib.setMem_gmem2_m_axi_mem(MEM_STYLE...
Compiling module xil_defaultlib.setMem_gmem2_m_axi_fifo(MEM_STYL...
Compiling module xil_defaultlib.setMem_gmem2_m_axi_load(NUM_READ...
Compiling module xil_defaultlib.setMem_gmem2_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.setMem_gmem2_m_axi_burst_convert...
Compiling module xil_defaultlib.setMem_gmem2_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.setMem_gmem2_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.setMem_gmem2_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.setMem_gmem2_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.setMem_gmem2_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.setMem_gmem2_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.setMem_gmem2_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.setMem_gmem2_m_axi_throttle(CONS...
Compiling module xil_defaultlib.setMem_gmem2_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.setMem_gmem2_m_axi_write(CONSERV...
Compiling module xil_defaultlib.setMem_gmem2_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.setMem_gmem2_m_axi_read(C_USER_V...
Compiling module xil_defaultlib.setMem_gmem2_m_axi(CONSERVATIVE=...
Compiling module xil_defaultlib.setMem
Compiling module xil_defaultlib.AESL_axi_master_gmem0
Compiling module xil_defaultlib.AESL_axi_master_gmem1
Compiling module xil_defaultlib.AESL_axi_master_gmem2
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_setMem_top
Compiling module work.glbl
Built simulation snapshot setMem
