// Seed: 4084667877
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  always
    if (-1) id_8 = id_6;
    else @(posedge id_1) id_5 <= 1;
  assign id_6 = id_6;
  assign id_5.id_3 = 1'b0;
  wire id_9;
  uwire id_10, id_11;
  id_12(
      .id_0(id_6 == id_10), .id_1(1), .id_2(1)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4#(.id_5("")),
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  inout wire id_18;
  output wire id_17;
  output wire id_16;
  input wire id_15;
  input wire id_14;
  output wire id_13;
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  tri0 id_20 = id_20 == 1;
  always id_3 <= 1;
  assign {~1, id_1, id_3, -1, $realtime, -1 * -1, 1, id_8, 1 & id_19, 1'b0, -1'b0} = 1;
  parameter id_21 = "";
  wire id_22;
  wire id_23;
  module_0 modCall_1 (
      id_21,
      id_12,
      id_3,
      id_11,
      id_3,
      id_20,
      id_22,
      id_18
  );
  always_latch id_2 = id_9[1];
  always @(id_21 or posedge 1) begin : LABEL_0
    id_2 <= 1'h0;
  end
endmodule
