<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › ide › serverworks.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>serverworks.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright (C) 1998-2000 Michel Aubry</span>
<span class="cm"> * Copyright (C) 1998-2000 Andrzej Krzysztofowicz</span>
<span class="cm"> * Copyright (C) 1998-2000 Andre Hedrick &lt;andre@linux-ide.org&gt;</span>
<span class="cm"> * Copyright (C) 2007-2010 Bartlomiej Zolnierkiewicz</span>
<span class="cm"> * Portions copyright (c) 2001 Sun Microsystems</span>
<span class="cm"> *</span>
<span class="cm"> *</span>
<span class="cm"> * RCC/ServerWorks IDE driver for Linux</span>
<span class="cm"> *</span>
<span class="cm"> *   OSB4: `Open South Bridge&#39; IDE Interface (fn 1)</span>
<span class="cm"> *         supports UDMA mode 2 (33 MB/s)</span>
<span class="cm"> *</span>
<span class="cm"> *   CSB5: `Champion South Bridge&#39; IDE Interface (fn 1)</span>
<span class="cm"> *         all revisions support UDMA mode 4 (66 MB/s)</span>
<span class="cm"> *         revision A2.0 and up support UDMA mode 5 (100 MB/s)</span>
<span class="cm"> *</span>
<span class="cm"> *         *** The CSB5 does not provide ANY register ***</span>
<span class="cm"> *         *** to detect 80-conductor cable presence. ***</span>
<span class="cm"> *</span>
<span class="cm"> *   CSB6: `Champion South Bridge&#39; IDE Interface (optional: third channel)</span>
<span class="cm"> *</span>
<span class="cm"> *   HT1000: AKA BCM5785 - Hypertransport Southbridge for Opteron systems. IDE</span>
<span class="cm"> *   controller same as the CSB6. Single channel ATA100 only.</span>
<span class="cm"> *</span>
<span class="cm"> * Documentation:</span>
<span class="cm"> *	Available under NDA only. Errata info very hard to get.</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/types.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/pci.h&gt;</span>
<span class="cp">#include &lt;linux/ide.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>

<span class="cp">#include &lt;asm/io.h&gt;</span>

<span class="cp">#define DRV_NAME &quot;serverworks&quot;</span>

<span class="cp">#define SVWKS_CSB5_REVISION_NEW	0x92 </span><span class="cm">/* min PCI_REVISION_ID for UDMA5 (A2.0) */</span><span class="cp"></span>
<span class="cp">#define SVWKS_CSB6_REVISION	0xa0 </span><span class="cm">/* min PCI_REVISION_ID for UDMA4 (A1.0) */</span><span class="cp"></span>

<span class="cm">/* Seagate Barracuda ATA IV Family drives in UDMA mode 5</span>
<span class="cm"> * can overrun their FIFOs when used with the CSB5 */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">svwks_bad_ata100</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;ST320011A&quot;</span><span class="p">,</span>
	<span class="s">&quot;ST340016A&quot;</span><span class="p">,</span>
	<span class="s">&quot;ST360021A&quot;</span><span class="p">,</span>
	<span class="s">&quot;ST380021A&quot;</span><span class="p">,</span>
	<span class="nb">NULL</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">check_in_drive_lists</span> <span class="p">(</span><span class="n">ide_drive_t</span> <span class="o">*</span><span class="n">drive</span><span class="p">,</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">**</span><span class="n">list</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">char</span> <span class="o">*</span><span class="n">m</span> <span class="o">=</span> <span class="p">(</span><span class="kt">char</span> <span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">drive</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">[</span><span class="n">ATA_ID_PROD</span><span class="p">];</span>

	<span class="k">while</span> <span class="p">(</span><span class="o">*</span><span class="n">list</span><span class="p">)</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">strcmp</span><span class="p">(</span><span class="o">*</span><span class="n">list</span><span class="o">++</span><span class="p">,</span> <span class="n">m</span><span class="p">))</span>
			<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u8</span> <span class="nf">svwks_udma_filter</span><span class="p">(</span><span class="n">ide_drive_t</span> <span class="o">*</span><span class="n">drive</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">to_pci_dev</span><span class="p">(</span><span class="n">drive</span><span class="o">-&gt;</span><span class="n">hwif</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">device</span> <span class="o">==</span> <span class="n">PCI_DEVICE_ID_SERVERWORKS_HT1000IDE</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">return</span> <span class="mh">0x1f</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">revision</span> <span class="o">&lt;</span> <span class="n">SVWKS_CSB5_REVISION_NEW</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">return</span> <span class="mh">0x07</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">u8</span> <span class="n">btr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">mode</span><span class="p">,</span> <span class="n">mask</span><span class="p">;</span>

		<span class="n">pci_read_config_byte</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x5A</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">btr</span><span class="p">);</span>
		<span class="n">mode</span> <span class="o">=</span> <span class="n">btr</span> <span class="o">&amp;</span> <span class="mh">0x3</span><span class="p">;</span>

		<span class="cm">/* If someone decides to do UDMA133 on CSB5 the same</span>
<span class="cm">		   issue will bite so be inclusive */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">mode</span> <span class="o">&gt;</span> <span class="mi">2</span> <span class="o">&amp;&amp;</span> <span class="n">check_in_drive_lists</span><span class="p">(</span><span class="n">drive</span><span class="p">,</span> <span class="n">svwks_bad_ata100</span><span class="p">))</span>
			<span class="n">mode</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>

		<span class="k">switch</span><span class="p">(</span><span class="n">mode</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="mi">3</span>:	 <span class="n">mask</span> <span class="o">=</span> <span class="mh">0x3f</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">2</span>:	 <span class="n">mask</span> <span class="o">=</span> <span class="mh">0x1f</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">1</span>:	 <span class="n">mask</span> <span class="o">=</span> <span class="mh">0x07</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
		<span class="nl">default:</span> <span class="n">mask</span> <span class="o">=</span> <span class="mh">0x00</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="k">return</span> <span class="n">mask</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u8</span> <span class="nf">svwks_csb_check</span> <span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">device</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">PCI_DEVICE_ID_SERVERWORKS_CSB5IDE</span>:
		<span class="k">case</span> <span class="n">PCI_DEVICE_ID_SERVERWORKS_CSB6IDE</span>:
		<span class="k">case</span> <span class="n">PCI_DEVICE_ID_SERVERWORKS_CSB6IDE2</span>:
		<span class="k">case</span> <span class="n">PCI_DEVICE_ID_SERVERWORKS_HT1000IDE</span>:
			<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
		<span class="nl">default:</span>
			<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">svwks_set_pio_mode</span><span class="p">(</span><span class="n">ide_hwif_t</span> <span class="o">*</span><span class="n">hwif</span><span class="p">,</span> <span class="n">ide_drive_t</span> <span class="o">*</span><span class="n">drive</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">static</span> <span class="k">const</span> <span class="n">u8</span> <span class="n">pio_modes</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mh">0x5d</span><span class="p">,</span> <span class="mh">0x47</span><span class="p">,</span> <span class="mh">0x34</span><span class="p">,</span> <span class="mh">0x22</span><span class="p">,</span> <span class="mh">0x20</span> <span class="p">};</span>
	<span class="k">static</span> <span class="k">const</span> <span class="n">u8</span> <span class="n">drive_pci</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mh">0x41</span><span class="p">,</span> <span class="mh">0x40</span><span class="p">,</span> <span class="mh">0x43</span><span class="p">,</span> <span class="mh">0x42</span> <span class="p">};</span>

	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">to_pci_dev</span><span class="p">(</span><span class="n">hwif</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">const</span> <span class="n">u8</span> <span class="n">pio</span> <span class="o">=</span> <span class="n">drive</span><span class="o">-&gt;</span><span class="n">pio_mode</span> <span class="o">-</span> <span class="n">XFER_PIO_0</span><span class="p">;</span>

	<span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">drive_pci</span><span class="p">[</span><span class="n">drive</span><span class="o">-&gt;</span><span class="n">dn</span><span class="p">],</span> <span class="n">pio_modes</span><span class="p">[</span><span class="n">pio</span><span class="p">]);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">svwks_csb_check</span><span class="p">(</span><span class="n">dev</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">u16</span> <span class="n">csb_pio</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

		<span class="n">pci_read_config_word</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x4a</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">csb_pio</span><span class="p">);</span>

		<span class="n">csb_pio</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mh">0x0f</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">4</span> <span class="o">*</span> <span class="n">drive</span><span class="o">-&gt;</span><span class="n">dn</span><span class="p">));</span>
		<span class="n">csb_pio</span> <span class="o">|=</span> <span class="p">(</span><span class="n">pio</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">4</span> <span class="o">*</span> <span class="n">drive</span><span class="o">-&gt;</span><span class="n">dn</span><span class="p">));</span>

		<span class="n">pci_write_config_word</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x4a</span><span class="p">,</span> <span class="n">csb_pio</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">svwks_set_dma_mode</span><span class="p">(</span><span class="n">ide_hwif_t</span> <span class="o">*</span><span class="n">hwif</span><span class="p">,</span> <span class="n">ide_drive_t</span> <span class="o">*</span><span class="n">drive</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">static</span> <span class="k">const</span> <span class="n">u8</span> <span class="n">udma_modes</span><span class="p">[]</span>		<span class="o">=</span> <span class="p">{</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x01</span><span class="p">,</span> <span class="mh">0x02</span><span class="p">,</span> <span class="mh">0x03</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">,</span> <span class="mh">0x05</span> <span class="p">};</span>
	<span class="k">static</span> <span class="k">const</span> <span class="n">u8</span> <span class="n">dma_modes</span><span class="p">[]</span>		<span class="o">=</span> <span class="p">{</span> <span class="mh">0x77</span><span class="p">,</span> <span class="mh">0x21</span><span class="p">,</span> <span class="mh">0x20</span> <span class="p">};</span>
	<span class="k">static</span> <span class="k">const</span> <span class="n">u8</span> <span class="n">drive_pci2</span><span class="p">[]</span>		<span class="o">=</span> <span class="p">{</span> <span class="mh">0x45</span><span class="p">,</span> <span class="mh">0x44</span><span class="p">,</span> <span class="mh">0x47</span><span class="p">,</span> <span class="mh">0x46</span> <span class="p">};</span>

	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span>	<span class="o">=</span> <span class="n">to_pci_dev</span><span class="p">(</span><span class="n">hwif</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">const</span> <span class="n">u8</span> <span class="n">speed</span>		<span class="o">=</span> <span class="n">drive</span><span class="o">-&gt;</span><span class="n">dma_mode</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">unit</span>			<span class="o">=</span> <span class="n">drive</span><span class="o">-&gt;</span><span class="n">dn</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">;</span>

	<span class="n">u8</span> <span class="n">ultra_enable</span>	 <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ultra_timing</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">dma_timing</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">pci_read_config_byte</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="p">(</span><span class="mh">0x56</span><span class="o">|</span><span class="n">hwif</span><span class="o">-&gt;</span><span class="n">channel</span><span class="p">),</span> <span class="o">&amp;</span><span class="n">ultra_timing</span><span class="p">);</span>
	<span class="n">pci_read_config_byte</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x54</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ultra_enable</span><span class="p">);</span>

	<span class="n">ultra_timing</span>	<span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mh">0x0F</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">4</span><span class="o">*</span><span class="n">unit</span><span class="p">));</span>
	<span class="n">ultra_enable</span>	<span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mh">0x01</span> <span class="o">&lt;&lt;</span> <span class="n">drive</span><span class="o">-&gt;</span><span class="n">dn</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">speed</span> <span class="o">&gt;=</span> <span class="n">XFER_UDMA_0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dma_timing</span>   <span class="o">|=</span> <span class="n">dma_modes</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
		<span class="n">ultra_timing</span> <span class="o">|=</span> <span class="p">(</span><span class="n">udma_modes</span><span class="p">[</span><span class="n">speed</span> <span class="o">-</span> <span class="n">XFER_UDMA_0</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">4</span> <span class="o">*</span> <span class="n">unit</span><span class="p">));</span>
		<span class="n">ultra_enable</span> <span class="o">|=</span> <span class="p">(</span><span class="mh">0x01</span> <span class="o">&lt;&lt;</span> <span class="n">drive</span><span class="o">-&gt;</span><span class="n">dn</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">speed</span> <span class="o">&gt;=</span> <span class="n">XFER_MW_DMA_0</span><span class="p">)</span>
		<span class="n">dma_timing</span>   <span class="o">|=</span> <span class="n">dma_modes</span><span class="p">[</span><span class="n">speed</span> <span class="o">-</span> <span class="n">XFER_MW_DMA_0</span><span class="p">];</span>

	<span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">drive_pci2</span><span class="p">[</span><span class="n">drive</span><span class="o">-&gt;</span><span class="n">dn</span><span class="p">],</span> <span class="n">dma_timing</span><span class="p">);</span>
	<span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="p">(</span><span class="mh">0x56</span><span class="o">|</span><span class="n">hwif</span><span class="o">-&gt;</span><span class="n">channel</span><span class="p">),</span> <span class="n">ultra_timing</span><span class="p">);</span>
	<span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x54</span><span class="p">,</span> <span class="n">ultra_enable</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">init_chipset_svwks</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">btr</span><span class="p">;</span>

	<span class="cm">/* force Master Latency Timer value to 64 PCICLKs */</span>
	<span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">PCI_LATENCY_TIMER</span><span class="p">,</span> <span class="mh">0x40</span><span class="p">);</span>

	<span class="cm">/* OSB4 : South Bridge and IDE */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">device</span> <span class="o">==</span> <span class="n">PCI_DEVICE_ID_SERVERWORKS_OSB4IDE</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">isa_dev</span> <span class="o">=</span>
			<span class="n">pci_get_device</span><span class="p">(</span><span class="n">PCI_VENDOR_ID_SERVERWORKS</span><span class="p">,</span>
					<span class="n">PCI_DEVICE_ID_SERVERWORKS_OSB4</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">isa_dev</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">pci_read_config_dword</span><span class="p">(</span><span class="n">isa_dev</span><span class="p">,</span> <span class="mh">0x64</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
			<span class="n">reg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0x00002000</span><span class="p">;</span> <span class="cm">/* disable 600ns interrupt mask */</span>
			<span class="k">if</span><span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">reg</span> <span class="o">&amp;</span> <span class="mh">0x00004000</span><span class="p">))</span>
				<span class="n">printk</span><span class="p">(</span><span class="n">KERN_DEBUG</span> <span class="n">DRV_NAME</span> <span class="s">&quot; %s: UDMA not BIOS &quot;</span>
					<span class="s">&quot;enabled.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">pci_name</span><span class="p">(</span><span class="n">dev</span><span class="p">));</span>
			<span class="n">reg</span> <span class="o">|=</span>  <span class="mh">0x00004000</span><span class="p">;</span> <span class="cm">/* enable UDMA/33 support */</span>
			<span class="n">pci_write_config_dword</span><span class="p">(</span><span class="n">isa_dev</span><span class="p">,</span> <span class="mh">0x64</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
			<span class="n">pci_dev_put</span><span class="p">(</span><span class="n">isa_dev</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="cm">/* setup CSB5/CSB6 : South Bridge and IDE option RAID */</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">((</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">device</span> <span class="o">==</span> <span class="n">PCI_DEVICE_ID_SERVERWORKS_CSB5IDE</span><span class="p">)</span> <span class="o">||</span>
		 <span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">device</span> <span class="o">==</span> <span class="n">PCI_DEVICE_ID_SERVERWORKS_CSB6IDE</span><span class="p">)</span> <span class="o">||</span>
		 <span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">device</span> <span class="o">==</span> <span class="n">PCI_DEVICE_ID_SERVERWORKS_CSB6IDE2</span><span class="p">))</span> <span class="p">{</span>

		<span class="cm">/* Third Channel Test */</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">PCI_FUNC</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">devfn</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">))</span> <span class="p">{</span>
			<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span> <span class="n">findev</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">reg4c</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="n">findev</span> <span class="o">=</span> <span class="n">pci_get_device</span><span class="p">(</span><span class="n">PCI_VENDOR_ID_SERVERWORKS</span><span class="p">,</span>
				<span class="n">PCI_DEVICE_ID_SERVERWORKS_CSB5</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">findev</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">pci_read_config_dword</span><span class="p">(</span><span class="n">findev</span><span class="p">,</span> <span class="mh">0x4C</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg4c</span><span class="p">);</span>
				<span class="n">reg4c</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0x000007FF</span><span class="p">;</span>
				<span class="n">reg4c</span> <span class="o">|=</span>  <span class="mh">0x00000040</span><span class="p">;</span>
				<span class="n">reg4c</span> <span class="o">|=</span>  <span class="mh">0x00000020</span><span class="p">;</span>
				<span class="n">pci_write_config_dword</span><span class="p">(</span><span class="n">findev</span><span class="p">,</span> <span class="mh">0x4C</span><span class="p">,</span> <span class="n">reg4c</span><span class="p">);</span>
				<span class="n">pci_dev_put</span><span class="p">(</span><span class="n">findev</span><span class="p">);</span>
			<span class="p">}</span>
			<span class="n">outb_p</span><span class="p">(</span><span class="mh">0x06</span><span class="p">,</span> <span class="mh">0x0c00</span><span class="p">);</span>
			<span class="n">dev</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">=</span> <span class="n">inb_p</span><span class="p">(</span><span class="mh">0x0c01</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span> <span class="n">findev</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
			<span class="n">u8</span> <span class="n">reg41</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

			<span class="n">findev</span> <span class="o">=</span> <span class="n">pci_get_device</span><span class="p">(</span><span class="n">PCI_VENDOR_ID_SERVERWORKS</span><span class="p">,</span>
					<span class="n">PCI_DEVICE_ID_SERVERWORKS_CSB6</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">findev</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">pci_read_config_byte</span><span class="p">(</span><span class="n">findev</span><span class="p">,</span> <span class="mh">0x41</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg41</span><span class="p">);</span>
				<span class="n">reg41</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0x40</span><span class="p">;</span>
				<span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">findev</span><span class="p">,</span> <span class="mh">0x41</span><span class="p">,</span> <span class="n">reg41</span><span class="p">);</span>
				<span class="n">pci_dev_put</span><span class="p">(</span><span class="n">findev</span><span class="p">);</span>
			<span class="p">}</span>
			<span class="cm">/*</span>
<span class="cm">			 * This is a device pin issue on CSB6.</span>
<span class="cm">			 * Since there will be a future raid mode,</span>
<span class="cm">			 * early versions of the chipset require the</span>
<span class="cm">			 * interrupt pin to be set, and it is a compatibility</span>
<span class="cm">			 * mode issue.</span>
<span class="cm">			 */</span>
			<span class="k">if</span> <span class="p">((</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">class</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">==</span> <span class="n">PCI_CLASS_STORAGE_IDE</span><span class="p">)</span>
				<span class="n">dev</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="p">}</span></pre></div></td></tr>


<tr id="section-2"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-2">&#182;</a></div><pre><code>pci_read_config_dword(dev, 0x40, &amp;pioreg)
pci_write_config_dword(dev, 0x40, 0x99999999);
pci_read_config_dword(dev, 0x44, &amp;dmareg);
pci_write_config_dword(dev, 0x44, 0xFFFFFFFF);
</code></pre></td><td class="code"><div class="highlight"><pre>		<span class="cm">/* setup the UDMA Control register</span>
<span class="cm">		 *</span>
<span class="cm">		 * 1. clear bit 6 to enable DMA</span>
<span class="cm">		 * 2. enable DMA modes with bits 0-1</span>
<span class="cm">		 * 	00 : legacy</span>
<span class="cm">		 * 	01 : udma2</span>
<span class="cm">		 * 	10 : udma2/udma4</span>
<span class="cm">		 * 	11 : udma2/udma4/udma5</span>
<span class="cm">		 */</span>
		<span class="n">pci_read_config_byte</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x5A</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">btr</span><span class="p">);</span>
		<span class="n">btr</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0x40</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">PCI_FUNC</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">devfn</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">))</span>
			<span class="n">btr</span> <span class="o">|=</span> <span class="mh">0x2</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">btr</span> <span class="o">|=</span> <span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">revision</span> <span class="o">&gt;=</span> <span class="n">SVWKS_CSB5_REVISION_NEW</span><span class="p">)</span> <span class="o">?</span> <span class="mh">0x3</span> <span class="o">:</span> <span class="mh">0x2</span><span class="p">;</span>
		<span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x5A</span><span class="p">,</span> <span class="n">btr</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="cm">/* Setup HT1000 SouthBridge Controller - Single Channel Only */</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">device</span> <span class="o">==</span> <span class="n">PCI_DEVICE_ID_SERVERWORKS_HT1000IDE</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pci_read_config_byte</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x5A</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">btr</span><span class="p">);</span>
		<span class="n">btr</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0x40</span><span class="p">;</span>
		<span class="n">btr</span> <span class="o">|=</span> <span class="mh">0x3</span><span class="p">;</span>
		<span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x5A</span><span class="p">,</span> <span class="n">btr</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u8</span> <span class="nf">ata66_svwks_svwks</span><span class="p">(</span><span class="n">ide_hwif_t</span> <span class="o">*</span><span class="n">hwif</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">ATA_CBL_PATA80</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* On Dell PowerEdge servers with a CSB5/CSB6, the top two bits</span>
<span class="cm"> * of the subsystem device ID indicate presence of an 80-pin cable.</span>
<span class="cm"> * Bit 15 clear = secondary IDE channel does not have 80-pin cable.</span>
<span class="cm"> * Bit 15 set   = secondary IDE channel has 80-pin cable.</span>
<span class="cm"> * Bit 14 clear = primary IDE channel does not have 80-pin cable.</span>
<span class="cm"> * Bit 14 set   = primary IDE channel has 80-pin cable.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">u8</span> <span class="nf">ata66_svwks_dell</span><span class="p">(</span><span class="n">ide_hwif_t</span> <span class="o">*</span><span class="n">hwif</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">to_pci_dev</span><span class="p">(</span><span class="n">hwif</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">subsystem_vendor</span> <span class="o">==</span> <span class="n">PCI_VENDOR_ID_DELL</span> <span class="o">&amp;&amp;</span>
	    <span class="n">dev</span><span class="o">-&gt;</span><span class="n">vendor</span>	<span class="o">==</span> <span class="n">PCI_VENDOR_ID_SERVERWORKS</span> <span class="o">&amp;&amp;</span>
	    <span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">device</span> <span class="o">==</span> <span class="n">PCI_DEVICE_ID_SERVERWORKS_CSB5IDE</span> <span class="o">||</span>
	     <span class="n">dev</span><span class="o">-&gt;</span><span class="n">device</span> <span class="o">==</span> <span class="n">PCI_DEVICE_ID_SERVERWORKS_CSB6IDE</span><span class="p">))</span>
		<span class="k">return</span> <span class="p">((</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">hwif</span><span class="o">-&gt;</span><span class="n">channel</span> <span class="o">+</span> <span class="mi">14</span><span class="p">))</span> <span class="o">&amp;</span>
			<span class="n">dev</span><span class="o">-&gt;</span><span class="n">subsystem_device</span><span class="p">)</span> <span class="o">?</span> <span class="n">ATA_CBL_PATA80</span> <span class="o">:</span> <span class="n">ATA_CBL_PATA40</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">ATA_CBL_PATA40</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* Sun Cobalt Alpine hardware avoids the 80-pin cable</span>
<span class="cm"> * detect issue by attaching the drives directly to the board.</span>
<span class="cm"> * This check follows the Dell precedent (how scary is that?!)</span>
<span class="cm"> *</span>
<span class="cm"> * WARNING: this only works on Alpine hardware!</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">u8</span> <span class="nf">ata66_svwks_cobalt</span><span class="p">(</span><span class="n">ide_hwif_t</span> <span class="o">*</span><span class="n">hwif</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">to_pci_dev</span><span class="p">(</span><span class="n">hwif</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">subsystem_vendor</span> <span class="o">==</span> <span class="n">PCI_VENDOR_ID_SUN</span> <span class="o">&amp;&amp;</span>
	    <span class="n">dev</span><span class="o">-&gt;</span><span class="n">vendor</span>	<span class="o">==</span> <span class="n">PCI_VENDOR_ID_SERVERWORKS</span> <span class="o">&amp;&amp;</span>
	    <span class="n">dev</span><span class="o">-&gt;</span><span class="n">device</span> <span class="o">==</span> <span class="n">PCI_DEVICE_ID_SERVERWORKS_CSB5IDE</span><span class="p">)</span>
		<span class="k">return</span> <span class="p">((</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">hwif</span><span class="o">-&gt;</span><span class="n">channel</span> <span class="o">+</span> <span class="mi">14</span><span class="p">))</span> <span class="o">&amp;</span>
			<span class="n">dev</span><span class="o">-&gt;</span><span class="n">subsystem_device</span><span class="p">)</span> <span class="o">?</span> <span class="n">ATA_CBL_PATA80</span> <span class="o">:</span> <span class="n">ATA_CBL_PATA40</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">ATA_CBL_PATA40</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u8</span> <span class="nf">svwks_cable_detect</span><span class="p">(</span><span class="n">ide_hwif_t</span> <span class="o">*</span><span class="n">hwif</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">to_pci_dev</span><span class="p">(</span><span class="n">hwif</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>

	<span class="cm">/* Server Works */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">subsystem_vendor</span> <span class="o">==</span> <span class="n">PCI_VENDOR_ID_SERVERWORKS</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">ata66_svwks_svwks</span> <span class="p">(</span><span class="n">hwif</span><span class="p">);</span>
	
	<span class="cm">/* Dell PowerEdge */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">subsystem_vendor</span> <span class="o">==</span> <span class="n">PCI_VENDOR_ID_DELL</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">ata66_svwks_dell</span> <span class="p">(</span><span class="n">hwif</span><span class="p">);</span>

	<span class="cm">/* Cobalt Alpine */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">subsystem_vendor</span> <span class="o">==</span> <span class="n">PCI_VENDOR_ID_SUN</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">ata66_svwks_cobalt</span> <span class="p">(</span><span class="n">hwif</span><span class="p">);</span>

	<span class="cm">/* Per Specified Design by OEM, and ASIC Architect */</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">device</span> <span class="o">==</span> <span class="n">PCI_DEVICE_ID_SERVERWORKS_CSB6IDE</span><span class="p">)</span> <span class="o">||</span>
	    <span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">device</span> <span class="o">==</span> <span class="n">PCI_DEVICE_ID_SERVERWORKS_CSB6IDE2</span><span class="p">))</span>
		<span class="k">return</span> <span class="n">ATA_CBL_PATA80</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">ATA_CBL_PATA40</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">ide_port_ops</span> <span class="n">osb4_port_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">set_pio_mode</span>		<span class="o">=</span> <span class="n">svwks_set_pio_mode</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_dma_mode</span>		<span class="o">=</span> <span class="n">svwks_set_dma_mode</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">ide_port_ops</span> <span class="n">svwks_port_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">set_pio_mode</span>		<span class="o">=</span> <span class="n">svwks_set_pio_mode</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_dma_mode</span>		<span class="o">=</span> <span class="n">svwks_set_dma_mode</span><span class="p">,</span>
	<span class="p">.</span><span class="n">udma_filter</span>		<span class="o">=</span> <span class="n">svwks_udma_filter</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cable_detect</span>		<span class="o">=</span> <span class="n">svwks_cable_detect</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">ide_port_info</span> <span class="n">serverworks_chipsets</span><span class="p">[]</span> <span class="n">__devinitdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>	<span class="cm">/* 0: OSB4 */</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="n">DRV_NAME</span><span class="p">,</span>
		<span class="p">.</span><span class="n">init_chipset</span>	<span class="o">=</span> <span class="n">init_chipset_svwks</span><span class="p">,</span>
		<span class="p">.</span><span class="n">port_ops</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">osb4_port_ops</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pio_mask</span>	<span class="o">=</span> <span class="n">ATA_PIO4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mwdma_mask</span>	<span class="o">=</span> <span class="n">ATA_MWDMA2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">udma_mask</span>	<span class="o">=</span> <span class="mh">0x00</span><span class="p">,</span> <span class="cm">/* UDMA is problematic on OSB4 */</span>
	<span class="p">},</span>
	<span class="p">{</span>	<span class="cm">/* 1: CSB5 */</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="n">DRV_NAME</span><span class="p">,</span>
		<span class="p">.</span><span class="n">init_chipset</span>	<span class="o">=</span> <span class="n">init_chipset_svwks</span><span class="p">,</span>
		<span class="p">.</span><span class="n">port_ops</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">svwks_port_ops</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pio_mask</span>	<span class="o">=</span> <span class="n">ATA_PIO4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mwdma_mask</span>	<span class="o">=</span> <span class="n">ATA_MWDMA2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">udma_mask</span>	<span class="o">=</span> <span class="n">ATA_UDMA5</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>	<span class="cm">/* 2: CSB6 */</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="n">DRV_NAME</span><span class="p">,</span>
		<span class="p">.</span><span class="n">init_chipset</span>	<span class="o">=</span> <span class="n">init_chipset_svwks</span><span class="p">,</span>
		<span class="p">.</span><span class="n">port_ops</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">svwks_port_ops</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pio_mask</span>	<span class="o">=</span> <span class="n">ATA_PIO4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mwdma_mask</span>	<span class="o">=</span> <span class="n">ATA_MWDMA2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">udma_mask</span>	<span class="o">=</span> <span class="n">ATA_UDMA5</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>	<span class="cm">/* 3: CSB6-2 */</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="n">DRV_NAME</span><span class="p">,</span>
		<span class="p">.</span><span class="n">init_chipset</span>	<span class="o">=</span> <span class="n">init_chipset_svwks</span><span class="p">,</span>
		<span class="p">.</span><span class="n">port_ops</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">svwks_port_ops</span><span class="p">,</span>
		<span class="p">.</span><span class="n">host_flags</span>	<span class="o">=</span> <span class="n">IDE_HFLAG_SINGLE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pio_mask</span>	<span class="o">=</span> <span class="n">ATA_PIO4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mwdma_mask</span>	<span class="o">=</span> <span class="n">ATA_MWDMA2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">udma_mask</span>	<span class="o">=</span> <span class="n">ATA_UDMA5</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>	<span class="cm">/* 4: HT1000 */</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="n">DRV_NAME</span><span class="p">,</span>
		<span class="p">.</span><span class="n">init_chipset</span>	<span class="o">=</span> <span class="n">init_chipset_svwks</span><span class="p">,</span>
		<span class="p">.</span><span class="n">port_ops</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">svwks_port_ops</span><span class="p">,</span>
		<span class="p">.</span><span class="n">host_flags</span>	<span class="o">=</span> <span class="n">IDE_HFLAG_SINGLE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pio_mask</span>	<span class="o">=</span> <span class="n">ATA_PIO4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mwdma_mask</span>	<span class="o">=</span> <span class="n">ATA_MWDMA2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">udma_mask</span>	<span class="o">=</span> <span class="n">ATA_UDMA5</span><span class="p">,</span>
	<span class="p">}</span>
<span class="p">};</span>

<span class="cm">/**</span>
<span class="cm"> *	svwks_init_one	-	called when a OSB/CSB is found</span>
<span class="cm"> *	@dev: the svwks device</span>
<span class="cm"> *	@id: the matching pci id</span>
<span class="cm"> *</span>
<span class="cm"> *	Called when the PCI registration layer (or the IDE initialization)</span>
<span class="cm"> *	finds a device matching our IDE device tables.</span>
<span class="cm"> */</span>
 
<span class="k">static</span> <span class="kt">int</span> <span class="n">__devinit</span> <span class="nf">svwks_init_one</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">pci_device_id</span> <span class="o">*</span><span class="n">id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ide_port_info</span> <span class="n">d</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">idx</span> <span class="o">=</span> <span class="n">id</span><span class="o">-&gt;</span><span class="n">driver_data</span><span class="p">;</span>

	<span class="n">d</span> <span class="o">=</span> <span class="n">serverworks_chipsets</span><span class="p">[</span><span class="n">idx</span><span class="p">];</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">idx</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span>
		<span class="n">d</span><span class="p">.</span><span class="n">host_flags</span> <span class="o">|=</span> <span class="n">IDE_HFLAG_CLEAR_SIMPLEX</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">idx</span> <span class="o">==</span> <span class="mi">2</span> <span class="o">||</span> <span class="n">idx</span> <span class="o">==</span> <span class="mi">3</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">PCI_FUNC</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">devfn</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">pci_resource_start</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">0</span><span class="p">)</span> <span class="o">!=</span> <span class="mh">0x01f1</span><span class="p">)</span>
				<span class="n">d</span><span class="p">.</span><span class="n">host_flags</span> <span class="o">|=</span> <span class="n">IDE_HFLAG_NON_BOOTABLE</span><span class="p">;</span>
			<span class="n">d</span><span class="p">.</span><span class="n">host_flags</span> <span class="o">|=</span> <span class="n">IDE_HFLAG_SINGLE</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span>
			<span class="n">d</span><span class="p">.</span><span class="n">host_flags</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">IDE_HFLAG_SINGLE</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">ide_pci_init_one</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">d</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">pci_device_id</span> <span class="n">svwks_pci_tbl</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="n">PCI_VDEVICE</span><span class="p">(</span><span class="n">SERVERWORKS</span><span class="p">,</span> <span class="n">PCI_DEVICE_ID_SERVERWORKS_OSB4IDE</span><span class="p">),</span>   <span class="mi">0</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PCI_VDEVICE</span><span class="p">(</span><span class="n">SERVERWORKS</span><span class="p">,</span> <span class="n">PCI_DEVICE_ID_SERVERWORKS_CSB5IDE</span><span class="p">),</span>   <span class="mi">1</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PCI_VDEVICE</span><span class="p">(</span><span class="n">SERVERWORKS</span><span class="p">,</span> <span class="n">PCI_DEVICE_ID_SERVERWORKS_CSB6IDE</span><span class="p">),</span>   <span class="mi">2</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PCI_VDEVICE</span><span class="p">(</span><span class="n">SERVERWORKS</span><span class="p">,</span> <span class="n">PCI_DEVICE_ID_SERVERWORKS_CSB6IDE2</span><span class="p">),</span>  <span class="mi">3</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PCI_VDEVICE</span><span class="p">(</span><span class="n">SERVERWORKS</span><span class="p">,</span> <span class="n">PCI_DEVICE_ID_SERVERWORKS_HT1000IDE</span><span class="p">),</span> <span class="mi">4</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="p">},</span>
<span class="p">};</span>
<span class="n">MODULE_DEVICE_TABLE</span><span class="p">(</span><span class="n">pci</span><span class="p">,</span> <span class="n">svwks_pci_tbl</span><span class="p">);</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pci_driver</span> <span class="n">svwks_pci_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;Serverworks_IDE&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id_table</span>	<span class="o">=</span> <span class="n">svwks_pci_tbl</span><span class="p">,</span>
	<span class="p">.</span><span class="n">probe</span>		<span class="o">=</span> <span class="n">svwks_init_one</span><span class="p">,</span>
	<span class="p">.</span><span class="n">remove</span>		<span class="o">=</span> <span class="n">ide_pci_remove</span><span class="p">,</span>
	<span class="p">.</span><span class="n">suspend</span>	<span class="o">=</span> <span class="n">ide_pci_suspend</span><span class="p">,</span>
	<span class="p">.</span><span class="n">resume</span>		<span class="o">=</span> <span class="n">ide_pci_resume</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">svwks_ide_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">ide_pci_register_driver</span><span class="p">(</span><span class="o">&amp;</span><span class="n">svwks_pci_driver</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__exit</span> <span class="nf">svwks_ide_exit</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">pci_unregister_driver</span><span class="p">(</span><span class="o">&amp;</span><span class="n">svwks_pci_driver</span><span class="p">);</span>
<span class="p">}</span>

<span class="n">module_init</span><span class="p">(</span><span class="n">svwks_ide_init</span><span class="p">);</span>
<span class="n">module_exit</span><span class="p">(</span><span class="n">svwks_ide_exit</span><span class="p">);</span>

<span class="n">MODULE_AUTHOR</span><span class="p">(</span><span class="s">&quot;Michael Aubry. Andrzej Krzysztofowicz, Andre Hedrick, Bartlomiej Zolnierkiewicz&quot;</span><span class="p">);</span>
<span class="n">MODULE_DESCRIPTION</span><span class="p">(</span><span class="s">&quot;PCI driver module for Serverworks OSB4/CSB5/CSB6 IDE&quot;</span><span class="p">);</span>
<span class="n">MODULE_LICENSE</span><span class="p">(</span><span class="s">&quot;GPL&quot;</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
