{"vcs1":{"timestamp_begin":1730439269.032044840, "rt":1.94, "ut":0.47, "st":0.27}}
{"vcselab":{"timestamp_begin":1730439271.061279472, "rt":1.33, "ut":0.29, "st":0.18}}
{"link":{"timestamp_begin":1730439272.467762619, "rt":0.33, "ut":0.10, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730439268.335802221}
{"VCS_COMP_START_TIME": 1730439268.335802221}
{"VCS_COMP_END_TIME": 1730439274.277555772}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+ +notimingchecks"}
{"vcs1": {"peak_mem": 331100}}
{"stitch_vcselab": {"peak_mem": 223360}}
