Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sat Oct 14 11:28:33 2023
| Host         : Dawg running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file slc3_sramtop_timing_summary_routed.rpt -pb slc3_sramtop_timing_summary_routed.pb -rpx slc3_sramtop_timing_summary_routed.rpx -warn_on_violation
| Design       : slc3_sramtop
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  59          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (19)
6. checking no_output_delay (38)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (38)
--------------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.361        0.000                      0                  527        0.166        0.000                      0                  527        4.500        0.000                       0                   265  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
Clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Clk                 0.361        0.000                      0                  527        0.166        0.000                      0                  527        4.500        0.000                       0                   265  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        Clk                         
(none)                      Clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Clk
  To Clock:  Clk

Setup :            0  Failing Endpoints,  Worst Slack        0.361ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.361ns  (required time - arrival time)
  Source:                 slc/state_controller/FSM_sequential_State_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/ne_ze_po/P_out_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        9.646ns  (logic 3.048ns (31.599%)  route 6.598ns (68.401%))
  Logic Levels:           11  (CARRY4=2 LUT3=2 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.628ns = ( 14.628 - 10.000 ) 
    Source Clock Delay      (SCD):    4.916ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.548     4.916    slc/state_controller/Clk_IBUF_BUFG
    SLICE_X39Y64         FDRE                                         r  slc/state_controller/FSM_sequential_State_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y64         FDRE (Prop_fdre_C_Q)         0.456     5.372 r  slc/state_controller/FSM_sequential_State_reg[2]/Q
                         net (fo=61, routed)          0.918     6.290    slc/state_controller/State[2]
    SLICE_X39Y64         LUT5 (Prop_lut5_I1_O)        0.124     6.414 r  slc/state_controller/adder_result_carry__0_i_20/O
                         net (fo=3, routed)           0.314     6.728    slc/IR_register/SR1MUX
    SLICE_X39Y65         LUT3 (Prop_lut3_I1_O)        0.124     6.852 r  slc/IR_register/adder_result_carry__0_i_18/O
                         net (fo=32, routed)          0.861     7.713    slc/Register/R1/input_to_SR1[0]
    SLICE_X37Y63         LUT6 (Prop_lut6_I2_O)        0.124     7.837 r  slc/Register/R1/ALU_output0_carry_i_16/O
                         net (fo=4, routed)           0.981     8.818    slc/Register/R5/data_out_reg[0]_3
    SLICE_X41Y64         LUT3 (Prop_lut3_I2_O)        0.152     8.970 r  slc/Register/R5/adder_result_carry_i_13/O
                         net (fo=3, routed)           0.709     9.679    slc/state_controller/hold_SR1_val[0]
    SLICE_X42Y66         LUT5 (Prop_lut5_I2_O)        0.326    10.005 r  slc/state_controller/adder_result_carry_i_8/O
                         net (fo=1, routed)           0.000    10.005    slc/state_controller_n_95
    SLICE_X42Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.518 r  slc/adder_result_carry/CO[3]
                         net (fo=1, routed)           0.000    10.518    slc/adder_result_carry_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.841 r  slc/adder_result_carry__0/O[1]
                         net (fo=2, routed)           0.876    11.716    slc/state_controller/adder_result[5]
    SLICE_X41Y64         LUT4 (Prop_lut4_I2_O)        0.306    12.022 r  slc/state_controller/data_out[5]_i_2/O
                         net (fo=1, routed)           0.149    12.171    slc/state_controller/data_out[5]_i_2_n_0
    SLICE_X41Y64         LUT6 (Prop_lut6_I2_O)        0.124    12.295 r  slc/state_controller/data_out[5]_i_1__1/O
                         net (fo=15, routed)          0.984    13.279    slc/state_controller/data_out_reg[5]
    SLICE_X40Y65         LUT4 (Prop_lut4_I3_O)        0.150    13.429 f  slc/state_controller/P_out_i_6/O
                         net (fo=1, routed)           0.807    14.236    slc/state_controller/P_out_i_6_n_0
    SLICE_X42Y65         LUT6 (Prop_lut6_I4_O)        0.326    14.562 r  slc/state_controller/P_out_i_1/O
                         net (fo=1, routed)           0.000    14.562    slc/ne_ze_po/P_out_reg_0
    SLICE_X42Y65         FDRE                                         r  slc/ne_ze_po/P_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.431    14.628    slc/ne_ze_po/Clk_IBUF_BUFG
    SLICE_X42Y65         FDRE                                         r  slc/ne_ze_po/P_out_reg/C
                         clock pessimism              0.249    14.877    
                         clock uncertainty           -0.035    14.841    
    SLICE_X42Y65         FDRE (Setup_fdre_C_D)        0.081    14.922    slc/ne_ze_po/P_out_reg
  -------------------------------------------------------------------
                         required time                         14.922    
                         arrival time                         -14.562    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.686ns  (required time - arrival time)
  Source:                 slc/state_controller/FSM_sequential_State_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/ne_ze_po/N_out_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        9.267ns  (logic 2.820ns (30.429%)  route 6.447ns (69.571%))
  Logic Levels:           11  (CARRY4=2 LUT3=2 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.627ns = ( 14.627 - 10.000 ) 
    Source Clock Delay      (SCD):    4.916ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.548     4.916    slc/state_controller/Clk_IBUF_BUFG
    SLICE_X39Y64         FDRE                                         r  slc/state_controller/FSM_sequential_State_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y64         FDRE (Prop_fdre_C_Q)         0.456     5.372 r  slc/state_controller/FSM_sequential_State_reg[2]/Q
                         net (fo=61, routed)          0.918     6.290    slc/state_controller/State[2]
    SLICE_X39Y64         LUT5 (Prop_lut5_I1_O)        0.124     6.414 r  slc/state_controller/adder_result_carry__0_i_20/O
                         net (fo=3, routed)           0.314     6.728    slc/IR_register/SR1MUX
    SLICE_X39Y65         LUT3 (Prop_lut3_I1_O)        0.124     6.852 r  slc/IR_register/adder_result_carry__0_i_18/O
                         net (fo=32, routed)          0.861     7.713    slc/Register/R1/input_to_SR1[0]
    SLICE_X37Y63         LUT6 (Prop_lut6_I2_O)        0.124     7.837 r  slc/Register/R1/ALU_output0_carry_i_16/O
                         net (fo=4, routed)           0.981     8.818    slc/Register/R5/data_out_reg[0]_3
    SLICE_X41Y64         LUT3 (Prop_lut3_I2_O)        0.152     8.970 r  slc/Register/R5/adder_result_carry_i_13/O
                         net (fo=3, routed)           0.709     9.679    slc/state_controller/hold_SR1_val[0]
    SLICE_X42Y66         LUT5 (Prop_lut5_I2_O)        0.326    10.005 r  slc/state_controller/adder_result_carry_i_8/O
                         net (fo=1, routed)           0.000    10.005    slc/state_controller_n_95
    SLICE_X42Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.518 r  slc/adder_result_carry/CO[3]
                         net (fo=1, routed)           0.000    10.518    slc/adder_result_carry_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.841 r  slc/adder_result_carry__0/O[1]
                         net (fo=2, routed)           0.876    11.716    slc/state_controller/adder_result[5]
    SLICE_X41Y64         LUT4 (Prop_lut4_I2_O)        0.306    12.022 r  slc/state_controller/data_out[5]_i_2/O
                         net (fo=1, routed)           0.149    12.171    slc/state_controller/data_out[5]_i_2_n_0
    SLICE_X41Y64         LUT6 (Prop_lut6_I2_O)        0.124    12.295 r  slc/state_controller/data_out[5]_i_1__1/O
                         net (fo=15, routed)          0.984    13.279    slc/state_controller/data_out_reg[5]
    SLICE_X40Y65         LUT4 (Prop_lut4_I2_O)        0.124    13.403 f  slc/state_controller/N_out_i_6/O
                         net (fo=2, routed)           0.656    14.059    slc/state_controller/N_out_i_6_n_0
    SLICE_X40Y66         LUT6 (Prop_lut6_I4_O)        0.124    14.183 r  slc/state_controller/N_out_i_1/O
                         net (fo=1, routed)           0.000    14.183    slc/ne_ze_po/N_out_reg_0
    SLICE_X40Y66         FDRE                                         r  slc/ne_ze_po/N_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.430    14.627    slc/ne_ze_po/Clk_IBUF_BUFG
    SLICE_X40Y66         FDRE                                         r  slc/ne_ze_po/N_out_reg/C
                         clock pessimism              0.249    14.876    
                         clock uncertainty           -0.035    14.840    
    SLICE_X40Y66         FDRE (Setup_fdre_C_D)        0.029    14.869    slc/ne_ze_po/N_out_reg
  -------------------------------------------------------------------
                         required time                         14.869    
                         arrival time                         -14.183    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.696ns  (required time - arrival time)
  Source:                 slc/state_controller/FSM_sequential_State_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/ne_ze_po/Z_out_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        9.259ns  (logic 2.820ns (30.455%)  route 6.439ns (69.545%))
  Logic Levels:           11  (CARRY4=2 LUT3=2 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.627ns = ( 14.627 - 10.000 ) 
    Source Clock Delay      (SCD):    4.916ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.548     4.916    slc/state_controller/Clk_IBUF_BUFG
    SLICE_X39Y64         FDRE                                         r  slc/state_controller/FSM_sequential_State_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y64         FDRE (Prop_fdre_C_Q)         0.456     5.372 r  slc/state_controller/FSM_sequential_State_reg[2]/Q
                         net (fo=61, routed)          0.918     6.290    slc/state_controller/State[2]
    SLICE_X39Y64         LUT5 (Prop_lut5_I1_O)        0.124     6.414 r  slc/state_controller/adder_result_carry__0_i_20/O
                         net (fo=3, routed)           0.314     6.728    slc/IR_register/SR1MUX
    SLICE_X39Y65         LUT3 (Prop_lut3_I1_O)        0.124     6.852 r  slc/IR_register/adder_result_carry__0_i_18/O
                         net (fo=32, routed)          0.861     7.713    slc/Register/R1/input_to_SR1[0]
    SLICE_X37Y63         LUT6 (Prop_lut6_I2_O)        0.124     7.837 r  slc/Register/R1/ALU_output0_carry_i_16/O
                         net (fo=4, routed)           0.981     8.818    slc/Register/R5/data_out_reg[0]_3
    SLICE_X41Y64         LUT3 (Prop_lut3_I2_O)        0.152     8.970 r  slc/Register/R5/adder_result_carry_i_13/O
                         net (fo=3, routed)           0.709     9.679    slc/state_controller/hold_SR1_val[0]
    SLICE_X42Y66         LUT5 (Prop_lut5_I2_O)        0.326    10.005 r  slc/state_controller/adder_result_carry_i_8/O
                         net (fo=1, routed)           0.000    10.005    slc/state_controller_n_95
    SLICE_X42Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.518 r  slc/adder_result_carry/CO[3]
                         net (fo=1, routed)           0.000    10.518    slc/adder_result_carry_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.841 f  slc/adder_result_carry__0/O[1]
                         net (fo=2, routed)           0.876    11.716    slc/state_controller/adder_result[5]
    SLICE_X41Y64         LUT4 (Prop_lut4_I2_O)        0.306    12.022 f  slc/state_controller/data_out[5]_i_2/O
                         net (fo=1, routed)           0.149    12.171    slc/state_controller/data_out[5]_i_2_n_0
    SLICE_X41Y64         LUT6 (Prop_lut6_I2_O)        0.124    12.295 f  slc/state_controller/data_out[5]_i_1__1/O
                         net (fo=15, routed)          0.984    13.279    slc/state_controller/data_out_reg[5]
    SLICE_X40Y65         LUT4 (Prop_lut4_I2_O)        0.124    13.403 r  slc/state_controller/N_out_i_6/O
                         net (fo=2, routed)           0.648    14.051    slc/state_controller/N_out_i_6_n_0
    SLICE_X40Y66         LUT6 (Prop_lut6_I4_O)        0.124    14.175 r  slc/state_controller/Z_out_i_1/O
                         net (fo=1, routed)           0.000    14.175    slc/ne_ze_po/Z_out_reg_0
    SLICE_X40Y66         FDRE                                         r  slc/ne_ze_po/Z_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.430    14.627    slc/ne_ze_po/Clk_IBUF_BUFG
    SLICE_X40Y66         FDRE                                         r  slc/ne_ze_po/Z_out_reg/C
                         clock pessimism              0.249    14.876    
                         clock uncertainty           -0.035    14.840    
    SLICE_X40Y66         FDRE (Setup_fdre_C_D)        0.031    14.871    slc/ne_ze_po/Z_out_reg
  -------------------------------------------------------------------
                         required time                         14.871    
                         arrival time                         -14.175    
  -------------------------------------------------------------------
                         slack                                  0.696    

Slack (MET) :             1.583ns  (required time - arrival time)
  Source:                 slc/state_controller/FSM_sequential_State_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/MAR_register/data_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        8.297ns  (logic 2.806ns (33.818%)  route 5.491ns (66.182%))
  Logic Levels:           11  (CARRY4=4 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.628ns = ( 14.628 - 10.000 ) 
    Source Clock Delay      (SCD):    4.916ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.548     4.916    slc/state_controller/Clk_IBUF_BUFG
    SLICE_X39Y64         FDRE                                         r  slc/state_controller/FSM_sequential_State_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y64         FDRE (Prop_fdre_C_Q)         0.456     5.372 r  slc/state_controller/FSM_sequential_State_reg[2]/Q
                         net (fo=61, routed)          0.918     6.290    slc/state_controller/State[2]
    SLICE_X39Y64         LUT5 (Prop_lut5_I1_O)        0.124     6.414 r  slc/state_controller/adder_result_carry__0_i_20/O
                         net (fo=3, routed)           0.314     6.728    slc/IR_register/SR1MUX
    SLICE_X39Y65         LUT3 (Prop_lut3_I1_O)        0.124     6.852 r  slc/IR_register/adder_result_carry__0_i_18/O
                         net (fo=32, routed)          0.861     7.713    slc/Register/R1/input_to_SR1[0]
    SLICE_X37Y63         LUT6 (Prop_lut6_I2_O)        0.124     7.837 r  slc/Register/R1/ALU_output0_carry_i_16/O
                         net (fo=4, routed)           0.981     8.818    slc/Register/R5/data_out_reg[0]_3
    SLICE_X41Y64         LUT3 (Prop_lut3_I2_O)        0.152     8.970 r  slc/Register/R5/adder_result_carry_i_13/O
                         net (fo=3, routed)           0.709     9.679    slc/state_controller/hold_SR1_val[0]
    SLICE_X42Y66         LUT5 (Prop_lut5_I2_O)        0.326    10.005 r  slc/state_controller/adder_result_carry_i_8/O
                         net (fo=1, routed)           0.000    10.005    slc/state_controller_n_95
    SLICE_X42Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.518 r  slc/adder_result_carry/CO[3]
                         net (fo=1, routed)           0.000    10.518    slc/adder_result_carry_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.635 r  slc/adder_result_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.635    slc/adder_result_carry__0_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.752 r  slc/adder_result_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.752    slc/adder_result_carry__1_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.075 r  slc/adder_result_carry__2/O[1]
                         net (fo=2, routed)           0.316    11.391    slc/state_controller/adder_result[13]
    SLICE_X43Y69         LUT4 (Prop_lut4_I2_O)        0.306    11.697 r  slc/state_controller/data_out[13]_i_2/O
                         net (fo=1, routed)           0.542    12.239    slc/state_controller/data_out[13]_i_2_n_0
    SLICE_X43Y69         LUT6 (Prop_lut6_I2_O)        0.124    12.363 r  slc/state_controller/data_out[13]_i_1__1/O
                         net (fo=15, routed)          0.850    13.213    slc/MAR_register/data_out_reg[13]_0
    SLICE_X46Y66         FDRE                                         r  slc/MAR_register/data_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.431    14.628    slc/MAR_register/Clk_IBUF_BUFG
    SLICE_X46Y66         FDRE                                         r  slc/MAR_register/data_out_reg[13]/C
                         clock pessimism              0.249    14.877    
                         clock uncertainty           -0.035    14.841    
    SLICE_X46Y66         FDRE (Setup_fdre_C_D)       -0.045    14.796    slc/MAR_register/data_out_reg[13]
  -------------------------------------------------------------------
                         required time                         14.796    
                         arrival time                         -13.213    
  -------------------------------------------------------------------
                         slack                                  1.583    

Slack (MET) :             1.604ns  (required time - arrival time)
  Source:                 slc/state_controller/FSM_sequential_State_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/IR_register/data_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        8.251ns  (logic 2.572ns (31.172%)  route 5.679ns (68.828%))
  Logic Levels:           9  (CARRY4=2 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.624ns = ( 14.624 - 10.000 ) 
    Source Clock Delay      (SCD):    4.916ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.548     4.916    slc/state_controller/Clk_IBUF_BUFG
    SLICE_X39Y64         FDRE                                         r  slc/state_controller/FSM_sequential_State_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y64         FDRE (Prop_fdre_C_Q)         0.456     5.372 r  slc/state_controller/FSM_sequential_State_reg[2]/Q
                         net (fo=61, routed)          0.918     6.290    slc/state_controller/State[2]
    SLICE_X39Y64         LUT5 (Prop_lut5_I1_O)        0.124     6.414 r  slc/state_controller/adder_result_carry__0_i_20/O
                         net (fo=3, routed)           0.314     6.728    slc/IR_register/SR1MUX
    SLICE_X39Y65         LUT3 (Prop_lut3_I1_O)        0.124     6.852 r  slc/IR_register/adder_result_carry__0_i_18/O
                         net (fo=32, routed)          0.861     7.713    slc/Register/R1/input_to_SR1[0]
    SLICE_X37Y63         LUT6 (Prop_lut6_I2_O)        0.124     7.837 r  slc/Register/R1/ALU_output0_carry_i_16/O
                         net (fo=4, routed)           0.981     8.818    slc/Register/R5/data_out_reg[0]_3
    SLICE_X41Y64         LUT3 (Prop_lut3_I2_O)        0.152     8.970 r  slc/Register/R5/adder_result_carry_i_13/O
                         net (fo=3, routed)           0.709     9.679    slc/state_controller/hold_SR1_val[0]
    SLICE_X42Y66         LUT5 (Prop_lut5_I2_O)        0.326    10.005 r  slc/state_controller/adder_result_carry_i_8/O
                         net (fo=1, routed)           0.000    10.005    slc/state_controller_n_95
    SLICE_X42Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.518 r  slc/adder_result_carry/CO[3]
                         net (fo=1, routed)           0.000    10.518    slc/adder_result_carry_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.841 r  slc/adder_result_carry__0/O[1]
                         net (fo=2, routed)           0.876    11.716    slc/state_controller/adder_result[5]
    SLICE_X41Y64         LUT4 (Prop_lut4_I2_O)        0.306    12.022 r  slc/state_controller/data_out[5]_i_2/O
                         net (fo=1, routed)           0.149    12.171    slc/state_controller/data_out[5]_i_2_n_0
    SLICE_X41Y64         LUT6 (Prop_lut6_I2_O)        0.124    12.295 r  slc/state_controller/data_out[5]_i_1__1/O
                         net (fo=15, routed)          0.871    13.167    slc/IR_register/data_out_reg[5]_0
    SLICE_X41Y68         FDRE                                         r  slc/IR_register/data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.427    14.624    slc/IR_register/Clk_IBUF_BUFG
    SLICE_X41Y68         FDRE                                         r  slc/IR_register/data_out_reg[5]/C
                         clock pessimism              0.249    14.873    
                         clock uncertainty           -0.035    14.837    
    SLICE_X41Y68         FDRE (Setup_fdre_C_D)       -0.067    14.770    slc/IR_register/data_out_reg[5]
  -------------------------------------------------------------------
                         required time                         14.770    
                         arrival time                         -13.167    
  -------------------------------------------------------------------
                         slack                                  1.604    

Slack (MET) :             1.608ns  (required time - arrival time)
  Source:                 slc/state_controller/FSM_sequential_State_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/Register/R1/data_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        8.265ns  (logic 2.806ns (33.952%)  route 5.459ns (66.048%))
  Logic Levels:           11  (CARRY4=4 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.621ns = ( 14.621 - 10.000 ) 
    Source Clock Delay      (SCD):    4.916ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.548     4.916    slc/state_controller/Clk_IBUF_BUFG
    SLICE_X39Y64         FDRE                                         r  slc/state_controller/FSM_sequential_State_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y64         FDRE (Prop_fdre_C_Q)         0.456     5.372 r  slc/state_controller/FSM_sequential_State_reg[2]/Q
                         net (fo=61, routed)          0.918     6.290    slc/state_controller/State[2]
    SLICE_X39Y64         LUT5 (Prop_lut5_I1_O)        0.124     6.414 r  slc/state_controller/adder_result_carry__0_i_20/O
                         net (fo=3, routed)           0.314     6.728    slc/IR_register/SR1MUX
    SLICE_X39Y65         LUT3 (Prop_lut3_I1_O)        0.124     6.852 r  slc/IR_register/adder_result_carry__0_i_18/O
                         net (fo=32, routed)          0.861     7.713    slc/Register/R1/input_to_SR1[0]
    SLICE_X37Y63         LUT6 (Prop_lut6_I2_O)        0.124     7.837 r  slc/Register/R1/ALU_output0_carry_i_16/O
                         net (fo=4, routed)           0.981     8.818    slc/Register/R5/data_out_reg[0]_3
    SLICE_X41Y64         LUT3 (Prop_lut3_I2_O)        0.152     8.970 r  slc/Register/R5/adder_result_carry_i_13/O
                         net (fo=3, routed)           0.709     9.679    slc/state_controller/hold_SR1_val[0]
    SLICE_X42Y66         LUT5 (Prop_lut5_I2_O)        0.326    10.005 r  slc/state_controller/adder_result_carry_i_8/O
                         net (fo=1, routed)           0.000    10.005    slc/state_controller_n_95
    SLICE_X42Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.518 r  slc/adder_result_carry/CO[3]
                         net (fo=1, routed)           0.000    10.518    slc/adder_result_carry_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.635 r  slc/adder_result_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.635    slc/adder_result_carry__0_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.752 r  slc/adder_result_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.752    slc/adder_result_carry__1_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.075 r  slc/adder_result_carry__2/O[1]
                         net (fo=2, routed)           0.316    11.391    slc/state_controller/adder_result[13]
    SLICE_X43Y69         LUT4 (Prop_lut4_I2_O)        0.306    11.697 r  slc/state_controller/data_out[13]_i_2/O
                         net (fo=1, routed)           0.542    12.239    slc/state_controller/data_out[13]_i_2_n_0
    SLICE_X43Y69         LUT6 (Prop_lut6_I2_O)        0.124    12.363 r  slc/state_controller/data_out[13]_i_1__1/O
                         net (fo=15, routed)          0.817    13.180    slc/Register/R1/D[13]
    SLICE_X37Y70         FDRE                                         r  slc/Register/R1/data_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.424    14.621    slc/Register/R1/Clk_IBUF_BUFG
    SLICE_X37Y70         FDRE                                         r  slc/Register/R1/data_out_reg[13]/C
                         clock pessimism              0.264    14.885    
                         clock uncertainty           -0.035    14.849    
    SLICE_X37Y70         FDRE (Setup_fdre_C_D)       -0.061    14.788    slc/Register/R1/data_out_reg[13]
  -------------------------------------------------------------------
                         required time                         14.788    
                         arrival time                         -13.180    
  -------------------------------------------------------------------
                         slack                                  1.608    

Slack (MET) :             1.618ns  (required time - arrival time)
  Source:                 slc/state_controller/FSM_sequential_State_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/MDR_register/data_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        8.343ns  (logic 2.696ns (32.313%)  route 5.647ns (67.687%))
  Logic Levels:           10  (CARRY4=2 LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.633ns = ( 14.633 - 10.000 ) 
    Source Clock Delay      (SCD):    4.916ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.548     4.916    slc/state_controller/Clk_IBUF_BUFG
    SLICE_X39Y64         FDRE                                         r  slc/state_controller/FSM_sequential_State_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y64         FDRE (Prop_fdre_C_Q)         0.456     5.372 r  slc/state_controller/FSM_sequential_State_reg[2]/Q
                         net (fo=61, routed)          0.918     6.290    slc/state_controller/State[2]
    SLICE_X39Y64         LUT5 (Prop_lut5_I1_O)        0.124     6.414 r  slc/state_controller/adder_result_carry__0_i_20/O
                         net (fo=3, routed)           0.314     6.728    slc/IR_register/SR1MUX
    SLICE_X39Y65         LUT3 (Prop_lut3_I1_O)        0.124     6.852 r  slc/IR_register/adder_result_carry__0_i_18/O
                         net (fo=32, routed)          0.861     7.713    slc/Register/R1/input_to_SR1[0]
    SLICE_X37Y63         LUT6 (Prop_lut6_I2_O)        0.124     7.837 r  slc/Register/R1/ALU_output0_carry_i_16/O
                         net (fo=4, routed)           0.981     8.818    slc/Register/R5/data_out_reg[0]_3
    SLICE_X41Y64         LUT3 (Prop_lut3_I2_O)        0.152     8.970 r  slc/Register/R5/adder_result_carry_i_13/O
                         net (fo=3, routed)           0.709     9.679    slc/state_controller/hold_SR1_val[0]
    SLICE_X42Y66         LUT5 (Prop_lut5_I2_O)        0.326    10.005 r  slc/state_controller/adder_result_carry_i_8/O
                         net (fo=1, routed)           0.000    10.005    slc/state_controller_n_95
    SLICE_X42Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.518 r  slc/adder_result_carry/CO[3]
                         net (fo=1, routed)           0.000    10.518    slc/adder_result_carry_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.841 r  slc/adder_result_carry__0/O[1]
                         net (fo=2, routed)           0.876    11.716    slc/state_controller/adder_result[5]
    SLICE_X41Y64         LUT4 (Prop_lut4_I2_O)        0.306    12.022 r  slc/state_controller/data_out[5]_i_2/O
                         net (fo=1, routed)           0.149    12.171    slc/state_controller/data_out[5]_i_2_n_0
    SLICE_X41Y64         LUT6 (Prop_lut6_I2_O)        0.124    12.295 r  slc/state_controller/data_out[5]_i_1__1/O
                         net (fo=15, routed)          0.840    13.135    slc/state_controller/data_out_reg[5]
    SLICE_X48Y64         LUT6 (Prop_lut6_I0_O)        0.124    13.259 r  slc/state_controller/data_out[5]_i_1__0/O
                         net (fo=1, routed)           0.000    13.259    slc/MDR_register/data_out_reg[5]_0
    SLICE_X48Y64         FDRE                                         r  slc/MDR_register/data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.436    14.633    slc/MDR_register/Clk_IBUF_BUFG
    SLICE_X48Y64         FDRE                                         r  slc/MDR_register/data_out_reg[5]/C
                         clock pessimism              0.249    14.882    
                         clock uncertainty           -0.035    14.846    
    SLICE_X48Y64         FDRE (Setup_fdre_C_D)        0.031    14.877    slc/MDR_register/data_out_reg[5]
  -------------------------------------------------------------------
                         required time                         14.877    
                         arrival time                         -13.259    
  -------------------------------------------------------------------
                         slack                                  1.618    

Slack (MET) :             1.619ns  (required time - arrival time)
  Source:                 slc/state_controller/FSM_sequential_State_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/MDR_register/data_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        8.341ns  (logic 2.930ns (35.128%)  route 5.411ns (64.872%))
  Logic Levels:           12  (CARRY4=4 LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.630ns = ( 14.630 - 10.000 ) 
    Source Clock Delay      (SCD):    4.916ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.548     4.916    slc/state_controller/Clk_IBUF_BUFG
    SLICE_X39Y64         FDRE                                         r  slc/state_controller/FSM_sequential_State_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y64         FDRE (Prop_fdre_C_Q)         0.456     5.372 r  slc/state_controller/FSM_sequential_State_reg[2]/Q
                         net (fo=61, routed)          0.918     6.290    slc/state_controller/State[2]
    SLICE_X39Y64         LUT5 (Prop_lut5_I1_O)        0.124     6.414 r  slc/state_controller/adder_result_carry__0_i_20/O
                         net (fo=3, routed)           0.314     6.728    slc/IR_register/SR1MUX
    SLICE_X39Y65         LUT3 (Prop_lut3_I1_O)        0.124     6.852 r  slc/IR_register/adder_result_carry__0_i_18/O
                         net (fo=32, routed)          0.861     7.713    slc/Register/R1/input_to_SR1[0]
    SLICE_X37Y63         LUT6 (Prop_lut6_I2_O)        0.124     7.837 r  slc/Register/R1/ALU_output0_carry_i_16/O
                         net (fo=4, routed)           0.981     8.818    slc/Register/R5/data_out_reg[0]_3
    SLICE_X41Y64         LUT3 (Prop_lut3_I2_O)        0.152     8.970 r  slc/Register/R5/adder_result_carry_i_13/O
                         net (fo=3, routed)           0.709     9.679    slc/state_controller/hold_SR1_val[0]
    SLICE_X42Y66         LUT5 (Prop_lut5_I2_O)        0.326    10.005 r  slc/state_controller/adder_result_carry_i_8/O
                         net (fo=1, routed)           0.000    10.005    slc/state_controller_n_95
    SLICE_X42Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.518 r  slc/adder_result_carry/CO[3]
                         net (fo=1, routed)           0.000    10.518    slc/adder_result_carry_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.635 r  slc/adder_result_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.635    slc/adder_result_carry__0_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.752 r  slc/adder_result_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.752    slc/adder_result_carry__1_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.075 r  slc/adder_result_carry__2/O[1]
                         net (fo=2, routed)           0.316    11.391    slc/state_controller/adder_result[13]
    SLICE_X43Y69         LUT4 (Prop_lut4_I2_O)        0.306    11.697 r  slc/state_controller/data_out[13]_i_2/O
                         net (fo=1, routed)           0.542    12.239    slc/state_controller/data_out[13]_i_2_n_0
    SLICE_X43Y69         LUT6 (Prop_lut6_I2_O)        0.124    12.363 r  slc/state_controller/data_out[13]_i_1__1/O
                         net (fo=15, routed)          0.769    13.133    slc/state_controller/data_out_reg[13]
    SLICE_X48Y67         LUT6 (Prop_lut6_I0_O)        0.124    13.257 r  slc/state_controller/data_out[13]_i_1__0/O
                         net (fo=1, routed)           0.000    13.257    slc/MDR_register/data_out_reg[13]_0
    SLICE_X48Y67         FDRE                                         r  slc/MDR_register/data_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.433    14.630    slc/MDR_register/Clk_IBUF_BUFG
    SLICE_X48Y67         FDRE                                         r  slc/MDR_register/data_out_reg[13]/C
                         clock pessimism              0.249    14.879    
                         clock uncertainty           -0.035    14.843    
    SLICE_X48Y67         FDRE (Setup_fdre_C_D)        0.032    14.875    slc/MDR_register/data_out_reg[13]
  -------------------------------------------------------------------
                         required time                         14.875    
                         arrival time                         -13.257    
  -------------------------------------------------------------------
                         slack                                  1.619    

Slack (MET) :             1.620ns  (required time - arrival time)
  Source:                 slc/state_controller/FSM_sequential_State_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/Register/R6/data_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        8.196ns  (logic 2.600ns (31.722%)  route 5.596ns (68.278%))
  Logic Levels:           10  (CARRY4=3 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.623ns = ( 14.623 - 10.000 ) 
    Source Clock Delay      (SCD):    4.916ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.548     4.916    slc/state_controller/Clk_IBUF_BUFG
    SLICE_X39Y64         FDRE                                         r  slc/state_controller/FSM_sequential_State_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y64         FDRE (Prop_fdre_C_Q)         0.456     5.372 r  slc/state_controller/FSM_sequential_State_reg[2]/Q
                         net (fo=61, routed)          0.918     6.290    slc/state_controller/State[2]
    SLICE_X39Y64         LUT5 (Prop_lut5_I1_O)        0.124     6.414 r  slc/state_controller/adder_result_carry__0_i_20/O
                         net (fo=3, routed)           0.314     6.728    slc/IR_register/SR1MUX
    SLICE_X39Y65         LUT3 (Prop_lut3_I1_O)        0.124     6.852 r  slc/IR_register/adder_result_carry__0_i_18/O
                         net (fo=32, routed)          0.861     7.713    slc/Register/R1/input_to_SR1[0]
    SLICE_X37Y63         LUT6 (Prop_lut6_I2_O)        0.124     7.837 r  slc/Register/R1/ALU_output0_carry_i_16/O
                         net (fo=4, routed)           0.981     8.818    slc/Register/R5/data_out_reg[0]_3
    SLICE_X41Y64         LUT3 (Prop_lut3_I2_O)        0.152     8.970 r  slc/Register/R5/adder_result_carry_i_13/O
                         net (fo=3, routed)           0.709     9.679    slc/state_controller/hold_SR1_val[0]
    SLICE_X42Y66         LUT5 (Prop_lut5_I2_O)        0.326    10.005 r  slc/state_controller/adder_result_carry_i_8/O
                         net (fo=1, routed)           0.000    10.005    slc/state_controller_n_95
    SLICE_X42Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.518 r  slc/adder_result_carry/CO[3]
                         net (fo=1, routed)           0.000    10.518    slc/adder_result_carry_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.635 r  slc/adder_result_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.635    slc/adder_result_carry__0_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.874 r  slc/adder_result_carry__1/O[2]
                         net (fo=2, routed)           0.441    11.315    slc/state_controller/adder_result[10]
    SLICE_X40Y69         LUT4 (Prop_lut4_I2_O)        0.301    11.616 r  slc/state_controller/data_out[10]_i_2/O
                         net (fo=1, routed)           0.441    12.056    slc/state_controller/data_out[10]_i_2_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I2_O)        0.124    12.180 r  slc/state_controller/data_out[10]_i_1__1/O
                         net (fo=15, routed)          0.932    13.112    slc/Register/R6/D[10]
    SLICE_X40Y69         FDRE                                         r  slc/Register/R6/data_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.426    14.623    slc/Register/R6/Clk_IBUF_BUFG
    SLICE_X40Y69         FDRE                                         r  slc/Register/R6/data_out_reg[10]/C
                         clock pessimism              0.249    14.872    
                         clock uncertainty           -0.035    14.836    
    SLICE_X40Y69         FDRE (Setup_fdre_C_D)       -0.105    14.731    slc/Register/R6/data_out_reg[10]
  -------------------------------------------------------------------
                         required time                         14.731    
                         arrival time                         -13.112    
  -------------------------------------------------------------------
                         slack                                  1.620    

Slack (MET) :             1.620ns  (required time - arrival time)
  Source:                 slc/state_controller/FSM_sequential_State_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/Register/R4/data_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        8.251ns  (logic 2.572ns (31.173%)  route 5.679ns (68.827%))
  Logic Levels:           9  (CARRY4=2 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.625ns = ( 14.625 - 10.000 ) 
    Source Clock Delay      (SCD):    4.916ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.548     4.916    slc/state_controller/Clk_IBUF_BUFG
    SLICE_X39Y64         FDRE                                         r  slc/state_controller/FSM_sequential_State_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y64         FDRE (Prop_fdre_C_Q)         0.456     5.372 r  slc/state_controller/FSM_sequential_State_reg[2]/Q
                         net (fo=61, routed)          0.918     6.290    slc/state_controller/State[2]
    SLICE_X39Y64         LUT5 (Prop_lut5_I1_O)        0.124     6.414 r  slc/state_controller/adder_result_carry__0_i_20/O
                         net (fo=3, routed)           0.314     6.728    slc/IR_register/SR1MUX
    SLICE_X39Y65         LUT3 (Prop_lut3_I1_O)        0.124     6.852 r  slc/IR_register/adder_result_carry__0_i_18/O
                         net (fo=32, routed)          0.861     7.713    slc/Register/R1/input_to_SR1[0]
    SLICE_X37Y63         LUT6 (Prop_lut6_I2_O)        0.124     7.837 r  slc/Register/R1/ALU_output0_carry_i_16/O
                         net (fo=4, routed)           0.981     8.818    slc/Register/R5/data_out_reg[0]_3
    SLICE_X41Y64         LUT3 (Prop_lut3_I2_O)        0.152     8.970 r  slc/Register/R5/adder_result_carry_i_13/O
                         net (fo=3, routed)           0.709     9.679    slc/state_controller/hold_SR1_val[0]
    SLICE_X42Y66         LUT5 (Prop_lut5_I2_O)        0.326    10.005 r  slc/state_controller/adder_result_carry_i_8/O
                         net (fo=1, routed)           0.000    10.005    slc/state_controller_n_95
    SLICE_X42Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.518 r  slc/adder_result_carry/CO[3]
                         net (fo=1, routed)           0.000    10.518    slc/adder_result_carry_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.841 r  slc/adder_result_carry__0/O[1]
                         net (fo=2, routed)           0.876    11.716    slc/state_controller/adder_result[5]
    SLICE_X41Y64         LUT4 (Prop_lut4_I2_O)        0.306    12.022 r  slc/state_controller/data_out[5]_i_2/O
                         net (fo=1, routed)           0.149    12.171    slc/state_controller/data_out[5]_i_2_n_0
    SLICE_X41Y64         LUT6 (Prop_lut6_I2_O)        0.124    12.295 r  slc/state_controller/data_out[5]_i_1__1/O
                         net (fo=15, routed)          0.871    13.167    slc/Register/R4/D[5]
    SLICE_X37Y66         FDRE                                         r  slc/Register/R4/data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.428    14.625    slc/Register/R4/Clk_IBUF_BUFG
    SLICE_X37Y66         FDRE                                         r  slc/Register/R4/data_out_reg[5]/C
                         clock pessimism              0.264    14.889    
                         clock uncertainty           -0.035    14.853    
    SLICE_X37Y66         FDRE (Setup_fdre_C_D)       -0.067    14.786    slc/Register/R4/data_out_reg[5]
  -------------------------------------------------------------------
                         required time                         14.786    
                         arrival time                         -13.167    
  -------------------------------------------------------------------
                         slack                                  1.620    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 slc/MDR_register/data_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.186ns (35.839%)  route 0.333ns (64.161%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.294ns
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.639ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.560     1.597    slc/MDR_register/Clk_IBUF_BUFG
    SLICE_X48Y64         FDRE                                         r  slc/MDR_register/data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y64         FDRE (Prop_fdre_C_Q)         0.141     1.738 r  slc/MDR_register/data_out_reg[5]/Q
                         net (fo=3, routed)           0.146     1.884    instaRam/D[5]
    SLICE_X48Y62         LUT5 (Prop_lut5_I4_O)        0.045     1.929 r  instaRam/ram0_i_23/O
                         net (fo=1, routed)           0.187     2.116    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[5]
    RAMB18_X1Y24         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.871     2.294    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y24         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.639     1.655    
    RAMB18_X1Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[5])
                                                      0.296     1.951    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.951    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 slc/MDR_register/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.186ns (35.244%)  route 0.342ns (64.756%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.294ns
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.639ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.560     1.597    slc/MDR_register/Clk_IBUF_BUFG
    SLICE_X48Y63         FDRE                                         r  slc/MDR_register/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y63         FDRE (Prop_fdre_C_Q)         0.141     1.738 r  slc/MDR_register/data_out_reg[0]/Q
                         net (fo=3, routed)           0.211     1.949    instaRam/D[0]
    SLICE_X49Y61         LUT5 (Prop_lut5_I4_O)        0.045     1.994 r  instaRam/ram0_i_28/O
                         net (fo=1, routed)           0.131     2.125    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[0]
    RAMB18_X1Y24         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.871     2.294    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y24         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.639     1.655    
    RAMB18_X1Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.296     1.951    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.951    
                         arrival time                           2.125    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 instaRam/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.186ns (34.870%)  route 0.347ns (65.130%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.294ns
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.639ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.562     1.599    instaRam/Clk_IBUF_BUFG
    SLICE_X49Y61         FDCE                                         r  instaRam/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y61         FDCE (Prop_fdce_C_Q)         0.141     1.740 r  instaRam/FSM_sequential_state_reg[1]/Q
                         net (fo=30, routed)          0.241     1.981    instaRam/state[1]
    SLICE_X49Y62         LUT5 (Prop_lut5_I3_O)        0.045     2.026 r  instaRam/ram0_i_21/O
                         net (fo=1, routed)           0.107     2.133    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[7]
    RAMB18_X1Y24         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.871     2.294    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y24         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.639     1.655    
    RAMB18_X1Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[7])
                                                      0.296     1.951    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.951    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 instaRam/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.186ns (34.463%)  route 0.354ns (65.537%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.294ns
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.639ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.562     1.599    instaRam/Clk_IBUF_BUFG
    SLICE_X49Y61         FDCE                                         r  instaRam/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y61         FDCE (Prop_fdce_C_Q)         0.141     1.740 r  instaRam/FSM_sequential_state_reg[1]/Q
                         net (fo=30, routed)          0.249     1.989    instaRam/state[1]
    SLICE_X49Y60         LUT5 (Prop_lut5_I3_O)        0.045     2.034 r  instaRam/ram0_i_17/O
                         net (fo=1, routed)           0.105     2.139    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[11]
    RAMB18_X1Y24         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.871     2.294    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y24         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.639     1.655    
    RAMB18_X1Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[11])
                                                      0.296     1.951    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.951    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 slc/MDR_register/data_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/memory_subsystem/hex_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.299%)  route 0.139ns (49.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.641ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.560     1.597    slc/MDR_register/Clk_IBUF_BUFG
    SLICE_X48Y64         FDRE                                         r  slc/MDR_register/data_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y64         FDRE (Prop_fdre_C_Q)         0.141     1.738 r  slc/MDR_register/data_out_reg[6]/Q
                         net (fo=3, routed)           0.139     1.878    slc/memory_subsystem/D[6]
    SLICE_X49Y64         FDRE                                         r  slc/memory_subsystem/hex_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.828     2.251    slc/memory_subsystem/Clk_IBUF_BUFG
    SLICE_X49Y64         FDRE                                         r  slc/memory_subsystem/hex_data_reg[6]/C
                         clock pessimism             -0.641     1.610    
    SLICE_X49Y64         FDRE (Hold_fdre_C_D)         0.075     1.685    slc/memory_subsystem/hex_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 instaRam/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.186ns (33.972%)  route 0.362ns (66.028%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.294ns
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.639ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.562     1.599    instaRam/Clk_IBUF_BUFG
    SLICE_X49Y61         FDCE                                         r  instaRam/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y61         FDCE (Prop_fdce_C_Q)         0.141     1.740 r  instaRam/FSM_sequential_state_reg[1]/Q
                         net (fo=30, routed)          0.255     1.995    instaRam/state[1]
    SLICE_X48Y62         LUT5 (Prop_lut5_I3_O)        0.045     2.040 r  instaRam/ram0_i_13/O
                         net (fo=1, routed)           0.107     2.147    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[15]
    RAMB18_X1Y24         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.871     2.294    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y24         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.639     1.655    
    RAMB18_X1Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[15])
                                                      0.296     1.951    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.951    
                         arrival time                           2.147    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 slc/MDR_register/data_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/memory_subsystem/hex_data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.520%)  route 0.144ns (50.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.639ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.559     1.596    slc/MDR_register/Clk_IBUF_BUFG
    SLICE_X48Y66         FDRE                                         r  slc/MDR_register/data_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y66         FDRE (Prop_fdre_C_Q)         0.141     1.737 r  slc/MDR_register/data_out_reg[14]/Q
                         net (fo=3, routed)           0.144     1.881    slc/memory_subsystem/D[14]
    SLICE_X48Y65         FDRE                                         r  slc/memory_subsystem/hex_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.827     2.250    slc/memory_subsystem/Clk_IBUF_BUFG
    SLICE_X48Y65         FDRE                                         r  slc/memory_subsystem/hex_data_reg[14]/C
                         clock pessimism             -0.639     1.611    
    SLICE_X48Y65         FDRE (Hold_fdre_C_D)         0.070     1.681    slc/memory_subsystem/hex_data_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 slc/MDR_register/data_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/memory_subsystem/hex_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.377%)  route 0.145ns (50.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    1.595ns
    Clock Pessimism Removal (CPR):    0.640ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.558     1.595    slc/MDR_register/Clk_IBUF_BUFG
    SLICE_X48Y67         FDRE                                         r  slc/MDR_register/data_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y67         FDRE (Prop_fdre_C_Q)         0.141     1.736 r  slc/MDR_register/data_out_reg[11]/Q
                         net (fo=3, routed)           0.145     1.881    slc/memory_subsystem/D[11]
    SLICE_X49Y67         FDRE                                         r  slc/memory_subsystem/hex_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.825     2.248    slc/memory_subsystem/Clk_IBUF_BUFG
    SLICE_X49Y67         FDRE                                         r  slc/memory_subsystem/hex_data_reg[11]/C
                         clock pessimism             -0.640     1.608    
    SLICE_X49Y67         FDRE (Hold_fdre_C_D)         0.066     1.674    slc/memory_subsystem/hex_data_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 slc/MDR_register/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.186ns (33.035%)  route 0.377ns (66.965%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.294ns
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.639ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.560     1.597    slc/MDR_register/Clk_IBUF_BUFG
    SLICE_X48Y63         FDRE                                         r  slc/MDR_register/data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y63         FDRE (Prop_fdre_C_Q)         0.141     1.738 r  slc/MDR_register/data_out_reg[3]/Q
                         net (fo=3, routed)           0.210     1.949    instaRam/D[3]
    SLICE_X49Y61         LUT5 (Prop_lut5_I4_O)        0.045     1.994 r  instaRam/ram0_i_25/O
                         net (fo=1, routed)           0.167     2.160    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[3]
    RAMB18_X1Y24         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.871     2.294    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y24         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.639     1.655    
    RAMB18_X1Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.296     1.951    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.951    
                         arrival time                           2.160    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 instaRam/address_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instaRam/address_reg_rep[3]/D
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.251ns (64.144%)  route 0.140ns (35.856%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.257ns
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.619ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.564     1.601    instaRam/Clk_IBUF_BUFG
    SLICE_X48Y56         FDCE                                         r  instaRam/address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y56         FDCE (Prop_fdce_C_Q)         0.141     1.742 r  instaRam/address_reg[3]/Q
                         net (fo=4, routed)           0.140     1.883    instaRam/init_ADDR[3]
    SLICE_X50Y56         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.993 r  instaRam/address_reg_rep[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.993    instaRam/address_reg_rep[4]_i_1_n_5
    SLICE_X50Y56         FDCE                                         r  instaRam/address_reg_rep[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.834     2.257    instaRam/Clk_IBUF_BUFG
    SLICE_X50Y56         FDCE                                         r  instaRam/address_reg_rep[3]/C
                         clock pessimism             -0.619     1.638    
    SLICE_X50Y56         FDCE (Hold_fdce_C_D)         0.134     1.772    instaRam/address_reg_rep[3]
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.220    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y24   ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y24   ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X42Y61   button_sync[0]/q_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X42Y61   button_sync[1]/q_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X49Y59   instaRam/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X49Y61   instaRam/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X48Y56   instaRam/address_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X48Y58   instaRam/address_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X48Y58   instaRam/address_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y61   button_sync[0]/q_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y61   button_sync[0]/q_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y61   button_sync[1]/q_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y61   button_sync[1]/q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y59   instaRam/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y59   instaRam/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y61   instaRam/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y61   instaRam/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X48Y56   instaRam/address_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X48Y56   instaRam/address_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y61   button_sync[0]/q_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y61   button_sync[0]/q_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y61   button_sync[1]/q_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y61   button_sync[1]/q_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y59   instaRam/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y59   instaRam/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y61   instaRam/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y61   instaRam/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X48Y56   instaRam/address_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X48Y56   instaRam/address_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_segB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.319ns  (logic 4.338ns (42.041%)  route 5.981ns (57.959%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=242, routed)         3.215     4.531    slc/program_counter/Reset_IBUF
    SLICE_X46Y67         LUT5 (Prop_lut5_I2_O)        0.124     4.655 r  slc/program_counter/hex_segB_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.766     7.421    hex_segB_OBUF[3]
    H4                   OBUF (Prop_obuf_I_O)         2.898    10.319 r  hex_segB_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.319    hex_segB[3]
    H4                                                                r  hex_segB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_segB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.300ns  (logic 4.319ns (41.930%)  route 5.981ns (58.070%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=242, routed)         3.404     4.720    slc/program_counter/Reset_IBUF
    SLICE_X46Y67         LUT5 (Prop_lut5_I2_O)        0.124     4.844 r  slc/program_counter/hex_segB_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.577     7.422    hex_segB_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         2.878    10.300 r  hex_segB_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.300    hex_segB[2]
    J3                                                                r  hex_segB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_segB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.969ns  (logic 4.340ns (43.534%)  route 5.629ns (56.466%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=242, routed)         3.258     4.574    slc/program_counter/Reset_IBUF
    SLICE_X47Y66         LUT5 (Prop_lut5_I2_O)        0.124     4.698 r  slc/program_counter/hex_segB_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.371     7.070    hex_segB_OBUF[1]
    G5                   OBUF (Prop_obuf_I_O)         2.900     9.969 r  hex_segB_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.969    hex_segB[1]
    G5                                                                r  hex_segB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.959ns  (logic 4.350ns (43.676%)  route 5.609ns (56.325%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=242, routed)         2.695     4.012    slc/memory_subsystem/Reset_IBUF
    SLICE_X51Y65         LUT5 (Prop_lut5_I2_O)        0.124     4.136 r  slc/memory_subsystem/hex_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.914     7.050    hex_seg_OBUF[2]
    D5                   OBUF (Prop_obuf_I_O)         2.909     9.959 r  hex_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.959    hex_seg[2]
    D5                                                                r  hex_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_segB[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.865ns  (logic 4.342ns (44.010%)  route 5.524ns (55.990%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=242, routed)         2.957     4.274    slc/program_counter/Reset_IBUF
    SLICE_X46Y65         LUT5 (Prop_lut5_I2_O)        0.124     4.398 r  slc/program_counter/hex_segB_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.566     6.964    hex_segB_OBUF[5]
    H3                   OBUF (Prop_obuf_I_O)         2.901     9.865 r  hex_segB_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.865    hex_segB[5]
    H3                                                                r  hex_segB[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_segB[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.842ns  (logic 4.346ns (44.160%)  route 5.495ns (55.840%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=242, routed)         2.472     3.789    slc/program_counter/Reset_IBUF
    SLICE_X47Y69         LUT5 (Prop_lut5_I2_O)        0.124     3.913 r  slc/program_counter/hex_segB_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.023     6.936    hex_segB_OBUF[6]
    E5                   OBUF (Prop_obuf_I_O)         2.906     9.842 r  hex_segB_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.842    hex_segB[6]
    E5                                                                r  hex_segB[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.803ns  (logic 4.356ns (44.437%)  route 5.447ns (55.563%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=242, routed)         2.319     3.636    slc/memory_subsystem/Reset_IBUF
    SLICE_X49Y66         LUT5 (Prop_lut5_I2_O)        0.124     3.760 r  slc/memory_subsystem/hex_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.127     6.887    hex_seg_OBUF[4]
    D7                   OBUF (Prop_obuf_I_O)         2.916     9.803 r  hex_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.803    hex_seg[4]
    D7                                                                r  hex_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_segB[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.755ns  (logic 4.355ns (44.646%)  route 5.400ns (55.354%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=242, routed)         2.827     4.144    slc/program_counter/Reset_IBUF
    SLICE_X47Y68         LUT5 (Prop_lut5_I2_O)        0.124     4.268 r  slc/program_counter/hex_segB_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.572     6.840    hex_segB_OBUF[4]
    F4                   OBUF (Prop_obuf_I_O)         2.915     9.755 r  hex_segB_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.755    hex_segB[4]
    F4                                                                r  hex_segB[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_segB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.694ns  (logic 4.359ns (44.965%)  route 5.335ns (55.035%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=242, routed)         2.825     4.142    slc/program_counter/Reset_IBUF
    SLICE_X47Y68         LUT5 (Prop_lut5_I2_O)        0.124     4.266 r  slc/program_counter/hex_segB_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.510     6.776    hex_segB_OBUF[0]
    F3                   OBUF (Prop_obuf_I_O)         2.918     9.694 r  hex_segB_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.694    hex_segB[0]
    F3                                                                r  hex_segB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.686ns  (logic 4.358ns (44.989%)  route 5.329ns (55.011%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=242, routed)         2.693     4.010    slc/memory_subsystem/Reset_IBUF
    SLICE_X51Y65         LUT5 (Prop_lut5_I2_O)        0.124     4.134 r  slc/memory_subsystem/hex_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.635     6.769    hex_seg_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         2.917     9.686 r  hex_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.686    hex_seg[1]
    B4                                                                r  hex_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_gridB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.655ns  (logic 1.603ns (60.380%)  route 1.052ns (39.620%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  Reset_IBUF_inst/O
                         net (fo=242, routed)         0.695     1.088    slc/HexA/Reset_IBUF
    SLICE_X64Y67         LUT3 (Prop_lut3_I2_O)        0.045     1.133 r  slc/HexA/hex_grid_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           0.357     1.490    hex_gridB_OBUF[2]
    F5                   OBUF (Prop_obuf_I_O)         1.164     2.655 r  hex_gridB_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.655    hex_gridB[2]
    F5                                                                r  hex_gridB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_gridB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.725ns  (logic 1.623ns (59.582%)  route 1.101ns (40.418%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  Reset_IBUF_inst/O
                         net (fo=242, routed)         0.697     1.090    slc/HexA/Reset_IBUF
    SLICE_X64Y67         LUT3 (Prop_lut3_I2_O)        0.045     1.135 r  slc/HexA/hex_grid_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           0.405     1.540    hex_gridB_OBUF[1]
    E3                   OBUF (Prop_obuf_I_O)         1.185     2.725 r  hex_gridB_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.725    hex_gridB[1]
    E3                                                                r  hex_gridB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_gridB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.815ns  (logic 1.680ns (59.680%)  route 1.135ns (40.320%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  Reset_IBUF_inst/O
                         net (fo=242, routed)         0.697     1.090    slc/HexA/Reset_IBUF
    SLICE_X64Y67         LUT3 (Prop_lut3_I2_O)        0.044     1.134 r  slc/HexA/hex_grid_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.439     1.573    hex_gridB_OBUF[0]
    E4                   OBUF (Prop_obuf_I_O)         1.243     2.815 r  hex_gridB_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.815    hex_gridB[0]
    E4                                                                r  hex_gridB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_gridB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.895ns  (logic 1.674ns (57.828%)  route 1.221ns (42.172%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  Reset_IBUF_inst/O
                         net (fo=242, routed)         0.695     1.088    slc/HexA/Reset_IBUF
    SLICE_X64Y67         LUT3 (Prop_lut3_I2_O)        0.044     1.132 r  slc/HexA/hex_grid_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.526     1.658    hex_gridB_OBUF[3]
    H5                   OBUF (Prop_obuf_I_O)         1.237     2.895 r  hex_gridB_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.895    hex_gridB[3]
    H5                                                                r  hex_gridB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_grid[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.926ns  (logic 1.614ns (55.153%)  route 1.312ns (44.847%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  Reset_IBUF_inst/O
                         net (fo=242, routed)         0.695     1.088    slc/HexA/Reset_IBUF
    SLICE_X64Y67         LUT3 (Prop_lut3_I2_O)        0.045     1.133 r  slc/HexA/hex_grid_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           0.618     1.751    hex_gridB_OBUF[2]
    C3                   OBUF (Prop_obuf_I_O)         1.175     2.926 r  hex_grid_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.926    hex_grid[2]
    C3                                                                r  hex_grid[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_grid[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.951ns  (logic 1.603ns (54.333%)  route 1.347ns (45.667%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  Reset_IBUF_inst/O
                         net (fo=242, routed)         0.697     1.090    slc/HexA/Reset_IBUF
    SLICE_X64Y67         LUT3 (Prop_lut3_I2_O)        0.045     1.135 r  slc/HexA/hex_grid_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           0.651     1.786    hex_gridB_OBUF[1]
    H6                   OBUF (Prop_obuf_I_O)         1.165     2.951 r  hex_grid_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.951    hex_grid[1]
    H6                                                                r  hex_grid[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_grid[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.989ns  (logic 1.675ns (56.024%)  route 1.315ns (43.976%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  Reset_IBUF_inst/O
                         net (fo=242, routed)         0.697     1.090    slc/HexA/Reset_IBUF
    SLICE_X64Y67         LUT3 (Prop_lut3_I2_O)        0.044     1.134 r  slc/HexA/hex_grid_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.618     1.752    hex_gridB_OBUF[0]
    G6                   OBUF (Prop_obuf_I_O)         1.237     2.989 r  hex_grid_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.989    hex_grid[0]
    G6                                                                r  hex_grid[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_grid[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.106ns  (logic 1.691ns (54.432%)  route 1.416ns (45.568%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  Reset_IBUF_inst/O
                         net (fo=242, routed)         0.695     1.088    slc/HexA/Reset_IBUF
    SLICE_X64Y67         LUT3 (Prop_lut3_I2_O)        0.044     1.132 r  slc/HexA/hex_grid_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.721     1.853    hex_gridB_OBUF[3]
    B3                   OBUF (Prop_obuf_I_O)         1.253     3.106 r  hex_grid_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.106    hex_grid[3]
    B3                                                                r  hex_grid[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.372ns  (logic 1.607ns (47.663%)  route 1.765ns (52.337%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  Reset_IBUF_inst/O
                         net (fo=242, routed)         0.833     1.226    slc/memory_subsystem/Reset_IBUF
    SLICE_X50Y66         LUT5 (Prop_lut5_I2_O)        0.045     1.271 r  slc/memory_subsystem/hex_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.932     2.203    hex_seg_OBUF[5]
    D6                   OBUF (Prop_obuf_I_O)         1.169     3.372 r  hex_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.372    hex_seg[5]
    D6                                                                r  hex_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.404ns  (logic 1.617ns (47.496%)  route 1.787ns (52.504%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  Reset_IBUF_inst/O
                         net (fo=242, routed)         0.952     1.346    slc/memory_subsystem/Reset_IBUF
    SLICE_X51Y66         LUT5 (Prop_lut5_I2_O)        0.045     1.391 r  slc/memory_subsystem/hex_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.835     2.226    hex_seg_OBUF[6]
    C4                   OBUF (Prop_obuf_I_O)         1.178     3.404 r  hex_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.404    hex_seg[6]
    C4                                                                r  hex_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  Clk
  To Clock:  

Max Delay            38 Endpoints
Min Delay            38 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slc/HexA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.443ns  (logic 3.671ns (35.149%)  route 6.772ns (64.851%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.550     4.918    slc/HexA/Clk_IBUF_BUFG
    SLICE_X46Y63         FDRE                                         r  slc/HexA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y63         FDRE (Prop_fdre_C_Q)         0.518     5.436 r  slc/HexA/counter_reg[16]/Q
                         net (fo=61, routed)          2.885     8.321    slc/memory_subsystem/p_0_in[1]
    SLICE_X50Y64         LUT6 (Prop_lut6_I1_O)        0.124     8.445 r  slc/memory_subsystem/hex_seg_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.971     9.416    slc/memory_subsystem/hex_seg_OBUF[5]_inst_i_2_n_0
    SLICE_X50Y66         LUT5 (Prop_lut5_I0_O)        0.124     9.540 r  slc/memory_subsystem/hex_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.916    12.456    hex_seg_OBUF[5]
    D6                   OBUF (Prop_obuf_I_O)         2.905    15.361 r  hex_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.361    hex_seg[5]
    D6                                                                r  hex_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/HexA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.415ns  (logic 3.682ns (35.349%)  route 6.733ns (64.651%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.550     4.918    slc/HexA/Clk_IBUF_BUFG
    SLICE_X46Y63         FDRE                                         r  slc/HexA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y63         FDRE (Prop_fdre_C_Q)         0.518     5.436 f  slc/HexA/counter_reg[16]/Q
                         net (fo=61, routed)          2.758     8.194    slc/memory_subsystem/p_0_in[1]
    SLICE_X49Y65         LUT6 (Prop_lut6_I5_O)        0.124     8.318 r  slc/memory_subsystem/hex_seg_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.848     9.166    slc/memory_subsystem/hex_seg_OBUF[4]_inst_i_3_n_0
    SLICE_X49Y66         LUT5 (Prop_lut5_I1_O)        0.124     9.290 r  slc/memory_subsystem/hex_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.127    12.417    hex_seg_OBUF[4]
    D7                   OBUF (Prop_obuf_I_O)         2.916    15.333 r  hex_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.333    hex_seg[4]
    D7                                                                r  hex_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/HexA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.940ns  (logic 3.666ns (36.877%)  route 6.275ns (63.123%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.550     4.918    slc/HexA/Clk_IBUF_BUFG
    SLICE_X46Y63         FDRE                                         r  slc/HexA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y63         FDRE (Prop_fdre_C_Q)         0.518     5.436 r  slc/HexA/counter_reg[16]/Q
                         net (fo=61, routed)          2.642     8.078    slc/memory_subsystem/p_0_in[1]
    SLICE_X49Y66         LUT6 (Prop_lut6_I4_O)        0.124     8.202 r  slc/memory_subsystem/hex_seg_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.665     8.867    slc/memory_subsystem/hex_seg_OBUF[0]_inst_i_5_n_0
    SLICE_X49Y66         LUT5 (Prop_lut5_I4_O)        0.124     8.991 r  slc/memory_subsystem/hex_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.967    11.958    hex_seg_OBUF[0]
    E6                   OBUF (Prop_obuf_I_O)         2.900    14.858 r  hex_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.858    hex_seg[0]
    E6                                                                r  hex_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/HexA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.883ns  (logic 3.672ns (37.150%)  route 6.212ns (62.850%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.550     4.918    slc/HexA/Clk_IBUF_BUFG
    SLICE_X46Y63         FDRE                                         r  slc/HexA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y63         FDRE (Prop_fdre_C_Q)         0.518     5.436 f  slc/HexA/counter_reg[16]/Q
                         net (fo=61, routed)          2.715     8.151    slc/program_counter/p_0_in[1]
    SLICE_X47Y69         LUT6 (Prop_lut6_I5_O)        0.124     8.275 r  slc/program_counter/hex_segB_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.474     8.748    slc/program_counter/hex_segB_OBUF[6]_inst_i_3_n_0
    SLICE_X47Y69         LUT5 (Prop_lut5_I1_O)        0.124     8.872 r  slc/program_counter/hex_segB_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.023    11.895    hex_segB_OBUF[6]
    E5                   OBUF (Prop_obuf_I_O)         2.906    14.801 r  hex_segB_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.801    hex_segB[6]
    E5                                                                r  hex_segB[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/HexA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.867ns  (logic 3.675ns (37.246%)  route 6.192ns (62.754%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.550     4.918    slc/HexA/Clk_IBUF_BUFG
    SLICE_X46Y63         FDRE                                         r  slc/HexA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y63         FDRE (Prop_fdre_C_Q)         0.518     5.436 r  slc/HexA/counter_reg[16]/Q
                         net (fo=61, routed)          2.663     8.099    slc/memory_subsystem/p_0_in[1]
    SLICE_X51Y64         LUT6 (Prop_lut6_I5_O)        0.124     8.223 r  slc/memory_subsystem/hex_seg_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.615     8.838    slc/memory_subsystem/hex_seg_OBUF[2]_inst_i_2_n_0
    SLICE_X51Y65         LUT5 (Prop_lut5_I0_O)        0.124     8.962 r  slc/memory_subsystem/hex_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.914    11.876    hex_seg_OBUF[2]
    D5                   OBUF (Prop_obuf_I_O)         2.909    14.785 r  hex_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.785    hex_seg[2]
    D5                                                                r  hex_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/HexA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.751ns  (logic 3.664ns (37.570%)  route 6.088ns (62.430%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.550     4.918    slc/HexA/Clk_IBUF_BUFG
    SLICE_X46Y63         FDRE                                         r  slc/HexA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y63         FDRE (Prop_fdre_C_Q)         0.518     5.436 f  slc/HexA/counter_reg[16]/Q
                         net (fo=61, routed)          2.319     7.755    slc/program_counter/p_0_in[1]
    SLICE_X46Y69         LUT6 (Prop_lut6_I5_O)        0.124     7.879 r  slc/program_counter/hex_segB_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           1.003     8.882    slc/program_counter/hex_segB_OBUF[3]_inst_i_3_n_0
    SLICE_X46Y67         LUT5 (Prop_lut5_I1_O)        0.124     9.006 r  slc/program_counter/hex_segB_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.766    11.771    hex_segB_OBUF[3]
    H4                   OBUF (Prop_obuf_I_O)         2.898    14.669 r  hex_segB_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.669    hex_segB[3]
    H4                                                                r  hex_segB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/state_controller/FSM_sequential_State_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.707ns  (logic 3.516ns (36.226%)  route 6.190ns (63.774%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.548     4.916    slc/state_controller/Clk_IBUF_BUFG
    SLICE_X39Y64         FDRE                                         r  slc/state_controller/FSM_sequential_State_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y64         FDRE (Prop_fdre_C_Q)         0.456     5.372 r  slc/state_controller/FSM_sequential_State_reg[2]/Q
                         net (fo=61, routed)          3.255     8.627    slc/state_controller/State[2]
    SLICE_X36Y73         LUT5 (Prop_lut5_I0_O)        0.124     8.751 r  slc/state_controller/LED_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           2.936    11.686    LED_OBUF[8]
    C17                  OBUF (Prop_obuf_I_O)         2.936    14.623 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000    14.623    LED[8]
    C17                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/HexA/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.643ns  (logic 3.674ns (38.097%)  route 5.969ns (61.902%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.551     4.919    slc/HexA/Clk_IBUF_BUFG
    SLICE_X46Y62         FDRE                                         r  slc/HexA/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y62         FDRE (Prop_fdre_C_Q)         0.518     5.437 r  slc/HexA/counter_reg[15]/Q
                         net (fo=61, routed)          1.885     7.322    slc/memory_subsystem/p_0_in[0]
    SLICE_X50Y64         LUT6 (Prop_lut6_I4_O)        0.124     7.446 r  slc/memory_subsystem/hex_seg_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.941     8.388    slc/memory_subsystem/hex_seg_OBUF[3]_inst_i_2_n_0
    SLICE_X50Y67         LUT5 (Prop_lut5_I0_O)        0.124     8.512 r  slc/memory_subsystem/hex_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.142    11.654    hex_seg_OBUF[3]
    C5                   OBUF (Prop_obuf_I_O)         2.908    14.562 r  hex_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.562    hex_seg[3]
    C5                                                                r  hex_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/state_controller/FSM_sequential_State_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.517ns  (logic 3.514ns (36.925%)  route 6.003ns (63.075%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.548     4.916    slc/state_controller/Clk_IBUF_BUFG
    SLICE_X39Y64         FDRE                                         r  slc/state_controller/FSM_sequential_State_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y64         FDRE (Prop_fdre_C_Q)         0.456     5.372 r  slc/state_controller/FSM_sequential_State_reg[2]/Q
                         net (fo=61, routed)          3.249     8.621    slc/state_controller/State[2]
    SLICE_X36Y73         LUT5 (Prop_lut5_I0_O)        0.124     8.745 r  slc/state_controller/LED_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.753    11.498    LED_OBUF[9]
    B18                  OBUF (Prop_obuf_I_O)         2.934    14.433 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000    14.433    LED[9]
    B18                                                               r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/HexA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.470ns  (logic 3.667ns (38.724%)  route 5.803ns (61.276%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.550     4.918    slc/HexA/Clk_IBUF_BUFG
    SLICE_X46Y63         FDRE                                         r  slc/HexA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y63         FDRE (Prop_fdre_C_Q)         0.518     5.436 f  slc/HexA/counter_reg[16]/Q
                         net (fo=61, routed)          2.336     7.772    slc/program_counter/p_0_in[1]
    SLICE_X46Y69         LUT6 (Prop_lut6_I1_O)        0.124     7.896 r  slc/program_counter/hex_segB_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.900     8.796    slc/program_counter/hex_segB_OBUF[5]_inst_i_4_n_0
    SLICE_X46Y65         LUT5 (Prop_lut5_I3_O)        0.124     8.920 r  slc/program_counter/hex_segB_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.566    11.487    hex_segB_OBUF[5]
    H3                   OBUF (Prop_obuf_I_O)         2.901    14.388 r  hex_segB_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.388    hex_segB[5]
    H3                                                                r  hex_segB[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slc/IR_register/data_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.318ns  (logic 1.386ns (59.788%)  route 0.932ns (40.212%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.557     1.594    slc/IR_register/Clk_IBUF_BUFG
    SLICE_X38Y65         FDRE                                         r  slc/IR_register/data_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y65         FDRE (Prop_fdre_C_Q)         0.164     1.758 r  slc/IR_register/data_out_reg[14]/Q
                         net (fo=6, routed)           0.281     2.039    slc/state_controller/FSM_sequential_State_reg[3]_0[14]
    SLICE_X34Y67         LUT5 (Prop_lut5_I4_O)        0.045     2.084 r  slc/state_controller/LED_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           0.652     2.736    LED_OBUF[14]
    E18                  OBUF (Prop_obuf_I_O)         1.177     3.913 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.913    LED[14]
    E18                                                               r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/IR_register/data_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.321ns  (logic 1.364ns (58.760%)  route 0.957ns (41.240%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.555     1.592    slc/IR_register/Clk_IBUF_BUFG
    SLICE_X39Y67         FDRE                                         r  slc/IR_register/data_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y67         FDRE (Prop_fdre_C_Q)         0.141     1.733 r  slc/IR_register/data_out_reg[13]/Q
                         net (fo=6, routed)           0.118     1.851    slc/state_controller/FSM_sequential_State_reg[3]_0[13]
    SLICE_X36Y67         LUT5 (Prop_lut5_I4_O)        0.045     1.896 r  slc/state_controller/LED_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           0.839     2.735    LED_OBUF[13]
    D18                  OBUF (Prop_obuf_I_O)         1.178     3.913 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.913    LED[13]
    D18                                                               r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/IR_register/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.398ns  (logic 1.365ns (56.900%)  route 1.034ns (43.100%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.557     1.594    slc/IR_register/Clk_IBUF_BUFG
    SLICE_X40Y65         FDRE                                         r  slc/IR_register/data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y65         FDRE (Prop_fdre_C_Q)         0.141     1.735 r  slc/IR_register/data_out_reg[3]/Q
                         net (fo=3, routed)           0.203     1.938    slc/state_controller/FSM_sequential_State_reg[3]_0[3]
    SLICE_X34Y67         LUT5 (Prop_lut5_I4_O)        0.045     1.983 r  slc/state_controller/LED_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.831     2.814    LED_OBUF[3]
    D15                  OBUF (Prop_obuf_I_O)         1.179     3.992 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.992    LED[3]
    D15                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/program_counter/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.444ns  (logic 1.396ns (57.130%)  route 1.048ns (42.870%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.557     1.594    slc/program_counter/Clk_IBUF_BUFG
    SLICE_X45Y66         FDRE                                         r  slc/program_counter/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.141     1.735 r  slc/program_counter/data_out_reg[2]/Q
                         net (fo=11, routed)          0.192     1.928    slc/program_counter/Q[2]
    SLICE_X46Y65         LUT6 (Prop_lut6_I4_O)        0.045     1.973 r  slc/program_counter/hex_segB_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.054     2.027    slc/program_counter/hex_segB_OBUF[5]_inst_i_2_n_0
    SLICE_X46Y65         LUT5 (Prop_lut5_I0_O)        0.045     2.072 r  slc/program_counter/hex_segB_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.801     2.873    hex_segB_OBUF[5]
    H3                   OBUF (Prop_obuf_I_O)         1.165     4.038 r  hex_segB_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.038    hex_segB[5]
    H3                                                                r  hex_segB[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/IR_register/data_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.465ns  (logic 1.362ns (55.260%)  route 1.103ns (44.740%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.554     1.591    slc/IR_register/Clk_IBUF_BUFG
    SLICE_X41Y68         FDRE                                         r  slc/IR_register/data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y68         FDRE (Prop_fdre_C_Q)         0.141     1.732 r  slc/IR_register/data_out_reg[5]/Q
                         net (fo=8, routed)           0.315     2.047    slc/state_controller/FSM_sequential_State_reg[3]_0[5]
    SLICE_X38Y67         LUT5 (Prop_lut5_I4_O)        0.045     2.092 r  slc/state_controller/LED_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.788     2.880    LED_OBUF[5]
    F18                  OBUF (Prop_obuf_I_O)         1.176     4.056 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.056    LED[5]
    F18                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/program_counter/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.463ns  (logic 1.413ns (57.381%)  route 1.050ns (42.619%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.557     1.594    slc/program_counter/Clk_IBUF_BUFG
    SLICE_X45Y66         FDRE                                         r  slc/program_counter/data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.141     1.735 r  slc/program_counter/data_out_reg[4]/Q
                         net (fo=11, routed)          0.171     1.906    slc/program_counter/Q[4]
    SLICE_X47Y67         LUT6 (Prop_lut6_I1_O)        0.045     1.951 r  slc/program_counter/hex_segB_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.105     2.056    slc/program_counter/hex_segB_OBUF[0]_inst_i_5_n_0
    SLICE_X47Y68         LUT5 (Prop_lut5_I4_O)        0.045     2.101 r  slc/program_counter/hex_segB_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.774     2.875    hex_segB_OBUF[0]
    F3                   OBUF (Prop_obuf_I_O)         1.182     4.057 r  hex_segB_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.057    hex_segB[0]
    F3                                                                r  hex_segB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/program_counter/data_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.475ns  (logic 1.410ns (56.954%)  route 1.065ns (43.046%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.555     1.592    slc/program_counter/Clk_IBUF_BUFG
    SLICE_X45Y68         FDRE                                         r  slc/program_counter/data_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y68         FDRE (Prop_fdre_C_Q)         0.141     1.733 r  slc/program_counter/data_out_reg[12]/Q
                         net (fo=10, routed)          0.214     1.948    slc/program_counter/Q[12]
    SLICE_X47Y68         LUT6 (Prop_lut6_I2_O)        0.045     1.993 r  slc/program_counter/hex_segB_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.052     2.045    slc/program_counter/hex_segB_OBUF[4]_inst_i_3_n_0
    SLICE_X47Y68         LUT5 (Prop_lut5_I1_O)        0.045     2.090 r  slc/program_counter/hex_segB_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.799     2.889    hex_segB_OBUF[4]
    F4                   OBUF (Prop_obuf_I_O)         1.179     4.067 r  hex_segB_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.067    hex_segB[4]
    F4                                                                r  hex_segB[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/program_counter/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.476ns  (logic 1.395ns (56.326%)  route 1.081ns (43.674%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.557     1.594    slc/program_counter/Clk_IBUF_BUFG
    SLICE_X45Y66         FDRE                                         r  slc/program_counter/data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.141     1.735 r  slc/program_counter/data_out_reg[3]/Q
                         net (fo=11, routed)          0.145     1.880    slc/program_counter/Q[3]
    SLICE_X47Y66         LUT6 (Prop_lut6_I3_O)        0.045     1.925 r  slc/program_counter/hex_segB_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.222     2.147    slc/program_counter/hex_segB_OBUF[1]_inst_i_2_n_0
    SLICE_X47Y66         LUT5 (Prop_lut5_I0_O)        0.045     2.192 r  slc/program_counter/hex_segB_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.714     2.907    hex_segB_OBUF[1]
    G5                   OBUF (Prop_obuf_I_O)         1.164     4.071 r  hex_segB_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.071    hex_segB[1]
    G5                                                                r  hex_segB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/IR_register/data_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.484ns  (logic 1.360ns (54.765%)  route 1.124ns (45.235%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.555     1.592    slc/IR_register/Clk_IBUF_BUFG
    SLICE_X39Y67         FDRE                                         r  slc/IR_register/data_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y67         FDRE (Prop_fdre_C_Q)         0.141     1.733 r  slc/IR_register/data_out_reg[15]/Q
                         net (fo=6, routed)           0.391     2.125    slc/state_controller/FSM_sequential_State_reg[3]_0[15]
    SLICE_X34Y67         LUT5 (Prop_lut5_I4_O)        0.045     2.170 r  slc/state_controller/LED_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           0.732     2.902    LED_OBUF[15]
    G17                  OBUF (Prop_obuf_I_O)         1.174     4.076 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000     4.076    LED[15]
    G17                                                               r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/program_counter/data_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.488ns  (logic 1.374ns (55.208%)  route 1.115ns (44.792%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.554     1.591    slc/program_counter/Clk_IBUF_BUFG
    SLICE_X43Y68         FDRE                                         r  slc/program_counter/data_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDRE (Prop_fdre_C_Q)         0.141     1.732 r  slc/program_counter/data_out_reg[10]/Q
                         net (fo=10, routed)          0.162     1.895    slc/program_counter/Q[10]
    SLICE_X46Y68         LUT6 (Prop_lut6_I3_O)        0.045     1.940 r  slc/program_counter/hex_segB_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.146     2.086    slc/program_counter/hex_segB_OBUF[2]_inst_i_4_n_0
    SLICE_X46Y67         LUT5 (Prop_lut5_I3_O)        0.045     2.131 r  slc/program_counter/hex_segB_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.806     2.937    hex_segB_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         1.143     4.080 r  hex_segB_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.080    hex_segB[2]
    J3                                                                r  hex_segB[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  Clk

Max Delay           242 Endpoints
Min Delay           242 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            instaRam/address_reg_rep[1]/CLR
                            (recovery check against rising-edge clock Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.787ns  (logic 1.316ns (19.397%)  route 5.471ns (80.603%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.639ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  Reset_IBUF_inst/O
                         net (fo=242, routed)         5.471     6.787    instaRam/Reset_IBUF
    SLICE_X50Y56         FDCE                                         f  instaRam/address_reg_rep[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.442     4.639    instaRam/Clk_IBUF_BUFG
    SLICE_X50Y56         FDCE                                         r  instaRam/address_reg_rep[1]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            instaRam/address_reg_rep[2]/CLR
                            (recovery check against rising-edge clock Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.787ns  (logic 1.316ns (19.397%)  route 5.471ns (80.603%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.639ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  Reset_IBUF_inst/O
                         net (fo=242, routed)         5.471     6.787    instaRam/Reset_IBUF
    SLICE_X50Y56         FDCE                                         f  instaRam/address_reg_rep[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.442     4.639    instaRam/Clk_IBUF_BUFG
    SLICE_X50Y56         FDCE                                         r  instaRam/address_reg_rep[2]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            instaRam/address_reg_rep[3]/CLR
                            (recovery check against rising-edge clock Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.787ns  (logic 1.316ns (19.397%)  route 5.471ns (80.603%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.639ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  Reset_IBUF_inst/O
                         net (fo=242, routed)         5.471     6.787    instaRam/Reset_IBUF
    SLICE_X50Y56         FDCE                                         f  instaRam/address_reg_rep[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.442     4.639    instaRam/Clk_IBUF_BUFG
    SLICE_X50Y56         FDCE                                         r  instaRam/address_reg_rep[3]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            instaRam/address_reg_rep[4]/CLR
                            (recovery check against rising-edge clock Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.787ns  (logic 1.316ns (19.397%)  route 5.471ns (80.603%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.639ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  Reset_IBUF_inst/O
                         net (fo=242, routed)         5.471     6.787    instaRam/Reset_IBUF
    SLICE_X50Y56         FDCE                                         f  instaRam/address_reg_rep[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.442     4.639    instaRam/Clk_IBUF_BUFG
    SLICE_X50Y56         FDCE                                         r  instaRam/address_reg_rep[4]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            instaRam/address_reg[0]/CLR
                            (recovery check against rising-edge clock Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.767ns  (logic 1.316ns (19.453%)  route 5.451ns (80.547%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.638ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.638ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  Reset_IBUF_inst/O
                         net (fo=242, routed)         5.451     6.767    instaRam/Reset_IBUF
    SLICE_X48Y56         FDCE                                         f  instaRam/address_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.441     4.638    instaRam/Clk_IBUF_BUFG
    SLICE_X48Y56         FDCE                                         r  instaRam/address_reg[0]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            instaRam/address_reg[1]/CLR
                            (recovery check against rising-edge clock Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.767ns  (logic 1.316ns (19.453%)  route 5.451ns (80.547%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.638ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.638ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  Reset_IBUF_inst/O
                         net (fo=242, routed)         5.451     6.767    instaRam/Reset_IBUF
    SLICE_X48Y56         FDCE                                         f  instaRam/address_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.441     4.638    instaRam/Clk_IBUF_BUFG
    SLICE_X48Y56         FDCE                                         r  instaRam/address_reg[1]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            instaRam/address_reg[2]/CLR
                            (recovery check against rising-edge clock Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.767ns  (logic 1.316ns (19.453%)  route 5.451ns (80.547%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.638ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.638ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  Reset_IBUF_inst/O
                         net (fo=242, routed)         5.451     6.767    instaRam/Reset_IBUF
    SLICE_X48Y56         FDCE                                         f  instaRam/address_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.441     4.638    instaRam/Clk_IBUF_BUFG
    SLICE_X48Y56         FDCE                                         r  instaRam/address_reg[2]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            instaRam/address_reg[3]/CLR
                            (recovery check against rising-edge clock Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.767ns  (logic 1.316ns (19.453%)  route 5.451ns (80.547%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.638ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.638ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  Reset_IBUF_inst/O
                         net (fo=242, routed)         5.451     6.767    instaRam/Reset_IBUF
    SLICE_X48Y56         FDCE                                         f  instaRam/address_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.441     4.638    instaRam/Clk_IBUF_BUFG
    SLICE_X48Y56         FDCE                                         r  instaRam/address_reg[3]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            instaRam/address_reg_rep[5]/CLR
                            (recovery check against rising-edge clock Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.646ns  (logic 1.316ns (19.808%)  route 5.330ns (80.192%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.638ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.638ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  Reset_IBUF_inst/O
                         net (fo=242, routed)         5.330     6.646    instaRam/Reset_IBUF
    SLICE_X50Y57         FDCE                                         f  instaRam/address_reg_rep[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.441     4.638    instaRam/Clk_IBUF_BUFG
    SLICE_X50Y57         FDCE                                         r  instaRam/address_reg_rep[5]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            instaRam/address_reg_rep[6]/CLR
                            (recovery check against rising-edge clock Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.646ns  (logic 1.316ns (19.808%)  route 5.330ns (80.192%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.638ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.638ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  Reset_IBUF_inst/O
                         net (fo=242, routed)         5.330     6.646    instaRam/Reset_IBUF
    SLICE_X50Y57         FDCE                                         f  instaRam/address_reg_rep[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.441     4.638    instaRam/Clk_IBUF_BUFG
    SLICE_X50Y57         FDCE                                         r  instaRam/address_reg_rep[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            slc/MDR_register/data_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.150ns  (logic 0.450ns (39.089%)  route 0.701ns (60.911%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F1                                                0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    F1                   IBUF (Prop_ibuf_I_O)         0.405     0.405 r  SW_IBUF[2]_inst/O
                         net (fo=1, routed)           0.701     1.105    slc/state_controller/SW_IBUF[2]
    SLICE_X48Y63         LUT6 (Prop_lut6_I4_O)        0.045     1.150 r  slc/state_controller/data_out[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.150    slc/MDR_register/data_out_reg[2]_0
    SLICE_X48Y63         FDRE                                         r  slc/MDR_register/data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.828     2.251    slc/MDR_register/Clk_IBUF_BUFG
    SLICE_X48Y63         FDRE                                         r  slc/MDR_register/data_out_reg[2]/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            slc/MDR_register/data_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.195ns  (logic 0.472ns (39.500%)  route 0.723ns (60.500%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E2                                                0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    E2                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  SW_IBUF[3]_inst/O
                         net (fo=1, routed)           0.723     1.150    slc/state_controller/SW_IBUF[3]
    SLICE_X48Y63         LUT6 (Prop_lut6_I4_O)        0.045     1.195 r  slc/state_controller/data_out[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.195    slc/MDR_register/data_out_reg[3]_0
    SLICE_X48Y63         FDRE                                         r  slc/MDR_register/data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.828     2.251    slc/MDR_register/Clk_IBUF_BUFG
    SLICE_X48Y63         FDRE                                         r  slc/MDR_register/data_out_reg[3]/C

Slack:                    inf
  Source:                 SW[6]
                            (input port)
  Destination:            slc/MDR_register/data_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.245ns  (logic 0.448ns (35.962%)  route 0.797ns (64.038%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 r  SW[6] (IN)
                         net (fo=0)                   0.000     0.000    SW[6]
    D1                   IBUF (Prop_ibuf_I_O)         0.403     0.403 r  SW_IBUF[6]_inst/O
                         net (fo=1, routed)           0.797     1.200    slc/state_controller/SW_IBUF[6]
    SLICE_X48Y64         LUT6 (Prop_lut6_I4_O)        0.045     1.245 r  slc/state_controller/data_out[6]_i_1__0/O
                         net (fo=1, routed)           0.000     1.245    slc/MDR_register/data_out_reg[6]_0
    SLICE_X48Y64         FDRE                                         r  slc/MDR_register/data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.828     2.251    slc/MDR_register/Clk_IBUF_BUFG
    SLICE_X48Y64         FDRE                                         r  slc/MDR_register/data_out_reg[6]/C

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            slc/MDR_register/data_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.250ns  (logic 0.447ns (35.726%)  route 0.804ns (64.274%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    E1                   IBUF (Prop_ibuf_I_O)         0.402     0.402 r  SW_IBUF[4]_inst/O
                         net (fo=1, routed)           0.804     1.205    slc/state_controller/SW_IBUF[4]
    SLICE_X48Y64         LUT6 (Prop_lut6_I4_O)        0.045     1.250 r  slc/state_controller/data_out[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.250    slc/MDR_register/data_out_reg[4]_0
    SLICE_X48Y64         FDRE                                         r  slc/MDR_register/data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.828     2.251    slc/MDR_register/Clk_IBUF_BUFG
    SLICE_X48Y64         FDRE                                         r  slc/MDR_register/data_out_reg[4]/C

Slack:                    inf
  Source:                 Run
                            (input port)
  Destination:            button_sync[1]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.251ns  (logic 0.399ns (31.857%)  route 0.852ns (68.143%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  Run (IN)
                         net (fo=0)                   0.000     0.000    Run
    J1                   IBUF (Prop_ibuf_I_O)         0.399     0.399 r  Run_IBUF_inst/O
                         net (fo=1, routed)           0.852     1.251    button_sync[1]/Run_IBUF
    SLICE_X42Y61         FDRE                                         r  button_sync[1]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.829     2.251    button_sync[1]/Clk_IBUF_BUFG
    SLICE_X42Y61         FDRE                                         r  button_sync[1]/q_reg/C

Slack:                    inf
  Source:                 Continue
                            (input port)
  Destination:            button_sync[0]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.281ns  (logic 0.402ns (31.404%)  route 0.879ns (68.596%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G2                                                0.000     0.000 r  Continue (IN)
                         net (fo=0)                   0.000     0.000    Continue
    G2                   IBUF (Prop_ibuf_I_O)         0.402     0.402 r  Continue_IBUF_inst/O
                         net (fo=1, routed)           0.879     1.281    button_sync[0]/Continue_IBUF
    SLICE_X42Y61         FDRE                                         r  button_sync[0]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.829     2.251    button_sync[0]/Clk_IBUF_BUFG
    SLICE_X42Y61         FDRE                                         r  button_sync[0]/q_reg/C

Slack:                    inf
  Source:                 SW[5]
                            (input port)
  Destination:            slc/MDR_register/data_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.290ns  (logic 0.471ns (36.536%)  route 0.818ns (63.464%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  SW[5] (IN)
                         net (fo=0)                   0.000     0.000    SW[5]
    D2                   IBUF (Prop_ibuf_I_O)         0.426     0.426 r  SW_IBUF[5]_inst/O
                         net (fo=1, routed)           0.818     1.245    slc/state_controller/SW_IBUF[5]
    SLICE_X48Y64         LUT6 (Prop_lut6_I4_O)        0.045     1.290 r  slc/state_controller/data_out[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.290    slc/MDR_register/data_out_reg[5]_0
    SLICE_X48Y64         FDRE                                         r  slc/MDR_register/data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.828     2.251    slc/MDR_register/Clk_IBUF_BUFG
    SLICE_X48Y64         FDRE                                         r  slc/MDR_register/data_out_reg[5]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            slc/memory_subsystem/hex_data_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.326ns  (logic 0.394ns (29.678%)  route 0.933ns (70.322%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  Reset_IBUF_inst/O
                         net (fo=242, routed)         0.933     1.326    slc/memory_subsystem/Reset_IBUF
    SLICE_X49Y67         FDRE                                         r  slc/memory_subsystem/hex_data_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.825     2.248    slc/memory_subsystem/Clk_IBUF_BUFG
    SLICE_X49Y67         FDRE                                         r  slc/memory_subsystem/hex_data_reg[10]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            slc/memory_subsystem/hex_data_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.326ns  (logic 0.394ns (29.678%)  route 0.933ns (70.322%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  Reset_IBUF_inst/O
                         net (fo=242, routed)         0.933     1.326    slc/memory_subsystem/Reset_IBUF
    SLICE_X49Y67         FDRE                                         r  slc/memory_subsystem/hex_data_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.825     2.248    slc/memory_subsystem/Clk_IBUF_BUFG
    SLICE_X49Y67         FDRE                                         r  slc/memory_subsystem/hex_data_reg[11]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            slc/memory_subsystem/hex_data_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.326ns  (logic 0.394ns (29.678%)  route 0.933ns (70.322%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  Reset_IBUF_inst/O
                         net (fo=242, routed)         0.933     1.326    slc/memory_subsystem/Reset_IBUF
    SLICE_X49Y67         FDRE                                         r  slc/memory_subsystem/hex_data_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.825     2.248    slc/memory_subsystem/Clk_IBUF_BUFG
    SLICE_X49Y67         FDRE                                         r  slc/memory_subsystem/hex_data_reg[8]/C





