#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Thu Jan 21 14:24:45 2016
# Process ID: 6344
# Current directory: D:/Project/Tinker-Hardware/tk2_zynq
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4556 D:\Project\Tinker-Hardware\tk2_zynq\tk2_zynq.xpr
# Log file: D:/Project/Tinker-Hardware/tk2_zynq/vivado.log
# Journal file: D:/Project/Tinker-Hardware/tk2_zynq\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Project/Tinker-Hardware/tk2_zynq/tk2_zynq.xpr
open_bd_design {D:/Project/Tinker-Hardware/tk2_zynq/tk2_zynq.srcs/sources_1/bd/system/system.bd}
delete_bd_objs [get_bd_nets pulse_0_PULSE]
delete_bd_objs [get_bd_ports PULSE]
startgroup
create_bd_port -dir O PULSE
connect_bd_net [get_bd_pins /pulse_0/PULSE] [get_bd_ports PULSE]
endgroup
delete_bd_objs [get_bd_nets pulse_0_PULSE] [get_bd_ports PULSE]
startgroup
create_bd_port -dir O PULSE
connect_bd_net [get_bd_pins /pulse_0/PULSE] [get_bd_ports PULSE]
endgroup
delete_bd_objs [get_bd_nets pulse_0_PULSE] [get_bd_ports PULSE]
save_bd_design
file mkdir D:/Project/Tinker-Hardware/tk2_zynq/tk2_zynq.srcs/constrs_1
file mkdir D:/Project/Tinker-Hardware/tk2_zynq/tk2_zynq.srcs/constrs_1/new
close [ open D:/Project/Tinker-Hardware/tk2_zynq/tk2_zynq.srcs/constrs_1/new/constrs.xdc w ]
add_files -fileset constrs_1 D:/Project/Tinker-Hardware/tk2_zynq/tk2_zynq.srcs/constrs_1/new/constrs.xdc
startgroup
create_bd_port -dir O PULSE
connect_bd_net [get_bd_pins /pulse_0/PULSE] [get_bd_ports PULSE]
endgroup
save_bd_design
set_property LOCATION {} [get_bd_ports PULSE]
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
ipx::edit_ip_in_project -upgrade true -name pulse_v1_0_project -directory D:/Project/Tinker-Hardware/tk2_zynq/tk2_zynq.tmp/pulse_v1_0_project d:/Project/Tinker-Hardware/ip_repo/pulse_1.0/component.xml
update_compile_order -fileset sim_1
launch_runs synth_1
wait_on_run synth_1
set_property core_revision 6 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property supported_families {zynq Beta} [ipx::current_core]
set_property core_revision 7 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/Project/Tinker-Hardware/ip_repo/pulse_1.0
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:pulse:1.0 [get_ips  system_pulse_0_0]
report_ip_status -name ip_status 
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M00_AXI] [get_bd_nets pulse_0_PULSE] [get_bd_cells pulse_0]
delete_bd_objs [get_bd_ports PULSE]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_nets rst_processing_system7_0_50M_interconnect_aresetn] [get_bd_cells rst_processing_system7_0_50M]
delete_bd_objs [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_nets rst_processing_system7_0_50M_peripheral_aresetn] [get_bd_cells processing_system7_0_axi_periph]
save_bd_design
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins axi_gpio_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:board  [get_bd_intf_pins axi_gpio_0/GPIO]
endgroup
regenerate_bd_layout
regenerate_bd_layout -routing
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {8} CONFIG.C_ALL_OUTPUTS {1}] [get_bd_cells axi_gpio_0]
endgroup
save_bd_design
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:pulse:1.0 pulse_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins pulse_0/s00_axi]
regenerate_bd_layout
regenerate_bd_layout -routing
connect_bd_net [get_bd_pins pulse_0/CLK_IN] [get_bd_pins processing_system7_0/FCLK_CLK0]
regenerate_bd_layout
regenerate_bd_layout -routing
save_bd_design
generate_target all [get_files  D:/Project/Tinker-Hardware/tk2_zynq/tk2_zynq.srcs/sources_1/bd/system/system.bd]
export_ip_user_files -of_objects [get_files D:/Project/Tinker-Hardware/tk2_zynq/tk2_zynq.srcs/sources_1/bd/system/system.bd] -no_script -force -quiet
export_simulation -of_objects [get_files D:/Project/Tinker-Hardware/tk2_zynq/tk2_zynq.srcs/sources_1/bd/system/system.bd] -directory D:/Project/Tinker-Hardware/tk2_zynq/tk2_zynq.ip_user_files/sim_scripts -force -quiet
make_wrapper -files [get_files D:/Project/Tinker-Hardware/tk2_zynq/tk2_zynq.srcs/sources_1/bd/system/system.bd] -top
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
ipx::edit_ip_in_project -upgrade true -name pulse_v1_0_project -directory D:/Project/Tinker-Hardware/tk2_zynq/tk2_zynq.tmp/pulse_v1_0_project d:/Project/Tinker-Hardware/ip_repo/pulse_1.0/component.xml
update_compile_order -fileset sim_1
set_property is_include true [ipx::get_files drivers/pulse_v1_0/data/pulse.mdd -of_objects [ipx::get_file_groups xilinx_softwaredriver -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files drivers/pulse_v1_0/data/pulse.tcl -of_objects [ipx::get_file_groups xilinx_softwaredriver -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files drivers/pulse_v1_0/src/Makefile -of_objects [ipx::get_file_groups xilinx_softwaredriver -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files drivers/pulse_v1_0/src/pulse.h -of_objects [ipx::get_file_groups xilinx_softwaredriver -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files drivers/pulse_v1_0/src/pulse.c -of_objects [ipx::get_file_groups xilinx_softwaredriver -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files drivers/pulse_v1_0/src/pulse_selftest.c -of_objects [ipx::get_file_groups xilinx_softwaredriver -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files xgui/pulse_v1_0.tcl -of_objects [ipx::get_file_groups xilinx_xpgui -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files bd/bd.tcl -of_objects [ipx::get_file_groups bd_tcl -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files hdl/pulse_v1_0_S00_AXI.v -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files hdl/pulse_v1_0.v -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files hdl/pulse_v1_0_S00_AXI.v -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files hdl/pulse_v1_0.v -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files drivers/pulse_v1_0/data/pulse.mdd -of_objects [ipx::get_file_groups xilinx_softwaredriver -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files drivers/pulse_v1_0/data/pulse.tcl -of_objects [ipx::get_file_groups xilinx_softwaredriver -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files drivers/pulse_v1_0/src/Makefile -of_objects [ipx::get_file_groups xilinx_softwaredriver -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files drivers/pulse_v1_0/src/pulse.h -of_objects [ipx::get_file_groups xilinx_softwaredriver -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files drivers/pulse_v1_0/src/pulse.c -of_objects [ipx::get_file_groups xilinx_softwaredriver -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files drivers/pulse_v1_0/src/pulse_selftest.c -of_objects [ipx::get_file_groups xilinx_softwaredriver -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files xgui/pulse_v1_0.tcl -of_objects [ipx::get_file_groups xilinx_xpgui -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files bd/bd.tcl -of_objects [ipx::get_file_groups bd_tcl -of_objects [ipx::current_core]]]
set_property core_revision 8 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/Project/Tinker-Hardware/ip_repo/pulse_1.0
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:pulse:1.0 [get_ips  system_pulse_0_0]
report_ip_status -name ip_status 
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
ipx::edit_ip_in_project -upgrade true -name pulse_v1_0_project -directory D:/Project/Tinker-Hardware/tk2_zynq/tk2_zynq.tmp/pulse_v1_0_project d:/Project/Tinker-Hardware/ip_repo/pulse_1.0/component.xml
update_compile_order -fileset sim_1
ipx::remove_bus_interface s00_axi [ipx::current_core]
ipx::remove_bus_interface s00_axi_aresetn [ipx::current_core]
ipx::remove_bus_interface s00_axi_aclk [ipx::current_core]
ipx::remove_all_port [ipx::current_core]
ipx::add_ports_from_hdl [ipx::current_core] -top_level_hdl_file D:/Project/Tinker-Hardware/ip_repo/pulse_1.0/hdl/pulse_v1_0.v -top_module_name pulse_v1_0
ipx::infer_bus_interfaces xilinx.com:interface:aximm_rtl:1.0 [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::remove_memory_map s00_axi [ipx::current_core]
ipx::remove_bus_interface s00_axi [ipx::current_core]
ipx::remove_bus_interface s00_axi_aresetn [ipx::current_core]
ipx::remove_bus_interface s00_axi_aclk [ipx::current_core]
ipx::remove_all_port [ipx::current_core]
ipx::add_ports_from_hdl [ipx::current_core] -top_level_hdl_file D:/Project/Tinker-Hardware/ip_repo/pulse_1.0/hdl/pulse_v1_0.v -top_module_name pulse_v1_0
ipx::infer_bus_interfaces xilinx.com:interface:aximm_rtl:1.0 [ipx::current_core]
set_property core_revision 9 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/Project/Tinker-Hardware/ip_repo/pulse_1.0
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:pulse:1.0 [get_ips  system_pulse_0_0]
report_ip_status -name ip_status 
startgroup
create_bd_port -dir O PULSE
connect_bd_net [get_bd_pins /pulse_0/PULSE] [get_bd_ports PULSE]
endgroup
copy_bd_objs /  [get_bd_cells {pulse_0}]
copy_bd_objs /  [get_bd_cells {pulse_0}]
copy_bd_objs /  [get_bd_cells {pulse_0}]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins pulse_1/s00_axi]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins pulse_2/s00_axi]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins pulse_3/s00_axi]
endgroup
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout
set_property location {3 840 -80} [get_bd_cells pulse_3]
set_property location {3 839 -254} [get_bd_cells pulse_1]
set_property location {3 840 -393} [get_bd_cells pulse_0]
set_property location {3 842 3} [get_bd_cells pulse_3]
set_property location {3 858 -111} [get_bd_cells pulse_2]
set_property location {3 846 59} [get_bd_cells pulse_3]
set_property location {3 847 -104} [get_bd_cells pulse_2]
set_property location {3 857 186} [get_bd_cells pulse_3]
set_property location {3 856 45} [get_bd_cells pulse_2]
set_property location {3 850 -105} [get_bd_cells pulse_1]
set_property location {3 849 -239} [get_bd_cells pulse_0]
connect_bd_net [get_bd_pins pulse_1/CLK_IN] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins pulse_2/CLK_IN] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins pulse_3/CLK_IN] [get_bd_pins processing_system7_0/FCLK_CLK0]
startgroup
create_bd_port -dir O PULSE_1
connect_bd_net [get_bd_pins /pulse_1/PULSE] [get_bd_ports PULSE_1]
endgroup
startgroup
create_bd_port -dir O PULSE_2
connect_bd_net [get_bd_pins /pulse_2/PULSE] [get_bd_ports PULSE_2]
endgroup
startgroup
create_bd_port -dir O PULSE_3
connect_bd_net [get_bd_pins /pulse_3/PULSE] [get_bd_ports PULSE_3]
endgroup
set_property NAME PULSE_0 [get_bd_ports PULSE]
save_bd_design
set_property location {3 840 318} [get_bd_cells axi_gpio_0]
set_property location {3 842 332} [get_bd_cells axi_gpio_0]
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_timer:2.0 axi_timer_0
endgroup
delete_bd_objs [get_bd_cells axi_timer_0]
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {4}] [get_bd_cells axi_gpio_0]
endgroup
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M00_AXI] [get_bd_intf_nets axi_gpio_0_GPIO] [get_bd_cells axi_gpio_0]
delete_bd_objs [get_bd_intf_ports gpio_rtl]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_run impl_1
open_bd_design {D:/Project/Tinker-Hardware/tk2_zynq/tk2_zynq.srcs/sources_1/bd/system/system.bd}
file mkdir D:/Project/Tinker-Hardware/tk2_zynq/tk2_zynq.sdk
file copy -force D:/Project/Tinker-Hardware/tk2_zynq/tk2_zynq.runs/impl_1/system_wrapper.sysdef D:/Project/Tinker-Hardware/tk2_zynq/tk2_zynq.sdk/system_wrapper.hdf

launch_sdk -workspace D:/Project/Tinker-Hardware/tk2_zynq/tk2_zynq.sdk -hwspec D:/Project/Tinker-Hardware/tk2_zynq/tk2_zynq.sdk/system_wrapper.hdf
startgroup
set_property -dict [list CONFIG.PCW_UART1_PERIPHERAL_ENABLE {1} CONFIG.PCW_UART1_UART1_IO {MIO 48 .. 49}] [get_bd_cells processing_system7_0]
endgroup
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
file copy -force D:/Project/Tinker-Hardware/tk2_zynq/tk2_zynq.runs/impl_1/system_wrapper.sysdef D:/Project/Tinker-Hardware/tk2_zynq/tk2_zynq.sdk/system_wrapper.hdf

launch_sdk -workspace D:/Project/Tinker-Hardware/tk2_zynq/tk2_zynq.sdk -hwspec D:/Project/Tinker-Hardware/tk2_zynq/tk2_zynq.sdk/system_wrapper.hdf
startgroup
set_property -dict [list CONFIG.PCW_DDR_RAM_BASEADDR {0x00100000} CONFIG.PCW_DDR_RAM_HIGHADDR {0x3FFFFFFF} CONFIG.PCW_UART0_BASEADDR {0xE0000000} CONFIG.PCW_UART0_HIGHADDR {0xE0000FFF} CONFIG.PCW_UART1_BASEADDR {0xE0001000} CONFIG.PCW_UART1_HIGHADDR {0xE0001FFF} CONFIG.PCW_I2C0_BASEADDR {0xE0004000} CONFIG.PCW_I2C0_HIGHADDR {0xE0004FFF} CONFIG.PCW_I2C1_BASEADDR {0xE0005000} CONFIG.PCW_I2C1_HIGHADDR {0xE0005FFF} CONFIG.PCW_SPI0_BASEADDR {0xE0006000} CONFIG.PCW_SPI0_HIGHADDR {0xE0006FFF} CONFIG.PCW_SPI1_BASEADDR {0xE0007000} CONFIG.PCW_SPI1_HIGHADDR {0xE0007FFF} CONFIG.PCW_CAN0_BASEADDR {0xE0008000} CONFIG.PCW_CAN0_HIGHADDR {0xE0008FFF} CONFIG.PCW_CAN1_BASEADDR {0xE0009000} CONFIG.PCW_CAN1_HIGHADDR {0xE0009FFF} CONFIG.PCW_GPIO_BASEADDR {0xE000A000} CONFIG.PCW_GPIO_HIGHADDR {0xE000AFFF} CONFIG.PCW_ENET0_BASEADDR {0xE000B000} CONFIG.PCW_ENET0_HIGHADDR {0xE000BFFF} CONFIG.PCW_ENET1_BASEADDR {0xE000C000} CONFIG.PCW_ENET1_HIGHADDR {0xE000CFFF} CONFIG.PCW_SDIO0_BASEADDR {0xE0100000} CONFIG.PCW_SDIO0_HIGHADDR {0xE0100FFF} CONFIG.PCW_SDIO1_BASEADDR {0xE0101000} CONFIG.PCW_SDIO1_HIGHADDR {0xE0101FFF} CONFIG.PCW_USB0_BASEADDR {0xE0102000} CONFIG.PCW_USB0_HIGHADDR {0xE0102fff} CONFIG.PCW_USB1_BASEADDR {0xE0103000} CONFIG.PCW_USB1_HIGHADDR {0xE0103fff} CONFIG.PCW_TTC0_BASEADDR {0xE0104000} CONFIG.PCW_TTC0_HIGHADDR {0xE0104fff} CONFIG.PCW_TTC1_BASEADDR {0xE0105000} CONFIG.PCW_TTC1_HIGHADDR {0xE0105fff} CONFIG.PCW_FCLK_CLK0_BUF {false} CONFIG.PCW_FCLK_CLK1_BUF {false} CONFIG.PCW_FCLK_CLK2_BUF {false} CONFIG.PCW_FCLK_CLK3_BUF {false} CONFIG.PCW_UIPARAM_DDR_FREQ_MHZ {533.333} CONFIG.PCW_UIPARAM_DDR_BANK_ADDR_COUNT {3} CONFIG.PCW_UIPARAM_DDR_ROW_ADDR_COUNT {14} CONFIG.PCW_UIPARAM_DDR_COL_ADDR_COUNT {10} CONFIG.PCW_UIPARAM_DDR_CL {7} CONFIG.PCW_UIPARAM_DDR_CWL {6} CONFIG.PCW_UIPARAM_DDR_T_RCD {7} CONFIG.PCW_UIPARAM_DDR_T_RP {7} CONFIG.PCW_UIPARAM_DDR_T_RC {48.75} CONFIG.PCW_UIPARAM_DDR_T_RAS_MIN {35.0} CONFIG.PCW_UIPARAM_DDR_T_FAW {30.0} CONFIG.PCW_UIPARAM_DDR_AL {0} CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 {0.0} CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 {0.0} CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 {0.0} CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 {0.0} CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY0 {0.0} CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY1 {0.0} CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY2 {0.0} CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY3 {0.0} CONFIG.PCW_UIPARAM_DDR_DQS_0_LENGTH_MM {0} CONFIG.PCW_UIPARAM_DDR_DQS_1_LENGTH_MM {0} CONFIG.PCW_UIPARAM_DDR_DQS_2_LENGTH_MM {0} CONFIG.PCW_UIPARAM_DDR_DQS_3_LENGTH_MM {0} CONFIG.PCW_UIPARAM_DDR_DQ_0_LENGTH_MM {0} CONFIG.PCW_UIPARAM_DDR_DQ_1_LENGTH_MM {0} CONFIG.PCW_UIPARAM_DDR_DQ_2_LENGTH_MM {0} CONFIG.PCW_UIPARAM_DDR_DQ_3_LENGTH_MM {0} CONFIG.PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM {0} CONFIG.PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM {0} CONFIG.PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM {0} CONFIG.PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM {0} CONFIG.PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH {101.239} CONFIG.PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH {79.5025} CONFIG.PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH {60.536} CONFIG.PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH {71.7715} CONFIG.PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH {104.5365} CONFIG.PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH {70.676} CONFIG.PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH {59.1615} CONFIG.PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH {81.319} CONFIG.PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH {54.563} CONFIG.PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH {54.563} CONFIG.PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH {54.563} CONFIG.PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH {54.563} CONFIG.PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY {160} CONFIG.PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY {160} CONFIG.PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY {160} CONFIG.PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY {160} CONFIG.PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY {160} CONFIG.PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY {160} CONFIG.PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY {160} CONFIG.PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY {160} CONFIG.PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY {160} CONFIG.PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY {160} CONFIG.PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY {160} CONFIG.PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY {160} CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0 {-0.007} CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1 {-0.004} CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2 {-0.001} CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3 {-0.003} CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY0 {0.013} CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY1 {0.010} CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY2 {0.009} CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY3 {0.011} CONFIG.PCW_CPU_CPU_6X4X_MAX_RANGE {667} CONFIG.PCW_CRYSTAL_PERIPHERAL_FREQMHZ {33.333333} CONFIG.PCW_APU_PERIPHERAL_FREQMHZ {666.666666} CONFIG.PCW_DCI_PERIPHERAL_FREQMHZ {10.159} CONFIG.PCW_QSPI_PERIPHERAL_FREQMHZ {200} CONFIG.PCW_SMC_PERIPHERAL_FREQMHZ {100} CONFIG.PCW_USB0_PERIPHERAL_FREQMHZ {60} CONFIG.PCW_USB1_PERIPHERAL_FREQMHZ {60} CONFIG.PCW_SDIO_PERIPHERAL_FREQMHZ {125} CONFIG.PCW_UART_PERIPHERAL_FREQMHZ {100} CONFIG.PCW_SPI_PERIPHERAL_FREQMHZ {166.666666} CONFIG.PCW_CAN_PERIPHERAL_FREQMHZ {100} CONFIG.PCW_CAN0_PERIPHERAL_FREQMHZ {-1} CONFIG.PCW_CAN1_PERIPHERAL_FREQMHZ {-1} CONFIG.PCW_I2C_PERIPHERAL_FREQMHZ {25} CONFIG.PCW_WDT_PERIPHERAL_FREQMHZ {133.333333} CONFIG.PCW_TTC_PERIPHERAL_FREQMHZ {50} CONFIG.PCW_TTC0_CLK0_PERIPHERAL_FREQMHZ {133.333333} CONFIG.PCW_TTC0_CLK1_PERIPHERAL_FREQMHZ {133.333333} CONFIG.PCW_TTC0_CLK2_PERIPHERAL_FREQMHZ {133.333333} CONFIG.PCW_TTC1_CLK0_PERIPHERAL_FREQMHZ {133.333333} CONFIG.PCW_TTC1_CLK1_PERIPHERAL_FREQMHZ {133.333333} CONFIG.PCW_TTC1_CLK2_PERIPHERAL_FREQMHZ {133.333333} CONFIG.PCW_PCAP_PERIPHERAL_FREQMHZ {200} CONFIG.PCW_TPIU_PERIPHERAL_FREQMHZ {200} CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {50} CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {50} CONFIG.PCW_FPGA2_PERIPHERAL_FREQMHZ {50} CONFIG.PCW_FPGA3_PERIPHERAL_FREQMHZ {50} CONFIG.PCW_ACT_APU_PERIPHERAL_FREQMHZ {666.666687} CONFIG.PCW_UIPARAM_ACT_DDR_FREQ_MHZ {533.333374} CONFIG.PCW_ACT_DCI_PERIPHERAL_FREQMHZ {10.158731} CONFIG.PCW_ACT_QSPI_PERIPHERAL_FREQMHZ {10.000000} CONFIG.PCW_ACT_SMC_PERIPHERAL_FREQMHZ {10.000000} CONFIG.PCW_ACT_ENET0_PERIPHERAL_FREQMHZ {10.000000} CONFIG.PCW_ACT_ENET1_PERIPHERAL_FREQMHZ {10.000000} CONFIG.PCW_ACT_USB0_PERIPHERAL_FREQMHZ {60} CONFIG.PCW_ACT_USB1_PERIPHERAL_FREQMHZ {60} CONFIG.PCW_ACT_SDIO_PERIPHERAL_FREQMHZ {125.000000} CONFIG.PCW_ACT_UART_PERIPHERAL_FREQMHZ {100.000000} CONFIG.PCW_ACT_SPI_PERIPHERAL_FREQMHZ {10.000000} CONFIG.PCW_ACT_CAN_PERIPHERAL_FREQMHZ {10.000000} CONFIG.PCW_ACT_CAN0_PERIPHERAL_FREQMHZ {23.8095} CONFIG.PCW_ACT_CAN1_PERIPHERAL_FREQMHZ {23.8095} CONFIG.PCW_ACT_I2C_PERIPHERAL_FREQMHZ {50} CONFIG.PCW_ACT_WDT_PERIPHERAL_FREQMHZ {111.111115} CONFIG.PCW_ACT_TTC_PERIPHERAL_FREQMHZ {50} CONFIG.PCW_ACT_PCAP_PERIPHERAL_FREQMHZ {200.000000} CONFIG.PCW_ACT_TPIU_PERIPHERAL_FREQMHZ {200.000000} CONFIG.PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ {50.000000} CONFIG.PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ {50.000000} CONFIG.PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ {50.000000} CONFIG.PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ {50.000000} CONFIG.PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ {111.111115} CONFIG.PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ {111.111115} CONFIG.PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ {111.111115} CONFIG.PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ {111.111115} CONFIG.PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ {111.111115} CONFIG.PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ {111.111115} CONFIG.PCW_CLK0_FREQ {50000000} CONFIG.PCW_CLK1_FREQ {50000000} CONFIG.PCW_CLK2_FREQ {50000000} CONFIG.PCW_CLK3_FREQ {50000000} CONFIG.PCW_OVERRIDE_BASIC_CLOCK {0} CONFIG.PCW_CPU_PERIPHERAL_DIVISOR0 {2} CONFIG.PCW_DDR_PERIPHERAL_DIVISOR0 {2} CONFIG.PCW_SMC_PERIPHERAL_DIVISOR0 {1} CONFIG.PCW_QSPI_PERIPHERAL_DIVISOR0 {1} CONFIG.PCW_SDIO_PERIPHERAL_DIVISOR0 {8} CONFIG.PCW_UART_PERIPHERAL_DIVISOR0 {10} CONFIG.PCW_SPI_PERIPHERAL_DIVISOR0 {1} CONFIG.PCW_CAN_PERIPHERAL_DIVISOR0 {1} CONFIG.PCW_CAN_PERIPHERAL_DIVISOR1 {1} CONFIG.PCW_FCLK0_PERIPHERAL_DIVISOR0 {20} CONFIG.PCW_FCLK1_PERIPHERAL_DIVISOR0 {20} CONFIG.PCW_FCLK2_PERIPHERAL_DIVISOR0 {20} CONFIG.PCW_FCLK3_PERIPHERAL_DIVISOR0 {20} CONFIG.PCW_FCLK0_PERIPHERAL_DIVISOR1 {1} CONFIG.PCW_FCLK1_PERIPHERAL_DIVISOR1 {1} CONFIG.PCW_FCLK2_PERIPHERAL_DIVISOR1 {1} CONFIG.PCW_FCLK3_PERIPHERAL_DIVISOR1 {1} CONFIG.PCW_ENET0_PERIPHERAL_DIVISOR0 {1} CONFIG.PCW_ENET1_PERIPHERAL_DIVISOR0 {1} CONFIG.PCW_ENET0_PERIPHERAL_DIVISOR1 {1} CONFIG.PCW_ENET1_PERIPHERAL_DIVISOR1 {1} CONFIG.PCW_TPIU_PERIPHERAL_DIVISOR0 {1} CONFIG.PCW_DCI_PERIPHERAL_DIVISOR0 {35} CONFIG.PCW_DCI_PERIPHERAL_DIVISOR1 {3} CONFIG.PCW_PCAP_PERIPHERAL_DIVISOR0 {5} CONFIG.PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0 {1} CONFIG.PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0 {1} CONFIG.PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0 {1} CONFIG.PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0 {1} CONFIG.PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0 {1} CONFIG.PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0 {1} CONFIG.PCW_WDT_PERIPHERAL_DIVISOR0 {1} CONFIG.PCW_ARMPLL_CTRL_FBDIV {40} CONFIG.PCW_IOPLL_CTRL_FBDIV {30} CONFIG.PCW_DDRPLL_CTRL_FBDIV {32} CONFIG.PCW_CPU_CPU_PLL_FREQMHZ {1333.333} CONFIG.PCW_IO_IO_PLL_FREQMHZ {1000.000} CONFIG.PCW_DDR_DDR_PLL_FREQMHZ {1066.667} CONFIG.PCW_SMC_PERIPHERAL_VALID {0} CONFIG.PCW_SDIO_PERIPHERAL_VALID {1} CONFIG.PCW_SPI_PERIPHERAL_VALID {0} CONFIG.PCW_CAN_PERIPHERAL_VALID {0} CONFIG.PCW_EN_EMIO_CAN0 {0} CONFIG.PCW_EN_EMIO_CAN1 {0} CONFIG.PCW_EN_EMIO_ENET0 {0} CONFIG.PCW_EN_EMIO_ENET1 {0} CONFIG.PCW_EN_EMIO_GPIO {0} CONFIG.PCW_EN_EMIO_I2C0 {0} CONFIG.PCW_EN_EMIO_I2C1 {0} CONFIG.PCW_EN_EMIO_PJTAG {0} CONFIG.PCW_EN_EMIO_SDIO0 {0} CONFIG.PCW_EN_EMIO_CD_SDIO0 {0} CONFIG.PCW_EN_EMIO_WP_SDIO0 {0} CONFIG.PCW_EN_EMIO_SDIO1 {0} CONFIG.PCW_EN_EMIO_CD_SDIO1 {0} CONFIG.PCW_EN_EMIO_WP_SDIO1 {0} CONFIG.PCW_EN_EMIO_SPI0 {0} CONFIG.PCW_EN_EMIO_SPI1 {0} CONFIG.PCW_EN_EMIO_UART0 {0} CONFIG.PCW_EN_EMIO_UART1 {0} CONFIG.PCW_EN_EMIO_MODEM_UART0 {0} CONFIG.PCW_EN_EMIO_MODEM_UART1 {0} CONFIG.PCW_EN_EMIO_TTC0 {0} CONFIG.PCW_EN_EMIO_TTC1 {0} CONFIG.PCW_EN_EMIO_WDT {0} CONFIG.PCW_EN_EMIO_TRACE {0} CONFIG.PCW_USE_M_AXI_GP0 {0} CONFIG.PCW_USE_M_AXI_GP1 {0} CONFIG.PCW_USE_S_AXI_GP0 {0} CONFIG.PCW_USE_S_AXI_GP1 {0} CONFIG.PCW_USE_S_AXI_ACP {0} CONFIG.PCW_USE_S_AXI_HP0 {0} CONFIG.PCW_USE_S_AXI_HP1 {0} CONFIG.PCW_USE_S_AXI_HP2 {0} CONFIG.PCW_USE_S_AXI_HP3 {0} CONFIG.PCW_M_AXI_GP0_FREQMHZ {10} CONFIG.PCW_M_AXI_GP1_FREQMHZ {10} CONFIG.PCW_S_AXI_GP0_FREQMHZ {10} CONFIG.PCW_S_AXI_GP1_FREQMHZ {10} CONFIG.PCW_S_AXI_ACP_FREQMHZ {10} CONFIG.PCW_S_AXI_HP0_FREQMHZ {10} CONFIG.PCW_S_AXI_HP1_FREQMHZ {10} CONFIG.PCW_S_AXI_HP2_FREQMHZ {10} CONFIG.PCW_S_AXI_HP3_FREQMHZ {10} CONFIG.PCW_USE_DMA0 {0} CONFIG.PCW_USE_DMA1 {0} CONFIG.PCW_USE_DMA2 {0} CONFIG.PCW_USE_DMA3 {0} CONFIG.PCW_USE_TRACE {0} CONFIG.PCW_TRACE_PIPELINE_WIDTH {8} CONFIG.PCW_INCLUDE_TRACE_BUFFER {0} CONFIG.PCW_TRACE_BUFFER_FIFO_SIZE {128} CONFIG.PCW_USE_TRACE_DATA_EDGE_DETECTOR {0} CONFIG.PCW_TRACE_BUFFER_CLOCK_DELAY {12} CONFIG.PCW_USE_CROSS_TRIGGER {0} CONFIG.PCW_FTM_CTI_IN0 {<Select>} CONFIG.PCW_FTM_CTI_IN1 {<Select>} CONFIG.PCW_FTM_CTI_IN2 {<Select>} CONFIG.PCW_FTM_CTI_IN3 {<Select>} CONFIG.PCW_FTM_CTI_OUT0 {<Select>} CONFIG.PCW_FTM_CTI_OUT1 {<Select>} CONFIG.PCW_FTM_CTI_OUT2 {<Select>} CONFIG.PCW_FTM_CTI_OUT3 {<Select>} CONFIG.PCW_USE_DEBUG {0} CONFIG.PCW_USE_CR_FABRIC {1} CONFIG.PCW_USE_AXI_FABRIC_IDLE {0} CONFIG.PCW_USE_DDR_BYPASS {0} CONFIG.PCW_USE_FABRIC_INTERRUPT {0} CONFIG.PCW_USE_PROC_EVENT_BUS {0} CONFIG.PCW_USE_EXPANDED_IOP {0} CONFIG.PCW_USE_HIGH_OCM {0} CONFIG.PCW_USE_PS_SLCR_REGISTERS {0} CONFIG.PCW_USE_EXPANDED_PS_SLCR_REGISTERS {0} CONFIG.PCW_USE_CORESIGHT {0} CONFIG.PCW_EN_EMIO_SRAM_INT {0} CONFIG.PCW_GPIO_EMIO_GPIO_WIDTH {64} CONFIG.PCW_UART0_BAUD_RATE {115200} CONFIG.PCW_UART1_BAUD_RATE {115200} CONFIG.PCW_EN_4K_TIMER {0} CONFIG.PCW_M_AXI_GP0_ID_WIDTH {12} CONFIG.PCW_M_AXI_GP0_ENABLE_STATIC_REMAP {0} CONFIG.PCW_M_AXI_GP0_SUPPORT_NARROW_BURST {0} CONFIG.PCW_M_AXI_GP0_THREAD_ID_WIDTH {12} CONFIG.PCW_M_AXI_GP1_ID_WIDTH {12} CONFIG.PCW_M_AXI_GP1_ENABLE_STATIC_REMAP {0} CONFIG.PCW_M_AXI_GP1_SUPPORT_NARROW_BURST {0} CONFIG.PCW_M_AXI_GP1_THREAD_ID_WIDTH {12} CONFIG.PCW_S_AXI_GP0_ID_WIDTH {6} CONFIG.PCW_S_AXI_GP1_ID_WIDTH {6} CONFIG.PCW_S_AXI_ACP_ID_WIDTH {3} CONFIG.PCW_INCLUDE_ACP_TRANS_CHECK {0} CONFIG.PCW_USE_DEFAULT_ACP_USER_VAL {0} CONFIG.PCW_S_AXI_ACP_ARUSER_VAL {31} CONFIG.PCW_S_AXI_ACP_AWUSER_VAL {31} CONFIG.PCW_S_AXI_HP0_ID_WIDTH {6} CONFIG.PCW_S_AXI_HP0_DATA_WIDTH {64} CONFIG.PCW_S_AXI_HP1_ID_WIDTH {6} CONFIG.PCW_S_AXI_HP1_DATA_WIDTH {64} CONFIG.PCW_S_AXI_HP2_ID_WIDTH {6} CONFIG.PCW_S_AXI_HP2_DATA_WIDTH {64} CONFIG.PCW_S_AXI_HP3_ID_WIDTH {6} CONFIG.PCW_S_AXI_HP3_DATA_WIDTH {64} CONFIG.PCW_EN_DDR {0} CONFIG.PCW_EN_SMC {0} CONFIG.PCW_EN_QSPI {0} CONFIG.PCW_EN_CAN0 {0} CONFIG.PCW_EN_CAN1 {0} CONFIG.PCW_EN_ENET0 {0} CONFIG.PCW_EN_ENET1 {0} CONFIG.PCW_EN_GPIO {0} CONFIG.PCW_EN_I2C0 {0} CONFIG.PCW_EN_I2C1 {0} CONFIG.PCW_EN_PJTAG {0} CONFIG.PCW_EN_SDIO0 {1} CONFIG.PCW_EN_SDIO1 {0} CONFIG.PCW_EN_SPI0 {0} CONFIG.PCW_EN_SPI1 {0} CONFIG.PCW_EN_UART0 {0} CONFIG.PCW_EN_UART1 {1} CONFIG.PCW_EN_MODEM_UART0 {0} CONFIG.PCW_EN_MODEM_UART1 {0} CONFIG.PCW_EN_TTC0 {0} CONFIG.PCW_EN_TTC1 {0} CONFIG.PCW_EN_WDT {0} CONFIG.PCW_EN_TRACE {0} CONFIG.PCW_EN_USB0 {0} CONFIG.PCW_EN_USB1 {0} CONFIG.PCW_DQ_WIDTH {32} CONFIG.PCW_DQS_WIDTH {4} CONFIG.PCW_DM_WIDTH {4} CONFIG.PCW_MIO_PRIMITIVE {54} CONFIG.PCW_EN_CLK0_PORT {0} CONFIG.PCW_EN_CLK1_PORT {0} CONFIG.PCW_EN_CLK2_PORT {0} CONFIG.PCW_EN_CLK3_PORT {0} CONFIG.PCW_EN_RST0_PORT {0} CONFIG.PCW_EN_RST1_PORT {0} CONFIG.PCW_EN_RST2_PORT {0} CONFIG.PCW_EN_RST3_PORT {0} CONFIG.PCW_EN_CLKTRIG0_PORT {0} CONFIG.PCW_EN_CLKTRIG1_PORT {0} CONFIG.PCW_EN_CLKTRIG2_PORT {0} CONFIG.PCW_EN_CLKTRIG3_PORT {0} CONFIG.PCW_P2F_DMAC_ABORT_INTR {0} CONFIG.PCW_P2F_DMAC0_INTR {0} CONFIG.PCW_P2F_DMAC1_INTR {0} CONFIG.PCW_P2F_DMAC2_INTR {0} CONFIG.PCW_P2F_DMAC3_INTR {0} CONFIG.PCW_P2F_DMAC4_INTR {0} CONFIG.PCW_P2F_DMAC5_INTR {0} CONFIG.PCW_P2F_DMAC6_INTR {0} CONFIG.PCW_P2F_DMAC7_INTR {0} CONFIG.PCW_P2F_SMC_INTR {0} CONFIG.PCW_P2F_QSPI_INTR {0} CONFIG.PCW_P2F_CTI_INTR {0} CONFIG.PCW_P2F_GPIO_INTR {0} CONFIG.PCW_P2F_USB0_INTR {0} CONFIG.PCW_P2F_ENET0_INTR {0} CONFIG.PCW_P2F_SDIO0_INTR {0} CONFIG.PCW_P2F_I2C0_INTR {0} CONFIG.PCW_P2F_SPI0_INTR {0} CONFIG.PCW_P2F_UART0_INTR {0} CONFIG.PCW_P2F_CAN0_INTR {0} CONFIG.PCW_P2F_USB1_INTR {0} CONFIG.PCW_P2F_ENET1_INTR {0} CONFIG.PCW_P2F_SDIO1_INTR {0} CONFIG.PCW_P2F_I2C1_INTR {0} CONFIG.PCW_P2F_SPI1_INTR {0} CONFIG.PCW_P2F_UART1_INTR {0} CONFIG.PCW_P2F_CAN1_INTR {0} CONFIG.PCW_IRQ_F2P_INTR {0} CONFIG.PCW_IRQ_F2P_MODE {DIRECT} CONFIG.PCW_CORE0_FIQ_INTR {0} CONFIG.PCW_CORE0_IRQ_INTR {0} CONFIG.PCW_CORE1_FIQ_INTR {0} CONFIG.PCW_CORE1_IRQ_INTR {0} CONFIG.PCW_VALUE_SILVERSION {3} CONFIG.PCW_IMPORT_BOARD_PRESET {None} CONFIG.PCW_PERIPHERAL_BOARD_PRESET {None} CONFIG.PCW_PRESET_BANK0_VOLTAGE {LVCMOS 3.3V} CONFIG.PCW_PRESET_BANK1_VOLTAGE {LVCMOS 1.8V} CONFIG.PCW_UIPARAM_DDR_ENABLE {0} CONFIG.PCW_UIPARAM_DDR_ADV_ENABLE {0} CONFIG.PCW_UIPARAM_DDR_MEMORY_TYPE {<Select>} CONFIG.PCW_UIPARAM_DDR_ECC {<Select>} CONFIG.PCW_UIPARAM_DDR_BUS_WIDTH {<Select>} CONFIG.PCW_UIPARAM_DDR_BL {<Select>} CONFIG.PCW_UIPARAM_DDR_HIGH_TEMP {<Select>} CONFIG.PCW_UIPARAM_DDR_PARTNO {<Select>} CONFIG.PCW_UIPARAM_DDR_DRAM_WIDTH {<Select>} CONFIG.PCW_UIPARAM_DDR_DEVICE_CAPACITY {<Select>} CONFIG.PCW_UIPARAM_DDR_SPEED_BIN {<Select>} CONFIG.PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL {0} CONFIG.PCW_UIPARAM_DDR_TRAIN_READ_GATE {0} CONFIG.PCW_UIPARAM_DDR_TRAIN_DATA_EYE {0} CONFIG.PCW_UIPARAM_DDR_CLOCK_STOP_EN {0} CONFIG.PCW_UIPARAM_DDR_USE_INTERNAL_VREF {0} CONFIG.PCW_DDR_PRIORITY_WRITEPORT_0 {<Select>} CONFIG.PCW_DDR_PRIORITY_WRITEPORT_1 {<Select>} CONFIG.PCW_DDR_PRIORITY_WRITEPORT_2 {<Select>} CONFIG.PCW_DDR_PRIORITY_WRITEPORT_3 {<Select>} CONFIG.PCW_DDR_PRIORITY_READPORT_0 {<Select>} CONFIG.PCW_DDR_PRIORITY_READPORT_1 {<Select>} CONFIG.PCW_DDR_PRIORITY_READPORT_2 {<Select>} CONFIG.PCW_DDR_PRIORITY_READPORT_3 {<Select>} CONFIG.PCW_DDR_PORT0_HPR_ENABLE {0} CONFIG.PCW_DDR_PORT1_HPR_ENABLE {0} CONFIG.PCW_DDR_PORT2_HPR_ENABLE {0} CONFIG.PCW_DDR_PORT3_HPR_ENABLE {0} CONFIG.PCW_DDR_HPRLPR_QUEUE_PARTITION {HPR(0)/LPR(32)} CONFIG.PCW_DDR_LPR_TO_CRITICAL_PRIORITY_LEVEL {2} CONFIG.PCW_DDR_HPR_TO_CRITICAL_PRIORITY_LEVEL {15} CONFIG.PCW_DDR_WRITE_TO_CRITICAL_PRIORITY_LEVEL {2} CONFIG.PCW_NAND_PERIPHERAL_ENABLE {0} CONFIG.PCW_NAND_NAND_IO {<Select>} CONFIG.PCW_NAND_GRP_D8_ENABLE {0} CONFIG.PCW_NAND_GRP_D8_IO {<Select>} CONFIG.PCW_NOR_PERIPHERAL_ENABLE {0} CONFIG.PCW_NOR_NOR_IO {<Select>} CONFIG.PCW_NOR_GRP_A25_ENABLE {0} CONFIG.PCW_NOR_GRP_A25_IO {<Select>} CONFIG.PCW_NOR_GRP_CS0_ENABLE {0} CONFIG.PCW_NOR_GRP_CS0_IO {<Select>} CONFIG.PCW_NOR_GRP_SRAM_CS0_ENABLE {0} CONFIG.PCW_NOR_GRP_SRAM_CS0_IO {<Select>} CONFIG.PCW_NOR_GRP_CS1_ENABLE {0} CONFIG.PCW_NOR_GRP_CS1_IO {<Select>} CONFIG.PCW_NOR_GRP_SRAM_CS1_ENABLE {0} CONFIG.PCW_NOR_GRP_SRAM_CS1_IO {<Select>} CONFIG.PCW_NOR_GRP_SRAM_INT_ENABLE {0} CONFIG.PCW_NOR_GRP_SRAM_INT_IO {<Select>} CONFIG.PCW_QSPI_PERIPHERAL_ENABLE {0} CONFIG.PCW_QSPI_QSPI_IO {<Select>} CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {0} CONFIG.PCW_QSPI_GRP_SINGLE_SS_IO {<Select>} CONFIG.PCW_QSPI_GRP_SS1_ENABLE {0} CONFIG.PCW_QSPI_GRP_SS1_IO {<Select>} CONFIG.PCW_QSPI_GRP_IO1_ENABLE {0} CONFIG.PCW_QSPI_GRP_IO1_IO {<Select>} CONFIG.PCW_QSPI_GRP_FBCLK_ENABLE {0} CONFIG.PCW_QSPI_GRP_FBCLK_IO {<Select>} CONFIG.PCW_QSPI_INTERNAL_HIGHADDRESS {0xFCFFFFFF} CONFIG.PCW_ENET0_PERIPHERAL_ENABLE {1} CONFIG.PCW_ENET0_ENET0_IO {MIO 16 .. 27} CONFIG.PCW_ENET0_GRP_MDIO_ENABLE {0} CONFIG.PCW_ENET0_GRP_MDIO_IO {<Select>} CONFIG.PCW_ENET_RESET_ENABLE {0} CONFIG.PCW_ENET_RESET_SELECT {<Select>} CONFIG.PCW_ENET0_RESET_ENABLE {0} CONFIG.PCW_ENET0_RESET_IO {<Select>} CONFIG.PCW_ENET1_PERIPHERAL_ENABLE {0} CONFIG.PCW_ENET1_ENET1_IO {<Select>} CONFIG.PCW_ENET1_GRP_MDIO_ENABLE {0} CONFIG.PCW_ENET1_GRP_MDIO_IO {<Select>} CONFIG.PCW_ENET1_RESET_ENABLE {0} CONFIG.PCW_ENET1_RESET_IO {<Select>} CONFIG.PCW_SD0_PERIPHERAL_ENABLE {1} CONFIG.PCW_SD0_SD0_IO {MIO 40 .. 45} CONFIG.PCW_SD0_GRP_CD_ENABLE {1} CONFIG.PCW_SD0_GRP_CD_IO {MIO 46} CONFIG.PCW_SD0_GRP_WP_ENABLE {1} CONFIG.PCW_SD0_GRP_WP_IO {MIO 47} CONFIG.PCW_SD0_GRP_POW_ENABLE {0} CONFIG.PCW_SD0_GRP_POW_IO {<Select>} CONFIG.PCW_SD1_PERIPHERAL_ENABLE {0} CONFIG.PCW_SD1_SD1_IO {<Select>} CONFIG.PCW_SD1_GRP_CD_ENABLE {0} CONFIG.PCW_SD1_GRP_CD_IO {<Select>} CONFIG.PCW_SD1_GRP_WP_ENABLE {0} CONFIG.PCW_SD1_GRP_WP_IO {<Select>} CONFIG.PCW_SD1_GRP_POW_ENABLE {0} CONFIG.PCW_SD1_GRP_POW_IO {<Select>} CONFIG.PCW_UART0_PERIPHERAL_ENABLE {0} CONFIG.PCW_UART0_UART0_IO {<Select>} CONFIG.PCW_UART0_GRP_FULL_ENABLE {0} CONFIG.PCW_UART0_GRP_FULL_IO {<Select>} CONFIG.PCW_UART1_PERIPHERAL_ENABLE {1} CONFIG.PCW_UART1_UART1_IO {MIO 48 .. 49} CONFIG.PCW_UART1_GRP_FULL_ENABLE {0} CONFIG.PCW_UART1_GRP_FULL_IO {<Select>} CONFIG.PCW_SPI0_PERIPHERAL_ENABLE {0} CONFIG.PCW_SPI0_SPI0_IO {<Select>} CONFIG.PCW_SPI0_GRP_SS0_ENABLE {0} CONFIG.PCW_SPI0_GRP_SS0_IO {<Select>} CONFIG.PCW_SPI0_GRP_SS1_ENABLE {0} CONFIG.PCW_SPI0_GRP_SS1_IO {<Select>} CONFIG.PCW_SPI0_GRP_SS2_ENABLE {0} CONFIG.PCW_SPI0_GRP_SS2_IO {<Select>} CONFIG.PCW_SPI1_PERIPHERAL_ENABLE {0} CONFIG.PCW_SPI1_SPI1_IO {<Select>} CONFIG.PCW_SPI1_GRP_SS0_ENABLE {0} CONFIG.PCW_SPI1_GRP_SS0_IO {<Select>} CONFIG.PCW_SPI1_GRP_SS1_ENABLE {0} CONFIG.PCW_SPI1_GRP_SS1_IO {<Select>} CONFIG.PCW_SPI1_GRP_SS2_ENABLE {0} CONFIG.PCW_SPI1_GRP_SS2_IO {<Select>} CONFIG.PCW_CAN0_PERIPHERAL_ENABLE {0} CONFIG.PCW_CAN0_CAN0_IO {<Select>} CONFIG.PCW_CAN0_GRP_CLK_ENABLE {0} CONFIG.PCW_CAN0_GRP_CLK_IO {<Select>} CONFIG.PCW_CAN1_PERIPHERAL_ENABLE {0} CONFIG.PCW_CAN1_CAN1_IO {<Select>} CONFIG.PCW_CAN1_GRP_CLK_ENABLE {0} CONFIG.PCW_CAN1_GRP_CLK_IO {<Select>} CONFIG.PCW_TRACE_PERIPHERAL_ENABLE {0} CONFIG.PCW_TRACE_TRACE_IO {<Select>} CONFIG.PCW_TRACE_GRP_2BIT_ENABLE {0} CONFIG.PCW_TRACE_GRP_2BIT_IO {<Select>} CONFIG.PCW_TRACE_GRP_4BIT_ENABLE {0} CONFIG.PCW_TRACE_GRP_4BIT_IO {<Select>} CONFIG.PCW_TRACE_GRP_8BIT_ENABLE {0} CONFIG.PCW_TRACE_GRP_8BIT_IO {<Select>} CONFIG.PCW_TRACE_GRP_16BIT_ENABLE {0} CONFIG.PCW_TRACE_GRP_16BIT_IO {<Select>} CONFIG.PCW_TRACE_GRP_32BIT_ENABLE {0} CONFIG.PCW_TRACE_GRP_32BIT_IO {<Select>} CONFIG.PCW_TRACE_INTERNAL_WIDTH {2} CONFIG.PCW_WDT_PERIPHERAL_ENABLE {0} CONFIG.PCW_WDT_WDT_IO {<Select>} CONFIG.PCW_TTC0_PERIPHERAL_ENABLE {0} CONFIG.PCW_TTC0_TTC0_IO {<Select>} CONFIG.PCW_TTC1_PERIPHERAL_ENABLE {0} CONFIG.PCW_TTC1_TTC1_IO {<Select>} CONFIG.PCW_PJTAG_PERIPHERAL_ENABLE {0} CONFIG.PCW_PJTAG_PJTAG_IO {<Select>} CONFIG.PCW_USB0_PERIPHERAL_ENABLE {0} CONFIG.PCW_USB0_USB0_IO {<Select>} CONFIG.PCW_USB_RESET_ENABLE {0} CONFIG.PCW_USB_RESET_SELECT {<Select>} CONFIG.PCW_USB0_RESET_ENABLE {0} CONFIG.PCW_USB0_RESET_IO {<Select>} CONFIG.PCW_USB1_PERIPHERAL_ENABLE {0} CONFIG.PCW_USB1_USB1_IO {<Select>} CONFIG.PCW_USB1_RESET_ENABLE {0} CONFIG.PCW_USB1_RESET_IO {<Select>} CONFIG.PCW_I2C0_PERIPHERAL_ENABLE {0} CONFIG.PCW_I2C0_I2C0_IO {<Select>} CONFIG.PCW_I2C0_GRP_INT_ENABLE {0} CONFIG.PCW_I2C0_GRP_INT_IO {<Select>} CONFIG.PCW_I2C0_RESET_ENABLE {0} CONFIG.PCW_I2C0_RESET_IO {<Select>} CONFIG.PCW_I2C1_PERIPHERAL_ENABLE {0} CONFIG.PCW_I2C1_I2C1_IO {<Select>} CONFIG.PCW_I2C1_GRP_INT_ENABLE {0} CONFIG.PCW_I2C1_GRP_INT_IO {<Select>} CONFIG.PCW_I2C_RESET_ENABLE {0} CONFIG.PCW_I2C_RESET_SELECT {<Select>} CONFIG.PCW_I2C1_RESET_ENABLE {0} CONFIG.PCW_I2C1_RESET_IO {<Select>} CONFIG.PCW_GPIO_PERIPHERAL_ENABLE {0} CONFIG.PCW_GPIO_MIO_GPIO_ENABLE {0} CONFIG.PCW_GPIO_MIO_GPIO_IO {<Select>} CONFIG.PCW_GPIO_EMIO_GPIO_ENABLE {0} CONFIG.PCW_GPIO_EMIO_GPIO_IO {<Select>} CONFIG.PCW_APU_CLK_RATIO_ENABLE {6:2:1} CONFIG.PCW_ENET0_PERIPHERAL_FREQMHZ {1000 Mbps} CONFIG.PCW_ENET1_PERIPHERAL_FREQMHZ {1000 Mbps} CONFIG.PCW_CPU_PERIPHERAL_CLKSRC {ARM PLL} CONFIG.PCW_DDR_PERIPHERAL_CLKSRC {DDR PLL} CONFIG.PCW_SMC_PERIPHERAL_CLKSRC {IO PLL} CONFIG.PCW_QSPI_PERIPHERAL_CLKSRC {IO PLL} CONFIG.PCW_SDIO_PERIPHERAL_CLKSRC {IO PLL} CONFIG.PCW_UART_PERIPHERAL_CLKSRC {IO PLL} CONFIG.PCW_SPI_PERIPHERAL_CLKSRC {IO PLL} CONFIG.PCW_CAN_PERIPHERAL_CLKSRC {IO PLL} CONFIG.PCW_FCLK0_PERIPHERAL_CLKSRC {IO PLL} CONFIG.PCW_FCLK1_PERIPHERAL_CLKSRC {IO PLL} CONFIG.PCW_FCLK2_PERIPHERAL_CLKSRC {IO PLL} CONFIG.PCW_FCLK3_PERIPHERAL_CLKSRC {IO PLL} CONFIG.PCW_ENET0_PERIPHERAL_CLKSRC {IO PLL} CONFIG.PCW_ENET1_PERIPHERAL_CLKSRC {IO PLL} CONFIG.PCW_CAN0_PERIPHERAL_CLKSRC {External} CONFIG.PCW_CAN1_PERIPHERAL_CLKSRC {External} CONFIG.PCW_TPIU_PERIPHERAL_CLKSRC {External} CONFIG.PCW_TTC0_CLK0_PERIPHERAL_CLKSRC {CPU_1X} CONFIG.PCW_TTC0_CLK1_PERIPHERAL_CLKSRC {CPU_1X} CONFIG.PCW_TTC0_CLK2_PERIPHERAL_CLKSRC {CPU_1X} CONFIG.PCW_TTC1_CLK0_PERIPHERAL_CLKSRC {CPU_1X} CONFIG.PCW_TTC1_CLK1_PERIPHERAL_CLKSRC {CPU_1X} CONFIG.PCW_TTC1_CLK2_PERIPHERAL_CLKSRC {CPU_1X} CONFIG.PCW_WDT_PERIPHERAL_CLKSRC {CPU_1X} CONFIG.PCW_DCI_PERIPHERAL_CLKSRC {DDR PLL} CONFIG.PCW_PCAP_PERIPHERAL_CLKSRC {IO PLL} CONFIG.PCW_USB_RESET_POLARITY {Active Low} CONFIG.PCW_ENET_RESET_POLARITY {Active Low} CONFIG.PCW_I2C_RESET_POLARITY {Active Low} CONFIG.PCW_MIO_0_PULLUP {<Select>} CONFIG.PCW_MIO_0_IOTYPE {<Select>} CONFIG.PCW_MIO_0_DIRECTION {<Select>} CONFIG.PCW_MIO_0_SLEW {<Select>} CONFIG.PCW_MIO_1_PULLUP {<Select>} CONFIG.PCW_MIO_1_IOTYPE {<Select>} CONFIG.PCW_MIO_1_DIRECTION {<Select>} CONFIG.PCW_MIO_1_SLEW {<Select>} CONFIG.PCW_MIO_2_PULLUP {<Select>} CONFIG.PCW_MIO_2_IOTYPE {<Select>} CONFIG.PCW_MIO_2_DIRECTION {<Select>} CONFIG.PCW_MIO_2_SLEW {<Select>} CONFIG.PCW_MIO_3_PULLUP {<Select>} CONFIG.PCW_MIO_3_IOTYPE {<Select>} CONFIG.PCW_MIO_3_DIRECTION {<Select>} CONFIG.PCW_MIO_3_SLEW {<Select>} CONFIG.PCW_MIO_4_PULLUP {<Select>} CONFIG.PCW_MIO_4_IOTYPE {<Select>} CONFIG.PCW_MIO_4_DIRECTION {<Select>} CONFIG.PCW_MIO_4_SLEW {<Select>} CONFIG.PCW_MIO_5_PULLUP {<Select>} CONFIG.PCW_MIO_5_IOTYPE {<Select>} CONFIG.PCW_MIO_5_DIRECTION {<Select>} CONFIG.PCW_MIO_5_SLEW {<Select>} CONFIG.PCW_MIO_6_PULLUP {<Select>} CONFIG.PCW_MIO_6_IOTYPE {<Select>} CONFIG.PCW_MIO_6_DIRECTION {<Select>} CONFIG.PCW_MIO_6_SLEW {<Select>} CONFIG.PCW_MIO_7_PULLUP {<Select>} CONFIG.PCW_MIO_7_IOTYPE {<Select>} CONFIG.PCW_MIO_7_DIRECTION {<Select>} CONFIG.PCW_MIO_7_SLEW {<Select>} CONFIG.PCW_MIO_8_PULLUP {<Select>} CONFIG.PCW_MIO_8_IOTYPE {<Select>} CONFIG.PCW_MIO_8_DIRECTION {<Select>} CONFIG.PCW_MIO_8_SLEW {<Select>} CONFIG.PCW_MIO_9_PULLUP {<Select>} CONFIG.PCW_MIO_9_IOTYPE {<Select>} CONFIG.PCW_MIO_9_DIRECTION {<Select>} CONFIG.PCW_MIO_9_SLEW {<Select>} CONFIG.PCW_MIO_10_PULLUP {<Select>} CONFIG.PCW_MIO_10_IOTYPE {<Select>} CONFIG.PCW_MIO_10_DIRECTION {<Select>} CONFIG.PCW_MIO_10_SLEW {<Select>} CONFIG.PCW_MIO_11_PULLUP {<Select>} CONFIG.PCW_MIO_11_IOTYPE {<Select>} CONFIG.PCW_MIO_11_DIRECTION {<Select>} CONFIG.PCW_MIO_11_SLEW {<Select>} CONFIG.PCW_MIO_12_PULLUP {<Select>} CONFIG.PCW_MIO_12_IOTYPE {<Select>} CONFIG.PCW_MIO_12_DIRECTION {<Select>} CONFIG.PCW_MIO_12_SLEW {<Select>} CONFIG.PCW_MIO_13_PULLUP {<Select>} CONFIG.PCW_MIO_13_IOTYPE {<Select>} CONFIG.PCW_MIO_13_DIRECTION {<Select>} CONFIG.PCW_MIO_13_SLEW {<Select>} CONFIG.PCW_MIO_14_PULLUP {<Select>} CONFIG.PCW_MIO_14_IOTYPE {<Select>} CONFIG.PCW_MIO_14_DIRECTION {<Select>} CONFIG.PCW_MIO_14_SLEW {<Select>} CONFIG.PCW_MIO_15_PULLUP {<Select>} CONFIG.PCW_MIO_15_IOTYPE {<Select>} CONFIG.PCW_MIO_15_DIRECTION {<Select>} CONFIG.PCW_MIO_15_SLEW {<Select>} CONFIG.PCW_MIO_16_PULLUP {<Select>} CONFIG.PCW_MIO_16_IOTYPE {<Select>} CONFIG.PCW_MIO_16_DIRECTION {<Select>} CONFIG.PCW_MIO_16_SLEW {<Select>} CONFIG.PCW_MIO_17_PULLUP {<Select>} CONFIG.PCW_MIO_17_IOTYPE {<Select>} CONFIG.PCW_MIO_17_DIRECTION {<Select>} CONFIG.PCW_MIO_17_SLEW {<Select>} CONFIG.PCW_MIO_18_PULLUP {<Select>} CONFIG.PCW_MIO_18_IOTYPE {<Select>} CONFIG.PCW_MIO_18_DIRECTION {<Select>} CONFIG.PCW_MIO_18_SLEW {<Select>} CONFIG.PCW_MIO_19_PULLUP {<Select>} CONFIG.PCW_MIO_19_IOTYPE {<Select>} CONFIG.PCW_MIO_19_DIRECTION {<Select>} CONFIG.PCW_MIO_19_SLEW {<Select>} CONFIG.PCW_MIO_20_PULLUP {<Select>} CONFIG.PCW_MIO_20_IOTYPE {<Select>} CONFIG.PCW_MIO_20_DIRECTION {<Select>} CONFIG.PCW_MIO_20_SLEW {<Select>} CONFIG.PCW_MIO_21_PULLUP {<Select>} CONFIG.PCW_MIO_21_IOTYPE {<Select>} CONFIG.PCW_MIO_21_DIRECTION {<Select>} CONFIG.PCW_MIO_21_SLEW {<Select>} CONFIG.PCW_MIO_22_PULLUP {<Select>} CONFIG.PCW_MIO_22_IOTYPE {<Select>} CONFIG.PCW_MIO_22_DIRECTION {<Select>} CONFIG.PCW_MIO_22_SLEW {<Select>} CONFIG.PCW_MIO_23_PULLUP {<Select>} CONFIG.PCW_MIO_23_IOTYPE {<Select>} CONFIG.PCW_MIO_23_DIRECTION {<Select>} CONFIG.PCW_MIO_23_SLEW {<Select>} CONFIG.PCW_MIO_24_PULLUP {<Select>} CONFIG.PCW_MIO_24_IOTYPE {<Select>} CONFIG.PCW_MIO_24_DIRECTION {<Select>} CONFIG.PCW_MIO_24_SLEW {<Select>} CONFIG.PCW_MIO_25_PULLUP {<Select>} CONFIG.PCW_MIO_25_IOTYPE {<Select>} CONFIG.PCW_MIO_25_DIRECTION {<Select>} CONFIG.PCW_MIO_25_SLEW {<Select>} CONFIG.PCW_MIO_26_PULLUP {<Select>} CONFIG.PCW_MIO_26_IOTYPE {<Select>} CONFIG.PCW_MIO_26_DIRECTION {<Select>} CONFIG.PCW_MIO_26_SLEW {<Select>} CONFIG.PCW_MIO_27_PULLUP {<Select>} CONFIG.PCW_MIO_27_IOTYPE {<Select>} CONFIG.PCW_MIO_27_DIRECTION {<Select>} CONFIG.PCW_MIO_27_SLEW {<Select>} CONFIG.PCW_MIO_28_PULLUP {<Select>} CONFIG.PCW_MIO_28_IOTYPE {<Select>} CONFIG.PCW_MIO_28_DIRECTION {<Select>} CONFIG.PCW_MIO_28_SLEW {<Select>} CONFIG.PCW_MIO_29_PULLUP {<Select>} CONFIG.PCW_MIO_29_IOTYPE {<Select>} CONFIG.PCW_MIO_29_DIRECTION {<Select>} CONFIG.PCW_MIO_29_SLEW {<Select>} CONFIG.PCW_MIO_30_PULLUP {<Select>} CONFIG.PCW_MIO_30_IOTYPE {<Select>} CONFIG.PCW_MIO_30_DIRECTION {<Select>} CONFIG.PCW_MIO_30_SLEW {<Select>} CONFIG.PCW_MIO_31_PULLUP {<Select>} CONFIG.PCW_MIO_31_IOTYPE {<Select>} CONFIG.PCW_MIO_31_DIRECTION {<Select>} CONFIG.PCW_MIO_31_SLEW {<Select>} CONFIG.PCW_MIO_32_PULLUP {<Select>} CONFIG.PCW_MIO_32_IOTYPE {<Select>} CONFIG.PCW_MIO_32_DIRECTION {<Select>} CONFIG.PCW_MIO_32_SLEW {<Select>} CONFIG.PCW_MIO_33_PULLUP {<Select>} CONFIG.PCW_MIO_33_IOTYPE {<Select>} CONFIG.PCW_MIO_33_DIRECTION {<Select>} CONFIG.PCW_MIO_33_SLEW {<Select>} CONFIG.PCW_MIO_34_PULLUP {<Select>} CONFIG.PCW_MIO_34_IOTYPE {<Select>} CONFIG.PCW_MIO_34_DIRECTION {<Select>} CONFIG.PCW_MIO_34_SLEW {<Select>} CONFIG.PCW_MIO_35_PULLUP {<Select>} CONFIG.PCW_MIO_35_IOTYPE {<Select>} CONFIG.PCW_MIO_35_DIRECTION {<Select>} CONFIG.PCW_MIO_35_SLEW {<Select>} CONFIG.PCW_MIO_36_PULLUP {<Select>} CONFIG.PCW_MIO_36_IOTYPE {<Select>} CONFIG.PCW_MIO_36_DIRECTION {<Select>} CONFIG.PCW_MIO_36_SLEW {<Select>} CONFIG.PCW_MIO_37_PULLUP {<Select>} CONFIG.PCW_MIO_37_IOTYPE {<Select>} CONFIG.PCW_MIO_37_DIRECTION {<Select>} CONFIG.PCW_MIO_37_SLEW {<Select>} CONFIG.PCW_MIO_38_PULLUP {<Select>} CONFIG.PCW_MIO_38_IOTYPE {<Select>} CONFIG.PCW_MIO_38_DIRECTION {<Select>} CONFIG.PCW_MIO_38_SLEW {<Select>} CONFIG.PCW_MIO_39_PULLUP {<Select>} CONFIG.PCW_MIO_39_IOTYPE {<Select>} CONFIG.PCW_MIO_39_DIRECTION {<Select>} CONFIG.PCW_MIO_39_SLEW {<Select>} CONFIG.PCW_MIO_40_PULLUP {enabled} CONFIG.PCW_MIO_40_IOTYPE {LVCMOS 1.8V} CONFIG.PCW_MIO_40_DIRECTION {inout} CONFIG.PCW_MIO_40_SLEW {slow} CONFIG.PCW_MIO_41_PULLUP {enabled} CONFIG.PCW_MIO_41_IOTYPE {LVCMOS 1.8V} CONFIG.PCW_MIO_41_DIRECTION {inout} CONFIG.PCW_MIO_41_SLEW {slow} CONFIG.PCW_MIO_42_PULLUP {enabled} CONFIG.PCW_MIO_42_IOTYPE {LVCMOS 1.8V} CONFIG.PCW_MIO_42_DIRECTION {inout} CONFIG.PCW_MIO_42_SLEW {slow} CONFIG.PCW_MIO_43_PULLUP {enabled} CONFIG.PCW_MIO_43_IOTYPE {LVCMOS 1.8V} CONFIG.PCW_MIO_43_DIRECTION {inout} CONFIG.PCW_MIO_43_SLEW {slow} CONFIG.PCW_MIO_44_PULLUP {enabled} CONFIG.PCW_MIO_44_IOTYPE {LVCMOS 1.8V} CONFIG.PCW_MIO_44_DIRECTION {inout} CONFIG.PCW_MIO_44_SLEW {slow} CONFIG.PCW_MIO_45_PULLUP {enabled} CONFIG.PCW_MIO_45_IOTYPE {LVCMOS 1.8V} CONFIG.PCW_MIO_45_DIRECTION {inout} CONFIG.PCW_MIO_45_SLEW {slow} CONFIG.PCW_MIO_46_PULLUP {enabled} CONFIG.PCW_MIO_46_IOTYPE {LVCMOS 1.8V} CONFIG.PCW_MIO_46_DIRECTION {in} CONFIG.PCW_MIO_46_SLEW {slow} CONFIG.PCW_MIO_47_PULLUP {enabled} CONFIG.PCW_MIO_47_IOTYPE {LVCMOS 1.8V} CONFIG.PCW_MIO_47_DIRECTION {in} CONFIG.PCW_MIO_47_SLEW {slow} CONFIG.PCW_MIO_48_PULLUP {enabled} CONFIG.PCW_MIO_48_IOTYPE {LVCMOS 1.8V} CONFIG.PCW_MIO_48_DIRECTION {out} CONFIG.PCW_MIO_48_SLEW {slow} CONFIG.PCW_MIO_49_PULLUP {enabled} CONFIG.PCW_MIO_49_IOTYPE {LVCMOS 1.8V} CONFIG.PCW_MIO_49_DIRECTION {in} CONFIG.PCW_MIO_49_SLEW {slow} CONFIG.PCW_MIO_50_PULLUP {<Select>} CONFIG.PCW_MIO_50_IOTYPE {<Select>} CONFIG.PCW_MIO_50_DIRECTION {<Select>} CONFIG.PCW_MIO_50_SLEW {<Select>} CONFIG.PCW_MIO_51_PULLUP {<Select>} CONFIG.PCW_MIO_51_IOTYPE {<Select>} CONFIG.PCW_MIO_51_DIRECTION {<Select>} CONFIG.PCW_MIO_51_SLEW {<Select>} CONFIG.PCW_MIO_52_PULLUP {<Select>} CONFIG.PCW_MIO_52_IOTYPE {<Select>} CONFIG.PCW_MIO_52_DIRECTION {<Select>} CONFIG.PCW_MIO_52_SLEW {<Select>} CONFIG.PCW_MIO_53_PULLUP {<Select>} CONFIG.PCW_MIO_53_IOTYPE {<Select>} CONFIG.PCW_MIO_53_DIRECTION {<Select>} CONFIG.PCW_MIO_53_SLEW {<Select>} CONFIG.PCW_UIPARAM_GENERATE_SUMMARY {NA} CONFIG.PCW_MIO_TREE_PERIPHERALS {unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#UART 1#UART 1#unassigned#unassigned#unassigned#unassigned} CONFIG.PCW_MIO_TREE_SIGNALS {unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#clk#cmd#data[0]#data[1]#data[2]#data[3]#cd#wp#tx#rx#unassigned#unassigned#unassigned#unassigned} CONFIG.PCW_PS7_SI_REV {PRODUCTION} CONFIG.PCW_FPGA_FCLK0_ENABLE {0} CONFIG.PCW_FPGA_FCLK1_ENABLE {0} CONFIG.PCW_FPGA_FCLK2_ENABLE {0} CONFIG.PCW_FPGA_FCLK3_ENABLE {0} CONFIG.PCW_NOR_SRAM_CS0_T_TR {1} CONFIG.PCW_NOR_SRAM_CS0_T_PC {1} CONFIG.PCW_NOR_SRAM_CS0_T_WP {1} CONFIG.PCW_NOR_SRAM_CS0_T_CEOE {1} CONFIG.PCW_NOR_SRAM_CS0_T_WC {2} CONFIG.PCW_NOR_SRAM_CS0_T_RC {2} CONFIG.PCW_NOR_SRAM_CS0_WE_TIME {0} CONFIG.PCW_NOR_SRAM_CS1_T_TR {1} CONFIG.PCW_NOR_SRAM_CS1_T_PC {1} CONFIG.PCW_NOR_SRAM_CS1_T_WP {1} CONFIG.PCW_NOR_SRAM_CS1_T_CEOE {1} CONFIG.PCW_NOR_SRAM_CS1_T_WC {2} CONFIG.PCW_NOR_SRAM_CS1_T_RC {2} CONFIG.PCW_NOR_SRAM_CS1_WE_TIME {0} CONFIG.PCW_NOR_CS0_T_TR {1} CONFIG.PCW_NOR_CS0_T_PC {1} CONFIG.PCW_NOR_CS0_T_WP {1} CONFIG.PCW_NOR_CS0_T_CEOE {1} CONFIG.PCW_NOR_CS0_T_WC {2} CONFIG.PCW_NOR_CS0_T_RC {2} CONFIG.PCW_NOR_CS0_WE_TIME {0} CONFIG.PCW_NOR_CS1_T_TR {1} CONFIG.PCW_NOR_CS1_T_PC {1} CONFIG.PCW_NOR_CS1_T_WP {1} CONFIG.PCW_NOR_CS1_T_CEOE {1} CONFIG.PCW_NOR_CS1_T_WC {2} CONFIG.PCW_NOR_CS1_T_RC {2} CONFIG.PCW_NOR_CS1_WE_TIME {0} CONFIG.PCW_NAND_CYCLES_T_RR {1} CONFIG.PCW_NAND_CYCLES_T_AR {1} CONFIG.PCW_NAND_CYCLES_T_CLR {1} CONFIG.PCW_NAND_CYCLES_T_WP {1} CONFIG.PCW_NAND_CYCLES_T_REA {1} CONFIG.PCW_NAND_CYCLES_T_WC {2} CONFIG.PCW_NAND_CYCLES_T_RC {2} CONFIG.PCW_SMC_CYCLE_T0 {NA} CONFIG.PCW_SMC_CYCLE_T1 {NA} CONFIG.PCW_SMC_CYCLE_T2 {NA} CONFIG.PCW_SMC_CYCLE_T3 {NA} CONFIG.PCW_SMC_CYCLE_T4 {NA} CONFIG.PCW_SMC_CYCLE_T5 {NA} CONFIG.PCW_SMC_CYCLE_T6 {NA} CONFIG.PCW_PACKAGE_NAME {clg400}] [get_bd_cells processing_system7_0]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_intf_nets processing_system7_0_DDR] [get_bd_intf_nets processing_system7_0_M_AXI_GP0]
endgroup
delete_bd_objs [get_bd_intf_ports DDR]
undo
undo
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_GP0 {1}] [get_bd_cells processing_system7_0]
endgroup
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_GP0 {0}] [get_bd_cells processing_system7_0]
endgroup
set_property location {1115 545} [get_bd_intf_ports DDR]
set_property location {1076 547} [get_bd_intf_ports DDR]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
file copy -force D:/Project/Tinker-Hardware/tk2_zynq/tk2_zynq.runs/impl_1/system_wrapper.sysdef D:/Project/Tinker-Hardware/tk2_zynq/tk2_zynq.sdk/system_wrapper.hdf

file copy -force D:/Project/Tinker-Hardware/tk2_zynq/tk2_zynq.runs/impl_1/system_wrapper.sysdef D:/Project/Tinker-Hardware/tk2_zynq/tk2_zynq.sdk/system_wrapper.hdf

launch_sdk -workspace D:/Project/Tinker-Hardware/tk2_zynq/tk2_zynq.sdk -hwspec D:/Project/Tinker-Hardware/tk2_zynq/tk2_zynq.sdk/system_wrapper.hdf
