{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1672265843720 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1672265843720 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 29 00:17:23 2022 " "Processing started: Thu Dec 29 00:17:23 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1672265843720 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672265843720 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DigitalClock -c DigitalClock " "Command: quartus_map --read_settings_files=on --write_settings_files=off DigitalClock -c DigitalClock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672265843720 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1672265843990 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1672265843990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitalclock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file digitalclock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DigitalClock-Behavioural " "Found design unit 1: DigitalClock-Behavioural" {  } { { "DigitalClock.vhd" "" { Text "D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/DigitalClock.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672265851367 ""} { "Info" "ISGN_ENTITY_NAME" "1 DigitalClock " "Found entity 1: DigitalClock" {  } { { "DigitalClock.vhd" "" { Text "D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/DigitalClock.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672265851367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672265851367 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DigitalClock " "Elaborating entity \"DigitalClock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1672265851388 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inSec DigitalClock.vhd(23) " "VHDL Process Statement warning at DigitalClock.vhd(23): signal \"inSec\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DigitalClock.vhd" "" { Text "D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/DigitalClock.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1672265851388 "|DigitalClock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inMin DigitalClock.vhd(24) " "VHDL Process Statement warning at DigitalClock.vhd(24): signal \"inMin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DigitalClock.vhd" "" { Text "D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/DigitalClock.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1672265851388 "|DigitalClock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inHrs DigitalClock.vhd(25) " "VHDL Process Statement warning at DigitalClock.vhd(25): signal \"inHrs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DigitalClock.vhd" "" { Text "D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/DigitalClock.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1672265851388 "|DigitalClock"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "set DigitalClock.vhd(20) " "VHDL Process Statement warning at DigitalClock.vhd(20): inferring latch(es) for signal or variable \"set\", which holds its previous value in one or more paths through the process" {  } { { "DigitalClock.vhd" "" { Text "D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/DigitalClock.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1672265851388 "|DigitalClock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set DigitalClock.vhd(20) " "Inferred latch for \"set\" at DigitalClock.vhd(20)" {  } { { "DigitalClock.vhd" "" { Text "D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/DigitalClock.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672265851392 "|DigitalClock"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "set GND " "Pin \"set\" is stuck at GND" {  } { { "DigitalClock.vhd" "" { Text "D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/DigitalClock.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672265851785 "|DigitalClock|set"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1672265851785 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1672265851850 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1672265852186 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672265852186 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inSec\[0\] " "No output dependent on input pin \"inSec\[0\]\"" {  } { { "DigitalClock.vhd" "" { Text "D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/DigitalClock.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1672265852222 "|DigitalClock|inSec[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inSec\[1\] " "No output dependent on input pin \"inSec\[1\]\"" {  } { { "DigitalClock.vhd" "" { Text "D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/DigitalClock.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1672265852222 "|DigitalClock|inSec[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inSec\[2\] " "No output dependent on input pin \"inSec\[2\]\"" {  } { { "DigitalClock.vhd" "" { Text "D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/DigitalClock.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1672265852222 "|DigitalClock|inSec[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inSec\[3\] " "No output dependent on input pin \"inSec\[3\]\"" {  } { { "DigitalClock.vhd" "" { Text "D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/DigitalClock.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1672265852222 "|DigitalClock|inSec[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inSec\[4\] " "No output dependent on input pin \"inSec\[4\]\"" {  } { { "DigitalClock.vhd" "" { Text "D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/DigitalClock.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1672265852222 "|DigitalClock|inSec[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inSec\[5\] " "No output dependent on input pin \"inSec\[5\]\"" {  } { { "DigitalClock.vhd" "" { Text "D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/DigitalClock.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1672265852222 "|DigitalClock|inSec[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inMin\[0\] " "No output dependent on input pin \"inMin\[0\]\"" {  } { { "DigitalClock.vhd" "" { Text "D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/DigitalClock.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1672265852222 "|DigitalClock|inMin[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inMin\[1\] " "No output dependent on input pin \"inMin\[1\]\"" {  } { { "DigitalClock.vhd" "" { Text "D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/DigitalClock.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1672265852222 "|DigitalClock|inMin[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inMin\[2\] " "No output dependent on input pin \"inMin\[2\]\"" {  } { { "DigitalClock.vhd" "" { Text "D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/DigitalClock.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1672265852222 "|DigitalClock|inMin[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inMin\[3\] " "No output dependent on input pin \"inMin\[3\]\"" {  } { { "DigitalClock.vhd" "" { Text "D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/DigitalClock.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1672265852222 "|DigitalClock|inMin[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inMin\[4\] " "No output dependent on input pin \"inMin\[4\]\"" {  } { { "DigitalClock.vhd" "" { Text "D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/DigitalClock.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1672265852222 "|DigitalClock|inMin[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inMin\[5\] " "No output dependent on input pin \"inMin\[5\]\"" {  } { { "DigitalClock.vhd" "" { Text "D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/DigitalClock.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1672265852222 "|DigitalClock|inMin[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inHrs\[0\] " "No output dependent on input pin \"inHrs\[0\]\"" {  } { { "DigitalClock.vhd" "" { Text "D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/DigitalClock.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1672265852222 "|DigitalClock|inHrs[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inHrs\[1\] " "No output dependent on input pin \"inHrs\[1\]\"" {  } { { "DigitalClock.vhd" "" { Text "D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/DigitalClock.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1672265852222 "|DigitalClock|inHrs[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inHrs\[2\] " "No output dependent on input pin \"inHrs\[2\]\"" {  } { { "DigitalClock.vhd" "" { Text "D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/DigitalClock.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1672265852222 "|DigitalClock|inHrs[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inHrs\[3\] " "No output dependent on input pin \"inHrs\[3\]\"" {  } { { "DigitalClock.vhd" "" { Text "D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/DigitalClock.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1672265852222 "|DigitalClock|inHrs[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inHrs\[4\] " "No output dependent on input pin \"inHrs\[4\]\"" {  } { { "DigitalClock.vhd" "" { Text "D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/DigitalClock.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1672265852222 "|DigitalClock|inHrs[4]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1672265852222 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "230 " "Implemented 230 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1672265852222 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1672265852222 ""} { "Info" "ICUT_CUT_TM_LCELLS" "194 " "Implemented 194 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1672265852222 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1672265852222 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4799 " "Peak virtual memory: 4799 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1672265852242 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 29 00:17:32 2022 " "Processing ended: Thu Dec 29 00:17:32 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1672265852242 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1672265852242 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1672265852242 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1672265852242 ""}
