

================================================================
== Vitis HLS Report for 'cipherModeProcess_4u_256u_s'
================================================================
* Date:           Thu Jan 14 21:36:33 2021

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        aes256CbcDecryptKernel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 2.654 ns |   1.08 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                        |                              |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |                Instance                |            Module            |   min   |   max   |    min   |    max   | min | max |   Type   |
        +----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |grp_cipherModeParallel_4u_256u_s_fu_98  |cipherModeParallel_4u_256u_s  |        ?|        ?|         ?|         ?|    ?|    ?| dataflow |
        +----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.46>
ST_1 : Operation 3 [1/1] (1.46ns)   --->   "%tmp = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P, i64 %taskNumStrm" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3 'read' 'tmp' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO_LUTRAM">   --->   Core 20 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 64> <FIFO>
ST_1 : Operation 4 [2/2] (0.00ns)   --->   "%call_ln259 = call void @cipherModeParallel<4u, 256u>, i64 %tmp, i128 %IVStrm_V_V, i128 %IVStrm_1_V_V, i128 %IVStrm_2_V_V, i128 %IVStrm_3_V_V, i256 %cipherkeyStrm_V_V, i256 %cipherkeyStrm_1_V_V, i256 %cipherkeyStrm_2_V_V, i256 %cipherkeyStrm_3_V_V, i128 %textInStrm_V_V, i128 %textInStrm_1_V_V, i128 %textInStrm_2_V_V, i128 %textInStrm_3_V_V, i1 %endTextInStrm_V, i1 %endTextInStrm_1_V, i1 %endTextInStrm_2_V, i1 %endTextInStrm_3_V, i128 %textOutStrm_V_V, i128 %textOutStrm_1_V_V, i128 %textOutStrm_2_V_V, i128 %textOutStrm_3_V_V, i1 %endTextOutStrm_V, i1 %endTextOutStrm_1_V, i1 %endTextOutStrm_2_V, i1 %endTextOutStrm_3_V, i8 %decipher_0_3, i32 %decipher_0_496, i32 %decipher_0_497, i8 %decipher_0_2, i32 %decipher_0_495, i32 %decipher_0_494, i32 %decipher_0_4" [/home/centos/workspace/aes_decryption_benchmark/src/kernel/aes256CbcDecryptKernel.cpp:259]   --->   Operation 4 'call' 'call_ln259' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %endTextOutStrm_3_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %endTextOutStrm_2_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %endTextOutStrm_1_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %endTextOutStrm_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %textOutStrm_3_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %textOutStrm_2_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %textOutStrm_1_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %textOutStrm_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %endTextInStrm_3_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %endTextInStrm_2_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %endTextInStrm_1_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %endTextInStrm_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %textInStrm_3_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %textInStrm_2_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %textInStrm_1_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %textInStrm_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %cipherkeyStrm_3_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %cipherkeyStrm_2_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %cipherkeyStrm_1_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %cipherkeyStrm_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %IVStrm_3_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %IVStrm_2_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %IVStrm_1_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %IVStrm_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %endTextOutStrm_V, i1 %endTextOutStrm_1_V, i1 %endTextOutStrm_2_V, i1 %endTextOutStrm_3_V, i64, i64, i64"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %textOutStrm_V_V, i128 %textOutStrm_1_V_V, i128 %textOutStrm_2_V_V, i128 %textOutStrm_3_V_V, i64, i64, i64"   --->   Operation 30 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %endTextInStrm_V, i1 %endTextInStrm_1_V, i1 %endTextInStrm_2_V, i1 %endTextInStrm_3_V, i64, i64, i64"   --->   Operation 31 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %textInStrm_V_V, i128 %textInStrm_1_V_V, i128 %textInStrm_2_V_V, i128 %textInStrm_3_V_V, i64, i64, i64"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %cipherkeyStrm_V_V, i256 %cipherkeyStrm_1_V_V, i256 %cipherkeyStrm_2_V_V, i256 %cipherkeyStrm_3_V_V, i64, i64, i64"   --->   Operation 33 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %IVStrm_V_V, i128 %IVStrm_1_V_V, i128 %IVStrm_2_V_V, i128 %IVStrm_3_V_V, i64, i64, i64"   --->   Operation 34 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %taskNumStrm, i64, i64, i64"   --->   Operation 35 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %taskNumStrm, void @empty_17, i32, i32, void @empty_4, i32, i32, void @empty_4, void @empty_4, void @empty_4, i32, i32, i32, i32, void @empty_4, void @empty_4"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/2] (0.00ns)   --->   "%call_ln259 = call void @cipherModeParallel<4u, 256u>, i64 %tmp, i128 %IVStrm_V_V, i128 %IVStrm_1_V_V, i128 %IVStrm_2_V_V, i128 %IVStrm_3_V_V, i256 %cipherkeyStrm_V_V, i256 %cipherkeyStrm_1_V_V, i256 %cipherkeyStrm_2_V_V, i256 %cipherkeyStrm_3_V_V, i128 %textInStrm_V_V, i128 %textInStrm_1_V_V, i128 %textInStrm_2_V_V, i128 %textInStrm_3_V_V, i1 %endTextInStrm_V, i1 %endTextInStrm_1_V, i1 %endTextInStrm_2_V, i1 %endTextInStrm_3_V, i128 %textOutStrm_V_V, i128 %textOutStrm_1_V_V, i128 %textOutStrm_2_V_V, i128 %textOutStrm_3_V_V, i1 %endTextOutStrm_V, i1 %endTextOutStrm_1_V, i1 %endTextOutStrm_2_V, i1 %endTextOutStrm_3_V, i8 %decipher_0_3, i32 %decipher_0_496, i32 %decipher_0_497, i8 %decipher_0_2, i32 %decipher_0_495, i32 %decipher_0_494, i32 %decipher_0_4" [/home/centos/workspace/aes_decryption_benchmark/src/kernel/aes256CbcDecryptKernel.cpp:259]   --->   Operation 37 'call' 'call_ln259' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%ret_ln261 = ret" [/home/centos/workspace/aes_decryption_benchmark/src/kernel/aes256CbcDecryptKernel.cpp:261]   --->   Operation 38 'ret' 'ret_ln261' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ taskNumStrm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ IVStrm_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ IVStrm_1_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ IVStrm_2_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ IVStrm_3_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ cipherkeyStrm_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ cipherkeyStrm_1_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ cipherkeyStrm_2_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ cipherkeyStrm_3_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ textInStrm_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ textInStrm_1_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ textInStrm_2_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ textInStrm_3_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ endTextInStrm_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ endTextInStrm_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ endTextInStrm_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ endTextInStrm_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ textOutStrm_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ textOutStrm_1_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ textOutStrm_2_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ textOutStrm_3_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ endTextOutStrm_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ endTextOutStrm_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ endTextOutStrm_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ endTextOutStrm_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ decipher_0_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ decipher_0_496]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ decipher_0_497]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]; IO mode=ap_memory:ce=0
Port [ decipher_0_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1111111111111111]; IO mode=ap_memory:ce=0
Port [ decipher_0_495]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ decipher_0_494]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ decipher_0_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp               (read         ) [ 001]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specmemcore_ln0   (specmemcore  ) [ 000]
specmemcore_ln0   (specmemcore  ) [ 000]
specmemcore_ln0   (specmemcore  ) [ 000]
specmemcore_ln0   (specmemcore  ) [ 000]
specmemcore_ln0   (specmemcore  ) [ 000]
specmemcore_ln0   (specmemcore  ) [ 000]
specmemcore_ln0   (specmemcore  ) [ 000]
specinterface_ln0 (specinterface) [ 000]
call_ln259        (call         ) [ 000]
ret_ln261         (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="taskNumStrm">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="taskNumStrm"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="IVStrm_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IVStrm_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="IVStrm_1_V_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IVStrm_1_V_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="IVStrm_2_V_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IVStrm_2_V_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="IVStrm_3_V_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IVStrm_3_V_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="cipherkeyStrm_V_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cipherkeyStrm_V_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="cipherkeyStrm_1_V_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cipherkeyStrm_1_V_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="cipherkeyStrm_2_V_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cipherkeyStrm_2_V_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="cipherkeyStrm_3_V_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cipherkeyStrm_3_V_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="textInStrm_V_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="textInStrm_V_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="textInStrm_1_V_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="textInStrm_1_V_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="textInStrm_2_V_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="textInStrm_2_V_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="textInStrm_3_V_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="textInStrm_3_V_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="endTextInStrm_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="endTextInStrm_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="endTextInStrm_1_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="endTextInStrm_1_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="endTextInStrm_2_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="endTextInStrm_2_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="endTextInStrm_3_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="endTextInStrm_3_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="textOutStrm_V_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="textOutStrm_V_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="textOutStrm_1_V_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="textOutStrm_1_V_V"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="textOutStrm_2_V_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="textOutStrm_2_V_V"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="textOutStrm_3_V_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="textOutStrm_3_V_V"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="endTextOutStrm_V">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="endTextOutStrm_V"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="endTextOutStrm_1_V">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="endTextOutStrm_1_V"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="endTextOutStrm_2_V">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="endTextOutStrm_2_V"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="endTextOutStrm_3_V">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="endTextOutStrm_3_V"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="decipher_0_3">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decipher_0_3"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="decipher_0_496">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decipher_0_496"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="decipher_0_497">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decipher_0_497"/><MemPortTyVec>1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="decipher_0_2">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decipher_0_2"/><MemPortTyVec>1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="decipher_0_495">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decipher_0_495"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="decipher_0_494">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decipher_0_494"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="decipher_0_4">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decipher_0_4"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i64P"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cipherModeParallel<4u, 256u>"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="tmp_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="64" slack="0"/>
<pin id="94" dir="0" index="1" bw="64" slack="0"/>
<pin id="95" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_cipherModeParallel_4u_256u_s_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="0" slack="0"/>
<pin id="100" dir="0" index="1" bw="64" slack="0"/>
<pin id="101" dir="0" index="2" bw="128" slack="0"/>
<pin id="102" dir="0" index="3" bw="128" slack="0"/>
<pin id="103" dir="0" index="4" bw="128" slack="0"/>
<pin id="104" dir="0" index="5" bw="128" slack="0"/>
<pin id="105" dir="0" index="6" bw="256" slack="0"/>
<pin id="106" dir="0" index="7" bw="256" slack="0"/>
<pin id="107" dir="0" index="8" bw="256" slack="0"/>
<pin id="108" dir="0" index="9" bw="256" slack="0"/>
<pin id="109" dir="0" index="10" bw="128" slack="0"/>
<pin id="110" dir="0" index="11" bw="128" slack="0"/>
<pin id="111" dir="0" index="12" bw="128" slack="0"/>
<pin id="112" dir="0" index="13" bw="128" slack="0"/>
<pin id="113" dir="0" index="14" bw="1" slack="0"/>
<pin id="114" dir="0" index="15" bw="1" slack="0"/>
<pin id="115" dir="0" index="16" bw="1" slack="0"/>
<pin id="116" dir="0" index="17" bw="1" slack="0"/>
<pin id="117" dir="0" index="18" bw="128" slack="0"/>
<pin id="118" dir="0" index="19" bw="128" slack="0"/>
<pin id="119" dir="0" index="20" bw="128" slack="0"/>
<pin id="120" dir="0" index="21" bw="128" slack="0"/>
<pin id="121" dir="0" index="22" bw="1" slack="0"/>
<pin id="122" dir="0" index="23" bw="1" slack="0"/>
<pin id="123" dir="0" index="24" bw="1" slack="0"/>
<pin id="124" dir="0" index="25" bw="1" slack="0"/>
<pin id="125" dir="0" index="26" bw="8" slack="0"/>
<pin id="126" dir="0" index="27" bw="32" slack="0"/>
<pin id="127" dir="0" index="28" bw="32" slack="0"/>
<pin id="128" dir="0" index="29" bw="8" slack="0"/>
<pin id="129" dir="0" index="30" bw="32" slack="0"/>
<pin id="130" dir="0" index="31" bw="32" slack="0"/>
<pin id="131" dir="0" index="32" bw="32" slack="0"/>
<pin id="132" dir="1" index="33" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln259/1 "/>
</bind>
</comp>

<comp id="166" class="1005" name="tmp_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="64" slack="1"/>
<pin id="168" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="96"><net_src comp="64" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="0" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="133"><net_src comp="66" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="134"><net_src comp="92" pin="2"/><net_sink comp="98" pin=1"/></net>

<net id="135"><net_src comp="2" pin="0"/><net_sink comp="98" pin=2"/></net>

<net id="136"><net_src comp="4" pin="0"/><net_sink comp="98" pin=3"/></net>

<net id="137"><net_src comp="6" pin="0"/><net_sink comp="98" pin=4"/></net>

<net id="138"><net_src comp="8" pin="0"/><net_sink comp="98" pin=5"/></net>

<net id="139"><net_src comp="10" pin="0"/><net_sink comp="98" pin=6"/></net>

<net id="140"><net_src comp="12" pin="0"/><net_sink comp="98" pin=7"/></net>

<net id="141"><net_src comp="14" pin="0"/><net_sink comp="98" pin=8"/></net>

<net id="142"><net_src comp="16" pin="0"/><net_sink comp="98" pin=9"/></net>

<net id="143"><net_src comp="18" pin="0"/><net_sink comp="98" pin=10"/></net>

<net id="144"><net_src comp="20" pin="0"/><net_sink comp="98" pin=11"/></net>

<net id="145"><net_src comp="22" pin="0"/><net_sink comp="98" pin=12"/></net>

<net id="146"><net_src comp="24" pin="0"/><net_sink comp="98" pin=13"/></net>

<net id="147"><net_src comp="26" pin="0"/><net_sink comp="98" pin=14"/></net>

<net id="148"><net_src comp="28" pin="0"/><net_sink comp="98" pin=15"/></net>

<net id="149"><net_src comp="30" pin="0"/><net_sink comp="98" pin=16"/></net>

<net id="150"><net_src comp="32" pin="0"/><net_sink comp="98" pin=17"/></net>

<net id="151"><net_src comp="34" pin="0"/><net_sink comp="98" pin=18"/></net>

<net id="152"><net_src comp="36" pin="0"/><net_sink comp="98" pin=19"/></net>

<net id="153"><net_src comp="38" pin="0"/><net_sink comp="98" pin=20"/></net>

<net id="154"><net_src comp="40" pin="0"/><net_sink comp="98" pin=21"/></net>

<net id="155"><net_src comp="42" pin="0"/><net_sink comp="98" pin=22"/></net>

<net id="156"><net_src comp="44" pin="0"/><net_sink comp="98" pin=23"/></net>

<net id="157"><net_src comp="46" pin="0"/><net_sink comp="98" pin=24"/></net>

<net id="158"><net_src comp="48" pin="0"/><net_sink comp="98" pin=25"/></net>

<net id="159"><net_src comp="50" pin="0"/><net_sink comp="98" pin=26"/></net>

<net id="160"><net_src comp="52" pin="0"/><net_sink comp="98" pin=27"/></net>

<net id="161"><net_src comp="54" pin="0"/><net_sink comp="98" pin=28"/></net>

<net id="162"><net_src comp="56" pin="0"/><net_sink comp="98" pin=29"/></net>

<net id="163"><net_src comp="58" pin="0"/><net_sink comp="98" pin=30"/></net>

<net id="164"><net_src comp="60" pin="0"/><net_sink comp="98" pin=31"/></net>

<net id="165"><net_src comp="62" pin="0"/><net_sink comp="98" pin=32"/></net>

<net id="169"><net_src comp="92" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="98" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: textOutStrm_V_V | {1 2 }
	Port: textOutStrm_1_V_V | {1 2 }
	Port: textOutStrm_2_V_V | {1 2 }
	Port: textOutStrm_3_V_V | {1 2 }
	Port: endTextOutStrm_V | {1 2 }
	Port: endTextOutStrm_1_V | {1 2 }
	Port: endTextOutStrm_2_V | {1 2 }
	Port: endTextOutStrm_3_V | {1 2 }
 - Input state : 
	Port: cipherModeProcess<4u, 256u> : taskNumStrm | {1 }
	Port: cipherModeProcess<4u, 256u> : IVStrm_V_V | {1 2 }
	Port: cipherModeProcess<4u, 256u> : IVStrm_1_V_V | {1 2 }
	Port: cipherModeProcess<4u, 256u> : IVStrm_2_V_V | {1 2 }
	Port: cipherModeProcess<4u, 256u> : IVStrm_3_V_V | {1 2 }
	Port: cipherModeProcess<4u, 256u> : cipherkeyStrm_V_V | {1 2 }
	Port: cipherModeProcess<4u, 256u> : cipherkeyStrm_1_V_V | {1 2 }
	Port: cipherModeProcess<4u, 256u> : cipherkeyStrm_2_V_V | {1 2 }
	Port: cipherModeProcess<4u, 256u> : cipherkeyStrm_3_V_V | {1 2 }
	Port: cipherModeProcess<4u, 256u> : textInStrm_V_V | {1 2 }
	Port: cipherModeProcess<4u, 256u> : textInStrm_1_V_V | {1 2 }
	Port: cipherModeProcess<4u, 256u> : textInStrm_2_V_V | {1 2 }
	Port: cipherModeProcess<4u, 256u> : textInStrm_3_V_V | {1 2 }
	Port: cipherModeProcess<4u, 256u> : endTextInStrm_V | {1 2 }
	Port: cipherModeProcess<4u, 256u> : endTextInStrm_1_V | {1 2 }
	Port: cipherModeProcess<4u, 256u> : endTextInStrm_2_V | {1 2 }
	Port: cipherModeProcess<4u, 256u> : endTextInStrm_3_V | {1 2 }
	Port: cipherModeProcess<4u, 256u> : decipher_0_3 | {1 2 }
	Port: cipherModeProcess<4u, 256u> : decipher_0_496 | {1 2 }
	Port: cipherModeProcess<4u, 256u> : decipher_0_497 | {1 2 }
	Port: cipherModeProcess<4u, 256u> : decipher_0_2 | {1 2 }
	Port: cipherModeProcess<4u, 256u> : decipher_0_495 | {1 2 }
	Port: cipherModeProcess<4u, 256u> : decipher_0_494 | {1 2 }
	Port: cipherModeProcess<4u, 256u> : decipher_0_4 | {1 2 }
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------|---------|---------|---------|
| Operation|             Functional Unit            |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------|---------|---------|---------|
|   call   | grp_cipherModeParallel_4u_256u_s_fu_98 | 565.271 |  39016  |  40372  |
|----------|----------------------------------------|---------|---------|---------|
|   read   |             tmp_read_fu_92             |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|   Total  |                                        | 565.271 |  39016  |  40372  |
|----------|----------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------+--------+
|           |   FF   |
+-----------+--------+
|tmp_reg_166|   64   |
+-----------+--------+
|   Total   |   64   |
+-----------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------|------|------|------|--------||---------||---------|
|                  Comp                  |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------------|------|------|------|--------||---------||---------|
| grp_cipherModeParallel_4u_256u_s_fu_98 |  p1  |   2  |  64  |   128  ||    9    |
|----------------------------------------|------|------|------|--------||---------||---------|
|                  Total                 |      |      |      |   128  ||  0.603  ||    9    |
|----------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   565  |  39016 |  40372 |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   64   |    -   |
+-----------+--------+--------+--------+
|   Total   |   565  |  39080 |  40381 |
+-----------+--------+--------+--------+
