


ARM Macro Assembler    Page 1 


    1 00000000         
    2 00000000         
    3 00000000         
    4 00000000         ; IMPORT å£°æ˜æ ‡å·æ¥è‡ªå¤–éƒ¨æ–‡ä»¶ï¼Œè·ŸCè¯­è¨€ä¸­ç
                       š„EXTERNå…³é”®å­—ç±»ä¼¼ï¼Œè¿™ä¸‰ä¸ªå…¨å±€å˜é‡åœ¨cpupor
                       t.cä¸­å®šä¹‰ã€‚
    5 00000000         ; å…¨å±€å˜é‡
    6 00000000         
    7 00000000                 IMPORT           rt_thread_switch_interrupt_flag
    8 00000000                 IMPORT           rt_interrupt_from_thread
    9 00000000                 IMPORT           rt_interrupt_to_thread
   10 00000000         
   11 00000000         
   12 00000000         ; å¸¸é‡ï¼Œè¿™äº›éƒ½æ˜¯å†…æ ¸é‡Œé¢çš„å¯„å­˜å™¨ï¼Œç­‰ä¸‹
                       è§¦å‘PendSVå¼‚å¸¸ä¼šç”¨åˆ°ã€‚
   13 00000000         
   14 00000000         ;æœ‰å…³å†…æ ¸å¤–è®¾å¯„å­˜å™¨å®šä¹‰å¯å‚è€ƒå®˜æ–¹æ–‡æ¡£ï
                       ¼šSTM32F10xx Cortex-M3 programming manual - 4 Core perip
                       herals
   15 00000000         ;ç³»ç»Ÿæ§åˆ¶å—å¤–è®¾SCBåœ°å€èŒƒå›´ï¼š0xE000ED00 - 0xE
                       000ED3F
   16 00000000         
   17 00000000         ; EQU ç»™æ•°å­—å¸¸é‡å»ä¸€ä¸ªç¬¦å·åï¼Œç›¸å½“äºCè¯­è
                       ¨€ä¸­çš„define
   18 00000000         
   19 00000000 E000ED08 
                       SCB_VTOR
                               EQU              0xE000ED08  ; å‘é‡è¡¨åç§»å¯
                                                            „å­˜å™¨
   20 00000000 E000ED04 
                       NVIC_INT_CTRL
                               EQU              0xE000ED04  ; ä¸­æ–­æ§åˆ¶çŠ¶æ€
                                                            å¯„å­˜å™¨
   21 00000000 E000ED20 
                       NVIC_SYSPRI2
                               EQU              0xE000ED20  ; ç³»ç»Ÿä¼˜å…ˆçº§å¯
                                                            „å­˜å™¨(2)
   22 00000000 00FF0000 
                       NVIC_PENDSV_PRI
                               EQU              0x00FF0000  ; PendSVä¼˜å…ˆçº§å€
                                                            ¼ (lowest)
   23 00000000 10000000 
                       NVIC_PENDSVSET
                               EQU              0x10000000  ; è§¦å‘PendSV exce
                                                            ptionçš„å€¼
   24 00000000         
   25 00000000         
   26 00000000         ; AREA æ±‡ç¼–ä¸€ä¸ªæ–°çš„ä»£ç æ®µæˆ–æ•°æ®æ®µ
   27 00000000         ; .text è¡¨ç¤ºæ®µåå­—ï¼Œå¦‚æœæ®µåä¸æ˜¯ä»¥å­—æ¯å¼€
                       å¤´ï¼Œè€Œæ˜¯ä»¥å…¶ä»–ç¬¦å·é å¤´ï¼Œåˆ™éœ€è¦åœ¨æ®µåä¸
                       ¤è¾¹åŠ ä¸Šâ€œ|â€
   28 00000000         ; CODE è¡¨ç¤ºä¸ºä»£ç ï¼ŒREADONLY è¡¨ç¤ºåªè¯»ï¼ŒALIGN=2
                        è¡¨ç¤ºå½“å‰æ–‡ä»¶æŒ‡ä»¤è¦2^2å­—èŠ‚å¯¹é½ã€‚
   29 00000000         ; THUMB è¡¨ç¤ºTHUMBæŒ‡ä»¤ä»£ç 
   30 00000000         ; REQUIRE8å’ŒPRESERVE8 å‡è¡¨ç¤ºå½“å‰æ–‡ä»¶æ ˆéœ€æŒ‰ç…§
                       8å­—èŠ‚å¯¹é½
   31 00000000         
   32 00000000         ; ä»£ç äº§ç”ŸæŒ‡ä»¤
   33 00000000         



ARM Macro Assembler    Page 2 


   34 00000000                 AREA             |.text|, CODE, READONLY, ALIGN=
2
   35 00000000                 THUMB
   36 00000000                 REQUIRE8
   37 00000000                 PRESERVE8
   38 00000000         
   39 00000000         
   40 00000000         ; EXPORT å£°æ˜ä¸€ä¸ªæ ‡å·å…·æœ‰å…¨å±€å±æ€§ï¼Œå¯è¢«å¤
                       –éƒ¨çš„æ–‡ä»¶ä½¿ç”¨
   41 00000000         ; ALIGN ç¼–è¯‘å™¨å¯¹æŒ‡ä»¤æˆ–è€…æ•°æ®çš„å­˜æ”¾åœ°å€è¿›
                       è¡Œå¯¹é½
   42 00000000         ; END åˆ°è¾¾æ–‡ä»¶çš„æœ«å°¾ï¼Œæ–‡ä»¶ç»“æŸ
   43 00000000         ; LDR ä»å­˜å‚¨å™¨ä¸­åŠ è½½å­—åˆ°ä¸€ä¸ªå¯„å­˜å™¨ä¸­
   44 00000000         ; STR æŠŠä¸€ä¸ªå¯„å­˜å™¨æŒ‰å­—å­˜å‚¨åˆ°å­˜å‚¨å™¨ä¸­
   45 00000000         ; ORR æŒ‰ä½æˆ–
   46 00000000         
   47 00000000         
   48 00000000         
   49 00000000         ; /*
   50 00000000         ;  * å‡½æ•°åŸå‹ï¼š void rt_hw_context_switch_to(rt_uin
                       t32_t to);
   51 00000000         ;  * r0 -> to
   52 00000000         ;  * è¯¥å‡½æ•°ç”¨äºå¼€å¯ç¬¬ä¸€æ¬¡çº¿ç¨‹åˆ‡æ¢
   53 00000000         ; */
   54 00000000         
   55 00000000         ; PROC å®šä¹‰å­ç¨‹åºï¼Œä¸ENDPæˆå¯¹ä½¿ç”¨ï¼Œè¡¨ç¤ºå­
                       ç¨‹åºç»“æŸï¼Œè¡¨ç¤ºrt_hw_context_switch_to()å‡½æ•°å¼€å
                       §‹
   56 00000000         rt_hw_context_switch_to
                               PROC
   57 00000000         
   58 00000000         ; ä½¿ç”¨EXPORTå…³é”®å­—å¯¼å‡ºrt_hw_context_switch_toï¼Œè
                       ®©å…¶å…·æœ‰å…¨å±€å±æ€§ï¼Œå¯ä»¥åœ¨Cæ–‡ä»¶è°ƒç”¨ï¼ˆä½†ä¹
                       Ÿè¦ç°åœ¨rthw.hä¸­å£°æ˜ï¼‰
   59 00000000                 EXPORT           rt_hw_context_switch_to
   60 00000000         
   61 00000000         
   62 00000000         ; è®¾ç½®rt_interrupt_to_thread çš„å€¼
   63 00000000         ; å°†rt_interrupt_to_thread çš„åœ°å€åŠ è½½åˆ°r1
   64 00000000 4926            LDR              r1, =rt_interrupt_to_thread
   65 00000002         
   66 00000002         ; å°†r0çš„å€¼å­˜å‚¨åˆ°rt_interrupt_to_threadï¼Œr0å­˜çš„æ
                       ˜¯ä¸‹ä¸€ä¸ªå°†è¦è¿è¡Œçš„çº¿ç¨‹çš„spçš„åœ°å€ï¼Œ
   67 00000002         ; ç”±rt_hw_context_switch_to( (rt_uint32_t)&to_thread->s
                       p )è°ƒç”¨çš„æ—¶å€™ä¼ åˆ°r0ã€‚
   68 00000002 6008            STR              r0, [r1]
   69 00000004         
   70 00000004         
   71 00000004         ; è®¾ç½®rt_interrupt_from_thread çš„å€¼ä¸º0ï¼Œè¡¨ç¤ºå¯å
                       Š¨ç¬¬ä¸€æ¬¡çº¿ç¨‹åˆ‡æ¢
   72 00000004         ; å°†rt_interrupt_from_thread çš„åœ°å€åŠ è½½åˆ°r1
   73 00000004 4926            LDR              r1, =rt_interrupt_from_thread
   74 00000006         
   75 00000006         ; é…ç½®r0ç­‰äº0
   76 00000006 F04F 0000       MOV              r0, #0x0
   77 0000000A         
   78 0000000A         ; å°†r0çš„å€¼å­˜å‚¨åˆ°rt_interrupt_from_thread
   79 0000000A 6008            STR              r0, [r1]
   80 0000000C         



ARM Macro Assembler    Page 3 


   81 0000000C         
   82 0000000C         ; è®¾ç½®ä¸­æ–­æ ‡å¿—ä½rt_thread_switch_interrupt_flag ç
                       š„å€¼ä¸º1ï¼Œå½“æ‰§è¡Œäº†PendSVC Handleræ—¶ï¼Œrt_thread_s
                       witch_interrupt_flagçš„å€¼ä¼šè¢«æ¸…0ã€‚
   83 0000000C         ; å°†rt_thread_switch_interrupt_flag çš„åœ°å€åŠ è½½åˆ°r
                       1
   84 0000000C 4925            LDR              r1, =rt_thread_switch_interrupt
_flag
   85 0000000E         
   86 0000000E         ; é…ç½®r0ç­‰äº1
   87 0000000E F04F 0001       MOV              r0, #1
   88 00000012         
   89 00000012         ; å°†r0çš„å€¼å­˜å‚¨åˆ°rt_thread_switch_interrupt_flag
   90 00000012 6008            STR              r0, [r1]
   91 00000014         
   92 00000014         
   93 00000014         ; è®¾ç½®PendSVå¼‚å¸¸çš„ä¼˜å…ˆçº§ä¸ºæœ€ä½
   94 00000014 4824            LDR              r0, =NVIC_SYSPRI2 ; ç³»ç»Ÿä¼˜å…
                                                            ˆçº§å¯„å­˜å™¨(2)
   95 00000016 F44F 017F       LDR              r1, =NVIC_PENDSV_PRI ; PendSVä¼
                                                            ˜å…ˆçº§å€¼ (lowest)
                                                            
   96 0000001A F8D0 2000       LDR.W            r2, [r0, #0x00] ; è¯»
   97 0000001E EA41 0102       ORR              r1, r1, r2  ; æ”¹
   98 00000022 6001            STR              r1, [r0]    ; å†™
   99 00000024         
  100 00000024         
  101 00000024         ; è§¦å‘PendSVå¼‚å¸¸ï¼ˆäº§ç”Ÿä¸Šä¸‹æ–‡åˆ‡æ¢ï¼‰ã€‚å¦‚æœ
                       å‰é¢å…³äº†ï¼Œè¿˜è¦ç­‰ä¸­æ–­æ‰“å¼€æ‰èƒ½å»æ‰§è¡ŒPendS
                       Vä¸­æ–­æœåŠ¡å‡½æ•°ã€‚
  102 00000024 4821            LDR              r0, =NVIC_INT_CTRL ; ä¸­æ–­æ§å
                                                            ˆ¶çŠ¶æ€å¯„å­˜å™¨
  103 00000026 F04F 5180       LDR              r1, =NVIC_PENDSVSET ; è§¦å‘Pen
                                                            dSV exceptionçš„å€¼
                                                            
  104 0000002A 6001            STR              r1, [r0]    ; å°†è§¦å‘PendSV e
                                                            xceptionçš„å€¼ï¼Œå­
                                                            ˜å‚¨åˆ°ä¸­æ–­æ§åˆ¶
                                                            çŠ¶æ€å¯„å­˜å™¨ï¼Œä
                                                            º§ç”ŸPendSVå¼‚å¸¸ä¸
                                                            ­æ–­ã€‚
  105 0000002C         
  106 0000002C         
  107 0000002C         ; å¼€ä¸­æ–­
  108 0000002C B661            CPSIE            F
  109 0000002E B662            CPSIE            I
  110 00000030         
  111 00000030         
  112 00000030         ; æ°¸è¿œä¸ä¼šåˆ°è¾¾è¿™é‡Œï¼Œrt_hw_context_switch_to()ç¨
                       ‹åºç»“æŸï¼Œä¸PROCæˆå¯¹ä½¿ç”¨ã€‚
  113 00000030                 ENDP
  114 00000030         
  115 00000030         
  116 00000030         
  117 00000030         ; void PendSV_Handler(void);
  118 00000030         ; r0 --> switch from thread stack
  119 00000030         ; r1 --> switch to thread stack
  120 00000030         ; psr, pc, lr, r12, r3, r2, r1, r0 are pushed into [from
                       ] stack



ARM Macro Assembler    Page 4 


  121 00000030         
  122 00000030         ; PendSV_Handler()å‡½æ•°æ˜¯çœŸæ­£å®ç°çº¿ç¨‹ä¸Šä¸‹æ–‡åˆ
                       ‡æ¢çš„åœ°æ–¹
  123 00000030         PendSV_Handler
                               PROC
  124 00000030         
  125 00000030                 EXPORT           PendSV_Handler
  126 00000030         
  127 00000030         ; å¤±èƒ½ä¸­æ–­ï¼Œä¸ºäº†ä¿æŠ¤ä¸Šä¸‹æ–‡åˆ‡æ¢ä¸è¢«ä¸­æ–­
                       
  128 00000030 F3EF 8210       MRS              r2, PRIMASK
  129 00000034 B672            CPSID            I
  130 00000036         
  131 00000036         
  132 00000036         ; è·å–ä¸­æ–­æ ‡å¿—ä½rt_thread_switch_interrupt_flagï¼
                       Œçœ‹çœ‹æ˜¯å¦ä¸º0ï¼Œå¦‚æœä¸º0åˆ™é€€å‡ºPendSV_Handlerï¼Œ
                       å¦‚æœä¸ä¸º0åˆ™ç»§ç»­å¾€ä¸‹æ‰§è¡Œã€‚
  133 00000036         ; åŠ è½½rt_thread_switch_interrupt_flagçš„åœ°å€åˆ°r0
  134 00000036 481B            LDR              r0, =rt_thread_switch_interrupt
_flag
  135 00000038         
  136 00000038         ; åŠ è½½rt_thread_switch_interrupt_flagçš„å€¼åˆ°r1
  137 00000038 6801            LDR              r1, [r0]
  138 0000003A         
  139 0000003A         ; åˆ¤æ–­r1æ˜¯å¦ä¸º0ï¼Œä¸º0åˆ™è·³è½¬åˆ°pendsv_exitï¼Œé€€
                       å‡ºPendSV_Handlerå‡½æ•°
  140 0000003A B191            CBZ              r1, pendsv_exit
  141 0000003C         
  142 0000003C         
  143 0000003C         ; r1ä¸ä¸º0åˆ™æ¸…0ï¼Œä¸­æ–­æ ‡å¿—ä½rt_thread_switch_int
                       errupt_flagæ¸…0
  144 0000003C F04F 0100       MOV              r1, #0x00
  145 00000040         
  146 00000040         ; å°†r1çš„å€¼å­˜å‚¨åˆ°rt_thread_switch_interrupt_flagï¼Œ
                       å³æ¸…0
  147 00000040 6001            STR              r1, [r0]
  148 00000042         
  149 00000042         
  150 00000042         ; åˆ¤æ–­rt_interrupt_from_threadçš„å€¼æ˜¯å¦ä¸º0ï¼Œå¦‚æ
                       œä¸º0åˆ™è¡¨ç¤ºç¬¬ä¸€æ¬¡çº¿ç¨‹åˆ‡æ¢ï¼Œä¸ç”¨åšä¸Šæ–‡ä¿
                       å­˜çš„å·¥ä½œï¼Œç›´æ¥è·³è½¬çš„switch_to_threadæ‰§è¡Œä¸‹æ
                       –‡åˆ‡æ¢å³å¯ã€‚
  151 00000042         ; å¦‚æœä¸ä¸º0ï¼Œåˆ™éœ€è¦å…ˆä¿å­˜ä¸Šæ–‡ï¼Œç„¶åå†åˆ
                       ‡æ¢åˆ°ä¸‹æ–‡ã€‚
  152 00000042         ; åŠ è½½rt_interrupt_from_threadçš„åœ°å€åˆ°r0
  153 00000042 4817            LDR              r0, =rt_interrupt_from_thread
  154 00000044         
  155 00000044         ; åŠ è½½rt_interrupt_from_threadçš„å€¼åˆ°r1
  156 00000044 6801            LDR              r1, [r0]
  157 00000046         
  158 00000046         ; åˆ¤æ–­r1æ˜¯å¦ä¸º0ï¼Œä¸º0åˆ™è·³è½¬åˆ°switch_to_thread
  159 00000046         ; ç¬¬ä¸€æ¬¡çº¿ç¨‹åˆ‡æ¢æ—¶rt_interrupt_from_threadè‚¯å®š
                       ä¸º0ï¼Œåˆ™è·³è½¬åˆ°switch_to_thread
  160 00000046 B129            CBZ              r1, switch_to_thread
  161 00000048         
  162 00000048         
  163 00000048         ; ================== ä¸Šæ–‡ä¿å­˜ ==================
  164 00000048         
  165 00000048         ; rt_interrupt_from_threadçš„å€¼ä¸ä¸º0åˆ™è¡¨ç¤ºä¸æ˜¯ç¬



ARM Macro Assembler    Page 5 


                       ¬ä¸€æ¬¡çº¿ç¨‹åˆ‡æ¢ï¼Œéœ€è¦å…ˆä¿å­˜ä¸Šæ–‡ã€‚
  166 00000048         ; å½“è¿›å…¥PendSVC Handleræ—¶ï¼Œä¸Šä¸€ä¸ªçº¿ç¨‹è¿è¡Œçš„
                       ç¯å¢ƒå³ï¼š
  167 00000048         ; xPSR, PC(çº¿ç¨‹å…¥å£åœ°å€), R14, R12, R3, R2, R1, R0
                       (çº¿ç¨‹çš„å½¢å‚)
  168 00000048         ; è¿™äº›CPUå¯„å­˜å™¨çš„å€¼ä¼šè‡ªåŠ¨ä¿å­˜åˆ°çº¿ç¨‹çš„æ ˆ
                       ä¸­ï¼Œå‰©ä¸‹çš„r4~r11éœ€è¦æ‰‹åŠ¨ä¿å­˜
  169 00000048         
  170 00000048         ; è·å–çº¿ç¨‹æ ˆæŒ‡é’ˆåˆ°r1
  171 00000048 F3EF 8109       MRS              r1, psp
  172 0000004C         
  173 0000004C         ; å°†CPUå¯„å­˜å™¨r4~r11çš„å€¼å­˜å‚¨åˆ°r1æŒ‡å‘çš„åœ°å€ï
                       ¼ˆæ¯æ“ä½œä¸€æ¬¡åœ°å€å°†é€’å‡ä¸€æ¬¡ï¼‰
  174 0000004C E921 0FF0       STMFD            r1!, {r4 - r11}
  175 00000050         
  176 00000050         ; åŠ è½½r0æŒ‡å‘å€¼åˆ°r0ï¼Œ å³r0=rt_interrupt_from_thre
                       ad
  177 00000050 6800            LDR              r0, [r0]
  178 00000052         
  179 00000052         ; å°†r1çš„å€¼å­˜å‚¨åˆ°r0ï¼Œå³æ›´æ–°çº¿ç¨‹æ ˆsp
  180 00000052 6001            STR              r1, [r0]
  181 00000054         
  182 00000054         
  183 00000054         ; ================== ä¸‹æ–‡åˆ‡æ¢  ================== 
  184 00000054         
  185 00000054         ; ä¸‹æ–‡åˆ‡æ¢å®é™…ä¸Šå°±æ˜¯æŠŠæ¥ä¸‹æ¥è¦è¿è¡Œçš„çº¿
                       ç¨‹æ ˆé‡Œé¢çš„å†…å®¹åŠ è½½åˆ°CPUå¯„å­˜å™¨ï¼Œæ›´æ”¹PCæŒ‡
                       é’ˆå’ŒPSPæŒ‡é’ˆï¼Œä»è€Œå®ç°ç¨‹åºçš„è·³è½¬
  186 00000054         
  187 00000054         switch_to_thread
  188 00000054         
  189 00000054         ; åŠ è½½rt_interrupt_to_threadçš„åœ°å€åˆ°r1
  190 00000054         ; rt_interrupt_to_threadæ˜¯ä¸€ä¸ªå…¨å±€å˜é‡ï¼Œé‡Œé¢å­
                       ˜çš„æ˜¯çº¿ç¨‹æ ˆæŒ‡é’ˆSPçš„æŒ‡é’ˆ
  191 00000054 4911            LDR              r1, =rt_interrupt_to_thread
  192 00000056         
  193 00000056         ; åŠ è½½rt_interrupt_to_threadçš„å€¼åˆ°r1ï¼Œå³spæŒ‡é’ˆç
                       š„æŒ‡é’ˆ
  194 00000056 6809            LDR              r1, [r1]
  195 00000058         
  196 00000058         ; åŠ è½½rt_interrupt_to_threadçš„å€¼r1ï¼Œå³sp
  197 00000058 6809            LDR              r1, [r1]
  198 0000005A         
  199 0000005A         ; å°†çº¿ç¨‹æ ˆæŒ‡é’ˆr1ï¼ˆæ“ä½œä¹‹å‰å…ˆé€’å‡ï¼‰æŒ‡å‘ç
                       š„å†…å®¹åŠ è½½åˆ°CPUå¯„å­˜å™¨r4~r11
  200 0000005A E8B1 0FF0       LDMFD            r1!, {r4 - r11}
  201 0000005E         
  202 0000005E         ; å°†çº¿ç¨‹æ ˆæŒ‡é’ˆæ›´æ–°åˆ°PSP
  203 0000005E F381 8809       MSR              psp, r1
  204 00000062         
  205 00000062         
  206 00000062         pendsv_exit
  207 00000062         
  208 00000062         ; æ¢å¤ä¸­æ–­
  209 00000062 F382 8810       MSR              PRIMASK, r2
  210 00000066         
  211 00000066         ; ç¡®ä¿å¼‚å¸¸è¿”å›ä½¿ç”¨çš„æ ˆæŒ‡é’ˆæ˜¯PSPï¼Œå³LRå¯„å
                       ­˜å™¨çš„ä½2è¦ä¸º1
  212 00000066 F04E 0E04       ORR              lr, lr, #0x04



ARM Macro Assembler    Page 6 


  213 0000006A         
  214 0000006A         ; å¼‚å¸¸è¿”å›ï¼Œè¿™ä¸ªæ—¶å€™æ ˆä¸­çš„å‰©ä¸‹å†…å®¹å°†ä¼š
                       è‡ªåŠ¨åŠ è½½åˆ°CPUå¯„å­˜å™¨ï¼š
  215 0000006A         ; xPSR, PC(çº¿ç¨‹å…¥å£åœ°å€), R14, R12, R3, R2, R1, R0
                       (çº¿ç¨‹çš„å½¢å‚)
  216 0000006A         ; åŒæ—¶PSPçš„å€¼ä¹Ÿå°†æ›´æ–°ï¼Œå³æŒ‡å‘çº¿ç¨‹æ ˆçš„æ ˆ
                       é¡¶
  217 0000006A 4770            BX               lr
  218 0000006C         
  219 0000006C         
  220 0000006C         ; PendSV_Handlerå­ç¨‹åºç»“æŸï¼Œä¸Šä¸‹æ–‡åˆ‡æ¢å®Œæˆï
                       ¼Œæ¢å¤ä¸­æ–­ã€‚
  221 0000006C                 ENDP
  222 0000006C         
  223 0000006C         
  224 0000006C         
  225 0000006C         
  226 0000006C         ; 
  227 0000006C         ; void rt_hw_context_switch(rt_uint32_t from, rt_uint32_
                       t to);
  228 0000006C         ; r0 --> from
  229 0000006C         ; r1 --> to
  230 0000006C         rt_hw_context_switch
                               PROC
  231 0000006C         
  232 0000006C                 EXPORT           rt_hw_context_switch
  233 0000006C         
  234 0000006C         ; è®¾ç½®ä¸­æ–­æ ‡å¿—ä½rt_thread_switch_interrupt_flagä¸
                       º1
  235 0000006C         ; åŠ è½½rt_thread_switch_interrupt_flagçš„åœ°å€åˆ°r2
  236 0000006C 4A0D            LDR              r2, =rt_thread_switch_interrupt
_flag
  237 0000006E         
  238 0000006E         ; åŠ è½½rt_thread_switch_interrupt_flagçš„å€¼åˆ°r3
  239 0000006E 6813            LDR              r3, [r2]
  240 00000070         
  241 00000070         ; r3ä¸1æ¯”è¾ƒï¼Œç›¸ç­‰åˆ™æ‰§è¡ŒBEQæŒ‡ä»¤ï¼Œå¦åˆ™ä¸æ‰§
                       è¡Œ
  242 00000070 2B01            CMP              r3, #1
  243 00000072 D004            BEQ              _reswitch
  244 00000074         
  245 00000074         ; è®¾ç½®r3çš„å€¼ä¸º1
  246 00000074 F04F 0301       MOV              r3, #1
  247 00000078         
  248 00000078         ; å°†r3çš„å€¼å­˜å‚¨åˆ°rt_thread_switch_interrupt_flagï¼Œ
                       å³ç½®1
  249 00000078 6013            STR              r3, [r2]
  250 0000007A         
  251 0000007A         
  252 0000007A         ; è®¾ç½®rt_interrupt_from_threadçš„å€¼
  253 0000007A         ; åŠ è½½rt_interrupt_from_threadçš„åœ°å€åˆ°r2
  254 0000007A 4A09            LDR              r2, =rt_interrupt_from_thread
  255 0000007C         
  256 0000007C         ; å­˜å‚¨r0çš„å€¼åˆ°rt_interrupt_from_threadï¼Œå³ä¸Šä¸€ä
                       ¸ªçº¿ç¨‹æ ˆæŒ‡é’ˆspçš„æŒ‡é’ˆã€‚
  257 0000007C         ; r0å­˜å‚¨çš„æ˜¯å‡½æ•°è°ƒç”¨rt_hw_context_switch( (rt_ui
                       nt32_t)&from_thread->sp, (rt_uint32_t)&to_thread->sp )æ—
                       ¶çš„ç¬¬ä¸€ä¸ªå½¢å‚ï¼Œå³ä¸Šä¸€ä¸ªçº¿ç¨‹æ ˆæŒ‡é’ˆspçš„æŒ
                       ‡é’ˆã€‚



ARM Macro Assembler    Page 7 


  258 0000007C 6010            STR              r0, [r2]
  259 0000007E         
  260 0000007E         
  261 0000007E         _reswitch
  262 0000007E         
  263 0000007E         ; è®¾ç½®rt_interrupt_to_threadçš„å€¼
  264 0000007E         ; åŠ è½½rt_interrupt_to_threadçš„åœ°å€åˆ°r2
  265 0000007E 4A07            LDR              r2, =rt_interrupt_to_thread
  266 00000080         
  267 00000080         ; å­˜å‚¨r1çš„å€¼åˆ°rt_interrupt_to_threadï¼Œå³ä¸‹ä¸€ä¸ª
                       çº¿ç¨‹æ ˆæŒ‡é’ˆspçš„æŒ‡é’ˆ
  268 00000080         ; r1å­˜å‚¨çš„æ˜¯å‡½æ•°è°ƒç”¨rt_hw_context_switch( (rt_ui
                       nt32_t)&from_thread->sp, (rt_uint32_t)&to_thread->sp )æ—
                       ¶çš„ç¬¬äºŒä¸ªå½¢å‚ï¼Œå³ä¸‹ä¸€ä¸ªçº¿ç¨‹æ ˆæŒ‡é’ˆspçš„æŒ
                       ‡é’ˆã€‚
  269 00000080 6011            STR              r1, [r2]
  270 00000082         
  271 00000082         
  272 00000082         ; è§¦å‘PendSVå¼‚å¸¸ï¼Œå®ç°ä¸Šä¸‹æ–‡åˆ‡æ¢
  273 00000082 480A            LDR              r0, =NVIC_INT_CTRL
  274 00000084 F04F 5180       LDR              r1, =NVIC_PENDSVSET
  275 00000088 6001            STR              r1, [r0]
  276 0000008A         
  277 0000008A         ; å­ç¨‹åºè¿”å›
  278 0000008A 4770            BX               LR
  279 0000008C         
  280 0000008C         
  281 0000008C         ; å­ç¨‹åºç»“æŸ
  282 0000008C                 ENDP
  283 0000008C         
  284 0000008C         
  285 0000008C         
  286 0000008C         
  287 0000008C         ;
  288 0000008C         ; rt_base_t rt_hw_interrupt_disable();
  289 0000008C         ;
  290 0000008C         rt_hw_interrupt_disable
                               PROC
  291 0000008C         
  292 0000008C                 EXPORT           rt_hw_interrupt_disable
  293 0000008C         
  294 0000008C         ; é€šè¿‡MRSæŒ‡ä»¤å°†ç‰¹æ®Šå¯„å­˜å™¨PRIMASKå¯„å­˜å™¨çš„å€
                       ¼å­˜å‚¨åˆ°é€šç”¨å¯„å­˜å™¨rã€‚
  295 0000008C         ; å½“åœ¨Cä¸­è°ƒç”¨æ±‡ç¼–çš„å­ç¨‹åºè¿”å›æ—¶ï¼Œä¼šå°†r0
                       ä½œä¸ºå‡½æ•°çš„è¿”å›å€¼ã€‚
  296 0000008C         ; æ‰€ä»¥åœ¨Cä¸­è°ƒç”¨rt_hw_interrupt_disable()çš„æ—¶å€™ï
                       ¼Œéœ€è¦äº‹å…ˆå£°æ˜ä¸€ä¸ªå˜é‡ç”¨æ¥å­˜å‚¨rt_hw_interr
                       upt_disable()çš„è¿”å›å€¼ï¼Œå³r0å¯„å­˜å™¨çš„å€¼ï¼Œä¹Ÿå°
                       ±æ˜¯PRIMASKçš„å€¼ã€‚
  297 0000008C F3EF 8010       MRS              r0, PRIMASK
  298 00000090         
  299 00000090         ; å…³é—­ç»ˆç«¯ï¼Œå³ä½¿ç”¨CPSæŒ‡ä»¤å°†PRIMASKå¯„å­˜å™¨çš
                       „å€¼ç½®1
  300 00000090 B672            CPSID            I
  301 00000092         
  302 00000092         ; å­ç¨‹åºè¿”å›ã€‚
  303 00000092 4770            BX               LR
  304 00000094         
  305 00000094         ; æ±‡ç¼–å­ç¨‹åºç»“æŸã€‚



ARM Macro Assembler    Page 8 


  306 00000094                 ENDP
  307 00000094         
  308 00000094         
  309 00000094         
  310 00000094         
  311 00000094         ;
  312 00000094         ; void rt_hw_interrupt_enable(rt_base_t level);
  313 00000094         ;
  314 00000094         rt_hw_interrupt_enable
                               PROC
  315 00000094         
  316 00000094                 EXPORT           rt_hw_interrupt_enable
  317 00000094         
  318 00000094         ; é€šè¿‡MSRæŒ‡ä»¤å°†é€šç”¨å¯„å­˜å™¨r0çš„å€¼å­˜å‚¨åˆ°ç‰¹æ
                       ®Šå¯„å­˜å™¨PRIMASKã€‚
  319 00000094 F380 8810       MSR              PRIMASK, r0
  320 00000098         
  321 00000098         ; å­ç¨‹åºè¿”å›ã€‚
  322 00000098 4770            BX               LR
  323 0000009A         
  324 0000009A         ; æ±‡ç¼–å­ç¨‹åºç»“æŸã€‚
  325 0000009A                 ENDP
  326 0000009A         
  327 0000009A         
  328 0000009A         
  329 0000009A         
  330 0000009A         
  331 0000009A         ; ================== æ±‡ç¼–ç»“æŸ ==================
  332 0000009A         
  333 0000009A         ; å½“å‰æ–‡ä»¶æŒ‡ä»¤ä»£ç è¦æ±‚4å­—èŠ‚å¯¹é½ï¼Œä¸ç„¶ä¼
                       šæœ‰è­¦å‘Š
  334 0000009A 00 00           ALIGN            4
  335 0000009C         
  336 0000009C         ; æ±‡ç¼–æ–‡ä»¶ç»“æŸï¼Œæ¯ä¸ªæ±‡ç¼–æ–‡ä»¶éƒ½éœ€è¦ä¸€ä¸ª
                       END
  337 0000009C                 END
              00000000 
              00000000 
              00000000 
              E000ED20 
              E000ED04 
Command Line: --debug --xref --diag_suppress=9931 --cpu=Cortex-M3 --apcs=interw
ork --depend=.\objects\context_rvds.d -o.\objects\context_rvds.o -I.\RTE\_Targe
t_1 -ID:\Keil_v5\ARM\PACK\ARM\CMSIS\5.3.0\CMSIS\Include -ID:\Keil_v5\ARM\PACK\A
RM\CMSIS\5.3.0\Device\ARM\ARMCM3\Include --predefine="__UVISION_VERSION SETA 52
5" --predefine="_RTE_ SETA 1" --predefine="ARMCM3 SETA 1" --list=.\listings\con
text_rvds.lst ..\RTT\libcpu\arm\cortex-m3\context_rvds.S



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

.text 00000000

Symbol: .text
   Definitions
      At line 34 in file ..\RTT\libcpu\arm\cortex-m3\context_rvds.S
   Uses
      None
Comment: .text unused
PendSV_Handler 00000030

Symbol: PendSV_Handler
   Definitions
      At line 123 in file ..\RTT\libcpu\arm\cortex-m3\context_rvds.S
   Uses
      At line 125 in file ..\RTT\libcpu\arm\cortex-m3\context_rvds.S
Comment: PendSV_Handler used once
_reswitch 0000007E

Symbol: _reswitch
   Definitions
      At line 261 in file ..\RTT\libcpu\arm\cortex-m3\context_rvds.S
   Uses
      At line 243 in file ..\RTT\libcpu\arm\cortex-m3\context_rvds.S
Comment: _reswitch used once
pendsv_exit 00000062

Symbol: pendsv_exit
   Definitions
      At line 206 in file ..\RTT\libcpu\arm\cortex-m3\context_rvds.S
   Uses
      At line 140 in file ..\RTT\libcpu\arm\cortex-m3\context_rvds.S
Comment: pendsv_exit used once
rt_hw_context_switch 0000006C

Symbol: rt_hw_context_switch
   Definitions
      At line 230 in file ..\RTT\libcpu\arm\cortex-m3\context_rvds.S
   Uses
      At line 232 in file ..\RTT\libcpu\arm\cortex-m3\context_rvds.S
Comment: rt_hw_context_switch used once
rt_hw_context_switch_to 00000000

Symbol: rt_hw_context_switch_to
   Definitions
      At line 56 in file ..\RTT\libcpu\arm\cortex-m3\context_rvds.S
   Uses
      At line 59 in file ..\RTT\libcpu\arm\cortex-m3\context_rvds.S
Comment: rt_hw_context_switch_to used once
rt_hw_interrupt_disable 0000008C

Symbol: rt_hw_interrupt_disable
   Definitions
      At line 290 in file ..\RTT\libcpu\arm\cortex-m3\context_rvds.S
   Uses
      At line 292 in file ..\RTT\libcpu\arm\cortex-m3\context_rvds.S
Comment: rt_hw_interrupt_disable used once
rt_hw_interrupt_enable 00000094

Symbol: rt_hw_interrupt_enable



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Relocatable symbols

   Definitions
      At line 314 in file ..\RTT\libcpu\arm\cortex-m3\context_rvds.S
   Uses
      At line 316 in file ..\RTT\libcpu\arm\cortex-m3\context_rvds.S
Comment: rt_hw_interrupt_enable used once
switch_to_thread 00000054

Symbol: switch_to_thread
   Definitions
      At line 187 in file ..\RTT\libcpu\arm\cortex-m3\context_rvds.S
   Uses
      At line 160 in file ..\RTT\libcpu\arm\cortex-m3\context_rvds.S
Comment: switch_to_thread used once
9 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Absolute symbols

NVIC_INT_CTRL E000ED04

Symbol: NVIC_INT_CTRL
   Definitions
      At line 20 in file ..\RTT\libcpu\arm\cortex-m3\context_rvds.S
   Uses
      At line 102 in file ..\RTT\libcpu\arm\cortex-m3\context_rvds.S
      At line 273 in file ..\RTT\libcpu\arm\cortex-m3\context_rvds.S

NVIC_PENDSVSET 10000000

Symbol: NVIC_PENDSVSET
   Definitions
      At line 23 in file ..\RTT\libcpu\arm\cortex-m3\context_rvds.S
   Uses
      At line 103 in file ..\RTT\libcpu\arm\cortex-m3\context_rvds.S
      At line 274 in file ..\RTT\libcpu\arm\cortex-m3\context_rvds.S

NVIC_PENDSV_PRI 00FF0000

Symbol: NVIC_PENDSV_PRI
   Definitions
      At line 22 in file ..\RTT\libcpu\arm\cortex-m3\context_rvds.S
   Uses
      At line 95 in file ..\RTT\libcpu\arm\cortex-m3\context_rvds.S
Comment: NVIC_PENDSV_PRI used once
NVIC_SYSPRI2 E000ED20

Symbol: NVIC_SYSPRI2
   Definitions
      At line 21 in file ..\RTT\libcpu\arm\cortex-m3\context_rvds.S
   Uses
      At line 94 in file ..\RTT\libcpu\arm\cortex-m3\context_rvds.S
Comment: NVIC_SYSPRI2 used once
SCB_VTOR E000ED08

Symbol: SCB_VTOR
   Definitions
      At line 19 in file ..\RTT\libcpu\arm\cortex-m3\context_rvds.S
   Uses
      None
Comment: SCB_VTOR unused
5 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
External symbols

rt_interrupt_from_thread 00000000

Symbol: rt_interrupt_from_thread
   Definitions
      At line 8 in file ..\RTT\libcpu\arm\cortex-m3\context_rvds.S
   Uses
      At line 73 in file ..\RTT\libcpu\arm\cortex-m3\context_rvds.S
      At line 153 in file ..\RTT\libcpu\arm\cortex-m3\context_rvds.S
      At line 254 in file ..\RTT\libcpu\arm\cortex-m3\context_rvds.S

rt_interrupt_to_thread 00000000

Symbol: rt_interrupt_to_thread
   Definitions
      At line 9 in file ..\RTT\libcpu\arm\cortex-m3\context_rvds.S
   Uses
      At line 64 in file ..\RTT\libcpu\arm\cortex-m3\context_rvds.S
      At line 191 in file ..\RTT\libcpu\arm\cortex-m3\context_rvds.S
      At line 265 in file ..\RTT\libcpu\arm\cortex-m3\context_rvds.S

rt_thread_switch_interrupt_flag 00000000

Symbol: rt_thread_switch_interrupt_flag
   Definitions
      At line 7 in file ..\RTT\libcpu\arm\cortex-m3\context_rvds.S
   Uses
      At line 84 in file ..\RTT\libcpu\arm\cortex-m3\context_rvds.S
      At line 134 in file ..\RTT\libcpu\arm\cortex-m3\context_rvds.S
      At line 236 in file ..\RTT\libcpu\arm\cortex-m3\context_rvds.S

3 symbols
352 symbols in table
