

================================================================
== Vitis HLS Report for 'dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_4_5_3_0_config5_s'
================================================================
* Date:           Sat Jul 22 14:06:10 2023

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z007s-clg225-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  5.282 ns|     0.42 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        2|  10.564 ns|  10.564 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.28>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_read25 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read2"   --->   Operation 4 'read' 'p_read25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read14 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read1"   --->   Operation 5 'read' 'p_read14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read_6 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read"   --->   Operation 6 'read' 'p_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%r_V_0 = zext i8 %p_read_6"   --->   Operation 7 'zext' 'r_V_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %p_read_6, i7 0"   --->   Operation 8 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln1171 = zext i15 %shl_ln"   --->   Operation 9 'zext' 'zext_ln1171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.53ns)   --->   "%sub_ln1171 = sub i16 %zext_ln1171, i16 %r_V_0"   --->   Operation 10 'sub' 'sub_ln1171' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (1.53ns)   --->   "%sub_ln1171_7 = sub i16 %r_V_0, i16 %zext_ln1171"   --->   Operation 11 'sub' 'sub_ln1171_7' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %sub_ln1171_7, i32 5, i32 15"   --->   Operation 12 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.53ns)   --->   "%sub_ln1171_1 = sub i16 0, i16 %zext_ln1171"   --->   Operation 13 'sub' 'sub_ln1171_1' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln717_5 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %sub_ln1171_1, i32 5, i32 15"   --->   Operation 14 'partselect' 'trunc_ln717_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%r_V_1 = zext i8 %p_read14"   --->   Operation 15 'zext' 'r_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln1171_1 = zext i8 %p_read14"   --->   Operation 16 'zext' 'zext_ln1171_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%shl_ln1171_1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %p_read14, i7 0"   --->   Operation 17 'bitconcatenate' 'shl_ln1171_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln1171_2 = zext i15 %shl_ln1171_1"   --->   Operation 18 'zext' 'zext_ln1171_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.53ns)   --->   "%sub_ln1171_2 = sub i16 0, i16 %zext_ln1171_2"   --->   Operation 19 'sub' 'sub_ln1171_2' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln717_6 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %sub_ln1171_2, i32 5, i32 15"   --->   Operation 20 'partselect' 'trunc_ln717_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.53ns)   --->   "%sub_ln1171_3 = sub i16 %zext_ln1171_2, i16 %r_V_1"   --->   Operation 21 'sub' 'sub_ln1171_3' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (5.28ns)   --->   "%mul_ln1171 = mul i15 %zext_ln1171_1, i15 122"   --->   Operation 22 'mul' 'mul_ln1171' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%r_V_2 = zext i8 %p_read25"   --->   Operation 23 'zext' 'r_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%shl_ln1171_2 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %p_read25, i7 0"   --->   Operation 24 'bitconcatenate' 'shl_ln1171_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln1171_3 = zext i15 %shl_ln1171_2"   --->   Operation 25 'zext' 'zext_ln1171_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%shl_ln1171_3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read25, i1 0"   --->   Operation 26 'bitconcatenate' 'shl_ln1171_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln1171_4 = zext i9 %shl_ln1171_3"   --->   Operation 27 'zext' 'zext_ln1171_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.53ns)   --->   "%sub_ln1171_4 = sub i16 %zext_ln1171_4, i16 %zext_ln1171_3"   --->   Operation 28 'sub' 'sub_ln1171_4' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln717_7 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %sub_ln1171_4, i32 5, i32 15"   --->   Operation 29 'partselect' 'trunc_ln717_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.53ns)   --->   "%sub_ln1171_5 = sub i16 0, i16 %zext_ln1171_3"   --->   Operation 30 'sub' 'sub_ln1171_5' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln717_8 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %sub_ln1171_5, i32 5, i32 15"   --->   Operation 31 'partselect' 'trunc_ln717_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.53ns)   --->   "%sub_ln1171_6 = sub i16 %zext_ln1171_3, i16 %r_V_2"   --->   Operation 32 'sub' 'sub_ln1171_6' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %sub_ln1171, i32 5, i32 15"   --->   Operation 33 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln712_1 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %sub_ln1171_3, i32 5, i32 15"   --->   Operation 34 'partselect' 'trunc_ln712_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln712_2 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %mul_ln1171, i32 5, i32 14"   --->   Operation 35 'partselect' 'trunc_ln712_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %sub_ln1171_6, i32 5, i32 15"   --->   Operation 36 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.48>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln712 = zext i11 %trunc_ln3"   --->   Operation 37 'zext' 'zext_ln712' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln712 = sext i11 %trunc_ln"   --->   Operation 38 'sext' 'sext_ln712' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln712_1 = sext i11 %trunc_ln717_5"   --->   Operation 39 'sext' 'sext_ln712_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln712_2 = sext i11 %trunc_ln717_6"   --->   Operation 40 'sext' 'sext_ln712_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln712_1 = zext i11 %trunc_ln712_1"   --->   Operation 41 'zext' 'zext_ln712_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln712_2 = zext i10 %trunc_ln712_2"   --->   Operation 42 'zext' 'zext_ln712_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln712_3 = sext i11 %trunc_ln717_7"   --->   Operation 43 'sext' 'sext_ln712_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln712_4 = sext i11 %trunc_ln717_8"   --->   Operation 44 'sext' 'sext_ln712_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln740 = zext i11 %trunc_ln4"   --->   Operation 45 'zext' 'zext_ln740' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.48ns)   --->   "%add_ln740_3 = add i12 %sext_ln712_2, i12 %sext_ln712_3"   --->   Operation 46 'add' 'add_ln740_3' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (1.48ns)   --->   "%add_ln740_4 = add i12 %zext_ln712, i12 936"   --->   Operation 47 'add' 'add_ln740_4' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.48ns)   --->   "%add_ln740_5 = add i12 %sext_ln712, i12 %sext_ln712_4"   --->   Operation 48 'add' 'add_ln740_5' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (1.48ns)   --->   "%add_ln740_6 = add i12 %zext_ln712_1, i12 3720"   --->   Operation 49 'add' 'add_ln740_6' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (1.48ns)   --->   "%add_ln740_7 = add i12 %sext_ln712_1, i12 3072"   --->   Operation 50 'add' 'add_ln740_7' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (1.48ns)   --->   "%add_ln740_8 = add i12 %zext_ln712_2, i12 %zext_ln740"   --->   Operation 51 'add' 'add_ln740_8' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.54>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0"   --->   Operation 52 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%specresourcelimit_ln31 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 9, void @empty_2, void @empty_0, void @empty_0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:31]   --->   Operation 53 'specresourcelimit' 'specresourcelimit_ln31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln740 = sext i12 %add_ln740_3"   --->   Operation 54 'sext' 'sext_ln740' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln740_1 = zext i12 %add_ln740_4"   --->   Operation 55 'zext' 'zext_ln740_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (1.54ns)   --->   "%add_ln740 = add i14 %zext_ln740_1, i14 %sext_ln740"   --->   Operation 56 'add' 'add_ln740' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i14.i2, i14 %add_ln740, i2 0"   --->   Operation 57 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln740_1 = sext i12 %add_ln740_5"   --->   Operation 58 'sext' 'sext_ln740_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln740_2 = sext i12 %add_ln740_6"   --->   Operation 59 'sext' 'sext_ln740_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (1.54ns)   --->   "%add_ln740_1 = add i13 %sext_ln740_2, i13 %sext_ln740_1"   --->   Operation 60 'add' 'add_ln740_1' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %add_ln740_1, i2 0"   --->   Operation 61 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln740_3 = sext i15 %tmp_1"   --->   Operation 62 'sext' 'sext_ln740_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln740_4 = sext i12 %add_ln740_7"   --->   Operation 63 'sext' 'sext_ln740_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln740_2 = zext i12 %add_ln740_8"   --->   Operation 64 'zext' 'zext_ln740_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (1.54ns)   --->   "%add_ln740_2 = add i13 %zext_ln740_2, i13 %sext_ln740_4"   --->   Operation 65 'add' 'add_ln740_2' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %add_ln740_2, i2 0"   --->   Operation 66 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln740_5 = sext i15 %tmp_2"   --->   Operation 67 'sext' 'sext_ln740_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%mrv = insertvalue i48 <undef>, i16 %shl_ln1" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 68 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i48 %mrv, i16 %sext_ln740_3" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 69 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i48 %mrv_1, i16 %sext_ln740_5" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 70 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%ret_ln68 = ret i48 %mrv_2" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 71 'ret' 'ret_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.416ns.

 <State 1>: 5.28ns
The critical path consists of the following:
	wire read operation ('p_read14') on port 'p_read1' [7]  (0 ns)
	'mul' operation ('mul_ln1171') [24]  (5.28 ns)

 <State 2>: 1.48ns
The critical path consists of the following:
	'add' operation ('add_ln740_3') [48]  (1.48 ns)

 <State 3>: 1.55ns
The critical path consists of the following:
	'add' operation ('add_ln740') [52]  (1.55 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
