$date
	Thu Mar 22 14:08:59 2012
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Exemplo0043 $end
$var wire 1 ! clock $end
$upscope $end
$scope module Exemplo0043 $end
$var wire 1 " p1 $end
$upscope $end
$scope module Exemplo0043 $end
$var wire 1 # p2 $end
$upscope $end
$scope module Exemplo0043 $end
$var wire 1 $ p3 $end
$upscope $end
$scope module Exemplo0043 $end
$var wire 1 % p4 $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x%
x$
x#
x"
0!
$end
#12
1"
1#
1!
#16
0"
#17
0#
#20
1"
#24
1$
1%
0"
0!
#28
1"
#32
0"
#36
1#
1"
1!
#39
0$
#40
0"
#41
0#
#44
1"
0%
#48
0"
0!
#52
1"
#54
1$
#56
0"
#60
1#
1"
1!
#64
0"
1%
#65
0#
#68
1"
#72
0"
0!
#76
1"
#80
0"
#84
1#
1"
1!
0%
#87
0$
#88
0"
#89
0#
#92
1"
#96
1%
0"
0!
#100
1"
#102
1$
#104
0"
#108
1#
1"
1!
#112
0"
#113
0#
#116
1"
0%
#120
0"
0!
