\hypertarget{classADC__buffer_1_1Buffer__ADC}{\section{Buffer\-\_\-\-A\-D\-C Architecture Reference}
\label{classADC__buffer_1_1Buffer__ADC}\index{Buffer\-\_\-\-A\-D\-C@{Buffer\-\_\-\-A\-D\-C}}
}


Architecture of the A\-D\-C buffer.  


\subsection*{Processes}
 \begin{DoxyCompactItemize}
\item 
\hypertarget{classADC__buffer_1_1Buffer__ADC_a7f0d4cc2572dde6003f96ff6890a2314}{\hyperlink{classADC__buffer_1_1Buffer__ADC_a7f0d4cc2572dde6003f96ff6890a2314}{P\-R\-O\-C\-E\-S\-S\-\_\-0}{\bfseries  ( {\bfseries {\bfseries \hyperlink{classADC__buffer_a8120037e0ee47c35ba2d79242209c72e}{clk}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }} , {\bfseries {\bfseries \hyperlink{classADC__buffer_aa7b7040844189161771c36cf6bbf172c}{rst}} \textcolor{vhdlchar}{ }} )}}\label{classADC__buffer_1_1Buffer__ADC_a7f0d4cc2572dde6003f96ff6890a2314}

\begin{DoxyCompactList}\small\item\em The main process of the module. In this process handles the writing to the buffer. This process is Dependant on the clock and the reset. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Types}
 \begin{DoxyCompactItemize}
\item 
\hypertarget{classADC__buffer_1_1Buffer__ADC_a658e2166090ca64ce974029de2840027}{{\bfseries \hyperlink{classADC__buffer_1_1Buffer__ADC_a658e2166090ca64ce974029de2840027}{Memory\-\_\-array\-\_\-type}{\bfseries \textcolor{vhdlkeyword}{is}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlkeyword}{array}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlkeyword}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ }{\bfseries \hyperlink{classADC__buffer_a2f94b7b31a8914ee23be5e000f89e921}{bufferwidth}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlkeyword}{of}\textcolor{vhdlchar}{ }\textcolor{comment}{S\-T\-D\-\_\-\-L\-O\-G\-I\-C\-\_\-\-V\-E\-C\-T\-O\-R}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlkeyword}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }}} }\label{classADC__buffer_1_1Buffer__ADC_a658e2166090ca64ce974029de2840027}

\begin{DoxyCompactList}\small\item\em The memory storage type. The type creates an array of a size of 2$^\wedge$bufferwidth$\ast$16. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
\hypertarget{classADC__buffer_1_1Buffer__ADC_aa3242fe5cbe81a6710bd0ed34005d4ef}{\hyperlink{classADC__buffer_1_1Buffer__ADC_aa3242fe5cbe81a6710bd0ed34005d4ef}{Memory\-\_\-array} {\bfseries {\bfseries \hyperlink{classADC__buffer_1_1Buffer__ADC_a658e2166090ca64ce974029de2840027}{Memory\-\_\-array\-\_\-type}} \textcolor{vhdlchar}{ }} }\label{classADC__buffer_1_1Buffer__ADC_aa3242fe5cbe81a6710bd0ed34005d4ef}

\begin{DoxyCompactList}\small\item\em The actual memory storage element. This signal holds all of the stored elements. \end{DoxyCompactList}\item 
\hypertarget{classADC__buffer_1_1Buffer__ADC_ab722211b6f3f8617f6cf3e17336a0a12}{\hyperlink{classADC__buffer_1_1Buffer__ADC_ab722211b6f3f8617f6cf3e17336a0a12}{lastwrite} {\bfseries \textcolor{comment}{S\-T\-D\-\_\-\-L\-O\-G\-I\-C}\textcolor{vhdlchar}{ }} }\label{classADC__buffer_1_1Buffer__ADC_ab722211b6f3f8617f6cf3e17336a0a12}

\begin{DoxyCompactList}\small\item\em Lastwrite holds the last value of buff\-\_\-write to be able to detect a rising edge without using the signal as a clock. \end{DoxyCompactList}\item 
\hypertarget{classADC__buffer_1_1Buffer__ADC_a8333467b8d5554bb68347610f6060c42}{\hyperlink{classADC__buffer_1_1Buffer__ADC_a8333467b8d5554bb68347610f6060c42}{Write\-\_\-index} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlkeyword}{range}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlkeyword}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ }{\bfseries \hyperlink{classADC__buffer_a2f94b7b31a8914ee23be5e000f89e921}{bufferwidth}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }} }\label{classADC__buffer_1_1Buffer__ADC_a8333467b8d5554bb68347610f6060c42}

\begin{DoxyCompactList}\small\item\em Write\-\_\-index is a signal to indicate where the next value in the buffer is to be written. When this happens the write\-\_\-index is incremented by one. This makes the buffer write in a circular fashion. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
Architecture of the A\-D\-C buffer. 

The architecture containing the main body of the component. 

The documentation for this class was generated from the following file\-:\begin{DoxyCompactItemize}
\item 
\hyperlink{ADC__buffer_8vhd}{A\-D\-C\-\_\-buffer.\-vhd}\end{DoxyCompactItemize}
