{
  "design": {
    "design_info": {
      "boundary_crc": "0xA37B21B7F93C1B99",
      "device": "xc7z020clg484-1",
      "gen_directory": "../../../../project_2.gen/sources_1/bd/arbiter2enable",
      "name": "arbiter2enable",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2024.1",
      "validated": "true"
    },
    "design_tree": {
      "enable_data_0": "",
      "arbiter_router_0": ""
    },
    "ports": {
      "frame_n": {
        "direction": "I",
        "left": "15",
        "right": "0"
      },
      "valid_n": {
        "direction": "I",
        "left": "15",
        "right": "0"
      },
      "din": {
        "direction": "I",
        "left": "15",
        "right": "0"
      },
      "reset_n": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "request": {
        "direction": "I",
        "left": "15",
        "right": "0"
      },
      "busy": {
        "direction": "O"
      },
      "frame_o": {
        "direction": "O"
      },
      "valid_o": {
        "direction": "O"
      },
      "dout": {
        "direction": "O"
      }
    },
    "components": {
      "enable_data_0": {
        "vlnv": "xilinx.com:module_ref:enable_data:1.0",
        "ip_revision": "1",
        "xci_name": "arbiter2enable_enable_data_0_0",
        "xci_path": "ip\\arbiter2enable_enable_data_0_0\\arbiter2enable_enable_data_0_0.xci",
        "inst_hier_path": "enable_data_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "enable_data",
          "boundary_crc": "0x0"
        },
        "ports": {
          "frame_n": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "valid_n": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "din": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "grant": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "frame_o": {
            "direction": "O"
          },
          "valid_o": {
            "direction": "O"
          },
          "dout": {
            "direction": "O"
          }
        }
      },
      "arbiter_router_0": {
        "vlnv": "xilinx.com:user:arbiter_router:1.0",
        "ip_revision": "2",
        "xci_name": "arbiter2enable_arbiter_router_0_0",
        "xci_path": "ip\\arbiter2enable_arbiter_router_0_0\\arbiter2enable_arbiter_router_0_0.xci",
        "inst_hier_path": "arbiter_router_0"
      }
    },
    "nets": {
      "arbiter_router_0_busy": {
        "ports": [
          "arbiter_router_0/busy",
          "busy"
        ]
      },
      "arbiter_router_0_grant": {
        "ports": [
          "arbiter_router_0/grant",
          "enable_data_0/grant"
        ]
      },
      "din_1": {
        "ports": [
          "din",
          "enable_data_0/din"
        ]
      },
      "enable_data_0_dout": {
        "ports": [
          "enable_data_0/dout",
          "dout"
        ]
      },
      "enable_data_0_frame_o": {
        "ports": [
          "enable_data_0/frame_o",
          "frame_o"
        ]
      },
      "enable_data_0_valid_o": {
        "ports": [
          "enable_data_0/valid_o",
          "valid_o"
        ]
      },
      "frame_n_1": {
        "ports": [
          "frame_n",
          "enable_data_0/frame_n"
        ]
      },
      "request_1": {
        "ports": [
          "request",
          "arbiter_router_0/request"
        ]
      },
      "reset_n_1": {
        "ports": [
          "reset_n",
          "arbiter_router_0/reset_n"
        ]
      },
      "valid_n_1": {
        "ports": [
          "valid_n",
          "enable_data_0/valid_n"
        ]
      }
    }
  }
}