

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-ddd8790408a74e19f7f394289980b70d79dab717_modified_0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_rfc_slots                        1 # Shader Register File Cache per-warp register capacity (default=6)
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
2e2a2126a76712faffefaccb9120491a  /home/min/a/tpritche/Courses/ECE_695_GPU/Assignments/HW2/GPGPU-Sim/benchmarks/wp/WP
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=wsm5_gpu.f.cu
self exe links to: /home/min/a/tpritche/Courses/ECE_695_GPU/Assignments/HW2/GPGPU-Sim/benchmarks/wp/WP
Running md5sum using "md5sum /home/min/a/tpritche/Courses/ECE_695_GPU/Assignments/HW2/GPGPU-Sim/benchmarks/wp/WP "
Parsing file _cuobjdump_complete_output_JfhbFK
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_10
Adding identifier: wsm5.f.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_10
Adding identifier: wsm5.f.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: wsm5.f.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: wsm5.f.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: wsm5_gpu.f.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_3.ptx
Adding arch: sm_10
Adding identifier: wsm5_gpu.f.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_4.ptx
Adding arch: sm_20
Adding identifier: wsm5_gpu.f.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: wsm5_gpu.f.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii : hostFun 0x0x41b110, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Zplf6Float4_param_0" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "_Zplf6Float4_param_1" from 0x14 to 0x24
GPGPU-Sim PTX: instruction assembly for function '_Zplf6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Zplf6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Zplf6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Zplf6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Zplf6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Zplf6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Zplf6Float4'...
GPGPU-Sim PTX: reconvergence points for _Zplf6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Zplf6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Zplf6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Zmlf6Float4_param_0" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "_Zmlf6Float4_param_1" from 0x14 to 0x24
GPGPU-Sim PTX: instruction assembly for function '_Zmlf6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Zmlf6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Zmlf6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Zmlf6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Zmlf6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Zmlf6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Zmlf6Float4'...
GPGPU-Sim PTX: reconvergence points for _Zmlf6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Zmlf6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Zmlf6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Zdvf6Float4_param_0" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "_Zdvf6Float4_param_1" from 0x14 to 0x24
GPGPU-Sim PTX: instruction assembly for function '_Zdvf6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Zdvf6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Zdvf6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Zdvf6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Zdvf6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Zdvf6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Zdvf6Float4'...
GPGPU-Sim PTX: reconvergence points for _Zdvf6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Zdvf6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Zdvf6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Zmif6Float4_param_0" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "_Zmif6Float4_param_1" from 0x14 to 0x24
GPGPU-Sim PTX: instruction assembly for function '_Zmif6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Zmif6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Zmif6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Zmif6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Zmif6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Zmif6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Zmif6Float4'...
GPGPU-Sim PTX: reconvergence points for _Zmif6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Zmif6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Zmif6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3max6Float4S__param_0" from 0x10 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3max6Float4S__param_1" from 0x20 to 0x30
GPGPU-Sim PTX: instruction assembly for function '_Z3max6Float4S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3max6Float4S_'...
GPGPU-Sim PTX: Finding dominators for '_Z3max6Float4S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3max6Float4S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z3max6Float4S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3max6Float4S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3max6Float4S_'...
GPGPU-Sim PTX: reconvergence points for _Z3max6Float4S_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z3max6Float4S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3max6Float4S_'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3maxf6Float4_param_0" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3maxf6Float4_param_1" from 0x14 to 0x24
GPGPU-Sim PTX: instruction assembly for function '_Z3maxf6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3maxf6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Z3maxf6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3maxf6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Z3maxf6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3maxf6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3maxf6Float4'...
GPGPU-Sim PTX: reconvergence points for _Z3maxf6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Z3maxf6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3maxf6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3max6Float4f_param_0" from 0x10 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3max6Float4f_param_1" from 0x20 to 0x24
GPGPU-Sim PTX: instruction assembly for function '_Z3max6Float4f'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3max6Float4f'...
GPGPU-Sim PTX: Finding dominators for '_Z3max6Float4f'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3max6Float4f'...
GPGPU-Sim PTX: Finding postdominators for '_Z3max6Float4f'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3max6Float4f'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3max6Float4f'...
GPGPU-Sim PTX: reconvergence points for _Z3max6Float4f...
GPGPU-Sim PTX: ... end of reconvergence points for _Z3max6Float4f
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3max6Float4f'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3min6Float4S__param_0" from 0x10 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3min6Float4S__param_1" from 0x20 to 0x30
GPGPU-Sim PTX: instruction assembly for function '_Z3min6Float4S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3min6Float4S_'...
GPGPU-Sim PTX: Finding dominators for '_Z3min6Float4S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3min6Float4S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z3min6Float4S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3min6Float4S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3min6Float4S_'...
GPGPU-Sim PTX: reconvergence points for _Z3min6Float4S_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z3min6Float4S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3min6Float4S_'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3minf6Float4_param_0" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3minf6Float4_param_1" from 0x14 to 0x24
GPGPU-Sim PTX: instruction assembly for function '_Z3minf6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3minf6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Z3minf6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3minf6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Z3minf6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3minf6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3minf6Float4'...
GPGPU-Sim PTX: reconvergence points for _Z3minf6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Z3minf6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3minf6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3min6Float4f_param_0" from 0x10 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3min6Float4f_param_1" from 0x20 to 0x24
GPGPU-Sim PTX: instruction assembly for function '_Z3min6Float4f'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3min6Float4f'...
GPGPU-Sim PTX: Finding dominators for '_Z3min6Float4f'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3min6Float4f'...
GPGPU-Sim PTX: Finding postdominators for '_Z3min6Float4f'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3min6Float4f'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3min6Float4f'...
GPGPU-Sim PTX: reconvergence points for _Z3min6Float4f...
GPGPU-Sim PTX: ... end of reconvergence points for _Z3min6Float4f
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3min6Float4f'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z5trunc6Float4_param_0" from 0x10 to 0x20
GPGPU-Sim PTX: instruction assembly for function '_Z5trunc6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z5trunc6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Z5trunc6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z5trunc6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Z5trunc6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z5trunc6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z5trunc6Float4'...
GPGPU-Sim PTX: reconvergence points for _Z5trunc6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Z5trunc6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z5trunc6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3log6Float4_param_0" from 0x10 to 0x20
GPGPU-Sim PTX: instruction assembly for function '_Z3log6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3log6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Z3log6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3log6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Z3log6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3log6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3log6Float4'...
GPGPU-Sim PTX: reconvergence points for _Z3log6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Z3log6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3log6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3exp6Float4_param_0" from 0x10 to 0x20
GPGPU-Sim PTX: instruction assembly for function '_Z3exp6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3exp6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Z3exp6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3exp6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Z3exp6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3exp6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3exp6Float4'...
GPGPU-Sim PTX: reconvergence points for _Z3exp6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Z3exp6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3exp6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z4sqrt6Float4_param_0" from 0x10 to 0x20
GPGPU-Sim PTX: instruction assembly for function '_Z4sqrt6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z4sqrt6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Z4sqrt6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z4sqrt6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Z4sqrt6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z4sqrt6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z4sqrt6Float4'...
GPGPU-Sim PTX: reconvergence points for _Z4sqrt6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Z4sqrt6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z4sqrt6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .local "__local_depot14" from 0x0 to 0x8c0
GPGPU-Sim PTX: instruction assembly for function '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'...
GPGPU-Sim PTX: Finding dominators for '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'...
GPGPU-Sim PTX: reconvergence points for _Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x8a0 (_1.ptx:614) @%p14 bra BB14_346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8dd0 (_1.ptx:7621) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x910 (_1.ptx:631) @%p15 bra BB14_346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8dd0 (_1.ptx:7621) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x9b0 (_1.ptx:663) @%p16 bra BB14_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x9d0 (_1.ptx:670) @%p17 bra BB14_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x9e0 (_1.ptx:674) @%p18 bra BB14_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x9f0 (_1.ptx:679) @%p19 bra BB14_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xa38 (_1.ptx:695) @%p20 bra BB14_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xa68 (_1.ptx:712) @%p21 bra BB14_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaa8 (_1.ptx:734) add.s32 %r1120, %r1119, -1023;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0xa70 (_1.ptx:713) bra.uni BB14_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaa8 (_1.ptx:734) add.s32 %r1120, %r1119, -1023;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0xad0 (_1.ptx:742) @%p22 bra BB14_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb08 (_1.ptx:764) add.f64 %fd262, %fd1925, 0d3FF0000000000000;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0xad8 (_1.ptx:743) bra.uni BB14_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb08 (_1.ptx:764) add.f64 %fd262, %fd1925, 0d3FF0000000000000;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0xe20 (_1.ptx:938) @%p26 bra BB14_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfe8 (_1.ptx:1034) abs.f64 %fd387, %fd1926;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0xe58 (_1.ptx:949) bra.uni BB14_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfe8 (_1.ptx:1034) abs.f64 %fd387, %fd1926;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0xf60 (_1.ptx:1003) @%p29 bra BB14_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfe8 (_1.ptx:1034) abs.f64 %fd387, %fd1926;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0xfc8 (_1.ptx:1023) bra.uni BB14_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfe8 (_1.ptx:1034) abs.f64 %fd387, %fd1926;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0xff8 (_1.ptx:1036) @%p31 bra BB14_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x1000 (_1.ptx:1037) bra.uni BB14_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x1010 (_1.ptx:1042) bra.uni BB14_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x1040 (_1.ptx:1053) bra.uni BB14_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x1058 (_1.ptx:1059) bra.uni BB14_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x1078 (_1.ptx:1070) bra.uni BB14_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x10b8 (_1.ptx:1086) @%p34 bra BB14_41;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x10d8 (_1.ptx:1093) @%p35 bra BB14_41;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x10e8 (_1.ptx:1097) @%p36 bra BB14_40;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x10f8 (_1.ptx:1102) @%p37 bra BB14_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x1140 (_1.ptx:1118) @%p38 bra BB14_38;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x1170 (_1.ptx:1135) @%p39 bra BB14_28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11b0 (_1.ptx:1157) add.s32 %r1124, %r1123, -1023;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x1178 (_1.ptx:1136) bra.uni BB14_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11b0 (_1.ptx:1157) add.s32 %r1124, %r1123, -1023;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x11d8 (_1.ptx:1165) @%p40 bra BB14_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1210 (_1.ptx:1187) add.f64 %fd403, %fd1927, 0d3FF0000000000000;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x11e0 (_1.ptx:1166) bra.uni BB14_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1210 (_1.ptx:1187) add.f64 %fd403, %fd1927, 0d3FF0000000000000;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x1528 (_1.ptx:1361) @%p44 bra BB14_33;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16f0 (_1.ptx:1457) abs.f64 %fd528, %fd1928;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x1560 (_1.ptx:1372) bra.uni BB14_36;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16f0 (_1.ptx:1457) abs.f64 %fd528, %fd1928;
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x1668 (_1.ptx:1426) @%p47 bra BB14_35;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16f0 (_1.ptx:1457) abs.f64 %fd528, %fd1928;
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x16d0 (_1.ptx:1446) bra.uni BB14_36;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16f0 (_1.ptx:1457) abs.f64 %fd528, %fd1928;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x1700 (_1.ptx:1459) @%p49 bra BB14_37;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x1708 (_1.ptx:1460) bra.uni BB14_42;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x1718 (_1.ptx:1465) bra.uni BB14_42;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x1748 (_1.ptx:1476) bra.uni BB14_42;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x1760 (_1.ptx:1482) bra.uni BB14_42;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x1780 (_1.ptx:1493) bra.uni BB14_42;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x1800 (_1.ptx:1522) @%p53 bra BB14_45;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1850 (_1.ptx:1543) mul.f64 %fd53, %fd1930, 0d44919E47F21381F4;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x1848 (_1.ptx:1539) @%p55 bra BB14_44;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1850 (_1.ptx:1543) mul.f64 %fd53, %fd1930, 0d44919E47F21381F4;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x1880 (_1.ptx:1549) @%p3 bra BB14_48;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1968 (_1.ptx:1591) @%p3 bra BB14_59;
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x1960 (_1.ptx:1587) @%p56 bra BB14_47;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1968 (_1.ptx:1591) @%p3 bra BB14_59;
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x1968 (_1.ptx:1591) @%p3 bra BB14_59;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1af8 (_1.ptx:1673) @%p3 bra BB14_62;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x1a18 (_1.ptx:1621) @%p57 bra BB14_52;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a30 (_1.ptx:1629) shl.b64 %rl113, %rl23, 2;
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x1a58 (_1.ptx:1634) @%p58 bra BB14_54;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a70 (_1.ptx:1642) add.s64 %rl26, %rl18, %rl113;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x1a90 (_1.ptx:1646) @%p59 bra BB14_56;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1aa8 (_1.ptx:1654) add.s64 %rl27, %rl17, %rl113;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x1ac8 (_1.ptx:1658) @%p60 bra BB14_58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ae0 (_1.ptx:1666) add.s32 %r1129, %r1129, 1;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x1af0 (_1.ptx:1669) @%p61 bra BB14_50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1af8 (_1.ptx:1673) @%p3 bra BB14_62;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x1af8 (_1.ptx:1673) @%p3 bra BB14_62;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c58 (_1.ptx:1735) mov.f32 %f263, 0f42F00000;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x1c50 (_1.ptx:1732) @%p62 bra BB14_61;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c58 (_1.ptx:1735) mov.f32 %f263, 0f42F00000;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x1cb8 (_1.ptx:1755) @%p64 bra BB14_343;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8c70 (_1.ptx:7559) ld.param.u32 %r1083, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_33];
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x1e80 (_1.ptx:1841) @%p65 bra BB14_83;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26f8 (_1.ptx:2284) ld.param.u32 %r1096, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_33];
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x1fc0 (_1.ptx:1899) @%p4 bra BB14_68;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2188 (_1.ptx:1995) mul.f64 %fd612, %fd1931, 0d4083163D80000000;
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x1ff8 (_1.ptx:1910) bra.uni BB14_71;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2188 (_1.ptx:1995) mul.f64 %fd612, %fd1931, 0d4083163D80000000;
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x2100 (_1.ptx:1964) @%p70 bra BB14_70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2188 (_1.ptx:1995) mul.f64 %fd612, %fd1931, 0d4083163D80000000;
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x2168 (_1.ptx:1984) bra.uni BB14_71;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2188 (_1.ptx:1995) mul.f64 %fd612, %fd1931, 0d4083163D80000000;
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x2260 (_1.ptx:2036) @%p72 bra BB14_77;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x2268 (_1.ptx:2039) @%p4 bra BB14_74;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0x22a0 (_1.ptx:2050) bra.uni BB14_82;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0x23a8 (_1.ptx:2104) @%p75 bra BB14_76;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0x2410 (_1.ptx:2124) bra.uni BB14_82;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0x2430 (_1.ptx:2132) bra.uni BB14_82;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0x2470 (_1.ptx:2149) @%p79 bra BB14_79;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 66 (potential) branch divergence @  PC=0x24a8 (_1.ptx:2160) bra.uni BB14_82;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 67 (potential) branch divergence @  PC=0x25b0 (_1.ptx:2214) @%p82 bra BB14_81;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 68 (potential) branch divergence @  PC=0x2618 (_1.ptx:2234) bra.uni BB14_82;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 69 (potential) branch divergence @  PC=0x26f0 (_1.ptx:2281) @%p84 bra BB14_66;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26f8 (_1.ptx:2284) ld.param.u32 %r1096, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_33];
GPGPU-Sim PTX: 70 (potential) branch divergence @  PC=0x2720 (_1.ptx:2290) @%p85 bra BB14_86;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2788 (_1.ptx:2311) ld.param.u32 %r1094, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_33];
GPGPU-Sim PTX: 71 (potential) branch divergence @  PC=0x2780 (_1.ptx:2308) @%p86 bra BB14_85;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2788 (_1.ptx:2311) ld.param.u32 %r1094, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_33];
GPGPU-Sim PTX: 72 (potential) branch divergence @  PC=0x27b0 (_1.ptx:2317) @%p87 bra BB14_110;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33b8 (_1.ptx:2925) cvt.rn.f64.s32 %fd860, %r1135;
GPGPU-Sim PTX: 73 (potential) branch divergence @  PC=0x28c8 (_1.ptx:2365) @%p90 bra BB14_90;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a90 (_1.ptx:2460) mov.f64 %fd739, 0d40E86A0000000000;
GPGPU-Sim PTX: 74 (potential) branch divergence @  PC=0x2900 (_1.ptx:2376) bra.uni BB14_93;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a90 (_1.ptx:2460) mov.f64 %fd739, 0d40E86A0000000000;
GPGPU-Sim PTX: 75 (potential) branch divergence @  PC=0x2a08 (_1.ptx:2430) @%p93 bra BB14_92;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a90 (_1.ptx:2460) mov.f64 %fd739, 0d40E86A0000000000;
GPGPU-Sim PTX: 76 (potential) branch divergence @  PC=0x2a70 (_1.ptx:2450) bra.uni BB14_93;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a90 (_1.ptx:2460) mov.f64 %fd739, 0d40E86A0000000000;
GPGPU-Sim PTX: 77 (potential) branch divergence @  PC=0x2b88 (_1.ptx:2499) @%p95 bra BB14_95;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e58 (_1.ptx:2653) shl.b64 %rl162, %rl38, 2;
GPGPU-Sim PTX: 78 (potential) branch divergence @  PC=0x2bc8 (_1.ptx:2512) bra.uni BB14_101;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e58 (_1.ptx:2653) shl.b64 %rl162, %rl38, 2;
GPGPU-Sim PTX: 79 (potential) branch divergence @  PC=0x2c60 (_1.ptx:2546) @%p98 bra BB14_97;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e28 (_1.ptx:2642) cvt.rn.ftz.f32.f64 %f665, %fd1934;
GPGPU-Sim PTX: 80 (potential) branch divergence @  PC=0x2c98 (_1.ptx:2557) bra.uni BB14_100;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e28 (_1.ptx:2642) cvt.rn.ftz.f32.f64 %f665, %fd1934;
GPGPU-Sim PTX: 81 (potential) branch divergence @  PC=0x2da0 (_1.ptx:2611) @%p101 bra BB14_99;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e28 (_1.ptx:2642) cvt.rn.ftz.f32.f64 %f665, %fd1934;
GPGPU-Sim PTX: 82 (potential) branch divergence @  PC=0x2e08 (_1.ptx:2631) bra.uni BB14_100;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e28 (_1.ptx:2642) cvt.rn.ftz.f32.f64 %f665, %fd1934;
GPGPU-Sim PTX: 83 (potential) branch divergence @  PC=0x2ee0 (_1.ptx:2671) @%p103 bra BB14_103;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31c0 (_1.ptx:2827) cvt.ftz.f64.f32 %fd832, %f667;
GPGPU-Sim PTX: 84 (potential) branch divergence @  PC=0x2f28 (_1.ptx:2685) bra.uni BB14_109;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31c0 (_1.ptx:2827) cvt.ftz.f64.f32 %fd832, %f667;
GPGPU-Sim PTX: 85 (potential) branch divergence @  PC=0x2fc8 (_1.ptx:2720) @%p106 bra BB14_105;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3190 (_1.ptx:2816) cvt.rn.ftz.f32.f64 %f666, %fd1935;
GPGPU-Sim PTX: 86 (potential) branch divergence @  PC=0x3000 (_1.ptx:2731) bra.uni BB14_108;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3190 (_1.ptx:2816) cvt.rn.ftz.f32.f64 %f666, %fd1935;
GPGPU-Sim PTX: 87 (potential) branch divergence @  PC=0x3108 (_1.ptx:2785) @%p109 bra BB14_107;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3190 (_1.ptx:2816) cvt.rn.ftz.f32.f64 %f666, %fd1935;
GPGPU-Sim PTX: 88 (potential) branch divergence @  PC=0x3170 (_1.ptx:2805) bra.uni BB14_108;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3190 (_1.ptx:2816) cvt.rn.ftz.f32.f64 %f666, %fd1935;
GPGPU-Sim PTX: 89 (potential) branch divergence @  PC=0x33a0 (_1.ptx:2917) @%p111 bra BB14_88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33a8 (_1.ptx:2918) bra.uni BB14_111;
GPGPU-Sim PTX: 90 (potential) branch divergence @  PC=0x33a8 (_1.ptx:2918) bra.uni BB14_111;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33b8 (_1.ptx:2925) cvt.rn.f64.s32 %fd860, %r1135;
GPGPU-Sim PTX: 91 (potential) branch divergence @  PC=0x33d8 (_1.ptx:2930) @%p112 bra BB14_148;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x43b8 (_1.ptx:3741) mov.f32 %f690, %f689;
GPGPU-Sim PTX: 92 (potential) branch divergence @  PC=0x3670 (_1.ptx:3045) @%p6 bra BB14_117;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38b8 (_1.ptx:3144) mov.f32 %f689, %f688;
GPGPU-Sim PTX: 93 (potential) branch divergence @  PC=0x38a0 (_1.ptx:3138) @%p113 bra BB14_115;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a8 (_1.ptx:3140) mov.f32 %f676, %f44;
GPGPU-Sim PTX: 94 (potential) branch divergence @  PC=0x38c8 (_1.ptx:3147) @%p5 bra BB14_146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4378 (_1.ptx:3730) setp.gt.s32 %p139, %r1136, %r1135;
GPGPU-Sim PTX: 95 (potential) branch divergence @  PC=0x3930 (_1.ptx:3165) @%p114 bra BB14_145;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4360 (_1.ptx:3723) add.s32 %r1138, %r1138, -1;
GPGPU-Sim PTX: 96 (potential) branch divergence @  PC=0x39b8 (_1.ptx:3187) @%p115 bra BB14_145;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4360 (_1.ptx:3723) add.s32 %r1138, %r1138, -1;
GPGPU-Sim PTX: 97 (potential) branch divergence @  PC=0x3a68 (_1.ptx:3224) @%p118 bra BB14_123;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c30 (_1.ptx:3319) ld.param.u64 %rl390, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_8];
GPGPU-Sim PTX: 98 (potential) branch divergence @  PC=0x3aa0 (_1.ptx:3235) bra.uni BB14_126;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c30 (_1.ptx:3319) ld.param.u64 %rl390, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_8];
GPGPU-Sim PTX: 99 (potential) branch divergence @  PC=0x3ba8 (_1.ptx:3289) @%p121 bra BB14_125;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c30 (_1.ptx:3319) ld.param.u64 %rl390, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_8];
GPGPU-Sim PTX: 100 (potential) branch divergence @  PC=0x3c10 (_1.ptx:3309) bra.uni BB14_126;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c30 (_1.ptx:3319) ld.param.u64 %rl390, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_8];
GPGPU-Sim PTX: 101 (potential) branch divergence @  PC=0x3c98 (_1.ptx:3344) @%p125 bra BB14_133;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f18 (_1.ptx:3511) mul.f64 %fd110, %fd1951, 0d3FD55555318ABC87;
GPGPU-Sim PTX: 102 (potential) branch divergence @  PC=0x3cb0 (_1.ptx:3350) @%p126 bra BB14_132;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f18 (_1.ptx:3511) mul.f64 %fd110, %fd1951, 0d3FD55555318ABC87;
GPGPU-Sim PTX: 103 (potential) branch divergence @  PC=0x3cc0 (_1.ptx:3354) @%p127 bra BB14_131;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f18 (_1.ptx:3511) mul.f64 %fd110, %fd1951, 0d3FD55555318ABC87;
GPGPU-Sim PTX: 104 (potential) branch divergence @  PC=0x3cd0 (_1.ptx:3358) @%p128 bra BB14_139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f18 (_1.ptx:3511) mul.f64 %fd110, %fd1951, 0d3FD55555318ABC87;
GPGPU-Sim PTX: 105 (potential) branch divergence @  PC=0x3ce0 (_1.ptx:3361) bra.uni BB14_139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f18 (_1.ptx:3511) mul.f64 %fd110, %fd1951, 0d3FD55555318ABC87;
GPGPU-Sim PTX: 106 (potential) branch divergence @  PC=0x3cf0 (_1.ptx:3366) bra.uni BB14_139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f18 (_1.ptx:3511) mul.f64 %fd110, %fd1951, 0d3FD55555318ABC87;
GPGPU-Sim PTX: 107 (potential) branch divergence @  PC=0x3d00 (_1.ptx:3371) bra.uni BB14_139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f18 (_1.ptx:3511) mul.f64 %fd110, %fd1951, 0d3FD55555318ABC87;
GPGPU-Sim PTX: 108 (potential) branch divergence @  PC=0x3d10 (_1.ptx:3376) @%p129 bra BB14_135;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d48 (_1.ptx:3398) shr.s32 %r531, %r1139, 20;
GPGPU-Sim PTX: 109 (potential) branch divergence @  PC=0x3d20 (_1.ptx:3379) bra.uni BB14_136;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d48 (_1.ptx:3398) shr.s32 %r531, %r1139, 20;
GPGPU-Sim PTX: 110 (potential) branch divergence @  PC=0x3d78 (_1.ptx:3407) @%p130 bra BB14_137;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3db0 (_1.ptx:3429) add.f64 %fd917, %fd1937, 0d3FF0000000000000;
GPGPU-Sim PTX: 111 (potential) branch divergence @  PC=0x3d80 (_1.ptx:3408) bra.uni BB14_138;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3db0 (_1.ptx:3429) add.f64 %fd917, %fd1937, 0d3FF0000000000000;
GPGPU-Sim PTX: 112 (potential) branch divergence @  PC=0x3f40 (_1.ptx:3522) @%p133 bra BB14_141;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4108 (_1.ptx:3618) ld.global.f32 %f373, [%rl60];
GPGPU-Sim PTX: 113 (potential) branch divergence @  PC=0x3f78 (_1.ptx:3533) bra.uni BB14_144;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4108 (_1.ptx:3618) ld.global.f32 %f373, [%rl60];
GPGPU-Sim PTX: 114 (potential) branch divergence @  PC=0x4080 (_1.ptx:3587) @%p136 bra BB14_143;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4108 (_1.ptx:3618) ld.global.f32 %f373, [%rl60];
GPGPU-Sim PTX: 115 (potential) branch divergence @  PC=0x40e8 (_1.ptx:3607) bra.uni BB14_144;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4108 (_1.ptx:3618) ld.global.f32 %f373, [%rl60];
GPGPU-Sim PTX: 116 (potential) branch divergence @  PC=0x4370 (_1.ptx:3726) @%p138 bra BB14_119;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4378 (_1.ptx:3730) setp.gt.s32 %p139, %r1136, %r1135;
GPGPU-Sim PTX: 117 (potential) branch divergence @  PC=0x4380 (_1.ptx:3731) @%p139 bra BB14_148;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x43b8 (_1.ptx:3741) mov.f32 %f690, %f689;
GPGPU-Sim PTX: 118 (potential) branch divergence @  PC=0x43b0 (_1.ptx:3738) bra.uni BB14_113;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3588 (_1.ptx:3003) mov.f32 %f680, %f687;
GPGPU-Sim PTX: 119 (potential) branch divergence @  PC=0x43f0 (_1.ptx:3750) @%p140 bra BB14_159;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4878 (_1.ptx:3979) cvt.rn.f64.s32 %fd1080, %r1144;
GPGPU-Sim PTX: 120 (potential) branch divergence @  PC=0x44c8 (_1.ptx:3785) @%p141 bra BB14_152;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x47f0 (_1.ptx:3952) shl.b64 %rl244, %rl410, 2;
GPGPU-Sim PTX: 121 (potential) branch divergence @  PC=0x44e0 (_1.ptx:3790) bra.uni BB14_158;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x47f0 (_1.ptx:3952) shl.b64 %rl244, %rl410, 2;
GPGPU-Sim PTX: 122 (potential) branch divergence @  PC=0x45c8 (_1.ptx:3838) @%p144 bra BB14_154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4790 (_1.ptx:3934) mul.f64 %fd1075, %fd1939, 0d40CD1A0000000000;
GPGPU-Sim PTX: 123 (potential) branch divergence @  PC=0x4600 (_1.ptx:3849) bra.uni BB14_157;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4790 (_1.ptx:3934) mul.f64 %fd1075, %fd1939, 0d40CD1A0000000000;
GPGPU-Sim PTX: 124 (potential) branch divergence @  PC=0x4708 (_1.ptx:3903) @%p147 bra BB14_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4790 (_1.ptx:3934) mul.f64 %fd1075, %fd1939, 0d40CD1A0000000000;
GPGPU-Sim PTX: 125 (potential) branch divergence @  PC=0x4770 (_1.ptx:3923) bra.uni BB14_157;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4790 (_1.ptx:3934) mul.f64 %fd1075, %fd1939, 0d40CD1A0000000000;
GPGPU-Sim PTX: 126 (potential) branch divergence @  PC=0x4860 (_1.ptx:3971) @%p149 bra BB14_150;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4868 (_1.ptx:3972) bra.uni BB14_160;
GPGPU-Sim PTX: 127 (potential) branch divergence @  PC=0x4868 (_1.ptx:3972) bra.uni BB14_160;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4878 (_1.ptx:3979) cvt.rn.f64.s32 %fd1080, %r1144;
GPGPU-Sim PTX: 128 (potential) branch divergence @  PC=0x4898 (_1.ptx:3984) @%p150 bra BB14_167;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4c18 (_1.ptx:4151) add.ftz.f32 %f429, %f690, %f678;
GPGPU-Sim PTX: 129 (potential) branch divergence @  PC=0x4a70 (_1.ptx:4069) @%p7 bra BB14_165;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4bf8 (_1.ptx:4143) setp.gt.s32 %p152, %r1145, %r1144;
GPGPU-Sim PTX: 130 (potential) branch divergence @  PC=0x4bf0 (_1.ptx:4139) @%p151 bra BB14_164;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4bf8 (_1.ptx:4143) setp.gt.s32 %p152, %r1145, %r1144;
GPGPU-Sim PTX: 131 (potential) branch divergence @  PC=0x4c00 (_1.ptx:4144) @%p152 bra BB14_167;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4c18 (_1.ptx:4151) add.ftz.f32 %f429, %f690, %f678;
GPGPU-Sim PTX: 132 (potential) branch divergence @  PC=0x4c10 (_1.ptx:4147) bra.uni BB14_162;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4a00 (_1.ptx:4046) ld.global.f32 %f408, [%rl70];
GPGPU-Sim PTX: 133 (potential) branch divergence @  PC=0x4cf8 (_1.ptx:4188) @%p153 bra BB14_169;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4eb0 (_1.ptx:4265) ld.param.u64 %rl409, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_14];
GPGPU-Sim PTX: 134 (potential) branch divergence @  PC=0x4f60 (_1.ptx:4294) @%p154 bra BB14_171;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5120 (_1.ptx:4372) ld.param.u64 %rl406, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_12];
GPGPU-Sim PTX: 135 (potential) branch divergence @  PC=0x51c0 (_1.ptx:4399) @!%p8 bra BB14_173;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5350 (_1.ptx:4472) ld.param.u32 %r1085, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_33];
GPGPU-Sim PTX: 136 (potential) branch divergence @  PC=0x5378 (_1.ptx:4478) @%p155 bra BB14_342;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8c58 (_1.ptx:7553) add.s32 %r1131, %r1131, 1;
GPGPU-Sim PTX: 137 (potential) branch divergence @  PC=0x5568 (_1.ptx:4561) @%p156 bra BB14_178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x55b8 (_1.ptx:4580) setp.leu.f64 %p158, %fd122, 0d4044000000000000;
GPGPU-Sim PTX: 138 (potential) branch divergence @  PC=0x5580 (_1.ptx:4565) @%p157 bra BB14_177;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x55b8 (_1.ptx:4580) setp.leu.f64 %p158, %fd122, 0d4044000000000000;
GPGPU-Sim PTX: 139 (potential) branch divergence @  PC=0x5588 (_1.ptx:4566) bra.uni BB14_178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x55b8 (_1.ptx:4580) setp.leu.f64 %p158, %fd122, 0d4044000000000000;
GPGPU-Sim PTX: 140 (potential) branch divergence @  PC=0x55c0 (_1.ptx:4581) @%p158 bra BB14_181;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5608 (_1.ptx:4598) ld.param.u64 %rl381, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_7];
GPGPU-Sim PTX: 141 (potential) branch divergence @  PC=0x55d8 (_1.ptx:4585) @%p159 bra BB14_180;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5608 (_1.ptx:4598) ld.param.u64 %rl381, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_7];
GPGPU-Sim PTX: 142 (potential) branch divergence @  PC=0x55e0 (_1.ptx:4586) bra.uni BB14_181;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5608 (_1.ptx:4598) ld.param.u64 %rl381, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_7];
GPGPU-Sim PTX: 143 (potential) branch divergence @  PC=0x5638 (_1.ptx:4606) @%p160 bra BB14_189;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x58d0 (_1.ptx:4748) shl.b64 %rl313, %rl76, 2;
GPGPU-Sim PTX: 144 (potential) branch divergence @  PC=0x5650 (_1.ptx:4610) @%p161 bra BB14_183;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x58d0 (_1.ptx:4748) shl.b64 %rl313, %rl76, 2;
GPGPU-Sim PTX: 145 (potential) branch divergence @  PC=0x5658 (_1.ptx:4611) bra.uni BB14_189;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x58d0 (_1.ptx:4748) shl.b64 %rl313, %rl76, 2;
GPGPU-Sim PTX: 146 (potential) branch divergence @  PC=0x5688 (_1.ptx:4626) @%p164 bra BB14_185;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5850 (_1.ptx:4721) add.f64 %fd1154, %fd1940, 0dBFF0000000000000;
GPGPU-Sim PTX: 147 (potential) branch divergence @  PC=0x56c0 (_1.ptx:4637) bra.uni BB14_188;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5850 (_1.ptx:4721) add.f64 %fd1154, %fd1940, 0dBFF0000000000000;
GPGPU-Sim PTX: 148 (potential) branch divergence @  PC=0x57c8 (_1.ptx:4691) @%p167 bra BB14_187;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5850 (_1.ptx:4721) add.f64 %fd1154, %fd1940, 0dBFF0000000000000;
GPGPU-Sim PTX: 149 (potential) branch divergence @  PC=0x5830 (_1.ptx:4711) bra.uni BB14_188;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5850 (_1.ptx:4721) add.f64 %fd1154, %fd1940, 0dBFF0000000000000;
GPGPU-Sim PTX: 150 (potential) branch divergence @  PC=0x58f0 (_1.ptx:4753) @!%p10 bra BB14_197;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5bb8 (_1.ptx:4904) mul.f64 %fd138, %fd122, 0d3FBEB851EB851EB8;
GPGPU-Sim PTX: 151 (potential) branch divergence @  PC=0x5908 (_1.ptx:4757) @%p169 bra BB14_191;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5bb8 (_1.ptx:4904) mul.f64 %fd138, %fd122, 0d3FBEB851EB851EB8;
GPGPU-Sim PTX: 152 (potential) branch divergence @  PC=0x5910 (_1.ptx:4758) bra.uni BB14_197;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5bb8 (_1.ptx:4904) mul.f64 %fd138, %fd122, 0d3FBEB851EB851EB8;
GPGPU-Sim PTX: 153 (potential) branch divergence @  PC=0x5998 (_1.ptx:4788) @%p172 bra BB14_193;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b60 (_1.ptx:4883) add.f64 %fd1200, %fd1941, 0dBFF0000000000000;
GPGPU-Sim PTX: 154 (potential) branch divergence @  PC=0x59d0 (_1.ptx:4799) bra.uni BB14_196;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b60 (_1.ptx:4883) add.f64 %fd1200, %fd1941, 0dBFF0000000000000;
GPGPU-Sim PTX: 155 (potential) branch divergence @  PC=0x5ad8 (_1.ptx:4853) @%p175 bra BB14_195;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b60 (_1.ptx:4883) add.f64 %fd1200, %fd1941, 0dBFF0000000000000;
GPGPU-Sim PTX: 156 (potential) branch divergence @  PC=0x5b40 (_1.ptx:4873) bra.uni BB14_196;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b60 (_1.ptx:4883) add.f64 %fd1200, %fd1941, 0dBFF0000000000000;
GPGPU-Sim PTX: 157 (potential) branch divergence @  PC=0x5be0 (_1.ptx:4915) @%p179 bra BB14_199;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5da8 (_1.ptx:5010) mov.f64 %fd1240, 0d40E86A0000000000;
GPGPU-Sim PTX: 158 (potential) branch divergence @  PC=0x5c18 (_1.ptx:4926) bra.uni BB14_202;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5da8 (_1.ptx:5010) mov.f64 %fd1240, 0d40E86A0000000000;
GPGPU-Sim PTX: 159 (potential) branch divergence @  PC=0x5d20 (_1.ptx:4980) @%p182 bra BB14_201;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5da8 (_1.ptx:5010) mov.f64 %fd1240, 0d40E86A0000000000;
GPGPU-Sim PTX: 160 (potential) branch divergence @  PC=0x5d88 (_1.ptx:5000) bra.uni BB14_202;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5da8 (_1.ptx:5010) mov.f64 %fd1240, 0d40E86A0000000000;
GPGPU-Sim PTX: 161 (potential) branch divergence @  PC=0x5e38 (_1.ptx:5034) @%p184 bra BB14_204;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6128 (_1.ptx:5193) mov.f32 %f113, %f703;
GPGPU-Sim PTX: 162 (potential) branch divergence @  PC=0x5e88 (_1.ptx:5051) bra.uni BB14_210;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6128 (_1.ptx:5193) mov.f32 %f113, %f703;
GPGPU-Sim PTX: 163 (potential) branch divergence @  PC=0x5f20 (_1.ptx:5085) @%p187 bra BB14_206;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x60e8 (_1.ptx:5181) cvt.rn.ftz.f32.f64 %f702, %fd1943;
GPGPU-Sim PTX: 164 (potential) branch divergence @  PC=0x5f58 (_1.ptx:5096) bra.uni BB14_209;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x60e8 (_1.ptx:5181) cvt.rn.ftz.f32.f64 %f702, %fd1943;
GPGPU-Sim PTX: 165 (potential) branch divergence @  PC=0x6060 (_1.ptx:5150) @%p190 bra BB14_208;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x60e8 (_1.ptx:5181) cvt.rn.ftz.f32.f64 %f702, %fd1943;
GPGPU-Sim PTX: 166 (potential) branch divergence @  PC=0x60c8 (_1.ptx:5170) bra.uni BB14_209;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x60e8 (_1.ptx:5181) cvt.rn.ftz.f32.f64 %f702, %fd1943;
GPGPU-Sim PTX: 167 (potential) branch divergence @  PC=0x61a8 (_1.ptx:5211) @%p192 bra BB14_212;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x64d8 (_1.ptx:5379) mov.f32 %f125, %f707;
GPGPU-Sim PTX: 168 (potential) branch divergence @  PC=0x6218 (_1.ptx:5232) bra.uni BB14_218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x64d8 (_1.ptx:5379) mov.f32 %f125, %f707;
GPGPU-Sim PTX: 169 (potential) branch divergence @  PC=0x62b8 (_1.ptx:5267) @%p195 bra BB14_214;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6480 (_1.ptx:5363) cvt.rn.ftz.f32.f64 %f706, %fd1944;
GPGPU-Sim PTX: 170 (potential) branch divergence @  PC=0x62f0 (_1.ptx:5278) bra.uni BB14_217;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6480 (_1.ptx:5363) cvt.rn.ftz.f32.f64 %f706, %fd1944;
GPGPU-Sim PTX: 171 (potential) branch divergence @  PC=0x63f8 (_1.ptx:5332) @%p198 bra BB14_216;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6480 (_1.ptx:5363) cvt.rn.ftz.f32.f64 %f706, %fd1944;
GPGPU-Sim PTX: 172 (potential) branch divergence @  PC=0x6460 (_1.ptx:5352) bra.uni BB14_217;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6480 (_1.ptx:5363) cvt.rn.ftz.f32.f64 %f706, %fd1944;
GPGPU-Sim PTX: 173 (potential) branch divergence @  PC=0x65c0 (_1.ptx:5426) @%p11 bra BB14_220;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6788 (_1.ptx:5521) ld.param.u64 %rl389, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_8];
GPGPU-Sim PTX: 174 (potential) branch divergence @  PC=0x65f8 (_1.ptx:5437) bra.uni BB14_223;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6788 (_1.ptx:5521) ld.param.u64 %rl389, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_8];
GPGPU-Sim PTX: 175 (potential) branch divergence @  PC=0x6700 (_1.ptx:5491) @%p204 bra BB14_222;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6788 (_1.ptx:5521) ld.param.u64 %rl389, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_8];
GPGPU-Sim PTX: 176 (potential) branch divergence @  PC=0x6768 (_1.ptx:5511) bra.uni BB14_223;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6788 (_1.ptx:5521) ld.param.u64 %rl389, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_8];
GPGPU-Sim PTX: 177 (potential) branch divergence @  PC=0x6800 (_1.ptx:5543) @%p11 bra BB14_225;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x69c8 (_1.ptx:5639) mul.f64 %fd1418, %fd1946, 0d3F170D8DB22FBD88;
GPGPU-Sim PTX: 178 (potential) branch divergence @  PC=0x6838 (_1.ptx:5554) bra.uni BB14_228;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x69c8 (_1.ptx:5639) mul.f64 %fd1418, %fd1946, 0d3F170D8DB22FBD88;
GPGPU-Sim PTX: 179 (potential) branch divergence @  PC=0x6940 (_1.ptx:5608) @%p208 bra BB14_227;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x69c8 (_1.ptx:5639) mul.f64 %fd1418, %fd1946, 0d3F170D8DB22FBD88;
GPGPU-Sim PTX: 180 (potential) branch divergence @  PC=0x69a8 (_1.ptx:5628) bra.uni BB14_228;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x69c8 (_1.ptx:5639) mul.f64 %fd1418, %fd1946, 0d3F170D8DB22FBD88;
GPGPU-Sim PTX: 181 (potential) branch divergence @  PC=0x69f8 (_1.ptx:5648) @%p11 bra BB14_230;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6bc0 (_1.ptx:5744) mul.f64 %fd1457, %fd1947, 0d3F170D8DB22FBD88;
GPGPU-Sim PTX: 182 (potential) branch divergence @  PC=0x6a30 (_1.ptx:5659) bra.uni BB14_233;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6bc0 (_1.ptx:5744) mul.f64 %fd1457, %fd1947, 0d3F170D8DB22FBD88;
GPGPU-Sim PTX: 183 (potential) branch divergence @  PC=0x6b38 (_1.ptx:5713) @%p212 bra BB14_232;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6bc0 (_1.ptx:5744) mul.f64 %fd1457, %fd1947, 0d3F170D8DB22FBD88;
GPGPU-Sim PTX: 184 (potential) branch divergence @  PC=0x6ba0 (_1.ptx:5733) bra.uni BB14_233;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6bc0 (_1.ptx:5744) mul.f64 %fd1457, %fd1947, 0d3F170D8DB22FBD88;
GPGPU-Sim PTX: 185 (potential) branch divergence @  PC=0x6c00 (_1.ptx:5763) @%p216 bra BB14_241;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ea8 (_1.ptx:5936) mov.f64 %fd188, %fd1950;
GPGPU-Sim PTX: 186 (potential) branch divergence @  PC=0x6c18 (_1.ptx:5769) @%p217 bra BB14_240;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ea8 (_1.ptx:5936) mov.f64 %fd188, %fd1950;
GPGPU-Sim PTX: 187 (potential) branch divergence @  PC=0x6c28 (_1.ptx:5773) @%p218 bra BB14_239;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ea8 (_1.ptx:5936) mov.f64 %fd188, %fd1950;
GPGPU-Sim PTX: 188 (potential) branch divergence @  PC=0x6c38 (_1.ptx:5777) @%p219 bra BB14_238;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ea8 (_1.ptx:5936) mov.f64 %fd188, %fd1950;
GPGPU-Sim PTX: 189 (potential) branch divergence @  PC=0x6c48 (_1.ptx:5780) bra.uni BB14_247;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ea8 (_1.ptx:5936) mov.f64 %fd188, %fd1950;
GPGPU-Sim PTX: 190 (potential) branch divergence @  PC=0x6c58 (_1.ptx:5784) bra.uni BB14_247;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ea8 (_1.ptx:5936) mov.f64 %fd188, %fd1950;
GPGPU-Sim PTX: 191 (potential) branch divergence @  PC=0x6c70 (_1.ptx:5790) bra.uni BB14_247;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ea8 (_1.ptx:5936) mov.f64 %fd188, %fd1950;
GPGPU-Sim PTX: 192 (potential) branch divergence @  PC=0x6c88 (_1.ptx:5796) bra.uni BB14_247;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ea8 (_1.ptx:5936) mov.f64 %fd188, %fd1950;
GPGPU-Sim PTX: 193 (potential) branch divergence @  PC=0x6c98 (_1.ptx:5801) @%p220 bra BB14_243;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6cd0 (_1.ptx:5823) shr.s32 %r893, %r1148, 20;
GPGPU-Sim PTX: 194 (potential) branch divergence @  PC=0x6ca8 (_1.ptx:5804) bra.uni BB14_244;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6cd0 (_1.ptx:5823) shr.s32 %r893, %r1148, 20;
GPGPU-Sim PTX: 195 (potential) branch divergence @  PC=0x6d00 (_1.ptx:5832) @%p221 bra BB14_245;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6d38 (_1.ptx:5854) add.f64 %fd1461, %fd1948, 0d3FF0000000000000;
GPGPU-Sim PTX: 196 (potential) branch divergence @  PC=0x6d08 (_1.ptx:5833) bra.uni BB14_246;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6d38 (_1.ptx:5854) add.f64 %fd1461, %fd1948, 0d3FF0000000000000;
GPGPU-Sim PTX: 197 (potential) branch divergence @  PC=0x6ed8 (_1.ptx:5949) @%p224 bra BB14_249;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x70a0 (_1.ptx:6045) ld.global.f32 %f129, [%rl411];
GPGPU-Sim PTX: 198 (potential) branch divergence @  PC=0x6f10 (_1.ptx:5960) bra.uni BB14_252;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x70a0 (_1.ptx:6045) ld.global.f32 %f129, [%rl411];
GPGPU-Sim PTX: 199 (potential) branch divergence @  PC=0x7018 (_1.ptx:6014) @%p227 bra BB14_251;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x70a0 (_1.ptx:6045) ld.global.f32 %f129, [%rl411];
GPGPU-Sim PTX: 200 (potential) branch divergence @  PC=0x7080 (_1.ptx:6034) bra.uni BB14_252;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x70a0 (_1.ptx:6045) ld.global.f32 %f129, [%rl411];
GPGPU-Sim PTX: 201 (potential) branch divergence @  PC=0x7130 (_1.ptx:6074) @%p229 bra BB14_254;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7370 (_1.ptx:6202) setp.gt.f64 %p237, %fd1244, 0d3E112E0BE826D695;
GPGPU-Sim PTX: 202 (potential) branch divergence @  PC=0x7140 (_1.ptx:6077) bra.uni BB14_260;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7370 (_1.ptx:6202) setp.gt.f64 %p237, %fd1244, 0d3E112E0BE826D695;
GPGPU-Sim PTX: 203 (potential) branch divergence @  PC=0x7188 (_1.ptx:6097) @%p232 bra BB14_256;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7350 (_1.ptx:6193) mul.f64 %fd1583, %fd45, %fd1953;
GPGPU-Sim PTX: 204 (potential) branch divergence @  PC=0x71c0 (_1.ptx:6108) bra.uni BB14_259;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7350 (_1.ptx:6193) mul.f64 %fd1583, %fd45, %fd1953;
GPGPU-Sim PTX: 205 (potential) branch divergence @  PC=0x72c8 (_1.ptx:6162) @%p235 bra BB14_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7350 (_1.ptx:6193) mul.f64 %fd1583, %fd45, %fd1953;
GPGPU-Sim PTX: 206 (potential) branch divergence @  PC=0x7330 (_1.ptx:6182) bra.uni BB14_259;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7350 (_1.ptx:6193) mul.f64 %fd1583, %fd45, %fd1953;
GPGPU-Sim PTX: 207 (potential) branch divergence @  PC=0x73a0 (_1.ptx:6209) @%p239 bra BB14_262;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7418 (_1.ptx:6235) setp.gt.f64 %p240, %fd1244, 0d0000000000000000;
GPGPU-Sim PTX: 208 (potential) branch divergence @  PC=0x73b0 (_1.ptx:6212) bra.uni BB14_263;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7418 (_1.ptx:6235) setp.gt.f64 %p240, %fd1244, 0d0000000000000000;
GPGPU-Sim PTX: 209 (potential) branch divergence @  PC=0x7438 (_1.ptx:6240) @%p240 bra BB14_265;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7538 (_1.ptx:6296) sub.f64 %fd1607, %fd196, %fd170;
GPGPU-Sim PTX: 210 (potential) branch divergence @  PC=0x7448 (_1.ptx:6243) bra.uni BB14_268;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7538 (_1.ptx:6296) sub.f64 %fd1607, %fd196, %fd170;
GPGPU-Sim PTX: 211 (potential) branch divergence @  PC=0x74e0 (_1.ptx:6272) @%p241 bra BB14_267;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7538 (_1.ptx:6296) sub.f64 %fd1607, %fd196, %fd170;
GPGPU-Sim PTX: 212 (potential) branch divergence @  PC=0x7500 (_1.ptx:6279) bra.uni BB14_268;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7538 (_1.ptx:6296) sub.f64 %fd1607, %fd196, %fd170;
GPGPU-Sim PTX: 213 (potential) branch divergence @  PC=0x7608 (_1.ptx:6340) @%p244 bra BB14_270;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x77d0 (_1.ptx:6436) cvt.rn.ftz.f32.f64 %f143, %fd1954;
GPGPU-Sim PTX: 214 (potential) branch divergence @  PC=0x7640 (_1.ptx:6351) bra.uni BB14_273;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x77d0 (_1.ptx:6436) cvt.rn.ftz.f32.f64 %f143, %fd1954;
GPGPU-Sim PTX: 215 (potential) branch divergence @  PC=0x7748 (_1.ptx:6405) @%p247 bra BB14_272;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x77d0 (_1.ptx:6436) cvt.rn.ftz.f32.f64 %f143, %fd1954;
GPGPU-Sim PTX: 216 (potential) branch divergence @  PC=0x77b0 (_1.ptx:6425) bra.uni BB14_273;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x77d0 (_1.ptx:6436) cvt.rn.ftz.f32.f64 %f143, %fd1954;
GPGPU-Sim PTX: 217 (potential) branch divergence @  PC=0x77e8 (_1.ptx:6441) @%p250 bra BB14_275;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7870 (_1.ptx:6467) setp.gt.ftz.f32 %p251, %f76, 0f00000000;
GPGPU-Sim PTX: 218 (potential) branch divergence @  PC=0x77f8 (_1.ptx:6444) bra.uni BB14_276;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7870 (_1.ptx:6467) setp.gt.ftz.f32 %p251, %f76, 0f00000000;
GPGPU-Sim PTX: 219 (potential) branch divergence @  PC=0x7878 (_1.ptx:6468) @%p251 bra BB14_278;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8270 (_1.ptx:7002) @%p9 bra BB14_311;
GPGPU-Sim PTX: 220 (potential) branch divergence @  PC=0x78a8 (_1.ptx:6475) bra.uni BB14_309;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8270 (_1.ptx:7002) @%p9 bra BB14_311;
GPGPU-Sim PTX: 221 (potential) branch divergence @  PC=0x78c0 (_1.ptx:6482) @%p253 bra BB14_280;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7a28 (_1.ptx:6546) add.u64 %rl350, %SP, 336;
GPGPU-Sim PTX: 222 (potential) branch divergence @  PC=0x78d0 (_1.ptx:6485) bra.uni BB14_281;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7a28 (_1.ptx:6546) add.u64 %rl350, %SP, 336;
GPGPU-Sim PTX: 223 (potential) branch divergence @  PC=0x7a48 (_1.ptx:6551) @%p254 bra BB14_283;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7bb0 (_1.ptx:6630) mov.u32 %r1152, %r1154;
GPGPU-Sim PTX: 224 (potential) branch divergence @  PC=0x7a60 (_1.ptx:6555) bra.uni BB14_287;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7bb0 (_1.ptx:6630) mov.u32 %r1152, %r1154;
GPGPU-Sim PTX: 225 (potential) branch divergence @  PC=0x7b18 (_1.ptx:6592) @%p255 bra BB14_285;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7b80 (_1.ptx:6621) add.ftz.f32 %f543, %f715, %f711;
GPGPU-Sim PTX: 226 (potential) branch divergence @  PC=0x7b40 (_1.ptx:6602) bra.uni BB14_286;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7b80 (_1.ptx:6621) add.ftz.f32 %f543, %f715, %f711;
GPGPU-Sim PTX: 227 (potential) branch divergence @  PC=0x7bd8 (_1.ptx:6637) @%p259 bra BB14_289;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7d58 (_1.ptx:6719) setp.ne.s32 %p262, %r1153, 1;
GPGPU-Sim PTX: 228 (potential) branch divergence @  PC=0x7be8 (_1.ptx:6640) bra.uni BB14_293;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7d58 (_1.ptx:6719) setp.ne.s32 %p262, %r1153, 1;
GPGPU-Sim PTX: 229 (potential) branch divergence @  PC=0x7ca0 (_1.ptx:6674) @%p260 bra BB14_291;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7d20 (_1.ptx:6706) add.ftz.f32 %f555, %f715, %f711;
GPGPU-Sim PTX: 230 (potential) branch divergence @  PC=0x7cd0 (_1.ptx:6685) bra.uni BB14_292;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7d20 (_1.ptx:6706) add.ftz.f32 %f555, %f715, %f711;
GPGPU-Sim PTX: 231 (potential) branch divergence @  PC=0x7d70 (_1.ptx:6723) @%p264 bra BB14_295;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8210 (_1.ptx:6979) setp.gt.f64 %p279, %fd204, 0d0000000000000000;
GPGPU-Sim PTX: 232 (potential) branch divergence @  PC=0x7d80 (_1.ptx:6726) bra.uni BB14_306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8210 (_1.ptx:6979) setp.gt.f64 %p279, %fd204, 0d0000000000000000;
GPGPU-Sim PTX: 233 (potential) branch divergence @  PC=0x7dc8 (_1.ptx:6745) @%p267 bra BB14_297;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7f90 (_1.ptx:6841) mul.f64 %fd1766, %fd1956, 0d408F400000000000;
GPGPU-Sim PTX: 234 (potential) branch divergence @  PC=0x7e00 (_1.ptx:6756) bra.uni BB14_300;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7f90 (_1.ptx:6841) mul.f64 %fd1766, %fd1956, 0d408F400000000000;
GPGPU-Sim PTX: 235 (potential) branch divergence @  PC=0x7f08 (_1.ptx:6810) @%p270 bra BB14_299;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7f90 (_1.ptx:6841) mul.f64 %fd1766, %fd1956, 0d408F400000000000;
GPGPU-Sim PTX: 236 (potential) branch divergence @  PC=0x7f70 (_1.ptx:6830) bra.uni BB14_300;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7f90 (_1.ptx:6841) mul.f64 %fd1766, %fd1956, 0d408F400000000000;
GPGPU-Sim PTX: 237 (potential) branch divergence @  PC=0x7fe0 (_1.ptx:6860) @%p274 bra BB14_302;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x81a8 (_1.ptx:6956) mul.f64 %fd1802, %fd1957, 0d3DCB0C48D03697E1;
GPGPU-Sim PTX: 238 (potential) branch divergence @  PC=0x8018 (_1.ptx:6871) bra.uni BB14_305;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x81a8 (_1.ptx:6956) mul.f64 %fd1802, %fd1957, 0d3DCB0C48D03697E1;
GPGPU-Sim PTX: 239 (potential) branch divergence @  PC=0x8120 (_1.ptx:6925) @%p277 bra BB14_304;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x81a8 (_1.ptx:6956) mul.f64 %fd1802, %fd1957, 0d3DCB0C48D03697E1;
GPGPU-Sim PTX: 240 (potential) branch divergence @  PC=0x8188 (_1.ptx:6945) bra.uni BB14_305;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x81a8 (_1.ptx:6956) mul.f64 %fd1802, %fd1957, 0d3DCB0C48D03697E1;
GPGPU-Sim PTX: 241 (potential) branch divergence @  PC=0x8218 (_1.ptx:6980) @%p279 bra BB14_308;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8270 (_1.ptx:7002) @%p9 bra BB14_311;
GPGPU-Sim PTX: 242 (potential) branch divergence @  PC=0x8228 (_1.ptx:6983) bra.uni BB14_309;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8270 (_1.ptx:7002) @%p9 bra BB14_311;
GPGPU-Sim PTX: 243 (potential) branch divergence @  PC=0x8270 (_1.ptx:7002) @%p9 bra BB14_311;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8310 (_1.ptx:7043) setp.gtu.f64 %p282, %fd1336, 0d407112665FFFFFF9;
GPGPU-Sim PTX: 244 (potential) branch divergence @  PC=0x8280 (_1.ptx:7005) bra.uni BB14_316;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8310 (_1.ptx:7043) setp.gtu.f64 %p282, %fd1336, 0d407112665FFFFFF9;
GPGPU-Sim PTX: 245 (potential) branch divergence @  PC=0x8290 (_1.ptx:7010) @%p280 bra BB14_313;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x82d8 (_1.ptx:7029) neg.ftz.f32 %f577, %f699;
GPGPU-Sim PTX: 246 (potential) branch divergence @  PC=0x82b0 (_1.ptx:7015) @%p281 bra BB14_314;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x82d8 (_1.ptx:7029) neg.ftz.f32 %f577, %f699;
GPGPU-Sim PTX: 247 (potential) branch divergence @  PC=0x82c0 (_1.ptx:7019) bra.uni BB14_315;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x82d8 (_1.ptx:7029) neg.ftz.f32 %f577, %f699;
GPGPU-Sim PTX: 248 (potential) branch divergence @  PC=0x8348 (_1.ptx:7055) @%p282 bra BB14_326;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x87a0 (_1.ptx:7299) cvt.rn.ftz.f32.f64 %f234, %fd1960;
GPGPU-Sim PTX: 249 (potential) branch divergence @  PC=0x8350 (_1.ptx:7057) @%p13 bra BB14_318;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8380 (_1.ptx:7072) max.f64 %fd1823, %fd1546, %fd204;
GPGPU-Sim PTX: 250 (potential) branch divergence @  PC=0x8358 (_1.ptx:7058) bra.uni BB14_319;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8380 (_1.ptx:7072) max.f64 %fd1823, %fd1546, %fd204;
GPGPU-Sim PTX: 251 (potential) branch divergence @  PC=0x83b8 (_1.ptx:7082) @%p283 bra BB14_320;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x83f0 (_1.ptx:7099) max.f64 %fd1826, %fd1546, %fd1244;
GPGPU-Sim PTX: 252 (potential) branch divergence @  PC=0x83c0 (_1.ptx:7083) bra.uni BB14_321;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x83f0 (_1.ptx:7099) max.f64 %fd1826, %fd1546, %fd1244;
GPGPU-Sim PTX: 253 (potential) branch divergence @  PC=0x8420 (_1.ptx:7108) @%p284 bra BB14_322;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8450 (_1.ptx:7123) max.f64 %fd1829, %fd1546, %fd1288;
GPGPU-Sim PTX: 254 (potential) branch divergence @  PC=0x8428 (_1.ptx:7109) bra.uni BB14_323;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8450 (_1.ptx:7123) max.f64 %fd1829, %fd1546, %fd1288;
GPGPU-Sim PTX: 255 (potential) branch divergence @  PC=0x8488 (_1.ptx:7133) @%p285 bra BB14_324;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x84c0 (_1.ptx:7150) add.ftz.f32 %f594, %f715, %f712;
GPGPU-Sim PTX: 256 (potential) branch divergence @  PC=0x8490 (_1.ptx:7134) bra.uni BB14_325;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x84c0 (_1.ptx:7150) add.ftz.f32 %f594, %f715, %f712;
GPGPU-Sim PTX: 257 (potential) branch divergence @  PC=0x8608 (_1.ptx:7203) bra.uni BB14_333;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x87a0 (_1.ptx:7299) cvt.rn.ftz.f32.f64 %f234, %fd1960;
GPGPU-Sim PTX: 258 (potential) branch divergence @  PC=0x8610 (_1.ptx:7206) @%p13 bra BB14_327;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8640 (_1.ptx:7221) max.f64 %fd1845, %fd1546, %fd1244;
GPGPU-Sim PTX: 259 (potential) branch divergence @  PC=0x8618 (_1.ptx:7207) bra.uni BB14_328;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8640 (_1.ptx:7221) max.f64 %fd1845, %fd1546, %fd1244;
GPGPU-Sim PTX: 260 (potential) branch divergence @  PC=0x8680 (_1.ptx:7232) @%p286 bra BB14_329;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x86b8 (_1.ptx:7248) mov.f64 %fd1847, 0d3E112E0BE826D695;
GPGPU-Sim PTX: 261 (potential) branch divergence @  PC=0x8688 (_1.ptx:7233) bra.uni BB14_330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x86b8 (_1.ptx:7248) mov.f64 %fd1847, 0d3E112E0BE826D695;
GPGPU-Sim PTX: 262 (potential) branch divergence @  PC=0x86e8 (_1.ptx:7258) @%p287 bra BB14_331;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8708 (_1.ptx:7269) add.ftz.f32 %f624, %f716, %f717;
GPGPU-Sim PTX: 263 (potential) branch divergence @  PC=0x86f0 (_1.ptx:7259) bra.uni BB14_332;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8708 (_1.ptx:7269) add.ftz.f32 %f624, %f716, %f717;
GPGPU-Sim PTX: 264 (potential) branch divergence @  PC=0x8858 (_1.ptx:7335) @%p290 bra BB14_335;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8a10 (_1.ptx:7429) mul.f64 %fd1891, %fd238, %fd1961;
GPGPU-Sim PTX: 265 (potential) branch divergence @  PC=0x8890 (_1.ptx:7346) bra.uni BB14_338;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8a10 (_1.ptx:7429) mul.f64 %fd1891, %fd238, %fd1961;
GPGPU-Sim PTX: 266 (potential) branch divergence @  PC=0x8998 (_1.ptx:7400) @%p293 bra BB14_337;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8a10 (_1.ptx:7429) mul.f64 %fd1891, %fd238, %fd1961;
GPGPU-Sim PTX: 267 (potential) branch divergence @  PC=0x89f8 (_1.ptx:7419) bra.uni BB14_338;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8a10 (_1.ptx:7429) mul.f64 %fd1891, %fd238, %fd1961;
GPGPU-Sim PTX: 268 (potential) branch divergence @  PC=0x8b40 (_1.ptx:7489) @%p295 bra BB14_341;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8b80 (_1.ptx:7506) neg.f32 %f652, %f723;
GPGPU-Sim PTX: 269 (potential) branch divergence @  PC=0x8b58 (_1.ptx:7493) @%p296 bra BB14_340;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8b80 (_1.ptx:7506) neg.f32 %f652, %f723;
GPGPU-Sim PTX: 270 (potential) branch divergence @  PC=0x8b60 (_1.ptx:7494) bra.uni BB14_341;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8b80 (_1.ptx:7506) neg.f32 %f652, %f723;
GPGPU-Sim PTX: 271 (potential) branch divergence @  PC=0x8c50 (_1.ptx:7549) @%p299 bra BB14_175;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8c58 (_1.ptx:7553) add.s32 %r1131, %r1131, 1;
GPGPU-Sim PTX: 272 (potential) branch divergence @  PC=0x8c68 (_1.ptx:7556) @%p300 bra BB14_64;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8c70 (_1.ptx:7559) ld.param.u32 %r1083, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_33];
GPGPU-Sim PTX: 273 (potential) branch divergence @  PC=0x8c98 (_1.ptx:7565) @%p301 bra BB14_346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8dd0 (_1.ptx:7621) ret;
GPGPU-Sim PTX: 274 (potential) branch divergence @  PC=0x8dc8 (_1.ptx:7617) @%p302 bra BB14_345;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8dd0 (_1.ptx:7621) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_4.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_WGkbPl"
Running: cat _ptx_WGkbPl | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_9X8K5W
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_9X8K5W --output-file  /dev/null 2> _ptx_WGkbPlinfo"
GPGPU-Sim PTX: Kernel '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii' : regs=63, lmem=0, smem=0, cmem=416
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_WGkbPl _ptx2_9X8K5W _ptx_WGkbPlinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=wsm5.f.cu
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Network latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Flit latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Fragmentation average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Injected packet rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Accepted packet rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Injected flit rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Accepted flit rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Injected packet size average = -nan (1 samples)
Accepted packet size average = -nan (1 samples)
Hops average = -nan (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Network latency average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Flit latency average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Fragmentation average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Injected packet rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Accepted packet rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Injected flit rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Accepted flit rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Injected packet size average = -nan (2 samples)
Accepted packet size average = -nan (2 samples)
Hops average = -nan (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Network latency average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Flit latency average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Fragmentation average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Injected packet rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Accepted packet rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Injected flit rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Accepted flit rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Injected packet size average = -nan (3 samples)
Accepted packet size average = -nan (3 samples)
Hops average = -nan (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Network latency average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Flit latency average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Fragmentation average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Injected packet rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Accepted packet rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Injected flit rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Accepted flit rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Injected packet size average = -nan (4 samples)
Accepted packet size average = -nan (4 samples)
Hops average = -nan (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Network latency average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Flit latency average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Fragmentation average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Injected packet rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Accepted packet rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Injected flit rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Accepted flit rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Injected packet size average = -nan (5 samples)
Accepted packet size average = -nan (5 samples)
Hops average = -nan (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Network latency average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Flit latency average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Fragmentation average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Injected packet rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Accepted packet rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Injected flit rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Accepted flit rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Injected packet size average = -nan (6 samples)
Accepted packet size average = -nan (6 samples)
Hops average = -nan (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Network latency average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Flit latency average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Fragmentation average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Injected packet rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Accepted packet rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Injected flit rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Accepted flit rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Injected packet size average = -nan (7 samples)
Accepted packet size average = -nan (7 samples)
Hops average = -nan (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Network latency average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Flit latency average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Fragmentation average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Injected packet rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Accepted packet rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Injected flit rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Accepted flit rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Injected packet size average = -nan (8 samples)
Accepted packet size average = -nan (8 samples)
Hops average = -nan (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Network latency average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Flit latency average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Fragmentation average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Injected packet rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Accepted packet rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Injected flit rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Accepted flit rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Injected packet size average = -nan (9 samples)
Accepted packet size average = -nan (9 samples)
Hops average = -nan (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Network latency average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Flit latency average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Fragmentation average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Injected packet rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Accepted packet rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Injected flit rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Accepted flit rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Injected packet size average = -nan (10 samples)
Accepted packet size average = -nan (10 samples)
Hops average = -nan (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (11 samples)
	minimum = nan (11 samples)
	maximum = -nan (11 samples)
Network latency average = -nan (11 samples)
	minimum = nan (11 samples)
	maximum = -nan (11 samples)
Flit latency average = -nan (11 samples)
	minimum = nan (11 samples)
	maximum = -nan (11 samples)
Fragmentation average = -nan (11 samples)
	minimum = nan (11 samples)
	maximum = -nan (11 samples)
Injected packet rate average = -nan (11 samples)
	minimum = -nan (11 samples)
	maximum = -nan (11 samples)
Accepted packet rate average = -nan (11 samples)
	minimum = -nan (11 samples)
	maximum = -nan (11 samples)
Injected flit rate average = -nan (11 samples)
	minimum = -nan (11 samples)
	maximum = -nan (11 samples)
Accepted flit rate average = -nan (11 samples)
	minimum = -nan (11 samples)
	maximum = -nan (11 samples)
Injected packet size average = -nan (11 samples)
Accepted packet size average = -nan (11 samples)
Hops average = -nan (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (12 samples)
	minimum = nan (12 samples)
	maximum = -nan (12 samples)
Network latency average = -nan (12 samples)
	minimum = nan (12 samples)
	maximum = -nan (12 samples)
Flit latency average = -nan (12 samples)
	minimum = nan (12 samples)
	maximum = -nan (12 samples)
Fragmentation average = -nan (12 samples)
	minimum = nan (12 samples)
	maximum = -nan (12 samples)
Injected packet rate average = -nan (12 samples)
	minimum = -nan (12 samples)
	maximum = -nan (12 samples)
Accepted packet rate average = -nan (12 samples)
	minimum = -nan (12 samples)
	maximum = -nan (12 samples)
Injected flit rate average = -nan (12 samples)
	minimum = -nan (12 samples)
	maximum = -nan (12 samples)
Accepted flit rate average = -nan (12 samples)
	minimum = -nan (12 samples)
	maximum = -nan (12 samples)
Injected packet size average = -nan (12 samples)
Accepted packet size average = -nan (12 samples)
Hops average = -nan (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (13 samples)
	minimum = nan (13 samples)
	maximum = -nan (13 samples)
Network latency average = -nan (13 samples)
	minimum = nan (13 samples)
	maximum = -nan (13 samples)
Flit latency average = -nan (13 samples)
	minimum = nan (13 samples)
	maximum = -nan (13 samples)
Fragmentation average = -nan (13 samples)
	minimum = nan (13 samples)
	maximum = -nan (13 samples)
Injected packet rate average = -nan (13 samples)
	minimum = -nan (13 samples)
	maximum = -nan (13 samples)
Accepted packet rate average = -nan (13 samples)
	minimum = -nan (13 samples)
	maximum = -nan (13 samples)
Injected flit rate average = -nan (13 samples)
	minimum = -nan (13 samples)
	maximum = -nan (13 samples)
Accepted flit rate average = -nan (13 samples)
	minimum = -nan (13 samples)
	maximum = -nan (13 samples)
Injected packet size average = -nan (13 samples)
Accepted packet size average = -nan (13 samples)
Hops average = -nan (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (14 samples)
	minimum = nan (14 samples)
	maximum = -nan (14 samples)
Network latency average = -nan (14 samples)
	minimum = nan (14 samples)
	maximum = -nan (14 samples)
Flit latency average = -nan (14 samples)
	minimum = nan (14 samples)
	maximum = -nan (14 samples)
Fragmentation average = -nan (14 samples)
	minimum = nan (14 samples)
	maximum = -nan (14 samples)
Injected packet rate average = -nan (14 samples)
	minimum = -nan (14 samples)
	maximum = -nan (14 samples)
Accepted packet rate average = -nan (14 samples)
	minimum = -nan (14 samples)
	maximum = -nan (14 samples)
Injected flit rate average = -nan (14 samples)
	minimum = -nan (14 samples)
	maximum = -nan (14 samples)
Accepted flit rate average = -nan (14 samples)
	minimum = -nan (14 samples)
	maximum = -nan (14 samples)
Injected packet size average = -nan (14 samples)
Accepted packet size average = -nan (14 samples)
Hops average = -nan (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (15 samples)
	minimum = nan (15 samples)
	maximum = -nan (15 samples)
Network latency average = -nan (15 samples)
	minimum = nan (15 samples)
	maximum = -nan (15 samples)
Flit latency average = -nan (15 samples)
	minimum = nan (15 samples)
	maximum = -nan (15 samples)
Fragmentation average = -nan (15 samples)
	minimum = nan (15 samples)
	maximum = -nan (15 samples)
Injected packet rate average = -nan (15 samples)
	minimum = -nan (15 samples)
	maximum = -nan (15 samples)
Accepted packet rate average = -nan (15 samples)
	minimum = -nan (15 samples)
	maximum = -nan (15 samples)
Injected flit rate average = -nan (15 samples)
	minimum = -nan (15 samples)
	maximum = -nan (15 samples)
Accepted flit rate average = -nan (15 samples)
	minimum = -nan (15 samples)
	maximum = -nan (15 samples)
Injected packet size average = -nan (15 samples)
Accepted packet size average = -nan (15 samples)
Hops average = -nan (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (16 samples)
	minimum = nan (16 samples)
	maximum = -nan (16 samples)
Network latency average = -nan (16 samples)
	minimum = nan (16 samples)
	maximum = -nan (16 samples)
Flit latency average = -nan (16 samples)
	minimum = nan (16 samples)
	maximum = -nan (16 samples)
Fragmentation average = -nan (16 samples)
	minimum = nan (16 samples)
	maximum = -nan (16 samples)
Injected packet rate average = -nan (16 samples)
	minimum = -nan (16 samples)
	maximum = -nan (16 samples)
Accepted packet rate average = -nan (16 samples)
	minimum = -nan (16 samples)
	maximum = -nan (16 samples)
Injected flit rate average = -nan (16 samples)
	minimum = -nan (16 samples)
	maximum = -nan (16 samples)
Accepted flit rate average = -nan (16 samples)
	minimum = -nan (16 samples)
	maximum = -nan (16 samples)
Injected packet size average = -nan (16 samples)
Accepted packet size average = -nan (16 samples)
Hops average = -nan (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------

GPGPU-Sim PTX: cudaLaunch for 0x0x41b110 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii' to stream 0, gridDim= (9,8,1) blockDim = (8,8,1) 
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (17 samples)
	minimum = nan (17 samples)
	maximum = -nan (17 samples)
Network latency average = -nan (17 samples)
	minimum = nan (17 samples)
	maximum = -nan (17 samples)
Flit latency average = -nan (17 samples)
	minimum = nan (17 samples)
	maximum = -nan (17 samples)
Fragmentation average = -nan (17 samples)
	minimum = nan (17 samples)
	maximum = -nan (17 samples)
Injected packet rate average = -nan (17 samples)
	minimum = -nan (17 samples)
	maximum = -nan (17 samples)
Accepted packet rate average = -nan (17 samples)
	minimum = -nan (17 samples)
	maximum = -nan (17 samples)
Injected flit rate average = -nan (17 samples)
	minimum = -nan (17 samples)
	maximum = -nan (17 samples)
Accepted flit rate average = -nan (17 samples)
	minimum = -nan (17 samples)
	maximum = -nan (17 samples)
Injected packet size average = -nan (17 samples)
Accepted packet size average = -nan (17 samples)
Hops average = -nan (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: CTA/core = 8, limited by: regs cta_limit
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 4608 (ipc= 9.2) sim_rate=921 (inst/sec) elapsed = 0:0:00:05 / Thu Apr 12 16:32:59 2018
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(2,1,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 1000  inst.: 126972 (ipc=127.0) sim_rate=21162 (inst/sec) elapsed = 0:0:00:06 / Thu Apr 12 16:33:00 2018
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(0,2,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 262864 (ipc=131.4) sim_rate=37552 (inst/sec) elapsed = 0:0:00:07 / Thu Apr 12 16:33:01 2018
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(6,5,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 4000  inst.: 316250 (ipc=79.1) sim_rate=39531 (inst/sec) elapsed = 0:0:00:08 / Thu Apr 12 16:33:02 2018
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(1,6,0) tid=(3,2,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(7,1,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 5500  inst.: 542862 (ipc=98.7) sim_rate=60318 (inst/sec) elapsed = 0:0:00:09 / Thu Apr 12 16:33:03 2018
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(3,0,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 7000  inst.: 613552 (ipc=87.7) sim_rate=61355 (inst/sec) elapsed = 0:0:00:10 / Thu Apr 12 16:33:04 2018
GPGPU-Sim uArch: cycles simulated: 8000  inst.: 667666 (ipc=83.5) sim_rate=60696 (inst/sec) elapsed = 0:0:00:11 / Thu Apr 12 16:33:05 2018
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(1,7,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 9500  inst.: 754058 (ipc=79.4) sim_rate=62838 (inst/sec) elapsed = 0:0:00:12 / Thu Apr 12 16:33:06 2018
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(7,1,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 10500  inst.: 807490 (ipc=76.9) sim_rate=62114 (inst/sec) elapsed = 0:0:00:13 / Thu Apr 12 16:33:07 2018
GPGPU-Sim uArch: cycles simulated: 11500  inst.: 871108 (ipc=75.7) sim_rate=62222 (inst/sec) elapsed = 0:0:00:14 / Thu Apr 12 16:33:08 2018
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(2,4,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 12500  inst.: 937578 (ipc=75.0) sim_rate=62505 (inst/sec) elapsed = 0:0:00:15 / Thu Apr 12 16:33:09 2018
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(4,7,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 14000  inst.: 1032466 (ipc=73.7) sim_rate=64529 (inst/sec) elapsed = 0:0:00:16 / Thu Apr 12 16:33:10 2018
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(7,3,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 15000  inst.: 1097896 (ipc=73.2) sim_rate=64582 (inst/sec) elapsed = 0:0:00:17 / Thu Apr 12 16:33:11 2018
GPGPU-Sim uArch: cycles simulated: 16000  inst.: 1158048 (ipc=72.4) sim_rate=64336 (inst/sec) elapsed = 0:0:00:18 / Thu Apr 12 16:33:12 2018
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(7,0,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 17000  inst.: 1218552 (ipc=71.7) sim_rate=64134 (inst/sec) elapsed = 0:0:00:19 / Thu Apr 12 16:33:13 2018
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(2,4,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 18000  inst.: 1283948 (ipc=71.3) sim_rate=64197 (inst/sec) elapsed = 0:0:00:20 / Thu Apr 12 16:33:14 2018
GPGPU-Sim uArch: cycles simulated: 19000  inst.: 1349082 (ipc=71.0) sim_rate=64242 (inst/sec) elapsed = 0:0:00:21 / Thu Apr 12 16:33:15 2018
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(8,6,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 20000  inst.: 1415326 (ipc=70.8) sim_rate=64333 (inst/sec) elapsed = 0:0:00:22 / Thu Apr 12 16:33:16 2018
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(8,5,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 21000  inst.: 1480318 (ipc=70.5) sim_rate=64361 (inst/sec) elapsed = 0:0:00:23 / Thu Apr 12 16:33:17 2018
GPGPU-Sim uArch: cycles simulated: 22000  inst.: 1546728 (ipc=70.3) sim_rate=64447 (inst/sec) elapsed = 0:0:00:24 / Thu Apr 12 16:33:18 2018
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(1,0,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 23000  inst.: 1613410 (ipc=70.1) sim_rate=64536 (inst/sec) elapsed = 0:0:00:25 / Thu Apr 12 16:33:19 2018
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(3,5,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 24000  inst.: 1681656 (ipc=70.1) sim_rate=64679 (inst/sec) elapsed = 0:0:00:26 / Thu Apr 12 16:33:20 2018
GPGPU-Sim uArch: cycles simulated: 25000  inst.: 1750516 (ipc=70.0) sim_rate=64833 (inst/sec) elapsed = 0:0:00:27 / Thu Apr 12 16:33:21 2018
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(4,5,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 26000  inst.: 1816414 (ipc=69.9) sim_rate=64871 (inst/sec) elapsed = 0:0:00:28 / Thu Apr 12 16:33:22 2018
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(8,1,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 27000  inst.: 1884748 (ipc=69.8) sim_rate=64991 (inst/sec) elapsed = 0:0:00:29 / Thu Apr 12 16:33:23 2018
GPGPU-Sim uArch: cycles simulated: 28000  inst.: 1952568 (ipc=69.7) sim_rate=65085 (inst/sec) elapsed = 0:0:00:30 / Thu Apr 12 16:33:24 2018
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(3,6,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 28500  inst.: 1986194 (ipc=69.7) sim_rate=64070 (inst/sec) elapsed = 0:0:00:31 / Thu Apr 12 16:33:25 2018
GPGPU-Sim uArch: cycles simulated: 29500  inst.: 2051044 (ipc=69.5) sim_rate=64095 (inst/sec) elapsed = 0:0:00:32 / Thu Apr 12 16:33:26 2018
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(1,1,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 30500  inst.: 2116426 (ipc=69.4) sim_rate=64134 (inst/sec) elapsed = 0:0:00:33 / Thu Apr 12 16:33:27 2018
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(6,2,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 31500  inst.: 2186918 (ipc=69.4) sim_rate=64321 (inst/sec) elapsed = 0:0:00:34 / Thu Apr 12 16:33:28 2018
GPGPU-Sim uArch: cycles simulated: 32500  inst.: 2267050 (ipc=69.8) sim_rate=64772 (inst/sec) elapsed = 0:0:00:35 / Thu Apr 12 16:33:29 2018
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(4,2,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 33500  inst.: 2343349 (ipc=70.0) sim_rate=65093 (inst/sec) elapsed = 0:0:00:36 / Thu Apr 12 16:33:30 2018
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(3,6,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 34500  inst.: 2396172 (ipc=69.5) sim_rate=64761 (inst/sec) elapsed = 0:0:00:37 / Thu Apr 12 16:33:31 2018
GPGPU-Sim uArch: cycles simulated: 35500  inst.: 2455472 (ipc=69.2) sim_rate=64617 (inst/sec) elapsed = 0:0:00:38 / Thu Apr 12 16:33:32 2018
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(4,3,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 36500  inst.: 2515472 (ipc=68.9) sim_rate=64499 (inst/sec) elapsed = 0:0:00:39 / Thu Apr 12 16:33:33 2018
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(6,4,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 38000  inst.: 2587553 (ipc=68.1) sim_rate=64688 (inst/sec) elapsed = 0:0:00:40 / Thu Apr 12 16:33:34 2018
GPGPU-Sim uArch: cycles simulated: 39000  inst.: 2637534 (ipc=67.6) sim_rate=64330 (inst/sec) elapsed = 0:0:00:41 / Thu Apr 12 16:33:35 2018
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(7,3,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 40000  inst.: 2679648 (ipc=67.0) sim_rate=63801 (inst/sec) elapsed = 0:0:00:42 / Thu Apr 12 16:33:36 2018
GPGPU-Sim uArch: cycles simulated: 41000  inst.: 2719646 (ipc=66.3) sim_rate=63247 (inst/sec) elapsed = 0:0:00:43 / Thu Apr 12 16:33:37 2018
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(3,6,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 42500  inst.: 2789955 (ipc=65.6) sim_rate=63408 (inst/sec) elapsed = 0:0:00:44 / Thu Apr 12 16:33:38 2018
GPGPU-Sim uArch: cycles simulated: 43500  inst.: 2827408 (ipc=65.0) sim_rate=62831 (inst/sec) elapsed = 0:0:00:45 / Thu Apr 12 16:33:39 2018
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(2,3,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 44500  inst.: 2873544 (ipc=64.6) sim_rate=62468 (inst/sec) elapsed = 0:0:00:46 / Thu Apr 12 16:33:40 2018
GPGPU-Sim uArch: cycles simulated: 46000  inst.: 2940703 (ipc=63.9) sim_rate=62568 (inst/sec) elapsed = 0:0:00:47 / Thu Apr 12 16:33:41 2018
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(8,4,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 47000  inst.: 2984333 (ipc=63.5) sim_rate=62173 (inst/sec) elapsed = 0:0:00:48 / Thu Apr 12 16:33:42 2018
GPGPU-Sim uArch: cycles simulated: 48000  inst.: 3029010 (ipc=63.1) sim_rate=61816 (inst/sec) elapsed = 0:0:00:49 / Thu Apr 12 16:33:43 2018
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(3,4,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 49000  inst.: 3068384 (ipc=62.6) sim_rate=61367 (inst/sec) elapsed = 0:0:00:50 / Thu Apr 12 16:33:44 2018
GPGPU-Sim uArch: cycles simulated: 50500  inst.: 3134963 (ipc=62.1) sim_rate=61469 (inst/sec) elapsed = 0:0:00:51 / Thu Apr 12 16:33:45 2018
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(5,2,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 51500  inst.: 3179750 (ipc=61.7) sim_rate=61149 (inst/sec) elapsed = 0:0:00:52 / Thu Apr 12 16:33:46 2018
GPGPU-Sim uArch: cycles simulated: 52500  inst.: 3222925 (ipc=61.4) sim_rate=60809 (inst/sec) elapsed = 0:0:00:53 / Thu Apr 12 16:33:47 2018
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(2,1,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 53500  inst.: 3267651 (ipc=61.1) sim_rate=60512 (inst/sec) elapsed = 0:0:00:54 / Thu Apr 12 16:33:48 2018
GPGPU-Sim uArch: cycles simulated: 54500  inst.: 3311764 (ipc=60.8) sim_rate=60213 (inst/sec) elapsed = 0:0:00:55 / Thu Apr 12 16:33:49 2018
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(5,2,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 55500  inst.: 3355302 (ipc=60.5) sim_rate=59916 (inst/sec) elapsed = 0:0:00:56 / Thu Apr 12 16:33:50 2018
GPGPU-Sim uArch: cycles simulated: 56500  inst.: 3404861 (ipc=60.3) sim_rate=59734 (inst/sec) elapsed = 0:0:00:57 / Thu Apr 12 16:33:51 2018
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(2,1,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 58000  inst.: 3464522 (ipc=59.7) sim_rate=59733 (inst/sec) elapsed = 0:0:00:58 / Thu Apr 12 16:33:52 2018
GPGPU-Sim uArch: cycles simulated: 59000  inst.: 3507713 (ipc=59.5) sim_rate=59452 (inst/sec) elapsed = 0:0:00:59 / Thu Apr 12 16:33:53 2018
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(4,5,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 60000  inst.: 3550025 (ipc=59.2) sim_rate=59167 (inst/sec) elapsed = 0:0:01:00 / Thu Apr 12 16:33:54 2018
GPGPU-Sim uArch: cycles simulated: 61000  inst.: 3590330 (ipc=58.9) sim_rate=58857 (inst/sec) elapsed = 0:0:01:01 / Thu Apr 12 16:33:55 2018
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(8,0,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 62500  inst.: 3656425 (ipc=58.5) sim_rate=58974 (inst/sec) elapsed = 0:0:01:02 / Thu Apr 12 16:33:56 2018
GPGPU-Sim uArch: cycles simulated: 63500  inst.: 3699746 (ipc=58.3) sim_rate=58726 (inst/sec) elapsed = 0:0:01:03 / Thu Apr 12 16:33:57 2018
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(0,5,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 64500  inst.: 3737569 (ipc=57.9) sim_rate=58399 (inst/sec) elapsed = 0:0:01:04 / Thu Apr 12 16:33:58 2018
GPGPU-Sim uArch: cycles simulated: 66000  inst.: 3803960 (ipc=57.6) sim_rate=58522 (inst/sec) elapsed = 0:0:01:05 / Thu Apr 12 16:33:59 2018
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(8,6,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 67000  inst.: 3849833 (ipc=57.5) sim_rate=58330 (inst/sec) elapsed = 0:0:01:06 / Thu Apr 12 16:34:00 2018
GPGPU-Sim uArch: cycles simulated: 68000  inst.: 3892660 (ipc=57.2) sim_rate=58099 (inst/sec) elapsed = 0:0:01:07 / Thu Apr 12 16:34:01 2018
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(6,4,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 69500  inst.: 3959833 (ipc=57.0) sim_rate=58232 (inst/sec) elapsed = 0:0:01:08 / Thu Apr 12 16:34:02 2018
GPGPU-Sim uArch: cycles simulated: 70500  inst.: 4002546 (ipc=56.8) sim_rate=58007 (inst/sec) elapsed = 0:0:01:09 / Thu Apr 12 16:34:03 2018
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(6,1,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 71500  inst.: 4049322 (ipc=56.6) sim_rate=57847 (inst/sec) elapsed = 0:0:01:10 / Thu Apr 12 16:34:04 2018
GPGPU-Sim uArch: cycles simulated: 72500  inst.: 4092693 (ipc=56.5) sim_rate=57643 (inst/sec) elapsed = 0:0:01:11 / Thu Apr 12 16:34:05 2018
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(4,2,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 73500  inst.: 4137938 (ipc=56.3) sim_rate=57471 (inst/sec) elapsed = 0:0:01:12 / Thu Apr 12 16:34:06 2018
GPGPU-Sim uArch: cycles simulated: 74500  inst.: 4187393 (ipc=56.2) sim_rate=57361 (inst/sec) elapsed = 0:0:01:13 / Thu Apr 12 16:34:07 2018
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(1,0,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 75500  inst.: 4234125 (ipc=56.1) sim_rate=57217 (inst/sec) elapsed = 0:0:01:14 / Thu Apr 12 16:34:08 2018
GPGPU-Sim uArch: cycles simulated: 76500  inst.: 4278078 (ipc=55.9) sim_rate=57041 (inst/sec) elapsed = 0:0:01:15 / Thu Apr 12 16:34:09 2018
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(8,0,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 77500  inst.: 4327248 (ipc=55.8) sim_rate=56937 (inst/sec) elapsed = 0:0:01:16 / Thu Apr 12 16:34:10 2018
GPGPU-Sim uArch: cycles simulated: 78500  inst.: 4374527 (ipc=55.7) sim_rate=56812 (inst/sec) elapsed = 0:0:01:17 / Thu Apr 12 16:34:11 2018
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(2,2,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 79500  inst.: 4421025 (ipc=55.6) sim_rate=56679 (inst/sec) elapsed = 0:0:01:18 / Thu Apr 12 16:34:12 2018
GPGPU-Sim uArch: cycles simulated: 80500  inst.: 4469057 (ipc=55.5) sim_rate=56570 (inst/sec) elapsed = 0:0:01:19 / Thu Apr 12 16:34:13 2018
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(8,0,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 81500  inst.: 4512920 (ipc=55.4) sim_rate=56411 (inst/sec) elapsed = 0:0:01:20 / Thu Apr 12 16:34:14 2018
GPGPU-Sim uArch: cycles simulated: 82500  inst.: 4562199 (ipc=55.3) sim_rate=56323 (inst/sec) elapsed = 0:0:01:21 / Thu Apr 12 16:34:15 2018
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(2,6,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 83500  inst.: 4609581 (ipc=55.2) sim_rate=56214 (inst/sec) elapsed = 0:0:01:22 / Thu Apr 12 16:34:16 2018
GPGPU-Sim uArch: cycles simulated: 84500  inst.: 4655498 (ipc=55.1) sim_rate=56090 (inst/sec) elapsed = 0:0:01:23 / Thu Apr 12 16:34:17 2018
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(6,2,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 86000  inst.: 4727855 (ipc=55.0) sim_rate=56283 (inst/sec) elapsed = 0:0:01:24 / Thu Apr 12 16:34:18 2018
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(4,0,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 87000  inst.: 4781235 (ipc=55.0) sim_rate=56249 (inst/sec) elapsed = 0:0:01:25 / Thu Apr 12 16:34:19 2018
GPGPU-Sim uArch: cycles simulated: 88000  inst.: 4827636 (ipc=54.9) sim_rate=56135 (inst/sec) elapsed = 0:0:01:26 / Thu Apr 12 16:34:20 2018
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(4,6,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 89000  inst.: 4880279 (ipc=54.8) sim_rate=56095 (inst/sec) elapsed = 0:0:01:27 / Thu Apr 12 16:34:21 2018
GPGPU-Sim uArch: cycles simulated: 89500  inst.: 4908608 (ipc=54.8) sim_rate=55779 (inst/sec) elapsed = 0:0:01:28 / Thu Apr 12 16:34:22 2018
GPGPU-Sim uArch: cycles simulated: 90500  inst.: 4958871 (ipc=54.8) sim_rate=55717 (inst/sec) elapsed = 0:0:01:29 / Thu Apr 12 16:34:23 2018
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(7,2,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 91500  inst.: 5010472 (ipc=54.8) sim_rate=55671 (inst/sec) elapsed = 0:0:01:30 / Thu Apr 12 16:34:24 2018
GPGPU-Sim uArch: cycles simulated: 92500  inst.: 5065719 (ipc=54.8) sim_rate=55667 (inst/sec) elapsed = 0:0:01:31 / Thu Apr 12 16:34:25 2018
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(6,7,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 93500  inst.: 5115573 (ipc=54.7) sim_rate=55604 (inst/sec) elapsed = 0:0:01:32 / Thu Apr 12 16:34:26 2018
GPGPU-Sim uArch: cycles simulated: 94500  inst.: 5167121 (ipc=54.7) sim_rate=55560 (inst/sec) elapsed = 0:0:01:33 / Thu Apr 12 16:34:27 2018
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(3,1,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 95500  inst.: 5217824 (ipc=54.6) sim_rate=55508 (inst/sec) elapsed = 0:0:01:34 / Thu Apr 12 16:34:28 2018
GPGPU-Sim uArch: cycles simulated: 96500  inst.: 5268930 (ipc=54.6) sim_rate=55462 (inst/sec) elapsed = 0:0:01:35 / Thu Apr 12 16:34:29 2018
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(7,0,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 97500  inst.: 5322487 (ipc=54.6) sim_rate=55442 (inst/sec) elapsed = 0:0:01:36 / Thu Apr 12 16:34:30 2018
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(1,2,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 98500  inst.: 5373834 (ipc=54.6) sim_rate=55400 (inst/sec) elapsed = 0:0:01:37 / Thu Apr 12 16:34:31 2018
GPGPU-Sim uArch: cycles simulated: 99500  inst.: 5425108 (ipc=54.5) sim_rate=55358 (inst/sec) elapsed = 0:0:01:38 / Thu Apr 12 16:34:32 2018
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(1,5,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 100500  inst.: 5480819 (ipc=54.5) sim_rate=55361 (inst/sec) elapsed = 0:0:01:39 / Thu Apr 12 16:34:33 2018
GPGPU-Sim uArch: cycles simulated: 101500  inst.: 5534732 (ipc=54.5) sim_rate=55347 (inst/sec) elapsed = 0:0:01:40 / Thu Apr 12 16:34:34 2018
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(1,6,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 102500  inst.: 5590427 (ipc=54.5) sim_rate=55350 (inst/sec) elapsed = 0:0:01:41 / Thu Apr 12 16:34:35 2018
GPGPU-Sim uArch: cycles simulated: 103500  inst.: 5639806 (ipc=54.5) sim_rate=55292 (inst/sec) elapsed = 0:0:01:42 / Thu Apr 12 16:34:36 2018
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(0,2,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 104500  inst.: 5691468 (ipc=54.5) sim_rate=55256 (inst/sec) elapsed = 0:0:01:43 / Thu Apr 12 16:34:37 2018
GPGPU-Sim uArch: cycles simulated: 105500  inst.: 5748474 (ipc=54.5) sim_rate=55273 (inst/sec) elapsed = 0:0:01:44 / Thu Apr 12 16:34:38 2018
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(7,6,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 106500  inst.: 5808332 (ipc=54.5) sim_rate=55317 (inst/sec) elapsed = 0:0:01:45 / Thu Apr 12 16:34:39 2018
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(4,0,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 107500  inst.: 5884093 (ipc=54.7) sim_rate=55510 (inst/sec) elapsed = 0:0:01:46 / Thu Apr 12 16:34:40 2018
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(8,4,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 108500  inst.: 5973704 (ipc=55.1) sim_rate=55829 (inst/sec) elapsed = 0:0:01:47 / Thu Apr 12 16:34:41 2018
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(0,6,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 109500  inst.: 6075743 (ipc=55.5) sim_rate=56256 (inst/sec) elapsed = 0:0:01:48 / Thu Apr 12 16:34:42 2018
GPGPU-Sim uArch: cycles simulated: 110000  inst.: 6133438 (ipc=55.8) sim_rate=56270 (inst/sec) elapsed = 0:0:01:49 / Thu Apr 12 16:34:43 2018
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(0,4,0) tid=(6,7,0)
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(8,0,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 111000  inst.: 6259156 (ipc=56.4) sim_rate=56901 (inst/sec) elapsed = 0:0:01:50 / Thu Apr 12 16:34:44 2018
GPGPU-Sim uArch: cycles simulated: 111500  inst.: 6325155 (ipc=56.7) sim_rate=56983 (inst/sec) elapsed = 0:0:01:51 / Thu Apr 12 16:34:45 2018
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(5,5,0) tid=(7,0,0)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(3,1,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 112500  inst.: 6456890 (ipc=57.4) sim_rate=57650 (inst/sec) elapsed = 0:0:01:52 / Thu Apr 12 16:34:46 2018
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(2,5,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 113500  inst.: 6596892 (ipc=58.1) sim_rate=58379 (inst/sec) elapsed = 0:0:01:53 / Thu Apr 12 16:34:47 2018
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(8,2,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 114500  inst.: 6744606 (ipc=58.9) sim_rate=59163 (inst/sec) elapsed = 0:0:01:54 / Thu Apr 12 16:34:48 2018
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(5,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 115000  inst.: 6817743 (ipc=59.3) sim_rate=59284 (inst/sec) elapsed = 0:0:01:55 / Thu Apr 12 16:34:49 2018
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(5,1,0) tid=(3,0,0)
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(3,2,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 116000  inst.: 6960831 (ipc=60.0) sim_rate=60007 (inst/sec) elapsed = 0:0:01:56 / Thu Apr 12 16:34:50 2018
GPGPU-Sim uArch: cycles simulated: 116500  inst.: 7035905 (ipc=60.4) sim_rate=60135 (inst/sec) elapsed = 0:0:01:57 / Thu Apr 12 16:34:51 2018
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(0,1,0) tid=(3,5,0)
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(6,2,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 117500  inst.: 7177858 (ipc=61.1) sim_rate=60829 (inst/sec) elapsed = 0:0:01:58 / Thu Apr 12 16:34:52 2018
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(6,1,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 118000  inst.: 7255936 (ipc=61.5) sim_rate=60974 (inst/sec) elapsed = 0:0:01:59 / Thu Apr 12 16:34:53 2018
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(0,6,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 119000  inst.: 7405875 (ipc=62.2) sim_rate=61715 (inst/sec) elapsed = 0:0:02:00 / Thu Apr 12 16:34:54 2018
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(1,6,0) tid=(1,2,0)
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(1,1,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 120000  inst.: 7554109 (ipc=63.0) sim_rate=62430 (inst/sec) elapsed = 0:0:02:01 / Thu Apr 12 16:34:55 2018
GPGPU-Sim uArch: cycles simulated: 120500  inst.: 7634829 (ipc=63.4) sim_rate=62580 (inst/sec) elapsed = 0:0:02:02 / Thu Apr 12 16:34:56 2018
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(8,3,0) tid=(4,1,0)
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(7,5,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 121500  inst.: 7792879 (ipc=64.1) sim_rate=63356 (inst/sec) elapsed = 0:0:02:03 / Thu Apr 12 16:34:57 2018
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(0,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 122000  inst.: 7862713 (ipc=64.4) sim_rate=63408 (inst/sec) elapsed = 0:0:02:04 / Thu Apr 12 16:34:58 2018
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(2,4,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 123000  inst.: 8012915 (ipc=65.1) sim_rate=64103 (inst/sec) elapsed = 0:0:02:05 / Thu Apr 12 16:34:59 2018
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(7,1,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 123500  inst.: 8094709 (ipc=65.5) sim_rate=64243 (inst/sec) elapsed = 0:0:02:06 / Thu Apr 12 16:35:00 2018
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(7,2,0) tid=(7,1,0)
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(4,1,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 124500  inst.: 8251183 (ipc=66.3) sim_rate=64969 (inst/sec) elapsed = 0:0:02:07 / Thu Apr 12 16:35:01 2018
GPGPU-Sim uArch: cycles simulated: 125000  inst.: 8328673 (ipc=66.6) sim_rate=65067 (inst/sec) elapsed = 0:0:02:08 / Thu Apr 12 16:35:02 2018
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(8,2,0) tid=(2,3,0)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(5,6,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 126000  inst.: 8488143 (ipc=67.4) sim_rate=65799 (inst/sec) elapsed = 0:0:02:09 / Thu Apr 12 16:35:03 2018
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(6,6,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 126500  inst.: 8559509 (ipc=67.7) sim_rate=65842 (inst/sec) elapsed = 0:0:02:10 / Thu Apr 12 16:35:04 2018
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(7,6,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 127500  inst.: 8718399 (ipc=68.4) sim_rate=66552 (inst/sec) elapsed = 0:0:02:11 / Thu Apr 12 16:35:05 2018
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(4,7,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 128000  inst.: 8796853 (ipc=68.7) sim_rate=66642 (inst/sec) elapsed = 0:0:02:12 / Thu Apr 12 16:35:06 2018
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(1,4,0) tid=(1,5,0)
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(5,3,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 129000  inst.: 8952035 (ipc=69.4) sim_rate=67308 (inst/sec) elapsed = 0:0:02:13 / Thu Apr 12 16:35:07 2018
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(8,2,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 130000  inst.: 9101677 (ipc=70.0) sim_rate=67922 (inst/sec) elapsed = 0:0:02:14 / Thu Apr 12 16:35:08 2018
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(0,2,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 130500  inst.: 9181197 (ipc=70.4) sim_rate=68008 (inst/sec) elapsed = 0:0:02:15 / Thu Apr 12 16:35:09 2018
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(3,0,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 131500  inst.: 9334155 (ipc=71.0) sim_rate=68633 (inst/sec) elapsed = 0:0:02:16 / Thu Apr 12 16:35:10 2018
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(7,1,0) tid=(1,5,0)
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(3,3,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 132500  inst.: 9458649 (ipc=71.4) sim_rate=69041 (inst/sec) elapsed = 0:0:02:17 / Thu Apr 12 16:35:11 2018
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(7,5,0) tid=(5,6,0)
GPGPU-Sim PTX: WARNING (_1.ptx:1828) ** reading undefined register '%f276' (cuid:0). Setting to 0X00000000. This is okay if you are simulating the native ISA
GPGPU-Sim uArch: cycles simulated: 133500  inst.: 9573431 (ipc=71.7) sim_rate=69372 (inst/sec) elapsed = 0:0:02:18 / Thu Apr 12 16:35:12 2018
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(6,0,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 134500  inst.: 9708393 (ipc=72.2) sim_rate=69844 (inst/sec) elapsed = 0:0:02:19 / Thu Apr 12 16:35:13 2018
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(0,4,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 135500  inst.: 9837057 (ipc=72.6) sim_rate=70264 (inst/sec) elapsed = 0:0:02:20 / Thu Apr 12 16:35:14 2018
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(3,4,0) tid=(7,5,0)
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(5,1,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 136500  inst.: 9999377 (ipc=73.3) sim_rate=70917 (inst/sec) elapsed = 0:0:02:21 / Thu Apr 12 16:35:15 2018
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(2,3,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 137500  inst.: 10082091 (ipc=73.3) sim_rate=71000 (inst/sec) elapsed = 0:0:02:22 / Thu Apr 12 16:35:16 2018
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(4,2,0) tid=(2,3,0)
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(6,5,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 138500  inst.: 10256678 (ipc=74.1) sim_rate=71725 (inst/sec) elapsed = 0:0:02:23 / Thu Apr 12 16:35:17 2018
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(4,4,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 139000  inst.: 10352152 (ipc=74.5) sim_rate=71889 (inst/sec) elapsed = 0:0:02:24 / Thu Apr 12 16:35:18 2018
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(5,2,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 140000  inst.: 10439413 (ipc=74.6) sim_rate=71995 (inst/sec) elapsed = 0:0:02:25 / Thu Apr 12 16:35:19 2018
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(7,6,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 141000  inst.: 10608331 (ipc=75.2) sim_rate=72659 (inst/sec) elapsed = 0:0:02:26 / Thu Apr 12 16:35:20 2018
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(7,3,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 141500  inst.: 10712687 (ipc=75.7) sim_rate=72875 (inst/sec) elapsed = 0:0:02:27 / Thu Apr 12 16:35:21 2018
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(8,1,0) tid=(1,7,0)
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(3,0,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 142500  inst.: 10864374 (ipc=76.2) sim_rate=73407 (inst/sec) elapsed = 0:0:02:28 / Thu Apr 12 16:35:22 2018
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(4,6,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 143500  inst.: 11023724 (ipc=76.8) sim_rate=73984 (inst/sec) elapsed = 0:0:02:29 / Thu Apr 12 16:35:23 2018
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(3,3,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 144000  inst.: 11108478 (ipc=77.1) sim_rate=74056 (inst/sec) elapsed = 0:0:02:30 / Thu Apr 12 16:35:24 2018
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(1,2,0) tid=(3,4,0)
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(1,6,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 145000  inst.: 11272209 (ipc=77.7) sim_rate=74650 (inst/sec) elapsed = 0:0:02:31 / Thu Apr 12 16:35:25 2018
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(5,1,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 145500  inst.: 11370103 (ipc=78.1) sim_rate=74803 (inst/sec) elapsed = 0:0:02:32 / Thu Apr 12 16:35:26 2018
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(4,5,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 146500  inst.: 11498377 (ipc=78.5) sim_rate=75152 (inst/sec) elapsed = 0:0:02:33 / Thu Apr 12 16:35:27 2018
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(7,3,0) tid=(5,7,0)
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(0,2,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 147500  inst.: 11683170 (ipc=79.2) sim_rate=75864 (inst/sec) elapsed = 0:0:02:34 / Thu Apr 12 16:35:28 2018
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(3,4,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 148000  inst.: 11762408 (ipc=79.5) sim_rate=75886 (inst/sec) elapsed = 0:0:02:35 / Thu Apr 12 16:35:29 2018
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(1,6,0) tid=(3,2,0)
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(8,1,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 149000  inst.: 11941099 (ipc=80.1) sim_rate=76545 (inst/sec) elapsed = 0:0:02:36 / Thu Apr 12 16:35:30 2018
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(5,4,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 150000  inst.: 12112618 (ipc=80.8) sim_rate=77150 (inst/sec) elapsed = 0:0:02:37 / Thu Apr 12 16:35:31 2018
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(5,2,0) tid=(1,6,0)
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(6,6,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 151000  inst.: 12264677 (ipc=81.2) sim_rate=77624 (inst/sec) elapsed = 0:0:02:38 / Thu Apr 12 16:35:32 2018
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(8,1,0) tid=(5,0,0)
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(7,4,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 152000  inst.: 12453732 (ipc=81.9) sim_rate=78325 (inst/sec) elapsed = 0:0:02:39 / Thu Apr 12 16:35:33 2018
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(0,4,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 152500  inst.: 12527896 (ipc=82.2) sim_rate=78299 (inst/sec) elapsed = 0:0:02:40 / Thu Apr 12 16:35:34 2018
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(8,6,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 153500  inst.: 12691730 (ipc=82.7) sim_rate=78830 (inst/sec) elapsed = 0:0:02:41 / Thu Apr 12 16:35:35 2018
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(8,6,0) tid=(4,1,0)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(0,1,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 154500  inst.: 12886743 (ipc=83.4) sim_rate=79547 (inst/sec) elapsed = 0:0:02:42 / Thu Apr 12 16:35:36 2018
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(0,2,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 155000  inst.: 12949882 (ipc=83.5) sim_rate=79447 (inst/sec) elapsed = 0:0:02:43 / Thu Apr 12 16:35:37 2018
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(1,1,0) tid=(2,6,0)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(5,1,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 156000  inst.: 13130512 (ipc=84.2) sim_rate=80064 (inst/sec) elapsed = 0:0:02:44 / Thu Apr 12 16:35:38 2018
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(4,3,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 157000  inst.: 13289845 (ipc=84.6) sim_rate=80544 (inst/sec) elapsed = 0:0:02:45 / Thu Apr 12 16:35:39 2018
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(1,4,0) tid=(0,6,0)
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(6,0,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 158000  inst.: 13460426 (ipc=85.2) sim_rate=81086 (inst/sec) elapsed = 0:0:02:46 / Thu Apr 12 16:35:40 2018
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(1,3,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 158500  inst.: 13558900 (ipc=85.5) sim_rate=81191 (inst/sec) elapsed = 0:0:02:47 / Thu Apr 12 16:35:41 2018
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(2,6,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 159500  inst.: 13718298 (ipc=86.0) sim_rate=81656 (inst/sec) elapsed = 0:0:02:48 / Thu Apr 12 16:35:42 2018
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(6,2,0) tid=(1,5,0)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(8,0,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 160500  inst.: 13901155 (ipc=86.6) sim_rate=82255 (inst/sec) elapsed = 0:0:02:49 / Thu Apr 12 16:35:43 2018
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(0,6,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 161000  inst.: 13972367 (ipc=86.8) sim_rate=82190 (inst/sec) elapsed = 0:0:02:50 / Thu Apr 12 16:35:44 2018
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(4,0,0) tid=(5,2,0)
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(5,6,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 162000  inst.: 14136032 (ipc=87.3) sim_rate=82666 (inst/sec) elapsed = 0:0:02:51 / Thu Apr 12 16:35:45 2018
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(2,1,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 162500  inst.: 14237015 (ipc=87.6) sim_rate=82773 (inst/sec) elapsed = 0:0:02:52 / Thu Apr 12 16:35:46 2018
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(5,6,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 163500  inst.: 14402778 (ipc=88.1) sim_rate=83253 (inst/sec) elapsed = 0:0:02:53 / Thu Apr 12 16:35:47 2018
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(5,2,0) tid=(7,0,0)
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(8,7,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 164500  inst.: 14596538 (ipc=88.7) sim_rate=83888 (inst/sec) elapsed = 0:0:02:54 / Thu Apr 12 16:35:48 2018
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(0,5,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 165000  inst.: 14666809 (ipc=88.9) sim_rate=83810 (inst/sec) elapsed = 0:0:02:55 / Thu Apr 12 16:35:49 2018
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(0,6,0) tid=(1,7,0)
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(5,3,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 166000  inst.: 14830582 (ipc=89.3) sim_rate=84264 (inst/sec) elapsed = 0:0:02:56 / Thu Apr 12 16:35:50 2018
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(4,6,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 167000  inst.: 15008089 (ipc=89.9) sim_rate=84791 (inst/sec) elapsed = 0:0:02:57 / Thu Apr 12 16:35:51 2018
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(7,6,0) tid=(1,7,0)
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(7,2,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 168000  inst.: 15186262 (ipc=90.4) sim_rate=85316 (inst/sec) elapsed = 0:0:02:58 / Thu Apr 12 16:35:52 2018
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(7,5,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 168500  inst.: 15275510 (ipc=90.7) sim_rate=85338 (inst/sec) elapsed = 0:0:02:59 / Thu Apr 12 16:35:53 2018
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(8,5,0) tid=(4,5,0)
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(5,6,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 169500  inst.: 15417616 (ipc=91.0) sim_rate=85653 (inst/sec) elapsed = 0:0:03:00 / Thu Apr 12 16:35:54 2018
GPGPU-Sim uArch: cycles simulated: 170000  inst.: 15512776 (ipc=91.3) sim_rate=85705 (inst/sec) elapsed = 0:0:03:01 / Thu Apr 12 16:35:55 2018
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(3,1,0) tid=(3,1,0)
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(1,2,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 171000  inst.: 15694801 (ipc=91.8) sim_rate=86235 (inst/sec) elapsed = 0:0:03:02 / Thu Apr 12 16:35:56 2018
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(7,2,0) tid=(7,1,0)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(5,5,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 172000  inst.: 15880246 (ipc=92.3) sim_rate=86777 (inst/sec) elapsed = 0:0:03:03 / Thu Apr 12 16:35:57 2018
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(3,4,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 172500  inst.: 15950115 (ipc=92.5) sim_rate=86685 (inst/sec) elapsed = 0:0:03:04 / Thu Apr 12 16:35:58 2018
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(6,2,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 173500  inst.: 16095229 (ipc=92.8) sim_rate=87001 (inst/sec) elapsed = 0:0:03:05 / Thu Apr 12 16:35:59 2018
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(1,6,0) tid=(1,1,0)
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(3,1,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 174500  inst.: 16291853 (ipc=93.4) sim_rate=87590 (inst/sec) elapsed = 0:0:03:06 / Thu Apr 12 16:36:00 2018
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(0,4,0) tid=(7,3,0)
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(4,1,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 175500  inst.: 16453781 (ipc=93.8) sim_rate=87988 (inst/sec) elapsed = 0:0:03:07 / Thu Apr 12 16:36:01 2018
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(5,3,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 176000  inst.: 16557390 (ipc=94.1) sim_rate=88071 (inst/sec) elapsed = 0:0:03:08 / Thu Apr 12 16:36:02 2018
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(3,0,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 177000  inst.: 16698738 (ipc=94.3) sim_rate=88353 (inst/sec) elapsed = 0:0:03:09 / Thu Apr 12 16:36:03 2018
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(0,2,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 177500  inst.: 16800687 (ipc=94.7) sim_rate=88424 (inst/sec) elapsed = 0:0:03:10 / Thu Apr 12 16:36:04 2018
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(5,1,0) tid=(7,5,0)
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(8,2,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 178500  inst.: 16977691 (ipc=95.1) sim_rate=88888 (inst/sec) elapsed = 0:0:03:11 / Thu Apr 12 16:36:05 2018
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(7,3,0) tid=(3,2,0)
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(1,1,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 179500  inst.: 17168079 (ipc=95.6) sim_rate=89417 (inst/sec) elapsed = 0:0:03:12 / Thu Apr 12 16:36:06 2018
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(4,6,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 180000  inst.: 17234303 (ipc=95.7) sim_rate=89296 (inst/sec) elapsed = 0:0:03:13 / Thu Apr 12 16:36:07 2018
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(3,1,0) tid=(0,0,0)
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(5,2,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 181000  inst.: 17422008 (ipc=96.3) sim_rate=89804 (inst/sec) elapsed = 0:0:03:14 / Thu Apr 12 16:36:08 2018
GPGPU-Sim uArch: cycles simulated: 181500  inst.: 17507594 (ipc=96.5) sim_rate=89782 (inst/sec) elapsed = 0:0:03:15 / Thu Apr 12 16:36:09 2018
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(7,5,0) tid=(5,2,0)
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(5,7,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 182500  inst.: 17683936 (ipc=96.9) sim_rate=90224 (inst/sec) elapsed = 0:0:03:16 / Thu Apr 12 16:36:10 2018
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(7,0,0) tid=(5,6,0)
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(4,6,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 183500  inst.: 17886054 (ipc=97.5) sim_rate=90792 (inst/sec) elapsed = 0:0:03:17 / Thu Apr 12 16:36:11 2018
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(8,5,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 184000  inst.: 17962024 (ipc=97.6) sim_rate=90717 (inst/sec) elapsed = 0:0:03:18 / Thu Apr 12 16:36:12 2018
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(1,3,0) tid=(5,3,0)
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(8,6,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 185000  inst.: 18159509 (ipc=98.2) sim_rate=91253 (inst/sec) elapsed = 0:0:03:19 / Thu Apr 12 16:36:13 2018
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(2,0,0) tid=(5,2,0)
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(4,4,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 186000  inst.: 18327899 (ipc=98.5) sim_rate=91639 (inst/sec) elapsed = 0:0:03:20 / Thu Apr 12 16:36:14 2018
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(5,4,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 186500  inst.: 18422607 (ipc=98.8) sim_rate=91654 (inst/sec) elapsed = 0:0:03:21 / Thu Apr 12 16:36:15 2018
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(6,1,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 187500  inst.: 18607377 (ipc=99.2) sim_rate=92115 (inst/sec) elapsed = 0:0:03:22 / Thu Apr 12 16:36:16 2018
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(5,1,0) tid=(3,1,0)
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(8,1,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 188500  inst.: 18792969 (ipc=99.7) sim_rate=92576 (inst/sec) elapsed = 0:0:03:23 / Thu Apr 12 16:36:17 2018
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(5,4,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 189000  inst.: 18902255 (ipc=100.0) sim_rate=92658 (inst/sec) elapsed = 0:0:03:24 / Thu Apr 12 16:36:18 2018
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(5,6,0) tid=(3,4,0)
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(8,3,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 190000  inst.: 19078797 (ipc=100.4) sim_rate=93067 (inst/sec) elapsed = 0:0:03:25 / Thu Apr 12 16:36:19 2018
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(0,2,0) tid=(3,4,0)
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(3,6,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 191000  inst.: 19260487 (ipc=100.8) sim_rate=93497 (inst/sec) elapsed = 0:0:03:26 / Thu Apr 12 16:36:20 2018
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(3,1,0) tid=(7,2,0)
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(5,6,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 192000  inst.: 19457075 (ipc=101.3) sim_rate=93995 (inst/sec) elapsed = 0:0:03:27 / Thu Apr 12 16:36:21 2018
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(1,3,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 192500  inst.: 19565123 (ipc=101.6) sim_rate=94063 (inst/sec) elapsed = 0:0:03:28 / Thu Apr 12 16:36:22 2018
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(3,2,0) tid=(3,6,0)
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(5,1,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 193500  inst.: 19733133 (ipc=102.0) sim_rate=94416 (inst/sec) elapsed = 0:0:03:29 / Thu Apr 12 16:36:23 2018
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(1,7,0) tid=(5,0,0)
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(8,6,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 194500  inst.: 19920667 (ipc=102.4) sim_rate=94860 (inst/sec) elapsed = 0:0:03:30 / Thu Apr 12 16:36:24 2018
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(4,4,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 195500  inst.: 20113165 (ipc=102.9) sim_rate=95323 (inst/sec) elapsed = 0:0:03:31 / Thu Apr 12 16:36:25 2018
GPGPU-Sim PTX: 20300000 instructions simulated : ctaid=(3,3,0) tid=(3,0,0)
GPGPU-Sim PTX: 20400000 instructions simulated : ctaid=(2,3,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 196000  inst.: 20217415 (ipc=103.2) sim_rate=95365 (inst/sec) elapsed = 0:0:03:32 / Thu Apr 12 16:36:26 2018
GPGPU-Sim PTX: 20500000 instructions simulated : ctaid=(6,6,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 197000  inst.: 20408297 (ipc=103.6) sim_rate=95813 (inst/sec) elapsed = 0:0:03:33 / Thu Apr 12 16:36:27 2018
GPGPU-Sim PTX: 20600000 instructions simulated : ctaid=(6,0,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 197500  inst.: 20502143 (ipc=103.8) sim_rate=95804 (inst/sec) elapsed = 0:0:03:34 / Thu Apr 12 16:36:28 2018
GPGPU-Sim PTX: 20700000 instructions simulated : ctaid=(5,5,0) tid=(3,0,0)
GPGPU-Sim PTX: 20800000 instructions simulated : ctaid=(7,0,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 198500  inst.: 20682501 (ipc=104.2) sim_rate=96197 (inst/sec) elapsed = 0:0:03:35 / Thu Apr 12 16:36:29 2018
GPGPU-Sim PTX: 20900000 instructions simulated : ctaid=(6,4,0) tid=(1,0,0)
GPGPU-Sim PTX: 21000000 instructions simulated : ctaid=(5,6,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 199500  inst.: 20884863 (ipc=104.7) sim_rate=96689 (inst/sec) elapsed = 0:0:03:36 / Thu Apr 12 16:36:30 2018
GPGPU-Sim PTX: 21100000 instructions simulated : ctaid=(5,3,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 200000  inst.: 20974055 (ipc=104.9) sim_rate=96654 (inst/sec) elapsed = 0:0:03:37 / Thu Apr 12 16:36:31 2018
GPGPU-Sim PTX: 21200000 instructions simulated : ctaid=(0,3,0) tid=(1,0,0)
GPGPU-Sim PTX: 21300000 instructions simulated : ctaid=(2,6,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 201000  inst.: 21183983 (ipc=105.4) sim_rate=97174 (inst/sec) elapsed = 0:0:03:38 / Thu Apr 12 16:36:32 2018
GPGPU-Sim PTX: 21400000 instructions simulated : ctaid=(1,4,0) tid=(7,1,0)
GPGPU-Sim PTX: 21500000 instructions simulated : ctaid=(8,5,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 202000  inst.: 21362117 (ipc=105.8) sim_rate=97543 (inst/sec) elapsed = 0:0:03:39 / Thu Apr 12 16:36:33 2018
GPGPU-Sim PTX: 21600000 instructions simulated : ctaid=(7,2,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 202500  inst.: 21460257 (ipc=106.0) sim_rate=97546 (inst/sec) elapsed = 0:0:03:40 / Thu Apr 12 16:36:34 2018
GPGPU-Sim PTX: 21700000 instructions simulated : ctaid=(0,1,0) tid=(7,6,0)
GPGPU-Sim PTX: 21800000 instructions simulated : ctaid=(7,5,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 203500  inst.: 21666813 (ipc=106.5) sim_rate=98039 (inst/sec) elapsed = 0:0:03:41 / Thu Apr 12 16:36:35 2018
GPGPU-Sim PTX: 21900000 instructions simulated : ctaid=(0,0,0) tid=(3,4,0)
GPGPU-Sim PTX: 22000000 instructions simulated : ctaid=(5,4,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 204500  inst.: 21857653 (ipc=106.9) sim_rate=98457 (inst/sec) elapsed = 0:0:03:42 / Thu Apr 12 16:36:36 2018
GPGPU-Sim PTX: 22100000 instructions simulated : ctaid=(7,0,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 205000  inst.: 21937087 (ipc=107.0) sim_rate=98372 (inst/sec) elapsed = 0:0:03:43 / Thu Apr 12 16:36:37 2018
GPGPU-Sim PTX: 22200000 instructions simulated : ctaid=(2,2,0) tid=(3,1,0)
GPGPU-Sim PTX: 22300000 instructions simulated : ctaid=(7,3,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 206000  inst.: 22116987 (ipc=107.4) sim_rate=98736 (inst/sec) elapsed = 0:0:03:44 / Thu Apr 12 16:36:38 2018
GPGPU-Sim PTX: 22400000 instructions simulated : ctaid=(0,5,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 206500  inst.: 22227967 (ipc=107.6) sim_rate=98790 (inst/sec) elapsed = 0:0:03:45 / Thu Apr 12 16:36:39 2018
GPGPU-Sim PTX: 22500000 instructions simulated : ctaid=(4,2,0) tid=(7,1,0)
GPGPU-Sim PTX: 22600000 instructions simulated : ctaid=(1,2,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 207500  inst.: 22416975 (ipc=108.0) sim_rate=99190 (inst/sec) elapsed = 0:0:03:46 / Thu Apr 12 16:36:40 2018
GPGPU-Sim PTX: 22700000 instructions simulated : ctaid=(8,4,0) tid=(4,1,0)
GPGPU-Sim PTX: 22800000 instructions simulated : ctaid=(7,3,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 208500  inst.: 22630381 (ipc=108.5) sim_rate=99693 (inst/sec) elapsed = 0:0:03:47 / Thu Apr 12 16:36:41 2018
GPGPU-Sim uArch: cycles simulated: 209000  inst.: 22690289 (ipc=108.6) sim_rate=99518 (inst/sec) elapsed = 0:0:03:48 / Thu Apr 12 16:36:42 2018
GPGPU-Sim PTX: 22900000 instructions simulated : ctaid=(0,0,0) tid=(5,4,0)
GPGPU-Sim PTX: 23000000 instructions simulated : ctaid=(4,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 210000  inst.: 22887483 (ipc=109.0) sim_rate=99945 (inst/sec) elapsed = 0:0:03:49 / Thu Apr 12 16:36:43 2018
GPGPU-Sim PTX: 23100000 instructions simulated : ctaid=(6,1,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 210500  inst.: 22991865 (ipc=109.2) sim_rate=99964 (inst/sec) elapsed = 0:0:03:50 / Thu Apr 12 16:36:44 2018
GPGPU-Sim PTX: 23200000 instructions simulated : ctaid=(1,5,0) tid=(7,3,0)
GPGPU-Sim PTX: 23300000 instructions simulated : ctaid=(4,4,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 211500  inst.: 23174947 (ipc=109.6) sim_rate=100324 (inst/sec) elapsed = 0:0:03:51 / Thu Apr 12 16:36:45 2018
GPGPU-Sim PTX: 23400000 instructions simulated : ctaid=(6,2,0) tid=(3,7,0)
GPGPU-Sim PTX: 23500000 instructions simulated : ctaid=(6,4,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 212500  inst.: 23366845 (ipc=110.0) sim_rate=100719 (inst/sec) elapsed = 0:0:03:52 / Thu Apr 12 16:36:46 2018
GPGPU-Sim PTX: 23600000 instructions simulated : ctaid=(3,5,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 213000  inst.: 23472611 (ipc=110.2) sim_rate=100740 (inst/sec) elapsed = 0:0:03:53 / Thu Apr 12 16:36:47 2018
GPGPU-Sim PTX: 23700000 instructions simulated : ctaid=(8,3,0) tid=(1,6,0)
GPGPU-Sim PTX: 23800000 instructions simulated : ctaid=(0,0,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 214000  inst.: 23672205 (ipc=110.6) sim_rate=101163 (inst/sec) elapsed = 0:0:03:54 / Thu Apr 12 16:36:48 2018
GPGPU-Sim PTX: 23900000 instructions simulated : ctaid=(4,4,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 214500  inst.: 23753707 (ipc=110.7) sim_rate=101079 (inst/sec) elapsed = 0:0:03:55 / Thu Apr 12 16:36:49 2018
GPGPU-Sim PTX: 24000000 instructions simulated : ctaid=(0,2,0) tid=(7,1,0)
GPGPU-Sim PTX: 24100000 instructions simulated : ctaid=(5,7,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 215500  inst.: 23962697 (ipc=111.2) sim_rate=101536 (inst/sec) elapsed = 0:0:03:56 / Thu Apr 12 16:36:50 2018
GPGPU-Sim PTX: 24200000 instructions simulated : ctaid=(3,4,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 216000  inst.: 24052191 (ipc=111.4) sim_rate=101486 (inst/sec) elapsed = 0:0:03:57 / Thu Apr 12 16:36:51 2018
GPGPU-Sim PTX: 24300000 instructions simulated : ctaid=(3,6,0) tid=(3,1,0)
GPGPU-Sim PTX: 24400000 instructions simulated : ctaid=(6,0,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 217000  inst.: 24243459 (ipc=111.7) sim_rate=101863 (inst/sec) elapsed = 0:0:03:58 / Thu Apr 12 16:36:52 2018
GPGPU-Sim PTX: 24500000 instructions simulated : ctaid=(3,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 217500  inst.: 24347233 (ipc=111.9) sim_rate=101871 (inst/sec) elapsed = 0:0:03:59 / Thu Apr 12 16:36:53 2018
GPGPU-Sim PTX: 24600000 instructions simulated : ctaid=(4,1,0) tid=(3,6,0)
GPGPU-Sim PTX: 24700000 instructions simulated : ctaid=(3,3,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 218500  inst.: 24530515 (ipc=112.3) sim_rate=102210 (inst/sec) elapsed = 0:0:04:00 / Thu Apr 12 16:36:54 2018
GPGPU-Sim PTX: 24800000 instructions simulated : ctaid=(0,1,0) tid=(3,4,0)
GPGPU-Sim PTX: 24900000 instructions simulated : ctaid=(3,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 219500  inst.: 24733799 (ipc=112.7) sim_rate=102629 (inst/sec) elapsed = 0:0:04:01 / Thu Apr 12 16:36:55 2018
GPGPU-Sim uArch: cycles simulated: 220000  inst.: 24813599 (ipc=112.8) sim_rate=102535 (inst/sec) elapsed = 0:0:04:02 / Thu Apr 12 16:36:56 2018
GPGPU-Sim PTX: 25000000 instructions simulated : ctaid=(7,5,0) tid=(7,3,0)
GPGPU-Sim PTX: 25100000 instructions simulated : ctaid=(4,0,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 220500  inst.: 24938405 (ipc=113.1) sim_rate=102627 (inst/sec) elapsed = 0:0:04:03 / Thu Apr 12 16:36:57 2018
GPGPU-Sim PTX: 25200000 instructions simulated : ctaid=(7,5,0) tid=(1,4,0)
GPGPU-Sim PTX: 25300000 instructions simulated : ctaid=(6,6,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 221500  inst.: 25120855 (ipc=113.4) sim_rate=102954 (inst/sec) elapsed = 0:0:04:04 / Thu Apr 12 16:36:58 2018
GPGPU-Sim PTX: 25400000 instructions simulated : ctaid=(5,4,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 222500  inst.: 25315071 (ipc=113.8) sim_rate=103326 (inst/sec) elapsed = 0:0:04:05 / Thu Apr 12 16:36:59 2018
GPGPU-Sim PTX: 25500000 instructions simulated : ctaid=(6,1,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 223000  inst.: 25409859 (ipc=113.9) sim_rate=103292 (inst/sec) elapsed = 0:0:04:06 / Thu Apr 12 16:37:00 2018
GPGPU-Sim PTX: 25600000 instructions simulated : ctaid=(5,7,0) tid=(3,1,0)
GPGPU-Sim PTX: 25700000 instructions simulated : ctaid=(4,2,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 224000  inst.: 25601647 (ipc=114.3) sim_rate=103650 (inst/sec) elapsed = 0:0:04:07 / Thu Apr 12 16:37:01 2018
GPGPU-Sim PTX: 25800000 instructions simulated : ctaid=(3,5,0) tid=(1,4,0)
GPGPU-Sim PTX: 25900000 instructions simulated : ctaid=(8,7,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 225000  inst.: 25790527 (ipc=114.6) sim_rate=103994 (inst/sec) elapsed = 0:0:04:08 / Thu Apr 12 16:37:02 2018
GPGPU-Sim PTX: 26000000 instructions simulated : ctaid=(2,0,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 225500  inst.: 25872421 (ipc=114.7) sim_rate=103905 (inst/sec) elapsed = 0:0:04:09 / Thu Apr 12 16:37:03 2018
GPGPU-Sim PTX: 26100000 instructions simulated : ctaid=(3,2,0) tid=(3,2,0)
GPGPU-Sim PTX: 26200000 instructions simulated : ctaid=(0,3,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 226500  inst.: 26096203 (ipc=115.2) sim_rate=104384 (inst/sec) elapsed = 0:0:04:10 / Thu Apr 12 16:37:04 2018
GPGPU-Sim PTX: 26300000 instructions simulated : ctaid=(0,2,0) tid=(3,2,0)
GPGPU-Sim PTX: 26400000 instructions simulated : ctaid=(7,4,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 227000  inst.: 26214495 (ipc=115.5) sim_rate=104440 (inst/sec) elapsed = 0:0:04:11 / Thu Apr 12 16:37:05 2018
GPGPU-Sim PTX: 26500000 instructions simulated : ctaid=(7,4,0) tid=(7,2,0)
GPGPU-Sim PTX: 26600000 instructions simulated : ctaid=(8,4,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 228000  inst.: 26465589 (ipc=116.1) sim_rate=105022 (inst/sec) elapsed = 0:0:04:12 / Thu Apr 12 16:37:06 2018
GPGPU-Sim PTX: 26700000 instructions simulated : ctaid=(1,3,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 228500  inst.: 26565007 (ipc=116.3) sim_rate=105000 (inst/sec) elapsed = 0:0:04:13 / Thu Apr 12 16:37:07 2018
GPGPU-Sim PTX: 26800000 instructions simulated : ctaid=(0,0,0) tid=(3,5,0)
GPGPU-Sim PTX: 26900000 instructions simulated : ctaid=(4,3,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 229500  inst.: 26787541 (ipc=116.7) sim_rate=105462 (inst/sec) elapsed = 0:0:04:14 / Thu Apr 12 16:37:08 2018
GPGPU-Sim PTX: 27000000 instructions simulated : ctaid=(6,7,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 230000  inst.: 26892099 (ipc=116.9) sim_rate=105459 (inst/sec) elapsed = 0:0:04:15 / Thu Apr 12 16:37:09 2018
GPGPU-Sim PTX: 27100000 instructions simulated : ctaid=(5,4,0) tid=(7,1,0)
GPGPU-Sim PTX: 27200000 instructions simulated : ctaid=(8,5,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 231000  inst.: 27091750 (ipc=117.3) sim_rate=105827 (inst/sec) elapsed = 0:0:04:16 / Thu Apr 12 16:37:10 2018
GPGPU-Sim PTX: 27300000 instructions simulated : ctaid=(4,1,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 231500  inst.: 27175132 (ipc=117.4) sim_rate=105739 (inst/sec) elapsed = 0:0:04:17 / Thu Apr 12 16:37:11 2018
GPGPU-Sim PTX: 27400000 instructions simulated : ctaid=(7,3,0) tid=(1,2,0)
GPGPU-Sim PTX: 27500000 instructions simulated : ctaid=(2,7,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 232500  inst.: 27386514 (ipc=117.8) sim_rate=106149 (inst/sec) elapsed = 0:0:04:18 / Thu Apr 12 16:37:12 2018
GPGPU-Sim PTX: 27600000 instructions simulated : ctaid=(1,1,0) tid=(4,2,0)
GPGPU-Sim PTX: 27700000 instructions simulated : ctaid=(2,6,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 233000  inst.: 27514178 (ipc=118.1) sim_rate=106232 (inst/sec) elapsed = 0:0:04:19 / Thu Apr 12 16:37:13 2018
GPGPU-Sim PTX: 27800000 instructions simulated : ctaid=(1,6,0) tid=(0,5,0)
GPGPU-Sim PTX: 27900000 instructions simulated : ctaid=(2,5,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 234000  inst.: 27709883 (ipc=118.4) sim_rate=106576 (inst/sec) elapsed = 0:0:04:20 / Thu Apr 12 16:37:14 2018
GPGPU-Sim uArch: cycles simulated: 234500  inst.: 27801640 (ipc=118.6) sim_rate=106519 (inst/sec) elapsed = 0:0:04:21 / Thu Apr 12 16:37:15 2018
GPGPU-Sim PTX: 28000000 instructions simulated : ctaid=(7,1,0) tid=(5,3,0)
GPGPU-Sim PTX: 28100000 instructions simulated : ctaid=(4,2,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 235500  inst.: 27966514 (ipc=118.8) sim_rate=106742 (inst/sec) elapsed = 0:0:04:22 / Thu Apr 12 16:37:16 2018
GPGPU-Sim PTX: 28200000 instructions simulated : ctaid=(6,1,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 236000  inst.: 28061350 (ipc=118.9) sim_rate=106697 (inst/sec) elapsed = 0:0:04:23 / Thu Apr 12 16:37:17 2018
GPGPU-Sim PTX: 28300000 instructions simulated : ctaid=(7,0,0) tid=(2,4,0)
GPGPU-Sim PTX: 28400000 instructions simulated : ctaid=(1,1,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 237000  inst.: 28203474 (ipc=119.0) sim_rate=106831 (inst/sec) elapsed = 0:0:04:24 / Thu Apr 12 16:37:18 2018
GPGPU-Sim PTX: 28500000 instructions simulated : ctaid=(6,2,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 238000  inst.: 28351921 (ipc=119.1) sim_rate=106988 (inst/sec) elapsed = 0:0:04:25 / Thu Apr 12 16:37:19 2018
GPGPU-Sim PTX: 28600000 instructions simulated : ctaid=(5,6,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 238500  inst.: 28436531 (ipc=119.2) sim_rate=106904 (inst/sec) elapsed = 0:0:04:26 / Thu Apr 12 16:37:20 2018
GPGPU-Sim PTX: 28700000 instructions simulated : ctaid=(7,6,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 239500  inst.: 28584434 (ipc=119.4) sim_rate=107057 (inst/sec) elapsed = 0:0:04:27 / Thu Apr 12 16:37:21 2018
GPGPU-Sim PTX: 28800000 instructions simulated : ctaid=(7,6,0) tid=(6,4,0)
GPGPU-Sim PTX: 28900000 instructions simulated : ctaid=(4,5,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 240500  inst.: 28720761 (ipc=119.4) sim_rate=107167 (inst/sec) elapsed = 0:0:04:28 / Thu Apr 12 16:37:22 2018
GPGPU-Sim uArch: cycles simulated: 241000  inst.: 28777915 (ipc=119.4) sim_rate=106981 (inst/sec) elapsed = 0:0:04:29 / Thu Apr 12 16:37:23 2018
GPGPU-Sim PTX: 29000000 instructions simulated : ctaid=(2,4,0) tid=(3,2,0)
GPGPU-Sim PTX: 29100000 instructions simulated : ctaid=(2,0,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 242000  inst.: 28925354 (ipc=119.5) sim_rate=107130 (inst/sec) elapsed = 0:0:04:30 / Thu Apr 12 16:37:24 2018
GPGPU-Sim PTX: 29200000 instructions simulated : ctaid=(8,0,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 243000  inst.: 29057826 (ipc=119.6) sim_rate=107224 (inst/sec) elapsed = 0:0:04:31 / Thu Apr 12 16:37:25 2018
GPGPU-Sim PTX: 29300000 instructions simulated : ctaid=(7,1,0) tid=(7,5,0)
GPGPU-Sim PTX: 29400000 instructions simulated : ctaid=(0,5,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 244000  inst.: 29201142 (ipc=119.7) sim_rate=107357 (inst/sec) elapsed = 0:0:04:32 / Thu Apr 12 16:37:26 2018
GPGPU-Sim uArch: cycles simulated: 244500  inst.: 29264490 (ipc=119.7) sim_rate=107195 (inst/sec) elapsed = 0:0:04:33 / Thu Apr 12 16:37:27 2018
GPGPU-Sim PTX: 29500000 instructions simulated : ctaid=(2,2,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 245500  inst.: 29380693 (ipc=119.7) sim_rate=107228 (inst/sec) elapsed = 0:0:04:34 / Thu Apr 12 16:37:28 2018
GPGPU-Sim PTX: 29600000 instructions simulated : ctaid=(0,6,0) tid=(1,2,0)
GPGPU-Sim PTX: 29700000 instructions simulated : ctaid=(8,1,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 246500  inst.: 29510644 (ipc=119.7) sim_rate=107311 (inst/sec) elapsed = 0:0:04:35 / Thu Apr 12 16:37:29 2018
GPGPU-Sim PTX: 29800000 instructions simulated : ctaid=(8,6,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 247500  inst.: 29627283 (ipc=119.7) sim_rate=107345 (inst/sec) elapsed = 0:0:04:36 / Thu Apr 12 16:37:30 2018
GPGPU-Sim PTX: 29900000 instructions simulated : ctaid=(8,3,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 248000  inst.: 29694572 (ipc=119.7) sim_rate=107200 (inst/sec) elapsed = 0:0:04:37 / Thu Apr 12 16:37:31 2018
GPGPU-Sim PTX: 30000000 instructions simulated : ctaid=(8,0,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 249000  inst.: 29839133 (ipc=119.8) sim_rate=107335 (inst/sec) elapsed = 0:0:04:38 / Thu Apr 12 16:37:32 2018
GPGPU-Sim PTX: 30100000 instructions simulated : ctaid=(7,5,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 250000  inst.: 29969597 (ipc=119.9) sim_rate=107417 (inst/sec) elapsed = 0:0:04:39 / Thu Apr 12 16:37:33 2018
GPGPU-Sim PTX: 30200000 instructions simulated : ctaid=(5,0,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 251000  inst.: 30072459 (ipc=119.8) sim_rate=107401 (inst/sec) elapsed = 0:0:04:40 / Thu Apr 12 16:37:34 2018
GPGPU-Sim PTX: 30300000 instructions simulated : ctaid=(3,5,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 252000  inst.: 30182244 (ipc=119.8) sim_rate=107410 (inst/sec) elapsed = 0:0:04:41 / Thu Apr 12 16:37:35 2018
GPGPU-Sim PTX: 30400000 instructions simulated : ctaid=(3,5,0) tid=(6,6,0)
GPGPU-Sim PTX: 30500000 instructions simulated : ctaid=(3,3,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 253000  inst.: 30293462 (ipc=119.7) sim_rate=107423 (inst/sec) elapsed = 0:0:04:42 / Thu Apr 12 16:37:36 2018
GPGPU-Sim PTX: 30600000 instructions simulated : ctaid=(3,3,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 254000  inst.: 30412149 (ipc=119.7) sim_rate=107463 (inst/sec) elapsed = 0:0:04:43 / Thu Apr 12 16:37:37 2018
GPGPU-Sim PTX: 30700000 instructions simulated : ctaid=(8,1,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 255000  inst.: 30546768 (ipc=119.8) sim_rate=107559 (inst/sec) elapsed = 0:0:04:44 / Thu Apr 12 16:37:38 2018
GPGPU-Sim PTX: 30800000 instructions simulated : ctaid=(0,1,0) tid=(7,6,0)
GPGPU-Sim PTX: 30900000 instructions simulated : ctaid=(7,2,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 256000  inst.: 30691429 (ipc=119.9) sim_rate=107689 (inst/sec) elapsed = 0:0:04:45 / Thu Apr 12 16:37:39 2018
GPGPU-Sim uArch: cycles simulated: 256500  inst.: 30741740 (ipc=119.9) sim_rate=107488 (inst/sec) elapsed = 0:0:04:46 / Thu Apr 12 16:37:40 2018
GPGPU-Sim PTX: 31000000 instructions simulated : ctaid=(3,4,0) tid=(1,5,0)
GPGPU-Sim PTX: 31100000 instructions simulated : ctaid=(0,5,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 258000  inst.: 30880221 (ipc=119.7) sim_rate=107596 (inst/sec) elapsed = 0:0:04:47 / Thu Apr 12 16:37:41 2018
GPGPU-Sim PTX: 31200000 instructions simulated : ctaid=(7,1,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 259000  inst.: 30995102 (ipc=119.7) sim_rate=107621 (inst/sec) elapsed = 0:0:04:48 / Thu Apr 12 16:37:42 2018
GPGPU-Sim PTX: 31300000 instructions simulated : ctaid=(6,4,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 260000  inst.: 31112772 (ipc=119.7) sim_rate=107656 (inst/sec) elapsed = 0:0:04:49 / Thu Apr 12 16:37:43 2018
GPGPU-Sim PTX: 31400000 instructions simulated : ctaid=(7,3,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 261000  inst.: 31244649 (ipc=119.7) sim_rate=107740 (inst/sec) elapsed = 0:0:04:50 / Thu Apr 12 16:37:44 2018
GPGPU-Sim PTX: 31500000 instructions simulated : ctaid=(8,7,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 262000  inst.: 31365685 (ipc=119.7) sim_rate=107785 (inst/sec) elapsed = 0:0:04:51 / Thu Apr 12 16:37:45 2018
GPGPU-Sim PTX: 31600000 instructions simulated : ctaid=(6,4,0) tid=(7,1,0)
GPGPU-Sim PTX: 31700000 instructions simulated : ctaid=(1,4,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 263000  inst.: 31487787 (ipc=119.7) sim_rate=107834 (inst/sec) elapsed = 0:0:04:52 / Thu Apr 12 16:37:46 2018
GPGPU-Sim uArch: cycles simulated: 263500  inst.: 31540799 (ipc=119.7) sim_rate=107647 (inst/sec) elapsed = 0:0:04:53 / Thu Apr 12 16:37:47 2018
GPGPU-Sim PTX: 31800000 instructions simulated : ctaid=(4,1,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 264500  inst.: 31653297 (ipc=119.7) sim_rate=107664 (inst/sec) elapsed = 0:0:04:54 / Thu Apr 12 16:37:48 2018
GPGPU-Sim PTX: 31900000 instructions simulated : ctaid=(6,6,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 265500  inst.: 31768889 (ipc=119.7) sim_rate=107691 (inst/sec) elapsed = 0:0:04:55 / Thu Apr 12 16:37:49 2018
GPGPU-Sim PTX: 32000000 instructions simulated : ctaid=(0,6,0) tid=(1,6,0)
GPGPU-Sim PTX: 32100000 instructions simulated : ctaid=(3,4,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 266500  inst.: 31892677 (ipc=119.7) sim_rate=107745 (inst/sec) elapsed = 0:0:04:56 / Thu Apr 12 16:37:50 2018
GPGPU-Sim PTX: 32200000 instructions simulated : ctaid=(0,1,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 267500  inst.: 32014641 (ipc=119.7) sim_rate=107793 (inst/sec) elapsed = 0:0:04:57 / Thu Apr 12 16:37:51 2018
GPGPU-Sim PTX: 32300000 instructions simulated : ctaid=(8,1,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 268500  inst.: 32123017 (ipc=119.6) sim_rate=107795 (inst/sec) elapsed = 0:0:04:58 / Thu Apr 12 16:37:52 2018
GPGPU-Sim PTX: 32400000 instructions simulated : ctaid=(6,4,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 269500  inst.: 32223267 (ipc=119.6) sim_rate=107770 (inst/sec) elapsed = 0:0:04:59 / Thu Apr 12 16:37:53 2018
GPGPU-Sim PTX: 32500000 instructions simulated : ctaid=(5,6,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 270500  inst.: 32322006 (ipc=119.5) sim_rate=107740 (inst/sec) elapsed = 0:0:05:00 / Thu Apr 12 16:37:54 2018
GPGPU-Sim PTX: 32600000 instructions simulated : ctaid=(6,5,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 271500  inst.: 32444776 (ipc=119.5) sim_rate=107789 (inst/sec) elapsed = 0:0:05:01 / Thu Apr 12 16:37:55 2018
GPGPU-Sim PTX: 32700000 instructions simulated : ctaid=(0,4,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 272500  inst.: 32562061 (ipc=119.5) sim_rate=107821 (inst/sec) elapsed = 0:0:05:02 / Thu Apr 12 16:37:56 2018
GPGPU-Sim PTX: 32800000 instructions simulated : ctaid=(6,7,0) tid=(7,0,0)
GPGPU-Sim PTX: 32900000 instructions simulated : ctaid=(7,1,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 273500  inst.: 32682652 (ipc=119.5) sim_rate=107863 (inst/sec) elapsed = 0:0:05:03 / Thu Apr 12 16:37:57 2018
GPGPU-Sim PTX: 33000000 instructions simulated : ctaid=(0,1,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 274500  inst.: 32794462 (ipc=119.5) sim_rate=107876 (inst/sec) elapsed = 0:0:05:04 / Thu Apr 12 16:37:58 2018
GPGPU-Sim PTX: 33100000 instructions simulated : ctaid=(0,3,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 275500  inst.: 32911751 (ipc=119.5) sim_rate=107907 (inst/sec) elapsed = 0:0:05:05 / Thu Apr 12 16:37:59 2018
GPGPU-Sim PTX: 33200000 instructions simulated : ctaid=(4,2,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 276500  inst.: 33023774 (ipc=119.4) sim_rate=107920 (inst/sec) elapsed = 0:0:05:06 / Thu Apr 12 16:38:00 2018
GPGPU-Sim PTX: 33300000 instructions simulated : ctaid=(8,7,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 277500  inst.: 33134084 (ipc=119.4) sim_rate=107928 (inst/sec) elapsed = 0:0:05:07 / Thu Apr 12 16:38:01 2018
GPGPU-Sim PTX: 33400000 instructions simulated : ctaid=(7,2,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 278500  inst.: 33226036 (ipc=119.3) sim_rate=107876 (inst/sec) elapsed = 0:0:05:08 / Thu Apr 12 16:38:02 2018
GPGPU-Sim PTX: 33500000 instructions simulated : ctaid=(7,0,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 279500  inst.: 33355110 (ipc=119.3) sim_rate=107945 (inst/sec) elapsed = 0:0:05:09 / Thu Apr 12 16:38:03 2018
GPGPU-Sim PTX: 33600000 instructions simulated : ctaid=(4,1,0) tid=(7,4,0)
GPGPU-Sim PTX: 33700000 instructions simulated : ctaid=(2,4,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 280500  inst.: 33479990 (ipc=119.4) sim_rate=107999 (inst/sec) elapsed = 0:0:05:10 / Thu Apr 12 16:38:04 2018
GPGPU-Sim PTX: 33800000 instructions simulated : ctaid=(4,0,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 281500  inst.: 33582537 (ipc=119.3) sim_rate=107982 (inst/sec) elapsed = 0:0:05:11 / Thu Apr 12 16:38:05 2018
GPGPU-Sim PTX: 33900000 instructions simulated : ctaid=(8,3,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 282500  inst.: 33690616 (ipc=119.3) sim_rate=107982 (inst/sec) elapsed = 0:0:05:12 / Thu Apr 12 16:38:06 2018
GPGPU-Sim PTX: 34000000 instructions simulated : ctaid=(1,5,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 283500  inst.: 33801738 (ipc=119.2) sim_rate=107992 (inst/sec) elapsed = 0:0:05:13 / Thu Apr 12 16:38:07 2018
GPGPU-Sim PTX: 34100000 instructions simulated : ctaid=(1,7,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 284500  inst.: 33909238 (ipc=119.2) sim_rate=107991 (inst/sec) elapsed = 0:0:05:14 / Thu Apr 12 16:38:08 2018
GPGPU-Sim PTX: 34200000 instructions simulated : ctaid=(3,4,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 285500  inst.: 34039205 (ipc=119.2) sim_rate=108060 (inst/sec) elapsed = 0:0:05:15 / Thu Apr 12 16:38:09 2018
GPGPU-Sim PTX: 34300000 instructions simulated : ctaid=(0,0,0) tid=(1,0,0)
GPGPU-Sim PTX: 34400000 instructions simulated : ctaid=(8,6,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 286500  inst.: 34170566 (ipc=119.3) sim_rate=108134 (inst/sec) elapsed = 0:0:05:16 / Thu Apr 12 16:38:10 2018
GPGPU-Sim PTX: 34500000 instructions simulated : ctaid=(3,5,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 287500  inst.: 34288483 (ipc=119.3) sim_rate=108165 (inst/sec) elapsed = 0:0:05:17 / Thu Apr 12 16:38:11 2018
GPGPU-Sim PTX: 34600000 instructions simulated : ctaid=(1,0,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 288500  inst.: 34395343 (ipc=119.2) sim_rate=108161 (inst/sec) elapsed = 0:0:05:18 / Thu Apr 12 16:38:12 2018
GPGPU-Sim PTX: 34700000 instructions simulated : ctaid=(6,1,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 289000  inst.: 34446799 (ipc=119.2) sim_rate=107983 (inst/sec) elapsed = 0:0:05:19 / Thu Apr 12 16:38:13 2018
GPGPU-Sim PTX: 34800000 instructions simulated : ctaid=(0,1,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 290500  inst.: 34590762 (ipc=119.1) sim_rate=108096 (inst/sec) elapsed = 0:0:05:20 / Thu Apr 12 16:38:14 2018
GPGPU-Sim PTX: 34900000 instructions simulated : ctaid=(0,3,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 291500  inst.: 34710811 (ipc=119.1) sim_rate=108133 (inst/sec) elapsed = 0:0:05:21 / Thu Apr 12 16:38:15 2018
GPGPU-Sim PTX: 35000000 instructions simulated : ctaid=(1,1,0) tid=(6,1,0)
GPGPU-Sim PTX: 35100000 instructions simulated : ctaid=(3,3,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 292500  inst.: 34855018 (ipc=119.2) sim_rate=108245 (inst/sec) elapsed = 0:0:05:22 / Thu Apr 12 16:38:16 2018
GPGPU-Sim PTX: 35200000 instructions simulated : ctaid=(1,0,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 293500  inst.: 34992852 (ipc=119.2) sim_rate=108337 (inst/sec) elapsed = 0:0:05:23 / Thu Apr 12 16:38:17 2018
GPGPU-Sim PTX: 35300000 instructions simulated : ctaid=(3,1,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 294500  inst.: 35106817 (ipc=119.2) sim_rate=108354 (inst/sec) elapsed = 0:0:05:24 / Thu Apr 12 16:38:18 2018
GPGPU-Sim PTX: 35400000 instructions simulated : ctaid=(8,4,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 295500  inst.: 35202363 (ipc=119.1) sim_rate=108314 (inst/sec) elapsed = 0:0:05:25 / Thu Apr 12 16:38:19 2018
GPGPU-Sim PTX: 35500000 instructions simulated : ctaid=(4,5,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 296500  inst.: 35300697 (ipc=119.1) sim_rate=108284 (inst/sec) elapsed = 0:0:05:26 / Thu Apr 12 16:38:20 2018
GPGPU-Sim PTX: 35600000 instructions simulated : ctaid=(8,2,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 297500  inst.: 35405003 (ipc=119.0) sim_rate=108272 (inst/sec) elapsed = 0:0:05:27 / Thu Apr 12 16:38:21 2018
GPGPU-Sim PTX: 35700000 instructions simulated : ctaid=(5,2,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 298500  inst.: 35528032 (ipc=119.0) sim_rate=108317 (inst/sec) elapsed = 0:0:05:28 / Thu Apr 12 16:38:22 2018
GPGPU-Sim PTX: 35800000 instructions simulated : ctaid=(6,3,0) tid=(0,0,0)
GPGPU-Sim PTX: 35900000 instructions simulated : ctaid=(5,1,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 299500  inst.: 35649583 (ipc=119.0) sim_rate=108357 (inst/sec) elapsed = 0:0:05:29 / Thu Apr 12 16:38:23 2018
GPGPU-Sim PTX: 36000000 instructions simulated : ctaid=(6,7,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 300500  inst.: 35772697 (ipc=119.0) sim_rate=108402 (inst/sec) elapsed = 0:0:05:30 / Thu Apr 12 16:38:24 2018
GPGPU-Sim PTX: 36100000 instructions simulated : ctaid=(3,6,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 301500  inst.: 35890973 (ipc=119.0) sim_rate=108431 (inst/sec) elapsed = 0:0:05:31 / Thu Apr 12 16:38:25 2018
GPGPU-Sim PTX: 36200000 instructions simulated : ctaid=(0,3,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 302500  inst.: 36006168 (ipc=119.0) sim_rate=108452 (inst/sec) elapsed = 0:0:05:32 / Thu Apr 12 16:38:26 2018
GPGPU-Sim PTX: 36300000 instructions simulated : ctaid=(0,1,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 303500  inst.: 36109305 (ipc=119.0) sim_rate=108436 (inst/sec) elapsed = 0:0:05:33 / Thu Apr 12 16:38:27 2018
GPGPU-Sim PTX: 36400000 instructions simulated : ctaid=(0,0,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 304500  inst.: 36219938 (ipc=118.9) sim_rate=108442 (inst/sec) elapsed = 0:0:05:34 / Thu Apr 12 16:38:28 2018
GPGPU-Sim PTX: 36500000 instructions simulated : ctaid=(1,3,0) tid=(3,2,0)
GPGPU-Sim PTX: 36600000 instructions simulated : ctaid=(2,7,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 305500  inst.: 36339832 (ipc=119.0) sim_rate=108477 (inst/sec) elapsed = 0:0:05:35 / Thu Apr 12 16:38:29 2018
GPGPU-Sim PTX: 36700000 instructions simulated : ctaid=(8,5,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 306500  inst.: 36460492 (ipc=119.0) sim_rate=108513 (inst/sec) elapsed = 0:0:05:36 / Thu Apr 12 16:38:30 2018
GPGPU-Sim PTX: 36800000 instructions simulated : ctaid=(8,3,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 307500  inst.: 36580990 (ipc=119.0) sim_rate=108548 (inst/sec) elapsed = 0:0:05:37 / Thu Apr 12 16:38:31 2018
GPGPU-Sim PTX: 36900000 instructions simulated : ctaid=(2,5,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 308500  inst.: 36693224 (ipc=118.9) sim_rate=108559 (inst/sec) elapsed = 0:0:05:38 / Thu Apr 12 16:38:32 2018
GPGPU-Sim PTX: 37000000 instructions simulated : ctaid=(5,0,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 309500  inst.: 36799533 (ipc=118.9) sim_rate=108553 (inst/sec) elapsed = 0:0:05:39 / Thu Apr 12 16:38:33 2018
GPGPU-Sim PTX: 37100000 instructions simulated : ctaid=(0,4,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 310500  inst.: 36915658 (ipc=118.9) sim_rate=108575 (inst/sec) elapsed = 0:0:05:40 / Thu Apr 12 16:38:34 2018
GPGPU-Sim PTX: 37200000 instructions simulated : ctaid=(7,3,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 311000  inst.: 36977275 (ipc=118.9) sim_rate=108437 (inst/sec) elapsed = 0:0:05:41 / Thu Apr 12 16:38:35 2018
GPGPU-Sim PTX: 37300000 instructions simulated : ctaid=(6,1,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 312000  inst.: 37091757 (ipc=118.9) sim_rate=108455 (inst/sec) elapsed = 0:0:05:42 / Thu Apr 12 16:38:36 2018
GPGPU-Sim PTX: 37400000 instructions simulated : ctaid=(0,2,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 313000  inst.: 37219620 (ipc=118.9) sim_rate=108512 (inst/sec) elapsed = 0:0:05:43 / Thu Apr 12 16:38:37 2018
GPGPU-Sim PTX: 37500000 instructions simulated : ctaid=(6,4,0) tid=(0,4,0)
GPGPU-Sim PTX: 37600000 instructions simulated : ctaid=(5,3,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 314000  inst.: 37354671 (ipc=119.0) sim_rate=108589 (inst/sec) elapsed = 0:0:05:44 / Thu Apr 12 16:38:38 2018
GPGPU-Sim PTX: 37700000 instructions simulated : ctaid=(4,2,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 315000  inst.: 37457315 (ipc=118.9) sim_rate=108571 (inst/sec) elapsed = 0:0:05:45 / Thu Apr 12 16:38:39 2018
GPGPU-Sim PTX: 37800000 instructions simulated : ctaid=(5,1,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 316000  inst.: 37571756 (ipc=118.9) sim_rate=108588 (inst/sec) elapsed = 0:0:05:46 / Thu Apr 12 16:38:40 2018
GPGPU-Sim PTX: 37900000 instructions simulated : ctaid=(6,4,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 317000  inst.: 37705435 (ipc=118.9) sim_rate=108661 (inst/sec) elapsed = 0:0:05:47 / Thu Apr 12 16:38:41 2018
GPGPU-Sim PTX: 38000000 instructions simulated : ctaid=(8,2,0) tid=(0,2,0)
GPGPU-Sim PTX: 38100000 instructions simulated : ctaid=(2,6,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 318000  inst.: 37822400 (ipc=118.9) sim_rate=108685 (inst/sec) elapsed = 0:0:05:48 / Thu Apr 12 16:38:42 2018
GPGPU-Sim PTX: 38200000 instructions simulated : ctaid=(3,6,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 319000  inst.: 37937287 (ipc=118.9) sim_rate=108702 (inst/sec) elapsed = 0:0:05:49 / Thu Apr 12 16:38:43 2018
GPGPU-Sim PTX: 38300000 instructions simulated : ctaid=(2,0,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 320000  inst.: 38050058 (ipc=118.9) sim_rate=108714 (inst/sec) elapsed = 0:0:05:50 / Thu Apr 12 16:38:44 2018
GPGPU-Sim PTX: 38400000 instructions simulated : ctaid=(8,1,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 321000  inst.: 38188599 (ipc=119.0) sim_rate=108799 (inst/sec) elapsed = 0:0:05:51 / Thu Apr 12 16:38:45 2018
GPGPU-Sim PTX: 38500000 instructions simulated : ctaid=(1,3,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 321500  inst.: 38255843 (ipc=119.0) sim_rate=108681 (inst/sec) elapsed = 0:0:05:52 / Thu Apr 12 16:38:46 2018
GPGPU-Sim PTX: 38600000 instructions simulated : ctaid=(0,1,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 323000  inst.: 38398074 (ipc=118.9) sim_rate=108776 (inst/sec) elapsed = 0:0:05:53 / Thu Apr 12 16:38:47 2018
GPGPU-Sim PTX: 38700000 instructions simulated : ctaid=(4,6,0) tid=(3,5,0)
GPGPU-Sim PTX: 38800000 instructions simulated : ctaid=(1,4,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 324000  inst.: 38530638 (ipc=118.9) sim_rate=108843 (inst/sec) elapsed = 0:0:05:54 / Thu Apr 12 16:38:48 2018
GPGPU-Sim PTX: 38900000 instructions simulated : ctaid=(2,1,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 325000  inst.: 38662832 (ipc=119.0) sim_rate=108909 (inst/sec) elapsed = 0:0:05:55 / Thu Apr 12 16:38:49 2018
GPGPU-Sim PTX: 39000000 instructions simulated : ctaid=(5,6,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 326000  inst.: 38775707 (ipc=118.9) sim_rate=108920 (inst/sec) elapsed = 0:0:05:56 / Thu Apr 12 16:38:50 2018
GPGPU-Sim PTX: 39100000 instructions simulated : ctaid=(3,4,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 326500  inst.: 38837482 (ipc=119.0) sim_rate=108788 (inst/sec) elapsed = 0:0:05:57 / Thu Apr 12 16:38:51 2018
GPGPU-Sim PTX: 39200000 instructions simulated : ctaid=(0,5,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 327500  inst.: 38962585 (ipc=119.0) sim_rate=108834 (inst/sec) elapsed = 0:0:05:58 / Thu Apr 12 16:38:52 2018
GPGPU-Sim PTX: 39300000 instructions simulated : ctaid=(8,2,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 328500  inst.: 39071498 (ipc=118.9) sim_rate=108834 (inst/sec) elapsed = 0:0:05:59 / Thu Apr 12 16:38:53 2018
GPGPU-Sim PTX: 39400000 instructions simulated : ctaid=(7,0,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 329000  inst.: 39130581 (ipc=118.9) sim_rate=108696 (inst/sec) elapsed = 0:0:06:00 / Thu Apr 12 16:38:54 2018
GPGPU-Sim PTX: 39500000 instructions simulated : ctaid=(2,1,0) tid=(6,1,0)
GPGPU-Sim PTX: 39600000 instructions simulated : ctaid=(2,3,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 330500  inst.: 39301735 (ipc=118.9) sim_rate=108869 (inst/sec) elapsed = 0:0:06:01 / Thu Apr 12 16:38:55 2018
GPGPU-Sim uArch: cycles simulated: 331000  inst.: 39356411 (ipc=118.9) sim_rate=108719 (inst/sec) elapsed = 0:0:06:02 / Thu Apr 12 16:38:56 2018
GPGPU-Sim PTX: 39700000 instructions simulated : ctaid=(4,2,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 332000  inst.: 39493892 (ipc=119.0) sim_rate=108798 (inst/sec) elapsed = 0:0:06:03 / Thu Apr 12 16:38:57 2018
GPGPU-Sim PTX: 39800000 instructions simulated : ctaid=(2,5,0) tid=(5,4,0)
GPGPU-Sim PTX: 39900000 instructions simulated : ctaid=(7,0,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 333000  inst.: 39636378 (ipc=119.0) sim_rate=108891 (inst/sec) elapsed = 0:0:06:04 / Thu Apr 12 16:38:58 2018
GPGPU-Sim PTX: 40000000 instructions simulated : ctaid=(4,5,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 334000  inst.: 39760207 (ipc=119.0) sim_rate=108932 (inst/sec) elapsed = 0:0:06:05 / Thu Apr 12 16:38:59 2018
GPGPU-Sim PTX: 40100000 instructions simulated : ctaid=(8,3,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 335000  inst.: 39868567 (ipc=119.0) sim_rate=108930 (inst/sec) elapsed = 0:0:06:06 / Thu Apr 12 16:39:00 2018
GPGPU-Sim PTX: 40200000 instructions simulated : ctaid=(5,3,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 336000  inst.: 39977394 (ipc=119.0) sim_rate=108930 (inst/sec) elapsed = 0:0:06:07 / Thu Apr 12 16:39:01 2018
GPGPU-Sim PTX: 40300000 instructions simulated : ctaid=(5,6,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 336500  inst.: 40041345 (ipc=119.0) sim_rate=108808 (inst/sec) elapsed = 0:0:06:08 / Thu Apr 12 16:39:02 2018
GPGPU-Sim PTX: 40400000 instructions simulated : ctaid=(4,3,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 337500  inst.: 40162930 (ipc=119.0) sim_rate=108842 (inst/sec) elapsed = 0:0:06:09 / Thu Apr 12 16:39:03 2018
GPGPU-Sim PTX: 40500000 instructions simulated : ctaid=(2,0,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 338500  inst.: 40279532 (ipc=119.0) sim_rate=108863 (inst/sec) elapsed = 0:0:06:10 / Thu Apr 12 16:39:04 2018
GPGPU-Sim PTX: 40600000 instructions simulated : ctaid=(3,0,0) tid=(1,5,0)
GPGPU-Sim PTX: 40700000 instructions simulated : ctaid=(6,2,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 339500  inst.: 40440196 (ipc=119.1) sim_rate=109003 (inst/sec) elapsed = 0:0:06:11 / Thu Apr 12 16:39:05 2018
GPGPU-Sim PTX: 40800000 instructions simulated : ctaid=(5,1,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 340500  inst.: 40581204 (ipc=119.2) sim_rate=109089 (inst/sec) elapsed = 0:0:06:12 / Thu Apr 12 16:39:06 2018
GPGPU-Sim PTX: 40900000 instructions simulated : ctaid=(8,4,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 341500  inst.: 40679488 (ipc=119.1) sim_rate=109060 (inst/sec) elapsed = 0:0:06:13 / Thu Apr 12 16:39:07 2018
GPGPU-Sim PTX: 41000000 instructions simulated : ctaid=(2,3,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 342500  inst.: 40785439 (ipc=119.1) sim_rate=109051 (inst/sec) elapsed = 0:0:06:14 / Thu Apr 12 16:39:08 2018
GPGPU-Sim PTX: 41100000 instructions simulated : ctaid=(6,1,0) tid=(5,6,0)
GPGPU-Sim PTX: 41200000 instructions simulated : ctaid=(5,6,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 343500  inst.: 40905601 (ipc=119.1) sim_rate=109081 (inst/sec) elapsed = 0:0:06:15 / Thu Apr 12 16:39:09 2018
GPGPU-Sim PTX: 41300000 instructions simulated : ctaid=(8,2,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 344500  inst.: 41044213 (ipc=119.1) sim_rate=109160 (inst/sec) elapsed = 0:0:06:16 / Thu Apr 12 16:39:10 2018
GPGPU-Sim PTX: 41400000 instructions simulated : ctaid=(8,6,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 345000  inst.: 41113801 (ipc=119.2) sim_rate=109055 (inst/sec) elapsed = 0:0:06:17 / Thu Apr 12 16:39:11 2018
GPGPU-Sim PTX: 41500000 instructions simulated : ctaid=(4,4,0) tid=(4,2,0)
GPGPU-Sim PTX: 41600000 instructions simulated : ctaid=(5,7,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 346500  inst.: 41299929 (ipc=119.2) sim_rate=109259 (inst/sec) elapsed = 0:0:06:18 / Thu Apr 12 16:39:12 2018
GPGPU-Sim uArch: cycles simulated: 347000  inst.: 41356527 (ipc=119.2) sim_rate=109120 (inst/sec) elapsed = 0:0:06:19 / Thu Apr 12 16:39:13 2018
GPGPU-Sim PTX: 41700000 instructions simulated : ctaid=(5,1,0) tid=(3,2,0)
GPGPU-Sim PTX: 41800000 instructions simulated : ctaid=(2,4,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 348500  inst.: 41526940 (ipc=119.2) sim_rate=109281 (inst/sec) elapsed = 0:0:06:20 / Thu Apr 12 16:39:14 2018
GPGPU-Sim PTX: 41900000 instructions simulated : ctaid=(6,2,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 349500  inst.: 41648975 (ipc=119.2) sim_rate=109314 (inst/sec) elapsed = 0:0:06:21 / Thu Apr 12 16:39:15 2018
GPGPU-Sim PTX: 42000000 instructions simulated : ctaid=(4,1,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 350000  inst.: 41714393 (ipc=119.2) sim_rate=109199 (inst/sec) elapsed = 0:0:06:22 / Thu Apr 12 16:39:16 2018
GPGPU-Sim PTX: 42100000 instructions simulated : ctaid=(8,0,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 351000  inst.: 41866972 (ipc=119.3) sim_rate=109313 (inst/sec) elapsed = 0:0:06:23 / Thu Apr 12 16:39:17 2018
GPGPU-Sim PTX: 42200000 instructions simulated : ctaid=(3,0,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 352000  inst.: 41971158 (ipc=119.2) sim_rate=109299 (inst/sec) elapsed = 0:0:06:24 / Thu Apr 12 16:39:18 2018
GPGPU-Sim PTX: 42300000 instructions simulated : ctaid=(7,0,0) tid=(6,6,0)
GPGPU-Sim PTX: 42400000 instructions simulated : ctaid=(5,1,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 353000  inst.: 42080612 (ipc=119.2) sim_rate=109300 (inst/sec) elapsed = 0:0:06:25 / Thu Apr 12 16:39:19 2018
GPGPU-Sim PTX: 42500000 instructions simulated : ctaid=(6,0,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 354000  inst.: 42197673 (ipc=119.2) sim_rate=109320 (inst/sec) elapsed = 0:0:06:26 / Thu Apr 12 16:39:20 2018
GPGPU-Sim PTX: 42600000 instructions simulated : ctaid=(6,4,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 355000  inst.: 42322500 (ipc=119.2) sim_rate=109360 (inst/sec) elapsed = 0:0:06:27 / Thu Apr 12 16:39:21 2018
GPGPU-Sim PTX: 42700000 instructions simulated : ctaid=(1,3,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 356000  inst.: 42445288 (ipc=119.2) sim_rate=109395 (inst/sec) elapsed = 0:0:06:28 / Thu Apr 12 16:39:22 2018
GPGPU-Sim PTX: 42800000 instructions simulated : ctaid=(3,7,0) tid=(0,1,0)
GPGPU-Sim PTX: 42900000 instructions simulated : ctaid=(6,5,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 357000  inst.: 42576563 (ipc=119.3) sim_rate=109451 (inst/sec) elapsed = 0:0:06:29 / Thu Apr 12 16:39:23 2018
GPGPU-Sim PTX: 43000000 instructions simulated : ctaid=(7,0,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 358000  inst.: 42698824 (ipc=119.3) sim_rate=109484 (inst/sec) elapsed = 0:0:06:30 / Thu Apr 12 16:39:24 2018
GPGPU-Sim PTX: 43100000 instructions simulated : ctaid=(5,4,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 359000  inst.: 42822555 (ipc=119.3) sim_rate=109520 (inst/sec) elapsed = 0:0:06:31 / Thu Apr 12 16:39:25 2018
GPGPU-Sim PTX: 43200000 instructions simulated : ctaid=(7,5,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 360000  inst.: 42933835 (ipc=119.3) sim_rate=109525 (inst/sec) elapsed = 0:0:06:32 / Thu Apr 12 16:39:26 2018
GPGPU-Sim PTX: 43300000 instructions simulated : ctaid=(5,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 361000  inst.: 43057415 (ipc=119.3) sim_rate=109560 (inst/sec) elapsed = 0:0:06:33 / Thu Apr 12 16:39:27 2018
GPGPU-Sim PTX: 43400000 instructions simulated : ctaid=(3,6,0) tid=(1,0,0)
GPGPU-Sim PTX: 43500000 instructions simulated : ctaid=(2,2,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 362000  inst.: 43178517 (ipc=119.3) sim_rate=109590 (inst/sec) elapsed = 0:0:06:34 / Thu Apr 12 16:39:28 2018
GPGPU-Sim PTX: 43600000 instructions simulated : ctaid=(7,1,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 363000  inst.: 43305810 (ipc=119.3) sim_rate=109634 (inst/sec) elapsed = 0:0:06:35 / Thu Apr 12 16:39:29 2018
GPGPU-Sim PTX: 43700000 instructions simulated : ctaid=(4,6,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 364000  inst.: 43449199 (ipc=119.4) sim_rate=109720 (inst/sec) elapsed = 0:0:06:36 / Thu Apr 12 16:39:30 2018
GPGPU-Sim PTX: 43800000 instructions simulated : ctaid=(7,6,0) tid=(1,7,0)
GPGPU-Sim PTX: 43900000 instructions simulated : ctaid=(3,3,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 365000  inst.: 43573398 (ipc=119.4) sim_rate=109756 (inst/sec) elapsed = 0:0:06:37 / Thu Apr 12 16:39:31 2018
GPGPU-Sim PTX: 44000000 instructions simulated : ctaid=(0,2,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 366000  inst.: 43688142 (ipc=119.4) sim_rate=109769 (inst/sec) elapsed = 0:0:06:38 / Thu Apr 12 16:39:32 2018
GPGPU-Sim PTX: 44100000 instructions simulated : ctaid=(8,0,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 367000  inst.: 43811755 (ipc=119.4) sim_rate=109803 (inst/sec) elapsed = 0:0:06:39 / Thu Apr 12 16:39:33 2018
GPGPU-Sim PTX: 44200000 instructions simulated : ctaid=(0,7,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 368000  inst.: 43938816 (ipc=119.4) sim_rate=109847 (inst/sec) elapsed = 0:0:06:40 / Thu Apr 12 16:39:34 2018
GPGPU-Sim PTX: 44300000 instructions simulated : ctaid=(7,2,0) tid=(6,7,0)
GPGPU-Sim PTX: 44400000 instructions simulated : ctaid=(4,0,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 369000  inst.: 44082163 (ipc=119.5) sim_rate=109930 (inst/sec) elapsed = 0:0:06:41 / Thu Apr 12 16:39:35 2018
GPGPU-Sim PTX: 44500000 instructions simulated : ctaid=(7,3,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 369500  inst.: 44160490 (ipc=119.5) sim_rate=109851 (inst/sec) elapsed = 0:0:06:42 / Thu Apr 12 16:39:36 2018
GPGPU-Sim PTX: 44600000 instructions simulated : ctaid=(7,6,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 370500  inst.: 44284748 (ipc=119.5) sim_rate=109887 (inst/sec) elapsed = 0:0:06:43 / Thu Apr 12 16:39:37 2018
GPGPU-Sim PTX: 44700000 instructions simulated : ctaid=(4,5,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 371500  inst.: 44396246 (ipc=119.5) sim_rate=109891 (inst/sec) elapsed = 0:0:06:44 / Thu Apr 12 16:39:38 2018
GPGPU-Sim PTX: 44800000 instructions simulated : ctaid=(7,4,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 372500  inst.: 44493487 (ipc=119.4) sim_rate=109860 (inst/sec) elapsed = 0:0:06:45 / Thu Apr 12 16:39:39 2018
GPGPU-Sim PTX: 44900000 instructions simulated : ctaid=(4,6,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 373500  inst.: 44645314 (ipc=119.5) sim_rate=109963 (inst/sec) elapsed = 0:0:06:46 / Thu Apr 12 16:39:40 2018
GPGPU-Sim PTX: 45000000 instructions simulated : ctaid=(3,3,0) tid=(2,0,0)
GPGPU-Sim PTX: 45100000 instructions simulated : ctaid=(2,0,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 374500  inst.: 44791069 (ipc=119.6) sim_rate=110051 (inst/sec) elapsed = 0:0:06:47 / Thu Apr 12 16:39:41 2018
GPGPU-Sim PTX: 45200000 instructions simulated : ctaid=(4,5,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 375000  inst.: 44876277 (ipc=119.7) sim_rate=109990 (inst/sec) elapsed = 0:0:06:48 / Thu Apr 12 16:39:42 2018
GPGPU-Sim PTX: 45300000 instructions simulated : ctaid=(4,4,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 376000  inst.: 45020116 (ipc=119.7) sim_rate=110073 (inst/sec) elapsed = 0:0:06:49 / Thu Apr 12 16:39:43 2018
GPGPU-Sim PTX: 45400000 instructions simulated : ctaid=(4,5,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 377000  inst.: 45134556 (ipc=119.7) sim_rate=110084 (inst/sec) elapsed = 0:0:06:50 / Thu Apr 12 16:39:44 2018
GPGPU-Sim PTX: 45500000 instructions simulated : ctaid=(2,2,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 378000  inst.: 45227133 (ipc=119.6) sim_rate=110041 (inst/sec) elapsed = 0:0:06:51 / Thu Apr 12 16:39:45 2018
GPGPU-Sim PTX: 45600000 instructions simulated : ctaid=(7,2,0) tid=(0,4,0)
GPGPU-Sim PTX: 45700000 instructions simulated : ctaid=(1,6,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 379000  inst.: 45352819 (ipc=119.7) sim_rate=110079 (inst/sec) elapsed = 0:0:06:52 / Thu Apr 12 16:39:46 2018
GPGPU-Sim PTX: 45800000 instructions simulated : ctaid=(2,4,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 380000  inst.: 45496862 (ipc=119.7) sim_rate=110161 (inst/sec) elapsed = 0:0:06:53 / Thu Apr 12 16:39:47 2018
GPGPU-Sim PTX: 45900000 instructions simulated : ctaid=(1,1,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 380500  inst.: 45592056 (ipc=119.8) sim_rate=110125 (inst/sec) elapsed = 0:0:06:54 / Thu Apr 12 16:39:48 2018
GPGPU-Sim PTX: 46000000 instructions simulated : ctaid=(5,3,0) tid=(7,2,0)
GPGPU-Sim PTX: 46100000 instructions simulated : ctaid=(2,2,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 381500  inst.: 45743732 (ipc=119.9) sim_rate=110225 (inst/sec) elapsed = 0:0:06:55 / Thu Apr 12 16:39:49 2018
GPGPU-Sim uArch: cycles simulated: 382000  inst.: 45799871 (ipc=119.9) sim_rate=110095 (inst/sec) elapsed = 0:0:06:56 / Thu Apr 12 16:39:50 2018
GPGPU-Sim PTX: 46200000 instructions simulated : ctaid=(8,0,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 383000  inst.: 45901637 (ipc=119.8) sim_rate=110075 (inst/sec) elapsed = 0:0:06:57 / Thu Apr 12 16:39:51 2018
GPGPU-Sim PTX: 46300000 instructions simulated : ctaid=(7,1,0) tid=(2,3,0)
GPGPU-Sim PTX: 46400000 instructions simulated : ctaid=(4,5,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 384500  inst.: 46076291 (ipc=119.8) sim_rate=110230 (inst/sec) elapsed = 0:0:06:58 / Thu Apr 12 16:39:52 2018
GPGPU-Sim PTX: 46500000 instructions simulated : ctaid=(6,3,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 385000  inst.: 46146824 (ipc=119.9) sim_rate=110135 (inst/sec) elapsed = 0:0:06:59 / Thu Apr 12 16:39:53 2018
GPGPU-Sim PTX: 46600000 instructions simulated : ctaid=(1,4,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 386000  inst.: 46310738 (ipc=120.0) sim_rate=110263 (inst/sec) elapsed = 0:0:07:00 / Thu Apr 12 16:39:54 2018
GPGPU-Sim PTX: 46700000 instructions simulated : ctaid=(3,0,0) tid=(2,3,0)
GPGPU-Sim PTX: 46800000 instructions simulated : ctaid=(2,6,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 387000  inst.: 46464860 (ipc=120.1) sim_rate=110367 (inst/sec) elapsed = 0:0:07:01 / Thu Apr 12 16:39:55 2018
GPGPU-Sim PTX: 46900000 instructions simulated : ctaid=(6,5,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 388000  inst.: 46581299 (ipc=120.1) sim_rate=110382 (inst/sec) elapsed = 0:0:07:02 / Thu Apr 12 16:39:56 2018
GPGPU-Sim PTX: 47000000 instructions simulated : ctaid=(0,0,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 389000  inst.: 46694461 (ipc=120.0) sim_rate=110388 (inst/sec) elapsed = 0:0:07:03 / Thu Apr 12 16:39:57 2018
GPGPU-Sim PTX: 47100000 instructions simulated : ctaid=(7,6,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 389500  inst.: 46766365 (ipc=120.1) sim_rate=110298 (inst/sec) elapsed = 0:0:07:04 / Thu Apr 12 16:39:58 2018
GPGPU-Sim PTX: 47200000 instructions simulated : ctaid=(0,1,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 390500  inst.: 46910595 (ipc=120.1) sim_rate=110377 (inst/sec) elapsed = 0:0:07:05 / Thu Apr 12 16:39:59 2018
GPGPU-Sim PTX: 47300000 instructions simulated : ctaid=(4,1,0) tid=(5,3,0)
GPGPU-Sim PTX: 47400000 instructions simulated : ctaid=(7,3,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 391500  inst.: 47066241 (ipc=120.2) sim_rate=110484 (inst/sec) elapsed = 0:0:07:06 / Thu Apr 12 16:40:00 2018
GPGPU-Sim PTX: 47500000 instructions simulated : ctaid=(8,2,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 392500  inst.: 47195685 (ipc=120.2) sim_rate=110528 (inst/sec) elapsed = 0:0:07:07 / Thu Apr 12 16:40:01 2018
GPGPU-Sim PTX: 47600000 instructions simulated : ctaid=(7,5,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 393000  inst.: 47256786 (ipc=120.2) sim_rate=110413 (inst/sec) elapsed = 0:0:07:08 / Thu Apr 12 16:40:02 2018
GPGPU-Sim PTX: 47700000 instructions simulated : ctaid=(5,1,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 394000  inst.: 47390814 (ipc=120.3) sim_rate=110468 (inst/sec) elapsed = 0:0:07:09 / Thu Apr 12 16:40:03 2018
GPGPU-Sim PTX: 47800000 instructions simulated : ctaid=(4,4,0) tid=(3,0,0)
GPGPU-Sim PTX: 47900000 instructions simulated : ctaid=(4,4,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 395000  inst.: 47529473 (ipc=120.3) sim_rate=110533 (inst/sec) elapsed = 0:0:07:10 / Thu Apr 12 16:40:04 2018
GPGPU-Sim PTX: 48000000 instructions simulated : ctaid=(7,0,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 396000  inst.: 47659225 (ipc=120.4) sim_rate=110578 (inst/sec) elapsed = 0:0:07:11 / Thu Apr 12 16:40:05 2018
GPGPU-Sim PTX: 48100000 instructions simulated : ctaid=(6,2,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 396500  inst.: 47730296 (ipc=120.4) sim_rate=110486 (inst/sec) elapsed = 0:0:07:12 / Thu Apr 12 16:40:06 2018
GPGPU-Sim PTX: 48200000 instructions simulated : ctaid=(6,6,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 397500  inst.: 47850615 (ipc=120.4) sim_rate=110509 (inst/sec) elapsed = 0:0:07:13 / Thu Apr 12 16:40:07 2018
GPGPU-Sim PTX: 48300000 instructions simulated : ctaid=(7,0,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 398500  inst.: 47955944 (ipc=120.3) sim_rate=110497 (inst/sec) elapsed = 0:0:07:14 / Thu Apr 12 16:40:08 2018
GPGPU-Sim uArch: cycles simulated: 399000  inst.: 48011520 (ipc=120.3) sim_rate=110371 (inst/sec) elapsed = 0:0:07:15 / Thu Apr 12 16:40:09 2018
GPGPU-Sim PTX: 48400000 instructions simulated : ctaid=(6,5,0) tid=(7,7,0)
GPGPU-Sim PTX: 48500000 instructions simulated : ctaid=(1,2,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 400000  inst.: 48124299 (ipc=120.3) sim_rate=110376 (inst/sec) elapsed = 0:0:07:16 / Thu Apr 12 16:40:10 2018
GPGPU-Sim PTX: 48600000 instructions simulated : ctaid=(7,3,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 401000  inst.: 48259442 (ipc=120.3) sim_rate=110433 (inst/sec) elapsed = 0:0:07:17 / Thu Apr 12 16:40:11 2018
GPGPU-Sim PTX: 48700000 instructions simulated : ctaid=(7,5,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 401500  inst.: 48323887 (ipc=120.4) sim_rate=110328 (inst/sec) elapsed = 0:0:07:18 / Thu Apr 12 16:40:12 2018
GPGPU-Sim PTX: 48800000 instructions simulated : ctaid=(8,2,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 402500  inst.: 48454078 (ipc=120.4) sim_rate=110373 (inst/sec) elapsed = 0:0:07:19 / Thu Apr 12 16:40:13 2018
GPGPU-Sim PTX: 48900000 instructions simulated : ctaid=(6,4,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 403500  inst.: 48554613 (ipc=120.3) sim_rate=110351 (inst/sec) elapsed = 0:0:07:20 / Thu Apr 12 16:40:14 2018
GPGPU-Sim PTX: 49000000 instructions simulated : ctaid=(3,3,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 404500  inst.: 48654687 (ipc=120.3) sim_rate=110328 (inst/sec) elapsed = 0:0:07:21 / Thu Apr 12 16:40:15 2018
GPGPU-Sim PTX: 49100000 instructions simulated : ctaid=(3,2,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 405500  inst.: 48767997 (ipc=120.3) sim_rate=110334 (inst/sec) elapsed = 0:0:07:22 / Thu Apr 12 16:40:16 2018
GPGPU-Sim PTX: 49200000 instructions simulated : ctaid=(1,5,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 406500  inst.: 48867323 (ipc=120.2) sim_rate=110309 (inst/sec) elapsed = 0:0:07:23 / Thu Apr 12 16:40:17 2018
GPGPU-Sim PTX: 49300000 instructions simulated : ctaid=(1,6,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 407500  inst.: 48951577 (ipc=120.1) sim_rate=110251 (inst/sec) elapsed = 0:0:07:24 / Thu Apr 12 16:40:18 2018
GPGPU-Sim PTX: 49400000 instructions simulated : ctaid=(1,6,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 408000  inst.: 49003307 (ipc=120.1) sim_rate=110119 (inst/sec) elapsed = 0:0:07:25 / Thu Apr 12 16:40:19 2018
GPGPU-Sim uArch: cycles simulated: 409000  inst.: 49096111 (ipc=120.0) sim_rate=110080 (inst/sec) elapsed = 0:0:07:26 / Thu Apr 12 16:40:20 2018
GPGPU-Sim PTX: 49500000 instructions simulated : ctaid=(2,5,0) tid=(7,3,0)
GPGPU-Sim PTX: 49600000 instructions simulated : ctaid=(1,2,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 410000  inst.: 49202287 (ipc=120.0) sim_rate=110072 (inst/sec) elapsed = 0:0:07:27 / Thu Apr 12 16:40:21 2018
GPGPU-Sim PTX: 49700000 instructions simulated : ctaid=(8,6,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 411000  inst.: 49304281 (ipc=120.0) sim_rate=110054 (inst/sec) elapsed = 0:0:07:28 / Thu Apr 12 16:40:22 2018
GPGPU-Sim uArch: cycles simulated: 411500  inst.: 49349131 (ipc=119.9) sim_rate=109908 (inst/sec) elapsed = 0:0:07:29 / Thu Apr 12 16:40:23 2018
GPGPU-Sim PTX: 49800000 instructions simulated : ctaid=(7,5,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 412500  inst.: 49446571 (ipc=119.9) sim_rate=109881 (inst/sec) elapsed = 0:0:07:30 / Thu Apr 12 16:40:24 2018
GPGPU-Sim PTX: 49900000 instructions simulated : ctaid=(0,2,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 413500  inst.: 49528253 (ipc=119.8) sim_rate=109818 (inst/sec) elapsed = 0:0:07:31 / Thu Apr 12 16:40:25 2018
GPGPU-Sim PTX: 50000000 instructions simulated : ctaid=(4,6,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 414500  inst.: 49612211 (ipc=119.7) sim_rate=109761 (inst/sec) elapsed = 0:0:07:32 / Thu Apr 12 16:40:26 2018
GPGPU-Sim PTX: 50100000 instructions simulated : ctaid=(1,2,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 415500  inst.: 49703575 (ipc=119.6) sim_rate=109720 (inst/sec) elapsed = 0:0:07:33 / Thu Apr 12 16:40:27 2018
GPGPU-Sim PTX: 50200000 instructions simulated : ctaid=(1,5,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 416500  inst.: 49801863 (ipc=119.6) sim_rate=109695 (inst/sec) elapsed = 0:0:07:34 / Thu Apr 12 16:40:28 2018
GPGPU-Sim uArch: cycles simulated: 417500  inst.: 49887751 (ipc=119.5) sim_rate=109643 (inst/sec) elapsed = 0:0:07:35 / Thu Apr 12 16:40:29 2018
GPGPU-Sim PTX: 50300000 instructions simulated : ctaid=(0,1,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 418500  inst.: 49981663 (ipc=119.4) sim_rate=109608 (inst/sec) elapsed = 0:0:07:36 / Thu Apr 12 16:40:30 2018
GPGPU-Sim PTX: 50400000 instructions simulated : ctaid=(2,1,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 419500  inst.: 50091929 (ipc=119.4) sim_rate=109610 (inst/sec) elapsed = 0:0:07:37 / Thu Apr 12 16:40:31 2018
GPGPU-Sim PTX: 50500000 instructions simulated : ctaid=(3,6,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 420000  inst.: 50130937 (ipc=119.4) sim_rate=109456 (inst/sec) elapsed = 0:0:07:38 / Thu Apr 12 16:40:32 2018
GPGPU-Sim PTX: 50600000 instructions simulated : ctaid=(6,2,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 421000  inst.: 50216415 (ipc=119.3) sim_rate=109403 (inst/sec) elapsed = 0:0:07:39 / Thu Apr 12 16:40:33 2018
GPGPU-Sim PTX: 50700000 instructions simulated : ctaid=(8,6,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 422000  inst.: 50308343 (ipc=119.2) sim_rate=109365 (inst/sec) elapsed = 0:0:07:40 / Thu Apr 12 16:40:34 2018
GPGPU-Sim uArch: cycles simulated: 423000  inst.: 50381603 (ipc=119.1) sim_rate=109287 (inst/sec) elapsed = 0:0:07:41 / Thu Apr 12 16:40:35 2018
GPGPU-Sim PTX: 50800000 instructions simulated : ctaid=(3,7,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 424000  inst.: 50460821 (ipc=119.0) sim_rate=109222 (inst/sec) elapsed = 0:0:07:42 / Thu Apr 12 16:40:36 2018
GPGPU-Sim PTX: 50900000 instructions simulated : ctaid=(3,6,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 425000  inst.: 50537587 (ipc=118.9) sim_rate=109152 (inst/sec) elapsed = 0:0:07:43 / Thu Apr 12 16:40:37 2018
GPGPU-Sim uArch: cycles simulated: 425500  inst.: 50577911 (ipc=118.9) sim_rate=109004 (inst/sec) elapsed = 0:0:07:44 / Thu Apr 12 16:40:38 2018
GPGPU-Sim PTX: 51000000 instructions simulated : ctaid=(4,4,0) tid=(3,1,0)
GPGPU-Sim PTX: 51100000 instructions simulated : ctaid=(6,4,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 427000  inst.: 50705957 (ipc=118.7) sim_rate=109045 (inst/sec) elapsed = 0:0:07:45 / Thu Apr 12 16:40:39 2018
GPGPU-Sim uArch: cycles simulated: 427500  inst.: 50753969 (ipc=118.7) sim_rate=108914 (inst/sec) elapsed = 0:0:07:46 / Thu Apr 12 16:40:40 2018
GPGPU-Sim PTX: 51200000 instructions simulated : ctaid=(2,2,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 428500  inst.: 50849275 (ipc=118.7) sim_rate=108884 (inst/sec) elapsed = 0:0:07:47 / Thu Apr 12 16:40:41 2018
GPGPU-Sim PTX: 51300000 instructions simulated : ctaid=(3,1,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 430000  inst.: 50974249 (ipc=118.5) sim_rate=108919 (inst/sec) elapsed = 0:0:07:48 / Thu Apr 12 16:40:42 2018
GPGPU-Sim PTX: 51400000 instructions simulated : ctaid=(4,3,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 431000  inst.: 51047829 (ipc=118.4) sim_rate=108843 (inst/sec) elapsed = 0:0:07:49 / Thu Apr 12 16:40:43 2018
GPGPU-Sim PTX: 51500000 instructions simulated : ctaid=(2,1,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 432000  inst.: 51123975 (ipc=118.3) sim_rate=108774 (inst/sec) elapsed = 0:0:07:50 / Thu Apr 12 16:40:44 2018
GPGPU-Sim PTX: 51600000 instructions simulated : ctaid=(4,6,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 433000  inst.: 51205087 (ipc=118.3) sim_rate=108715 (inst/sec) elapsed = 0:0:07:51 / Thu Apr 12 16:40:45 2018
GPGPU-Sim uArch: cycles simulated: 434000  inst.: 51273421 (ipc=118.1) sim_rate=108630 (inst/sec) elapsed = 0:0:07:52 / Thu Apr 12 16:40:46 2018
GPGPU-Sim PTX: 51700000 instructions simulated : ctaid=(0,6,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 435000  inst.: 51350907 (ipc=118.0) sim_rate=108564 (inst/sec) elapsed = 0:0:07:53 / Thu Apr 12 16:40:47 2018
GPGPU-Sim PTX: 51800000 instructions simulated : ctaid=(2,2,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 436000  inst.: 51426439 (ipc=118.0) sim_rate=108494 (inst/sec) elapsed = 0:0:07:54 / Thu Apr 12 16:40:48 2018
GPGPU-Sim PTX: 51900000 instructions simulated : ctaid=(8,5,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 437000  inst.: 51520043 (ipc=117.9) sim_rate=108463 (inst/sec) elapsed = 0:0:07:55 / Thu Apr 12 16:40:49 2018
GPGPU-Sim PTX: 52000000 instructions simulated : ctaid=(6,3,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 438000  inst.: 51599853 (ipc=117.8) sim_rate=108403 (inst/sec) elapsed = 0:0:07:56 / Thu Apr 12 16:40:50 2018
GPGPU-Sim uArch: cycles simulated: 439000  inst.: 51675993 (ipc=117.7) sim_rate=108335 (inst/sec) elapsed = 0:0:07:57 / Thu Apr 12 16:40:51 2018
GPGPU-Sim PTX: 52100000 instructions simulated : ctaid=(3,4,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 440000  inst.: 51753075 (ipc=117.6) sim_rate=108270 (inst/sec) elapsed = 0:0:07:58 / Thu Apr 12 16:40:52 2018
GPGPU-Sim PTX: 52200000 instructions simulated : ctaid=(7,3,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 441000  inst.: 51819863 (ipc=117.5) sim_rate=108183 (inst/sec) elapsed = 0:0:07:59 / Thu Apr 12 16:40:53 2018
GPGPU-Sim PTX: 52300000 instructions simulated : ctaid=(3,0,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 442000  inst.: 51895807 (ipc=117.4) sim_rate=108116 (inst/sec) elapsed = 0:0:08:00 / Thu Apr 12 16:40:54 2018
GPGPU-Sim uArch: cycles simulated: 443000  inst.: 51981053 (ipc=117.3) sim_rate=108068 (inst/sec) elapsed = 0:0:08:01 / Thu Apr 12 16:40:55 2018
GPGPU-Sim PTX: 52400000 instructions simulated : ctaid=(8,6,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 444000  inst.: 52050485 (ipc=117.2) sim_rate=107988 (inst/sec) elapsed = 0:0:08:02 / Thu Apr 12 16:40:56 2018
GPGPU-Sim PTX: 52500000 instructions simulated : ctaid=(3,5,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 445000  inst.: 52132515 (ipc=117.2) sim_rate=107934 (inst/sec) elapsed = 0:0:08:03 / Thu Apr 12 16:40:57 2018
GPGPU-Sim PTX: 52600000 instructions simulated : ctaid=(1,4,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 446000  inst.: 52213399 (ipc=117.1) sim_rate=107878 (inst/sec) elapsed = 0:0:08:04 / Thu Apr 12 16:40:58 2018
GPGPU-Sim PTX: 52700000 instructions simulated : ctaid=(2,5,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 447000  inst.: 52290009 (ipc=117.0) sim_rate=107814 (inst/sec) elapsed = 0:0:08:05 / Thu Apr 12 16:40:59 2018
GPGPU-Sim uArch: cycles simulated: 448000  inst.: 52374935 (ipc=116.9) sim_rate=107767 (inst/sec) elapsed = 0:0:08:06 / Thu Apr 12 16:41:00 2018
GPGPU-Sim PTX: 52800000 instructions simulated : ctaid=(5,3,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 449000  inst.: 52450515 (ipc=116.8) sim_rate=107701 (inst/sec) elapsed = 0:0:08:07 / Thu Apr 12 16:41:01 2018
GPGPU-Sim PTX: 52900000 instructions simulated : ctaid=(0,6,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 450000  inst.: 52519467 (ipc=116.7) sim_rate=107621 (inst/sec) elapsed = 0:0:08:08 / Thu Apr 12 16:41:02 2018
GPGPU-Sim PTX: 53000000 instructions simulated : ctaid=(5,0,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 451000  inst.: 52591593 (ipc=116.6) sim_rate=107549 (inst/sec) elapsed = 0:0:08:09 / Thu Apr 12 16:41:03 2018
GPGPU-Sim uArch: cycles simulated: 452000  inst.: 52668999 (ipc=116.5) sim_rate=107487 (inst/sec) elapsed = 0:0:08:10 / Thu Apr 12 16:41:04 2018
GPGPU-Sim PTX: 53100000 instructions simulated : ctaid=(6,3,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 453000  inst.: 52739731 (ipc=116.4) sim_rate=107412 (inst/sec) elapsed = 0:0:08:11 / Thu Apr 12 16:41:05 2018
GPGPU-Sim PTX: 53200000 instructions simulated : ctaid=(0,3,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 454000  inst.: 52818361 (ipc=116.3) sim_rate=107354 (inst/sec) elapsed = 0:0:08:12 / Thu Apr 12 16:41:06 2018
GPGPU-Sim PTX: 53300000 instructions simulated : ctaid=(5,0,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 455000  inst.: 52899343 (ipc=116.3) sim_rate=107300 (inst/sec) elapsed = 0:0:08:13 / Thu Apr 12 16:41:07 2018
GPGPU-Sim uArch: cycles simulated: 456000  inst.: 52974585 (ipc=116.2) sim_rate=107236 (inst/sec) elapsed = 0:0:08:14 / Thu Apr 12 16:41:08 2018
GPGPU-Sim PTX: 53400000 instructions simulated : ctaid=(0,6,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 457000  inst.: 53054691 (ipc=116.1) sim_rate=107181 (inst/sec) elapsed = 0:0:08:15 / Thu Apr 12 16:41:09 2018
GPGPU-Sim PTX: 53500000 instructions simulated : ctaid=(1,0,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 458000  inst.: 53126307 (ipc=116.0) sim_rate=107109 (inst/sec) elapsed = 0:0:08:16 / Thu Apr 12 16:41:10 2018
GPGPU-Sim PTX: 53600000 instructions simulated : ctaid=(3,1,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 459000  inst.: 53196745 (ipc=115.9) sim_rate=107035 (inst/sec) elapsed = 0:0:08:17 / Thu Apr 12 16:41:11 2018
GPGPU-Sim uArch: cycles simulated: 460000  inst.: 53266289 (ipc=115.8) sim_rate=106960 (inst/sec) elapsed = 0:0:08:18 / Thu Apr 12 16:41:12 2018
GPGPU-Sim PTX: 53700000 instructions simulated : ctaid=(6,5,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 461000  inst.: 53339595 (ipc=115.7) sim_rate=106892 (inst/sec) elapsed = 0:0:08:19 / Thu Apr 12 16:41:13 2018
GPGPU-Sim PTX: 53800000 instructions simulated : ctaid=(8,3,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 462000  inst.: 53410147 (ipc=115.6) sim_rate=106820 (inst/sec) elapsed = 0:0:08:20 / Thu Apr 12 16:41:14 2018
GPGPU-Sim uArch: cycles simulated: 463000  inst.: 53486011 (ipc=115.5) sim_rate=106758 (inst/sec) elapsed = 0:0:08:21 / Thu Apr 12 16:41:15 2018
GPGPU-Sim PTX: 53900000 instructions simulated : ctaid=(6,1,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 464000  inst.: 53564841 (ipc=115.4) sim_rate=106702 (inst/sec) elapsed = 0:0:08:22 / Thu Apr 12 16:41:16 2018
GPGPU-Sim PTX: 54000000 instructions simulated : ctaid=(6,3,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 465000  inst.: 53653445 (ipc=115.4) sim_rate=106666 (inst/sec) elapsed = 0:0:08:23 / Thu Apr 12 16:41:17 2018
GPGPU-Sim PTX: 54100000 instructions simulated : ctaid=(8,5,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 466000  inst.: 53721711 (ipc=115.3) sim_rate=106590 (inst/sec) elapsed = 0:0:08:24 / Thu Apr 12 16:41:18 2018
GPGPU-Sim PTX: 54200000 instructions simulated : ctaid=(7,5,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 467000  inst.: 53811155 (ipc=115.2) sim_rate=106556 (inst/sec) elapsed = 0:0:08:25 / Thu Apr 12 16:41:19 2018
GPGPU-Sim PTX: 54300000 instructions simulated : ctaid=(0,7,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 468000  inst.: 53888851 (ipc=115.1) sim_rate=106499 (inst/sec) elapsed = 0:0:08:26 / Thu Apr 12 16:41:20 2018
GPGPU-Sim uArch: cycles simulated: 469000  inst.: 53966919 (ipc=115.1) sim_rate=106443 (inst/sec) elapsed = 0:0:08:27 / Thu Apr 12 16:41:21 2018
GPGPU-Sim PTX: 54400000 instructions simulated : ctaid=(6,4,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 469500  inst.: 54016575 (ipc=115.1) sim_rate=106331 (inst/sec) elapsed = 0:0:08:28 / Thu Apr 12 16:41:22 2018
GPGPU-Sim PTX: 54500000 instructions simulated : ctaid=(0,0,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 470500  inst.: 54112593 (ipc=115.0) sim_rate=106311 (inst/sec) elapsed = 0:0:08:29 / Thu Apr 12 16:41:23 2018
GPGPU-Sim PTX: 54600000 instructions simulated : ctaid=(2,4,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 471500  inst.: 54197865 (ipc=114.9) sim_rate=106270 (inst/sec) elapsed = 0:0:08:30 / Thu Apr 12 16:41:24 2018
GPGPU-Sim PTX: 54700000 instructions simulated : ctaid=(3,7,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 472500  inst.: 54291389 (ipc=114.9) sim_rate=106245 (inst/sec) elapsed = 0:0:08:31 / Thu Apr 12 16:41:25 2018
GPGPU-Sim PTX: 54800000 instructions simulated : ctaid=(3,2,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 473500  inst.: 54388415 (ipc=114.9) sim_rate=106227 (inst/sec) elapsed = 0:0:08:32 / Thu Apr 12 16:41:26 2018
GPGPU-Sim PTX: 54900000 instructions simulated : ctaid=(8,0,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 474500  inst.: 54487409 (ipc=114.8) sim_rate=106213 (inst/sec) elapsed = 0:0:08:33 / Thu Apr 12 16:41:27 2018
GPGPU-Sim PTX: 55000000 instructions simulated : ctaid=(6,1,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 475500  inst.: 54595505 (ipc=114.8) sim_rate=106216 (inst/sec) elapsed = 0:0:08:34 / Thu Apr 12 16:41:28 2018
GPGPU-Sim PTX: 55100000 instructions simulated : ctaid=(4,1,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 476500  inst.: 54695935 (ipc=114.8) sim_rate=106205 (inst/sec) elapsed = 0:0:08:35 / Thu Apr 12 16:41:29 2018
GPGPU-Sim PTX: 55200000 instructions simulated : ctaid=(1,3,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 477500  inst.: 54789772 (ipc=114.7) sim_rate=106181 (inst/sec) elapsed = 0:0:08:36 / Thu Apr 12 16:41:30 2018
GPGPU-Sim PTX: 55300000 instructions simulated : ctaid=(7,3,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 478500  inst.: 54892156 (ipc=114.7) sim_rate=106174 (inst/sec) elapsed = 0:0:08:37 / Thu Apr 12 16:41:31 2018
GPGPU-Sim PTX: 55400000 instructions simulated : ctaid=(3,5,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 479500  inst.: 54990906 (ipc=114.7) sim_rate=106160 (inst/sec) elapsed = 0:0:08:38 / Thu Apr 12 16:41:32 2018
GPGPU-Sim PTX: 55500000 instructions simulated : ctaid=(1,5,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 480500  inst.: 55104747 (ipc=114.7) sim_rate=106174 (inst/sec) elapsed = 0:0:08:39 / Thu Apr 12 16:41:33 2018
GPGPU-Sim PTX: 55600000 instructions simulated : ctaid=(6,0,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 481500  inst.: 55199301 (ipc=114.6) sim_rate=106152 (inst/sec) elapsed = 0:0:08:40 / Thu Apr 12 16:41:34 2018
GPGPU-Sim uArch: cycles simulated: 482000  inst.: 55249039 (ipc=114.6) sim_rate=106044 (inst/sec) elapsed = 0:0:08:41 / Thu Apr 12 16:41:35 2018
GPGPU-Sim PTX: 55700000 instructions simulated : ctaid=(2,2,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 483000  inst.: 55342210 (ipc=114.6) sim_rate=106019 (inst/sec) elapsed = 0:0:08:42 / Thu Apr 12 16:41:36 2018
GPGPU-Sim PTX: 55800000 instructions simulated : ctaid=(3,6,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 484000  inst.: 55429800 (ipc=114.5) sim_rate=105984 (inst/sec) elapsed = 0:0:08:43 / Thu Apr 12 16:41:37 2018
GPGPU-Sim PTX: 55900000 instructions simulated : ctaid=(3,4,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 485000  inst.: 55528909 (ipc=114.5) sim_rate=105971 (inst/sec) elapsed = 0:0:08:44 / Thu Apr 12 16:41:38 2018
GPGPU-Sim PTX: 56000000 instructions simulated : ctaid=(7,0,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 486000  inst.: 55609812 (ipc=114.4) sim_rate=105923 (inst/sec) elapsed = 0:0:08:45 / Thu Apr 12 16:41:39 2018
GPGPU-Sim uArch: cycles simulated: 486500  inst.: 55655273 (ipc=114.4) sim_rate=105808 (inst/sec) elapsed = 0:0:08:46 / Thu Apr 12 16:41:40 2018
GPGPU-Sim PTX: 56100000 instructions simulated : ctaid=(3,2,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 487500  inst.: 55748056 (ipc=114.4) sim_rate=105783 (inst/sec) elapsed = 0:0:08:47 / Thu Apr 12 16:41:41 2018
GPGPU-Sim PTX: 56200000 instructions simulated : ctaid=(1,0,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 488500  inst.: 55837240 (ipc=114.3) sim_rate=105752 (inst/sec) elapsed = 0:0:08:48 / Thu Apr 12 16:41:42 2018
GPGPU-Sim PTX: 56300000 instructions simulated : ctaid=(6,2,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 489500  inst.: 55928414 (ipc=114.3) sim_rate=105724 (inst/sec) elapsed = 0:0:08:49 / Thu Apr 12 16:41:43 2018
GPGPU-Sim PTX: 56400000 instructions simulated : ctaid=(4,3,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 490500  inst.: 56011945 (ipc=114.2) sim_rate=105682 (inst/sec) elapsed = 0:0:08:50 / Thu Apr 12 16:41:44 2018
GPGPU-Sim PTX: 56500000 instructions simulated : ctaid=(2,3,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 492000  inst.: 56134687 (ipc=114.1) sim_rate=105715 (inst/sec) elapsed = 0:0:08:51 / Thu Apr 12 16:41:45 2018
GPGPU-Sim PTX: 56600000 instructions simulated : ctaid=(7,7,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 493000  inst.: 56210904 (ipc=114.0) sim_rate=105659 (inst/sec) elapsed = 0:0:08:52 / Thu Apr 12 16:41:46 2018
GPGPU-Sim PTX: 56700000 instructions simulated : ctaid=(8,1,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 494000  inst.: 56288943 (ipc=113.9) sim_rate=105607 (inst/sec) elapsed = 0:0:08:53 / Thu Apr 12 16:41:47 2018
GPGPU-Sim uArch: cycles simulated: 495000  inst.: 56360965 (ipc=113.9) sim_rate=105544 (inst/sec) elapsed = 0:0:08:54 / Thu Apr 12 16:41:48 2018
GPGPU-Sim PTX: 56800000 instructions simulated : ctaid=(5,0,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 496000  inst.: 56430944 (ipc=113.8) sim_rate=105478 (inst/sec) elapsed = 0:0:08:55 / Thu Apr 12 16:41:49 2018
GPGPU-Sim PTX: 56900000 instructions simulated : ctaid=(6,6,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 497500  inst.: 56531404 (ipc=113.6) sim_rate=105469 (inst/sec) elapsed = 0:0:08:56 / Thu Apr 12 16:41:50 2018
GPGPU-Sim PTX: 57000000 instructions simulated : ctaid=(8,0,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 498500  inst.: 56606547 (ipc=113.6) sim_rate=105412 (inst/sec) elapsed = 0:0:08:57 / Thu Apr 12 16:41:51 2018
GPGPU-Sim PTX: 57100000 instructions simulated : ctaid=(6,5,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 499500  inst.: 56683478 (ipc=113.5) sim_rate=105359 (inst/sec) elapsed = 0:0:08:58 / Thu Apr 12 16:41:52 2018
GPGPU-Sim uArch: cycles simulated: 500500  inst.: 56755487 (ipc=113.4) sim_rate=105297 (inst/sec) elapsed = 0:0:08:59 / Thu Apr 12 16:41:53 2018
GPGPU-Sim PTX: 57200000 instructions simulated : ctaid=(4,0,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 502000  inst.: 56864038 (ipc=113.3) sim_rate=105303 (inst/sec) elapsed = 0:0:09:00 / Thu Apr 12 16:41:54 2018
GPGPU-Sim PTX: 57300000 instructions simulated : ctaid=(3,0,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 503000  inst.: 56928963 (ipc=113.2) sim_rate=105229 (inst/sec) elapsed = 0:0:09:01 / Thu Apr 12 16:41:55 2018
GPGPU-Sim PTX: 57400000 instructions simulated : ctaid=(7,1,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 504000  inst.: 57005290 (ipc=113.1) sim_rate=105175 (inst/sec) elapsed = 0:0:09:02 / Thu Apr 12 16:41:56 2018
GPGPU-Sim PTX: 57500000 instructions simulated : ctaid=(6,0,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 505500  inst.: 57107641 (ipc=113.0) sim_rate=105170 (inst/sec) elapsed = 0:0:09:03 / Thu Apr 12 16:41:57 2018
GPGPU-Sim PTX: 57600000 instructions simulated : ctaid=(2,1,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 506500  inst.: 57177491 (ipc=112.9) sim_rate=105105 (inst/sec) elapsed = 0:0:09:04 / Thu Apr 12 16:41:58 2018
GPGPU-Sim uArch: cycles simulated: 507500  inst.: 57244589 (ipc=112.8) sim_rate=105035 (inst/sec) elapsed = 0:0:09:05 / Thu Apr 12 16:41:59 2018
GPGPU-Sim PTX: 57700000 instructions simulated : ctaid=(6,0,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 509000  inst.: 57346929 (ipc=112.7) sim_rate=105031 (inst/sec) elapsed = 0:0:09:06 / Thu Apr 12 16:42:00 2018
GPGPU-Sim PTX: 57800000 instructions simulated : ctaid=(0,0,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 510000  inst.: 57415236 (ipc=112.6) sim_rate=104963 (inst/sec) elapsed = 0:0:09:07 / Thu Apr 12 16:42:01 2018
GPGPU-Sim PTX: 57900000 instructions simulated : ctaid=(1,5,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 511000  inst.: 57482773 (ipc=112.5) sim_rate=104895 (inst/sec) elapsed = 0:0:09:08 / Thu Apr 12 16:42:02 2018
GPGPU-Sim PTX: 58000000 instructions simulated : ctaid=(0,1,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 512500  inst.: 57590316 (ipc=112.4) sim_rate=104900 (inst/sec) elapsed = 0:0:09:09 / Thu Apr 12 16:42:03 2018
GPGPU-Sim PTX: 58100000 instructions simulated : ctaid=(0,1,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 513500  inst.: 57658674 (ipc=112.3) sim_rate=104833 (inst/sec) elapsed = 0:0:09:10 / Thu Apr 12 16:42:04 2018
GPGPU-Sim uArch: cycles simulated: 514500  inst.: 57733381 (ipc=112.2) sim_rate=104779 (inst/sec) elapsed = 0:0:09:11 / Thu Apr 12 16:42:05 2018
GPGPU-Sim PTX: 58200000 instructions simulated : ctaid=(3,5,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 516000  inst.: 57831137 (ipc=112.1) sim_rate=104766 (inst/sec) elapsed = 0:0:09:12 / Thu Apr 12 16:42:06 2018
GPGPU-Sim PTX: 58300000 instructions simulated : ctaid=(0,5,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 517000  inst.: 57913205 (ipc=112.0) sim_rate=104725 (inst/sec) elapsed = 0:0:09:13 / Thu Apr 12 16:42:07 2018
GPGPU-Sim PTX: 58400000 instructions simulated : ctaid=(7,4,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 518500  inst.: 58005871 (ipc=111.9) sim_rate=104703 (inst/sec) elapsed = 0:0:09:14 / Thu Apr 12 16:42:08 2018
GPGPU-Sim PTX: 58500000 instructions simulated : ctaid=(0,6,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 519500  inst.: 58076960 (ipc=111.8) sim_rate=104643 (inst/sec) elapsed = 0:0:09:15 / Thu Apr 12 16:42:09 2018
GPGPU-Sim PTX: 58600000 instructions simulated : ctaid=(0,3,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 521000  inst.: 58171191 (ipc=111.7) sim_rate=104624 (inst/sec) elapsed = 0:0:09:16 / Thu Apr 12 16:42:10 2018
GPGPU-Sim uArch: cycles simulated: 522000  inst.: 58231992 (ipc=111.6) sim_rate=104545 (inst/sec) elapsed = 0:0:09:17 / Thu Apr 12 16:42:11 2018
GPGPU-Sim PTX: 58700000 instructions simulated : ctaid=(4,5,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 523500  inst.: 58331958 (ipc=111.4) sim_rate=104537 (inst/sec) elapsed = 0:0:09:18 / Thu Apr 12 16:42:12 2018
GPGPU-Sim PTX: 58800000 instructions simulated : ctaid=(0,4,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 524500  inst.: 58398285 (ipc=111.3) sim_rate=104469 (inst/sec) elapsed = 0:0:09:19 / Thu Apr 12 16:42:13 2018
GPGPU-Sim PTX: 58900000 instructions simulated : ctaid=(7,5,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 525500  inst.: 58468213 (ipc=111.3) sim_rate=104407 (inst/sec) elapsed = 0:0:09:20 / Thu Apr 12 16:42:14 2018
GPGPU-Sim uArch: cycles simulated: 526500  inst.: 58532114 (ipc=111.2) sim_rate=104335 (inst/sec) elapsed = 0:0:09:21 / Thu Apr 12 16:42:15 2018
GPGPU-Sim PTX: 59000000 instructions simulated : ctaid=(7,1,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 528000  inst.: 58620628 (ipc=111.0) sim_rate=104307 (inst/sec) elapsed = 0:0:09:22 / Thu Apr 12 16:42:16 2018
GPGPU-Sim PTX: 59100000 instructions simulated : ctaid=(7,5,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 529000  inst.: 58688335 (ipc=110.9) sim_rate=104242 (inst/sec) elapsed = 0:0:09:23 / Thu Apr 12 16:42:17 2018
GPGPU-Sim PTX: 59200000 instructions simulated : ctaid=(0,5,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 530500  inst.: 58774835 (ipc=110.8) sim_rate=104210 (inst/sec) elapsed = 0:0:09:24 / Thu Apr 12 16:42:18 2018
GPGPU-Sim uArch: cycles simulated: 531500  inst.: 58839840 (ipc=110.7) sim_rate=104141 (inst/sec) elapsed = 0:0:09:25 / Thu Apr 12 16:42:19 2018
GPGPU-Sim PTX: 59300000 instructions simulated : ctaid=(0,4,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 533000  inst.: 58931027 (ipc=110.6) sim_rate=104118 (inst/sec) elapsed = 0:0:09:26 / Thu Apr 12 16:42:20 2018
GPGPU-Sim PTX: 59400000 instructions simulated : ctaid=(2,4,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 534000  inst.: 58988376 (ipc=110.5) sim_rate=104035 (inst/sec) elapsed = 0:0:09:27 / Thu Apr 12 16:42:21 2018
GPGPU-Sim PTX: 59500000 instructions simulated : ctaid=(4,1,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 535000  inst.: 59060722 (ipc=110.4) sim_rate=103980 (inst/sec) elapsed = 0:0:09:28 / Thu Apr 12 16:42:22 2018
GPGPU-Sim uArch: cycles simulated: 536000  inst.: 59114542 (ipc=110.3) sim_rate=103891 (inst/sec) elapsed = 0:0:09:29 / Thu Apr 12 16:42:23 2018
GPGPU-Sim PTX: 59600000 instructions simulated : ctaid=(3,0,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 537500  inst.: 59205969 (ipc=110.2) sim_rate=103870 (inst/sec) elapsed = 0:0:09:30 / Thu Apr 12 16:42:24 2018
GPGPU-Sim PTX: 59700000 instructions simulated : ctaid=(2,0,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 538500  inst.: 59256734 (ipc=110.0) sim_rate=103777 (inst/sec) elapsed = 0:0:09:31 / Thu Apr 12 16:42:25 2018
GPGPU-Sim uArch: cycles simulated: 540000  inst.: 59340835 (ipc=109.9) sim_rate=103742 (inst/sec) elapsed = 0:0:09:32 / Thu Apr 12 16:42:26 2018
GPGPU-Sim PTX: 59800000 instructions simulated : ctaid=(8,4,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 541000  inst.: 59404310 (ipc=109.8) sim_rate=103672 (inst/sec) elapsed = 0:0:09:33 / Thu Apr 12 16:42:27 2018
GPGPU-Sim PTX: 59900000 instructions simulated : ctaid=(6,3,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 542000  inst.: 59460422 (ipc=109.7) sim_rate=103589 (inst/sec) elapsed = 0:0:09:34 / Thu Apr 12 16:42:28 2018
GPGPU-Sim PTX: 60000000 instructions simulated : ctaid=(2,0,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 543500  inst.: 59553168 (ipc=109.6) sim_rate=103570 (inst/sec) elapsed = 0:0:09:35 / Thu Apr 12 16:42:29 2018
GPGPU-Sim uArch: cycles simulated: 544500  inst.: 59621058 (ipc=109.5) sim_rate=103508 (inst/sec) elapsed = 0:0:09:36 / Thu Apr 12 16:42:30 2018
GPGPU-Sim PTX: 60100000 instructions simulated : ctaid=(5,0,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 545500  inst.: 59685642 (ipc=109.4) sim_rate=103441 (inst/sec) elapsed = 0:0:09:37 / Thu Apr 12 16:42:31 2018
GPGPU-Sim PTX: 60200000 instructions simulated : ctaid=(5,1,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 547000  inst.: 59773598 (ipc=109.3) sim_rate=103414 (inst/sec) elapsed = 0:0:09:38 / Thu Apr 12 16:42:32 2018
GPGPU-Sim uArch: cycles simulated: 548000  inst.: 59829435 (ipc=109.2) sim_rate=103332 (inst/sec) elapsed = 0:0:09:39 / Thu Apr 12 16:42:33 2018
GPGPU-Sim PTX: 60300000 instructions simulated : ctaid=(3,0,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 549000  inst.: 59895244 (ipc=109.1) sim_rate=103267 (inst/sec) elapsed = 0:0:09:40 / Thu Apr 12 16:42:34 2018
GPGPU-Sim PTX: 60400000 instructions simulated : ctaid=(0,4,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 550500  inst.: 59986866 (ipc=109.0) sim_rate=103247 (inst/sec) elapsed = 0:0:09:41 / Thu Apr 12 16:42:35 2018
GPGPU-Sim PTX: 60500000 instructions simulated : ctaid=(3,1,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 551500  inst.: 60039153 (ipc=108.9) sim_rate=103160 (inst/sec) elapsed = 0:0:09:42 / Thu Apr 12 16:42:36 2018
GPGPU-Sim uArch: cycles simulated: 552500  inst.: 60107105 (ipc=108.8) sim_rate=103099 (inst/sec) elapsed = 0:0:09:43 / Thu Apr 12 16:42:37 2018
GPGPU-Sim PTX: 60600000 instructions simulated : ctaid=(0,1,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 554000  inst.: 60203577 (ipc=108.7) sim_rate=103088 (inst/sec) elapsed = 0:0:09:44 / Thu Apr 12 16:42:38 2018
GPGPU-Sim PTX: 60700000 instructions simulated : ctaid=(0,6,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 555000  inst.: 60274773 (ipc=108.6) sim_rate=103033 (inst/sec) elapsed = 0:0:09:45 / Thu Apr 12 16:42:39 2018
GPGPU-Sim PTX: 60800000 instructions simulated : ctaid=(7,1,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 556500  inst.: 60367894 (ipc=108.5) sim_rate=103016 (inst/sec) elapsed = 0:0:09:46 / Thu Apr 12 16:42:40 2018
GPGPU-Sim uArch: cycles simulated: 557500  inst.: 60425449 (ipc=108.4) sim_rate=102939 (inst/sec) elapsed = 0:0:09:47 / Thu Apr 12 16:42:41 2018
GPGPU-Sim PTX: 60900000 instructions simulated : ctaid=(7,6,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 559000  inst.: 60522461 (ipc=108.3) sim_rate=102929 (inst/sec) elapsed = 0:0:09:48 / Thu Apr 12 16:42:42 2018
GPGPU-Sim PTX: 61000000 instructions simulated : ctaid=(6,6,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 560000  inst.: 60582936 (ipc=108.2) sim_rate=102857 (inst/sec) elapsed = 0:0:09:49 / Thu Apr 12 16:42:43 2018
GPGPU-Sim PTX: 61100000 instructions simulated : ctaid=(0,0,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 561000  inst.: 60643749 (ipc=108.1) sim_rate=102786 (inst/sec) elapsed = 0:0:09:50 / Thu Apr 12 16:42:44 2018
GPGPU-Sim uArch: cycles simulated: 562000  inst.: 60700329 (ipc=108.0) sim_rate=102707 (inst/sec) elapsed = 0:0:09:51 / Thu Apr 12 16:42:45 2018
GPGPU-Sim PTX: 61200000 instructions simulated : ctaid=(5,5,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 563000  inst.: 60763156 (ipc=107.9) sim_rate=102640 (inst/sec) elapsed = 0:0:09:52 / Thu Apr 12 16:42:46 2018
GPGPU-Sim PTX: 61300000 instructions simulated : ctaid=(0,2,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 564500  inst.: 60859256 (ipc=107.8) sim_rate=102629 (inst/sec) elapsed = 0:0:09:53 / Thu Apr 12 16:42:47 2018
GPGPU-Sim PTX: 61400000 instructions simulated : ctaid=(0,2,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 565500  inst.: 60927804 (ipc=107.7) sim_rate=102572 (inst/sec) elapsed = 0:0:09:54 / Thu Apr 12 16:42:48 2018
GPGPU-Sim uArch: cycles simulated: 566500  inst.: 60990502 (ipc=107.7) sim_rate=102505 (inst/sec) elapsed = 0:0:09:55 / Thu Apr 12 16:42:49 2018
GPGPU-Sim PTX: 61500000 instructions simulated : ctaid=(8,0,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 567500  inst.: 61065868 (ipc=107.6) sim_rate=102459 (inst/sec) elapsed = 0:0:09:56 / Thu Apr 12 16:42:50 2018
GPGPU-Sim PTX: 61600000 instructions simulated : ctaid=(1,2,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 568500  inst.: 61133686 (ipc=107.5) sim_rate=102401 (inst/sec) elapsed = 0:0:09:57 / Thu Apr 12 16:42:51 2018
GPGPU-Sim PTX: 61700000 instructions simulated : ctaid=(5,0,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 570000  inst.: 61227999 (ipc=107.4) sim_rate=102387 (inst/sec) elapsed = 0:0:09:58 / Thu Apr 12 16:42:52 2018
GPGPU-Sim uArch: cycles simulated: 571000  inst.: 61289667 (ipc=107.3) sim_rate=102319 (inst/sec) elapsed = 0:0:09:59 / Thu Apr 12 16:42:53 2018
GPGPU-Sim PTX: 61800000 instructions simulated : ctaid=(8,2,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 572000  inst.: 61355560 (ipc=107.3) sim_rate=102259 (inst/sec) elapsed = 0:0:10:00 / Thu Apr 12 16:42:54 2018
GPGPU-Sim PTX: 61900000 instructions simulated : ctaid=(4,4,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 573500  inst.: 61452170 (ipc=107.2) sim_rate=102249 (inst/sec) elapsed = 0:0:10:01 / Thu Apr 12 16:42:55 2018
GPGPU-Sim PTX: 62000000 instructions simulated : ctaid=(5,5,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 574500  inst.: 61520346 (ipc=107.1) sim_rate=102193 (inst/sec) elapsed = 0:0:10:02 / Thu Apr 12 16:42:56 2018
GPGPU-Sim uArch: cycles simulated: 575500  inst.: 61585123 (ipc=107.0) sim_rate=102131 (inst/sec) elapsed = 0:0:10:03 / Thu Apr 12 16:42:57 2018
GPGPU-Sim PTX: 62100000 instructions simulated : ctaid=(3,1,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 576500  inst.: 61652493 (ipc=106.9) sim_rate=102073 (inst/sec) elapsed = 0:0:10:04 / Thu Apr 12 16:42:58 2018
GPGPU-Sim PTX: 62200000 instructions simulated : ctaid=(2,5,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 578000  inst.: 61751227 (ipc=106.8) sim_rate=102068 (inst/sec) elapsed = 0:0:10:05 / Thu Apr 12 16:42:59 2018
GPGPU-Sim PTX: 62300000 instructions simulated : ctaid=(2,5,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 579000  inst.: 61820554 (ipc=106.8) sim_rate=102014 (inst/sec) elapsed = 0:0:10:06 / Thu Apr 12 16:43:00 2018
GPGPU-Sim uArch: cycles simulated: 580000  inst.: 61892819 (ipc=106.7) sim_rate=101965 (inst/sec) elapsed = 0:0:10:07 / Thu Apr 12 16:43:01 2018
GPGPU-Sim PTX: 62400000 instructions simulated : ctaid=(5,6,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 581000  inst.: 61969726 (ipc=106.7) sim_rate=101923 (inst/sec) elapsed = 0:0:10:08 / Thu Apr 12 16:43:02 2018
GPGPU-Sim PTX: 62500000 instructions simulated : ctaid=(4,4,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 582000  inst.: 62033904 (ipc=106.6) sim_rate=101861 (inst/sec) elapsed = 0:0:10:09 / Thu Apr 12 16:43:03 2018
GPGPU-Sim uArch: cycles simulated: 583000  inst.: 62107566 (ipc=106.5) sim_rate=101815 (inst/sec) elapsed = 0:0:10:10 / Thu Apr 12 16:43:04 2018
GPGPU-Sim PTX: 62600000 instructions simulated : ctaid=(4,1,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 584000  inst.: 62172104 (ipc=106.5) sim_rate=101754 (inst/sec) elapsed = 0:0:10:11 / Thu Apr 12 16:43:05 2018
GPGPU-Sim PTX: 62700000 instructions simulated : ctaid=(0,1,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 585500  inst.: 62276284 (ipc=106.4) sim_rate=101758 (inst/sec) elapsed = 0:0:10:12 / Thu Apr 12 16:43:06 2018
GPGPU-Sim PTX: 62800000 instructions simulated : ctaid=(6,3,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 586500  inst.: 62342462 (ipc=106.3) sim_rate=101700 (inst/sec) elapsed = 0:0:10:13 / Thu Apr 12 16:43:07 2018
GPGPU-Sim uArch: cycles simulated: 587500  inst.: 62405754 (ipc=106.2) sim_rate=101638 (inst/sec) elapsed = 0:0:10:14 / Thu Apr 12 16:43:08 2018
GPGPU-Sim PTX: 62900000 instructions simulated : ctaid=(3,2,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 588000  inst.: 62443536 (ipc=106.2) sim_rate=101534 (inst/sec) elapsed = 0:0:10:15 / Thu Apr 12 16:43:09 2018
GPGPU-Sim uArch: cycles simulated: 589000  inst.: 62508652 (ipc=106.1) sim_rate=101475 (inst/sec) elapsed = 0:0:10:16 / Thu Apr 12 16:43:10 2018
GPGPU-Sim PTX: 63000000 instructions simulated : ctaid=(7,2,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 590000  inst.: 62579738 (ipc=106.1) sim_rate=101425 (inst/sec) elapsed = 0:0:10:17 / Thu Apr 12 16:43:11 2018
GPGPU-Sim PTX: 63100000 instructions simulated : ctaid=(4,4,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 591000  inst.: 62649642 (ipc=106.0) sim_rate=101374 (inst/sec) elapsed = 0:0:10:18 / Thu Apr 12 16:43:12 2018
GPGPU-Sim PTX: 63200000 instructions simulated : ctaid=(2,7,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 592000  inst.: 62722253 (ipc=105.9) sim_rate=101328 (inst/sec) elapsed = 0:0:10:19 / Thu Apr 12 16:43:13 2018
GPGPU-Sim PTX: 63300000 instructions simulated : ctaid=(8,2,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 593500  inst.: 62827290 (ipc=105.9) sim_rate=101334 (inst/sec) elapsed = 0:0:10:20 / Thu Apr 12 16:43:14 2018
GPGPU-Sim uArch: cycles simulated: 594500  inst.: 62901708 (ipc=105.8) sim_rate=101290 (inst/sec) elapsed = 0:0:10:21 / Thu Apr 12 16:43:15 2018
GPGPU-Sim PTX: 63400000 instructions simulated : ctaid=(3,1,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 595500  inst.: 62962873 (ipc=105.7) sim_rate=101226 (inst/sec) elapsed = 0:0:10:22 / Thu Apr 12 16:43:16 2018
GPGPU-Sim PTX: 63500000 instructions simulated : ctaid=(1,1,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 596500  inst.: 63029088 (ipc=105.7) sim_rate=101170 (inst/sec) elapsed = 0:0:10:23 / Thu Apr 12 16:43:17 2018
GPGPU-Sim uArch: cycles simulated: 597500  inst.: 63093156 (ipc=105.6) sim_rate=101110 (inst/sec) elapsed = 0:0:10:24 / Thu Apr 12 16:43:18 2018
GPGPU-Sim PTX: 63600000 instructions simulated : ctaid=(7,2,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 598500  inst.: 63159615 (ipc=105.5) sim_rate=101055 (inst/sec) elapsed = 0:0:10:25 / Thu Apr 12 16:43:19 2018
GPGPU-Sim PTX: 63700000 instructions simulated : ctaid=(2,6,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 599500  inst.: 63228304 (ipc=105.5) sim_rate=101003 (inst/sec) elapsed = 0:0:10:26 / Thu Apr 12 16:43:20 2018
GPGPU-Sim uArch: cycles simulated: 600000  inst.: 63264011 (ipc=105.4) sim_rate=100899 (inst/sec) elapsed = 0:0:10:27 / Thu Apr 12 16:43:21 2018
GPGPU-Sim PTX: 63800000 instructions simulated : ctaid=(8,1,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 601000  inst.: 63338807 (ipc=105.4) sim_rate=100857 (inst/sec) elapsed = 0:0:10:28 / Thu Apr 12 16:43:22 2018
GPGPU-Sim PTX: 63900000 instructions simulated : ctaid=(8,6,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 602000  inst.: 63406105 (ipc=105.3) sim_rate=100804 (inst/sec) elapsed = 0:0:10:29 / Thu Apr 12 16:43:23 2018
GPGPU-Sim uArch: cycles simulated: 603000  inst.: 63473457 (ipc=105.3) sim_rate=100751 (inst/sec) elapsed = 0:0:10:30 / Thu Apr 12 16:43:24 2018
GPGPU-Sim PTX: 64000000 instructions simulated : ctaid=(2,1,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 604000  inst.: 63540231 (ipc=105.2) sim_rate=100697 (inst/sec) elapsed = 0:0:10:31 / Thu Apr 12 16:43:25 2018
GPGPU-Sim PTX: 64100000 instructions simulated : ctaid=(5,5,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 605500  inst.: 63644698 (ipc=105.1) sim_rate=100703 (inst/sec) elapsed = 0:0:10:32 / Thu Apr 12 16:43:26 2018
GPGPU-Sim uArch: cycles simulated: 606000  inst.: 63678901 (ipc=105.1) sim_rate=100598 (inst/sec) elapsed = 0:0:10:33 / Thu Apr 12 16:43:27 2018
GPGPU-Sim PTX: 64200000 instructions simulated : ctaid=(8,2,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 607000  inst.: 63744528 (ipc=105.0) sim_rate=100543 (inst/sec) elapsed = 0:0:10:34 / Thu Apr 12 16:43:28 2018
GPGPU-Sim PTX: 64300000 instructions simulated : ctaid=(0,6,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 608000  inst.: 63807208 (ipc=104.9) sim_rate=100483 (inst/sec) elapsed = 0:0:10:35 / Thu Apr 12 16:43:29 2018
GPGPU-Sim uArch: cycles simulated: 609000  inst.: 63872182 (ipc=104.9) sim_rate=100427 (inst/sec) elapsed = 0:0:10:36 / Thu Apr 12 16:43:30 2018
GPGPU-Sim PTX: 64400000 instructions simulated : ctaid=(1,1,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 610000  inst.: 63933075 (ipc=104.8) sim_rate=100365 (inst/sec) elapsed = 0:0:10:37 / Thu Apr 12 16:43:31 2018
GPGPU-Sim uArch: cycles simulated: 611000  inst.: 63985112 (ipc=104.7) sim_rate=100290 (inst/sec) elapsed = 0:0:10:38 / Thu Apr 12 16:43:32 2018
GPGPU-Sim PTX: 64500000 instructions simulated : ctaid=(5,5,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 612500  inst.: 64072553 (ipc=104.6) sim_rate=100270 (inst/sec) elapsed = 0:0:10:39 / Thu Apr 12 16:43:33 2018
GPGPU-Sim PTX: 64600000 instructions simulated : ctaid=(5,6,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 613500  inst.: 64130402 (ipc=104.5) sim_rate=100203 (inst/sec) elapsed = 0:0:10:40 / Thu Apr 12 16:43:34 2018
GPGPU-Sim uArch: cycles simulated: 614500  inst.: 64192631 (ipc=104.5) sim_rate=100144 (inst/sec) elapsed = 0:0:10:41 / Thu Apr 12 16:43:35 2018
GPGPU-Sim PTX: 64700000 instructions simulated : ctaid=(3,5,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 615500  inst.: 64250287 (ipc=104.4) sim_rate=100078 (inst/sec) elapsed = 0:0:10:42 / Thu Apr 12 16:43:36 2018
GPGPU-Sim PTX: 64800000 instructions simulated : ctaid=(8,3,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 616500  inst.: 64317192 (ipc=104.3) sim_rate=100026 (inst/sec) elapsed = 0:0:10:43 / Thu Apr 12 16:43:37 2018
GPGPU-Sim uArch: cycles simulated: 617500  inst.: 64381682 (ipc=104.3) sim_rate=99971 (inst/sec) elapsed = 0:0:10:44 / Thu Apr 12 16:43:38 2018
GPGPU-Sim PTX: 64900000 instructions simulated : ctaid=(5,5,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 618500  inst.: 64440248 (ipc=104.2) sim_rate=99907 (inst/sec) elapsed = 0:0:10:45 / Thu Apr 12 16:43:39 2018
GPGPU-Sim PTX: 65000000 instructions simulated : ctaid=(0,4,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 619500  inst.: 64498442 (ipc=104.1) sim_rate=99842 (inst/sec) elapsed = 0:0:10:46 / Thu Apr 12 16:43:40 2018
GPGPU-Sim uArch: cycles simulated: 621000  inst.: 64589208 (ipc=104.0) sim_rate=99828 (inst/sec) elapsed = 0:0:10:47 / Thu Apr 12 16:43:41 2018
GPGPU-Sim PTX: 65100000 instructions simulated : ctaid=(3,2,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 622000  inst.: 64651753 (ipc=103.9) sim_rate=99771 (inst/sec) elapsed = 0:0:10:48 / Thu Apr 12 16:43:42 2018
GPGPU-Sim PTX: 65200000 instructions simulated : ctaid=(0,4,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 623000  inst.: 64709474 (ipc=103.9) sim_rate=99706 (inst/sec) elapsed = 0:0:10:49 / Thu Apr 12 16:43:43 2018
GPGPU-Sim uArch: cycles simulated: 624000  inst.: 64769257 (ipc=103.8) sim_rate=99645 (inst/sec) elapsed = 0:0:10:50 / Thu Apr 12 16:43:44 2018
GPGPU-Sim PTX: 65300000 instructions simulated : ctaid=(0,3,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 625000  inst.: 64833821 (ipc=103.7) sim_rate=99591 (inst/sec) elapsed = 0:0:10:51 / Thu Apr 12 16:43:45 2018
GPGPU-Sim PTX: 65400000 instructions simulated : ctaid=(6,5,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 626500  inst.: 64927496 (ipc=103.6) sim_rate=99582 (inst/sec) elapsed = 0:0:10:52 / Thu Apr 12 16:43:46 2018
GPGPU-Sim uArch: cycles simulated: 627500  inst.: 64990866 (ipc=103.6) sim_rate=99526 (inst/sec) elapsed = 0:0:10:53 / Thu Apr 12 16:43:47 2018
GPGPU-Sim PTX: 65500000 instructions simulated : ctaid=(1,1,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 628500  inst.: 65046471 (ipc=103.5) sim_rate=99459 (inst/sec) elapsed = 0:0:10:54 / Thu Apr 12 16:43:48 2018
GPGPU-Sim PTX: 65600000 instructions simulated : ctaid=(7,1,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 629500  inst.: 65112953 (ipc=103.4) sim_rate=99409 (inst/sec) elapsed = 0:0:10:55 / Thu Apr 12 16:43:49 2018
GPGPU-Sim uArch: cycles simulated: 630500  inst.: 65165291 (ipc=103.4) sim_rate=99337 (inst/sec) elapsed = 0:0:10:56 / Thu Apr 12 16:43:50 2018
GPGPU-Sim PTX: 65700000 instructions simulated : ctaid=(7,4,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 632000  inst.: 65255303 (ipc=103.3) sim_rate=99323 (inst/sec) elapsed = 0:0:10:57 / Thu Apr 12 16:43:51 2018
GPGPU-Sim PTX: 65800000 instructions simulated : ctaid=(7,3,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 633000  inst.: 65312587 (ipc=103.2) sim_rate=99259 (inst/sec) elapsed = 0:0:10:58 / Thu Apr 12 16:43:52 2018
GPGPU-Sim uArch: cycles simulated: 634000  inst.: 65362427 (ipc=103.1) sim_rate=99184 (inst/sec) elapsed = 0:0:10:59 / Thu Apr 12 16:43:53 2018
GPGPU-Sim PTX: 65900000 instructions simulated : ctaid=(7,6,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 635500  inst.: 65450891 (ipc=103.0) sim_rate=99168 (inst/sec) elapsed = 0:0:11:00 / Thu Apr 12 16:43:54 2018
GPGPU-Sim PTX: 66000000 instructions simulated : ctaid=(2,2,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 636500  inst.: 65513860 (ipc=102.9) sim_rate=99113 (inst/sec) elapsed = 0:0:11:01 / Thu Apr 12 16:43:55 2018
GPGPU-Sim uArch: cycles simulated: 637500  inst.: 65574818 (ipc=102.9) sim_rate=99055 (inst/sec) elapsed = 0:0:11:02 / Thu Apr 12 16:43:56 2018
GPGPU-Sim PTX: 66100000 instructions simulated : ctaid=(7,3,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 638500  inst.: 65633229 (ipc=102.8) sim_rate=98994 (inst/sec) elapsed = 0:0:11:03 / Thu Apr 12 16:43:57 2018
GPGPU-Sim PTX: 66200000 instructions simulated : ctaid=(6,6,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 640000  inst.: 65720441 (ipc=102.7) sim_rate=98976 (inst/sec) elapsed = 0:0:11:04 / Thu Apr 12 16:43:58 2018
GPGPU-Sim uArch: cycles simulated: 641000  inst.: 65774429 (ipc=102.6) sim_rate=98908 (inst/sec) elapsed = 0:0:11:05 / Thu Apr 12 16:43:59 2018
GPGPU-Sim PTX: 66300000 instructions simulated : ctaid=(3,6,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 642500  inst.: 65852527 (ipc=102.5) sim_rate=98877 (inst/sec) elapsed = 0:0:11:06 / Thu Apr 12 16:44:00 2018
GPGPU-Sim PTX: 66400000 instructions simulated : ctaid=(7,2,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 643500  inst.: 65915471 (ipc=102.4) sim_rate=98823 (inst/sec) elapsed = 0:0:11:07 / Thu Apr 12 16:44:01 2018
GPGPU-Sim uArch: cycles simulated: 644500  inst.: 65968936 (ipc=102.4) sim_rate=98755 (inst/sec) elapsed = 0:0:11:08 / Thu Apr 12 16:44:02 2018
GPGPU-Sim PTX: 66500000 instructions simulated : ctaid=(0,2,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 645500  inst.: 66028895 (ipc=102.3) sim_rate=98697 (inst/sec) elapsed = 0:0:11:09 / Thu Apr 12 16:44:03 2018
GPGPU-Sim PTX: 66600000 instructions simulated : ctaid=(5,0,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 646500  inst.: 66091047 (ipc=102.2) sim_rate=98643 (inst/sec) elapsed = 0:0:11:10 / Thu Apr 12 16:44:04 2018
GPGPU-Sim uArch: cycles simulated: 647500  inst.: 66153127 (ipc=102.2) sim_rate=98588 (inst/sec) elapsed = 0:0:11:11 / Thu Apr 12 16:44:05 2018
GPGPU-Sim PTX: 66700000 instructions simulated : ctaid=(7,3,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 648500  inst.: 66205190 (ipc=102.1) sim_rate=98519 (inst/sec) elapsed = 0:0:11:12 / Thu Apr 12 16:44:06 2018
GPGPU-Sim PTX: 66800000 instructions simulated : ctaid=(4,6,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 650000  inst.: 66284209 (ipc=102.0) sim_rate=98490 (inst/sec) elapsed = 0:0:11:13 / Thu Apr 12 16:44:07 2018
GPGPU-Sim uArch: cycles simulated: 651000  inst.: 66341971 (ipc=101.9) sim_rate=98430 (inst/sec) elapsed = 0:0:11:14 / Thu Apr 12 16:44:08 2018
GPGPU-Sim PTX: 66900000 instructions simulated : ctaid=(5,0,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 652000  inst.: 66401110 (ipc=101.8) sim_rate=98372 (inst/sec) elapsed = 0:0:11:15 / Thu Apr 12 16:44:09 2018
GPGPU-Sim uArch: cycles simulated: 653000  inst.: 66462934 (ipc=101.8) sim_rate=98317 (inst/sec) elapsed = 0:0:11:16 / Thu Apr 12 16:44:10 2018
GPGPU-Sim PTX: 67000000 instructions simulated : ctaid=(7,4,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 654000  inst.: 66516220 (ipc=101.7) sim_rate=98251 (inst/sec) elapsed = 0:0:11:17 / Thu Apr 12 16:44:11 2018
GPGPU-Sim PTX: 67100000 instructions simulated : ctaid=(4,1,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 655500  inst.: 66609011 (ipc=101.6) sim_rate=98243 (inst/sec) elapsed = 0:0:11:18 / Thu Apr 12 16:44:12 2018
GPGPU-Sim uArch: cycles simulated: 656500  inst.: 66665333 (ipc=101.5) sim_rate=98181 (inst/sec) elapsed = 0:0:11:19 / Thu Apr 12 16:44:13 2018
GPGPU-Sim PTX: 67200000 instructions simulated : ctaid=(8,1,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 658000  inst.: 66743483 (ipc=101.4) sim_rate=98152 (inst/sec) elapsed = 0:0:11:20 / Thu Apr 12 16:44:14 2018
GPGPU-Sim PTX: 67300000 instructions simulated : ctaid=(1,4,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 659000  inst.: 66797849 (ipc=101.4) sim_rate=98087 (inst/sec) elapsed = 0:0:11:21 / Thu Apr 12 16:44:15 2018
GPGPU-Sim uArch: cycles simulated: 660000  inst.: 66861920 (ipc=101.3) sim_rate=98038 (inst/sec) elapsed = 0:0:11:22 / Thu Apr 12 16:44:16 2018
GPGPU-Sim PTX: 67400000 instructions simulated : ctaid=(3,6,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 661000  inst.: 66918002 (ipc=101.2) sim_rate=97976 (inst/sec) elapsed = 0:0:11:23 / Thu Apr 12 16:44:17 2018
GPGPU-Sim PTX: 67500000 instructions simulated : ctaid=(7,3,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 662500  inst.: 67015621 (ipc=101.2) sim_rate=97976 (inst/sec) elapsed = 0:0:11:24 / Thu Apr 12 16:44:18 2018
GPGPU-Sim uArch: cycles simulated: 663500  inst.: 67069323 (ipc=101.1) sim_rate=97911 (inst/sec) elapsed = 0:0:11:25 / Thu Apr 12 16:44:19 2018
GPGPU-Sim PTX: 67600000 instructions simulated : ctaid=(0,0,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 664500  inst.: 67124700 (ipc=101.0) sim_rate=97849 (inst/sec) elapsed = 0:0:11:26 / Thu Apr 12 16:44:20 2018
GPGPU-Sim PTX: 67700000 instructions simulated : ctaid=(6,5,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 665500  inst.: 67181098 (ipc=100.9) sim_rate=97789 (inst/sec) elapsed = 0:0:11:27 / Thu Apr 12 16:44:21 2018
GPGPU-Sim uArch: cycles simulated: 666500  inst.: 67238263 (ipc=100.9) sim_rate=97730 (inst/sec) elapsed = 0:0:11:28 / Thu Apr 12 16:44:22 2018
GPGPU-Sim PTX: 67800000 instructions simulated : ctaid=(2,6,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 668000  inst.: 67332399 (ipc=100.8) sim_rate=97724 (inst/sec) elapsed = 0:0:11:29 / Thu Apr 12 16:44:23 2018
GPGPU-Sim PTX: 67900000 instructions simulated : ctaid=(4,6,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 669000  inst.: 67390774 (ipc=100.7) sim_rate=97667 (inst/sec) elapsed = 0:0:11:30 / Thu Apr 12 16:44:24 2018
GPGPU-Sim uArch: cycles simulated: 670000  inst.: 67440918 (ipc=100.7) sim_rate=97599 (inst/sec) elapsed = 0:0:11:31 / Thu Apr 12 16:44:25 2018
GPGPU-Sim PTX: 68000000 instructions simulated : ctaid=(8,3,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 671000  inst.: 67498836 (ipc=100.6) sim_rate=97541 (inst/sec) elapsed = 0:0:11:32 / Thu Apr 12 16:44:26 2018
GPGPU-Sim uArch: cycles simulated: 672000  inst.: 67562293 (ipc=100.5) sim_rate=97492 (inst/sec) elapsed = 0:0:11:33 / Thu Apr 12 16:44:27 2018
GPGPU-Sim PTX: 68100000 instructions simulated : ctaid=(7,1,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 673500  inst.: 67642573 (ipc=100.4) sim_rate=97467 (inst/sec) elapsed = 0:0:11:34 / Thu Apr 12 16:44:28 2018
GPGPU-Sim PTX: 68200000 instructions simulated : ctaid=(3,6,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 674500  inst.: 67705128 (ipc=100.4) sim_rate=97417 (inst/sec) elapsed = 0:0:11:35 / Thu Apr 12 16:44:29 2018
GPGPU-Sim uArch: cycles simulated: 675500  inst.: 67759598 (ipc=100.3) sim_rate=97355 (inst/sec) elapsed = 0:0:11:36 / Thu Apr 12 16:44:30 2018
GPGPU-Sim PTX: 68300000 instructions simulated : ctaid=(3,2,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 676500  inst.: 67817914 (ipc=100.2) sim_rate=97299 (inst/sec) elapsed = 0:0:11:37 / Thu Apr 12 16:44:31 2018
GPGPU-Sim PTX: 68400000 instructions simulated : ctaid=(0,3,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 678000  inst.: 67904887 (ipc=100.2) sim_rate=97284 (inst/sec) elapsed = 0:0:11:38 / Thu Apr 12 16:44:32 2018
GPGPU-Sim PTX: 68500000 instructions simulated : ctaid=(5,7,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 679000  inst.: 67965029 (ipc=100.1) sim_rate=97231 (inst/sec) elapsed = 0:0:11:39 / Thu Apr 12 16:44:33 2018
GPGPU-Sim uArch: cycles simulated: 680000  inst.: 68023296 (ipc=100.0) sim_rate=97176 (inst/sec) elapsed = 0:0:11:40 / Thu Apr 12 16:44:34 2018
GPGPU-Sim PTX: 68600000 instructions simulated : ctaid=(7,0,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 681500  inst.: 68101707 (ipc=99.9) sim_rate=97149 (inst/sec) elapsed = 0:0:11:41 / Thu Apr 12 16:44:35 2018
GPGPU-Sim uArch: cycles simulated: 682500  inst.: 68156528 (ipc=99.9) sim_rate=97089 (inst/sec) elapsed = 0:0:11:42 / Thu Apr 12 16:44:36 2018
GPGPU-Sim PTX: 68700000 instructions simulated : ctaid=(1,5,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 684000  inst.: 68244904 (ipc=99.8) sim_rate=97076 (inst/sec) elapsed = 0:0:11:43 / Thu Apr 12 16:44:37 2018
GPGPU-Sim PTX: 68800000 instructions simulated : ctaid=(8,5,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 685000  inst.: 68299483 (ipc=99.7) sim_rate=97016 (inst/sec) elapsed = 0:0:11:44 / Thu Apr 12 16:44:38 2018
GPGPU-Sim PTX: 68900000 instructions simulated : ctaid=(5,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 686000  inst.: 68361201 (ipc=99.7) sim_rate=96966 (inst/sec) elapsed = 0:0:11:45 / Thu Apr 12 16:44:39 2018
GPGPU-Sim uArch: cycles simulated: 687000  inst.: 68425447 (ipc=99.6) sim_rate=96919 (inst/sec) elapsed = 0:0:11:46 / Thu Apr 12 16:44:40 2018
GPGPU-Sim PTX: 69000000 instructions simulated : ctaid=(7,3,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 688500  inst.: 68513911 (ipc=99.5) sim_rate=96907 (inst/sec) elapsed = 0:0:11:47 / Thu Apr 12 16:44:41 2018
GPGPU-Sim PTX: 69100000 instructions simulated : ctaid=(0,0,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 689500  inst.: 68571025 (ipc=99.5) sim_rate=96851 (inst/sec) elapsed = 0:0:11:48 / Thu Apr 12 16:44:42 2018
GPGPU-Sim uArch: cycles simulated: 690500  inst.: 68632519 (ipc=99.4) sim_rate=96801 (inst/sec) elapsed = 0:0:11:49 / Thu Apr 12 16:44:43 2018
GPGPU-Sim PTX: 69200000 instructions simulated : ctaid=(7,3,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 691500  inst.: 68691178 (ipc=99.3) sim_rate=96748 (inst/sec) elapsed = 0:0:11:50 / Thu Apr 12 16:44:44 2018
GPGPU-Sim PTX: 69300000 instructions simulated : ctaid=(4,6,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 693000  inst.: 68772679 (ipc=99.2) sim_rate=96726 (inst/sec) elapsed = 0:0:11:51 / Thu Apr 12 16:44:45 2018
GPGPU-Sim uArch: cycles simulated: 694000  inst.: 68830036 (ipc=99.2) sim_rate=96671 (inst/sec) elapsed = 0:0:11:52 / Thu Apr 12 16:44:46 2018
GPGPU-Sim PTX: 69400000 instructions simulated : ctaid=(8,2,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 695000  inst.: 68876811 (ipc=99.1) sim_rate=96601 (inst/sec) elapsed = 0:0:11:53 / Thu Apr 12 16:44:47 2018
GPGPU-Sim PTX: 69500000 instructions simulated : ctaid=(0,5,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 696500  inst.: 68955847 (ipc=99.0) sim_rate=96576 (inst/sec) elapsed = 0:0:11:54 / Thu Apr 12 16:44:48 2018
GPGPU-Sim uArch: cycles simulated: 697500  inst.: 69012810 (ipc=98.9) sim_rate=96521 (inst/sec) elapsed = 0:0:11:55 / Thu Apr 12 16:44:49 2018
GPGPU-Sim PTX: 69600000 instructions simulated : ctaid=(1,1,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 699000  inst.: 69097229 (ipc=98.9) sim_rate=96504 (inst/sec) elapsed = 0:0:11:56 / Thu Apr 12 16:44:50 2018
GPGPU-Sim PTX: 69700000 instructions simulated : ctaid=(0,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 700000  inst.: 69153778 (ipc=98.8) sim_rate=96448 (inst/sec) elapsed = 0:0:11:57 / Thu Apr 12 16:44:51 2018
GPGPU-Sim uArch: cycles simulated: 701500  inst.: 69236467 (ipc=98.7) sim_rate=96429 (inst/sec) elapsed = 0:0:11:58 / Thu Apr 12 16:44:52 2018
GPGPU-Sim PTX: 69800000 instructions simulated : ctaid=(3,6,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 702500  inst.: 69289318 (ipc=98.6) sim_rate=96369 (inst/sec) elapsed = 0:0:11:59 / Thu Apr 12 16:44:53 2018
GPGPU-Sim PTX: 69900000 instructions simulated : ctaid=(2,5,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 704000  inst.: 69376586 (ipc=98.5) sim_rate=96356 (inst/sec) elapsed = 0:0:12:00 / Thu Apr 12 16:44:54 2018
GPGPU-Sim PTX: 70000000 instructions simulated : ctaid=(6,5,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 705500  inst.: 69463222 (ipc=98.5) sim_rate=96342 (inst/sec) elapsed = 0:0:12:01 / Thu Apr 12 16:44:55 2018
GPGPU-Sim uArch: cycles simulated: 706500  inst.: 69517479 (ipc=98.4) sim_rate=96284 (inst/sec) elapsed = 0:0:12:02 / Thu Apr 12 16:44:56 2018
GPGPU-Sim PTX: 70100000 instructions simulated : ctaid=(2,6,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 707500  inst.: 69578326 (ipc=98.3) sim_rate=96235 (inst/sec) elapsed = 0:0:12:03 / Thu Apr 12 16:44:57 2018
GPGPU-Sim PTX: 70200000 instructions simulated : ctaid=(5,3,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 709000  inst.: 69669202 (ipc=98.3) sim_rate=96228 (inst/sec) elapsed = 0:0:12:04 / Thu Apr 12 16:44:58 2018
GPGPU-Sim PTX: 70300000 instructions simulated : ctaid=(4,5,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 710500  inst.: 69746402 (ipc=98.2) sim_rate=96201 (inst/sec) elapsed = 0:0:12:05 / Thu Apr 12 16:44:59 2018
GPGPU-Sim uArch: cycles simulated: 711500  inst.: 69800189 (ipc=98.1) sim_rate=96143 (inst/sec) elapsed = 0:0:12:06 / Thu Apr 12 16:45:00 2018
GPGPU-Sim PTX: 70400000 instructions simulated : ctaid=(0,6,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 713000  inst.: 69880648 (ipc=98.0) sim_rate=96121 (inst/sec) elapsed = 0:0:12:07 / Thu Apr 12 16:45:01 2018
GPGPU-Sim PTX: 70500000 instructions simulated : ctaid=(7,4,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 714500  inst.: 69967100 (ipc=97.9) sim_rate=96108 (inst/sec) elapsed = 0:0:12:08 / Thu Apr 12 16:45:02 2018
GPGPU-Sim uArch: cycles simulated: 715500  inst.: 70030357 (ipc=97.9) sim_rate=96063 (inst/sec) elapsed = 0:0:12:09 / Thu Apr 12 16:45:03 2018
GPGPU-Sim PTX: 70600000 instructions simulated : ctaid=(7,5,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 717000  inst.: 70113933 (ipc=97.8) sim_rate=96046 (inst/sec) elapsed = 0:0:12:10 / Thu Apr 12 16:45:04 2018
GPGPU-Sim PTX: 70700000 instructions simulated : ctaid=(7,1,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 718500  inst.: 70195718 (ipc=97.7) sim_rate=96026 (inst/sec) elapsed = 0:0:12:11 / Thu Apr 12 16:45:05 2018
GPGPU-Sim PTX: 70800000 instructions simulated : ctaid=(8,5,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 719500  inst.: 70255528 (ipc=97.6) sim_rate=95977 (inst/sec) elapsed = 0:0:12:12 / Thu Apr 12 16:45:06 2018
GPGPU-Sim uArch: cycles simulated: 720500  inst.: 70311256 (ipc=97.6) sim_rate=95922 (inst/sec) elapsed = 0:0:12:13 / Thu Apr 12 16:45:07 2018
GPGPU-Sim PTX: 70900000 instructions simulated : ctaid=(5,5,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 722000  inst.: 70397095 (ipc=97.5) sim_rate=95908 (inst/sec) elapsed = 0:0:12:14 / Thu Apr 12 16:45:08 2018
GPGPU-Sim PTX: 71000000 instructions simulated : ctaid=(5,3,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 723500  inst.: 70483076 (ipc=97.4) sim_rate=95895 (inst/sec) elapsed = 0:0:12:15 / Thu Apr 12 16:45:09 2018
GPGPU-Sim PTX: 71100000 instructions simulated : ctaid=(8,0,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 724500  inst.: 70538771 (ipc=97.4) sim_rate=95840 (inst/sec) elapsed = 0:0:12:16 / Thu Apr 12 16:45:10 2018
GPGPU-Sim uArch: cycles simulated: 726000  inst.: 70624120 (ipc=97.3) sim_rate=95826 (inst/sec) elapsed = 0:0:12:17 / Thu Apr 12 16:45:11 2018
GPGPU-Sim PTX: 71200000 instructions simulated : ctaid=(1,6,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 727000  inst.: 70687195 (ipc=97.2) sim_rate=95782 (inst/sec) elapsed = 0:0:12:18 / Thu Apr 12 16:45:12 2018
GPGPU-Sim PTX: 71300000 instructions simulated : ctaid=(1,3,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 728500  inst.: 70771840 (ipc=97.1) sim_rate=95767 (inst/sec) elapsed = 0:0:12:19 / Thu Apr 12 16:45:13 2018
GPGPU-Sim PTX: 71400000 instructions simulated : ctaid=(4,2,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 729500  inst.: 70829604 (ipc=97.1) sim_rate=95715 (inst/sec) elapsed = 0:0:12:20 / Thu Apr 12 16:45:14 2018
GPGPU-Sim uArch: cycles simulated: 731000  inst.: 70906666 (ipc=97.0) sim_rate=95690 (inst/sec) elapsed = 0:0:12:21 / Thu Apr 12 16:45:15 2018
GPGPU-Sim PTX: 71500000 instructions simulated : ctaid=(4,1,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 732000  inst.: 70960233 (ipc=96.9) sim_rate=95633 (inst/sec) elapsed = 0:0:12:22 / Thu Apr 12 16:45:16 2018
GPGPU-Sim uArch: cycles simulated: 733000  inst.: 71020991 (ipc=96.9) sim_rate=95586 (inst/sec) elapsed = 0:0:12:23 / Thu Apr 12 16:45:17 2018
GPGPU-Sim PTX: 71600000 instructions simulated : ctaid=(1,3,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 734500  inst.: 71106883 (ipc=96.8) sim_rate=95573 (inst/sec) elapsed = 0:0:12:24 / Thu Apr 12 16:45:18 2018
GPGPU-Sim PTX: 71700000 instructions simulated : ctaid=(2,4,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 736000  inst.: 71193187 (ipc=96.7) sim_rate=95561 (inst/sec) elapsed = 0:0:12:25 / Thu Apr 12 16:45:19 2018
GPGPU-Sim PTX: 71800000 instructions simulated : ctaid=(2,2,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 737000  inst.: 71248726 (ipc=96.7) sim_rate=95507 (inst/sec) elapsed = 0:0:12:26 / Thu Apr 12 16:45:20 2018
GPGPU-Sim PTX: 71900000 instructions simulated : ctaid=(2,1,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 738500  inst.: 71328635 (ipc=96.6) sim_rate=95486 (inst/sec) elapsed = 0:0:12:27 / Thu Apr 12 16:45:21 2018
GPGPU-Sim uArch: cycles simulated: 739500  inst.: 71386634 (ipc=96.5) sim_rate=95436 (inst/sec) elapsed = 0:0:12:28 / Thu Apr 12 16:45:22 2018
GPGPU-Sim PTX: 72000000 instructions simulated : ctaid=(1,6,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 740500  inst.: 71444943 (ipc=96.5) sim_rate=95387 (inst/sec) elapsed = 0:0:12:29 / Thu Apr 12 16:45:23 2018
GPGPU-Sim PTX: 72100000 instructions simulated : ctaid=(8,3,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 742000  inst.: 71535341 (ipc=96.4) sim_rate=95380 (inst/sec) elapsed = 0:0:12:30 / Thu Apr 12 16:45:24 2018
GPGPU-Sim uArch: cycles simulated: 743000  inst.: 71591061 (ipc=96.4) sim_rate=95327 (inst/sec) elapsed = 0:0:12:31 / Thu Apr 12 16:45:25 2018
GPGPU-Sim PTX: 72200000 instructions simulated : ctaid=(6,6,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 744000  inst.: 71647959 (ipc=96.3) sim_rate=95276 (inst/sec) elapsed = 0:0:12:32 / Thu Apr 12 16:45:26 2018
GPGPU-Sim uArch: cycles simulated: 745000  inst.: 71703593 (ipc=96.2) sim_rate=95223 (inst/sec) elapsed = 0:0:12:33 / Thu Apr 12 16:45:27 2018
GPGPU-Sim PTX: 72300000 instructions simulated : ctaid=(1,6,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 746500  inst.: 71791484 (ipc=96.2) sim_rate=95214 (inst/sec) elapsed = 0:0:12:34 / Thu Apr 12 16:45:28 2018
GPGPU-Sim PTX: 72400000 instructions simulated : ctaid=(6,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 748000  inst.: 71875827 (ipc=96.1) sim_rate=95199 (inst/sec) elapsed = 0:0:12:35 / Thu Apr 12 16:45:29 2018
GPGPU-Sim PTX: 72500000 instructions simulated : ctaid=(1,0,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 749000  inst.: 71927442 (ipc=96.0) sim_rate=95142 (inst/sec) elapsed = 0:0:12:36 / Thu Apr 12 16:45:30 2018
GPGPU-Sim PTX: 72600000 instructions simulated : ctaid=(4,5,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 750500  inst.: 72011930 (ipc=96.0) sim_rate=95128 (inst/sec) elapsed = 0:0:12:37 / Thu Apr 12 16:45:31 2018
GPGPU-Sim uArch: cycles simulated: 751500  inst.: 72068210 (ipc=95.9) sim_rate=95076 (inst/sec) elapsed = 0:0:12:38 / Thu Apr 12 16:45:32 2018
GPGPU-Sim PTX: 72700000 instructions simulated : ctaid=(4,2,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 753000  inst.: 72156630 (ipc=95.8) sim_rate=95068 (inst/sec) elapsed = 0:0:12:39 / Thu Apr 12 16:45:33 2018
GPGPU-Sim PTX: 72800000 instructions simulated : ctaid=(7,2,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 754000  inst.: 72217056 (ipc=95.8) sim_rate=95022 (inst/sec) elapsed = 0:0:12:40 / Thu Apr 12 16:45:34 2018
GPGPU-Sim uArch: cycles simulated: 755500  inst.: 72300746 (ipc=95.7) sim_rate=95007 (inst/sec) elapsed = 0:0:12:41 / Thu Apr 12 16:45:35 2018
GPGPU-Sim PTX: 72900000 instructions simulated : ctaid=(0,7,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 756500  inst.: 72364022 (ipc=95.7) sim_rate=94965 (inst/sec) elapsed = 0:0:12:42 / Thu Apr 12 16:45:36 2018
GPGPU-Sim PTX: 73000000 instructions simulated : ctaid=(2,1,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 758000  inst.: 72447708 (ipc=95.6) sim_rate=94951 (inst/sec) elapsed = 0:0:12:43 / Thu Apr 12 16:45:37 2018
GPGPU-Sim PTX: 73100000 instructions simulated : ctaid=(4,0,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 759500  inst.: 72529571 (ipc=95.5) sim_rate=94933 (inst/sec) elapsed = 0:0:12:44 / Thu Apr 12 16:45:38 2018
GPGPU-Sim uArch: cycles simulated: 760500  inst.: 72586315 (ipc=95.4) sim_rate=94884 (inst/sec) elapsed = 0:0:12:45 / Thu Apr 12 16:45:39 2018
GPGPU-Sim PTX: 73200000 instructions simulated : ctaid=(8,3,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 762000  inst.: 72670087 (ipc=95.4) sim_rate=94869 (inst/sec) elapsed = 0:0:12:46 / Thu Apr 12 16:45:40 2018
GPGPU-Sim PTX: 73300000 instructions simulated : ctaid=(2,7,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 763500  inst.: 72749891 (ipc=95.3) sim_rate=94849 (inst/sec) elapsed = 0:0:12:47 / Thu Apr 12 16:45:41 2018
GPGPU-Sim PTX: 73400000 instructions simulated : ctaid=(7,1,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 764500  inst.: 72799300 (ipc=95.2) sim_rate=94790 (inst/sec) elapsed = 0:0:12:48 / Thu Apr 12 16:45:42 2018
GPGPU-Sim PTX: 73500000 instructions simulated : ctaid=(1,3,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 766000  inst.: 72893966 (ipc=95.2) sim_rate=94790 (inst/sec) elapsed = 0:0:12:49 / Thu Apr 12 16:45:43 2018
GPGPU-Sim uArch: cycles simulated: 767000  inst.: 72951450 (ipc=95.1) sim_rate=94742 (inst/sec) elapsed = 0:0:12:50 / Thu Apr 12 16:45:44 2018
GPGPU-Sim PTX: 73600000 instructions simulated : ctaid=(0,0,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 768500  inst.: 73032536 (ipc=95.0) sim_rate=94724 (inst/sec) elapsed = 0:0:12:51 / Thu Apr 12 16:45:45 2018
GPGPU-Sim PTX: 73700000 instructions simulated : ctaid=(1,0,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 769500  inst.: 73095682 (ipc=95.0) sim_rate=94683 (inst/sec) elapsed = 0:0:12:52 / Thu Apr 12 16:45:46 2018
GPGPU-Sim uArch: cycles simulated: 771000  inst.: 73175903 (ipc=94.9) sim_rate=94664 (inst/sec) elapsed = 0:0:12:53 / Thu Apr 12 16:45:47 2018
GPGPU-Sim PTX: 73800000 instructions simulated : ctaid=(0,3,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 772500  inst.: 73266353 (ipc=94.8) sim_rate=94659 (inst/sec) elapsed = 0:0:12:54 / Thu Apr 12 16:45:48 2018
GPGPU-Sim PTX: 73900000 instructions simulated : ctaid=(5,3,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 773500  inst.: 73321521 (ipc=94.8) sim_rate=94608 (inst/sec) elapsed = 0:0:12:55 / Thu Apr 12 16:45:49 2018
GPGPU-Sim PTX: 74000000 instructions simulated : ctaid=(5,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 775000  inst.: 73418767 (ipc=94.7) sim_rate=94611 (inst/sec) elapsed = 0:0:12:56 / Thu Apr 12 16:45:50 2018
GPGPU-Sim uArch: cycles simulated: 776000  inst.: 73475372 (ipc=94.7) sim_rate=94562 (inst/sec) elapsed = 0:0:12:57 / Thu Apr 12 16:45:51 2018
GPGPU-Sim PTX: 74100000 instructions simulated : ctaid=(8,0,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 777500  inst.: 73561634 (ipc=94.6) sim_rate=94552 (inst/sec) elapsed = 0:0:12:58 / Thu Apr 12 16:45:52 2018
GPGPU-Sim PTX: 74200000 instructions simulated : ctaid=(0,2,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 778500  inst.: 73613492 (ipc=94.6) sim_rate=94497 (inst/sec) elapsed = 0:0:12:59 / Thu Apr 12 16:45:53 2018
GPGPU-Sim PTX: 74300000 instructions simulated : ctaid=(5,1,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 780000  inst.: 73697058 (ipc=94.5) sim_rate=94483 (inst/sec) elapsed = 0:0:13:00 / Thu Apr 12 16:45:54 2018
GPGPU-Sim uArch: cycles simulated: 781000  inst.: 73761942 (ipc=94.4) sim_rate=94445 (inst/sec) elapsed = 0:0:13:01 / Thu Apr 12 16:45:55 2018
GPGPU-Sim PTX: 74400000 instructions simulated : ctaid=(3,5,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 782500  inst.: 73852772 (ipc=94.4) sim_rate=94440 (inst/sec) elapsed = 0:0:13:02 / Thu Apr 12 16:45:56 2018
GPGPU-Sim PTX: 74500000 instructions simulated : ctaid=(7,1,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 783500  inst.: 73913045 (ipc=94.3) sim_rate=94397 (inst/sec) elapsed = 0:0:13:03 / Thu Apr 12 16:45:57 2018
GPGPU-Sim PTX: 74600000 instructions simulated : ctaid=(6,5,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 785000  inst.: 74004722 (ipc=94.3) sim_rate=94393 (inst/sec) elapsed = 0:0:13:04 / Thu Apr 12 16:45:58 2018
GPGPU-Sim PTX: 74700000 instructions simulated : ctaid=(0,3,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 786500  inst.: 74098976 (ipc=94.2) sim_rate=94393 (inst/sec) elapsed = 0:0:13:05 / Thu Apr 12 16:45:59 2018
GPGPU-Sim uArch: cycles simulated: 787500  inst.: 74158344 (ipc=94.2) sim_rate=94349 (inst/sec) elapsed = 0:0:13:06 / Thu Apr 12 16:46:00 2018
GPGPU-Sim PTX: 74800000 instructions simulated : ctaid=(2,2,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 789000  inst.: 74246767 (ipc=94.1) sim_rate=94341 (inst/sec) elapsed = 0:0:13:07 / Thu Apr 12 16:46:01 2018
GPGPU-Sim PTX: 74900000 instructions simulated : ctaid=(7,5,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 790000  inst.: 74305741 (ipc=94.1) sim_rate=94296 (inst/sec) elapsed = 0:0:13:08 / Thu Apr 12 16:46:02 2018
GPGPU-Sim PTX: 75000000 instructions simulated : ctaid=(3,6,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 791000  inst.: 74375452 (ipc=94.0) sim_rate=94265 (inst/sec) elapsed = 0:0:13:09 / Thu Apr 12 16:46:03 2018
GPGPU-Sim PTX: 75100000 instructions simulated : ctaid=(0,4,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 792500  inst.: 74473028 (ipc=94.0) sim_rate=94269 (inst/sec) elapsed = 0:0:13:10 / Thu Apr 12 16:46:04 2018
GPGPU-Sim uArch: cycles simulated: 793500  inst.: 74532024 (ipc=93.9) sim_rate=94225 (inst/sec) elapsed = 0:0:13:11 / Thu Apr 12 16:46:05 2018
GPGPU-Sim PTX: 75200000 instructions simulated : ctaid=(0,1,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 794500  inst.: 74583073 (ipc=93.9) sim_rate=94170 (inst/sec) elapsed = 0:0:13:12 / Thu Apr 12 16:46:06 2018
GPGPU-Sim PTX: 75300000 instructions simulated : ctaid=(4,4,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 796000  inst.: 74676244 (ipc=93.8) sim_rate=94169 (inst/sec) elapsed = 0:0:13:13 / Thu Apr 12 16:46:07 2018
GPGPU-Sim uArch: cycles simulated: 797000  inst.: 74732473 (ipc=93.8) sim_rate=94121 (inst/sec) elapsed = 0:0:13:14 / Thu Apr 12 16:46:08 2018
GPGPU-Sim PTX: 75400000 instructions simulated : ctaid=(6,6,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 798500  inst.: 74827515 (ipc=93.7) sim_rate=94122 (inst/sec) elapsed = 0:0:13:15 / Thu Apr 12 16:46:09 2018
GPGPU-Sim PTX: 75500000 instructions simulated : ctaid=(0,3,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 799500  inst.: 74886086 (ipc=93.7) sim_rate=94077 (inst/sec) elapsed = 0:0:13:16 / Thu Apr 12 16:46:10 2018
GPGPU-Sim PTX: 75600000 instructions simulated : ctaid=(8,0,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 801000  inst.: 74978461 (ipc=93.6) sim_rate=94075 (inst/sec) elapsed = 0:0:13:17 / Thu Apr 12 16:46:11 2018
GPGPU-Sim uArch: cycles simulated: 802000  inst.: 75044565 (ipc=93.6) sim_rate=94040 (inst/sec) elapsed = 0:0:13:18 / Thu Apr 12 16:46:12 2018
GPGPU-Sim PTX: 75700000 instructions simulated : ctaid=(6,1,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 803500  inst.: 75133256 (ipc=93.5) sim_rate=94034 (inst/sec) elapsed = 0:0:13:19 / Thu Apr 12 16:46:13 2018
GPGPU-Sim PTX: 75800000 instructions simulated : ctaid=(7,0,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 805000  inst.: 75221072 (ipc=93.4) sim_rate=94026 (inst/sec) elapsed = 0:0:13:20 / Thu Apr 12 16:46:14 2018
GPGPU-Sim PTX: 75900000 instructions simulated : ctaid=(2,3,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 806000  inst.: 75277191 (ipc=93.4) sim_rate=93979 (inst/sec) elapsed = 0:0:13:21 / Thu Apr 12 16:46:15 2018
GPGPU-Sim PTX: 76000000 instructions simulated : ctaid=(7,2,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 807500  inst.: 75364624 (ipc=93.3) sim_rate=93970 (inst/sec) elapsed = 0:0:13:22 / Thu Apr 12 16:46:16 2018
GPGPU-Sim uArch: cycles simulated: 808500  inst.: 75420039 (ipc=93.3) sim_rate=93922 (inst/sec) elapsed = 0:0:13:23 / Thu Apr 12 16:46:17 2018
GPGPU-Sim PTX: 76100000 instructions simulated : ctaid=(1,4,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 809500  inst.: 75483626 (ipc=93.2) sim_rate=93885 (inst/sec) elapsed = 0:0:13:24 / Thu Apr 12 16:46:18 2018
GPGPU-Sim uArch: cycles simulated: 810500  inst.: 75541271 (ipc=93.2) sim_rate=93840 (inst/sec) elapsed = 0:0:13:25 / Thu Apr 12 16:46:19 2018
GPGPU-Sim PTX: 76200000 instructions simulated : ctaid=(7,0,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 812000  inst.: 75626713 (ipc=93.1) sim_rate=93829 (inst/sec) elapsed = 0:0:13:26 / Thu Apr 12 16:46:20 2018
GPGPU-Sim PTX: 76300000 instructions simulated : ctaid=(7,0,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 813000  inst.: 75688193 (ipc=93.1) sim_rate=93789 (inst/sec) elapsed = 0:0:13:27 / Thu Apr 12 16:46:21 2018
GPGPU-Sim PTX: 76400000 instructions simulated : ctaid=(0,5,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 814000  inst.: 75752760 (ipc=93.1) sim_rate=93753 (inst/sec) elapsed = 0:0:13:28 / Thu Apr 12 16:46:22 2018
GPGPU-Sim uArch: cycles simulated: 815500  inst.: 75838335 (ipc=93.0) sim_rate=93743 (inst/sec) elapsed = 0:0:13:29 / Thu Apr 12 16:46:23 2018
GPGPU-Sim PTX: 76500000 instructions simulated : ctaid=(2,1,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 816500  inst.: 75900403 (ipc=93.0) sim_rate=93704 (inst/sec) elapsed = 0:0:13:30 / Thu Apr 12 16:46:24 2018
GPGPU-Sim PTX: 76600000 instructions simulated : ctaid=(0,0,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 818000  inst.: 75996117 (ipc=92.9) sim_rate=93706 (inst/sec) elapsed = 0:0:13:31 / Thu Apr 12 16:46:25 2018
GPGPU-Sim PTX: 76700000 instructions simulated : ctaid=(7,6,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 819500  inst.: 76080858 (ipc=92.8) sim_rate=93695 (inst/sec) elapsed = 0:0:13:32 / Thu Apr 12 16:46:26 2018
GPGPU-Sim PTX: 76800000 instructions simulated : ctaid=(1,1,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 820500  inst.: 76143761 (ipc=92.8) sim_rate=93657 (inst/sec) elapsed = 0:0:13:33 / Thu Apr 12 16:46:27 2018
GPGPU-Sim uArch: cycles simulated: 821500  inst.: 76207657 (ipc=92.8) sim_rate=93621 (inst/sec) elapsed = 0:0:13:34 / Thu Apr 12 16:46:28 2018
GPGPU-Sim PTX: 76900000 instructions simulated : ctaid=(8,1,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 822500  inst.: 76273296 (ipc=92.7) sim_rate=93586 (inst/sec) elapsed = 0:0:13:35 / Thu Apr 12 16:46:29 2018
GPGPU-Sim PTX: 77000000 instructions simulated : ctaid=(4,0,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 824000  inst.: 76366802 (ipc=92.7) sim_rate=93586 (inst/sec) elapsed = 0:0:13:36 / Thu Apr 12 16:46:30 2018
GPGPU-Sim PTX: 77100000 instructions simulated : ctaid=(7,0,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 825500  inst.: 76457016 (ipc=92.6) sim_rate=93582 (inst/sec) elapsed = 0:0:13:37 / Thu Apr 12 16:46:31 2018
GPGPU-Sim uArch: cycles simulated: 826500  inst.: 76513097 (ipc=92.6) sim_rate=93536 (inst/sec) elapsed = 0:0:13:38 / Thu Apr 12 16:46:32 2018
GPGPU-Sim PTX: 77200000 instructions simulated : ctaid=(0,7,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 827500  inst.: 76573531 (ipc=92.5) sim_rate=93496 (inst/sec) elapsed = 0:0:13:39 / Thu Apr 12 16:46:33 2018
GPGPU-Sim PTX: 77300000 instructions simulated : ctaid=(2,3,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 829000  inst.: 76670139 (ipc=92.5) sim_rate=93500 (inst/sec) elapsed = 0:0:13:40 / Thu Apr 12 16:46:34 2018
GPGPU-Sim PTX: 77400000 instructions simulated : ctaid=(2,4,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 830000  inst.: 76739803 (ipc=92.5) sim_rate=93471 (inst/sec) elapsed = 0:0:13:41 / Thu Apr 12 16:46:35 2018
GPGPU-Sim uArch: cycles simulated: 831000  inst.: 76803577 (ipc=92.4) sim_rate=93435 (inst/sec) elapsed = 0:0:13:42 / Thu Apr 12 16:46:36 2018
GPGPU-Sim PTX: 77500000 instructions simulated : ctaid=(0,6,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 832500  inst.: 76888261 (ipc=92.4) sim_rate=93424 (inst/sec) elapsed = 0:0:13:43 / Thu Apr 12 16:46:37 2018
GPGPU-Sim PTX: 77600000 instructions simulated : ctaid=(8,0,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 833500  inst.: 76949239 (ipc=92.3) sim_rate=93384 (inst/sec) elapsed = 0:0:13:44 / Thu Apr 12 16:46:38 2018
GPGPU-Sim PTX: 77700000 instructions simulated : ctaid=(0,0,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 835000  inst.: 77038253 (ipc=92.3) sim_rate=93379 (inst/sec) elapsed = 0:0:13:45 / Thu Apr 12 16:46:39 2018
GPGPU-Sim uArch: cycles simulated: 836500  inst.: 77123240 (ipc=92.2) sim_rate=93369 (inst/sec) elapsed = 0:0:13:46 / Thu Apr 12 16:46:40 2018
GPGPU-Sim PTX: 77800000 instructions simulated : ctaid=(5,5,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 837500  inst.: 77181771 (ipc=92.2) sim_rate=93327 (inst/sec) elapsed = 0:0:13:47 / Thu Apr 12 16:46:41 2018
GPGPU-Sim PTX: 77900000 instructions simulated : ctaid=(7,4,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 839000  inst.: 77276202 (ipc=92.1) sim_rate=93328 (inst/sec) elapsed = 0:0:13:48 / Thu Apr 12 16:46:42 2018
GPGPU-Sim PTX: 78000000 instructions simulated : ctaid=(1,6,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 840000  inst.: 77334011 (ipc=92.1) sim_rate=93285 (inst/sec) elapsed = 0:0:13:49 / Thu Apr 12 16:46:43 2018
GPGPU-Sim PTX: 78100000 instructions simulated : ctaid=(0,4,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 841500  inst.: 77430135 (ipc=92.0) sim_rate=93289 (inst/sec) elapsed = 0:0:13:50 / Thu Apr 12 16:46:44 2018
GPGPU-Sim uArch: cycles simulated: 842500  inst.: 77495775 (ipc=92.0) sim_rate=93256 (inst/sec) elapsed = 0:0:13:51 / Thu Apr 12 16:46:45 2018
GPGPU-Sim PTX: 78200000 instructions simulated : ctaid=(0,0,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 844000  inst.: 77594926 (ipc=91.9) sim_rate=93263 (inst/sec) elapsed = 0:0:13:52 / Thu Apr 12 16:46:46 2018
GPGPU-Sim PTX: 78300000 instructions simulated : ctaid=(4,5,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 845000  inst.: 77658509 (ipc=91.9) sim_rate=93227 (inst/sec) elapsed = 0:0:13:53 / Thu Apr 12 16:46:47 2018
GPGPU-Sim PTX: 78400000 instructions simulated : ctaid=(6,6,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 846500  inst.: 77745531 (ipc=91.8) sim_rate=93220 (inst/sec) elapsed = 0:0:13:54 / Thu Apr 12 16:46:48 2018
GPGPU-Sim PTX: 78500000 instructions simulated : ctaid=(1,5,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 848000  inst.: 77838106 (ipc=91.8) sim_rate=93219 (inst/sec) elapsed = 0:0:13:55 / Thu Apr 12 16:46:49 2018
GPGPU-Sim uArch: cycles simulated: 849000  inst.: 77900806 (ipc=91.8) sim_rate=93182 (inst/sec) elapsed = 0:0:13:56 / Thu Apr 12 16:46:50 2018
GPGPU-Sim PTX: 78600000 instructions simulated : ctaid=(5,0,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 850500  inst.: 78001498 (ipc=91.7) sim_rate=93191 (inst/sec) elapsed = 0:0:13:57 / Thu Apr 12 16:46:51 2018
GPGPU-Sim PTX: 78700000 instructions simulated : ctaid=(0,1,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 852000  inst.: 78100107 (ipc=91.7) sim_rate=93198 (inst/sec) elapsed = 0:0:13:58 / Thu Apr 12 16:46:52 2018
GPGPU-Sim PTX: 78800000 instructions simulated : ctaid=(8,2,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 853000  inst.: 78159119 (ipc=91.6) sim_rate=93157 (inst/sec) elapsed = 0:0:13:59 / Thu Apr 12 16:46:53 2018
GPGPU-Sim PTX: 78900000 instructions simulated : ctaid=(5,4,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 854500  inst.: 78255555 (ipc=91.6) sim_rate=93161 (inst/sec) elapsed = 0:0:14:00 / Thu Apr 12 16:46:54 2018
GPGPU-Sim PTX: 79000000 instructions simulated : ctaid=(5,3,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 855500  inst.: 78320893 (ipc=91.5) sim_rate=93128 (inst/sec) elapsed = 0:0:14:01 / Thu Apr 12 16:46:55 2018
GPGPU-Sim PTX: 79100000 instructions simulated : ctaid=(3,7,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 857000  inst.: 78410072 (ipc=91.5) sim_rate=93123 (inst/sec) elapsed = 0:0:14:02 / Thu Apr 12 16:46:56 2018
GPGPU-Sim uArch: cycles simulated: 858000  inst.: 78468125 (ipc=91.5) sim_rate=93081 (inst/sec) elapsed = 0:0:14:03 / Thu Apr 12 16:46:57 2018
GPGPU-Sim PTX: 79200000 instructions simulated : ctaid=(2,0,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 859500  inst.: 78567128 (ipc=91.4) sim_rate=93089 (inst/sec) elapsed = 0:0:14:04 / Thu Apr 12 16:46:58 2018
GPGPU-Sim PTX: 79300000 instructions simulated : ctaid=(2,1,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 860500  inst.: 78627963 (ipc=91.4) sim_rate=93050 (inst/sec) elapsed = 0:0:14:05 / Thu Apr 12 16:46:59 2018
GPGPU-Sim PTX: 79400000 instructions simulated : ctaid=(3,5,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 862000  inst.: 78722113 (ipc=91.3) sim_rate=93052 (inst/sec) elapsed = 0:0:14:06 / Thu Apr 12 16:47:00 2018
GPGPU-Sim PTX: 79500000 instructions simulated : ctaid=(0,5,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 863500  inst.: 78815124 (ipc=91.3) sim_rate=93052 (inst/sec) elapsed = 0:0:14:07 / Thu Apr 12 16:47:01 2018
GPGPU-Sim uArch: cycles simulated: 864500  inst.: 78883836 (ipc=91.2) sim_rate=93023 (inst/sec) elapsed = 0:0:14:08 / Thu Apr 12 16:47:02 2018
GPGPU-Sim PTX: 79600000 instructions simulated : ctaid=(4,5,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 866000  inst.: 78973129 (ipc=91.2) sim_rate=93018 (inst/sec) elapsed = 0:0:14:09 / Thu Apr 12 16:47:03 2018
GPGPU-Sim PTX: 79700000 instructions simulated : ctaid=(1,0,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 867500  inst.: 79063150 (ipc=91.1) sim_rate=93015 (inst/sec) elapsed = 0:0:14:10 / Thu Apr 12 16:47:04 2018
GPGPU-Sim PTX: 79800000 instructions simulated : ctaid=(8,3,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 868500  inst.: 79129501 (ipc=91.1) sim_rate=92984 (inst/sec) elapsed = 0:0:14:11 / Thu Apr 12 16:47:05 2018
GPGPU-Sim PTX: 79900000 instructions simulated : ctaid=(7,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 869500  inst.: 79193753 (ipc=91.1) sim_rate=92950 (inst/sec) elapsed = 0:0:14:12 / Thu Apr 12 16:47:06 2018
GPGPU-Sim PTX: 80000000 instructions simulated : ctaid=(3,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 871000  inst.: 79295128 (ipc=91.0) sim_rate=92960 (inst/sec) elapsed = 0:0:14:13 / Thu Apr 12 16:47:07 2018
GPGPU-Sim uArch: cycles simulated: 872500  inst.: 79384976 (ipc=91.0) sim_rate=92956 (inst/sec) elapsed = 0:0:14:14 / Thu Apr 12 16:47:08 2018
GPGPU-Sim PTX: 80100000 instructions simulated : ctaid=(7,5,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 873500  inst.: 79444409 (ipc=90.9) sim_rate=92917 (inst/sec) elapsed = 0:0:14:15 / Thu Apr 12 16:47:09 2018
GPGPU-Sim PTX: 80200000 instructions simulated : ctaid=(4,0,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 875000  inst.: 79535068 (ipc=90.9) sim_rate=92914 (inst/sec) elapsed = 0:0:14:16 / Thu Apr 12 16:47:10 2018
GPGPU-Sim PTX: 80300000 instructions simulated : ctaid=(1,6,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 876000  inst.: 79591281 (ipc=90.9) sim_rate=92871 (inst/sec) elapsed = 0:0:14:17 / Thu Apr 12 16:47:11 2018
GPGPU-Sim PTX: 80400000 instructions simulated : ctaid=(7,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 877500  inst.: 79687215 (ipc=90.8) sim_rate=92875 (inst/sec) elapsed = 0:0:14:18 / Thu Apr 12 16:47:12 2018
GPGPU-Sim uArch: cycles simulated: 878500  inst.: 79751178 (ipc=90.8) sim_rate=92841 (inst/sec) elapsed = 0:0:14:19 / Thu Apr 12 16:47:13 2018
GPGPU-Sim PTX: 80500000 instructions simulated : ctaid=(1,0,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 880000  inst.: 79840126 (ipc=90.7) sim_rate=92837 (inst/sec) elapsed = 0:0:14:20 / Thu Apr 12 16:47:14 2018
GPGPU-Sim PTX: 80600000 instructions simulated : ctaid=(4,1,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 881000  inst.: 79903777 (ipc=90.7) sim_rate=92803 (inst/sec) elapsed = 0:0:14:21 / Thu Apr 12 16:47:15 2018
GPGPU-Sim PTX: 80700000 instructions simulated : ctaid=(3,6,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 882500  inst.: 79991930 (ipc=90.6) sim_rate=92798 (inst/sec) elapsed = 0:0:14:22 / Thu Apr 12 16:47:16 2018
GPGPU-Sim uArch: cycles simulated: 883500  inst.: 80054757 (ipc=90.6) sim_rate=92763 (inst/sec) elapsed = 0:0:14:23 / Thu Apr 12 16:47:17 2018
GPGPU-Sim PTX: 80800000 instructions simulated : ctaid=(6,5,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 885000  inst.: 80150720 (ipc=90.6) sim_rate=92767 (inst/sec) elapsed = 0:0:14:24 / Thu Apr 12 16:47:18 2018
GPGPU-Sim PTX: 80900000 instructions simulated : ctaid=(5,0,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 886500  inst.: 80240986 (ipc=90.5) sim_rate=92764 (inst/sec) elapsed = 0:0:14:25 / Thu Apr 12 16:47:19 2018
GPGPU-Sim PTX: 81000000 instructions simulated : ctaid=(7,2,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 887500  inst.: 80314260 (ipc=90.5) sim_rate=92741 (inst/sec) elapsed = 0:0:14:26 / Thu Apr 12 16:47:20 2018
GPGPU-Sim PTX: 81100000 instructions simulated : ctaid=(4,5,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 889000  inst.: 80408276 (ipc=90.4) sim_rate=92743 (inst/sec) elapsed = 0:0:14:27 / Thu Apr 12 16:47:21 2018
GPGPU-Sim PTX: 81200000 instructions simulated : ctaid=(2,1,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 890000  inst.: 80475817 (ipc=90.4) sim_rate=92714 (inst/sec) elapsed = 0:0:14:28 / Thu Apr 12 16:47:22 2018
GPGPU-Sim PTX: 81300000 instructions simulated : ctaid=(0,1,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 891500  inst.: 80571605 (ipc=90.4) sim_rate=92717 (inst/sec) elapsed = 0:0:14:29 / Thu Apr 12 16:47:23 2018
GPGPU-Sim uArch: cycles simulated: 892500  inst.: 80637194 (ipc=90.3) sim_rate=92686 (inst/sec) elapsed = 0:0:14:30 / Thu Apr 12 16:47:24 2018
GPGPU-Sim PTX: 81400000 instructions simulated : ctaid=(3,2,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 894000  inst.: 80732857 (ipc=90.3) sim_rate=92689 (inst/sec) elapsed = 0:0:14:31 / Thu Apr 12 16:47:25 2018
GPGPU-Sim PTX: 81500000 instructions simulated : ctaid=(1,2,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 895000  inst.: 80796369 (ipc=90.3) sim_rate=92656 (inst/sec) elapsed = 0:0:14:32 / Thu Apr 12 16:47:26 2018
GPGPU-Sim uArch: cycles simulated: 896000  inst.: 80860510 (ipc=90.2) sim_rate=92623 (inst/sec) elapsed = 0:0:14:33 / Thu Apr 12 16:47:27 2018
GPGPU-Sim PTX: 81600000 instructions simulated : ctaid=(5,6,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 897500  inst.: 80958566 (ipc=90.2) sim_rate=92629 (inst/sec) elapsed = 0:0:14:34 / Thu Apr 12 16:47:28 2018
GPGPU-Sim PTX: 81700000 instructions simulated : ctaid=(3,6,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 898500  inst.: 81025571 (ipc=90.2) sim_rate=92600 (inst/sec) elapsed = 0:0:14:35 / Thu Apr 12 16:47:29 2018
GPGPU-Sim PTX: 81800000 instructions simulated : ctaid=(1,6,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 900000  inst.: 81117073 (ipc=90.1) sim_rate=92599 (inst/sec) elapsed = 0:0:14:36 / Thu Apr 12 16:47:30 2018
GPGPU-Sim PTX: 81900000 instructions simulated : ctaid=(2,3,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 901000  inst.: 81179709 (ipc=90.1) sim_rate=92565 (inst/sec) elapsed = 0:0:14:37 / Thu Apr 12 16:47:31 2018
GPGPU-Sim PTX: 82000000 instructions simulated : ctaid=(5,1,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 902500  inst.: 81265521 (ipc=90.0) sim_rate=92557 (inst/sec) elapsed = 0:0:14:38 / Thu Apr 12 16:47:32 2018
GPGPU-Sim PTX: 82100000 instructions simulated : ctaid=(2,0,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 904000  inst.: 81357357 (ipc=90.0) sim_rate=92556 (inst/sec) elapsed = 0:0:14:39 / Thu Apr 12 16:47:33 2018
GPGPU-Sim uArch: cycles simulated: 905000  inst.: 81415939 (ipc=90.0) sim_rate=92518 (inst/sec) elapsed = 0:0:14:40 / Thu Apr 12 16:47:34 2018
GPGPU-Sim PTX: 82200000 instructions simulated : ctaid=(2,3,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 906500  inst.: 81510355 (ipc=89.9) sim_rate=92520 (inst/sec) elapsed = 0:0:14:41 / Thu Apr 12 16:47:35 2018
GPGPU-Sim PTX: 82300000 instructions simulated : ctaid=(2,0,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 907500  inst.: 81563724 (ipc=89.9) sim_rate=92475 (inst/sec) elapsed = 0:0:14:42 / Thu Apr 12 16:47:36 2018
GPGPU-Sim PTX: 82400000 instructions simulated : ctaid=(3,5,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 909000  inst.: 81657370 (ipc=89.8) sim_rate=92477 (inst/sec) elapsed = 0:0:14:43 / Thu Apr 12 16:47:37 2018
GPGPU-Sim uArch: cycles simulated: 910000  inst.: 81724136 (ipc=89.8) sim_rate=92448 (inst/sec) elapsed = 0:0:14:44 / Thu Apr 12 16:47:38 2018
GPGPU-Sim PTX: 82500000 instructions simulated : ctaid=(2,4,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 911500  inst.: 81809729 (ipc=89.8) sim_rate=92440 (inst/sec) elapsed = 0:0:14:45 / Thu Apr 12 16:47:39 2018
GPGPU-Sim PTX: 82600000 instructions simulated : ctaid=(4,5,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 913000  inst.: 81902835 (ipc=89.7) sim_rate=92441 (inst/sec) elapsed = 0:0:14:46 / Thu Apr 12 16:47:40 2018
GPGPU-Sim PTX: 82700000 instructions simulated : ctaid=(6,2,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 914000  inst.: 81972781 (ipc=89.7) sim_rate=92415 (inst/sec) elapsed = 0:0:14:47 / Thu Apr 12 16:47:41 2018
GPGPU-Sim uArch: cycles simulated: 915000  inst.: 82036371 (ipc=89.7) sim_rate=92383 (inst/sec) elapsed = 0:0:14:48 / Thu Apr 12 16:47:42 2018
GPGPU-Sim PTX: 82800000 instructions simulated : ctaid=(4,5,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 916500  inst.: 82127861 (ipc=89.6) sim_rate=92382 (inst/sec) elapsed = 0:0:14:49 / Thu Apr 12 16:47:43 2018
GPGPU-Sim PTX: 82900000 instructions simulated : ctaid=(5,6,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 917500  inst.: 82188941 (ipc=89.6) sim_rate=92347 (inst/sec) elapsed = 0:0:14:50 / Thu Apr 12 16:47:44 2018
GPGPU-Sim PTX: 83000000 instructions simulated : ctaid=(8,3,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 919000  inst.: 82281872 (ipc=89.5) sim_rate=92347 (inst/sec) elapsed = 0:0:14:51 / Thu Apr 12 16:47:45 2018
GPGPU-Sim PTX: 83100000 instructions simulated : ctaid=(3,7,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 920500  inst.: 82371998 (ipc=89.5) sim_rate=92345 (inst/sec) elapsed = 0:0:14:52 / Thu Apr 12 16:47:46 2018
GPGPU-Sim uArch: cycles simulated: 921500  inst.: 82430492 (ipc=89.5) sim_rate=92307 (inst/sec) elapsed = 0:0:14:53 / Thu Apr 12 16:47:47 2018
GPGPU-Sim PTX: 83200000 instructions simulated : ctaid=(1,2,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 923000  inst.: 82526104 (ipc=89.4) sim_rate=92311 (inst/sec) elapsed = 0:0:14:54 / Thu Apr 12 16:47:48 2018
GPGPU-Sim PTX: 83300000 instructions simulated : ctaid=(3,4,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 924000  inst.: 82598134 (ipc=89.4) sim_rate=92288 (inst/sec) elapsed = 0:0:14:55 / Thu Apr 12 16:47:49 2018
GPGPU-Sim PTX: 83400000 instructions simulated : ctaid=(2,3,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 925500  inst.: 82690297 (ipc=89.3) sim_rate=92288 (inst/sec) elapsed = 0:0:14:56 / Thu Apr 12 16:47:50 2018
GPGPU-Sim PTX: 83500000 instructions simulated : ctaid=(3,4,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 927000  inst.: 82778171 (ipc=89.3) sim_rate=92283 (inst/sec) elapsed = 0:0:14:57 / Thu Apr 12 16:47:51 2018
GPGPU-Sim PTX: 83600000 instructions simulated : ctaid=(4,3,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 928000  inst.: 82842400 (ipc=89.3) sim_rate=92252 (inst/sec) elapsed = 0:0:14:58 / Thu Apr 12 16:47:52 2018
GPGPU-Sim PTX: 83700000 instructions simulated : ctaid=(0,4,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 929500  inst.: 82940247 (ipc=89.2) sim_rate=92258 (inst/sec) elapsed = 0:0:14:59 / Thu Apr 12 16:47:53 2018
GPGPU-Sim PTX: 83800000 instructions simulated : ctaid=(3,5,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 931000  inst.: 83034772 (ipc=89.2) sim_rate=92260 (inst/sec) elapsed = 0:0:15:00 / Thu Apr 12 16:47:54 2018
GPGPU-Sim uArch: cycles simulated: 932000  inst.: 83100833 (ipc=89.2) sim_rate=92231 (inst/sec) elapsed = 0:0:15:01 / Thu Apr 12 16:47:55 2018
GPGPU-Sim PTX: 83900000 instructions simulated : ctaid=(8,3,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 933500  inst.: 83192437 (ipc=89.1) sim_rate=92231 (inst/sec) elapsed = 0:0:15:02 / Thu Apr 12 16:47:56 2018
GPGPU-Sim PTX: 84000000 instructions simulated : ctaid=(2,5,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 934500  inst.: 83255565 (ipc=89.1) sim_rate=92198 (inst/sec) elapsed = 0:0:15:03 / Thu Apr 12 16:47:57 2018
GPGPU-Sim PTX: 84100000 instructions simulated : ctaid=(0,3,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 936000  inst.: 83350680 (ipc=89.0) sim_rate=92202 (inst/sec) elapsed = 0:0:15:04 / Thu Apr 12 16:47:58 2018
GPGPU-Sim uArch: cycles simulated: 937000  inst.: 83417326 (ipc=89.0) sim_rate=92173 (inst/sec) elapsed = 0:0:15:05 / Thu Apr 12 16:47:59 2018
GPGPU-Sim PTX: 84200000 instructions simulated : ctaid=(0,2,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 938500  inst.: 83509584 (ipc=89.0) sim_rate=92173 (inst/sec) elapsed = 0:0:15:06 / Thu Apr 12 16:48:00 2018
GPGPU-Sim PTX: 84300000 instructions simulated : ctaid=(1,3,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 940000  inst.: 83606784 (ipc=88.9) sim_rate=92179 (inst/sec) elapsed = 0:0:15:07 / Thu Apr 12 16:48:01 2018
GPGPU-Sim PTX: 84400000 instructions simulated : ctaid=(4,1,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 941500  inst.: 83697796 (ipc=88.9) sim_rate=92178 (inst/sec) elapsed = 0:0:15:08 / Thu Apr 12 16:48:02 2018
GPGPU-Sim PTX: 84500000 instructions simulated : ctaid=(5,1,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 942500  inst.: 83767514 (ipc=88.9) sim_rate=92153 (inst/sec) elapsed = 0:0:15:09 / Thu Apr 12 16:48:03 2018
GPGPU-Sim PTX: 84600000 instructions simulated : ctaid=(8,4,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 944000  inst.: 83870848 (ipc=88.8) sim_rate=92165 (inst/sec) elapsed = 0:0:15:10 / Thu Apr 12 16:48:04 2018
GPGPU-Sim PTX: 84700000 instructions simulated : ctaid=(2,4,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 945000  inst.: 83933030 (ipc=88.8) sim_rate=92132 (inst/sec) elapsed = 0:0:15:11 / Thu Apr 12 16:48:05 2018
GPGPU-Sim PTX: 84800000 instructions simulated : ctaid=(1,1,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 946500  inst.: 84034239 (ipc=88.8) sim_rate=92142 (inst/sec) elapsed = 0:0:15:12 / Thu Apr 12 16:48:06 2018
GPGPU-Sim uArch: cycles simulated: 947500  inst.: 84094387 (ipc=88.8) sim_rate=92107 (inst/sec) elapsed = 0:0:15:13 / Thu Apr 12 16:48:07 2018
GPGPU-Sim PTX: 84900000 instructions simulated : ctaid=(7,0,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 949000  inst.: 84192790 (ipc=88.7) sim_rate=92114 (inst/sec) elapsed = 0:0:15:14 / Thu Apr 12 16:48:08 2018
GPGPU-Sim PTX: 85000000 instructions simulated : ctaid=(5,1,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 950000  inst.: 84260704 (ipc=88.7) sim_rate=92088 (inst/sec) elapsed = 0:0:15:15 / Thu Apr 12 16:48:09 2018
GPGPU-Sim PTX: 85100000 instructions simulated : ctaid=(8,3,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 951500  inst.: 84357526 (ipc=88.7) sim_rate=92093 (inst/sec) elapsed = 0:0:15:16 / Thu Apr 12 16:48:10 2018
GPGPU-Sim PTX: 85200000 instructions simulated : ctaid=(4,4,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 953000  inst.: 84450065 (ipc=88.6) sim_rate=92093 (inst/sec) elapsed = 0:0:15:17 / Thu Apr 12 16:48:11 2018
GPGPU-Sim PTX: 85300000 instructions simulated : ctaid=(0,6,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 954500  inst.: 84545413 (ipc=88.6) sim_rate=92097 (inst/sec) elapsed = 0:0:15:18 / Thu Apr 12 16:48:12 2018
GPGPU-Sim PTX: 85400000 instructions simulated : ctaid=(7,6,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 955500  inst.: 84611249 (ipc=88.6) sim_rate=92068 (inst/sec) elapsed = 0:0:15:19 / Thu Apr 12 16:48:13 2018
GPGPU-Sim uArch: cycles simulated: 956500  inst.: 84678147 (ipc=88.5) sim_rate=92041 (inst/sec) elapsed = 0:0:15:20 / Thu Apr 12 16:48:14 2018
GPGPU-Sim PTX: 85500000 instructions simulated : ctaid=(2,0,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 958000  inst.: 84777984 (ipc=88.5) sim_rate=92049 (inst/sec) elapsed = 0:0:15:21 / Thu Apr 12 16:48:15 2018
GPGPU-Sim PTX: 85600000 instructions simulated : ctaid=(7,2,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 959000  inst.: 84849023 (ipc=88.5) sim_rate=92027 (inst/sec) elapsed = 0:0:15:22 / Thu Apr 12 16:48:16 2018
GPGPU-Sim PTX: 85700000 instructions simulated : ctaid=(5,6,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 960500  inst.: 84955452 (ipc=88.4) sim_rate=92042 (inst/sec) elapsed = 0:0:15:23 / Thu Apr 12 16:48:17 2018
GPGPU-Sim PTX: 85800000 instructions simulated : ctaid=(2,1,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 961500  inst.: 85013876 (ipc=88.4) sim_rate=92006 (inst/sec) elapsed = 0:0:15:24 / Thu Apr 12 16:48:18 2018
GPGPU-Sim PTX: 85900000 instructions simulated : ctaid=(6,0,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 963000  inst.: 85105002 (ipc=88.4) sim_rate=92005 (inst/sec) elapsed = 0:0:15:25 / Thu Apr 12 16:48:19 2018
GPGPU-Sim uArch: cycles simulated: 964000  inst.: 85164543 (ipc=88.3) sim_rate=91970 (inst/sec) elapsed = 0:0:15:26 / Thu Apr 12 16:48:20 2018
GPGPU-Sim PTX: 86000000 instructions simulated : ctaid=(7,6,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 965500  inst.: 85258103 (ipc=88.3) sim_rate=91972 (inst/sec) elapsed = 0:0:15:27 / Thu Apr 12 16:48:21 2018
GPGPU-Sim PTX: 86100000 instructions simulated : ctaid=(4,0,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 967000  inst.: 85359153 (ipc=88.3) sim_rate=91981 (inst/sec) elapsed = 0:0:15:28 / Thu Apr 12 16:48:22 2018
GPGPU-Sim PTX: 86200000 instructions simulated : ctaid=(7,0,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 968000  inst.: 85423611 (ipc=88.2) sim_rate=91952 (inst/sec) elapsed = 0:0:15:29 / Thu Apr 12 16:48:23 2018
GPGPU-Sim PTX: 86300000 instructions simulated : ctaid=(0,5,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 969500  inst.: 85533871 (ipc=88.2) sim_rate=91971 (inst/sec) elapsed = 0:0:15:30 / Thu Apr 12 16:48:24 2018
GPGPU-Sim PTX: 86400000 instructions simulated : ctaid=(8,1,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 971000  inst.: 85638745 (ipc=88.2) sim_rate=91985 (inst/sec) elapsed = 0:0:15:31 / Thu Apr 12 16:48:25 2018
GPGPU-Sim PTX: 86500000 instructions simulated : ctaid=(4,4,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 972000  inst.: 85697740 (ipc=88.2) sim_rate=91950 (inst/sec) elapsed = 0:0:15:32 / Thu Apr 12 16:48:26 2018
GPGPU-Sim PTX: 86600000 instructions simulated : ctaid=(2,5,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 973500  inst.: 85797276 (ipc=88.1) sim_rate=91958 (inst/sec) elapsed = 0:0:15:33 / Thu Apr 12 16:48:27 2018
GPGPU-Sim uArch: cycles simulated: 974500  inst.: 85854855 (ipc=88.1) sim_rate=91921 (inst/sec) elapsed = 0:0:15:34 / Thu Apr 12 16:48:28 2018
GPGPU-Sim PTX: 86700000 instructions simulated : ctaid=(0,1,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 976000  inst.: 85948543 (ipc=88.1) sim_rate=91923 (inst/sec) elapsed = 0:0:15:35 / Thu Apr 12 16:48:29 2018
GPGPU-Sim PTX: 86800000 instructions simulated : ctaid=(7,0,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 977000  inst.: 86011054 (ipc=88.0) sim_rate=91892 (inst/sec) elapsed = 0:0:15:36 / Thu Apr 12 16:48:30 2018
GPGPU-Sim PTX: 86900000 instructions simulated : ctaid=(3,6,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 978500  inst.: 86103533 (ipc=88.0) sim_rate=91892 (inst/sec) elapsed = 0:0:15:37 / Thu Apr 12 16:48:31 2018
GPGPU-Sim PTX: 87000000 instructions simulated : ctaid=(4,0,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 980000  inst.: 86194718 (ipc=88.0) sim_rate=91892 (inst/sec) elapsed = 0:0:15:38 / Thu Apr 12 16:48:32 2018
GPGPU-Sim PTX: 87100000 instructions simulated : ctaid=(8,3,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 981500  inst.: 86293362 (ipc=87.9) sim_rate=91899 (inst/sec) elapsed = 0:0:15:39 / Thu Apr 12 16:48:33 2018
GPGPU-Sim uArch: cycles simulated: 982500  inst.: 86359768 (ipc=87.9) sim_rate=91872 (inst/sec) elapsed = 0:0:15:40 / Thu Apr 12 16:48:34 2018
GPGPU-Sim PTX: 87200000 instructions simulated : ctaid=(4,1,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 984000  inst.: 86461325 (ipc=87.9) sim_rate=91882 (inst/sec) elapsed = 0:0:15:41 / Thu Apr 12 16:48:35 2018
GPGPU-Sim PTX: 87300000 instructions simulated : ctaid=(3,4,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 985500  inst.: 86546966 (ipc=87.8) sim_rate=91875 (inst/sec) elapsed = 0:0:15:42 / Thu Apr 12 16:48:36 2018
GPGPU-Sim PTX: 87400000 instructions simulated : ctaid=(7,2,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 986500  inst.: 86609450 (ipc=87.8) sim_rate=91844 (inst/sec) elapsed = 0:0:15:43 / Thu Apr 12 16:48:37 2018
GPGPU-Sim PTX: 87500000 instructions simulated : ctaid=(8,1,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 987500  inst.: 86669183 (ipc=87.8) sim_rate=91810 (inst/sec) elapsed = 0:0:15:44 / Thu Apr 12 16:48:38 2018
GPGPU-Sim PTX: 87600000 instructions simulated : ctaid=(5,5,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 989000  inst.: 86766145 (ipc=87.7) sim_rate=91816 (inst/sec) elapsed = 0:0:15:45 / Thu Apr 12 16:48:39 2018
GPGPU-Sim uArch: cycles simulated: 990000  inst.: 86837519 (ipc=87.7) sim_rate=91794 (inst/sec) elapsed = 0:0:15:46 / Thu Apr 12 16:48:40 2018
GPGPU-Sim PTX: 87700000 instructions simulated : ctaid=(8,5,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 991000  inst.: 86896334 (ipc=87.7) sim_rate=91759 (inst/sec) elapsed = 0:0:15:47 / Thu Apr 12 16:48:41 2018
GPGPU-Sim PTX: 87800000 instructions simulated : ctaid=(0,6,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 992500  inst.: 86999187 (ipc=87.7) sim_rate=91771 (inst/sec) elapsed = 0:0:15:48 / Thu Apr 12 16:48:42 2018
GPGPU-Sim uArch: cycles simulated: 993500  inst.: 87055625 (ipc=87.6) sim_rate=91734 (inst/sec) elapsed = 0:0:15:49 / Thu Apr 12 16:48:43 2018
GPGPU-Sim PTX: 87900000 instructions simulated : ctaid=(6,1,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 994500  inst.: 87120024 (ipc=87.6) sim_rate=91705 (inst/sec) elapsed = 0:0:15:50 / Thu Apr 12 16:48:44 2018
GPGPU-Sim PTX: 88000000 instructions simulated : ctaid=(0,4,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 996000  inst.: 87211565 (ipc=87.6) sim_rate=91705 (inst/sec) elapsed = 0:0:15:51 / Thu Apr 12 16:48:45 2018
GPGPU-Sim PTX: 88100000 instructions simulated : ctaid=(3,0,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 997000  inst.: 87275316 (ipc=87.5) sim_rate=91675 (inst/sec) elapsed = 0:0:15:52 / Thu Apr 12 16:48:46 2018
GPGPU-Sim PTX: 88200000 instructions simulated : ctaid=(8,6,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 998500  inst.: 87360386 (ipc=87.5) sim_rate=91668 (inst/sec) elapsed = 0:0:15:53 / Thu Apr 12 16:48:47 2018
GPGPU-Sim uArch: cycles simulated: 1000000  inst.: 87453580 (ipc=87.5) sim_rate=91670 (inst/sec) elapsed = 0:0:15:54 / Thu Apr 12 16:48:48 2018
GPGPU-Sim PTX: 88300000 instructions simulated : ctaid=(6,3,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 1001000  inst.: 87517005 (ipc=87.4) sim_rate=91640 (inst/sec) elapsed = 0:0:15:55 / Thu Apr 12 16:48:49 2018
GPGPU-Sim PTX: 88400000 instructions simulated : ctaid=(4,6,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 1002500  inst.: 87630137 (ipc=87.4) sim_rate=91663 (inst/sec) elapsed = 0:0:15:56 / Thu Apr 12 16:48:50 2018
GPGPU-Sim PTX: 88500000 instructions simulated : ctaid=(0,3,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1003500  inst.: 87702148 (ipc=87.4) sim_rate=91642 (inst/sec) elapsed = 0:0:15:57 / Thu Apr 12 16:48:51 2018
GPGPU-Sim PTX: 88600000 instructions simulated : ctaid=(3,1,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 1005000  inst.: 87795175 (ipc=87.4) sim_rate=91644 (inst/sec) elapsed = 0:0:15:58 / Thu Apr 12 16:48:52 2018
GPGPU-Sim PTX: 88700000 instructions simulated : ctaid=(3,0,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 1006500  inst.: 87897992 (ipc=87.3) sim_rate=91655 (inst/sec) elapsed = 0:0:15:59 / Thu Apr 12 16:48:53 2018
GPGPU-Sim PTX: 88800000 instructions simulated : ctaid=(1,3,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 1008000  inst.: 87985563 (ipc=87.3) sim_rate=91651 (inst/sec) elapsed = 0:0:16:00 / Thu Apr 12 16:48:54 2018
GPGPU-Sim PTX: 88900000 instructions simulated : ctaid=(3,7,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1009000  inst.: 88050061 (ipc=87.3) sim_rate=91623 (inst/sec) elapsed = 0:0:16:01 / Thu Apr 12 16:48:55 2018
GPGPU-Sim PTX: 89000000 instructions simulated : ctaid=(3,0,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 1010500  inst.: 88152828 (ipc=87.2) sim_rate=91634 (inst/sec) elapsed = 0:0:16:02 / Thu Apr 12 16:48:56 2018
GPGPU-Sim uArch: cycles simulated: 1011500  inst.: 88220801 (ipc=87.2) sim_rate=91610 (inst/sec) elapsed = 0:0:16:03 / Thu Apr 12 16:48:57 2018
GPGPU-Sim PTX: 89100000 instructions simulated : ctaid=(5,3,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 1013000  inst.: 88317133 (ipc=87.2) sim_rate=91615 (inst/sec) elapsed = 0:0:16:04 / Thu Apr 12 16:48:58 2018
GPGPU-Sim PTX: 89200000 instructions simulated : ctaid=(5,5,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1014500  inst.: 88419027 (ipc=87.2) sim_rate=91625 (inst/sec) elapsed = 0:0:16:05 / Thu Apr 12 16:48:59 2018
GPGPU-Sim PTX: 89300000 instructions simulated : ctaid=(5,6,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 1015500  inst.: 88488122 (ipc=87.1) sim_rate=91602 (inst/sec) elapsed = 0:0:16:06 / Thu Apr 12 16:49:00 2018
GPGPU-Sim PTX: 89400000 instructions simulated : ctaid=(5,0,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 1017000  inst.: 88591491 (ipc=87.1) sim_rate=91614 (inst/sec) elapsed = 0:0:16:07 / Thu Apr 12 16:49:01 2018
GPGPU-Sim PTX: 89500000 instructions simulated : ctaid=(8,2,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 1018000  inst.: 88658965 (ipc=87.1) sim_rate=91589 (inst/sec) elapsed = 0:0:16:08 / Thu Apr 12 16:49:02 2018
GPGPU-Sim PTX: 89600000 instructions simulated : ctaid=(6,0,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 1019500  inst.: 88751661 (ipc=87.1) sim_rate=91590 (inst/sec) elapsed = 0:0:16:09 / Thu Apr 12 16:49:03 2018
GPGPU-Sim uArch: cycles simulated: 1020500  inst.: 88819166 (ipc=87.0) sim_rate=91566 (inst/sec) elapsed = 0:0:16:10 / Thu Apr 12 16:49:04 2018
GPGPU-Sim PTX: 89700000 instructions simulated : ctaid=(3,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1022000  inst.: 88919893 (ipc=87.0) sim_rate=91575 (inst/sec) elapsed = 0:0:16:11 / Thu Apr 12 16:49:05 2018
GPGPU-Sim PTX: 89800000 instructions simulated : ctaid=(5,0,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 1023000  inst.: 88986344 (ipc=87.0) sim_rate=91549 (inst/sec) elapsed = 0:0:16:12 / Thu Apr 12 16:49:06 2018
GPGPU-Sim PTX: 89900000 instructions simulated : ctaid=(2,4,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 1024500  inst.: 89087815 (ipc=87.0) sim_rate=91559 (inst/sec) elapsed = 0:0:16:13 / Thu Apr 12 16:49:07 2018
GPGPU-Sim PTX: 90000000 instructions simulated : ctaid=(5,0,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 1025500  inst.: 89154136 (ipc=86.9) sim_rate=91534 (inst/sec) elapsed = 0:0:16:14 / Thu Apr 12 16:49:08 2018
GPGPU-Sim PTX: 90100000 instructions simulated : ctaid=(2,6,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 1027000  inst.: 89248233 (ipc=86.9) sim_rate=91536 (inst/sec) elapsed = 0:0:16:15 / Thu Apr 12 16:49:09 2018
GPGPU-Sim uArch: cycles simulated: 1028000  inst.: 89311617 (ipc=86.9) sim_rate=91507 (inst/sec) elapsed = 0:0:16:16 / Thu Apr 12 16:49:10 2018
GPGPU-Sim PTX: 90200000 instructions simulated : ctaid=(2,3,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 1029500  inst.: 89410398 (ipc=86.8) sim_rate=91515 (inst/sec) elapsed = 0:0:16:17 / Thu Apr 12 16:49:11 2018
GPGPU-Sim PTX: 90300000 instructions simulated : ctaid=(5,6,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1030500  inst.: 89488971 (ipc=86.8) sim_rate=91502 (inst/sec) elapsed = 0:0:16:18 / Thu Apr 12 16:49:12 2018
GPGPU-Sim PTX: 90400000 instructions simulated : ctaid=(0,1,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 1032000  inst.: 89593148 (ipc=86.8) sim_rate=91514 (inst/sec) elapsed = 0:0:16:19 / Thu Apr 12 16:49:13 2018
GPGPU-Sim PTX: 90500000 instructions simulated : ctaid=(8,1,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 1033500  inst.: 89692360 (ipc=86.8) sim_rate=91522 (inst/sec) elapsed = 0:0:16:20 / Thu Apr 12 16:49:14 2018
GPGPU-Sim PTX: 90600000 instructions simulated : ctaid=(0,3,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 1034500  inst.: 89749256 (ipc=86.8) sim_rate=91487 (inst/sec) elapsed = 0:0:16:21 / Thu Apr 12 16:49:15 2018
GPGPU-Sim PTX: 90700000 instructions simulated : ctaid=(4,1,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 1036000  inst.: 89849564 (ipc=86.7) sim_rate=91496 (inst/sec) elapsed = 0:0:16:22 / Thu Apr 12 16:49:16 2018
GPGPU-Sim PTX: 90800000 instructions simulated : ctaid=(2,0,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 1037500  inst.: 89951184 (ipc=86.7) sim_rate=91506 (inst/sec) elapsed = 0:0:16:23 / Thu Apr 12 16:49:17 2018
GPGPU-Sim PTX: 90900000 instructions simulated : ctaid=(0,2,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1038500  inst.: 90024268 (ipc=86.7) sim_rate=91488 (inst/sec) elapsed = 0:0:16:24 / Thu Apr 12 16:49:18 2018
GPGPU-Sim uArch: cycles simulated: 1039500  inst.: 90089237 (ipc=86.7) sim_rate=91461 (inst/sec) elapsed = 0:0:16:25 / Thu Apr 12 16:49:19 2018
GPGPU-Sim PTX: 91000000 instructions simulated : ctaid=(2,5,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 1041000  inst.: 90199343 (ipc=86.6) sim_rate=91480 (inst/sec) elapsed = 0:0:16:26 / Thu Apr 12 16:49:20 2018
GPGPU-Sim PTX: 91100000 instructions simulated : ctaid=(2,3,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 1042500  inst.: 90291282 (ipc=86.6) sim_rate=91480 (inst/sec) elapsed = 0:0:16:27 / Thu Apr 12 16:49:21 2018
GPGPU-Sim PTX: 91200000 instructions simulated : ctaid=(2,5,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 1043500  inst.: 90360465 (ipc=86.6) sim_rate=91457 (inst/sec) elapsed = 0:0:16:28 / Thu Apr 12 16:49:22 2018
GPGPU-Sim PTX: 91300000 instructions simulated : ctaid=(4,3,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 1045000  inst.: 90478016 (ipc=86.6) sim_rate=91484 (inst/sec) elapsed = 0:0:16:29 / Thu Apr 12 16:49:23 2018
GPGPU-Sim PTX: 91400000 instructions simulated : ctaid=(6,2,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 1046500  inst.: 90578055 (ipc=86.6) sim_rate=91492 (inst/sec) elapsed = 0:0:16:30 / Thu Apr 12 16:49:24 2018
GPGPU-Sim PTX: 91500000 instructions simulated : ctaid=(3,1,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1047500  inst.: 90654243 (ipc=86.5) sim_rate=91477 (inst/sec) elapsed = 0:0:16:31 / Thu Apr 12 16:49:25 2018
GPGPU-Sim PTX: 91600000 instructions simulated : ctaid=(7,2,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1049000  inst.: 90748037 (ipc=86.5) sim_rate=91479 (inst/sec) elapsed = 0:0:16:32 / Thu Apr 12 16:49:26 2018
GPGPU-Sim PTX: 91700000 instructions simulated : ctaid=(4,1,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1050500  inst.: 90840635 (ipc=86.5) sim_rate=91481 (inst/sec) elapsed = 0:0:16:33 / Thu Apr 12 16:49:27 2018
GPGPU-Sim PTX: 91800000 instructions simulated : ctaid=(3,6,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 1052000  inst.: 90938746 (ipc=86.4) sim_rate=91487 (inst/sec) elapsed = 0:0:16:34 / Thu Apr 12 16:49:28 2018
GPGPU-Sim PTX: 91900000 instructions simulated : ctaid=(6,7,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1053000  inst.: 91011188 (ipc=86.4) sim_rate=91468 (inst/sec) elapsed = 0:0:16:35 / Thu Apr 12 16:49:29 2018
GPGPU-Sim PTX: 92000000 instructions simulated : ctaid=(4,0,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 1054500  inst.: 91122994 (ipc=86.4) sim_rate=91488 (inst/sec) elapsed = 0:0:16:36 / Thu Apr 12 16:49:30 2018
GPGPU-Sim PTX: 92100000 instructions simulated : ctaid=(4,4,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1055500  inst.: 91194220 (ipc=86.4) sim_rate=91468 (inst/sec) elapsed = 0:0:16:37 / Thu Apr 12 16:49:31 2018
GPGPU-Sim PTX: 92200000 instructions simulated : ctaid=(8,4,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1057000  inst.: 91303229 (ipc=86.4) sim_rate=91486 (inst/sec) elapsed = 0:0:16:38 / Thu Apr 12 16:49:32 2018
GPGPU-Sim uArch: cycles simulated: 1058000  inst.: 91362084 (ipc=86.4) sim_rate=91453 (inst/sec) elapsed = 0:0:16:39 / Thu Apr 12 16:49:33 2018
GPGPU-Sim PTX: 92300000 instructions simulated : ctaid=(2,0,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 1059500  inst.: 91470039 (ipc=86.3) sim_rate=91470 (inst/sec) elapsed = 0:0:16:40 / Thu Apr 12 16:49:34 2018
GPGPU-Sim PTX: 92400000 instructions simulated : ctaid=(7,5,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1061000  inst.: 91564567 (ipc=86.3) sim_rate=91473 (inst/sec) elapsed = 0:0:16:41 / Thu Apr 12 16:49:35 2018
GPGPU-Sim PTX: 92500000 instructions simulated : ctaid=(4,7,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1062000  inst.: 91633932 (ipc=86.3) sim_rate=91451 (inst/sec) elapsed = 0:0:16:42 / Thu Apr 12 16:49:36 2018
GPGPU-Sim PTX: 92600000 instructions simulated : ctaid=(3,2,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 1063500  inst.: 91728784 (ipc=86.3) sim_rate=91454 (inst/sec) elapsed = 0:0:16:43 / Thu Apr 12 16:49:37 2018
GPGPU-Sim PTX: 92700000 instructions simulated : ctaid=(5,6,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 1065000  inst.: 91829263 (ipc=86.2) sim_rate=91463 (inst/sec) elapsed = 0:0:16:44 / Thu Apr 12 16:49:38 2018
GPGPU-Sim PTX: 92800000 instructions simulated : ctaid=(8,3,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 1066000  inst.: 91897095 (ipc=86.2) sim_rate=91439 (inst/sec) elapsed = 0:0:16:45 / Thu Apr 12 16:49:39 2018
GPGPU-Sim PTX: 92900000 instructions simulated : ctaid=(8,1,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 1067500  inst.: 92004742 (ipc=86.2) sim_rate=91456 (inst/sec) elapsed = 0:0:16:46 / Thu Apr 12 16:49:40 2018
GPGPU-Sim PTX: 93000000 instructions simulated : ctaid=(7,0,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1068500  inst.: 92070787 (ipc=86.2) sim_rate=91430 (inst/sec) elapsed = 0:0:16:47 / Thu Apr 12 16:49:41 2018
GPGPU-Sim PTX: 93100000 instructions simulated : ctaid=(6,6,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 1070000  inst.: 92174973 (ipc=86.1) sim_rate=91443 (inst/sec) elapsed = 0:0:16:48 / Thu Apr 12 16:49:42 2018
GPGPU-Sim PTX: 93200000 instructions simulated : ctaid=(2,0,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 1071500  inst.: 92281793 (ipc=86.1) sim_rate=91458 (inst/sec) elapsed = 0:0:16:49 / Thu Apr 12 16:49:43 2018
GPGPU-Sim uArch: cycles simulated: 1072500  inst.: 92349183 (ipc=86.1) sim_rate=91434 (inst/sec) elapsed = 0:0:16:50 / Thu Apr 12 16:49:44 2018
GPGPU-Sim PTX: 93300000 instructions simulated : ctaid=(0,5,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 1073500  inst.: 92420522 (ipc=86.1) sim_rate=91414 (inst/sec) elapsed = 0:0:16:51 / Thu Apr 12 16:49:45 2018
GPGPU-Sim PTX: 93400000 instructions simulated : ctaid=(3,7,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1075000  inst.: 92521475 (ipc=86.1) sim_rate=91424 (inst/sec) elapsed = 0:0:16:52 / Thu Apr 12 16:49:46 2018
GPGPU-Sim PTX: 93500000 instructions simulated : ctaid=(5,5,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 1076000  inst.: 92593471 (ipc=86.1) sim_rate=91405 (inst/sec) elapsed = 0:0:16:53 / Thu Apr 12 16:49:47 2018
GPGPU-Sim PTX: 93600000 instructions simulated : ctaid=(5,2,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 1077500  inst.: 92679350 (ipc=86.0) sim_rate=91399 (inst/sec) elapsed = 0:0:16:54 / Thu Apr 12 16:49:48 2018
GPGPU-Sim PTX: 93700000 instructions simulated : ctaid=(2,4,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 1079000  inst.: 92784460 (ipc=86.0) sim_rate=91413 (inst/sec) elapsed = 0:0:16:55 / Thu Apr 12 16:49:49 2018
GPGPU-Sim uArch: cycles simulated: 1080000  inst.: 92853137 (ipc=86.0) sim_rate=91390 (inst/sec) elapsed = 0:0:16:56 / Thu Apr 12 16:49:50 2018
GPGPU-Sim PTX: 93800000 instructions simulated : ctaid=(4,6,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 1081500  inst.: 92952902 (ipc=85.9) sim_rate=91399 (inst/sec) elapsed = 0:0:16:57 / Thu Apr 12 16:49:51 2018
GPGPU-Sim PTX: 93900000 instructions simulated : ctaid=(6,1,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 1082500  inst.: 93025867 (ipc=85.9) sim_rate=91381 (inst/sec) elapsed = 0:0:16:58 / Thu Apr 12 16:49:52 2018
GPGPU-Sim PTX: 94000000 instructions simulated : ctaid=(0,5,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 1084000  inst.: 93120786 (ipc=85.9) sim_rate=91384 (inst/sec) elapsed = 0:0:16:59 / Thu Apr 12 16:49:53 2018
GPGPU-Sim PTX: 94100000 instructions simulated : ctaid=(5,5,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 1085500  inst.: 93227311 (ipc=85.9) sim_rate=91399 (inst/sec) elapsed = 0:0:17:00 / Thu Apr 12 16:49:54 2018
GPGPU-Sim PTX: 94200000 instructions simulated : ctaid=(2,2,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 1086500  inst.: 93305159 (ipc=85.9) sim_rate=91386 (inst/sec) elapsed = 0:0:17:01 / Thu Apr 12 16:49:55 2018
GPGPU-Sim PTX: 94300000 instructions simulated : ctaid=(3,3,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 1088000  inst.: 93408445 (ipc=85.9) sim_rate=91397 (inst/sec) elapsed = 0:0:17:02 / Thu Apr 12 16:49:56 2018
GPGPU-Sim PTX: 94400000 instructions simulated : ctaid=(6,2,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 1089000  inst.: 93474375 (ipc=85.8) sim_rate=91372 (inst/sec) elapsed = 0:0:17:03 / Thu Apr 12 16:49:57 2018
GPGPU-Sim PTX: 94500000 instructions simulated : ctaid=(4,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 1090500  inst.: 93588334 (ipc=85.8) sim_rate=91394 (inst/sec) elapsed = 0:0:17:04 / Thu Apr 12 16:49:58 2018
GPGPU-Sim PTX: 94600000 instructions simulated : ctaid=(1,6,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 1091500  inst.: 93653397 (ipc=85.8) sim_rate=91369 (inst/sec) elapsed = 0:0:17:05 / Thu Apr 12 16:49:59 2018
GPGPU-Sim PTX: 94700000 instructions simulated : ctaid=(6,0,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 1093000  inst.: 93758735 (ipc=85.8) sim_rate=91382 (inst/sec) elapsed = 0:0:17:06 / Thu Apr 12 16:50:00 2018
GPGPU-Sim uArch: cycles simulated: 1094000  inst.: 93836726 (ipc=85.8) sim_rate=91369 (inst/sec) elapsed = 0:0:17:07 / Thu Apr 12 16:50:01 2018
GPGPU-Sim PTX: 94800000 instructions simulated : ctaid=(8,0,0) tid=(2,1,0)
GPGPU-Sim PTX: 94900000 instructions simulated : ctaid=(6,1,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 1095500  inst.: 93940200 (ipc=85.8) sim_rate=91381 (inst/sec) elapsed = 0:0:17:08 / Thu Apr 12 16:50:02 2018
GPGPU-Sim PTX: 95000000 instructions simulated : ctaid=(6,0,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 1097000  inst.: 94050767 (ipc=85.7) sim_rate=91400 (inst/sec) elapsed = 0:0:17:09 / Thu Apr 12 16:50:03 2018
GPGPU-Sim PTX: 95100000 instructions simulated : ctaid=(1,6,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 1098500  inst.: 94158816 (ipc=85.7) sim_rate=91416 (inst/sec) elapsed = 0:0:17:10 / Thu Apr 12 16:50:04 2018
GPGPU-Sim PTX: 95200000 instructions simulated : ctaid=(6,4,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 1099500  inst.: 94235984 (ipc=85.7) sim_rate=91402 (inst/sec) elapsed = 0:0:17:11 / Thu Apr 12 16:50:05 2018
GPGPU-Sim PTX: 95300000 instructions simulated : ctaid=(1,5,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 1101000  inst.: 94342956 (ipc=85.7) sim_rate=91417 (inst/sec) elapsed = 0:0:17:12 / Thu Apr 12 16:50:06 2018
GPGPU-Sim uArch: cycles simulated: 1102000  inst.: 94412590 (ipc=85.7) sim_rate=91396 (inst/sec) elapsed = 0:0:17:13 / Thu Apr 12 16:50:07 2018
GPGPU-Sim PTX: 95400000 instructions simulated : ctaid=(1,1,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1103500  inst.: 94521905 (ipc=85.7) sim_rate=91413 (inst/sec) elapsed = 0:0:17:14 / Thu Apr 12 16:50:08 2018
GPGPU-Sim PTX: 95500000 instructions simulated : ctaid=(1,3,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 1104500  inst.: 94590892 (ipc=85.6) sim_rate=91392 (inst/sec) elapsed = 0:0:17:15 / Thu Apr 12 16:50:09 2018
GPGPU-Sim PTX: 95600000 instructions simulated : ctaid=(6,1,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1105500  inst.: 94670050 (ipc=85.6) sim_rate=91380 (inst/sec) elapsed = 0:0:17:16 / Thu Apr 12 16:50:10 2018
GPGPU-Sim PTX: 95700000 instructions simulated : ctaid=(6,6,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 1107000  inst.: 94771578 (ipc=85.6) sim_rate=91390 (inst/sec) elapsed = 0:0:17:17 / Thu Apr 12 16:50:11 2018
GPGPU-Sim PTX: 95800000 instructions simulated : ctaid=(2,3,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 1108000  inst.: 94847150 (ipc=85.6) sim_rate=91374 (inst/sec) elapsed = 0:0:17:18 / Thu Apr 12 16:50:12 2018
GPGPU-Sim PTX: 95900000 instructions simulated : ctaid=(1,5,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 1109500  inst.: 94963925 (ipc=85.6) sim_rate=91399 (inst/sec) elapsed = 0:0:17:19 / Thu Apr 12 16:50:13 2018
GPGPU-Sim PTX: 96000000 instructions simulated : ctaid=(3,5,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 1110500  inst.: 95029444 (ipc=85.6) sim_rate=91374 (inst/sec) elapsed = 0:0:17:20 / Thu Apr 12 16:50:14 2018
GPGPU-Sim uArch: cycles simulated: 1111500  inst.: 95096005 (ipc=85.6) sim_rate=91350 (inst/sec) elapsed = 0:0:17:21 / Thu Apr 12 16:50:15 2018
GPGPU-Sim PTX: 96100000 instructions simulated : ctaid=(5,0,0) tid=(3,2,0)
GPGPU-Sim PTX: 96200000 instructions simulated : ctaid=(7,4,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 1113000  inst.: 95217194 (ipc=85.6) sim_rate=91379 (inst/sec) elapsed = 0:0:17:22 / Thu Apr 12 16:50:16 2018
GPGPU-Sim uArch: cycles simulated: 1114000  inst.: 95286049 (ipc=85.5) sim_rate=91357 (inst/sec) elapsed = 0:0:17:23 / Thu Apr 12 16:50:17 2018
GPGPU-Sim PTX: 96300000 instructions simulated : ctaid=(3,2,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1115500  inst.: 95390446 (ipc=85.5) sim_rate=91370 (inst/sec) elapsed = 0:0:17:24 / Thu Apr 12 16:50:18 2018
GPGPU-Sim PTX: 96400000 instructions simulated : ctaid=(2,0,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 1117000  inst.: 95495491 (ipc=85.5) sim_rate=91383 (inst/sec) elapsed = 0:0:17:25 / Thu Apr 12 16:50:19 2018
GPGPU-Sim PTX: 96500000 instructions simulated : ctaid=(1,1,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 1118000  inst.: 95570041 (ipc=85.5) sim_rate=91367 (inst/sec) elapsed = 0:0:17:26 / Thu Apr 12 16:50:20 2018
GPGPU-Sim PTX: 96600000 instructions simulated : ctaid=(1,7,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1119500  inst.: 95678741 (ipc=85.5) sim_rate=91383 (inst/sec) elapsed = 0:0:17:27 / Thu Apr 12 16:50:21 2018
GPGPU-Sim PTX: 96700000 instructions simulated : ctaid=(4,6,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 1120500  inst.: 95754115 (ipc=85.5) sim_rate=91368 (inst/sec) elapsed = 0:0:17:28 / Thu Apr 12 16:50:22 2018
GPGPU-Sim PTX: 96800000 instructions simulated : ctaid=(3,0,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 1122000  inst.: 95853837 (ipc=85.4) sim_rate=91376 (inst/sec) elapsed = 0:0:17:29 / Thu Apr 12 16:50:23 2018
GPGPU-Sim PTX: 96900000 instructions simulated : ctaid=(0,0,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1123000  inst.: 95930869 (ipc=85.4) sim_rate=91362 (inst/sec) elapsed = 0:0:17:30 / Thu Apr 12 16:50:24 2018
GPGPU-Sim PTX: 97000000 instructions simulated : ctaid=(5,5,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 1124500  inst.: 96023742 (ipc=85.4) sim_rate=91364 (inst/sec) elapsed = 0:0:17:31 / Thu Apr 12 16:50:25 2018
GPGPU-Sim PTX: 97100000 instructions simulated : ctaid=(0,2,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1126000  inst.: 96135840 (ipc=85.4) sim_rate=91383 (inst/sec) elapsed = 0:0:17:32 / Thu Apr 12 16:50:26 2018
GPGPU-Sim PTX: 97200000 instructions simulated : ctaid=(5,1,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 1127000  inst.: 96215560 (ipc=85.4) sim_rate=91372 (inst/sec) elapsed = 0:0:17:33 / Thu Apr 12 16:50:27 2018
GPGPU-Sim PTX: 97300000 instructions simulated : ctaid=(1,3,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 1128000  inst.: 96299686 (ipc=85.4) sim_rate=91365 (inst/sec) elapsed = 0:0:17:34 / Thu Apr 12 16:50:28 2018
GPGPU-Sim PTX: 97400000 instructions simulated : ctaid=(7,5,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 1129500  inst.: 96414676 (ipc=85.4) sim_rate=91388 (inst/sec) elapsed = 0:0:17:35 / Thu Apr 12 16:50:29 2018
GPGPU-Sim uArch: cycles simulated: 1130500  inst.: 96487723 (ipc=85.3) sim_rate=91370 (inst/sec) elapsed = 0:0:17:36 / Thu Apr 12 16:50:30 2018
GPGPU-Sim PTX: 97500000 instructions simulated : ctaid=(4,0,0) tid=(4,2,0)
GPGPU-Sim PTX: 97600000 instructions simulated : ctaid=(2,4,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1132000  inst.: 96601857 (ipc=85.3) sim_rate=91392 (inst/sec) elapsed = 0:0:17:37 / Thu Apr 12 16:50:31 2018
GPGPU-Sim uArch: cycles simulated: 1133000  inst.: 96677216 (ipc=85.3) sim_rate=91377 (inst/sec) elapsed = 0:0:17:38 / Thu Apr 12 16:50:32 2018
GPGPU-Sim PTX: 97700000 instructions simulated : ctaid=(1,6,0) tid=(2,1,0)
GPGPU-Sim PTX: 97800000 instructions simulated : ctaid=(6,0,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 1134500  inst.: 96787468 (ipc=85.3) sim_rate=91395 (inst/sec) elapsed = 0:0:17:39 / Thu Apr 12 16:50:33 2018
GPGPU-Sim PTX: 97900000 instructions simulated : ctaid=(1,0,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 1136000  inst.: 96895598 (ipc=85.3) sim_rate=91410 (inst/sec) elapsed = 0:0:17:40 / Thu Apr 12 16:50:34 2018
GPGPU-Sim uArch: cycles simulated: 1137000  inst.: 96971536 (ipc=85.3) sim_rate=91396 (inst/sec) elapsed = 0:0:17:41 / Thu Apr 12 16:50:35 2018
GPGPU-Sim PTX: 98000000 instructions simulated : ctaid=(7,2,0) tid=(3,4,0)
GPGPU-Sim PTX: 98100000 instructions simulated : ctaid=(7,4,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 1138500  inst.: 97079299 (ipc=85.3) sim_rate=91411 (inst/sec) elapsed = 0:0:17:42 / Thu Apr 12 16:50:36 2018
GPGPU-Sim uArch: cycles simulated: 1139500  inst.: 97160362 (ipc=85.3) sim_rate=91402 (inst/sec) elapsed = 0:0:17:43 / Thu Apr 12 16:50:37 2018
GPGPU-Sim PTX: 98200000 instructions simulated : ctaid=(1,5,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 1141000  inst.: 97266693 (ipc=85.2) sim_rate=91416 (inst/sec) elapsed = 0:0:17:44 / Thu Apr 12 16:50:38 2018
GPGPU-Sim PTX: 98300000 instructions simulated : ctaid=(4,5,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 1142000  inst.: 97340149 (ipc=85.2) sim_rate=91399 (inst/sec) elapsed = 0:0:17:45 / Thu Apr 12 16:50:39 2018
GPGPU-Sim PTX: 98400000 instructions simulated : ctaid=(2,3,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 1143500  inst.: 97457533 (ipc=85.2) sim_rate=91423 (inst/sec) elapsed = 0:0:17:46 / Thu Apr 12 16:50:40 2018
GPGPU-Sim PTX: 98500000 instructions simulated : ctaid=(8,0,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 1144500  inst.: 97528723 (ipc=85.2) sim_rate=91404 (inst/sec) elapsed = 0:0:17:47 / Thu Apr 12 16:50:41 2018
GPGPU-Sim PTX: 98600000 instructions simulated : ctaid=(5,2,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 1146000  inst.: 97641770 (ipc=85.2) sim_rate=91424 (inst/sec) elapsed = 0:0:17:48 / Thu Apr 12 16:50:42 2018
GPGPU-Sim PTX: 98700000 instructions simulated : ctaid=(3,3,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 1147000  inst.: 97720826 (ipc=85.2) sim_rate=91413 (inst/sec) elapsed = 0:0:17:49 / Thu Apr 12 16:50:43 2018
GPGPU-Sim PTX: 98800000 instructions simulated : ctaid=(7,2,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 1148000  inst.: 97805259 (ipc=85.2) sim_rate=91406 (inst/sec) elapsed = 0:0:17:50 / Thu Apr 12 16:50:44 2018
GPGPU-Sim PTX: 98900000 instructions simulated : ctaid=(2,1,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 1149500  inst.: 97915030 (ipc=85.2) sim_rate=91423 (inst/sec) elapsed = 0:0:17:51 / Thu Apr 12 16:50:45 2018
GPGPU-Sim PTX: 99000000 instructions simulated : ctaid=(1,3,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 1150500  inst.: 97984831 (ipc=85.2) sim_rate=91403 (inst/sec) elapsed = 0:0:17:52 / Thu Apr 12 16:50:46 2018
GPGPU-Sim PTX: 99100000 instructions simulated : ctaid=(8,1,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 1152000  inst.: 98095877 (ipc=85.2) sim_rate=91422 (inst/sec) elapsed = 0:0:17:53 / Thu Apr 12 16:50:47 2018
GPGPU-Sim PTX: 99200000 instructions simulated : ctaid=(6,1,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1153000  inst.: 98167285 (ipc=85.1) sim_rate=91403 (inst/sec) elapsed = 0:0:17:54 / Thu Apr 12 16:50:48 2018
GPGPU-Sim PTX: 99300000 instructions simulated : ctaid=(6,4,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 1154500  inst.: 98282652 (ipc=85.1) sim_rate=91425 (inst/sec) elapsed = 0:0:17:55 / Thu Apr 12 16:50:49 2018
GPGPU-Sim PTX: 99400000 instructions simulated : ctaid=(6,6,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 1155500  inst.: 98363554 (ipc=85.1) sim_rate=91415 (inst/sec) elapsed = 0:0:17:56 / Thu Apr 12 16:50:50 2018
GPGPU-Sim PTX: 99500000 instructions simulated : ctaid=(2,0,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 1157000  inst.: 98469970 (ipc=85.1) sim_rate=91429 (inst/sec) elapsed = 0:0:17:57 / Thu Apr 12 16:50:51 2018
GPGPU-Sim PTX: 99600000 instructions simulated : ctaid=(1,5,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 1158500  inst.: 98600064 (ipc=85.1) sim_rate=91465 (inst/sec) elapsed = 0:0:17:58 / Thu Apr 12 16:50:52 2018
GPGPU-Sim PTX: 99700000 instructions simulated : ctaid=(8,0,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 1159500  inst.: 98675928 (ipc=85.1) sim_rate=91451 (inst/sec) elapsed = 0:0:17:59 / Thu Apr 12 16:50:53 2018
GPGPU-Sim PTX: 99800000 instructions simulated : ctaid=(5,5,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1160500  inst.: 98754912 (ipc=85.1) sim_rate=91439 (inst/sec) elapsed = 0:0:18:00 / Thu Apr 12 16:50:54 2018
GPGPU-Sim PTX: 99900000 instructions simulated : ctaid=(8,4,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1162000  inst.: 98879212 (ipc=85.1) sim_rate=91470 (inst/sec) elapsed = 0:0:18:01 / Thu Apr 12 16:50:55 2018
GPGPU-Sim PTX: 100000000 instructions simulated : ctaid=(2,2,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 1163000  inst.: 98952196 (ipc=85.1) sim_rate=91453 (inst/sec) elapsed = 0:0:18:02 / Thu Apr 12 16:50:56 2018
GPGPU-Sim PTX: 100100000 instructions simulated : ctaid=(1,3,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 1164500  inst.: 99060793 (ipc=85.1) sim_rate=91468 (inst/sec) elapsed = 0:0:18:03 / Thu Apr 12 16:50:57 2018
GPGPU-Sim uArch: cycles simulated: 1165500  inst.: 99138380 (ipc=85.1) sim_rate=91456 (inst/sec) elapsed = 0:0:18:04 / Thu Apr 12 16:50:58 2018
GPGPU-Sim PTX: 100200000 instructions simulated : ctaid=(5,1,0) tid=(3,3,0)
GPGPU-Sim PTX: 100300000 instructions simulated : ctaid=(5,4,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 1167000  inst.: 99260825 (ipc=85.1) sim_rate=91484 (inst/sec) elapsed = 0:0:18:05 / Thu Apr 12 16:50:59 2018
GPGPU-Sim PTX: 100400000 instructions simulated : ctaid=(0,2,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 1168000  inst.: 99335567 (ipc=85.0) sim_rate=91469 (inst/sec) elapsed = 0:0:18:06 / Thu Apr 12 16:51:00 2018
GPGPU-Sim PTX: 100500000 instructions simulated : ctaid=(0,5,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 1169500  inst.: 99449011 (ipc=85.0) sim_rate=91489 (inst/sec) elapsed = 0:0:18:07 / Thu Apr 12 16:51:01 2018
GPGPU-Sim PTX: 100600000 instructions simulated : ctaid=(8,4,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 1171000  inst.: 99558110 (ipc=85.0) sim_rate=91505 (inst/sec) elapsed = 0:0:18:08 / Thu Apr 12 16:51:02 2018
GPGPU-Sim PTX: 100700000 instructions simulated : ctaid=(5,7,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1172000  inst.: 99636124 (ipc=85.0) sim_rate=91493 (inst/sec) elapsed = 0:0:18:09 / Thu Apr 12 16:51:03 2018
GPGPU-Sim PTX: 100800000 instructions simulated : ctaid=(0,1,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1173500  inst.: 99733521 (ipc=85.0) sim_rate=91498 (inst/sec) elapsed = 0:0:18:10 / Thu Apr 12 16:51:04 2018
GPGPU-Sim uArch: cycles simulated: 1174500  inst.: 99810466 (ipc=85.0) sim_rate=91485 (inst/sec) elapsed = 0:0:18:11 / Thu Apr 12 16:51:05 2018
GPGPU-Sim PTX: 100900000 instructions simulated : ctaid=(0,2,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 1176000  inst.: 99917968 (ipc=85.0) sim_rate=91499 (inst/sec) elapsed = 0:0:18:12 / Thu Apr 12 16:51:06 2018
GPGPU-Sim PTX: 101000000 instructions simulated : ctaid=(1,6,0) tid=(3,5,0)
GPGPU-Sim PTX: 101100000 instructions simulated : ctaid=(3,1,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 1177500  inst.: 100026898 (ipc=84.9) sim_rate=91515 (inst/sec) elapsed = 0:0:18:13 / Thu Apr 12 16:51:07 2018
GPGPU-Sim uArch: cycles simulated: 1178500  inst.: 100104461 (ipc=84.9) sim_rate=91503 (inst/sec) elapsed = 0:0:18:14 / Thu Apr 12 16:51:08 2018
GPGPU-Sim PTX: 101200000 instructions simulated : ctaid=(4,0,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 1180000  inst.: 100216644 (ipc=84.9) sim_rate=91522 (inst/sec) elapsed = 0:0:18:15 / Thu Apr 12 16:51:09 2018
GPGPU-Sim PTX: 101300000 instructions simulated : ctaid=(7,0,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 1181000  inst.: 100295569 (ipc=84.9) sim_rate=91510 (inst/sec) elapsed = 0:0:18:16 / Thu Apr 12 16:51:10 2018
GPGPU-Sim PTX: 101400000 instructions simulated : ctaid=(1,3,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 1182500  inst.: 100405472 (ipc=84.9) sim_rate=91527 (inst/sec) elapsed = 0:0:18:17 / Thu Apr 12 16:51:11 2018
GPGPU-Sim PTX: 101500000 instructions simulated : ctaid=(5,4,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 1183500  inst.: 100486069 (ipc=84.9) sim_rate=91517 (inst/sec) elapsed = 0:0:18:18 / Thu Apr 12 16:51:12 2018
GPGPU-Sim PTX: 101600000 instructions simulated : ctaid=(4,1,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 1185000  inst.: 100596725 (ipc=84.9) sim_rate=91534 (inst/sec) elapsed = 0:0:18:19 / Thu Apr 12 16:51:13 2018
GPGPU-Sim PTX: 101700000 instructions simulated : ctaid=(4,1,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 1186000  inst.: 100664910 (ipc=84.9) sim_rate=91513 (inst/sec) elapsed = 0:0:18:20 / Thu Apr 12 16:51:14 2018
GPGPU-Sim PTX: 101800000 instructions simulated : ctaid=(1,5,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 1187500  inst.: 100771576 (ipc=84.9) sim_rate=91527 (inst/sec) elapsed = 0:0:18:21 / Thu Apr 12 16:51:15 2018
GPGPU-Sim PTX: 101900000 instructions simulated : ctaid=(1,2,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 1189000  inst.: 100891383 (ipc=84.9) sim_rate=91552 (inst/sec) elapsed = 0:0:18:22 / Thu Apr 12 16:51:16 2018
GPGPU-Sim PTX: 102000000 instructions simulated : ctaid=(3,6,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 1190000  inst.: 100957592 (ipc=84.8) sim_rate=91530 (inst/sec) elapsed = 0:0:18:23 / Thu Apr 12 16:51:17 2018
GPGPU-Sim PTX: 102100000 instructions simulated : ctaid=(1,3,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1191500  inst.: 101080242 (ipc=84.8) sim_rate=91558 (inst/sec) elapsed = 0:0:18:24 / Thu Apr 12 16:51:18 2018
GPGPU-Sim PTX: 102200000 instructions simulated : ctaid=(7,1,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1193000  inst.: 101183940 (ipc=84.8) sim_rate=91569 (inst/sec) elapsed = 0:0:18:25 / Thu Apr 12 16:51:19 2018
GPGPU-Sim PTX: 102300000 instructions simulated : ctaid=(7,0,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 1194000  inst.: 101259790 (ipc=84.8) sim_rate=91554 (inst/sec) elapsed = 0:0:18:26 / Thu Apr 12 16:51:20 2018
GPGPU-Sim PTX: 102400000 instructions simulated : ctaid=(5,0,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 1195500  inst.: 101370939 (ipc=84.8) sim_rate=91572 (inst/sec) elapsed = 0:0:18:27 / Thu Apr 12 16:51:21 2018
GPGPU-Sim PTX: 102500000 instructions simulated : ctaid=(0,1,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 1196500  inst.: 101447516 (ipc=84.8) sim_rate=91559 (inst/sec) elapsed = 0:0:18:28 / Thu Apr 12 16:51:22 2018
GPGPU-Sim PTX: 102600000 instructions simulated : ctaid=(6,0,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1198000  inst.: 101561372 (ipc=84.8) sim_rate=91579 (inst/sec) elapsed = 0:0:18:29 / Thu Apr 12 16:51:23 2018
GPGPU-Sim PTX: 102700000 instructions simulated : ctaid=(6,4,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 1199500  inst.: 101679616 (ipc=84.8) sim_rate=91603 (inst/sec) elapsed = 0:0:18:30 / Thu Apr 12 16:51:24 2018
GPGPU-Sim PTX: 102800000 instructions simulated : ctaid=(6,0,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 1200500  inst.: 101771839 (ipc=84.8) sim_rate=91603 (inst/sec) elapsed = 0:0:18:31 / Thu Apr 12 16:51:25 2018
GPGPU-Sim PTX: 102900000 instructions simulated : ctaid=(6,0,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 1202000  inst.: 101878893 (ipc=84.8) sim_rate=91617 (inst/sec) elapsed = 0:0:18:32 / Thu Apr 12 16:51:26 2018
GPGPU-Sim PTX: 103000000 instructions simulated : ctaid=(2,5,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 1203000  inst.: 101949786 (ipc=84.7) sim_rate=91599 (inst/sec) elapsed = 0:0:18:33 / Thu Apr 12 16:51:27 2018
GPGPU-Sim PTX: 103100000 instructions simulated : ctaid=(4,1,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1204500  inst.: 102062013 (ipc=84.7) sim_rate=91617 (inst/sec) elapsed = 0:0:18:34 / Thu Apr 12 16:51:28 2018
GPGPU-Sim PTX: 103200000 instructions simulated : ctaid=(0,6,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 1205500  inst.: 102138277 (ipc=84.7) sim_rate=91603 (inst/sec) elapsed = 0:0:18:35 / Thu Apr 12 16:51:29 2018
GPGPU-Sim PTX: 103300000 instructions simulated : ctaid=(1,3,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 1206500  inst.: 102210856 (ipc=84.7) sim_rate=91586 (inst/sec) elapsed = 0:0:18:36 / Thu Apr 12 16:51:30 2018
GPGPU-Sim PTX: 103400000 instructions simulated : ctaid=(3,2,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 1208000  inst.: 102327459 (ipc=84.7) sim_rate=91609 (inst/sec) elapsed = 0:0:18:37 / Thu Apr 12 16:51:31 2018
GPGPU-Sim PTX: 103500000 instructions simulated : ctaid=(2,3,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 1209000  inst.: 102403523 (ipc=84.7) sim_rate=91595 (inst/sec) elapsed = 0:0:18:38 / Thu Apr 12 16:51:32 2018
GPGPU-Sim PTX: 103600000 instructions simulated : ctaid=(3,5,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 1210500  inst.: 102524698 (ipc=84.7) sim_rate=91621 (inst/sec) elapsed = 0:0:18:39 / Thu Apr 12 16:51:33 2018
GPGPU-Sim PTX: 103700000 instructions simulated : ctaid=(0,1,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 1212000  inst.: 102640855 (ipc=84.7) sim_rate=91643 (inst/sec) elapsed = 0:0:18:40 / Thu Apr 12 16:51:34 2018
GPGPU-Sim PTX: 103800000 instructions simulated : ctaid=(5,1,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 1213000  inst.: 102712661 (ipc=84.7) sim_rate=91625 (inst/sec) elapsed = 0:0:18:41 / Thu Apr 12 16:51:35 2018
GPGPU-Sim PTX: 103900000 instructions simulated : ctaid=(2,4,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 1214000  inst.: 102785178 (ipc=84.7) sim_rate=91608 (inst/sec) elapsed = 0:0:18:42 / Thu Apr 12 16:51:36 2018
GPGPU-Sim PTX: 104000000 instructions simulated : ctaid=(4,2,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1215500  inst.: 102897152 (ipc=84.7) sim_rate=91627 (inst/sec) elapsed = 0:0:18:43 / Thu Apr 12 16:51:37 2018
GPGPU-Sim PTX: 104100000 instructions simulated : ctaid=(4,5,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1216500  inst.: 102971168 (ipc=84.6) sim_rate=91611 (inst/sec) elapsed = 0:0:18:44 / Thu Apr 12 16:51:38 2018
GPGPU-Sim uArch: cycles simulated: 1217500  inst.: 103057198 (ipc=84.6) sim_rate=91606 (inst/sec) elapsed = 0:0:18:45 / Thu Apr 12 16:51:39 2018
GPGPU-Sim PTX: 104200000 instructions simulated : ctaid=(7,3,0) tid=(0,2,0)
GPGPU-Sim PTX: 104300000 instructions simulated : ctaid=(1,7,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1219000  inst.: 103179046 (ipc=84.6) sim_rate=91633 (inst/sec) elapsed = 0:0:18:46 / Thu Apr 12 16:51:40 2018
GPGPU-Sim uArch: cycles simulated: 1220000  inst.: 103254844 (ipc=84.6) sim_rate=91619 (inst/sec) elapsed = 0:0:18:47 / Thu Apr 12 16:51:41 2018
GPGPU-Sim PTX: 104400000 instructions simulated : ctaid=(4,7,0) tid=(2,1,0)
GPGPU-Sim PTX: 104500000 instructions simulated : ctaid=(1,3,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 1221500  inst.: 103369480 (ipc=84.6) sim_rate=91639 (inst/sec) elapsed = 0:0:18:48 / Thu Apr 12 16:51:42 2018
GPGPU-Sim uArch: cycles simulated: 1222500  inst.: 103439345 (ipc=84.6) sim_rate=91620 (inst/sec) elapsed = 0:0:18:49 / Thu Apr 12 16:51:43 2018
GPGPU-Sim PTX: 104600000 instructions simulated : ctaid=(3,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1223500  inst.: 103513866 (ipc=84.6) sim_rate=91605 (inst/sec) elapsed = 0:0:18:50 / Thu Apr 12 16:51:44 2018
GPGPU-Sim PTX: 104700000 instructions simulated : ctaid=(6,0,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 1224500  inst.: 103587860 (ipc=84.6) sim_rate=91589 (inst/sec) elapsed = 0:0:18:51 / Thu Apr 12 16:51:45 2018
GPGPU-Sim PTX: 104800000 instructions simulated : ctaid=(4,1,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 1226000  inst.: 103709905 (ipc=84.6) sim_rate=91616 (inst/sec) elapsed = 0:0:18:52 / Thu Apr 12 16:51:46 2018
GPGPU-Sim PTX: 104900000 instructions simulated : ctaid=(7,3,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1227500  inst.: 103820568 (ipc=84.6) sim_rate=91633 (inst/sec) elapsed = 0:0:18:53 / Thu Apr 12 16:51:47 2018
GPGPU-Sim PTX: 105000000 instructions simulated : ctaid=(8,2,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 1228500  inst.: 103893156 (ipc=84.6) sim_rate=91616 (inst/sec) elapsed = 0:0:18:54 / Thu Apr 12 16:51:48 2018
GPGPU-Sim PTX: 105100000 instructions simulated : ctaid=(7,6,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 1230000  inst.: 103995019 (ipc=84.5) sim_rate=91625 (inst/sec) elapsed = 0:0:18:55 / Thu Apr 12 16:51:49 2018
GPGPU-Sim PTX: 105200000 instructions simulated : ctaid=(6,3,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 1231000  inst.: 104074285 (ipc=84.5) sim_rate=91614 (inst/sec) elapsed = 0:0:18:56 / Thu Apr 12 16:51:50 2018
GPGPU-Sim PTX: 105300000 instructions simulated : ctaid=(6,4,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 1232500  inst.: 104183913 (ipc=84.5) sim_rate=91630 (inst/sec) elapsed = 0:0:18:57 / Thu Apr 12 16:51:51 2018
GPGPU-Sim PTX: 105400000 instructions simulated : ctaid=(2,3,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 1233500  inst.: 104264111 (ipc=84.5) sim_rate=91620 (inst/sec) elapsed = 0:0:18:58 / Thu Apr 12 16:51:52 2018
GPGPU-Sim PTX: 105500000 instructions simulated : ctaid=(3,4,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 1235000  inst.: 104382240 (ipc=84.5) sim_rate=91643 (inst/sec) elapsed = 0:0:18:59 / Thu Apr 12 16:51:53 2018
GPGPU-Sim PTX: 105600000 instructions simulated : ctaid=(5,2,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 1236000  inst.: 104447503 (ipc=84.5) sim_rate=91620 (inst/sec) elapsed = 0:0:19:00 / Thu Apr 12 16:51:54 2018
GPGPU-Sim PTX: 105700000 instructions simulated : ctaid=(6,6,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1237500  inst.: 104555271 (ipc=84.5) sim_rate=91634 (inst/sec) elapsed = 0:0:19:01 / Thu Apr 12 16:51:55 2018
GPGPU-Sim PTX: 105800000 instructions simulated : ctaid=(5,5,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1238500  inst.: 104637275 (ipc=84.5) sim_rate=91626 (inst/sec) elapsed = 0:0:19:02 / Thu Apr 12 16:51:56 2018
GPGPU-Sim PTX: 105900000 instructions simulated : ctaid=(1,7,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 1240000  inst.: 104764780 (ipc=84.5) sim_rate=91657 (inst/sec) elapsed = 0:0:19:03 / Thu Apr 12 16:51:57 2018
GPGPU-Sim PTX: 106000000 instructions simulated : ctaid=(3,6,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 1241000  inst.: 104839098 (ipc=84.5) sim_rate=91642 (inst/sec) elapsed = 0:0:19:04 / Thu Apr 12 16:51:58 2018
GPGPU-Sim PTX: 106100000 instructions simulated : ctaid=(6,7,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 1242500  inst.: 104960391 (ipc=84.5) sim_rate=91668 (inst/sec) elapsed = 0:0:19:05 / Thu Apr 12 16:51:59 2018
GPGPU-Sim PTX: 106200000 instructions simulated : ctaid=(6,1,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 1243500  inst.: 105030743 (ipc=84.5) sim_rate=91649 (inst/sec) elapsed = 0:0:19:06 / Thu Apr 12 16:52:00 2018
GPGPU-Sim PTX: 106300000 instructions simulated : ctaid=(6,3,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 1245000  inst.: 105139349 (ipc=84.4) sim_rate=91664 (inst/sec) elapsed = 0:0:19:07 / Thu Apr 12 16:52:01 2018
GPGPU-Sim PTX: 106400000 instructions simulated : ctaid=(4,3,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 1246500  inst.: 105264885 (ipc=84.4) sim_rate=91694 (inst/sec) elapsed = 0:0:19:08 / Thu Apr 12 16:52:02 2018
GPGPU-Sim PTX: 106500000 instructions simulated : ctaid=(4,5,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 1247500  inst.: 105343711 (ipc=84.4) sim_rate=91682 (inst/sec) elapsed = 0:0:19:09 / Thu Apr 12 16:52:03 2018
GPGPU-Sim PTX: 106600000 instructions simulated : ctaid=(7,3,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1249000  inst.: 105472568 (ipc=84.4) sim_rate=91715 (inst/sec) elapsed = 0:0:19:10 / Thu Apr 12 16:52:04 2018
GPGPU-Sim PTX: 106700000 instructions simulated : ctaid=(0,2,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 1250000  inst.: 105547231 (ipc=84.4) sim_rate=91700 (inst/sec) elapsed = 0:0:19:11 / Thu Apr 12 16:52:05 2018
GPGPU-Sim PTX: 106800000 instructions simulated : ctaid=(2,6,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 1251500  inst.: 105655427 (ipc=84.4) sim_rate=91714 (inst/sec) elapsed = 0:0:19:12 / Thu Apr 12 16:52:06 2018
GPGPU-Sim PTX: 106900000 instructions simulated : ctaid=(3,5,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 1252500  inst.: 105732240 (ipc=84.4) sim_rate=91701 (inst/sec) elapsed = 0:0:19:13 / Thu Apr 12 16:52:07 2018
GPGPU-Sim PTX: 107000000 instructions simulated : ctaid=(7,2,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1254000  inst.: 105861268 (ipc=84.4) sim_rate=91734 (inst/sec) elapsed = 0:0:19:14 / Thu Apr 12 16:52:08 2018
GPGPU-Sim PTX: 107100000 instructions simulated : ctaid=(2,1,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 1255500  inst.: 105970025 (ipc=84.4) sim_rate=91748 (inst/sec) elapsed = 0:0:19:15 / Thu Apr 12 16:52:09 2018
GPGPU-Sim PTX: 107200000 instructions simulated : ctaid=(8,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1256500  inst.: 106038636 (ipc=84.4) sim_rate=91728 (inst/sec) elapsed = 0:0:19:16 / Thu Apr 12 16:52:10 2018
GPGPU-Sim PTX: 107300000 instructions simulated : ctaid=(5,4,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 1258000  inst.: 106146722 (ipc=84.4) sim_rate=91743 (inst/sec) elapsed = 0:0:19:17 / Thu Apr 12 16:52:11 2018
GPGPU-Sim PTX: 107400000 instructions simulated : ctaid=(6,0,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 1259000  inst.: 106229794 (ipc=84.4) sim_rate=91735 (inst/sec) elapsed = 0:0:19:18 / Thu Apr 12 16:52:12 2018
GPGPU-Sim PTX: 107500000 instructions simulated : ctaid=(2,4,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 1260500  inst.: 106347073 (ipc=84.4) sim_rate=91757 (inst/sec) elapsed = 0:0:19:19 / Thu Apr 12 16:52:13 2018
GPGPU-Sim PTX: 107600000 instructions simulated : ctaid=(2,2,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 1261500  inst.: 106424198 (ipc=84.4) sim_rate=91744 (inst/sec) elapsed = 0:0:19:20 / Thu Apr 12 16:52:14 2018
GPGPU-Sim PTX: 107700000 instructions simulated : ctaid=(4,5,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 1263000  inst.: 106536796 (ipc=84.4) sim_rate=91762 (inst/sec) elapsed = 0:0:19:21 / Thu Apr 12 16:52:15 2018
GPGPU-Sim PTX: 107800000 instructions simulated : ctaid=(2,3,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 1264000  inst.: 106616689 (ipc=84.3) sim_rate=91752 (inst/sec) elapsed = 0:0:19:22 / Thu Apr 12 16:52:16 2018
GPGPU-Sim PTX: 107900000 instructions simulated : ctaid=(0,5,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 1265500  inst.: 106725634 (ipc=84.3) sim_rate=91767 (inst/sec) elapsed = 0:0:19:23 / Thu Apr 12 16:52:17 2018
GPGPU-Sim PTX: 108000000 instructions simulated : ctaid=(2,5,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1266500  inst.: 106806494 (ipc=84.3) sim_rate=91758 (inst/sec) elapsed = 0:0:19:24 / Thu Apr 12 16:52:18 2018
GPGPU-Sim PTX: 108100000 instructions simulated : ctaid=(1,0,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 1268000  inst.: 106911076 (ipc=84.3) sim_rate=91769 (inst/sec) elapsed = 0:0:19:25 / Thu Apr 12 16:52:19 2018
GPGPU-Sim PTX: 108200000 instructions simulated : ctaid=(6,4,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1269000  inst.: 106988339 (ipc=84.3) sim_rate=91756 (inst/sec) elapsed = 0:0:19:26 / Thu Apr 12 16:52:20 2018
GPGPU-Sim PTX: 108300000 instructions simulated : ctaid=(5,6,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 1270500  inst.: 107099550 (ipc=84.3) sim_rate=91773 (inst/sec) elapsed = 0:0:19:27 / Thu Apr 12 16:52:21 2018
GPGPU-Sim uArch: cycles simulated: 1271500  inst.: 107168478 (ipc=84.3) sim_rate=91753 (inst/sec) elapsed = 0:0:19:28 / Thu Apr 12 16:52:22 2018
GPGPU-Sim PTX: 108400000 instructions simulated : ctaid=(2,6,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 1273000  inst.: 107275276 (ipc=84.3) sim_rate=91766 (inst/sec) elapsed = 0:0:19:29 / Thu Apr 12 16:52:23 2018
GPGPU-Sim PTX: 108500000 instructions simulated : ctaid=(6,2,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 1274500  inst.: 107373454 (ipc=84.2) sim_rate=91772 (inst/sec) elapsed = 0:0:19:30 / Thu Apr 12 16:52:24 2018
GPGPU-Sim PTX: 108600000 instructions simulated : ctaid=(0,2,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1275500  inst.: 107447662 (ipc=84.2) sim_rate=91757 (inst/sec) elapsed = 0:0:19:31 / Thu Apr 12 16:52:25 2018
GPGPU-Sim PTX: 108700000 instructions simulated : ctaid=(4,4,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 1277000  inst.: 107568832 (ipc=84.2) sim_rate=91782 (inst/sec) elapsed = 0:0:19:32 / Thu Apr 12 16:52:26 2018
GPGPU-Sim PTX: 108800000 instructions simulated : ctaid=(7,1,0) tid=(1,4,0)
GPGPU-Sim PTX: 108900000 instructions simulated : ctaid=(7,2,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 1278500  inst.: 107692113 (ipc=84.2) sim_rate=91809 (inst/sec) elapsed = 0:0:19:33 / Thu Apr 12 16:52:27 2018
GPGPU-Sim uArch: cycles simulated: 1279500  inst.: 107769217 (ipc=84.2) sim_rate=91796 (inst/sec) elapsed = 0:0:19:34 / Thu Apr 12 16:52:28 2018
GPGPU-Sim PTX: 109000000 instructions simulated : ctaid=(2,3,0) tid=(5,2,0)
GPGPU-Sim PTX: 109100000 instructions simulated : ctaid=(2,5,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 1281000  inst.: 107880627 (ipc=84.2) sim_rate=91813 (inst/sec) elapsed = 0:0:19:35 / Thu Apr 12 16:52:29 2018
GPGPU-Sim PTX: 109200000 instructions simulated : ctaid=(3,0,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 1282500  inst.: 108002257 (ipc=84.2) sim_rate=91838 (inst/sec) elapsed = 0:0:19:36 / Thu Apr 12 16:52:30 2018
GPGPU-Sim PTX: 109300000 instructions simulated : ctaid=(6,3,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 1283500  inst.: 108074122 (ipc=84.2) sim_rate=91821 (inst/sec) elapsed = 0:0:19:37 / Thu Apr 12 16:52:31 2018
GPGPU-Sim PTX: 109400000 instructions simulated : ctaid=(2,0,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 1285000  inst.: 108189524 (ipc=84.2) sim_rate=91841 (inst/sec) elapsed = 0:0:19:38 / Thu Apr 12 16:52:32 2018
GPGPU-Sim uArch: cycles simulated: 1286000  inst.: 108259751 (ipc=84.2) sim_rate=91823 (inst/sec) elapsed = 0:0:19:39 / Thu Apr 12 16:52:33 2018
GPGPU-Sim PTX: 109500000 instructions simulated : ctaid=(3,1,0) tid=(6,4,0)
GPGPU-Sim PTX: 109600000 instructions simulated : ctaid=(5,4,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 1287500  inst.: 108375884 (ipc=84.2) sim_rate=91843 (inst/sec) elapsed = 0:0:19:40 / Thu Apr 12 16:52:34 2018
GPGPU-Sim PTX: 109700000 instructions simulated : ctaid=(3,1,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 1289000  inst.: 108496745 (ipc=84.2) sim_rate=91868 (inst/sec) elapsed = 0:0:19:41 / Thu Apr 12 16:52:35 2018
GPGPU-Sim PTX: 109800000 instructions simulated : ctaid=(4,1,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 1290000  inst.: 108579459 (ipc=84.2) sim_rate=91860 (inst/sec) elapsed = 0:0:19:42 / Thu Apr 12 16:52:36 2018
GPGPU-Sim PTX: 109900000 instructions simulated : ctaid=(2,1,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 1291500  inst.: 108688714 (ipc=84.2) sim_rate=91875 (inst/sec) elapsed = 0:0:19:43 / Thu Apr 12 16:52:37 2018
GPGPU-Sim PTX: 110000000 instructions simulated : ctaid=(5,5,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 1292500  inst.: 108767234 (ipc=84.2) sim_rate=91864 (inst/sec) elapsed = 0:0:19:44 / Thu Apr 12 16:52:38 2018
GPGPU-Sim PTX: 110100000 instructions simulated : ctaid=(3,3,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 1294000  inst.: 108883796 (ipc=84.1) sim_rate=91885 (inst/sec) elapsed = 0:0:19:45 / Thu Apr 12 16:52:39 2018
GPGPU-Sim PTX: 110200000 instructions simulated : ctaid=(0,3,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 1295500  inst.: 109007719 (ipc=84.1) sim_rate=91912 (inst/sec) elapsed = 0:0:19:46 / Thu Apr 12 16:52:40 2018
GPGPU-Sim PTX: 110300000 instructions simulated : ctaid=(7,1,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 1296500  inst.: 109089921 (ipc=84.1) sim_rate=91903 (inst/sec) elapsed = 0:0:19:47 / Thu Apr 12 16:52:41 2018
GPGPU-Sim PTX: 110400000 instructions simulated : ctaid=(3,1,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1297500  inst.: 109178281 (ipc=84.1) sim_rate=91900 (inst/sec) elapsed = 0:0:19:48 / Thu Apr 12 16:52:42 2018
GPGPU-Sim PTX: 110500000 instructions simulated : ctaid=(8,7,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 1299000  inst.: 109288509 (ipc=84.1) sim_rate=91916 (inst/sec) elapsed = 0:0:19:49 / Thu Apr 12 16:52:43 2018
GPGPU-Sim PTX: 110600000 instructions simulated : ctaid=(3,4,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 1300000  inst.: 109373739 (ipc=84.1) sim_rate=91910 (inst/sec) elapsed = 0:0:19:50 / Thu Apr 12 16:52:44 2018
GPGPU-Sim PTX: 110700000 instructions simulated : ctaid=(1,5,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 1301500  inst.: 109504795 (ipc=84.1) sim_rate=91943 (inst/sec) elapsed = 0:0:19:51 / Thu Apr 12 16:52:45 2018
GPGPU-Sim PTX: 110800000 instructions simulated : ctaid=(8,1,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 1302500  inst.: 109573550 (ipc=84.1) sim_rate=91924 (inst/sec) elapsed = 0:0:19:52 / Thu Apr 12 16:52:46 2018
GPGPU-Sim PTX: 110900000 instructions simulated : ctaid=(7,1,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 1304000  inst.: 109693945 (ipc=84.1) sim_rate=91947 (inst/sec) elapsed = 0:0:19:53 / Thu Apr 12 16:52:47 2018
GPGPU-Sim PTX: 111000000 instructions simulated : ctaid=(0,2,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 1305000  inst.: 109759518 (ipc=84.1) sim_rate=91925 (inst/sec) elapsed = 0:0:19:54 / Thu Apr 12 16:52:48 2018
GPGPU-Sim PTX: 111100000 instructions simulated : ctaid=(7,2,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1306500  inst.: 109866137 (ipc=84.1) sim_rate=91938 (inst/sec) elapsed = 0:0:19:55 / Thu Apr 12 16:52:49 2018
GPGPU-Sim PTX: 111200000 instructions simulated : ctaid=(3,3,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 1308000  inst.: 109984681 (ipc=84.1) sim_rate=91960 (inst/sec) elapsed = 0:0:19:56 / Thu Apr 12 16:52:50 2018
GPGPU-Sim PTX: 111300000 instructions simulated : ctaid=(0,5,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 1309000  inst.: 110056424 (ipc=84.1) sim_rate=91943 (inst/sec) elapsed = 0:0:19:57 / Thu Apr 12 16:52:51 2018
GPGPU-Sim PTX: 111400000 instructions simulated : ctaid=(4,5,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1310500  inst.: 110176182 (ipc=84.1) sim_rate=91966 (inst/sec) elapsed = 0:0:19:58 / Thu Apr 12 16:52:52 2018
GPGPU-Sim PTX: 111500000 instructions simulated : ctaid=(6,5,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 1311500  inst.: 110251131 (ipc=84.1) sim_rate=91952 (inst/sec) elapsed = 0:0:19:59 / Thu Apr 12 16:52:53 2018
GPGPU-Sim PTX: 111600000 instructions simulated : ctaid=(7,3,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 1313000  inst.: 110351832 (ipc=84.0) sim_rate=91959 (inst/sec) elapsed = 0:0:20:00 / Thu Apr 12 16:52:54 2018
GPGPU-Sim PTX: 111700000 instructions simulated : ctaid=(6,0,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 1314500  inst.: 110459039 (ipc=84.0) sim_rate=91972 (inst/sec) elapsed = 0:0:20:01 / Thu Apr 12 16:52:55 2018
GPGPU-Sim PTX: 111800000 instructions simulated : ctaid=(5,0,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 1315500  inst.: 110531391 (ipc=84.0) sim_rate=91956 (inst/sec) elapsed = 0:0:20:02 / Thu Apr 12 16:52:56 2018
GPGPU-Sim PTX: 111900000 instructions simulated : ctaid=(8,0,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1317000  inst.: 110639229 (ipc=84.0) sim_rate=91969 (inst/sec) elapsed = 0:0:20:03 / Thu Apr 12 16:52:57 2018
GPGPU-Sim PTX: 112000000 instructions simulated : ctaid=(8,2,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 1318000  inst.: 110721621 (ipc=84.0) sim_rate=91961 (inst/sec) elapsed = 0:0:20:04 / Thu Apr 12 16:52:58 2018
GPGPU-Sim uArch: cycles simulated: 1319000  inst.: 110790547 (ipc=84.0) sim_rate=91942 (inst/sec) elapsed = 0:0:20:05 / Thu Apr 12 16:52:59 2018
GPGPU-Sim PTX: 112100000 instructions simulated : ctaid=(3,3,0) tid=(0,7,0)
GPGPU-Sim PTX: 112200000 instructions simulated : ctaid=(4,4,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 1320500  inst.: 110909237 (ipc=84.0) sim_rate=91964 (inst/sec) elapsed = 0:0:20:06 / Thu Apr 12 16:53:00 2018
GPGPU-Sim uArch: cycles simulated: 1321500  inst.: 110982031 (ipc=84.0) sim_rate=91948 (inst/sec) elapsed = 0:0:20:07 / Thu Apr 12 16:53:01 2018
GPGPU-Sim PTX: 112300000 instructions simulated : ctaid=(3,6,0) tid=(2,0,0)
GPGPU-Sim PTX: 112400000 instructions simulated : ctaid=(7,0,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 1323000  inst.: 111099910 (ipc=84.0) sim_rate=91970 (inst/sec) elapsed = 0:0:20:08 / Thu Apr 12 16:53:02 2018
GPGPU-Sim uArch: cycles simulated: 1324000  inst.: 111183330 (ipc=84.0) sim_rate=91963 (inst/sec) elapsed = 0:0:20:09 / Thu Apr 12 16:53:03 2018
GPGPU-Sim PTX: 112500000 instructions simulated : ctaid=(1,1,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 1325500  inst.: 111290364 (ipc=84.0) sim_rate=91975 (inst/sec) elapsed = 0:0:20:10 / Thu Apr 12 16:53:04 2018
GPGPU-Sim PTX: 112600000 instructions simulated : ctaid=(6,0,0) tid=(1,5,0)
GPGPU-Sim PTX: 112700000 instructions simulated : ctaid=(5,5,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 1327000  inst.: 111398670 (ipc=83.9) sim_rate=91988 (inst/sec) elapsed = 0:0:20:11 / Thu Apr 12 16:53:05 2018
GPGPU-Sim uArch: cycles simulated: 1328000  inst.: 111471330 (ipc=83.9) sim_rate=91973 (inst/sec) elapsed = 0:0:20:12 / Thu Apr 12 16:53:06 2018
GPGPU-Sim PTX: 112800000 instructions simulated : ctaid=(5,5,0) tid=(3,2,0)
GPGPU-Sim PTX: 112900000 instructions simulated : ctaid=(4,4,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 1329500  inst.: 111597977 (ipc=83.9) sim_rate=92001 (inst/sec) elapsed = 0:0:20:13 / Thu Apr 12 16:53:07 2018
GPGPU-Sim PTX: 113000000 instructions simulated : ctaid=(7,0,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 1330500  inst.: 111692755 (ipc=83.9) sim_rate=92003 (inst/sec) elapsed = 0:0:20:14 / Thu Apr 12 16:53:08 2018
GPGPU-Sim PTX: 113100000 instructions simulated : ctaid=(7,2,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 1332000  inst.: 111802939 (ipc=83.9) sim_rate=92018 (inst/sec) elapsed = 0:0:20:15 / Thu Apr 12 16:53:09 2018
GPGPU-Sim PTX: 113200000 instructions simulated : ctaid=(3,3,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 1333500  inst.: 111909945 (ipc=83.9) sim_rate=92031 (inst/sec) elapsed = 0:0:20:16 / Thu Apr 12 16:53:10 2018
GPGPU-Sim uArch: cycles simulated: 1334500  inst.: 111979288 (ipc=83.9) sim_rate=92012 (inst/sec) elapsed = 0:0:20:17 / Thu Apr 12 16:53:11 2018
GPGPU-Sim PTX: 113300000 instructions simulated : ctaid=(4,2,0) tid=(3,0,0)
GPGPU-Sim PTX: 113400000 instructions simulated : ctaid=(4,6,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1336000  inst.: 112099352 (ipc=83.9) sim_rate=92035 (inst/sec) elapsed = 0:0:20:18 / Thu Apr 12 16:53:12 2018
GPGPU-Sim PTX: 113500000 instructions simulated : ctaid=(6,1,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 1337000  inst.: 112190626 (ipc=83.9) sim_rate=92034 (inst/sec) elapsed = 0:0:20:19 / Thu Apr 12 16:53:13 2018
GPGPU-Sim uArch: cycles simulated: 1338000  inst.: 112263881 (ipc=83.9) sim_rate=92019 (inst/sec) elapsed = 0:0:20:20 / Thu Apr 12 16:53:14 2018
GPGPU-Sim PTX: 113600000 instructions simulated : ctaid=(0,6,0) tid=(4,0,0)
GPGPU-Sim PTX: 113700000 instructions simulated : ctaid=(6,5,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 1339500  inst.: 112380615 (ipc=83.9) sim_rate=92039 (inst/sec) elapsed = 0:0:20:21 / Thu Apr 12 16:53:15 2018
GPGPU-Sim uArch: cycles simulated: 1340500  inst.: 112451850 (ipc=83.9) sim_rate=92022 (inst/sec) elapsed = 0:0:20:22 / Thu Apr 12 16:53:16 2018
GPGPU-Sim PTX: 113800000 instructions simulated : ctaid=(2,1,0) tid=(6,0,0)
GPGPU-Sim PTX: 113900000 instructions simulated : ctaid=(0,2,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 1342000  inst.: 112570678 (ipc=83.9) sim_rate=92044 (inst/sec) elapsed = 0:0:20:23 / Thu Apr 12 16:53:17 2018
GPGPU-Sim uArch: cycles simulated: 1343000  inst.: 112646039 (ipc=83.9) sim_rate=92031 (inst/sec) elapsed = 0:0:20:24 / Thu Apr 12 16:53:18 2018
GPGPU-Sim PTX: 114000000 instructions simulated : ctaid=(5,3,0) tid=(1,0,0)
GPGPU-Sim PTX: 114100000 instructions simulated : ctaid=(8,6,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 1344500  inst.: 112766548 (ipc=83.9) sim_rate=92054 (inst/sec) elapsed = 0:0:20:25 / Thu Apr 12 16:53:19 2018
GPGPU-Sim uArch: cycles simulated: 1345500  inst.: 112850140 (ipc=83.9) sim_rate=92047 (inst/sec) elapsed = 0:0:20:26 / Thu Apr 12 16:53:20 2018
GPGPU-Sim PTX: 114200000 instructions simulated : ctaid=(6,3,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1346500  inst.: 112930642 (ipc=83.9) sim_rate=92038 (inst/sec) elapsed = 0:0:20:27 / Thu Apr 12 16:53:21 2018
GPGPU-Sim PTX: 114300000 instructions simulated : ctaid=(1,4,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 1348000  inst.: 113051012 (ipc=83.9) sim_rate=92061 (inst/sec) elapsed = 0:0:20:28 / Thu Apr 12 16:53:22 2018
GPGPU-Sim PTX: 114400000 instructions simulated : ctaid=(8,3,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1349000  inst.: 113132718 (ipc=83.9) sim_rate=92052 (inst/sec) elapsed = 0:0:20:29 / Thu Apr 12 16:53:23 2018
GPGPU-Sim PTX: 114500000 instructions simulated : ctaid=(0,3,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 1350500  inst.: 113238412 (ipc=83.8) sim_rate=92063 (inst/sec) elapsed = 0:0:20:30 / Thu Apr 12 16:53:24 2018
GPGPU-Sim PTX: 114600000 instructions simulated : ctaid=(5,7,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 1351500  inst.: 113313941 (ipc=83.8) sim_rate=92050 (inst/sec) elapsed = 0:0:20:31 / Thu Apr 12 16:53:25 2018
GPGPU-Sim PTX: 114700000 instructions simulated : ctaid=(3,6,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1352500  inst.: 113400728 (ipc=83.8) sim_rate=92046 (inst/sec) elapsed = 0:0:20:32 / Thu Apr 12 16:53:26 2018
GPGPU-Sim PTX: 114800000 instructions simulated : ctaid=(4,6,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 1354000  inst.: 113523957 (ipc=83.8) sim_rate=92071 (inst/sec) elapsed = 0:0:20:33 / Thu Apr 12 16:53:27 2018
GPGPU-Sim PTX: 114900000 instructions simulated : ctaid=(3,1,0) tid=(4,7,0)
GPGPU-Sim PTX: 115000000 instructions simulated : ctaid=(1,3,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 1355500  inst.: 113646984 (ipc=83.8) sim_rate=92096 (inst/sec) elapsed = 0:0:20:34 / Thu Apr 12 16:53:28 2018
GPGPU-Sim uArch: cycles simulated: 1356500  inst.: 113714826 (ipc=83.8) sim_rate=92076 (inst/sec) elapsed = 0:0:20:35 / Thu Apr 12 16:53:29 2018
GPGPU-Sim PTX: 115100000 instructions simulated : ctaid=(1,3,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 1357500  inst.: 113793108 (ipc=83.8) sim_rate=92065 (inst/sec) elapsed = 0:0:20:36 / Thu Apr 12 16:53:30 2018
GPGPU-Sim PTX: 115200000 instructions simulated : ctaid=(2,1,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1359000  inst.: 113915344 (ipc=83.8) sim_rate=92090 (inst/sec) elapsed = 0:0:20:37 / Thu Apr 12 16:53:31 2018
GPGPU-Sim PTX: 115300000 instructions simulated : ctaid=(7,0,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1360000  inst.: 113988547 (ipc=83.8) sim_rate=92074 (inst/sec) elapsed = 0:0:20:38 / Thu Apr 12 16:53:32 2018
GPGPU-Sim PTX: 115400000 instructions simulated : ctaid=(8,0,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 1361500  inst.: 114114782 (ipc=83.8) sim_rate=92102 (inst/sec) elapsed = 0:0:20:39 / Thu Apr 12 16:53:33 2018
GPGPU-Sim PTX: 115500000 instructions simulated : ctaid=(6,6,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1362500  inst.: 114205197 (ipc=83.8) sim_rate=92100 (inst/sec) elapsed = 0:0:20:40 / Thu Apr 12 16:53:34 2018
GPGPU-Sim PTX: 115600000 instructions simulated : ctaid=(5,5,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 1364000  inst.: 114322264 (ipc=83.8) sim_rate=92121 (inst/sec) elapsed = 0:0:20:41 / Thu Apr 12 16:53:35 2018
GPGPU-Sim PTX: 115700000 instructions simulated : ctaid=(1,0,0) tid=(4,5,0)
GPGPU-Sim PTX: 115800000 instructions simulated : ctaid=(3,4,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 1365500  inst.: 114441021 (ipc=83.8) sim_rate=92142 (inst/sec) elapsed = 0:0:20:42 / Thu Apr 12 16:53:36 2018
GPGPU-Sim uArch: cycles simulated: 1366500  inst.: 114517905 (ipc=83.8) sim_rate=92130 (inst/sec) elapsed = 0:0:20:43 / Thu Apr 12 16:53:37 2018
GPGPU-Sim PTX: 115900000 instructions simulated : ctaid=(4,4,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1367500  inst.: 114605533 (ipc=83.8) sim_rate=92126 (inst/sec) elapsed = 0:0:20:44 / Thu Apr 12 16:53:38 2018
GPGPU-Sim PTX: 116000000 instructions simulated : ctaid=(6,1,0) tid=(3,3,0)
GPGPU-Sim PTX: 116100000 instructions simulated : ctaid=(7,4,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 1369000  inst.: 114729889 (ipc=83.8) sim_rate=92152 (inst/sec) elapsed = 0:0:20:45 / Thu Apr 12 16:53:39 2018
GPGPU-Sim uArch: cycles simulated: 1370000  inst.: 114802683 (ipc=83.8) sim_rate=92136 (inst/sec) elapsed = 0:0:20:46 / Thu Apr 12 16:53:40 2018
GPGPU-Sim PTX: 116200000 instructions simulated : ctaid=(2,0,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 1371000  inst.: 114887790 (ipc=83.8) sim_rate=92131 (inst/sec) elapsed = 0:0:20:47 / Thu Apr 12 16:53:41 2018
GPGPU-Sim PTX: 116300000 instructions simulated : ctaid=(6,4,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 1372500  inst.: 115008940 (ipc=83.8) sim_rate=92154 (inst/sec) elapsed = 0:0:20:48 / Thu Apr 12 16:53:42 2018
GPGPU-Sim PTX: 116400000 instructions simulated : ctaid=(5,6,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 1373500  inst.: 115091392 (ipc=83.8) sim_rate=92146 (inst/sec) elapsed = 0:0:20:49 / Thu Apr 12 16:53:43 2018
GPGPU-Sim PTX: 116500000 instructions simulated : ctaid=(5,2,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 1374500  inst.: 115178991 (ipc=83.8) sim_rate=92143 (inst/sec) elapsed = 0:0:20:50 / Thu Apr 12 16:53:44 2018
GPGPU-Sim PTX: 116600000 instructions simulated : ctaid=(0,6,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1376000  inst.: 115287652 (ipc=83.8) sim_rate=92156 (inst/sec) elapsed = 0:0:20:51 / Thu Apr 12 16:53:45 2018
GPGPU-Sim PTX: 116700000 instructions simulated : ctaid=(4,0,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 1377000  inst.: 115370833 (ipc=83.8) sim_rate=92149 (inst/sec) elapsed = 0:0:20:52 / Thu Apr 12 16:53:46 2018
GPGPU-Sim PTX: 116800000 instructions simulated : ctaid=(2,5,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 1378000  inst.: 115450611 (ipc=83.8) sim_rate=92139 (inst/sec) elapsed = 0:0:20:53 / Thu Apr 12 16:53:47 2018
GPGPU-Sim PTX: 116900000 instructions simulated : ctaid=(6,1,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 1379500  inst.: 115562145 (ipc=83.8) sim_rate=92154 (inst/sec) elapsed = 0:0:20:54 / Thu Apr 12 16:53:48 2018
GPGPU-Sim PTX: 117000000 instructions simulated : ctaid=(0,0,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 1380500  inst.: 115650393 (ipc=83.8) sim_rate=92151 (inst/sec) elapsed = 0:0:20:55 / Thu Apr 12 16:53:49 2018
GPGPU-Sim PTX: 117100000 instructions simulated : ctaid=(0,5,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 1382000  inst.: 115768668 (ipc=83.8) sim_rate=92172 (inst/sec) elapsed = 0:0:20:56 / Thu Apr 12 16:53:50 2018
GPGPU-Sim PTX: 117200000 instructions simulated : ctaid=(2,1,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 1383000  inst.: 115839363 (ipc=83.8) sim_rate=92155 (inst/sec) elapsed = 0:0:20:57 / Thu Apr 12 16:53:51 2018
GPGPU-Sim PTX: 117300000 instructions simulated : ctaid=(3,3,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 1384500  inst.: 115965618 (ipc=83.8) sim_rate=92182 (inst/sec) elapsed = 0:0:20:58 / Thu Apr 12 16:53:52 2018
GPGPU-Sim PTX: 117400000 instructions simulated : ctaid=(3,0,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 1385500  inst.: 116043946 (ipc=83.8) sim_rate=92171 (inst/sec) elapsed = 0:0:20:59 / Thu Apr 12 16:53:53 2018
GPGPU-Sim PTX: 117500000 instructions simulated : ctaid=(2,0,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 1386500  inst.: 116124718 (ipc=83.8) sim_rate=92162 (inst/sec) elapsed = 0:0:21:00 / Thu Apr 12 16:53:54 2018
GPGPU-Sim PTX: 117600000 instructions simulated : ctaid=(4,6,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 1388000  inst.: 116235434 (ipc=83.7) sim_rate=92177 (inst/sec) elapsed = 0:0:21:01 / Thu Apr 12 16:53:55 2018
GPGPU-Sim PTX: 117700000 instructions simulated : ctaid=(1,0,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 1389000  inst.: 116316141 (ipc=83.7) sim_rate=92168 (inst/sec) elapsed = 0:0:21:02 / Thu Apr 12 16:53:56 2018
GPGPU-Sim PTX: 117800000 instructions simulated : ctaid=(6,1,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 1390500  inst.: 116427251 (ipc=83.7) sim_rate=92183 (inst/sec) elapsed = 0:0:21:03 / Thu Apr 12 16:53:57 2018
GPGPU-Sim PTX: 117900000 instructions simulated : ctaid=(5,4,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1392000  inst.: 116553897 (ipc=83.7) sim_rate=92210 (inst/sec) elapsed = 0:0:21:04 / Thu Apr 12 16:53:58 2018
GPGPU-Sim PTX: 118000000 instructions simulated : ctaid=(0,3,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1393000  inst.: 116640230 (ipc=83.7) sim_rate=92205 (inst/sec) elapsed = 0:0:21:05 / Thu Apr 12 16:53:59 2018
GPGPU-Sim PTX: 118100000 instructions simulated : ctaid=(0,0,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 1394500  inst.: 116755141 (ipc=83.7) sim_rate=92223 (inst/sec) elapsed = 0:0:21:06 / Thu Apr 12 16:54:00 2018
GPGPU-Sim PTX: 118200000 instructions simulated : ctaid=(8,2,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1395500  inst.: 116837746 (ipc=83.7) sim_rate=92216 (inst/sec) elapsed = 0:0:21:07 / Thu Apr 12 16:54:01 2018
GPGPU-Sim PTX: 118300000 instructions simulated : ctaid=(5,2,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1396500  inst.: 116915719 (ipc=83.7) sim_rate=92204 (inst/sec) elapsed = 0:0:21:08 / Thu Apr 12 16:54:02 2018
GPGPU-Sim PTX: 118400000 instructions simulated : ctaid=(5,6,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 1398000  inst.: 117040491 (ipc=83.7) sim_rate=92230 (inst/sec) elapsed = 0:0:21:09 / Thu Apr 12 16:54:03 2018
GPGPU-Sim PTX: 118500000 instructions simulated : ctaid=(0,4,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 1399000  inst.: 117125837 (ipc=83.7) sim_rate=92225 (inst/sec) elapsed = 0:0:21:10 / Thu Apr 12 16:54:04 2018
GPGPU-Sim PTX: 118600000 instructions simulated : ctaid=(5,6,0) tid=(3,3,0)
GPGPU-Sim PTX: 118700000 instructions simulated : ctaid=(2,5,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 1400500  inst.: 117262534 (ipc=83.7) sim_rate=92260 (inst/sec) elapsed = 0:0:21:11 / Thu Apr 12 16:54:05 2018
GPGPU-Sim uArch: cycles simulated: 1401500  inst.: 117345787 (ipc=83.7) sim_rate=92252 (inst/sec) elapsed = 0:0:21:12 / Thu Apr 12 16:54:06 2018
GPGPU-Sim PTX: 118800000 instructions simulated : ctaid=(4,5,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1402500  inst.: 117428175 (ipc=83.7) sim_rate=92245 (inst/sec) elapsed = 0:0:21:13 / Thu Apr 12 16:54:07 2018
GPGPU-Sim PTX: 118900000 instructions simulated : ctaid=(0,5,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 1404000  inst.: 117551529 (ipc=83.7) sim_rate=92269 (inst/sec) elapsed = 0:0:21:14 / Thu Apr 12 16:54:08 2018
GPGPU-Sim PTX: 119000000 instructions simulated : ctaid=(6,6,0) tid=(0,3,0)
GPGPU-Sim PTX: 119100000 instructions simulated : ctaid=(0,2,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 1405500  inst.: 117673756 (ipc=83.7) sim_rate=92293 (inst/sec) elapsed = 0:0:21:15 / Thu Apr 12 16:54:09 2018
GPGPU-Sim PTX: 119200000 instructions simulated : ctaid=(0,1,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 1406500  inst.: 117753827 (ipc=83.7) sim_rate=92283 (inst/sec) elapsed = 0:0:21:16 / Thu Apr 12 16:54:10 2018
GPGPU-Sim PTX: 119300000 instructions simulated : ctaid=(5,2,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 1408000  inst.: 117875807 (ipc=83.7) sim_rate=92306 (inst/sec) elapsed = 0:0:21:17 / Thu Apr 12 16:54:11 2018
GPGPU-Sim PTX: 119400000 instructions simulated : ctaid=(6,3,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 1409000  inst.: 117959201 (ipc=83.7) sim_rate=92299 (inst/sec) elapsed = 0:0:21:18 / Thu Apr 12 16:54:12 2018
GPGPU-Sim PTX: 119500000 instructions simulated : ctaid=(2,4,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 1410000  inst.: 118043464 (ipc=83.7) sim_rate=92293 (inst/sec) elapsed = 0:0:21:19 / Thu Apr 12 16:54:13 2018
GPGPU-Sim PTX: 119600000 instructions simulated : ctaid=(7,7,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 1411500  inst.: 118178186 (ipc=83.7) sim_rate=92326 (inst/sec) elapsed = 0:0:21:20 / Thu Apr 12 16:54:14 2018
GPGPU-Sim PTX: 119700000 instructions simulated : ctaid=(6,1,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 1412500  inst.: 118259519 (ipc=83.7) sim_rate=92318 (inst/sec) elapsed = 0:0:21:21 / Thu Apr 12 16:54:15 2018
GPGPU-Sim PTX: 119800000 instructions simulated : ctaid=(0,6,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 1414000  inst.: 118378826 (ipc=83.7) sim_rate=92339 (inst/sec) elapsed = 0:0:21:22 / Thu Apr 12 16:54:16 2018
GPGPU-Sim PTX: 119900000 instructions simulated : ctaid=(0,4,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1415000  inst.: 118452106 (ipc=83.7) sim_rate=92324 (inst/sec) elapsed = 0:0:21:23 / Thu Apr 12 16:54:17 2018
GPGPU-Sim uArch: cycles simulated: 1416000  inst.: 118526074 (ipc=83.7) sim_rate=92310 (inst/sec) elapsed = 0:0:21:24 / Thu Apr 12 16:54:18 2018
GPGPU-Sim PTX: 120000000 instructions simulated : ctaid=(0,4,0) tid=(1,2,0)
GPGPU-Sim PTX: 120100000 instructions simulated : ctaid=(2,5,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 1417500  inst.: 118654766 (ipc=83.7) sim_rate=92338 (inst/sec) elapsed = 0:0:21:25 / Thu Apr 12 16:54:19 2018
GPGPU-Sim PTX: 120200000 instructions simulated : ctaid=(0,1,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 1418500  inst.: 118736254 (ipc=83.7) sim_rate=92329 (inst/sec) elapsed = 0:0:21:26 / Thu Apr 12 16:54:20 2018
GPGPU-Sim PTX: 120300000 instructions simulated : ctaid=(1,0,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 1420000  inst.: 118846141 (ipc=83.7) sim_rate=92343 (inst/sec) elapsed = 0:0:21:27 / Thu Apr 12 16:54:21 2018
GPGPU-Sim uArch: cycles simulated: 1421000  inst.: 118921295 (ipc=83.7) sim_rate=92330 (inst/sec) elapsed = 0:0:21:28 / Thu Apr 12 16:54:22 2018
GPGPU-Sim PTX: 120400000 instructions simulated : ctaid=(3,7,0) tid=(2,1,0)
GPGPU-Sim PTX: 120500000 instructions simulated : ctaid=(7,0,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 1422500  inst.: 119030202 (ipc=83.7) sim_rate=92343 (inst/sec) elapsed = 0:0:21:29 / Thu Apr 12 16:54:23 2018
GPGPU-Sim uArch: cycles simulated: 1423500  inst.: 119117119 (ipc=83.7) sim_rate=92338 (inst/sec) elapsed = 0:0:21:30 / Thu Apr 12 16:54:24 2018
GPGPU-Sim PTX: 120600000 instructions simulated : ctaid=(7,3,0) tid=(5,1,0)
GPGPU-Sim PTX: 120700000 instructions simulated : ctaid=(5,6,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 1425000  inst.: 119250435 (ipc=83.7) sim_rate=92370 (inst/sec) elapsed = 0:0:21:31 / Thu Apr 12 16:54:25 2018
GPGPU-Sim PTX: 120800000 instructions simulated : ctaid=(5,5,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 1426000  inst.: 119337040 (ipc=83.7) sim_rate=92366 (inst/sec) elapsed = 0:0:21:32 / Thu Apr 12 16:54:26 2018
GPGPU-Sim PTX: 120900000 instructions simulated : ctaid=(1,1,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 1427500  inst.: 119463812 (ipc=83.7) sim_rate=92392 (inst/sec) elapsed = 0:0:21:33 / Thu Apr 12 16:54:27 2018
GPGPU-Sim PTX: 121000000 instructions simulated : ctaid=(8,3,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 1428500  inst.: 119550414 (ipc=83.7) sim_rate=92388 (inst/sec) elapsed = 0:0:21:34 / Thu Apr 12 16:54:28 2018
GPGPU-Sim PTX: 121100000 instructions simulated : ctaid=(5,5,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 1430000  inst.: 119671046 (ipc=83.7) sim_rate=92410 (inst/sec) elapsed = 0:0:21:35 / Thu Apr 12 16:54:29 2018
GPGPU-Sim PTX: 121200000 instructions simulated : ctaid=(3,2,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 1431000  inst.: 119751330 (ipc=83.7) sim_rate=92400 (inst/sec) elapsed = 0:0:21:36 / Thu Apr 12 16:54:30 2018
GPGPU-Sim PTX: 121300000 instructions simulated : ctaid=(5,5,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 1432500  inst.: 119885477 (ipc=83.7) sim_rate=92432 (inst/sec) elapsed = 0:0:21:37 / Thu Apr 12 16:54:31 2018
GPGPU-Sim PTX: 121400000 instructions simulated : ctaid=(3,6,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 1434000  inst.: 119994194 (ipc=83.7) sim_rate=92445 (inst/sec) elapsed = 0:0:21:38 / Thu Apr 12 16:54:32 2018
GPGPU-Sim PTX: 121500000 instructions simulated : ctaid=(6,5,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 1435000  inst.: 120074219 (ipc=83.7) sim_rate=92435 (inst/sec) elapsed = 0:0:21:39 / Thu Apr 12 16:54:33 2018
GPGPU-Sim PTX: 121600000 instructions simulated : ctaid=(1,6,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 1436500  inst.: 120193012 (ipc=83.7) sim_rate=92456 (inst/sec) elapsed = 0:0:21:40 / Thu Apr 12 16:54:34 2018
GPGPU-Sim PTX: 121700000 instructions simulated : ctaid=(1,4,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 1437500  inst.: 120272843 (ipc=83.7) sim_rate=92446 (inst/sec) elapsed = 0:0:21:41 / Thu Apr 12 16:54:35 2018
GPGPU-Sim PTX: 121800000 instructions simulated : ctaid=(0,3,0) tid=(6,3,0)
GPGPU-Sim PTX: 121900000 instructions simulated : ctaid=(4,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 1439000  inst.: 120394917 (ipc=83.7) sim_rate=92469 (inst/sec) elapsed = 0:0:21:42 / Thu Apr 12 16:54:36 2018
GPGPU-Sim PTX: 122000000 instructions simulated : ctaid=(8,3,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 1440500  inst.: 120521877 (ipc=83.7) sim_rate=92495 (inst/sec) elapsed = 0:0:21:43 / Thu Apr 12 16:54:37 2018
GPGPU-Sim PTX: 122100000 instructions simulated : ctaid=(2,0,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 1441500  inst.: 120609250 (ipc=83.7) sim_rate=92491 (inst/sec) elapsed = 0:0:21:44 / Thu Apr 12 16:54:38 2018
GPGPU-Sim PTX: 122200000 instructions simulated : ctaid=(3,5,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 1442500  inst.: 120689905 (ipc=83.7) sim_rate=92482 (inst/sec) elapsed = 0:0:21:45 / Thu Apr 12 16:54:39 2018
GPGPU-Sim PTX: 122300000 instructions simulated : ctaid=(0,6,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 1444000  inst.: 120812100 (ipc=83.7) sim_rate=92505 (inst/sec) elapsed = 0:0:21:46 / Thu Apr 12 16:54:40 2018
GPGPU-Sim PTX: 122400000 instructions simulated : ctaid=(6,3,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1445000  inst.: 120894726 (ipc=83.7) sim_rate=92497 (inst/sec) elapsed = 0:0:21:47 / Thu Apr 12 16:54:41 2018
GPGPU-Sim PTX: 122500000 instructions simulated : ctaid=(7,5,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 1446500  inst.: 121020277 (ipc=83.7) sim_rate=92523 (inst/sec) elapsed = 0:0:21:48 / Thu Apr 12 16:54:42 2018
GPGPU-Sim PTX: 122600000 instructions simulated : ctaid=(0,1,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 1447500  inst.: 121096725 (ipc=83.7) sim_rate=92510 (inst/sec) elapsed = 0:0:21:49 / Thu Apr 12 16:54:43 2018
GPGPU-Sim PTX: 122700000 instructions simulated : ctaid=(0,3,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 1449000  inst.: 121210768 (ipc=83.7) sim_rate=92527 (inst/sec) elapsed = 0:0:21:50 / Thu Apr 12 16:54:44 2018
GPGPU-Sim PTX: 122800000 instructions simulated : ctaid=(1,1,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 1450000  inst.: 121293651 (ipc=83.7) sim_rate=92519 (inst/sec) elapsed = 0:0:21:51 / Thu Apr 12 16:54:45 2018
GPGPU-Sim PTX: 122900000 instructions simulated : ctaid=(5,5,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 1451500  inst.: 121411022 (ipc=83.6) sim_rate=92538 (inst/sec) elapsed = 0:0:21:52 / Thu Apr 12 16:54:46 2018
GPGPU-Sim PTX: 123000000 instructions simulated : ctaid=(0,0,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 1452500  inst.: 121497764 (ipc=83.6) sim_rate=92534 (inst/sec) elapsed = 0:0:21:53 / Thu Apr 12 16:54:47 2018
GPGPU-Sim PTX: 123100000 instructions simulated : ctaid=(2,1,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 1454000  inst.: 121624813 (ipc=83.6) sim_rate=92560 (inst/sec) elapsed = 0:0:21:54 / Thu Apr 12 16:54:48 2018
GPGPU-Sim PTX: 123200000 instructions simulated : ctaid=(4,4,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 1455000  inst.: 121708567 (ipc=83.6) sim_rate=92554 (inst/sec) elapsed = 0:0:21:55 / Thu Apr 12 16:54:49 2018
GPGPU-Sim PTX: 123300000 instructions simulated : ctaid=(0,2,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 1456000  inst.: 121791116 (ipc=83.6) sim_rate=92546 (inst/sec) elapsed = 0:0:21:56 / Thu Apr 12 16:54:50 2018
GPGPU-Sim PTX: 123400000 instructions simulated : ctaid=(1,0,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 1457500  inst.: 121924158 (ipc=83.7) sim_rate=92577 (inst/sec) elapsed = 0:0:21:57 / Thu Apr 12 16:54:51 2018
GPGPU-Sim PTX: 123500000 instructions simulated : ctaid=(0,1,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 1458500  inst.: 122013575 (ipc=83.7) sim_rate=92574 (inst/sec) elapsed = 0:0:21:58 / Thu Apr 12 16:54:52 2018
GPGPU-Sim PTX: 123600000 instructions simulated : ctaid=(1,6,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 1459500  inst.: 122092988 (ipc=83.7) sim_rate=92564 (inst/sec) elapsed = 0:0:21:59 / Thu Apr 12 16:54:53 2018
GPGPU-Sim PTX: 123700000 instructions simulated : ctaid=(7,2,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 1460500  inst.: 122182827 (ipc=83.7) sim_rate=92562 (inst/sec) elapsed = 0:0:22:00 / Thu Apr 12 16:54:54 2018
GPGPU-Sim PTX: 123800000 instructions simulated : ctaid=(2,6,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1462000  inst.: 122298040 (ipc=83.7) sim_rate=92579 (inst/sec) elapsed = 0:0:22:01 / Thu Apr 12 16:54:55 2018
GPGPU-Sim PTX: 123900000 instructions simulated : ctaid=(0,6,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1463500  inst.: 122409068 (ipc=83.6) sim_rate=92593 (inst/sec) elapsed = 0:0:22:02 / Thu Apr 12 16:54:56 2018
GPGPU-Sim PTX: 124000000 instructions simulated : ctaid=(7,3,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 1464500  inst.: 122498175 (ipc=83.6) sim_rate=92591 (inst/sec) elapsed = 0:0:22:03 / Thu Apr 12 16:54:57 2018
GPGPU-Sim PTX: 124100000 instructions simulated : ctaid=(5,0,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 1465500  inst.: 122580565 (ipc=83.6) sim_rate=92583 (inst/sec) elapsed = 0:0:22:04 / Thu Apr 12 16:54:58 2018
GPGPU-Sim PTX: 124200000 instructions simulated : ctaid=(2,0,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 1467000  inst.: 122703641 (ipc=83.6) sim_rate=92606 (inst/sec) elapsed = 0:0:22:05 / Thu Apr 12 16:54:59 2018
GPGPU-Sim PTX: 124300000 instructions simulated : ctaid=(6,2,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 1468000  inst.: 122788387 (ipc=83.6) sim_rate=92600 (inst/sec) elapsed = 0:0:22:06 / Thu Apr 12 16:55:00 2018
GPGPU-Sim PTX: 124400000 instructions simulated : ctaid=(8,3,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 1469000  inst.: 122873929 (ipc=83.6) sim_rate=92595 (inst/sec) elapsed = 0:0:22:07 / Thu Apr 12 16:55:01 2018
GPGPU-Sim PTX: 124500000 instructions simulated : ctaid=(4,1,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 1470500  inst.: 122993248 (ipc=83.6) sim_rate=92615 (inst/sec) elapsed = 0:0:22:08 / Thu Apr 12 16:55:02 2018
GPGPU-Sim PTX: 124600000 instructions simulated : ctaid=(3,5,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 1471500  inst.: 123080183 (ipc=83.6) sim_rate=92611 (inst/sec) elapsed = 0:0:22:09 / Thu Apr 12 16:55:03 2018
GPGPU-Sim PTX: 124700000 instructions simulated : ctaid=(0,1,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 1473000  inst.: 123207682 (ipc=83.6) sim_rate=92637 (inst/sec) elapsed = 0:0:22:10 / Thu Apr 12 16:55:04 2018
GPGPU-Sim PTX: 124800000 instructions simulated : ctaid=(5,0,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1474000  inst.: 123283818 (ipc=83.6) sim_rate=92624 (inst/sec) elapsed = 0:0:22:11 / Thu Apr 12 16:55:05 2018
GPGPU-Sim PTX: 124900000 instructions simulated : ctaid=(3,4,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1475000  inst.: 123368149 (ipc=83.6) sim_rate=92618 (inst/sec) elapsed = 0:0:22:12 / Thu Apr 12 16:55:06 2018
GPGPU-Sim PTX: 125000000 instructions simulated : ctaid=(8,2,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 1476000  inst.: 123441249 (ipc=83.6) sim_rate=92604 (inst/sec) elapsed = 0:0:22:13 / Thu Apr 12 16:55:07 2018
GPGPU-Sim PTX: 125100000 instructions simulated : ctaid=(7,1,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 1477500  inst.: 123554395 (ipc=83.6) sim_rate=92619 (inst/sec) elapsed = 0:0:22:14 / Thu Apr 12 16:55:08 2018
GPGPU-Sim PTX: 125200000 instructions simulated : ctaid=(5,6,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 1479000  inst.: 123681126 (ipc=83.6) sim_rate=92645 (inst/sec) elapsed = 0:0:22:15 / Thu Apr 12 16:55:09 2018
GPGPU-Sim PTX: 125300000 instructions simulated : ctaid=(5,0,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 1480000  inst.: 123753620 (ipc=83.6) sim_rate=92629 (inst/sec) elapsed = 0:0:22:16 / Thu Apr 12 16:55:10 2018
GPGPU-Sim PTX: 125400000 instructions simulated : ctaid=(3,0,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 1481000  inst.: 123833961 (ipc=83.6) sim_rate=92620 (inst/sec) elapsed = 0:0:22:17 / Thu Apr 12 16:55:11 2018
GPGPU-Sim PTX: 125500000 instructions simulated : ctaid=(2,3,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 1482500  inst.: 123965499 (ipc=83.6) sim_rate=92649 (inst/sec) elapsed = 0:0:22:18 / Thu Apr 12 16:55:12 2018
GPGPU-Sim PTX: 125600000 instructions simulated : ctaid=(3,7,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1483500  inst.: 124058295 (ipc=83.6) sim_rate=92649 (inst/sec) elapsed = 0:0:22:19 / Thu Apr 12 16:55:13 2018
GPGPU-Sim PTX: 125700000 instructions simulated : ctaid=(7,5,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 1485000  inst.: 124185608 (ipc=83.6) sim_rate=92675 (inst/sec) elapsed = 0:0:22:20 / Thu Apr 12 16:55:14 2018
GPGPU-Sim PTX: 125800000 instructions simulated : ctaid=(5,3,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1486000  inst.: 124269991 (ipc=83.6) sim_rate=92669 (inst/sec) elapsed = 0:0:22:21 / Thu Apr 12 16:55:15 2018
GPGPU-Sim PTX: 125900000 instructions simulated : ctaid=(7,1,0) tid=(1,3,0)
GPGPU-Sim PTX: 126000000 instructions simulated : ctaid=(3,3,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 1487500  inst.: 124405467 (ipc=83.6) sim_rate=92701 (inst/sec) elapsed = 0:0:22:22 / Thu Apr 12 16:55:16 2018
GPGPU-Sim uArch: cycles simulated: 1488500  inst.: 124487786 (ipc=83.6) sim_rate=92693 (inst/sec) elapsed = 0:0:22:23 / Thu Apr 12 16:55:17 2018
GPGPU-Sim PTX: 126100000 instructions simulated : ctaid=(7,2,0) tid=(7,3,0)
GPGPU-Sim PTX: 126200000 instructions simulated : ctaid=(2,5,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 1490000  inst.: 124622320 (ipc=83.6) sim_rate=92724 (inst/sec) elapsed = 0:0:22:24 / Thu Apr 12 16:55:18 2018
GPGPU-Sim PTX: 126300000 instructions simulated : ctaid=(8,3,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 1491000  inst.: 124702670 (ipc=83.6) sim_rate=92715 (inst/sec) elapsed = 0:0:22:25 / Thu Apr 12 16:55:19 2018
GPGPU-Sim uArch: cycles simulated: 1492000  inst.: 124785060 (ipc=83.6) sim_rate=92708 (inst/sec) elapsed = 0:0:22:26 / Thu Apr 12 16:55:20 2018
GPGPU-Sim PTX: 126400000 instructions simulated : ctaid=(8,6,0) tid=(5,7,0)
GPGPU-Sim PTX: 126500000 instructions simulated : ctaid=(4,4,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 1493500  inst.: 124904843 (ipc=83.6) sim_rate=92728 (inst/sec) elapsed = 0:0:22:27 / Thu Apr 12 16:55:21 2018
GPGPU-Sim PTX: 126600000 instructions simulated : ctaid=(3,1,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 1494500  inst.: 124995454 (ipc=83.6) sim_rate=92726 (inst/sec) elapsed = 0:0:22:28 / Thu Apr 12 16:55:22 2018
GPGPU-Sim uArch: cycles simulated: 1495500  inst.: 125065898 (ipc=83.6) sim_rate=92710 (inst/sec) elapsed = 0:0:22:29 / Thu Apr 12 16:55:23 2018
GPGPU-Sim PTX: 126700000 instructions simulated : ctaid=(0,0,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 1496500  inst.: 125147063 (ipc=83.6) sim_rate=92701 (inst/sec) elapsed = 0:0:22:30 / Thu Apr 12 16:55:24 2018
GPGPU-Sim PTX: 126800000 instructions simulated : ctaid=(3,6,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 1498000  inst.: 125261638 (ipc=83.6) sim_rate=92717 (inst/sec) elapsed = 0:0:22:31 / Thu Apr 12 16:55:25 2018
GPGPU-Sim PTX: 126900000 instructions simulated : ctaid=(6,2,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 1498500  inst.: 125308643 (ipc=83.6) sim_rate=92683 (inst/sec) elapsed = 0:0:22:32 / Thu Apr 12 16:55:26 2018
GPGPU-Sim PTX: 127000000 instructions simulated : ctaid=(1,1,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 1500000  inst.: 125427496 (ipc=83.6) sim_rate=92703 (inst/sec) elapsed = 0:0:22:33 / Thu Apr 12 16:55:27 2018
GPGPU-Sim PTX: 127100000 instructions simulated : ctaid=(7,1,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1501000  inst.: 125515194 (ipc=83.6) sim_rate=92699 (inst/sec) elapsed = 0:0:22:34 / Thu Apr 12 16:55:28 2018
GPGPU-Sim PTX: 127200000 instructions simulated : ctaid=(3,3,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 1502000  inst.: 125600367 (ipc=83.6) sim_rate=92693 (inst/sec) elapsed = 0:0:22:35 / Thu Apr 12 16:55:29 2018
GPGPU-Sim PTX: 127300000 instructions simulated : ctaid=(0,5,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 1503500  inst.: 125737535 (ipc=83.6) sim_rate=92726 (inst/sec) elapsed = 0:0:22:36 / Thu Apr 12 16:55:30 2018
GPGPU-Sim PTX: 127400000 instructions simulated : ctaid=(3,3,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 1504500  inst.: 125827130 (ipc=83.6) sim_rate=92724 (inst/sec) elapsed = 0:0:22:37 / Thu Apr 12 16:55:31 2018
GPGPU-Sim PTX: 127500000 instructions simulated : ctaid=(6,1,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 1506000  inst.: 125943557 (ipc=83.6) sim_rate=92741 (inst/sec) elapsed = 0:0:22:38 / Thu Apr 12 16:55:32 2018
GPGPU-Sim PTX: 127600000 instructions simulated : ctaid=(6,4,0) tid=(4,6,0)
GPGPU-Sim PTX: 127700000 instructions simulated : ctaid=(4,4,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 1507500  inst.: 126070130 (ipc=83.6) sim_rate=92766 (inst/sec) elapsed = 0:0:22:39 / Thu Apr 12 16:55:33 2018
GPGPU-Sim uArch: cycles simulated: 1508500  inst.: 126151797 (ipc=83.6) sim_rate=92758 (inst/sec) elapsed = 0:0:22:40 / Thu Apr 12 16:55:34 2018
GPGPU-Sim PTX: 127800000 instructions simulated : ctaid=(4,3,0) tid=(4,7,0)
GPGPU-Sim PTX: 127900000 instructions simulated : ctaid=(6,2,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 1510000  inst.: 126279169 (ipc=83.6) sim_rate=92784 (inst/sec) elapsed = 0:0:22:41 / Thu Apr 12 16:55:35 2018
GPGPU-Sim uArch: cycles simulated: 1511000  inst.: 126353263 (ipc=83.6) sim_rate=92770 (inst/sec) elapsed = 0:0:22:42 / Thu Apr 12 16:55:36 2018
GPGPU-Sim PTX: 128000000 instructions simulated : ctaid=(6,4,0) tid=(0,3,0)
GPGPU-Sim PTX: 128100000 instructions simulated : ctaid=(3,6,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1512500  inst.: 126471394 (ipc=83.6) sim_rate=92788 (inst/sec) elapsed = 0:0:22:43 / Thu Apr 12 16:55:37 2018
GPGPU-Sim PTX: 128200000 instructions simulated : ctaid=(7,4,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 1514000  inst.: 126613053 (ipc=83.6) sim_rate=92824 (inst/sec) elapsed = 0:0:22:44 / Thu Apr 12 16:55:38 2018
GPGPU-Sim PTX: 128300000 instructions simulated : ctaid=(5,5,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1515000  inst.: 126693605 (ipc=83.6) sim_rate=92815 (inst/sec) elapsed = 0:0:22:45 / Thu Apr 12 16:55:39 2018
GPGPU-Sim PTX: 128400000 instructions simulated : ctaid=(1,0,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 1516500  inst.: 126821256 (ipc=83.6) sim_rate=92841 (inst/sec) elapsed = 0:0:22:46 / Thu Apr 12 16:55:40 2018
GPGPU-Sim PTX: 128500000 instructions simulated : ctaid=(2,5,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1517500  inst.: 126898860 (ipc=83.6) sim_rate=92830 (inst/sec) elapsed = 0:0:22:47 / Thu Apr 12 16:55:41 2018
GPGPU-Sim PTX: 128600000 instructions simulated : ctaid=(2,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1519000  inst.: 127023102 (ipc=83.6) sim_rate=92853 (inst/sec) elapsed = 0:0:22:48 / Thu Apr 12 16:55:42 2018
GPGPU-Sim PTX: 128700000 instructions simulated : ctaid=(6,3,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 1520000  inst.: 127108415 (ipc=83.6) sim_rate=92847 (inst/sec) elapsed = 0:0:22:49 / Thu Apr 12 16:55:43 2018
GPGPU-Sim PTX: 128800000 instructions simulated : ctaid=(4,2,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 1521500  inst.: 127229865 (ipc=83.6) sim_rate=92868 (inst/sec) elapsed = 0:0:22:50 / Thu Apr 12 16:55:44 2018
GPGPU-Sim PTX: 128900000 instructions simulated : ctaid=(0,1,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 1522500  inst.: 127311212 (ipc=83.6) sim_rate=92860 (inst/sec) elapsed = 0:0:22:51 / Thu Apr 12 16:55:45 2018
GPGPU-Sim PTX: 129000000 instructions simulated : ctaid=(7,6,0) tid=(5,2,0)
GPGPU-Sim PTX: 129100000 instructions simulated : ctaid=(1,5,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 1524000  inst.: 127438938 (ipc=83.6) sim_rate=92885 (inst/sec) elapsed = 0:0:22:52 / Thu Apr 12 16:55:46 2018
GPGPU-Sim uArch: cycles simulated: 1525000  inst.: 127521279 (ipc=83.6) sim_rate=92877 (inst/sec) elapsed = 0:0:22:53 / Thu Apr 12 16:55:47 2018
GPGPU-Sim PTX: 129200000 instructions simulated : ctaid=(2,2,0) tid=(4,4,0)
GPGPU-Sim PTX: 129300000 instructions simulated : ctaid=(6,0,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1526500  inst.: 127643028 (ipc=83.6) sim_rate=92898 (inst/sec) elapsed = 0:0:22:54 / Thu Apr 12 16:55:48 2018
GPGPU-Sim PTX: 129400000 instructions simulated : ctaid=(8,2,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 1527500  inst.: 127725264 (ipc=83.6) sim_rate=92891 (inst/sec) elapsed = 0:0:22:55 / Thu Apr 12 16:55:49 2018
GPGPU-Sim uArch: cycles simulated: 1528500  inst.: 127805294 (ipc=83.6) sim_rate=92881 (inst/sec) elapsed = 0:0:22:56 / Thu Apr 12 16:55:50 2018
GPGPU-Sim PTX: 129500000 instructions simulated : ctaid=(0,5,0) tid=(2,0,0)
GPGPU-Sim PTX: 129600000 instructions simulated : ctaid=(5,5,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1530000  inst.: 127936895 (ipc=83.6) sim_rate=92909 (inst/sec) elapsed = 0:0:22:57 / Thu Apr 12 16:55:51 2018
GPGPU-Sim uArch: cycles simulated: 1531000  inst.: 128009994 (ipc=83.6) sim_rate=92895 (inst/sec) elapsed = 0:0:22:58 / Thu Apr 12 16:55:52 2018
GPGPU-Sim PTX: 129700000 instructions simulated : ctaid=(3,0,0) tid=(4,1,0)
GPGPU-Sim PTX: 129800000 instructions simulated : ctaid=(4,4,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 1532500  inst.: 128145146 (ipc=83.6) sim_rate=92926 (inst/sec) elapsed = 0:0:22:59 / Thu Apr 12 16:55:53 2018
GPGPU-Sim PTX: 129900000 instructions simulated : ctaid=(6,1,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 1533500  inst.: 128222952 (ipc=83.6) sim_rate=92915 (inst/sec) elapsed = 0:0:23:00 / Thu Apr 12 16:55:54 2018
GPGPU-Sim PTX: 130000000 instructions simulated : ctaid=(2,5,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 1534500  inst.: 128318512 (ipc=83.6) sim_rate=92917 (inst/sec) elapsed = 0:0:23:01 / Thu Apr 12 16:55:55 2018
GPGPU-Sim PTX: 130100000 instructions simulated : ctaid=(7,0,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 1536000  inst.: 128430960 (ipc=83.6) sim_rate=92931 (inst/sec) elapsed = 0:0:23:02 / Thu Apr 12 16:55:56 2018
GPGPU-Sim PTX: 130200000 instructions simulated : ctaid=(2,0,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 1537000  inst.: 128524786 (ipc=83.6) sim_rate=92931 (inst/sec) elapsed = 0:0:23:03 / Thu Apr 12 16:55:57 2018
GPGPU-Sim PTX: 130300000 instructions simulated : ctaid=(5,1,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1538500  inst.: 128644913 (ipc=83.6) sim_rate=92951 (inst/sec) elapsed = 0:0:23:04 / Thu Apr 12 16:55:58 2018
GPGPU-Sim PTX: 130400000 instructions simulated : ctaid=(6,0,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 1540000  inst.: 128755556 (ipc=83.6) sim_rate=92964 (inst/sec) elapsed = 0:0:23:05 / Thu Apr 12 16:55:59 2018
GPGPU-Sim PTX: 130500000 instructions simulated : ctaid=(0,2,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1541000  inst.: 128844533 (ipc=83.6) sim_rate=92961 (inst/sec) elapsed = 0:0:23:06 / Thu Apr 12 16:56:00 2018
GPGPU-Sim PTX: 130600000 instructions simulated : ctaid=(8,0,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 1542000  inst.: 128932718 (ipc=83.6) sim_rate=92957 (inst/sec) elapsed = 0:0:23:07 / Thu Apr 12 16:56:01 2018
GPGPU-Sim PTX: 130700000 instructions simulated : ctaid=(7,3,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1543500  inst.: 129057463 (ipc=83.6) sim_rate=92980 (inst/sec) elapsed = 0:0:23:08 / Thu Apr 12 16:56:02 2018
GPGPU-Sim PTX: 130800000 instructions simulated : ctaid=(0,0,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 1544500  inst.: 129150264 (ipc=83.6) sim_rate=92980 (inst/sec) elapsed = 0:0:23:09 / Thu Apr 12 16:56:03 2018
GPGPU-Sim PTX: 130900000 instructions simulated : ctaid=(2,2,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 1546000  inst.: 129279713 (ipc=83.6) sim_rate=93006 (inst/sec) elapsed = 0:0:23:10 / Thu Apr 12 16:56:04 2018
GPGPU-Sim PTX: 131000000 instructions simulated : ctaid=(6,5,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 1547000  inst.: 129366564 (ipc=83.6) sim_rate=93002 (inst/sec) elapsed = 0:0:23:11 / Thu Apr 12 16:56:05 2018
GPGPU-Sim PTX: 131100000 instructions simulated : ctaid=(1,4,0) tid=(1,2,0)
GPGPU-Sim PTX: 131200000 instructions simulated : ctaid=(4,3,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 1548500  inst.: 129492543 (ipc=83.6) sim_rate=93026 (inst/sec) elapsed = 0:0:23:12 / Thu Apr 12 16:56:06 2018
GPGPU-Sim uArch: cycles simulated: 1549500  inst.: 129570002 (ipc=83.6) sim_rate=93015 (inst/sec) elapsed = 0:0:23:13 / Thu Apr 12 16:56:07 2018
GPGPU-Sim PTX: 131300000 instructions simulated : ctaid=(2,4,0) tid=(2,2,0)
GPGPU-Sim PTX: 131400000 instructions simulated : ctaid=(2,5,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 1551000  inst.: 129695296 (ipc=83.6) sim_rate=93038 (inst/sec) elapsed = 0:0:23:14 / Thu Apr 12 16:56:08 2018
GPGPU-Sim PTX: 131500000 instructions simulated : ctaid=(4,6,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 1552500  inst.: 129817295 (ipc=83.6) sim_rate=93058 (inst/sec) elapsed = 0:0:23:15 / Thu Apr 12 16:56:09 2018
GPGPU-Sim PTX: 131600000 instructions simulated : ctaid=(8,6,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 1553500  inst.: 129897707 (ipc=83.6) sim_rate=93049 (inst/sec) elapsed = 0:0:23:16 / Thu Apr 12 16:56:10 2018
GPGPU-Sim PTX: 131700000 instructions simulated : ctaid=(7,5,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 1555000  inst.: 130028239 (ipc=83.6) sim_rate=93076 (inst/sec) elapsed = 0:0:23:17 / Thu Apr 12 16:56:11 2018
GPGPU-Sim PTX: 131800000 instructions simulated : ctaid=(3,5,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 1556000  inst.: 130110587 (ipc=83.6) sim_rate=93069 (inst/sec) elapsed = 0:0:23:18 / Thu Apr 12 16:56:12 2018
GPGPU-Sim PTX: 131900000 instructions simulated : ctaid=(4,6,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 1557500  inst.: 130245409 (ipc=83.6) sim_rate=93098 (inst/sec) elapsed = 0:0:23:19 / Thu Apr 12 16:56:13 2018
GPGPU-Sim PTX: 132000000 instructions simulated : ctaid=(2,4,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 1558500  inst.: 130336725 (ipc=83.6) sim_rate=93097 (inst/sec) elapsed = 0:0:23:20 / Thu Apr 12 16:56:14 2018
GPGPU-Sim PTX: 132100000 instructions simulated : ctaid=(1,1,0) tid=(5,7,0)
GPGPU-Sim PTX: 132200000 instructions simulated : ctaid=(1,2,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1560000  inst.: 130463984 (ipc=83.6) sim_rate=93122 (inst/sec) elapsed = 0:0:23:21 / Thu Apr 12 16:56:15 2018
GPGPU-Sim uArch: cycles simulated: 1561000  inst.: 130544963 (ipc=83.6) sim_rate=93113 (inst/sec) elapsed = 0:0:23:22 / Thu Apr 12 16:56:16 2018
GPGPU-Sim PTX: 132300000 instructions simulated : ctaid=(5,4,0) tid=(2,4,0)
GPGPU-Sim PTX: 132400000 instructions simulated : ctaid=(3,2,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 1562500  inst.: 130667407 (ipc=83.6) sim_rate=93134 (inst/sec) elapsed = 0:0:23:23 / Thu Apr 12 16:56:17 2018
GPGPU-Sim PTX: 132500000 instructions simulated : ctaid=(5,6,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1563500  inst.: 130760082 (ipc=83.6) sim_rate=93133 (inst/sec) elapsed = 0:0:23:24 / Thu Apr 12 16:56:18 2018
GPGPU-Sim PTX: 132600000 instructions simulated : ctaid=(1,6,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 1564500  inst.: 130852578 (ipc=83.6) sim_rate=93133 (inst/sec) elapsed = 0:0:23:25 / Thu Apr 12 16:56:19 2018
GPGPU-Sim PTX: 132700000 instructions simulated : ctaid=(7,4,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 1566000  inst.: 130983691 (ipc=83.6) sim_rate=93160 (inst/sec) elapsed = 0:0:23:26 / Thu Apr 12 16:56:20 2018
GPGPU-Sim PTX: 132800000 instructions simulated : ctaid=(6,5,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1567000  inst.: 131072166 (ipc=83.6) sim_rate=93157 (inst/sec) elapsed = 0:0:23:27 / Thu Apr 12 16:56:21 2018
GPGPU-Sim PTX: 132900000 instructions simulated : ctaid=(6,4,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 1568000  inst.: 131170025 (ipc=83.7) sim_rate=93160 (inst/sec) elapsed = 0:0:23:28 / Thu Apr 12 16:56:22 2018
GPGPU-Sim PTX: 133000000 instructions simulated : ctaid=(6,1,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1569500  inst.: 131289875 (ipc=83.7) sim_rate=93179 (inst/sec) elapsed = 0:0:23:29 / Thu Apr 12 16:56:23 2018
GPGPU-Sim PTX: 133100000 instructions simulated : ctaid=(2,4,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 1570500  inst.: 131379189 (ipc=83.7) sim_rate=93176 (inst/sec) elapsed = 0:0:23:30 / Thu Apr 12 16:56:24 2018
GPGPU-Sim PTX: 133200000 instructions simulated : ctaid=(6,0,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 1571500  inst.: 131462859 (ipc=83.7) sim_rate=93169 (inst/sec) elapsed = 0:0:23:31 / Thu Apr 12 16:56:25 2018
GPGPU-Sim PTX: 133300000 instructions simulated : ctaid=(4,6,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 1573000  inst.: 131608969 (ipc=83.7) sim_rate=93207 (inst/sec) elapsed = 0:0:23:32 / Thu Apr 12 16:56:26 2018
GPGPU-Sim PTX: 133400000 instructions simulated : ctaid=(6,1,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 1574000  inst.: 131690399 (ipc=83.7) sim_rate=93199 (inst/sec) elapsed = 0:0:23:33 / Thu Apr 12 16:56:27 2018
GPGPU-Sim PTX: 133500000 instructions simulated : ctaid=(7,3,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 1575000  inst.: 131776191 (ipc=83.7) sim_rate=93193 (inst/sec) elapsed = 0:0:23:34 / Thu Apr 12 16:56:28 2018
GPGPU-Sim PTX: 133600000 instructions simulated : ctaid=(7,1,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 1576000  inst.: 131863176 (ipc=83.7) sim_rate=93189 (inst/sec) elapsed = 0:0:23:35 / Thu Apr 12 16:56:29 2018
GPGPU-Sim PTX: 133700000 instructions simulated : ctaid=(7,3,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 1577500  inst.: 131985295 (ipc=83.7) sim_rate=93209 (inst/sec) elapsed = 0:0:23:36 / Thu Apr 12 16:56:30 2018
GPGPU-Sim PTX: 133800000 instructions simulated : ctaid=(0,2,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 1578500  inst.: 132077755 (ipc=83.7) sim_rate=93209 (inst/sec) elapsed = 0:0:23:37 / Thu Apr 12 16:56:31 2018
GPGPU-Sim PTX: 133900000 instructions simulated : ctaid=(8,0,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 1579500  inst.: 132162438 (ipc=83.7) sim_rate=93203 (inst/sec) elapsed = 0:0:23:38 / Thu Apr 12 16:56:32 2018
GPGPU-Sim PTX: 134000000 instructions simulated : ctaid=(0,0,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 1581000  inst.: 132310799 (ipc=83.7) sim_rate=93242 (inst/sec) elapsed = 0:0:23:39 / Thu Apr 12 16:56:33 2018
GPGPU-Sim PTX: 134100000 instructions simulated : ctaid=(4,6,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 1582000  inst.: 132391792 (ipc=83.7) sim_rate=93233 (inst/sec) elapsed = 0:0:23:40 / Thu Apr 12 16:56:34 2018
GPGPU-Sim PTX: 134200000 instructions simulated : ctaid=(7,5,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 1583000  inst.: 132471819 (ipc=83.7) sim_rate=93224 (inst/sec) elapsed = 0:0:23:41 / Thu Apr 12 16:56:35 2018
GPGPU-Sim PTX: 134300000 instructions simulated : ctaid=(7,2,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 1584500  inst.: 132604953 (ipc=83.7) sim_rate=93252 (inst/sec) elapsed = 0:0:23:42 / Thu Apr 12 16:56:36 2018
GPGPU-Sim PTX: 134400000 instructions simulated : ctaid=(6,2,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 1585500  inst.: 132691549 (ipc=83.7) sim_rate=93247 (inst/sec) elapsed = 0:0:23:43 / Thu Apr 12 16:56:37 2018
GPGPU-Sim PTX: 134500000 instructions simulated : ctaid=(2,3,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 1586500  inst.: 132773167 (ipc=83.7) sim_rate=93239 (inst/sec) elapsed = 0:0:23:44 / Thu Apr 12 16:56:38 2018
GPGPU-Sim PTX: 134600000 instructions simulated : ctaid=(2,6,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 1587500  inst.: 132879117 (ipc=83.7) sim_rate=93248 (inst/sec) elapsed = 0:0:23:45 / Thu Apr 12 16:56:39 2018
GPGPU-Sim PTX: 134700000 instructions simulated : ctaid=(7,4,0) tid=(6,6,0)
GPGPU-Sim PTX: 134800000 instructions simulated : ctaid=(3,4,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 1589000  inst.: 133037455 (ipc=83.7) sim_rate=93294 (inst/sec) elapsed = 0:0:23:46 / Thu Apr 12 16:56:40 2018
GPGPU-Sim PTX: 134900000 instructions simulated : ctaid=(1,1,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 1590000  inst.: 133124605 (ipc=83.7) sim_rate=93289 (inst/sec) elapsed = 0:0:23:47 / Thu Apr 12 16:56:41 2018
GPGPU-Sim PTX: 135000000 instructions simulated : ctaid=(1,3,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 1591000  inst.: 133208032 (ipc=83.7) sim_rate=93282 (inst/sec) elapsed = 0:0:23:48 / Thu Apr 12 16:56:42 2018
GPGPU-Sim PTX: 135100000 instructions simulated : ctaid=(8,5,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1592500  inst.: 133336239 (ipc=83.7) sim_rate=93307 (inst/sec) elapsed = 0:0:23:49 / Thu Apr 12 16:56:43 2018
GPGPU-Sim PTX: 135200000 instructions simulated : ctaid=(3,5,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 1593500  inst.: 133410666 (ipc=83.7) sim_rate=93294 (inst/sec) elapsed = 0:0:23:50 / Thu Apr 12 16:56:44 2018
GPGPU-Sim PTX: 135300000 instructions simulated : ctaid=(0,3,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 1594500  inst.: 133521092 (ipc=83.7) sim_rate=93306 (inst/sec) elapsed = 0:0:23:51 / Thu Apr 12 16:56:45 2018
GPGPU-Sim PTX: 135400000 instructions simulated : ctaid=(4,0,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 1595500  inst.: 133608424 (ipc=83.7) sim_rate=93301 (inst/sec) elapsed = 0:0:23:52 / Thu Apr 12 16:56:46 2018
GPGPU-Sim PTX: 135500000 instructions simulated : ctaid=(7,6,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1597000  inst.: 133742014 (ipc=83.7) sim_rate=93330 (inst/sec) elapsed = 0:0:23:53 / Thu Apr 12 16:56:47 2018
GPGPU-Sim PTX: 135600000 instructions simulated : ctaid=(2,1,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 1598000  inst.: 133843738 (ipc=83.8) sim_rate=93335 (inst/sec) elapsed = 0:0:23:54 / Thu Apr 12 16:56:48 2018
GPGPU-Sim PTX: 135700000 instructions simulated : ctaid=(6,2,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 1599000  inst.: 133927567 (ipc=83.8) sim_rate=93329 (inst/sec) elapsed = 0:0:23:55 / Thu Apr 12 16:56:49 2018
GPGPU-Sim PTX: 135800000 instructions simulated : ctaid=(4,3,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 1600000  inst.: 134010161 (ipc=83.8) sim_rate=93321 (inst/sec) elapsed = 0:0:23:56 / Thu Apr 12 16:56:50 2018
GPGPU-Sim PTX: 135900000 instructions simulated : ctaid=(5,1,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 1601500  inst.: 134159546 (ipc=83.8) sim_rate=93360 (inst/sec) elapsed = 0:0:23:57 / Thu Apr 12 16:56:51 2018
GPGPU-Sim PTX: 136000000 instructions simulated : ctaid=(4,5,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1602000  inst.: 134211838 (ipc=83.8) sim_rate=93332 (inst/sec) elapsed = 0:0:23:58 / Thu Apr 12 16:56:52 2018
GPGPU-Sim PTX: 136100000 instructions simulated : ctaid=(4,6,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 1603000  inst.: 134299615 (ipc=83.8) sim_rate=93328 (inst/sec) elapsed = 0:0:23:59 / Thu Apr 12 16:56:53 2018
GPGPU-Sim PTX: 136200000 instructions simulated : ctaid=(5,5,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 1604500  inst.: 134433109 (ipc=83.8) sim_rate=93356 (inst/sec) elapsed = 0:0:24:00 / Thu Apr 12 16:56:54 2018
GPGPU-Sim PTX: 136300000 instructions simulated : ctaid=(7,3,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 1605500  inst.: 134515258 (ipc=83.8) sim_rate=93348 (inst/sec) elapsed = 0:0:24:01 / Thu Apr 12 16:56:55 2018
GPGPU-Sim PTX: 136400000 instructions simulated : ctaid=(8,6,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 1607000  inst.: 134657130 (ipc=83.8) sim_rate=93382 (inst/sec) elapsed = 0:0:24:02 / Thu Apr 12 16:56:56 2018
GPGPU-Sim PTX: 136500000 instructions simulated : ctaid=(1,3,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 1608000  inst.: 134751634 (ipc=83.8) sim_rate=93382 (inst/sec) elapsed = 0:0:24:03 / Thu Apr 12 16:56:57 2018
GPGPU-Sim PTX: 136600000 instructions simulated : ctaid=(3,7,0) tid=(0,1,0)
GPGPU-Sim PTX: 136700000 instructions simulated : ctaid=(6,3,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 1609500  inst.: 134888509 (ipc=83.8) sim_rate=93413 (inst/sec) elapsed = 0:0:24:04 / Thu Apr 12 16:56:58 2018
GPGPU-Sim PTX: 136800000 instructions simulated : ctaid=(0,2,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 1610500  inst.: 134965175 (ipc=83.8) sim_rate=93401 (inst/sec) elapsed = 0:0:24:05 / Thu Apr 12 16:56:59 2018
GPGPU-Sim PTX: 136900000 instructions simulated : ctaid=(4,0,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 1612000  inst.: 135092561 (ipc=83.8) sim_rate=93425 (inst/sec) elapsed = 0:0:24:06 / Thu Apr 12 16:57:00 2018
GPGPU-Sim PTX: 137000000 instructions simulated : ctaid=(6,3,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1613000  inst.: 135191001 (ipc=83.8) sim_rate=93428 (inst/sec) elapsed = 0:0:24:07 / Thu Apr 12 16:57:01 2018
GPGPU-Sim PTX: 137100000 instructions simulated : ctaid=(1,4,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1614000  inst.: 135288055 (ipc=83.8) sim_rate=93430 (inst/sec) elapsed = 0:0:24:08 / Thu Apr 12 16:57:02 2018
GPGPU-Sim PTX: 137200000 instructions simulated : ctaid=(3,4,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 1615000  inst.: 135379494 (ipc=83.8) sim_rate=93429 (inst/sec) elapsed = 0:0:24:09 / Thu Apr 12 16:57:03 2018
GPGPU-Sim PTX: 137300000 instructions simulated : ctaid=(4,1,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 1616500  inst.: 135518862 (ipc=83.8) sim_rate=93461 (inst/sec) elapsed = 0:0:24:10 / Thu Apr 12 16:57:04 2018
GPGPU-Sim PTX: 137400000 instructions simulated : ctaid=(8,4,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 1617500  inst.: 135611415 (ipc=83.8) sim_rate=93460 (inst/sec) elapsed = 0:0:24:11 / Thu Apr 12 16:57:05 2018
GPGPU-Sim PTX: 137500000 instructions simulated : ctaid=(5,6,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 1618500  inst.: 135701646 (ipc=83.8) sim_rate=93458 (inst/sec) elapsed = 0:0:24:12 / Thu Apr 12 16:57:06 2018
GPGPU-Sim PTX: 137600000 instructions simulated : ctaid=(5,2,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 1620000  inst.: 135832764 (ipc=83.8) sim_rate=93484 (inst/sec) elapsed = 0:0:24:13 / Thu Apr 12 16:57:07 2018
GPGPU-Sim PTX: 137700000 instructions simulated : ctaid=(3,5,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1621000  inst.: 135909514 (ipc=83.8) sim_rate=93472 (inst/sec) elapsed = 0:0:24:14 / Thu Apr 12 16:57:08 2018
GPGPU-Sim PTX: 137800000 instructions simulated : ctaid=(2,6,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 1622500  inst.: 136027281 (ipc=83.8) sim_rate=93489 (inst/sec) elapsed = 0:0:24:15 / Thu Apr 12 16:57:09 2018
GPGPU-Sim PTX: 137900000 instructions simulated : ctaid=(6,0,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 1623500  inst.: 136115923 (ipc=83.8) sim_rate=93486 (inst/sec) elapsed = 0:0:24:16 / Thu Apr 12 16:57:10 2018
GPGPU-Sim PTX: 138000000 instructions simulated : ctaid=(4,3,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 1624500  inst.: 136202207 (ipc=83.8) sim_rate=93481 (inst/sec) elapsed = 0:0:24:17 / Thu Apr 12 16:57:11 2018
GPGPU-Sim PTX: 138100000 instructions simulated : ctaid=(1,2,0) tid=(7,6,0)
GPGPU-Sim PTX: 138200000 instructions simulated : ctaid=(0,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1626000  inst.: 136335906 (ipc=83.8) sim_rate=93508 (inst/sec) elapsed = 0:0:24:18 / Thu Apr 12 16:57:12 2018
GPGPU-Sim PTX: 138300000 instructions simulated : ctaid=(3,5,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1627000  inst.: 136425452 (ipc=83.9) sim_rate=93506 (inst/sec) elapsed = 0:0:24:19 / Thu Apr 12 16:57:13 2018
GPGPU-Sim PTX: 138400000 instructions simulated : ctaid=(4,3,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 1628500  inst.: 136555212 (ipc=83.9) sim_rate=93530 (inst/sec) elapsed = 0:0:24:20 / Thu Apr 12 16:57:14 2018
GPGPU-Sim PTX: 138500000 instructions simulated : ctaid=(8,4,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 1629500  inst.: 136646171 (ipc=83.9) sim_rate=93529 (inst/sec) elapsed = 0:0:24:21 / Thu Apr 12 16:57:15 2018
GPGPU-Sim PTX: 138600000 instructions simulated : ctaid=(6,4,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 1631000  inst.: 136771951 (ipc=83.9) sim_rate=93551 (inst/sec) elapsed = 0:0:24:22 / Thu Apr 12 16:57:16 2018
GPGPU-Sim PTX: 138700000 instructions simulated : ctaid=(2,4,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 1632000  inst.: 136865242 (ipc=83.9) sim_rate=93551 (inst/sec) elapsed = 0:0:24:23 / Thu Apr 12 16:57:17 2018
GPGPU-Sim PTX: 138800000 instructions simulated : ctaid=(3,5,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 1633000  inst.: 136953897 (ipc=83.9) sim_rate=93547 (inst/sec) elapsed = 0:0:24:24 / Thu Apr 12 16:57:18 2018
GPGPU-Sim PTX: 138900000 instructions simulated : ctaid=(7,5,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 1634500  inst.: 137080134 (ipc=83.9) sim_rate=93570 (inst/sec) elapsed = 0:0:24:25 / Thu Apr 12 16:57:19 2018
GPGPU-Sim PTX: 139000000 instructions simulated : ctaid=(1,4,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 1635500  inst.: 137177265 (ipc=83.9) sim_rate=93572 (inst/sec) elapsed = 0:0:24:26 / Thu Apr 12 16:57:20 2018
GPGPU-Sim PTX: 139100000 instructions simulated : ctaid=(2,5,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 1637000  inst.: 137304335 (ipc=83.9) sim_rate=93595 (inst/sec) elapsed = 0:0:24:27 / Thu Apr 12 16:57:21 2018
GPGPU-Sim PTX: 139200000 instructions simulated : ctaid=(8,3,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 1638000  inst.: 137392998 (ipc=83.9) sim_rate=93591 (inst/sec) elapsed = 0:0:24:28 / Thu Apr 12 16:57:22 2018
GPGPU-Sim PTX: 139300000 instructions simulated : ctaid=(3,5,0) tid=(4,5,0)
GPGPU-Sim PTX: 139400000 instructions simulated : ctaid=(4,1,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 1639500  inst.: 137517685 (ipc=83.9) sim_rate=93613 (inst/sec) elapsed = 0:0:24:29 / Thu Apr 12 16:57:23 2018
GPGPU-Sim PTX: 139500000 instructions simulated : ctaid=(0,1,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 1640500  inst.: 137605206 (ipc=83.9) sim_rate=93608 (inst/sec) elapsed = 0:0:24:30 / Thu Apr 12 16:57:24 2018
GPGPU-Sim PTX: 139600000 instructions simulated : ctaid=(2,5,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 1641500  inst.: 137703975 (ipc=83.9) sim_rate=93612 (inst/sec) elapsed = 0:0:24:31 / Thu Apr 12 16:57:25 2018
GPGPU-Sim uArch: cycles simulated: 1642500  inst.: 137783910 (ipc=83.9) sim_rate=93603 (inst/sec) elapsed = 0:0:24:32 / Thu Apr 12 16:57:26 2018
GPGPU-Sim PTX: 139700000 instructions simulated : ctaid=(1,5,0) tid=(7,2,0)
GPGPU-Sim PTX: 139800000 instructions simulated : ctaid=(5,6,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 1644000  inst.: 137908552 (ipc=83.9) sim_rate=93624 (inst/sec) elapsed = 0:0:24:33 / Thu Apr 12 16:57:27 2018
GPGPU-Sim PTX: 139900000 instructions simulated : ctaid=(3,4,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1645000  inst.: 137998857 (ipc=83.9) sim_rate=93622 (inst/sec) elapsed = 0:0:24:34 / Thu Apr 12 16:57:28 2018
GPGPU-Sim PTX: 140000000 instructions simulated : ctaid=(1,4,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 1646500  inst.: 138141942 (ipc=83.9) sim_rate=93655 (inst/sec) elapsed = 0:0:24:35 / Thu Apr 12 16:57:29 2018
GPGPU-Sim PTX: 140100000 instructions simulated : ctaid=(5,3,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1647500  inst.: 138231592 (ipc=83.9) sim_rate=93652 (inst/sec) elapsed = 0:0:24:36 / Thu Apr 12 16:57:30 2018
GPGPU-Sim PTX: 140200000 instructions simulated : ctaid=(2,6,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1648500  inst.: 138312199 (ipc=83.9) sim_rate=93644 (inst/sec) elapsed = 0:0:24:37 / Thu Apr 12 16:57:31 2018
GPGPU-Sim PTX: 140300000 instructions simulated : ctaid=(3,6,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1649500  inst.: 138394493 (ipc=83.9) sim_rate=93636 (inst/sec) elapsed = 0:0:24:38 / Thu Apr 12 16:57:32 2018
GPGPU-Sim PTX: 140400000 instructions simulated : ctaid=(8,2,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 1650500  inst.: 138482569 (ipc=83.9) sim_rate=93632 (inst/sec) elapsed = 0:0:24:39 / Thu Apr 12 16:57:33 2018
GPGPU-Sim PTX: 140500000 instructions simulated : ctaid=(3,5,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1651500  inst.: 138582945 (ipc=83.9) sim_rate=93637 (inst/sec) elapsed = 0:0:24:40 / Thu Apr 12 16:57:34 2018
GPGPU-Sim uArch: cycles simulated: 1652500  inst.: 138674124 (ipc=83.9) sim_rate=93635 (inst/sec) elapsed = 0:0:24:41 / Thu Apr 12 16:57:35 2018
GPGPU-Sim PTX: 140600000 instructions simulated : ctaid=(7,1,0) tid=(0,5,0)
GPGPU-Sim PTX: 140700000 instructions simulated : ctaid=(0,1,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 1654000  inst.: 138800895 (ipc=83.9) sim_rate=93657 (inst/sec) elapsed = 0:0:24:42 / Thu Apr 12 16:57:36 2018
GPGPU-Sim PTX: 140800000 instructions simulated : ctaid=(7,0,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 1655000  inst.: 138888589 (ipc=83.9) sim_rate=93653 (inst/sec) elapsed = 0:0:24:43 / Thu Apr 12 16:57:37 2018
GPGPU-Sim uArch: cycles simulated: 1656000  inst.: 138968448 (ipc=83.9) sim_rate=93644 (inst/sec) elapsed = 0:0:24:44 / Thu Apr 12 16:57:38 2018
GPGPU-Sim PTX: 140900000 instructions simulated : ctaid=(6,6,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1657000  inst.: 139051451 (ipc=83.9) sim_rate=93637 (inst/sec) elapsed = 0:0:24:45 / Thu Apr 12 16:57:39 2018
GPGPU-Sim PTX: 141000000 instructions simulated : ctaid=(1,5,0) tid=(1,2,0)
GPGPU-Sim PTX: 141100000 instructions simulated : ctaid=(5,4,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1658500  inst.: 139169341 (ipc=83.9) sim_rate=93653 (inst/sec) elapsed = 0:0:24:46 / Thu Apr 12 16:57:40 2018
GPGPU-Sim uArch: cycles simulated: 1659500  inst.: 139254930 (ipc=83.9) sim_rate=93648 (inst/sec) elapsed = 0:0:24:47 / Thu Apr 12 16:57:41 2018
GPGPU-Sim PTX: 141200000 instructions simulated : ctaid=(7,0,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 1660500  inst.: 139331285 (ipc=83.9) sim_rate=93636 (inst/sec) elapsed = 0:0:24:48 / Thu Apr 12 16:57:42 2018
GPGPU-Sim PTX: 141300000 instructions simulated : ctaid=(2,6,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 1661500  inst.: 139427099 (ipc=83.9) sim_rate=93638 (inst/sec) elapsed = 0:0:24:49 / Thu Apr 12 16:57:43 2018
GPGPU-Sim PTX: 141400000 instructions simulated : ctaid=(7,2,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 1662500  inst.: 139513563 (ipc=83.9) sim_rate=93633 (inst/sec) elapsed = 0:0:24:50 / Thu Apr 12 16:57:44 2018
GPGPU-Sim PTX: 141500000 instructions simulated : ctaid=(5,2,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 1664000  inst.: 139650509 (ipc=83.9) sim_rate=93662 (inst/sec) elapsed = 0:0:24:51 / Thu Apr 12 16:57:45 2018
GPGPU-Sim PTX: 141600000 instructions simulated : ctaid=(7,0,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 1665000  inst.: 139730825 (ipc=83.9) sim_rate=93653 (inst/sec) elapsed = 0:0:24:52 / Thu Apr 12 16:57:46 2018
GPGPU-Sim PTX: 141700000 instructions simulated : ctaid=(8,4,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 1666000  inst.: 139824415 (ipc=83.9) sim_rate=93653 (inst/sec) elapsed = 0:0:24:53 / Thu Apr 12 16:57:47 2018
GPGPU-Sim PTX: 141800000 instructions simulated : ctaid=(0,0,0) tid=(6,6,0)
GPGPU-Sim PTX: 141900000 instructions simulated : ctaid=(7,2,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1667500  inst.: 139960035 (ipc=83.9) sim_rate=93681 (inst/sec) elapsed = 0:0:24:54 / Thu Apr 12 16:57:48 2018
GPGPU-Sim uArch: cycles simulated: 1668500  inst.: 140042587 (ipc=83.9) sim_rate=93673 (inst/sec) elapsed = 0:0:24:55 / Thu Apr 12 16:57:49 2018
GPGPU-Sim PTX: 142000000 instructions simulated : ctaid=(0,2,0) tid=(1,0,0)
GPGPU-Sim PTX: 142100000 instructions simulated : ctaid=(7,0,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 1670000  inst.: 140175763 (ipc=83.9) sim_rate=93700 (inst/sec) elapsed = 0:0:24:56 / Thu Apr 12 16:57:50 2018
GPGPU-Sim PTX: 142200000 instructions simulated : ctaid=(6,6,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1671000  inst.: 140259937 (ipc=83.9) sim_rate=93694 (inst/sec) elapsed = 0:0:24:57 / Thu Apr 12 16:57:51 2018
GPGPU-Sim PTX: 142300000 instructions simulated : ctaid=(8,4,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 1672000  inst.: 140348583 (ipc=83.9) sim_rate=93690 (inst/sec) elapsed = 0:0:24:58 / Thu Apr 12 16:57:52 2018
GPGPU-Sim PTX: 142400000 instructions simulated : ctaid=(7,3,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 1673000  inst.: 140444015 (ipc=83.9) sim_rate=93691 (inst/sec) elapsed = 0:0:24:59 / Thu Apr 12 16:57:53 2018
GPGPU-Sim uArch: cycles simulated: 1674000  inst.: 140527458 (ipc=83.9) sim_rate=93684 (inst/sec) elapsed = 0:0:25:00 / Thu Apr 12 16:57:54 2018
GPGPU-Sim PTX: 142500000 instructions simulated : ctaid=(5,4,0) tid=(0,0,0)
GPGPU-Sim PTX: 142600000 instructions simulated : ctaid=(5,0,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 1675500  inst.: 140663649 (ipc=84.0) sim_rate=93713 (inst/sec) elapsed = 0:0:25:01 / Thu Apr 12 16:57:55 2018
GPGPU-Sim PTX: 142700000 instructions simulated : ctaid=(3,1,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 1676500  inst.: 140749994 (ipc=84.0) sim_rate=93708 (inst/sec) elapsed = 0:0:25:02 / Thu Apr 12 16:57:56 2018
GPGPU-Sim PTX: 142800000 instructions simulated : ctaid=(3,0,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1678000  inst.: 140885538 (ipc=84.0) sim_rate=93736 (inst/sec) elapsed = 0:0:25:03 / Thu Apr 12 16:57:57 2018
GPGPU-Sim PTX: 142900000 instructions simulated : ctaid=(6,6,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 1679000  inst.: 140974416 (ipc=84.0) sim_rate=93732 (inst/sec) elapsed = 0:0:25:04 / Thu Apr 12 16:57:58 2018
GPGPU-Sim PTX: 143000000 instructions simulated : ctaid=(0,4,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 1680000  inst.: 141066861 (ipc=84.0) sim_rate=93732 (inst/sec) elapsed = 0:0:25:05 / Thu Apr 12 16:57:59 2018
GPGPU-Sim PTX: 143100000 instructions simulated : ctaid=(5,1,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1681000  inst.: 141153560 (ipc=84.0) sim_rate=93727 (inst/sec) elapsed = 0:0:25:06 / Thu Apr 12 16:58:00 2018
GPGPU-Sim PTX: 143200000 instructions simulated : ctaid=(0,6,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 1682500  inst.: 141284624 (ipc=84.0) sim_rate=93752 (inst/sec) elapsed = 0:0:25:07 / Thu Apr 12 16:58:01 2018
GPGPU-Sim PTX: 143300000 instructions simulated : ctaid=(0,0,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 1683500  inst.: 141376754 (ipc=84.0) sim_rate=93751 (inst/sec) elapsed = 0:0:25:08 / Thu Apr 12 16:58:02 2018
GPGPU-Sim PTX: 143400000 instructions simulated : ctaid=(8,2,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 1685000  inst.: 141511081 (ipc=84.0) sim_rate=93778 (inst/sec) elapsed = 0:0:25:09 / Thu Apr 12 16:58:03 2018
GPGPU-Sim PTX: 143500000 instructions simulated : ctaid=(8,6,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 1686000  inst.: 141589335 (ipc=84.0) sim_rate=93767 (inst/sec) elapsed = 0:0:25:10 / Thu Apr 12 16:58:04 2018
GPGPU-Sim PTX: 143600000 instructions simulated : ctaid=(0,0,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1687000  inst.: 141678823 (ipc=84.0) sim_rate=93764 (inst/sec) elapsed = 0:0:25:11 / Thu Apr 12 16:58:05 2018
GPGPU-Sim PTX: 143700000 instructions simulated : ctaid=(8,5,0) tid=(3,0,0)
GPGPU-Sim PTX: 143800000 instructions simulated : ctaid=(1,6,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 1688500  inst.: 141816601 (ipc=84.0) sim_rate=93794 (inst/sec) elapsed = 0:0:25:12 / Thu Apr 12 16:58:06 2018
GPGPU-Sim uArch: cycles simulated: 1689500  inst.: 141904565 (ipc=84.0) sim_rate=93790 (inst/sec) elapsed = 0:0:25:13 / Thu Apr 12 16:58:07 2018
GPGPU-Sim PTX: 143900000 instructions simulated : ctaid=(3,2,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 1690500  inst.: 141995602 (ipc=84.0) sim_rate=93788 (inst/sec) elapsed = 0:0:25:14 / Thu Apr 12 16:58:08 2018
GPGPU-Sim PTX: 144000000 instructions simulated : ctaid=(8,4,0) tid=(4,5,0)
GPGPU-Sim PTX: 144100000 instructions simulated : ctaid=(7,3,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 1692000  inst.: 142118730 (ipc=84.0) sim_rate=93807 (inst/sec) elapsed = 0:0:25:15 / Thu Apr 12 16:58:09 2018
GPGPU-Sim PTX: 144200000 instructions simulated : ctaid=(2,0,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1693000  inst.: 142212767 (ipc=84.0) sim_rate=93807 (inst/sec) elapsed = 0:0:25:16 / Thu Apr 12 16:58:10 2018
GPGPU-Sim uArch: cycles simulated: 1694000  inst.: 142298679 (ipc=84.0) sim_rate=93802 (inst/sec) elapsed = 0:0:25:17 / Thu Apr 12 16:58:11 2018
GPGPU-Sim PTX: 144300000 instructions simulated : ctaid=(0,1,0) tid=(7,0,0)
GPGPU-Sim PTX: 144400000 instructions simulated : ctaid=(7,2,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 1695500  inst.: 142418877 (ipc=84.0) sim_rate=93820 (inst/sec) elapsed = 0:0:25:18 / Thu Apr 12 16:58:12 2018
GPGPU-Sim PTX: 144500000 instructions simulated : ctaid=(3,6,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 1697000  inst.: 142558771 (ipc=84.0) sim_rate=93850 (inst/sec) elapsed = 0:0:25:19 / Thu Apr 12 16:58:13 2018
GPGPU-Sim PTX: 144600000 instructions simulated : ctaid=(2,4,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 1698500  inst.: 142693264 (ipc=84.0) sim_rate=93877 (inst/sec) elapsed = 0:0:25:20 / Thu Apr 12 16:58:14 2018
GPGPU-Sim PTX: 144700000 instructions simulated : ctaid=(0,1,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1699500  inst.: 142775209 (ipc=84.0) sim_rate=93869 (inst/sec) elapsed = 0:0:25:21 / Thu Apr 12 16:58:15 2018
GPGPU-Sim PTX: 144800000 instructions simulated : ctaid=(1,6,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 1700500  inst.: 142866788 (ipc=84.0) sim_rate=93867 (inst/sec) elapsed = 0:0:25:22 / Thu Apr 12 16:58:16 2018
GPGPU-Sim PTX: 144900000 instructions simulated : ctaid=(4,0,0) tid=(0,2,0)
GPGPU-Sim PTX: 145000000 instructions simulated : ctaid=(1,3,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1702000  inst.: 143002481 (ipc=84.0) sim_rate=93895 (inst/sec) elapsed = 0:0:25:23 / Thu Apr 12 16:58:17 2018
GPGPU-Sim PTX: 145100000 instructions simulated : ctaid=(7,0,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 1703000  inst.: 143104084 (ipc=84.0) sim_rate=93900 (inst/sec) elapsed = 0:0:25:24 / Thu Apr 12 16:58:18 2018
GPGPU-Sim PTX: 145200000 instructions simulated : ctaid=(2,6,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 1704000  inst.: 143197036 (ipc=84.0) sim_rate=93899 (inst/sec) elapsed = 0:0:25:25 / Thu Apr 12 16:58:19 2018
GPGPU-Sim PTX: 145300000 instructions simulated : ctaid=(4,4,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 1705500  inst.: 143328953 (ipc=84.0) sim_rate=93924 (inst/sec) elapsed = 0:0:25:26 / Thu Apr 12 16:58:20 2018
GPGPU-Sim PTX: 145400000 instructions simulated : ctaid=(0,5,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 1706500  inst.: 143417589 (ipc=84.0) sim_rate=93921 (inst/sec) elapsed = 0:0:25:27 / Thu Apr 12 16:58:21 2018
GPGPU-Sim PTX: 145500000 instructions simulated : ctaid=(5,5,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 1708000  inst.: 143551985 (ipc=84.0) sim_rate=93947 (inst/sec) elapsed = 0:0:25:28 / Thu Apr 12 16:58:22 2018
GPGPU-Sim PTX: 145600000 instructions simulated : ctaid=(1,3,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 1709000  inst.: 143638185 (ipc=84.0) sim_rate=93942 (inst/sec) elapsed = 0:0:25:29 / Thu Apr 12 16:58:23 2018
GPGPU-Sim PTX: 145700000 instructions simulated : ctaid=(2,2,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 1710500  inst.: 143769146 (ipc=84.1) sim_rate=93966 (inst/sec) elapsed = 0:0:25:30 / Thu Apr 12 16:58:24 2018
GPGPU-Sim PTX: 145800000 instructions simulated : ctaid=(8,0,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 1711500  inst.: 143856173 (ipc=84.1) sim_rate=93962 (inst/sec) elapsed = 0:0:25:31 / Thu Apr 12 16:58:25 2018
GPGPU-Sim PTX: 145900000 instructions simulated : ctaid=(6,3,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 1712500  inst.: 143945310 (ipc=84.1) sim_rate=93959 (inst/sec) elapsed = 0:0:25:32 / Thu Apr 12 16:58:26 2018
GPGPU-Sim PTX: 146000000 instructions simulated : ctaid=(6,3,0) tid=(5,6,0)
GPGPU-Sim PTX: 146100000 instructions simulated : ctaid=(3,1,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1714000  inst.: 144081890 (ipc=84.1) sim_rate=93986 (inst/sec) elapsed = 0:0:25:33 / Thu Apr 12 16:58:27 2018
GPGPU-Sim PTX: 146200000 instructions simulated : ctaid=(0,2,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1715000  inst.: 144170484 (ipc=84.1) sim_rate=93983 (inst/sec) elapsed = 0:0:25:34 / Thu Apr 12 16:58:28 2018
GPGPU-Sim uArch: cycles simulated: 1716000  inst.: 144252867 (ipc=84.1) sim_rate=93975 (inst/sec) elapsed = 0:0:25:35 / Thu Apr 12 16:58:29 2018
GPGPU-Sim PTX: 146300000 instructions simulated : ctaid=(2,4,0) tid=(6,6,0)
GPGPU-Sim PTX: 146400000 instructions simulated : ctaid=(5,2,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 1717500  inst.: 144388193 (ipc=84.1) sim_rate=94002 (inst/sec) elapsed = 0:0:25:36 / Thu Apr 12 16:58:30 2018
GPGPU-Sim PTX: 146500000 instructions simulated : ctaid=(1,4,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1718500  inst.: 144469342 (ipc=84.1) sim_rate=93994 (inst/sec) elapsed = 0:0:25:37 / Thu Apr 12 16:58:31 2018
GPGPU-Sim uArch: cycles simulated: 1719500  inst.: 144554726 (ipc=84.1) sim_rate=93988 (inst/sec) elapsed = 0:0:25:38 / Thu Apr 12 16:58:32 2018
GPGPU-Sim PTX: 146600000 instructions simulated : ctaid=(3,6,0) tid=(7,3,0)
GPGPU-Sim PTX: 146700000 instructions simulated : ctaid=(7,2,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 1721000  inst.: 144682634 (ipc=84.1) sim_rate=94010 (inst/sec) elapsed = 0:0:25:39 / Thu Apr 12 16:58:33 2018
GPGPU-Sim PTX: 146800000 instructions simulated : ctaid=(4,1,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1722000  inst.: 144770027 (ipc=84.1) sim_rate=94006 (inst/sec) elapsed = 0:0:25:40 / Thu Apr 12 16:58:34 2018
GPGPU-Sim PTX: 146900000 instructions simulated : ctaid=(4,2,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 1723000  inst.: 144867073 (ipc=84.1) sim_rate=94008 (inst/sec) elapsed = 0:0:25:41 / Thu Apr 12 16:58:35 2018
GPGPU-Sim PTX: 147000000 instructions simulated : ctaid=(5,2,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 1724500  inst.: 144998325 (ipc=84.1) sim_rate=94032 (inst/sec) elapsed = 0:0:25:42 / Thu Apr 12 16:58:36 2018
GPGPU-Sim PTX: 147100000 instructions simulated : ctaid=(1,3,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 1725500  inst.: 145079002 (ipc=84.1) sim_rate=94023 (inst/sec) elapsed = 0:0:25:43 / Thu Apr 12 16:58:37 2018
GPGPU-Sim PTX: 147200000 instructions simulated : ctaid=(4,5,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 1726500  inst.: 145168371 (ipc=84.1) sim_rate=94020 (inst/sec) elapsed = 0:0:25:44 / Thu Apr 12 16:58:38 2018
GPGPU-Sim PTX: 147300000 instructions simulated : ctaid=(4,0,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 1728000  inst.: 145287332 (ipc=84.1) sim_rate=94037 (inst/sec) elapsed = 0:0:25:45 / Thu Apr 12 16:58:39 2018
GPGPU-Sim PTX: 147400000 instructions simulated : ctaid=(6,0,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 1729000  inst.: 145381078 (ipc=84.1) sim_rate=94036 (inst/sec) elapsed = 0:0:25:46 / Thu Apr 12 16:58:40 2018
GPGPU-Sim PTX: 147500000 instructions simulated : ctaid=(2,6,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 1730000  inst.: 145465233 (ipc=84.1) sim_rate=94030 (inst/sec) elapsed = 0:0:25:47 / Thu Apr 12 16:58:41 2018
GPGPU-Sim PTX: 147600000 instructions simulated : ctaid=(6,3,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 1731500  inst.: 145590004 (ipc=84.1) sim_rate=94050 (inst/sec) elapsed = 0:0:25:48 / Thu Apr 12 16:58:42 2018
GPGPU-Sim PTX: 147700000 instructions simulated : ctaid=(3,5,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 1732500  inst.: 145677416 (ipc=84.1) sim_rate=94046 (inst/sec) elapsed = 0:0:25:49 / Thu Apr 12 16:58:43 2018
GPGPU-Sim PTX: 147800000 instructions simulated : ctaid=(6,4,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 1734000  inst.: 145815387 (ipc=84.1) sim_rate=94074 (inst/sec) elapsed = 0:0:25:50 / Thu Apr 12 16:58:44 2018
GPGPU-Sim PTX: 147900000 instructions simulated : ctaid=(4,4,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 1735000  inst.: 145909346 (ipc=84.1) sim_rate=94074 (inst/sec) elapsed = 0:0:25:51 / Thu Apr 12 16:58:45 2018
GPGPU-Sim PTX: 148000000 instructions simulated : ctaid=(2,1,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 1736000  inst.: 145993213 (ipc=84.1) sim_rate=94067 (inst/sec) elapsed = 0:0:25:52 / Thu Apr 12 16:58:46 2018
GPGPU-Sim PTX: 148100000 instructions simulated : ctaid=(0,4,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 1737500  inst.: 146124424 (ipc=84.1) sim_rate=94091 (inst/sec) elapsed = 0:0:25:53 / Thu Apr 12 16:58:47 2018
GPGPU-Sim PTX: 148200000 instructions simulated : ctaid=(5,2,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 1738500  inst.: 146213552 (ipc=84.1) sim_rate=94088 (inst/sec) elapsed = 0:0:25:54 / Thu Apr 12 16:58:48 2018
GPGPU-Sim PTX: 148300000 instructions simulated : ctaid=(4,6,0) tid=(6,5,0)
GPGPU-Sim PTX: 148400000 instructions simulated : ctaid=(7,3,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1740000  inst.: 146353003 (ipc=84.1) sim_rate=94117 (inst/sec) elapsed = 0:0:25:55 / Thu Apr 12 16:58:49 2018
GPGPU-Sim PTX: 148500000 instructions simulated : ctaid=(7,5,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 1741000  inst.: 146443619 (ipc=84.1) sim_rate=94115 (inst/sec) elapsed = 0:0:25:56 / Thu Apr 12 16:58:50 2018
GPGPU-Sim PTX: 148600000 instructions simulated : ctaid=(0,1,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1742000  inst.: 146542805 (ipc=84.1) sim_rate=94118 (inst/sec) elapsed = 0:0:25:57 / Thu Apr 12 16:58:51 2018
GPGPU-Sim PTX: 148700000 instructions simulated : ctaid=(7,3,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 1743000  inst.: 146630505 (ipc=84.1) sim_rate=94114 (inst/sec) elapsed = 0:0:25:58 / Thu Apr 12 16:58:52 2018
GPGPU-Sim uArch: cycles simulated: 1744000  inst.: 146714643 (ipc=84.1) sim_rate=94108 (inst/sec) elapsed = 0:0:25:59 / Thu Apr 12 16:58:53 2018
GPGPU-Sim PTX: 148800000 instructions simulated : ctaid=(2,0,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 1745000  inst.: 146820710 (ipc=84.1) sim_rate=94115 (inst/sec) elapsed = 0:0:26:00 / Thu Apr 12 16:58:54 2018
GPGPU-Sim PTX: 148900000 instructions simulated : ctaid=(5,4,0) tid=(2,5,0)
GPGPU-Sim PTX: 149000000 instructions simulated : ctaid=(5,2,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1746500  inst.: 146949451 (ipc=84.1) sim_rate=94138 (inst/sec) elapsed = 0:0:26:01 / Thu Apr 12 16:58:55 2018
GPGPU-Sim PTX: 149100000 instructions simulated : ctaid=(4,1,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 1747500  inst.: 147039858 (ipc=84.1) sim_rate=94135 (inst/sec) elapsed = 0:0:26:02 / Thu Apr 12 16:58:56 2018
GPGPU-Sim PTX: 149200000 instructions simulated : ctaid=(7,1,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1749000  inst.: 147180707 (ipc=84.2) sim_rate=94165 (inst/sec) elapsed = 0:0:26:03 / Thu Apr 12 16:58:57 2018
GPGPU-Sim PTX: 149300000 instructions simulated : ctaid=(1,0,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 1750000  inst.: 147270791 (ipc=84.2) sim_rate=94162 (inst/sec) elapsed = 0:0:26:04 / Thu Apr 12 16:58:58 2018
GPGPU-Sim PTX: 149400000 instructions simulated : ctaid=(6,6,0) tid=(7,2,0)
GPGPU-Sim PTX: 149500000 instructions simulated : ctaid=(3,4,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 1751500  inst.: 147414982 (ipc=84.2) sim_rate=94194 (inst/sec) elapsed = 0:0:26:05 / Thu Apr 12 16:58:59 2018
GPGPU-Sim uArch: cycles simulated: 1752500  inst.: 147499023 (ipc=84.2) sim_rate=94188 (inst/sec) elapsed = 0:0:26:06 / Thu Apr 12 16:59:00 2018
GPGPU-Sim PTX: 149600000 instructions simulated : ctaid=(6,2,0) tid=(0,0,0)
GPGPU-Sim PTX: 149700000 instructions simulated : ctaid=(6,1,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 1754000  inst.: 147630460 (ipc=84.2) sim_rate=94212 (inst/sec) elapsed = 0:0:26:07 / Thu Apr 12 16:59:01 2018
GPGPU-Sim PTX: 149800000 instructions simulated : ctaid=(6,4,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 1755000  inst.: 147718597 (ipc=84.2) sim_rate=94208 (inst/sec) elapsed = 0:0:26:08 / Thu Apr 12 16:59:02 2018
GPGPU-Sim PTX: 149900000 instructions simulated : ctaid=(5,5,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 1756000  inst.: 147816289 (ipc=84.2) sim_rate=94210 (inst/sec) elapsed = 0:0:26:09 / Thu Apr 12 16:59:03 2018
GPGPU-Sim PTX: 150000000 instructions simulated : ctaid=(4,1,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 1757500  inst.: 147955036 (ipc=84.2) sim_rate=94238 (inst/sec) elapsed = 0:0:26:10 / Thu Apr 12 16:59:04 2018
GPGPU-Sim PTX: 150100000 instructions simulated : ctaid=(5,3,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1758500  inst.: 148047546 (ipc=84.2) sim_rate=94237 (inst/sec) elapsed = 0:0:26:11 / Thu Apr 12 16:59:05 2018
GPGPU-Sim PTX: 150200000 instructions simulated : ctaid=(3,6,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 1760000  inst.: 148176358 (ipc=84.2) sim_rate=94259 (inst/sec) elapsed = 0:0:26:12 / Thu Apr 12 16:59:06 2018
GPGPU-Sim PTX: 150300000 instructions simulated : ctaid=(0,0,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 1761000  inst.: 148266204 (ipc=84.2) sim_rate=94256 (inst/sec) elapsed = 0:0:26:13 / Thu Apr 12 16:59:07 2018
GPGPU-Sim PTX: 150400000 instructions simulated : ctaid=(0,1,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 1762000  inst.: 148353743 (ipc=84.2) sim_rate=94252 (inst/sec) elapsed = 0:0:26:14 / Thu Apr 12 16:59:08 2018
GPGPU-Sim PTX: 150500000 instructions simulated : ctaid=(0,2,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 1763000  inst.: 148437529 (ipc=84.2) sim_rate=94246 (inst/sec) elapsed = 0:0:26:15 / Thu Apr 12 16:59:09 2018
GPGPU-Sim PTX: 150600000 instructions simulated : ctaid=(0,1,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 1764000  inst.: 148531721 (ipc=84.2) sim_rate=94246 (inst/sec) elapsed = 0:0:26:16 / Thu Apr 12 16:59:10 2018
GPGPU-Sim PTX: 150700000 instructions simulated : ctaid=(7,0,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 1765000  inst.: 148614131 (ipc=84.2) sim_rate=94238 (inst/sec) elapsed = 0:0:26:17 / Thu Apr 12 16:59:11 2018
GPGPU-Sim PTX: 150800000 instructions simulated : ctaid=(4,5,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 1766500  inst.: 148755597 (ipc=84.2) sim_rate=94268 (inst/sec) elapsed = 0:0:26:18 / Thu Apr 12 16:59:12 2018
GPGPU-Sim PTX: 150900000 instructions simulated : ctaid=(0,2,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 1767500  inst.: 148849639 (ipc=84.2) sim_rate=94268 (inst/sec) elapsed = 0:0:26:19 / Thu Apr 12 16:59:13 2018
GPGPU-Sim PTX: 151000000 instructions simulated : ctaid=(6,3,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 1768500  inst.: 148934050 (ipc=84.2) sim_rate=94262 (inst/sec) elapsed = 0:0:26:20 / Thu Apr 12 16:59:14 2018
GPGPU-Sim PTX: 151100000 instructions simulated : ctaid=(1,6,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 1770000  inst.: 149070773 (ipc=84.2) sim_rate=94288 (inst/sec) elapsed = 0:0:26:21 / Thu Apr 12 16:59:15 2018
GPGPU-Sim PTX: 151200000 instructions simulated : ctaid=(4,0,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 1771000  inst.: 149165923 (ipc=84.2) sim_rate=94289 (inst/sec) elapsed = 0:0:26:22 / Thu Apr 12 16:59:16 2018
GPGPU-Sim PTX: 151300000 instructions simulated : ctaid=(0,4,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 1772000  inst.: 149263645 (ipc=84.2) sim_rate=94291 (inst/sec) elapsed = 0:0:26:23 / Thu Apr 12 16:59:17 2018
GPGPU-Sim PTX: 151400000 instructions simulated : ctaid=(3,3,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1773000  inst.: 149355459 (ipc=84.2) sim_rate=94290 (inst/sec) elapsed = 0:0:26:24 / Thu Apr 12 16:59:18 2018
GPGPU-Sim PTX: 151500000 instructions simulated : ctaid=(7,0,0) tid=(3,2,0)
GPGPU-Sim PTX: 151600000 instructions simulated : ctaid=(8,6,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 1774500  inst.: 149483340 (ipc=84.2) sim_rate=94311 (inst/sec) elapsed = 0:0:26:25 / Thu Apr 12 16:59:19 2018
GPGPU-Sim PTX: 151700000 instructions simulated : ctaid=(7,3,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 1775500  inst.: 149579333 (ipc=84.2) sim_rate=94312 (inst/sec) elapsed = 0:0:26:26 / Thu Apr 12 16:59:20 2018
GPGPU-Sim PTX: 151800000 instructions simulated : ctaid=(7,4,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 1777000  inst.: 149715888 (ipc=84.3) sim_rate=94338 (inst/sec) elapsed = 0:0:26:27 / Thu Apr 12 16:59:21 2018
GPGPU-Sim PTX: 151900000 instructions simulated : ctaid=(3,4,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 1778000  inst.: 149816206 (ipc=84.3) sim_rate=94342 (inst/sec) elapsed = 0:0:26:28 / Thu Apr 12 16:59:22 2018
GPGPU-Sim PTX: 152000000 instructions simulated : ctaid=(1,0,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1779500  inst.: 149957651 (ipc=84.3) sim_rate=94372 (inst/sec) elapsed = 0:0:26:29 / Thu Apr 12 16:59:23 2018
GPGPU-Sim PTX: 152100000 instructions simulated : ctaid=(5,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 1780500  inst.: 150045155 (ipc=84.3) sim_rate=94368 (inst/sec) elapsed = 0:0:26:30 / Thu Apr 12 16:59:24 2018
GPGPU-Sim PTX: 152200000 instructions simulated : ctaid=(6,0,0) tid=(1,7,0)
GPGPU-Sim PTX: 152300000 instructions simulated : ctaid=(5,6,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 1782000  inst.: 150181403 (ipc=84.3) sim_rate=94394 (inst/sec) elapsed = 0:0:26:31 / Thu Apr 12 16:59:25 2018
GPGPU-Sim PTX: 152400000 instructions simulated : ctaid=(2,5,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1783000  inst.: 150266421 (ipc=84.3) sim_rate=94388 (inst/sec) elapsed = 0:0:26:32 / Thu Apr 12 16:59:26 2018
GPGPU-Sim PTX: 152500000 instructions simulated : ctaid=(4,5,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 1784500  inst.: 150398110 (ipc=84.3) sim_rate=94411 (inst/sec) elapsed = 0:0:26:33 / Thu Apr 12 16:59:27 2018
GPGPU-Sim PTX: 152600000 instructions simulated : ctaid=(6,6,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 1785500  inst.: 150485168 (ipc=84.3) sim_rate=94407 (inst/sec) elapsed = 0:0:26:34 / Thu Apr 12 16:59:28 2018
GPGPU-Sim PTX: 152700000 instructions simulated : ctaid=(2,4,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 1787000  inst.: 150615670 (ipc=84.3) sim_rate=94429 (inst/sec) elapsed = 0:0:26:35 / Thu Apr 12 16:59:29 2018
GPGPU-Sim PTX: 152800000 instructions simulated : ctaid=(6,4,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1788000  inst.: 150702183 (ipc=84.3) sim_rate=94424 (inst/sec) elapsed = 0:0:26:36 / Thu Apr 12 16:59:30 2018
GPGPU-Sim PTX: 152900000 instructions simulated : ctaid=(5,3,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 1789000  inst.: 150784417 (ipc=84.3) sim_rate=94417 (inst/sec) elapsed = 0:0:26:37 / Thu Apr 12 16:59:31 2018
GPGPU-Sim PTX: 153000000 instructions simulated : ctaid=(4,5,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 1790500  inst.: 150914882 (ipc=84.3) sim_rate=94439 (inst/sec) elapsed = 0:0:26:38 / Thu Apr 12 16:59:32 2018
GPGPU-Sim PTX: 153100000 instructions simulated : ctaid=(5,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 1791500  inst.: 151009478 (ipc=84.3) sim_rate=94439 (inst/sec) elapsed = 0:0:26:39 / Thu Apr 12 16:59:33 2018
GPGPU-Sim PTX: 153200000 instructions simulated : ctaid=(1,0,0) tid=(4,4,0)
GPGPU-Sim PTX: 153300000 instructions simulated : ctaid=(8,7,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 1793000  inst.: 151162275 (ipc=84.3) sim_rate=94476 (inst/sec) elapsed = 0:0:26:40 / Thu Apr 12 16:59:34 2018
GPGPU-Sim PTX: 153400000 instructions simulated : ctaid=(8,2,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 1794000  inst.: 151253409 (ipc=84.3) sim_rate=94474 (inst/sec) elapsed = 0:0:26:41 / Thu Apr 12 16:59:35 2018
GPGPU-Sim uArch: cycles simulated: 1795000  inst.: 151340720 (ipc=84.3) sim_rate=94469 (inst/sec) elapsed = 0:0:26:42 / Thu Apr 12 16:59:36 2018
GPGPU-Sim PTX: 153500000 instructions simulated : ctaid=(3,0,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1796000  inst.: 151420833 (ipc=84.3) sim_rate=94460 (inst/sec) elapsed = 0:0:26:43 / Thu Apr 12 16:59:37 2018
GPGPU-Sim PTX: 153600000 instructions simulated : ctaid=(2,1,0) tid=(7,7,0)
GPGPU-Sim PTX: 153700000 instructions simulated : ctaid=(2,2,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 1797500  inst.: 151557638 (ipc=84.3) sim_rate=94487 (inst/sec) elapsed = 0:0:26:44 / Thu Apr 12 16:59:38 2018
GPGPU-Sim PTX: 153800000 instructions simulated : ctaid=(4,2,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 1798500  inst.: 151650470 (ipc=84.3) sim_rate=94486 (inst/sec) elapsed = 0:0:26:45 / Thu Apr 12 16:59:39 2018
GPGPU-Sim uArch: cycles simulated: 1799500  inst.: 151737486 (ipc=84.3) sim_rate=94481 (inst/sec) elapsed = 0:0:26:46 / Thu Apr 12 16:59:40 2018
GPGPU-Sim PTX: 153900000 instructions simulated : ctaid=(1,6,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 1800500  inst.: 151837631 (ipc=84.3) sim_rate=94485 (inst/sec) elapsed = 0:0:26:47 / Thu Apr 12 16:59:41 2018
GPGPU-Sim PTX: 154000000 instructions simulated : ctaid=(8,4,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 1801500  inst.: 151926840 (ipc=84.3) sim_rate=94481 (inst/sec) elapsed = 0:0:26:48 / Thu Apr 12 16:59:42 2018
GPGPU-Sim PTX: 154100000 instructions simulated : ctaid=(7,5,0) tid=(5,3,0)
GPGPU-Sim PTX: 154200000 instructions simulated : ctaid=(8,6,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 1803000  inst.: 152060337 (ipc=84.3) sim_rate=94506 (inst/sec) elapsed = 0:0:26:49 / Thu Apr 12 16:59:43 2018
GPGPU-Sim PTX: 154300000 instructions simulated : ctaid=(4,0,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 1804000  inst.: 152154605 (ipc=84.3) sim_rate=94505 (inst/sec) elapsed = 0:0:26:50 / Thu Apr 12 16:59:44 2018
GPGPU-Sim PTX: 154400000 instructions simulated : ctaid=(2,5,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 1805000  inst.: 152241015 (ipc=84.3) sim_rate=94500 (inst/sec) elapsed = 0:0:26:51 / Thu Apr 12 16:59:45 2018
GPGPU-Sim PTX: 154500000 instructions simulated : ctaid=(3,1,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 1806000  inst.: 152333854 (ipc=84.3) sim_rate=94499 (inst/sec) elapsed = 0:0:26:52 / Thu Apr 12 16:59:46 2018
GPGPU-Sim PTX: 154600000 instructions simulated : ctaid=(8,0,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 1807500  inst.: 152471629 (ipc=84.4) sim_rate=94526 (inst/sec) elapsed = 0:0:26:53 / Thu Apr 12 16:59:47 2018
GPGPU-Sim PTX: 154700000 instructions simulated : ctaid=(3,0,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 1808500  inst.: 152563045 (ipc=84.4) sim_rate=94524 (inst/sec) elapsed = 0:0:26:54 / Thu Apr 12 16:59:48 2018
GPGPU-Sim PTX: 154800000 instructions simulated : ctaid=(0,2,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 1809500  inst.: 152649570 (ipc=84.4) sim_rate=94519 (inst/sec) elapsed = 0:0:26:55 / Thu Apr 12 16:59:49 2018
GPGPU-Sim PTX: 154900000 instructions simulated : ctaid=(4,7,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 1810500  inst.: 152742758 (ipc=84.4) sim_rate=94519 (inst/sec) elapsed = 0:0:26:56 / Thu Apr 12 16:59:50 2018
GPGPU-Sim PTX: 155000000 instructions simulated : ctaid=(4,4,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 1812000  inst.: 152880443 (ipc=84.4) sim_rate=94545 (inst/sec) elapsed = 0:0:26:57 / Thu Apr 12 16:59:51 2018
GPGPU-Sim PTX: 155100000 instructions simulated : ctaid=(4,4,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 1813000  inst.: 152985170 (ipc=84.4) sim_rate=94552 (inst/sec) elapsed = 0:0:26:58 / Thu Apr 12 16:59:52 2018
GPGPU-Sim PTX: 155200000 instructions simulated : ctaid=(5,6,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 1814000  inst.: 153077119 (ipc=84.4) sim_rate=94550 (inst/sec) elapsed = 0:0:26:59 / Thu Apr 12 16:59:53 2018
GPGPU-Sim PTX: 155300000 instructions simulated : ctaid=(2,2,0) tid=(1,3,0)
GPGPU-Sim PTX: 155400000 instructions simulated : ctaid=(2,2,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 1815500  inst.: 153231383 (ipc=84.4) sim_rate=94587 (inst/sec) elapsed = 0:0:27:00 / Thu Apr 12 16:59:54 2018
GPGPU-Sim PTX: 155500000 instructions simulated : ctaid=(8,3,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 1816500  inst.: 153321775 (ipc=84.4) sim_rate=94584 (inst/sec) elapsed = 0:0:27:01 / Thu Apr 12 16:59:55 2018
GPGPU-Sim uArch: cycles simulated: 1817500  inst.: 153411407 (ipc=84.4) sim_rate=94581 (inst/sec) elapsed = 0:0:27:02 / Thu Apr 12 16:59:56 2018
GPGPU-Sim PTX: 155600000 instructions simulated : ctaid=(5,3,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 1818500  inst.: 153509123 (ipc=84.4) sim_rate=94583 (inst/sec) elapsed = 0:0:27:03 / Thu Apr 12 16:59:57 2018
GPGPU-Sim PTX: 155700000 instructions simulated : ctaid=(7,0,0) tid=(1,5,0)
GPGPU-Sim PTX: 155800000 instructions simulated : ctaid=(6,3,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1820000  inst.: 153637133 (ipc=84.4) sim_rate=94604 (inst/sec) elapsed = 0:0:27:04 / Thu Apr 12 16:59:58 2018
GPGPU-Sim PTX: 155900000 instructions simulated : ctaid=(1,2,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1821000  inst.: 153734929 (ipc=84.4) sim_rate=94606 (inst/sec) elapsed = 0:0:27:05 / Thu Apr 12 16:59:59 2018
GPGPU-Sim PTX: 156000000 instructions simulated : ctaid=(4,2,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1822000  inst.: 153816024 (ipc=84.4) sim_rate=94597 (inst/sec) elapsed = 0:0:27:06 / Thu Apr 12 17:00:00 2018
GPGPU-Sim PTX: 156100000 instructions simulated : ctaid=(5,0,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 1823000  inst.: 153910976 (ipc=84.4) sim_rate=94598 (inst/sec) elapsed = 0:0:27:07 / Thu Apr 12 17:00:01 2018
GPGPU-Sim PTX: 156200000 instructions simulated : ctaid=(8,4,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 1824500  inst.: 154046966 (ipc=84.4) sim_rate=94623 (inst/sec) elapsed = 0:0:27:08 / Thu Apr 12 17:00:02 2018
GPGPU-Sim PTX: 156300000 instructions simulated : ctaid=(3,0,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1825500  inst.: 154138186 (ipc=84.4) sim_rate=94621 (inst/sec) elapsed = 0:0:27:09 / Thu Apr 12 17:00:03 2018
GPGPU-Sim PTX: 156400000 instructions simulated : ctaid=(1,6,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 1826500  inst.: 154231822 (ipc=84.4) sim_rate=94620 (inst/sec) elapsed = 0:0:27:10 / Thu Apr 12 17:00:04 2018
GPGPU-Sim PTX: 156500000 instructions simulated : ctaid=(2,1,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 1828000  inst.: 154362941 (ipc=84.4) sim_rate=94643 (inst/sec) elapsed = 0:0:27:11 / Thu Apr 12 17:00:05 2018
GPGPU-Sim PTX: 156600000 instructions simulated : ctaid=(8,1,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 1829000  inst.: 154450739 (ipc=84.4) sim_rate=94638 (inst/sec) elapsed = 0:0:27:12 / Thu Apr 12 17:00:06 2018
GPGPU-Sim PTX: 156700000 instructions simulated : ctaid=(0,3,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 1830500  inst.: 154573394 (ipc=84.4) sim_rate=94656 (inst/sec) elapsed = 0:0:27:13 / Thu Apr 12 17:00:07 2018
GPGPU-Sim PTX: 156800000 instructions simulated : ctaid=(6,4,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 1831500  inst.: 154671082 (ipc=84.5) sim_rate=94657 (inst/sec) elapsed = 0:0:27:14 / Thu Apr 12 17:00:08 2018
GPGPU-Sim PTX: 156900000 instructions simulated : ctaid=(7,1,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 1832500  inst.: 154770467 (ipc=84.5) sim_rate=94660 (inst/sec) elapsed = 0:0:27:15 / Thu Apr 12 17:00:09 2018
GPGPU-Sim PTX: 157000000 instructions simulated : ctaid=(1,3,0) tid=(3,7,0)
GPGPU-Sim PTX: 157100000 instructions simulated : ctaid=(4,2,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 1834000  inst.: 154906446 (ipc=84.5) sim_rate=94686 (inst/sec) elapsed = 0:0:27:16 / Thu Apr 12 17:00:10 2018
GPGPU-Sim PTX: 157200000 instructions simulated : ctaid=(1,5,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 1835000  inst.: 155006284 (ipc=84.5) sim_rate=94689 (inst/sec) elapsed = 0:0:27:17 / Thu Apr 12 17:00:11 2018
GPGPU-Sim PTX: 157300000 instructions simulated : ctaid=(0,2,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 1836000  inst.: 155091049 (ipc=84.5) sim_rate=94683 (inst/sec) elapsed = 0:0:27:18 / Thu Apr 12 17:00:12 2018
GPGPU-Sim PTX: 157400000 instructions simulated : ctaid=(8,2,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 1837500  inst.: 155219287 (ipc=84.5) sim_rate=94703 (inst/sec) elapsed = 0:0:27:19 / Thu Apr 12 17:00:13 2018
GPGPU-Sim PTX: 157500000 instructions simulated : ctaid=(6,5,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1838500  inst.: 155323627 (ipc=84.5) sim_rate=94709 (inst/sec) elapsed = 0:0:27:20 / Thu Apr 12 17:00:14 2018
GPGPU-Sim PTX: 157600000 instructions simulated : ctaid=(4,6,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 1839500  inst.: 155416407 (ipc=84.5) sim_rate=94708 (inst/sec) elapsed = 0:0:27:21 / Thu Apr 12 17:00:15 2018
GPGPU-Sim PTX: 157700000 instructions simulated : ctaid=(3,6,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 1841000  inst.: 155569800 (ipc=84.5) sim_rate=94744 (inst/sec) elapsed = 0:0:27:22 / Thu Apr 12 17:00:16 2018
GPGPU-Sim PTX: 157800000 instructions simulated : ctaid=(4,1,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 1842000  inst.: 155652801 (ipc=84.5) sim_rate=94736 (inst/sec) elapsed = 0:0:27:23 / Thu Apr 12 17:00:17 2018
GPGPU-Sim PTX: 157900000 instructions simulated : ctaid=(8,3,0) tid=(2,0,0)
GPGPU-Sim PTX: 158000000 instructions simulated : ctaid=(1,4,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 1843500  inst.: 155798168 (ipc=84.5) sim_rate=94767 (inst/sec) elapsed = 0:0:27:24 / Thu Apr 12 17:00:18 2018
GPGPU-Sim PTX: 158100000 instructions simulated : ctaid=(6,2,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1844500  inst.: 155885141 (ipc=84.5) sim_rate=94763 (inst/sec) elapsed = 0:0:27:25 / Thu Apr 12 17:00:19 2018
GPGPU-Sim uArch: cycles simulated: 1845500  inst.: 155972279 (ipc=84.5) sim_rate=94758 (inst/sec) elapsed = 0:0:27:26 / Thu Apr 12 17:00:20 2018
GPGPU-Sim PTX: 158200000 instructions simulated : ctaid=(6,4,0) tid=(0,3,0)
GPGPU-Sim PTX: 158300000 instructions simulated : ctaid=(5,6,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 1847000  inst.: 156120172 (ipc=84.5) sim_rate=94790 (inst/sec) elapsed = 0:0:27:27 / Thu Apr 12 17:00:21 2018
GPGPU-Sim PTX: 158400000 instructions simulated : ctaid=(1,6,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 1848000  inst.: 156213469 (ipc=84.5) sim_rate=94789 (inst/sec) elapsed = 0:0:27:28 / Thu Apr 12 17:00:22 2018
GPGPU-Sim PTX: 158500000 instructions simulated : ctaid=(8,0,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1849000  inst.: 156320478 (ipc=84.5) sim_rate=94797 (inst/sec) elapsed = 0:0:27:29 / Thu Apr 12 17:00:23 2018
GPGPU-Sim PTX: 158600000 instructions simulated : ctaid=(6,1,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 1850500  inst.: 156461693 (ipc=84.6) sim_rate=94825 (inst/sec) elapsed = 0:0:27:30 / Thu Apr 12 17:00:24 2018
GPGPU-Sim PTX: 158700000 instructions simulated : ctaid=(8,6,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 1851500  inst.: 156556278 (ipc=84.6) sim_rate=94825 (inst/sec) elapsed = 0:0:27:31 / Thu Apr 12 17:00:25 2018
GPGPU-Sim PTX: 158800000 instructions simulated : ctaid=(1,1,0) tid=(6,1,0)
GPGPU-Sim PTX: 158900000 instructions simulated : ctaid=(0,0,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 1853000  inst.: 156703131 (ipc=84.6) sim_rate=94856 (inst/sec) elapsed = 0:0:27:32 / Thu Apr 12 17:00:26 2018
GPGPU-Sim PTX: 159000000 instructions simulated : ctaid=(0,4,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 1854000  inst.: 156800582 (ipc=84.6) sim_rate=94858 (inst/sec) elapsed = 0:0:27:33 / Thu Apr 12 17:00:27 2018
GPGPU-Sim PTX: 159100000 instructions simulated : ctaid=(3,4,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 1855000  inst.: 156901110 (ipc=84.6) sim_rate=94861 (inst/sec) elapsed = 0:0:27:34 / Thu Apr 12 17:00:28 2018
GPGPU-Sim PTX: 159200000 instructions simulated : ctaid=(2,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1856000  inst.: 157003896 (ipc=84.6) sim_rate=94866 (inst/sec) elapsed = 0:0:27:35 / Thu Apr 12 17:00:29 2018
GPGPU-Sim PTX: 159300000 instructions simulated : ctaid=(0,1,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 1857500  inst.: 157137130 (ipc=84.6) sim_rate=94889 (inst/sec) elapsed = 0:0:27:36 / Thu Apr 12 17:00:30 2018
GPGPU-Sim PTX: 159400000 instructions simulated : ctaid=(4,2,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 1858500  inst.: 157228029 (ipc=84.6) sim_rate=94887 (inst/sec) elapsed = 0:0:27:37 / Thu Apr 12 17:00:31 2018
GPGPU-Sim PTX: 159500000 instructions simulated : ctaid=(1,2,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 1859500  inst.: 157327746 (ipc=84.6) sim_rate=94890 (inst/sec) elapsed = 0:0:27:38 / Thu Apr 12 17:00:32 2018
GPGPU-Sim PTX: 159600000 instructions simulated : ctaid=(8,3,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 1860500  inst.: 157428057 (ipc=84.6) sim_rate=94893 (inst/sec) elapsed = 0:0:27:39 / Thu Apr 12 17:00:33 2018
GPGPU-Sim PTX: 159700000 instructions simulated : ctaid=(2,3,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1861500  inst.: 157546613 (ipc=84.6) sim_rate=94907 (inst/sec) elapsed = 0:0:27:40 / Thu Apr 12 17:00:34 2018
GPGPU-Sim PTX: 159800000 instructions simulated : ctaid=(1,2,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 1862500  inst.: 157648399 (ipc=84.6) sim_rate=94911 (inst/sec) elapsed = 0:0:27:41 / Thu Apr 12 17:00:35 2018
GPGPU-Sim PTX: 159900000 instructions simulated : ctaid=(0,0,0) tid=(0,1,0)
GPGPU-Sim PTX: 160000000 instructions simulated : ctaid=(2,3,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 1864000  inst.: 157795832 (ipc=84.7) sim_rate=94943 (inst/sec) elapsed = 0:0:27:42 / Thu Apr 12 17:00:36 2018
GPGPU-Sim PTX: 160100000 instructions simulated : ctaid=(8,0,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 1865000  inst.: 157892331 (ipc=84.7) sim_rate=94944 (inst/sec) elapsed = 0:0:27:43 / Thu Apr 12 17:00:37 2018
GPGPU-Sim PTX: 160200000 instructions simulated : ctaid=(4,4,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 1866500  inst.: 158039901 (ipc=84.7) sim_rate=94975 (inst/sec) elapsed = 0:0:27:44 / Thu Apr 12 17:00:38 2018
GPGPU-Sim PTX: 160300000 instructions simulated : ctaid=(7,2,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 1867500  inst.: 158131184 (ipc=84.7) sim_rate=94973 (inst/sec) elapsed = 0:0:27:45 / Thu Apr 12 17:00:39 2018
GPGPU-Sim PTX: 160400000 instructions simulated : ctaid=(8,1,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 1868500  inst.: 158223877 (ipc=84.7) sim_rate=94972 (inst/sec) elapsed = 0:0:27:46 / Thu Apr 12 17:00:40 2018
GPGPU-Sim PTX: 160500000 instructions simulated : ctaid=(8,4,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 1869500  inst.: 158318728 (ipc=84.7) sim_rate=94972 (inst/sec) elapsed = 0:0:27:47 / Thu Apr 12 17:00:41 2018
GPGPU-Sim PTX: 160600000 instructions simulated : ctaid=(7,2,0) tid=(5,2,0)
GPGPU-Sim PTX: 160700000 instructions simulated : ctaid=(3,7,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1871000  inst.: 158458521 (ipc=84.7) sim_rate=94999 (inst/sec) elapsed = 0:0:27:48 / Thu Apr 12 17:00:42 2018
GPGPU-Sim PTX: 160800000 instructions simulated : ctaid=(4,0,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 1872000  inst.: 158555482 (ipc=84.7) sim_rate=95000 (inst/sec) elapsed = 0:0:27:49 / Thu Apr 12 17:00:43 2018
GPGPU-Sim PTX: 160900000 instructions simulated : ctaid=(8,2,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 1873000  inst.: 158649692 (ipc=84.7) sim_rate=94999 (inst/sec) elapsed = 0:0:27:50 / Thu Apr 12 17:00:44 2018
GPGPU-Sim uArch: cycles simulated: 1874000  inst.: 158739045 (ipc=84.7) sim_rate=94996 (inst/sec) elapsed = 0:0:27:51 / Thu Apr 12 17:00:45 2018
GPGPU-Sim PTX: 161000000 instructions simulated : ctaid=(1,0,0) tid=(7,1,0)
GPGPU-Sim PTX: 161100000 instructions simulated : ctaid=(8,2,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 1875500  inst.: 158881558 (ipc=84.7) sim_rate=95024 (inst/sec) elapsed = 0:0:27:52 / Thu Apr 12 17:00:46 2018
GPGPU-Sim PTX: 161200000 instructions simulated : ctaid=(7,2,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1876500  inst.: 158965716 (ipc=84.7) sim_rate=95018 (inst/sec) elapsed = 0:0:27:53 / Thu Apr 12 17:00:47 2018
GPGPU-Sim PTX: 161300000 instructions simulated : ctaid=(4,6,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 1877500  inst.: 159058181 (ipc=84.7) sim_rate=95016 (inst/sec) elapsed = 0:0:27:54 / Thu Apr 12 17:00:48 2018
GPGPU-Sim PTX: 161400000 instructions simulated : ctaid=(1,6,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 1879000  inst.: 159192893 (ipc=84.7) sim_rate=95040 (inst/sec) elapsed = 0:0:27:55 / Thu Apr 12 17:00:49 2018
GPGPU-Sim PTX: 161500000 instructions simulated : ctaid=(7,6,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 1880000  inst.: 159293034 (ipc=84.7) sim_rate=95043 (inst/sec) elapsed = 0:0:27:56 / Thu Apr 12 17:00:50 2018
GPGPU-Sim PTX: 161600000 instructions simulated : ctaid=(3,4,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 1881000  inst.: 159386283 (ipc=84.7) sim_rate=95042 (inst/sec) elapsed = 0:0:27:57 / Thu Apr 12 17:00:51 2018
GPGPU-Sim PTX: 161700000 instructions simulated : ctaid=(8,1,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1882000  inst.: 159479979 (ipc=84.7) sim_rate=95041 (inst/sec) elapsed = 0:0:27:58 / Thu Apr 12 17:00:52 2018
GPGPU-Sim PTX: 161800000 instructions simulated : ctaid=(5,6,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 1883000  inst.: 159574173 (ipc=84.7) sim_rate=95041 (inst/sec) elapsed = 0:0:27:59 / Thu Apr 12 17:00:53 2018
GPGPU-Sim PTX: 161900000 instructions simulated : ctaid=(6,4,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1884000  inst.: 159663269 (ipc=84.7) sim_rate=95037 (inst/sec) elapsed = 0:0:28:00 / Thu Apr 12 17:00:54 2018
GPGPU-Sim PTX: 162000000 instructions simulated : ctaid=(3,5,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 1885500  inst.: 159793807 (ipc=84.7) sim_rate=95058 (inst/sec) elapsed = 0:0:28:01 / Thu Apr 12 17:00:55 2018
GPGPU-Sim PTX: 162100000 instructions simulated : ctaid=(3,5,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 1886500  inst.: 159902501 (ipc=84.8) sim_rate=95066 (inst/sec) elapsed = 0:0:28:02 / Thu Apr 12 17:00:56 2018
GPGPU-Sim PTX: 162200000 instructions simulated : ctaid=(0,1,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1887500  inst.: 159997568 (ipc=84.8) sim_rate=95066 (inst/sec) elapsed = 0:0:28:03 / Thu Apr 12 17:00:57 2018
GPGPU-Sim PTX: 162300000 instructions simulated : ctaid=(2,6,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1888500  inst.: 160098327 (ipc=84.8) sim_rate=95070 (inst/sec) elapsed = 0:0:28:04 / Thu Apr 12 17:00:58 2018
GPGPU-Sim PTX: 162400000 instructions simulated : ctaid=(4,6,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 1889500  inst.: 160185869 (ipc=84.8) sim_rate=95065 (inst/sec) elapsed = 0:0:28:05 / Thu Apr 12 17:00:59 2018
GPGPU-Sim PTX: 162500000 instructions simulated : ctaid=(1,1,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 1891000  inst.: 160313131 (ipc=84.8) sim_rate=95084 (inst/sec) elapsed = 0:0:28:06 / Thu Apr 12 17:01:00 2018
GPGPU-Sim PTX: 162600000 instructions simulated : ctaid=(3,6,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 1892000  inst.: 160405420 (ipc=84.8) sim_rate=95083 (inst/sec) elapsed = 0:0:28:07 / Thu Apr 12 17:01:01 2018
GPGPU-Sim PTX: 162700000 instructions simulated : ctaid=(0,5,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 1893000  inst.: 160497166 (ipc=84.8) sim_rate=95081 (inst/sec) elapsed = 0:0:28:08 / Thu Apr 12 17:01:02 2018
GPGPU-Sim PTX: 162800000 instructions simulated : ctaid=(1,6,0) tid=(6,1,0)
GPGPU-Sim PTX: 162900000 instructions simulated : ctaid=(1,0,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 1894500  inst.: 160654586 (ipc=84.8) sim_rate=95118 (inst/sec) elapsed = 0:0:28:09 / Thu Apr 12 17:01:03 2018
GPGPU-Sim PTX: 163000000 instructions simulated : ctaid=(0,6,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1895500  inst.: 160756073 (ipc=84.8) sim_rate=95121 (inst/sec) elapsed = 0:0:28:10 / Thu Apr 12 17:01:04 2018
GPGPU-Sim PTX: 163100000 instructions simulated : ctaid=(0,5,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 1896500  inst.: 160847452 (ipc=84.8) sim_rate=95119 (inst/sec) elapsed = 0:0:28:11 / Thu Apr 12 17:01:05 2018
GPGPU-Sim PTX: 163200000 instructions simulated : ctaid=(7,6,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 1898000  inst.: 160973595 (ipc=84.8) sim_rate=95138 (inst/sec) elapsed = 0:0:28:12 / Thu Apr 12 17:01:06 2018
GPGPU-Sim PTX: 163300000 instructions simulated : ctaid=(3,5,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 1899000  inst.: 161064828 (ipc=84.8) sim_rate=95135 (inst/sec) elapsed = 0:0:28:13 / Thu Apr 12 17:01:07 2018
GPGPU-Sim PTX: 163400000 instructions simulated : ctaid=(5,5,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 1900000  inst.: 161144772 (ipc=84.8) sim_rate=95126 (inst/sec) elapsed = 0:0:28:14 / Thu Apr 12 17:01:08 2018
GPGPU-Sim PTX: 163500000 instructions simulated : ctaid=(6,3,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 1901500  inst.: 161291137 (ipc=84.8) sim_rate=95157 (inst/sec) elapsed = 0:0:28:15 / Thu Apr 12 17:01:09 2018
GPGPU-Sim PTX: 163600000 instructions simulated : ctaid=(2,2,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1902500  inst.: 161385764 (ipc=84.8) sim_rate=95156 (inst/sec) elapsed = 0:0:28:16 / Thu Apr 12 17:01:10 2018
GPGPU-Sim PTX: 163700000 instructions simulated : ctaid=(3,1,0) tid=(3,5,0)
GPGPU-Sim PTX: 163800000 instructions simulated : ctaid=(3,0,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 1904000  inst.: 161530374 (ipc=84.8) sim_rate=95185 (inst/sec) elapsed = 0:0:28:17 / Thu Apr 12 17:01:11 2018
GPGPU-Sim PTX: 163900000 instructions simulated : ctaid=(5,6,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1905000  inst.: 161622477 (ipc=84.8) sim_rate=95184 (inst/sec) elapsed = 0:0:28:18 / Thu Apr 12 17:01:12 2018
GPGPU-Sim PTX: 164000000 instructions simulated : ctaid=(7,1,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 1906000  inst.: 161703398 (ipc=84.8) sim_rate=95175 (inst/sec) elapsed = 0:0:28:19 / Thu Apr 12 17:01:13 2018
GPGPU-Sim PTX: 164100000 instructions simulated : ctaid=(4,0,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 1907500  inst.: 161836852 (ipc=84.8) sim_rate=95198 (inst/sec) elapsed = 0:0:28:20 / Thu Apr 12 17:01:14 2018
GPGPU-Sim PTX: 164200000 instructions simulated : ctaid=(3,4,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 1908500  inst.: 161929366 (ipc=84.8) sim_rate=95196 (inst/sec) elapsed = 0:0:28:21 / Thu Apr 12 17:01:15 2018
GPGPU-Sim PTX: 164300000 instructions simulated : ctaid=(4,0,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 1909500  inst.: 162025259 (ipc=84.9) sim_rate=95196 (inst/sec) elapsed = 0:0:28:22 / Thu Apr 12 17:01:16 2018
GPGPU-Sim PTX: 164400000 instructions simulated : ctaid=(7,0,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 1910500  inst.: 162118088 (ipc=84.9) sim_rate=95195 (inst/sec) elapsed = 0:0:28:23 / Thu Apr 12 17:01:17 2018
GPGPU-Sim PTX: 164500000 instructions simulated : ctaid=(0,4,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1911500  inst.: 162211674 (ipc=84.9) sim_rate=95194 (inst/sec) elapsed = 0:0:28:24 / Thu Apr 12 17:01:18 2018
GPGPU-Sim PTX: 164600000 instructions simulated : ctaid=(4,1,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 1913000  inst.: 162347448 (ipc=84.9) sim_rate=95218 (inst/sec) elapsed = 0:0:28:25 / Thu Apr 12 17:01:19 2018
GPGPU-Sim PTX: 164700000 instructions simulated : ctaid=(0,0,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1914000  inst.: 162449870 (ipc=84.9) sim_rate=95222 (inst/sec) elapsed = 0:0:28:26 / Thu Apr 12 17:01:20 2018
GPGPU-Sim PTX: 164800000 instructions simulated : ctaid=(8,1,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 1915000  inst.: 162560597 (ipc=84.9) sim_rate=95231 (inst/sec) elapsed = 0:0:28:27 / Thu Apr 12 17:01:21 2018
GPGPU-Sim PTX: 164900000 instructions simulated : ctaid=(6,4,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 1916000  inst.: 162662736 (ipc=84.9) sim_rate=95235 (inst/sec) elapsed = 0:0:28:28 / Thu Apr 12 17:01:22 2018
GPGPU-Sim PTX: 165000000 instructions simulated : ctaid=(3,5,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 1917000  inst.: 162766126 (ipc=84.9) sim_rate=95240 (inst/sec) elapsed = 0:0:28:29 / Thu Apr 12 17:01:23 2018
GPGPU-Sim PTX: 165100000 instructions simulated : ctaid=(6,0,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 1918000  inst.: 162858981 (ipc=84.9) sim_rate=95239 (inst/sec) elapsed = 0:0:28:30 / Thu Apr 12 17:01:24 2018
GPGPU-Sim PTX: 165200000 instructions simulated : ctaid=(2,1,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 1919000  inst.: 162954193 (ipc=84.9) sim_rate=95239 (inst/sec) elapsed = 0:0:28:31 / Thu Apr 12 17:01:25 2018
GPGPU-Sim PTX: 165300000 instructions simulated : ctaid=(8,5,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1920000  inst.: 163045133 (ipc=84.9) sim_rate=95236 (inst/sec) elapsed = 0:0:28:32 / Thu Apr 12 17:01:26 2018
GPGPU-Sim PTX: 165400000 instructions simulated : ctaid=(8,4,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 1921000  inst.: 163125987 (ipc=84.9) sim_rate=95228 (inst/sec) elapsed = 0:0:28:33 / Thu Apr 12 17:01:27 2018
GPGPU-Sim PTX: 165500000 instructions simulated : ctaid=(4,5,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 1922000  inst.: 163213201 (ipc=84.9) sim_rate=95223 (inst/sec) elapsed = 0:0:28:34 / Thu Apr 12 17:01:28 2018
GPGPU-Sim PTX: 165600000 instructions simulated : ctaid=(3,2,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1923000  inst.: 163320150 (ipc=84.9) sim_rate=95230 (inst/sec) elapsed = 0:0:28:35 / Thu Apr 12 17:01:29 2018
GPGPU-Sim PTX: 165700000 instructions simulated : ctaid=(4,6,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 1924000  inst.: 163409443 (ipc=84.9) sim_rate=95226 (inst/sec) elapsed = 0:0:28:36 / Thu Apr 12 17:01:30 2018
GPGPU-Sim PTX: 165800000 instructions simulated : ctaid=(2,5,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 1925500  inst.: 163558428 (ipc=84.9) sim_rate=95258 (inst/sec) elapsed = 0:0:28:37 / Thu Apr 12 17:01:31 2018
GPGPU-Sim PTX: 165900000 instructions simulated : ctaid=(5,2,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 1926500  inst.: 163656621 (ipc=85.0) sim_rate=95259 (inst/sec) elapsed = 0:0:28:38 / Thu Apr 12 17:01:32 2018
GPGPU-Sim PTX: 166000000 instructions simulated : ctaid=(4,4,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 1927500  inst.: 163745106 (ipc=85.0) sim_rate=95256 (inst/sec) elapsed = 0:0:28:39 / Thu Apr 12 17:01:33 2018
GPGPU-Sim PTX: 166100000 instructions simulated : ctaid=(1,6,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 1928500  inst.: 163832971 (ipc=85.0) sim_rate=95251 (inst/sec) elapsed = 0:0:28:40 / Thu Apr 12 17:01:34 2018
GPGPU-Sim PTX: 166200000 instructions simulated : ctaid=(4,0,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1930000  inst.: 163968274 (ipc=85.0) sim_rate=95274 (inst/sec) elapsed = 0:0:28:41 / Thu Apr 12 17:01:35 2018
GPGPU-Sim PTX: 166300000 instructions simulated : ctaid=(8,6,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 1931000  inst.: 164060772 (ipc=85.0) sim_rate=95273 (inst/sec) elapsed = 0:0:28:42 / Thu Apr 12 17:01:36 2018
GPGPU-Sim PTX: 166400000 instructions simulated : ctaid=(6,1,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 1932000  inst.: 164153243 (ipc=85.0) sim_rate=95271 (inst/sec) elapsed = 0:0:28:43 / Thu Apr 12 17:01:37 2018
GPGPU-Sim PTX: 166500000 instructions simulated : ctaid=(6,4,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 1933000  inst.: 164246060 (ipc=85.0) sim_rate=95270 (inst/sec) elapsed = 0:0:28:44 / Thu Apr 12 17:01:38 2018
GPGPU-Sim PTX: 166600000 instructions simulated : ctaid=(3,1,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1934000  inst.: 164344920 (ipc=85.0) sim_rate=95272 (inst/sec) elapsed = 0:0:28:45 / Thu Apr 12 17:01:39 2018
GPGPU-Sim PTX: 166700000 instructions simulated : ctaid=(0,3,0) tid=(4,5,0)
GPGPU-Sim PTX: 166800000 instructions simulated : ctaid=(4,0,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 1935500  inst.: 164479349 (ipc=85.0) sim_rate=95295 (inst/sec) elapsed = 0:0:28:46 / Thu Apr 12 17:01:40 2018
GPGPU-Sim uArch: cycles simulated: 1936500  inst.: 164560902 (ipc=85.0) sim_rate=95287 (inst/sec) elapsed = 0:0:28:47 / Thu Apr 12 17:01:41 2018
GPGPU-Sim PTX: 166900000 instructions simulated : ctaid=(2,6,0) tid=(3,0,0)
GPGPU-Sim PTX: 167000000 instructions simulated : ctaid=(5,5,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 1938000  inst.: 164691179 (ipc=85.0) sim_rate=95307 (inst/sec) elapsed = 0:0:28:48 / Thu Apr 12 17:01:42 2018
GPGPU-Sim PTX: 167100000 instructions simulated : ctaid=(6,3,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 1939000  inst.: 164785354 (ipc=85.0) sim_rate=95306 (inst/sec) elapsed = 0:0:28:49 / Thu Apr 12 17:01:43 2018
GPGPU-Sim PTX: 167200000 instructions simulated : ctaid=(4,1,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 1940000  inst.: 164889621 (ipc=85.0) sim_rate=95311 (inst/sec) elapsed = 0:0:28:50 / Thu Apr 12 17:01:44 2018
GPGPU-Sim PTX: 167300000 instructions simulated : ctaid=(0,6,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1941000  inst.: 164978280 (ipc=85.0) sim_rate=95308 (inst/sec) elapsed = 0:0:28:51 / Thu Apr 12 17:01:45 2018
GPGPU-Sim PTX: 167400000 instructions simulated : ctaid=(3,3,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 1942000  inst.: 165066863 (ipc=85.0) sim_rate=95304 (inst/sec) elapsed = 0:0:28:52 / Thu Apr 12 17:01:46 2018
GPGPU-Sim PTX: 167500000 instructions simulated : ctaid=(1,4,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 1943500  inst.: 165208835 (ipc=85.0) sim_rate=95331 (inst/sec) elapsed = 0:0:28:53 / Thu Apr 12 17:01:47 2018
GPGPU-Sim PTX: 167600000 instructions simulated : ctaid=(4,3,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 1944500  inst.: 165284156 (ipc=85.0) sim_rate=95319 (inst/sec) elapsed = 0:0:28:54 / Thu Apr 12 17:01:48 2018
GPGPU-Sim PTX: 167700000 instructions simulated : ctaid=(7,1,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 1945500  inst.: 165366066 (ipc=85.0) sim_rate=95311 (inst/sec) elapsed = 0:0:28:55 / Thu Apr 12 17:01:49 2018
GPGPU-Sim PTX: 167800000 instructions simulated : ctaid=(4,6,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 1946500  inst.: 165460613 (ipc=85.0) sim_rate=95311 (inst/sec) elapsed = 0:0:28:56 / Thu Apr 12 17:01:50 2018
GPGPU-Sim uArch: cycles simulated: 1947500  inst.: 165551350 (ipc=85.0) sim_rate=95308 (inst/sec) elapsed = 0:0:28:57 / Thu Apr 12 17:01:51 2018
GPGPU-Sim PTX: 167900000 instructions simulated : ctaid=(2,0,0) tid=(2,0,0)
GPGPU-Sim PTX: 168000000 instructions simulated : ctaid=(4,5,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 1949000  inst.: 165691881 (ipc=85.0) sim_rate=95334 (inst/sec) elapsed = 0:0:28:58 / Thu Apr 12 17:01:52 2018
GPGPU-Sim PTX: 168100000 instructions simulated : ctaid=(8,0,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 1950000  inst.: 165788469 (ipc=85.0) sim_rate=95335 (inst/sec) elapsed = 0:0:28:59 / Thu Apr 12 17:01:53 2018
GPGPU-Sim PTX: 168200000 instructions simulated : ctaid=(6,3,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 1951000  inst.: 165878354 (ipc=85.0) sim_rate=95332 (inst/sec) elapsed = 0:0:29:00 / Thu Apr 12 17:01:54 2018
GPGPU-Sim PTX: 168300000 instructions simulated : ctaid=(2,3,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 1952000  inst.: 165969202 (ipc=85.0) sim_rate=95329 (inst/sec) elapsed = 0:0:29:01 / Thu Apr 12 17:01:55 2018
GPGPU-Sim PTX: 168400000 instructions simulated : ctaid=(0,4,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 1953500  inst.: 166108034 (ipc=85.0) sim_rate=95354 (inst/sec) elapsed = 0:0:29:02 / Thu Apr 12 17:01:56 2018
GPGPU-Sim PTX: 168500000 instructions simulated : ctaid=(7,3,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 1954500  inst.: 166194264 (ipc=85.0) sim_rate=95349 (inst/sec) elapsed = 0:0:29:03 / Thu Apr 12 17:01:57 2018
GPGPU-Sim PTX: 168600000 instructions simulated : ctaid=(0,3,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 1955500  inst.: 166285020 (ipc=85.0) sim_rate=95346 (inst/sec) elapsed = 0:0:29:04 / Thu Apr 12 17:01:58 2018
GPGPU-Sim PTX: 168700000 instructions simulated : ctaid=(7,2,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 1957000  inst.: 166417363 (ipc=85.0) sim_rate=95368 (inst/sec) elapsed = 0:0:29:05 / Thu Apr 12 17:01:59 2018
GPGPU-Sim PTX: 168800000 instructions simulated : ctaid=(6,4,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 1958000  inst.: 166500771 (ipc=85.0) sim_rate=95361 (inst/sec) elapsed = 0:0:29:06 / Thu Apr 12 17:02:00 2018
GPGPU-Sim PTX: 168900000 instructions simulated : ctaid=(5,1,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 1959000  inst.: 166586485 (ipc=85.0) sim_rate=95355 (inst/sec) elapsed = 0:0:29:07 / Thu Apr 12 17:02:01 2018
GPGPU-Sim PTX: 169000000 instructions simulated : ctaid=(5,4,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 1960000  inst.: 166676043 (ipc=85.0) sim_rate=95352 (inst/sec) elapsed = 0:0:29:08 / Thu Apr 12 17:02:02 2018
GPGPU-Sim PTX: 169100000 instructions simulated : ctaid=(2,1,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 1961000  inst.: 166768593 (ipc=85.0) sim_rate=95350 (inst/sec) elapsed = 0:0:29:09 / Thu Apr 12 17:02:03 2018
GPGPU-Sim PTX: 169200000 instructions simulated : ctaid=(6,4,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 1962000  inst.: 166872101 (ipc=85.1) sim_rate=95355 (inst/sec) elapsed = 0:0:29:10 / Thu Apr 12 17:02:04 2018
GPGPU-Sim PTX: 169300000 instructions simulated : ctaid=(0,5,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1963500  inst.: 167005806 (ipc=85.1) sim_rate=95377 (inst/sec) elapsed = 0:0:29:11 / Thu Apr 12 17:02:05 2018
GPGPU-Sim PTX: 169400000 instructions simulated : ctaid=(4,4,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 1964500  inst.: 167096509 (ipc=85.1) sim_rate=95374 (inst/sec) elapsed = 0:0:29:12 / Thu Apr 12 17:02:06 2018
GPGPU-Sim PTX: 169500000 instructions simulated : ctaid=(1,3,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 1966000  inst.: 167216317 (ipc=85.1) sim_rate=95388 (inst/sec) elapsed = 0:0:29:13 / Thu Apr 12 17:02:07 2018
GPGPU-Sim PTX: 169600000 instructions simulated : ctaid=(7,6,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 1967000  inst.: 167293650 (ipc=85.1) sim_rate=95378 (inst/sec) elapsed = 0:0:29:14 / Thu Apr 12 17:02:08 2018
GPGPU-Sim PTX: 169700000 instructions simulated : ctaid=(3,4,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 1968000  inst.: 167386575 (ipc=85.1) sim_rate=95376 (inst/sec) elapsed = 0:0:29:15 / Thu Apr 12 17:02:09 2018
GPGPU-Sim PTX: 169800000 instructions simulated : ctaid=(4,2,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 1969000  inst.: 167491234 (ipc=85.1) sim_rate=95382 (inst/sec) elapsed = 0:0:29:16 / Thu Apr 12 17:02:10 2018
GPGPU-Sim PTX: 169900000 instructions simulated : ctaid=(0,1,0) tid=(6,6,0)
GPGPU-Sim PTX: 170000000 instructions simulated : ctaid=(4,4,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 1970500  inst.: 167629602 (ipc=85.1) sim_rate=95406 (inst/sec) elapsed = 0:0:29:17 / Thu Apr 12 17:02:11 2018
GPGPU-Sim uArch: cycles simulated: 1971500  inst.: 167715278 (ipc=85.1) sim_rate=95401 (inst/sec) elapsed = 0:0:29:18 / Thu Apr 12 17:02:12 2018
GPGPU-Sim PTX: 170100000 instructions simulated : ctaid=(5,2,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 1972500  inst.: 167802420 (ipc=85.1) sim_rate=95396 (inst/sec) elapsed = 0:0:29:19 / Thu Apr 12 17:02:13 2018
GPGPU-Sim PTX: 170200000 instructions simulated : ctaid=(7,5,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 1973500  inst.: 167888710 (ipc=85.1) sim_rate=95391 (inst/sec) elapsed = 0:0:29:20 / Thu Apr 12 17:02:14 2018
GPGPU-Sim PTX: 170300000 instructions simulated : ctaid=(1,2,0) tid=(1,7,0)
GPGPU-Sim PTX: 170400000 instructions simulated : ctaid=(4,1,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 1975000  inst.: 168020076 (ipc=85.1) sim_rate=95411 (inst/sec) elapsed = 0:0:29:21 / Thu Apr 12 17:02:15 2018
GPGPU-Sim PTX: 170500000 instructions simulated : ctaid=(0,5,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 1976000  inst.: 168118169 (ipc=85.1) sim_rate=95413 (inst/sec) elapsed = 0:0:29:22 / Thu Apr 12 17:02:16 2018
GPGPU-Sim PTX: 170600000 instructions simulated : ctaid=(7,5,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 1977000  inst.: 168221165 (ipc=85.1) sim_rate=95417 (inst/sec) elapsed = 0:0:29:23 / Thu Apr 12 17:02:17 2018
GPGPU-Sim PTX: 170700000 instructions simulated : ctaid=(7,3,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 1978000  inst.: 168319979 (ipc=85.1) sim_rate=95419 (inst/sec) elapsed = 0:0:29:24 / Thu Apr 12 17:02:18 2018
GPGPU-Sim PTX: 170800000 instructions simulated : ctaid=(2,6,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1979000  inst.: 168416109 (ipc=85.1) sim_rate=95419 (inst/sec) elapsed = 0:0:29:25 / Thu Apr 12 17:02:19 2018
GPGPU-Sim PTX: 170900000 instructions simulated : ctaid=(7,5,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1980500  inst.: 168527528 (ipc=85.1) sim_rate=95428 (inst/sec) elapsed = 0:0:29:26 / Thu Apr 12 17:02:20 2018
GPGPU-Sim PTX: 171000000 instructions simulated : ctaid=(1,2,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 1981500  inst.: 168621023 (ipc=85.1) sim_rate=95427 (inst/sec) elapsed = 0:0:29:27 / Thu Apr 12 17:02:21 2018
GPGPU-Sim PTX: 171100000 instructions simulated : ctaid=(4,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1982500  inst.: 168708644 (ipc=85.1) sim_rate=95423 (inst/sec) elapsed = 0:0:29:28 / Thu Apr 12 17:02:22 2018
GPGPU-Sim PTX: 171200000 instructions simulated : ctaid=(5,1,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 1984000  inst.: 168852967 (ipc=85.1) sim_rate=95451 (inst/sec) elapsed = 0:0:29:29 / Thu Apr 12 17:02:23 2018
GPGPU-Sim PTX: 171300000 instructions simulated : ctaid=(0,4,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 1985000  inst.: 168945758 (ipc=85.1) sim_rate=95449 (inst/sec) elapsed = 0:0:29:30 / Thu Apr 12 17:02:24 2018
GPGPU-Sim PTX: 171400000 instructions simulated : ctaid=(7,0,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 1986000  inst.: 169032219 (ipc=85.1) sim_rate=95444 (inst/sec) elapsed = 0:0:29:31 / Thu Apr 12 17:02:25 2018
GPGPU-Sim PTX: 171500000 instructions simulated : ctaid=(2,3,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 1987000  inst.: 169121597 (ipc=85.1) sim_rate=95441 (inst/sec) elapsed = 0:0:29:32 / Thu Apr 12 17:02:26 2018
GPGPU-Sim PTX: 171600000 instructions simulated : ctaid=(4,3,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 1988000  inst.: 169213884 (ipc=85.1) sim_rate=95439 (inst/sec) elapsed = 0:0:29:33 / Thu Apr 12 17:02:27 2018
GPGPU-Sim PTX: 171700000 instructions simulated : ctaid=(8,1,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 1989000  inst.: 169304628 (ipc=85.1) sim_rate=95436 (inst/sec) elapsed = 0:0:29:34 / Thu Apr 12 17:02:28 2018
GPGPU-Sim uArch: cycles simulated: 1990000  inst.: 169385468 (ipc=85.1) sim_rate=95428 (inst/sec) elapsed = 0:0:29:35 / Thu Apr 12 17:02:29 2018
GPGPU-Sim PTX: 171800000 instructions simulated : ctaid=(1,1,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 1991000  inst.: 169477710 (ipc=85.1) sim_rate=95426 (inst/sec) elapsed = 0:0:29:36 / Thu Apr 12 17:02:30 2018
GPGPU-Sim PTX: 171900000 instructions simulated : ctaid=(4,2,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 1992500  inst.: 169593317 (ipc=85.1) sim_rate=95437 (inst/sec) elapsed = 0:0:29:37 / Thu Apr 12 17:02:31 2018
GPGPU-Sim PTX: 172000000 instructions simulated : ctaid=(3,3,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 1993500  inst.: 169672338 (ipc=85.1) sim_rate=95428 (inst/sec) elapsed = 0:0:29:38 / Thu Apr 12 17:02:32 2018
GPGPU-Sim PTX: 172100000 instructions simulated : ctaid=(7,5,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1994500  inst.: 169753890 (ipc=85.1) sim_rate=95420 (inst/sec) elapsed = 0:0:29:39 / Thu Apr 12 17:02:33 2018
GPGPU-Sim PTX: 172200000 instructions simulated : ctaid=(7,0,0) tid=(2,2,0)
GPGPU-Sim PTX: 172300000 instructions simulated : ctaid=(8,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1996000  inst.: 169897447 (ipc=85.1) sim_rate=95448 (inst/sec) elapsed = 0:0:29:40 / Thu Apr 12 17:02:34 2018
GPGPU-Sim uArch: cycles simulated: 1997000  inst.: 169991979 (ipc=85.1) sim_rate=95447 (inst/sec) elapsed = 0:0:29:41 / Thu Apr 12 17:02:35 2018
GPGPU-Sim PTX: 172400000 instructions simulated : ctaid=(4,5,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 1998000  inst.: 170087210 (ipc=85.1) sim_rate=95447 (inst/sec) elapsed = 0:0:29:42 / Thu Apr 12 17:02:36 2018
GPGPU-Sim PTX: 172500000 instructions simulated : ctaid=(7,2,0) tid=(6,6,0)
GPGPU-Sim PTX: 172600000 instructions simulated : ctaid=(7,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1999500  inst.: 170219978 (ipc=85.1) sim_rate=95468 (inst/sec) elapsed = 0:0:29:43 / Thu Apr 12 17:02:37 2018
GPGPU-Sim PTX: 172700000 instructions simulated : ctaid=(0,6,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 2000500  inst.: 170303208 (ipc=85.1) sim_rate=95461 (inst/sec) elapsed = 0:0:29:44 / Thu Apr 12 17:02:38 2018
GPGPU-Sim PTX: 172800000 instructions simulated : ctaid=(3,0,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 2001500  inst.: 170390270 (ipc=85.1) sim_rate=95456 (inst/sec) elapsed = 0:0:29:45 / Thu Apr 12 17:02:39 2018
GPGPU-Sim PTX: 172900000 instructions simulated : ctaid=(0,0,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 2003000  inst.: 170499115 (ipc=85.1) sim_rate=95464 (inst/sec) elapsed = 0:0:29:46 / Thu Apr 12 17:02:40 2018
GPGPU-Sim PTX: 173000000 instructions simulated : ctaid=(5,1,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 2004000  inst.: 170596282 (ipc=85.1) sim_rate=95465 (inst/sec) elapsed = 0:0:29:47 / Thu Apr 12 17:02:41 2018
GPGPU-Sim uArch: cycles simulated: 2004500  inst.: 170646827 (ipc=85.1) sim_rate=95440 (inst/sec) elapsed = 0:0:29:48 / Thu Apr 12 17:02:42 2018
GPGPU-Sim PTX: 173100000 instructions simulated : ctaid=(7,0,0) tid=(0,3,0)
GPGPU-Sim PTX: 173200000 instructions simulated : ctaid=(5,5,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 2006000  inst.: 170784183 (ipc=85.1) sim_rate=95463 (inst/sec) elapsed = 0:0:29:49 / Thu Apr 12 17:02:43 2018
GPGPU-Sim uArch: cycles simulated: 2007000  inst.: 170876098 (ipc=85.1) sim_rate=95461 (inst/sec) elapsed = 0:0:29:50 / Thu Apr 12 17:02:44 2018
GPGPU-Sim PTX: 173300000 instructions simulated : ctaid=(0,2,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 2008000  inst.: 170952560 (ipc=85.1) sim_rate=95450 (inst/sec) elapsed = 0:0:29:51 / Thu Apr 12 17:02:45 2018
GPGPU-Sim PTX: 173400000 instructions simulated : ctaid=(8,2,0) tid=(6,4,0)
GPGPU-Sim PTX: 173500000 instructions simulated : ctaid=(8,1,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 2009500  inst.: 171080069 (ipc=85.1) sim_rate=95468 (inst/sec) elapsed = 0:0:29:52 / Thu Apr 12 17:02:46 2018
GPGPU-Sim uArch: cycles simulated: 2010500  inst.: 171171406 (ipc=85.1) sim_rate=95466 (inst/sec) elapsed = 0:0:29:53 / Thu Apr 12 17:02:47 2018
GPGPU-Sim PTX: 173600000 instructions simulated : ctaid=(4,5,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 2011500  inst.: 171258364 (ipc=85.1) sim_rate=95461 (inst/sec) elapsed = 0:0:29:54 / Thu Apr 12 17:02:48 2018
GPGPU-Sim PTX: 173700000 instructions simulated : ctaid=(5,0,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 2012500  inst.: 171356850 (ipc=85.1) sim_rate=95463 (inst/sec) elapsed = 0:0:29:55 / Thu Apr 12 17:02:49 2018
GPGPU-Sim PTX: 173800000 instructions simulated : ctaid=(4,0,0) tid=(5,2,0)
GPGPU-Sim PTX: 173900000 instructions simulated : ctaid=(4,7,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 2014000  inst.: 171489556 (ipc=85.1) sim_rate=95484 (inst/sec) elapsed = 0:0:29:56 / Thu Apr 12 17:02:50 2018
GPGPU-Sim PTX: 174000000 instructions simulated : ctaid=(8,1,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 2015000  inst.: 171578107 (ipc=85.2) sim_rate=95480 (inst/sec) elapsed = 0:0:29:57 / Thu Apr 12 17:02:51 2018
GPGPU-Sim uArch: cycles simulated: 2016000  inst.: 171659912 (ipc=85.1) sim_rate=95472 (inst/sec) elapsed = 0:0:29:58 / Thu Apr 12 17:02:52 2018
GPGPU-Sim PTX: 174100000 instructions simulated : ctaid=(3,0,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 2017000  inst.: 171734804 (ipc=85.1) sim_rate=95461 (inst/sec) elapsed = 0:0:29:59 / Thu Apr 12 17:02:53 2018
GPGPU-Sim PTX: 174200000 instructions simulated : ctaid=(1,2,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 2018500  inst.: 171862583 (ipc=85.1) sim_rate=95479 (inst/sec) elapsed = 0:0:30:00 / Thu Apr 12 17:02:54 2018
GPGPU-Sim PTX: 174300000 instructions simulated : ctaid=(4,0,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 2019500  inst.: 171955929 (ipc=85.1) sim_rate=95478 (inst/sec) elapsed = 0:0:30:01 / Thu Apr 12 17:02:55 2018
GPGPU-Sim PTX: 174400000 instructions simulated : ctaid=(5,4,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 2020500  inst.: 172049532 (ipc=85.2) sim_rate=95476 (inst/sec) elapsed = 0:0:30:02 / Thu Apr 12 17:02:56 2018
GPGPU-Sim PTX: 174500000 instructions simulated : ctaid=(7,2,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 2021500  inst.: 172140859 (ipc=85.2) sim_rate=95474 (inst/sec) elapsed = 0:0:30:03 / Thu Apr 12 17:02:57 2018
GPGPU-Sim PTX: 174600000 instructions simulated : ctaid=(0,6,0) tid=(7,0,0)
GPGPU-Sim PTX: 174700000 instructions simulated : ctaid=(5,6,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 2023000  inst.: 172266664 (ipc=85.2) sim_rate=95491 (inst/sec) elapsed = 0:0:30:04 / Thu Apr 12 17:02:58 2018
GPGPU-Sim uArch: cycles simulated: 2024000  inst.: 172349210 (ipc=85.2) sim_rate=95484 (inst/sec) elapsed = 0:0:30:05 / Thu Apr 12 17:02:59 2018
GPGPU-Sim PTX: 174800000 instructions simulated : ctaid=(0,3,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 2025000  inst.: 172427127 (ipc=85.1) sim_rate=95474 (inst/sec) elapsed = 0:0:30:06 / Thu Apr 12 17:03:00 2018
GPGPU-Sim PTX: 174900000 instructions simulated : ctaid=(2,1,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 2026000  inst.: 172508775 (ipc=85.1) sim_rate=95466 (inst/sec) elapsed = 0:0:30:07 / Thu Apr 12 17:03:01 2018
GPGPU-Sim PTX: 175000000 instructions simulated : ctaid=(6,0,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 2027000  inst.: 172602980 (ipc=85.2) sim_rate=95466 (inst/sec) elapsed = 0:0:30:08 / Thu Apr 12 17:03:02 2018
GPGPU-Sim PTX: 175100000 instructions simulated : ctaid=(2,1,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 2028500  inst.: 172732284 (ipc=85.2) sim_rate=95484 (inst/sec) elapsed = 0:0:30:09 / Thu Apr 12 17:03:03 2018
GPGPU-Sim PTX: 175200000 instructions simulated : ctaid=(2,1,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 2029500  inst.: 172814702 (ipc=85.2) sim_rate=95477 (inst/sec) elapsed = 0:0:30:10 / Thu Apr 12 17:03:04 2018
GPGPU-Sim PTX: 175300000 instructions simulated : ctaid=(3,0,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 2030500  inst.: 172903221 (ipc=85.2) sim_rate=95473 (inst/sec) elapsed = 0:0:30:11 / Thu Apr 12 17:03:05 2018
GPGPU-Sim PTX: 175400000 instructions simulated : ctaid=(0,2,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 2032000  inst.: 173040596 (ipc=85.2) sim_rate=95497 (inst/sec) elapsed = 0:0:30:12 / Thu Apr 12 17:03:06 2018
GPGPU-Sim PTX: 175500000 instructions simulated : ctaid=(4,4,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 2033000  inst.: 173125785 (ipc=85.2) sim_rate=95491 (inst/sec) elapsed = 0:0:30:13 / Thu Apr 12 17:03:07 2018
GPGPU-Sim PTX: 175600000 instructions simulated : ctaid=(6,1,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 2034000  inst.: 173210989 (ipc=85.2) sim_rate=95485 (inst/sec) elapsed = 0:0:30:14 / Thu Apr 12 17:03:08 2018
GPGPU-Sim PTX: 175700000 instructions simulated : ctaid=(1,2,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 2035000  inst.: 173290724 (ipc=85.2) sim_rate=95476 (inst/sec) elapsed = 0:0:30:15 / Thu Apr 12 17:03:09 2018
GPGPU-Sim PTX: 175800000 instructions simulated : ctaid=(8,2,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 2036000  inst.: 173397963 (ipc=85.2) sim_rate=95483 (inst/sec) elapsed = 0:0:30:16 / Thu Apr 12 17:03:10 2018
GPGPU-Sim PTX: 175900000 instructions simulated : ctaid=(1,6,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 2037000  inst.: 173496504 (ipc=85.2) sim_rate=95485 (inst/sec) elapsed = 0:0:30:17 / Thu Apr 12 17:03:11 2018
GPGPU-Sim PTX: 176000000 instructions simulated : ctaid=(1,6,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 2038000  inst.: 173585189 (ipc=85.2) sim_rate=95481 (inst/sec) elapsed = 0:0:30:18 / Thu Apr 12 17:03:12 2018
GPGPU-Sim PTX: 176100000 instructions simulated : ctaid=(2,1,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 2039000  inst.: 173673011 (ipc=85.2) sim_rate=95477 (inst/sec) elapsed = 0:0:30:19 / Thu Apr 12 17:03:13 2018
GPGPU-Sim PTX: 176200000 instructions simulated : ctaid=(2,2,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 2040000  inst.: 173757581 (ipc=85.2) sim_rate=95471 (inst/sec) elapsed = 0:0:30:20 / Thu Apr 12 17:03:14 2018
GPGPU-Sim PTX: 176300000 instructions simulated : ctaid=(8,3,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 2041500  inst.: 173883434 (ipc=85.2) sim_rate=95487 (inst/sec) elapsed = 0:0:30:21 / Thu Apr 12 17:03:15 2018
GPGPU-Sim PTX: 176400000 instructions simulated : ctaid=(6,4,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 2042500  inst.: 173972420 (ipc=85.2) sim_rate=95484 (inst/sec) elapsed = 0:0:30:22 / Thu Apr 12 17:03:16 2018
GPGPU-Sim PTX: 176500000 instructions simulated : ctaid=(4,7,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 2044000  inst.: 174101194 (ipc=85.2) sim_rate=95502 (inst/sec) elapsed = 0:0:30:23 / Thu Apr 12 17:03:17 2018
GPGPU-Sim PTX: 176600000 instructions simulated : ctaid=(2,0,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 2045000  inst.: 174200563 (ipc=85.2) sim_rate=95504 (inst/sec) elapsed = 0:0:30:24 / Thu Apr 12 17:03:18 2018
GPGPU-Sim PTX: 176700000 instructions simulated : ctaid=(5,4,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 2046000  inst.: 174296635 (ipc=85.2) sim_rate=95505 (inst/sec) elapsed = 0:0:30:25 / Thu Apr 12 17:03:19 2018
GPGPU-Sim PTX: 176800000 instructions simulated : ctaid=(8,6,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 2047000  inst.: 174376877 (ipc=85.2) sim_rate=95496 (inst/sec) elapsed = 0:0:30:26 / Thu Apr 12 17:03:20 2018
GPGPU-Sim PTX: 176900000 instructions simulated : ctaid=(8,6,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2048000  inst.: 174466885 (ipc=85.2) sim_rate=95493 (inst/sec) elapsed = 0:0:30:27 / Thu Apr 12 17:03:21 2018
GPGPU-Sim PTX: 177000000 instructions simulated : ctaid=(0,7,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 2049500  inst.: 174577036 (ipc=85.2) sim_rate=95501 (inst/sec) elapsed = 0:0:30:28 / Thu Apr 12 17:03:22 2018
GPGPU-Sim PTX: 177100000 instructions simulated : ctaid=(3,5,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 2050500  inst.: 174656033 (ipc=85.2) sim_rate=95492 (inst/sec) elapsed = 0:0:30:29 / Thu Apr 12 17:03:23 2018
GPGPU-Sim PTX: 177200000 instructions simulated : ctaid=(6,0,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 2051500  inst.: 174742454 (ipc=85.2) sim_rate=95487 (inst/sec) elapsed = 0:0:30:30 / Thu Apr 12 17:03:24 2018
GPGPU-Sim PTX: 177300000 instructions simulated : ctaid=(5,5,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 2052500  inst.: 174839356 (ipc=85.2) sim_rate=95488 (inst/sec) elapsed = 0:0:30:31 / Thu Apr 12 17:03:25 2018
GPGPU-Sim PTX: 177400000 instructions simulated : ctaid=(4,2,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 2053500  inst.: 174928934 (ipc=85.2) sim_rate=95485 (inst/sec) elapsed = 0:0:30:32 / Thu Apr 12 17:03:26 2018
GPGPU-Sim PTX: 177500000 instructions simulated : ctaid=(0,5,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 2054500  inst.: 175026128 (ipc=85.2) sim_rate=95486 (inst/sec) elapsed = 0:0:30:33 / Thu Apr 12 17:03:27 2018
GPGPU-Sim uArch: cycles simulated: 2055500  inst.: 175112713 (ipc=85.2) sim_rate=95481 (inst/sec) elapsed = 0:0:30:34 / Thu Apr 12 17:03:28 2018
GPGPU-Sim PTX: 177600000 instructions simulated : ctaid=(1,3,0) tid=(4,4,0)
GPGPU-Sim PTX: 177700000 instructions simulated : ctaid=(5,1,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 2057000  inst.: 175225226 (ipc=85.2) sim_rate=95490 (inst/sec) elapsed = 0:0:30:35 / Thu Apr 12 17:03:29 2018
GPGPU-Sim uArch: cycles simulated: 2058000  inst.: 175311418 (ipc=85.2) sim_rate=95485 (inst/sec) elapsed = 0:0:30:36 / Thu Apr 12 17:03:30 2018
GPGPU-Sim PTX: 177800000 instructions simulated : ctaid=(3,5,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 2059000  inst.: 175388512 (ipc=85.2) sim_rate=95475 (inst/sec) elapsed = 0:0:30:37 / Thu Apr 12 17:03:31 2018
GPGPU-Sim PTX: 177900000 instructions simulated : ctaid=(2,1,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 2060000  inst.: 175474160 (ipc=85.2) sim_rate=95470 (inst/sec) elapsed = 0:0:30:38 / Thu Apr 12 17:03:32 2018
GPGPU-Sim PTX: 178000000 instructions simulated : ctaid=(3,4,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 2061500  inst.: 175594678 (ipc=85.2) sim_rate=95483 (inst/sec) elapsed = 0:0:30:39 / Thu Apr 12 17:03:33 2018
GPGPU-Sim PTX: 178100000 instructions simulated : ctaid=(7,3,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 2062500  inst.: 175676803 (ipc=85.2) sim_rate=95476 (inst/sec) elapsed = 0:0:30:40 / Thu Apr 12 17:03:34 2018
GPGPU-Sim PTX: 178200000 instructions simulated : ctaid=(8,5,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 2063500  inst.: 175770346 (ipc=85.2) sim_rate=95475 (inst/sec) elapsed = 0:0:30:41 / Thu Apr 12 17:03:35 2018
GPGPU-Sim PTX: 178300000 instructions simulated : ctaid=(5,1,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 2065000  inst.: 175899166 (ipc=85.2) sim_rate=95493 (inst/sec) elapsed = 0:0:30:42 / Thu Apr 12 17:03:36 2018
GPGPU-Sim PTX: 178400000 instructions simulated : ctaid=(0,4,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 2066000  inst.: 175981756 (ipc=85.2) sim_rate=95486 (inst/sec) elapsed = 0:0:30:43 / Thu Apr 12 17:03:37 2018
GPGPU-Sim PTX: 178500000 instructions simulated : ctaid=(4,3,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 2067000  inst.: 176073538 (ipc=85.2) sim_rate=95484 (inst/sec) elapsed = 0:0:30:44 / Thu Apr 12 17:03:38 2018
GPGPU-Sim PTX: 178600000 instructions simulated : ctaid=(4,0,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 2068000  inst.: 176164078 (ipc=85.2) sim_rate=95481 (inst/sec) elapsed = 0:0:30:45 / Thu Apr 12 17:03:39 2018
GPGPU-Sim PTX: 178700000 instructions simulated : ctaid=(8,1,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 2069500  inst.: 176287744 (ipc=85.2) sim_rate=95497 (inst/sec) elapsed = 0:0:30:46 / Thu Apr 12 17:03:40 2018
GPGPU-Sim PTX: 178800000 instructions simulated : ctaid=(3,4,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 2070500  inst.: 176377006 (ipc=85.2) sim_rate=95493 (inst/sec) elapsed = 0:0:30:47 / Thu Apr 12 17:03:41 2018
GPGPU-Sim PTX: 178900000 instructions simulated : ctaid=(1,7,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 2071500  inst.: 176463452 (ipc=85.2) sim_rate=95488 (inst/sec) elapsed = 0:0:30:48 / Thu Apr 12 17:03:42 2018
GPGPU-Sim PTX: 179000000 instructions simulated : ctaid=(3,5,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 2072500  inst.: 176546542 (ipc=85.2) sim_rate=95482 (inst/sec) elapsed = 0:0:30:49 / Thu Apr 12 17:03:43 2018
GPGPU-Sim PTX: 179100000 instructions simulated : ctaid=(2,6,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2073500  inst.: 176626773 (ipc=85.2) sim_rate=95473 (inst/sec) elapsed = 0:0:30:50 / Thu Apr 12 17:03:44 2018
GPGPU-Sim PTX: 179200000 instructions simulated : ctaid=(4,1,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 2075000  inst.: 176749746 (ipc=85.2) sim_rate=95488 (inst/sec) elapsed = 0:0:30:51 / Thu Apr 12 17:03:45 2018
GPGPU-Sim PTX: 179300000 instructions simulated : ctaid=(2,6,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 2076000  inst.: 176835153 (ipc=85.2) sim_rate=95483 (inst/sec) elapsed = 0:0:30:52 / Thu Apr 12 17:03:46 2018
GPGPU-Sim PTX: 179400000 instructions simulated : ctaid=(6,6,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 2077500  inst.: 176962828 (ipc=85.2) sim_rate=95500 (inst/sec) elapsed = 0:0:30:53 / Thu Apr 12 17:03:47 2018
GPGPU-Sim PTX: 179500000 instructions simulated : ctaid=(1,6,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 2078500  inst.: 177048257 (ipc=85.2) sim_rate=95495 (inst/sec) elapsed = 0:0:30:54 / Thu Apr 12 17:03:48 2018
GPGPU-Sim PTX: 179600000 instructions simulated : ctaid=(4,5,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 2079500  inst.: 177126684 (ipc=85.2) sim_rate=95486 (inst/sec) elapsed = 0:0:30:55 / Thu Apr 12 17:03:49 2018
GPGPU-Sim PTX: 179700000 instructions simulated : ctaid=(7,2,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 2081000  inst.: 177243749 (ipc=85.2) sim_rate=95497 (inst/sec) elapsed = 0:0:30:56 / Thu Apr 12 17:03:50 2018
GPGPU-Sim PTX: 179800000 instructions simulated : ctaid=(8,2,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 2082000  inst.: 177321924 (ipc=85.2) sim_rate=95488 (inst/sec) elapsed = 0:0:30:57 / Thu Apr 12 17:03:51 2018
GPGPU-Sim PTX: 179900000 instructions simulated : ctaid=(5,7,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 2083000  inst.: 177405928 (ipc=85.2) sim_rate=95482 (inst/sec) elapsed = 0:0:30:58 / Thu Apr 12 17:03:52 2018
GPGPU-Sim PTX: 180000000 instructions simulated : ctaid=(2,6,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 2084000  inst.: 177490264 (ipc=85.2) sim_rate=95476 (inst/sec) elapsed = 0:0:30:59 / Thu Apr 12 17:03:53 2018
GPGPU-Sim uArch: cycles simulated: 2085000  inst.: 177579706 (ipc=85.2) sim_rate=95472 (inst/sec) elapsed = 0:0:31:00 / Thu Apr 12 17:03:54 2018
GPGPU-Sim PTX: 180100000 instructions simulated : ctaid=(7,5,0) tid=(7,6,0)
GPGPU-Sim PTX: 180200000 instructions simulated : ctaid=(8,3,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 2086500  inst.: 177711627 (ipc=85.2) sim_rate=95492 (inst/sec) elapsed = 0:0:31:01 / Thu Apr 12 17:03:55 2018
GPGPU-Sim PTX: 180300000 instructions simulated : ctaid=(5,1,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 2087500  inst.: 177798309 (ipc=85.2) sim_rate=95487 (inst/sec) elapsed = 0:0:31:02 / Thu Apr 12 17:03:56 2018
GPGPU-Sim PTX: 180400000 instructions simulated : ctaid=(4,2,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 2088500  inst.: 177885177 (ipc=85.2) sim_rate=95483 (inst/sec) elapsed = 0:0:31:03 / Thu Apr 12 17:03:57 2018
GPGPU-Sim uArch: cycles simulated: 2089500  inst.: 177966148 (ipc=85.2) sim_rate=95475 (inst/sec) elapsed = 0:0:31:04 / Thu Apr 12 17:03:58 2018
GPGPU-Sim PTX: 180500000 instructions simulated : ctaid=(0,0,0) tid=(1,7,0)
GPGPU-Sim PTX: 180600000 instructions simulated : ctaid=(4,0,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 2091000  inst.: 178090216 (ipc=85.2) sim_rate=95490 (inst/sec) elapsed = 0:0:31:05 / Thu Apr 12 17:03:59 2018
GPGPU-Sim uArch: cycles simulated: 2092000  inst.: 178172868 (ipc=85.2) sim_rate=95483 (inst/sec) elapsed = 0:0:31:06 / Thu Apr 12 17:04:00 2018
GPGPU-Sim PTX: 180700000 instructions simulated : ctaid=(3,6,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 2093000  inst.: 178256001 (ipc=85.2) sim_rate=95477 (inst/sec) elapsed = 0:0:31:07 / Thu Apr 12 17:04:01 2018
GPGPU-Sim PTX: 180800000 instructions simulated : ctaid=(4,2,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 2094000  inst.: 178335802 (ipc=85.2) sim_rate=95468 (inst/sec) elapsed = 0:0:31:08 / Thu Apr 12 17:04:02 2018
GPGPU-Sim PTX: 180900000 instructions simulated : ctaid=(3,4,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 2095000  inst.: 178414485 (ipc=85.2) sim_rate=95459 (inst/sec) elapsed = 0:0:31:09 / Thu Apr 12 17:04:03 2018
GPGPU-Sim PTX: 181000000 instructions simulated : ctaid=(1,5,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 2096000  inst.: 178497803 (ipc=85.2) sim_rate=95453 (inst/sec) elapsed = 0:0:31:10 / Thu Apr 12 17:04:04 2018
GPGPU-Sim PTX: 181100000 instructions simulated : ctaid=(8,2,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 2097500  inst.: 178627158 (ipc=85.2) sim_rate=95471 (inst/sec) elapsed = 0:0:31:11 / Thu Apr 12 17:04:05 2018
GPGPU-Sim PTX: 181200000 instructions simulated : ctaid=(0,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 2098500  inst.: 178712466 (ipc=85.2) sim_rate=95466 (inst/sec) elapsed = 0:0:31:12 / Thu Apr 12 17:04:06 2018
GPGPU-Sim PTX: 181300000 instructions simulated : ctaid=(3,6,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 2099500  inst.: 178798737 (ipc=85.2) sim_rate=95461 (inst/sec) elapsed = 0:0:31:13 / Thu Apr 12 17:04:07 2018
GPGPU-Sim PTX: 181400000 instructions simulated : ctaid=(8,6,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 2100500  inst.: 178887477 (ipc=85.2) sim_rate=95457 (inst/sec) elapsed = 0:0:31:14 / Thu Apr 12 17:04:08 2018
GPGPU-Sim PTX: 181500000 instructions simulated : ctaid=(4,4,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 2102000  inst.: 179024880 (ipc=85.2) sim_rate=95479 (inst/sec) elapsed = 0:0:31:15 / Thu Apr 12 17:04:09 2018
GPGPU-Sim PTX: 181600000 instructions simulated : ctaid=(2,4,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 2103000  inst.: 179104834 (ipc=85.2) sim_rate=95471 (inst/sec) elapsed = 0:0:31:16 / Thu Apr 12 17:04:10 2018
GPGPU-Sim PTX: 181700000 instructions simulated : ctaid=(3,3,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 2104000  inst.: 179183966 (ipc=85.2) sim_rate=95462 (inst/sec) elapsed = 0:0:31:17 / Thu Apr 12 17:04:11 2018
GPGPU-Sim PTX: 181800000 instructions simulated : ctaid=(5,3,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 2105000  inst.: 179259536 (ipc=85.2) sim_rate=95452 (inst/sec) elapsed = 0:0:31:18 / Thu Apr 12 17:04:12 2018
GPGPU-Sim uArch: cycles simulated: 2106000  inst.: 179341425 (ipc=85.2) sim_rate=95445 (inst/sec) elapsed = 0:0:31:19 / Thu Apr 12 17:04:13 2018
GPGPU-Sim PTX: 181900000 instructions simulated : ctaid=(1,0,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 2107000  inst.: 179428076 (ipc=85.2) sim_rate=95440 (inst/sec) elapsed = 0:0:31:20 / Thu Apr 12 17:04:14 2018
GPGPU-Sim PTX: 182000000 instructions simulated : ctaid=(4,0,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 2108000  inst.: 179513723 (ipc=85.2) sim_rate=95435 (inst/sec) elapsed = 0:0:31:21 / Thu Apr 12 17:04:15 2018
GPGPU-Sim PTX: 182100000 instructions simulated : ctaid=(6,6,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 2109000  inst.: 179598344 (ipc=85.2) sim_rate=95429 (inst/sec) elapsed = 0:0:31:22 / Thu Apr 12 17:04:16 2018
GPGPU-Sim PTX: 182200000 instructions simulated : ctaid=(3,6,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 2110000  inst.: 179680549 (ipc=85.2) sim_rate=95422 (inst/sec) elapsed = 0:0:31:23 / Thu Apr 12 17:04:17 2018
GPGPU-Sim PTX: 182300000 instructions simulated : ctaid=(4,4,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 2111000  inst.: 179758145 (ipc=85.2) sim_rate=95413 (inst/sec) elapsed = 0:0:31:24 / Thu Apr 12 17:04:18 2018
GPGPU-Sim PTX: 182400000 instructions simulated : ctaid=(7,2,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 2112500  inst.: 179870849 (ipc=85.1) sim_rate=95422 (inst/sec) elapsed = 0:0:31:25 / Thu Apr 12 17:04:19 2018
GPGPU-Sim uArch: cycles simulated: 2113500  inst.: 179943133 (ipc=85.1) sim_rate=95409 (inst/sec) elapsed = 0:0:31:26 / Thu Apr 12 17:04:20 2018
GPGPU-Sim PTX: 182500000 instructions simulated : ctaid=(3,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 2114500  inst.: 180030208 (ipc=85.1) sim_rate=95405 (inst/sec) elapsed = 0:0:31:27 / Thu Apr 12 17:04:21 2018
GPGPU-Sim PTX: 182600000 instructions simulated : ctaid=(2,2,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 2115500  inst.: 180116022 (ipc=85.1) sim_rate=95400 (inst/sec) elapsed = 0:0:31:28 / Thu Apr 12 17:04:22 2018
GPGPU-Sim PTX: 182700000 instructions simulated : ctaid=(8,4,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 2116500  inst.: 180203808 (ipc=85.1) sim_rate=95396 (inst/sec) elapsed = 0:0:31:29 / Thu Apr 12 17:04:23 2018
GPGPU-Sim PTX: 182800000 instructions simulated : ctaid=(1,2,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 2117500  inst.: 180282324 (ipc=85.1) sim_rate=95387 (inst/sec) elapsed = 0:0:31:30 / Thu Apr 12 17:04:24 2018
GPGPU-Sim PTX: 182900000 instructions simulated : ctaid=(0,1,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 2119000  inst.: 180407417 (ipc=85.1) sim_rate=95403 (inst/sec) elapsed = 0:0:31:31 / Thu Apr 12 17:04:25 2018
GPGPU-Sim PTX: 183000000 instructions simulated : ctaid=(7,1,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 2120000  inst.: 180485994 (ipc=85.1) sim_rate=95394 (inst/sec) elapsed = 0:0:31:32 / Thu Apr 12 17:04:26 2018
GPGPU-Sim PTX: 183100000 instructions simulated : ctaid=(4,2,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 2121000  inst.: 180570786 (ipc=85.1) sim_rate=95388 (inst/sec) elapsed = 0:0:31:33 / Thu Apr 12 17:04:27 2018
GPGPU-Sim PTX: 183200000 instructions simulated : ctaid=(2,5,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2122000  inst.: 180653770 (ipc=85.1) sim_rate=95382 (inst/sec) elapsed = 0:0:31:34 / Thu Apr 12 17:04:28 2018
GPGPU-Sim uArch: cycles simulated: 2123000  inst.: 180731704 (ipc=85.1) sim_rate=95372 (inst/sec) elapsed = 0:0:31:35 / Thu Apr 12 17:04:29 2018
GPGPU-Sim PTX: 183300000 instructions simulated : ctaid=(8,6,0) tid=(6,1,0)
GPGPU-Sim PTX: 183400000 instructions simulated : ctaid=(5,7,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 2124500  inst.: 180853868 (ipc=85.1) sim_rate=95387 (inst/sec) elapsed = 0:0:31:36 / Thu Apr 12 17:04:30 2018
GPGPU-Sim uArch: cycles simulated: 2125500  inst.: 180932565 (ipc=85.1) sim_rate=95378 (inst/sec) elapsed = 0:0:31:37 / Thu Apr 12 17:04:31 2018
GPGPU-Sim PTX: 183500000 instructions simulated : ctaid=(7,3,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 2126500  inst.: 181010573 (ipc=85.1) sim_rate=95369 (inst/sec) elapsed = 0:0:31:38 / Thu Apr 12 17:04:32 2018
GPGPU-Sim PTX: 183600000 instructions simulated : ctaid=(0,1,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 2128000  inst.: 181128705 (ipc=85.1) sim_rate=95381 (inst/sec) elapsed = 0:0:31:39 / Thu Apr 12 17:04:33 2018
GPGPU-Sim PTX: 183700000 instructions simulated : ctaid=(7,4,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 2129000  inst.: 181206644 (ipc=85.1) sim_rate=95371 (inst/sec) elapsed = 0:0:31:40 / Thu Apr 12 17:04:34 2018
GPGPU-Sim PTX: 183800000 instructions simulated : ctaid=(6,0,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 2130000  inst.: 181288648 (ipc=85.1) sim_rate=95364 (inst/sec) elapsed = 0:0:31:41 / Thu Apr 12 17:04:35 2018
GPGPU-Sim PTX: 183900000 instructions simulated : ctaid=(7,2,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 2131000  inst.: 181384787 (ipc=85.1) sim_rate=95365 (inst/sec) elapsed = 0:0:31:42 / Thu Apr 12 17:04:36 2018
GPGPU-Sim PTX: 184000000 instructions simulated : ctaid=(1,1,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 2132500  inst.: 181512328 (ipc=85.1) sim_rate=95382 (inst/sec) elapsed = 0:0:31:43 / Thu Apr 12 17:04:37 2018
GPGPU-Sim PTX: 184100000 instructions simulated : ctaid=(6,2,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 2133500  inst.: 181584420 (ipc=85.1) sim_rate=95369 (inst/sec) elapsed = 0:0:31:44 / Thu Apr 12 17:04:38 2018
GPGPU-Sim PTX: 184200000 instructions simulated : ctaid=(5,1,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2134500  inst.: 181663183 (ipc=85.1) sim_rate=95361 (inst/sec) elapsed = 0:0:31:45 / Thu Apr 12 17:04:39 2018
GPGPU-Sim PTX: 184300000 instructions simulated : ctaid=(6,6,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2135500  inst.: 181743095 (ipc=85.1) sim_rate=95353 (inst/sec) elapsed = 0:0:31:46 / Thu Apr 12 17:04:40 2018
GPGPU-Sim PTX: 184400000 instructions simulated : ctaid=(4,1,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 2136500  inst.: 181823962 (ipc=85.1) sim_rate=95345 (inst/sec) elapsed = 0:0:31:47 / Thu Apr 12 17:04:41 2018
GPGPU-Sim PTX: 184500000 instructions simulated : ctaid=(1,6,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 2138000  inst.: 181938835 (ipc=85.1) sim_rate=95355 (inst/sec) elapsed = 0:0:31:48 / Thu Apr 12 17:04:42 2018
GPGPU-Sim PTX: 184600000 instructions simulated : ctaid=(6,2,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 2139500  inst.: 182052713 (ipc=85.1) sim_rate=95365 (inst/sec) elapsed = 0:0:31:49 / Thu Apr 12 17:04:43 2018
GPGPU-Sim PTX: 184700000 instructions simulated : ctaid=(5,4,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 2140500  inst.: 182140955 (ipc=85.1) sim_rate=95361 (inst/sec) elapsed = 0:0:31:50 / Thu Apr 12 17:04:44 2018
GPGPU-Sim uArch: cycles simulated: 2141500  inst.: 182214492 (ipc=85.1) sim_rate=95350 (inst/sec) elapsed = 0:0:31:51 / Thu Apr 12 17:04:45 2018
GPGPU-Sim PTX: 184800000 instructions simulated : ctaid=(6,5,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 2142500  inst.: 182299788 (ipc=85.1) sim_rate=95345 (inst/sec) elapsed = 0:0:31:52 / Thu Apr 12 17:04:46 2018
GPGPU-Sim PTX: 184900000 instructions simulated : ctaid=(5,6,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 2143500  inst.: 182378443 (ipc=85.1) sim_rate=95336 (inst/sec) elapsed = 0:0:31:53 / Thu Apr 12 17:04:47 2018
GPGPU-Sim PTX: 185000000 instructions simulated : ctaid=(2,5,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2144500  inst.: 182459903 (ipc=85.1) sim_rate=95329 (inst/sec) elapsed = 0:0:31:54 / Thu Apr 12 17:04:48 2018
GPGPU-Sim PTX: 185100000 instructions simulated : ctaid=(8,4,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 2145500  inst.: 182546279 (ipc=85.1) sim_rate=95324 (inst/sec) elapsed = 0:0:31:55 / Thu Apr 12 17:04:49 2018
GPGPU-Sim PTX: 185200000 instructions simulated : ctaid=(8,5,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 2146500  inst.: 182627608 (ipc=85.1) sim_rate=95317 (inst/sec) elapsed = 0:0:31:56 / Thu Apr 12 17:04:50 2018
GPGPU-Sim PTX: 185300000 instructions simulated : ctaid=(1,6,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 2148000  inst.: 182743611 (ipc=85.1) sim_rate=95327 (inst/sec) elapsed = 0:0:31:57 / Thu Apr 12 17:04:51 2018
GPGPU-Sim PTX: 185400000 instructions simulated : ctaid=(1,0,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 2149000  inst.: 182825469 (ipc=85.1) sim_rate=95320 (inst/sec) elapsed = 0:0:31:58 / Thu Apr 12 17:04:52 2018
GPGPU-Sim PTX: 185500000 instructions simulated : ctaid=(0,7,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 2150000  inst.: 182911435 (ipc=85.1) sim_rate=95316 (inst/sec) elapsed = 0:0:31:59 / Thu Apr 12 17:04:53 2018
GPGPU-Sim uArch: cycles simulated: 2151000  inst.: 182995339 (ipc=85.1) sim_rate=95310 (inst/sec) elapsed = 0:0:32:00 / Thu Apr 12 17:04:54 2018
GPGPU-Sim PTX: 185600000 instructions simulated : ctaid=(1,1,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 2152000  inst.: 183071476 (ipc=85.1) sim_rate=95300 (inst/sec) elapsed = 0:0:32:01 / Thu Apr 12 17:04:55 2018
GPGPU-Sim PTX: 185700000 instructions simulated : ctaid=(5,2,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 2153500  inst.: 183190688 (ipc=85.1) sim_rate=95312 (inst/sec) elapsed = 0:0:32:02 / Thu Apr 12 17:04:56 2018
GPGPU-Sim PTX: 185800000 instructions simulated : ctaid=(4,5,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 2154500  inst.: 183266099 (ipc=85.1) sim_rate=95302 (inst/sec) elapsed = 0:0:32:03 / Thu Apr 12 17:04:57 2018
GPGPU-Sim PTX: 185900000 instructions simulated : ctaid=(8,2,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 2155500  inst.: 183345123 (ipc=85.1) sim_rate=95293 (inst/sec) elapsed = 0:0:32:04 / Thu Apr 12 17:04:58 2018
GPGPU-Sim PTX: 186000000 instructions simulated : ctaid=(5,4,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 2156500  inst.: 183421795 (ipc=85.1) sim_rate=95284 (inst/sec) elapsed = 0:0:32:05 / Thu Apr 12 17:04:59 2018
GPGPU-Sim PTX: 186100000 instructions simulated : ctaid=(3,0,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 2158000  inst.: 183553836 (ipc=85.1) sim_rate=95303 (inst/sec) elapsed = 0:0:32:06 / Thu Apr 12 17:05:00 2018
GPGPU-Sim PTX: 186200000 instructions simulated : ctaid=(0,2,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2159000  inst.: 183634255 (ipc=85.1) sim_rate=95295 (inst/sec) elapsed = 0:0:32:07 / Thu Apr 12 17:05:01 2018
GPGPU-Sim PTX: 186300000 instructions simulated : ctaid=(4,2,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 2160000  inst.: 183709442 (ipc=85.1) sim_rate=95284 (inst/sec) elapsed = 0:0:32:08 / Thu Apr 12 17:05:02 2018
GPGPU-Sim uArch: cycles simulated: 2161000  inst.: 183787264 (ipc=85.0) sim_rate=95275 (inst/sec) elapsed = 0:0:32:09 / Thu Apr 12 17:05:03 2018
GPGPU-Sim PTX: 186400000 instructions simulated : ctaid=(6,2,0) tid=(6,5,0)
GPGPU-Sim PTX: 186500000 instructions simulated : ctaid=(2,2,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 2162500  inst.: 183907544 (ipc=85.0) sim_rate=95288 (inst/sec) elapsed = 0:0:32:10 / Thu Apr 12 17:05:04 2018
GPGPU-Sim uArch: cycles simulated: 2163500  inst.: 183986387 (ipc=85.0) sim_rate=95280 (inst/sec) elapsed = 0:0:32:11 / Thu Apr 12 17:05:05 2018
GPGPU-Sim PTX: 186600000 instructions simulated : ctaid=(1,5,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 2164500  inst.: 184071322 (ipc=85.0) sim_rate=95275 (inst/sec) elapsed = 0:0:32:12 / Thu Apr 12 17:05:06 2018
GPGPU-Sim PTX: 186700000 instructions simulated : ctaid=(5,3,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 2165500  inst.: 184145093 (ipc=85.0) sim_rate=95263 (inst/sec) elapsed = 0:0:32:13 / Thu Apr 12 17:05:07 2018
GPGPU-Sim PTX: 186800000 instructions simulated : ctaid=(0,2,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 2167000  inst.: 184256381 (ipc=85.0) sim_rate=95272 (inst/sec) elapsed = 0:0:32:14 / Thu Apr 12 17:05:08 2018
GPGPU-Sim PTX: 186900000 instructions simulated : ctaid=(6,1,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 2168000  inst.: 184336141 (ipc=85.0) sim_rate=95264 (inst/sec) elapsed = 0:0:32:15 / Thu Apr 12 17:05:09 2018
GPGPU-Sim PTX: 187000000 instructions simulated : ctaid=(7,0,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 2169000  inst.: 184406137 (ipc=85.0) sim_rate=95251 (inst/sec) elapsed = 0:0:32:16 / Thu Apr 12 17:05:10 2018
GPGPU-Sim uArch: cycles simulated: 2170000  inst.: 184483971 (ipc=85.0) sim_rate=95242 (inst/sec) elapsed = 0:0:32:17 / Thu Apr 12 17:05:11 2018
GPGPU-Sim PTX: 187100000 instructions simulated : ctaid=(5,0,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 2171000  inst.: 184565003 (ipc=85.0) sim_rate=95234 (inst/sec) elapsed = 0:0:32:18 / Thu Apr 12 17:05:12 2018
GPGPU-Sim PTX: 187200000 instructions simulated : ctaid=(2,5,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 2172000  inst.: 184638745 (ipc=85.0) sim_rate=95223 (inst/sec) elapsed = 0:0:32:19 / Thu Apr 12 17:05:13 2018
GPGPU-Sim PTX: 187300000 instructions simulated : ctaid=(2,4,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 2173500  inst.: 184763697 (ipc=85.0) sim_rate=95239 (inst/sec) elapsed = 0:0:32:20 / Thu Apr 12 17:05:14 2018
GPGPU-Sim PTX: 187400000 instructions simulated : ctaid=(3,6,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 2174500  inst.: 184847776 (ipc=85.0) sim_rate=95233 (inst/sec) elapsed = 0:0:32:21 / Thu Apr 12 17:05:15 2018
GPGPU-Sim PTX: 187500000 instructions simulated : ctaid=(7,7,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 2175500  inst.: 184924736 (ipc=85.0) sim_rate=95223 (inst/sec) elapsed = 0:0:32:22 / Thu Apr 12 17:05:16 2018
GPGPU-Sim PTX: 187600000 instructions simulated : ctaid=(4,0,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2176500  inst.: 185007208 (ipc=85.0) sim_rate=95217 (inst/sec) elapsed = 0:0:32:23 / Thu Apr 12 17:05:17 2018
GPGPU-Sim PTX: 187700000 instructions simulated : ctaid=(1,6,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 2178000  inst.: 185123224 (ipc=85.0) sim_rate=95227 (inst/sec) elapsed = 0:0:32:24 / Thu Apr 12 17:05:18 2018
GPGPU-Sim PTX: 187800000 instructions simulated : ctaid=(1,1,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 2179000  inst.: 185196402 (ipc=85.0) sim_rate=95216 (inst/sec) elapsed = 0:0:32:25 / Thu Apr 12 17:05:19 2018
GPGPU-Sim PTX: 187900000 instructions simulated : ctaid=(1,6,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 2180000  inst.: 185278278 (ipc=85.0) sim_rate=95209 (inst/sec) elapsed = 0:0:32:26 / Thu Apr 12 17:05:20 2018
GPGPU-Sim uArch: cycles simulated: 2181000  inst.: 185350500 (ipc=85.0) sim_rate=95197 (inst/sec) elapsed = 0:0:32:27 / Thu Apr 12 17:05:21 2018
GPGPU-Sim PTX: 188000000 instructions simulated : ctaid=(2,0,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 2182000  inst.: 185433034 (ipc=85.0) sim_rate=95191 (inst/sec) elapsed = 0:0:32:28 / Thu Apr 12 17:05:22 2018
GPGPU-Sim PTX: 188100000 instructions simulated : ctaid=(0,4,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 2183500  inst.: 185552150 (ipc=85.0) sim_rate=95203 (inst/sec) elapsed = 0:0:32:29 / Thu Apr 12 17:05:23 2018
GPGPU-Sim PTX: 188200000 instructions simulated : ctaid=(8,4,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 2184500  inst.: 185632888 (ipc=85.0) sim_rate=95196 (inst/sec) elapsed = 0:0:32:30 / Thu Apr 12 17:05:24 2018
GPGPU-Sim PTX: 188300000 instructions simulated : ctaid=(2,6,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 2185500  inst.: 185713868 (ipc=85.0) sim_rate=95189 (inst/sec) elapsed = 0:0:32:31 / Thu Apr 12 17:05:25 2018
GPGPU-Sim PTX: 188400000 instructions simulated : ctaid=(5,1,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 2186500  inst.: 185788064 (ipc=85.0) sim_rate=95178 (inst/sec) elapsed = 0:0:32:32 / Thu Apr 12 17:05:26 2018
GPGPU-Sim PTX: 188500000 instructions simulated : ctaid=(1,2,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 2187500  inst.: 185874688 (ipc=85.0) sim_rate=95173 (inst/sec) elapsed = 0:0:32:33 / Thu Apr 12 17:05:27 2018
GPGPU-Sim uArch: cycles simulated: 2188500  inst.: 185958204 (ipc=85.0) sim_rate=95167 (inst/sec) elapsed = 0:0:32:34 / Thu Apr 12 17:05:28 2018
GPGPU-Sim PTX: 188600000 instructions simulated : ctaid=(8,4,0) tid=(5,3,0)
GPGPU-Sim PTX: 188700000 instructions simulated : ctaid=(8,0,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 2190000  inst.: 186069690 (ipc=85.0) sim_rate=95176 (inst/sec) elapsed = 0:0:32:35 / Thu Apr 12 17:05:29 2018
GPGPU-Sim uArch: cycles simulated: 2191000  inst.: 186157801 (ipc=85.0) sim_rate=95172 (inst/sec) elapsed = 0:0:32:36 / Thu Apr 12 17:05:30 2018
GPGPU-Sim PTX: 188800000 instructions simulated : ctaid=(1,6,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 2192000  inst.: 186225082 (ipc=85.0) sim_rate=95158 (inst/sec) elapsed = 0:0:32:37 / Thu Apr 12 17:05:31 2018
GPGPU-Sim PTX: 188900000 instructions simulated : ctaid=(1,2,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 2193500  inst.: 186340609 (ipc=85.0) sim_rate=95168 (inst/sec) elapsed = 0:0:32:38 / Thu Apr 12 17:05:32 2018
GPGPU-Sim PTX: 189000000 instructions simulated : ctaid=(5,7,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 2194500  inst.: 186416176 (ipc=84.9) sim_rate=95158 (inst/sec) elapsed = 0:0:32:39 / Thu Apr 12 17:05:33 2018
GPGPU-Sim PTX: 189100000 instructions simulated : ctaid=(5,4,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 2196000  inst.: 186531801 (ipc=84.9) sim_rate=95169 (inst/sec) elapsed = 0:0:32:40 / Thu Apr 12 17:05:34 2018
GPGPU-Sim PTX: 189200000 instructions simulated : ctaid=(6,2,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 2197000  inst.: 186609517 (ipc=84.9) sim_rate=95160 (inst/sec) elapsed = 0:0:32:41 / Thu Apr 12 17:05:35 2018
GPGPU-Sim PTX: 189300000 instructions simulated : ctaid=(1,5,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 2198000  inst.: 186681910 (ipc=84.9) sim_rate=95148 (inst/sec) elapsed = 0:0:32:42 / Thu Apr 12 17:05:36 2018
GPGPU-Sim PTX: 189400000 instructions simulated : ctaid=(5,1,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2199500  inst.: 186805325 (ipc=84.9) sim_rate=95163 (inst/sec) elapsed = 0:0:32:43 / Thu Apr 12 17:05:37 2018
GPGPU-Sim PTX: 189500000 instructions simulated : ctaid=(3,4,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 2200500  inst.: 186883113 (ipc=84.9) sim_rate=95154 (inst/sec) elapsed = 0:0:32:44 / Thu Apr 12 17:05:38 2018
GPGPU-Sim PTX: 189600000 instructions simulated : ctaid=(5,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 2201500  inst.: 186969447 (ipc=84.9) sim_rate=95149 (inst/sec) elapsed = 0:0:32:45 / Thu Apr 12 17:05:39 2018
GPGPU-Sim uArch: cycles simulated: 2202500  inst.: 187040900 (ipc=84.9) sim_rate=95137 (inst/sec) elapsed = 0:0:32:46 / Thu Apr 12 17:05:40 2018
GPGPU-Sim PTX: 189700000 instructions simulated : ctaid=(2,2,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 2203500  inst.: 187120471 (ipc=84.9) sim_rate=95129 (inst/sec) elapsed = 0:0:32:47 / Thu Apr 12 17:05:41 2018
GPGPU-Sim PTX: 189800000 instructions simulated : ctaid=(6,5,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 2205000  inst.: 187228752 (ipc=84.9) sim_rate=95136 (inst/sec) elapsed = 0:0:32:48 / Thu Apr 12 17:05:42 2018
GPGPU-Sim PTX: 189900000 instructions simulated : ctaid=(8,4,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 2206000  inst.: 187311863 (ipc=84.9) sim_rate=95130 (inst/sec) elapsed = 0:0:32:49 / Thu Apr 12 17:05:43 2018
GPGPU-Sim PTX: 190000000 instructions simulated : ctaid=(1,5,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 2207000  inst.: 187390236 (ipc=84.9) sim_rate=95121 (inst/sec) elapsed = 0:0:32:50 / Thu Apr 12 17:05:44 2018
GPGPU-Sim PTX: 190100000 instructions simulated : ctaid=(5,3,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 2208000  inst.: 187463097 (ipc=84.9) sim_rate=95110 (inst/sec) elapsed = 0:0:32:51 / Thu Apr 12 17:05:45 2018
GPGPU-Sim PTX: 190200000 instructions simulated : ctaid=(1,3,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 2209500  inst.: 187587921 (ipc=84.9) sim_rate=95125 (inst/sec) elapsed = 0:0:32:52 / Thu Apr 12 17:05:46 2018
GPGPU-Sim PTX: 190300000 instructions simulated : ctaid=(5,6,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 2210500  inst.: 187657575 (ipc=84.9) sim_rate=95112 (inst/sec) elapsed = 0:0:32:53 / Thu Apr 12 17:05:47 2018
GPGPU-Sim uArch: cycles simulated: 2211500  inst.: 187738872 (ipc=84.9) sim_rate=95105 (inst/sec) elapsed = 0:0:32:54 / Thu Apr 12 17:05:48 2018
GPGPU-Sim PTX: 190400000 instructions simulated : ctaid=(3,4,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 2212500  inst.: 187815119 (ipc=84.9) sim_rate=95096 (inst/sec) elapsed = 0:0:32:55 / Thu Apr 12 17:05:49 2018
GPGPU-Sim PTX: 190500000 instructions simulated : ctaid=(3,3,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 2214000  inst.: 187923238 (ipc=84.9) sim_rate=95102 (inst/sec) elapsed = 0:0:32:56 / Thu Apr 12 17:05:50 2018
GPGPU-Sim PTX: 190600000 instructions simulated : ctaid=(7,2,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 2215000  inst.: 188005524 (ipc=84.9) sim_rate=95096 (inst/sec) elapsed = 0:0:32:57 / Thu Apr 12 17:05:51 2018
GPGPU-Sim PTX: 190700000 instructions simulated : ctaid=(7,6,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 2216500  inst.: 188118332 (ipc=84.9) sim_rate=95105 (inst/sec) elapsed = 0:0:32:58 / Thu Apr 12 17:05:52 2018
GPGPU-Sim PTX: 190800000 instructions simulated : ctaid=(8,6,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 2217500  inst.: 188203965 (ipc=84.9) sim_rate=95100 (inst/sec) elapsed = 0:0:32:59 / Thu Apr 12 17:05:53 2018
GPGPU-Sim PTX: 190900000 instructions simulated : ctaid=(4,6,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 2218500  inst.: 188277442 (ipc=84.9) sim_rate=95089 (inst/sec) elapsed = 0:0:33:00 / Thu Apr 12 17:05:54 2018
GPGPU-Sim PTX: 191000000 instructions simulated : ctaid=(5,3,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 2219500  inst.: 188349405 (ipc=84.9) sim_rate=95077 (inst/sec) elapsed = 0:0:33:01 / Thu Apr 12 17:05:55 2018
GPGPU-Sim uArch: cycles simulated: 2220500  inst.: 188418833 (ipc=84.9) sim_rate=95065 (inst/sec) elapsed = 0:0:33:02 / Thu Apr 12 17:05:56 2018
GPGPU-Sim PTX: 191100000 instructions simulated : ctaid=(2,3,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 2221500  inst.: 188498017 (ipc=84.9) sim_rate=95056 (inst/sec) elapsed = 0:0:33:03 / Thu Apr 12 17:05:57 2018
GPGPU-Sim PTX: 191200000 instructions simulated : ctaid=(1,6,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 2222500  inst.: 188575196 (ipc=84.8) sim_rate=95047 (inst/sec) elapsed = 0:0:33:04 / Thu Apr 12 17:05:58 2018
GPGPU-Sim PTX: 191300000 instructions simulated : ctaid=(4,6,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 2223500  inst.: 188654983 (ipc=84.8) sim_rate=95040 (inst/sec) elapsed = 0:0:33:05 / Thu Apr 12 17:05:59 2018
GPGPU-Sim PTX: 191400000 instructions simulated : ctaid=(7,1,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 2225000  inst.: 188779026 (ipc=84.8) sim_rate=95054 (inst/sec) elapsed = 0:0:33:06 / Thu Apr 12 17:06:00 2018
GPGPU-Sim PTX: 191500000 instructions simulated : ctaid=(5,3,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 2226000  inst.: 188859361 (ipc=84.8) sim_rate=95047 (inst/sec) elapsed = 0:0:33:07 / Thu Apr 12 17:06:01 2018
GPGPU-Sim PTX: 191600000 instructions simulated : ctaid=(3,0,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 2227000  inst.: 188943815 (ipc=84.8) sim_rate=95042 (inst/sec) elapsed = 0:0:33:08 / Thu Apr 12 17:06:02 2018
GPGPU-Sim PTX: 191700000 instructions simulated : ctaid=(0,1,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 2228000  inst.: 189023988 (ipc=84.8) sim_rate=95034 (inst/sec) elapsed = 0:0:33:09 / Thu Apr 12 17:06:03 2018
GPGPU-Sim uArch: cycles simulated: 2229000  inst.: 189101599 (ipc=84.8) sim_rate=95025 (inst/sec) elapsed = 0:0:33:10 / Thu Apr 12 17:06:04 2018
GPGPU-Sim PTX: 191800000 instructions simulated : ctaid=(6,5,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 2230000  inst.: 189180099 (ipc=84.8) sim_rate=95017 (inst/sec) elapsed = 0:0:33:11 / Thu Apr 12 17:06:05 2018
GPGPU-Sim PTX: 191900000 instructions simulated : ctaid=(4,6,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 2231500  inst.: 189299497 (ipc=84.8) sim_rate=95029 (inst/sec) elapsed = 0:0:33:12 / Thu Apr 12 17:06:06 2018
GPGPU-Sim PTX: 192000000 instructions simulated : ctaid=(2,3,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 2232500  inst.: 189380856 (ipc=84.8) sim_rate=95023 (inst/sec) elapsed = 0:0:33:13 / Thu Apr 12 17:06:07 2018
GPGPU-Sim PTX: 192100000 instructions simulated : ctaid=(7,6,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 2233500  inst.: 189457974 (ipc=84.8) sim_rate=95014 (inst/sec) elapsed = 0:0:33:14 / Thu Apr 12 17:06:08 2018
GPGPU-Sim PTX: 192200000 instructions simulated : ctaid=(0,0,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 2234500  inst.: 189536337 (ipc=84.8) sim_rate=95005 (inst/sec) elapsed = 0:0:33:15 / Thu Apr 12 17:06:09 2018
GPGPU-Sim PTX: 192300000 instructions simulated : ctaid=(2,0,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 2235500  inst.: 189615582 (ipc=84.8) sim_rate=94997 (inst/sec) elapsed = 0:0:33:16 / Thu Apr 12 17:06:10 2018
GPGPU-Sim uArch: cycles simulated: 2236500  inst.: 189688008 (ipc=84.8) sim_rate=94986 (inst/sec) elapsed = 0:0:33:17 / Thu Apr 12 17:06:11 2018
GPGPU-Sim PTX: 192400000 instructions simulated : ctaid=(2,0,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 2237500  inst.: 189771840 (ipc=84.8) sim_rate=94980 (inst/sec) elapsed = 0:0:33:18 / Thu Apr 12 17:06:12 2018
GPGPU-Sim PTX: 192500000 instructions simulated : ctaid=(0,1,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 2239000  inst.: 189876157 (ipc=84.8) sim_rate=94985 (inst/sec) elapsed = 0:0:33:19 / Thu Apr 12 17:06:13 2018
GPGPU-Sim PTX: 192600000 instructions simulated : ctaid=(4,2,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 2240000  inst.: 189956363 (ipc=84.8) sim_rate=94978 (inst/sec) elapsed = 0:0:33:20 / Thu Apr 12 17:06:14 2018
GPGPU-Sim PTX: 192700000 instructions simulated : ctaid=(5,6,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 2241000  inst.: 190039377 (ipc=84.8) sim_rate=94972 (inst/sec) elapsed = 0:0:33:21 / Thu Apr 12 17:06:15 2018
GPGPU-Sim PTX: 192800000 instructions simulated : ctaid=(0,0,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 2242500  inst.: 190151141 (ipc=84.8) sim_rate=94980 (inst/sec) elapsed = 0:0:33:22 / Thu Apr 12 17:06:16 2018
GPGPU-Sim PTX: 192900000 instructions simulated : ctaid=(2,6,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 2243500  inst.: 190235381 (ipc=84.8) sim_rate=94975 (inst/sec) elapsed = 0:0:33:23 / Thu Apr 12 17:06:17 2018
GPGPU-Sim PTX: 193000000 instructions simulated : ctaid=(8,1,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 2244500  inst.: 190315661 (ipc=84.8) sim_rate=94967 (inst/sec) elapsed = 0:0:33:24 / Thu Apr 12 17:06:18 2018
GPGPU-Sim PTX: 193100000 instructions simulated : ctaid=(0,6,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 2246000  inst.: 190426781 (ipc=84.8) sim_rate=94975 (inst/sec) elapsed = 0:0:33:25 / Thu Apr 12 17:06:19 2018
GPGPU-Sim PTX: 193200000 instructions simulated : ctaid=(7,2,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 2247000  inst.: 190506131 (ipc=84.8) sim_rate=94968 (inst/sec) elapsed = 0:0:33:26 / Thu Apr 12 17:06:20 2018
GPGPU-Sim uArch: cycles simulated: 2248000  inst.: 190581521 (ipc=84.8) sim_rate=94958 (inst/sec) elapsed = 0:0:33:27 / Thu Apr 12 17:06:21 2018
GPGPU-Sim PTX: 193300000 instructions simulated : ctaid=(4,3,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 2249000  inst.: 190669354 (ipc=84.8) sim_rate=94954 (inst/sec) elapsed = 0:0:33:28 / Thu Apr 12 17:06:22 2018
GPGPU-Sim PTX: 193400000 instructions simulated : ctaid=(8,6,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 2250000  inst.: 190763289 (ipc=84.8) sim_rate=94954 (inst/sec) elapsed = 0:0:33:29 / Thu Apr 12 17:06:23 2018
GPGPU-Sim PTX: 193500000 instructions simulated : ctaid=(2,3,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 2251500  inst.: 190883185 (ipc=84.8) sim_rate=94966 (inst/sec) elapsed = 0:0:33:30 / Thu Apr 12 17:06:24 2018
GPGPU-Sim PTX: 193600000 instructions simulated : ctaid=(4,2,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 2252500  inst.: 190964526 (ipc=84.8) sim_rate=94959 (inst/sec) elapsed = 0:0:33:31 / Thu Apr 12 17:06:25 2018
GPGPU-Sim PTX: 193700000 instructions simulated : ctaid=(1,2,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 2253500  inst.: 191049750 (ipc=84.8) sim_rate=94955 (inst/sec) elapsed = 0:0:33:32 / Thu Apr 12 17:06:26 2018
GPGPU-Sim PTX: 193800000 instructions simulated : ctaid=(8,5,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 2255000  inst.: 191158640 (ipc=84.8) sim_rate=94962 (inst/sec) elapsed = 0:0:33:33 / Thu Apr 12 17:06:27 2018
GPGPU-Sim PTX: 193900000 instructions simulated : ctaid=(6,1,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 2256000  inst.: 191237797 (ipc=84.8) sim_rate=94954 (inst/sec) elapsed = 0:0:33:34 / Thu Apr 12 17:06:28 2018
GPGPU-Sim PTX: 194000000 instructions simulated : ctaid=(8,6,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 2257500  inst.: 191359072 (ipc=84.8) sim_rate=94967 (inst/sec) elapsed = 0:0:33:35 / Thu Apr 12 17:06:29 2018
GPGPU-Sim PTX: 194100000 instructions simulated : ctaid=(1,6,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 2258500  inst.: 191441468 (ipc=84.8) sim_rate=94961 (inst/sec) elapsed = 0:0:33:36 / Thu Apr 12 17:06:30 2018
GPGPU-Sim PTX: 194200000 instructions simulated : ctaid=(5,6,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 2259500  inst.: 191515735 (ipc=84.8) sim_rate=94950 (inst/sec) elapsed = 0:0:33:37 / Thu Apr 12 17:06:31 2018
GPGPU-Sim PTX: 194300000 instructions simulated : ctaid=(2,1,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 2260500  inst.: 191594042 (ipc=84.8) sim_rate=94942 (inst/sec) elapsed = 0:0:33:38 / Thu Apr 12 17:06:32 2018
GPGPU-Sim PTX: 194400000 instructions simulated : ctaid=(8,3,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 2262000  inst.: 191717359 (ipc=84.8) sim_rate=94956 (inst/sec) elapsed = 0:0:33:39 / Thu Apr 12 17:06:33 2018
GPGPU-Sim PTX: 194500000 instructions simulated : ctaid=(5,3,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 2263000  inst.: 191800363 (ipc=84.8) sim_rate=94950 (inst/sec) elapsed = 0:0:33:40 / Thu Apr 12 17:06:34 2018
GPGPU-Sim uArch: cycles simulated: 2264000  inst.: 191878823 (ipc=84.8) sim_rate=94942 (inst/sec) elapsed = 0:0:33:41 / Thu Apr 12 17:06:35 2018
GPGPU-Sim PTX: 194600000 instructions simulated : ctaid=(4,1,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 2265000  inst.: 191960217 (ipc=84.8) sim_rate=94935 (inst/sec) elapsed = 0:0:33:42 / Thu Apr 12 17:06:36 2018
GPGPU-Sim PTX: 194700000 instructions simulated : ctaid=(2,0,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 2266000  inst.: 192033616 (ipc=84.7) sim_rate=94925 (inst/sec) elapsed = 0:0:33:43 / Thu Apr 12 17:06:37 2018
GPGPU-Sim PTX: 194800000 instructions simulated : ctaid=(2,3,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2267000  inst.: 192114029 (ipc=84.7) sim_rate=94917 (inst/sec) elapsed = 0:0:33:44 / Thu Apr 12 17:06:38 2018
GPGPU-Sim PTX: 194900000 instructions simulated : ctaid=(3,3,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 2268000  inst.: 192187988 (ipc=84.7) sim_rate=94907 (inst/sec) elapsed = 0:0:33:45 / Thu Apr 12 17:06:39 2018
GPGPU-Sim PTX: 195000000 instructions simulated : ctaid=(3,0,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 2269500  inst.: 192294907 (ipc=84.7) sim_rate=94913 (inst/sec) elapsed = 0:0:33:46 / Thu Apr 12 17:06:40 2018
GPGPU-Sim PTX: 195100000 instructions simulated : ctaid=(3,5,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 2270500  inst.: 192380210 (ipc=84.7) sim_rate=94908 (inst/sec) elapsed = 0:0:33:47 / Thu Apr 12 17:06:41 2018
GPGPU-Sim uArch: cycles simulated: 2271500  inst.: 192453389 (ipc=84.7) sim_rate=94898 (inst/sec) elapsed = 0:0:33:48 / Thu Apr 12 17:06:42 2018
GPGPU-Sim PTX: 195200000 instructions simulated : ctaid=(0,6,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 2273000  inst.: 192556841 (ipc=84.7) sim_rate=94902 (inst/sec) elapsed = 0:0:33:49 / Thu Apr 12 17:06:43 2018
GPGPU-Sim PTX: 195300000 instructions simulated : ctaid=(6,5,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 2274000  inst.: 192627507 (ipc=84.7) sim_rate=94890 (inst/sec) elapsed = 0:0:33:50 / Thu Apr 12 17:06:44 2018
GPGPU-Sim PTX: 195400000 instructions simulated : ctaid=(8,6,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 2275500  inst.: 192751060 (ipc=84.7) sim_rate=94904 (inst/sec) elapsed = 0:0:33:51 / Thu Apr 12 17:06:45 2018
GPGPU-Sim PTX: 195500000 instructions simulated : ctaid=(0,1,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 2276500  inst.: 192832059 (ipc=84.7) sim_rate=94897 (inst/sec) elapsed = 0:0:33:52 / Thu Apr 12 17:06:46 2018
GPGPU-Sim PTX: 195600000 instructions simulated : ctaid=(4,3,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 2278000  inst.: 192942627 (ipc=84.7) sim_rate=94905 (inst/sec) elapsed = 0:0:33:53 / Thu Apr 12 17:06:47 2018
GPGPU-Sim PTX: 195700000 instructions simulated : ctaid=(8,1,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 2279000  inst.: 193021057 (ipc=84.7) sim_rate=94897 (inst/sec) elapsed = 0:0:33:54 / Thu Apr 12 17:06:48 2018
GPGPU-Sim PTX: 195800000 instructions simulated : ctaid=(0,2,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 2280000  inst.: 193089981 (ipc=84.7) sim_rate=94884 (inst/sec) elapsed = 0:0:33:55 / Thu Apr 12 17:06:49 2018
GPGPU-Sim uArch: cycles simulated: 2281000  inst.: 193156616 (ipc=84.7) sim_rate=94870 (inst/sec) elapsed = 0:0:33:56 / Thu Apr 12 17:06:50 2018
GPGPU-Sim PTX: 195900000 instructions simulated : ctaid=(5,3,0) tid=(0,0,0)
GPGPU-Sim PTX: 196000000 instructions simulated : ctaid=(5,5,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 2282500  inst.: 193266737 (ipc=84.7) sim_rate=94878 (inst/sec) elapsed = 0:0:33:57 / Thu Apr 12 17:06:51 2018
GPGPU-Sim uArch: cycles simulated: 2283500  inst.: 193336320 (ipc=84.7) sim_rate=94865 (inst/sec) elapsed = 0:0:33:58 / Thu Apr 12 17:06:52 2018
GPGPU-Sim PTX: 196100000 instructions simulated : ctaid=(1,0,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 2285000  inst.: 193449411 (ipc=84.7) sim_rate=94874 (inst/sec) elapsed = 0:0:33:59 / Thu Apr 12 17:06:53 2018
GPGPU-Sim PTX: 196200000 instructions simulated : ctaid=(2,0,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 2286000  inst.: 193531122 (ipc=84.7) sim_rate=94868 (inst/sec) elapsed = 0:0:34:00 / Thu Apr 12 17:06:54 2018
GPGPU-Sim PTX: 196300000 instructions simulated : ctaid=(3,2,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 2287000  inst.: 193604045 (ipc=84.7) sim_rate=94857 (inst/sec) elapsed = 0:0:34:01 / Thu Apr 12 17:06:55 2018
GPGPU-Sim PTX: 196400000 instructions simulated : ctaid=(3,1,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 2288500  inst.: 193719866 (ipc=84.6) sim_rate=94867 (inst/sec) elapsed = 0:0:34:02 / Thu Apr 12 17:06:56 2018
GPGPU-Sim PTX: 196500000 instructions simulated : ctaid=(4,1,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 2289500  inst.: 193789230 (ipc=84.6) sim_rate=94855 (inst/sec) elapsed = 0:0:34:03 / Thu Apr 12 17:06:57 2018
GPGPU-Sim PTX: 196600000 instructions simulated : ctaid=(4,1,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 2290500  inst.: 193873151 (ipc=84.6) sim_rate=94849 (inst/sec) elapsed = 0:0:34:04 / Thu Apr 12 17:06:58 2018
GPGPU-Sim PTX: 196700000 instructions simulated : ctaid=(4,3,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 2292000  inst.: 193981455 (ipc=84.6) sim_rate=94856 (inst/sec) elapsed = 0:0:34:05 / Thu Apr 12 17:06:59 2018
GPGPU-Sim PTX: 196800000 instructions simulated : ctaid=(0,6,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 2293000  inst.: 194054600 (ipc=84.6) sim_rate=94845 (inst/sec) elapsed = 0:0:34:06 / Thu Apr 12 17:07:00 2018
GPGPU-Sim uArch: cycles simulated: 2294000  inst.: 194134231 (ipc=84.6) sim_rate=94838 (inst/sec) elapsed = 0:0:34:07 / Thu Apr 12 17:07:01 2018
GPGPU-Sim PTX: 196900000 instructions simulated : ctaid=(3,1,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 2295500  inst.: 194248404 (ipc=84.6) sim_rate=94847 (inst/sec) elapsed = 0:0:34:08 / Thu Apr 12 17:07:02 2018
GPGPU-Sim PTX: 197000000 instructions simulated : ctaid=(3,4,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 2296500  inst.: 194326577 (ipc=84.6) sim_rate=94839 (inst/sec) elapsed = 0:0:34:09 / Thu Apr 12 17:07:03 2018
GPGPU-Sim PTX: 197100000 instructions simulated : ctaid=(5,5,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 2297500  inst.: 194400393 (ipc=84.6) sim_rate=94829 (inst/sec) elapsed = 0:0:34:10 / Thu Apr 12 17:07:04 2018
GPGPU-Sim PTX: 197200000 instructions simulated : ctaid=(8,1,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 2299000  inst.: 194518205 (ipc=84.6) sim_rate=94840 (inst/sec) elapsed = 0:0:34:11 / Thu Apr 12 17:07:05 2018
GPGPU-Sim PTX: 197300000 instructions simulated : ctaid=(8,5,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 2300000  inst.: 194587376 (ipc=84.6) sim_rate=94828 (inst/sec) elapsed = 0:0:34:12 / Thu Apr 12 17:07:06 2018
GPGPU-Sim PTX: 197400000 instructions simulated : ctaid=(3,1,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 2301000  inst.: 194661988 (ipc=84.6) sim_rate=94818 (inst/sec) elapsed = 0:0:34:13 / Thu Apr 12 17:07:07 2018
GPGPU-Sim uArch: cycles simulated: 2302000  inst.: 194736294 (ipc=84.6) sim_rate=94808 (inst/sec) elapsed = 0:0:34:14 / Thu Apr 12 17:07:08 2018
GPGPU-Sim PTX: 197500000 instructions simulated : ctaid=(8,5,0) tid=(4,1,0)
GPGPU-Sim PTX: 197600000 instructions simulated : ctaid=(8,6,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 2303500  inst.: 194843247 (ipc=84.6) sim_rate=94814 (inst/sec) elapsed = 0:0:34:15 / Thu Apr 12 17:07:09 2018
GPGPU-Sim uArch: cycles simulated: 2304500  inst.: 194933396 (ipc=84.6) sim_rate=94811 (inst/sec) elapsed = 0:0:34:16 / Thu Apr 12 17:07:10 2018
GPGPU-Sim PTX: 197700000 instructions simulated : ctaid=(3,4,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 2305500  inst.: 195018441 (ipc=84.6) sim_rate=94807 (inst/sec) elapsed = 0:0:34:17 / Thu Apr 12 17:07:11 2018
GPGPU-Sim PTX: 197800000 instructions simulated : ctaid=(2,4,0) tid=(3,7,0)
GPGPU-Sim PTX: 197900000 instructions simulated : ctaid=(0,2,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 2307000  inst.: 195136525 (ipc=84.6) sim_rate=94818 (inst/sec) elapsed = 0:0:34:18 / Thu Apr 12 17:07:12 2018
GPGPU-Sim uArch: cycles simulated: 2308000  inst.: 195209747 (ipc=84.6) sim_rate=94808 (inst/sec) elapsed = 0:0:34:19 / Thu Apr 12 17:07:13 2018
GPGPU-Sim PTX: 198000000 instructions simulated : ctaid=(0,3,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 2309000  inst.: 195291451 (ipc=84.6) sim_rate=94801 (inst/sec) elapsed = 0:0:34:20 / Thu Apr 12 17:07:14 2018
GPGPU-Sim PTX: 198100000 instructions simulated : ctaid=(5,3,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 2310000  inst.: 195375851 (ipc=84.6) sim_rate=94796 (inst/sec) elapsed = 0:0:34:21 / Thu Apr 12 17:07:15 2018
GPGPU-Sim PTX: 198200000 instructions simulated : ctaid=(8,3,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 2311500  inst.: 195493774 (ipc=84.6) sim_rate=94807 (inst/sec) elapsed = 0:0:34:22 / Thu Apr 12 17:07:16 2018
GPGPU-Sim PTX: 198300000 instructions simulated : ctaid=(0,4,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 2312500  inst.: 195579057 (ipc=84.6) sim_rate=94803 (inst/sec) elapsed = 0:0:34:23 / Thu Apr 12 17:07:17 2018
GPGPU-Sim PTX: 198400000 instructions simulated : ctaid=(4,5,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 2313500  inst.: 195660681 (ipc=84.6) sim_rate=94796 (inst/sec) elapsed = 0:0:34:24 / Thu Apr 12 17:07:18 2018
GPGPU-Sim PTX: 198500000 instructions simulated : ctaid=(6,7,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 2314500  inst.: 195742826 (ipc=84.6) sim_rate=94790 (inst/sec) elapsed = 0:0:34:25 / Thu Apr 12 17:07:19 2018
GPGPU-Sim uArch: cycles simulated: 2315500  inst.: 195826149 (ipc=84.6) sim_rate=94785 (inst/sec) elapsed = 0:0:34:26 / Thu Apr 12 17:07:20 2018
GPGPU-Sim PTX: 198600000 instructions simulated : ctaid=(8,5,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2316500  inst.: 195912608 (ipc=84.6) sim_rate=94781 (inst/sec) elapsed = 0:0:34:27 / Thu Apr 12 17:07:21 2018
GPGPU-Sim PTX: 198700000 instructions simulated : ctaid=(4,4,0) tid=(7,2,0)
GPGPU-Sim PTX: 198800000 instructions simulated : ctaid=(7,6,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 2318000  inst.: 196028105 (ipc=84.6) sim_rate=94791 (inst/sec) elapsed = 0:0:34:28 / Thu Apr 12 17:07:22 2018
GPGPU-Sim uArch: cycles simulated: 2319000  inst.: 196112733 (ipc=84.6) sim_rate=94786 (inst/sec) elapsed = 0:0:34:29 / Thu Apr 12 17:07:23 2018
GPGPU-Sim PTX: 198900000 instructions simulated : ctaid=(8,2,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 2320000  inst.: 196196923 (ipc=84.6) sim_rate=94781 (inst/sec) elapsed = 0:0:34:30 / Thu Apr 12 17:07:24 2018
GPGPU-Sim PTX: 199000000 instructions simulated : ctaid=(0,1,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 2321000  inst.: 196285993 (ipc=84.6) sim_rate=94778 (inst/sec) elapsed = 0:0:34:31 / Thu Apr 12 17:07:25 2018
GPGPU-Sim PTX: 199100000 instructions simulated : ctaid=(0,2,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 2322500  inst.: 196404225 (ipc=84.6) sim_rate=94789 (inst/sec) elapsed = 0:0:34:32 / Thu Apr 12 17:07:26 2018
GPGPU-Sim PTX: 199200000 instructions simulated : ctaid=(2,4,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 2323500  inst.: 196480762 (ipc=84.6) sim_rate=94780 (inst/sec) elapsed = 0:0:34:33 / Thu Apr 12 17:07:27 2018
GPGPU-Sim PTX: 199300000 instructions simulated : ctaid=(0,1,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 2325000  inst.: 196597687 (ipc=84.6) sim_rate=94791 (inst/sec) elapsed = 0:0:34:34 / Thu Apr 12 17:07:28 2018
GPGPU-Sim PTX: 199400000 instructions simulated : ctaid=(5,4,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 2326000  inst.: 196680585 (ipc=84.6) sim_rate=94785 (inst/sec) elapsed = 0:0:34:35 / Thu Apr 12 17:07:29 2018
GPGPU-Sim PTX: 199500000 instructions simulated : ctaid=(1,2,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 2327000  inst.: 196755400 (ipc=84.6) sim_rate=94776 (inst/sec) elapsed = 0:0:34:36 / Thu Apr 12 17:07:30 2018
GPGPU-Sim PTX: 199600000 instructions simulated : ctaid=(5,2,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 2328500  inst.: 196865438 (ipc=84.5) sim_rate=94783 (inst/sec) elapsed = 0:0:34:37 / Thu Apr 12 17:07:31 2018
GPGPU-Sim PTX: 199700000 instructions simulated : ctaid=(6,5,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 2329500  inst.: 196944009 (ipc=84.5) sim_rate=94775 (inst/sec) elapsed = 0:0:34:38 / Thu Apr 12 17:07:32 2018
GPGPU-Sim PTX: 199800000 instructions simulated : ctaid=(1,2,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 2330500  inst.: 197021438 (ipc=84.5) sim_rate=94767 (inst/sec) elapsed = 0:0:34:39 / Thu Apr 12 17:07:33 2018
GPGPU-Sim PTX: 199900000 instructions simulated : ctaid=(8,0,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 2332000  inst.: 197137568 (ipc=84.5) sim_rate=94777 (inst/sec) elapsed = 0:0:34:40 / Thu Apr 12 17:07:34 2018
GPGPU-Sim PTX: 200000000 instructions simulated : ctaid=(6,3,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 2333000  inst.: 197222361 (ipc=84.5) sim_rate=94772 (inst/sec) elapsed = 0:0:34:41 / Thu Apr 12 17:07:35 2018
GPGPU-Sim uArch: cycles simulated: 2334000  inst.: 197301174 (ipc=84.5) sim_rate=94765 (inst/sec) elapsed = 0:0:34:42 / Thu Apr 12 17:07:36 2018
GPGPU-Sim PTX: 200100000 instructions simulated : ctaid=(6,3,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 2335000  inst.: 197382313 (ipc=84.5) sim_rate=94758 (inst/sec) elapsed = 0:0:34:43 / Thu Apr 12 17:07:37 2018
GPGPU-Sim PTX: 200200000 instructions simulated : ctaid=(7,3,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 2336500  inst.: 197494821 (ipc=84.5) sim_rate=94767 (inst/sec) elapsed = 0:0:34:44 / Thu Apr 12 17:07:38 2018
GPGPU-Sim PTX: 200300000 instructions simulated : ctaid=(7,0,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 2337500  inst.: 197567521 (ipc=84.5) sim_rate=94756 (inst/sec) elapsed = 0:0:34:45 / Thu Apr 12 17:07:39 2018
GPGPU-Sim PTX: 200400000 instructions simulated : ctaid=(7,2,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 2339000  inst.: 197680640 (ipc=84.5) sim_rate=94765 (inst/sec) elapsed = 0:0:34:46 / Thu Apr 12 17:07:40 2018
GPGPU-Sim PTX: 200500000 instructions simulated : ctaid=(3,2,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 2340000  inst.: 197754779 (ipc=84.5) sim_rate=94755 (inst/sec) elapsed = 0:0:34:47 / Thu Apr 12 17:07:41 2018
GPGPU-Sim PTX: 200600000 instructions simulated : ctaid=(0,4,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2341000  inst.: 197831699 (ipc=84.5) sim_rate=94746 (inst/sec) elapsed = 0:0:34:48 / Thu Apr 12 17:07:42 2018
GPGPU-Sim PTX: 200700000 instructions simulated : ctaid=(4,5,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 2342000  inst.: 197909054 (ipc=84.5) sim_rate=94738 (inst/sec) elapsed = 0:0:34:49 / Thu Apr 12 17:07:43 2018
GPGPU-Sim PTX: 200800000 instructions simulated : ctaid=(6,4,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 2343500  inst.: 198030791 (ipc=84.5) sim_rate=94751 (inst/sec) elapsed = 0:0:34:50 / Thu Apr 12 17:07:44 2018
GPGPU-Sim PTX: 200900000 instructions simulated : ctaid=(7,4,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 2344500  inst.: 198103704 (ipc=84.5) sim_rate=94741 (inst/sec) elapsed = 0:0:34:51 / Thu Apr 12 17:07:45 2018
GPGPU-Sim PTX: 201000000 instructions simulated : ctaid=(2,3,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 2346000  inst.: 198224329 (ipc=84.5) sim_rate=94753 (inst/sec) elapsed = 0:0:34:52 / Thu Apr 12 17:07:46 2018
GPGPU-Sim PTX: 201100000 instructions simulated : ctaid=(4,2,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 2347000  inst.: 198294602 (ipc=84.5) sim_rate=94741 (inst/sec) elapsed = 0:0:34:53 / Thu Apr 12 17:07:47 2018
GPGPU-Sim PTX: 201200000 instructions simulated : ctaid=(0,4,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 2348500  inst.: 198404967 (ipc=84.5) sim_rate=94749 (inst/sec) elapsed = 0:0:34:54 / Thu Apr 12 17:07:48 2018
GPGPU-Sim uArch: cycles simulated: 2349500  inst.: 198475635 (ipc=84.5) sim_rate=94737 (inst/sec) elapsed = 0:0:34:55 / Thu Apr 12 17:07:49 2018
GPGPU-Sim PTX: 201300000 instructions simulated : ctaid=(2,3,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 2351000  inst.: 198580993 (ipc=84.5) sim_rate=94742 (inst/sec) elapsed = 0:0:34:56 / Thu Apr 12 17:07:50 2018
GPGPU-Sim PTX: 201400000 instructions simulated : ctaid=(2,2,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 2352000  inst.: 198657586 (ipc=84.5) sim_rate=94734 (inst/sec) elapsed = 0:0:34:57 / Thu Apr 12 17:07:51 2018
GPGPU-Sim PTX: 201500000 instructions simulated : ctaid=(5,2,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 2353500  inst.: 198766089 (ipc=84.5) sim_rate=94740 (inst/sec) elapsed = 0:0:34:58 / Thu Apr 12 17:07:52 2018
GPGPU-Sim PTX: 201600000 instructions simulated : ctaid=(2,5,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 2354500  inst.: 198832042 (ipc=84.4) sim_rate=94727 (inst/sec) elapsed = 0:0:34:59 / Thu Apr 12 17:07:53 2018
GPGPU-Sim PTX: 201700000 instructions simulated : ctaid=(5,2,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2355500  inst.: 198907087 (ipc=84.4) sim_rate=94717 (inst/sec) elapsed = 0:0:35:00 / Thu Apr 12 17:07:54 2018
GPGPU-Sim PTX: 201800000 instructions simulated : ctaid=(6,6,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 2357000  inst.: 199007349 (ipc=84.4) sim_rate=94720 (inst/sec) elapsed = 0:0:35:01 / Thu Apr 12 17:07:55 2018
GPGPU-Sim PTX: 201900000 instructions simulated : ctaid=(6,5,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 2358000  inst.: 199081246 (ipc=84.4) sim_rate=94710 (inst/sec) elapsed = 0:0:35:02 / Thu Apr 12 17:07:56 2018
GPGPU-Sim PTX: 202000000 instructions simulated : ctaid=(7,5,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 2359500  inst.: 199181491 (ipc=84.4) sim_rate=94713 (inst/sec) elapsed = 0:0:35:03 / Thu Apr 12 17:07:57 2018
GPGPU-Sim uArch: cycles simulated: 2360500  inst.: 199258678 (ipc=84.4) sim_rate=94704 (inst/sec) elapsed = 0:0:35:04 / Thu Apr 12 17:07:58 2018
GPGPU-Sim PTX: 202100000 instructions simulated : ctaid=(8,2,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 2361500  inst.: 199330233 (ipc=84.4) sim_rate=94693 (inst/sec) elapsed = 0:0:35:05 / Thu Apr 12 17:07:59 2018
GPGPU-Sim PTX: 202200000 instructions simulated : ctaid=(3,2,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 2363000  inst.: 199433973 (ipc=84.4) sim_rate=94697 (inst/sec) elapsed = 0:0:35:06 / Thu Apr 12 17:08:00 2018
GPGPU-Sim PTX: 202300000 instructions simulated : ctaid=(7,6,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 2364000  inst.: 199508313 (ipc=84.4) sim_rate=94688 (inst/sec) elapsed = 0:0:35:07 / Thu Apr 12 17:08:01 2018
GPGPU-Sim PTX: 202400000 instructions simulated : ctaid=(2,5,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 2365500  inst.: 199623120 (ipc=84.4) sim_rate=94697 (inst/sec) elapsed = 0:0:35:08 / Thu Apr 12 17:08:02 2018
GPGPU-Sim PTX: 202500000 instructions simulated : ctaid=(5,3,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2366500  inst.: 199703645 (ipc=84.4) sim_rate=94691 (inst/sec) elapsed = 0:0:35:09 / Thu Apr 12 17:08:03 2018
GPGPU-Sim PTX: 202600000 instructions simulated : ctaid=(5,5,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 2367500  inst.: 199788099 (ipc=84.4) sim_rate=94686 (inst/sec) elapsed = 0:0:35:10 / Thu Apr 12 17:08:04 2018
GPGPU-Sim PTX: 202700000 instructions simulated : ctaid=(4,3,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 2369000  inst.: 199906804 (ipc=84.4) sim_rate=94697 (inst/sec) elapsed = 0:0:35:11 / Thu Apr 12 17:08:05 2018
GPGPU-Sim PTX: 202800000 instructions simulated : ctaid=(1,0,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 2370000  inst.: 199981162 (ipc=84.4) sim_rate=94688 (inst/sec) elapsed = 0:0:35:12 / Thu Apr 12 17:08:06 2018
GPGPU-Sim PTX: 202900000 instructions simulated : ctaid=(7,6,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 2371500  inst.: 200097708 (ipc=84.4) sim_rate=94698 (inst/sec) elapsed = 0:0:35:13 / Thu Apr 12 17:08:07 2018
GPGPU-Sim PTX: 203000000 instructions simulated : ctaid=(0,6,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 2372500  inst.: 200176355 (ipc=84.4) sim_rate=94690 (inst/sec) elapsed = 0:0:35:14 / Thu Apr 12 17:08:08 2018
GPGPU-Sim PTX: 203100000 instructions simulated : ctaid=(1,5,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 2374000  inst.: 200285057 (ipc=84.4) sim_rate=94697 (inst/sec) elapsed = 0:0:35:15 / Thu Apr 12 17:08:09 2018
GPGPU-Sim PTX: 203200000 instructions simulated : ctaid=(5,6,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 2375000  inst.: 200360631 (ipc=84.4) sim_rate=94688 (inst/sec) elapsed = 0:0:35:16 / Thu Apr 12 17:08:10 2018
GPGPU-Sim PTX: 203300000 instructions simulated : ctaid=(3,6,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 2376500  inst.: 200471810 (ipc=84.4) sim_rate=94696 (inst/sec) elapsed = 0:0:35:17 / Thu Apr 12 17:08:11 2018
GPGPU-Sim uArch: cycles simulated: 2377500  inst.: 200542346 (ipc=84.4) sim_rate=94684 (inst/sec) elapsed = 0:0:35:18 / Thu Apr 12 17:08:12 2018
GPGPU-Sim PTX: 203400000 instructions simulated : ctaid=(4,6,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 2378500  inst.: 200610087 (ipc=84.3) sim_rate=94672 (inst/sec) elapsed = 0:0:35:19 / Thu Apr 12 17:08:13 2018
GPGPU-Sim PTX: 203500000 instructions simulated : ctaid=(6,5,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 2380000  inst.: 200718176 (ipc=84.3) sim_rate=94678 (inst/sec) elapsed = 0:0:35:20 / Thu Apr 12 17:08:14 2018
GPGPU-Sim PTX: 203600000 instructions simulated : ctaid=(2,1,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 2381000  inst.: 200784904 (ipc=84.3) sim_rate=94665 (inst/sec) elapsed = 0:0:35:21 / Thu Apr 12 17:08:15 2018
GPGPU-Sim PTX: 203700000 instructions simulated : ctaid=(3,7,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 2382500  inst.: 200889391 (ipc=84.3) sim_rate=94669 (inst/sec) elapsed = 0:0:35:22 / Thu Apr 12 17:08:16 2018
GPGPU-Sim PTX: 203800000 instructions simulated : ctaid=(4,6,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 2383500  inst.: 200966149 (ipc=84.3) sim_rate=94661 (inst/sec) elapsed = 0:0:35:23 / Thu Apr 12 17:08:17 2018
GPGPU-Sim PTX: 203900000 instructions simulated : ctaid=(4,4,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 2385000  inst.: 201072414 (ipc=84.3) sim_rate=94666 (inst/sec) elapsed = 0:0:35:24 / Thu Apr 12 17:08:18 2018
GPGPU-Sim uArch: cycles simulated: 2386000  inst.: 201144120 (ipc=84.3) sim_rate=94656 (inst/sec) elapsed = 0:0:35:25 / Thu Apr 12 17:08:19 2018
GPGPU-Sim PTX: 204000000 instructions simulated : ctaid=(8,4,0) tid=(1,4,0)
GPGPU-Sim PTX: 204100000 instructions simulated : ctaid=(0,1,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 2387500  inst.: 201247923 (ipc=84.3) sim_rate=94660 (inst/sec) elapsed = 0:0:35:26 / Thu Apr 12 17:08:20 2018
GPGPU-Sim uArch: cycles simulated: 2388500  inst.: 201318526 (ipc=84.3) sim_rate=94649 (inst/sec) elapsed = 0:0:35:27 / Thu Apr 12 17:08:21 2018
GPGPU-Sim PTX: 204200000 instructions simulated : ctaid=(3,2,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 2390000  inst.: 201428553 (ipc=84.3) sim_rate=94656 (inst/sec) elapsed = 0:0:35:28 / Thu Apr 12 17:08:22 2018
GPGPU-Sim PTX: 204300000 instructions simulated : ctaid=(2,4,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 2391000  inst.: 201502303 (ipc=84.3) sim_rate=94646 (inst/sec) elapsed = 0:0:35:29 / Thu Apr 12 17:08:23 2018
GPGPU-Sim PTX: 204400000 instructions simulated : ctaid=(5,5,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 2392000  inst.: 201579309 (ipc=84.3) sim_rate=94638 (inst/sec) elapsed = 0:0:35:30 / Thu Apr 12 17:08:24 2018
GPGPU-Sim PTX: 204500000 instructions simulated : ctaid=(7,6,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 2393500  inst.: 201694739 (ipc=84.3) sim_rate=94647 (inst/sec) elapsed = 0:0:35:31 / Thu Apr 12 17:08:25 2018
GPGPU-Sim PTX: 204600000 instructions simulated : ctaid=(7,7,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 2394500  inst.: 201774696 (ipc=84.3) sim_rate=94641 (inst/sec) elapsed = 0:0:35:32 / Thu Apr 12 17:08:26 2018
GPGPU-Sim PTX: 204700000 instructions simulated : ctaid=(0,4,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 2396000  inst.: 201890580 (ipc=84.3) sim_rate=94650 (inst/sec) elapsed = 0:0:35:33 / Thu Apr 12 17:08:27 2018
GPGPU-Sim PTX: 204800000 instructions simulated : ctaid=(8,2,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 2397000  inst.: 201957756 (ipc=84.3) sim_rate=94638 (inst/sec) elapsed = 0:0:35:34 / Thu Apr 12 17:08:28 2018
GPGPU-Sim PTX: 204900000 instructions simulated : ctaid=(2,5,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 2398500  inst.: 202069137 (ipc=84.2) sim_rate=94645 (inst/sec) elapsed = 0:0:35:35 / Thu Apr 12 17:08:29 2018
GPGPU-Sim PTX: 205000000 instructions simulated : ctaid=(5,2,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 2399500  inst.: 202141319 (ipc=84.2) sim_rate=94635 (inst/sec) elapsed = 0:0:35:36 / Thu Apr 12 17:08:30 2018
GPGPU-Sim PTX: 205100000 instructions simulated : ctaid=(8,4,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 2401000  inst.: 202254047 (ipc=84.2) sim_rate=94643 (inst/sec) elapsed = 0:0:35:37 / Thu Apr 12 17:08:31 2018
GPGPU-Sim PTX: 205200000 instructions simulated : ctaid=(7,1,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 2402000  inst.: 202332826 (ipc=84.2) sim_rate=94636 (inst/sec) elapsed = 0:0:35:38 / Thu Apr 12 17:08:32 2018
GPGPU-Sim uArch: cycles simulated: 2403000  inst.: 202407560 (ipc=84.2) sim_rate=94627 (inst/sec) elapsed = 0:0:35:39 / Thu Apr 12 17:08:33 2018
GPGPU-Sim PTX: 205300000 instructions simulated : ctaid=(8,6,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 2404000  inst.: 202487876 (ipc=84.2) sim_rate=94620 (inst/sec) elapsed = 0:0:35:40 / Thu Apr 12 17:08:34 2018
GPGPU-Sim PTX: 205400000 instructions simulated : ctaid=(7,5,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 2405500  inst.: 202592742 (ipc=84.2) sim_rate=94625 (inst/sec) elapsed = 0:0:35:41 / Thu Apr 12 17:08:35 2018
GPGPU-Sim PTX: 205500000 instructions simulated : ctaid=(1,5,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 2406500  inst.: 202664464 (ipc=84.2) sim_rate=94614 (inst/sec) elapsed = 0:0:35:42 / Thu Apr 12 17:08:36 2018
GPGPU-Sim PTX: 205600000 instructions simulated : ctaid=(0,1,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 2408000  inst.: 202776893 (ipc=84.2) sim_rate=94622 (inst/sec) elapsed = 0:0:35:43 / Thu Apr 12 17:08:37 2018
GPGPU-Sim PTX: 205700000 instructions simulated : ctaid=(8,6,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 2409000  inst.: 202855747 (ipc=84.2) sim_rate=94615 (inst/sec) elapsed = 0:0:35:44 / Thu Apr 12 17:08:38 2018
GPGPU-Sim PTX: 205800000 instructions simulated : ctaid=(1,4,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 2410000  inst.: 202927916 (ipc=84.2) sim_rate=94605 (inst/sec) elapsed = 0:0:35:45 / Thu Apr 12 17:08:39 2018
GPGPU-Sim uArch: cycles simulated: 2411000  inst.: 202997897 (ipc=84.2) sim_rate=94593 (inst/sec) elapsed = 0:0:35:46 / Thu Apr 12 17:08:40 2018
GPGPU-Sim PTX: 205900000 instructions simulated : ctaid=(8,0,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 2412500  inst.: 203099381 (ipc=84.2) sim_rate=94596 (inst/sec) elapsed = 0:0:35:47 / Thu Apr 12 17:08:41 2018
GPGPU-Sim PTX: 206000000 instructions simulated : ctaid=(6,6,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 2413500  inst.: 203176400 (ipc=84.2) sim_rate=94588 (inst/sec) elapsed = 0:0:35:48 / Thu Apr 12 17:08:42 2018
GPGPU-Sim PTX: 206100000 instructions simulated : ctaid=(0,6,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 2415000  inst.: 203300355 (ipc=84.2) sim_rate=94602 (inst/sec) elapsed = 0:0:35:49 / Thu Apr 12 17:08:43 2018
GPGPU-Sim PTX: 206200000 instructions simulated : ctaid=(6,1,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 2416000  inst.: 203369780 (ipc=84.2) sim_rate=94590 (inst/sec) elapsed = 0:0:35:50 / Thu Apr 12 17:08:44 2018
GPGPU-Sim PTX: 206300000 instructions simulated : ctaid=(4,0,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 2417000  inst.: 203445605 (ipc=84.2) sim_rate=94581 (inst/sec) elapsed = 0:0:35:51 / Thu Apr 12 17:08:45 2018
GPGPU-Sim PTX: 206400000 instructions simulated : ctaid=(6,6,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 2418500  inst.: 203554639 (ipc=84.2) sim_rate=94588 (inst/sec) elapsed = 0:0:35:52 / Thu Apr 12 17:08:46 2018
GPGPU-Sim PTX: 206500000 instructions simulated : ctaid=(3,2,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 2419500  inst.: 203630399 (ipc=84.2) sim_rate=94579 (inst/sec) elapsed = 0:0:35:53 / Thu Apr 12 17:08:47 2018
GPGPU-Sim PTX: 206600000 instructions simulated : ctaid=(1,6,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 2421000  inst.: 203747488 (ipc=84.2) sim_rate=94590 (inst/sec) elapsed = 0:0:35:54 / Thu Apr 12 17:08:48 2018
GPGPU-Sim PTX: 206700000 instructions simulated : ctaid=(8,0,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 2422000  inst.: 203825441 (ipc=84.2) sim_rate=94582 (inst/sec) elapsed = 0:0:35:55 / Thu Apr 12 17:08:49 2018
GPGPU-Sim PTX: 206800000 instructions simulated : ctaid=(0,5,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 2423500  inst.: 203934372 (ipc=84.1) sim_rate=94589 (inst/sec) elapsed = 0:0:35:56 / Thu Apr 12 17:08:50 2018
GPGPU-Sim uArch: cycles simulated: 2424500  inst.: 203998765 (ipc=84.1) sim_rate=94575 (inst/sec) elapsed = 0:0:35:57 / Thu Apr 12 17:08:51 2018
GPGPU-Sim PTX: 206900000 instructions simulated : ctaid=(6,2,0) tid=(1,3,0)
GPGPU-Sim PTX: 207000000 instructions simulated : ctaid=(1,4,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 2426000  inst.: 204106171 (ipc=84.1) sim_rate=94581 (inst/sec) elapsed = 0:0:35:58 / Thu Apr 12 17:08:52 2018
GPGPU-Sim uArch: cycles simulated: 2427000  inst.: 204180765 (ipc=84.1) sim_rate=94571 (inst/sec) elapsed = 0:0:35:59 / Thu Apr 12 17:08:53 2018
GPGPU-Sim PTX: 207100000 instructions simulated : ctaid=(6,1,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 2428500  inst.: 204285589 (ipc=84.1) sim_rate=94576 (inst/sec) elapsed = 0:0:36:00 / Thu Apr 12 17:08:54 2018
GPGPU-Sim PTX: 207200000 instructions simulated : ctaid=(0,0,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 2429500  inst.: 204357234 (ipc=84.1) sim_rate=94566 (inst/sec) elapsed = 0:0:36:01 / Thu Apr 12 17:08:55 2018
GPGPU-Sim PTX: 207300000 instructions simulated : ctaid=(0,2,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 2431000  inst.: 204453444 (ipc=84.1) sim_rate=94566 (inst/sec) elapsed = 0:0:36:02 / Thu Apr 12 17:08:56 2018
GPGPU-Sim PTX: 207400000 instructions simulated : ctaid=(5,5,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 2432000  inst.: 204520099 (ipc=84.1) sim_rate=94553 (inst/sec) elapsed = 0:0:36:03 / Thu Apr 12 17:08:57 2018
GPGPU-Sim uArch: cycles simulated: 2433000  inst.: 204591687 (ipc=84.1) sim_rate=94543 (inst/sec) elapsed = 0:0:36:04 / Thu Apr 12 17:08:58 2018
GPGPU-Sim PTX: 207500000 instructions simulated : ctaid=(3,2,0) tid=(5,7,0)
GPGPU-Sim PTX: 207600000 instructions simulated : ctaid=(8,2,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 2434500  inst.: 204701035 (ipc=84.1) sim_rate=94550 (inst/sec) elapsed = 0:0:36:05 / Thu Apr 12 17:08:59 2018
GPGPU-Sim PTX: 207700000 instructions simulated : ctaid=(7,5,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 2436000  inst.: 204814986 (ipc=84.1) sim_rate=94559 (inst/sec) elapsed = 0:0:36:06 / Thu Apr 12 17:09:00 2018
GPGPU-Sim uArch: cycles simulated: 2437000  inst.: 204882263 (ipc=84.1) sim_rate=94546 (inst/sec) elapsed = 0:0:36:07 / Thu Apr 12 17:09:01 2018
GPGPU-Sim PTX: 207800000 instructions simulated : ctaid=(7,3,0) tid=(7,7,0)
GPGPU-Sim PTX: 207900000 instructions simulated : ctaid=(3,0,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 2438500  inst.: 204992141 (ipc=84.1) sim_rate=94553 (inst/sec) elapsed = 0:0:36:08 / Thu Apr 12 17:09:02 2018
GPGPU-Sim uArch: cycles simulated: 2439500  inst.: 205067512 (ipc=84.1) sim_rate=94544 (inst/sec) elapsed = 0:0:36:09 / Thu Apr 12 17:09:03 2018
GPGPU-Sim PTX: 208000000 instructions simulated : ctaid=(2,3,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 2441000  inst.: 205181549 (ipc=84.1) sim_rate=94553 (inst/sec) elapsed = 0:0:36:10 / Thu Apr 12 17:09:04 2018
GPGPU-Sim PTX: 208100000 instructions simulated : ctaid=(2,7,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 2442000  inst.: 205252734 (ipc=84.1) sim_rate=94542 (inst/sec) elapsed = 0:0:36:11 / Thu Apr 12 17:09:05 2018
GPGPU-Sim PTX: 208200000 instructions simulated : ctaid=(0,0,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 2443500  inst.: 205363324 (ipc=84.0) sim_rate=94550 (inst/sec) elapsed = 0:0:36:12 / Thu Apr 12 17:09:06 2018
GPGPU-Sim PTX: 208300000 instructions simulated : ctaid=(0,4,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 2444500  inst.: 205440231 (ipc=84.0) sim_rate=94542 (inst/sec) elapsed = 0:0:36:13 / Thu Apr 12 17:09:07 2018
GPGPU-Sim PTX: 208400000 instructions simulated : ctaid=(5,2,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 2446000  inst.: 205541013 (ipc=84.0) sim_rate=94545 (inst/sec) elapsed = 0:0:36:14 / Thu Apr 12 17:09:08 2018
GPGPU-Sim PTX: 208500000 instructions simulated : ctaid=(0,2,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 2447500  inst.: 205649893 (ipc=84.0) sim_rate=94551 (inst/sec) elapsed = 0:0:36:15 / Thu Apr 12 17:09:09 2018
GPGPU-Sim PTX: 208600000 instructions simulated : ctaid=(8,6,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 2448500  inst.: 205725531 (ipc=84.0) sim_rate=94542 (inst/sec) elapsed = 0:0:36:16 / Thu Apr 12 17:09:10 2018
GPGPU-Sim PTX: 208700000 instructions simulated : ctaid=(0,6,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 2450000  inst.: 205847119 (ipc=84.0) sim_rate=94555 (inst/sec) elapsed = 0:0:36:17 / Thu Apr 12 17:09:11 2018
GPGPU-Sim PTX: 208800000 instructions simulated : ctaid=(6,1,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 2451000  inst.: 205912868 (ipc=84.0) sim_rate=94542 (inst/sec) elapsed = 0:0:36:18 / Thu Apr 12 17:09:12 2018
GPGPU-Sim PTX: 208900000 instructions simulated : ctaid=(3,5,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 2452500  inst.: 206022490 (ipc=84.0) sim_rate=94549 (inst/sec) elapsed = 0:0:36:19 / Thu Apr 12 17:09:13 2018
GPGPU-Sim PTX: 209000000 instructions simulated : ctaid=(8,2,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 2453500  inst.: 206090574 (ipc=84.0) sim_rate=94536 (inst/sec) elapsed = 0:0:36:20 / Thu Apr 12 17:09:14 2018
GPGPU-Sim PTX: 209100000 instructions simulated : ctaid=(2,0,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 2455000  inst.: 206203402 (ipc=84.0) sim_rate=94545 (inst/sec) elapsed = 0:0:36:21 / Thu Apr 12 17:09:15 2018
GPGPU-Sim PTX: 209200000 instructions simulated : ctaid=(5,4,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 2456000  inst.: 206280154 (ipc=84.0) sim_rate=94537 (inst/sec) elapsed = 0:0:36:22 / Thu Apr 12 17:09:16 2018
GPGPU-Sim uArch: cycles simulated: 2457000  inst.: 206349909 (ipc=84.0) sim_rate=94525 (inst/sec) elapsed = 0:0:36:23 / Thu Apr 12 17:09:17 2018
GPGPU-Sim PTX: 209300000 instructions simulated : ctaid=(8,0,0) tid=(4,3,0)
GPGPU-Sim PTX: 209400000 instructions simulated : ctaid=(7,5,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 2458500  inst.: 206464666 (ipc=84.0) sim_rate=94535 (inst/sec) elapsed = 0:0:36:24 / Thu Apr 12 17:09:18 2018
GPGPU-Sim uArch: cycles simulated: 2459500  inst.: 206540602 (ipc=84.0) sim_rate=94526 (inst/sec) elapsed = 0:0:36:25 / Thu Apr 12 17:09:19 2018
GPGPU-Sim PTX: 209500000 instructions simulated : ctaid=(7,5,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 2461000  inst.: 206659126 (ipc=84.0) sim_rate=94537 (inst/sec) elapsed = 0:0:36:26 / Thu Apr 12 17:09:20 2018
GPGPU-Sim PTX: 209600000 instructions simulated : ctaid=(7,0,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 2462000  inst.: 206732651 (ipc=84.0) sim_rate=94527 (inst/sec) elapsed = 0:0:36:27 / Thu Apr 12 17:09:21 2018
GPGPU-Sim PTX: 209700000 instructions simulated : ctaid=(2,1,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 2463000  inst.: 206805205 (ipc=84.0) sim_rate=94517 (inst/sec) elapsed = 0:0:36:28 / Thu Apr 12 17:09:22 2018
GPGPU-Sim PTX: 209800000 instructions simulated : ctaid=(1,0,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 2464000  inst.: 206877475 (ipc=84.0) sim_rate=94507 (inst/sec) elapsed = 0:0:36:29 / Thu Apr 12 17:09:23 2018
GPGPU-Sim PTX: 209900000 instructions simulated : ctaid=(0,0,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 2465500  inst.: 206987196 (ipc=84.0) sim_rate=94514 (inst/sec) elapsed = 0:0:36:30 / Thu Apr 12 17:09:24 2018
GPGPU-Sim PTX: 210000000 instructions simulated : ctaid=(8,4,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 2466500  inst.: 207062529 (ipc=83.9) sim_rate=94505 (inst/sec) elapsed = 0:0:36:31 / Thu Apr 12 17:09:25 2018
GPGPU-Sim uArch: cycles simulated: 2467500  inst.: 207134826 (ipc=83.9) sim_rate=94495 (inst/sec) elapsed = 0:0:36:32 / Thu Apr 12 17:09:26 2018
GPGPU-Sim PTX: 210100000 instructions simulated : ctaid=(3,3,0) tid=(4,6,0)
GPGPU-Sim PTX: 210200000 instructions simulated : ctaid=(4,0,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 2469000  inst.: 207252101 (ipc=83.9) sim_rate=94506 (inst/sec) elapsed = 0:0:36:33 / Thu Apr 12 17:09:27 2018
GPGPU-Sim uArch: cycles simulated: 2470000  inst.: 207335857 (ipc=83.9) sim_rate=94501 (inst/sec) elapsed = 0:0:36:34 / Thu Apr 12 17:09:28 2018
GPGPU-Sim PTX: 210300000 instructions simulated : ctaid=(2,2,0) tid=(1,0,0)
GPGPU-Sim PTX: 210400000 instructions simulated : ctaid=(2,2,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 2471500  inst.: 207455434 (ipc=83.9) sim_rate=94512 (inst/sec) elapsed = 0:0:36:35 / Thu Apr 12 17:09:29 2018
GPGPU-Sim uArch: cycles simulated: 2472500  inst.: 207530487 (ipc=83.9) sim_rate=94503 (inst/sec) elapsed = 0:0:36:36 / Thu Apr 12 17:09:30 2018
GPGPU-Sim PTX: 210500000 instructions simulated : ctaid=(0,4,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 2473500  inst.: 207609258 (ipc=83.9) sim_rate=94496 (inst/sec) elapsed = 0:0:36:37 / Thu Apr 12 17:09:31 2018
GPGPU-Sim PTX: 210600000 instructions simulated : ctaid=(1,0,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 2475000  inst.: 207719506 (ipc=83.9) sim_rate=94503 (inst/sec) elapsed = 0:0:36:38 / Thu Apr 12 17:09:32 2018
GPGPU-Sim PTX: 210700000 instructions simulated : ctaid=(5,4,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 2476500  inst.: 207831278 (ipc=83.9) sim_rate=94511 (inst/sec) elapsed = 0:0:36:39 / Thu Apr 12 17:09:33 2018
GPGPU-Sim PTX: 210800000 instructions simulated : ctaid=(3,7,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 2477500  inst.: 207902008 (ipc=83.9) sim_rate=94500 (inst/sec) elapsed = 0:0:36:40 / Thu Apr 12 17:09:34 2018
GPGPU-Sim PTX: 210900000 instructions simulated : ctaid=(4,1,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 2478500  inst.: 207980739 (ipc=83.9) sim_rate=94493 (inst/sec) elapsed = 0:0:36:41 / Thu Apr 12 17:09:35 2018
GPGPU-Sim PTX: 211000000 instructions simulated : ctaid=(0,5,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 2480000  inst.: 208101453 (ipc=83.9) sim_rate=94505 (inst/sec) elapsed = 0:0:36:42 / Thu Apr 12 17:09:36 2018
GPGPU-Sim PTX: 211100000 instructions simulated : ctaid=(7,3,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 2481000  inst.: 208177304 (ipc=83.9) sim_rate=94497 (inst/sec) elapsed = 0:0:36:43 / Thu Apr 12 17:09:37 2018
GPGPU-Sim PTX: 211200000 instructions simulated : ctaid=(8,3,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 2482500  inst.: 208288710 (ipc=83.9) sim_rate=94504 (inst/sec) elapsed = 0:0:36:44 / Thu Apr 12 17:09:38 2018
GPGPU-Sim PTX: 211300000 instructions simulated : ctaid=(3,0,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 2483500  inst.: 208360919 (ipc=83.9) sim_rate=94494 (inst/sec) elapsed = 0:0:36:45 / Thu Apr 12 17:09:39 2018
GPGPU-Sim PTX: 211400000 instructions simulated : ctaid=(4,1,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 2485000  inst.: 208467166 (ipc=83.9) sim_rate=94500 (inst/sec) elapsed = 0:0:36:46 / Thu Apr 12 17:09:40 2018
GPGPU-Sim PTX: 211500000 instructions simulated : ctaid=(6,4,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 2486000  inst.: 208540300 (ipc=83.9) sim_rate=94490 (inst/sec) elapsed = 0:0:36:47 / Thu Apr 12 17:09:41 2018
GPGPU-Sim PTX: 211600000 instructions simulated : ctaid=(3,2,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 2487500  inst.: 208662155 (ipc=83.9) sim_rate=94502 (inst/sec) elapsed = 0:0:36:48 / Thu Apr 12 17:09:42 2018
GPGPU-Sim PTX: 211700000 instructions simulated : ctaid=(0,0,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 2488500  inst.: 208743769 (ipc=83.9) sim_rate=94496 (inst/sec) elapsed = 0:0:36:49 / Thu Apr 12 17:09:43 2018
GPGPU-Sim PTX: 211800000 instructions simulated : ctaid=(0,5,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 2489500  inst.: 208829302 (ipc=83.9) sim_rate=94492 (inst/sec) elapsed = 0:0:36:50 / Thu Apr 12 17:09:44 2018
GPGPU-Sim PTX: 211900000 instructions simulated : ctaid=(8,6,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 2491000  inst.: 208943126 (ipc=83.9) sim_rate=94501 (inst/sec) elapsed = 0:0:36:51 / Thu Apr 12 17:09:45 2018
GPGPU-Sim uArch: cycles simulated: 2492000  inst.: 209016750 (ipc=83.9) sim_rate=94492 (inst/sec) elapsed = 0:0:36:52 / Thu Apr 12 17:09:46 2018
GPGPU-Sim PTX: 212000000 instructions simulated : ctaid=(7,3,0) tid=(4,5,0)
GPGPU-Sim PTX: 212100000 instructions simulated : ctaid=(8,1,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 2493500  inst.: 209123271 (ipc=83.9) sim_rate=94497 (inst/sec) elapsed = 0:0:36:53 / Thu Apr 12 17:09:47 2018
GPGPU-Sim uArch: cycles simulated: 2494500  inst.: 209199865 (ipc=83.9) sim_rate=94489 (inst/sec) elapsed = 0:0:36:54 / Thu Apr 12 17:09:48 2018
GPGPU-Sim PTX: 212200000 instructions simulated : ctaid=(6,3,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 2496000  inst.: 209314790 (ipc=83.9) sim_rate=94498 (inst/sec) elapsed = 0:0:36:55 / Thu Apr 12 17:09:49 2018
GPGPU-Sim PTX: 212300000 instructions simulated : ctaid=(3,4,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 2497000  inst.: 209392149 (ipc=83.9) sim_rate=94491 (inst/sec) elapsed = 0:0:36:56 / Thu Apr 12 17:09:50 2018
GPGPU-Sim PTX: 212400000 instructions simulated : ctaid=(4,3,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 2498500  inst.: 209506476 (ipc=83.9) sim_rate=94499 (inst/sec) elapsed = 0:0:36:57 / Thu Apr 12 17:09:51 2018
GPGPU-Sim PTX: 212500000 instructions simulated : ctaid=(4,3,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 2499500  inst.: 209579168 (ipc=83.8) sim_rate=94490 (inst/sec) elapsed = 0:0:36:58 / Thu Apr 12 17:09:52 2018
GPGPU-Sim PTX: 212600000 instructions simulated : ctaid=(1,5,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 2501000  inst.: 209690795 (ipc=83.8) sim_rate=94497 (inst/sec) elapsed = 0:0:36:59 / Thu Apr 12 17:09:53 2018
GPGPU-Sim PTX: 212700000 instructions simulated : ctaid=(8,5,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 2502000  inst.: 209759585 (ipc=83.8) sim_rate=94486 (inst/sec) elapsed = 0:0:37:00 / Thu Apr 12 17:09:54 2018
GPGPU-Sim PTX: 212800000 instructions simulated : ctaid=(3,5,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 2503500  inst.: 209873462 (ipc=83.8) sim_rate=94495 (inst/sec) elapsed = 0:0:37:01 / Thu Apr 12 17:09:55 2018
GPGPU-Sim PTX: 212900000 instructions simulated : ctaid=(5,6,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 2504500  inst.: 209948430 (ipc=83.8) sim_rate=94486 (inst/sec) elapsed = 0:0:37:02 / Thu Apr 12 17:09:56 2018
GPGPU-Sim PTX: 213000000 instructions simulated : ctaid=(4,2,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 2506000  inst.: 210057737 (ipc=83.8) sim_rate=94492 (inst/sec) elapsed = 0:0:37:03 / Thu Apr 12 17:09:57 2018
GPGPU-Sim PTX: 213100000 instructions simulated : ctaid=(2,3,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 2507000  inst.: 210133651 (ipc=83.8) sim_rate=94484 (inst/sec) elapsed = 0:0:37:04 / Thu Apr 12 17:09:58 2018
GPGPU-Sim PTX: 213200000 instructions simulated : ctaid=(7,2,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 2508500  inst.: 210260849 (ipc=83.8) sim_rate=94499 (inst/sec) elapsed = 0:0:37:05 / Thu Apr 12 17:09:59 2018
GPGPU-Sim PTX: 213300000 instructions simulated : ctaid=(5,4,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 2509500  inst.: 210343010 (ipc=83.8) sim_rate=94493 (inst/sec) elapsed = 0:0:37:06 / Thu Apr 12 17:10:00 2018
GPGPU-Sim PTX: 213400000 instructions simulated : ctaid=(0,6,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 2510500  inst.: 210420678 (ipc=83.8) sim_rate=94486 (inst/sec) elapsed = 0:0:37:07 / Thu Apr 12 17:10:01 2018
GPGPU-Sim PTX: 213500000 instructions simulated : ctaid=(3,2,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 2512000  inst.: 210529671 (ipc=83.8) sim_rate=94492 (inst/sec) elapsed = 0:0:37:08 / Thu Apr 12 17:10:02 2018
GPGPU-Sim uArch: cycles simulated: 2513000  inst.: 210596035 (ipc=83.8) sim_rate=94480 (inst/sec) elapsed = 0:0:37:09 / Thu Apr 12 17:10:03 2018
GPGPU-Sim PTX: 213600000 instructions simulated : ctaid=(7,2,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 2514000  inst.: 210670506 (ipc=83.8) sim_rate=94471 (inst/sec) elapsed = 0:0:37:10 / Thu Apr 12 17:10:04 2018
GPGPU-Sim PTX: 213700000 instructions simulated : ctaid=(5,2,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 2515500  inst.: 210783583 (ipc=83.8) sim_rate=94479 (inst/sec) elapsed = 0:0:37:11 / Thu Apr 12 17:10:05 2018
GPGPU-Sim PTX: 213800000 instructions simulated : ctaid=(5,1,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 2516500  inst.: 210861957 (ipc=83.8) sim_rate=94472 (inst/sec) elapsed = 0:0:37:12 / Thu Apr 12 17:10:06 2018
GPGPU-Sim PTX: 213900000 instructions simulated : ctaid=(7,2,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 2518000  inst.: 210975199 (ipc=83.8) sim_rate=94480 (inst/sec) elapsed = 0:0:37:13 / Thu Apr 12 17:10:07 2018
GPGPU-Sim PTX: 214000000 instructions simulated : ctaid=(0,2,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 2519000  inst.: 211047949 (ipc=83.8) sim_rate=94470 (inst/sec) elapsed = 0:0:37:14 / Thu Apr 12 17:10:08 2018
GPGPU-Sim PTX: 214100000 instructions simulated : ctaid=(7,2,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 2520500  inst.: 211169464 (ipc=83.8) sim_rate=94482 (inst/sec) elapsed = 0:0:37:15 / Thu Apr 12 17:10:09 2018
GPGPU-Sim PTX: 214200000 instructions simulated : ctaid=(6,6,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 2521500  inst.: 211245445 (ipc=83.8) sim_rate=94474 (inst/sec) elapsed = 0:0:37:16 / Thu Apr 12 17:10:10 2018
GPGPU-Sim PTX: 214300000 instructions simulated : ctaid=(0,0,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 2523000  inst.: 211361481 (ipc=83.8) sim_rate=94484 (inst/sec) elapsed = 0:0:37:17 / Thu Apr 12 17:10:11 2018
GPGPU-Sim PTX: 214400000 instructions simulated : ctaid=(5,3,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2524000  inst.: 211430910 (ipc=83.8) sim_rate=94473 (inst/sec) elapsed = 0:0:37:18 / Thu Apr 12 17:10:12 2018
GPGPU-Sim PTX: 214500000 instructions simulated : ctaid=(1,1,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 2525500  inst.: 211547641 (ipc=83.8) sim_rate=94483 (inst/sec) elapsed = 0:0:37:19 / Thu Apr 12 17:10:13 2018
GPGPU-Sim PTX: 214600000 instructions simulated : ctaid=(2,1,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 2526500  inst.: 211625675 (ipc=83.8) sim_rate=94475 (inst/sec) elapsed = 0:0:37:20 / Thu Apr 12 17:10:14 2018
GPGPU-Sim PTX: 214700000 instructions simulated : ctaid=(7,6,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 2528000  inst.: 211745187 (ipc=83.8) sim_rate=94486 (inst/sec) elapsed = 0:0:37:21 / Thu Apr 12 17:10:15 2018
GPGPU-Sim PTX: 214800000 instructions simulated : ctaid=(8,5,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 2529000  inst.: 211830357 (ipc=83.8) sim_rate=94482 (inst/sec) elapsed = 0:0:37:22 / Thu Apr 12 17:10:16 2018
GPGPU-Sim PTX: 214900000 instructions simulated : ctaid=(3,3,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 2530000  inst.: 211908739 (ipc=83.8) sim_rate=94475 (inst/sec) elapsed = 0:0:37:23 / Thu Apr 12 17:10:17 2018
GPGPU-Sim PTX: 215000000 instructions simulated : ctaid=(0,2,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 2531000  inst.: 211985139 (ipc=83.8) sim_rate=94467 (inst/sec) elapsed = 0:0:37:24 / Thu Apr 12 17:10:18 2018
GPGPU-Sim PTX: 215100000 instructions simulated : ctaid=(4,1,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 2532500  inst.: 212086645 (ipc=83.7) sim_rate=94470 (inst/sec) elapsed = 0:0:37:25 / Thu Apr 12 17:10:19 2018
GPGPU-Sim uArch: cycles simulated: 2533500  inst.: 212163947 (ipc=83.7) sim_rate=94463 (inst/sec) elapsed = 0:0:37:26 / Thu Apr 12 17:10:20 2018
GPGPU-Sim PTX: 215200000 instructions simulated : ctaid=(6,6,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 2534500  inst.: 212239210 (ipc=83.7) sim_rate=94454 (inst/sec) elapsed = 0:0:37:27 / Thu Apr 12 17:10:21 2018
GPGPU-Sim PTX: 215300000 instructions simulated : ctaid=(4,2,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 2535500  inst.: 212311655 (ipc=83.7) sim_rate=94444 (inst/sec) elapsed = 0:0:37:28 / Thu Apr 12 17:10:22 2018
GPGPU-Sim PTX: 215400000 instructions simulated : ctaid=(7,6,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 2536500  inst.: 212388721 (ipc=83.7) sim_rate=94436 (inst/sec) elapsed = 0:0:37:29 / Thu Apr 12 17:10:23 2018
GPGPU-Sim PTX: 215500000 instructions simulated : ctaid=(6,4,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 2538000  inst.: 212504087 (ipc=83.7) sim_rate=94446 (inst/sec) elapsed = 0:0:37:30 / Thu Apr 12 17:10:24 2018
GPGPU-Sim PTX: 215600000 instructions simulated : ctaid=(3,5,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 2539000  inst.: 212576963 (ipc=83.7) sim_rate=94436 (inst/sec) elapsed = 0:0:37:31 / Thu Apr 12 17:10:25 2018
GPGPU-Sim uArch: cycles simulated: 2540000  inst.: 212650319 (ipc=83.7) sim_rate=94427 (inst/sec) elapsed = 0:0:37:32 / Thu Apr 12 17:10:26 2018
GPGPU-Sim PTX: 215700000 instructions simulated : ctaid=(8,6,0) tid=(0,2,0)
GPGPU-Sim PTX: 215800000 instructions simulated : ctaid=(7,4,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 2541500  inst.: 212770694 (ipc=83.7) sim_rate=94438 (inst/sec) elapsed = 0:0:37:33 / Thu Apr 12 17:10:27 2018
GPGPU-Sim uArch: cycles simulated: 2542500  inst.: 212838489 (ipc=83.7) sim_rate=94427 (inst/sec) elapsed = 0:0:37:34 / Thu Apr 12 17:10:28 2018
GPGPU-Sim PTX: 215900000 instructions simulated : ctaid=(2,4,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 2544000  inst.: 212954940 (ipc=83.7) sim_rate=94436 (inst/sec) elapsed = 0:0:37:35 / Thu Apr 12 17:10:29 2018
GPGPU-Sim PTX: 216000000 instructions simulated : ctaid=(2,3,0) tid=(5,4,0)
GPGPU-Sim PTX: 216100000 instructions simulated : ctaid=(0,4,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 2545500  inst.: 213071414 (ipc=83.7) sim_rate=94446 (inst/sec) elapsed = 0:0:37:36 / Thu Apr 12 17:10:30 2018
GPGPU-Sim uArch: cycles simulated: 2546500  inst.: 213154167 (ipc=83.7) sim_rate=94441 (inst/sec) elapsed = 0:0:37:37 / Thu Apr 12 17:10:31 2018
GPGPU-Sim PTX: 216200000 instructions simulated : ctaid=(3,3,0) tid=(2,7,0)
GPGPU-Sim PTX: 216300000 instructions simulated : ctaid=(5,3,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 2548000  inst.: 213269771 (ipc=83.7) sim_rate=94450 (inst/sec) elapsed = 0:0:37:38 / Thu Apr 12 17:10:32 2018
GPGPU-Sim uArch: cycles simulated: 2549000  inst.: 213343262 (ipc=83.7) sim_rate=94441 (inst/sec) elapsed = 0:0:37:39 / Thu Apr 12 17:10:33 2018
GPGPU-Sim PTX: 216400000 instructions simulated : ctaid=(6,3,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 2550000  inst.: 213418781 (ipc=83.7) sim_rate=94433 (inst/sec) elapsed = 0:0:37:40 / Thu Apr 12 17:10:34 2018
GPGPU-Sim PTX: 216500000 instructions simulated : ctaid=(6,3,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 2551000  inst.: 213508678 (ipc=83.7) sim_rate=94431 (inst/sec) elapsed = 0:0:37:41 / Thu Apr 12 17:10:35 2018
GPGPU-Sim PTX: 216600000 instructions simulated : ctaid=(0,0,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 2552000  inst.: 213587654 (ipc=83.7) sim_rate=94424 (inst/sec) elapsed = 0:0:37:42 / Thu Apr 12 17:10:36 2018
GPGPU-Sim PTX: 216700000 instructions simulated : ctaid=(6,0,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 2553500  inst.: 213706508 (ipc=83.7) sim_rate=94435 (inst/sec) elapsed = 0:0:37:43 / Thu Apr 12 17:10:37 2018
GPGPU-Sim PTX: 216800000 instructions simulated : ctaid=(2,0,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 2555000  inst.: 213805809 (ipc=83.7) sim_rate=94437 (inst/sec) elapsed = 0:0:37:44 / Thu Apr 12 17:10:38 2018
GPGPU-Sim PTX: 216900000 instructions simulated : ctaid=(0,4,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 2556000  inst.: 213878272 (ipc=83.7) sim_rate=94427 (inst/sec) elapsed = 0:0:37:45 / Thu Apr 12 17:10:39 2018
GPGPU-Sim PTX: 217000000 instructions simulated : ctaid=(3,1,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 2557000  inst.: 213962674 (ipc=83.7) sim_rate=94423 (inst/sec) elapsed = 0:0:37:46 / Thu Apr 12 17:10:40 2018
GPGPU-Sim PTX: 217100000 instructions simulated : ctaid=(2,2,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 2558500  inst.: 214084321 (ipc=83.7) sim_rate=94435 (inst/sec) elapsed = 0:0:37:47 / Thu Apr 12 17:10:41 2018
GPGPU-Sim PTX: 217200000 instructions simulated : ctaid=(6,5,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 2559500  inst.: 214158524 (ipc=83.7) sim_rate=94426 (inst/sec) elapsed = 0:0:37:48 / Thu Apr 12 17:10:42 2018
GPGPU-Sim PTX: 217300000 instructions simulated : ctaid=(6,3,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 2561000  inst.: 214270407 (ipc=83.7) sim_rate=94433 (inst/sec) elapsed = 0:0:37:49 / Thu Apr 12 17:10:43 2018
GPGPU-Sim PTX: 217400000 instructions simulated : ctaid=(5,2,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 2562000  inst.: 214339837 (ipc=83.7) sim_rate=94422 (inst/sec) elapsed = 0:0:37:50 / Thu Apr 12 17:10:44 2018
GPGPU-Sim uArch: cycles simulated: 2563000  inst.: 214411834 (ipc=83.7) sim_rate=94412 (inst/sec) elapsed = 0:0:37:51 / Thu Apr 12 17:10:45 2018
GPGPU-Sim PTX: 217500000 instructions simulated : ctaid=(2,3,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 2564500  inst.: 214523835 (ipc=83.7) sim_rate=94420 (inst/sec) elapsed = 0:0:37:52 / Thu Apr 12 17:10:46 2018
GPGPU-Sim PTX: 217600000 instructions simulated : ctaid=(8,1,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 2565500  inst.: 214595294 (ipc=83.6) sim_rate=94410 (inst/sec) elapsed = 0:0:37:53 / Thu Apr 12 17:10:47 2018
GPGPU-Sim PTX: 217700000 instructions simulated : ctaid=(3,3,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 2566500  inst.: 214671813 (ipc=83.6) sim_rate=94402 (inst/sec) elapsed = 0:0:37:54 / Thu Apr 12 17:10:48 2018
GPGPU-Sim PTX: 217800000 instructions simulated : ctaid=(2,2,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 2568000  inst.: 214780932 (ipc=83.6) sim_rate=94409 (inst/sec) elapsed = 0:0:37:55 / Thu Apr 12 17:10:49 2018
GPGPU-Sim PTX: 217900000 instructions simulated : ctaid=(4,0,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 2569000  inst.: 214858768 (ipc=83.6) sim_rate=94401 (inst/sec) elapsed = 0:0:37:56 / Thu Apr 12 17:10:50 2018
GPGPU-Sim PTX: 218000000 instructions simulated : ctaid=(0,0,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 2570500  inst.: 214978923 (ipc=83.6) sim_rate=94413 (inst/sec) elapsed = 0:0:37:57 / Thu Apr 12 17:10:51 2018
GPGPU-Sim PTX: 218100000 instructions simulated : ctaid=(0,3,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 2571500  inst.: 215048782 (ipc=83.6) sim_rate=94402 (inst/sec) elapsed = 0:0:37:58 / Thu Apr 12 17:10:52 2018
GPGPU-Sim PTX: 218200000 instructions simulated : ctaid=(7,4,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 2573000  inst.: 215162351 (ipc=83.6) sim_rate=94410 (inst/sec) elapsed = 0:0:37:59 / Thu Apr 12 17:10:53 2018
GPGPU-Sim PTX: 218300000 instructions simulated : ctaid=(4,3,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 2574000  inst.: 215238451 (ipc=83.6) sim_rate=94402 (inst/sec) elapsed = 0:0:38:00 / Thu Apr 12 17:10:54 2018
GPGPU-Sim PTX: 218400000 instructions simulated : ctaid=(6,4,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 2575500  inst.: 215355898 (ipc=83.6) sim_rate=94412 (inst/sec) elapsed = 0:0:38:01 / Thu Apr 12 17:10:55 2018
GPGPU-Sim PTX: 218500000 instructions simulated : ctaid=(4,2,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 2576500  inst.: 215422292 (ipc=83.6) sim_rate=94400 (inst/sec) elapsed = 0:0:38:02 / Thu Apr 12 17:10:56 2018
GPGPU-Sim uArch: cycles simulated: 2577500  inst.: 215493241 (ipc=83.6) sim_rate=94390 (inst/sec) elapsed = 0:0:38:03 / Thu Apr 12 17:10:57 2018
GPGPU-Sim PTX: 218600000 instructions simulated : ctaid=(8,5,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 2579000  inst.: 215605654 (ipc=83.6) sim_rate=94398 (inst/sec) elapsed = 0:0:38:04 / Thu Apr 12 17:10:58 2018
GPGPU-Sim PTX: 218700000 instructions simulated : ctaid=(7,4,0) tid=(3,0,0)
GPGPU-Sim PTX: 218800000 instructions simulated : ctaid=(4,1,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 2580500  inst.: 215716094 (ipc=83.6) sim_rate=94405 (inst/sec) elapsed = 0:0:38:05 / Thu Apr 12 17:10:59 2018
GPGPU-Sim uArch: cycles simulated: 2581500  inst.: 215798192 (ipc=83.6) sim_rate=94399 (inst/sec) elapsed = 0:0:38:06 / Thu Apr 12 17:11:00 2018
GPGPU-Sim PTX: 218900000 instructions simulated : ctaid=(6,4,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 2583000  inst.: 215905554 (ipc=83.6) sim_rate=94405 (inst/sec) elapsed = 0:0:38:07 / Thu Apr 12 17:11:01 2018
GPGPU-Sim PTX: 219000000 instructions simulated : ctaid=(1,6,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 2584000  inst.: 215971692 (ipc=83.6) sim_rate=94393 (inst/sec) elapsed = 0:0:38:08 / Thu Apr 12 17:11:02 2018
GPGPU-Sim PTX: 219100000 instructions simulated : ctaid=(5,3,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 2585000  inst.: 216037936 (ipc=83.6) sim_rate=94380 (inst/sec) elapsed = 0:0:38:09 / Thu Apr 12 17:11:03 2018
GPGPU-Sim PTX: 219200000 instructions simulated : ctaid=(4,0,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 2586500  inst.: 216143712 (ipc=83.6) sim_rate=94385 (inst/sec) elapsed = 0:0:38:10 / Thu Apr 12 17:11:04 2018
GPGPU-Sim PTX: 219300000 instructions simulated : ctaid=(0,0,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 2587500  inst.: 216218813 (ipc=83.6) sim_rate=94377 (inst/sec) elapsed = 0:0:38:11 / Thu Apr 12 17:11:05 2018
GPGPU-Sim PTX: 219400000 instructions simulated : ctaid=(3,6,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 2589000  inst.: 216334323 (ipc=83.6) sim_rate=94386 (inst/sec) elapsed = 0:0:38:12 / Thu Apr 12 17:11:06 2018
GPGPU-Sim PTX: 219500000 instructions simulated : ctaid=(5,3,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 2590000  inst.: 216415312 (ipc=83.6) sim_rate=94380 (inst/sec) elapsed = 0:0:38:13 / Thu Apr 12 17:11:07 2018
GPGPU-Sim PTX: 219600000 instructions simulated : ctaid=(2,2,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 2591500  inst.: 216540723 (ipc=83.6) sim_rate=94394 (inst/sec) elapsed = 0:0:38:14 / Thu Apr 12 17:11:08 2018
GPGPU-Sim PTX: 219700000 instructions simulated : ctaid=(8,5,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 2592500  inst.: 216610815 (ipc=83.6) sim_rate=94383 (inst/sec) elapsed = 0:0:38:15 / Thu Apr 12 17:11:09 2018
GPGPU-Sim PTX: 219800000 instructions simulated : ctaid=(8,4,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 2594000  inst.: 216717290 (ipc=83.5) sim_rate=94389 (inst/sec) elapsed = 0:0:38:16 / Thu Apr 12 17:11:10 2018
GPGPU-Sim uArch: cycles simulated: 2595000  inst.: 216786569 (ipc=83.5) sim_rate=94378 (inst/sec) elapsed = 0:0:38:17 / Thu Apr 12 17:11:11 2018
GPGPU-Sim PTX: 219900000 instructions simulated : ctaid=(6,3,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 2596000  inst.: 216862140 (ipc=83.5) sim_rate=94369 (inst/sec) elapsed = 0:0:38:18 / Thu Apr 12 17:11:12 2018
GPGPU-Sim PTX: 220000000 instructions simulated : ctaid=(7,1,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 2597500  inst.: 216970455 (ipc=83.5) sim_rate=94376 (inst/sec) elapsed = 0:0:38:19 / Thu Apr 12 17:11:13 2018
GPGPU-Sim PTX: 220100000 instructions simulated : ctaid=(3,3,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 2598500  inst.: 217054758 (ipc=83.5) sim_rate=94371 (inst/sec) elapsed = 0:0:38:20 / Thu Apr 12 17:11:14 2018
GPGPU-Sim PTX: 220200000 instructions simulated : ctaid=(5,0,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2600000  inst.: 217168902 (ipc=83.5) sim_rate=94380 (inst/sec) elapsed = 0:0:38:21 / Thu Apr 12 17:11:15 2018
GPGPU-Sim PTX: 220300000 instructions simulated : ctaid=(1,0,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 2601500  inst.: 217283666 (ipc=83.5) sim_rate=94389 (inst/sec) elapsed = 0:0:38:22 / Thu Apr 12 17:11:16 2018
GPGPU-Sim PTX: 220400000 instructions simulated : ctaid=(5,1,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 2602500  inst.: 217360688 (ipc=83.5) sim_rate=94381 (inst/sec) elapsed = 0:0:38:23 / Thu Apr 12 17:11:17 2018
GPGPU-Sim PTX: 220500000 instructions simulated : ctaid=(0,5,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 2604000  inst.: 217472673 (ipc=83.5) sim_rate=94389 (inst/sec) elapsed = 0:0:38:24 / Thu Apr 12 17:11:18 2018
GPGPU-Sim PTX: 220600000 instructions simulated : ctaid=(4,1,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 2605000  inst.: 217547422 (ipc=83.5) sim_rate=94380 (inst/sec) elapsed = 0:0:38:25 / Thu Apr 12 17:11:19 2018
GPGPU-Sim PTX: 220700000 instructions simulated : ctaid=(3,1,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 2606500  inst.: 217655127 (ipc=83.5) sim_rate=94386 (inst/sec) elapsed = 0:0:38:26 / Thu Apr 12 17:11:20 2018
GPGPU-Sim PTX: 220800000 instructions simulated : ctaid=(6,7,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 2607500  inst.: 217733505 (ipc=83.5) sim_rate=94379 (inst/sec) elapsed = 0:0:38:27 / Thu Apr 12 17:11:21 2018
GPGPU-Sim PTX: 220900000 instructions simulated : ctaid=(3,5,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 2608500  inst.: 217811910 (ipc=83.5) sim_rate=94372 (inst/sec) elapsed = 0:0:38:28 / Thu Apr 12 17:11:22 2018
GPGPU-Sim PTX: 221000000 instructions simulated : ctaid=(6,0,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 2610000  inst.: 217931812 (ipc=83.5) sim_rate=94383 (inst/sec) elapsed = 0:0:38:29 / Thu Apr 12 17:11:23 2018
GPGPU-Sim PTX: 221100000 instructions simulated : ctaid=(8,0,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 2611000  inst.: 217994573 (ipc=83.5) sim_rate=94369 (inst/sec) elapsed = 0:0:38:30 / Thu Apr 12 17:11:24 2018
GPGPU-Sim PTX: 221200000 instructions simulated : ctaid=(5,6,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 2612500  inst.: 218102959 (ipc=83.5) sim_rate=94376 (inst/sec) elapsed = 0:0:38:31 / Thu Apr 12 17:11:25 2018
GPGPU-Sim PTX: 221300000 instructions simulated : ctaid=(5,3,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 2613500  inst.: 218184601 (ipc=83.5) sim_rate=94370 (inst/sec) elapsed = 0:0:38:32 / Thu Apr 12 17:11:26 2018
GPGPU-Sim PTX: 221400000 instructions simulated : ctaid=(6,4,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 2615000  inst.: 218294044 (ipc=83.5) sim_rate=94377 (inst/sec) elapsed = 0:0:38:33 / Thu Apr 12 17:11:27 2018
GPGPU-Sim uArch: cycles simulated: 2616000  inst.: 218364055 (ipc=83.5) sim_rate=94366 (inst/sec) elapsed = 0:0:38:34 / Thu Apr 12 17:11:28 2018
GPGPU-Sim PTX: 221500000 instructions simulated : ctaid=(0,5,0) tid=(1,2,0)
GPGPU-Sim PTX: 221600000 instructions simulated : ctaid=(0,2,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 2617500  inst.: 218466863 (ipc=83.5) sim_rate=94370 (inst/sec) elapsed = 0:0:38:35 / Thu Apr 12 17:11:29 2018
GPGPU-Sim uArch: cycles simulated: 2618500  inst.: 218545598 (ipc=83.5) sim_rate=94363 (inst/sec) elapsed = 0:0:38:36 / Thu Apr 12 17:11:30 2018
GPGPU-Sim PTX: 221700000 instructions simulated : ctaid=(7,5,0) tid=(4,0,0)
GPGPU-Sim PTX: 221800000 instructions simulated : ctaid=(7,4,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2620000  inst.: 218664632 (ipc=83.5) sim_rate=94374 (inst/sec) elapsed = 0:0:38:37 / Thu Apr 12 17:11:31 2018
GPGPU-Sim uArch: cycles simulated: 2621000  inst.: 218735790 (ipc=83.5) sim_rate=94364 (inst/sec) elapsed = 0:0:38:38 / Thu Apr 12 17:11:32 2018
GPGPU-Sim PTX: 221900000 instructions simulated : ctaid=(7,5,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 2622500  inst.: 218841550 (ipc=83.4) sim_rate=94368 (inst/sec) elapsed = 0:0:38:39 / Thu Apr 12 17:11:33 2018
GPGPU-Sim PTX: 222000000 instructions simulated : ctaid=(4,2,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 2623500  inst.: 218912210 (ipc=83.4) sim_rate=94358 (inst/sec) elapsed = 0:0:38:40 / Thu Apr 12 17:11:34 2018
GPGPU-Sim PTX: 222100000 instructions simulated : ctaid=(0,6,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 2625000  inst.: 219015036 (ipc=83.4) sim_rate=94362 (inst/sec) elapsed = 0:0:38:41 / Thu Apr 12 17:11:35 2018
GPGPU-Sim PTX: 222200000 instructions simulated : ctaid=(7,1,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 2626500  inst.: 219124195 (ipc=83.4) sim_rate=94368 (inst/sec) elapsed = 0:0:38:42 / Thu Apr 12 17:11:36 2018
GPGPU-Sim PTX: 222300000 instructions simulated : ctaid=(2,5,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 2627500  inst.: 219190880 (ipc=83.4) sim_rate=94356 (inst/sec) elapsed = 0:0:38:43 / Thu Apr 12 17:11:37 2018
GPGPU-Sim PTX: 222400000 instructions simulated : ctaid=(6,5,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2628500  inst.: 219271134 (ipc=83.4) sim_rate=94350 (inst/sec) elapsed = 0:0:38:44 / Thu Apr 12 17:11:38 2018
GPGPU-Sim PTX: 222500000 instructions simulated : ctaid=(2,5,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 2630000  inst.: 219399097 (ipc=83.4) sim_rate=94365 (inst/sec) elapsed = 0:0:38:45 / Thu Apr 12 17:11:39 2018
GPGPU-Sim PTX: 222600000 instructions simulated : ctaid=(6,2,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 2631000  inst.: 219476791 (ipc=83.4) sim_rate=94358 (inst/sec) elapsed = 0:0:38:46 / Thu Apr 12 17:11:40 2018
GPGPU-Sim PTX: 222700000 instructions simulated : ctaid=(0,3,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 2632000  inst.: 219563423 (ipc=83.4) sim_rate=94354 (inst/sec) elapsed = 0:0:38:47 / Thu Apr 12 17:11:41 2018
GPGPU-Sim PTX: 222800000 instructions simulated : ctaid=(5,5,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 2633000  inst.: 219644944 (ipc=83.4) sim_rate=94349 (inst/sec) elapsed = 0:0:38:48 / Thu Apr 12 17:11:42 2018
GPGPU-Sim PTX: 222900000 instructions simulated : ctaid=(8,3,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 2634500  inst.: 219760084 (ipc=83.4) sim_rate=94358 (inst/sec) elapsed = 0:0:38:49 / Thu Apr 12 17:11:43 2018
GPGPU-Sim PTX: 223000000 instructions simulated : ctaid=(0,2,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 2635500  inst.: 219839442 (ipc=83.4) sim_rate=94351 (inst/sec) elapsed = 0:0:38:50 / Thu Apr 12 17:11:44 2018
GPGPU-Sim PTX: 223100000 instructions simulated : ctaid=(5,5,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 2637000  inst.: 219941876 (ipc=83.4) sim_rate=94355 (inst/sec) elapsed = 0:0:38:51 / Thu Apr 12 17:11:45 2018
GPGPU-Sim PTX: 223200000 instructions simulated : ctaid=(5,2,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 2638500  inst.: 220059691 (ipc=83.4) sim_rate=94365 (inst/sec) elapsed = 0:0:38:52 / Thu Apr 12 17:11:46 2018
GPGPU-Sim PTX: 223300000 instructions simulated : ctaid=(1,5,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 2639500  inst.: 220148031 (ipc=83.4) sim_rate=94362 (inst/sec) elapsed = 0:0:38:53 / Thu Apr 12 17:11:47 2018
GPGPU-Sim PTX: 223400000 instructions simulated : ctaid=(3,1,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 2641000  inst.: 220252392 (ipc=83.4) sim_rate=94366 (inst/sec) elapsed = 0:0:38:54 / Thu Apr 12 17:11:48 2018
GPGPU-Sim uArch: cycles simulated: 2642000  inst.: 220323612 (ipc=83.4) sim_rate=94357 (inst/sec) elapsed = 0:0:38:55 / Thu Apr 12 17:11:49 2018
GPGPU-Sim PTX: 223500000 instructions simulated : ctaid=(1,0,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 2643000  inst.: 220406031 (ipc=83.4) sim_rate=94351 (inst/sec) elapsed = 0:0:38:56 / Thu Apr 12 17:11:50 2018
GPGPU-Sim PTX: 223600000 instructions simulated : ctaid=(0,1,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 2644500  inst.: 220520200 (ipc=83.4) sim_rate=94360 (inst/sec) elapsed = 0:0:38:57 / Thu Apr 12 17:11:51 2018
GPGPU-Sim PTX: 223700000 instructions simulated : ctaid=(4,5,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 2645500  inst.: 220605790 (ipc=83.4) sim_rate=94356 (inst/sec) elapsed = 0:0:38:58 / Thu Apr 12 17:11:52 2018
GPGPU-Sim PTX: 223800000 instructions simulated : ctaid=(5,3,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 2647000  inst.: 220707254 (ipc=83.4) sim_rate=94359 (inst/sec) elapsed = 0:0:38:59 / Thu Apr 12 17:11:53 2018
GPGPU-Sim PTX: 223900000 instructions simulated : ctaid=(1,5,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 2648000  inst.: 220782971 (ipc=83.4) sim_rate=94351 (inst/sec) elapsed = 0:0:39:00 / Thu Apr 12 17:11:54 2018
GPGPU-Sim PTX: 224000000 instructions simulated : ctaid=(5,1,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 2649500  inst.: 220900978 (ipc=83.4) sim_rate=94361 (inst/sec) elapsed = 0:0:39:01 / Thu Apr 12 17:11:55 2018
GPGPU-Sim PTX: 224100000 instructions simulated : ctaid=(3,3,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 2650500  inst.: 220979455 (ipc=83.4) sim_rate=94355 (inst/sec) elapsed = 0:0:39:02 / Thu Apr 12 17:11:56 2018
GPGPU-Sim PTX: 224200000 instructions simulated : ctaid=(3,3,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 2652000  inst.: 221087450 (ipc=83.4) sim_rate=94360 (inst/sec) elapsed = 0:0:39:03 / Thu Apr 12 17:11:57 2018
GPGPU-Sim PTX: 224300000 instructions simulated : ctaid=(8,1,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 2653000  inst.: 221156598 (ipc=83.4) sim_rate=94350 (inst/sec) elapsed = 0:0:39:04 / Thu Apr 12 17:11:58 2018
GPGPU-Sim PTX: 224400000 instructions simulated : ctaid=(0,1,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 2654500  inst.: 221263130 (ipc=83.4) sim_rate=94355 (inst/sec) elapsed = 0:0:39:05 / Thu Apr 12 17:11:59 2018
GPGPU-Sim PTX: 224500000 instructions simulated : ctaid=(5,0,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 2655500  inst.: 221343455 (ipc=83.4) sim_rate=94349 (inst/sec) elapsed = 0:0:39:06 / Thu Apr 12 17:12:00 2018
GPGPU-Sim PTX: 224600000 instructions simulated : ctaid=(1,4,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 2656500  inst.: 221419747 (ipc=83.4) sim_rate=94341 (inst/sec) elapsed = 0:0:39:07 / Thu Apr 12 17:12:01 2018
GPGPU-Sim PTX: 224700000 instructions simulated : ctaid=(1,0,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 2658000  inst.: 221534463 (ipc=83.3) sim_rate=94350 (inst/sec) elapsed = 0:0:39:08 / Thu Apr 12 17:12:02 2018
GPGPU-Sim PTX: 224800000 instructions simulated : ctaid=(4,3,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 2659000  inst.: 221606406 (ipc=83.3) sim_rate=94340 (inst/sec) elapsed = 0:0:39:09 / Thu Apr 12 17:12:03 2018
GPGPU-Sim PTX: 224900000 instructions simulated : ctaid=(8,4,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 2660500  inst.: 221704453 (ipc=83.3) sim_rate=94342 (inst/sec) elapsed = 0:0:39:10 / Thu Apr 12 17:12:04 2018
GPGPU-Sim PTX: 225000000 instructions simulated : ctaid=(4,3,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 2662000  inst.: 221808298 (ipc=83.3) sim_rate=94346 (inst/sec) elapsed = 0:0:39:11 / Thu Apr 12 17:12:05 2018
GPGPU-Sim uArch: cycles simulated: 2663000  inst.: 221891304 (ipc=83.3) sim_rate=94341 (inst/sec) elapsed = 0:0:39:12 / Thu Apr 12 17:12:06 2018
GPGPU-Sim PTX: 225100000 instructions simulated : ctaid=(4,6,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 2664000  inst.: 221962840 (ipc=83.3) sim_rate=94331 (inst/sec) elapsed = 0:0:39:13 / Thu Apr 12 17:12:07 2018
GPGPU-Sim PTX: 225200000 instructions simulated : ctaid=(4,1,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 2665500  inst.: 222083457 (ipc=83.3) sim_rate=94343 (inst/sec) elapsed = 0:0:39:14 / Thu Apr 12 17:12:08 2018
GPGPU-Sim PTX: 225300000 instructions simulated : ctaid=(7,4,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 2666500  inst.: 222165726 (ipc=83.3) sim_rate=94337 (inst/sec) elapsed = 0:0:39:15 / Thu Apr 12 17:12:09 2018
GPGPU-Sim PTX: 225400000 instructions simulated : ctaid=(1,2,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 2667500  inst.: 222242183 (ipc=83.3) sim_rate=94330 (inst/sec) elapsed = 0:0:39:16 / Thu Apr 12 17:12:10 2018
GPGPU-Sim PTX: 225500000 instructions simulated : ctaid=(5,0,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 2669000  inst.: 222355228 (ipc=83.3) sim_rate=94338 (inst/sec) elapsed = 0:0:39:17 / Thu Apr 12 17:12:11 2018
GPGPU-Sim PTX: 225600000 instructions simulated : ctaid=(7,0,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 2670000  inst.: 222434236 (ipc=83.3) sim_rate=94331 (inst/sec) elapsed = 0:0:39:18 / Thu Apr 12 17:12:12 2018
GPGPU-Sim PTX: 225700000 instructions simulated : ctaid=(7,6,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 2671000  inst.: 222507191 (ipc=83.3) sim_rate=94322 (inst/sec) elapsed = 0:0:39:19 / Thu Apr 12 17:12:13 2018
GPGPU-Sim PTX: 225800000 instructions simulated : ctaid=(0,4,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 2672500  inst.: 222613435 (ipc=83.3) sim_rate=94327 (inst/sec) elapsed = 0:0:39:20 / Thu Apr 12 17:12:14 2018
GPGPU-Sim uArch: cycles simulated: 2673500  inst.: 222678816 (ipc=83.3) sim_rate=94315 (inst/sec) elapsed = 0:0:39:21 / Thu Apr 12 17:12:15 2018
GPGPU-Sim PTX: 225900000 instructions simulated : ctaid=(5,5,0) tid=(3,1,0)
GPGPU-Sim PTX: 226000000 instructions simulated : ctaid=(1,2,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 2675000  inst.: 222797325 (ipc=83.3) sim_rate=94325 (inst/sec) elapsed = 0:0:39:22 / Thu Apr 12 17:12:16 2018
GPGPU-Sim uArch: cycles simulated: 2676000  inst.: 222873753 (ipc=83.3) sim_rate=94318 (inst/sec) elapsed = 0:0:39:23 / Thu Apr 12 17:12:17 2018
GPGPU-Sim PTX: 226100000 instructions simulated : ctaid=(5,2,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 2677000  inst.: 222953512 (ipc=83.3) sim_rate=94311 (inst/sec) elapsed = 0:0:39:24 / Thu Apr 12 17:12:18 2018
GPGPU-Sim PTX: 226200000 instructions simulated : ctaid=(0,3,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 2678500  inst.: 223064765 (ipc=83.3) sim_rate=94319 (inst/sec) elapsed = 0:0:39:25 / Thu Apr 12 17:12:19 2018
GPGPU-Sim PTX: 226300000 instructions simulated : ctaid=(8,1,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 2679500  inst.: 223143870 (ipc=83.3) sim_rate=94312 (inst/sec) elapsed = 0:0:39:26 / Thu Apr 12 17:12:20 2018
GPGPU-Sim PTX: 226400000 instructions simulated : ctaid=(4,4,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 2681000  inst.: 223253968 (ipc=83.3) sim_rate=94319 (inst/sec) elapsed = 0:0:39:27 / Thu Apr 12 17:12:21 2018
GPGPU-Sim PTX: 226500000 instructions simulated : ctaid=(0,1,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 2682000  inst.: 223332107 (ipc=83.3) sim_rate=94312 (inst/sec) elapsed = 0:0:39:28 / Thu Apr 12 17:12:22 2018
GPGPU-Sim PTX: 226600000 instructions simulated : ctaid=(2,3,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 2683000  inst.: 223411937 (ipc=83.3) sim_rate=94306 (inst/sec) elapsed = 0:0:39:29 / Thu Apr 12 17:12:23 2018
GPGPU-Sim PTX: 226700000 instructions simulated : ctaid=(3,1,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 2684500  inst.: 223516569 (ipc=83.3) sim_rate=94310 (inst/sec) elapsed = 0:0:39:30 / Thu Apr 12 17:12:24 2018
GPGPU-Sim PTX: 226800000 instructions simulated : ctaid=(0,6,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 2685500  inst.: 223594169 (ipc=83.3) sim_rate=94303 (inst/sec) elapsed = 0:0:39:31 / Thu Apr 12 17:12:25 2018
GPGPU-Sim PTX: 226900000 instructions simulated : ctaid=(6,5,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 2686500  inst.: 223667637 (ipc=83.3) sim_rate=94294 (inst/sec) elapsed = 0:0:39:32 / Thu Apr 12 17:12:26 2018
GPGPU-Sim PTX: 227000000 instructions simulated : ctaid=(1,2,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 2688000  inst.: 223778033 (ipc=83.3) sim_rate=94301 (inst/sec) elapsed = 0:0:39:33 / Thu Apr 12 17:12:27 2018
GPGPU-Sim uArch: cycles simulated: 2689000  inst.: 223852978 (ipc=83.2) sim_rate=94293 (inst/sec) elapsed = 0:0:39:34 / Thu Apr 12 17:12:28 2018
GPGPU-Sim PTX: 227100000 instructions simulated : ctaid=(3,2,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 2690000  inst.: 223924141 (ipc=83.2) sim_rate=94283 (inst/sec) elapsed = 0:0:39:35 / Thu Apr 12 17:12:29 2018
GPGPU-Sim PTX: 227200000 instructions simulated : ctaid=(8,1,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 2691000  inst.: 224003931 (ipc=83.2) sim_rate=94277 (inst/sec) elapsed = 0:0:39:36 / Thu Apr 12 17:12:30 2018
GPGPU-Sim PTX: 227300000 instructions simulated : ctaid=(2,4,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 2692000  inst.: 224080630 (ipc=83.2) sim_rate=94270 (inst/sec) elapsed = 0:0:39:37 / Thu Apr 12 17:12:31 2018
GPGPU-Sim PTX: 227400000 instructions simulated : ctaid=(2,2,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 2693500  inst.: 224187067 (ipc=83.2) sim_rate=94275 (inst/sec) elapsed = 0:0:39:38 / Thu Apr 12 17:12:32 2018
GPGPU-Sim PTX: 227500000 instructions simulated : ctaid=(1,4,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 2694500  inst.: 224262838 (ipc=83.2) sim_rate=94267 (inst/sec) elapsed = 0:0:39:39 / Thu Apr 12 17:12:33 2018
GPGPU-Sim PTX: 227600000 instructions simulated : ctaid=(0,6,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 2696000  inst.: 224368728 (ipc=83.2) sim_rate=94272 (inst/sec) elapsed = 0:0:39:40 / Thu Apr 12 17:12:34 2018
GPGPU-Sim uArch: cycles simulated: 2697000  inst.: 224440062 (ipc=83.2) sim_rate=94262 (inst/sec) elapsed = 0:0:39:41 / Thu Apr 12 17:12:35 2018
GPGPU-Sim PTX: 227700000 instructions simulated : ctaid=(8,3,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2698000  inst.: 224517272 (ipc=83.2) sim_rate=94255 (inst/sec) elapsed = 0:0:39:42 / Thu Apr 12 17:12:36 2018
GPGPU-Sim PTX: 227800000 instructions simulated : ctaid=(4,2,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 2699500  inst.: 224624285 (ipc=83.2) sim_rate=94261 (inst/sec) elapsed = 0:0:39:43 / Thu Apr 12 17:12:37 2018
GPGPU-Sim PTX: 227900000 instructions simulated : ctaid=(5,3,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 2700500  inst.: 224700543 (ipc=83.2) sim_rate=94253 (inst/sec) elapsed = 0:0:39:44 / Thu Apr 12 17:12:38 2018
GPGPU-Sim PTX: 228000000 instructions simulated : ctaid=(0,5,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 2702000  inst.: 224818438 (ipc=83.2) sim_rate=94263 (inst/sec) elapsed = 0:0:39:45 / Thu Apr 12 17:12:39 2018
GPGPU-Sim PTX: 228100000 instructions simulated : ctaid=(5,7,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 2703000  inst.: 224896299 (ipc=83.2) sim_rate=94256 (inst/sec) elapsed = 0:0:39:46 / Thu Apr 12 17:12:40 2018
GPGPU-Sim PTX: 228200000 instructions simulated : ctaid=(5,3,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2704500  inst.: 225011555 (ipc=83.2) sim_rate=94265 (inst/sec) elapsed = 0:0:39:47 / Thu Apr 12 17:12:41 2018
GPGPU-Sim PTX: 228300000 instructions simulated : ctaid=(7,2,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 2705500  inst.: 225077982 (ipc=83.2) sim_rate=94253 (inst/sec) elapsed = 0:0:39:48 / Thu Apr 12 17:12:42 2018
GPGPU-Sim PTX: 228400000 instructions simulated : ctaid=(5,5,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 2707000  inst.: 225180160 (ipc=83.2) sim_rate=94257 (inst/sec) elapsed = 0:0:39:49 / Thu Apr 12 17:12:43 2018
GPGPU-Sim PTX: 228500000 instructions simulated : ctaid=(4,7,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 2708000  inst.: 225252301 (ipc=83.2) sim_rate=94247 (inst/sec) elapsed = 0:0:39:50 / Thu Apr 12 17:12:44 2018
GPGPU-Sim PTX: 228600000 instructions simulated : ctaid=(4,2,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 2709500  inst.: 225357855 (ipc=83.2) sim_rate=94252 (inst/sec) elapsed = 0:0:39:51 / Thu Apr 12 17:12:45 2018
GPGPU-Sim PTX: 228700000 instructions simulated : ctaid=(4,4,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 2711000  inst.: 225463763 (ipc=83.2) sim_rate=94257 (inst/sec) elapsed = 0:0:39:52 / Thu Apr 12 17:12:46 2018
GPGPU-Sim PTX: 228800000 instructions simulated : ctaid=(4,3,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 2712000  inst.: 225535735 (ipc=83.2) sim_rate=94248 (inst/sec) elapsed = 0:0:39:53 / Thu Apr 12 17:12:47 2018
GPGPU-Sim uArch: cycles simulated: 2713000  inst.: 225608963 (ipc=83.2) sim_rate=94239 (inst/sec) elapsed = 0:0:39:54 / Thu Apr 12 17:12:48 2018
GPGPU-Sim PTX: 228900000 instructions simulated : ctaid=(0,6,0) tid=(6,1,0)
GPGPU-Sim PTX: 229000000 instructions simulated : ctaid=(1,3,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 2714500  inst.: 225726992 (ipc=83.2) sim_rate=94249 (inst/sec) elapsed = 0:0:39:55 / Thu Apr 12 17:12:49 2018
GPGPU-Sim uArch: cycles simulated: 2715500  inst.: 225806439 (ipc=83.2) sim_rate=94243 (inst/sec) elapsed = 0:0:39:56 / Thu Apr 12 17:12:50 2018
GPGPU-Sim PTX: 229100000 instructions simulated : ctaid=(2,5,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2716500  inst.: 225878007 (ipc=83.2) sim_rate=94233 (inst/sec) elapsed = 0:0:39:57 / Thu Apr 12 17:12:51 2018
GPGPU-Sim PTX: 229200000 instructions simulated : ctaid=(2,2,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 2717500  inst.: 225953922 (ipc=83.1) sim_rate=94225 (inst/sec) elapsed = 0:0:39:58 / Thu Apr 12 17:12:52 2018
GPGPU-Sim PTX: 229300000 instructions simulated : ctaid=(1,3,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 2719000  inst.: 226054443 (ipc=83.1) sim_rate=94228 (inst/sec) elapsed = 0:0:39:59 / Thu Apr 12 17:12:53 2018
GPGPU-Sim PTX: 229400000 instructions simulated : ctaid=(0,5,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 2720500  inst.: 226174355 (ipc=83.1) sim_rate=94239 (inst/sec) elapsed = 0:0:40:00 / Thu Apr 12 17:12:54 2018
GPGPU-Sim PTX: 229500000 instructions simulated : ctaid=(1,2,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 2721500  inst.: 226248167 (ipc=83.1) sim_rate=94230 (inst/sec) elapsed = 0:0:40:01 / Thu Apr 12 17:12:55 2018
GPGPU-Sim PTX: 229600000 instructions simulated : ctaid=(0,4,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 2723000  inst.: 226356961 (ipc=83.1) sim_rate=94236 (inst/sec) elapsed = 0:0:40:02 / Thu Apr 12 17:12:56 2018
GPGPU-Sim PTX: 229700000 instructions simulated : ctaid=(5,0,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 2724000  inst.: 226429140 (ipc=83.1) sim_rate=94227 (inst/sec) elapsed = 0:0:40:03 / Thu Apr 12 17:12:57 2018
GPGPU-Sim PTX: 229800000 instructions simulated : ctaid=(8,5,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 2725500  inst.: 226538691 (ipc=83.1) sim_rate=94234 (inst/sec) elapsed = 0:0:40:04 / Thu Apr 12 17:12:58 2018
GPGPU-Sim uArch: cycles simulated: 2726500  inst.: 226606633 (ipc=83.1) sim_rate=94223 (inst/sec) elapsed = 0:0:40:05 / Thu Apr 12 17:12:59 2018
GPGPU-Sim PTX: 229900000 instructions simulated : ctaid=(8,3,0) tid=(4,6,0)
GPGPU-Sim PTX: 230000000 instructions simulated : ctaid=(5,1,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 2728000  inst.: 226723168 (ipc=83.1) sim_rate=94232 (inst/sec) elapsed = 0:0:40:06 / Thu Apr 12 17:13:00 2018
GPGPU-Sim uArch: cycles simulated: 2729000  inst.: 226797477 (ipc=83.1) sim_rate=94224 (inst/sec) elapsed = 0:0:40:07 / Thu Apr 12 17:13:01 2018
GPGPU-Sim PTX: 230100000 instructions simulated : ctaid=(8,2,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 2730500  inst.: 226891490 (ipc=83.1) sim_rate=94224 (inst/sec) elapsed = 0:0:40:08 / Thu Apr 12 17:13:02 2018
GPGPU-Sim PTX: 230200000 instructions simulated : ctaid=(1,6,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 2732000  inst.: 227000222 (ipc=83.1) sim_rate=94230 (inst/sec) elapsed = 0:0:40:09 / Thu Apr 12 17:13:03 2018
GPGPU-Sim PTX: 230300000 instructions simulated : ctaid=(5,2,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2733000  inst.: 227077843 (ipc=83.1) sim_rate=94223 (inst/sec) elapsed = 0:0:40:10 / Thu Apr 12 17:13:04 2018
GPGPU-Sim PTX: 230400000 instructions simulated : ctaid=(1,3,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 2734500  inst.: 227197179 (ipc=83.1) sim_rate=94233 (inst/sec) elapsed = 0:0:40:11 / Thu Apr 12 17:13:05 2018
GPGPU-Sim PTX: 230500000 instructions simulated : ctaid=(2,0,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 2735500  inst.: 227270534 (ipc=83.1) sim_rate=94224 (inst/sec) elapsed = 0:0:40:12 / Thu Apr 12 17:13:06 2018
GPGPU-Sim PTX: 230600000 instructions simulated : ctaid=(4,4,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 2737000  inst.: 227389071 (ipc=83.1) sim_rate=94235 (inst/sec) elapsed = 0:0:40:13 / Thu Apr 12 17:13:07 2018
GPGPU-Sim PTX: 230700000 instructions simulated : ctaid=(6,0,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 2738000  inst.: 227469797 (ipc=83.1) sim_rate=94229 (inst/sec) elapsed = 0:0:40:14 / Thu Apr 12 17:13:08 2018
GPGPU-Sim PTX: 230800000 instructions simulated : ctaid=(3,4,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 2739000  inst.: 227543656 (ipc=83.1) sim_rate=94220 (inst/sec) elapsed = 0:0:40:15 / Thu Apr 12 17:13:09 2018
GPGPU-Sim PTX: 230900000 instructions simulated : ctaid=(8,6,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 2740500  inst.: 227663055 (ipc=83.1) sim_rate=94231 (inst/sec) elapsed = 0:0:40:16 / Thu Apr 12 17:13:10 2018
GPGPU-Sim PTX: 231000000 instructions simulated : ctaid=(2,5,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 2741500  inst.: 227742101 (ipc=83.1) sim_rate=94225 (inst/sec) elapsed = 0:0:40:17 / Thu Apr 12 17:13:11 2018
GPGPU-Sim PTX: 231100000 instructions simulated : ctaid=(1,4,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 2743000  inst.: 227843871 (ipc=83.1) sim_rate=94228 (inst/sec) elapsed = 0:0:40:18 / Thu Apr 12 17:13:12 2018
GPGPU-Sim PTX: 231200000 instructions simulated : ctaid=(7,4,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 2744000  inst.: 227916123 (ipc=83.1) sim_rate=94219 (inst/sec) elapsed = 0:0:40:19 / Thu Apr 12 17:13:13 2018
GPGPU-Sim PTX: 231300000 instructions simulated : ctaid=(1,1,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 2745000  inst.: 227985429 (ipc=83.1) sim_rate=94208 (inst/sec) elapsed = 0:0:40:20 / Thu Apr 12 17:13:14 2018
GPGPU-Sim uArch: cycles simulated: 2746000  inst.: 228057871 (ipc=83.1) sim_rate=94199 (inst/sec) elapsed = 0:0:40:21 / Thu Apr 12 17:13:15 2018
GPGPU-Sim PTX: 231400000 instructions simulated : ctaid=(4,4,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2747500  inst.: 228159852 (ipc=83.0) sim_rate=94203 (inst/sec) elapsed = 0:0:40:22 / Thu Apr 12 17:13:16 2018
GPGPU-Sim PTX: 231500000 instructions simulated : ctaid=(5,3,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 2748500  inst.: 228226839 (ipc=83.0) sim_rate=94191 (inst/sec) elapsed = 0:0:40:23 / Thu Apr 12 17:13:17 2018
GPGPU-Sim PTX: 231600000 instructions simulated : ctaid=(3,5,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 2750000  inst.: 228337912 (ipc=83.0) sim_rate=94198 (inst/sec) elapsed = 0:0:40:24 / Thu Apr 12 17:13:18 2018
GPGPU-Sim PTX: 231700000 instructions simulated : ctaid=(1,4,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 2751000  inst.: 228413300 (ipc=83.0) sim_rate=94191 (inst/sec) elapsed = 0:0:40:25 / Thu Apr 12 17:13:19 2018
GPGPU-Sim PTX: 231800000 instructions simulated : ctaid=(0,4,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 2752500  inst.: 228510520 (ipc=83.0) sim_rate=94192 (inst/sec) elapsed = 0:0:40:26 / Thu Apr 12 17:13:20 2018
GPGPU-Sim PTX: 231900000 instructions simulated : ctaid=(1,5,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 2754000  inst.: 228612896 (ipc=83.0) sim_rate=94195 (inst/sec) elapsed = 0:0:40:27 / Thu Apr 12 17:13:21 2018
GPGPU-Sim PTX: 232000000 instructions simulated : ctaid=(5,1,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 2755000  inst.: 228679786 (ipc=83.0) sim_rate=94184 (inst/sec) elapsed = 0:0:40:28 / Thu Apr 12 17:13:22 2018
GPGPU-Sim PTX: 232100000 instructions simulated : ctaid=(6,1,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 2756500  inst.: 228792338 (ipc=83.0) sim_rate=94191 (inst/sec) elapsed = 0:0:40:29 / Thu Apr 12 17:13:23 2018
GPGPU-Sim PTX: 232200000 instructions simulated : ctaid=(0,5,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 2757500  inst.: 228869193 (ipc=83.0) sim_rate=94184 (inst/sec) elapsed = 0:0:40:30 / Thu Apr 12 17:13:24 2018
GPGPU-Sim uArch: cycles simulated: 2758500  inst.: 228951729 (ipc=83.0) sim_rate=94180 (inst/sec) elapsed = 0:0:40:31 / Thu Apr 12 17:13:25 2018
GPGPU-Sim PTX: 232300000 instructions simulated : ctaid=(3,1,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 2760000  inst.: 229050990 (ipc=83.0) sim_rate=94182 (inst/sec) elapsed = 0:0:40:32 / Thu Apr 12 17:13:26 2018
GPGPU-Sim PTX: 232400000 instructions simulated : ctaid=(8,4,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 2761000  inst.: 229117063 (ipc=83.0) sim_rate=94170 (inst/sec) elapsed = 0:0:40:33 / Thu Apr 12 17:13:27 2018
GPGPU-Sim PTX: 232500000 instructions simulated : ctaid=(3,0,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 2762500  inst.: 229225967 (ipc=83.0) sim_rate=94176 (inst/sec) elapsed = 0:0:40:34 / Thu Apr 12 17:13:28 2018
GPGPU-Sim PTX: 232600000 instructions simulated : ctaid=(6,5,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 2763500  inst.: 229297408 (ipc=83.0) sim_rate=94167 (inst/sec) elapsed = 0:0:40:35 / Thu Apr 12 17:13:29 2018
GPGPU-Sim PTX: 232700000 instructions simulated : ctaid=(3,5,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 2765000  inst.: 229415896 (ipc=83.0) sim_rate=94177 (inst/sec) elapsed = 0:0:40:36 / Thu Apr 12 17:13:30 2018
GPGPU-Sim PTX: 232800000 instructions simulated : ctaid=(3,3,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 2766000  inst.: 229484501 (ipc=83.0) sim_rate=94166 (inst/sec) elapsed = 0:0:40:37 / Thu Apr 12 17:13:31 2018
GPGPU-Sim uArch: cycles simulated: 2767000  inst.: 229545303 (ipc=83.0) sim_rate=94153 (inst/sec) elapsed = 0:0:40:38 / Thu Apr 12 17:13:32 2018
GPGPU-Sim PTX: 232900000 instructions simulated : ctaid=(0,5,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 2768500  inst.: 229649669 (ipc=83.0) sim_rate=94157 (inst/sec) elapsed = 0:0:40:39 / Thu Apr 12 17:13:33 2018
GPGPU-Sim PTX: 233000000 instructions simulated : ctaid=(5,2,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 2769500  inst.: 229717358 (ipc=82.9) sim_rate=94146 (inst/sec) elapsed = 0:0:40:40 / Thu Apr 12 17:13:34 2018
GPGPU-Sim PTX: 233100000 instructions simulated : ctaid=(8,3,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 2771000  inst.: 229825831 (ipc=82.9) sim_rate=94152 (inst/sec) elapsed = 0:0:40:41 / Thu Apr 12 17:13:35 2018
GPGPU-Sim PTX: 233200000 instructions simulated : ctaid=(4,6,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 2772000  inst.: 229891471 (ipc=82.9) sim_rate=94140 (inst/sec) elapsed = 0:0:40:42 / Thu Apr 12 17:13:36 2018
GPGPU-Sim PTX: 233300000 instructions simulated : ctaid=(5,3,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2773500  inst.: 229999330 (ipc=82.9) sim_rate=94146 (inst/sec) elapsed = 0:0:40:43 / Thu Apr 12 17:13:37 2018
GPGPU-Sim PTX: 233400000 instructions simulated : ctaid=(6,0,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 2774500  inst.: 230069488 (ipc=82.9) sim_rate=94136 (inst/sec) elapsed = 0:0:40:44 / Thu Apr 12 17:13:38 2018
GPGPU-Sim PTX: 233500000 instructions simulated : ctaid=(0,5,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 2776000  inst.: 230176107 (ipc=82.9) sim_rate=94141 (inst/sec) elapsed = 0:0:40:45 / Thu Apr 12 17:13:39 2018
GPGPU-Sim PTX: 233600000 instructions simulated : ctaid=(3,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2777500  inst.: 230277683 (ipc=82.9) sim_rate=94144 (inst/sec) elapsed = 0:0:40:46 / Thu Apr 12 17:13:40 2018
GPGPU-Sim PTX: 233700000 instructions simulated : ctaid=(0,1,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 2778500  inst.: 230354946 (ipc=82.9) sim_rate=94137 (inst/sec) elapsed = 0:0:40:47 / Thu Apr 12 17:13:41 2018
GPGPU-Sim uArch: cycles simulated: 2779500  inst.: 230423894 (ipc=82.9) sim_rate=94127 (inst/sec) elapsed = 0:0:40:48 / Thu Apr 12 17:13:42 2018
GPGPU-Sim PTX: 233800000 instructions simulated : ctaid=(6,0,0) tid=(3,5,0)
GPGPU-Sim PTX: 233900000 instructions simulated : ctaid=(3,5,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 2781000  inst.: 230539735 (ipc=82.9) sim_rate=94136 (inst/sec) elapsed = 0:0:40:49 / Thu Apr 12 17:13:43 2018
GPGPU-Sim uArch: cycles simulated: 2782000  inst.: 230614857 (ipc=82.9) sim_rate=94128 (inst/sec) elapsed = 0:0:40:50 / Thu Apr 12 17:13:44 2018
GPGPU-Sim PTX: 234000000 instructions simulated : ctaid=(7,3,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 2783500  inst.: 230716524 (ipc=82.9) sim_rate=94131 (inst/sec) elapsed = 0:0:40:51 / Thu Apr 12 17:13:45 2018
GPGPU-Sim PTX: 234100000 instructions simulated : ctaid=(7,2,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 2784500  inst.: 230782753 (ipc=82.9) sim_rate=94120 (inst/sec) elapsed = 0:0:40:52 / Thu Apr 12 17:13:46 2018
GPGPU-Sim PTX: 234200000 instructions simulated : ctaid=(1,4,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 2786000  inst.: 230884600 (ipc=82.9) sim_rate=94123 (inst/sec) elapsed = 0:0:40:53 / Thu Apr 12 17:13:47 2018
GPGPU-Sim PTX: 234300000 instructions simulated : ctaid=(2,4,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 2787000  inst.: 230956417 (ipc=82.9) sim_rate=94114 (inst/sec) elapsed = 0:0:40:54 / Thu Apr 12 17:13:48 2018
GPGPU-Sim PTX: 234400000 instructions simulated : ctaid=(7,6,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 2788500  inst.: 231060806 (ipc=82.9) sim_rate=94118 (inst/sec) elapsed = 0:0:40:55 / Thu Apr 12 17:13:49 2018
GPGPU-Sim PTX: 234500000 instructions simulated : ctaid=(2,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 2789500  inst.: 231133777 (ipc=82.9) sim_rate=94109 (inst/sec) elapsed = 0:0:40:56 / Thu Apr 12 17:13:50 2018
GPGPU-Sim PTX: 234600000 instructions simulated : ctaid=(7,2,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 2791000  inst.: 231248452 (ipc=82.9) sim_rate=94118 (inst/sec) elapsed = 0:0:40:57 / Thu Apr 12 17:13:51 2018
GPGPU-Sim uArch: cycles simulated: 2792000  inst.: 231313753 (ipc=82.8) sim_rate=94106 (inst/sec) elapsed = 0:0:40:58 / Thu Apr 12 17:13:52 2018
GPGPU-Sim PTX: 234700000 instructions simulated : ctaid=(6,1,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 2793500  inst.: 231407965 (ipc=82.8) sim_rate=94106 (inst/sec) elapsed = 0:0:40:59 / Thu Apr 12 17:13:53 2018
GPGPU-Sim PTX: 234800000 instructions simulated : ctaid=(3,5,0) tid=(6,0,0)
GPGPU-Sim PTX: 234900000 instructions simulated : ctaid=(2,5,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 2795000  inst.: 231516045 (ipc=82.8) sim_rate=94112 (inst/sec) elapsed = 0:0:41:00 / Thu Apr 12 17:13:54 2018
GPGPU-Sim uArch: cycles simulated: 2796000  inst.: 231588113 (ipc=82.8) sim_rate=94103 (inst/sec) elapsed = 0:0:41:01 / Thu Apr 12 17:13:55 2018
GPGPU-Sim PTX: 235000000 instructions simulated : ctaid=(5,3,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 2797500  inst.: 231707344 (ipc=82.8) sim_rate=94113 (inst/sec) elapsed = 0:0:41:02 / Thu Apr 12 17:13:56 2018
GPGPU-Sim PTX: 235100000 instructions simulated : ctaid=(4,3,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 2798500  inst.: 231778823 (ipc=82.8) sim_rate=94104 (inst/sec) elapsed = 0:0:41:03 / Thu Apr 12 17:13:57 2018
GPGPU-Sim PTX: 235200000 instructions simulated : ctaid=(6,6,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 2800000  inst.: 231882064 (ipc=82.8) sim_rate=94107 (inst/sec) elapsed = 0:0:41:04 / Thu Apr 12 17:13:58 2018
GPGPU-Sim PTX: 235300000 instructions simulated : ctaid=(1,0,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 2801000  inst.: 231954327 (ipc=82.8) sim_rate=94099 (inst/sec) elapsed = 0:0:41:05 / Thu Apr 12 17:13:59 2018
GPGPU-Sim PTX: 235400000 instructions simulated : ctaid=(6,4,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 2802000  inst.: 232027200 (ipc=82.8) sim_rate=94090 (inst/sec) elapsed = 0:0:41:06 / Thu Apr 12 17:14:00 2018
GPGPU-Sim PTX: 235500000 instructions simulated : ctaid=(4,0,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 2803500  inst.: 232127728 (ipc=82.8) sim_rate=94093 (inst/sec) elapsed = 0:0:41:07 / Thu Apr 12 17:14:01 2018
GPGPU-Sim uArch: cycles simulated: 2804500  inst.: 232200643 (ipc=82.8) sim_rate=94084 (inst/sec) elapsed = 0:0:41:08 / Thu Apr 12 17:14:02 2018
GPGPU-Sim PTX: 235600000 instructions simulated : ctaid=(0,5,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 2805500  inst.: 232281150 (ipc=82.8) sim_rate=94079 (inst/sec) elapsed = 0:0:41:09 / Thu Apr 12 17:14:03 2018
GPGPU-Sim PTX: 235700000 instructions simulated : ctaid=(0,4,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 2806500  inst.: 232348348 (ipc=82.8) sim_rate=94068 (inst/sec) elapsed = 0:0:41:10 / Thu Apr 12 17:14:04 2018
GPGPU-Sim PTX: 235800000 instructions simulated : ctaid=(0,1,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 2808000  inst.: 232447496 (ipc=82.8) sim_rate=94070 (inst/sec) elapsed = 0:0:41:11 / Thu Apr 12 17:14:05 2018
GPGPU-Sim PTX: 235900000 instructions simulated : ctaid=(5,5,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 2809500  inst.: 232557986 (ipc=82.8) sim_rate=94076 (inst/sec) elapsed = 0:0:41:12 / Thu Apr 12 17:14:06 2018
GPGPU-Sim PTX: 236000000 instructions simulated : ctaid=(0,0,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 2810500  inst.: 232629021 (ipc=82.8) sim_rate=94067 (inst/sec) elapsed = 0:0:41:13 / Thu Apr 12 17:14:07 2018
GPGPU-Sim PTX: 236100000 instructions simulated : ctaid=(8,7,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 2812000  inst.: 232733205 (ipc=82.8) sim_rate=94071 (inst/sec) elapsed = 0:0:41:14 / Thu Apr 12 17:14:08 2018
GPGPU-Sim PTX: 236200000 instructions simulated : ctaid=(5,2,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 2813000  inst.: 232800827 (ipc=82.8) sim_rate=94060 (inst/sec) elapsed = 0:0:41:15 / Thu Apr 12 17:14:09 2018
GPGPU-Sim PTX: 236300000 instructions simulated : ctaid=(6,1,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 2814500  inst.: 232900230 (ipc=82.8) sim_rate=94063 (inst/sec) elapsed = 0:0:41:16 / Thu Apr 12 17:14:10 2018
GPGPU-Sim PTX: 236400000 instructions simulated : ctaid=(4,2,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 2816000  inst.: 233015358 (ipc=82.7) sim_rate=94071 (inst/sec) elapsed = 0:0:41:17 / Thu Apr 12 17:14:11 2018
GPGPU-Sim uArch: cycles simulated: 2817000  inst.: 233081649 (ipc=82.7) sim_rate=94060 (inst/sec) elapsed = 0:0:41:18 / Thu Apr 12 17:14:12 2018
GPGPU-Sim PTX: 236500000 instructions simulated : ctaid=(7,1,0) tid=(6,0,0)
GPGPU-Sim PTX: 236600000 instructions simulated : ctaid=(1,7,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2818500  inst.: 233187283 (ipc=82.7) sim_rate=94065 (inst/sec) elapsed = 0:0:41:19 / Thu Apr 12 17:14:13 2018
GPGPU-Sim uArch: cycles simulated: 2819500  inst.: 233265619 (ipc=82.7) sim_rate=94058 (inst/sec) elapsed = 0:0:41:20 / Thu Apr 12 17:14:14 2018
GPGPU-Sim PTX: 236700000 instructions simulated : ctaid=(4,3,0) tid=(1,1,0)
GPGPU-Sim PTX: 236800000 instructions simulated : ctaid=(0,5,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 2821000  inst.: 233383720 (ipc=82.7) sim_rate=94068 (inst/sec) elapsed = 0:0:41:21 / Thu Apr 12 17:14:15 2018
GPGPU-Sim uArch: cycles simulated: 2822000  inst.: 233460229 (ipc=82.7) sim_rate=94061 (inst/sec) elapsed = 0:0:41:22 / Thu Apr 12 17:14:16 2018
GPGPU-Sim PTX: 236900000 instructions simulated : ctaid=(3,1,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 2823500  inst.: 233570129 (ipc=82.7) sim_rate=94067 (inst/sec) elapsed = 0:0:41:23 / Thu Apr 12 17:14:17 2018
GPGPU-Sim PTX: 237000000 instructions simulated : ctaid=(7,1,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 2824500  inst.: 233653773 (ipc=82.7) sim_rate=94063 (inst/sec) elapsed = 0:0:41:24 / Thu Apr 12 17:14:18 2018
GPGPU-Sim PTX: 237100000 instructions simulated : ctaid=(8,2,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 2826000  inst.: 233754025 (ipc=82.7) sim_rate=94066 (inst/sec) elapsed = 0:0:41:25 / Thu Apr 12 17:14:19 2018
GPGPU-Sim PTX: 237200000 instructions simulated : ctaid=(7,0,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 2827000  inst.: 233833132 (ipc=82.7) sim_rate=94059 (inst/sec) elapsed = 0:0:41:26 / Thu Apr 12 17:14:20 2018
GPGPU-Sim PTX: 237300000 instructions simulated : ctaid=(8,1,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 2828500  inst.: 233944635 (ipc=82.7) sim_rate=94067 (inst/sec) elapsed = 0:0:41:27 / Thu Apr 12 17:14:21 2018
GPGPU-Sim PTX: 237400000 instructions simulated : ctaid=(8,1,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 2829500  inst.: 234018231 (ipc=82.7) sim_rate=94058 (inst/sec) elapsed = 0:0:41:28 / Thu Apr 12 17:14:22 2018
GPGPU-Sim PTX: 237500000 instructions simulated : ctaid=(5,4,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 2830500  inst.: 234104945 (ipc=82.7) sim_rate=94055 (inst/sec) elapsed = 0:0:41:29 / Thu Apr 12 17:14:23 2018
GPGPU-Sim PTX: 237600000 instructions simulated : ctaid=(1,0,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 2831500  inst.: 234182450 (ipc=82.7) sim_rate=94049 (inst/sec) elapsed = 0:0:41:30 / Thu Apr 12 17:14:24 2018
GPGPU-Sim PTX: 237700000 instructions simulated : ctaid=(0,0,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 2833000  inst.: 234290531 (ipc=82.7) sim_rate=94054 (inst/sec) elapsed = 0:0:41:31 / Thu Apr 12 17:14:25 2018
GPGPU-Sim PTX: 237800000 instructions simulated : ctaid=(0,6,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 2834500  inst.: 234399790 (ipc=82.7) sim_rate=94060 (inst/sec) elapsed = 0:0:41:32 / Thu Apr 12 17:14:26 2018
GPGPU-Sim PTX: 237900000 instructions simulated : ctaid=(4,6,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 2835500  inst.: 234463514 (ipc=82.7) sim_rate=94048 (inst/sec) elapsed = 0:0:41:33 / Thu Apr 12 17:14:27 2018
GPGPU-Sim PTX: 238000000 instructions simulated : ctaid=(0,3,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 2837000  inst.: 234567543 (ipc=82.7) sim_rate=94052 (inst/sec) elapsed = 0:0:41:34 / Thu Apr 12 17:14:28 2018
GPGPU-Sim uArch: cycles simulated: 2838000  inst.: 234635119 (ipc=82.7) sim_rate=94042 (inst/sec) elapsed = 0:0:41:35 / Thu Apr 12 17:14:29 2018
GPGPU-Sim PTX: 238100000 instructions simulated : ctaid=(6,3,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 2839000  inst.: 234703269 (ipc=82.7) sim_rate=94031 (inst/sec) elapsed = 0:0:41:36 / Thu Apr 12 17:14:30 2018
GPGPU-Sim PTX: 238200000 instructions simulated : ctaid=(2,1,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 2840500  inst.: 234809775 (ipc=82.7) sim_rate=94036 (inst/sec) elapsed = 0:0:41:37 / Thu Apr 12 17:14:31 2018
GPGPU-Sim PTX: 238300000 instructions simulated : ctaid=(7,1,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 2842000  inst.: 234910888 (ipc=82.7) sim_rate=94039 (inst/sec) elapsed = 0:0:41:38 / Thu Apr 12 17:14:32 2018
GPGPU-Sim PTX: 238400000 instructions simulated : ctaid=(3,4,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 2843000  inst.: 234986161 (ipc=82.7) sim_rate=94032 (inst/sec) elapsed = 0:0:41:39 / Thu Apr 12 17:14:33 2018
GPGPU-Sim PTX: 238500000 instructions simulated : ctaid=(7,1,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 2844000  inst.: 235054923 (ipc=82.6) sim_rate=94021 (inst/sec) elapsed = 0:0:41:40 / Thu Apr 12 17:14:34 2018
GPGPU-Sim PTX: 238600000 instructions simulated : ctaid=(5,3,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 2845500  inst.: 235156488 (ipc=82.6) sim_rate=94024 (inst/sec) elapsed = 0:0:41:41 / Thu Apr 12 17:14:35 2018
GPGPU-Sim uArch: cycles simulated: 2846500  inst.: 235221293 (ipc=82.6) sim_rate=94013 (inst/sec) elapsed = 0:0:41:42 / Thu Apr 12 17:14:36 2018
GPGPU-Sim PTX: 238700000 instructions simulated : ctaid=(7,0,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 2848000  inst.: 235320430 (ipc=82.6) sim_rate=94015 (inst/sec) elapsed = 0:0:41:43 / Thu Apr 12 17:14:37 2018
GPGPU-Sim PTX: 238800000 instructions simulated : ctaid=(6,4,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2849000  inst.: 235384781 (ipc=82.6) sim_rate=94003 (inst/sec) elapsed = 0:0:41:44 / Thu Apr 12 17:14:38 2018
GPGPU-Sim PTX: 238900000 instructions simulated : ctaid=(7,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 2850500  inst.: 235498005 (ipc=82.6) sim_rate=94011 (inst/sec) elapsed = 0:0:41:45 / Thu Apr 12 17:14:39 2018
GPGPU-Sim PTX: 239000000 instructions simulated : ctaid=(0,1,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 2851500  inst.: 235565964 (ipc=82.6) sim_rate=94000 (inst/sec) elapsed = 0:0:41:46 / Thu Apr 12 17:14:40 2018
GPGPU-Sim PTX: 239100000 instructions simulated : ctaid=(8,1,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 2853000  inst.: 235675476 (ipc=82.6) sim_rate=94006 (inst/sec) elapsed = 0:0:41:47 / Thu Apr 12 17:14:41 2018
GPGPU-Sim PTX: 239200000 instructions simulated : ctaid=(3,1,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 2854000  inst.: 235753365 (ipc=82.6) sim_rate=94000 (inst/sec) elapsed = 0:0:41:48 / Thu Apr 12 17:14:42 2018
GPGPU-Sim PTX: 239300000 instructions simulated : ctaid=(4,0,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 2855500  inst.: 235861930 (ipc=82.6) sim_rate=94006 (inst/sec) elapsed = 0:0:41:49 / Thu Apr 12 17:14:43 2018
GPGPU-Sim PTX: 239400000 instructions simulated : ctaid=(6,6,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 2856500  inst.: 235931377 (ipc=82.6) sim_rate=93996 (inst/sec) elapsed = 0:0:41:50 / Thu Apr 12 17:14:44 2018
GPGPU-Sim uArch: cycles simulated: 2858000  inst.: 236025570 (ipc=82.6) sim_rate=93996 (inst/sec) elapsed = 0:0:41:51 / Thu Apr 12 17:14:45 2018
GPGPU-Sim PTX: 239500000 instructions simulated : ctaid=(6,2,0) tid=(0,1,0)
GPGPU-Sim PTX: 239600000 instructions simulated : ctaid=(0,4,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 2859500  inst.: 236142444 (ipc=82.6) sim_rate=94005 (inst/sec) elapsed = 0:0:41:52 / Thu Apr 12 17:14:46 2018
GPGPU-Sim uArch: cycles simulated: 2860500  inst.: 236218786 (ipc=82.6) sim_rate=93998 (inst/sec) elapsed = 0:0:41:53 / Thu Apr 12 17:14:47 2018
GPGPU-Sim PTX: 239700000 instructions simulated : ctaid=(3,4,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 2861500  inst.: 236290578 (ipc=82.6) sim_rate=93989 (inst/sec) elapsed = 0:0:41:54 / Thu Apr 12 17:14:48 2018
GPGPU-Sim PTX: 239800000 instructions simulated : ctaid=(1,4,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 2863000  inst.: 236401240 (ipc=82.6) sim_rate=93996 (inst/sec) elapsed = 0:0:41:55 / Thu Apr 12 17:14:49 2018
GPGPU-Sim PTX: 239900000 instructions simulated : ctaid=(0,6,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 2864500  inst.: 236511196 (ipc=82.6) sim_rate=94002 (inst/sec) elapsed = 0:0:41:56 / Thu Apr 12 17:14:50 2018
GPGPU-Sim PTX: 240000000 instructions simulated : ctaid=(0,6,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 2865500  inst.: 236582402 (ipc=82.6) sim_rate=93993 (inst/sec) elapsed = 0:0:41:57 / Thu Apr 12 17:14:51 2018
GPGPU-Sim PTX: 240100000 instructions simulated : ctaid=(8,5,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 2867000  inst.: 236693903 (ipc=82.6) sim_rate=94000 (inst/sec) elapsed = 0:0:41:58 / Thu Apr 12 17:14:52 2018
GPGPU-Sim PTX: 240200000 instructions simulated : ctaid=(0,6,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 2868000  inst.: 236761121 (ipc=82.6) sim_rate=93990 (inst/sec) elapsed = 0:0:41:59 / Thu Apr 12 17:14:53 2018
GPGPU-Sim PTX: 240300000 instructions simulated : ctaid=(3,2,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 2869500  inst.: 236864880 (ipc=82.5) sim_rate=93994 (inst/sec) elapsed = 0:0:42:00 / Thu Apr 12 17:14:54 2018
GPGPU-Sim PTX: 240400000 instructions simulated : ctaid=(0,5,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 2870500  inst.: 236936958 (ipc=82.5) sim_rate=93985 (inst/sec) elapsed = 0:0:42:01 / Thu Apr 12 17:14:55 2018
GPGPU-Sim PTX: 240500000 instructions simulated : ctaid=(5,1,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 2871500  inst.: 237007387 (ipc=82.5) sim_rate=93975 (inst/sec) elapsed = 0:0:42:02 / Thu Apr 12 17:14:56 2018
GPGPU-Sim PTX: 240600000 instructions simulated : ctaid=(3,3,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 2873000  inst.: 237109876 (ipc=82.5) sim_rate=93979 (inst/sec) elapsed = 0:0:42:03 / Thu Apr 12 17:14:57 2018
GPGPU-Sim uArch: cycles simulated: 2874000  inst.: 237182238 (ipc=82.5) sim_rate=93970 (inst/sec) elapsed = 0:0:42:04 / Thu Apr 12 17:14:58 2018
GPGPU-Sim PTX: 240700000 instructions simulated : ctaid=(2,2,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 2875000  inst.: 237251168 (ipc=82.5) sim_rate=93960 (inst/sec) elapsed = 0:0:42:05 / Thu Apr 12 17:14:59 2018
GPGPU-Sim PTX: 240800000 instructions simulated : ctaid=(8,4,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 2876500  inst.: 237354261 (ipc=82.5) sim_rate=93964 (inst/sec) elapsed = 0:0:42:06 / Thu Apr 12 17:15:00 2018
GPGPU-Sim PTX: 240900000 instructions simulated : ctaid=(6,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 2877500  inst.: 237419492 (ipc=82.5) sim_rate=93953 (inst/sec) elapsed = 0:0:42:07 / Thu Apr 12 17:15:01 2018
GPGPU-Sim uArch: cycles simulated: 2878500  inst.: 237483597 (ipc=82.5) sim_rate=93941 (inst/sec) elapsed = 0:0:42:08 / Thu Apr 12 17:15:02 2018
GPGPU-Sim PTX: 241000000 instructions simulated : ctaid=(0,1,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 2880000  inst.: 237586745 (ipc=82.5) sim_rate=93944 (inst/sec) elapsed = 0:0:42:09 / Thu Apr 12 17:15:03 2018
GPGPU-Sim PTX: 241100000 instructions simulated : ctaid=(3,4,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 2881000  inst.: 237662569 (ipc=82.5) sim_rate=93937 (inst/sec) elapsed = 0:0:42:10 / Thu Apr 12 17:15:04 2018
GPGPU-Sim PTX: 241200000 instructions simulated : ctaid=(7,3,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 2882000  inst.: 237741558 (ipc=82.5) sim_rate=93931 (inst/sec) elapsed = 0:0:42:11 / Thu Apr 12 17:15:05 2018
GPGPU-Sim PTX: 241300000 instructions simulated : ctaid=(0,4,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 2883500  inst.: 237846671 (ipc=82.5) sim_rate=93936 (inst/sec) elapsed = 0:0:42:12 / Thu Apr 12 17:15:06 2018
GPGPU-Sim PTX: 241400000 instructions simulated : ctaid=(1,0,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 2885000  inst.: 237947929 (ipc=82.5) sim_rate=93939 (inst/sec) elapsed = 0:0:42:13 / Thu Apr 12 17:15:07 2018
GPGPU-Sim PTX: 241500000 instructions simulated : ctaid=(6,5,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 2886000  inst.: 238008919 (ipc=82.5) sim_rate=93926 (inst/sec) elapsed = 0:0:42:14 / Thu Apr 12 17:15:08 2018
GPGPU-Sim PTX: 241600000 instructions simulated : ctaid=(4,0,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 2887500  inst.: 238109683 (ipc=82.5) sim_rate=93928 (inst/sec) elapsed = 0:0:42:15 / Thu Apr 12 17:15:09 2018
GPGPU-Sim PTX: 241700000 instructions simulated : ctaid=(1,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 2888500  inst.: 238188086 (ipc=82.5) sim_rate=93922 (inst/sec) elapsed = 0:0:42:16 / Thu Apr 12 17:15:10 2018
GPGPU-Sim uArch: cycles simulated: 2889500  inst.: 238258754 (ipc=82.5) sim_rate=93913 (inst/sec) elapsed = 0:0:42:17 / Thu Apr 12 17:15:11 2018
GPGPU-Sim PTX: 241800000 instructions simulated : ctaid=(7,5,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 2891000  inst.: 238372737 (ipc=82.5) sim_rate=93921 (inst/sec) elapsed = 0:0:42:18 / Thu Apr 12 17:15:12 2018
GPGPU-Sim PTX: 241900000 instructions simulated : ctaid=(4,6,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 2892000  inst.: 238448890 (ipc=82.5) sim_rate=93914 (inst/sec) elapsed = 0:0:42:19 / Thu Apr 12 17:15:13 2018
GPGPU-Sim PTX: 242000000 instructions simulated : ctaid=(7,2,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 2893000  inst.: 238522906 (ipc=82.4) sim_rate=93906 (inst/sec) elapsed = 0:0:42:20 / Thu Apr 12 17:15:14 2018
GPGPU-Sim PTX: 242100000 instructions simulated : ctaid=(7,3,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 2894500  inst.: 238626061 (ipc=82.4) sim_rate=93910 (inst/sec) elapsed = 0:0:42:21 / Thu Apr 12 17:15:15 2018
GPGPU-Sim PTX: 242200000 instructions simulated : ctaid=(4,6,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 2895500  inst.: 238709587 (ipc=82.4) sim_rate=93906 (inst/sec) elapsed = 0:0:42:22 / Thu Apr 12 17:15:16 2018
GPGPU-Sim PTX: 242300000 instructions simulated : ctaid=(7,6,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 2896500  inst.: 238785489 (ipc=82.4) sim_rate=93899 (inst/sec) elapsed = 0:0:42:23 / Thu Apr 12 17:15:17 2018
GPGPU-Sim PTX: 242400000 instructions simulated : ctaid=(0,7,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 2898000  inst.: 238898149 (ipc=82.4) sim_rate=93906 (inst/sec) elapsed = 0:0:42:24 / Thu Apr 12 17:15:18 2018
GPGPU-Sim uArch: cycles simulated: 2899000  inst.: 238965437 (ipc=82.4) sim_rate=93896 (inst/sec) elapsed = 0:0:42:25 / Thu Apr 12 17:15:19 2018
GPGPU-Sim PTX: 242500000 instructions simulated : ctaid=(7,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2900500  inst.: 239058173 (ipc=82.4) sim_rate=93895 (inst/sec) elapsed = 0:0:42:26 / Thu Apr 12 17:15:20 2018
GPGPU-Sim PTX: 242600000 instructions simulated : ctaid=(8,3,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2901500  inst.: 239131138 (ipc=82.4) sim_rate=93887 (inst/sec) elapsed = 0:0:42:27 / Thu Apr 12 17:15:21 2018
GPGPU-Sim PTX: 242700000 instructions simulated : ctaid=(0,5,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 2903000  inst.: 239245057 (ipc=82.4) sim_rate=93895 (inst/sec) elapsed = 0:0:42:28 / Thu Apr 12 17:15:22 2018
GPGPU-Sim PTX: 242800000 instructions simulated : ctaid=(2,1,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 2904000  inst.: 239311717 (ipc=82.4) sim_rate=93884 (inst/sec) elapsed = 0:0:42:29 / Thu Apr 12 17:15:23 2018
GPGPU-Sim PTX: 242900000 instructions simulated : ctaid=(0,0,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 2905000  inst.: 239390174 (ipc=82.4) sim_rate=93878 (inst/sec) elapsed = 0:0:42:30 / Thu Apr 12 17:15:24 2018
GPGPU-Sim PTX: 243000000 instructions simulated : ctaid=(0,4,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2906000  inst.: 239460354 (ipc=82.4) sim_rate=93869 (inst/sec) elapsed = 0:0:42:31 / Thu Apr 12 17:15:25 2018
GPGPU-Sim PTX: 243100000 instructions simulated : ctaid=(4,3,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 2907500  inst.: 239573481 (ipc=82.4) sim_rate=93876 (inst/sec) elapsed = 0:0:42:32 / Thu Apr 12 17:15:26 2018
GPGPU-Sim uArch: cycles simulated: 2908500  inst.: 239647049 (ipc=82.4) sim_rate=93868 (inst/sec) elapsed = 0:0:42:33 / Thu Apr 12 17:15:27 2018
GPGPU-Sim PTX: 243200000 instructions simulated : ctaid=(7,4,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 2910000  inst.: 239737788 (ipc=82.4) sim_rate=93867 (inst/sec) elapsed = 0:0:42:34 / Thu Apr 12 17:15:28 2018
GPGPU-Sim PTX: 243300000 instructions simulated : ctaid=(5,2,0) tid=(6,4,0)
GPGPU-Sim PTX: 243400000 instructions simulated : ctaid=(5,4,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 2911500  inst.: 239852383 (ipc=82.4) sim_rate=93875 (inst/sec) elapsed = 0:0:42:35 / Thu Apr 12 17:15:29 2018
GPGPU-Sim uArch: cycles simulated: 2912500  inst.: 239926003 (ipc=82.4) sim_rate=93867 (inst/sec) elapsed = 0:0:42:36 / Thu Apr 12 17:15:30 2018
GPGPU-Sim PTX: 243500000 instructions simulated : ctaid=(6,5,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 2914000  inst.: 240035786 (ipc=82.4) sim_rate=93873 (inst/sec) elapsed = 0:0:42:37 / Thu Apr 12 17:15:31 2018
GPGPU-Sim PTX: 243600000 instructions simulated : ctaid=(3,3,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 2915500  inst.: 240137866 (ipc=82.4) sim_rate=93877 (inst/sec) elapsed = 0:0:42:38 / Thu Apr 12 17:15:32 2018
GPGPU-Sim PTX: 243700000 instructions simulated : ctaid=(4,6,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 2916500  inst.: 240197967 (ipc=82.4) sim_rate=93863 (inst/sec) elapsed = 0:0:42:39 / Thu Apr 12 17:15:33 2018
GPGPU-Sim PTX: 243800000 instructions simulated : ctaid=(3,5,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 2918000  inst.: 240309136 (ipc=82.4) sim_rate=93870 (inst/sec) elapsed = 0:0:42:40 / Thu Apr 12 17:15:34 2018
GPGPU-Sim PTX: 243900000 instructions simulated : ctaid=(7,0,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 2919000  inst.: 240379669 (ipc=82.4) sim_rate=93861 (inst/sec) elapsed = 0:0:42:41 / Thu Apr 12 17:15:35 2018
GPGPU-Sim PTX: 244000000 instructions simulated : ctaid=(6,7,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 2920500  inst.: 240487530 (ipc=82.3) sim_rate=93867 (inst/sec) elapsed = 0:0:42:42 / Thu Apr 12 17:15:36 2018
GPGPU-Sim PTX: 244100000 instructions simulated : ctaid=(7,6,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 2921500  inst.: 240553658 (ipc=82.3) sim_rate=93856 (inst/sec) elapsed = 0:0:42:43 / Thu Apr 12 17:15:37 2018
GPGPU-Sim PTX: 244200000 instructions simulated : ctaid=(8,6,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 2923000  inst.: 240655705 (ipc=82.3) sim_rate=93859 (inst/sec) elapsed = 0:0:42:44 / Thu Apr 12 17:15:38 2018
GPGPU-Sim PTX: 244300000 instructions simulated : ctaid=(1,4,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 2924000  inst.: 240731811 (ipc=82.3) sim_rate=93852 (inst/sec) elapsed = 0:0:42:45 / Thu Apr 12 17:15:39 2018
GPGPU-Sim uArch: cycles simulated: 2925000  inst.: 240806715 (ipc=82.3) sim_rate=93845 (inst/sec) elapsed = 0:0:42:46 / Thu Apr 12 17:15:40 2018
GPGPU-Sim PTX: 244400000 instructions simulated : ctaid=(0,6,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2926000  inst.: 240877382 (ipc=82.3) sim_rate=93836 (inst/sec) elapsed = 0:0:42:47 / Thu Apr 12 17:15:41 2018
GPGPU-Sim PTX: 244500000 instructions simulated : ctaid=(1,0,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 2927500  inst.: 240981303 (ipc=82.3) sim_rate=93840 (inst/sec) elapsed = 0:0:42:48 / Thu Apr 12 17:15:42 2018
GPGPU-Sim PTX: 244600000 instructions simulated : ctaid=(8,0,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 2928500  inst.: 241049221 (ipc=82.3) sim_rate=93829 (inst/sec) elapsed = 0:0:42:49 / Thu Apr 12 17:15:43 2018
GPGPU-Sim PTX: 244700000 instructions simulated : ctaid=(7,3,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 2930000  inst.: 241152121 (ipc=82.3) sim_rate=93833 (inst/sec) elapsed = 0:0:42:50 / Thu Apr 12 17:15:44 2018
GPGPU-Sim uArch: cycles simulated: 2931000  inst.: 241216771 (ipc=82.3) sim_rate=93822 (inst/sec) elapsed = 0:0:42:51 / Thu Apr 12 17:15:45 2018
GPGPU-Sim PTX: 244800000 instructions simulated : ctaid=(4,0,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 2932000  inst.: 241286645 (ipc=82.3) sim_rate=93812 (inst/sec) elapsed = 0:0:42:52 / Thu Apr 12 17:15:46 2018
GPGPU-Sim PTX: 244900000 instructions simulated : ctaid=(1,1,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 2933500  inst.: 241386194 (ipc=82.3) sim_rate=93815 (inst/sec) elapsed = 0:0:42:53 / Thu Apr 12 17:15:47 2018
GPGPU-Sim PTX: 245000000 instructions simulated : ctaid=(8,6,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 2935000  inst.: 241491365 (ipc=82.3) sim_rate=93819 (inst/sec) elapsed = 0:0:42:54 / Thu Apr 12 17:15:48 2018
GPGPU-Sim PTX: 245100000 instructions simulated : ctaid=(7,1,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 2936000  inst.: 241567706 (ipc=82.3) sim_rate=93812 (inst/sec) elapsed = 0:0:42:55 / Thu Apr 12 17:15:49 2018
GPGPU-Sim PTX: 245200000 instructions simulated : ctaid=(6,5,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 2937000  inst.: 241646292 (ipc=82.3) sim_rate=93806 (inst/sec) elapsed = 0:0:42:56 / Thu Apr 12 17:15:50 2018
GPGPU-Sim PTX: 245300000 instructions simulated : ctaid=(1,5,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 2938500  inst.: 241750890 (ipc=82.3) sim_rate=93810 (inst/sec) elapsed = 0:0:42:57 / Thu Apr 12 17:15:51 2018
GPGPU-Sim PTX: 245400000 instructions simulated : ctaid=(5,1,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 2939500  inst.: 241826734 (ipc=82.3) sim_rate=93804 (inst/sec) elapsed = 0:0:42:58 / Thu Apr 12 17:15:52 2018
GPGPU-Sim PTX: 245500000 instructions simulated : ctaid=(0,5,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 2941000  inst.: 241934309 (ipc=82.3) sim_rate=93809 (inst/sec) elapsed = 0:0:42:59 / Thu Apr 12 17:15:53 2018
GPGPU-Sim PTX: 245600000 instructions simulated : ctaid=(8,6,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 2942000  inst.: 242004514 (ipc=82.3) sim_rate=93800 (inst/sec) elapsed = 0:0:43:00 / Thu Apr 12 17:15:54 2018
GPGPU-Sim uArch: cycles simulated: 2943500  inst.: 242096829 (ipc=82.2) sim_rate=93799 (inst/sec) elapsed = 0:0:43:01 / Thu Apr 12 17:15:55 2018
GPGPU-Sim PTX: 245700000 instructions simulated : ctaid=(3,4,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 2945000  inst.: 242193087 (ipc=82.2) sim_rate=93800 (inst/sec) elapsed = 0:0:43:02 / Thu Apr 12 17:15:56 2018
GPGPU-Sim PTX: 245800000 instructions simulated : ctaid=(2,6,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 2946000  inst.: 242271498 (ipc=82.2) sim_rate=93794 (inst/sec) elapsed = 0:0:43:03 / Thu Apr 12 17:15:57 2018
GPGPU-Sim PTX: 245900000 instructions simulated : ctaid=(4,4,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 2947000  inst.: 242340790 (ipc=82.2) sim_rate=93785 (inst/sec) elapsed = 0:0:43:04 / Thu Apr 12 17:15:58 2018
GPGPU-Sim PTX: 246000000 instructions simulated : ctaid=(4,5,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 2948500  inst.: 242446057 (ipc=82.2) sim_rate=93789 (inst/sec) elapsed = 0:0:43:05 / Thu Apr 12 17:15:59 2018
GPGPU-Sim PTX: 246100000 instructions simulated : ctaid=(0,3,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 2949500  inst.: 242522871 (ipc=82.2) sim_rate=93783 (inst/sec) elapsed = 0:0:43:06 / Thu Apr 12 17:16:00 2018
GPGPU-Sim PTX: 246200000 instructions simulated : ctaid=(8,0,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 2951000  inst.: 242621502 (ipc=82.2) sim_rate=93784 (inst/sec) elapsed = 0:0:43:07 / Thu Apr 12 17:16:01 2018
GPGPU-Sim PTX: 246300000 instructions simulated : ctaid=(6,2,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 2952000  inst.: 242696772 (ipc=82.2) sim_rate=93777 (inst/sec) elapsed = 0:0:43:08 / Thu Apr 12 17:16:02 2018
GPGPU-Sim PTX: 246400000 instructions simulated : ctaid=(3,7,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 2953500  inst.: 242788853 (ipc=82.2) sim_rate=93777 (inst/sec) elapsed = 0:0:43:09 / Thu Apr 12 17:16:03 2018
GPGPU-Sim uArch: cycles simulated: 2954500  inst.: 242868136 (ipc=82.2) sim_rate=93771 (inst/sec) elapsed = 0:0:43:10 / Thu Apr 12 17:16:04 2018
GPGPU-Sim PTX: 246500000 instructions simulated : ctaid=(6,1,0) tid=(5,7,0)
GPGPU-Sim PTX: 246600000 instructions simulated : ctaid=(1,1,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 2956000  inst.: 242993896 (ipc=82.2) sim_rate=93783 (inst/sec) elapsed = 0:0:43:11 / Thu Apr 12 17:16:05 2018
GPGPU-Sim uArch: cycles simulated: 2957000  inst.: 243060647 (ipc=82.2) sim_rate=93773 (inst/sec) elapsed = 0:0:43:12 / Thu Apr 12 17:16:06 2018
GPGPU-Sim PTX: 246700000 instructions simulated : ctaid=(1,3,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 2958500  inst.: 243162533 (ipc=82.2) sim_rate=93776 (inst/sec) elapsed = 0:0:43:13 / Thu Apr 12 17:16:07 2018
GPGPU-Sim PTX: 246800000 instructions simulated : ctaid=(0,6,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 2959500  inst.: 243239427 (ipc=82.2) sim_rate=93770 (inst/sec) elapsed = 0:0:43:14 / Thu Apr 12 17:16:08 2018
GPGPU-Sim PTX: 246900000 instructions simulated : ctaid=(3,0,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 2960500  inst.: 243309205 (ipc=82.2) sim_rate=93760 (inst/sec) elapsed = 0:0:43:15 / Thu Apr 12 17:16:09 2018
GPGPU-Sim PTX: 247000000 instructions simulated : ctaid=(4,6,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 2962000  inst.: 243427363 (ipc=82.2) sim_rate=93770 (inst/sec) elapsed = 0:0:43:16 / Thu Apr 12 17:16:10 2018
GPGPU-Sim PTX: 247100000 instructions simulated : ctaid=(0,7,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2963000  inst.: 243502110 (ipc=82.2) sim_rate=93762 (inst/sec) elapsed = 0:0:43:17 / Thu Apr 12 17:16:11 2018
GPGPU-Sim PTX: 247200000 instructions simulated : ctaid=(8,2,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 2964500  inst.: 243604843 (ipc=82.2) sim_rate=93766 (inst/sec) elapsed = 0:0:43:18 / Thu Apr 12 17:16:12 2018
GPGPU-Sim PTX: 247300000 instructions simulated : ctaid=(8,5,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 2965500  inst.: 243669213 (ipc=82.2) sim_rate=93754 (inst/sec) elapsed = 0:0:43:19 / Thu Apr 12 17:16:13 2018
GPGPU-Sim PTX: 247400000 instructions simulated : ctaid=(0,3,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 2967000  inst.: 243775425 (ipc=82.2) sim_rate=93759 (inst/sec) elapsed = 0:0:43:20 / Thu Apr 12 17:16:14 2018
GPGPU-Sim uArch: cycles simulated: 2968000  inst.: 243842777 (ipc=82.2) sim_rate=93749 (inst/sec) elapsed = 0:0:43:21 / Thu Apr 12 17:16:15 2018
GPGPU-Sim PTX: 247500000 instructions simulated : ctaid=(8,0,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 2969000  inst.: 243907544 (ipc=82.2) sim_rate=93738 (inst/sec) elapsed = 0:0:43:22 / Thu Apr 12 17:16:16 2018
GPGPU-Sim PTX: 247600000 instructions simulated : ctaid=(0,1,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 2970500  inst.: 244023323 (ipc=82.1) sim_rate=93746 (inst/sec) elapsed = 0:0:43:23 / Thu Apr 12 17:16:17 2018
GPGPU-Sim PTX: 247700000 instructions simulated : ctaid=(4,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 2971500  inst.: 244102423 (ipc=82.1) sim_rate=93741 (inst/sec) elapsed = 0:0:43:24 / Thu Apr 12 17:16:18 2018
GPGPU-Sim PTX: 247800000 instructions simulated : ctaid=(5,2,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 2973000  inst.: 244206064 (ipc=82.1) sim_rate=93745 (inst/sec) elapsed = 0:0:43:25 / Thu Apr 12 17:16:19 2018
GPGPU-Sim PTX: 247900000 instructions simulated : ctaid=(7,2,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 2974000  inst.: 244267741 (ipc=82.1) sim_rate=93732 (inst/sec) elapsed = 0:0:43:26 / Thu Apr 12 17:16:20 2018
GPGPU-Sim PTX: 248000000 instructions simulated : ctaid=(5,5,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 2975500  inst.: 244373455 (ipc=82.1) sim_rate=93737 (inst/sec) elapsed = 0:0:43:27 / Thu Apr 12 17:16:21 2018
GPGPU-Sim uArch: cycles simulated: 2976500  inst.: 244442756 (ipc=82.1) sim_rate=93728 (inst/sec) elapsed = 0:0:43:28 / Thu Apr 12 17:16:22 2018
GPGPU-Sim PTX: 248100000 instructions simulated : ctaid=(7,3,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 2978000  inst.: 244544200 (ipc=82.1) sim_rate=93731 (inst/sec) elapsed = 0:0:43:29 / Thu Apr 12 17:16:23 2018
GPGPU-Sim PTX: 248200000 instructions simulated : ctaid=(0,0,0) tid=(3,6,0)
GPGPU-Sim PTX: 248300000 instructions simulated : ctaid=(3,0,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 2979500  inst.: 244648915 (ipc=82.1) sim_rate=93735 (inst/sec) elapsed = 0:0:43:30 / Thu Apr 12 17:16:24 2018
GPGPU-Sim uArch: cycles simulated: 2980500  inst.: 244729327 (ipc=82.1) sim_rate=93730 (inst/sec) elapsed = 0:0:43:31 / Thu Apr 12 17:16:25 2018
GPGPU-Sim PTX: 248400000 instructions simulated : ctaid=(6,4,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 2982000  inst.: 244831846 (ipc=82.1) sim_rate=93733 (inst/sec) elapsed = 0:0:43:32 / Thu Apr 12 17:16:26 2018
GPGPU-Sim PTX: 248500000 instructions simulated : ctaid=(4,5,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 2983000  inst.: 244902866 (ipc=82.1) sim_rate=93724 (inst/sec) elapsed = 0:0:43:33 / Thu Apr 12 17:16:27 2018
GPGPU-Sim PTX: 248600000 instructions simulated : ctaid=(8,0,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 2984500  inst.: 245018530 (ipc=82.1) sim_rate=93733 (inst/sec) elapsed = 0:0:43:34 / Thu Apr 12 17:16:28 2018
GPGPU-Sim PTX: 248700000 instructions simulated : ctaid=(8,3,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 2986000  inst.: 245119017 (ipc=82.1) sim_rate=93735 (inst/sec) elapsed = 0:0:43:35 / Thu Apr 12 17:16:29 2018
GPGPU-Sim PTX: 248800000 instructions simulated : ctaid=(7,0,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 2987000  inst.: 245182317 (ipc=82.1) sim_rate=93724 (inst/sec) elapsed = 0:0:43:36 / Thu Apr 12 17:16:30 2018
GPGPU-Sim PTX: 248900000 instructions simulated : ctaid=(5,0,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 2988500  inst.: 245275568 (ipc=82.1) sim_rate=93723 (inst/sec) elapsed = 0:0:43:37 / Thu Apr 12 17:16:31 2018
GPGPU-Sim PTX: 249000000 instructions simulated : ctaid=(0,1,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 2989500  inst.: 245346328 (ipc=82.1) sim_rate=93715 (inst/sec) elapsed = 0:0:43:38 / Thu Apr 12 17:16:32 2018
GPGPU-Sim PTX: 249100000 instructions simulated : ctaid=(1,0,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 2991000  inst.: 245449876 (ipc=82.1) sim_rate=93718 (inst/sec) elapsed = 0:0:43:39 / Thu Apr 12 17:16:33 2018
GPGPU-Sim PTX: 249200000 instructions simulated : ctaid=(4,1,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 2992500  inst.: 245545326 (ipc=82.1) sim_rate=93719 (inst/sec) elapsed = 0:0:43:40 / Thu Apr 12 17:16:34 2018
GPGPU-Sim uArch: cycles simulated: 2993500  inst.: 245616117 (ipc=82.0) sim_rate=93710 (inst/sec) elapsed = 0:0:43:41 / Thu Apr 12 17:16:35 2018
GPGPU-Sim PTX: 249300000 instructions simulated : ctaid=(6,4,0) tid=(5,6,0)
GPGPU-Sim PTX: 249400000 instructions simulated : ctaid=(1,3,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 2995000  inst.: 245744645 (ipc=82.1) sim_rate=93724 (inst/sec) elapsed = 0:0:43:42 / Thu Apr 12 17:16:36 2018
GPGPU-Sim PTX: 249500000 instructions simulated : ctaid=(0,0,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 2996000  inst.: 245815755 (ipc=82.0) sim_rate=93715 (inst/sec) elapsed = 0:0:43:43 / Thu Apr 12 17:16:37 2018
GPGPU-Sim PTX: 249600000 instructions simulated : ctaid=(0,4,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 2997500  inst.: 245926574 (ipc=82.0) sim_rate=93722 (inst/sec) elapsed = 0:0:43:44 / Thu Apr 12 17:16:38 2018
GPGPU-Sim uArch: cycles simulated: 2998500  inst.: 245999700 (ipc=82.0) sim_rate=93714 (inst/sec) elapsed = 0:0:43:45 / Thu Apr 12 17:16:39 2018
GPGPU-Sim PTX: 249700000 instructions simulated : ctaid=(7,4,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 2999500  inst.: 246077490 (ipc=82.0) sim_rate=93708 (inst/sec) elapsed = 0:0:43:46 / Thu Apr 12 17:16:40 2018
GPGPU-Sim PTX: 249800000 instructions simulated : ctaid=(7,3,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 3000500  inst.: 246145776 (ipc=82.0) sim_rate=93698 (inst/sec) elapsed = 0:0:43:47 / Thu Apr 12 17:16:41 2018
GPGPU-Sim PTX: 249900000 instructions simulated : ctaid=(1,0,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 3002000  inst.: 246253371 (ipc=82.0) sim_rate=93703 (inst/sec) elapsed = 0:0:43:48 / Thu Apr 12 17:16:42 2018
GPGPU-Sim PTX: 250000000 instructions simulated : ctaid=(2,5,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 3003000  inst.: 246316984 (ipc=82.0) sim_rate=93692 (inst/sec) elapsed = 0:0:43:49 / Thu Apr 12 17:16:43 2018
GPGPU-Sim PTX: 250100000 instructions simulated : ctaid=(8,3,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 3004500  inst.: 246431181 (ipc=82.0) sim_rate=93700 (inst/sec) elapsed = 0:0:43:50 / Thu Apr 12 17:16:44 2018
GPGPU-Sim uArch: cycles simulated: 3005500  inst.: 246500684 (ipc=82.0) sim_rate=93690 (inst/sec) elapsed = 0:0:43:51 / Thu Apr 12 17:16:45 2018
GPGPU-Sim PTX: 250200000 instructions simulated : ctaid=(3,3,0) tid=(2,5,0)
GPGPU-Sim PTX: 250300000 instructions simulated : ctaid=(7,2,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 3007000  inst.: 246610158 (ipc=82.0) sim_rate=93696 (inst/sec) elapsed = 0:0:43:52 / Thu Apr 12 17:16:46 2018
GPGPU-Sim PTX: 250400000 instructions simulated : ctaid=(0,1,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 3008500  inst.: 246728153 (ipc=82.0) sim_rate=93706 (inst/sec) elapsed = 0:0:43:53 / Thu Apr 12 17:16:47 2018
GPGPU-Sim PTX: 250500000 instructions simulated : ctaid=(4,0,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 3009500  inst.: 246804438 (ipc=82.0) sim_rate=93699 (inst/sec) elapsed = 0:0:43:54 / Thu Apr 12 17:16:48 2018
GPGPU-Sim PTX: 250600000 instructions simulated : ctaid=(0,0,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 3011000  inst.: 246932287 (ipc=82.0) sim_rate=93712 (inst/sec) elapsed = 0:0:43:55 / Thu Apr 12 17:16:49 2018
GPGPU-Sim PTX: 250700000 instructions simulated : ctaid=(0,0,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 3012000  inst.: 246997158 (ipc=82.0) sim_rate=93701 (inst/sec) elapsed = 0:0:43:56 / Thu Apr 12 17:16:50 2018
GPGPU-Sim PTX: 250800000 instructions simulated : ctaid=(4,0,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 3013500  inst.: 247103679 (ipc=82.0) sim_rate=93706 (inst/sec) elapsed = 0:0:43:57 / Thu Apr 12 17:16:51 2018
GPGPU-Sim uArch: cycles simulated: 3014500  inst.: 247169458 (ipc=82.0) sim_rate=93695 (inst/sec) elapsed = 0:0:43:58 / Thu Apr 12 17:16:52 2018
GPGPU-Sim PTX: 250900000 instructions simulated : ctaid=(0,4,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 3016000  inst.: 247277304 (ipc=82.0) sim_rate=93701 (inst/sec) elapsed = 0:0:43:59 / Thu Apr 12 17:16:53 2018
GPGPU-Sim PTX: 251000000 instructions simulated : ctaid=(6,2,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 3017000  inst.: 247362375 (ipc=82.0) sim_rate=93697 (inst/sec) elapsed = 0:0:44:00 / Thu Apr 12 17:16:54 2018
GPGPU-Sim PTX: 251100000 instructions simulated : ctaid=(3,4,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 3018000  inst.: 247446866 (ipc=82.0) sim_rate=93694 (inst/sec) elapsed = 0:0:44:01 / Thu Apr 12 17:16:55 2018
GPGPU-Sim PTX: 251200000 instructions simulated : ctaid=(5,6,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 3019000  inst.: 247519264 (ipc=82.0) sim_rate=93686 (inst/sec) elapsed = 0:0:44:02 / Thu Apr 12 17:16:56 2018
GPGPU-Sim PTX: 251300000 instructions simulated : ctaid=(0,4,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 3020500  inst.: 247624530 (ipc=82.0) sim_rate=93690 (inst/sec) elapsed = 0:0:44:03 / Thu Apr 12 17:16:57 2018
GPGPU-Sim PTX: 251400000 instructions simulated : ctaid=(0,1,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 3022000  inst.: 247726281 (ipc=82.0) sim_rate=93693 (inst/sec) elapsed = 0:0:44:04 / Thu Apr 12 17:16:58 2018
GPGPU-Sim PTX: 251500000 instructions simulated : ctaid=(1,6,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 3023000  inst.: 247803677 (ipc=82.0) sim_rate=93687 (inst/sec) elapsed = 0:0:44:05 / Thu Apr 12 17:16:59 2018
GPGPU-Sim PTX: 251600000 instructions simulated : ctaid=(0,3,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 3024500  inst.: 247920830 (ipc=82.0) sim_rate=93696 (inst/sec) elapsed = 0:0:44:06 / Thu Apr 12 17:17:00 2018
GPGPU-Sim PTX: 251700000 instructions simulated : ctaid=(3,6,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 3026000  inst.: 248027614 (ipc=82.0) sim_rate=93701 (inst/sec) elapsed = 0:0:44:07 / Thu Apr 12 17:17:01 2018
GPGPU-Sim PTX: 251800000 instructions simulated : ctaid=(3,6,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 3027000  inst.: 248104401 (ipc=82.0) sim_rate=93695 (inst/sec) elapsed = 0:0:44:08 / Thu Apr 12 17:17:02 2018
GPGPU-Sim PTX: 251900000 instructions simulated : ctaid=(4,6,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 3028500  inst.: 248199033 (ipc=82.0) sim_rate=93695 (inst/sec) elapsed = 0:0:44:09 / Thu Apr 12 17:17:03 2018
GPGPU-Sim PTX: 252000000 instructions simulated : ctaid=(5,5,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 3029500  inst.: 248263022 (ipc=81.9) sim_rate=93684 (inst/sec) elapsed = 0:0:44:10 / Thu Apr 12 17:17:04 2018
GPGPU-Sim PTX: 252100000 instructions simulated : ctaid=(3,5,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 3031000  inst.: 248370888 (ipc=81.9) sim_rate=93689 (inst/sec) elapsed = 0:0:44:11 / Thu Apr 12 17:17:05 2018
GPGPU-Sim uArch: cycles simulated: 3032000  inst.: 248440447 (ipc=81.9) sim_rate=93680 (inst/sec) elapsed = 0:0:44:12 / Thu Apr 12 17:17:06 2018
GPGPU-Sim PTX: 252200000 instructions simulated : ctaid=(0,5,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 3033000  inst.: 248524095 (ipc=81.9) sim_rate=93676 (inst/sec) elapsed = 0:0:44:13 / Thu Apr 12 17:17:07 2018
GPGPU-Sim PTX: 252300000 instructions simulated : ctaid=(7,2,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 3034500  inst.: 248640177 (ipc=81.9) sim_rate=93685 (inst/sec) elapsed = 0:0:44:14 / Thu Apr 12 17:17:08 2018
GPGPU-Sim PTX: 252400000 instructions simulated : ctaid=(3,3,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 3035500  inst.: 248711816 (ipc=81.9) sim_rate=93676 (inst/sec) elapsed = 0:0:44:15 / Thu Apr 12 17:17:09 2018
GPGPU-Sim PTX: 252500000 instructions simulated : ctaid=(7,5,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 3037000  inst.: 248820680 (ipc=81.9) sim_rate=93682 (inst/sec) elapsed = 0:0:44:16 / Thu Apr 12 17:17:10 2018
GPGPU-Sim PTX: 252600000 instructions simulated : ctaid=(2,0,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 3038000  inst.: 248887050 (ipc=81.9) sim_rate=93672 (inst/sec) elapsed = 0:0:44:17 / Thu Apr 12 17:17:11 2018
GPGPU-Sim PTX: 252700000 instructions simulated : ctaid=(7,0,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 3039000  inst.: 248965387 (ipc=81.9) sim_rate=93666 (inst/sec) elapsed = 0:0:44:18 / Thu Apr 12 17:17:12 2018
GPGPU-Sim uArch: cycles simulated: 3040000  inst.: 249040921 (ipc=81.9) sim_rate=93659 (inst/sec) elapsed = 0:0:44:19 / Thu Apr 12 17:17:13 2018
GPGPU-Sim PTX: 252800000 instructions simulated : ctaid=(3,1,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 3041000  inst.: 249114474 (ipc=81.9) sim_rate=93652 (inst/sec) elapsed = 0:0:44:20 / Thu Apr 12 17:17:14 2018
GPGPU-Sim PTX: 252900000 instructions simulated : ctaid=(8,6,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 3042500  inst.: 249219353 (ipc=81.9) sim_rate=93656 (inst/sec) elapsed = 0:0:44:21 / Thu Apr 12 17:17:15 2018
GPGPU-Sim PTX: 253000000 instructions simulated : ctaid=(7,4,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 3044000  inst.: 249331234 (ipc=81.9) sim_rate=93663 (inst/sec) elapsed = 0:0:44:22 / Thu Apr 12 17:17:16 2018
GPGPU-Sim PTX: 253100000 instructions simulated : ctaid=(1,1,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 3045000  inst.: 249402758 (ipc=81.9) sim_rate=93654 (inst/sec) elapsed = 0:0:44:23 / Thu Apr 12 17:17:17 2018
GPGPU-Sim PTX: 253200000 instructions simulated : ctaid=(1,4,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 3046000  inst.: 249479653 (ipc=81.9) sim_rate=93648 (inst/sec) elapsed = 0:0:44:24 / Thu Apr 12 17:17:18 2018
GPGPU-Sim PTX: 253300000 instructions simulated : ctaid=(4,7,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 3047000  inst.: 249561592 (ipc=81.9) sim_rate=93644 (inst/sec) elapsed = 0:0:44:25 / Thu Apr 12 17:17:19 2018
GPGPU-Sim PTX: 253400000 instructions simulated : ctaid=(4,4,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 3048500  inst.: 249659435 (ipc=81.9) sim_rate=93645 (inst/sec) elapsed = 0:0:44:26 / Thu Apr 12 17:17:20 2018
GPGPU-Sim PTX: 253500000 instructions simulated : ctaid=(3,2,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 3049500  inst.: 249731715 (ipc=81.9) sim_rate=93637 (inst/sec) elapsed = 0:0:44:27 / Thu Apr 12 17:17:21 2018
GPGPU-Sim uArch: cycles simulated: 3050500  inst.: 249803967 (ipc=81.9) sim_rate=93629 (inst/sec) elapsed = 0:0:44:28 / Thu Apr 12 17:17:22 2018
GPGPU-Sim PTX: 253600000 instructions simulated : ctaid=(8,0,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 3052000  inst.: 249915791 (ipc=81.9) sim_rate=93636 (inst/sec) elapsed = 0:0:44:29 / Thu Apr 12 17:17:23 2018
GPGPU-Sim PTX: 253700000 instructions simulated : ctaid=(6,1,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 3053000  inst.: 249984174 (ipc=81.9) sim_rate=93627 (inst/sec) elapsed = 0:0:44:30 / Thu Apr 12 17:17:24 2018
GPGPU-Sim PTX: 253800000 instructions simulated : ctaid=(3,1,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 3054000  inst.: 250047409 (ipc=81.9) sim_rate=93615 (inst/sec) elapsed = 0:0:44:31 / Thu Apr 12 17:17:25 2018
GPGPU-Sim uArch: cycles simulated: 3055000  inst.: 250116497 (ipc=81.9) sim_rate=93606 (inst/sec) elapsed = 0:0:44:32 / Thu Apr 12 17:17:26 2018
GPGPU-Sim PTX: 253900000 instructions simulated : ctaid=(3,2,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 3056000  inst.: 250192273 (ipc=81.9) sim_rate=93599 (inst/sec) elapsed = 0:0:44:33 / Thu Apr 12 17:17:27 2018
GPGPU-Sim PTX: 254000000 instructions simulated : ctaid=(6,5,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 3057000  inst.: 250269422 (ipc=81.9) sim_rate=93593 (inst/sec) elapsed = 0:0:44:34 / Thu Apr 12 17:17:28 2018
GPGPU-Sim PTX: 254100000 instructions simulated : ctaid=(8,4,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 3058000  inst.: 250345779 (ipc=81.9) sim_rate=93587 (inst/sec) elapsed = 0:0:44:35 / Thu Apr 12 17:17:29 2018
GPGPU-Sim uArch: cycles simulated: 3059000  inst.: 250411415 (ipc=81.9) sim_rate=93576 (inst/sec) elapsed = 0:0:44:36 / Thu Apr 12 17:17:30 2018
GPGPU-Sim PTX: 254200000 instructions simulated : ctaid=(3,5,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 3060000  inst.: 250477884 (ipc=81.9) sim_rate=93566 (inst/sec) elapsed = 0:0:44:37 / Thu Apr 12 17:17:31 2018
GPGPU-Sim PTX: 254300000 instructions simulated : ctaid=(5,5,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 3061500  inst.: 250575599 (ipc=81.8) sim_rate=93568 (inst/sec) elapsed = 0:0:44:38 / Thu Apr 12 17:17:32 2018
GPGPU-Sim PTX: 254400000 instructions simulated : ctaid=(3,0,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 3062500  inst.: 250649169 (ipc=81.8) sim_rate=93560 (inst/sec) elapsed = 0:0:44:39 / Thu Apr 12 17:17:33 2018
GPGPU-Sim PTX: 254500000 instructions simulated : ctaid=(3,1,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 3063500  inst.: 250719391 (ipc=81.8) sim_rate=93552 (inst/sec) elapsed = 0:0:44:40 / Thu Apr 12 17:17:34 2018
GPGPU-Sim uArch: cycles simulated: 3064500  inst.: 250801595 (ipc=81.8) sim_rate=93547 (inst/sec) elapsed = 0:0:44:41 / Thu Apr 12 17:17:35 2018
GPGPU-Sim PTX: 254600000 instructions simulated : ctaid=(4,4,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 3065500  inst.: 250872771 (ipc=81.8) sim_rate=93539 (inst/sec) elapsed = 0:0:44:42 / Thu Apr 12 17:17:36 2018
GPGPU-Sim PTX: 254700000 instructions simulated : ctaid=(0,3,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 3067000  inst.: 250987033 (ipc=81.8) sim_rate=93547 (inst/sec) elapsed = 0:0:44:43 / Thu Apr 12 17:17:37 2018
GPGPU-Sim PTX: 254800000 instructions simulated : ctaid=(0,0,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 3068000  inst.: 251059907 (ipc=81.8) sim_rate=93539 (inst/sec) elapsed = 0:0:44:44 / Thu Apr 12 17:17:38 2018
GPGPU-Sim PTX: 254900000 instructions simulated : ctaid=(3,4,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 3069000  inst.: 251127976 (ipc=81.8) sim_rate=93529 (inst/sec) elapsed = 0:0:44:45 / Thu Apr 12 17:17:39 2018
GPGPU-Sim PTX: 255000000 instructions simulated : ctaid=(4,2,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 3070000  inst.: 251197534 (ipc=81.8) sim_rate=93521 (inst/sec) elapsed = 0:0:44:46 / Thu Apr 12 17:17:40 2018
GPGPU-Sim uArch: cycles simulated: 3070500  inst.: 251233665 (ipc=81.8) sim_rate=93499 (inst/sec) elapsed = 0:0:44:47 / Thu Apr 12 17:17:41 2018
GPGPU-Sim PTX: 255100000 instructions simulated : ctaid=(2,5,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 3072000  inst.: 251339273 (ipc=81.8) sim_rate=93504 (inst/sec) elapsed = 0:0:44:48 / Thu Apr 12 17:17:42 2018
GPGPU-Sim PTX: 255200000 instructions simulated : ctaid=(7,2,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 3073000  inst.: 251422302 (ipc=81.8) sim_rate=93500 (inst/sec) elapsed = 0:0:44:49 / Thu Apr 12 17:17:43 2018
GPGPU-Sim uArch: cycles simulated: 3073500  inst.: 251455963 (ipc=81.8) sim_rate=93478 (inst/sec) elapsed = 0:0:44:50 / Thu Apr 12 17:17:44 2018
GPGPU-Sim uArch: Shader 14 finished CTA #0 (3073720,0), 3 CTAs running
GPGPU-Sim PTX: 255300000 instructions simulated : ctaid=(0,0,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 3074500  inst.: 251530774 (ipc=81.8) sim_rate=93471 (inst/sec) elapsed = 0:0:44:51 / Thu Apr 12 17:17:45 2018
GPGPU-Sim PTX: 255400000 instructions simulated : ctaid=(8,2,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 3075500  inst.: 251593904 (ipc=81.8) sim_rate=93459 (inst/sec) elapsed = 0:0:44:52 / Thu Apr 12 17:17:46 2018
GPGPU-Sim PTX: 255500000 instructions simulated : ctaid=(7,3,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 3077000  inst.: 251691795 (ipc=81.8) sim_rate=93461 (inst/sec) elapsed = 0:0:44:53 / Thu Apr 12 17:17:47 2018
GPGPU-Sim uArch: cycles simulated: 3078000  inst.: 251758253 (ipc=81.8) sim_rate=93451 (inst/sec) elapsed = 0:0:44:54 / Thu Apr 12 17:17:48 2018
GPGPU-Sim PTX: 255600000 instructions simulated : ctaid=(3,6,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 3079000  inst.: 251818476 (ipc=81.8) sim_rate=93439 (inst/sec) elapsed = 0:0:44:55 / Thu Apr 12 17:17:49 2018
GPGPU-Sim PTX: 255700000 instructions simulated : ctaid=(2,4,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 3080000  inst.: 251884966 (ipc=81.8) sim_rate=93429 (inst/sec) elapsed = 0:0:44:56 / Thu Apr 12 17:17:50 2018
GPGPU-Sim PTX: 255800000 instructions simulated : ctaid=(0,5,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 3081500  inst.: 251989086 (ipc=81.8) sim_rate=93433 (inst/sec) elapsed = 0:0:44:57 / Thu Apr 12 17:17:51 2018
GPGPU-Sim uArch: cycles simulated: 3082500  inst.: 252063884 (ipc=81.8) sim_rate=93426 (inst/sec) elapsed = 0:0:44:58 / Thu Apr 12 17:17:52 2018
GPGPU-Sim PTX: 255900000 instructions simulated : ctaid=(6,1,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 3083500  inst.: 252128728 (ipc=81.8) sim_rate=93415 (inst/sec) elapsed = 0:0:44:59 / Thu Apr 12 17:17:53 2018
GPGPU-Sim PTX: 256000000 instructions simulated : ctaid=(0,4,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 3084500  inst.: 252196843 (ipc=81.8) sim_rate=93406 (inst/sec) elapsed = 0:0:45:00 / Thu Apr 12 17:17:54 2018
GPGPU-Sim PTX: 256100000 instructions simulated : ctaid=(2,5,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 3086000  inst.: 252297813 (ipc=81.8) sim_rate=93409 (inst/sec) elapsed = 0:0:45:01 / Thu Apr 12 17:17:55 2018
GPGPU-Sim uArch: cycles simulated: 3086500  inst.: 252339222 (ipc=81.8) sim_rate=93389 (inst/sec) elapsed = 0:0:45:02 / Thu Apr 12 17:17:56 2018
GPGPU-Sim PTX: 256200000 instructions simulated : ctaid=(3,3,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 3087500  inst.: 252419700 (ipc=81.8) sim_rate=93385 (inst/sec) elapsed = 0:0:45:03 / Thu Apr 12 17:17:57 2018
GPGPU-Sim PTX: 256300000 instructions simulated : ctaid=(7,2,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 3089000  inst.: 252526912 (ipc=81.8) sim_rate=93390 (inst/sec) elapsed = 0:0:45:04 / Thu Apr 12 17:17:58 2018
GPGPU-Sim PTX: 256400000 instructions simulated : ctaid=(2,3,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 3090000  inst.: 252594889 (ipc=81.7) sim_rate=93380 (inst/sec) elapsed = 0:0:45:05 / Thu Apr 12 17:17:59 2018
GPGPU-Sim PTX: 256500000 instructions simulated : ctaid=(7,4,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 3091500  inst.: 252682152 (ipc=81.7) sim_rate=93378 (inst/sec) elapsed = 0:0:45:06 / Thu Apr 12 17:18:00 2018
GPGPU-Sim uArch: cycles simulated: 3092500  inst.: 252747586 (ipc=81.7) sim_rate=93368 (inst/sec) elapsed = 0:0:45:07 / Thu Apr 12 17:18:01 2018
GPGPU-Sim PTX: 256600000 instructions simulated : ctaid=(7,0,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 3093000  inst.: 252781033 (ipc=81.7) sim_rate=93346 (inst/sec) elapsed = 0:0:45:08 / Thu Apr 12 17:18:02 2018
GPGPU-Sim uArch: Shader 7 finished CTA #2 (3093235,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 3094000  inst.: 252847172 (ipc=81.7) sim_rate=93335 (inst/sec) elapsed = 0:0:45:09 / Thu Apr 12 17:18:03 2018
GPGPU-Sim PTX: 256700000 instructions simulated : ctaid=(5,5,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 3095500  inst.: 252946063 (ipc=81.7) sim_rate=93338 (inst/sec) elapsed = 0:0:45:10 / Thu Apr 12 17:18:04 2018
GPGPU-Sim PTX: 256800000 instructions simulated : ctaid=(1,0,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 3096500  inst.: 253010988 (ipc=81.7) sim_rate=93327 (inst/sec) elapsed = 0:0:45:11 / Thu Apr 12 17:18:05 2018
GPGPU-Sim PTX: 256900000 instructions simulated : ctaid=(7,6,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 3097500  inst.: 253078997 (ipc=81.7) sim_rate=93318 (inst/sec) elapsed = 0:0:45:12 / Thu Apr 12 17:18:06 2018
GPGPU-Sim uArch: cycles simulated: 3098500  inst.: 253142329 (ipc=81.7) sim_rate=93307 (inst/sec) elapsed = 0:0:45:13 / Thu Apr 12 17:18:07 2018
GPGPU-Sim PTX: 257000000 instructions simulated : ctaid=(6,5,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 3100000  inst.: 253241569 (ipc=81.7) sim_rate=93309 (inst/sec) elapsed = 0:0:45:14 / Thu Apr 12 17:18:08 2018
GPGPU-Sim PTX: 257100000 instructions simulated : ctaid=(3,6,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 3101000  inst.: 253305509 (ipc=81.7) sim_rate=93298 (inst/sec) elapsed = 0:0:45:15 / Thu Apr 12 17:18:09 2018
GPGPU-Sim PTX: 257200000 instructions simulated : ctaid=(2,6,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 3102000  inst.: 253368983 (ipc=81.7) sim_rate=93287 (inst/sec) elapsed = 0:0:45:16 / Thu Apr 12 17:18:10 2018
GPGPU-Sim PTX: 257300000 instructions simulated : ctaid=(8,3,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 3103500  inst.: 253488870 (ipc=81.7) sim_rate=93297 (inst/sec) elapsed = 0:0:45:17 / Thu Apr 12 17:18:11 2018
GPGPU-Sim PTX: 257400000 instructions simulated : ctaid=(1,5,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 3104500  inst.: 253554618 (ipc=81.7) sim_rate=93287 (inst/sec) elapsed = 0:0:45:18 / Thu Apr 12 17:18:12 2018
GPGPU-Sim uArch: cycles simulated: 3105500  inst.: 253618683 (ipc=81.7) sim_rate=93276 (inst/sec) elapsed = 0:0:45:19 / Thu Apr 12 17:18:13 2018
GPGPU-Sim PTX: 257500000 instructions simulated : ctaid=(7,0,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 3106500  inst.: 253695755 (ipc=81.7) sim_rate=93270 (inst/sec) elapsed = 0:0:45:20 / Thu Apr 12 17:18:14 2018
GPGPU-Sim PTX: 257600000 instructions simulated : ctaid=(7,2,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 3108000  inst.: 253789470 (ipc=81.7) sim_rate=93270 (inst/sec) elapsed = 0:0:45:21 / Thu Apr 12 17:18:15 2018
GPGPU-Sim PTX: 257700000 instructions simulated : ctaid=(5,3,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 3109000  inst.: 253854628 (ipc=81.7) sim_rate=93260 (inst/sec) elapsed = 0:0:45:22 / Thu Apr 12 17:18:16 2018
GPGPU-Sim uArch: cycles simulated: 3110000  inst.: 253926301 (ipc=81.6) sim_rate=93252 (inst/sec) elapsed = 0:0:45:23 / Thu Apr 12 17:18:17 2018
GPGPU-Sim PTX: 257800000 instructions simulated : ctaid=(0,0,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 3111000  inst.: 254009674 (ipc=81.6) sim_rate=93248 (inst/sec) elapsed = 0:0:45:24 / Thu Apr 12 17:18:18 2018
GPGPU-Sim PTX: 257900000 instructions simulated : ctaid=(5,6,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 3112500  inst.: 254111722 (ipc=81.6) sim_rate=93252 (inst/sec) elapsed = 0:0:45:25 / Thu Apr 12 17:18:19 2018
GPGPU-Sim PTX: 258000000 instructions simulated : ctaid=(8,6,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 3113500  inst.: 254179351 (ipc=81.6) sim_rate=93242 (inst/sec) elapsed = 0:0:45:26 / Thu Apr 12 17:18:20 2018
GPGPU-Sim PTX: 258100000 instructions simulated : ctaid=(3,1,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 3114500  inst.: 254254585 (ipc=81.6) sim_rate=93236 (inst/sec) elapsed = 0:0:45:27 / Thu Apr 12 17:18:21 2018
GPGPU-Sim PTX: 258200000 instructions simulated : ctaid=(2,5,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 3115500  inst.: 254327686 (ipc=81.6) sim_rate=93228 (inst/sec) elapsed = 0:0:45:28 / Thu Apr 12 17:18:22 2018
GPGPU-Sim uArch: cycles simulated: 3116500  inst.: 254395095 (ipc=81.6) sim_rate=93219 (inst/sec) elapsed = 0:0:45:29 / Thu Apr 12 17:18:23 2018
GPGPU-Sim PTX: 258300000 instructions simulated : ctaid=(4,4,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 3117500  inst.: 254459180 (ipc=81.6) sim_rate=93208 (inst/sec) elapsed = 0:0:45:30 / Thu Apr 12 17:18:24 2018
GPGPU-Sim PTX: 258400000 instructions simulated : ctaid=(3,3,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 3118500  inst.: 254533560 (ipc=81.6) sim_rate=93201 (inst/sec) elapsed = 0:0:45:31 / Thu Apr 12 17:18:25 2018
GPGPU-Sim PTX: 258500000 instructions simulated : ctaid=(0,3,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 3120000  inst.: 254627210 (ipc=81.6) sim_rate=93201 (inst/sec) elapsed = 0:0:45:32 / Thu Apr 12 17:18:26 2018
GPGPU-Sim uArch: cycles simulated: 3121000  inst.: 254695833 (ipc=81.6) sim_rate=93192 (inst/sec) elapsed = 0:0:45:33 / Thu Apr 12 17:18:27 2018
GPGPU-Sim PTX: 258600000 instructions simulated : ctaid=(8,3,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 3122000  inst.: 254766141 (ipc=81.6) sim_rate=93184 (inst/sec) elapsed = 0:0:45:34 / Thu Apr 12 17:18:28 2018
GPGPU-Sim PTX: 258700000 instructions simulated : ctaid=(0,6,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 3123000  inst.: 254834846 (ipc=81.6) sim_rate=93175 (inst/sec) elapsed = 0:0:45:35 / Thu Apr 12 17:18:29 2018
GPGPU-Sim uArch: cycles simulated: 3124000  inst.: 254902251 (ipc=81.6) sim_rate=93166 (inst/sec) elapsed = 0:0:45:36 / Thu Apr 12 17:18:30 2018
GPGPU-Sim PTX: 258800000 instructions simulated : ctaid=(8,6,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 3125500  inst.: 255006735 (ipc=81.6) sim_rate=93170 (inst/sec) elapsed = 0:0:45:37 / Thu Apr 12 17:18:31 2018
GPGPU-Sim PTX: 258900000 instructions simulated : ctaid=(5,3,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 3126500  inst.: 255073287 (ipc=81.6) sim_rate=93160 (inst/sec) elapsed = 0:0:45:38 / Thu Apr 12 17:18:32 2018
GPGPU-Sim PTX: 259000000 instructions simulated : ctaid=(7,6,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 3127500  inst.: 255137331 (ipc=81.6) sim_rate=93149 (inst/sec) elapsed = 0:0:45:39 / Thu Apr 12 17:18:33 2018
GPGPU-Sim uArch: cycles simulated: 3128500  inst.: 255205152 (ipc=81.6) sim_rate=93140 (inst/sec) elapsed = 0:0:45:40 / Thu Apr 12 17:18:34 2018
GPGPU-Sim PTX: 259100000 instructions simulated : ctaid=(3,1,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 3129500  inst.: 255270061 (ipc=81.6) sim_rate=93130 (inst/sec) elapsed = 0:0:45:41 / Thu Apr 12 17:18:35 2018
GPGPU-Sim PTX: 259200000 instructions simulated : ctaid=(2,6,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 3130500  inst.: 255332880 (ipc=81.6) sim_rate=93119 (inst/sec) elapsed = 0:0:45:42 / Thu Apr 12 17:18:36 2018
GPGPU-Sim PTX: 259300000 instructions simulated : ctaid=(6,5,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 3132000  inst.: 255435910 (ipc=81.6) sim_rate=93122 (inst/sec) elapsed = 0:0:45:43 / Thu Apr 12 17:18:37 2018
GPGPU-Sim PTX: 259400000 instructions simulated : ctaid=(7,0,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 3133000  inst.: 255506721 (ipc=81.6) sim_rate=93114 (inst/sec) elapsed = 0:0:45:44 / Thu Apr 12 17:18:38 2018
GPGPU-Sim uArch: cycles simulated: 3134000  inst.: 255572446 (ipc=81.5) sim_rate=93104 (inst/sec) elapsed = 0:0:45:45 / Thu Apr 12 17:18:39 2018
GPGPU-Sim PTX: 259500000 instructions simulated : ctaid=(0,1,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 3135000  inst.: 255637817 (ipc=81.5) sim_rate=93094 (inst/sec) elapsed = 0:0:45:46 / Thu Apr 12 17:18:40 2018
GPGPU-Sim PTX: 259600000 instructions simulated : ctaid=(6,6,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 3136000  inst.: 255713909 (ipc=81.5) sim_rate=93088 (inst/sec) elapsed = 0:0:45:47 / Thu Apr 12 17:18:41 2018
GPGPU-Sim uArch: cycles simulated: 3137000  inst.: 255780403 (ipc=81.5) sim_rate=93078 (inst/sec) elapsed = 0:0:45:48 / Thu Apr 12 17:18:42 2018
GPGPU-Sim PTX: 259700000 instructions simulated : ctaid=(0,5,0) tid=(1,1,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3137237,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 3138000  inst.: 255851324 (ipc=81.5) sim_rate=93070 (inst/sec) elapsed = 0:0:45:49 / Thu Apr 12 17:18:43 2018
GPGPU-Sim PTX: 259800000 instructions simulated : ctaid=(1,5,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 3139000  inst.: 255919287 (ipc=81.5) sim_rate=93061 (inst/sec) elapsed = 0:0:45:50 / Thu Apr 12 17:18:44 2018
GPGPU-Sim PTX: 259900000 instructions simulated : ctaid=(0,1,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 3140500  inst.: 256026203 (ipc=81.5) sim_rate=93066 (inst/sec) elapsed = 0:0:45:51 / Thu Apr 12 17:18:45 2018
GPGPU-Sim PTX: 260000000 instructions simulated : ctaid=(8,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 3141500  inst.: 256086170 (ipc=81.5) sim_rate=93054 (inst/sec) elapsed = 0:0:45:52 / Thu Apr 12 17:18:46 2018
GPGPU-Sim uArch: cycles simulated: 3142500  inst.: 256153428 (ipc=81.5) sim_rate=93045 (inst/sec) elapsed = 0:0:45:53 / Thu Apr 12 17:18:47 2018
GPGPU-Sim PTX: 260100000 instructions simulated : ctaid=(5,4,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 3143500  inst.: 256209947 (ipc=81.5) sim_rate=93031 (inst/sec) elapsed = 0:0:45:54 / Thu Apr 12 17:18:48 2018
GPGPU-Sim uArch: cycles simulated: 3144500  inst.: 256277100 (ipc=81.5) sim_rate=93022 (inst/sec) elapsed = 0:0:45:55 / Thu Apr 12 17:18:49 2018
GPGPU-Sim PTX: 260200000 instructions simulated : ctaid=(5,3,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 3145500  inst.: 256353949 (ipc=81.5) sim_rate=93016 (inst/sec) elapsed = 0:0:45:56 / Thu Apr 12 17:18:50 2018
GPGPU-Sim PTX: 260300000 instructions simulated : ctaid=(1,4,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 3146500  inst.: 256423286 (ipc=81.5) sim_rate=93008 (inst/sec) elapsed = 0:0:45:57 / Thu Apr 12 17:18:51 2018
GPGPU-Sim PTX: 260400000 instructions simulated : ctaid=(5,5,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 3148000  inst.: 256536517 (ipc=81.5) sim_rate=93015 (inst/sec) elapsed = 0:0:45:58 / Thu Apr 12 17:18:52 2018
GPGPU-Sim PTX: 260500000 instructions simulated : ctaid=(8,6,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 3149000  inst.: 256598819 (ipc=81.5) sim_rate=93004 (inst/sec) elapsed = 0:0:45:59 / Thu Apr 12 17:18:53 2018
GPGPU-Sim uArch: cycles simulated: 3150000  inst.: 256658532 (ipc=81.5) sim_rate=92992 (inst/sec) elapsed = 0:0:46:00 / Thu Apr 12 17:18:54 2018
GPGPU-Sim PTX: 260600000 instructions simulated : ctaid=(7,4,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 3151000  inst.: 256730029 (ipc=81.5) sim_rate=92984 (inst/sec) elapsed = 0:0:46:01 / Thu Apr 12 17:18:55 2018
GPGPU-Sim PTX: 260700000 instructions simulated : ctaid=(4,0,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 3152000  inst.: 256801060 (ipc=81.5) sim_rate=92976 (inst/sec) elapsed = 0:0:46:02 / Thu Apr 12 17:18:56 2018
GPGPU-Sim PTX: 260800000 instructions simulated : ctaid=(8,6,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 3153000  inst.: 256879532 (ipc=81.5) sim_rate=92971 (inst/sec) elapsed = 0:0:46:03 / Thu Apr 12 17:18:57 2018
GPGPU-Sim uArch: cycles simulated: 3154000  inst.: 256954177 (ipc=81.5) sim_rate=92964 (inst/sec) elapsed = 0:0:46:04 / Thu Apr 12 17:18:58 2018
GPGPU-Sim PTX: 260900000 instructions simulated : ctaid=(3,4,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 3155500  inst.: 257052194 (ipc=81.5) sim_rate=92966 (inst/sec) elapsed = 0:0:46:05 / Thu Apr 12 17:18:59 2018
GPGPU-Sim PTX: 261000000 instructions simulated : ctaid=(1,2,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 3156500  inst.: 257118033 (ipc=81.5) sim_rate=92956 (inst/sec) elapsed = 0:0:46:06 / Thu Apr 12 17:19:00 2018
GPGPU-Sim PTX: 261100000 instructions simulated : ctaid=(1,1,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 3157500  inst.: 257191105 (ipc=81.5) sim_rate=92949 (inst/sec) elapsed = 0:0:46:07 / Thu Apr 12 17:19:01 2018
GPGPU-Sim PTX: 261200000 instructions simulated : ctaid=(1,2,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 3158500  inst.: 257265845 (ipc=81.5) sim_rate=92942 (inst/sec) elapsed = 0:0:46:08 / Thu Apr 12 17:19:02 2018
GPGPU-Sim uArch: cycles simulated: 3159500  inst.: 257325162 (ipc=81.4) sim_rate=92930 (inst/sec) elapsed = 0:0:46:09 / Thu Apr 12 17:19:03 2018
GPGPU-Sim PTX: 261300000 instructions simulated : ctaid=(8,2,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 3160500  inst.: 257392975 (ipc=81.4) sim_rate=92921 (inst/sec) elapsed = 0:0:46:10 / Thu Apr 12 17:19:04 2018
GPGPU-Sim PTX: 261400000 instructions simulated : ctaid=(6,3,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 3161500  inst.: 257464223 (ipc=81.4) sim_rate=92913 (inst/sec) elapsed = 0:0:46:11 / Thu Apr 12 17:19:05 2018
GPGPU-Sim uArch: cycles simulated: 3162500  inst.: 257538789 (ipc=81.4) sim_rate=92907 (inst/sec) elapsed = 0:0:46:12 / Thu Apr 12 17:19:06 2018
GPGPU-Sim PTX: 261500000 instructions simulated : ctaid=(4,4,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 3164000  inst.: 257639458 (ipc=81.4) sim_rate=92910 (inst/sec) elapsed = 0:0:46:13 / Thu Apr 12 17:19:07 2018
GPGPU-Sim PTX: 261600000 instructions simulated : ctaid=(5,6,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 3165000  inst.: 257708656 (ipc=81.4) sim_rate=92901 (inst/sec) elapsed = 0:0:46:14 / Thu Apr 12 17:19:08 2018
GPGPU-Sim PTX: 261700000 instructions simulated : ctaid=(3,6,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 3166000  inst.: 257775603 (ipc=81.4) sim_rate=92892 (inst/sec) elapsed = 0:0:46:15 / Thu Apr 12 17:19:09 2018
GPGPU-Sim PTX: 261800000 instructions simulated : ctaid=(1,3,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 3167000  inst.: 257845762 (ipc=81.4) sim_rate=92883 (inst/sec) elapsed = 0:0:46:16 / Thu Apr 12 17:19:10 2018
GPGPU-Sim uArch: cycles simulated: 3168000  inst.: 257917067 (ipc=81.4) sim_rate=92876 (inst/sec) elapsed = 0:0:46:17 / Thu Apr 12 17:19:11 2018
GPGPU-Sim PTX: 261900000 instructions simulated : ctaid=(6,1,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 3169000  inst.: 257979273 (ipc=81.4) sim_rate=92865 (inst/sec) elapsed = 0:0:46:18 / Thu Apr 12 17:19:12 2018
GPGPU-Sim uArch: Shader 10 finished CTA #3 (3169937,0), 4 CTAs running
GPGPU-Sim PTX: 262000000 instructions simulated : ctaid=(3,3,0) tid=(6,2,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3170333,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 3170500  inst.: 258067425 (ipc=81.4) sim_rate=92863 (inst/sec) elapsed = 0:0:46:19 / Thu Apr 12 17:19:13 2018
GPGPU-Sim PTX: 262100000 instructions simulated : ctaid=(2,1,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 3171500  inst.: 258144639 (ipc=81.4) sim_rate=92857 (inst/sec) elapsed = 0:0:46:20 / Thu Apr 12 17:19:14 2018
GPGPU-Sim uArch: cycles simulated: 3172500  inst.: 258206398 (ipc=81.4) sim_rate=92846 (inst/sec) elapsed = 0:0:46:21 / Thu Apr 12 17:19:15 2018
GPGPU-Sim PTX: 262200000 instructions simulated : ctaid=(0,5,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 3173500  inst.: 258275812 (ipc=81.4) sim_rate=92838 (inst/sec) elapsed = 0:0:46:22 / Thu Apr 12 17:19:16 2018
GPGPU-Sim PTX: 262300000 instructions simulated : ctaid=(6,6,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 3174500  inst.: 258338857 (ipc=81.4) sim_rate=92827 (inst/sec) elapsed = 0:0:46:23 / Thu Apr 12 17:19:17 2018
GPGPU-Sim uArch: cycles simulated: 3175500  inst.: 258403150 (ipc=81.4) sim_rate=92817 (inst/sec) elapsed = 0:0:46:24 / Thu Apr 12 17:19:18 2018
GPGPU-Sim PTX: 262400000 instructions simulated : ctaid=(4,2,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 3176500  inst.: 258469650 (ipc=81.4) sim_rate=92807 (inst/sec) elapsed = 0:0:46:25 / Thu Apr 12 17:19:19 2018
GPGPU-Sim PTX: 262500000 instructions simulated : ctaid=(8,6,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 3178000  inst.: 258573666 (ipc=81.4) sim_rate=92811 (inst/sec) elapsed = 0:0:46:26 / Thu Apr 12 17:19:20 2018
GPGPU-Sim PTX: 262600000 instructions simulated : ctaid=(7,0,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 3179000  inst.: 258639462 (ipc=81.4) sim_rate=92802 (inst/sec) elapsed = 0:0:46:27 / Thu Apr 12 17:19:21 2018
GPGPU-Sim PTX: 262700000 instructions simulated : ctaid=(5,6,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 3180500  inst.: 258735770 (ipc=81.4) sim_rate=92803 (inst/sec) elapsed = 0:0:46:28 / Thu Apr 12 17:19:22 2018
GPGPU-Sim uArch: cycles simulated: 3181500  inst.: 258803117 (ipc=81.3) sim_rate=92794 (inst/sec) elapsed = 0:0:46:29 / Thu Apr 12 17:19:23 2018
GPGPU-Sim PTX: 262800000 instructions simulated : ctaid=(4,5,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 3182500  inst.: 258871415 (ipc=81.3) sim_rate=92785 (inst/sec) elapsed = 0:0:46:30 / Thu Apr 12 17:19:24 2018
GPGPU-Sim PTX: 262900000 instructions simulated : ctaid=(3,6,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 3183500  inst.: 258943936 (ipc=81.3) sim_rate=92778 (inst/sec) elapsed = 0:0:46:31 / Thu Apr 12 17:19:25 2018
GPGPU-Sim uArch: cycles simulated: 3184500  inst.: 259007966 (ipc=81.3) sim_rate=92767 (inst/sec) elapsed = 0:0:46:32 / Thu Apr 12 17:19:26 2018
GPGPU-Sim PTX: 263000000 instructions simulated : ctaid=(8,6,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 3185500  inst.: 259073727 (ipc=81.3) sim_rate=92758 (inst/sec) elapsed = 0:0:46:33 / Thu Apr 12 17:19:27 2018
GPGPU-Sim PTX: 263100000 instructions simulated : ctaid=(1,0,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 3187000  inst.: 259185590 (ipc=81.3) sim_rate=92765 (inst/sec) elapsed = 0:0:46:34 / Thu Apr 12 17:19:28 2018
GPGPU-Sim PTX: 263200000 instructions simulated : ctaid=(4,5,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 3188000  inst.: 259253389 (ipc=81.3) sim_rate=92756 (inst/sec) elapsed = 0:0:46:35 / Thu Apr 12 17:19:29 2018
GPGPU-Sim PTX: 263300000 instructions simulated : ctaid=(1,1,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 3189000  inst.: 259329910 (ipc=81.3) sim_rate=92750 (inst/sec) elapsed = 0:0:46:36 / Thu Apr 12 17:19:30 2018
GPGPU-Sim uArch: cycles simulated: 3190000  inst.: 259403181 (ipc=81.3) sim_rate=92743 (inst/sec) elapsed = 0:0:46:37 / Thu Apr 12 17:19:31 2018
GPGPU-Sim PTX: 263400000 instructions simulated : ctaid=(7,0,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 3191000  inst.: 259471979 (ipc=81.3) sim_rate=92734 (inst/sec) elapsed = 0:0:46:38 / Thu Apr 12 17:19:32 2018
GPGPU-Sim PTX: 263500000 instructions simulated : ctaid=(6,1,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 3192000  inst.: 259545098 (ipc=81.3) sim_rate=92727 (inst/sec) elapsed = 0:0:46:39 / Thu Apr 12 17:19:33 2018
GPGPU-Sim PTX: 263600000 instructions simulated : ctaid=(0,3,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 3193500  inst.: 259650015 (ipc=81.3) sim_rate=92732 (inst/sec) elapsed = 0:0:46:40 / Thu Apr 12 17:19:34 2018
GPGPU-Sim PTX: 263700000 instructions simulated : ctaid=(5,3,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 3194500  inst.: 259715201 (ipc=81.3) sim_rate=92722 (inst/sec) elapsed = 0:0:46:41 / Thu Apr 12 17:19:35 2018
GPGPU-Sim uArch: cycles simulated: 3195500  inst.: 259775619 (ipc=81.3) sim_rate=92710 (inst/sec) elapsed = 0:0:46:42 / Thu Apr 12 17:19:36 2018
GPGPU-Sim PTX: 263800000 instructions simulated : ctaid=(2,6,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 3197000  inst.: 259875594 (ipc=81.3) sim_rate=92713 (inst/sec) elapsed = 0:0:46:43 / Thu Apr 12 17:19:37 2018
GPGPU-Sim PTX: 263900000 instructions simulated : ctaid=(0,2,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 3198000  inst.: 259947741 (ipc=81.3) sim_rate=92706 (inst/sec) elapsed = 0:0:46:44 / Thu Apr 12 17:19:38 2018
GPGPU-Sim PTX: 264000000 instructions simulated : ctaid=(4,6,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 3199000  inst.: 260022705 (ipc=81.3) sim_rate=92699 (inst/sec) elapsed = 0:0:46:45 / Thu Apr 12 17:19:39 2018
GPGPU-Sim PTX: 264100000 instructions simulated : ctaid=(4,2,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 3200000  inst.: 260091888 (ipc=81.3) sim_rate=92691 (inst/sec) elapsed = 0:0:46:46 / Thu Apr 12 17:19:40 2018
GPGPU-Sim PTX: 264200000 instructions simulated : ctaid=(4,2,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 3201500  inst.: 260198368 (ipc=81.3) sim_rate=92696 (inst/sec) elapsed = 0:0:46:47 / Thu Apr 12 17:19:41 2018
GPGPU-Sim uArch: cycles simulated: 3202500  inst.: 260256126 (ipc=81.3) sim_rate=92683 (inst/sec) elapsed = 0:0:46:48 / Thu Apr 12 17:19:42 2018
GPGPU-Sim PTX: 264300000 instructions simulated : ctaid=(6,5,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 3203500  inst.: 260320858 (ipc=81.3) sim_rate=92673 (inst/sec) elapsed = 0:0:46:49 / Thu Apr 12 17:19:43 2018
GPGPU-Sim PTX: 264400000 instructions simulated : ctaid=(2,0,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 3204500  inst.: 260389539 (ipc=81.3) sim_rate=92665 (inst/sec) elapsed = 0:0:46:50 / Thu Apr 12 17:19:44 2018
GPGPU-Sim uArch: cycles simulated: 3205500  inst.: 260450981 (ipc=81.3) sim_rate=92654 (inst/sec) elapsed = 0:0:46:51 / Thu Apr 12 17:19:45 2018
GPGPU-Sim PTX: 264500000 instructions simulated : ctaid=(0,3,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 3207000  inst.: 260529700 (ipc=81.2) sim_rate=92649 (inst/sec) elapsed = 0:0:46:52 / Thu Apr 12 17:19:46 2018
GPGPU-Sim PTX: 264600000 instructions simulated : ctaid=(1,0,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 3208000  inst.: 260591805 (ipc=81.2) sim_rate=92638 (inst/sec) elapsed = 0:0:46:53 / Thu Apr 12 17:19:47 2018
GPGPU-Sim uArch: cycles simulated: 3209000  inst.: 260655969 (ipc=81.2) sim_rate=92628 (inst/sec) elapsed = 0:0:46:54 / Thu Apr 12 17:19:48 2018
GPGPU-Sim PTX: 264700000 instructions simulated : ctaid=(5,1,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 3210000  inst.: 260716091 (ipc=81.2) sim_rate=92616 (inst/sec) elapsed = 0:0:46:55 / Thu Apr 12 17:19:49 2018
GPGPU-Sim PTX: 264800000 instructions simulated : ctaid=(2,5,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 3211000  inst.: 260780963 (ipc=81.2) sim_rate=92606 (inst/sec) elapsed = 0:0:46:56 / Thu Apr 12 17:19:50 2018
GPGPU-Sim uArch: cycles simulated: 3212000  inst.: 260844783 (ipc=81.2) sim_rate=92596 (inst/sec) elapsed = 0:0:46:57 / Thu Apr 12 17:19:51 2018
GPGPU-Sim PTX: 264900000 instructions simulated : ctaid=(5,4,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 3213000  inst.: 260915976 (ipc=81.2) sim_rate=92589 (inst/sec) elapsed = 0:0:46:58 / Thu Apr 12 17:19:52 2018
GPGPU-Sim PTX: 265000000 instructions simulated : ctaid=(6,3,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 3214000  inst.: 260981434 (ipc=81.2) sim_rate=92579 (inst/sec) elapsed = 0:0:46:59 / Thu Apr 12 17:19:53 2018
GPGPU-Sim uArch: cycles simulated: 3215000  inst.: 261041277 (ipc=81.2) sim_rate=92567 (inst/sec) elapsed = 0:0:47:00 / Thu Apr 12 17:19:54 2018
GPGPU-Sim PTX: 265100000 instructions simulated : ctaid=(7,1,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 3216500  inst.: 261137892 (ipc=81.2) sim_rate=92569 (inst/sec) elapsed = 0:0:47:01 / Thu Apr 12 17:19:55 2018
GPGPU-Sim PTX: 265200000 instructions simulated : ctaid=(7,2,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 3217500  inst.: 261196911 (ipc=81.2) sim_rate=92557 (inst/sec) elapsed = 0:0:47:02 / Thu Apr 12 17:19:56 2018
GPGPU-Sim uArch: Shader 1 finished CTA #3 (3218174,0), 3 CTAs running
GPGPU-Sim PTX: 265300000 instructions simulated : ctaid=(6,4,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 3218500  inst.: 261264795 (ipc=81.2) sim_rate=92548 (inst/sec) elapsed = 0:0:47:03 / Thu Apr 12 17:19:57 2018
GPGPU-Sim uArch: cycles simulated: 3219500  inst.: 261335917 (ipc=81.2) sim_rate=92541 (inst/sec) elapsed = 0:0:47:04 / Thu Apr 12 17:19:58 2018
GPGPU-Sim PTX: 265400000 instructions simulated : ctaid=(7,0,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 3220500  inst.: 261398457 (ipc=81.2) sim_rate=92530 (inst/sec) elapsed = 0:0:47:05 / Thu Apr 12 17:19:59 2018
GPGPU-Sim PTX: 265500000 instructions simulated : ctaid=(0,3,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 3221500  inst.: 261469027 (ipc=81.2) sim_rate=92522 (inst/sec) elapsed = 0:0:47:06 / Thu Apr 12 17:20:00 2018
GPGPU-Sim uArch: cycles simulated: 3222500  inst.: 261533167 (ipc=81.2) sim_rate=92512 (inst/sec) elapsed = 0:0:47:07 / Thu Apr 12 17:20:01 2018
GPGPU-Sim PTX: 265600000 instructions simulated : ctaid=(1,4,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 3224000  inst.: 261633788 (ipc=81.2) sim_rate=92515 (inst/sec) elapsed = 0:0:47:08 / Thu Apr 12 17:20:02 2018
GPGPU-Sim PTX: 265700000 instructions simulated : ctaid=(1,5,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 3225000  inst.: 261697203 (ipc=81.1) sim_rate=92505 (inst/sec) elapsed = 0:0:47:09 / Thu Apr 12 17:20:03 2018
GPGPU-Sim PTX: 265800000 instructions simulated : ctaid=(6,6,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 3226000  inst.: 261758410 (ipc=81.1) sim_rate=92494 (inst/sec) elapsed = 0:0:47:10 / Thu Apr 12 17:20:04 2018
GPGPU-Sim uArch: Shader 4 finished CTA #4 (3226760,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 3227000  inst.: 261825167 (ipc=81.1) sim_rate=92485 (inst/sec) elapsed = 0:0:47:11 / Thu Apr 12 17:20:05 2018
GPGPU-Sim PTX: 265900000 instructions simulated : ctaid=(1,5,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 3228000  inst.: 261886333 (ipc=81.1) sim_rate=92473 (inst/sec) elapsed = 0:0:47:12 / Thu Apr 12 17:20:06 2018
GPGPU-Sim PTX: 266000000 instructions simulated : ctaid=(2,6,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 3229000  inst.: 261950863 (ipc=81.1) sim_rate=92464 (inst/sec) elapsed = 0:0:47:13 / Thu Apr 12 17:20:07 2018
GPGPU-Sim uArch: cycles simulated: 3230000  inst.: 262015801 (ipc=81.1) sim_rate=92454 (inst/sec) elapsed = 0:0:47:14 / Thu Apr 12 17:20:08 2018
GPGPU-Sim PTX: 266100000 instructions simulated : ctaid=(1,6,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 3231000  inst.: 262084345 (ipc=81.1) sim_rate=92445 (inst/sec) elapsed = 0:0:47:15 / Thu Apr 12 17:20:09 2018
GPGPU-Sim PTX: 266200000 instructions simulated : ctaid=(5,6,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 3232500  inst.: 262179988 (ipc=81.1) sim_rate=92447 (inst/sec) elapsed = 0:0:47:16 / Thu Apr 12 17:20:10 2018
GPGPU-Sim PTX: 266300000 instructions simulated : ctaid=(1,5,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 3233500  inst.: 262253738 (ipc=81.1) sim_rate=92440 (inst/sec) elapsed = 0:0:47:17 / Thu Apr 12 17:20:11 2018
GPGPU-Sim uArch: cycles simulated: 3234500  inst.: 262314557 (ipc=81.1) sim_rate=92429 (inst/sec) elapsed = 0:0:47:18 / Thu Apr 12 17:20:12 2018
GPGPU-Sim PTX: 266400000 instructions simulated : ctaid=(4,2,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 3235500  inst.: 262373917 (ipc=81.1) sim_rate=92417 (inst/sec) elapsed = 0:0:47:19 / Thu Apr 12 17:20:13 2018
GPGPU-Sim PTX: 266500000 instructions simulated : ctaid=(6,6,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 3236500  inst.: 262439672 (ipc=81.1) sim_rate=92408 (inst/sec) elapsed = 0:0:47:20 / Thu Apr 12 17:20:14 2018
GPGPU-Sim uArch: cycles simulated: 3237500  inst.: 262511022 (ipc=81.1) sim_rate=92400 (inst/sec) elapsed = 0:0:47:21 / Thu Apr 12 17:20:15 2018
GPGPU-Sim PTX: 266600000 instructions simulated : ctaid=(7,3,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 3238500  inst.: 262581710 (ipc=81.1) sim_rate=92393 (inst/sec) elapsed = 0:0:47:22 / Thu Apr 12 17:20:16 2018
GPGPU-Sim PTX: 266700000 instructions simulated : ctaid=(6,0,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 3239500  inst.: 262644047 (ipc=81.1) sim_rate=92382 (inst/sec) elapsed = 0:0:47:23 / Thu Apr 12 17:20:17 2018
GPGPU-Sim uArch: cycles simulated: 3240500  inst.: 262703718 (ipc=81.1) sim_rate=92371 (inst/sec) elapsed = 0:0:47:24 / Thu Apr 12 17:20:18 2018
GPGPU-Sim PTX: 266800000 instructions simulated : ctaid=(5,3,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 3241500  inst.: 262769580 (ipc=81.1) sim_rate=92361 (inst/sec) elapsed = 0:0:47:25 / Thu Apr 12 17:20:19 2018
GPGPU-Sim PTX: 266900000 instructions simulated : ctaid=(3,1,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 3242500  inst.: 262836391 (ipc=81.1) sim_rate=92352 (inst/sec) elapsed = 0:0:47:26 / Thu Apr 12 17:20:20 2018
GPGPU-Sim uArch: cycles simulated: 3243500  inst.: 262900507 (ipc=81.1) sim_rate=92342 (inst/sec) elapsed = 0:0:47:27 / Thu Apr 12 17:20:21 2018
GPGPU-Sim PTX: 267000000 instructions simulated : ctaid=(8,5,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 3244500  inst.: 262965057 (ipc=81.0) sim_rate=92333 (inst/sec) elapsed = 0:0:47:28 / Thu Apr 12 17:20:22 2018
GPGPU-Sim PTX: 267100000 instructions simulated : ctaid=(6,1,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 3245500  inst.: 263029892 (ipc=81.0) sim_rate=92323 (inst/sec) elapsed = 0:0:47:29 / Thu Apr 12 17:20:23 2018
GPGPU-Sim uArch: cycles simulated: 3246500  inst.: 263088594 (ipc=81.0) sim_rate=92311 (inst/sec) elapsed = 0:0:47:30 / Thu Apr 12 17:20:24 2018
GPGPU-Sim PTX: 267200000 instructions simulated : ctaid=(8,3,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 3248000  inst.: 263190637 (ipc=81.0) sim_rate=92315 (inst/sec) elapsed = 0:0:47:31 / Thu Apr 12 17:20:25 2018
GPGPU-Sim PTX: 267300000 instructions simulated : ctaid=(2,1,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 3249000  inst.: 263256187 (ipc=81.0) sim_rate=92305 (inst/sec) elapsed = 0:0:47:32 / Thu Apr 12 17:20:26 2018
GPGPU-Sim PTX: 267400000 instructions simulated : ctaid=(7,2,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 3250000  inst.: 263319516 (ipc=81.0) sim_rate=92295 (inst/sec) elapsed = 0:0:47:33 / Thu Apr 12 17:20:27 2018
GPGPU-Sim uArch: cycles simulated: 3251000  inst.: 263385428 (ipc=81.0) sim_rate=92286 (inst/sec) elapsed = 0:0:47:34 / Thu Apr 12 17:20:28 2018
GPGPU-Sim PTX: 267500000 instructions simulated : ctaid=(2,7,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 3252000  inst.: 263448779 (ipc=81.0) sim_rate=92276 (inst/sec) elapsed = 0:0:47:35 / Thu Apr 12 17:20:29 2018
GPGPU-Sim PTX: 267600000 instructions simulated : ctaid=(5,0,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 3253000  inst.: 263513132 (ipc=81.0) sim_rate=92266 (inst/sec) elapsed = 0:0:47:36 / Thu Apr 12 17:20:30 2018
GPGPU-Sim PTX: 267700000 instructions simulated : ctaid=(0,2,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 3254500  inst.: 263608375 (ipc=81.0) sim_rate=92267 (inst/sec) elapsed = 0:0:47:37 / Thu Apr 12 17:20:31 2018
GPGPU-Sim uArch: cycles simulated: 3255500  inst.: 263682087 (ipc=81.0) sim_rate=92261 (inst/sec) elapsed = 0:0:47:38 / Thu Apr 12 17:20:32 2018
GPGPU-Sim PTX: 267800000 instructions simulated : ctaid=(6,2,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 3256500  inst.: 263757977 (ipc=81.0) sim_rate=92255 (inst/sec) elapsed = 0:0:47:39 / Thu Apr 12 17:20:33 2018
GPGPU-Sim PTX: 267900000 instructions simulated : ctaid=(1,6,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 3257500  inst.: 263828319 (ipc=81.0) sim_rate=92247 (inst/sec) elapsed = 0:0:47:40 / Thu Apr 12 17:20:34 2018
GPGPU-Sim uArch: cycles simulated: 3258500  inst.: 263884822 (ipc=81.0) sim_rate=92235 (inst/sec) elapsed = 0:0:47:41 / Thu Apr 12 17:20:35 2018
GPGPU-Sim PTX: 268000000 instructions simulated : ctaid=(4,2,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 3259500  inst.: 263963167 (ipc=81.0) sim_rate=92230 (inst/sec) elapsed = 0:0:47:42 / Thu Apr 12 17:20:36 2018
GPGPU-Sim PTX: 268100000 instructions simulated : ctaid=(2,0,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 3260500  inst.: 264028773 (ipc=81.0) sim_rate=92221 (inst/sec) elapsed = 0:0:47:43 / Thu Apr 12 17:20:37 2018
GPGPU-Sim PTX: 268200000 instructions simulated : ctaid=(8,1,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 3261500  inst.: 264093927 (ipc=81.0) sim_rate=92211 (inst/sec) elapsed = 0:0:47:44 / Thu Apr 12 17:20:38 2018
GPGPU-Sim PTX: 268300000 instructions simulated : ctaid=(1,6,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 3263000  inst.: 264198463 (ipc=81.0) sim_rate=92215 (inst/sec) elapsed = 0:0:47:45 / Thu Apr 12 17:20:39 2018
GPGPU-Sim uArch: cycles simulated: 3264000  inst.: 264266445 (ipc=81.0) sim_rate=92207 (inst/sec) elapsed = 0:0:47:46 / Thu Apr 12 17:20:40 2018
GPGPU-Sim PTX: 268400000 instructions simulated : ctaid=(5,5,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 3265000  inst.: 264337704 (ipc=81.0) sim_rate=92200 (inst/sec) elapsed = 0:0:47:47 / Thu Apr 12 17:20:41 2018
GPGPU-Sim PTX: 268500000 instructions simulated : ctaid=(1,4,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 3266000  inst.: 264402967 (ipc=81.0) sim_rate=92190 (inst/sec) elapsed = 0:0:47:48 / Thu Apr 12 17:20:42 2018
GPGPU-Sim uArch: cycles simulated: 3267000  inst.: 264475302 (ipc=81.0) sim_rate=92183 (inst/sec) elapsed = 0:0:47:49 / Thu Apr 12 17:20:43 2018
GPGPU-Sim PTX: 268600000 instructions simulated : ctaid=(3,5,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 3268000  inst.: 264543822 (ipc=80.9) sim_rate=92175 (inst/sec) elapsed = 0:0:47:50 / Thu Apr 12 17:20:44 2018
GPGPU-Sim PTX: 268700000 instructions simulated : ctaid=(7,2,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 3269000  inst.: 264617810 (ipc=80.9) sim_rate=92169 (inst/sec) elapsed = 0:0:47:51 / Thu Apr 12 17:20:45 2018
GPGPU-Sim PTX: 268800000 instructions simulated : ctaid=(5,6,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 3270000  inst.: 264682455 (ipc=80.9) sim_rate=92159 (inst/sec) elapsed = 0:0:47:52 / Thu Apr 12 17:20:46 2018
GPGPU-Sim PTX: 268900000 instructions simulated : ctaid=(8,2,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 3271500  inst.: 264788434 (ipc=80.9) sim_rate=92164 (inst/sec) elapsed = 0:0:47:53 / Thu Apr 12 17:20:47 2018
GPGPU-Sim uArch: cycles simulated: 3272500  inst.: 264862312 (ipc=80.9) sim_rate=92158 (inst/sec) elapsed = 0:0:47:54 / Thu Apr 12 17:20:48 2018
GPGPU-Sim PTX: 269000000 instructions simulated : ctaid=(3,4,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 3273500  inst.: 264927451 (ipc=80.9) sim_rate=92148 (inst/sec) elapsed = 0:0:47:55 / Thu Apr 12 17:20:49 2018
GPGPU-Sim PTX: 269100000 instructions simulated : ctaid=(3,4,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 3275000  inst.: 265023959 (ipc=80.9) sim_rate=92150 (inst/sec) elapsed = 0:0:47:56 / Thu Apr 12 17:20:50 2018
GPGPU-Sim PTX: 269200000 instructions simulated : ctaid=(1,6,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 3276000  inst.: 265091778 (ipc=80.9) sim_rate=92141 (inst/sec) elapsed = 0:0:47:57 / Thu Apr 12 17:20:51 2018
GPGPU-Sim uArch: cycles simulated: 3277000  inst.: 265155730 (ipc=80.9) sim_rate=92131 (inst/sec) elapsed = 0:0:47:58 / Thu Apr 12 17:20:52 2018
GPGPU-Sim PTX: 269300000 instructions simulated : ctaid=(3,1,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 3278000  inst.: 265228403 (ipc=80.9) sim_rate=92125 (inst/sec) elapsed = 0:0:47:59 / Thu Apr 12 17:20:53 2018
GPGPU-Sim PTX: 269400000 instructions simulated : ctaid=(4,6,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 3279000  inst.: 265290989 (ipc=80.9) sim_rate=92114 (inst/sec) elapsed = 0:0:48:00 / Thu Apr 12 17:20:54 2018
GPGPU-Sim PTX: 269500000 instructions simulated : ctaid=(1,5,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 3280000  inst.: 265361432 (ipc=80.9) sim_rate=92107 (inst/sec) elapsed = 0:0:48:01 / Thu Apr 12 17:20:55 2018
GPGPU-Sim PTX: 269600000 instructions simulated : ctaid=(2,3,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 3281500  inst.: 265460464 (ipc=80.9) sim_rate=92109 (inst/sec) elapsed = 0:0:48:02 / Thu Apr 12 17:20:56 2018
GPGPU-Sim uArch: cycles simulated: 3282500  inst.: 265527512 (ipc=80.9) sim_rate=92101 (inst/sec) elapsed = 0:0:48:03 / Thu Apr 12 17:20:57 2018
GPGPU-Sim PTX: 269700000 instructions simulated : ctaid=(4,7,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 3283500  inst.: 265591398 (ipc=80.9) sim_rate=92091 (inst/sec) elapsed = 0:0:48:04 / Thu Apr 12 17:20:58 2018
GPGPU-Sim PTX: 269800000 instructions simulated : ctaid=(5,3,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 3285000  inst.: 265697158 (ipc=80.9) sim_rate=92096 (inst/sec) elapsed = 0:0:48:05 / Thu Apr 12 17:20:59 2018
GPGPU-Sim PTX: 269900000 instructions simulated : ctaid=(2,3,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 3286000  inst.: 265752605 (ipc=80.9) sim_rate=92083 (inst/sec) elapsed = 0:0:48:06 / Thu Apr 12 17:21:00 2018
GPGPU-Sim uArch: cycles simulated: 3287000  inst.: 265823652 (ipc=80.9) sim_rate=92076 (inst/sec) elapsed = 0:0:48:07 / Thu Apr 12 17:21:01 2018
GPGPU-Sim PTX: 270000000 instructions simulated : ctaid=(4,7,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 3288000  inst.: 265893820 (ipc=80.9) sim_rate=92068 (inst/sec) elapsed = 0:0:48:08 / Thu Apr 12 17:21:02 2018
GPGPU-Sim PTX: 270100000 instructions simulated : ctaid=(3,7,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 3289500  inst.: 265992112 (ipc=80.9) sim_rate=92070 (inst/sec) elapsed = 0:0:48:09 / Thu Apr 12 17:21:03 2018
GPGPU-Sim PTX: 270200000 instructions simulated : ctaid=(2,5,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 3290500  inst.: 266063122 (ipc=80.9) sim_rate=92063 (inst/sec) elapsed = 0:0:48:10 / Thu Apr 12 17:21:04 2018
GPGPU-Sim uArch: cycles simulated: 3291500  inst.: 266125407 (ipc=80.9) sim_rate=92053 (inst/sec) elapsed = 0:0:48:11 / Thu Apr 12 17:21:05 2018
GPGPU-Sim PTX: 270300000 instructions simulated : ctaid=(1,3,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 3292500  inst.: 266192015 (ipc=80.8) sim_rate=92044 (inst/sec) elapsed = 0:0:48:12 / Thu Apr 12 17:21:06 2018
GPGPU-Sim PTX: 270400000 instructions simulated : ctaid=(4,5,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 3293500  inst.: 266264881 (ipc=80.8) sim_rate=92037 (inst/sec) elapsed = 0:0:48:13 / Thu Apr 12 17:21:07 2018
GPGPU-Sim PTX: 270500000 instructions simulated : ctaid=(2,0,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 3295000  inst.: 266356343 (ipc=80.8) sim_rate=92037 (inst/sec) elapsed = 0:0:48:14 / Thu Apr 12 17:21:08 2018
GPGPU-Sim uArch: cycles simulated: 3296000  inst.: 266418164 (ipc=80.8) sim_rate=92026 (inst/sec) elapsed = 0:0:48:15 / Thu Apr 12 17:21:09 2018
GPGPU-Sim PTX: 270600000 instructions simulated : ctaid=(5,4,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 3297000  inst.: 266490855 (ipc=80.8) sim_rate=92020 (inst/sec) elapsed = 0:0:48:16 / Thu Apr 12 17:21:10 2018
GPGPU-Sim PTX: 270700000 instructions simulated : ctaid=(1,3,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 3298000  inst.: 266555117 (ipc=80.8) sim_rate=92010 (inst/sec) elapsed = 0:0:48:17 / Thu Apr 12 17:21:11 2018
GPGPU-Sim PTX: 270800000 instructions simulated : ctaid=(2,3,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 3299500  inst.: 266657853 (ipc=80.8) sim_rate=92014 (inst/sec) elapsed = 0:0:48:18 / Thu Apr 12 17:21:12 2018
GPGPU-Sim PTX: 270900000 instructions simulated : ctaid=(0,2,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 3300500  inst.: 266731952 (ipc=80.8) sim_rate=92008 (inst/sec) elapsed = 0:0:48:19 / Thu Apr 12 17:21:13 2018
GPGPU-Sim uArch: cycles simulated: 3301500  inst.: 266796027 (ipc=80.8) sim_rate=91998 (inst/sec) elapsed = 0:0:48:20 / Thu Apr 12 17:21:14 2018
GPGPU-Sim PTX: 271000000 instructions simulated : ctaid=(4,2,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 3302500  inst.: 266855700 (ipc=80.8) sim_rate=91987 (inst/sec) elapsed = 0:0:48:21 / Thu Apr 12 17:21:15 2018
GPGPU-Sim PTX: 271100000 instructions simulated : ctaid=(1,6,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 3303500  inst.: 266929638 (ipc=80.8) sim_rate=91981 (inst/sec) elapsed = 0:0:48:22 / Thu Apr 12 17:21:16 2018
GPGPU-Sim uArch: Shader 10 finished CTA #4 (3303976,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 3304000  inst.: 266965709 (ipc=80.8) sim_rate=91962 (inst/sec) elapsed = 0:0:48:23 / Thu Apr 12 17:21:17 2018
GPGPU-Sim PTX: 271200000 instructions simulated : ctaid=(1,3,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 3305000  inst.: 267035735 (ipc=80.8) sim_rate=91954 (inst/sec) elapsed = 0:0:48:24 / Thu Apr 12 17:21:18 2018
GPGPU-Sim PTX: 271300000 instructions simulated : ctaid=(4,0,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 3306500  inst.: 267137225 (ipc=80.8) sim_rate=91957 (inst/sec) elapsed = 0:0:48:25 / Thu Apr 12 17:21:19 2018
GPGPU-Sim uArch: cycles simulated: 3307000  inst.: 267168352 (ipc=80.8) sim_rate=91936 (inst/sec) elapsed = 0:0:48:26 / Thu Apr 12 17:21:20 2018
GPGPU-Sim PTX: 271400000 instructions simulated : ctaid=(1,0,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 3308500  inst.: 267259964 (ipc=80.8) sim_rate=91936 (inst/sec) elapsed = 0:0:48:27 / Thu Apr 12 17:21:21 2018
GPGPU-Sim PTX: 271500000 instructions simulated : ctaid=(1,6,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 3309500  inst.: 267321426 (ipc=80.8) sim_rate=91926 (inst/sec) elapsed = 0:0:48:28 / Thu Apr 12 17:21:22 2018
GPGPU-Sim uArch: cycles simulated: 3310500  inst.: 267383074 (ipc=80.8) sim_rate=91915 (inst/sec) elapsed = 0:0:48:29 / Thu Apr 12 17:21:23 2018
GPGPU-Sim PTX: 271600000 instructions simulated : ctaid=(1,3,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 3311500  inst.: 267448132 (ipc=80.8) sim_rate=91906 (inst/sec) elapsed = 0:0:48:30 / Thu Apr 12 17:21:24 2018
GPGPU-Sim PTX: 271700000 instructions simulated : ctaid=(1,2,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 3312500  inst.: 267516821 (ipc=80.8) sim_rate=91898 (inst/sec) elapsed = 0:0:48:31 / Thu Apr 12 17:21:25 2018
GPGPU-Sim PTX: 271800000 instructions simulated : ctaid=(8,5,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 3314000  inst.: 267622172 (ipc=80.8) sim_rate=91903 (inst/sec) elapsed = 0:0:48:32 / Thu Apr 12 17:21:26 2018
GPGPU-Sim uArch: cycles simulated: 3315000  inst.: 267690417 (ipc=80.8) sim_rate=91895 (inst/sec) elapsed = 0:0:48:33 / Thu Apr 12 17:21:27 2018
GPGPU-Sim PTX: 271900000 instructions simulated : ctaid=(2,3,0) tid=(5,5,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (3315793,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 3316000  inst.: 267754092 (ipc=80.7) sim_rate=91885 (inst/sec) elapsed = 0:0:48:34 / Thu Apr 12 17:21:28 2018
GPGPU-Sim PTX: 272000000 instructions simulated : ctaid=(8,2,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 3317000  inst.: 267825429 (ipc=80.7) sim_rate=91878 (inst/sec) elapsed = 0:0:48:35 / Thu Apr 12 17:21:29 2018
GPGPU-Sim uArch: cycles simulated: 3318000  inst.: 267884565 (ipc=80.7) sim_rate=91867 (inst/sec) elapsed = 0:0:48:36 / Thu Apr 12 17:21:30 2018
GPGPU-Sim PTX: 272100000 instructions simulated : ctaid=(2,4,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 3319500  inst.: 267993254 (ipc=80.7) sim_rate=91872 (inst/sec) elapsed = 0:0:48:37 / Thu Apr 12 17:21:31 2018
GPGPU-Sim PTX: 272200000 instructions simulated : ctaid=(6,3,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 3320500  inst.: 268052458 (ipc=80.7) sim_rate=91861 (inst/sec) elapsed = 0:0:48:38 / Thu Apr 12 17:21:32 2018
GPGPU-Sim PTX: 272300000 instructions simulated : ctaid=(6,6,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 3321500  inst.: 268115432 (ipc=80.7) sim_rate=91851 (inst/sec) elapsed = 0:0:48:39 / Thu Apr 12 17:21:33 2018
GPGPU-Sim uArch: cycles simulated: 3322500  inst.: 268180408 (ipc=80.7) sim_rate=91842 (inst/sec) elapsed = 0:0:48:40 / Thu Apr 12 17:21:34 2018
GPGPU-Sim PTX: 272400000 instructions simulated : ctaid=(4,3,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 3323500  inst.: 268240275 (ipc=80.7) sim_rate=91831 (inst/sec) elapsed = 0:0:48:41 / Thu Apr 12 17:21:35 2018
GPGPU-Sim PTX: 272500000 instructions simulated : ctaid=(2,2,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 3324500  inst.: 268312143 (ipc=80.7) sim_rate=91824 (inst/sec) elapsed = 0:0:48:42 / Thu Apr 12 17:21:36 2018
GPGPU-Sim uArch: cycles simulated: 3325500  inst.: 268373997 (ipc=80.7) sim_rate=91814 (inst/sec) elapsed = 0:0:48:43 / Thu Apr 12 17:21:37 2018
GPGPU-Sim PTX: 272600000 instructions simulated : ctaid=(5,5,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 3326500  inst.: 268436387 (ipc=80.7) sim_rate=91804 (inst/sec) elapsed = 0:0:48:44 / Thu Apr 12 17:21:38 2018
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3326529,0), 4 CTAs running
GPGPU-Sim PTX: 272700000 instructions simulated : ctaid=(3,4,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 3327500  inst.: 268496869 (ipc=80.7) sim_rate=91793 (inst/sec) elapsed = 0:0:48:45 / Thu Apr 12 17:21:39 2018
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3327676,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (3328054,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 3328500  inst.: 268556430 (ipc=80.7) sim_rate=91782 (inst/sec) elapsed = 0:0:48:46 / Thu Apr 12 17:21:40 2018
GPGPU-Sim PTX: 272800000 instructions simulated : ctaid=(2,3,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 3329500  inst.: 268616788 (ipc=80.7) sim_rate=91772 (inst/sec) elapsed = 0:0:48:47 / Thu Apr 12 17:21:41 2018
GPGPU-Sim PTX: 272900000 instructions simulated : ctaid=(7,3,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 3331000  inst.: 268719508 (ipc=80.7) sim_rate=91775 (inst/sec) elapsed = 0:0:48:48 / Thu Apr 12 17:21:42 2018
GPGPU-Sim PTX: 273000000 instructions simulated : ctaid=(3,4,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 3332000  inst.: 268782749 (ipc=80.7) sim_rate=91766 (inst/sec) elapsed = 0:0:48:49 / Thu Apr 12 17:21:43 2018
GPGPU-Sim uArch: cycles simulated: 3333000  inst.: 268847693 (ipc=80.7) sim_rate=91756 (inst/sec) elapsed = 0:0:48:50 / Thu Apr 12 17:21:44 2018
GPGPU-Sim PTX: 273100000 instructions simulated : ctaid=(5,2,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 3334500  inst.: 268939858 (ipc=80.7) sim_rate=91757 (inst/sec) elapsed = 0:0:48:51 / Thu Apr 12 17:21:45 2018
GPGPU-Sim PTX: 273200000 instructions simulated : ctaid=(1,6,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 3335500  inst.: 269006210 (ipc=80.6) sim_rate=91748 (inst/sec) elapsed = 0:0:48:52 / Thu Apr 12 17:21:46 2018
GPGPU-Sim uArch: cycles simulated: 3336500  inst.: 269065873 (ipc=80.6) sim_rate=91737 (inst/sec) elapsed = 0:0:48:53 / Thu Apr 12 17:21:47 2018
GPGPU-Sim PTX: 273300000 instructions simulated : ctaid=(4,4,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 3338000  inst.: 269162889 (ipc=80.6) sim_rate=91739 (inst/sec) elapsed = 0:0:48:54 / Thu Apr 12 17:21:48 2018
GPGPU-Sim PTX: 273400000 instructions simulated : ctaid=(2,0,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 3339000  inst.: 269224733 (ipc=80.6) sim_rate=91729 (inst/sec) elapsed = 0:0:48:55 / Thu Apr 12 17:21:49 2018
GPGPU-Sim PTX: 273500000 instructions simulated : ctaid=(8,2,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 3340000  inst.: 269291467 (ipc=80.6) sim_rate=91720 (inst/sec) elapsed = 0:0:48:56 / Thu Apr 12 17:21:50 2018
GPGPU-Sim PTX: 273600000 instructions simulated : ctaid=(8,1,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 3341500  inst.: 269388096 (ipc=80.6) sim_rate=91722 (inst/sec) elapsed = 0:0:48:57 / Thu Apr 12 17:21:51 2018
GPGPU-Sim uArch: cycles simulated: 3342500  inst.: 269452324 (ipc=80.6) sim_rate=91712 (inst/sec) elapsed = 0:0:48:58 / Thu Apr 12 17:21:52 2018
GPGPU-Sim PTX: 273700000 instructions simulated : ctaid=(7,5,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 3344000  inst.: 269539362 (ipc=80.6) sim_rate=91711 (inst/sec) elapsed = 0:0:48:59 / Thu Apr 12 17:21:53 2018
GPGPU-Sim PTX: 273800000 instructions simulated : ctaid=(1,2,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 3345000  inst.: 269597333 (ipc=80.6) sim_rate=91699 (inst/sec) elapsed = 0:0:49:00 / Thu Apr 12 17:21:54 2018
GPGPU-Sim PTX: 273900000 instructions simulated : ctaid=(8,6,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 3346000  inst.: 269657723 (ipc=80.6) sim_rate=91689 (inst/sec) elapsed = 0:0:49:01 / Thu Apr 12 17:21:55 2018
GPGPU-Sim PTX: 274000000 instructions simulated : ctaid=(6,6,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 3347500  inst.: 269762444 (ipc=80.6) sim_rate=91693 (inst/sec) elapsed = 0:0:49:02 / Thu Apr 12 17:21:56 2018
GPGPU-Sim uArch: cycles simulated: 3348500  inst.: 269816930 (ipc=80.6) sim_rate=91680 (inst/sec) elapsed = 0:0:49:03 / Thu Apr 12 17:21:57 2018
GPGPU-Sim PTX: 274100000 instructions simulated : ctaid=(3,5,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 3349500  inst.: 269878275 (ipc=80.6) sim_rate=91670 (inst/sec) elapsed = 0:0:49:04 / Thu Apr 12 17:21:58 2018
GPGPU-Sim uArch: cycles simulated: 3350500  inst.: 269944855 (ipc=80.6) sim_rate=91662 (inst/sec) elapsed = 0:0:49:05 / Thu Apr 12 17:21:59 2018
GPGPU-Sim PTX: 274200000 instructions simulated : ctaid=(7,6,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 3351500  inst.: 270014705 (ipc=80.6) sim_rate=91654 (inst/sec) elapsed = 0:0:49:06 / Thu Apr 12 17:22:00 2018
GPGPU-Sim PTX: 274300000 instructions simulated : ctaid=(4,0,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 3352500  inst.: 270073166 (ipc=80.6) sim_rate=91643 (inst/sec) elapsed = 0:0:49:07 / Thu Apr 12 17:22:01 2018
GPGPU-Sim uArch: cycles simulated: 3353500  inst.: 270129831 (ipc=80.6) sim_rate=91631 (inst/sec) elapsed = 0:0:49:08 / Thu Apr 12 17:22:02 2018
GPGPU-Sim PTX: 274400000 instructions simulated : ctaid=(5,6,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 3355000  inst.: 270219427 (ipc=80.5) sim_rate=91630 (inst/sec) elapsed = 0:0:49:09 / Thu Apr 12 17:22:03 2018
GPGPU-Sim PTX: 274500000 instructions simulated : ctaid=(1,4,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 3356000  inst.: 270283437 (ipc=80.5) sim_rate=91621 (inst/sec) elapsed = 0:0:49:10 / Thu Apr 12 17:22:04 2018
GPGPU-Sim PTX: 274600000 instructions simulated : ctaid=(5,7,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 3357000  inst.: 270346861 (ipc=80.5) sim_rate=91611 (inst/sec) elapsed = 0:0:49:11 / Thu Apr 12 17:22:05 2018
GPGPU-Sim uArch: cycles simulated: 3358000  inst.: 270405505 (ipc=80.5) sim_rate=91600 (inst/sec) elapsed = 0:0:49:12 / Thu Apr 12 17:22:06 2018
GPGPU-Sim PTX: 274700000 instructions simulated : ctaid=(4,4,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 3359500  inst.: 270500701 (ipc=80.5) sim_rate=91601 (inst/sec) elapsed = 0:0:49:13 / Thu Apr 12 17:22:07 2018
GPGPU-Sim PTX: 274800000 instructions simulated : ctaid=(1,1,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 3360500  inst.: 270568888 (ipc=80.5) sim_rate=91594 (inst/sec) elapsed = 0:0:49:14 / Thu Apr 12 17:22:08 2018
GPGPU-Sim uArch: cycles simulated: 3361500  inst.: 270630745 (ipc=80.5) sim_rate=91584 (inst/sec) elapsed = 0:0:49:15 / Thu Apr 12 17:22:09 2018
GPGPU-Sim PTX: 274900000 instructions simulated : ctaid=(6,1,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 3362500  inst.: 270693765 (ipc=80.5) sim_rate=91574 (inst/sec) elapsed = 0:0:49:16 / Thu Apr 12 17:22:10 2018
GPGPU-Sim PTX: 275000000 instructions simulated : ctaid=(1,3,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 3364000  inst.: 270781796 (ipc=80.5) sim_rate=91573 (inst/sec) elapsed = 0:0:49:17 / Thu Apr 12 17:22:11 2018
GPGPU-Sim PTX: 275100000 instructions simulated : ctaid=(6,2,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 3365000  inst.: 270846958 (ipc=80.5) sim_rate=91564 (inst/sec) elapsed = 0:0:49:18 / Thu Apr 12 17:22:12 2018
GPGPU-Sim uArch: cycles simulated: 3366000  inst.: 270902838 (ipc=80.5) sim_rate=91552 (inst/sec) elapsed = 0:0:49:19 / Thu Apr 12 17:22:13 2018
GPGPU-Sim PTX: 275200000 instructions simulated : ctaid=(3,0,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 3367500  inst.: 270998233 (ipc=80.5) sim_rate=91553 (inst/sec) elapsed = 0:0:49:20 / Thu Apr 12 17:22:14 2018
GPGPU-Sim PTX: 275300000 instructions simulated : ctaid=(3,4,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 3368500  inst.: 271060523 (ipc=80.5) sim_rate=91543 (inst/sec) elapsed = 0:0:49:21 / Thu Apr 12 17:22:15 2018
GPGPU-Sim uArch: cycles simulated: 3369500  inst.: 271115988 (ipc=80.5) sim_rate=91531 (inst/sec) elapsed = 0:0:49:22 / Thu Apr 12 17:22:16 2018
GPGPU-Sim PTX: 275400000 instructions simulated : ctaid=(8,4,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 3371000  inst.: 271201954 (ipc=80.5) sim_rate=91529 (inst/sec) elapsed = 0:0:49:23 / Thu Apr 12 17:22:17 2018
GPGPU-Sim PTX: 275500000 instructions simulated : ctaid=(4,5,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 3372000  inst.: 271267930 (ipc=80.4) sim_rate=91520 (inst/sec) elapsed = 0:0:49:24 / Thu Apr 12 17:22:18 2018
GPGPU-Sim PTX: 275600000 instructions simulated : ctaid=(1,2,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 3373000  inst.: 271327699 (ipc=80.4) sim_rate=91510 (inst/sec) elapsed = 0:0:49:25 / Thu Apr 12 17:22:19 2018
GPGPU-Sim uArch: cycles simulated: 3374000  inst.: 271397186 (ipc=80.4) sim_rate=91502 (inst/sec) elapsed = 0:0:49:26 / Thu Apr 12 17:22:20 2018
GPGPU-Sim PTX: 275700000 instructions simulated : ctaid=(8,2,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 3375000  inst.: 271456886 (ipc=80.4) sim_rate=91492 (inst/sec) elapsed = 0:0:49:27 / Thu Apr 12 17:22:21 2018
GPGPU-Sim PTX: 275800000 instructions simulated : ctaid=(1,5,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 3376500  inst.: 271551558 (ipc=80.4) sim_rate=91493 (inst/sec) elapsed = 0:0:49:28 / Thu Apr 12 17:22:22 2018
GPGPU-Sim uArch: cycles simulated: 3377500  inst.: 271607403 (ipc=80.4) sim_rate=91481 (inst/sec) elapsed = 0:0:49:29 / Thu Apr 12 17:22:23 2018
GPGPU-Sim PTX: 275900000 instructions simulated : ctaid=(2,4,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 3378500  inst.: 271664307 (ipc=80.4) sim_rate=91469 (inst/sec) elapsed = 0:0:49:30 / Thu Apr 12 17:22:24 2018
GPGPU-Sim PTX: 276000000 instructions simulated : ctaid=(3,1,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 3379500  inst.: 271732173 (ipc=80.4) sim_rate=91461 (inst/sec) elapsed = 0:0:49:31 / Thu Apr 12 17:22:25 2018
GPGPU-Sim uArch: cycles simulated: 3380500  inst.: 271794246 (ipc=80.4) sim_rate=91451 (inst/sec) elapsed = 0:0:49:32 / Thu Apr 12 17:22:26 2018
GPGPU-Sim PTX: 276100000 instructions simulated : ctaid=(5,0,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 3382000  inst.: 271885373 (ipc=80.4) sim_rate=91451 (inst/sec) elapsed = 0:0:49:33 / Thu Apr 12 17:22:27 2018
GPGPU-Sim PTX: 276200000 instructions simulated : ctaid=(8,6,0) tid=(3,1,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (3382618,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 3383000  inst.: 271946481 (ipc=80.4) sim_rate=91441 (inst/sec) elapsed = 0:0:49:34 / Thu Apr 12 17:22:28 2018
GPGPU-Sim PTX: 276300000 instructions simulated : ctaid=(7,1,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 3384000  inst.: 272006478 (ipc=80.4) sim_rate=91430 (inst/sec) elapsed = 0:0:49:35 / Thu Apr 12 17:22:29 2018
GPGPU-Sim uArch: cycles simulated: 3385500  inst.: 272090542 (ipc=80.4) sim_rate=91428 (inst/sec) elapsed = 0:0:49:36 / Thu Apr 12 17:22:30 2018
GPGPU-Sim PTX: 276400000 instructions simulated : ctaid=(3,1,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 3386500  inst.: 272154107 (ipc=80.4) sim_rate=91418 (inst/sec) elapsed = 0:0:49:37 / Thu Apr 12 17:22:31 2018
GPGPU-Sim PTX: 276500000 instructions simulated : ctaid=(3,4,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 3387500  inst.: 272215297 (ipc=80.4) sim_rate=91408 (inst/sec) elapsed = 0:0:49:38 / Thu Apr 12 17:22:32 2018
GPGPU-Sim PTX: 276600000 instructions simulated : ctaid=(5,3,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 3389000  inst.: 272304299 (ipc=80.3) sim_rate=91407 (inst/sec) elapsed = 0:0:49:39 / Thu Apr 12 17:22:33 2018
GPGPU-Sim uArch: cycles simulated: 3390000  inst.: 272356431 (ipc=80.3) sim_rate=91394 (inst/sec) elapsed = 0:0:49:40 / Thu Apr 12 17:22:34 2018
GPGPU-Sim PTX: 276700000 instructions simulated : ctaid=(3,1,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 3391000  inst.: 272416131 (ipc=80.3) sim_rate=91384 (inst/sec) elapsed = 0:0:49:41 / Thu Apr 12 17:22:35 2018
GPGPU-Sim uArch: cycles simulated: 3392000  inst.: 272478127 (ipc=80.3) sim_rate=91374 (inst/sec) elapsed = 0:0:49:42 / Thu Apr 12 17:22:36 2018
GPGPU-Sim PTX: 276800000 instructions simulated : ctaid=(3,6,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 3393000  inst.: 272535916 (ipc=80.3) sim_rate=91363 (inst/sec) elapsed = 0:0:49:43 / Thu Apr 12 17:22:37 2018
GPGPU-Sim PTX: 276900000 instructions simulated : ctaid=(3,4,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 3394000  inst.: 272597791 (ipc=80.3) sim_rate=91353 (inst/sec) elapsed = 0:0:49:44 / Thu Apr 12 17:22:38 2018
GPGPU-Sim PTX: 277000000 instructions simulated : ctaid=(1,3,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 3395500  inst.: 272684088 (ipc=80.3) sim_rate=91351 (inst/sec) elapsed = 0:0:49:45 / Thu Apr 12 17:22:39 2018
GPGPU-Sim uArch: Shader 12 finished CTA #1 (3395786,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 3396500  inst.: 272743641 (ipc=80.3) sim_rate=91340 (inst/sec) elapsed = 0:0:49:46 / Thu Apr 12 17:22:40 2018
GPGPU-Sim PTX: 277100000 instructions simulated : ctaid=(6,2,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 3397500  inst.: 272805100 (ipc=80.3) sim_rate=91330 (inst/sec) elapsed = 0:0:49:47 / Thu Apr 12 17:22:41 2018
GPGPU-Sim uArch: cycles simulated: 3398500  inst.: 272860703 (ipc=80.3) sim_rate=91318 (inst/sec) elapsed = 0:0:49:48 / Thu Apr 12 17:22:42 2018
GPGPU-Sim PTX: 277200000 instructions simulated : ctaid=(1,3,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 3399500  inst.: 272910404 (ipc=80.3) sim_rate=91304 (inst/sec) elapsed = 0:0:49:49 / Thu Apr 12 17:22:43 2018
GPGPU-Sim PTX: 277300000 instructions simulated : ctaid=(8,3,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 3401000  inst.: 272993234 (ipc=80.3) sim_rate=91302 (inst/sec) elapsed = 0:0:49:50 / Thu Apr 12 17:22:44 2018
GPGPU-Sim uArch: cycles simulated: 3402000  inst.: 273062610 (ipc=80.3) sim_rate=91294 (inst/sec) elapsed = 0:0:49:51 / Thu Apr 12 17:22:45 2018
GPGPU-Sim PTX: 277400000 instructions simulated : ctaid=(8,6,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 3403000  inst.: 273128144 (ipc=80.3) sim_rate=91286 (inst/sec) elapsed = 0:0:49:52 / Thu Apr 12 17:22:46 2018
GPGPU-Sim PTX: 277500000 instructions simulated : ctaid=(1,1,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 3404000  inst.: 273191315 (ipc=80.3) sim_rate=91276 (inst/sec) elapsed = 0:0:49:53 / Thu Apr 12 17:22:47 2018
GPGPU-Sim uArch: cycles simulated: 3405000  inst.: 273245753 (ipc=80.2) sim_rate=91264 (inst/sec) elapsed = 0:0:49:54 / Thu Apr 12 17:22:48 2018
GPGPU-Sim PTX: 277600000 instructions simulated : ctaid=(1,1,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 3406500  inst.: 273331414 (ipc=80.2) sim_rate=91262 (inst/sec) elapsed = 0:0:49:55 / Thu Apr 12 17:22:49 2018
GPGPU-Sim PTX: 277700000 instructions simulated : ctaid=(8,4,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 3407500  inst.: 273388043 (ipc=80.2) sim_rate=91251 (inst/sec) elapsed = 0:0:49:56 / Thu Apr 12 17:22:50 2018
GPGPU-Sim uArch: Shader 3 finished CTA #3 (3408441,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 3408500  inst.: 273439659 (ipc=80.2) sim_rate=91237 (inst/sec) elapsed = 0:0:49:57 / Thu Apr 12 17:22:51 2018
GPGPU-Sim PTX: 277800000 instructions simulated : ctaid=(4,5,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 3410000  inst.: 273528230 (ipc=80.2) sim_rate=91236 (inst/sec) elapsed = 0:0:49:58 / Thu Apr 12 17:22:52 2018
GPGPU-Sim PTX: 277900000 instructions simulated : ctaid=(7,1,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 3411000  inst.: 273575019 (ipc=80.2) sim_rate=91222 (inst/sec) elapsed = 0:0:49:59 / Thu Apr 12 17:22:53 2018
GPGPU-Sim PTX: 278000000 instructions simulated : ctaid=(1,2,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 3412500  inst.: 273665055 (ipc=80.2) sim_rate=91221 (inst/sec) elapsed = 0:0:50:00 / Thu Apr 12 17:22:54 2018
GPGPU-Sim uArch: cycles simulated: 3413500  inst.: 273719053 (ipc=80.2) sim_rate=91209 (inst/sec) elapsed = 0:0:50:01 / Thu Apr 12 17:22:55 2018
GPGPU-Sim PTX: 278100000 instructions simulated : ctaid=(6,1,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 3414500  inst.: 273771419 (ipc=80.2) sim_rate=91196 (inst/sec) elapsed = 0:0:50:02 / Thu Apr 12 17:22:56 2018
GPGPU-Sim uArch: cycles simulated: 3415500  inst.: 273830762 (ipc=80.2) sim_rate=91185 (inst/sec) elapsed = 0:0:50:03 / Thu Apr 12 17:22:57 2018
GPGPU-Sim PTX: 278200000 instructions simulated : ctaid=(1,4,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 3417000  inst.: 273919997 (ipc=80.2) sim_rate=91185 (inst/sec) elapsed = 0:0:50:04 / Thu Apr 12 17:22:58 2018
GPGPU-Sim PTX: 278300000 instructions simulated : ctaid=(5,1,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 3418000  inst.: 273974630 (ipc=80.2) sim_rate=91172 (inst/sec) elapsed = 0:0:50:05 / Thu Apr 12 17:22:59 2018
GPGPU-Sim PTX: 278400000 instructions simulated : ctaid=(5,3,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 3419500  inst.: 274062579 (ipc=80.1) sim_rate=91171 (inst/sec) elapsed = 0:0:50:06 / Thu Apr 12 17:23:00 2018
GPGPU-Sim uArch: cycles simulated: 3420500  inst.: 274119447 (ipc=80.1) sim_rate=91160 (inst/sec) elapsed = 0:0:50:07 / Thu Apr 12 17:23:01 2018
GPGPU-Sim PTX: 278500000 instructions simulated : ctaid=(6,0,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 3421500  inst.: 274174502 (ipc=80.1) sim_rate=91148 (inst/sec) elapsed = 0:0:50:08 / Thu Apr 12 17:23:02 2018
GPGPU-Sim PTX: 278600000 instructions simulated : ctaid=(6,0,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 3423000  inst.: 274258227 (ipc=80.1) sim_rate=91145 (inst/sec) elapsed = 0:0:50:09 / Thu Apr 12 17:23:03 2018
GPGPU-Sim uArch: cycles simulated: 3424000  inst.: 274316132 (ipc=80.1) sim_rate=91134 (inst/sec) elapsed = 0:0:50:10 / Thu Apr 12 17:23:04 2018
GPGPU-Sim PTX: 278700000 instructions simulated : ctaid=(1,1,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 3425000  inst.: 274371913 (ipc=80.1) sim_rate=91123 (inst/sec) elapsed = 0:0:50:11 / Thu Apr 12 17:23:05 2018
GPGPU-Sim PTX: 278800000 instructions simulated : ctaid=(2,7,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 3426500  inst.: 274452493 (ipc=80.1) sim_rate=91119 (inst/sec) elapsed = 0:0:50:12 / Thu Apr 12 17:23:06 2018
GPGPU-Sim uArch: cycles simulated: 3428000  inst.: 274533670 (ipc=80.1) sim_rate=91116 (inst/sec) elapsed = 0:0:50:13 / Thu Apr 12 17:23:07 2018
GPGPU-Sim PTX: 278900000 instructions simulated : ctaid=(3,4,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 3429000  inst.: 274594723 (ipc=80.1) sim_rate=91106 (inst/sec) elapsed = 0:0:50:14 / Thu Apr 12 17:23:08 2018
GPGPU-Sim PTX: 279000000 instructions simulated : ctaid=(3,4,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 3430500  inst.: 274681917 (ipc=80.1) sim_rate=91105 (inst/sec) elapsed = 0:0:50:15 / Thu Apr 12 17:23:09 2018
GPGPU-Sim PTX: 279100000 instructions simulated : ctaid=(3,4,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 3431500  inst.: 274739904 (ipc=80.1) sim_rate=91094 (inst/sec) elapsed = 0:0:50:16 / Thu Apr 12 17:23:10 2018
GPGPU-Sim PTX: 279200000 instructions simulated : ctaid=(4,2,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 3433000  inst.: 274833314 (ipc=80.1) sim_rate=91094 (inst/sec) elapsed = 0:0:50:17 / Thu Apr 12 17:23:11 2018
GPGPU-Sim uArch: cycles simulated: 3434000  inst.: 274895762 (ipc=80.1) sim_rate=91085 (inst/sec) elapsed = 0:0:50:18 / Thu Apr 12 17:23:12 2018
GPGPU-Sim PTX: 279300000 instructions simulated : ctaid=(5,0,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 3435500  inst.: 274972173 (ipc=80.0) sim_rate=91080 (inst/sec) elapsed = 0:0:50:19 / Thu Apr 12 17:23:13 2018
GPGPU-Sim PTX: 279400000 instructions simulated : ctaid=(1,2,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 3436500  inst.: 275036887 (ipc=80.0) sim_rate=91071 (inst/sec) elapsed = 0:0:50:20 / Thu Apr 12 17:23:14 2018
GPGPU-Sim uArch: cycles simulated: 3437500  inst.: 275091347 (ipc=80.0) sim_rate=91059 (inst/sec) elapsed = 0:0:50:21 / Thu Apr 12 17:23:15 2018
GPGPU-Sim PTX: 279500000 instructions simulated : ctaid=(3,2,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 3439000  inst.: 275160765 (ipc=80.0) sim_rate=91052 (inst/sec) elapsed = 0:0:50:22 / Thu Apr 12 17:23:16 2018
GPGPU-Sim PTX: 279600000 instructions simulated : ctaid=(4,0,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 3440500  inst.: 275243051 (ipc=80.0) sim_rate=91049 (inst/sec) elapsed = 0:0:50:23 / Thu Apr 12 17:23:17 2018
GPGPU-Sim uArch: cycles simulated: 3441500  inst.: 275302054 (ipc=80.0) sim_rate=91039 (inst/sec) elapsed = 0:0:50:24 / Thu Apr 12 17:23:18 2018
GPGPU-Sim PTX: 279700000 instructions simulated : ctaid=(2,3,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 3442500  inst.: 275359356 (ipc=80.0) sim_rate=91027 (inst/sec) elapsed = 0:0:50:25 / Thu Apr 12 17:23:19 2018
GPGPU-Sim PTX: 279800000 instructions simulated : ctaid=(3,0,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 3444000  inst.: 275440275 (ipc=80.0) sim_rate=91024 (inst/sec) elapsed = 0:0:50:26 / Thu Apr 12 17:23:20 2018
GPGPU-Sim uArch: cycles simulated: 3445000  inst.: 275499487 (ipc=80.0) sim_rate=91014 (inst/sec) elapsed = 0:0:50:27 / Thu Apr 12 17:23:21 2018
GPGPU-Sim PTX: 279900000 instructions simulated : ctaid=(5,4,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 3446000  inst.: 275556808 (ipc=80.0) sim_rate=91002 (inst/sec) elapsed = 0:0:50:28 / Thu Apr 12 17:23:22 2018
GPGPU-Sim uArch: Shader 14 finished CTA #1 (3446010,0), 1 CTAs running
GPGPU-Sim PTX: 280000000 instructions simulated : ctaid=(7,1,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 3447500  inst.: 275642487 (ipc=80.0) sim_rate=91001 (inst/sec) elapsed = 0:0:50:29 / Thu Apr 12 17:23:23 2018
GPGPU-Sim PTX: 280100000 instructions simulated : ctaid=(5,0,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 3448500  inst.: 275711533 (ipc=80.0) sim_rate=90993 (inst/sec) elapsed = 0:0:50:30 / Thu Apr 12 17:23:24 2018
GPGPU-Sim uArch: cycles simulated: 3450000  inst.: 275794820 (ipc=79.9) sim_rate=90991 (inst/sec) elapsed = 0:0:50:31 / Thu Apr 12 17:23:25 2018
GPGPU-Sim PTX: 280200000 instructions simulated : ctaid=(6,0,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 3451000  inst.: 275856336 (ipc=79.9) sim_rate=90981 (inst/sec) elapsed = 0:0:50:32 / Thu Apr 12 17:23:26 2018
GPGPU-Sim PTX: 280300000 instructions simulated : ctaid=(5,7,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 3452500  inst.: 275927381 (ipc=79.9) sim_rate=90975 (inst/sec) elapsed = 0:0:50:33 / Thu Apr 12 17:23:27 2018
GPGPU-Sim uArch: cycles simulated: 3453500  inst.: 275974361 (ipc=79.9) sim_rate=90960 (inst/sec) elapsed = 0:0:50:34 / Thu Apr 12 17:23:28 2018
GPGPU-Sim PTX: 280400000 instructions simulated : ctaid=(8,1,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 3455000  inst.: 276065372 (ipc=79.9) sim_rate=90960 (inst/sec) elapsed = 0:0:50:35 / Thu Apr 12 17:23:29 2018
GPGPU-Sim PTX: 280500000 instructions simulated : ctaid=(0,3,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 3456000  inst.: 276119997 (ipc=79.9) sim_rate=90948 (inst/sec) elapsed = 0:0:50:36 / Thu Apr 12 17:23:30 2018
GPGPU-Sim uArch: cycles simulated: 3457000  inst.: 276177011 (ipc=79.9) sim_rate=90937 (inst/sec) elapsed = 0:0:50:37 / Thu Apr 12 17:23:31 2018
GPGPU-Sim PTX: 280600000 instructions simulated : ctaid=(1,6,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 3458000  inst.: 276235384 (ipc=79.9) sim_rate=90926 (inst/sec) elapsed = 0:0:50:38 / Thu Apr 12 17:23:32 2018
GPGPU-Sim PTX: 280700000 instructions simulated : ctaid=(2,2,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 3459500  inst.: 276325338 (ipc=79.9) sim_rate=90926 (inst/sec) elapsed = 0:0:50:39 / Thu Apr 12 17:23:33 2018
GPGPU-Sim uArch: cycles simulated: 3460500  inst.: 276376196 (ipc=79.9) sim_rate=90913 (inst/sec) elapsed = 0:0:50:40 / Thu Apr 12 17:23:34 2018
GPGPU-Sim PTX: 280800000 instructions simulated : ctaid=(6,6,0) tid=(4,4,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (3461526,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 3462000  inst.: 276459903 (ipc=79.9) sim_rate=90910 (inst/sec) elapsed = 0:0:50:41 / Thu Apr 12 17:23:35 2018
GPGPU-Sim PTX: 280900000 instructions simulated : ctaid=(5,7,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 3463000  inst.: 276517115 (ipc=79.8) sim_rate=90899 (inst/sec) elapsed = 0:0:50:42 / Thu Apr 12 17:23:36 2018
GPGPU-Sim uArch: cycles simulated: 3464000  inst.: 276575342 (ipc=79.8) sim_rate=90889 (inst/sec) elapsed = 0:0:50:43 / Thu Apr 12 17:23:37 2018
GPGPU-Sim PTX: 281000000 instructions simulated : ctaid=(8,1,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 3465500  inst.: 276664565 (ipc=79.8) sim_rate=90888 (inst/sec) elapsed = 0:0:50:44 / Thu Apr 12 17:23:38 2018
GPGPU-Sim PTX: 281100000 instructions simulated : ctaid=(7,6,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 3466500  inst.: 276720592 (ipc=79.8) sim_rate=90877 (inst/sec) elapsed = 0:0:50:45 / Thu Apr 12 17:23:39 2018
GPGPU-Sim PTX: 281200000 instructions simulated : ctaid=(6,6,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 3468000  inst.: 276794672 (ipc=79.8) sim_rate=90871 (inst/sec) elapsed = 0:0:50:46 / Thu Apr 12 17:23:40 2018
GPGPU-Sim uArch: cycles simulated: 3469000  inst.: 276854829 (ipc=79.8) sim_rate=90861 (inst/sec) elapsed = 0:0:50:47 / Thu Apr 12 17:23:41 2018
GPGPU-Sim uArch: Shader 12 finished CTA #2 (3469313,0), 3 CTAs running
GPGPU-Sim PTX: 281300000 instructions simulated : ctaid=(2,6,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 3470000  inst.: 276911008 (ipc=79.8) sim_rate=90850 (inst/sec) elapsed = 0:0:50:48 / Thu Apr 12 17:23:42 2018
GPGPU-Sim PTX: 281400000 instructions simulated : ctaid=(7,0,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 3471500  inst.: 276996161 (ipc=79.8) sim_rate=90848 (inst/sec) elapsed = 0:0:50:49 / Thu Apr 12 17:23:43 2018
GPGPU-Sim uArch: cycles simulated: 3472500  inst.: 277053074 (ipc=79.8) sim_rate=90837 (inst/sec) elapsed = 0:0:50:50 / Thu Apr 12 17:23:44 2018
GPGPU-Sim PTX: 281500000 instructions simulated : ctaid=(7,0,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 3473500  inst.: 277117392 (ipc=79.8) sim_rate=90828 (inst/sec) elapsed = 0:0:50:51 / Thu Apr 12 17:23:45 2018
GPGPU-Sim PTX: 281600000 instructions simulated : ctaid=(1,7,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 3475000  inst.: 277195522 (ipc=79.8) sim_rate=90824 (inst/sec) elapsed = 0:0:50:52 / Thu Apr 12 17:23:46 2018
GPGPU-Sim uArch: cycles simulated: 3476000  inst.: 277240676 (ipc=79.8) sim_rate=90809 (inst/sec) elapsed = 0:0:50:53 / Thu Apr 12 17:23:47 2018
GPGPU-Sim PTX: 281700000 instructions simulated : ctaid=(0,3,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 3477000  inst.: 277291616 (ipc=79.8) sim_rate=90796 (inst/sec) elapsed = 0:0:50:54 / Thu Apr 12 17:23:48 2018
GPGPU-Sim PTX: 281800000 instructions simulated : ctaid=(3,5,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 3478500  inst.: 277377258 (ipc=79.7) sim_rate=90794 (inst/sec) elapsed = 0:0:50:55 / Thu Apr 12 17:23:49 2018
GPGPU-Sim uArch: cycles simulated: 3479500  inst.: 277432186 (ipc=79.7) sim_rate=90782 (inst/sec) elapsed = 0:0:50:56 / Thu Apr 12 17:23:50 2018
GPGPU-Sim PTX: 281900000 instructions simulated : ctaid=(3,6,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 3480500  inst.: 277490039 (ipc=79.7) sim_rate=90772 (inst/sec) elapsed = 0:0:50:57 / Thu Apr 12 17:23:51 2018
GPGPU-Sim PTX: 282000000 instructions simulated : ctaid=(3,5,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 3482000  inst.: 277574349 (ipc=79.7) sim_rate=90769 (inst/sec) elapsed = 0:0:50:58 / Thu Apr 12 17:23:52 2018
GPGPU-Sim uArch: cycles simulated: 3483500  inst.: 277648386 (ipc=79.7) sim_rate=90764 (inst/sec) elapsed = 0:0:50:59 / Thu Apr 12 17:23:53 2018
GPGPU-Sim PTX: 282100000 instructions simulated : ctaid=(2,0,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 3484500  inst.: 277698198 (ipc=79.7) sim_rate=90751 (inst/sec) elapsed = 0:0:51:00 / Thu Apr 12 17:23:54 2018
GPGPU-Sim uArch: cycles simulated: 3485500  inst.: 277750871 (ipc=79.7) sim_rate=90738 (inst/sec) elapsed = 0:0:51:01 / Thu Apr 12 17:23:55 2018
GPGPU-Sim PTX: 282200000 instructions simulated : ctaid=(5,6,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 3487000  inst.: 277834761 (ipc=79.7) sim_rate=90736 (inst/sec) elapsed = 0:0:51:02 / Thu Apr 12 17:23:56 2018
GPGPU-Sim PTX: 282300000 instructions simulated : ctaid=(6,0,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 3488000  inst.: 277892216 (ipc=79.7) sim_rate=90725 (inst/sec) elapsed = 0:0:51:03 / Thu Apr 12 17:23:57 2018
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3488248,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 3489000  inst.: 277944539 (ipc=79.7) sim_rate=90712 (inst/sec) elapsed = 0:0:51:04 / Thu Apr 12 17:23:58 2018
GPGPU-Sim PTX: 282400000 instructions simulated : ctaid=(3,5,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 3490500  inst.: 278020046 (ipc=79.7) sim_rate=90708 (inst/sec) elapsed = 0:0:51:05 / Thu Apr 12 17:23:59 2018
GPGPU-Sim PTX: 282500000 instructions simulated : ctaid=(7,5,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 3492000  inst.: 278102942 (ipc=79.6) sim_rate=90705 (inst/sec) elapsed = 0:0:51:06 / Thu Apr 12 17:24:00 2018
GPGPU-Sim uArch: Shader 3 finished CTA #1 (3492539,0), 3 CTAs running
GPGPU-Sim PTX: 282600000 instructions simulated : ctaid=(3,5,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 3493000  inst.: 278156564 (ipc=79.6) sim_rate=90693 (inst/sec) elapsed = 0:0:51:07 / Thu Apr 12 17:24:01 2018
GPGPU-Sim uArch: cycles simulated: 3494000  inst.: 278209634 (ipc=79.6) sim_rate=90681 (inst/sec) elapsed = 0:0:51:08 / Thu Apr 12 17:24:02 2018
GPGPU-Sim PTX: 282700000 instructions simulated : ctaid=(4,0,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 3495000  inst.: 278266868 (ipc=79.6) sim_rate=90670 (inst/sec) elapsed = 0:0:51:09 / Thu Apr 12 17:24:03 2018
GPGPU-Sim uArch: cycles simulated: 3496000  inst.: 278319001 (ipc=79.6) sim_rate=90657 (inst/sec) elapsed = 0:0:51:10 / Thu Apr 12 17:24:04 2018
GPGPU-Sim PTX: 282800000 instructions simulated : ctaid=(1,4,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 3497500  inst.: 278399069 (ipc=79.6) sim_rate=90654 (inst/sec) elapsed = 0:0:51:11 / Thu Apr 12 17:24:05 2018
GPGPU-Sim PTX: 282900000 instructions simulated : ctaid=(5,1,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 3498500  inst.: 278453099 (ipc=79.6) sim_rate=90642 (inst/sec) elapsed = 0:0:51:12 / Thu Apr 12 17:24:06 2018
GPGPU-Sim uArch: cycles simulated: 3500000  inst.: 278524469 (ipc=79.6) sim_rate=90636 (inst/sec) elapsed = 0:0:51:13 / Thu Apr 12 17:24:07 2018
GPGPU-Sim PTX: 283000000 instructions simulated : ctaid=(3,4,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 3501000  inst.: 278576463 (ipc=79.6) sim_rate=90623 (inst/sec) elapsed = 0:0:51:14 / Thu Apr 12 17:24:08 2018
GPGPU-Sim uArch: cycles simulated: 3502000  inst.: 278632645 (ipc=79.6) sim_rate=90612 (inst/sec) elapsed = 0:0:51:15 / Thu Apr 12 17:24:09 2018
GPGPU-Sim PTX: 283100000 instructions simulated : ctaid=(8,3,0) tid=(1,4,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (3502386,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 3503000  inst.: 278686341 (ipc=79.6) sim_rate=90600 (inst/sec) elapsed = 0:0:51:16 / Thu Apr 12 17:24:10 2018
GPGPU-Sim PTX: 283200000 instructions simulated : ctaid=(4,2,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 3504500  inst.: 278764948 (ipc=79.5) sim_rate=90596 (inst/sec) elapsed = 0:0:51:17 / Thu Apr 12 17:24:11 2018
GPGPU-Sim uArch: cycles simulated: 3505500  inst.: 278809468 (ipc=79.5) sim_rate=90581 (inst/sec) elapsed = 0:0:51:18 / Thu Apr 12 17:24:12 2018
GPGPU-Sim PTX: 283300000 instructions simulated : ctaid=(2,4,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 3507000  inst.: 278893975 (ipc=79.5) sim_rate=90579 (inst/sec) elapsed = 0:0:51:19 / Thu Apr 12 17:24:13 2018
GPGPU-Sim PTX: 283400000 instructions simulated : ctaid=(1,7,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 3508000  inst.: 278950232 (ipc=79.5) sim_rate=90568 (inst/sec) elapsed = 0:0:51:20 / Thu Apr 12 17:24:14 2018
GPGPU-Sim uArch: cycles simulated: 3509000  inst.: 278988214 (ipc=79.5) sim_rate=90551 (inst/sec) elapsed = 0:0:51:21 / Thu Apr 12 17:24:15 2018
GPGPU-Sim PTX: 283500000 instructions simulated : ctaid=(8,6,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 3510500  inst.: 279063587 (ipc=79.5) sim_rate=90546 (inst/sec) elapsed = 0:0:51:22 / Thu Apr 12 17:24:16 2018
GPGPU-Sim uArch: cycles simulated: 3511500  inst.: 279111855 (ipc=79.5) sim_rate=90532 (inst/sec) elapsed = 0:0:51:23 / Thu Apr 12 17:24:17 2018
GPGPU-Sim PTX: 283600000 instructions simulated : ctaid=(8,4,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 3513000  inst.: 279183868 (ipc=79.5) sim_rate=90526 (inst/sec) elapsed = 0:0:51:24 / Thu Apr 12 17:24:18 2018
GPGPU-Sim PTX: 283700000 instructions simulated : ctaid=(2,6,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 3514000  inst.: 279236890 (ipc=79.5) sim_rate=90514 (inst/sec) elapsed = 0:0:51:25 / Thu Apr 12 17:24:19 2018
GPGPU-Sim uArch: cycles simulated: 3515500  inst.: 279318080 (ipc=79.5) sim_rate=90511 (inst/sec) elapsed = 0:0:51:26 / Thu Apr 12 17:24:20 2018
GPGPU-Sim PTX: 283800000 instructions simulated : ctaid=(5,7,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 3516500  inst.: 279371912 (ipc=79.4) sim_rate=90499 (inst/sec) elapsed = 0:0:51:27 / Thu Apr 12 17:24:21 2018
GPGPU-Sim uArch: Shader 2 finished CTA #3 (3516503,0), 3 CTAs running
GPGPU-Sim PTX: 283900000 instructions simulated : ctaid=(2,4,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 3517500  inst.: 279420960 (ipc=79.4) sim_rate=90486 (inst/sec) elapsed = 0:0:51:28 / Thu Apr 12 17:24:22 2018
GPGPU-Sim uArch: cycles simulated: 3518500  inst.: 279473417 (ipc=79.4) sim_rate=90473 (inst/sec) elapsed = 0:0:51:29 / Thu Apr 12 17:24:23 2018
GPGPU-Sim PTX: 284000000 instructions simulated : ctaid=(6,4,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 3519500  inst.: 279518680 (ipc=79.4) sim_rate=90459 (inst/sec) elapsed = 0:0:51:30 / Thu Apr 12 17:24:24 2018
GPGPU-Sim uArch: cycles simulated: 3521000  inst.: 279597733 (ipc=79.4) sim_rate=90455 (inst/sec) elapsed = 0:0:51:31 / Thu Apr 12 17:24:25 2018
GPGPU-Sim PTX: 284100000 instructions simulated : ctaid=(6,1,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 3522000  inst.: 279648430 (ipc=79.4) sim_rate=90442 (inst/sec) elapsed = 0:0:51:32 / Thu Apr 12 17:24:26 2018
GPGPU-Sim PTX: 284200000 instructions simulated : ctaid=(4,3,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 3523500  inst.: 279736588 (ipc=79.4) sim_rate=90441 (inst/sec) elapsed = 0:0:51:33 / Thu Apr 12 17:24:27 2018
GPGPU-Sim uArch: cycles simulated: 3524500  inst.: 279787038 (ipc=79.4) sim_rate=90428 (inst/sec) elapsed = 0:0:51:34 / Thu Apr 12 17:24:28 2018
GPGPU-Sim PTX: 284300000 instructions simulated : ctaid=(2,4,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 3525500  inst.: 279840676 (ipc=79.4) sim_rate=90417 (inst/sec) elapsed = 0:0:51:35 / Thu Apr 12 17:24:29 2018
GPGPU-Sim PTX: 284400000 instructions simulated : ctaid=(6,1,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 3527000  inst.: 279917082 (ipc=79.4) sim_rate=90412 (inst/sec) elapsed = 0:0:51:36 / Thu Apr 12 17:24:30 2018
GPGPU-Sim uArch: cycles simulated: 3528500  inst.: 279996066 (ipc=79.4) sim_rate=90408 (inst/sec) elapsed = 0:0:51:37 / Thu Apr 12 17:24:31 2018
GPGPU-Sim PTX: 284500000 instructions simulated : ctaid=(8,6,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 3529500  inst.: 280041908 (ipc=79.3) sim_rate=90394 (inst/sec) elapsed = 0:0:51:38 / Thu Apr 12 17:24:32 2018
GPGPU-Sim PTX: 284600000 instructions simulated : ctaid=(7,1,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 3531000  inst.: 280119863 (ipc=79.3) sim_rate=90390 (inst/sec) elapsed = 0:0:51:39 / Thu Apr 12 17:24:33 2018
GPGPU-Sim PTX: 284700000 instructions simulated : ctaid=(5,1,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 3532500  inst.: 280201711 (ipc=79.3) sim_rate=90387 (inst/sec) elapsed = 0:0:51:40 / Thu Apr 12 17:24:34 2018
GPGPU-Sim uArch: cycles simulated: 3533500  inst.: 280256129 (ipc=79.3) sim_rate=90376 (inst/sec) elapsed = 0:0:51:41 / Thu Apr 12 17:24:35 2018
GPGPU-Sim PTX: 284800000 instructions simulated : ctaid=(8,4,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 3535000  inst.: 280329057 (ipc=79.3) sim_rate=90370 (inst/sec) elapsed = 0:0:51:42 / Thu Apr 12 17:24:36 2018
GPGPU-Sim PTX: 284900000 instructions simulated : ctaid=(6,0,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 3536500  inst.: 280411684 (ipc=79.3) sim_rate=90367 (inst/sec) elapsed = 0:0:51:43 / Thu Apr 12 17:24:37 2018
GPGPU-Sim uArch: Shader 13 finished CTA #3 (3537259,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 3537500  inst.: 280460097 (ipc=79.3) sim_rate=90354 (inst/sec) elapsed = 0:0:51:44 / Thu Apr 12 17:24:38 2018
GPGPU-Sim PTX: 285000000 instructions simulated : ctaid=(1,2,0) tid=(3,6,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (3538622,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 3539000  inst.: 280535829 (ipc=79.3) sim_rate=90349 (inst/sec) elapsed = 0:0:51:45 / Thu Apr 12 17:24:39 2018
GPGPU-Sim uArch: cycles simulated: 3540000  inst.: 280590541 (ipc=79.3) sim_rate=90338 (inst/sec) elapsed = 0:0:51:46 / Thu Apr 12 17:24:40 2018
GPGPU-Sim PTX: 285100000 instructions simulated : ctaid=(0,2,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 3541000  inst.: 280642427 (ipc=79.3) sim_rate=90325 (inst/sec) elapsed = 0:0:51:47 / Thu Apr 12 17:24:41 2018
GPGPU-Sim PTX: 285200000 instructions simulated : ctaid=(1,6,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 3542500  inst.: 280715748 (ipc=79.2) sim_rate=90320 (inst/sec) elapsed = 0:0:51:48 / Thu Apr 12 17:24:42 2018
GPGPU-Sim uArch: Shader 6 finished CTA #4 (3542527,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 3543500  inst.: 280773104 (ipc=79.2) sim_rate=90309 (inst/sec) elapsed = 0:0:51:49 / Thu Apr 12 17:24:43 2018
GPGPU-Sim PTX: 285300000 instructions simulated : ctaid=(2,0,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 3544500  inst.: 280825427 (ipc=79.2) sim_rate=90297 (inst/sec) elapsed = 0:0:51:50 / Thu Apr 12 17:24:44 2018
GPGPU-Sim PTX: 285400000 instructions simulated : ctaid=(4,4,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 3546000  inst.: 280902619 (ipc=79.2) sim_rate=90293 (inst/sec) elapsed = 0:0:51:51 / Thu Apr 12 17:24:45 2018
GPGPU-Sim uArch: cycles simulated: 3547000  inst.: 280956131 (ipc=79.2) sim_rate=90281 (inst/sec) elapsed = 0:0:51:52 / Thu Apr 12 17:24:46 2018
GPGPU-Sim PTX: 285500000 instructions simulated : ctaid=(3,2,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 3548500  inst.: 281042958 (ipc=79.2) sim_rate=90280 (inst/sec) elapsed = 0:0:51:53 / Thu Apr 12 17:24:47 2018
GPGPU-Sim PTX: 285600000 instructions simulated : ctaid=(5,1,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 3549500  inst.: 281094445 (ipc=79.2) sim_rate=90267 (inst/sec) elapsed = 0:0:51:54 / Thu Apr 12 17:24:48 2018
GPGPU-Sim uArch: cycles simulated: 3551000  inst.: 281173665 (ipc=79.2) sim_rate=90264 (inst/sec) elapsed = 0:0:51:55 / Thu Apr 12 17:24:49 2018
GPGPU-Sim PTX: 285700000 instructions simulated : ctaid=(2,0,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 3552500  inst.: 281248894 (ipc=79.2) sim_rate=90259 (inst/sec) elapsed = 0:0:51:56 / Thu Apr 12 17:24:50 2018
GPGPU-Sim PTX: 285800000 instructions simulated : ctaid=(3,4,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 3553500  inst.: 281304702 (ipc=79.2) sim_rate=90248 (inst/sec) elapsed = 0:0:51:57 / Thu Apr 12 17:24:51 2018
GPGPU-Sim PTX: 285900000 instructions simulated : ctaid=(6,2,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 3555000  inst.: 281381214 (ipc=79.2) sim_rate=90244 (inst/sec) elapsed = 0:0:51:58 / Thu Apr 12 17:24:52 2018
GPGPU-Sim uArch: cycles simulated: 3556000  inst.: 281437495 (ipc=79.1) sim_rate=90233 (inst/sec) elapsed = 0:0:51:59 / Thu Apr 12 17:24:53 2018
GPGPU-Sim PTX: 286000000 instructions simulated : ctaid=(5,0,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 3557500  inst.: 281518824 (ipc=79.1) sim_rate=90230 (inst/sec) elapsed = 0:0:52:00 / Thu Apr 12 17:24:54 2018
GPGPU-Sim PTX: 286100000 instructions simulated : ctaid=(5,6,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 3558500  inst.: 281569341 (ipc=79.1) sim_rate=90217 (inst/sec) elapsed = 0:0:52:01 / Thu Apr 12 17:24:55 2018
GPGPU-Sim uArch: cycles simulated: 3560000  inst.: 281651478 (ipc=79.1) sim_rate=90215 (inst/sec) elapsed = 0:0:52:02 / Thu Apr 12 17:24:56 2018
GPGPU-Sim PTX: 286200000 instructions simulated : ctaid=(5,0,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 3561000  inst.: 281712471 (ipc=79.1) sim_rate=90205 (inst/sec) elapsed = 0:0:52:03 / Thu Apr 12 17:24:57 2018
GPGPU-Sim PTX: 286300000 instructions simulated : ctaid=(7,5,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 3562500  inst.: 281779665 (ipc=79.1) sim_rate=90198 (inst/sec) elapsed = 0:0:52:04 / Thu Apr 12 17:24:58 2018
GPGPU-Sim uArch: cycles simulated: 3563500  inst.: 281825536 (ipc=79.1) sim_rate=90184 (inst/sec) elapsed = 0:0:52:05 / Thu Apr 12 17:24:59 2018
GPGPU-Sim PTX: 286400000 instructions simulated : ctaid=(4,3,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 3565000  inst.: 281899979 (ipc=79.1) sim_rate=90179 (inst/sec) elapsed = 0:0:52:06 / Thu Apr 12 17:25:00 2018
GPGPU-Sim uArch: cycles simulated: 3566000  inst.: 281944751 (ipc=79.1) sim_rate=90164 (inst/sec) elapsed = 0:0:52:07 / Thu Apr 12 17:25:01 2018
GPGPU-Sim PTX: 286500000 instructions simulated : ctaid=(7,3,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 3567000  inst.: 282000094 (ipc=79.1) sim_rate=90153 (inst/sec) elapsed = 0:0:52:08 / Thu Apr 12 17:25:02 2018
GPGPU-Sim uArch: cycles simulated: 3568000  inst.: 282046016 (ipc=79.0) sim_rate=90139 (inst/sec) elapsed = 0:0:52:09 / Thu Apr 12 17:25:03 2018
GPGPU-Sim PTX: 286600000 instructions simulated : ctaid=(2,3,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 3569500  inst.: 282121202 (ipc=79.0) sim_rate=90134 (inst/sec) elapsed = 0:0:52:10 / Thu Apr 12 17:25:04 2018
GPGPU-Sim PTX: 286700000 instructions simulated : ctaid=(2,3,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 3570500  inst.: 282172624 (ipc=79.0) sim_rate=90122 (inst/sec) elapsed = 0:0:52:11 / Thu Apr 12 17:25:05 2018
GPGPU-Sim uArch: cycles simulated: 3571500  inst.: 282226094 (ipc=79.0) sim_rate=90110 (inst/sec) elapsed = 0:0:52:12 / Thu Apr 12 17:25:06 2018
GPGPU-Sim PTX: 286800000 instructions simulated : ctaid=(5,0,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 3572500  inst.: 282284061 (ipc=79.0) sim_rate=90100 (inst/sec) elapsed = 0:0:52:13 / Thu Apr 12 17:25:07 2018
GPGPU-Sim PTX: 286900000 instructions simulated : ctaid=(6,3,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 3574000  inst.: 282359596 (ipc=79.0) sim_rate=90095 (inst/sec) elapsed = 0:0:52:14 / Thu Apr 12 17:25:08 2018
GPGPU-Sim uArch: cycles simulated: 3575500  inst.: 282443658 (ipc=79.0) sim_rate=90093 (inst/sec) elapsed = 0:0:52:15 / Thu Apr 12 17:25:09 2018
GPGPU-Sim PTX: 287000000 instructions simulated : ctaid=(6,0,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 3576500  inst.: 282488289 (ipc=79.0) sim_rate=90079 (inst/sec) elapsed = 0:0:52:16 / Thu Apr 12 17:25:10 2018
GPGPU-Sim PTX: 287100000 instructions simulated : ctaid=(3,1,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 3578000  inst.: 282564336 (ipc=79.0) sim_rate=90074 (inst/sec) elapsed = 0:0:52:17 / Thu Apr 12 17:25:11 2018
GPGPU-Sim uArch: cycles simulated: 3579000  inst.: 282615497 (ipc=79.0) sim_rate=90062 (inst/sec) elapsed = 0:0:52:18 / Thu Apr 12 17:25:12 2018
GPGPU-Sim uArch: Shader 2 finished CTA #1 (3579061,0), 2 CTAs running
GPGPU-Sim PTX: 287200000 instructions simulated : ctaid=(1,6,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 3580000  inst.: 282669186 (ipc=79.0) sim_rate=90050 (inst/sec) elapsed = 0:0:52:19 / Thu Apr 12 17:25:13 2018
GPGPU-Sim uArch: cycles simulated: 3581000  inst.: 282724919 (ipc=79.0) sim_rate=90039 (inst/sec) elapsed = 0:0:52:20 / Thu Apr 12 17:25:14 2018
GPGPU-Sim PTX: 287300000 instructions simulated : ctaid=(0,2,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 3582500  inst.: 282803831 (ipc=78.9) sim_rate=90036 (inst/sec) elapsed = 0:0:52:21 / Thu Apr 12 17:25:15 2018
GPGPU-Sim PTX: 287400000 instructions simulated : ctaid=(0,3,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 3583500  inst.: 282855726 (ipc=78.9) sim_rate=90024 (inst/sec) elapsed = 0:0:52:22 / Thu Apr 12 17:25:16 2018
GPGPU-Sim uArch: cycles simulated: 3585000  inst.: 282934584 (ipc=78.9) sim_rate=90020 (inst/sec) elapsed = 0:0:52:23 / Thu Apr 12 17:25:17 2018
GPGPU-Sim PTX: 287500000 instructions simulated : ctaid=(2,6,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 3586000  inst.: 282988560 (ipc=78.9) sim_rate=90009 (inst/sec) elapsed = 0:0:52:24 / Thu Apr 12 17:25:18 2018
GPGPU-Sim uArch: Shader 0 finished CTA #3 (3586852,0), 3 CTAs running
GPGPU-Sim PTX: 287600000 instructions simulated : ctaid=(4,5,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 3587500  inst.: 283061468 (ipc=78.9) sim_rate=90003 (inst/sec) elapsed = 0:0:52:25 / Thu Apr 12 17:25:19 2018
GPGPU-Sim uArch: cycles simulated: 3588500  inst.: 283114634 (ipc=78.9) sim_rate=89991 (inst/sec) elapsed = 0:0:52:26 / Thu Apr 12 17:25:20 2018
GPGPU-Sim PTX: 287700000 instructions simulated : ctaid=(4,5,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 3589500  inst.: 283157641 (ipc=78.9) sim_rate=89977 (inst/sec) elapsed = 0:0:52:27 / Thu Apr 12 17:25:21 2018
GPGPU-Sim uArch: cycles simulated: 3590500  inst.: 283204724 (ipc=78.9) sim_rate=89963 (inst/sec) elapsed = 0:0:52:28 / Thu Apr 12 17:25:22 2018
GPGPU-Sim PTX: 287800000 instructions simulated : ctaid=(6,0,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 3592000  inst.: 283281609 (ipc=78.9) sim_rate=89959 (inst/sec) elapsed = 0:0:52:29 / Thu Apr 12 17:25:23 2018
GPGPU-Sim PTX: 287900000 instructions simulated : ctaid=(6,5,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 3593000  inst.: 283329549 (ipc=78.9) sim_rate=89945 (inst/sec) elapsed = 0:0:52:30 / Thu Apr 12 17:25:24 2018
GPGPU-Sim uArch: cycles simulated: 3594500  inst.: 283408335 (ipc=78.8) sim_rate=89942 (inst/sec) elapsed = 0:0:52:31 / Thu Apr 12 17:25:25 2018
GPGPU-Sim PTX: 288000000 instructions simulated : ctaid=(1,7,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 3595500  inst.: 283460935 (ipc=78.8) sim_rate=89930 (inst/sec) elapsed = 0:0:52:32 / Thu Apr 12 17:25:26 2018
GPGPU-Sim PTX: 288100000 instructions simulated : ctaid=(4,4,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 3597000  inst.: 283538190 (ipc=78.8) sim_rate=89926 (inst/sec) elapsed = 0:0:52:33 / Thu Apr 12 17:25:27 2018
GPGPU-Sim uArch: cycles simulated: 3598000  inst.: 283590932 (ipc=78.8) sim_rate=89914 (inst/sec) elapsed = 0:0:52:34 / Thu Apr 12 17:25:28 2018
GPGPU-Sim PTX: 288200000 instructions simulated : ctaid=(7,4,0) tid=(4,1,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (3599394,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 3599500  inst.: 283666081 (ipc=78.8) sim_rate=89910 (inst/sec) elapsed = 0:0:52:35 / Thu Apr 12 17:25:29 2018
GPGPU-Sim PTX: 288300000 instructions simulated : ctaid=(7,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 3601000  inst.: 283734641 (ipc=78.8) sim_rate=89903 (inst/sec) elapsed = 0:0:52:36 / Thu Apr 12 17:25:30 2018
GPGPU-Sim uArch: cycles simulated: 3602000  inst.: 283786942 (ipc=78.8) sim_rate=89891 (inst/sec) elapsed = 0:0:52:37 / Thu Apr 12 17:25:31 2018
GPGPU-Sim PTX: 288400000 instructions simulated : ctaid=(1,2,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 3603000  inst.: 283840677 (ipc=78.8) sim_rate=89879 (inst/sec) elapsed = 0:0:52:38 / Thu Apr 12 17:25:32 2018
GPGPU-Sim uArch: cycles simulated: 3604000  inst.: 283887517 (ipc=78.8) sim_rate=89866 (inst/sec) elapsed = 0:0:52:39 / Thu Apr 12 17:25:33 2018
GPGPU-Sim PTX: 288500000 instructions simulated : ctaid=(3,1,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 3605500  inst.: 283958376 (ipc=78.8) sim_rate=89860 (inst/sec) elapsed = 0:0:52:40 / Thu Apr 12 17:25:34 2018
GPGPU-Sim PTX: 288600000 instructions simulated : ctaid=(2,3,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 3607000  inst.: 284034900 (ipc=78.7) sim_rate=89856 (inst/sec) elapsed = 0:0:52:41 / Thu Apr 12 17:25:35 2018
GPGPU-Sim uArch: cycles simulated: 3608000  inst.: 284086285 (ipc=78.7) sim_rate=89843 (inst/sec) elapsed = 0:0:52:42 / Thu Apr 12 17:25:36 2018
GPGPU-Sim PTX: 288700000 instructions simulated : ctaid=(0,3,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 3609500  inst.: 284158793 (ipc=78.7) sim_rate=89838 (inst/sec) elapsed = 0:0:52:43 / Thu Apr 12 17:25:37 2018
GPGPU-Sim uArch: cycles simulated: 3610500  inst.: 284206816 (ipc=78.7) sim_rate=89825 (inst/sec) elapsed = 0:0:52:44 / Thu Apr 12 17:25:38 2018
GPGPU-Sim PTX: 288800000 instructions simulated : ctaid=(1,1,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 3612000  inst.: 284284699 (ipc=78.7) sim_rate=89821 (inst/sec) elapsed = 0:0:52:45 / Thu Apr 12 17:25:39 2018
GPGPU-Sim PTX: 288900000 instructions simulated : ctaid=(2,4,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 3613000  inst.: 284328629 (ipc=78.7) sim_rate=89806 (inst/sec) elapsed = 0:0:52:46 / Thu Apr 12 17:25:40 2018
GPGPU-Sim uArch: cycles simulated: 3614500  inst.: 284399018 (ipc=78.7) sim_rate=89800 (inst/sec) elapsed = 0:0:52:47 / Thu Apr 12 17:25:41 2018
GPGPU-Sim PTX: 289000000 instructions simulated : ctaid=(3,3,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 3615500  inst.: 284451113 (ipc=78.7) sim_rate=89788 (inst/sec) elapsed = 0:0:52:48 / Thu Apr 12 17:25:42 2018
GPGPU-Sim PTX: 289100000 instructions simulated : ctaid=(5,3,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 3617000  inst.: 284526012 (ipc=78.7) sim_rate=89784 (inst/sec) elapsed = 0:0:52:49 / Thu Apr 12 17:25:43 2018
GPGPU-Sim uArch: cycles simulated: 3618500  inst.: 284599325 (ipc=78.7) sim_rate=89778 (inst/sec) elapsed = 0:0:52:50 / Thu Apr 12 17:25:44 2018
GPGPU-Sim PTX: 289200000 instructions simulated : ctaid=(7,7,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 3619500  inst.: 284652626 (ipc=78.6) sim_rate=89767 (inst/sec) elapsed = 0:0:52:51 / Thu Apr 12 17:25:45 2018
GPGPU-Sim PTX: 289300000 instructions simulated : ctaid=(0,2,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 3621000  inst.: 284728062 (ipc=78.6) sim_rate=89762 (inst/sec) elapsed = 0:0:52:52 / Thu Apr 12 17:25:46 2018
GPGPU-Sim uArch: Shader 13 finished CTA #1 (3621677,0), 2 CTAs running
GPGPU-Sim PTX: 289400000 instructions simulated : ctaid=(6,2,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 3622500  inst.: 284808281 (ipc=78.6) sim_rate=89759 (inst/sec) elapsed = 0:0:52:53 / Thu Apr 12 17:25:47 2018
GPGPU-Sim uArch: cycles simulated: 3623500  inst.: 284861146 (ipc=78.6) sim_rate=89748 (inst/sec) elapsed = 0:0:52:54 / Thu Apr 12 17:25:48 2018
GPGPU-Sim PTX: 289500000 instructions simulated : ctaid=(0,2,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 3625000  inst.: 284933946 (ipc=78.6) sim_rate=89742 (inst/sec) elapsed = 0:0:52:55 / Thu Apr 12 17:25:49 2018
GPGPU-Sim uArch: cycles simulated: 3626000  inst.: 284980701 (ipc=78.6) sim_rate=89729 (inst/sec) elapsed = 0:0:52:56 / Thu Apr 12 17:25:50 2018
GPGPU-Sim PTX: 289600000 instructions simulated : ctaid=(6,5,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 3627500  inst.: 285054398 (ipc=78.6) sim_rate=89724 (inst/sec) elapsed = 0:0:52:57 / Thu Apr 12 17:25:51 2018
GPGPU-Sim PTX: 289700000 instructions simulated : ctaid=(6,3,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 3628500  inst.: 285093770 (ipc=78.6) sim_rate=89708 (inst/sec) elapsed = 0:0:52:58 / Thu Apr 12 17:25:52 2018
GPGPU-Sim uArch: cycles simulated: 3629500  inst.: 285151146 (ipc=78.6) sim_rate=89698 (inst/sec) elapsed = 0:0:52:59 / Thu Apr 12 17:25:53 2018
GPGPU-Sim PTX: 289800000 instructions simulated : ctaid=(1,2,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 3631000  inst.: 285225890 (ipc=78.6) sim_rate=89693 (inst/sec) elapsed = 0:0:53:00 / Thu Apr 12 17:25:54 2018
GPGPU-Sim uArch: cycles simulated: 3632000  inst.: 285267438 (ipc=78.5) sim_rate=89678 (inst/sec) elapsed = 0:0:53:01 / Thu Apr 12 17:25:55 2018
GPGPU-Sim PTX: 289900000 instructions simulated : ctaid=(0,2,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 3633500  inst.: 285333500 (ipc=78.5) sim_rate=89671 (inst/sec) elapsed = 0:0:53:02 / Thu Apr 12 17:25:56 2018
GPGPU-Sim uArch: cycles simulated: 3634500  inst.: 285379056 (ipc=78.5) sim_rate=89657 (inst/sec) elapsed = 0:0:53:03 / Thu Apr 12 17:25:57 2018
GPGPU-Sim PTX: 290000000 instructions simulated : ctaid=(5,0,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 3635500  inst.: 285429243 (ipc=78.5) sim_rate=89644 (inst/sec) elapsed = 0:0:53:04 / Thu Apr 12 17:25:58 2018
GPGPU-Sim PTX: 290100000 instructions simulated : ctaid=(3,4,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 3637000  inst.: 285493772 (ipc=78.5) sim_rate=89636 (inst/sec) elapsed = 0:0:53:05 / Thu Apr 12 17:25:59 2018
GPGPU-Sim uArch: cycles simulated: 3638500  inst.: 285565505 (ipc=78.5) sim_rate=89631 (inst/sec) elapsed = 0:0:53:06 / Thu Apr 12 17:26:00 2018
GPGPU-Sim PTX: 290200000 instructions simulated : ctaid=(5,3,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 3639500  inst.: 285614821 (ipc=78.5) sim_rate=89618 (inst/sec) elapsed = 0:0:53:07 / Thu Apr 12 17:26:01 2018
GPGPU-Sim PTX: 290300000 instructions simulated : ctaid=(8,4,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 3641000  inst.: 285680515 (ipc=78.5) sim_rate=89611 (inst/sec) elapsed = 0:0:53:08 / Thu Apr 12 17:26:02 2018
GPGPU-Sim uArch: cycles simulated: 3642000  inst.: 285734585 (ipc=78.5) sim_rate=89600 (inst/sec) elapsed = 0:0:53:09 / Thu Apr 12 17:26:03 2018
GPGPU-Sim PTX: 290400000 instructions simulated : ctaid=(2,0,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 3643500  inst.: 285808993 (ipc=78.4) sim_rate=89595 (inst/sec) elapsed = 0:0:53:10 / Thu Apr 12 17:26:04 2018
GPGPU-Sim uArch: cycles simulated: 3644500  inst.: 285860219 (ipc=78.4) sim_rate=89583 (inst/sec) elapsed = 0:0:53:11 / Thu Apr 12 17:26:05 2018
GPGPU-Sim PTX: 290500000 instructions simulated : ctaid=(1,1,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 3645500  inst.: 285900510 (ipc=78.4) sim_rate=89567 (inst/sec) elapsed = 0:0:53:12 / Thu Apr 12 17:26:06 2018
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3645957,0), 4 CTAs running
GPGPU-Sim PTX: 290600000 instructions simulated : ctaid=(1,2,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 3647000  inst.: 285972779 (ipc=78.4) sim_rate=89562 (inst/sec) elapsed = 0:0:53:13 / Thu Apr 12 17:26:07 2018
GPGPU-Sim uArch: cycles simulated: 3648500  inst.: 286048475 (ipc=78.4) sim_rate=89558 (inst/sec) elapsed = 0:0:53:14 / Thu Apr 12 17:26:08 2018
GPGPU-Sim PTX: 290700000 instructions simulated : ctaid=(4,4,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 3649500  inst.: 286092264 (ipc=78.4) sim_rate=89543 (inst/sec) elapsed = 0:0:53:15 / Thu Apr 12 17:26:09 2018
GPGPU-Sim uArch: cycles simulated: 3651000  inst.: 286156216 (ipc=78.4) sim_rate=89535 (inst/sec) elapsed = 0:0:53:16 / Thu Apr 12 17:26:10 2018
GPGPU-Sim PTX: 290800000 instructions simulated : ctaid=(6,2,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 3652500  inst.: 286225401 (ipc=78.4) sim_rate=89529 (inst/sec) elapsed = 0:0:53:17 / Thu Apr 12 17:26:11 2018
GPGPU-Sim uArch: Shader 11 finished CTA #3 (3653140,0), 3 CTAs running
GPGPU-Sim PTX: 290900000 instructions simulated : ctaid=(4,4,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 3653500  inst.: 286268460 (ipc=78.4) sim_rate=89514 (inst/sec) elapsed = 0:0:53:18 / Thu Apr 12 17:26:12 2018
GPGPU-Sim uArch: cycles simulated: 3655000  inst.: 286340533 (ipc=78.3) sim_rate=89509 (inst/sec) elapsed = 0:0:53:19 / Thu Apr 12 17:26:13 2018
GPGPU-Sim PTX: 291000000 instructions simulated : ctaid=(5,1,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 3656000  inst.: 286384986 (ipc=78.3) sim_rate=89495 (inst/sec) elapsed = 0:0:53:20 / Thu Apr 12 17:26:14 2018
GPGPU-Sim uArch: cycles simulated: 3657500  inst.: 286453283 (ipc=78.3) sim_rate=89488 (inst/sec) elapsed = 0:0:53:21 / Thu Apr 12 17:26:15 2018
GPGPU-Sim PTX: 291100000 instructions simulated : ctaid=(7,4,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 3659000  inst.: 286529074 (ipc=78.3) sim_rate=89484 (inst/sec) elapsed = 0:0:53:22 / Thu Apr 12 17:26:16 2018
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3659458,0), 2 CTAs running
GPGPU-Sim PTX: 291200000 instructions simulated : ctaid=(6,3,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 3660500  inst.: 286590151 (ipc=78.3) sim_rate=89475 (inst/sec) elapsed = 0:0:53:23 / Thu Apr 12 17:26:17 2018
GPGPU-Sim uArch: cycles simulated: 3661500  inst.: 286635221 (ipc=78.3) sim_rate=89461 (inst/sec) elapsed = 0:0:53:24 / Thu Apr 12 17:26:18 2018
GPGPU-Sim PTX: 291300000 instructions simulated : ctaid=(2,6,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 3663000  inst.: 286710762 (ipc=78.3) sim_rate=89457 (inst/sec) elapsed = 0:0:53:25 / Thu Apr 12 17:26:19 2018
GPGPU-Sim PTX: 291400000 instructions simulated : ctaid=(2,0,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 3664500  inst.: 286770513 (ipc=78.3) sim_rate=89448 (inst/sec) elapsed = 0:0:53:26 / Thu Apr 12 17:26:20 2018
GPGPU-Sim uArch: cycles simulated: 3666000  inst.: 286837220 (ipc=78.2) sim_rate=89440 (inst/sec) elapsed = 0:0:53:27 / Thu Apr 12 17:26:21 2018
GPGPU-Sim PTX: 291500000 instructions simulated : ctaid=(2,4,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 3667500  inst.: 286908722 (ipc=78.2) sim_rate=89435 (inst/sec) elapsed = 0:0:53:28 / Thu Apr 12 17:26:22 2018
GPGPU-Sim PTX: 291600000 instructions simulated : ctaid=(8,4,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 3668500  inst.: 286956954 (ipc=78.2) sim_rate=89422 (inst/sec) elapsed = 0:0:53:29 / Thu Apr 12 17:26:23 2018
GPGPU-Sim uArch: cycles simulated: 3670000  inst.: 287024369 (ipc=78.2) sim_rate=89415 (inst/sec) elapsed = 0:0:53:30 / Thu Apr 12 17:26:24 2018
GPGPU-Sim PTX: 291700000 instructions simulated : ctaid=(5,2,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 3671500  inst.: 287090747 (ipc=78.2) sim_rate=89408 (inst/sec) elapsed = 0:0:53:31 / Thu Apr 12 17:26:25 2018
GPGPU-Sim uArch: cycles simulated: 3672500  inst.: 287135461 (ipc=78.2) sim_rate=89394 (inst/sec) elapsed = 0:0:53:32 / Thu Apr 12 17:26:26 2018
GPGPU-Sim PTX: 291800000 instructions simulated : ctaid=(6,3,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 3674000  inst.: 287210504 (ipc=78.2) sim_rate=89390 (inst/sec) elapsed = 0:0:53:33 / Thu Apr 12 17:26:27 2018
GPGPU-Sim PTX: 291900000 instructions simulated : ctaid=(5,0,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 3675500  inst.: 287282765 (ipc=78.2) sim_rate=89384 (inst/sec) elapsed = 0:0:53:34 / Thu Apr 12 17:26:28 2018
GPGPU-Sim uArch: cycles simulated: 3676500  inst.: 287329096 (ipc=78.2) sim_rate=89371 (inst/sec) elapsed = 0:0:53:35 / Thu Apr 12 17:26:29 2018
GPGPU-Sim PTX: 292000000 instructions simulated : ctaid=(3,0,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 3678000  inst.: 287404992 (ipc=78.1) sim_rate=89367 (inst/sec) elapsed = 0:0:53:36 / Thu Apr 12 17:26:30 2018
GPGPU-Sim PTX: 292100000 instructions simulated : ctaid=(3,1,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 3679500  inst.: 287470332 (ipc=78.1) sim_rate=89359 (inst/sec) elapsed = 0:0:53:37 / Thu Apr 12 17:26:31 2018
GPGPU-Sim uArch: cycles simulated: 3680500  inst.: 287508811 (ipc=78.1) sim_rate=89343 (inst/sec) elapsed = 0:0:53:38 / Thu Apr 12 17:26:32 2018
GPGPU-Sim PTX: 292200000 instructions simulated : ctaid=(6,2,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 3682000  inst.: 287583542 (ipc=78.1) sim_rate=89339 (inst/sec) elapsed = 0:0:53:39 / Thu Apr 12 17:26:33 2018
GPGPU-Sim PTX: 292300000 instructions simulated : ctaid=(3,4,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 3683500  inst.: 287654975 (ipc=78.1) sim_rate=89333 (inst/sec) elapsed = 0:0:53:40 / Thu Apr 12 17:26:34 2018
GPGPU-Sim uArch: cycles simulated: 3685000  inst.: 287729265 (ipc=78.1) sim_rate=89329 (inst/sec) elapsed = 0:0:53:41 / Thu Apr 12 17:26:35 2018
GPGPU-Sim PTX: 292400000 instructions simulated : ctaid=(6,3,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 3686500  inst.: 287793820 (ipc=78.1) sim_rate=89321 (inst/sec) elapsed = 0:0:53:42 / Thu Apr 12 17:26:36 2018
GPGPU-Sim PTX: 292500000 instructions simulated : ctaid=(4,4,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 3688000  inst.: 287869518 (ipc=78.1) sim_rate=89317 (inst/sec) elapsed = 0:0:53:43 / Thu Apr 12 17:26:37 2018
GPGPU-Sim uArch: cycles simulated: 3689000  inst.: 287908691 (ipc=78.0) sim_rate=89301 (inst/sec) elapsed = 0:0:53:44 / Thu Apr 12 17:26:38 2018
GPGPU-Sim PTX: 292600000 instructions simulated : ctaid=(6,4,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 3690500  inst.: 287984017 (ipc=78.0) sim_rate=89297 (inst/sec) elapsed = 0:0:53:45 / Thu Apr 12 17:26:39 2018
GPGPU-Sim PTX: 292700000 instructions simulated : ctaid=(1,1,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 3692000  inst.: 288055247 (ipc=78.0) sim_rate=89291 (inst/sec) elapsed = 0:0:53:46 / Thu Apr 12 17:26:40 2018
GPGPU-Sim uArch: cycles simulated: 3693000  inst.: 288099036 (ipc=78.0) sim_rate=89277 (inst/sec) elapsed = 0:0:53:47 / Thu Apr 12 17:26:41 2018
GPGPU-Sim PTX: 292800000 instructions simulated : ctaid=(2,4,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 3694500  inst.: 288165601 (ipc=78.0) sim_rate=89270 (inst/sec) elapsed = 0:0:53:48 / Thu Apr 12 17:26:42 2018
GPGPU-Sim PTX: 292900000 instructions simulated : ctaid=(2,4,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 3696000  inst.: 288233500 (ipc=78.0) sim_rate=89264 (inst/sec) elapsed = 0:0:53:49 / Thu Apr 12 17:26:43 2018
GPGPU-Sim uArch: cycles simulated: 3697000  inst.: 288281040 (ipc=78.0) sim_rate=89251 (inst/sec) elapsed = 0:0:53:50 / Thu Apr 12 17:26:44 2018
GPGPU-Sim PTX: 293000000 instructions simulated : ctaid=(8,6,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 3698500  inst.: 288350696 (ipc=78.0) sim_rate=89245 (inst/sec) elapsed = 0:0:53:51 / Thu Apr 12 17:26:45 2018
GPGPU-Sim PTX: 293100000 instructions simulated : ctaid=(6,6,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 3700000  inst.: 288421354 (ipc=78.0) sim_rate=89239 (inst/sec) elapsed = 0:0:53:52 / Thu Apr 12 17:26:46 2018
GPGPU-Sim uArch: cycles simulated: 3701500  inst.: 288482645 (ipc=77.9) sim_rate=89230 (inst/sec) elapsed = 0:0:53:53 / Thu Apr 12 17:26:47 2018
GPGPU-Sim PTX: 293200000 instructions simulated : ctaid=(2,2,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 3702500  inst.: 288525907 (ipc=77.9) sim_rate=89216 (inst/sec) elapsed = 0:0:53:54 / Thu Apr 12 17:26:48 2018
GPGPU-Sim uArch: cycles simulated: 3704000  inst.: 288588388 (ipc=77.9) sim_rate=89208 (inst/sec) elapsed = 0:0:53:55 / Thu Apr 12 17:26:49 2018
GPGPU-Sim PTX: 293300000 instructions simulated : ctaid=(4,4,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 3705500  inst.: 288663788 (ipc=77.9) sim_rate=89203 (inst/sec) elapsed = 0:0:53:56 / Thu Apr 12 17:26:50 2018
GPGPU-Sim PTX: 293400000 instructions simulated : ctaid=(4,3,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 3707000  inst.: 288730421 (ipc=77.9) sim_rate=89196 (inst/sec) elapsed = 0:0:53:57 / Thu Apr 12 17:26:51 2018
GPGPU-Sim uArch: cycles simulated: 3708500  inst.: 288797148 (ipc=77.9) sim_rate=89189 (inst/sec) elapsed = 0:0:53:58 / Thu Apr 12 17:26:52 2018
GPGPU-Sim PTX: 293500000 instructions simulated : ctaid=(6,5,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 3710000  inst.: 288862209 (ipc=77.9) sim_rate=89182 (inst/sec) elapsed = 0:0:53:59 / Thu Apr 12 17:26:53 2018
GPGPU-Sim PTX: 293600000 instructions simulated : ctaid=(6,2,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 3711000  inst.: 288906583 (ipc=77.9) sim_rate=89168 (inst/sec) elapsed = 0:0:54:00 / Thu Apr 12 17:26:54 2018
GPGPU-Sim uArch: cycles simulated: 3712500  inst.: 288979656 (ipc=77.8) sim_rate=89163 (inst/sec) elapsed = 0:0:54:01 / Thu Apr 12 17:26:55 2018
GPGPU-Sim PTX: 293700000 instructions simulated : ctaid=(2,6,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 3714000  inst.: 289051412 (ipc=77.8) sim_rate=89158 (inst/sec) elapsed = 0:0:54:02 / Thu Apr 12 17:26:56 2018
GPGPU-Sim uArch: cycles simulated: 3715000  inst.: 289096369 (ipc=77.8) sim_rate=89144 (inst/sec) elapsed = 0:0:54:03 / Thu Apr 12 17:26:57 2018
GPGPU-Sim PTX: 293800000 instructions simulated : ctaid=(1,2,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 3716500  inst.: 289160361 (ipc=77.8) sim_rate=89136 (inst/sec) elapsed = 0:0:54:04 / Thu Apr 12 17:26:58 2018
GPGPU-Sim PTX: 293900000 instructions simulated : ctaid=(8,4,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 3718000  inst.: 289224240 (ipc=77.8) sim_rate=89129 (inst/sec) elapsed = 0:0:54:05 / Thu Apr 12 17:26:59 2018
GPGPU-Sim uArch: cycles simulated: 3719500  inst.: 289288771 (ipc=77.8) sim_rate=89121 (inst/sec) elapsed = 0:0:54:06 / Thu Apr 12 17:27:00 2018
GPGPU-Sim PTX: 294000000 instructions simulated : ctaid=(3,4,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 3720500  inst.: 289330349 (ipc=77.8) sim_rate=89106 (inst/sec) elapsed = 0:0:54:07 / Thu Apr 12 17:27:01 2018
GPGPU-Sim PTX: 294100000 instructions simulated : ctaid=(6,3,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 3722000  inst.: 289396565 (ipc=77.8) sim_rate=89099 (inst/sec) elapsed = 0:0:54:08 / Thu Apr 12 17:27:02 2018
GPGPU-Sim uArch: cycles simulated: 3723500  inst.: 289467856 (ipc=77.7) sim_rate=89094 (inst/sec) elapsed = 0:0:54:09 / Thu Apr 12 17:27:03 2018
GPGPU-Sim PTX: 294200000 instructions simulated : ctaid=(3,2,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 3724500  inst.: 289501584 (ipc=77.7) sim_rate=89077 (inst/sec) elapsed = 0:0:54:10 / Thu Apr 12 17:27:04 2018
GPGPU-Sim uArch: cycles simulated: 3726000  inst.: 289574461 (ipc=77.7) sim_rate=89072 (inst/sec) elapsed = 0:0:54:11 / Thu Apr 12 17:27:05 2018
GPGPU-Sim PTX: 294300000 instructions simulated : ctaid=(5,0,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 3727000  inst.: 289619961 (ipc=77.7) sim_rate=89059 (inst/sec) elapsed = 0:0:54:12 / Thu Apr 12 17:27:06 2018
GPGPU-Sim uArch: Shader 12 finished CTA #3 (3728028,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 3728500  inst.: 289682444 (ipc=77.7) sim_rate=89050 (inst/sec) elapsed = 0:0:54:13 / Thu Apr 12 17:27:07 2018
GPGPU-Sim PTX: 294400000 instructions simulated : ctaid=(2,2,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 3730000  inst.: 289741591 (ipc=77.7) sim_rate=89041 (inst/sec) elapsed = 0:0:54:14 / Thu Apr 12 17:27:08 2018
GPGPU-Sim uArch: cycles simulated: 3731000  inst.: 289783374 (ipc=77.7) sim_rate=89027 (inst/sec) elapsed = 0:0:54:15 / Thu Apr 12 17:27:09 2018
GPGPU-Sim PTX: 294500000 instructions simulated : ctaid=(7,5,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 3732500  inst.: 289839323 (ipc=77.7) sim_rate=89016 (inst/sec) elapsed = 0:0:54:16 / Thu Apr 12 17:27:10 2018
GPGPU-Sim uArch: cycles simulated: 3733500  inst.: 289874658 (ipc=77.6) sim_rate=89000 (inst/sec) elapsed = 0:0:54:17 / Thu Apr 12 17:27:11 2018
GPGPU-Sim PTX: 294600000 instructions simulated : ctaid=(5,1,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 3735000  inst.: 289937422 (ipc=77.6) sim_rate=88992 (inst/sec) elapsed = 0:0:54:18 / Thu Apr 12 17:27:12 2018
GPGPU-Sim PTX: 294700000 instructions simulated : ctaid=(3,0,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 3736500  inst.: 289998219 (ipc=77.6) sim_rate=88983 (inst/sec) elapsed = 0:0:54:19 / Thu Apr 12 17:27:13 2018
GPGPU-Sim uArch: cycles simulated: 3738000  inst.: 290064705 (ipc=77.6) sim_rate=88976 (inst/sec) elapsed = 0:0:54:20 / Thu Apr 12 17:27:14 2018
GPGPU-Sim PTX: 294800000 instructions simulated : ctaid=(0,2,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 3739500  inst.: 290114694 (ipc=77.6) sim_rate=88964 (inst/sec) elapsed = 0:0:54:21 / Thu Apr 12 17:27:15 2018
GPGPU-Sim PTX: 294900000 instructions simulated : ctaid=(6,3,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 3741000  inst.: 290176484 (ipc=77.6) sim_rate=88956 (inst/sec) elapsed = 0:0:54:22 / Thu Apr 12 17:27:16 2018
GPGPU-Sim uArch: cycles simulated: 3742500  inst.: 290240291 (ipc=77.6) sim_rate=88948 (inst/sec) elapsed = 0:0:54:23 / Thu Apr 12 17:27:17 2018
GPGPU-Sim PTX: 295000000 instructions simulated : ctaid=(6,1,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 3744000  inst.: 290307453 (ipc=77.5) sim_rate=88942 (inst/sec) elapsed = 0:0:54:24 / Thu Apr 12 17:27:18 2018
GPGPU-Sim uArch: cycles simulated: 3745000  inst.: 290348188 (ipc=77.5) sim_rate=88927 (inst/sec) elapsed = 0:0:54:25 / Thu Apr 12 17:27:19 2018
GPGPU-Sim PTX: 295100000 instructions simulated : ctaid=(6,1,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 3746500  inst.: 290408295 (ipc=77.5) sim_rate=88918 (inst/sec) elapsed = 0:0:54:26 / Thu Apr 12 17:27:20 2018
GPGPU-Sim PTX: 295200000 instructions simulated : ctaid=(3,3,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 3748000  inst.: 290474243 (ipc=77.5) sim_rate=88911 (inst/sec) elapsed = 0:0:54:27 / Thu Apr 12 17:27:21 2018
GPGPU-Sim uArch: Shader 9 finished CTA #2 (3748645,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 3749500  inst.: 290537301 (ipc=77.5) sim_rate=88903 (inst/sec) elapsed = 0:0:54:28 / Thu Apr 12 17:27:22 2018
GPGPU-Sim PTX: 295300000 instructions simulated : ctaid=(2,2,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 3751000  inst.: 290595245 (ipc=77.5) sim_rate=88894 (inst/sec) elapsed = 0:0:54:29 / Thu Apr 12 17:27:23 2018
GPGPU-Sim uArch: cycles simulated: 3752500  inst.: 290652804 (ipc=77.5) sim_rate=88884 (inst/sec) elapsed = 0:0:54:30 / Thu Apr 12 17:27:24 2018
GPGPU-Sim PTX: 295400000 instructions simulated : ctaid=(4,4,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 3754000  inst.: 290710778 (ipc=77.4) sim_rate=88875 (inst/sec) elapsed = 0:0:54:31 / Thu Apr 12 17:27:25 2018
GPGPU-Sim PTX: 295500000 instructions simulated : ctaid=(7,4,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 3755500  inst.: 290776007 (ipc=77.4) sim_rate=88867 (inst/sec) elapsed = 0:0:54:32 / Thu Apr 12 17:27:26 2018
GPGPU-Sim uArch: cycles simulated: 3757000  inst.: 290836989 (ipc=77.4) sim_rate=88859 (inst/sec) elapsed = 0:0:54:33 / Thu Apr 12 17:27:27 2018
GPGPU-Sim PTX: 295600000 instructions simulated : ctaid=(4,5,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 3759000  inst.: 290925429 (ipc=77.4) sim_rate=88859 (inst/sec) elapsed = 0:0:54:34 / Thu Apr 12 17:27:28 2018
GPGPU-Sim PTX: 295700000 instructions simulated : ctaid=(7,5,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 3760500  inst.: 290988992 (ipc=77.4) sim_rate=88851 (inst/sec) elapsed = 0:0:54:35 / Thu Apr 12 17:27:29 2018
GPGPU-Sim uArch: cycles simulated: 3762000  inst.: 291044062 (ipc=77.4) sim_rate=88841 (inst/sec) elapsed = 0:0:54:36 / Thu Apr 12 17:27:30 2018
GPGPU-Sim PTX: 295800000 instructions simulated : ctaid=(6,3,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 3763500  inst.: 291108660 (ipc=77.4) sim_rate=88833 (inst/sec) elapsed = 0:0:54:37 / Thu Apr 12 17:27:31 2018
GPGPU-Sim PTX: 295900000 instructions simulated : ctaid=(5,3,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 3765000  inst.: 291173393 (ipc=77.3) sim_rate=88826 (inst/sec) elapsed = 0:0:54:38 / Thu Apr 12 17:27:32 2018
GPGPU-Sim uArch: cycles simulated: 3766500  inst.: 291225508 (ipc=77.3) sim_rate=88815 (inst/sec) elapsed = 0:0:54:39 / Thu Apr 12 17:27:33 2018
GPGPU-Sim PTX: 296000000 instructions simulated : ctaid=(3,2,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 3768000  inst.: 291292458 (ipc=77.3) sim_rate=88808 (inst/sec) elapsed = 0:0:54:40 / Thu Apr 12 17:27:34 2018
GPGPU-Sim PTX: 296100000 instructions simulated : ctaid=(6,2,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 3769500  inst.: 291350592 (ipc=77.3) sim_rate=88799 (inst/sec) elapsed = 0:0:54:41 / Thu Apr 12 17:27:35 2018
GPGPU-Sim uArch: cycles simulated: 3771000  inst.: 291415545 (ipc=77.3) sim_rate=88792 (inst/sec) elapsed = 0:0:54:42 / Thu Apr 12 17:27:36 2018
GPGPU-Sim PTX: 296200000 instructions simulated : ctaid=(1,2,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 3772000  inst.: 291457820 (ipc=77.3) sim_rate=88777 (inst/sec) elapsed = 0:0:54:43 / Thu Apr 12 17:27:37 2018
GPGPU-Sim PTX: 296300000 instructions simulated : ctaid=(6,6,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 3774000  inst.: 291545962 (ipc=77.3) sim_rate=88777 (inst/sec) elapsed = 0:0:54:44 / Thu Apr 12 17:27:38 2018
GPGPU-Sim uArch: cycles simulated: 3775000  inst.: 291585824 (ipc=77.2) sim_rate=88762 (inst/sec) elapsed = 0:0:54:45 / Thu Apr 12 17:27:39 2018
GPGPU-Sim PTX: 296400000 instructions simulated : ctaid=(3,3,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 3776500  inst.: 291646309 (ipc=77.2) sim_rate=88754 (inst/sec) elapsed = 0:0:54:46 / Thu Apr 12 17:27:40 2018
GPGPU-Sim uArch: cycles simulated: 3778000  inst.: 291718790 (ipc=77.2) sim_rate=88749 (inst/sec) elapsed = 0:0:54:47 / Thu Apr 12 17:27:41 2018
GPGPU-Sim PTX: 296500000 instructions simulated : ctaid=(6,5,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 3779000  inst.: 291767189 (ipc=77.2) sim_rate=88736 (inst/sec) elapsed = 0:0:54:48 / Thu Apr 12 17:27:42 2018
GPGPU-Sim uArch: Shader 5 finished CTA #4 (3779080,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (3779620,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 3780500  inst.: 291820170 (ipc=77.2) sim_rate=88726 (inst/sec) elapsed = 0:0:54:49 / Thu Apr 12 17:27:43 2018
GPGPU-Sim PTX: 296600000 instructions simulated : ctaid=(3,2,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 3782000  inst.: 291885122 (ipc=77.2) sim_rate=88718 (inst/sec) elapsed = 0:0:54:50 / Thu Apr 12 17:27:44 2018
GPGPU-Sim PTX: 296700000 instructions simulated : ctaid=(0,2,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 3783500  inst.: 291954131 (ipc=77.2) sim_rate=88712 (inst/sec) elapsed = 0:0:54:51 / Thu Apr 12 17:27:45 2018
GPGPU-Sim uArch: cycles simulated: 3785000  inst.: 292012580 (ipc=77.1) sim_rate=88703 (inst/sec) elapsed = 0:0:54:52 / Thu Apr 12 17:27:46 2018
GPGPU-Sim PTX: 296800000 instructions simulated : ctaid=(7,7,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 3786500  inst.: 292065328 (ipc=77.1) sim_rate=88692 (inst/sec) elapsed = 0:0:54:53 / Thu Apr 12 17:27:47 2018
GPGPU-Sim PTX: 296900000 instructions simulated : ctaid=(2,3,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 3788000  inst.: 292135875 (ipc=77.1) sim_rate=88687 (inst/sec) elapsed = 0:0:54:54 / Thu Apr 12 17:27:48 2018
GPGPU-Sim uArch: cycles simulated: 3789500  inst.: 292207912 (ipc=77.1) sim_rate=88682 (inst/sec) elapsed = 0:0:54:55 / Thu Apr 12 17:27:49 2018
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3789553,0), 1 CTAs running
GPGPU-Sim PTX: 297000000 instructions simulated : ctaid=(1,2,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 3790500  inst.: 292246316 (ipc=77.1) sim_rate=88666 (inst/sec) elapsed = 0:0:54:56 / Thu Apr 12 17:27:50 2018
GPGPU-Sim uArch: cycles simulated: 3792000  inst.: 292304200 (ipc=77.1) sim_rate=88657 (inst/sec) elapsed = 0:0:54:57 / Thu Apr 12 17:27:51 2018
GPGPU-Sim PTX: 297100000 instructions simulated : ctaid=(8,4,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 3793500  inst.: 292367434 (ipc=77.1) sim_rate=88649 (inst/sec) elapsed = 0:0:54:58 / Thu Apr 12 17:27:52 2018
GPGPU-Sim PTX: 297200000 instructions simulated : ctaid=(5,0,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 3795000  inst.: 292425218 (ipc=77.1) sim_rate=88640 (inst/sec) elapsed = 0:0:54:59 / Thu Apr 12 17:27:53 2018
GPGPU-Sim uArch: cycles simulated: 3796500  inst.: 292483073 (ipc=77.0) sim_rate=88631 (inst/sec) elapsed = 0:0:55:00 / Thu Apr 12 17:27:54 2018
GPGPU-Sim PTX: 297300000 instructions simulated : ctaid=(0,2,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 3798000  inst.: 292545504 (ipc=77.0) sim_rate=88623 (inst/sec) elapsed = 0:0:55:01 / Thu Apr 12 17:27:55 2018
GPGPU-Sim uArch: cycles simulated: 3799500  inst.: 292600415 (ipc=77.0) sim_rate=88613 (inst/sec) elapsed = 0:0:55:02 / Thu Apr 12 17:27:56 2018
GPGPU-Sim PTX: 297400000 instructions simulated : ctaid=(5,2,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 3800500  inst.: 292647215 (ipc=77.0) sim_rate=88600 (inst/sec) elapsed = 0:0:55:03 / Thu Apr 12 17:27:57 2018
GPGPU-Sim uArch: cycles simulated: 3802000  inst.: 292705039 (ipc=77.0) sim_rate=88591 (inst/sec) elapsed = 0:0:55:04 / Thu Apr 12 17:27:58 2018
GPGPU-Sim PTX: 297500000 instructions simulated : ctaid=(6,1,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 3803500  inst.: 292760653 (ipc=77.0) sim_rate=88581 (inst/sec) elapsed = 0:0:55:05 / Thu Apr 12 17:27:59 2018
GPGPU-Sim PTX: 297600000 instructions simulated : ctaid=(3,2,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 3805000  inst.: 292822149 (ipc=77.0) sim_rate=88572 (inst/sec) elapsed = 0:0:55:06 / Thu Apr 12 17:28:00 2018
GPGPU-Sim uArch: cycles simulated: 3806500  inst.: 292881642 (ipc=76.9) sim_rate=88564 (inst/sec) elapsed = 0:0:55:07 / Thu Apr 12 17:28:01 2018
GPGPU-Sim PTX: 297700000 instructions simulated : ctaid=(1,2,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 3808000  inst.: 292933430 (ipc=76.9) sim_rate=88553 (inst/sec) elapsed = 0:0:55:08 / Thu Apr 12 17:28:02 2018
GPGPU-Sim uArch: cycles simulated: 3809500  inst.: 293000675 (ipc=76.9) sim_rate=88546 (inst/sec) elapsed = 0:0:55:09 / Thu Apr 12 17:28:03 2018
GPGPU-Sim PTX: 297800000 instructions simulated : ctaid=(1,2,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 3811000  inst.: 293053527 (ipc=76.9) sim_rate=88535 (inst/sec) elapsed = 0:0:55:10 / Thu Apr 12 17:28:04 2018
GPGPU-Sim PTX: 297900000 instructions simulated : ctaid=(7,4,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 3813000  inst.: 293132408 (ipc=76.9) sim_rate=88532 (inst/sec) elapsed = 0:0:55:11 / Thu Apr 12 17:28:05 2018
GPGPU-Sim uArch: cycles simulated: 3814000  inst.: 293175270 (ipc=76.9) sim_rate=88519 (inst/sec) elapsed = 0:0:55:12 / Thu Apr 12 17:28:06 2018
GPGPU-Sim PTX: 298000000 instructions simulated : ctaid=(4,3,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 3815500  inst.: 293242296 (ipc=76.9) sim_rate=88512 (inst/sec) elapsed = 0:0:55:13 / Thu Apr 12 17:28:07 2018
GPGPU-Sim uArch: cycles simulated: 3817000  inst.: 293298309 (ipc=76.8) sim_rate=88502 (inst/sec) elapsed = 0:0:55:14 / Thu Apr 12 17:28:08 2018
GPGPU-Sim PTX: 298100000 instructions simulated : ctaid=(4,3,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 3818500  inst.: 293351003 (ipc=76.8) sim_rate=88492 (inst/sec) elapsed = 0:0:55:15 / Thu Apr 12 17:28:09 2018
GPGPU-Sim PTX: 298200000 instructions simulated : ctaid=(6,5,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 3820000  inst.: 293411720 (ipc=76.8) sim_rate=88483 (inst/sec) elapsed = 0:0:55:16 / Thu Apr 12 17:28:10 2018
GPGPU-Sim uArch: cycles simulated: 3821000  inst.: 293457085 (ipc=76.8) sim_rate=88470 (inst/sec) elapsed = 0:0:55:17 / Thu Apr 12 17:28:11 2018
GPGPU-Sim PTX: 298300000 instructions simulated : ctaid=(8,4,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 3822500  inst.: 293515544 (ipc=76.8) sim_rate=88461 (inst/sec) elapsed = 0:0:55:18 / Thu Apr 12 17:28:12 2018
GPGPU-Sim uArch: cycles simulated: 3824000  inst.: 293571418 (ipc=76.8) sim_rate=88451 (inst/sec) elapsed = 0:0:55:19 / Thu Apr 12 17:28:13 2018
GPGPU-Sim PTX: 298400000 instructions simulated : ctaid=(3,2,0) tid=(2,7,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (3825114,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 3825500  inst.: 293631390 (ipc=76.8) sim_rate=88443 (inst/sec) elapsed = 0:0:55:20 / Thu Apr 12 17:28:14 2018
GPGPU-Sim uArch: cycles simulated: 3827000  inst.: 293688817 (ipc=76.7) sim_rate=88433 (inst/sec) elapsed = 0:0:55:21 / Thu Apr 12 17:28:15 2018
GPGPU-Sim PTX: 298500000 instructions simulated : ctaid=(0,2,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 3828500  inst.: 293751590 (ipc=76.7) sim_rate=88426 (inst/sec) elapsed = 0:0:55:22 / Thu Apr 12 17:28:16 2018
GPGPU-Sim PTX: 298600000 instructions simulated : ctaid=(6,5,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 3830000  inst.: 293809995 (ipc=76.7) sim_rate=88417 (inst/sec) elapsed = 0:0:55:23 / Thu Apr 12 17:28:17 2018
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3831406,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 3831500  inst.: 293866857 (ipc=76.7) sim_rate=88407 (inst/sec) elapsed = 0:0:55:24 / Thu Apr 12 17:28:18 2018
GPGPU-Sim PTX: 298700000 instructions simulated : ctaid=(1,2,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 3833000  inst.: 293916775 (ipc=76.7) sim_rate=88396 (inst/sec) elapsed = 0:0:55:25 / Thu Apr 12 17:28:19 2018
GPGPU-Sim uArch: cycles simulated: 3834000  inst.: 293953876 (ipc=76.7) sim_rate=88380 (inst/sec) elapsed = 0:0:55:26 / Thu Apr 12 17:28:20 2018
GPGPU-Sim PTX: 298800000 instructions simulated : ctaid=(6,0,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 3835500  inst.: 294021942 (ipc=76.7) sim_rate=88374 (inst/sec) elapsed = 0:0:55:27 / Thu Apr 12 17:28:21 2018
GPGPU-Sim PTX: 298900000 instructions simulated : ctaid=(0,2,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 3837000  inst.: 294090179 (ipc=76.6) sim_rate=88368 (inst/sec) elapsed = 0:0:55:28 / Thu Apr 12 17:28:22 2018
GPGPU-Sim uArch: cycles simulated: 3838500  inst.: 294153405 (ipc=76.6) sim_rate=88360 (inst/sec) elapsed = 0:0:55:29 / Thu Apr 12 17:28:23 2018
GPGPU-Sim PTX: 299000000 instructions simulated : ctaid=(7,6,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 3840000  inst.: 294200957 (ipc=76.6) sim_rate=88348 (inst/sec) elapsed = 0:0:55:30 / Thu Apr 12 17:28:24 2018
GPGPU-Sim uArch: cycles simulated: 3841500  inst.: 294257751 (ipc=76.6) sim_rate=88339 (inst/sec) elapsed = 0:0:55:31 / Thu Apr 12 17:28:25 2018
GPGPU-Sim PTX: 299100000 instructions simulated : ctaid=(2,3,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 3843000  inst.: 294329041 (ipc=76.6) sim_rate=88334 (inst/sec) elapsed = 0:0:55:32 / Thu Apr 12 17:28:26 2018
GPGPU-Sim PTX: 299200000 instructions simulated : ctaid=(7,5,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 3844500  inst.: 294391604 (ipc=76.6) sim_rate=88326 (inst/sec) elapsed = 0:0:55:33 / Thu Apr 12 17:28:27 2018
GPGPU-Sim uArch: cycles simulated: 3846000  inst.: 294451028 (ipc=76.6) sim_rate=88317 (inst/sec) elapsed = 0:0:55:34 / Thu Apr 12 17:28:28 2018
GPGPU-Sim uArch: Shader 11 finished CTA #2 (3846271,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3846378,0), 1 CTAs running
GPGPU-Sim PTX: 299300000 instructions simulated : ctaid=(6,5,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 3847000  inst.: 294489927 (ipc=76.6) sim_rate=88302 (inst/sec) elapsed = 0:0:55:35 / Thu Apr 12 17:28:29 2018
GPGPU-Sim uArch: cycles simulated: 3848500  inst.: 294550098 (ipc=76.5) sim_rate=88294 (inst/sec) elapsed = 0:0:55:36 / Thu Apr 12 17:28:30 2018
GPGPU-Sim PTX: 299400000 instructions simulated : ctaid=(7,4,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 3850500  inst.: 294623830 (ipc=76.5) sim_rate=88290 (inst/sec) elapsed = 0:0:55:37 / Thu Apr 12 17:28:31 2018
GPGPU-Sim PTX: 299500000 instructions simulated : ctaid=(1,2,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 3852000  inst.: 294678931 (ipc=76.5) sim_rate=88280 (inst/sec) elapsed = 0:0:55:38 / Thu Apr 12 17:28:32 2018
GPGPU-Sim uArch: cycles simulated: 3853500  inst.: 294735520 (ipc=76.5) sim_rate=88270 (inst/sec) elapsed = 0:0:55:39 / Thu Apr 12 17:28:33 2018
GPGPU-Sim PTX: 299600000 instructions simulated : ctaid=(0,2,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 3855000  inst.: 294791911 (ipc=76.5) sim_rate=88261 (inst/sec) elapsed = 0:0:55:40 / Thu Apr 12 17:28:34 2018
GPGPU-Sim uArch: cycles simulated: 3856500  inst.: 294847225 (ipc=76.5) sim_rate=88251 (inst/sec) elapsed = 0:0:55:41 / Thu Apr 12 17:28:35 2018
GPGPU-Sim PTX: 299700000 instructions simulated : ctaid=(2,3,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 3858000  inst.: 294911932 (ipc=76.4) sim_rate=88244 (inst/sec) elapsed = 0:0:55:42 / Thu Apr 12 17:28:36 2018
GPGPU-Sim PTX: 299800000 instructions simulated : ctaid=(7,6,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 3859500  inst.: 294971251 (ipc=76.4) sim_rate=88235 (inst/sec) elapsed = 0:0:55:43 / Thu Apr 12 17:28:37 2018
GPGPU-Sim uArch: cycles simulated: 3861500  inst.: 295050975 (ipc=76.4) sim_rate=88232 (inst/sec) elapsed = 0:0:55:44 / Thu Apr 12 17:28:38 2018
GPGPU-Sim PTX: 299900000 instructions simulated : ctaid=(3,2,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 3863000  inst.: 295100664 (ipc=76.4) sim_rate=88221 (inst/sec) elapsed = 0:0:55:45 / Thu Apr 12 17:28:39 2018
GPGPU-Sim PTX: 300000000 instructions simulated : ctaid=(8,4,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 3864500  inst.: 295161615 (ipc=76.4) sim_rate=88213 (inst/sec) elapsed = 0:0:55:46 / Thu Apr 12 17:28:40 2018
GPGPU-Sim uArch: cycles simulated: 3866000  inst.: 295226680 (ipc=76.4) sim_rate=88206 (inst/sec) elapsed = 0:0:55:47 / Thu Apr 12 17:28:41 2018
GPGPU-Sim PTX: 300100000 instructions simulated : ctaid=(8,5,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 3868000  inst.: 295300253 (ipc=76.3) sim_rate=88201 (inst/sec) elapsed = 0:0:55:48 / Thu Apr 12 17:28:42 2018
GPGPU-Sim uArch: cycles simulated: 3869000  inst.: 295339909 (ipc=76.3) sim_rate=88187 (inst/sec) elapsed = 0:0:55:49 / Thu Apr 12 17:28:43 2018
GPGPU-Sim PTX: 300200000 instructions simulated : ctaid=(3,2,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 3870500  inst.: 295398265 (ipc=76.3) sim_rate=88178 (inst/sec) elapsed = 0:0:55:50 / Thu Apr 12 17:28:44 2018
GPGPU-Sim uArch: cycles simulated: 3872000  inst.: 295450661 (ipc=76.3) sim_rate=88167 (inst/sec) elapsed = 0:0:55:51 / Thu Apr 12 17:28:45 2018
GPGPU-Sim PTX: 300300000 instructions simulated : ctaid=(3,4,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 3873500  inst.: 295506472 (ipc=76.3) sim_rate=88158 (inst/sec) elapsed = 0:0:55:52 / Thu Apr 12 17:28:46 2018
GPGPU-Sim PTX: 300400000 instructions simulated : ctaid=(6,3,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 3875000  inst.: 295561824 (ipc=76.3) sim_rate=88148 (inst/sec) elapsed = 0:0:55:53 / Thu Apr 12 17:28:47 2018
GPGPU-Sim uArch: cycles simulated: 3876500  inst.: 295628590 (ipc=76.3) sim_rate=88142 (inst/sec) elapsed = 0:0:55:54 / Thu Apr 12 17:28:48 2018
GPGPU-Sim PTX: 300500000 instructions simulated : ctaid=(5,3,0) tid=(0,6,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (3877638,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 3878000  inst.: 295690305 (ipc=76.2) sim_rate=88134 (inst/sec) elapsed = 0:0:55:55 / Thu Apr 12 17:28:49 2018
GPGPU-Sim PTX: 300600000 instructions simulated : ctaid=(0,2,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 3879500  inst.: 295751915 (ipc=76.2) sim_rate=88126 (inst/sec) elapsed = 0:0:55:56 / Thu Apr 12 17:28:50 2018
GPGPU-Sim uArch: cycles simulated: 3881000  inst.: 295806838 (ipc=76.2) sim_rate=88116 (inst/sec) elapsed = 0:0:55:57 / Thu Apr 12 17:28:51 2018
GPGPU-Sim PTX: 300700000 instructions simulated : ctaid=(5,0,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 3882500  inst.: 295861163 (ipc=76.2) sim_rate=88106 (inst/sec) elapsed = 0:0:55:58 / Thu Apr 12 17:28:52 2018
GPGPU-Sim uArch: cycles simulated: 3884000  inst.: 295921303 (ipc=76.2) sim_rate=88098 (inst/sec) elapsed = 0:0:55:59 / Thu Apr 12 17:28:53 2018
GPGPU-Sim PTX: 300800000 instructions simulated : ctaid=(6,4,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 3885500  inst.: 295975426 (ipc=76.2) sim_rate=88087 (inst/sec) elapsed = 0:0:56:00 / Thu Apr 12 17:28:54 2018
GPGPU-Sim PTX: 300900000 instructions simulated : ctaid=(5,3,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 3887500  inst.: 296047947 (ipc=76.2) sim_rate=88083 (inst/sec) elapsed = 0:0:56:01 / Thu Apr 12 17:28:55 2018
GPGPU-Sim uArch: cycles simulated: 3889000  inst.: 296101365 (ipc=76.1) sim_rate=88072 (inst/sec) elapsed = 0:0:56:02 / Thu Apr 12 17:28:56 2018
GPGPU-Sim PTX: 301000000 instructions simulated : ctaid=(3,0,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 3890500  inst.: 296161285 (ipc=76.1) sim_rate=88064 (inst/sec) elapsed = 0:0:56:03 / Thu Apr 12 17:28:57 2018
GPGPU-Sim uArch: cycles simulated: 3892000  inst.: 296214431 (ipc=76.1) sim_rate=88054 (inst/sec) elapsed = 0:0:56:04 / Thu Apr 12 17:28:58 2018
GPGPU-Sim PTX: 301100000 instructions simulated : ctaid=(3,2,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 3893500  inst.: 296272879 (ipc=76.1) sim_rate=88045 (inst/sec) elapsed = 0:0:56:05 / Thu Apr 12 17:28:59 2018
GPGPU-Sim uArch: cycles simulated: 3895000  inst.: 296326664 (ipc=76.1) sim_rate=88035 (inst/sec) elapsed = 0:0:56:06 / Thu Apr 12 17:29:00 2018
GPGPU-Sim PTX: 301200000 instructions simulated : ctaid=(6,2,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 3896500  inst.: 296385511 (ipc=76.1) sim_rate=88026 (inst/sec) elapsed = 0:0:56:07 / Thu Apr 12 17:29:01 2018
GPGPU-Sim PTX: 301300000 instructions simulated : ctaid=(6,2,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 3898500  inst.: 296461786 (ipc=76.0) sim_rate=88023 (inst/sec) elapsed = 0:0:56:08 / Thu Apr 12 17:29:02 2018
GPGPU-Sim uArch: cycles simulated: 3900000  inst.: 296514184 (ipc=76.0) sim_rate=88012 (inst/sec) elapsed = 0:0:56:09 / Thu Apr 12 17:29:03 2018
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3900179,0), 2 CTAs running
GPGPU-Sim PTX: 301400000 instructions simulated : ctaid=(7,5,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 3901500  inst.: 296577431 (ipc=76.0) sim_rate=88005 (inst/sec) elapsed = 0:0:56:10 / Thu Apr 12 17:29:04 2018
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3902561,0), 2 CTAs running
GPGPU-Sim PTX: 301500000 instructions simulated : ctaid=(8,7,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 3903000  inst.: 296628657 (ipc=76.0) sim_rate=87994 (inst/sec) elapsed = 0:0:56:11 / Thu Apr 12 17:29:05 2018
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3904014,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 3904500  inst.: 296688593 (ipc=76.0) sim_rate=87985 (inst/sec) elapsed = 0:0:56:12 / Thu Apr 12 17:29:06 2018
GPGPU-Sim PTX: 301600000 instructions simulated : ctaid=(7,6,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 3906000  inst.: 296737800 (ipc=76.0) sim_rate=87974 (inst/sec) elapsed = 0:0:56:13 / Thu Apr 12 17:29:07 2018
GPGPU-Sim uArch: cycles simulated: 3907500  inst.: 296791101 (ipc=76.0) sim_rate=87964 (inst/sec) elapsed = 0:0:56:14 / Thu Apr 12 17:29:08 2018
GPGPU-Sim PTX: 301700000 instructions simulated : ctaid=(6,3,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 3909000  inst.: 296849356 (ipc=75.9) sim_rate=87955 (inst/sec) elapsed = 0:0:56:15 / Thu Apr 12 17:29:09 2018
GPGPU-Sim uArch: cycles simulated: 3911000  inst.: 296912360 (ipc=75.9) sim_rate=87947 (inst/sec) elapsed = 0:0:56:16 / Thu Apr 12 17:29:10 2018
GPGPU-Sim PTX: 301800000 instructions simulated : ctaid=(3,4,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 3912500  inst.: 296961785 (ipc=75.9) sim_rate=87936 (inst/sec) elapsed = 0:0:56:17 / Thu Apr 12 17:29:11 2018
GPGPU-Sim PTX: 301900000 instructions simulated : ctaid=(7,5,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 3914000  inst.: 297016938 (ipc=75.9) sim_rate=87926 (inst/sec) elapsed = 0:0:56:18 / Thu Apr 12 17:29:12 2018
GPGPU-Sim uArch: cycles simulated: 3915500  inst.: 297080617 (ipc=75.9) sim_rate=87919 (inst/sec) elapsed = 0:0:56:19 / Thu Apr 12 17:29:13 2018
GPGPU-Sim PTX: 302000000 instructions simulated : ctaid=(2,2,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 3917500  inst.: 297151374 (ipc=75.9) sim_rate=87914 (inst/sec) elapsed = 0:0:56:20 / Thu Apr 12 17:29:14 2018
GPGPU-Sim PTX: 302100000 instructions simulated : ctaid=(3,3,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 3919000  inst.: 297212170 (ipc=75.8) sim_rate=87906 (inst/sec) elapsed = 0:0:56:21 / Thu Apr 12 17:29:15 2018
GPGPU-Sim uArch: cycles simulated: 3921000  inst.: 297284206 (ipc=75.8) sim_rate=87901 (inst/sec) elapsed = 0:0:56:22 / Thu Apr 12 17:29:16 2018
GPGPU-Sim PTX: 302200000 instructions simulated : ctaid=(2,1,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 3922500  inst.: 297336824 (ipc=75.8) sim_rate=87891 (inst/sec) elapsed = 0:0:56:23 / Thu Apr 12 17:29:17 2018
GPGPU-Sim uArch: cycles simulated: 3924000  inst.: 297385817 (ipc=75.8) sim_rate=87879 (inst/sec) elapsed = 0:0:56:24 / Thu Apr 12 17:29:18 2018
GPGPU-Sim PTX: 302300000 instructions simulated : ctaid=(6,5,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 3925500  inst.: 297437451 (ipc=75.8) sim_rate=87869 (inst/sec) elapsed = 0:0:56:25 / Thu Apr 12 17:29:19 2018
GPGPU-Sim uArch: cycles simulated: 3927000  inst.: 297497377 (ipc=75.8) sim_rate=87861 (inst/sec) elapsed = 0:0:56:26 / Thu Apr 12 17:29:20 2018
GPGPU-Sim PTX: 302400000 instructions simulated : ctaid=(7,4,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 3929000  inst.: 297558142 (ipc=75.7) sim_rate=87853 (inst/sec) elapsed = 0:0:56:27 / Thu Apr 12 17:29:21 2018
GPGPU-Sim PTX: 302500000 instructions simulated : ctaid=(3,3,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 3930500  inst.: 297620388 (ipc=75.7) sim_rate=87845 (inst/sec) elapsed = 0:0:56:28 / Thu Apr 12 17:29:22 2018
GPGPU-Sim uArch: cycles simulated: 3932500  inst.: 297691369 (ipc=75.7) sim_rate=87840 (inst/sec) elapsed = 0:0:56:29 / Thu Apr 12 17:29:23 2018
GPGPU-Sim PTX: 302600000 instructions simulated : ctaid=(2,2,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 3934000  inst.: 297742826 (ipc=75.7) sim_rate=87829 (inst/sec) elapsed = 0:0:56:30 / Thu Apr 12 17:29:24 2018
GPGPU-Sim PTX: 302700000 instructions simulated : ctaid=(2,2,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 3936000  inst.: 297813531 (ipc=75.7) sim_rate=87824 (inst/sec) elapsed = 0:0:56:31 / Thu Apr 12 17:29:25 2018
GPGPU-Sim uArch: cycles simulated: 3937500  inst.: 297867366 (ipc=75.6) sim_rate=87814 (inst/sec) elapsed = 0:0:56:32 / Thu Apr 12 17:29:26 2018
GPGPU-Sim PTX: 302800000 instructions simulated : ctaid=(0,2,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 3939000  inst.: 297925113 (ipc=75.6) sim_rate=87805 (inst/sec) elapsed = 0:0:56:33 / Thu Apr 12 17:29:27 2018
GPGPU-Sim PTX: 302900000 instructions simulated : ctaid=(5,2,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 3941000  inst.: 298002497 (ipc=75.6) sim_rate=87802 (inst/sec) elapsed = 0:0:56:34 / Thu Apr 12 17:29:28 2018
GPGPU-Sim uArch: cycles simulated: 3942500  inst.: 298057262 (ipc=75.6) sim_rate=87793 (inst/sec) elapsed = 0:0:56:35 / Thu Apr 12 17:29:29 2018
GPGPU-Sim PTX: 303000000 instructions simulated : ctaid=(2,2,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 3944500  inst.: 298129054 (ipc=75.6) sim_rate=87788 (inst/sec) elapsed = 0:0:56:36 / Thu Apr 12 17:29:30 2018
GPGPU-Sim uArch: cycles simulated: 3946000  inst.: 298184267 (ipc=75.6) sim_rate=87778 (inst/sec) elapsed = 0:0:56:37 / Thu Apr 12 17:29:31 2018
GPGPU-Sim PTX: 303100000 instructions simulated : ctaid=(8,6,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 3947500  inst.: 298243409 (ipc=75.6) sim_rate=87770 (inst/sec) elapsed = 0:0:56:38 / Thu Apr 12 17:29:32 2018
GPGPU-Sim PTX: 303200000 instructions simulated : ctaid=(5,3,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 3949000  inst.: 298298931 (ipc=75.5) sim_rate=87760 (inst/sec) elapsed = 0:0:56:39 / Thu Apr 12 17:29:33 2018
GPGPU-Sim uArch: cycles simulated: 3951000  inst.: 298369745 (ipc=75.5) sim_rate=87755 (inst/sec) elapsed = 0:0:56:40 / Thu Apr 12 17:29:34 2018
GPGPU-Sim PTX: 303300000 instructions simulated : ctaid=(7,3,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 3952500  inst.: 298435086 (ipc=75.5) sim_rate=87749 (inst/sec) elapsed = 0:0:56:41 / Thu Apr 12 17:29:35 2018
GPGPU-Sim PTX: 303400000 instructions simulated : ctaid=(5,3,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 3954000  inst.: 298485922 (ipc=75.5) sim_rate=87738 (inst/sec) elapsed = 0:0:56:42 / Thu Apr 12 17:29:36 2018
GPGPU-Sim uArch: cycles simulated: 3956000  inst.: 298555123 (ipc=75.5) sim_rate=87732 (inst/sec) elapsed = 0:0:56:43 / Thu Apr 12 17:29:37 2018
GPGPU-Sim PTX: 303500000 instructions simulated : ctaid=(6,5,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 3957500  inst.: 298611681 (ipc=75.5) sim_rate=87723 (inst/sec) elapsed = 0:0:56:44 / Thu Apr 12 17:29:38 2018
GPGPU-Sim uArch: cycles simulated: 3959000  inst.: 298671264 (ipc=75.4) sim_rate=87715 (inst/sec) elapsed = 0:0:56:45 / Thu Apr 12 17:29:39 2018
GPGPU-Sim PTX: 303600000 instructions simulated : ctaid=(6,5,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 3960500  inst.: 298735430 (ipc=75.4) sim_rate=87708 (inst/sec) elapsed = 0:0:56:46 / Thu Apr 12 17:29:40 2018
GPGPU-Sim PTX: 303700000 instructions simulated : ctaid=(7,7,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 3962000  inst.: 298786774 (ipc=75.4) sim_rate=87697 (inst/sec) elapsed = 0:0:56:47 / Thu Apr 12 17:29:41 2018
GPGPU-Sim uArch: cycles simulated: 3963500  inst.: 298834483 (ipc=75.4) sim_rate=87686 (inst/sec) elapsed = 0:0:56:48 / Thu Apr 12 17:29:42 2018
GPGPU-Sim PTX: 303800000 instructions simulated : ctaid=(7,6,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 3965000  inst.: 298890113 (ipc=75.4) sim_rate=87676 (inst/sec) elapsed = 0:0:56:49 / Thu Apr 12 17:29:43 2018
GPGPU-Sim uArch: cycles simulated: 3966500  inst.: 298941454 (ipc=75.4) sim_rate=87666 (inst/sec) elapsed = 0:0:56:50 / Thu Apr 12 17:29:44 2018
GPGPU-Sim PTX: 303900000 instructions simulated : ctaid=(6,5,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 3968000  inst.: 299000344 (ipc=75.4) sim_rate=87657 (inst/sec) elapsed = 0:0:56:51 / Thu Apr 12 17:29:45 2018
GPGPU-Sim PTX: 304000000 instructions simulated : ctaid=(2,3,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 3970000  inst.: 299074758 (ipc=75.3) sim_rate=87653 (inst/sec) elapsed = 0:0:56:52 / Thu Apr 12 17:29:46 2018
GPGPU-Sim uArch: cycles simulated: 3971500  inst.: 299132516 (ipc=75.3) sim_rate=87645 (inst/sec) elapsed = 0:0:56:53 / Thu Apr 12 17:29:47 2018
GPGPU-Sim PTX: 304100000 instructions simulated : ctaid=(0,2,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 3973500  inst.: 299214408 (ipc=75.3) sim_rate=87643 (inst/sec) elapsed = 0:0:56:54 / Thu Apr 12 17:29:48 2018
GPGPU-Sim PTX: 304200000 instructions simulated : ctaid=(2,1,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 3975000  inst.: 299263366 (ipc=75.3) sim_rate=87632 (inst/sec) elapsed = 0:0:56:55 / Thu Apr 12 17:29:49 2018
GPGPU-Sim uArch: cycles simulated: 3976500  inst.: 299317063 (ipc=75.3) sim_rate=87622 (inst/sec) elapsed = 0:0:56:56 / Thu Apr 12 17:29:50 2018
GPGPU-Sim PTX: 304300000 instructions simulated : ctaid=(3,2,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 3978000  inst.: 299374798 (ipc=75.3) sim_rate=87613 (inst/sec) elapsed = 0:0:56:57 / Thu Apr 12 17:29:51 2018
GPGPU-Sim uArch: cycles simulated: 3979500  inst.: 299431192 (ipc=75.2) sim_rate=87604 (inst/sec) elapsed = 0:0:56:58 / Thu Apr 12 17:29:52 2018
GPGPU-Sim PTX: 304400000 instructions simulated : ctaid=(6,5,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 3981500  inst.: 299501818 (ipc=75.2) sim_rate=87599 (inst/sec) elapsed = 0:0:56:59 / Thu Apr 12 17:29:53 2018
GPGPU-Sim PTX: 304500000 instructions simulated : ctaid=(6,4,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 3983000  inst.: 299554728 (ipc=75.2) sim_rate=87589 (inst/sec) elapsed = 0:0:57:00 / Thu Apr 12 17:29:54 2018
GPGPU-Sim uArch: cycles simulated: 3984500  inst.: 299606663 (ipc=75.2) sim_rate=87578 (inst/sec) elapsed = 0:0:57:01 / Thu Apr 12 17:29:55 2018
GPGPU-Sim PTX: 304600000 instructions simulated : ctaid=(2,2,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 3986500  inst.: 299676993 (ipc=75.2) sim_rate=87573 (inst/sec) elapsed = 0:0:57:02 / Thu Apr 12 17:29:56 2018
GPGPU-Sim uArch: cycles simulated: 3988000  inst.: 299730208 (ipc=75.2) sim_rate=87563 (inst/sec) elapsed = 0:0:57:03 / Thu Apr 12 17:29:57 2018
GPGPU-Sim PTX: 304700000 instructions simulated : ctaid=(5,3,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 3989500  inst.: 299781781 (ipc=75.1) sim_rate=87553 (inst/sec) elapsed = 0:0:57:04 / Thu Apr 12 17:29:58 2018
GPGPU-Sim uArch: cycles simulated: 3991000  inst.: 299843630 (ipc=75.1) sim_rate=87545 (inst/sec) elapsed = 0:0:57:05 / Thu Apr 12 17:29:59 2018
GPGPU-Sim PTX: 304800000 instructions simulated : ctaid=(7,6,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 3992500  inst.: 299892587 (ipc=75.1) sim_rate=87534 (inst/sec) elapsed = 0:0:57:06 / Thu Apr 12 17:30:00 2018
GPGPU-Sim PTX: 304900000 instructions simulated : ctaid=(2,1,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 3994500  inst.: 299970883 (ipc=75.1) sim_rate=87531 (inst/sec) elapsed = 0:0:57:07 / Thu Apr 12 17:30:01 2018
GPGPU-Sim uArch: cycles simulated: 3996000  inst.: 300023637 (ipc=75.1) sim_rate=87521 (inst/sec) elapsed = 0:0:57:08 / Thu Apr 12 17:30:02 2018
GPGPU-Sim PTX: 305000000 instructions simulated : ctaid=(2,1,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 3997500  inst.: 300083660 (ipc=75.1) sim_rate=87513 (inst/sec) elapsed = 0:0:57:09 / Thu Apr 12 17:30:03 2018
GPGPU-Sim PTX: 305100000 instructions simulated : ctaid=(3,3,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 3999500  inst.: 300155456 (ipc=75.0) sim_rate=87508 (inst/sec) elapsed = 0:0:57:10 / Thu Apr 12 17:30:04 2018
GPGPU-Sim uArch: cycles simulated: 4001000  inst.: 300217299 (ipc=75.0) sim_rate=87501 (inst/sec) elapsed = 0:0:57:11 / Thu Apr 12 17:30:05 2018
GPGPU-Sim PTX: 305200000 instructions simulated : ctaid=(6,4,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 4002500  inst.: 300270007 (ipc=75.0) sim_rate=87491 (inst/sec) elapsed = 0:0:57:12 / Thu Apr 12 17:30:06 2018
GPGPU-Sim PTX: 305300000 instructions simulated : ctaid=(1,2,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 4004500  inst.: 300335300 (ipc=75.0) sim_rate=87484 (inst/sec) elapsed = 0:0:57:13 / Thu Apr 12 17:30:07 2018
GPGPU-Sim uArch: cycles simulated: 4006500  inst.: 300405758 (ipc=75.0) sim_rate=87479 (inst/sec) elapsed = 0:0:57:14 / Thu Apr 12 17:30:08 2018
GPGPU-Sim PTX: 305400000 instructions simulated : ctaid=(6,5,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 4008000  inst.: 300461350 (ipc=75.0) sim_rate=87470 (inst/sec) elapsed = 0:0:57:15 / Thu Apr 12 17:30:09 2018
GPGPU-Sim uArch: cycles simulated: 4009500  inst.: 300512157 (ipc=75.0) sim_rate=87459 (inst/sec) elapsed = 0:0:57:16 / Thu Apr 12 17:30:10 2018
GPGPU-Sim PTX: 305500000 instructions simulated : ctaid=(6,5,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 4011000  inst.: 300571002 (ipc=74.9) sim_rate=87451 (inst/sec) elapsed = 0:0:57:17 / Thu Apr 12 17:30:11 2018
GPGPU-Sim PTX: 305600000 instructions simulated : ctaid=(2,3,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 4012500  inst.: 300627809 (ipc=74.9) sim_rate=87442 (inst/sec) elapsed = 0:0:57:18 / Thu Apr 12 17:30:12 2018
GPGPU-Sim uArch: cycles simulated: 4014500  inst.: 300696737 (ipc=74.9) sim_rate=87437 (inst/sec) elapsed = 0:0:57:19 / Thu Apr 12 17:30:13 2018
GPGPU-Sim PTX: 305700000 instructions simulated : ctaid=(7,3,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 4016000  inst.: 300754527 (ipc=74.9) sim_rate=87428 (inst/sec) elapsed = 0:0:57:20 / Thu Apr 12 17:30:14 2018
GPGPU-Sim PTX: 305800000 instructions simulated : ctaid=(2,3,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 4018000  inst.: 300824230 (ipc=74.9) sim_rate=87423 (inst/sec) elapsed = 0:0:57:21 / Thu Apr 12 17:30:15 2018
GPGPU-Sim uArch: cycles simulated: 4019500  inst.: 300880387 (ipc=74.9) sim_rate=87414 (inst/sec) elapsed = 0:0:57:22 / Thu Apr 12 17:30:16 2018
GPGPU-Sim PTX: 305900000 instructions simulated : ctaid=(8,6,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 4021000  inst.: 300942435 (ipc=74.8) sim_rate=87407 (inst/sec) elapsed = 0:0:57:23 / Thu Apr 12 17:30:17 2018
GPGPU-Sim uArch: cycles simulated: 4022500  inst.: 300998691 (ipc=74.8) sim_rate=87397 (inst/sec) elapsed = 0:0:57:24 / Thu Apr 12 17:30:18 2018
GPGPU-Sim PTX: 306000000 instructions simulated : ctaid=(6,4,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 4024500  inst.: 301064237 (ipc=74.8) sim_rate=87391 (inst/sec) elapsed = 0:0:57:25 / Thu Apr 12 17:30:19 2018
GPGPU-Sim PTX: 306100000 instructions simulated : ctaid=(4,3,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 4026000  inst.: 301123441 (ipc=74.8) sim_rate=87383 (inst/sec) elapsed = 0:0:57:26 / Thu Apr 12 17:30:20 2018
GPGPU-Sim uArch: cycles simulated: 4028000  inst.: 301195284 (ipc=74.8) sim_rate=87378 (inst/sec) elapsed = 0:0:57:27 / Thu Apr 12 17:30:21 2018
GPGPU-Sim PTX: 306200000 instructions simulated : ctaid=(5,2,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 4029500  inst.: 301247907 (ipc=74.8) sim_rate=87368 (inst/sec) elapsed = 0:0:57:28 / Thu Apr 12 17:30:22 2018
GPGPU-Sim uArch: cycles simulated: 4031000  inst.: 301309034 (ipc=74.7) sim_rate=87361 (inst/sec) elapsed = 0:0:57:29 / Thu Apr 12 17:30:23 2018
GPGPU-Sim PTX: 306300000 instructions simulated : ctaid=(6,6,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 4033000  inst.: 301382092 (ipc=74.7) sim_rate=87357 (inst/sec) elapsed = 0:0:57:30 / Thu Apr 12 17:30:24 2018
GPGPU-Sim PTX: 306400000 instructions simulated : ctaid=(6,5,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 4034500  inst.: 301434614 (ipc=74.7) sim_rate=87347 (inst/sec) elapsed = 0:0:57:31 / Thu Apr 12 17:30:25 2018
GPGPU-Sim uArch: cycles simulated: 4036000  inst.: 301486975 (ipc=74.7) sim_rate=87336 (inst/sec) elapsed = 0:0:57:32 / Thu Apr 12 17:30:26 2018
GPGPU-Sim PTX: 306500000 instructions simulated : ctaid=(7,6,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 4038000  inst.: 301559871 (ipc=74.7) sim_rate=87332 (inst/sec) elapsed = 0:0:57:33 / Thu Apr 12 17:30:27 2018
GPGPU-Sim PTX: 306600000 instructions simulated : ctaid=(6,5,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 4039500  inst.: 301612606 (ipc=74.7) sim_rate=87322 (inst/sec) elapsed = 0:0:57:34 / Thu Apr 12 17:30:28 2018
GPGPU-Sim uArch: cycles simulated: 4041500  inst.: 301688044 (ipc=74.6) sim_rate=87319 (inst/sec) elapsed = 0:0:57:35 / Thu Apr 12 17:30:29 2018
GPGPU-Sim PTX: 306700000 instructions simulated : ctaid=(6,5,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 4043000  inst.: 301740807 (ipc=74.6) sim_rate=87309 (inst/sec) elapsed = 0:0:57:36 / Thu Apr 12 17:30:30 2018
GPGPU-Sim PTX: 306800000 instructions simulated : ctaid=(6,4,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 4045000  inst.: 301809360 (ipc=74.6) sim_rate=87303 (inst/sec) elapsed = 0:0:57:37 / Thu Apr 12 17:30:31 2018
GPGPU-Sim uArch: cycles simulated: 4046500  inst.: 301858669 (ipc=74.6) sim_rate=87292 (inst/sec) elapsed = 0:0:57:38 / Thu Apr 12 17:30:32 2018
GPGPU-Sim PTX: 306900000 instructions simulated : ctaid=(3,3,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 4048000  inst.: 301910452 (ipc=74.6) sim_rate=87282 (inst/sec) elapsed = 0:0:57:39 / Thu Apr 12 17:30:33 2018
GPGPU-Sim uArch: cycles simulated: 4049500  inst.: 301961499 (ipc=74.6) sim_rate=87272 (inst/sec) elapsed = 0:0:57:40 / Thu Apr 12 17:30:34 2018
GPGPU-Sim PTX: 307000000 instructions simulated : ctaid=(1,2,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 4051000  inst.: 302014467 (ipc=74.6) sim_rate=87262 (inst/sec) elapsed = 0:0:57:41 / Thu Apr 12 17:30:35 2018
GPGPU-Sim uArch: cycles simulated: 4053000  inst.: 302089070 (ipc=74.5) sim_rate=87258 (inst/sec) elapsed = 0:0:57:42 / Thu Apr 12 17:30:36 2018
GPGPU-Sim PTX: 307100000 instructions simulated : ctaid=(6,4,0) tid=(4,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (4054177,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 4054500  inst.: 302134196 (ipc=74.5) sim_rate=87246 (inst/sec) elapsed = 0:0:57:43 / Thu Apr 12 17:30:37 2018
GPGPU-Sim uArch: cycles simulated: 4056000  inst.: 302180626 (ipc=74.5) sim_rate=87234 (inst/sec) elapsed = 0:0:57:44 / Thu Apr 12 17:30:38 2018
GPGPU-Sim PTX: 307200000 instructions simulated : ctaid=(7,4,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 4058000  inst.: 302249209 (ipc=74.5) sim_rate=87229 (inst/sec) elapsed = 0:0:57:45 / Thu Apr 12 17:30:39 2018
GPGPU-Sim PTX: 307300000 instructions simulated : ctaid=(6,5,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 4059500  inst.: 302300784 (ipc=74.5) sim_rate=87218 (inst/sec) elapsed = 0:0:57:46 / Thu Apr 12 17:30:40 2018
GPGPU-Sim uArch: cycles simulated: 4061500  inst.: 302363721 (ipc=74.4) sim_rate=87211 (inst/sec) elapsed = 0:0:57:47 / Thu Apr 12 17:30:41 2018
GPGPU-Sim PTX: 307400000 instructions simulated : ctaid=(6,3,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 4063000  inst.: 302415178 (ipc=74.4) sim_rate=87201 (inst/sec) elapsed = 0:0:57:48 / Thu Apr 12 17:30:42 2018
GPGPU-Sim uArch: cycles simulated: 4064500  inst.: 302468142 (ipc=74.4) sim_rate=87191 (inst/sec) elapsed = 0:0:57:49 / Thu Apr 12 17:30:43 2018
GPGPU-Sim PTX: 307500000 instructions simulated : ctaid=(3,3,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 4066500  inst.: 302531754 (ipc=74.4) sim_rate=87184 (inst/sec) elapsed = 0:0:57:50 / Thu Apr 12 17:30:44 2018
GPGPU-Sim PTX: 307600000 instructions simulated : ctaid=(8,6,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 4068500  inst.: 302593665 (ipc=74.4) sim_rate=87177 (inst/sec) elapsed = 0:0:57:51 / Thu Apr 12 17:30:45 2018
GPGPU-Sim uArch: cycles simulated: 4070000  inst.: 302649071 (ipc=74.4) sim_rate=87168 (inst/sec) elapsed = 0:0:57:52 / Thu Apr 12 17:30:46 2018
GPGPU-Sim PTX: 307700000 instructions simulated : ctaid=(6,4,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 4072000  inst.: 302716328 (ipc=74.3) sim_rate=87162 (inst/sec) elapsed = 0:0:57:53 / Thu Apr 12 17:30:47 2018
GPGPU-Sim uArch: cycles simulated: 4073500  inst.: 302768338 (ipc=74.3) sim_rate=87152 (inst/sec) elapsed = 0:0:57:54 / Thu Apr 12 17:30:48 2018
GPGPU-Sim PTX: 307800000 instructions simulated : ctaid=(3,2,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 4075500  inst.: 302832920 (ipc=74.3) sim_rate=87146 (inst/sec) elapsed = 0:0:57:55 / Thu Apr 12 17:30:49 2018
GPGPU-Sim PTX: 307900000 instructions simulated : ctaid=(5,2,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 4077000  inst.: 302883062 (ipc=74.3) sim_rate=87135 (inst/sec) elapsed = 0:0:57:56 / Thu Apr 12 17:30:50 2018
GPGPU-Sim uArch: cycles simulated: 4078500  inst.: 302937331 (ipc=74.3) sim_rate=87126 (inst/sec) elapsed = 0:0:57:57 / Thu Apr 12 17:30:51 2018
GPGPU-Sim PTX: 308000000 instructions simulated : ctaid=(7,3,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 4080500  inst.: 303006606 (ipc=74.3) sim_rate=87120 (inst/sec) elapsed = 0:0:57:58 / Thu Apr 12 17:30:52 2018
GPGPU-Sim uArch: cycles simulated: 4082000  inst.: 303061078 (ipc=74.2) sim_rate=87111 (inst/sec) elapsed = 0:0:57:59 / Thu Apr 12 17:30:53 2018
GPGPU-Sim PTX: 308100000 instructions simulated : ctaid=(3,2,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 4083500  inst.: 303113029 (ipc=74.2) sim_rate=87101 (inst/sec) elapsed = 0:0:58:00 / Thu Apr 12 17:30:54 2018
GPGPU-Sim PTX: 308200000 instructions simulated : ctaid=(6,3,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 4085500  inst.: 303186490 (ipc=74.2) sim_rate=87097 (inst/sec) elapsed = 0:0:58:01 / Thu Apr 12 17:30:55 2018
GPGPU-Sim uArch: cycles simulated: 4087000  inst.: 303240120 (ipc=74.2) sim_rate=87087 (inst/sec) elapsed = 0:0:58:02 / Thu Apr 12 17:30:56 2018
GPGPU-Sim PTX: 308300000 instructions simulated : ctaid=(5,2,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 4088500  inst.: 303291022 (ipc=74.2) sim_rate=87077 (inst/sec) elapsed = 0:0:58:03 / Thu Apr 12 17:30:57 2018
GPGPU-Sim PTX: 308400000 instructions simulated : ctaid=(7,6,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 4090500  inst.: 303366803 (ipc=74.2) sim_rate=87074 (inst/sec) elapsed = 0:0:58:04 / Thu Apr 12 17:30:58 2018
GPGPU-Sim uArch: Shader 4 finished CTA #1 (4090897,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 4092000  inst.: 303418983 (ipc=74.1) sim_rate=87064 (inst/sec) elapsed = 0:0:58:05 / Thu Apr 12 17:30:59 2018
GPGPU-Sim PTX: 308500000 instructions simulated : ctaid=(4,3,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 4094000  inst.: 303479733 (ipc=74.1) sim_rate=87056 (inst/sec) elapsed = 0:0:58:06 / Thu Apr 12 17:31:00 2018
GPGPU-Sim uArch: Shader 10 finished CTA #2 (4094754,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim uArch: cycles simulated: 4095500  inst.: 303530778 (ipc=74.1) sim_rate=87046 (inst/sec) elapsed = 0:0:58:07 / Thu Apr 12 17:31:01 2018
GPGPU-Sim PTX: 308600000 instructions simulated : ctaid=(8,7,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 4097000  inst.: 303582939 (ipc=74.1) sim_rate=87036 (inst/sec) elapsed = 0:0:58:08 / Thu Apr 12 17:31:02 2018
GPGPU-Sim uArch: cycles simulated: 4098500  inst.: 303641424 (ipc=74.1) sim_rate=87028 (inst/sec) elapsed = 0:0:58:09 / Thu Apr 12 17:31:03 2018
GPGPU-Sim PTX: 308700000 instructions simulated : ctaid=(6,5,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 4100500  inst.: 303709251 (ipc=74.1) sim_rate=87022 (inst/sec) elapsed = 0:0:58:10 / Thu Apr 12 17:31:04 2018
GPGPU-Sim PTX: 308800000 instructions simulated : ctaid=(4,3,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 4102000  inst.: 303757775 (ipc=74.1) sim_rate=87011 (inst/sec) elapsed = 0:0:58:11 / Thu Apr 12 17:31:05 2018
GPGPU-Sim uArch: cycles simulated: 4104000  inst.: 303828399 (ipc=74.0) sim_rate=87006 (inst/sec) elapsed = 0:0:58:12 / Thu Apr 12 17:31:06 2018
GPGPU-Sim PTX: 308900000 instructions simulated : ctaid=(6,6,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 4105500  inst.: 303880604 (ipc=74.0) sim_rate=86997 (inst/sec) elapsed = 0:0:58:13 / Thu Apr 12 17:31:07 2018
GPGPU-Sim PTX: 309000000 instructions simulated : ctaid=(8,6,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 4107500  inst.: 303952057 (ipc=74.0) sim_rate=86992 (inst/sec) elapsed = 0:0:58:14 / Thu Apr 12 17:31:08 2018
GPGPU-Sim uArch: cycles simulated: 4109000  inst.: 304000219 (ipc=74.0) sim_rate=86981 (inst/sec) elapsed = 0:0:58:15 / Thu Apr 12 17:31:09 2018
GPGPU-Sim PTX: 309100000 instructions simulated : ctaid=(2,3,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 4110500  inst.: 304052849 (ipc=74.0) sim_rate=86971 (inst/sec) elapsed = 0:0:58:16 / Thu Apr 12 17:31:10 2018
GPGPU-Sim uArch: cycles simulated: 4112500  inst.: 304126447 (ipc=74.0) sim_rate=86967 (inst/sec) elapsed = 0:0:58:17 / Thu Apr 12 17:31:11 2018
GPGPU-Sim PTX: 309200000 instructions simulated : ctaid=(2,3,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 4114000  inst.: 304179035 (ipc=73.9) sim_rate=86957 (inst/sec) elapsed = 0:0:58:18 / Thu Apr 12 17:31:12 2018
GPGPU-Sim uArch: cycles simulated: 4115500  inst.: 304230464 (ipc=73.9) sim_rate=86947 (inst/sec) elapsed = 0:0:58:19 / Thu Apr 12 17:31:13 2018
GPGPU-Sim PTX: 309300000 instructions simulated : ctaid=(6,6,0) tid=(1,2,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (4117346,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 4117500  inst.: 304299349 (ipc=73.9) sim_rate=86942 (inst/sec) elapsed = 0:0:58:20 / Thu Apr 12 17:31:14 2018
GPGPU-Sim PTX: 309400000 instructions simulated : ctaid=(7,3,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 4119000  inst.: 304350748 (ipc=73.9) sim_rate=86932 (inst/sec) elapsed = 0:0:58:21 / Thu Apr 12 17:31:15 2018
GPGPU-Sim uArch: cycles simulated: 4120500  inst.: 304404866 (ipc=73.9) sim_rate=86923 (inst/sec) elapsed = 0:0:58:22 / Thu Apr 12 17:31:16 2018
GPGPU-Sim PTX: 309500000 instructions simulated : ctaid=(3,2,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 4122500  inst.: 304472593 (ipc=73.9) sim_rate=86917 (inst/sec) elapsed = 0:0:58:23 / Thu Apr 12 17:31:17 2018
GPGPU-Sim PTX: 309600000 instructions simulated : ctaid=(6,6,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 4124500  inst.: 304548110 (ipc=73.8) sim_rate=86914 (inst/sec) elapsed = 0:0:58:24 / Thu Apr 12 17:31:18 2018
GPGPU-Sim uArch: cycles simulated: 4126000  inst.: 304599739 (ipc=73.8) sim_rate=86904 (inst/sec) elapsed = 0:0:58:25 / Thu Apr 12 17:31:19 2018
GPGPU-Sim uArch: Shader 5 finished CTA #1 (4126716,0), 1 CTAs running
GPGPU-Sim PTX: 309700000 instructions simulated : ctaid=(6,5,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 4128000  inst.: 304664948 (ipc=73.8) sim_rate=86898 (inst/sec) elapsed = 0:0:58:26 / Thu Apr 12 17:31:20 2018
GPGPU-Sim uArch: cycles simulated: 4129500  inst.: 304716718 (ipc=73.8) sim_rate=86888 (inst/sec) elapsed = 0:0:58:27 / Thu Apr 12 17:31:21 2018
GPGPU-Sim PTX: 309800000 instructions simulated : ctaid=(4,3,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 4131500  inst.: 304782625 (ipc=73.8) sim_rate=86882 (inst/sec) elapsed = 0:0:58:28 / Thu Apr 12 17:31:22 2018
GPGPU-Sim PTX: 309900000 instructions simulated : ctaid=(3,2,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 4133500  inst.: 304856568 (ipc=73.8) sim_rate=86878 (inst/sec) elapsed = 0:0:58:29 / Thu Apr 12 17:31:23 2018
GPGPU-Sim uArch: cycles simulated: 4135000  inst.: 304900655 (ipc=73.7) sim_rate=86866 (inst/sec) elapsed = 0:0:58:30 / Thu Apr 12 17:31:24 2018
GPGPU-Sim PTX: 310000000 instructions simulated : ctaid=(4,2,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 4137000  inst.: 304960817 (ipc=73.7) sim_rate=86858 (inst/sec) elapsed = 0:0:58:31 / Thu Apr 12 17:31:25 2018
GPGPU-Sim PTX: 310100000 instructions simulated : ctaid=(6,5,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 4139000  inst.: 305030237 (ipc=73.7) sim_rate=86853 (inst/sec) elapsed = 0:0:58:32 / Thu Apr 12 17:31:26 2018
GPGPU-Sim uArch: cycles simulated: 4141000  inst.: 305092710 (ipc=73.7) sim_rate=86846 (inst/sec) elapsed = 0:0:58:33 / Thu Apr 12 17:31:27 2018
GPGPU-Sim PTX: 310200000 instructions simulated : ctaid=(2,2,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 4143000  inst.: 305153200 (ipc=73.7) sim_rate=86839 (inst/sec) elapsed = 0:0:58:34 / Thu Apr 12 17:31:28 2018
GPGPU-Sim PTX: 310300000 instructions simulated : ctaid=(6,3,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 4145000  inst.: 305216986 (ipc=73.6) sim_rate=86832 (inst/sec) elapsed = 0:0:58:35 / Thu Apr 12 17:31:29 2018
GPGPU-Sim uArch: cycles simulated: 4147000  inst.: 305289306 (ipc=73.6) sim_rate=86828 (inst/sec) elapsed = 0:0:58:36 / Thu Apr 12 17:31:30 2018
GPGPU-Sim PTX: 310400000 instructions simulated : ctaid=(8,6,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 4149000  inst.: 305346090 (ipc=73.6) sim_rate=86820 (inst/sec) elapsed = 0:0:58:37 / Thu Apr 12 17:31:31 2018
GPGPU-Sim PTX: 310500000 instructions simulated : ctaid=(7,3,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 4151000  inst.: 305420471 (ipc=73.6) sim_rate=86816 (inst/sec) elapsed = 0:0:58:38 / Thu Apr 12 17:31:32 2018
GPGPU-Sim uArch: cycles simulated: 4153000  inst.: 305487014 (ipc=73.6) sim_rate=86810 (inst/sec) elapsed = 0:0:58:39 / Thu Apr 12 17:31:33 2018
GPGPU-Sim PTX: 310600000 instructions simulated : ctaid=(4,2,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 4155000  inst.: 305557993 (ipc=73.5) sim_rate=86806 (inst/sec) elapsed = 0:0:58:40 / Thu Apr 12 17:31:34 2018
GPGPU-Sim PTX: 310700000 instructions simulated : ctaid=(5,2,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 4157000  inst.: 305616764 (ipc=73.5) sim_rate=86798 (inst/sec) elapsed = 0:0:58:41 / Thu Apr 12 17:31:35 2018
GPGPU-Sim uArch: cycles simulated: 4159000  inst.: 305677610 (ipc=73.5) sim_rate=86790 (inst/sec) elapsed = 0:0:58:42 / Thu Apr 12 17:31:36 2018
GPGPU-Sim PTX: 310800000 instructions simulated : ctaid=(6,3,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 4161000  inst.: 305734691 (ipc=73.5) sim_rate=86782 (inst/sec) elapsed = 0:0:58:43 / Thu Apr 12 17:31:37 2018
GPGPU-Sim PTX: 310900000 instructions simulated : ctaid=(8,5,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 4163500  inst.: 305813189 (ipc=73.5) sim_rate=86780 (inst/sec) elapsed = 0:0:58:44 / Thu Apr 12 17:31:38 2018
GPGPU-Sim uArch: cycles simulated: 4165500  inst.: 305875159 (ipc=73.4) sim_rate=86773 (inst/sec) elapsed = 0:0:58:45 / Thu Apr 12 17:31:39 2018
GPGPU-Sim PTX: 311000000 instructions simulated : ctaid=(8,6,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 4167500  inst.: 305939177 (ipc=73.4) sim_rate=86766 (inst/sec) elapsed = 0:0:58:46 / Thu Apr 12 17:31:40 2018
GPGPU-Sim PTX: 311100000 instructions simulated : ctaid=(5,2,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 4169500  inst.: 306005349 (ipc=73.4) sim_rate=86760 (inst/sec) elapsed = 0:0:58:47 / Thu Apr 12 17:31:41 2018
GPGPU-Sim uArch: cycles simulated: 4171500  inst.: 306075219 (ipc=73.4) sim_rate=86756 (inst/sec) elapsed = 0:0:58:48 / Thu Apr 12 17:31:42 2018
GPGPU-Sim PTX: 311200000 instructions simulated : ctaid=(5,2,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 4173000  inst.: 306123763 (ipc=73.4) sim_rate=86745 (inst/sec) elapsed = 0:0:58:49 / Thu Apr 12 17:31:43 2018
GPGPU-Sim PTX: 311300000 instructions simulated : ctaid=(5,3,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 4175500  inst.: 306201462 (ipc=73.3) sim_rate=86742 (inst/sec) elapsed = 0:0:58:50 / Thu Apr 12 17:31:44 2018
GPGPU-Sim uArch: cycles simulated: 4177500  inst.: 306276530 (ipc=73.3) sim_rate=86739 (inst/sec) elapsed = 0:0:58:51 / Thu Apr 12 17:31:45 2018
GPGPU-Sim PTX: 311400000 instructions simulated : ctaid=(6,4,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 4179000  inst.: 306319011 (ipc=73.3) sim_rate=86726 (inst/sec) elapsed = 0:0:58:52 / Thu Apr 12 17:31:46 2018
GPGPU-Sim PTX: 311500000 instructions simulated : ctaid=(7,6,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 4181000  inst.: 306387572 (ipc=73.3) sim_rate=86721 (inst/sec) elapsed = 0:0:58:53 / Thu Apr 12 17:31:47 2018
GPGPU-Sim uArch: cycles simulated: 4183000  inst.: 306449687 (ipc=73.3) sim_rate=86714 (inst/sec) elapsed = 0:0:58:54 / Thu Apr 12 17:31:48 2018
GPGPU-Sim PTX: 311600000 instructions simulated : ctaid=(4,3,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 4185000  inst.: 306509438 (ipc=73.2) sim_rate=86707 (inst/sec) elapsed = 0:0:58:55 / Thu Apr 12 17:31:49 2018
GPGPU-Sim PTX: 311700000 instructions simulated : ctaid=(2,1,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 4187500  inst.: 306584219 (ipc=73.2) sim_rate=86703 (inst/sec) elapsed = 0:0:58:56 / Thu Apr 12 17:31:50 2018
GPGPU-Sim uArch: cycles simulated: 4189500  inst.: 306655248 (ipc=73.2) sim_rate=86699 (inst/sec) elapsed = 0:0:58:57 / Thu Apr 12 17:31:51 2018
GPGPU-Sim PTX: 311800000 instructions simulated : ctaid=(7,7,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 4191500  inst.: 306716880 (ipc=73.2) sim_rate=86692 (inst/sec) elapsed = 0:0:58:58 / Thu Apr 12 17:31:52 2018
GPGPU-Sim PTX: 311900000 instructions simulated : ctaid=(2,2,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 4193500  inst.: 306790497 (ipc=73.2) sim_rate=86688 (inst/sec) elapsed = 0:0:58:59 / Thu Apr 12 17:31:53 2018
GPGPU-Sim uArch: cycles simulated: 4195500  inst.: 306849584 (ipc=73.1) sim_rate=86680 (inst/sec) elapsed = 0:0:59:00 / Thu Apr 12 17:31:54 2018
GPGPU-Sim PTX: 312000000 instructions simulated : ctaid=(5,3,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 4197500  inst.: 306911389 (ipc=73.1) sim_rate=86673 (inst/sec) elapsed = 0:0:59:01 / Thu Apr 12 17:31:55 2018
GPGPU-Sim PTX: 312100000 instructions simulated : ctaid=(7,6,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 4199500  inst.: 306977357 (ipc=73.1) sim_rate=86667 (inst/sec) elapsed = 0:0:59:02 / Thu Apr 12 17:31:56 2018
GPGPU-Sim uArch: cycles simulated: 4201500  inst.: 307041901 (ipc=73.1) sim_rate=86661 (inst/sec) elapsed = 0:0:59:03 / Thu Apr 12 17:31:57 2018
GPGPU-Sim PTX: 312200000 instructions simulated : ctaid=(6,3,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 4203500  inst.: 307104516 (ipc=73.1) sim_rate=86654 (inst/sec) elapsed = 0:0:59:04 / Thu Apr 12 17:31:58 2018
GPGPU-Sim uArch: cycles simulated: 4205500  inst.: 307163120 (ipc=73.0) sim_rate=86646 (inst/sec) elapsed = 0:0:59:05 / Thu Apr 12 17:31:59 2018
GPGPU-Sim PTX: 312300000 instructions simulated : ctaid=(6,5,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 4207500  inst.: 307229198 (ipc=73.0) sim_rate=86641 (inst/sec) elapsed = 0:0:59:06 / Thu Apr 12 17:32:00 2018
GPGPU-Sim PTX: 312400000 instructions simulated : ctaid=(7,7,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 4209500  inst.: 307297357 (ipc=73.0) sim_rate=86635 (inst/sec) elapsed = 0:0:59:07 / Thu Apr 12 17:32:01 2018
GPGPU-Sim uArch: cycles simulated: 4211500  inst.: 307356116 (ipc=73.0) sim_rate=86627 (inst/sec) elapsed = 0:0:59:08 / Thu Apr 12 17:32:02 2018
GPGPU-Sim PTX: 312500000 instructions simulated : ctaid=(3,2,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 4213000  inst.: 307409174 (ipc=73.0) sim_rate=86618 (inst/sec) elapsed = 0:0:59:09 / Thu Apr 12 17:32:03 2018
GPGPU-Sim uArch: Shader 13 finished CTA #2 (4213531,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4214043,0), 2 CTAs running
GPGPU-Sim PTX: 312600000 instructions simulated : ctaid=(3,2,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 4215000  inst.: 307459581 (ipc=72.9) sim_rate=86608 (inst/sec) elapsed = 0:0:59:10 / Thu Apr 12 17:32:04 2018
GPGPU-Sim uArch: cycles simulated: 4217000  inst.: 307528940 (ipc=72.9) sim_rate=86603 (inst/sec) elapsed = 0:0:59:11 / Thu Apr 12 17:32:05 2018
GPGPU-Sim PTX: 312700000 instructions simulated : ctaid=(2,1,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 4219500  inst.: 307605114 (ipc=72.9) sim_rate=86600 (inst/sec) elapsed = 0:0:59:12 / Thu Apr 12 17:32:06 2018
GPGPU-Sim PTX: 312800000 instructions simulated : ctaid=(7,6,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 4221500  inst.: 307657346 (ipc=72.9) sim_rate=86590 (inst/sec) elapsed = 0:0:59:13 / Thu Apr 12 17:32:07 2018
GPGPU-Sim uArch: cycles simulated: 4224000  inst.: 307734874 (ipc=72.9) sim_rate=86588 (inst/sec) elapsed = 0:0:59:14 / Thu Apr 12 17:32:08 2018
GPGPU-Sim PTX: 312900000 instructions simulated : ctaid=(4,2,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 4226000  inst.: 307811063 (ipc=72.8) sim_rate=86585 (inst/sec) elapsed = 0:0:59:15 / Thu Apr 12 17:32:09 2018
GPGPU-Sim PTX: 313000000 instructions simulated : ctaid=(8,5,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 4228000  inst.: 307860772 (ipc=72.8) sim_rate=86575 (inst/sec) elapsed = 0:0:59:16 / Thu Apr 12 17:32:10 2018
GPGPU-Sim uArch: cycles simulated: 4230000  inst.: 307923981 (ipc=72.8) sim_rate=86568 (inst/sec) elapsed = 0:0:59:17 / Thu Apr 12 17:32:11 2018
GPGPU-Sim PTX: 313100000 instructions simulated : ctaid=(4,2,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 4232000  inst.: 307978375 (ipc=72.8) sim_rate=86559 (inst/sec) elapsed = 0:0:59:18 / Thu Apr 12 17:32:12 2018
GPGPU-Sim PTX: 313200000 instructions simulated : ctaid=(8,5,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 4234000  inst.: 308042726 (ipc=72.8) sim_rate=86553 (inst/sec) elapsed = 0:0:59:19 / Thu Apr 12 17:32:13 2018
GPGPU-Sim uArch: cycles simulated: 4236000  inst.: 308104487 (ipc=72.7) sim_rate=86546 (inst/sec) elapsed = 0:0:59:20 / Thu Apr 12 17:32:14 2018
GPGPU-Sim PTX: 313300000 instructions simulated : ctaid=(8,5,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 4238000  inst.: 308165289 (ipc=72.7) sim_rate=86538 (inst/sec) elapsed = 0:0:59:21 / Thu Apr 12 17:32:15 2018
GPGPU-Sim uArch: cycles simulated: 4240000  inst.: 308224032 (ipc=72.7) sim_rate=86531 (inst/sec) elapsed = 0:0:59:22 / Thu Apr 12 17:32:16 2018
GPGPU-Sim PTX: 313400000 instructions simulated : ctaid=(7,3,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 4242000  inst.: 308289168 (ipc=72.7) sim_rate=86525 (inst/sec) elapsed = 0:0:59:23 / Thu Apr 12 17:32:17 2018
GPGPU-Sim PTX: 313500000 instructions simulated : ctaid=(3,2,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 4244500  inst.: 308358726 (ipc=72.6) sim_rate=86520 (inst/sec) elapsed = 0:0:59:24 / Thu Apr 12 17:32:18 2018
GPGPU-Sim uArch: cycles simulated: 4246500  inst.: 308423524 (ipc=72.6) sim_rate=86514 (inst/sec) elapsed = 0:0:59:25 / Thu Apr 12 17:32:19 2018
GPGPU-Sim PTX: 313600000 instructions simulated : ctaid=(8,6,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 4248500  inst.: 308482871 (ipc=72.6) sim_rate=86506 (inst/sec) elapsed = 0:0:59:26 / Thu Apr 12 17:32:20 2018
GPGPU-Sim PTX: 313700000 instructions simulated : ctaid=(7,4,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 4250500  inst.: 308545281 (ipc=72.6) sim_rate=86499 (inst/sec) elapsed = 0:0:59:27 / Thu Apr 12 17:32:21 2018
GPGPU-Sim uArch: cycles simulated: 4253000  inst.: 308616907 (ipc=72.6) sim_rate=86495 (inst/sec) elapsed = 0:0:59:28 / Thu Apr 12 17:32:22 2018
GPGPU-Sim PTX: 313800000 instructions simulated : ctaid=(2,2,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 4254500  inst.: 308662615 (ipc=72.5) sim_rate=86484 (inst/sec) elapsed = 0:0:59:29 / Thu Apr 12 17:32:23 2018
GPGPU-Sim uArch: cycles simulated: 4256500  inst.: 308722226 (ipc=72.5) sim_rate=86476 (inst/sec) elapsed = 0:0:59:30 / Thu Apr 12 17:32:24 2018
GPGPU-Sim PTX: 313900000 instructions simulated : ctaid=(5,3,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 4258500  inst.: 308781254 (ipc=72.5) sim_rate=86469 (inst/sec) elapsed = 0:0:59:31 / Thu Apr 12 17:32:25 2018
GPGPU-Sim PTX: 314000000 instructions simulated : ctaid=(7,4,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 4260500  inst.: 308837099 (ipc=72.5) sim_rate=86460 (inst/sec) elapsed = 0:0:59:32 / Thu Apr 12 17:32:26 2018
GPGPU-Sim uArch: cycles simulated: 4262500  inst.: 308890407 (ipc=72.5) sim_rate=86451 (inst/sec) elapsed = 0:0:59:33 / Thu Apr 12 17:32:27 2018
GPGPU-Sim PTX: 314100000 instructions simulated : ctaid=(3,3,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 4264500  inst.: 308960279 (ipc=72.4) sim_rate=86446 (inst/sec) elapsed = 0:0:59:34 / Thu Apr 12 17:32:28 2018
GPGPU-Sim PTX: 314200000 instructions simulated : ctaid=(2,2,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 4267000  inst.: 309030110 (ipc=72.4) sim_rate=86441 (inst/sec) elapsed = 0:0:59:35 / Thu Apr 12 17:32:29 2018
GPGPU-Sim uArch: cycles simulated: 4269000  inst.: 309086011 (ipc=72.4) sim_rate=86433 (inst/sec) elapsed = 0:0:59:36 / Thu Apr 12 17:32:30 2018
GPGPU-Sim PTX: 314300000 instructions simulated : ctaid=(7,3,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 4271000  inst.: 309140586 (ipc=72.4) sim_rate=86424 (inst/sec) elapsed = 0:0:59:37 / Thu Apr 12 17:32:31 2018
GPGPU-Sim PTX: 314400000 instructions simulated : ctaid=(7,3,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 4273500  inst.: 309212047 (ipc=72.4) sim_rate=86420 (inst/sec) elapsed = 0:0:59:38 / Thu Apr 12 17:32:32 2018
GPGPU-Sim uArch: cycles simulated: 4275500  inst.: 309269994 (ipc=72.3) sim_rate=86412 (inst/sec) elapsed = 0:0:59:39 / Thu Apr 12 17:32:33 2018
GPGPU-Sim PTX: 314500000 instructions simulated : ctaid=(5,2,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 4277500  inst.: 309328671 (ipc=72.3) sim_rate=86404 (inst/sec) elapsed = 0:0:59:40 / Thu Apr 12 17:32:34 2018
GPGPU-Sim uArch: cycles simulated: 4280000  inst.: 309399198 (ipc=72.3) sim_rate=86400 (inst/sec) elapsed = 0:0:59:41 / Thu Apr 12 17:32:35 2018
GPGPU-Sim PTX: 314600000 instructions simulated : ctaid=(5,2,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 4282500  inst.: 309468838 (ipc=72.3) sim_rate=86395 (inst/sec) elapsed = 0:0:59:42 / Thu Apr 12 17:32:36 2018
GPGPU-Sim PTX: 314700000 instructions simulated : ctaid=(6,3,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 4284500  inst.: 309523683 (ipc=72.2) sim_rate=86386 (inst/sec) elapsed = 0:0:59:43 / Thu Apr 12 17:32:37 2018
GPGPU-Sim uArch: cycles simulated: 4286500  inst.: 309580378 (ipc=72.2) sim_rate=86378 (inst/sec) elapsed = 0:0:59:44 / Thu Apr 12 17:32:38 2018
GPGPU-Sim PTX: 314800000 instructions simulated : ctaid=(6,6,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 4288500  inst.: 309636285 (ipc=72.2) sim_rate=86369 (inst/sec) elapsed = 0:0:59:45 / Thu Apr 12 17:32:39 2018
GPGPU-Sim uArch: cycles simulated: 4290500  inst.: 309688315 (ipc=72.2) sim_rate=86360 (inst/sec) elapsed = 0:0:59:46 / Thu Apr 12 17:32:40 2018
GPGPU-Sim uArch: Shader 11 finished CTA #4 (4290875,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim PTX: 314900000 instructions simulated : ctaid=(6,5,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 4292500  inst.: 309735629 (ipc=72.2) sim_rate=86349 (inst/sec) elapsed = 0:0:59:47 / Thu Apr 12 17:32:41 2018
GPGPU-Sim uArch: cycles simulated: 4294500  inst.: 309791580 (ipc=72.1) sim_rate=86341 (inst/sec) elapsed = 0:0:59:48 / Thu Apr 12 17:32:42 2018
GPGPU-Sim PTX: 315000000 instructions simulated : ctaid=(6,5,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 4297000  inst.: 309854762 (ipc=72.1) sim_rate=86334 (inst/sec) elapsed = 0:0:59:49 / Thu Apr 12 17:32:43 2018
GPGPU-Sim PTX: 315100000 instructions simulated : ctaid=(7,3,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 4299000  inst.: 309903344 (ipc=72.1) sim_rate=86324 (inst/sec) elapsed = 0:0:59:50 / Thu Apr 12 17:32:44 2018
GPGPU-Sim uArch: cycles simulated: 4301500  inst.: 309966079 (ipc=72.1) sim_rate=86317 (inst/sec) elapsed = 0:0:59:51 / Thu Apr 12 17:32:45 2018
GPGPU-Sim PTX: 315200000 instructions simulated : ctaid=(8,5,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 4304000  inst.: 310025124 (ipc=72.0) sim_rate=86309 (inst/sec) elapsed = 0:0:59:52 / Thu Apr 12 17:32:46 2018
GPGPU-Sim uArch: Shader 12 finished CTA #4 (4304665,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (4305859,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim uArch: cycles simulated: 4306500  inst.: 310083579 (ipc=72.0) sim_rate=86302 (inst/sec) elapsed = 0:0:59:53 / Thu Apr 12 17:32:47 2018
GPGPU-Sim PTX: 315300000 instructions simulated : ctaid=(6,6,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 4309000  inst.: 310142689 (ipc=72.0) sim_rate=86294 (inst/sec) elapsed = 0:0:59:54 / Thu Apr 12 17:32:48 2018
GPGPU-Sim PTX: 315400000 instructions simulated : ctaid=(3,3,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 4311500  inst.: 310203748 (ipc=71.9) sim_rate=86287 (inst/sec) elapsed = 0:0:59:55 / Thu Apr 12 17:32:49 2018
GPGPU-Sim uArch: cycles simulated: 4314000  inst.: 310260233 (ipc=71.9) sim_rate=86279 (inst/sec) elapsed = 0:0:59:56 / Thu Apr 12 17:32:50 2018
GPGPU-Sim PTX: 315500000 instructions simulated : ctaid=(7,3,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 4316500  inst.: 310318253 (ipc=71.9) sim_rate=86271 (inst/sec) elapsed = 0:0:59:57 / Thu Apr 12 17:32:51 2018
GPGPU-Sim uArch: cycles simulated: 4319000  inst.: 310374660 (ipc=71.9) sim_rate=86263 (inst/sec) elapsed = 0:0:59:58 / Thu Apr 12 17:32:52 2018
GPGPU-Sim PTX: 315600000 instructions simulated : ctaid=(8,5,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 4321500  inst.: 310431898 (ipc=71.8) sim_rate=86255 (inst/sec) elapsed = 0:0:59:59 / Thu Apr 12 17:32:53 2018
GPGPU-Sim PTX: 315700000 instructions simulated : ctaid=(2,2,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 4324000  inst.: 310494113 (ipc=71.8) sim_rate=86248 (inst/sec) elapsed = 0:1:00:00 / Thu Apr 12 17:32:54 2018
GPGPU-Sim uArch: cycles simulated: 4326500  inst.: 310547457 (ipc=71.8) sim_rate=86239 (inst/sec) elapsed = 0:1:00:01 / Thu Apr 12 17:32:55 2018
GPGPU-Sim PTX: 315800000 instructions simulated : ctaid=(7,4,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 4329000  inst.: 310603164 (ipc=71.7) sim_rate=86230 (inst/sec) elapsed = 0:1:00:02 / Thu Apr 12 17:32:56 2018
GPGPU-Sim uArch: cycles simulated: 4331000  inst.: 310659214 (ipc=71.7) sim_rate=86222 (inst/sec) elapsed = 0:1:00:03 / Thu Apr 12 17:32:57 2018
GPGPU-Sim PTX: 315900000 instructions simulated : ctaid=(5,3,0) tid=(4,5,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (4331969,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim uArch: cycles simulated: 4334000  inst.: 310717602 (ipc=71.7) sim_rate=86214 (inst/sec) elapsed = 0:1:00:04 / Thu Apr 12 17:32:58 2018
GPGPU-Sim uArch: cycles simulated: 4336000  inst.: 310766904 (ipc=71.7) sim_rate=86204 (inst/sec) elapsed = 0:1:00:05 / Thu Apr 12 17:32:59 2018
GPGPU-Sim PTX: 316000000 instructions simulated : ctaid=(6,3,0) tid=(0,2,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (4336545,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim uArch: cycles simulated: 4339000  inst.: 310828473 (ipc=71.6) sim_rate=86197 (inst/sec) elapsed = 0:1:00:06 / Thu Apr 12 17:33:00 2018
GPGPU-Sim PTX: 316100000 instructions simulated : ctaid=(3,3,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 4342000  inst.: 310886577 (ipc=71.6) sim_rate=86189 (inst/sec) elapsed = 0:1:00:07 / Thu Apr 12 17:33:01 2018
GPGPU-Sim uArch: cycles simulated: 4345000  inst.: 310944897 (ipc=71.6) sim_rate=86182 (inst/sec) elapsed = 0:1:00:08 / Thu Apr 12 17:33:02 2018
GPGPU-Sim PTX: 316200000 instructions simulated : ctaid=(3,3,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 4348500  inst.: 311008638 (ipc=71.5) sim_rate=86175 (inst/sec) elapsed = 0:1:00:09 / Thu Apr 12 17:33:03 2018
GPGPU-Sim uArch: cycles simulated: 4351000  inst.: 311060553 (ipc=71.5) sim_rate=86166 (inst/sec) elapsed = 0:1:00:10 / Thu Apr 12 17:33:04 2018
GPGPU-Sim PTX: 316300000 instructions simulated : ctaid=(2,2,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 4354000  inst.: 311120592 (ipc=71.5) sim_rate=86159 (inst/sec) elapsed = 0:1:00:11 / Thu Apr 12 17:33:05 2018
GPGPU-Sim PTX: 316400000 instructions simulated : ctaid=(4,2,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 4357000  inst.: 311180190 (ipc=71.4) sim_rate=86151 (inst/sec) elapsed = 0:1:00:12 / Thu Apr 12 17:33:06 2018
GPGPU-Sim uArch: cycles simulated: 4360000  inst.: 311234990 (ipc=71.4) sim_rate=86143 (inst/sec) elapsed = 0:1:00:13 / Thu Apr 12 17:33:07 2018
GPGPU-Sim PTX: 316500000 instructions simulated : ctaid=(6,5,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 4363000  inst.: 311295188 (ipc=71.3) sim_rate=86135 (inst/sec) elapsed = 0:1:00:14 / Thu Apr 12 17:33:08 2018
GPGPU-Sim uArch: cycles simulated: 4366000  inst.: 311350939 (ipc=71.3) sim_rate=86127 (inst/sec) elapsed = 0:1:00:15 / Thu Apr 12 17:33:09 2018
GPGPU-Sim PTX: 316600000 instructions simulated : ctaid=(7,5,0) tid=(2,5,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4368650,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 4369000  inst.: 311406092 (ipc=71.3) sim_rate=86118 (inst/sec) elapsed = 0:1:00:16 / Thu Apr 12 17:33:10 2018
GPGPU-Sim PTX: 316700000 instructions simulated : ctaid=(8,6,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 4372000  inst.: 311461426 (ipc=71.2) sim_rate=86110 (inst/sec) elapsed = 0:1:00:17 / Thu Apr 12 17:33:11 2018
GPGPU-Sim uArch: cycles simulated: 4375000  inst.: 311521288 (ipc=71.2) sim_rate=86103 (inst/sec) elapsed = 0:1:00:18 / Thu Apr 12 17:33:12 2018
GPGPU-Sim PTX: 316800000 instructions simulated : ctaid=(7,3,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 4378000  inst.: 311573229 (ipc=71.2) sim_rate=86093 (inst/sec) elapsed = 0:1:00:19 / Thu Apr 12 17:33:13 2018
GPGPU-Sim uArch: cycles simulated: 4381500  inst.: 311637064 (ipc=71.1) sim_rate=86087 (inst/sec) elapsed = 0:1:00:20 / Thu Apr 12 17:33:14 2018
GPGPU-Sim PTX: 316900000 instructions simulated : ctaid=(8,5,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 4384500  inst.: 311695197 (ipc=71.1) sim_rate=86079 (inst/sec) elapsed = 0:1:00:21 / Thu Apr 12 17:33:15 2018
GPGPU-Sim uArch: cycles simulated: 4387000  inst.: 311739196 (ipc=71.1) sim_rate=86068 (inst/sec) elapsed = 0:1:00:22 / Thu Apr 12 17:33:16 2018
GPGPU-Sim PTX: 317000000 instructions simulated : ctaid=(5,3,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 4390000  inst.: 311794698 (ipc=71.0) sim_rate=86059 (inst/sec) elapsed = 0:1:00:23 / Thu Apr 12 17:33:17 2018
GPGPU-Sim uArch: cycles simulated: 4393000  inst.: 311843464 (ipc=71.0) sim_rate=86049 (inst/sec) elapsed = 0:1:00:24 / Thu Apr 12 17:33:18 2018
GPGPU-Sim PTX: 317100000 instructions simulated : ctaid=(6,6,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 4395500  inst.: 311886491 (ipc=71.0) sim_rate=86037 (inst/sec) elapsed = 0:1:00:25 / Thu Apr 12 17:33:19 2018
GPGPU-Sim uArch: cycles simulated: 4398500  inst.: 311934621 (ipc=70.9) sim_rate=86027 (inst/sec) elapsed = 0:1:00:26 / Thu Apr 12 17:33:20 2018
GPGPU-Sim PTX: 317200000 instructions simulated : ctaid=(8,5,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 4401500  inst.: 311985122 (ipc=70.9) sim_rate=86017 (inst/sec) elapsed = 0:1:00:27 / Thu Apr 12 17:33:21 2018
GPGPU-Sim PTX: 317300000 instructions simulated : ctaid=(2,2,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 4405000  inst.: 312040669 (ipc=70.8) sim_rate=86009 (inst/sec) elapsed = 0:1:00:28 / Thu Apr 12 17:33:22 2018
GPGPU-Sim uArch: cycles simulated: 4408000  inst.: 312093465 (ipc=70.8) sim_rate=85999 (inst/sec) elapsed = 0:1:00:29 / Thu Apr 12 17:33:23 2018
GPGPU-Sim PTX: 317400000 instructions simulated : ctaid=(8,5,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 4411500  inst.: 312151742 (ipc=70.8) sim_rate=85992 (inst/sec) elapsed = 0:1:00:30 / Thu Apr 12 17:33:24 2018
GPGPU-Sim uArch: cycles simulated: 4414500  inst.: 312203151 (ipc=70.7) sim_rate=85982 (inst/sec) elapsed = 0:1:00:31 / Thu Apr 12 17:33:25 2018
GPGPU-Sim PTX: 317500000 instructions simulated : ctaid=(3,3,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 4417500  inst.: 312252460 (ipc=70.7) sim_rate=85972 (inst/sec) elapsed = 0:1:00:32 / Thu Apr 12 17:33:26 2018
GPGPU-Sim uArch: cycles simulated: 4420500  inst.: 312306137 (ipc=70.6) sim_rate=85963 (inst/sec) elapsed = 0:1:00:33 / Thu Apr 12 17:33:27 2018
GPGPU-Sim uArch: Shader 6 finished CTA #1 (4421713,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim PTX: 317600000 instructions simulated : ctaid=(4,2,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 4423500  inst.: 312352356 (ipc=70.6) sim_rate=85952 (inst/sec) elapsed = 0:1:00:34 / Thu Apr 12 17:33:28 2018
GPGPU-Sim uArch: cycles simulated: 4426500  inst.: 312398174 (ipc=70.6) sim_rate=85941 (inst/sec) elapsed = 0:1:00:35 / Thu Apr 12 17:33:29 2018
GPGPU-Sim uArch: Shader 1 finished CTA #4 (4427316,0), 1 CTAs running
GPGPU-Sim PTX: 317700000 instructions simulated : ctaid=(8,6,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 4429500  inst.: 312438856 (ipc=70.5) sim_rate=85929 (inst/sec) elapsed = 0:1:00:36 / Thu Apr 12 17:33:30 2018
GPGPU-Sim uArch: cycles simulated: 4432500  inst.: 312483798 (ipc=70.5) sim_rate=85918 (inst/sec) elapsed = 0:1:00:37 / Thu Apr 12 17:33:31 2018
GPGPU-Sim PTX: 317800000 instructions simulated : ctaid=(8,5,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 4435500  inst.: 312528030 (ipc=70.5) sim_rate=85906 (inst/sec) elapsed = 0:1:00:38 / Thu Apr 12 17:33:32 2018
GPGPU-Sim uArch: cycles simulated: 4438500  inst.: 312569493 (ipc=70.4) sim_rate=85894 (inst/sec) elapsed = 0:1:00:39 / Thu Apr 12 17:33:33 2018
GPGPU-Sim uArch: cycles simulated: 4441500  inst.: 312614500 (ipc=70.4) sim_rate=85883 (inst/sec) elapsed = 0:1:00:40 / Thu Apr 12 17:33:34 2018
GPGPU-Sim PTX: 317900000 instructions simulated : ctaid=(8,6,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 4445000  inst.: 312659171 (ipc=70.3) sim_rate=85871 (inst/sec) elapsed = 0:1:00:41 / Thu Apr 12 17:33:35 2018
GPGPU-Sim uArch: cycles simulated: 4448500  inst.: 312710428 (ipc=70.3) sim_rate=85862 (inst/sec) elapsed = 0:1:00:42 / Thu Apr 12 17:33:36 2018
GPGPU-Sim PTX: 318000000 instructions simulated : ctaid=(8,4,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 4451500  inst.: 312752877 (ipc=70.3) sim_rate=85850 (inst/sec) elapsed = 0:1:00:43 / Thu Apr 12 17:33:37 2018
GPGPU-Sim uArch: Shader 7 finished CTA #3 (4453866,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim uArch: cycles simulated: 4455000  inst.: 312802539 (ipc=70.2) sim_rate=85840 (inst/sec) elapsed = 0:1:00:44 / Thu Apr 12 17:33:38 2018
GPGPU-Sim PTX: 318100000 instructions simulated : ctaid=(7,5,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 4458000  inst.: 312842701 (ipc=70.2) sim_rate=85827 (inst/sec) elapsed = 0:1:00:45 / Thu Apr 12 17:33:39 2018
GPGPU-Sim uArch: cycles simulated: 4462000  inst.: 312897968 (ipc=70.1) sim_rate=85819 (inst/sec) elapsed = 0:1:00:46 / Thu Apr 12 17:33:40 2018
GPGPU-Sim PTX: 318200000 instructions simulated : ctaid=(8,6,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 4465500  inst.: 312946020 (ipc=70.1) sim_rate=85809 (inst/sec) elapsed = 0:1:00:47 / Thu Apr 12 17:33:41 2018
GPGPU-Sim uArch: cycles simulated: 4469500  inst.: 312996979 (ipc=70.0) sim_rate=85799 (inst/sec) elapsed = 0:1:00:48 / Thu Apr 12 17:33:42 2018
GPGPU-Sim PTX: 318300000 instructions simulated : ctaid=(5,3,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 4472500  inst.: 313040155 (ipc=70.0) sim_rate=85787 (inst/sec) elapsed = 0:1:00:49 / Thu Apr 12 17:33:43 2018
GPGPU-Sim uArch: cycles simulated: 4476000  inst.: 313085118 (ipc=69.9) sim_rate=85776 (inst/sec) elapsed = 0:1:00:50 / Thu Apr 12 17:33:44 2018
GPGPU-Sim PTX: 318400000 instructions simulated : ctaid=(7,3,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 4479500  inst.: 313129295 (ipc=69.9) sim_rate=85765 (inst/sec) elapsed = 0:1:00:51 / Thu Apr 12 17:33:45 2018
GPGPU-Sim uArch: cycles simulated: 4483000  inst.: 313178773 (ipc=69.9) sim_rate=85755 (inst/sec) elapsed = 0:1:00:52 / Thu Apr 12 17:33:46 2018
GPGPU-Sim PTX: 318500000 instructions simulated : ctaid=(4,2,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 4486500  inst.: 313225420 (ipc=69.8) sim_rate=85744 (inst/sec) elapsed = 0:1:00:53 / Thu Apr 12 17:33:47 2018
GPGPU-Sim uArch: Shader 1 finished CTA #2 (4488241,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim uArch: cycles simulated: 4490000  inst.: 313271460 (ipc=69.8) sim_rate=85733 (inst/sec) elapsed = 0:1:00:54 / Thu Apr 12 17:33:48 2018
GPGPU-Sim PTX: 318600000 instructions simulated : ctaid=(7,3,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 4493500  inst.: 313312260 (ipc=69.7) sim_rate=85721 (inst/sec) elapsed = 0:1:00:55 / Thu Apr 12 17:33:49 2018
GPGPU-Sim uArch: cycles simulated: 4497500  inst.: 313366216 (ipc=69.7) sim_rate=85712 (inst/sec) elapsed = 0:1:00:56 / Thu Apr 12 17:33:50 2018
GPGPU-Sim PTX: 318700000 instructions simulated : ctaid=(4,2,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 4501500  inst.: 313413006 (ipc=69.6) sim_rate=85702 (inst/sec) elapsed = 0:1:00:57 / Thu Apr 12 17:33:51 2018
GPGPU-Sim uArch: cycles simulated: 4505500  inst.: 313460347 (ipc=69.6) sim_rate=85691 (inst/sec) elapsed = 0:1:00:58 / Thu Apr 12 17:33:52 2018
GPGPU-Sim PTX: 318800000 instructions simulated : ctaid=(8,5,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 4509000  inst.: 313505475 (ipc=69.5) sim_rate=85680 (inst/sec) elapsed = 0:1:00:59 / Thu Apr 12 17:33:53 2018
GPGPU-Sim uArch: cycles simulated: 4512500  inst.: 313543567 (ipc=69.5) sim_rate=85667 (inst/sec) elapsed = 0:1:01:00 / Thu Apr 12 17:33:54 2018
GPGPU-Sim uArch: cycles simulated: 4516500  inst.: 313594780 (ipc=69.4) sim_rate=85658 (inst/sec) elapsed = 0:1:01:01 / Thu Apr 12 17:33:55 2018
GPGPU-Sim PTX: 318900000 instructions simulated : ctaid=(8,6,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 4520000  inst.: 313639105 (ipc=69.4) sim_rate=85646 (inst/sec) elapsed = 0:1:01:02 / Thu Apr 12 17:33:56 2018
GPGPU-Sim uArch: cycles simulated: 4523500  inst.: 313683850 (ipc=69.3) sim_rate=85635 (inst/sec) elapsed = 0:1:01:03 / Thu Apr 12 17:33:57 2018
GPGPU-Sim PTX: 319000000 instructions simulated : ctaid=(7,5,0) tid=(1,7,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (4525430,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 4527000  inst.: 313723185 (ipc=69.3) sim_rate=85623 (inst/sec) elapsed = 0:1:01:04 / Thu Apr 12 17:33:58 2018
GPGPU-Sim uArch: Shader 0 finished CTA #2 (4529709,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim uArch: cycles simulated: 4530500  inst.: 313760147 (ipc=69.3) sim_rate=85609 (inst/sec) elapsed = 0:1:01:05 / Thu Apr 12 17:33:59 2018
GPGPU-Sim PTX: 319100000 instructions simulated : ctaid=(4,2,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 4535500  inst.: 313808322 (ipc=69.2) sim_rate=85599 (inst/sec) elapsed = 0:1:01:06 / Thu Apr 12 17:34:00 2018
GPGPU-Sim uArch: cycles simulated: 4539500  inst.: 313845816 (ipc=69.1) sim_rate=85586 (inst/sec) elapsed = 0:1:01:07 / Thu Apr 12 17:34:01 2018
GPGPU-Sim uArch: cycles simulated: 4544000  inst.: 313889231 (ipc=69.1) sim_rate=85575 (inst/sec) elapsed = 0:1:01:08 / Thu Apr 12 17:34:02 2018
GPGPU-Sim PTX: 319200000 instructions simulated : ctaid=(7,3,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 4548500  inst.: 313930746 (ipc=69.0) sim_rate=85563 (inst/sec) elapsed = 0:1:01:09 / Thu Apr 12 17:34:03 2018
GPGPU-Sim uArch: cycles simulated: 4553000  inst.: 313974354 (ipc=69.0) sim_rate=85551 (inst/sec) elapsed = 0:1:01:10 / Thu Apr 12 17:34:04 2018
GPGPU-Sim PTX: 319300000 instructions simulated : ctaid=(8,6,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 4557500  inst.: 314016722 (ipc=68.9) sim_rate=85539 (inst/sec) elapsed = 0:1:01:11 / Thu Apr 12 17:34:05 2018
GPGPU-Sim uArch: cycles simulated: 4562000  inst.: 314061836 (ipc=68.8) sim_rate=85528 (inst/sec) elapsed = 0:1:01:12 / Thu Apr 12 17:34:06 2018
GPGPU-Sim PTX: 319400000 instructions simulated : ctaid=(8,5,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 4566500  inst.: 314102515 (ipc=68.8) sim_rate=85516 (inst/sec) elapsed = 0:1:01:13 / Thu Apr 12 17:34:07 2018
GPGPU-Sim uArch: cycles simulated: 4571000  inst.: 314148529 (ipc=68.7) sim_rate=85505 (inst/sec) elapsed = 0:1:01:14 / Thu Apr 12 17:34:08 2018
GPGPU-Sim uArch: Shader 5 finished CTA #2 (4573163,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim PTX: 319500000 instructions simulated : ctaid=(5,3,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 4575500  inst.: 314189825 (ipc=68.7) sim_rate=85493 (inst/sec) elapsed = 0:1:01:15 / Thu Apr 12 17:34:09 2018
GPGPU-Sim uArch: cycles simulated: 4580500  inst.: 314232437 (ipc=68.6) sim_rate=85482 (inst/sec) elapsed = 0:1:01:16 / Thu Apr 12 17:34:10 2018
GPGPU-Sim uArch: cycles simulated: 4585500  inst.: 314272664 (ipc=68.5) sim_rate=85469 (inst/sec) elapsed = 0:1:01:17 / Thu Apr 12 17:34:11 2018
GPGPU-Sim PTX: 319600000 instructions simulated : ctaid=(7,6,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 4590500  inst.: 314318352 (ipc=68.5) sim_rate=85459 (inst/sec) elapsed = 0:1:01:18 / Thu Apr 12 17:34:12 2018
GPGPU-Sim uArch: cycles simulated: 4595500  inst.: 314358973 (ipc=68.4) sim_rate=85446 (inst/sec) elapsed = 0:1:01:19 / Thu Apr 12 17:34:13 2018
GPGPU-Sim PTX: 319700000 instructions simulated : ctaid=(5,2,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 4600500  inst.: 314406799 (ipc=68.3) sim_rate=85436 (inst/sec) elapsed = 0:1:01:20 / Thu Apr 12 17:34:14 2018
GPGPU-Sim uArch: cycles simulated: 4605000  inst.: 314448807 (ipc=68.3) sim_rate=85424 (inst/sec) elapsed = 0:1:01:21 / Thu Apr 12 17:34:15 2018
GPGPU-Sim PTX: 319800000 instructions simulated : ctaid=(4,3,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 4610000  inst.: 314490426 (ipc=68.2) sim_rate=85412 (inst/sec) elapsed = 0:1:01:22 / Thu Apr 12 17:34:16 2018
GPGPU-Sim uArch: cycles simulated: 4615000  inst.: 314538765 (ipc=68.2) sim_rate=85402 (inst/sec) elapsed = 0:1:01:23 / Thu Apr 12 17:34:17 2018
GPGPU-Sim PTX: 319900000 instructions simulated : ctaid=(5,2,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 4619500  inst.: 314574089 (ipc=68.1) sim_rate=85389 (inst/sec) elapsed = 0:1:01:24 / Thu Apr 12 17:34:18 2018
GPGPU-Sim uArch: cycles simulated: 4625000  inst.: 314623779 (ipc=68.0) sim_rate=85379 (inst/sec) elapsed = 0:1:01:25 / Thu Apr 12 17:34:19 2018
GPGPU-Sim uArch: cycles simulated: 4629500  inst.: 314658635 (ipc=68.0) sim_rate=85365 (inst/sec) elapsed = 0:1:01:26 / Thu Apr 12 17:34:20 2018
GPGPU-Sim PTX: 320000000 instructions simulated : ctaid=(8,6,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 4634500  inst.: 314702675 (ipc=67.9) sim_rate=85354 (inst/sec) elapsed = 0:1:01:27 / Thu Apr 12 17:34:21 2018
GPGPU-Sim uArch: cycles simulated: 4639500  inst.: 314746628 (ipc=67.8) sim_rate=85343 (inst/sec) elapsed = 0:1:01:28 / Thu Apr 12 17:34:22 2018
GPGPU-Sim PTX: 320100000 instructions simulated : ctaid=(8,6,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 4644000  inst.: 314788295 (ipc=67.8) sim_rate=85331 (inst/sec) elapsed = 0:1:01:29 / Thu Apr 12 17:34:23 2018
GPGPU-Sim uArch: cycles simulated: 4649500  inst.: 314838852 (ipc=67.7) sim_rate=85322 (inst/sec) elapsed = 0:1:01:30 / Thu Apr 12 17:34:24 2018
GPGPU-Sim PTX: 320200000 instructions simulated : ctaid=(8,5,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 4653500  inst.: 314871865 (ipc=67.7) sim_rate=85308 (inst/sec) elapsed = 0:1:01:31 / Thu Apr 12 17:34:25 2018
GPGPU-Sim uArch: cycles simulated: 4658500  inst.: 314917993 (ipc=67.6) sim_rate=85297 (inst/sec) elapsed = 0:1:01:32 / Thu Apr 12 17:34:26 2018
GPGPU-Sim uArch: Shader 2 finished CTA #4 (4662375,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 4663000  inst.: 314952185 (ipc=67.5) sim_rate=85283 (inst/sec) elapsed = 0:1:01:33 / Thu Apr 12 17:34:27 2018
GPGPU-Sim PTX: 320300000 instructions simulated : ctaid=(8,5,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 4668500  inst.: 314997447 (ipc=67.5) sim_rate=85272 (inst/sec) elapsed = 0:1:01:34 / Thu Apr 12 17:34:28 2018
GPGPU-Sim uArch: cycles simulated: 4674000  inst.: 315033745 (ipc=67.4) sim_rate=85259 (inst/sec) elapsed = 0:1:01:35 / Thu Apr 12 17:34:29 2018
GPGPU-Sim PTX: 320400000 instructions simulated : ctaid=(5,2,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 4679000  inst.: 315074528 (ipc=67.3) sim_rate=85247 (inst/sec) elapsed = 0:1:01:36 / Thu Apr 12 17:34:30 2018
GPGPU-Sim uArch: cycles simulated: 4684000  inst.: 315111484 (ipc=67.3) sim_rate=85234 (inst/sec) elapsed = 0:1:01:37 / Thu Apr 12 17:34:31 2018
GPGPU-Sim uArch: cycles simulated: 4688000  inst.: 315143886 (ipc=67.2) sim_rate=85220 (inst/sec) elapsed = 0:1:01:38 / Thu Apr 12 17:34:32 2018
GPGPU-Sim PTX: 320500000 instructions simulated : ctaid=(8,5,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 4693000  inst.: 315179690 (ipc=67.2) sim_rate=85206 (inst/sec) elapsed = 0:1:01:39 / Thu Apr 12 17:34:33 2018
GPGPU-Sim uArch: cycles simulated: 4698000  inst.: 315214535 (ipc=67.1) sim_rate=85193 (inst/sec) elapsed = 0:1:01:40 / Thu Apr 12 17:34:34 2018
GPGPU-Sim uArch: cycles simulated: 4703000  inst.: 315249576 (ipc=67.0) sim_rate=85179 (inst/sec) elapsed = 0:1:01:41 / Thu Apr 12 17:34:35 2018
GPGPU-Sim PTX: 320600000 instructions simulated : ctaid=(5,3,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 4708000  inst.: 315295064 (ipc=67.0) sim_rate=85168 (inst/sec) elapsed = 0:1:01:42 / Thu Apr 12 17:34:36 2018
GPGPU-Sim uArch: cycles simulated: 4713000  inst.: 315328724 (ipc=66.9) sim_rate=85154 (inst/sec) elapsed = 0:1:01:43 / Thu Apr 12 17:34:37 2018
GPGPU-Sim PTX: 320700000 instructions simulated : ctaid=(8,5,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 4717500  inst.: 315361908 (ipc=66.8) sim_rate=85140 (inst/sec) elapsed = 0:1:01:44 / Thu Apr 12 17:34:38 2018
GPGPU-Sim uArch: cycles simulated: 4723000  inst.: 315399131 (ipc=66.8) sim_rate=85127 (inst/sec) elapsed = 0:1:01:45 / Thu Apr 12 17:34:39 2018
GPGPU-Sim uArch: cycles simulated: 4728000  inst.: 315432203 (ipc=66.7) sim_rate=85113 (inst/sec) elapsed = 0:1:01:46 / Thu Apr 12 17:34:40 2018
GPGPU-Sim PTX: 320800000 instructions simulated : ctaid=(5,2,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 4733000  inst.: 315464699 (ipc=66.7) sim_rate=85099 (inst/sec) elapsed = 0:1:01:47 / Thu Apr 12 17:34:41 2018
GPGPU-Sim uArch: Shader 9 finished CTA #1 (4735138,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 4738000  inst.: 315491241 (ipc=66.6) sim_rate=85083 (inst/sec) elapsed = 0:1:01:48 / Thu Apr 12 17:34:42 2018
GPGPU-Sim uArch: cycles simulated: 4742500  inst.: 315514598 (ipc=66.5) sim_rate=85067 (inst/sec) elapsed = 0:1:01:49 / Thu Apr 12 17:34:43 2018
GPGPU-Sim uArch: Shader 2 finished CTA #2 (4745457,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim uArch: cycles simulated: 4747500  inst.: 315540666 (ipc=66.5) sim_rate=85051 (inst/sec) elapsed = 0:1:01:50 / Thu Apr 12 17:34:44 2018
GPGPU-Sim PTX: 320900000 instructions simulated : ctaid=(5,3,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 4753000  inst.: 315563750 (ipc=66.4) sim_rate=85034 (inst/sec) elapsed = 0:1:01:51 / Thu Apr 12 17:34:45 2018
GPGPU-Sim uArch: cycles simulated: 4759000  inst.: 315587890 (ipc=66.3) sim_rate=85018 (inst/sec) elapsed = 0:1:01:52 / Thu Apr 12 17:34:46 2018
GPGPU-Sim uArch: cycles simulated: 4764500  inst.: 315614302 (ipc=66.2) sim_rate=85002 (inst/sec) elapsed = 0:1:01:53 / Thu Apr 12 17:34:47 2018
GPGPU-Sim uArch: cycles simulated: 4770000  inst.: 315638454 (ipc=66.2) sim_rate=84986 (inst/sec) elapsed = 0:1:01:54 / Thu Apr 12 17:34:48 2018
GPGPU-Sim PTX: 321000000 instructions simulated : ctaid=(8,5,0) tid=(2,7,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (4774934,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim uArch: cycles simulated: 4775000  inst.: 315660570 (ipc=66.1) sim_rate=84969 (inst/sec) elapsed = 0:1:01:55 / Thu Apr 12 17:34:49 2018
GPGPU-Sim uArch: Shader 3 finished CTA #4 (4779926,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 4781500  inst.: 315679886 (ipc=66.0) sim_rate=84951 (inst/sec) elapsed = 0:1:01:56 / Thu Apr 12 17:34:50 2018
GPGPU-Sim uArch: cycles simulated: 4788000  inst.: 315691998 (ipc=65.9) sim_rate=84931 (inst/sec) elapsed = 0:1:01:57 / Thu Apr 12 17:34:51 2018
GPGPU-Sim uArch: cycles simulated: 4794500  inst.: 315706810 (ipc=65.8) sim_rate=84913 (inst/sec) elapsed = 0:1:01:58 / Thu Apr 12 17:34:52 2018
GPGPU-Sim uArch: cycles simulated: 4801000  inst.: 315718952 (ipc=65.8) sim_rate=84893 (inst/sec) elapsed = 0:1:01:59 / Thu Apr 12 17:34:53 2018
GPGPU-Sim uArch: cycles simulated: 4807500  inst.: 315732682 (ipc=65.7) sim_rate=84874 (inst/sec) elapsed = 0:1:02:00 / Thu Apr 12 17:34:54 2018
GPGPU-Sim PTX: 321100000 instructions simulated : ctaid=(5,3,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 4814000  inst.: 315747302 (ipc=65.6) sim_rate=84855 (inst/sec) elapsed = 0:1:02:01 / Thu Apr 12 17:34:55 2018
GPGPU-Sim uArch: cycles simulated: 4821000  inst.: 315760048 (ipc=65.5) sim_rate=84836 (inst/sec) elapsed = 0:1:02:02 / Thu Apr 12 17:34:56 2018
GPGPU-Sim uArch: cycles simulated: 4828000  inst.: 315776016 (ipc=65.4) sim_rate=84817 (inst/sec) elapsed = 0:1:02:03 / Thu Apr 12 17:34:57 2018
GPGPU-Sim uArch: cycles simulated: 4834000  inst.: 315789200 (ipc=65.3) sim_rate=84798 (inst/sec) elapsed = 0:1:02:04 / Thu Apr 12 17:34:58 2018
GPGPU-Sim uArch: Shader 9 finished CTA #3 (4839486,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim uArch: cycles simulated: 4840500  inst.: 315804240 (ipc=65.2) sim_rate=84779 (inst/sec) elapsed = 0:1:02:05 / Thu Apr 12 17:34:59 2018
GPGPU-Sim uArch: Shader 3 finished CTA #2 (4841037,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim uArch: GPU detected kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii' finished on shader 3.
Destroy streams for kernel 1: size 0
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
kernel_name = _Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii 
kernel_launch_uid = 1 
gpu_sim_cycle = 4841038
gpu_sim_insn = 315805040
gpu_ipc =      65.2350
gpu_tot_sim_cycle = 4841038
gpu_tot_sim_insn = 315805040
gpu_tot_ipc =      65.2350
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 537494
gpu_stall_icnt2sh    = 3802154
gpu_total_sim_rate=84779

========= Core RFC stats =========
	Total RFC Accesses     = 28119283
	Total RFC Misses       = 19936745
	Total RFC Read Misses  = 8744199
	Total RFC Write Misses = 11192546
	Total RFC Evictions    = 11983310

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6666925
	L1I_total_cache_misses = 875390
	L1I_total_cache_miss_rate = 0.1313
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 28321991
L1D_cache:
	L1D_cache_core[0]: Access = 130819, Miss = 108423, Miss_rate = 0.829, Pending_hits = 1, Reservation_fails = 127227
	L1D_cache_core[1]: Access = 152832, Miss = 130370, Miss_rate = 0.853, Pending_hits = 0, Reservation_fails = 204581
	L1D_cache_core[2]: Access = 154595, Miss = 132328, Miss_rate = 0.856, Pending_hits = 0, Reservation_fails = 196676
	L1D_cache_core[3]: Access = 169362, Miss = 141382, Miss_rate = 0.835, Pending_hits = 0, Reservation_fails = 203188
	L1D_cache_core[4]: Access = 143091, Miss = 119288, Miss_rate = 0.834, Pending_hits = 1, Reservation_fails = 134578
	L1D_cache_core[5]: Access = 141063, Miss = 118237, Miss_rate = 0.838, Pending_hits = 0, Reservation_fails = 152520
	L1D_cache_core[6]: Access = 134966, Miss = 113195, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 138795
	L1D_cache_core[7]: Access = 154025, Miss = 126569, Miss_rate = 0.822, Pending_hits = 0, Reservation_fails = 154044
	L1D_cache_core[8]: Access = 134697, Miss = 113728, Miss_rate = 0.844, Pending_hits = 0, Reservation_fails = 137432
	L1D_cache_core[9]: Access = 146459, Miss = 120945, Miss_rate = 0.826, Pending_hits = 0, Reservation_fails = 135554
	L1D_cache_core[10]: Access = 130601, Miss = 110930, Miss_rate = 0.849, Pending_hits = 0, Reservation_fails = 154189
	L1D_cache_core[11]: Access = 135418, Miss = 115107, Miss_rate = 0.850, Pending_hits = 1, Reservation_fails = 161328
	L1D_cache_core[12]: Access = 131596, Miss = 111549, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 156023
	L1D_cache_core[13]: Access = 130745, Miss = 108675, Miss_rate = 0.831, Pending_hits = 0, Reservation_fails = 124702
	L1D_cache_core[14]: Access = 126092, Miss = 105802, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 141668
	L1D_total_cache_accesses = 2116361
	L1D_total_cache_misses = 1776528
	L1D_total_cache_miss_rate = 0.8394
	L1D_total_cache_pending_hits = 3
	L1D_total_cache_reservation_fails = 2322505
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 155996
	L1C_total_cache_misses = 1057
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4177
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 118276
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1156234
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1752088
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5791
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 151521
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 128407
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 154939
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1057
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4177
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 211443
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 200972
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 385714
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4320
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 3
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 267801
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 56296
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5791535
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 875390
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 28321991
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94685, 85610, 103638, 100529, 99892, 112445, 78017, 86766, 
gpgpu_n_tot_thrd_icount = 398816928
gpgpu_n_tot_w_icount = 12463029
gpgpu_n_stall_shd_mem = 3608946
gpgpu_n_mem_read_local = 151521
gpgpu_n_mem_write_local = 267804
gpgpu_n_mem_read_global = 1156234
gpgpu_n_mem_write_global = 416181
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 10849483
gpgpu_n_store_insn = 9588587
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4107180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4177
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4177
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3604769
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1424854	W0_Idle:22724960	W0_Scoreboard:97869465	W1:317464	W2:266322	W3:223700	W4:173800	W5:147210	W6:131763	W7:115644	W8:125033	W9:90341	W10:96627	W11:93311	W12:89337	W13:81184	W14:162524	W15:83418	W16:632268	W17:62222	W18:63773	W19:65770	W20:63821	W21:56093	W22:63376	W23:65089	W24:59997	W25:54995	W26:59573	W27:52173	W28:1039018	W29:48978	W30:47224	W31:54475	W32:7776506
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9249872 {8:1156234,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26456696 {40:225670,72:124491,136:62254,}
traffic_breakdown_coretomem[INST_ACC_R] = 5052432 {8:631554,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 512176 {136:3766,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1212168 {8:151521,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34617952 {40:5362,72:20135,136:242307,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 157247824 {136:1156234,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3299320 {8:412415,}
traffic_breakdown_memtocore[INST_ACC_R] = 85891344 {136:631554,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 20606856 {136:151521,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2142432 {8:267804,}
maxmrqlatency = 583 
maxdqlatency = 0 
maxmflatency = 1179 
averagemflatency = 277 
max_icnt2mem_latency = 862 
max_icnt2sh_latency = 4841037 
mrq_lat_table:991543 	29213 	22764 	85205 	403024 	199155 	78421 	11347 	462 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	607189 	1338834 	42000 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1692269 	521620 	242016 	90805 	48784 	27395 	465 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	400917 	571840 	298131 	36682 	245 	0 	0 	0 	0 	122 	964 	2153 	19544 	26040 	26900 	83640 	82398 	142838 	278107 	17513 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3657 	5840 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        38        30        30        30        44        26        34        42        46        32        52        52        42        32        50        52 
dram[1]:        24        22        19        32        34        40        27        22        36        36        48        42        38        38        36        36 
dram[2]:        48        34        20        28        40        30        22        28        48        50        34        36        46        54        30        32 
dram[3]:        38        38        28        24        26        38        46        38        56        58        30        38        56        60        28        38 
dram[4]:        30        26        20        20        18        18        28        42        60        56        30        38        36        44        44        38 
dram[5]:        18        24        22        28        30        22        36        38        36        40        52        50        30        24        52        38 
maximum service time to same row:
dram[0]:     60038     60041     32263     27330     61748     84237     29658     57840     27611     32669     59187     64661     52222     54881     47193     29513 
dram[1]:     30453     25410     40419     36467     43885     40931     32966     25634     43372     50876     39876     38110     40224     31253     40761     35400 
dram[2]:     59975     52686     59064     36828     53150     53050     36238     45802     72132     68304     54816     54848     65097     41479     55596     52200 
dram[3]:     57791     50463     30494     51664     47309     45070     94582     64022     64060     62227     44408     49734     82002     48297     52149     49947 
dram[4]:     43617     50494     22034     57287     19511     26381     23067     55742     26320     50654     29779     37824     30262     58033     21462     49491 
dram[5]:     59347     52736     47874     43536     91952     60034     54321     87977     50290     53548     85529     53218     62996     89359     39762     45973 
average row accesses per activate:
dram[0]:  1.770107  1.751805  1.717002  1.718265  1.716577  1.721980  1.747365  1.727025  1.775972  1.772364  1.746251  1.759590  1.759313  1.755121  1.778963  1.753665 
dram[1]:  1.751291  1.733408  1.683533  1.710822  1.683783  1.699344  1.722069  1.721575  1.762476  1.748774  1.720790  1.714478  1.748972  1.758435  1.740903  1.734174 
dram[2]:  1.771940  1.746947  1.707963  1.712239  1.712073  1.703558  1.741443  1.731629  1.769280  1.780558  1.729314  1.732243  1.768725  1.758054  1.731379  1.744599 
dram[3]:  1.763178  1.767575  1.716810  1.720630  1.712998  1.726812  1.751147  1.739580  1.763286  1.759622  1.743390  1.751816  1.764088  1.764640  1.754790  1.758889 
dram[4]:  1.733544  1.738402  1.698245  1.699737  1.694731  1.698823  1.726759  1.721814  1.745207  1.734934  1.731481  1.728999  1.742722  1.752725  1.722138  1.724318 
dram[5]:  1.730895  1.754001  1.711665  1.712287  1.709405  1.704007  1.741135  1.724060  1.764998  1.760678  1.731148  1.732538  1.747242  1.747155  1.749520  1.741772 
average row locality = 1821143/1048667 = 1.736627
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12499     12677     12687     12740     13383     13278     12491     12405     12704     12811     12627     12518     12736     12828     12324     12331 
dram[1]:     12556     12778     12912     12898     13463     13483     12665     12644     12732     12865     12705     12616     12821     12897     12483     12420 
dram[2]:     12627     12776     13020     13011     13488     13396     12639     12766     12968     12915     12700     12709     12855     12963     12552     12477 
dram[3]:     12623     12682     12809     12752     13357     13306     12464     12612     12790     12718     12743     12722     12760     12797     12477     12395 
dram[4]:     12805     12681     12817     12811     13413     13414     12633     12594     12851     12921     12722     12707     12865     12852     12399     12397 
dram[5]:     12699     12592     12831     12790     13273     13339     12539     12511     12902     12726     12627     12695     12893     12891     12490     12503 
total reads: 1227029
bank skew: 13488/12324 = 1.09
chip skew: 205862/203039 = 1.01
number of total write accesses:
dram[0]:      5680      5766      5915      5953      6416      6449      6571      6594      6306      6288      6353      6380      6203      6280      5688      5730 
dram[1]:      5752      5818      5920      6010      6441      6469      6710      6722      6375      6389      6456      6437      6318      6386      5746      5742 
dram[2]:      5787      5822      6005      5988      6408      6476      6644      6675      6418      6372      6319      6363      6249      6300      5695      5693 
dram[3]:      5841      5798      5942      5922      6411      6447      6620      6586      6354      6300      6314      6329      6211      6217      5750      5711 
dram[4]:      5815      5793      5952      5949      6434      6503      6629      6618      6355      6368      6352      6414      6291      6286      5773      5748 
dram[5]:      5761      5711      5922      5939      6392      6436      6610      6564      6310      6277      6336      6330      6269      6298      5747      5702 
total reads: 594114
bank skew: 6722/5680 = 1.18
chip skew: 99691/98572 = 1.01
average mf latency per bank:
dram[0]:        302       300       308       307       296       298       295       297       303       305       305       308       304       304       309       309
dram[1]:        301       303       305       308       296       299       294       298       302       305       304       308       302       305       307       312
dram[2]:        301       302       303       306       296       298       294       294       300       301       302       305       302       303       308       312
dram[3]:        300       303       305       308       297       299       297       298       302       307       307       309       305       307       311       313
dram[4]:        298       301       303       306       296       296       295       295       303       303       306       306       305       305       308       307
dram[5]:        299       301       304       307       296       297       294       296       302       304       305       308       304       305       307       309
maximum mf latency per bank:
dram[0]:        863       951       864       874      1013       864       834       986       900       937       815       872       912       996       917       834
dram[1]:        990       860      1179      1013      1126      1094       887       897      1140       948       993       960       971       892       940       857
dram[2]:        901       901       947       998       912       992       862       847       855       894       983       932       899       944       961       932
dram[3]:        863      1091       891       915      1005      1145       975      1078       955       975      1018       970       925       907       918       903
dram[4]:        902       896       866       874       884      1056       927       924       976       918       879       976       952       862       965       890
dram[5]:        850       873       958       914       921       881       908       852       903       896       837       859       943       849      1013       945

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6390169 n_nop=5462653 n_act=172592 n_pre=172576 n_req=301611 n_rd=406078 n_write=176270 bw_util=0.1823
n_activity=3575663 dram_eff=0.3257
bk0: 24998a 5865706i bk1: 25354a 5837597i bk2: 25374a 5830524i bk3: 25480a 5816772i bk4: 26766a 5807397i bk5: 26556a 5790013i bk6: 24982a 5811264i bk7: 24810a 5797746i bk8: 25408a 5833154i bk9: 25622a 5814666i bk10: 25254a 5817618i bk11: 25036a 5805812i bk12: 25472a 5828769i bk13: 25656a 5810974i bk14: 24648a 5853332i bk15: 24662a 5836319i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.929762
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6390169 n_nop=5449253 n_act=176448 n_pre=176432 n_req=304629 n_rd=409876 n_write=178160 bw_util=0.184
n_activity=3648482 dram_eff=0.3223
bk0: 25112a 5859790i bk1: 25556a 5834094i bk2: 25824a 5829325i bk3: 25796a 5813971i bk4: 26926a 5799335i bk5: 26966a 5786377i bk6: 25330a 5798892i bk7: 25288a 5785115i bk8: 25464a 5823686i bk9: 25730a 5806911i bk10: 25410a 5809540i bk11: 25232a 5800793i bk12: 25642a 5826373i bk13: 25794a 5809524i bk14: 24966a 5843720i bk15: 24840a 5834118i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.924593
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6390169 n_nop=5450599 n_act=175378 n_pre=175362 n_req=305076 n_rd=411724 n_write=177106 bw_util=0.1843
n_activity=3631515 dram_eff=0.3243
bk0: 25254a 5861150i bk1: 25552a 5838621i bk2: 26040a 5822381i bk3: 26022a 5813269i bk4: 26976a 5805420i bk5: 26792a 5788232i bk6: 25278a 5809318i bk7: 25532a 5791128i bk8: 25936a 5822030i bk9: 25830a 5812631i bk10: 25400a 5819042i bk11: 25418a 5800689i bk12: 25710a 5829798i bk13: 25926a 5809708i bk14: 25104a 5847458i bk15: 24954a 5835771i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.927589
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6390169 n_nop=5458995 n_act=173300 n_pre=173284 n_req=302760 n_rd=408014 n_write=176576 bw_util=0.183
n_activity=3594193 dram_eff=0.3253
bk0: 25246a 5859625i bk1: 25364a 5841767i bk2: 25618a 5831649i bk3: 25504a 5820770i bk4: 26714a 5806630i bk5: 26612a 5794136i bk6: 24928a 5814060i bk7: 25224a 5796434i bk8: 25580a 5825477i bk9: 25436a 5813183i bk10: 25486a 5816462i bk11: 25444a 5804175i bk12: 25520a 5831708i bk13: 25594a 5816086i bk14: 24954a 5848740i bk15: 24790a 5838214i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.921471
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6390169 n_nop=5450389 n_act=176389 n_pre=176373 n_req=304162 n_rd=409764 n_write=177254 bw_util=0.1837
n_activity=3662432 dram_eff=0.3206
bk0: 25610a 5849244i bk1: 25362a 5840943i bk2: 25634a 5832586i bk3: 25622a 5815810i bk4: 26826a 5803317i bk5: 26828a 5784143i bk6: 25266a 5812551i bk7: 25188a 5792582i bk8: 25702a 5825107i bk9: 25842a 5806369i bk10: 25444a 5816643i bk11: 25414a 5802608i bk12: 25730a 5829013i bk13: 25704a 5815138i bk14: 24798a 5847941i bk15: 24794a 5835553i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.916516
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6390169 n_nop=5456329 n_act=174612 n_pre=174596 n_req=302905 n_rd=408602 n_write=176030 bw_util=0.183
n_activity=3617665 dram_eff=0.3232
bk0: 25398a 5851742i bk1: 25184a 5845151i bk2: 25662a 5832920i bk3: 25580a 5820516i bk4: 26546a 5812759i bk5: 26678a 5790696i bk6: 25078a 5810364i bk7: 25022a 5800924i bk8: 25804a 5827520i bk9: 25452a 5817919i bk10: 25254a 5821720i bk11: 25390a 5807193i bk12: 25786a 5826131i bk13: 25782a 5810250i bk14: 24980a 5847705i bk15: 25006a 5836747i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.913347

========= L2 cache stats =========
L2_cache_bank[0]: Access = 220140, Miss = 101451, Miss_rate = 0.461, Pending_hits = 2571, Reservation_fails = 1132
L2_cache_bank[1]: Access = 210076, Miss = 101588, Miss_rate = 0.484, Pending_hits = 2598, Reservation_fails = 1138
L2_cache_bank[2]: Access = 209104, Miss = 102337, Miss_rate = 0.489, Pending_hits = 2625, Reservation_fails = 643
L2_cache_bank[3]: Access = 232334, Miss = 102601, Miss_rate = 0.442, Pending_hits = 2695, Reservation_fails = 625
L2_cache_bank[4]: Access = 215274, Miss = 102849, Miss_rate = 0.478, Pending_hits = 2513, Reservation_fails = 1356
L2_cache_bank[5]: Access = 229623, Miss = 103013, Miss_rate = 0.449, Pending_hits = 2567, Reservation_fails = 1339
L2_cache_bank[6]: Access = 212318, Miss = 102023, Miss_rate = 0.481, Pending_hits = 2551, Reservation_fails = 878
L2_cache_bank[7]: Access = 215050, Miss = 101984, Miss_rate = 0.474, Pending_hits = 2611, Reservation_fails = 1039
L2_cache_bank[8]: Access = 216297, Miss = 102505, Miss_rate = 0.474, Pending_hits = 2487, Reservation_fails = 1476
L2_cache_bank[9]: Access = 225796, Miss = 102377, Miss_rate = 0.453, Pending_hits = 2590, Reservation_fails = 1216
L2_cache_bank[10]: Access = 218938, Miss = 102254, Miss_rate = 0.467, Pending_hits = 2499, Reservation_fails = 831
L2_cache_bank[11]: Access = 218404, Miss = 102047, Miss_rate = 0.467, Pending_hits = 2472, Reservation_fails = 1153
L2_total_cache_accesses = 2623354
L2_total_cache_misses = 1227029
L2_total_cache_miss_rate = 0.4677
L2_total_cache_pending_hits = 30779
L2_total_cache_reservation_fails = 12826
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 417835
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20072
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 718327
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 8578
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 7738
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 2548
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 141235
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 51
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 285682
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 288
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 126445
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 42
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 23831
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 7362
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236611
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 758
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 2343
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 1423
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 628067
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 502
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2985
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3194
L2_cache_data_port_util = 0.094
L2_cache_fill_port_util = 0.084

icnt_total_pkts_mem_to_simt=10376944
icnt_total_pkts_simt_to_mem=4376946
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 18.0802
	minimum = 6
	maximum = 717
Network latency average = 14.5719
	minimum = 6
	maximum = 553
Slowest packet = 6852
Flit latency average = 12.3837
	minimum = 6
	maximum = 553
Slowest flit = 579957
Fragmentation average = 0.0143366
	minimum = 0
	maximum = 355
Injected packet rate average = 0.0401119
	minimum = 0.0313829 (at node 14)
	maximum = 0.0479211 (at node 18)
Accepted packet rate average = 0.0401119
	minimum = 0.0313375 (at node 14)
	maximum = 0.0479926 (at node 18)
Injected flit rate average = 0.112877
	minimum = 0.0536197 (at node 14)
	maximum = 0.192466 (at node 18)
Accepted flit rate average= 0.112877
	minimum = 0.0734987 (at node 17)
	maximum = 0.167681 (at node 3)
Injected packet length average = 2.81405
Accepted packet length average = 2.81405
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (18 samples)
	minimum = nan (18 samples)
	maximum = -nan (18 samples)
Network latency average = -nan (18 samples)
	minimum = nan (18 samples)
	maximum = -nan (18 samples)
Flit latency average = -nan (18 samples)
	minimum = nan (18 samples)
	maximum = -nan (18 samples)
Fragmentation average = -nan (18 samples)
	minimum = nan (18 samples)
	maximum = -nan (18 samples)
Injected packet rate average = -nan (18 samples)
	minimum = -nan (18 samples)
	maximum = -nan (18 samples)
Accepted packet rate average = -nan (18 samples)
	minimum = -nan (18 samples)
	maximum = -nan (18 samples)
Injected flit rate average = -nan (18 samples)
	minimum = -nan (18 samples)
	maximum = -nan (18 samples)
Accepted flit rate average = -nan (18 samples)
	minimum = -nan (18 samples)
	maximum = -nan (18 samples)
Injected packet size average = -nan (18 samples)
Accepted packet size average = -nan (18 samples)
Hops average = -nan (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 2 min, 5 sec (3725 sec)
gpgpu_simulation_rate = 84779 (inst/sec)
gpgpu_simulation_rate = 1299 (cycle/sec)
GPGPU-Sim: detected inactive GPU simulation thread
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 4841038
gpu_tot_sim_insn = 315805040
gpu_tot_ipc =      65.2350
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 537494
gpu_stall_icnt2sh    = 3802154
gpu_total_sim_rate=84779

========= Core RFC stats =========
	Total RFC Accesses     = 28119283
	Total RFC Misses       = 19936745
	Total RFC Read Misses  = 8744199
	Total RFC Write Misses = 11192546
	Total RFC Evictions    = 11983310

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6666925
	L1I_total_cache_misses = 875390
	L1I_total_cache_miss_rate = 0.1313
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 28321991
L1D_cache:
	L1D_cache_core[0]: Access = 130819, Miss = 108423, Miss_rate = 0.829, Pending_hits = 1, Reservation_fails = 127227
	L1D_cache_core[1]: Access = 152832, Miss = 130370, Miss_rate = 0.853, Pending_hits = 0, Reservation_fails = 204581
	L1D_cache_core[2]: Access = 154595, Miss = 132328, Miss_rate = 0.856, Pending_hits = 0, Reservation_fails = 196676
	L1D_cache_core[3]: Access = 169362, Miss = 141382, Miss_rate = 0.835, Pending_hits = 0, Reservation_fails = 203188
	L1D_cache_core[4]: Access = 143091, Miss = 119288, Miss_rate = 0.834, Pending_hits = 1, Reservation_fails = 134578
	L1D_cache_core[5]: Access = 141063, Miss = 118237, Miss_rate = 0.838, Pending_hits = 0, Reservation_fails = 152520
	L1D_cache_core[6]: Access = 134966, Miss = 113195, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 138795
	L1D_cache_core[7]: Access = 154025, Miss = 126569, Miss_rate = 0.822, Pending_hits = 0, Reservation_fails = 154044
	L1D_cache_core[8]: Access = 134697, Miss = 113728, Miss_rate = 0.844, Pending_hits = 0, Reservation_fails = 137432
	L1D_cache_core[9]: Access = 146459, Miss = 120945, Miss_rate = 0.826, Pending_hits = 0, Reservation_fails = 135554
	L1D_cache_core[10]: Access = 130601, Miss = 110930, Miss_rate = 0.849, Pending_hits = 0, Reservation_fails = 154189
	L1D_cache_core[11]: Access = 135418, Miss = 115107, Miss_rate = 0.850, Pending_hits = 1, Reservation_fails = 161328
	L1D_cache_core[12]: Access = 131596, Miss = 111549, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 156023
	L1D_cache_core[13]: Access = 130745, Miss = 108675, Miss_rate = 0.831, Pending_hits = 0, Reservation_fails = 124702
	L1D_cache_core[14]: Access = 126092, Miss = 105802, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 141668
	L1D_total_cache_accesses = 2116361
	L1D_total_cache_misses = 1776528
	L1D_total_cache_miss_rate = 0.8394
	L1D_total_cache_pending_hits = 3
	L1D_total_cache_reservation_fails = 2322505
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 155996
	L1C_total_cache_misses = 1057
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4177
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 118276
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1156234
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1752088
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5791
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 151521
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 128407
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 154939
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1057
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4177
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 211443
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 200972
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 385714
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4320
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 3
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 267801
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 56296
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5791535
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 875390
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 28321991
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94685, 85610, 103638, 100529, 99892, 112445, 78017, 86766, 
gpgpu_n_tot_thrd_icount = 398816928
gpgpu_n_tot_w_icount = 12463029
gpgpu_n_stall_shd_mem = 3608946
gpgpu_n_mem_read_local = 151521
gpgpu_n_mem_write_local = 267804
gpgpu_n_mem_read_global = 1156234
gpgpu_n_mem_write_global = 416181
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 10849483
gpgpu_n_store_insn = 9588587
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4107180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4177
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4177
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3604769
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1424854	W0_Idle:22724960	W0_Scoreboard:97869465	W1:317464	W2:266322	W3:223700	W4:173800	W5:147210	W6:131763	W7:115644	W8:125033	W9:90341	W10:96627	W11:93311	W12:89337	W13:81184	W14:162524	W15:83418	W16:632268	W17:62222	W18:63773	W19:65770	W20:63821	W21:56093	W22:63376	W23:65089	W24:59997	W25:54995	W26:59573	W27:52173	W28:1039018	W29:48978	W30:47224	W31:54475	W32:7776506
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9249872 {8:1156234,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26456696 {40:225670,72:124491,136:62254,}
traffic_breakdown_coretomem[INST_ACC_R] = 5052432 {8:631554,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 512176 {136:3766,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1212168 {8:151521,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34617952 {40:5362,72:20135,136:242307,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 157247824 {136:1156234,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3299320 {8:412415,}
traffic_breakdown_memtocore[INST_ACC_R] = 85891344 {136:631554,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 20606856 {136:151521,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2142432 {8:267804,}
maxmrqlatency = 583 
maxdqlatency = 0 
maxmflatency = 1179 
averagemflatency = 277 
max_icnt2mem_latency = 862 
max_icnt2sh_latency = 4841037 
mrq_lat_table:991543 	29213 	22764 	85205 	403024 	199155 	78421 	11347 	462 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	607189 	1338834 	42000 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1692269 	521620 	242016 	90805 	48784 	27395 	465 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	400917 	571840 	298131 	36682 	245 	0 	0 	0 	0 	122 	964 	2153 	19544 	26040 	26900 	83640 	82398 	142838 	278107 	17513 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3658 	5840 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        38        30        30        30        44        26        34        42        46        32        52        52        42        32        50        52 
dram[1]:        24        22        19        32        34        40        27        22        36        36        48        42        38        38        36        36 
dram[2]:        48        34        20        28        40        30        22        28        48        50        34        36        46        54        30        32 
dram[3]:        38        38        28        24        26        38        46        38        56        58        30        38        56        60        28        38 
dram[4]:        30        26        20        20        18        18        28        42        60        56        30        38        36        44        44        38 
dram[5]:        18        24        22        28        30        22        36        38        36        40        52        50        30        24        52        38 
maximum service time to same row:
dram[0]:     60038     60041     32263     27330     61748     84237     29658     57840     27611     32669     59187     64661     52222     54881     47193     29513 
dram[1]:     30453     25410     40419     36467     43885     40931     32966     25634     43372     50876     39876     38110     40224     31253     40761     35400 
dram[2]:     59975     52686     59064     36828     53150     53050     36238     45802     72132     68304     54816     54848     65097     41479     55596     52200 
dram[3]:     57791     50463     30494     51664     47309     45070     94582     64022     64060     62227     44408     49734     82002     48297     52149     49947 
dram[4]:     43617     50494     22034     57287     19511     26381     23067     55742     26320     50654     29779     37824     30262     58033     21462     49491 
dram[5]:     59347     52736     47874     43536     91952     60034     54321     87977     50290     53548     85529     53218     62996     89359     39762     45973 
average row accesses per activate:
dram[0]:  1.770107  1.751805  1.717002  1.718265  1.716577  1.721980  1.747365  1.727025  1.775972  1.772364  1.746251  1.759590  1.759313  1.755121  1.778963  1.753665 
dram[1]:  1.751291  1.733408  1.683533  1.710822  1.683783  1.699344  1.722069  1.721575  1.762476  1.748774  1.720790  1.714478  1.748972  1.758435  1.740903  1.734174 
dram[2]:  1.771940  1.746947  1.707963  1.712239  1.712073  1.703558  1.741443  1.731629  1.769280  1.780558  1.729314  1.732243  1.768725  1.758054  1.731379  1.744599 
dram[3]:  1.763178  1.767575  1.716810  1.720630  1.712998  1.726812  1.751147  1.739580  1.763286  1.759622  1.743390  1.751816  1.764088  1.764640  1.754790  1.758889 
dram[4]:  1.733544  1.738402  1.698245  1.699737  1.694731  1.698823  1.726759  1.721814  1.745207  1.734934  1.731481  1.728999  1.742722  1.752725  1.722138  1.724318 
dram[5]:  1.730895  1.754001  1.711665  1.712287  1.709405  1.704007  1.741135  1.724060  1.764998  1.760678  1.731148  1.732538  1.747242  1.747155  1.749520  1.741772 
average row locality = 1821143/1048667 = 1.736627
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12499     12677     12687     12740     13383     13278     12491     12405     12704     12811     12627     12518     12736     12828     12324     12331 
dram[1]:     12556     12778     12912     12898     13463     13483     12665     12644     12732     12865     12705     12616     12821     12897     12483     12420 
dram[2]:     12627     12776     13020     13011     13488     13396     12639     12766     12968     12915     12700     12709     12855     12963     12552     12477 
dram[3]:     12623     12682     12809     12752     13357     13306     12464     12612     12790     12718     12743     12722     12760     12797     12477     12395 
dram[4]:     12805     12681     12817     12811     13413     13414     12633     12594     12851     12921     12722     12707     12865     12852     12399     12397 
dram[5]:     12699     12592     12831     12790     13273     13339     12539     12511     12902     12726     12627     12695     12893     12891     12490     12503 
total reads: 1227029
bank skew: 13488/12324 = 1.09
chip skew: 205862/203039 = 1.01
number of total write accesses:
dram[0]:      5680      5766      5915      5953      6416      6449      6571      6594      6306      6288      6353      6380      6203      6280      5688      5730 
dram[1]:      5752      5818      5920      6010      6441      6469      6710      6722      6375      6389      6456      6437      6318      6386      5746      5742 
dram[2]:      5787      5822      6005      5988      6408      6476      6644      6675      6418      6372      6319      6363      6249      6300      5695      5693 
dram[3]:      5841      5798      5942      5922      6411      6447      6620      6586      6354      6300      6314      6329      6211      6217      5750      5711 
dram[4]:      5815      5793      5952      5949      6434      6503      6629      6618      6355      6368      6352      6414      6291      6286      5773      5748 
dram[5]:      5761      5711      5922      5939      6392      6436      6610      6564      6310      6277      6336      6330      6269      6298      5747      5702 
total reads: 594114
bank skew: 6722/5680 = 1.18
chip skew: 99691/98572 = 1.01
average mf latency per bank:
dram[0]:        302       300       308       307       296       298       295       297       303       305       305       308       304       304       309       309
dram[1]:        301       303       305       308       296       299       294       298       302       305       304       308       302       305       307       312
dram[2]:        301       302       303       306       296       298       294       294       300       301       302       305       302       303       308       312
dram[3]:        300       303       305       308       297       299       297       298       302       307       307       309       305       307       311       313
dram[4]:        298       301       303       306       296       296       295       295       303       303       306       306       305       305       308       307
dram[5]:        299       301       304       307       296       297       294       296       302       304       305       308       304       305       307       309
maximum mf latency per bank:
dram[0]:        863       951       864       874      1013       864       834       986       900       937       815       872       912       996       917       834
dram[1]:        990       860      1179      1013      1126      1094       887       897      1140       948       993       960       971       892       940       857
dram[2]:        901       901       947       998       912       992       862       847       855       894       983       932       899       944       961       932
dram[3]:        863      1091       891       915      1005      1145       975      1078       955       975      1018       970       925       907       918       903
dram[4]:        902       896       866       874       884      1056       927       924       976       918       879       976       952       862       965       890
dram[5]:        850       873       958       914       921       881       908       852       903       896       837       859       943       849      1013       945

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6390169 n_nop=5462653 n_act=172592 n_pre=172576 n_req=301611 n_rd=406078 n_write=176270 bw_util=0.1823
n_activity=3575663 dram_eff=0.3257
bk0: 24998a 5865706i bk1: 25354a 5837597i bk2: 25374a 5830524i bk3: 25480a 5816772i bk4: 26766a 5807397i bk5: 26556a 5790013i bk6: 24982a 5811264i bk7: 24810a 5797746i bk8: 25408a 5833154i bk9: 25622a 5814666i bk10: 25254a 5817618i bk11: 25036a 5805812i bk12: 25472a 5828769i bk13: 25656a 5810974i bk14: 24648a 5853332i bk15: 24662a 5836319i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.929762
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6390169 n_nop=5449253 n_act=176448 n_pre=176432 n_req=304629 n_rd=409876 n_write=178160 bw_util=0.184
n_activity=3648482 dram_eff=0.3223
bk0: 25112a 5859790i bk1: 25556a 5834094i bk2: 25824a 5829325i bk3: 25796a 5813971i bk4: 26926a 5799335i bk5: 26966a 5786377i bk6: 25330a 5798892i bk7: 25288a 5785115i bk8: 25464a 5823686i bk9: 25730a 5806911i bk10: 25410a 5809540i bk11: 25232a 5800793i bk12: 25642a 5826373i bk13: 25794a 5809524i bk14: 24966a 5843720i bk15: 24840a 5834118i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.924593
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6390169 n_nop=5450599 n_act=175378 n_pre=175362 n_req=305076 n_rd=411724 n_write=177106 bw_util=0.1843
n_activity=3631515 dram_eff=0.3243
bk0: 25254a 5861150i bk1: 25552a 5838621i bk2: 26040a 5822381i bk3: 26022a 5813269i bk4: 26976a 5805420i bk5: 26792a 5788232i bk6: 25278a 5809318i bk7: 25532a 5791128i bk8: 25936a 5822030i bk9: 25830a 5812631i bk10: 25400a 5819042i bk11: 25418a 5800689i bk12: 25710a 5829798i bk13: 25926a 5809708i bk14: 25104a 5847458i bk15: 24954a 5835771i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.927589
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6390169 n_nop=5458995 n_act=173300 n_pre=173284 n_req=302760 n_rd=408014 n_write=176576 bw_util=0.183
n_activity=3594193 dram_eff=0.3253
bk0: 25246a 5859625i bk1: 25364a 5841767i bk2: 25618a 5831649i bk3: 25504a 5820770i bk4: 26714a 5806630i bk5: 26612a 5794136i bk6: 24928a 5814060i bk7: 25224a 5796434i bk8: 25580a 5825477i bk9: 25436a 5813183i bk10: 25486a 5816462i bk11: 25444a 5804175i bk12: 25520a 5831708i bk13: 25594a 5816086i bk14: 24954a 5848740i bk15: 24790a 5838214i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.921471
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6390169 n_nop=5450389 n_act=176389 n_pre=176373 n_req=304162 n_rd=409764 n_write=177254 bw_util=0.1837
n_activity=3662432 dram_eff=0.3206
bk0: 25610a 5849244i bk1: 25362a 5840943i bk2: 25634a 5832586i bk3: 25622a 5815810i bk4: 26826a 5803317i bk5: 26828a 5784143i bk6: 25266a 5812551i bk7: 25188a 5792582i bk8: 25702a 5825107i bk9: 25842a 5806369i bk10: 25444a 5816643i bk11: 25414a 5802608i bk12: 25730a 5829013i bk13: 25704a 5815138i bk14: 24798a 5847941i bk15: 24794a 5835553i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.916516
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6390169 n_nop=5456329 n_act=174612 n_pre=174596 n_req=302905 n_rd=408602 n_write=176030 bw_util=0.183
n_activity=3617665 dram_eff=0.3232
bk0: 25398a 5851742i bk1: 25184a 5845151i bk2: 25662a 5832920i bk3: 25580a 5820516i bk4: 26546a 5812759i bk5: 26678a 5790696i bk6: 25078a 5810364i bk7: 25022a 5800924i bk8: 25804a 5827520i bk9: 25452a 5817919i bk10: 25254a 5821720i bk11: 25390a 5807193i bk12: 25786a 5826131i bk13: 25782a 5810250i bk14: 24980a 5847705i bk15: 25006a 5836747i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.913347

========= L2 cache stats =========
L2_cache_bank[0]: Access = 220140, Miss = 101451, Miss_rate = 0.461, Pending_hits = 2571, Reservation_fails = 1132
L2_cache_bank[1]: Access = 210076, Miss = 101588, Miss_rate = 0.484, Pending_hits = 2598, Reservation_fails = 1138
L2_cache_bank[2]: Access = 209104, Miss = 102337, Miss_rate = 0.489, Pending_hits = 2625, Reservation_fails = 643
L2_cache_bank[3]: Access = 232334, Miss = 102601, Miss_rate = 0.442, Pending_hits = 2695, Reservation_fails = 625
L2_cache_bank[4]: Access = 215274, Miss = 102849, Miss_rate = 0.478, Pending_hits = 2513, Reservation_fails = 1356
L2_cache_bank[5]: Access = 229623, Miss = 103013, Miss_rate = 0.449, Pending_hits = 2567, Reservation_fails = 1339
L2_cache_bank[6]: Access = 212318, Miss = 102023, Miss_rate = 0.481, Pending_hits = 2551, Reservation_fails = 878
L2_cache_bank[7]: Access = 215050, Miss = 101984, Miss_rate = 0.474, Pending_hits = 2611, Reservation_fails = 1039
L2_cache_bank[8]: Access = 216297, Miss = 102505, Miss_rate = 0.474, Pending_hits = 2487, Reservation_fails = 1476
L2_cache_bank[9]: Access = 225796, Miss = 102377, Miss_rate = 0.453, Pending_hits = 2590, Reservation_fails = 1216
L2_cache_bank[10]: Access = 218938, Miss = 102254, Miss_rate = 0.467, Pending_hits = 2499, Reservation_fails = 831
L2_cache_bank[11]: Access = 218404, Miss = 102047, Miss_rate = 0.467, Pending_hits = 2472, Reservation_fails = 1153
L2_total_cache_accesses = 2623354
L2_total_cache_misses = 1227029
L2_total_cache_miss_rate = 0.4677
L2_total_cache_pending_hits = 30779
L2_total_cache_reservation_fails = 12826
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 417835
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20072
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 718327
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 8578
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 7738
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 2548
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 141235
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 51
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 285682
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 288
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 126445
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 42
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 23831
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 7362
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236611
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 758
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 2343
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 1423
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 628067
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 502
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2985
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3194
L2_cache_data_port_util = 0.094
L2_cache_fill_port_util = 0.084

icnt_total_pkts_mem_to_simt=10376944
icnt_total_pkts_simt_to_mem=4376946
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (19 samples)
	minimum = nan (19 samples)
	maximum = -nan (19 samples)
Network latency average = -nan (19 samples)
	minimum = nan (19 samples)
	maximum = -nan (19 samples)
Flit latency average = -nan (19 samples)
	minimum = nan (19 samples)
	maximum = -nan (19 samples)
Fragmentation average = -nan (19 samples)
	minimum = nan (19 samples)
	maximum = -nan (19 samples)
Injected packet rate average = -nan (19 samples)
	minimum = -nan (19 samples)
	maximum = -nan (19 samples)
Accepted packet rate average = -nan (19 samples)
	minimum = -nan (19 samples)
	maximum = -nan (19 samples)
Injected flit rate average = -nan (19 samples)
	minimum = -nan (19 samples)
	maximum = -nan (19 samples)
Accepted flit rate average = -nan (19 samples)
	minimum = -nan (19 samples)
	maximum = -nan (19 samples)
Injected packet size average = -nan (19 samples)
Accepted packet size average = -nan (19 samples)
Hops average = -nan (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 4841038
gpu_tot_sim_insn = 315805040
gpu_tot_ipc =      65.2350
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 537494
gpu_stall_icnt2sh    = 3802154
gpu_total_sim_rate=84779

========= Core RFC stats =========
	Total RFC Accesses     = 28119283
	Total RFC Misses       = 19936745
	Total RFC Read Misses  = 8744199
	Total RFC Write Misses = 11192546
	Total RFC Evictions    = 11983310

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6666925
	L1I_total_cache_misses = 875390
	L1I_total_cache_miss_rate = 0.1313
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 28321991
L1D_cache:
	L1D_cache_core[0]: Access = 130819, Miss = 108423, Miss_rate = 0.829, Pending_hits = 1, Reservation_fails = 127227
	L1D_cache_core[1]: Access = 152832, Miss = 130370, Miss_rate = 0.853, Pending_hits = 0, Reservation_fails = 204581
	L1D_cache_core[2]: Access = 154595, Miss = 132328, Miss_rate = 0.856, Pending_hits = 0, Reservation_fails = 196676
	L1D_cache_core[3]: Access = 169362, Miss = 141382, Miss_rate = 0.835, Pending_hits = 0, Reservation_fails = 203188
	L1D_cache_core[4]: Access = 143091, Miss = 119288, Miss_rate = 0.834, Pending_hits = 1, Reservation_fails = 134578
	L1D_cache_core[5]: Access = 141063, Miss = 118237, Miss_rate = 0.838, Pending_hits = 0, Reservation_fails = 152520
	L1D_cache_core[6]: Access = 134966, Miss = 113195, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 138795
	L1D_cache_core[7]: Access = 154025, Miss = 126569, Miss_rate = 0.822, Pending_hits = 0, Reservation_fails = 154044
	L1D_cache_core[8]: Access = 134697, Miss = 113728, Miss_rate = 0.844, Pending_hits = 0, Reservation_fails = 137432
	L1D_cache_core[9]: Access = 146459, Miss = 120945, Miss_rate = 0.826, Pending_hits = 0, Reservation_fails = 135554
	L1D_cache_core[10]: Access = 130601, Miss = 110930, Miss_rate = 0.849, Pending_hits = 0, Reservation_fails = 154189
	L1D_cache_core[11]: Access = 135418, Miss = 115107, Miss_rate = 0.850, Pending_hits = 1, Reservation_fails = 161328
	L1D_cache_core[12]: Access = 131596, Miss = 111549, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 156023
	L1D_cache_core[13]: Access = 130745, Miss = 108675, Miss_rate = 0.831, Pending_hits = 0, Reservation_fails = 124702
	L1D_cache_core[14]: Access = 126092, Miss = 105802, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 141668
	L1D_total_cache_accesses = 2116361
	L1D_total_cache_misses = 1776528
	L1D_total_cache_miss_rate = 0.8394
	L1D_total_cache_pending_hits = 3
	L1D_total_cache_reservation_fails = 2322505
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 155996
	L1C_total_cache_misses = 1057
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4177
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 118276
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1156234
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1752088
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5791
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 151521
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 128407
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 154939
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1057
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4177
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 211443
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 200972
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 385714
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4320
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 3
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 267801
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 56296
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5791535
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 875390
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 28321991
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94685, 85610, 103638, 100529, 99892, 112445, 78017, 86766, 
gpgpu_n_tot_thrd_icount = 398816928
gpgpu_n_tot_w_icount = 12463029
gpgpu_n_stall_shd_mem = 3608946
gpgpu_n_mem_read_local = 151521
gpgpu_n_mem_write_local = 267804
gpgpu_n_mem_read_global = 1156234
gpgpu_n_mem_write_global = 416181
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 10849483
gpgpu_n_store_insn = 9588587
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4107180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4177
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4177
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3604769
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1424854	W0_Idle:22724960	W0_Scoreboard:97869465	W1:317464	W2:266322	W3:223700	W4:173800	W5:147210	W6:131763	W7:115644	W8:125033	W9:90341	W10:96627	W11:93311	W12:89337	W13:81184	W14:162524	W15:83418	W16:632268	W17:62222	W18:63773	W19:65770	W20:63821	W21:56093	W22:63376	W23:65089	W24:59997	W25:54995	W26:59573	W27:52173	W28:1039018	W29:48978	W30:47224	W31:54475	W32:7776506
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9249872 {8:1156234,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26456696 {40:225670,72:124491,136:62254,}
traffic_breakdown_coretomem[INST_ACC_R] = 5052432 {8:631554,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 512176 {136:3766,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1212168 {8:151521,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34617952 {40:5362,72:20135,136:242307,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 157247824 {136:1156234,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3299320 {8:412415,}
traffic_breakdown_memtocore[INST_ACC_R] = 85891344 {136:631554,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 20606856 {136:151521,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2142432 {8:267804,}
maxmrqlatency = 583 
maxdqlatency = 0 
maxmflatency = 1179 
averagemflatency = 277 
max_icnt2mem_latency = 862 
max_icnt2sh_latency = 4841037 
mrq_lat_table:991543 	29213 	22764 	85205 	403024 	199155 	78421 	11347 	462 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	607189 	1338834 	42000 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1692269 	521620 	242016 	90805 	48784 	27395 	465 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	400917 	571840 	298131 	36682 	245 	0 	0 	0 	0 	122 	964 	2153 	19544 	26040 	26900 	83640 	82398 	142838 	278107 	17513 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3658 	5840 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        38        30        30        30        44        26        34        42        46        32        52        52        42        32        50        52 
dram[1]:        24        22        19        32        34        40        27        22        36        36        48        42        38        38        36        36 
dram[2]:        48        34        20        28        40        30        22        28        48        50        34        36        46        54        30        32 
dram[3]:        38        38        28        24        26        38        46        38        56        58        30        38        56        60        28        38 
dram[4]:        30        26        20        20        18        18        28        42        60        56        30        38        36        44        44        38 
dram[5]:        18        24        22        28        30        22        36        38        36        40        52        50        30        24        52        38 
maximum service time to same row:
dram[0]:     60038     60041     32263     27330     61748     84237     29658     57840     27611     32669     59187     64661     52222     54881     47193     29513 
dram[1]:     30453     25410     40419     36467     43885     40931     32966     25634     43372     50876     39876     38110     40224     31253     40761     35400 
dram[2]:     59975     52686     59064     36828     53150     53050     36238     45802     72132     68304     54816     54848     65097     41479     55596     52200 
dram[3]:     57791     50463     30494     51664     47309     45070     94582     64022     64060     62227     44408     49734     82002     48297     52149     49947 
dram[4]:     43617     50494     22034     57287     19511     26381     23067     55742     26320     50654     29779     37824     30262     58033     21462     49491 
dram[5]:     59347     52736     47874     43536     91952     60034     54321     87977     50290     53548     85529     53218     62996     89359     39762     45973 
average row accesses per activate:
dram[0]:  1.770107  1.751805  1.717002  1.718265  1.716577  1.721980  1.747365  1.727025  1.775972  1.772364  1.746251  1.759590  1.759313  1.755121  1.778963  1.753665 
dram[1]:  1.751291  1.733408  1.683533  1.710822  1.683783  1.699344  1.722069  1.721575  1.762476  1.748774  1.720790  1.714478  1.748972  1.758435  1.740903  1.734174 
dram[2]:  1.771940  1.746947  1.707963  1.712239  1.712073  1.703558  1.741443  1.731629  1.769280  1.780558  1.729314  1.732243  1.768725  1.758054  1.731379  1.744599 
dram[3]:  1.763178  1.767575  1.716810  1.720630  1.712998  1.726812  1.751147  1.739580  1.763286  1.759622  1.743390  1.751816  1.764088  1.764640  1.754790  1.758889 
dram[4]:  1.733544  1.738402  1.698245  1.699737  1.694731  1.698823  1.726759  1.721814  1.745207  1.734934  1.731481  1.728999  1.742722  1.752725  1.722138  1.724318 
dram[5]:  1.730895  1.754001  1.711665  1.712287  1.709405  1.704007  1.741135  1.724060  1.764998  1.760678  1.731148  1.732538  1.747242  1.747155  1.749520  1.741772 
average row locality = 1821143/1048667 = 1.736627
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12499     12677     12687     12740     13383     13278     12491     12405     12704     12811     12627     12518     12736     12828     12324     12331 
dram[1]:     12556     12778     12912     12898     13463     13483     12665     12644     12732     12865     12705     12616     12821     12897     12483     12420 
dram[2]:     12627     12776     13020     13011     13488     13396     12639     12766     12968     12915     12700     12709     12855     12963     12552     12477 
dram[3]:     12623     12682     12809     12752     13357     13306     12464     12612     12790     12718     12743     12722     12760     12797     12477     12395 
dram[4]:     12805     12681     12817     12811     13413     13414     12633     12594     12851     12921     12722     12707     12865     12852     12399     12397 
dram[5]:     12699     12592     12831     12790     13273     13339     12539     12511     12902     12726     12627     12695     12893     12891     12490     12503 
total reads: 1227029
bank skew: 13488/12324 = 1.09
chip skew: 205862/203039 = 1.01
number of total write accesses:
dram[0]:      5680      5766      5915      5953      6416      6449      6571      6594      6306      6288      6353      6380      6203      6280      5688      5730 
dram[1]:      5752      5818      5920      6010      6441      6469      6710      6722      6375      6389      6456      6437      6318      6386      5746      5742 
dram[2]:      5787      5822      6005      5988      6408      6476      6644      6675      6418      6372      6319      6363      6249      6300      5695      5693 
dram[3]:      5841      5798      5942      5922      6411      6447      6620      6586      6354      6300      6314      6329      6211      6217      5750      5711 
dram[4]:      5815      5793      5952      5949      6434      6503      6629      6618      6355      6368      6352      6414      6291      6286      5773      5748 
dram[5]:      5761      5711      5922      5939      6392      6436      6610      6564      6310      6277      6336      6330      6269      6298      5747      5702 
total reads: 594114
bank skew: 6722/5680 = 1.18
chip skew: 99691/98572 = 1.01
average mf latency per bank:
dram[0]:        302       300       308       307       296       298       295       297       303       305       305       308       304       304       309       309
dram[1]:        301       303       305       308       296       299       294       298       302       305       304       308       302       305       307       312
dram[2]:        301       302       303       306       296       298       294       294       300       301       302       305       302       303       308       312
dram[3]:        300       303       305       308       297       299       297       298       302       307       307       309       305       307       311       313
dram[4]:        298       301       303       306       296       296       295       295       303       303       306       306       305       305       308       307
dram[5]:        299       301       304       307       296       297       294       296       302       304       305       308       304       305       307       309
maximum mf latency per bank:
dram[0]:        863       951       864       874      1013       864       834       986       900       937       815       872       912       996       917       834
dram[1]:        990       860      1179      1013      1126      1094       887       897      1140       948       993       960       971       892       940       857
dram[2]:        901       901       947       998       912       992       862       847       855       894       983       932       899       944       961       932
dram[3]:        863      1091       891       915      1005      1145       975      1078       955       975      1018       970       925       907       918       903
dram[4]:        902       896       866       874       884      1056       927       924       976       918       879       976       952       862       965       890
dram[5]:        850       873       958       914       921       881       908       852       903       896       837       859       943       849      1013       945

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6390169 n_nop=5462653 n_act=172592 n_pre=172576 n_req=301611 n_rd=406078 n_write=176270 bw_util=0.1823
n_activity=3575663 dram_eff=0.3257
bk0: 24998a 5865706i bk1: 25354a 5837597i bk2: 25374a 5830524i bk3: 25480a 5816772i bk4: 26766a 5807397i bk5: 26556a 5790013i bk6: 24982a 5811264i bk7: 24810a 5797746i bk8: 25408a 5833154i bk9: 25622a 5814666i bk10: 25254a 5817618i bk11: 25036a 5805812i bk12: 25472a 5828769i bk13: 25656a 5810974i bk14: 24648a 5853332i bk15: 24662a 5836319i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.929762
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6390169 n_nop=5449253 n_act=176448 n_pre=176432 n_req=304629 n_rd=409876 n_write=178160 bw_util=0.184
n_activity=3648482 dram_eff=0.3223
bk0: 25112a 5859790i bk1: 25556a 5834094i bk2: 25824a 5829325i bk3: 25796a 5813971i bk4: 26926a 5799335i bk5: 26966a 5786377i bk6: 25330a 5798892i bk7: 25288a 5785115i bk8: 25464a 5823686i bk9: 25730a 5806911i bk10: 25410a 5809540i bk11: 25232a 5800793i bk12: 25642a 5826373i bk13: 25794a 5809524i bk14: 24966a 5843720i bk15: 24840a 5834118i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.924593
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6390169 n_nop=5450599 n_act=175378 n_pre=175362 n_req=305076 n_rd=411724 n_write=177106 bw_util=0.1843
n_activity=3631515 dram_eff=0.3243
bk0: 25254a 5861150i bk1: 25552a 5838621i bk2: 26040a 5822381i bk3: 26022a 5813269i bk4: 26976a 5805420i bk5: 26792a 5788232i bk6: 25278a 5809318i bk7: 25532a 5791128i bk8: 25936a 5822030i bk9: 25830a 5812631i bk10: 25400a 5819042i bk11: 25418a 5800689i bk12: 25710a 5829798i bk13: 25926a 5809708i bk14: 25104a 5847458i bk15: 24954a 5835771i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.927589
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6390169 n_nop=5458995 n_act=173300 n_pre=173284 n_req=302760 n_rd=408014 n_write=176576 bw_util=0.183
n_activity=3594193 dram_eff=0.3253
bk0: 25246a 5859625i bk1: 25364a 5841767i bk2: 25618a 5831649i bk3: 25504a 5820770i bk4: 26714a 5806630i bk5: 26612a 5794136i bk6: 24928a 5814060i bk7: 25224a 5796434i bk8: 25580a 5825477i bk9: 25436a 5813183i bk10: 25486a 5816462i bk11: 25444a 5804175i bk12: 25520a 5831708i bk13: 25594a 5816086i bk14: 24954a 5848740i bk15: 24790a 5838214i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.921471
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6390169 n_nop=5450389 n_act=176389 n_pre=176373 n_req=304162 n_rd=409764 n_write=177254 bw_util=0.1837
n_activity=3662432 dram_eff=0.3206
bk0: 25610a 5849244i bk1: 25362a 5840943i bk2: 25634a 5832586i bk3: 25622a 5815810i bk4: 26826a 5803317i bk5: 26828a 5784143i bk6: 25266a 5812551i bk7: 25188a 5792582i bk8: 25702a 5825107i bk9: 25842a 5806369i bk10: 25444a 5816643i bk11: 25414a 5802608i bk12: 25730a 5829013i bk13: 25704a 5815138i bk14: 24798a 5847941i bk15: 24794a 5835553i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.916516
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6390169 n_nop=5456329 n_act=174612 n_pre=174596 n_req=302905 n_rd=408602 n_write=176030 bw_util=0.183
n_activity=3617665 dram_eff=0.3232
bk0: 25398a 5851742i bk1: 25184a 5845151i bk2: 25662a 5832920i bk3: 25580a 5820516i bk4: 26546a 5812759i bk5: 26678a 5790696i bk6: 25078a 5810364i bk7: 25022a 5800924i bk8: 25804a 5827520i bk9: 25452a 5817919i bk10: 25254a 5821720i bk11: 25390a 5807193i bk12: 25786a 5826131i bk13: 25782a 5810250i bk14: 24980a 5847705i bk15: 25006a 5836747i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.913347

========= L2 cache stats =========
L2_cache_bank[0]: Access = 220140, Miss = 101451, Miss_rate = 0.461, Pending_hits = 2571, Reservation_fails = 1132
L2_cache_bank[1]: Access = 210076, Miss = 101588, Miss_rate = 0.484, Pending_hits = 2598, Reservation_fails = 1138
L2_cache_bank[2]: Access = 209104, Miss = 102337, Miss_rate = 0.489, Pending_hits = 2625, Reservation_fails = 643
L2_cache_bank[3]: Access = 232334, Miss = 102601, Miss_rate = 0.442, Pending_hits = 2695, Reservation_fails = 625
L2_cache_bank[4]: Access = 215274, Miss = 102849, Miss_rate = 0.478, Pending_hits = 2513, Reservation_fails = 1356
L2_cache_bank[5]: Access = 229623, Miss = 103013, Miss_rate = 0.449, Pending_hits = 2567, Reservation_fails = 1339
L2_cache_bank[6]: Access = 212318, Miss = 102023, Miss_rate = 0.481, Pending_hits = 2551, Reservation_fails = 878
L2_cache_bank[7]: Access = 215050, Miss = 101984, Miss_rate = 0.474, Pending_hits = 2611, Reservation_fails = 1039
L2_cache_bank[8]: Access = 216297, Miss = 102505, Miss_rate = 0.474, Pending_hits = 2487, Reservation_fails = 1476
L2_cache_bank[9]: Access = 225796, Miss = 102377, Miss_rate = 0.453, Pending_hits = 2590, Reservation_fails = 1216
L2_cache_bank[10]: Access = 218938, Miss = 102254, Miss_rate = 0.467, Pending_hits = 2499, Reservation_fails = 831
L2_cache_bank[11]: Access = 218404, Miss = 102047, Miss_rate = 0.467, Pending_hits = 2472, Reservation_fails = 1153
L2_total_cache_accesses = 2623354
L2_total_cache_misses = 1227029
L2_total_cache_miss_rate = 0.4677
L2_total_cache_pending_hits = 30779
L2_total_cache_reservation_fails = 12826
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 417835
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20072
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 718327
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 8578
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 7738
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 2548
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 141235
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 51
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 285682
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 288
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 126445
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 42
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 23831
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 7362
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236611
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 758
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 2343
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 1423
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 628067
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 502
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2985
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3194
L2_cache_data_port_util = 0.094
L2_cache_fill_port_util = 0.084

icnt_total_pkts_mem_to_simt=10376944
icnt_total_pkts_simt_to_mem=4376946
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (20 samples)
	minimum = nan (20 samples)
	maximum = -nan (20 samples)
Network latency average = -nan (20 samples)
	minimum = nan (20 samples)
	maximum = -nan (20 samples)
Flit latency average = -nan (20 samples)
	minimum = nan (20 samples)
	maximum = -nan (20 samples)
Fragmentation average = -nan (20 samples)
	minimum = nan (20 samples)
	maximum = -nan (20 samples)
Injected packet rate average = -nan (20 samples)
	minimum = -nan (20 samples)
	maximum = -nan (20 samples)
Accepted packet rate average = -nan (20 samples)
	minimum = -nan (20 samples)
	maximum = -nan (20 samples)
Injected flit rate average = -nan (20 samples)
	minimum = -nan (20 samples)
	maximum = -nan (20 samples)
Accepted flit rate average = -nan (20 samples)
	minimum = -nan (20 samples)
	maximum = -nan (20 samples)
Injected packet size average = -nan (20 samples)
Accepted packet size average = -nan (20 samples)
Hops average = -nan (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 4841038
gpu_tot_sim_insn = 315805040
gpu_tot_ipc =      65.2350
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 537494
gpu_stall_icnt2sh    = 3802154
gpu_total_sim_rate=84779

========= Core RFC stats =========
	Total RFC Accesses     = 28119283
	Total RFC Misses       = 19936745
	Total RFC Read Misses  = 8744199
	Total RFC Write Misses = 11192546
	Total RFC Evictions    = 11983310

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6666925
	L1I_total_cache_misses = 875390
	L1I_total_cache_miss_rate = 0.1313
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 28321991
L1D_cache:
	L1D_cache_core[0]: Access = 130819, Miss = 108423, Miss_rate = 0.829, Pending_hits = 1, Reservation_fails = 127227
	L1D_cache_core[1]: Access = 152832, Miss = 130370, Miss_rate = 0.853, Pending_hits = 0, Reservation_fails = 204581
	L1D_cache_core[2]: Access = 154595, Miss = 132328, Miss_rate = 0.856, Pending_hits = 0, Reservation_fails = 196676
	L1D_cache_core[3]: Access = 169362, Miss = 141382, Miss_rate = 0.835, Pending_hits = 0, Reservation_fails = 203188
	L1D_cache_core[4]: Access = 143091, Miss = 119288, Miss_rate = 0.834, Pending_hits = 1, Reservation_fails = 134578
	L1D_cache_core[5]: Access = 141063, Miss = 118237, Miss_rate = 0.838, Pending_hits = 0, Reservation_fails = 152520
	L1D_cache_core[6]: Access = 134966, Miss = 113195, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 138795
	L1D_cache_core[7]: Access = 154025, Miss = 126569, Miss_rate = 0.822, Pending_hits = 0, Reservation_fails = 154044
	L1D_cache_core[8]: Access = 134697, Miss = 113728, Miss_rate = 0.844, Pending_hits = 0, Reservation_fails = 137432
	L1D_cache_core[9]: Access = 146459, Miss = 120945, Miss_rate = 0.826, Pending_hits = 0, Reservation_fails = 135554
	L1D_cache_core[10]: Access = 130601, Miss = 110930, Miss_rate = 0.849, Pending_hits = 0, Reservation_fails = 154189
	L1D_cache_core[11]: Access = 135418, Miss = 115107, Miss_rate = 0.850, Pending_hits = 1, Reservation_fails = 161328
	L1D_cache_core[12]: Access = 131596, Miss = 111549, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 156023
	L1D_cache_core[13]: Access = 130745, Miss = 108675, Miss_rate = 0.831, Pending_hits = 0, Reservation_fails = 124702
	L1D_cache_core[14]: Access = 126092, Miss = 105802, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 141668
	L1D_total_cache_accesses = 2116361
	L1D_total_cache_misses = 1776528
	L1D_total_cache_miss_rate = 0.8394
	L1D_total_cache_pending_hits = 3
	L1D_total_cache_reservation_fails = 2322505
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 155996
	L1C_total_cache_misses = 1057
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4177
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 118276
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1156234
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1752088
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5791
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 151521
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 128407
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 154939
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1057
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4177
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 211443
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 200972
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 385714
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4320
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 3
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 267801
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 56296
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5791535
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 875390
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 28321991
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94685, 85610, 103638, 100529, 99892, 112445, 78017, 86766, 
gpgpu_n_tot_thrd_icount = 398816928
gpgpu_n_tot_w_icount = 12463029
gpgpu_n_stall_shd_mem = 3608946
gpgpu_n_mem_read_local = 151521
gpgpu_n_mem_write_local = 267804
gpgpu_n_mem_read_global = 1156234
gpgpu_n_mem_write_global = 416181
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 10849483
gpgpu_n_store_insn = 9588587
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4107180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4177
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4177
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3604769
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1424854	W0_Idle:22724960	W0_Scoreboard:97869465	W1:317464	W2:266322	W3:223700	W4:173800	W5:147210	W6:131763	W7:115644	W8:125033	W9:90341	W10:96627	W11:93311	W12:89337	W13:81184	W14:162524	W15:83418	W16:632268	W17:62222	W18:63773	W19:65770	W20:63821	W21:56093	W22:63376	W23:65089	W24:59997	W25:54995	W26:59573	W27:52173	W28:1039018	W29:48978	W30:47224	W31:54475	W32:7776506
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9249872 {8:1156234,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26456696 {40:225670,72:124491,136:62254,}
traffic_breakdown_coretomem[INST_ACC_R] = 5052432 {8:631554,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 512176 {136:3766,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1212168 {8:151521,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34617952 {40:5362,72:20135,136:242307,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 157247824 {136:1156234,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3299320 {8:412415,}
traffic_breakdown_memtocore[INST_ACC_R] = 85891344 {136:631554,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 20606856 {136:151521,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2142432 {8:267804,}
maxmrqlatency = 583 
maxdqlatency = 0 
maxmflatency = 1179 
averagemflatency = 277 
max_icnt2mem_latency = 862 
max_icnt2sh_latency = 4841037 
mrq_lat_table:991543 	29213 	22764 	85205 	403024 	199155 	78421 	11347 	462 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	607189 	1338834 	42000 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1692269 	521620 	242016 	90805 	48784 	27395 	465 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	400917 	571840 	298131 	36682 	245 	0 	0 	0 	0 	122 	964 	2153 	19544 	26040 	26900 	83640 	82398 	142838 	278107 	17513 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3658 	5840 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        38        30        30        30        44        26        34        42        46        32        52        52        42        32        50        52 
dram[1]:        24        22        19        32        34        40        27        22        36        36        48        42        38        38        36        36 
dram[2]:        48        34        20        28        40        30        22        28        48        50        34        36        46        54        30        32 
dram[3]:        38        38        28        24        26        38        46        38        56        58        30        38        56        60        28        38 
dram[4]:        30        26        20        20        18        18        28        42        60        56        30        38        36        44        44        38 
dram[5]:        18        24        22        28        30        22        36        38        36        40        52        50        30        24        52        38 
maximum service time to same row:
dram[0]:     60038     60041     32263     27330     61748     84237     29658     57840     27611     32669     59187     64661     52222     54881     47193     29513 
dram[1]:     30453     25410     40419     36467     43885     40931     32966     25634     43372     50876     39876     38110     40224     31253     40761     35400 
dram[2]:     59975     52686     59064     36828     53150     53050     36238     45802     72132     68304     54816     54848     65097     41479     55596     52200 
dram[3]:     57791     50463     30494     51664     47309     45070     94582     64022     64060     62227     44408     49734     82002     48297     52149     49947 
dram[4]:     43617     50494     22034     57287     19511     26381     23067     55742     26320     50654     29779     37824     30262     58033     21462     49491 
dram[5]:     59347     52736     47874     43536     91952     60034     54321     87977     50290     53548     85529     53218     62996     89359     39762     45973 
average row accesses per activate:
dram[0]:  1.770107  1.751805  1.717002  1.718265  1.716577  1.721980  1.747365  1.727025  1.775972  1.772364  1.746251  1.759590  1.759313  1.755121  1.778963  1.753665 
dram[1]:  1.751291  1.733408  1.683533  1.710822  1.683783  1.699344  1.722069  1.721575  1.762476  1.748774  1.720790  1.714478  1.748972  1.758435  1.740903  1.734174 
dram[2]:  1.771940  1.746947  1.707963  1.712239  1.712073  1.703558  1.741443  1.731629  1.769280  1.780558  1.729314  1.732243  1.768725  1.758054  1.731379  1.744599 
dram[3]:  1.763178  1.767575  1.716810  1.720630  1.712998  1.726812  1.751147  1.739580  1.763286  1.759622  1.743390  1.751816  1.764088  1.764640  1.754790  1.758889 
dram[4]:  1.733544  1.738402  1.698245  1.699737  1.694731  1.698823  1.726759  1.721814  1.745207  1.734934  1.731481  1.728999  1.742722  1.752725  1.722138  1.724318 
dram[5]:  1.730895  1.754001  1.711665  1.712287  1.709405  1.704007  1.741135  1.724060  1.764998  1.760678  1.731148  1.732538  1.747242  1.747155  1.749520  1.741772 
average row locality = 1821143/1048667 = 1.736627
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12499     12677     12687     12740     13383     13278     12491     12405     12704     12811     12627     12518     12736     12828     12324     12331 
dram[1]:     12556     12778     12912     12898     13463     13483     12665     12644     12732     12865     12705     12616     12821     12897     12483     12420 
dram[2]:     12627     12776     13020     13011     13488     13396     12639     12766     12968     12915     12700     12709     12855     12963     12552     12477 
dram[3]:     12623     12682     12809     12752     13357     13306     12464     12612     12790     12718     12743     12722     12760     12797     12477     12395 
dram[4]:     12805     12681     12817     12811     13413     13414     12633     12594     12851     12921     12722     12707     12865     12852     12399     12397 
dram[5]:     12699     12592     12831     12790     13273     13339     12539     12511     12902     12726     12627     12695     12893     12891     12490     12503 
total reads: 1227029
bank skew: 13488/12324 = 1.09
chip skew: 205862/203039 = 1.01
number of total write accesses:
dram[0]:      5680      5766      5915      5953      6416      6449      6571      6594      6306      6288      6353      6380      6203      6280      5688      5730 
dram[1]:      5752      5818      5920      6010      6441      6469      6710      6722      6375      6389      6456      6437      6318      6386      5746      5742 
dram[2]:      5787      5822      6005      5988      6408      6476      6644      6675      6418      6372      6319      6363      6249      6300      5695      5693 
dram[3]:      5841      5798      5942      5922      6411      6447      6620      6586      6354      6300      6314      6329      6211      6217      5750      5711 
dram[4]:      5815      5793      5952      5949      6434      6503      6629      6618      6355      6368      6352      6414      6291      6286      5773      5748 
dram[5]:      5761      5711      5922      5939      6392      6436      6610      6564      6310      6277      6336      6330      6269      6298      5747      5702 
total reads: 594114
bank skew: 6722/5680 = 1.18
chip skew: 99691/98572 = 1.01
average mf latency per bank:
dram[0]:        302       300       308       307       296       298       295       297       303       305       305       308       304       304       309       309
dram[1]:        301       303       305       308       296       299       294       298       302       305       304       308       302       305       307       312
dram[2]:        301       302       303       306       296       298       294       294       300       301       302       305       302       303       308       312
dram[3]:        300       303       305       308       297       299       297       298       302       307       307       309       305       307       311       313
dram[4]:        298       301       303       306       296       296       295       295       303       303       306       306       305       305       308       307
dram[5]:        299       301       304       307       296       297       294       296       302       304       305       308       304       305       307       309
maximum mf latency per bank:
dram[0]:        863       951       864       874      1013       864       834       986       900       937       815       872       912       996       917       834
dram[1]:        990       860      1179      1013      1126      1094       887       897      1140       948       993       960       971       892       940       857
dram[2]:        901       901       947       998       912       992       862       847       855       894       983       932       899       944       961       932
dram[3]:        863      1091       891       915      1005      1145       975      1078       955       975      1018       970       925       907       918       903
dram[4]:        902       896       866       874       884      1056       927       924       976       918       879       976       952       862       965       890
dram[5]:        850       873       958       914       921       881       908       852       903       896       837       859       943       849      1013       945

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6390169 n_nop=5462653 n_act=172592 n_pre=172576 n_req=301611 n_rd=406078 n_write=176270 bw_util=0.1823
n_activity=3575663 dram_eff=0.3257
bk0: 24998a 5865706i bk1: 25354a 5837597i bk2: 25374a 5830524i bk3: 25480a 5816772i bk4: 26766a 5807397i bk5: 26556a 5790013i bk6: 24982a 5811264i bk7: 24810a 5797746i bk8: 25408a 5833154i bk9: 25622a 5814666i bk10: 25254a 5817618i bk11: 25036a 5805812i bk12: 25472a 5828769i bk13: 25656a 5810974i bk14: 24648a 5853332i bk15: 24662a 5836319i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.929762
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6390169 n_nop=5449253 n_act=176448 n_pre=176432 n_req=304629 n_rd=409876 n_write=178160 bw_util=0.184
n_activity=3648482 dram_eff=0.3223
bk0: 25112a 5859790i bk1: 25556a 5834094i bk2: 25824a 5829325i bk3: 25796a 5813971i bk4: 26926a 5799335i bk5: 26966a 5786377i bk6: 25330a 5798892i bk7: 25288a 5785115i bk8: 25464a 5823686i bk9: 25730a 5806911i bk10: 25410a 5809540i bk11: 25232a 5800793i bk12: 25642a 5826373i bk13: 25794a 5809524i bk14: 24966a 5843720i bk15: 24840a 5834118i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.924593
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6390169 n_nop=5450599 n_act=175378 n_pre=175362 n_req=305076 n_rd=411724 n_write=177106 bw_util=0.1843
n_activity=3631515 dram_eff=0.3243
bk0: 25254a 5861150i bk1: 25552a 5838621i bk2: 26040a 5822381i bk3: 26022a 5813269i bk4: 26976a 5805420i bk5: 26792a 5788232i bk6: 25278a 5809318i bk7: 25532a 5791128i bk8: 25936a 5822030i bk9: 25830a 5812631i bk10: 25400a 5819042i bk11: 25418a 5800689i bk12: 25710a 5829798i bk13: 25926a 5809708i bk14: 25104a 5847458i bk15: 24954a 5835771i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.927589
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6390169 n_nop=5458995 n_act=173300 n_pre=173284 n_req=302760 n_rd=408014 n_write=176576 bw_util=0.183
n_activity=3594193 dram_eff=0.3253
bk0: 25246a 5859625i bk1: 25364a 5841767i bk2: 25618a 5831649i bk3: 25504a 5820770i bk4: 26714a 5806630i bk5: 26612a 5794136i bk6: 24928a 5814060i bk7: 25224a 5796434i bk8: 25580a 5825477i bk9: 25436a 5813183i bk10: 25486a 5816462i bk11: 25444a 5804175i bk12: 25520a 5831708i bk13: 25594a 5816086i bk14: 24954a 5848740i bk15: 24790a 5838214i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.921471
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6390169 n_nop=5450389 n_act=176389 n_pre=176373 n_req=304162 n_rd=409764 n_write=177254 bw_util=0.1837
n_activity=3662432 dram_eff=0.3206
bk0: 25610a 5849244i bk1: 25362a 5840943i bk2: 25634a 5832586i bk3: 25622a 5815810i bk4: 26826a 5803317i bk5: 26828a 5784143i bk6: 25266a 5812551i bk7: 25188a 5792582i bk8: 25702a 5825107i bk9: 25842a 5806369i bk10: 25444a 5816643i bk11: 25414a 5802608i bk12: 25730a 5829013i bk13: 25704a 5815138i bk14: 24798a 5847941i bk15: 24794a 5835553i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.916516
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6390169 n_nop=5456329 n_act=174612 n_pre=174596 n_req=302905 n_rd=408602 n_write=176030 bw_util=0.183
n_activity=3617665 dram_eff=0.3232
bk0: 25398a 5851742i bk1: 25184a 5845151i bk2: 25662a 5832920i bk3: 25580a 5820516i bk4: 26546a 5812759i bk5: 26678a 5790696i bk6: 25078a 5810364i bk7: 25022a 5800924i bk8: 25804a 5827520i bk9: 25452a 5817919i bk10: 25254a 5821720i bk11: 25390a 5807193i bk12: 25786a 5826131i bk13: 25782a 5810250i bk14: 24980a 5847705i bk15: 25006a 5836747i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.913347

========= L2 cache stats =========
L2_cache_bank[0]: Access = 220140, Miss = 101451, Miss_rate = 0.461, Pending_hits = 2571, Reservation_fails = 1132
L2_cache_bank[1]: Access = 210076, Miss = 101588, Miss_rate = 0.484, Pending_hits = 2598, Reservation_fails = 1138
L2_cache_bank[2]: Access = 209104, Miss = 102337, Miss_rate = 0.489, Pending_hits = 2625, Reservation_fails = 643
L2_cache_bank[3]: Access = 232334, Miss = 102601, Miss_rate = 0.442, Pending_hits = 2695, Reservation_fails = 625
L2_cache_bank[4]: Access = 215274, Miss = 102849, Miss_rate = 0.478, Pending_hits = 2513, Reservation_fails = 1356
L2_cache_bank[5]: Access = 229623, Miss = 103013, Miss_rate = 0.449, Pending_hits = 2567, Reservation_fails = 1339
L2_cache_bank[6]: Access = 212318, Miss = 102023, Miss_rate = 0.481, Pending_hits = 2551, Reservation_fails = 878
L2_cache_bank[7]: Access = 215050, Miss = 101984, Miss_rate = 0.474, Pending_hits = 2611, Reservation_fails = 1039
L2_cache_bank[8]: Access = 216297, Miss = 102505, Miss_rate = 0.474, Pending_hits = 2487, Reservation_fails = 1476
L2_cache_bank[9]: Access = 225796, Miss = 102377, Miss_rate = 0.453, Pending_hits = 2590, Reservation_fails = 1216
L2_cache_bank[10]: Access = 218938, Miss = 102254, Miss_rate = 0.467, Pending_hits = 2499, Reservation_fails = 831
L2_cache_bank[11]: Access = 218404, Miss = 102047, Miss_rate = 0.467, Pending_hits = 2472, Reservation_fails = 1153
L2_total_cache_accesses = 2623354
L2_total_cache_misses = 1227029
L2_total_cache_miss_rate = 0.4677
L2_total_cache_pending_hits = 30779
L2_total_cache_reservation_fails = 12826
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 417835
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20072
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 718327
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 8578
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 7738
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 2548
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 141235
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 51
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 285682
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 288
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 126445
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 42
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 23831
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 7362
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236611
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 758
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 2343
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 1423
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 628067
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 502
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2985
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3194
L2_cache_data_port_util = 0.094
L2_cache_fill_port_util = 0.084

icnt_total_pkts_mem_to_simt=10376944
icnt_total_pkts_simt_to_mem=4376946
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (21 samples)
	minimum = nan (21 samples)
	maximum = -nan (21 samples)
Network latency average = -nan (21 samples)
	minimum = nan (21 samples)
	maximum = -nan (21 samples)
Flit latency average = -nan (21 samples)
	minimum = nan (21 samples)
	maximum = -nan (21 samples)
Fragmentation average = -nan (21 samples)
	minimum = nan (21 samples)
	maximum = -nan (21 samples)
Injected packet rate average = -nan (21 samples)
	minimum = -nan (21 samples)
	maximum = -nan (21 samples)
Accepted packet rate average = -nan (21 samples)
	minimum = -nan (21 samples)
	maximum = -nan (21 samples)
Injected flit rate average = -nan (21 samples)
	minimum = -nan (21 samples)
	maximum = -nan (21 samples)
Accepted flit rate average = -nan (21 samples)
	minimum = -nan (21 samples)
	maximum = -nan (21 samples)
Injected packet size average = -nan (21 samples)
Accepted packet size average = -nan (21 samples)
Hops average = -nan (21 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 4841038
gpu_tot_sim_insn = 315805040
gpu_tot_ipc =      65.2350
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 537494
gpu_stall_icnt2sh    = 3802154
gpu_total_sim_rate=84779

========= Core RFC stats =========
	Total RFC Accesses     = 28119283
	Total RFC Misses       = 19936745
	Total RFC Read Misses  = 8744199
	Total RFC Write Misses = 11192546
	Total RFC Evictions    = 11983310

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6666925
	L1I_total_cache_misses = 875390
	L1I_total_cache_miss_rate = 0.1313
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 28321991
L1D_cache:
	L1D_cache_core[0]: Access = 130819, Miss = 108423, Miss_rate = 0.829, Pending_hits = 1, Reservation_fails = 127227
	L1D_cache_core[1]: Access = 152832, Miss = 130370, Miss_rate = 0.853, Pending_hits = 0, Reservation_fails = 204581
	L1D_cache_core[2]: Access = 154595, Miss = 132328, Miss_rate = 0.856, Pending_hits = 0, Reservation_fails = 196676
	L1D_cache_core[3]: Access = 169362, Miss = 141382, Miss_rate = 0.835, Pending_hits = 0, Reservation_fails = 203188
	L1D_cache_core[4]: Access = 143091, Miss = 119288, Miss_rate = 0.834, Pending_hits = 1, Reservation_fails = 134578
	L1D_cache_core[5]: Access = 141063, Miss = 118237, Miss_rate = 0.838, Pending_hits = 0, Reservation_fails = 152520
	L1D_cache_core[6]: Access = 134966, Miss = 113195, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 138795
	L1D_cache_core[7]: Access = 154025, Miss = 126569, Miss_rate = 0.822, Pending_hits = 0, Reservation_fails = 154044
	L1D_cache_core[8]: Access = 134697, Miss = 113728, Miss_rate = 0.844, Pending_hits = 0, Reservation_fails = 137432
	L1D_cache_core[9]: Access = 146459, Miss = 120945, Miss_rate = 0.826, Pending_hits = 0, Reservation_fails = 135554
	L1D_cache_core[10]: Access = 130601, Miss = 110930, Miss_rate = 0.849, Pending_hits = 0, Reservation_fails = 154189
	L1D_cache_core[11]: Access = 135418, Miss = 115107, Miss_rate = 0.850, Pending_hits = 1, Reservation_fails = 161328
	L1D_cache_core[12]: Access = 131596, Miss = 111549, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 156023
	L1D_cache_core[13]: Access = 130745, Miss = 108675, Miss_rate = 0.831, Pending_hits = 0, Reservation_fails = 124702
	L1D_cache_core[14]: Access = 126092, Miss = 105802, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 141668
	L1D_total_cache_accesses = 2116361
	L1D_total_cache_misses = 1776528
	L1D_total_cache_miss_rate = 0.8394
	L1D_total_cache_pending_hits = 3
	L1D_total_cache_reservation_fails = 2322505
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 155996
	L1C_total_cache_misses = 1057
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4177
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 118276
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1156234
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1752088
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5791
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 151521
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 128407
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 154939
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1057
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4177
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 211443
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 200972
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 385714
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4320
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 3
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 267801
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 56296
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5791535
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 875390
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 28321991
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94685, 85610, 103638, 100529, 99892, 112445, 78017, 86766, 
gpgpu_n_tot_thrd_icount = 398816928
gpgpu_n_tot_w_icount = 12463029
gpgpu_n_stall_shd_mem = 3608946
gpgpu_n_mem_read_local = 151521
gpgpu_n_mem_write_local = 267804
gpgpu_n_mem_read_global = 1156234
gpgpu_n_mem_write_global = 416181
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 10849483
gpgpu_n_store_insn = 9588587
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4107180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4177
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4177
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3604769
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1424854	W0_Idle:22724960	W0_Scoreboard:97869465	W1:317464	W2:266322	W3:223700	W4:173800	W5:147210	W6:131763	W7:115644	W8:125033	W9:90341	W10:96627	W11:93311	W12:89337	W13:81184	W14:162524	W15:83418	W16:632268	W17:62222	W18:63773	W19:65770	W20:63821	W21:56093	W22:63376	W23:65089	W24:59997	W25:54995	W26:59573	W27:52173	W28:1039018	W29:48978	W30:47224	W31:54475	W32:7776506
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9249872 {8:1156234,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26456696 {40:225670,72:124491,136:62254,}
traffic_breakdown_coretomem[INST_ACC_R] = 5052432 {8:631554,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 512176 {136:3766,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1212168 {8:151521,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34617952 {40:5362,72:20135,136:242307,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 157247824 {136:1156234,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3299320 {8:412415,}
traffic_breakdown_memtocore[INST_ACC_R] = 85891344 {136:631554,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 20606856 {136:151521,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2142432 {8:267804,}
maxmrqlatency = 583 
maxdqlatency = 0 
maxmflatency = 1179 
averagemflatency = 277 
max_icnt2mem_latency = 862 
max_icnt2sh_latency = 4841037 
mrq_lat_table:991543 	29213 	22764 	85205 	403024 	199155 	78421 	11347 	462 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	607189 	1338834 	42000 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1692269 	521620 	242016 	90805 	48784 	27395 	465 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	400917 	571840 	298131 	36682 	245 	0 	0 	0 	0 	122 	964 	2153 	19544 	26040 	26900 	83640 	82398 	142838 	278107 	17513 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3658 	5840 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        38        30        30        30        44        26        34        42        46        32        52        52        42        32        50        52 
dram[1]:        24        22        19        32        34        40        27        22        36        36        48        42        38        38        36        36 
dram[2]:        48        34        20        28        40        30        22        28        48        50        34        36        46        54        30        32 
dram[3]:        38        38        28        24        26        38        46        38        56        58        30        38        56        60        28        38 
dram[4]:        30        26        20        20        18        18        28        42        60        56        30        38        36        44        44        38 
dram[5]:        18        24        22        28        30        22        36        38        36        40        52        50        30        24        52        38 
maximum service time to same row:
dram[0]:     60038     60041     32263     27330     61748     84237     29658     57840     27611     32669     59187     64661     52222     54881     47193     29513 
dram[1]:     30453     25410     40419     36467     43885     40931     32966     25634     43372     50876     39876     38110     40224     31253     40761     35400 
dram[2]:     59975     52686     59064     36828     53150     53050     36238     45802     72132     68304     54816     54848     65097     41479     55596     52200 
dram[3]:     57791     50463     30494     51664     47309     45070     94582     64022     64060     62227     44408     49734     82002     48297     52149     49947 
dram[4]:     43617     50494     22034     57287     19511     26381     23067     55742     26320     50654     29779     37824     30262     58033     21462     49491 
dram[5]:     59347     52736     47874     43536     91952     60034     54321     87977     50290     53548     85529     53218     62996     89359     39762     45973 
average row accesses per activate:
dram[0]:  1.770107  1.751805  1.717002  1.718265  1.716577  1.721980  1.747365  1.727025  1.775972  1.772364  1.746251  1.759590  1.759313  1.755121  1.778963  1.753665 
dram[1]:  1.751291  1.733408  1.683533  1.710822  1.683783  1.699344  1.722069  1.721575  1.762476  1.748774  1.720790  1.714478  1.748972  1.758435  1.740903  1.734174 
dram[2]:  1.771940  1.746947  1.707963  1.712239  1.712073  1.703558  1.741443  1.731629  1.769280  1.780558  1.729314  1.732243  1.768725  1.758054  1.731379  1.744599 
dram[3]:  1.763178  1.767575  1.716810  1.720630  1.712998  1.726812  1.751147  1.739580  1.763286  1.759622  1.743390  1.751816  1.764088  1.764640  1.754790  1.758889 
dram[4]:  1.733544  1.738402  1.698245  1.699737  1.694731  1.698823  1.726759  1.721814  1.745207  1.734934  1.731481  1.728999  1.742722  1.752725  1.722138  1.724318 
dram[5]:  1.730895  1.754001  1.711665  1.712287  1.709405  1.704007  1.741135  1.724060  1.764998  1.760678  1.731148  1.732538  1.747242  1.747155  1.749520  1.741772 
average row locality = 1821143/1048667 = 1.736627
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12499     12677     12687     12740     13383     13278     12491     12405     12704     12811     12627     12518     12736     12828     12324     12331 
dram[1]:     12556     12778     12912     12898     13463     13483     12665     12644     12732     12865     12705     12616     12821     12897     12483     12420 
dram[2]:     12627     12776     13020     13011     13488     13396     12639     12766     12968     12915     12700     12709     12855     12963     12552     12477 
dram[3]:     12623     12682     12809     12752     13357     13306     12464     12612     12790     12718     12743     12722     12760     12797     12477     12395 
dram[4]:     12805     12681     12817     12811     13413     13414     12633     12594     12851     12921     12722     12707     12865     12852     12399     12397 
dram[5]:     12699     12592     12831     12790     13273     13339     12539     12511     12902     12726     12627     12695     12893     12891     12490     12503 
total reads: 1227029
bank skew: 13488/12324 = 1.09
chip skew: 205862/203039 = 1.01
number of total write accesses:
dram[0]:      5680      5766      5915      5953      6416      6449      6571      6594      6306      6288      6353      6380      6203      6280      5688      5730 
dram[1]:      5752      5818      5920      6010      6441      6469      6710      6722      6375      6389      6456      6437      6318      6386      5746      5742 
dram[2]:      5787      5822      6005      5988      6408      6476      6644      6675      6418      6372      6319      6363      6249      6300      5695      5693 
dram[3]:      5841      5798      5942      5922      6411      6447      6620      6586      6354      6300      6314      6329      6211      6217      5750      5711 
dram[4]:      5815      5793      5952      5949      6434      6503      6629      6618      6355      6368      6352      6414      6291      6286      5773      5748 
dram[5]:      5761      5711      5922      5939      6392      6436      6610      6564      6310      6277      6336      6330      6269      6298      5747      5702 
total reads: 594114
bank skew: 6722/5680 = 1.18
chip skew: 99691/98572 = 1.01
average mf latency per bank:
dram[0]:        302       300       308       307       296       298       295       297       303       305       305       308       304       304       309       309
dram[1]:        301       303       305       308       296       299       294       298       302       305       304       308       302       305       307       312
dram[2]:        301       302       303       306       296       298       294       294       300       301       302       305       302       303       308       312
dram[3]:        300       303       305       308       297       299       297       298       302       307       307       309       305       307       311       313
dram[4]:        298       301       303       306       296       296       295       295       303       303       306       306       305       305       308       307
dram[5]:        299       301       304       307       296       297       294       296       302       304       305       308       304       305       307       309
maximum mf latency per bank:
dram[0]:        863       951       864       874      1013       864       834       986       900       937       815       872       912       996       917       834
dram[1]:        990       860      1179      1013      1126      1094       887       897      1140       948       993       960       971       892       940       857
dram[2]:        901       901       947       998       912       992       862       847       855       894       983       932       899       944       961       932
dram[3]:        863      1091       891       915      1005      1145       975      1078       955       975      1018       970       925       907       918       903
dram[4]:        902       896       866       874       884      1056       927       924       976       918       879       976       952       862       965       890
dram[5]:        850       873       958       914       921       881       908       852       903       896       837       859       943       849      1013       945

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6390169 n_nop=5462653 n_act=172592 n_pre=172576 n_req=301611 n_rd=406078 n_write=176270 bw_util=0.1823
n_activity=3575663 dram_eff=0.3257
bk0: 24998a 5865706i bk1: 25354a 5837597i bk2: 25374a 5830524i bk3: 25480a 5816772i bk4: 26766a 5807397i bk5: 26556a 5790013i bk6: 24982a 5811264i bk7: 24810a 5797746i bk8: 25408a 5833154i bk9: 25622a 5814666i bk10: 25254a 5817618i bk11: 25036a 5805812i bk12: 25472a 5828769i bk13: 25656a 5810974i bk14: 24648a 5853332i bk15: 24662a 5836319i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.929762
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6390169 n_nop=5449253 n_act=176448 n_pre=176432 n_req=304629 n_rd=409876 n_write=178160 bw_util=0.184
n_activity=3648482 dram_eff=0.3223
bk0: 25112a 5859790i bk1: 25556a 5834094i bk2: 25824a 5829325i bk3: 25796a 5813971i bk4: 26926a 5799335i bk5: 26966a 5786377i bk6: 25330a 5798892i bk7: 25288a 5785115i bk8: 25464a 5823686i bk9: 25730a 5806911i bk10: 25410a 5809540i bk11: 25232a 5800793i bk12: 25642a 5826373i bk13: 25794a 5809524i bk14: 24966a 5843720i bk15: 24840a 5834118i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.924593
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6390169 n_nop=5450599 n_act=175378 n_pre=175362 n_req=305076 n_rd=411724 n_write=177106 bw_util=0.1843
n_activity=3631515 dram_eff=0.3243
bk0: 25254a 5861150i bk1: 25552a 5838621i bk2: 26040a 5822381i bk3: 26022a 5813269i bk4: 26976a 5805420i bk5: 26792a 5788232i bk6: 25278a 5809318i bk7: 25532a 5791128i bk8: 25936a 5822030i bk9: 25830a 5812631i bk10: 25400a 5819042i bk11: 25418a 5800689i bk12: 25710a 5829798i bk13: 25926a 5809708i bk14: 25104a 5847458i bk15: 24954a 5835771i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.927589
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6390169 n_nop=5458995 n_act=173300 n_pre=173284 n_req=302760 n_rd=408014 n_write=176576 bw_util=0.183
n_activity=3594193 dram_eff=0.3253
bk0: 25246a 5859625i bk1: 25364a 5841767i bk2: 25618a 5831649i bk3: 25504a 5820770i bk4: 26714a 5806630i bk5: 26612a 5794136i bk6: 24928a 5814060i bk7: 25224a 5796434i bk8: 25580a 5825477i bk9: 25436a 5813183i bk10: 25486a 5816462i bk11: 25444a 5804175i bk12: 25520a 5831708i bk13: 25594a 5816086i bk14: 24954a 5848740i bk15: 24790a 5838214i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.921471
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6390169 n_nop=5450389 n_act=176389 n_pre=176373 n_req=304162 n_rd=409764 n_write=177254 bw_util=0.1837
n_activity=3662432 dram_eff=0.3206
bk0: 25610a 5849244i bk1: 25362a 5840943i bk2: 25634a 5832586i bk3: 25622a 5815810i bk4: 26826a 5803317i bk5: 26828a 5784143i bk6: 25266a 5812551i bk7: 25188a 5792582i bk8: 25702a 5825107i bk9: 25842a 5806369i bk10: 25444a 5816643i bk11: 25414a 5802608i bk12: 25730a 5829013i bk13: 25704a 5815138i bk14: 24798a 5847941i bk15: 24794a 5835553i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.916516
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6390169 n_nop=5456329 n_act=174612 n_pre=174596 n_req=302905 n_rd=408602 n_write=176030 bw_util=0.183
n_activity=3617665 dram_eff=0.3232
bk0: 25398a 5851742i bk1: 25184a 5845151i bk2: 25662a 5832920i bk3: 25580a 5820516i bk4: 26546a 5812759i bk5: 26678a 5790696i bk6: 25078a 5810364i bk7: 25022a 5800924i bk8: 25804a 5827520i bk9: 25452a 5817919i bk10: 25254a 5821720i bk11: 25390a 5807193i bk12: 25786a 5826131i bk13: 25782a 5810250i bk14: 24980a 5847705i bk15: 25006a 5836747i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.913347

========= L2 cache stats =========
L2_cache_bank[0]: Access = 220140, Miss = 101451, Miss_rate = 0.461, Pending_hits = 2571, Reservation_fails = 1132
L2_cache_bank[1]: Access = 210076, Miss = 101588, Miss_rate = 0.484, Pending_hits = 2598, Reservation_fails = 1138
L2_cache_bank[2]: Access = 209104, Miss = 102337, Miss_rate = 0.489, Pending_hits = 2625, Reservation_fails = 643
L2_cache_bank[3]: Access = 232334, Miss = 102601, Miss_rate = 0.442, Pending_hits = 2695, Reservation_fails = 625
L2_cache_bank[4]: Access = 215274, Miss = 102849, Miss_rate = 0.478, Pending_hits = 2513, Reservation_fails = 1356
L2_cache_bank[5]: Access = 229623, Miss = 103013, Miss_rate = 0.449, Pending_hits = 2567, Reservation_fails = 1339
L2_cache_bank[6]: Access = 212318, Miss = 102023, Miss_rate = 0.481, Pending_hits = 2551, Reservation_fails = 878
L2_cache_bank[7]: Access = 215050, Miss = 101984, Miss_rate = 0.474, Pending_hits = 2611, Reservation_fails = 1039
L2_cache_bank[8]: Access = 216297, Miss = 102505, Miss_rate = 0.474, Pending_hits = 2487, Reservation_fails = 1476
L2_cache_bank[9]: Access = 225796, Miss = 102377, Miss_rate = 0.453, Pending_hits = 2590, Reservation_fails = 1216
L2_cache_bank[10]: Access = 218938, Miss = 102254, Miss_rate = 0.467, Pending_hits = 2499, Reservation_fails = 831
L2_cache_bank[11]: Access = 218404, Miss = 102047, Miss_rate = 0.467, Pending_hits = 2472, Reservation_fails = 1153
L2_total_cache_accesses = 2623354
L2_total_cache_misses = 1227029
L2_total_cache_miss_rate = 0.4677
L2_total_cache_pending_hits = 30779
L2_total_cache_reservation_fails = 12826
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 417835
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20072
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 718327
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 8578
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 7738
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 2548
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 141235
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 51
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 285682
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 288
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 126445
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 42
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 23831
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 7362
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236611
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 758
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 2343
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 1423
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 628067
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 502
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2985
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3194
L2_cache_data_port_util = 0.094
L2_cache_fill_port_util = 0.084

icnt_total_pkts_mem_to_simt=10376944
icnt_total_pkts_simt_to_mem=4376946
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (22 samples)
	minimum = nan (22 samples)
	maximum = -nan (22 samples)
Network latency average = -nan (22 samples)
	minimum = nan (22 samples)
	maximum = -nan (22 samples)
Flit latency average = -nan (22 samples)
	minimum = nan (22 samples)
	maximum = -nan (22 samples)
Fragmentation average = -nan (22 samples)
	minimum = nan (22 samples)
	maximum = -nan (22 samples)
Injected packet rate average = -nan (22 samples)
	minimum = -nan (22 samples)
	maximum = -nan (22 samples)
Accepted packet rate average = -nan (22 samples)
	minimum = -nan (22 samples)
	maximum = -nan (22 samples)
Injected flit rate average = -nan (22 samples)
	minimum = -nan (22 samples)
	maximum = -nan (22 samples)
Accepted flit rate average = -nan (22 samples)
	minimum = -nan (22 samples)
	maximum = -nan (22 samples)
Injected packet size average = -nan (22 samples)
Accepted packet size average = -nan (22 samples)
Hops average = -nan (22 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 4841038
gpu_tot_sim_insn = 315805040
gpu_tot_ipc =      65.2350
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 537494
gpu_stall_icnt2sh    = 3802154
gpu_total_sim_rate=84779

========= Core RFC stats =========
	Total RFC Accesses     = 28119283
	Total RFC Misses       = 19936745
	Total RFC Read Misses  = 8744199
	Total RFC Write Misses = 11192546
	Total RFC Evictions    = 11983310

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6666925
	L1I_total_cache_misses = 875390
	L1I_total_cache_miss_rate = 0.1313
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 28321991
L1D_cache:
	L1D_cache_core[0]: Access = 130819, Miss = 108423, Miss_rate = 0.829, Pending_hits = 1, Reservation_fails = 127227
	L1D_cache_core[1]: Access = 152832, Miss = 130370, Miss_rate = 0.853, Pending_hits = 0, Reservation_fails = 204581
	L1D_cache_core[2]: Access = 154595, Miss = 132328, Miss_rate = 0.856, Pending_hits = 0, Reservation_fails = 196676
	L1D_cache_core[3]: Access = 169362, Miss = 141382, Miss_rate = 0.835, Pending_hits = 0, Reservation_fails = 203188
	L1D_cache_core[4]: Access = 143091, Miss = 119288, Miss_rate = 0.834, Pending_hits = 1, Reservation_fails = 134578
	L1D_cache_core[5]: Access = 141063, Miss = 118237, Miss_rate = 0.838, Pending_hits = 0, Reservation_fails = 152520
	L1D_cache_core[6]: Access = 134966, Miss = 113195, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 138795
	L1D_cache_core[7]: Access = 154025, Miss = 126569, Miss_rate = 0.822, Pending_hits = 0, Reservation_fails = 154044
	L1D_cache_core[8]: Access = 134697, Miss = 113728, Miss_rate = 0.844, Pending_hits = 0, Reservation_fails = 137432
	L1D_cache_core[9]: Access = 146459, Miss = 120945, Miss_rate = 0.826, Pending_hits = 0, Reservation_fails = 135554
	L1D_cache_core[10]: Access = 130601, Miss = 110930, Miss_rate = 0.849, Pending_hits = 0, Reservation_fails = 154189
	L1D_cache_core[11]: Access = 135418, Miss = 115107, Miss_rate = 0.850, Pending_hits = 1, Reservation_fails = 161328
	L1D_cache_core[12]: Access = 131596, Miss = 111549, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 156023
	L1D_cache_core[13]: Access = 130745, Miss = 108675, Miss_rate = 0.831, Pending_hits = 0, Reservation_fails = 124702
	L1D_cache_core[14]: Access = 126092, Miss = 105802, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 141668
	L1D_total_cache_accesses = 2116361
	L1D_total_cache_misses = 1776528
	L1D_total_cache_miss_rate = 0.8394
	L1D_total_cache_pending_hits = 3
	L1D_total_cache_reservation_fails = 2322505
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 155996
	L1C_total_cache_misses = 1057
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4177
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 118276
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1156234
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1752088
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5791
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 151521
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 128407
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 154939
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1057
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4177
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 211443
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 200972
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 385714
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4320
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 3
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 267801
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 56296
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5791535
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 875390
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 28321991
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94685, 85610, 103638, 100529, 99892, 112445, 78017, 86766, 
gpgpu_n_tot_thrd_icount = 398816928
gpgpu_n_tot_w_icount = 12463029
gpgpu_n_stall_shd_mem = 3608946
gpgpu_n_mem_read_local = 151521
gpgpu_n_mem_write_local = 267804
gpgpu_n_mem_read_global = 1156234
gpgpu_n_mem_write_global = 416181
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 10849483
gpgpu_n_store_insn = 9588587
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4107180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4177
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4177
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3604769
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1424854	W0_Idle:22724960	W0_Scoreboard:97869465	W1:317464	W2:266322	W3:223700	W4:173800	W5:147210	W6:131763	W7:115644	W8:125033	W9:90341	W10:96627	W11:93311	W12:89337	W13:81184	W14:162524	W15:83418	W16:632268	W17:62222	W18:63773	W19:65770	W20:63821	W21:56093	W22:63376	W23:65089	W24:59997	W25:54995	W26:59573	W27:52173	W28:1039018	W29:48978	W30:47224	W31:54475	W32:7776506
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9249872 {8:1156234,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26456696 {40:225670,72:124491,136:62254,}
traffic_breakdown_coretomem[INST_ACC_R] = 5052432 {8:631554,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 512176 {136:3766,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1212168 {8:151521,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34617952 {40:5362,72:20135,136:242307,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 157247824 {136:1156234,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3299320 {8:412415,}
traffic_breakdown_memtocore[INST_ACC_R] = 85891344 {136:631554,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 20606856 {136:151521,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2142432 {8:267804,}
maxmrqlatency = 583 
maxdqlatency = 0 
maxmflatency = 1179 
averagemflatency = 277 
max_icnt2mem_latency = 862 
max_icnt2sh_latency = 4841037 
mrq_lat_table:991543 	29213 	22764 	85205 	403024 	199155 	78421 	11347 	462 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	607189 	1338834 	42000 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1692269 	521620 	242016 	90805 	48784 	27395 	465 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	400917 	571840 	298131 	36682 	245 	0 	0 	0 	0 	122 	964 	2153 	19544 	26040 	26900 	83640 	82398 	142838 	278107 	17513 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3658 	5840 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        38        30        30        30        44        26        34        42        46        32        52        52        42        32        50        52 
dram[1]:        24        22        19        32        34        40        27        22        36        36        48        42        38        38        36        36 
dram[2]:        48        34        20        28        40        30        22        28        48        50        34        36        46        54        30        32 
dram[3]:        38        38        28        24        26        38        46        38        56        58        30        38        56        60        28        38 
dram[4]:        30        26        20        20        18        18        28        42        60        56        30        38        36        44        44        38 
dram[5]:        18        24        22        28        30        22        36        38        36        40        52        50        30        24        52        38 
maximum service time to same row:
dram[0]:     60038     60041     32263     27330     61748     84237     29658     57840     27611     32669     59187     64661     52222     54881     47193     29513 
dram[1]:     30453     25410     40419     36467     43885     40931     32966     25634     43372     50876     39876     38110     40224     31253     40761     35400 
dram[2]:     59975     52686     59064     36828     53150     53050     36238     45802     72132     68304     54816     54848     65097     41479     55596     52200 
dram[3]:     57791     50463     30494     51664     47309     45070     94582     64022     64060     62227     44408     49734     82002     48297     52149     49947 
dram[4]:     43617     50494     22034     57287     19511     26381     23067     55742     26320     50654     29779     37824     30262     58033     21462     49491 
dram[5]:     59347     52736     47874     43536     91952     60034     54321     87977     50290     53548     85529     53218     62996     89359     39762     45973 
average row accesses per activate:
dram[0]:  1.770107  1.751805  1.717002  1.718265  1.716577  1.721980  1.747365  1.727025  1.775972  1.772364  1.746251  1.759590  1.759313  1.755121  1.778963  1.753665 
dram[1]:  1.751291  1.733408  1.683533  1.710822  1.683783  1.699344  1.722069  1.721575  1.762476  1.748774  1.720790  1.714478  1.748972  1.758435  1.740903  1.734174 
dram[2]:  1.771940  1.746947  1.707963  1.712239  1.712073  1.703558  1.741443  1.731629  1.769280  1.780558  1.729314  1.732243  1.768725  1.758054  1.731379  1.744599 
dram[3]:  1.763178  1.767575  1.716810  1.720630  1.712998  1.726812  1.751147  1.739580  1.763286  1.759622  1.743390  1.751816  1.764088  1.764640  1.754790  1.758889 
dram[4]:  1.733544  1.738402  1.698245  1.699737  1.694731  1.698823  1.726759  1.721814  1.745207  1.734934  1.731481  1.728999  1.742722  1.752725  1.722138  1.724318 
dram[5]:  1.730895  1.754001  1.711665  1.712287  1.709405  1.704007  1.741135  1.724060  1.764998  1.760678  1.731148  1.732538  1.747242  1.747155  1.749520  1.741772 
average row locality = 1821143/1048667 = 1.736627
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12499     12677     12687     12740     13383     13278     12491     12405     12704     12811     12627     12518     12736     12828     12324     12331 
dram[1]:     12556     12778     12912     12898     13463     13483     12665     12644     12732     12865     12705     12616     12821     12897     12483     12420 
dram[2]:     12627     12776     13020     13011     13488     13396     12639     12766     12968     12915     12700     12709     12855     12963     12552     12477 
dram[3]:     12623     12682     12809     12752     13357     13306     12464     12612     12790     12718     12743     12722     12760     12797     12477     12395 
dram[4]:     12805     12681     12817     12811     13413     13414     12633     12594     12851     12921     12722     12707     12865     12852     12399     12397 
dram[5]:     12699     12592     12831     12790     13273     13339     12539     12511     12902     12726     12627     12695     12893     12891     12490     12503 
total reads: 1227029
bank skew: 13488/12324 = 1.09
chip skew: 205862/203039 = 1.01
number of total write accesses:
dram[0]:      5680      5766      5915      5953      6416      6449      6571      6594      6306      6288      6353      6380      6203      6280      5688      5730 
dram[1]:      5752      5818      5920      6010      6441      6469      6710      6722      6375      6389      6456      6437      6318      6386      5746      5742 
dram[2]:      5787      5822      6005      5988      6408      6476      6644      6675      6418      6372      6319      6363      6249      6300      5695      5693 
dram[3]:      5841      5798      5942      5922      6411      6447      6620      6586      6354      6300      6314      6329      6211      6217      5750      5711 
dram[4]:      5815      5793      5952      5949      6434      6503      6629      6618      6355      6368      6352      6414      6291      6286      5773      5748 
dram[5]:      5761      5711      5922      5939      6392      6436      6610      6564      6310      6277      6336      6330      6269      6298      5747      5702 
total reads: 594114
bank skew: 6722/5680 = 1.18
chip skew: 99691/98572 = 1.01
average mf latency per bank:
dram[0]:        302       300       308       307       296       298       295       297       303       305       305       308       304       304       309       309
dram[1]:        301       303       305       308       296       299       294       298       302       305       304       308       302       305       307       312
dram[2]:        301       302       303       306       296       298       294       294       300       301       302       305       302       303       308       312
dram[3]:        300       303       305       308       297       299       297       298       302       307       307       309       305       307       311       313
dram[4]:        298       301       303       306       296       296       295       295       303       303       306       306       305       305       308       307
dram[5]:        299       301       304       307       296       297       294       296       302       304       305       308       304       305       307       309
maximum mf latency per bank:
dram[0]:        863       951       864       874      1013       864       834       986       900       937       815       872       912       996       917       834
dram[1]:        990       860      1179      1013      1126      1094       887       897      1140       948       993       960       971       892       940       857
dram[2]:        901       901       947       998       912       992       862       847       855       894       983       932       899       944       961       932
dram[3]:        863      1091       891       915      1005      1145       975      1078       955       975      1018       970       925       907       918       903
dram[4]:        902       896       866       874       884      1056       927       924       976       918       879       976       952       862       965       890
dram[5]:        850       873       958       914       921       881       908       852       903       896       837       859       943       849      1013       945

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6390169 n_nop=5462653 n_act=172592 n_pre=172576 n_req=301611 n_rd=406078 n_write=176270 bw_util=0.1823
n_activity=3575663 dram_eff=0.3257
bk0: 24998a 5865706i bk1: 25354a 5837597i bk2: 25374a 5830524i bk3: 25480a 5816772i bk4: 26766a 5807397i bk5: 26556a 5790013i bk6: 24982a 5811264i bk7: 24810a 5797746i bk8: 25408a 5833154i bk9: 25622a 5814666i bk10: 25254a 5817618i bk11: 25036a 5805812i bk12: 25472a 5828769i bk13: 25656a 5810974i bk14: 24648a 5853332i bk15: 24662a 5836319i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.929762
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6390169 n_nop=5449253 n_act=176448 n_pre=176432 n_req=304629 n_rd=409876 n_write=178160 bw_util=0.184
n_activity=3648482 dram_eff=0.3223
bk0: 25112a 5859790i bk1: 25556a 5834094i bk2: 25824a 5829325i bk3: 25796a 5813971i bk4: 26926a 5799335i bk5: 26966a 5786377i bk6: 25330a 5798892i bk7: 25288a 5785115i bk8: 25464a 5823686i bk9: 25730a 5806911i bk10: 25410a 5809540i bk11: 25232a 5800793i bk12: 25642a 5826373i bk13: 25794a 5809524i bk14: 24966a 5843720i bk15: 24840a 5834118i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.924593
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6390169 n_nop=5450599 n_act=175378 n_pre=175362 n_req=305076 n_rd=411724 n_write=177106 bw_util=0.1843
n_activity=3631515 dram_eff=0.3243
bk0: 25254a 5861150i bk1: 25552a 5838621i bk2: 26040a 5822381i bk3: 26022a 5813269i bk4: 26976a 5805420i bk5: 26792a 5788232i bk6: 25278a 5809318i bk7: 25532a 5791128i bk8: 25936a 5822030i bk9: 25830a 5812631i bk10: 25400a 5819042i bk11: 25418a 5800689i bk12: 25710a 5829798i bk13: 25926a 5809708i bk14: 25104a 5847458i bk15: 24954a 5835771i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.927589
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6390169 n_nop=5458995 n_act=173300 n_pre=173284 n_req=302760 n_rd=408014 n_write=176576 bw_util=0.183
n_activity=3594193 dram_eff=0.3253
bk0: 25246a 5859625i bk1: 25364a 5841767i bk2: 25618a 5831649i bk3: 25504a 5820770i bk4: 26714a 5806630i bk5: 26612a 5794136i bk6: 24928a 5814060i bk7: 25224a 5796434i bk8: 25580a 5825477i bk9: 25436a 5813183i bk10: 25486a 5816462i bk11: 25444a 5804175i bk12: 25520a 5831708i bk13: 25594a 5816086i bk14: 24954a 5848740i bk15: 24790a 5838214i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.921471
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6390169 n_nop=5450389 n_act=176389 n_pre=176373 n_req=304162 n_rd=409764 n_write=177254 bw_util=0.1837
n_activity=3662432 dram_eff=0.3206
bk0: 25610a 5849244i bk1: 25362a 5840943i bk2: 25634a 5832586i bk3: 25622a 5815810i bk4: 26826a 5803317i bk5: 26828a 5784143i bk6: 25266a 5812551i bk7: 25188a 5792582i bk8: 25702a 5825107i bk9: 25842a 5806369i bk10: 25444a 5816643i bk11: 25414a 5802608i bk12: 25730a 5829013i bk13: 25704a 5815138i bk14: 24798a 5847941i bk15: 24794a 5835553i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.916516
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6390169 n_nop=5456329 n_act=174612 n_pre=174596 n_req=302905 n_rd=408602 n_write=176030 bw_util=0.183
n_activity=3617665 dram_eff=0.3232
bk0: 25398a 5851742i bk1: 25184a 5845151i bk2: 25662a 5832920i bk3: 25580a 5820516i bk4: 26546a 5812759i bk5: 26678a 5790696i bk6: 25078a 5810364i bk7: 25022a 5800924i bk8: 25804a 5827520i bk9: 25452a 5817919i bk10: 25254a 5821720i bk11: 25390a 5807193i bk12: 25786a 5826131i bk13: 25782a 5810250i bk14: 24980a 5847705i bk15: 25006a 5836747i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.913347

========= L2 cache stats =========
L2_cache_bank[0]: Access = 220140, Miss = 101451, Miss_rate = 0.461, Pending_hits = 2571, Reservation_fails = 1132
L2_cache_bank[1]: Access = 210076, Miss = 101588, Miss_rate = 0.484, Pending_hits = 2598, Reservation_fails = 1138
L2_cache_bank[2]: Access = 209104, Miss = 102337, Miss_rate = 0.489, Pending_hits = 2625, Reservation_fails = 643
L2_cache_bank[3]: Access = 232334, Miss = 102601, Miss_rate = 0.442, Pending_hits = 2695, Reservation_fails = 625
L2_cache_bank[4]: Access = 215274, Miss = 102849, Miss_rate = 0.478, Pending_hits = 2513, Reservation_fails = 1356
L2_cache_bank[5]: Access = 229623, Miss = 103013, Miss_rate = 0.449, Pending_hits = 2567, Reservation_fails = 1339
L2_cache_bank[6]: Access = 212318, Miss = 102023, Miss_rate = 0.481, Pending_hits = 2551, Reservation_fails = 878
L2_cache_bank[7]: Access = 215050, Miss = 101984, Miss_rate = 0.474, Pending_hits = 2611, Reservation_fails = 1039
L2_cache_bank[8]: Access = 216297, Miss = 102505, Miss_rate = 0.474, Pending_hits = 2487, Reservation_fails = 1476
L2_cache_bank[9]: Access = 225796, Miss = 102377, Miss_rate = 0.453, Pending_hits = 2590, Reservation_fails = 1216
L2_cache_bank[10]: Access = 218938, Miss = 102254, Miss_rate = 0.467, Pending_hits = 2499, Reservation_fails = 831
L2_cache_bank[11]: Access = 218404, Miss = 102047, Miss_rate = 0.467, Pending_hits = 2472, Reservation_fails = 1153
L2_total_cache_accesses = 2623354
L2_total_cache_misses = 1227029
L2_total_cache_miss_rate = 0.4677
L2_total_cache_pending_hits = 30779
L2_total_cache_reservation_fails = 12826
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 417835
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20072
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 718327
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 8578
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 7738
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 2548
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 141235
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 51
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 285682
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 288
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 126445
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 42
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 23831
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 7362
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236611
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 758
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 2343
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 1423
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 628067
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 502
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2985
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3194
L2_cache_data_port_util = 0.094
L2_cache_fill_port_util = 0.084

icnt_total_pkts_mem_to_simt=10376944
icnt_total_pkts_simt_to_mem=4376946
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (23 samples)
	minimum = nan (23 samples)
	maximum = -nan (23 samples)
Network latency average = -nan (23 samples)
	minimum = nan (23 samples)
	maximum = -nan (23 samples)
Flit latency average = -nan (23 samples)
	minimum = nan (23 samples)
	maximum = -nan (23 samples)
Fragmentation average = -nan (23 samples)
	minimum = nan (23 samples)
	maximum = -nan (23 samples)
Injected packet rate average = -nan (23 samples)
	minimum = -nan (23 samples)
	maximum = -nan (23 samples)
Accepted packet rate average = -nan (23 samples)
	minimum = -nan (23 samples)
	maximum = -nan (23 samples)
Injected flit rate average = -nan (23 samples)
	minimum = -nan (23 samples)
	maximum = -nan (23 samples)
Accepted flit rate average = -nan (23 samples)
	minimum = -nan (23 samples)
	maximum = -nan (23 samples)
Injected packet size average = -nan (23 samples)
Accepted packet size average = -nan (23 samples)
Hops average = -nan (23 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 4841038
gpu_tot_sim_insn = 315805040
gpu_tot_ipc =      65.2350
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 537494
gpu_stall_icnt2sh    = 3802154
gpu_total_sim_rate=84779

========= Core RFC stats =========
	Total RFC Accesses     = 28119283
	Total RFC Misses       = 19936745
	Total RFC Read Misses  = 8744199
	Total RFC Write Misses = 11192546
	Total RFC Evictions    = 11983310

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6666925
	L1I_total_cache_misses = 875390
	L1I_total_cache_miss_rate = 0.1313
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 28321991
L1D_cache:
	L1D_cache_core[0]: Access = 130819, Miss = 108423, Miss_rate = 0.829, Pending_hits = 1, Reservation_fails = 127227
	L1D_cache_core[1]: Access = 152832, Miss = 130370, Miss_rate = 0.853, Pending_hits = 0, Reservation_fails = 204581
	L1D_cache_core[2]: Access = 154595, Miss = 132328, Miss_rate = 0.856, Pending_hits = 0, Reservation_fails = 196676
	L1D_cache_core[3]: Access = 169362, Miss = 141382, Miss_rate = 0.835, Pending_hits = 0, Reservation_fails = 203188
	L1D_cache_core[4]: Access = 143091, Miss = 119288, Miss_rate = 0.834, Pending_hits = 1, Reservation_fails = 134578
	L1D_cache_core[5]: Access = 141063, Miss = 118237, Miss_rate = 0.838, Pending_hits = 0, Reservation_fails = 152520
	L1D_cache_core[6]: Access = 134966, Miss = 113195, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 138795
	L1D_cache_core[7]: Access = 154025, Miss = 126569, Miss_rate = 0.822, Pending_hits = 0, Reservation_fails = 154044
	L1D_cache_core[8]: Access = 134697, Miss = 113728, Miss_rate = 0.844, Pending_hits = 0, Reservation_fails = 137432
	L1D_cache_core[9]: Access = 146459, Miss = 120945, Miss_rate = 0.826, Pending_hits = 0, Reservation_fails = 135554
	L1D_cache_core[10]: Access = 130601, Miss = 110930, Miss_rate = 0.849, Pending_hits = 0, Reservation_fails = 154189
	L1D_cache_core[11]: Access = 135418, Miss = 115107, Miss_rate = 0.850, Pending_hits = 1, Reservation_fails = 161328
	L1D_cache_core[12]: Access = 131596, Miss = 111549, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 156023
	L1D_cache_core[13]: Access = 130745, Miss = 108675, Miss_rate = 0.831, Pending_hits = 0, Reservation_fails = 124702
	L1D_cache_core[14]: Access = 126092, Miss = 105802, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 141668
	L1D_total_cache_accesses = 2116361
	L1D_total_cache_misses = 1776528
	L1D_total_cache_miss_rate = 0.8394
	L1D_total_cache_pending_hits = 3
	L1D_total_cache_reservation_fails = 2322505
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 155996
	L1C_total_cache_misses = 1057
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4177
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 118276
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1156234
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1752088
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5791
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 151521
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 128407
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 154939
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1057
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4177
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 211443
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 200972
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 385714
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4320
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 3
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 267801
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 56296
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5791535
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 875390
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 28321991
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94685, 85610, 103638, 100529, 99892, 112445, 78017, 86766, 
gpgpu_n_tot_thrd_icount = 398816928
gpgpu_n_tot_w_icount = 12463029
gpgpu_n_stall_shd_mem = 3608946
gpgpu_n_mem_read_local = 151521
gpgpu_n_mem_write_local = 267804
gpgpu_n_mem_read_global = 1156234
gpgpu_n_mem_write_global = 416181
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 10849483
gpgpu_n_store_insn = 9588587
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4107180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4177
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4177
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3604769
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1424854	W0_Idle:22724960	W0_Scoreboard:97869465	W1:317464	W2:266322	W3:223700	W4:173800	W5:147210	W6:131763	W7:115644	W8:125033	W9:90341	W10:96627	W11:93311	W12:89337	W13:81184	W14:162524	W15:83418	W16:632268	W17:62222	W18:63773	W19:65770	W20:63821	W21:56093	W22:63376	W23:65089	W24:59997	W25:54995	W26:59573	W27:52173	W28:1039018	W29:48978	W30:47224	W31:54475	W32:7776506
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9249872 {8:1156234,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26456696 {40:225670,72:124491,136:62254,}
traffic_breakdown_coretomem[INST_ACC_R] = 5052432 {8:631554,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 512176 {136:3766,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1212168 {8:151521,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34617952 {40:5362,72:20135,136:242307,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 157247824 {136:1156234,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3299320 {8:412415,}
traffic_breakdown_memtocore[INST_ACC_R] = 85891344 {136:631554,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 20606856 {136:151521,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2142432 {8:267804,}
maxmrqlatency = 583 
maxdqlatency = 0 
maxmflatency = 1179 
averagemflatency = 277 
max_icnt2mem_latency = 862 
max_icnt2sh_latency = 4841037 
mrq_lat_table:991543 	29213 	22764 	85205 	403024 	199155 	78421 	11347 	462 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	607189 	1338834 	42000 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1692269 	521620 	242016 	90805 	48784 	27395 	465 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	400917 	571840 	298131 	36682 	245 	0 	0 	0 	0 	122 	964 	2153 	19544 	26040 	26900 	83640 	82398 	142838 	278107 	17513 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3658 	5840 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        38        30        30        30        44        26        34        42        46        32        52        52        42        32        50        52 
dram[1]:        24        22        19        32        34        40        27        22        36        36        48        42        38        38        36        36 
dram[2]:        48        34        20        28        40        30        22        28        48        50        34        36        46        54        30        32 
dram[3]:        38        38        28        24        26        38        46        38        56        58        30        38        56        60        28        38 
dram[4]:        30        26        20        20        18        18        28        42        60        56        30        38        36        44        44        38 
dram[5]:        18        24        22        28        30        22        36        38        36        40        52        50        30        24        52        38 
maximum service time to same row:
dram[0]:     60038     60041     32263     27330     61748     84237     29658     57840     27611     32669     59187     64661     52222     54881     47193     29513 
dram[1]:     30453     25410     40419     36467     43885     40931     32966     25634     43372     50876     39876     38110     40224     31253     40761     35400 
dram[2]:     59975     52686     59064     36828     53150     53050     36238     45802     72132     68304     54816     54848     65097     41479     55596     52200 
dram[3]:     57791     50463     30494     51664     47309     45070     94582     64022     64060     62227     44408     49734     82002     48297     52149     49947 
dram[4]:     43617     50494     22034     57287     19511     26381     23067     55742     26320     50654     29779     37824     30262     58033     21462     49491 
dram[5]:     59347     52736     47874     43536     91952     60034     54321     87977     50290     53548     85529     53218     62996     89359     39762     45973 
average row accesses per activate:
dram[0]:  1.770107  1.751805  1.717002  1.718265  1.716577  1.721980  1.747365  1.727025  1.775972  1.772364  1.746251  1.759590  1.759313  1.755121  1.778963  1.753665 
dram[1]:  1.751291  1.733408  1.683533  1.710822  1.683783  1.699344  1.722069  1.721575  1.762476  1.748774  1.720790  1.714478  1.748972  1.758435  1.740903  1.734174 
dram[2]:  1.771940  1.746947  1.707963  1.712239  1.712073  1.703558  1.741443  1.731629  1.769280  1.780558  1.729314  1.732243  1.768725  1.758054  1.731379  1.744599 
dram[3]:  1.763178  1.767575  1.716810  1.720630  1.712998  1.726812  1.751147  1.739580  1.763286  1.759622  1.743390  1.751816  1.764088  1.764640  1.754790  1.758889 
dram[4]:  1.733544  1.738402  1.698245  1.699737  1.694731  1.698823  1.726759  1.721814  1.745207  1.734934  1.731481  1.728999  1.742722  1.752725  1.722138  1.724318 
dram[5]:  1.730895  1.754001  1.711665  1.712287  1.709405  1.704007  1.741135  1.724060  1.764998  1.760678  1.731148  1.732538  1.747242  1.747155  1.749520  1.741772 
average row locality = 1821143/1048667 = 1.736627
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12499     12677     12687     12740     13383     13278     12491     12405     12704     12811     12627     12518     12736     12828     12324     12331 
dram[1]:     12556     12778     12912     12898     13463     13483     12665     12644     12732     12865     12705     12616     12821     12897     12483     12420 
dram[2]:     12627     12776     13020     13011     13488     13396     12639     12766     12968     12915     12700     12709     12855     12963     12552     12477 
dram[3]:     12623     12682     12809     12752     13357     13306     12464     12612     12790     12718     12743     12722     12760     12797     12477     12395 
dram[4]:     12805     12681     12817     12811     13413     13414     12633     12594     12851     12921     12722     12707     12865     12852     12399     12397 
dram[5]:     12699     12592     12831     12790     13273     13339     12539     12511     12902     12726     12627     12695     12893     12891     12490     12503 
total reads: 1227029
bank skew: 13488/12324 = 1.09
chip skew: 205862/203039 = 1.01
number of total write accesses:
dram[0]:      5680      5766      5915      5953      6416      6449      6571      6594      6306      6288      6353      6380      6203      6280      5688      5730 
dram[1]:      5752      5818      5920      6010      6441      6469      6710      6722      6375      6389      6456      6437      6318      6386      5746      5742 
dram[2]:      5787      5822      6005      5988      6408      6476      6644      6675      6418      6372      6319      6363      6249      6300      5695      5693 
dram[3]:      5841      5798      5942      5922      6411      6447      6620      6586      6354      6300      6314      6329      6211      6217      5750      5711 
dram[4]:      5815      5793      5952      5949      6434      6503      6629      6618      6355      6368      6352      6414      6291      6286      5773      5748 
dram[5]:      5761      5711      5922      5939      6392      6436      6610      6564      6310      6277      6336      6330      6269      6298      5747      5702 
total reads: 594114
bank skew: 6722/5680 = 1.18
chip skew: 99691/98572 = 1.01
average mf latency per bank:
dram[0]:        302       300       308       307       296       298       295       297       303       305       305       308       304       304       309       309
dram[1]:        301       303       305       308       296       299       294       298       302       305       304       308       302       305       307       312
dram[2]:        301       302       303       306       296       298       294       294       300       301       302       305       302       303       308       312
dram[3]:        300       303       305       308       297       299       297       298       302       307       307       309       305       307       311       313
dram[4]:        298       301       303       306       296       296       295       295       303       303       306       306       305       305       308       307
dram[5]:        299       301       304       307       296       297       294       296       302       304       305       308       304       305       307       309
maximum mf latency per bank:
dram[0]:        863       951       864       874      1013       864       834       986       900       937       815       872       912       996       917       834
dram[1]:        990       860      1179      1013      1126      1094       887       897      1140       948       993       960       971       892       940       857
dram[2]:        901       901       947       998       912       992       862       847       855       894       983       932       899       944       961       932
dram[3]:        863      1091       891       915      1005      1145       975      1078       955       975      1018       970       925       907       918       903
dram[4]:        902       896       866       874       884      1056       927       924       976       918       879       976       952       862       965       890
dram[5]:        850       873       958       914       921       881       908       852       903       896       837       859       943       849      1013       945

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6390169 n_nop=5462653 n_act=172592 n_pre=172576 n_req=301611 n_rd=406078 n_write=176270 bw_util=0.1823
n_activity=3575663 dram_eff=0.3257
bk0: 24998a 5865706i bk1: 25354a 5837597i bk2: 25374a 5830524i bk3: 25480a 5816772i bk4: 26766a 5807397i bk5: 26556a 5790013i bk6: 24982a 5811264i bk7: 24810a 5797746i bk8: 25408a 5833154i bk9: 25622a 5814666i bk10: 25254a 5817618i bk11: 25036a 5805812i bk12: 25472a 5828769i bk13: 25656a 5810974i bk14: 24648a 5853332i bk15: 24662a 5836319i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.929762
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6390169 n_nop=5449253 n_act=176448 n_pre=176432 n_req=304629 n_rd=409876 n_write=178160 bw_util=0.184
n_activity=3648482 dram_eff=0.3223
bk0: 25112a 5859790i bk1: 25556a 5834094i bk2: 25824a 5829325i bk3: 25796a 5813971i bk4: 26926a 5799335i bk5: 26966a 5786377i bk6: 25330a 5798892i bk7: 25288a 5785115i bk8: 25464a 5823686i bk9: 25730a 5806911i bk10: 25410a 5809540i bk11: 25232a 5800793i bk12: 25642a 5826373i bk13: 25794a 5809524i bk14: 24966a 5843720i bk15: 24840a 5834118i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.924593
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6390169 n_nop=5450599 n_act=175378 n_pre=175362 n_req=305076 n_rd=411724 n_write=177106 bw_util=0.1843
n_activity=3631515 dram_eff=0.3243
bk0: 25254a 5861150i bk1: 25552a 5838621i bk2: 26040a 5822381i bk3: 26022a 5813269i bk4: 26976a 5805420i bk5: 26792a 5788232i bk6: 25278a 5809318i bk7: 25532a 5791128i bk8: 25936a 5822030i bk9: 25830a 5812631i bk10: 25400a 5819042i bk11: 25418a 5800689i bk12: 25710a 5829798i bk13: 25926a 5809708i bk14: 25104a 5847458i bk15: 24954a 5835771i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.927589
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6390169 n_nop=5458995 n_act=173300 n_pre=173284 n_req=302760 n_rd=408014 n_write=176576 bw_util=0.183
n_activity=3594193 dram_eff=0.3253
bk0: 25246a 5859625i bk1: 25364a 5841767i bk2: 25618a 5831649i bk3: 25504a 5820770i bk4: 26714a 5806630i bk5: 26612a 5794136i bk6: 24928a 5814060i bk7: 25224a 5796434i bk8: 25580a 5825477i bk9: 25436a 5813183i bk10: 25486a 5816462i bk11: 25444a 5804175i bk12: 25520a 5831708i bk13: 25594a 5816086i bk14: 24954a 5848740i bk15: 24790a 5838214i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.921471
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6390169 n_nop=5450389 n_act=176389 n_pre=176373 n_req=304162 n_rd=409764 n_write=177254 bw_util=0.1837
n_activity=3662432 dram_eff=0.3206
bk0: 25610a 5849244i bk1: 25362a 5840943i bk2: 25634a 5832586i bk3: 25622a 5815810i bk4: 26826a 5803317i bk5: 26828a 5784143i bk6: 25266a 5812551i bk7: 25188a 5792582i bk8: 25702a 5825107i bk9: 25842a 5806369i bk10: 25444a 5816643i bk11: 25414a 5802608i bk12: 25730a 5829013i bk13: 25704a 5815138i bk14: 24798a 5847941i bk15: 24794a 5835553i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.916516
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6390169 n_nop=5456329 n_act=174612 n_pre=174596 n_req=302905 n_rd=408602 n_write=176030 bw_util=0.183
n_activity=3617665 dram_eff=0.3232
bk0: 25398a 5851742i bk1: 25184a 5845151i bk2: 25662a 5832920i bk3: 25580a 5820516i bk4: 26546a 5812759i bk5: 26678a 5790696i bk6: 25078a 5810364i bk7: 25022a 5800924i bk8: 25804a 5827520i bk9: 25452a 5817919i bk10: 25254a 5821720i bk11: 25390a 5807193i bk12: 25786a 5826131i bk13: 25782a 5810250i bk14: 24980a 5847705i bk15: 25006a 5836747i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.913347

========= L2 cache stats =========
L2_cache_bank[0]: Access = 220140, Miss = 101451, Miss_rate = 0.461, Pending_hits = 2571, Reservation_fails = 1132
L2_cache_bank[1]: Access = 210076, Miss = 101588, Miss_rate = 0.484, Pending_hits = 2598, Reservation_fails = 1138
L2_cache_bank[2]: Access = 209104, Miss = 102337, Miss_rate = 0.489, Pending_hits = 2625, Reservation_fails = 643
L2_cache_bank[3]: Access = 232334, Miss = 102601, Miss_rate = 0.442, Pending_hits = 2695, Reservation_fails = 625
L2_cache_bank[4]: Access = 215274, Miss = 102849, Miss_rate = 0.478, Pending_hits = 2513, Reservation_fails = 1356
L2_cache_bank[5]: Access = 229623, Miss = 103013, Miss_rate = 0.449, Pending_hits = 2567, Reservation_fails = 1339
L2_cache_bank[6]: Access = 212318, Miss = 102023, Miss_rate = 0.481, Pending_hits = 2551, Reservation_fails = 878
L2_cache_bank[7]: Access = 215050, Miss = 101984, Miss_rate = 0.474, Pending_hits = 2611, Reservation_fails = 1039
L2_cache_bank[8]: Access = 216297, Miss = 102505, Miss_rate = 0.474, Pending_hits = 2487, Reservation_fails = 1476
L2_cache_bank[9]: Access = 225796, Miss = 102377, Miss_rate = 0.453, Pending_hits = 2590, Reservation_fails = 1216
L2_cache_bank[10]: Access = 218938, Miss = 102254, Miss_rate = 0.467, Pending_hits = 2499, Reservation_fails = 831
L2_cache_bank[11]: Access = 218404, Miss = 102047, Miss_rate = 0.467, Pending_hits = 2472, Reservation_fails = 1153
L2_total_cache_accesses = 2623354
L2_total_cache_misses = 1227029
L2_total_cache_miss_rate = 0.4677
L2_total_cache_pending_hits = 30779
L2_total_cache_reservation_fails = 12826
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 417835
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20072
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 718327
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 8578
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 7738
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 2548
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 141235
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 51
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 285682
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 288
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 126445
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 42
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 23831
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 7362
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236611
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 758
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 2343
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 1423
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 628067
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 502
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2985
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3194
L2_cache_data_port_util = 0.094
L2_cache_fill_port_util = 0.084

icnt_total_pkts_mem_to_simt=10376944
icnt_total_pkts_simt_to_mem=4376946
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (24 samples)
	minimum = nan (24 samples)
	maximum = -nan (24 samples)
Network latency average = -nan (24 samples)
	minimum = nan (24 samples)
	maximum = -nan (24 samples)
Flit latency average = -nan (24 samples)
	minimum = nan (24 samples)
	maximum = -nan (24 samples)
Fragmentation average = -nan (24 samples)
	minimum = nan (24 samples)
	maximum = -nan (24 samples)
Injected packet rate average = -nan (24 samples)
	minimum = -nan (24 samples)
	maximum = -nan (24 samples)
Accepted packet rate average = -nan (24 samples)
	minimum = -nan (24 samples)
	maximum = -nan (24 samples)
Injected flit rate average = -nan (24 samples)
	minimum = -nan (24 samples)
	maximum = -nan (24 samples)
Accepted flit rate average = -nan (24 samples)
	minimum = -nan (24 samples)
	maximum = -nan (24 samples)
Injected packet size average = -nan (24 samples)
Accepted packet size average = -nan (24 samples)
Hops average = -nan (24 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 4841038
gpu_tot_sim_insn = 315805040
gpu_tot_ipc =      65.2350
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 537494
gpu_stall_icnt2sh    = 3802154
gpu_total_sim_rate=84779

========= Core RFC stats =========
	Total RFC Accesses     = 28119283
	Total RFC Misses       = 19936745
	Total RFC Read Misses  = 8744199
	Total RFC Write Misses = 11192546
	Total RFC Evictions    = 11983310

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6666925
	L1I_total_cache_misses = 875390
	L1I_total_cache_miss_rate = 0.1313
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 28321991
L1D_cache:
	L1D_cache_core[0]: Access = 130819, Miss = 108423, Miss_rate = 0.829, Pending_hits = 1, Reservation_fails = 127227
	L1D_cache_core[1]: Access = 152832, Miss = 130370, Miss_rate = 0.853, Pending_hits = 0, Reservation_fails = 204581
	L1D_cache_core[2]: Access = 154595, Miss = 132328, Miss_rate = 0.856, Pending_hits = 0, Reservation_fails = 196676
	L1D_cache_core[3]: Access = 169362, Miss = 141382, Miss_rate = 0.835, Pending_hits = 0, Reservation_fails = 203188
	L1D_cache_core[4]: Access = 143091, Miss = 119288, Miss_rate = 0.834, Pending_hits = 1, Reservation_fails = 134578
	L1D_cache_core[5]: Access = 141063, Miss = 118237, Miss_rate = 0.838, Pending_hits = 0, Reservation_fails = 152520
	L1D_cache_core[6]: Access = 134966, Miss = 113195, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 138795
	L1D_cache_core[7]: Access = 154025, Miss = 126569, Miss_rate = 0.822, Pending_hits = 0, Reservation_fails = 154044
	L1D_cache_core[8]: Access = 134697, Miss = 113728, Miss_rate = 0.844, Pending_hits = 0, Reservation_fails = 137432
	L1D_cache_core[9]: Access = 146459, Miss = 120945, Miss_rate = 0.826, Pending_hits = 0, Reservation_fails = 135554
	L1D_cache_core[10]: Access = 130601, Miss = 110930, Miss_rate = 0.849, Pending_hits = 0, Reservation_fails = 154189
	L1D_cache_core[11]: Access = 135418, Miss = 115107, Miss_rate = 0.850, Pending_hits = 1, Reservation_fails = 161328
	L1D_cache_core[12]: Access = 131596, Miss = 111549, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 156023
	L1D_cache_core[13]: Access = 130745, Miss = 108675, Miss_rate = 0.831, Pending_hits = 0, Reservation_fails = 124702
	L1D_cache_core[14]: Access = 126092, Miss = 105802, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 141668
	L1D_total_cache_accesses = 2116361
	L1D_total_cache_misses = 1776528
	L1D_total_cache_miss_rate = 0.8394
	L1D_total_cache_pending_hits = 3
	L1D_total_cache_reservation_fails = 2322505
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 155996
	L1C_total_cache_misses = 1057
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4177
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 118276
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1156234
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1752088
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5791
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 151521
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 128407
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 154939
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1057
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4177
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 211443
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 200972
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 385714
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4320
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 3
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 267801
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 56296
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5791535
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 875390
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 28321991
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94685, 85610, 103638, 100529, 99892, 112445, 78017, 86766, 
gpgpu_n_tot_thrd_icount = 398816928
gpgpu_n_tot_w_icount = 12463029
gpgpu_n_stall_shd_mem = 3608946
gpgpu_n_mem_read_local = 151521
gpgpu_n_mem_write_local = 267804
gpgpu_n_mem_read_global = 1156234
gpgpu_n_mem_write_global = 416181
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 10849483
gpgpu_n_store_insn = 9588587
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4107180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4177
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4177
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3604769
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1424854	W0_Idle:22724960	W0_Scoreboard:97869465	W1:317464	W2:266322	W3:223700	W4:173800	W5:147210	W6:131763	W7:115644	W8:125033	W9:90341	W10:96627	W11:93311	W12:89337	W13:81184	W14:162524	W15:83418	W16:632268	W17:62222	W18:63773	W19:65770	W20:63821	W21:56093	W22:63376	W23:65089	W24:59997	W25:54995	W26:59573	W27:52173	W28:1039018	W29:48978	W30:47224	W31:54475	W32:7776506
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9249872 {8:1156234,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26456696 {40:225670,72:124491,136:62254,}
traffic_breakdown_coretomem[INST_ACC_R] = 5052432 {8:631554,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 512176 {136:3766,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1212168 {8:151521,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34617952 {40:5362,72:20135,136:242307,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 157247824 {136:1156234,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3299320 {8:412415,}
traffic_breakdown_memtocore[INST_ACC_R] = 85891344 {136:631554,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 20606856 {136:151521,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2142432 {8:267804,}
maxmrqlatency = 583 
maxdqlatency = 0 
maxmflatency = 1179 
averagemflatency = 277 
max_icnt2mem_latency = 862 
max_icnt2sh_latency = 4841037 
mrq_lat_table:991543 	29213 	22764 	85205 	403024 	199155 	78421 	11347 	462 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	607189 	1338834 	42000 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1692269 	521620 	242016 	90805 	48784 	27395 	465 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	400917 	571840 	298131 	36682 	245 	0 	0 	0 	0 	122 	964 	2153 	19544 	26040 	26900 	83640 	82398 	142838 	278107 	17513 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3658 	5840 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        38        30        30        30        44        26        34        42        46        32        52        52        42        32        50        52 
dram[1]:        24        22        19        32        34        40        27        22        36        36        48        42        38        38        36        36 
dram[2]:        48        34        20        28        40        30        22        28        48        50        34        36        46        54        30        32 
dram[3]:        38        38        28        24        26        38        46        38        56        58        30        38        56        60        28        38 
dram[4]:        30        26        20        20        18        18        28        42        60        56        30        38        36        44        44        38 
dram[5]:        18        24        22        28        30        22        36        38        36        40        52        50        30        24        52        38 
maximum service time to same row:
dram[0]:     60038     60041     32263     27330     61748     84237     29658     57840     27611     32669     59187     64661     52222     54881     47193     29513 
dram[1]:     30453     25410     40419     36467     43885     40931     32966     25634     43372     50876     39876     38110     40224     31253     40761     35400 
dram[2]:     59975     52686     59064     36828     53150     53050     36238     45802     72132     68304     54816     54848     65097     41479     55596     52200 
dram[3]:     57791     50463     30494     51664     47309     45070     94582     64022     64060     62227     44408     49734     82002     48297     52149     49947 
dram[4]:     43617     50494     22034     57287     19511     26381     23067     55742     26320     50654     29779     37824     30262     58033     21462     49491 
dram[5]:     59347     52736     47874     43536     91952     60034     54321     87977     50290     53548     85529     53218     62996     89359     39762     45973 
average row accesses per activate:
dram[0]:  1.770107  1.751805  1.717002  1.718265  1.716577  1.721980  1.747365  1.727025  1.775972  1.772364  1.746251  1.759590  1.759313  1.755121  1.778963  1.753665 
dram[1]:  1.751291  1.733408  1.683533  1.710822  1.683783  1.699344  1.722069  1.721575  1.762476  1.748774  1.720790  1.714478  1.748972  1.758435  1.740903  1.734174 
dram[2]:  1.771940  1.746947  1.707963  1.712239  1.712073  1.703558  1.741443  1.731629  1.769280  1.780558  1.729314  1.732243  1.768725  1.758054  1.731379  1.744599 
dram[3]:  1.763178  1.767575  1.716810  1.720630  1.712998  1.726812  1.751147  1.739580  1.763286  1.759622  1.743390  1.751816  1.764088  1.764640  1.754790  1.758889 
dram[4]:  1.733544  1.738402  1.698245  1.699737  1.694731  1.698823  1.726759  1.721814  1.745207  1.734934  1.731481  1.728999  1.742722  1.752725  1.722138  1.724318 
dram[5]:  1.730895  1.754001  1.711665  1.712287  1.709405  1.704007  1.741135  1.724060  1.764998  1.760678  1.731148  1.732538  1.747242  1.747155  1.749520  1.741772 
average row locality = 1821143/1048667 = 1.736627
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12499     12677     12687     12740     13383     13278     12491     12405     12704     12811     12627     12518     12736     12828     12324     12331 
dram[1]:     12556     12778     12912     12898     13463     13483     12665     12644     12732     12865     12705     12616     12821     12897     12483     12420 
dram[2]:     12627     12776     13020     13011     13488     13396     12639     12766     12968     12915     12700     12709     12855     12963     12552     12477 
dram[3]:     12623     12682     12809     12752     13357     13306     12464     12612     12790     12718     12743     12722     12760     12797     12477     12395 
dram[4]:     12805     12681     12817     12811     13413     13414     12633     12594     12851     12921     12722     12707     12865     12852     12399     12397 
dram[5]:     12699     12592     12831     12790     13273     13339     12539     12511     12902     12726     12627     12695     12893     12891     12490     12503 
total reads: 1227029
bank skew: 13488/12324 = 1.09
chip skew: 205862/203039 = 1.01
number of total write accesses:
dram[0]:      5680      5766      5915      5953      6416      6449      6571      6594      6306      6288      6353      6380      6203      6280      5688      5730 
dram[1]:      5752      5818      5920      6010      6441      6469      6710      6722      6375      6389      6456      6437      6318      6386      5746      5742 
dram[2]:      5787      5822      6005      5988      6408      6476      6644      6675      6418      6372      6319      6363      6249      6300      5695      5693 
dram[3]:      5841      5798      5942      5922      6411      6447      6620      6586      6354      6300      6314      6329      6211      6217      5750      5711 
dram[4]:      5815      5793      5952      5949      6434      6503      6629      6618      6355      6368      6352      6414      6291      6286      5773      5748 
dram[5]:      5761      5711      5922      5939      6392      6436      6610      6564      6310      6277      6336      6330      6269      6298      5747      5702 
total reads: 594114
bank skew: 6722/5680 = 1.18
chip skew: 99691/98572 = 1.01
average mf latency per bank:
dram[0]:        302       300       308       307       296       298       295       297       303       305       305       308       304       304       309       309
dram[1]:        301       303       305       308       296       299       294       298       302       305       304       308       302       305       307       312
dram[2]:        301       302       303       306       296       298       294       294       300       301       302       305       302       303       308       312
dram[3]:        300       303       305       308       297       299       297       298       302       307       307       309       305       307       311       313
dram[4]:        298       301       303       306       296       296       295       295       303       303       306       306       305       305       308       307
dram[5]:        299       301       304       307       296       297       294       296       302       304       305       308       304       305       307       309
maximum mf latency per bank:
dram[0]:        863       951       864       874      1013       864       834       986       900       937       815       872       912       996       917       834
dram[1]:        990       860      1179      1013      1126      1094       887       897      1140       948       993       960       971       892       940       857
dram[2]:        901       901       947       998       912       992       862       847       855       894       983       932       899       944       961       932
dram[3]:        863      1091       891       915      1005      1145       975      1078       955       975      1018       970       925       907       918       903
dram[4]:        902       896       866       874       884      1056       927       924       976       918       879       976       952       862       965       890
dram[5]:        850       873       958       914       921       881       908       852       903       896       837       859       943       849      1013       945

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6390169 n_nop=5462653 n_act=172592 n_pre=172576 n_req=301611 n_rd=406078 n_write=176270 bw_util=0.1823
n_activity=3575663 dram_eff=0.3257
bk0: 24998a 5865706i bk1: 25354a 5837597i bk2: 25374a 5830524i bk3: 25480a 5816772i bk4: 26766a 5807397i bk5: 26556a 5790013i bk6: 24982a 5811264i bk7: 24810a 5797746i bk8: 25408a 5833154i bk9: 25622a 5814666i bk10: 25254a 5817618i bk11: 25036a 5805812i bk12: 25472a 5828769i bk13: 25656a 5810974i bk14: 24648a 5853332i bk15: 24662a 5836319i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.929762
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6390169 n_nop=5449253 n_act=176448 n_pre=176432 n_req=304629 n_rd=409876 n_write=178160 bw_util=0.184
n_activity=3648482 dram_eff=0.3223
bk0: 25112a 5859790i bk1: 25556a 5834094i bk2: 25824a 5829325i bk3: 25796a 5813971i bk4: 26926a 5799335i bk5: 26966a 5786377i bk6: 25330a 5798892i bk7: 25288a 5785115i bk8: 25464a 5823686i bk9: 25730a 5806911i bk10: 25410a 5809540i bk11: 25232a 5800793i bk12: 25642a 5826373i bk13: 25794a 5809524i bk14: 24966a 5843720i bk15: 24840a 5834118i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.924593
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6390169 n_nop=5450599 n_act=175378 n_pre=175362 n_req=305076 n_rd=411724 n_write=177106 bw_util=0.1843
n_activity=3631515 dram_eff=0.3243
bk0: 25254a 5861150i bk1: 25552a 5838621i bk2: 26040a 5822381i bk3: 26022a 5813269i bk4: 26976a 5805420i bk5: 26792a 5788232i bk6: 25278a 5809318i bk7: 25532a 5791128i bk8: 25936a 5822030i bk9: 25830a 5812631i bk10: 25400a 5819042i bk11: 25418a 5800689i bk12: 25710a 5829798i bk13: 25926a 5809708i bk14: 25104a 5847458i bk15: 24954a 5835771i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.927589
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6390169 n_nop=5458995 n_act=173300 n_pre=173284 n_req=302760 n_rd=408014 n_write=176576 bw_util=0.183
n_activity=3594193 dram_eff=0.3253
bk0: 25246a 5859625i bk1: 25364a 5841767i bk2: 25618a 5831649i bk3: 25504a 5820770i bk4: 26714a 5806630i bk5: 26612a 5794136i bk6: 24928a 5814060i bk7: 25224a 5796434i bk8: 25580a 5825477i bk9: 25436a 5813183i bk10: 25486a 5816462i bk11: 25444a 5804175i bk12: 25520a 5831708i bk13: 25594a 5816086i bk14: 24954a 5848740i bk15: 24790a 5838214i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.921471
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6390169 n_nop=5450389 n_act=176389 n_pre=176373 n_req=304162 n_rd=409764 n_write=177254 bw_util=0.1837
n_activity=3662432 dram_eff=0.3206
bk0: 25610a 5849244i bk1: 25362a 5840943i bk2: 25634a 5832586i bk3: 25622a 5815810i bk4: 26826a 5803317i bk5: 26828a 5784143i bk6: 25266a 5812551i bk7: 25188a 5792582i bk8: 25702a 5825107i bk9: 25842a 5806369i bk10: 25444a 5816643i bk11: 25414a 5802608i bk12: 25730a 5829013i bk13: 25704a 5815138i bk14: 24798a 5847941i bk15: 24794a 5835553i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.916516
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6390169 n_nop=5456329 n_act=174612 n_pre=174596 n_req=302905 n_rd=408602 n_write=176030 bw_util=0.183
n_activity=3617665 dram_eff=0.3232
bk0: 25398a 5851742i bk1: 25184a 5845151i bk2: 25662a 5832920i bk3: 25580a 5820516i bk4: 26546a 5812759i bk5: 26678a 5790696i bk6: 25078a 5810364i bk7: 25022a 5800924i bk8: 25804a 5827520i bk9: 25452a 5817919i bk10: 25254a 5821720i bk11: 25390a 5807193i bk12: 25786a 5826131i bk13: 25782a 5810250i bk14: 24980a 5847705i bk15: 25006a 5836747i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.913347

========= L2 cache stats =========
L2_cache_bank[0]: Access = 220140, Miss = 101451, Miss_rate = 0.461, Pending_hits = 2571, Reservation_fails = 1132
L2_cache_bank[1]: Access = 210076, Miss = 101588, Miss_rate = 0.484, Pending_hits = 2598, Reservation_fails = 1138
L2_cache_bank[2]: Access = 209104, Miss = 102337, Miss_rate = 0.489, Pending_hits = 2625, Reservation_fails = 643
L2_cache_bank[3]: Access = 232334, Miss = 102601, Miss_rate = 0.442, Pending_hits = 2695, Reservation_fails = 625
L2_cache_bank[4]: Access = 215274, Miss = 102849, Miss_rate = 0.478, Pending_hits = 2513, Reservation_fails = 1356
L2_cache_bank[5]: Access = 229623, Miss = 103013, Miss_rate = 0.449, Pending_hits = 2567, Reservation_fails = 1339
L2_cache_bank[6]: Access = 212318, Miss = 102023, Miss_rate = 0.481, Pending_hits = 2551, Reservation_fails = 878
L2_cache_bank[7]: Access = 215050, Miss = 101984, Miss_rate = 0.474, Pending_hits = 2611, Reservation_fails = 1039
L2_cache_bank[8]: Access = 216297, Miss = 102505, Miss_rate = 0.474, Pending_hits = 2487, Reservation_fails = 1476
L2_cache_bank[9]: Access = 225796, Miss = 102377, Miss_rate = 0.453, Pending_hits = 2590, Reservation_fails = 1216
L2_cache_bank[10]: Access = 218938, Miss = 102254, Miss_rate = 0.467, Pending_hits = 2499, Reservation_fails = 831
L2_cache_bank[11]: Access = 218404, Miss = 102047, Miss_rate = 0.467, Pending_hits = 2472, Reservation_fails = 1153
L2_total_cache_accesses = 2623354
L2_total_cache_misses = 1227029
L2_total_cache_miss_rate = 0.4677
L2_total_cache_pending_hits = 30779
L2_total_cache_reservation_fails = 12826
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 417835
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20072
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 718327
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 8578
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 7738
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 2548
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 141235
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 51
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 285682
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 288
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 126445
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 42
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 23831
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 7362
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236611
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 758
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 2343
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 1423
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 628067
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 502
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2985
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3194
L2_cache_data_port_util = 0.094
L2_cache_fill_port_util = 0.084

icnt_total_pkts_mem_to_simt=10376944
icnt_total_pkts_simt_to_mem=4376946
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (25 samples)
	minimum = nan (25 samples)
	maximum = -nan (25 samples)
Network latency average = -nan (25 samples)
	minimum = nan (25 samples)
	maximum = -nan (25 samples)
Flit latency average = -nan (25 samples)
	minimum = nan (25 samples)
	maximum = -nan (25 samples)
Fragmentation average = -nan (25 samples)
	minimum = nan (25 samples)
	maximum = -nan (25 samples)
Injected packet rate average = -nan (25 samples)
	minimum = -nan (25 samples)
	maximum = -nan (25 samples)
Accepted packet rate average = -nan (25 samples)
	minimum = -nan (25 samples)
	maximum = -nan (25 samples)
Injected flit rate average = -nan (25 samples)
	minimum = -nan (25 samples)
	maximum = -nan (25 samples)
Accepted flit rate average = -nan (25 samples)
	minimum = -nan (25 samples)
	maximum = -nan (25 samples)
Injected packet size average = -nan (25 samples)
Accepted packet size average = -nan (25 samples)
Hops average = -nan (25 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 4841038
gpu_tot_sim_insn = 315805040
gpu_tot_ipc =      65.2350
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 537494
gpu_stall_icnt2sh    = 3802154
gpu_total_sim_rate=84779

========= Core RFC stats =========
	Total RFC Accesses     = 28119283
	Total RFC Misses       = 19936745
	Total RFC Read Misses  = 8744199
	Total RFC Write Misses = 11192546
	Total RFC Evictions    = 11983310

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6666925
	L1I_total_cache_misses = 875390
	L1I_total_cache_miss_rate = 0.1313
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 28321991
L1D_cache:
	L1D_cache_core[0]: Access = 130819, Miss = 108423, Miss_rate = 0.829, Pending_hits = 1, Reservation_fails = 127227
	L1D_cache_core[1]: Access = 152832, Miss = 130370, Miss_rate = 0.853, Pending_hits = 0, Reservation_fails = 204581
	L1D_cache_core[2]: Access = 154595, Miss = 132328, Miss_rate = 0.856, Pending_hits = 0, Reservation_fails = 196676
	L1D_cache_core[3]: Access = 169362, Miss = 141382, Miss_rate = 0.835, Pending_hits = 0, Reservation_fails = 203188
	L1D_cache_core[4]: Access = 143091, Miss = 119288, Miss_rate = 0.834, Pending_hits = 1, Reservation_fails = 134578
	L1D_cache_core[5]: Access = 141063, Miss = 118237, Miss_rate = 0.838, Pending_hits = 0, Reservation_fails = 152520
	L1D_cache_core[6]: Access = 134966, Miss = 113195, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 138795
	L1D_cache_core[7]: Access = 154025, Miss = 126569, Miss_rate = 0.822, Pending_hits = 0, Reservation_fails = 154044
	L1D_cache_core[8]: Access = 134697, Miss = 113728, Miss_rate = 0.844, Pending_hits = 0, Reservation_fails = 137432
	L1D_cache_core[9]: Access = 146459, Miss = 120945, Miss_rate = 0.826, Pending_hits = 0, Reservation_fails = 135554
	L1D_cache_core[10]: Access = 130601, Miss = 110930, Miss_rate = 0.849, Pending_hits = 0, Reservation_fails = 154189
	L1D_cache_core[11]: Access = 135418, Miss = 115107, Miss_rate = 0.850, Pending_hits = 1, Reservation_fails = 161328
	L1D_cache_core[12]: Access = 131596, Miss = 111549, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 156023
	L1D_cache_core[13]: Access = 130745, Miss = 108675, Miss_rate = 0.831, Pending_hits = 0, Reservation_fails = 124702
	L1D_cache_core[14]: Access = 126092, Miss = 105802, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 141668
	L1D_total_cache_accesses = 2116361
	L1D_total_cache_misses = 1776528
	L1D_total_cache_miss_rate = 0.8394
	L1D_total_cache_pending_hits = 3
	L1D_total_cache_reservation_fails = 2322505
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 155996
	L1C_total_cache_misses = 1057
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4177
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 118276
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1156234
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1752088
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5791
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 151521
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 128407
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 154939
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1057
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4177
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 211443
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 200972
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 385714
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4320
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 3
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 267801
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 56296
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5791535
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 875390
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 28321991
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94685, 85610, 103638, 100529, 99892, 112445, 78017, 86766, 
gpgpu_n_tot_thrd_icount = 398816928
gpgpu_n_tot_w_icount = 12463029
gpgpu_n_stall_shd_mem = 3608946
gpgpu_n_mem_read_local = 151521
gpgpu_n_mem_write_local = 267804
gpgpu_n_mem_read_global = 1156234
gpgpu_n_mem_write_global = 416181
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 10849483
gpgpu_n_store_insn = 9588587
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4107180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4177
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4177
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3604769
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1424854	W0_Idle:22724960	W0_Scoreboard:97869465	W1:317464	W2:266322	W3:223700	W4:173800	W5:147210	W6:131763	W7:115644	W8:125033	W9:90341	W10:96627	W11:93311	W12:89337	W13:81184	W14:162524	W15:83418	W16:632268	W17:62222	W18:63773	W19:65770	W20:63821	W21:56093	W22:63376	W23:65089	W24:59997	W25:54995	W26:59573	W27:52173	W28:1039018	W29:48978	W30:47224	W31:54475	W32:7776506
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9249872 {8:1156234,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26456696 {40:225670,72:124491,136:62254,}
traffic_breakdown_coretomem[INST_ACC_R] = 5052432 {8:631554,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 512176 {136:3766,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1212168 {8:151521,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34617952 {40:5362,72:20135,136:242307,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 157247824 {136:1156234,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3299320 {8:412415,}
traffic_breakdown_memtocore[INST_ACC_R] = 85891344 {136:631554,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 20606856 {136:151521,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2142432 {8:267804,}
maxmrqlatency = 583 
maxdqlatency = 0 
maxmflatency = 1179 
averagemflatency = 277 
max_icnt2mem_latency = 862 
max_icnt2sh_latency = 4841037 
mrq_lat_table:991543 	29213 	22764 	85205 	403024 	199155 	78421 	11347 	462 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	607189 	1338834 	42000 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1692269 	521620 	242016 	90805 	48784 	27395 	465 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	400917 	571840 	298131 	36682 	245 	0 	0 	0 	0 	122 	964 	2153 	19544 	26040 	26900 	83640 	82398 	142838 	278107 	17513 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3658 	5840 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        38        30        30        30        44        26        34        42        46        32        52        52        42        32        50        52 
dram[1]:        24        22        19        32        34        40        27        22        36        36        48        42        38        38        36        36 
dram[2]:        48        34        20        28        40        30        22        28        48        50        34        36        46        54        30        32 
dram[3]:        38        38        28        24        26        38        46        38        56        58        30        38        56        60        28        38 
dram[4]:        30        26        20        20        18        18        28        42        60        56        30        38        36        44        44        38 
dram[5]:        18        24        22        28        30        22        36        38        36        40        52        50        30        24        52        38 
maximum service time to same row:
dram[0]:     60038     60041     32263     27330     61748     84237     29658     57840     27611     32669     59187     64661     52222     54881     47193     29513 
dram[1]:     30453     25410     40419     36467     43885     40931     32966     25634     43372     50876     39876     38110     40224     31253     40761     35400 
dram[2]:     59975     52686     59064     36828     53150     53050     36238     45802     72132     68304     54816     54848     65097     41479     55596     52200 
dram[3]:     57791     50463     30494     51664     47309     45070     94582     64022     64060     62227     44408     49734     82002     48297     52149     49947 
dram[4]:     43617     50494     22034     57287     19511     26381     23067     55742     26320     50654     29779     37824     30262     58033     21462     49491 
dram[5]:     59347     52736     47874     43536     91952     60034     54321     87977     50290     53548     85529     53218     62996     89359     39762     45973 
average row accesses per activate:
dram[0]:  1.770107  1.751805  1.717002  1.718265  1.716577  1.721980  1.747365  1.727025  1.775972  1.772364  1.746251  1.759590  1.759313  1.755121  1.778963  1.753665 
dram[1]:  1.751291  1.733408  1.683533  1.710822  1.683783  1.699344  1.722069  1.721575  1.762476  1.748774  1.720790  1.714478  1.748972  1.758435  1.740903  1.734174 
dram[2]:  1.771940  1.746947  1.707963  1.712239  1.712073  1.703558  1.741443  1.731629  1.769280  1.780558  1.729314  1.732243  1.768725  1.758054  1.731379  1.744599 
dram[3]:  1.763178  1.767575  1.716810  1.720630  1.712998  1.726812  1.751147  1.739580  1.763286  1.759622  1.743390  1.751816  1.764088  1.764640  1.754790  1.758889 
dram[4]:  1.733544  1.738402  1.698245  1.699737  1.694731  1.698823  1.726759  1.721814  1.745207  1.734934  1.731481  1.728999  1.742722  1.752725  1.722138  1.724318 
dram[5]:  1.730895  1.754001  1.711665  1.712287  1.709405  1.704007  1.741135  1.724060  1.764998  1.760678  1.731148  1.732538  1.747242  1.747155  1.749520  1.741772 
average row locality = 1821143/1048667 = 1.736627
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12499     12677     12687     12740     13383     13278     12491     12405     12704     12811     12627     12518     12736     12828     12324     12331 
dram[1]:     12556     12778     12912     12898     13463     13483     12665     12644     12732     12865     12705     12616     12821     12897     12483     12420 
dram[2]:     12627     12776     13020     13011     13488     13396     12639     12766     12968     12915     12700     12709     12855     12963     12552     12477 
dram[3]:     12623     12682     12809     12752     13357     13306     12464     12612     12790     12718     12743     12722     12760     12797     12477     12395 
dram[4]:     12805     12681     12817     12811     13413     13414     12633     12594     12851     12921     12722     12707     12865     12852     12399     12397 
dram[5]:     12699     12592     12831     12790     13273     13339     12539     12511     12902     12726     12627     12695     12893     12891     12490     12503 
total reads: 1227029
bank skew: 13488/12324 = 1.09
chip skew: 205862/203039 = 1.01
number of total write accesses:
dram[0]:      5680      5766      5915      5953      6416      6449      6571      6594      6306      6288      6353      6380      6203      6280      5688      5730 
dram[1]:      5752      5818      5920      6010      6441      6469      6710      6722      6375      6389      6456      6437      6318      6386      5746      5742 
dram[2]:      5787      5822      6005      5988      6408      6476      6644      6675      6418      6372      6319      6363      6249      6300      5695      5693 
dram[3]:      5841      5798      5942      5922      6411      6447      6620      6586      6354      6300      6314      6329      6211      6217      5750      5711 
dram[4]:      5815      5793      5952      5949      6434      6503      6629      6618      6355      6368      6352      6414      6291      6286      5773      5748 
dram[5]:      5761      5711      5922      5939      6392      6436      6610      6564      6310      6277      6336      6330      6269      6298      5747      5702 
total reads: 594114
bank skew: 6722/5680 = 1.18
chip skew: 99691/98572 = 1.01
average mf latency per bank:
dram[0]:        302       300       308       307       296       298       295       297       303       305       305       308       304       304       309       309
dram[1]:        301       303       305       308       296       299       294       298       302       305       304       308       302       305       307       312
dram[2]:        301       302       303       306       296       298       294       294       300       301       302       305       302       303       308       312
dram[3]:        300       303       305       308       297       299       297       298       302       307       307       309       305       307       311       313
dram[4]:        298       301       303       306       296       296       295       295       303       303       306       306       305       305       308       307
dram[5]:        299       301       304       307       296       297       294       296       302       304       305       308       304       305       307       309
maximum mf latency per bank:
dram[0]:        863       951       864       874      1013       864       834       986       900       937       815       872       912       996       917       834
dram[1]:        990       860      1179      1013      1126      1094       887       897      1140       948       993       960       971       892       940       857
dram[2]:        901       901       947       998       912       992       862       847       855       894       983       932       899       944       961       932
dram[3]:        863      1091       891       915      1005      1145       975      1078       955       975      1018       970       925       907       918       903
dram[4]:        902       896       866       874       884      1056       927       924       976       918       879       976       952       862       965       890
dram[5]:        850       873       958       914       921       881       908       852       903       896       837       859       943       849      1013       945

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6390169 n_nop=5462653 n_act=172592 n_pre=172576 n_req=301611 n_rd=406078 n_write=176270 bw_util=0.1823
n_activity=3575663 dram_eff=0.3257
bk0: 24998a 5865706i bk1: 25354a 5837597i bk2: 25374a 5830524i bk3: 25480a 5816772i bk4: 26766a 5807397i bk5: 26556a 5790013i bk6: 24982a 5811264i bk7: 24810a 5797746i bk8: 25408a 5833154i bk9: 25622a 5814666i bk10: 25254a 5817618i bk11: 25036a 5805812i bk12: 25472a 5828769i bk13: 25656a 5810974i bk14: 24648a 5853332i bk15: 24662a 5836319i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.929762
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6390169 n_nop=5449253 n_act=176448 n_pre=176432 n_req=304629 n_rd=409876 n_write=178160 bw_util=0.184
n_activity=3648482 dram_eff=0.3223
bk0: 25112a 5859790i bk1: 25556a 5834094i bk2: 25824a 5829325i bk3: 25796a 5813971i bk4: 26926a 5799335i bk5: 26966a 5786377i bk6: 25330a 5798892i bk7: 25288a 5785115i bk8: 25464a 5823686i bk9: 25730a 5806911i bk10: 25410a 5809540i bk11: 25232a 5800793i bk12: 25642a 5826373i bk13: 25794a 5809524i bk14: 24966a 5843720i bk15: 24840a 5834118i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.924593
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6390169 n_nop=5450599 n_act=175378 n_pre=175362 n_req=305076 n_rd=411724 n_write=177106 bw_util=0.1843
n_activity=3631515 dram_eff=0.3243
bk0: 25254a 5861150i bk1: 25552a 5838621i bk2: 26040a 5822381i bk3: 26022a 5813269i bk4: 26976a 5805420i bk5: 26792a 5788232i bk6: 25278a 5809318i bk7: 25532a 5791128i bk8: 25936a 5822030i bk9: 25830a 5812631i bk10: 25400a 5819042i bk11: 25418a 5800689i bk12: 25710a 5829798i bk13: 25926a 5809708i bk14: 25104a 5847458i bk15: 24954a 5835771i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.927589
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6390169 n_nop=5458995 n_act=173300 n_pre=173284 n_req=302760 n_rd=408014 n_write=176576 bw_util=0.183
n_activity=3594193 dram_eff=0.3253
bk0: 25246a 5859625i bk1: 25364a 5841767i bk2: 25618a 5831649i bk3: 25504a 5820770i bk4: 26714a 5806630i bk5: 26612a 5794136i bk6: 24928a 5814060i bk7: 25224a 5796434i bk8: 25580a 5825477i bk9: 25436a 5813183i bk10: 25486a 5816462i bk11: 25444a 5804175i bk12: 25520a 5831708i bk13: 25594a 5816086i bk14: 24954a 5848740i bk15: 24790a 5838214i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.921471
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6390169 n_nop=5450389 n_act=176389 n_pre=176373 n_req=304162 n_rd=409764 n_write=177254 bw_util=0.1837
n_activity=3662432 dram_eff=0.3206
bk0: 25610a 5849244i bk1: 25362a 5840943i bk2: 25634a 5832586i bk3: 25622a 5815810i bk4: 26826a 5803317i bk5: 26828a 5784143i bk6: 25266a 5812551i bk7: 25188a 5792582i bk8: 25702a 5825107i bk9: 25842a 5806369i bk10: 25444a 5816643i bk11: 25414a 5802608i bk12: 25730a 5829013i bk13: 25704a 5815138i bk14: 24798a 5847941i bk15: 24794a 5835553i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.916516
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6390169 n_nop=5456329 n_act=174612 n_pre=174596 n_req=302905 n_rd=408602 n_write=176030 bw_util=0.183
n_activity=3617665 dram_eff=0.3232
bk0: 25398a 5851742i bk1: 25184a 5845151i bk2: 25662a 5832920i bk3: 25580a 5820516i bk4: 26546a 5812759i bk5: 26678a 5790696i bk6: 25078a 5810364i bk7: 25022a 5800924i bk8: 25804a 5827520i bk9: 25452a 5817919i bk10: 25254a 5821720i bk11: 25390a 5807193i bk12: 25786a 5826131i bk13: 25782a 5810250i bk14: 24980a 5847705i bk15: 25006a 5836747i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.913347

========= L2 cache stats =========
L2_cache_bank[0]: Access = 220140, Miss = 101451, Miss_rate = 0.461, Pending_hits = 2571, Reservation_fails = 1132
L2_cache_bank[1]: Access = 210076, Miss = 101588, Miss_rate = 0.484, Pending_hits = 2598, Reservation_fails = 1138
L2_cache_bank[2]: Access = 209104, Miss = 102337, Miss_rate = 0.489, Pending_hits = 2625, Reservation_fails = 643
L2_cache_bank[3]: Access = 232334, Miss = 102601, Miss_rate = 0.442, Pending_hits = 2695, Reservation_fails = 625
L2_cache_bank[4]: Access = 215274, Miss = 102849, Miss_rate = 0.478, Pending_hits = 2513, Reservation_fails = 1356
L2_cache_bank[5]: Access = 229623, Miss = 103013, Miss_rate = 0.449, Pending_hits = 2567, Reservation_fails = 1339
L2_cache_bank[6]: Access = 212318, Miss = 102023, Miss_rate = 0.481, Pending_hits = 2551, Reservation_fails = 878
L2_cache_bank[7]: Access = 215050, Miss = 101984, Miss_rate = 0.474, Pending_hits = 2611, Reservation_fails = 1039
L2_cache_bank[8]: Access = 216297, Miss = 102505, Miss_rate = 0.474, Pending_hits = 2487, Reservation_fails = 1476
L2_cache_bank[9]: Access = 225796, Miss = 102377, Miss_rate = 0.453, Pending_hits = 2590, Reservation_fails = 1216
L2_cache_bank[10]: Access = 218938, Miss = 102254, Miss_rate = 0.467, Pending_hits = 2499, Reservation_fails = 831
L2_cache_bank[11]: Access = 218404, Miss = 102047, Miss_rate = 0.467, Pending_hits = 2472, Reservation_fails = 1153
L2_total_cache_accesses = 2623354
L2_total_cache_misses = 1227029
L2_total_cache_miss_rate = 0.4677
L2_total_cache_pending_hits = 30779
L2_total_cache_reservation_fails = 12826
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 417835
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20072
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 718327
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 8578
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 7738
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 2548
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 141235
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 51
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 285682
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 288
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 126445
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 42
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 23831
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 7362
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236611
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 758
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 2343
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 1423
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 628067
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 502
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2985
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3194
L2_cache_data_port_util = 0.094
L2_cache_fill_port_util = 0.084

icnt_total_pkts_mem_to_simt=10376944
icnt_total_pkts_simt_to_mem=4376946
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (26 samples)
	minimum = nan (26 samples)
	maximum = -nan (26 samples)
Network latency average = -nan (26 samples)
	minimum = nan (26 samples)
	maximum = -nan (26 samples)
Flit latency average = -nan (26 samples)
	minimum = nan (26 samples)
	maximum = -nan (26 samples)
Fragmentation average = -nan (26 samples)
	minimum = nan (26 samples)
	maximum = -nan (26 samples)
Injected packet rate average = -nan (26 samples)
	minimum = -nan (26 samples)
	maximum = -nan (26 samples)
Accepted packet rate average = -nan (26 samples)
	minimum = -nan (26 samples)
	maximum = -nan (26 samples)
Injected flit rate average = -nan (26 samples)
	minimum = -nan (26 samples)
	maximum = -nan (26 samples)
Accepted flit rate average = -nan (26 samples)
	minimum = -nan (26 samples)
	maximum = -nan (26 samples)
Injected packet size average = -nan (26 samples)
Accepted packet size average = -nan (26 samples)
Hops average = -nan (26 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 4841038
gpu_tot_sim_insn = 315805040
gpu_tot_ipc =      65.2350
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 537494
gpu_stall_icnt2sh    = 3802154
gpu_total_sim_rate=84779

========= Core RFC stats =========
	Total RFC Accesses     = 28119283
	Total RFC Misses       = 19936745
	Total RFC Read Misses  = 8744199
	Total RFC Write Misses = 11192546
	Total RFC Evictions    = 11983310

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6666925
	L1I_total_cache_misses = 875390
	L1I_total_cache_miss_rate = 0.1313
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 28321991
L1D_cache:
	L1D_cache_core[0]: Access = 130819, Miss = 108423, Miss_rate = 0.829, Pending_hits = 1, Reservation_fails = 127227
	L1D_cache_core[1]: Access = 152832, Miss = 130370, Miss_rate = 0.853, Pending_hits = 0, Reservation_fails = 204581
	L1D_cache_core[2]: Access = 154595, Miss = 132328, Miss_rate = 0.856, Pending_hits = 0, Reservation_fails = 196676
	L1D_cache_core[3]: Access = 169362, Miss = 141382, Miss_rate = 0.835, Pending_hits = 0, Reservation_fails = 203188
	L1D_cache_core[4]: Access = 143091, Miss = 119288, Miss_rate = 0.834, Pending_hits = 1, Reservation_fails = 134578
	L1D_cache_core[5]: Access = 141063, Miss = 118237, Miss_rate = 0.838, Pending_hits = 0, Reservation_fails = 152520
	L1D_cache_core[6]: Access = 134966, Miss = 113195, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 138795
	L1D_cache_core[7]: Access = 154025, Miss = 126569, Miss_rate = 0.822, Pending_hits = 0, Reservation_fails = 154044
	L1D_cache_core[8]: Access = 134697, Miss = 113728, Miss_rate = 0.844, Pending_hits = 0, Reservation_fails = 137432
	L1D_cache_core[9]: Access = 146459, Miss = 120945, Miss_rate = 0.826, Pending_hits = 0, Reservation_fails = 135554
	L1D_cache_core[10]: Access = 130601, Miss = 110930, Miss_rate = 0.849, Pending_hits = 0, Reservation_fails = 154189
	L1D_cache_core[11]: Access = 135418, Miss = 115107, Miss_rate = 0.850, Pending_hits = 1, Reservation_fails = 161328
	L1D_cache_core[12]: Access = 131596, Miss = 111549, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 156023
	L1D_cache_core[13]: Access = 130745, Miss = 108675, Miss_rate = 0.831, Pending_hits = 0, Reservation_fails = 124702
	L1D_cache_core[14]: Access = 126092, Miss = 105802, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 141668
	L1D_total_cache_accesses = 2116361
	L1D_total_cache_misses = 1776528
	L1D_total_cache_miss_rate = 0.8394
	L1D_total_cache_pending_hits = 3
	L1D_total_cache_reservation_fails = 2322505
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 155996
	L1C_total_cache_misses = 1057
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4177
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 118276
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1156234
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1752088
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5791
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 151521
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 128407
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 154939
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1057
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4177
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 211443
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 200972
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 385714
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4320
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 3
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 267801
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 56296
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5791535
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 875390
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 28321991
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94685, 85610, 103638, 100529, 99892, 112445, 78017, 86766, 
gpgpu_n_tot_thrd_icount = 398816928
gpgpu_n_tot_w_icount = 12463029
gpgpu_n_stall_shd_mem = 3608946
gpgpu_n_mem_read_local = 151521
gpgpu_n_mem_write_local = 267804
gpgpu_n_mem_read_global = 1156234
gpgpu_n_mem_write_global = 416181
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 10849483
gpgpu_n_store_insn = 9588587
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4107180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4177
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4177
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3604769
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1424854	W0_Idle:22724960	W0_Scoreboard:97869465	W1:317464	W2:266322	W3:223700	W4:173800	W5:147210	W6:131763	W7:115644	W8:125033	W9:90341	W10:96627	W11:93311	W12:89337	W13:81184	W14:162524	W15:83418	W16:632268	W17:62222	W18:63773	W19:65770	W20:63821	W21:56093	W22:63376	W23:65089	W24:59997	W25:54995	W26:59573	W27:52173	W28:1039018	W29:48978	W30:47224	W31:54475	W32:7776506
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9249872 {8:1156234,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26456696 {40:225670,72:124491,136:62254,}
traffic_breakdown_coretomem[INST_ACC_R] = 5052432 {8:631554,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 512176 {136:3766,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1212168 {8:151521,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34617952 {40:5362,72:20135,136:242307,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 157247824 {136:1156234,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3299320 {8:412415,}
traffic_breakdown_memtocore[INST_ACC_R] = 85891344 {136:631554,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 20606856 {136:151521,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2142432 {8:267804,}
maxmrqlatency = 583 
maxdqlatency = 0 
maxmflatency = 1179 
averagemflatency = 277 
max_icnt2mem_latency = 862 
max_icnt2sh_latency = 4841037 
mrq_lat_table:991543 	29213 	22764 	85205 	403024 	199155 	78421 	11347 	462 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	607189 	1338834 	42000 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1692269 	521620 	242016 	90805 	48784 	27395 	465 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	400917 	571840 	298131 	36682 	245 	0 	0 	0 	0 	122 	964 	2153 	19544 	26040 	26900 	83640 	82398 	142838 	278107 	17513 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3658 	5840 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        38        30        30        30        44        26        34        42        46        32        52        52        42        32        50        52 
dram[1]:        24        22        19        32        34        40        27        22        36        36        48        42        38        38        36        36 
dram[2]:        48        34        20        28        40        30        22        28        48        50        34        36        46        54        30        32 
dram[3]:        38        38        28        24        26        38        46        38        56        58        30        38        56        60        28        38 
dram[4]:        30        26        20        20        18        18        28        42        60        56        30        38        36        44        44        38 
dram[5]:        18        24        22        28        30        22        36        38        36        40        52        50        30        24        52        38 
maximum service time to same row:
dram[0]:     60038     60041     32263     27330     61748     84237     29658     57840     27611     32669     59187     64661     52222     54881     47193     29513 
dram[1]:     30453     25410     40419     36467     43885     40931     32966     25634     43372     50876     39876     38110     40224     31253     40761     35400 
dram[2]:     59975     52686     59064     36828     53150     53050     36238     45802     72132     68304     54816     54848     65097     41479     55596     52200 
dram[3]:     57791     50463     30494     51664     47309     45070     94582     64022     64060     62227     44408     49734     82002     48297     52149     49947 
dram[4]:     43617     50494     22034     57287     19511     26381     23067     55742     26320     50654     29779     37824     30262     58033     21462     49491 
dram[5]:     59347     52736     47874     43536     91952     60034     54321     87977     50290     53548     85529     53218     62996     89359     39762     45973 
average row accesses per activate:
dram[0]:  1.770107  1.751805  1.717002  1.718265  1.716577  1.721980  1.747365  1.727025  1.775972  1.772364  1.746251  1.759590  1.759313  1.755121  1.778963  1.753665 
dram[1]:  1.751291  1.733408  1.683533  1.710822  1.683783  1.699344  1.722069  1.721575  1.762476  1.748774  1.720790  1.714478  1.748972  1.758435  1.740903  1.734174 
dram[2]:  1.771940  1.746947  1.707963  1.712239  1.712073  1.703558  1.741443  1.731629  1.769280  1.780558  1.729314  1.732243  1.768725  1.758054  1.731379  1.744599 
dram[3]:  1.763178  1.767575  1.716810  1.720630  1.712998  1.726812  1.751147  1.739580  1.763286  1.759622  1.743390  1.751816  1.764088  1.764640  1.754790  1.758889 
dram[4]:  1.733544  1.738402  1.698245  1.699737  1.694731  1.698823  1.726759  1.721814  1.745207  1.734934  1.731481  1.728999  1.742722  1.752725  1.722138  1.724318 
dram[5]:  1.730895  1.754001  1.711665  1.712287  1.709405  1.704007  1.741135  1.724060  1.764998  1.760678  1.731148  1.732538  1.747242  1.747155  1.749520  1.741772 
average row locality = 1821143/1048667 = 1.736627
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12499     12677     12687     12740     13383     13278     12491     12405     12704     12811     12627     12518     12736     12828     12324     12331 
dram[1]:     12556     12778     12912     12898     13463     13483     12665     12644     12732     12865     12705     12616     12821     12897     12483     12420 
dram[2]:     12627     12776     13020     13011     13488     13396     12639     12766     12968     12915     12700     12709     12855     12963     12552     12477 
dram[3]:     12623     12682     12809     12752     13357     13306     12464     12612     12790     12718     12743     12722     12760     12797     12477     12395 
dram[4]:     12805     12681     12817     12811     13413     13414     12633     12594     12851     12921     12722     12707     12865     12852     12399     12397 
dram[5]:     12699     12592     12831     12790     13273     13339     12539     12511     12902     12726     12627     12695     12893     12891     12490     12503 
total reads: 1227029
bank skew: 13488/12324 = 1.09
chip skew: 205862/203039 = 1.01
number of total write accesses:
dram[0]:      5680      5766      5915      5953      6416      6449      6571      6594      6306      6288      6353      6380      6203      6280      5688      5730 
dram[1]:      5752      5818      5920      6010      6441      6469      6710      6722      6375      6389      6456      6437      6318      6386      5746      5742 
dram[2]:      5787      5822      6005      5988      6408      6476      6644      6675      6418      6372      6319      6363      6249      6300      5695      5693 
dram[3]:      5841      5798      5942      5922      6411      6447      6620      6586      6354      6300      6314      6329      6211      6217      5750      5711 
dram[4]:      5815      5793      5952      5949      6434      6503      6629      6618      6355      6368      6352      6414      6291      6286      5773      5748 
dram[5]:      5761      5711      5922      5939      6392      6436      6610      6564      6310      6277      6336      6330      6269      6298      5747      5702 
total reads: 594114
bank skew: 6722/5680 = 1.18
chip skew: 99691/98572 = 1.01
average mf latency per bank:
dram[0]:        302       300       308       307       296       298       295       297       303       305       305       308       304       304       309       309
dram[1]:        301       303       305       308       296       299       294       298       302       305       304       308       302       305       307       312
dram[2]:        301       302       303       306       296       298       294       294       300       301       302       305       302       303       308       312
dram[3]:        300       303       305       308       297       299       297       298       302       307       307       309       305       307       311       313
dram[4]:        298       301       303       306       296       296       295       295       303       303       306       306       305       305       308       307
dram[5]:        299       301       304       307       296       297       294       296       302       304       305       308       304       305       307       309
maximum mf latency per bank:
dram[0]:        863       951       864       874      1013       864       834       986       900       937       815       872       912       996       917       834
dram[1]:        990       860      1179      1013      1126      1094       887       897      1140       948       993       960       971       892       940       857
dram[2]:        901       901       947       998       912       992       862       847       855       894       983       932       899       944       961       932
dram[3]:        863      1091       891       915      1005      1145       975      1078       955       975      1018       970       925       907       918       903
dram[4]:        902       896       866       874       884      1056       927       924       976       918       879       976       952       862       965       890
dram[5]:        850       873       958       914       921       881       908       852       903       896       837       859       943       849      1013       945

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6390169 n_nop=5462653 n_act=172592 n_pre=172576 n_req=301611 n_rd=406078 n_write=176270 bw_util=0.1823
n_activity=3575663 dram_eff=0.3257
bk0: 24998a 5865706i bk1: 25354a 5837597i bk2: 25374a 5830524i bk3: 25480a 5816772i bk4: 26766a 5807397i bk5: 26556a 5790013i bk6: 24982a 5811264i bk7: 24810a 5797746i bk8: 25408a 5833154i bk9: 25622a 5814666i bk10: 25254a 5817618i bk11: 25036a 5805812i bk12: 25472a 5828769i bk13: 25656a 5810974i bk14: 24648a 5853332i bk15: 24662a 5836319i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.929762
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6390169 n_nop=5449253 n_act=176448 n_pre=176432 n_req=304629 n_rd=409876 n_write=178160 bw_util=0.184
n_activity=3648482 dram_eff=0.3223
bk0: 25112a 5859790i bk1: 25556a 5834094i bk2: 25824a 5829325i bk3: 25796a 5813971i bk4: 26926a 5799335i bk5: 26966a 5786377i bk6: 25330a 5798892i bk7: 25288a 5785115i bk8: 25464a 5823686i bk9: 25730a 5806911i bk10: 25410a 5809540i bk11: 25232a 5800793i bk12: 25642a 5826373i bk13: 25794a 5809524i bk14: 24966a 5843720i bk15: 24840a 5834118i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.924593
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6390169 n_nop=5450599 n_act=175378 n_pre=175362 n_req=305076 n_rd=411724 n_write=177106 bw_util=0.1843
n_activity=3631515 dram_eff=0.3243
bk0: 25254a 5861150i bk1: 25552a 5838621i bk2: 26040a 5822381i bk3: 26022a 5813269i bk4: 26976a 5805420i bk5: 26792a 5788232i bk6: 25278a 5809318i bk7: 25532a 5791128i bk8: 25936a 5822030i bk9: 25830a 5812631i bk10: 25400a 5819042i bk11: 25418a 5800689i bk12: 25710a 5829798i bk13: 25926a 5809708i bk14: 25104a 5847458i bk15: 24954a 5835771i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.927589
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6390169 n_nop=5458995 n_act=173300 n_pre=173284 n_req=302760 n_rd=408014 n_write=176576 bw_util=0.183
n_activity=3594193 dram_eff=0.3253
bk0: 25246a 5859625i bk1: 25364a 5841767i bk2: 25618a 5831649i bk3: 25504a 5820770i bk4: 26714a 5806630i bk5: 26612a 5794136i bk6: 24928a 5814060i bk7: 25224a 5796434i bk8: 25580a 5825477i bk9: 25436a 5813183i bk10: 25486a 5816462i bk11: 25444a 5804175i bk12: 25520a 5831708i bk13: 25594a 5816086i bk14: 24954a 5848740i bk15: 24790a 5838214i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.921471
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6390169 n_nop=5450389 n_act=176389 n_pre=176373 n_req=304162 n_rd=409764 n_write=177254 bw_util=0.1837
n_activity=3662432 dram_eff=0.3206
bk0: 25610a 5849244i bk1: 25362a 5840943i bk2: 25634a 5832586i bk3: 25622a 5815810i bk4: 26826a 5803317i bk5: 26828a 5784143i bk6: 25266a 5812551i bk7: 25188a 5792582i bk8: 25702a 5825107i bk9: 25842a 5806369i bk10: 25444a 5816643i bk11: 25414a 5802608i bk12: 25730a 5829013i bk13: 25704a 5815138i bk14: 24798a 5847941i bk15: 24794a 5835553i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.916516
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6390169 n_nop=5456329 n_act=174612 n_pre=174596 n_req=302905 n_rd=408602 n_write=176030 bw_util=0.183
n_activity=3617665 dram_eff=0.3232
bk0: 25398a 5851742i bk1: 25184a 5845151i bk2: 25662a 5832920i bk3: 25580a 5820516i bk4: 26546a 5812759i bk5: 26678a 5790696i bk6: 25078a 5810364i bk7: 25022a 5800924i bk8: 25804a 5827520i bk9: 25452a 5817919i bk10: 25254a 5821720i bk11: 25390a 5807193i bk12: 25786a 5826131i bk13: 25782a 5810250i bk14: 24980a 5847705i bk15: 25006a 5836747i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.913347

========= L2 cache stats =========
L2_cache_bank[0]: Access = 220140, Miss = 101451, Miss_rate = 0.461, Pending_hits = 2571, Reservation_fails = 1132
L2_cache_bank[1]: Access = 210076, Miss = 101588, Miss_rate = 0.484, Pending_hits = 2598, Reservation_fails = 1138
L2_cache_bank[2]: Access = 209104, Miss = 102337, Miss_rate = 0.489, Pending_hits = 2625, Reservation_fails = 643
L2_cache_bank[3]: Access = 232334, Miss = 102601, Miss_rate = 0.442, Pending_hits = 2695, Reservation_fails = 625
L2_cache_bank[4]: Access = 215274, Miss = 102849, Miss_rate = 0.478, Pending_hits = 2513, Reservation_fails = 1356
L2_cache_bank[5]: Access = 229623, Miss = 103013, Miss_rate = 0.449, Pending_hits = 2567, Reservation_fails = 1339
L2_cache_bank[6]: Access = 212318, Miss = 102023, Miss_rate = 0.481, Pending_hits = 2551, Reservation_fails = 878
L2_cache_bank[7]: Access = 215050, Miss = 101984, Miss_rate = 0.474, Pending_hits = 2611, Reservation_fails = 1039
L2_cache_bank[8]: Access = 216297, Miss = 102505, Miss_rate = 0.474, Pending_hits = 2487, Reservation_fails = 1476
L2_cache_bank[9]: Access = 225796, Miss = 102377, Miss_rate = 0.453, Pending_hits = 2590, Reservation_fails = 1216
L2_cache_bank[10]: Access = 218938, Miss = 102254, Miss_rate = 0.467, Pending_hits = 2499, Reservation_fails = 831
L2_cache_bank[11]: Access = 218404, Miss = 102047, Miss_rate = 0.467, Pending_hits = 2472, Reservation_fails = 1153
L2_total_cache_accesses = 2623354
L2_total_cache_misses = 1227029
L2_total_cache_miss_rate = 0.4677
L2_total_cache_pending_hits = 30779
L2_total_cache_reservation_fails = 12826
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 417835
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20072
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 718327
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 8578
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 7738
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 2548
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 141235
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 51
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 285682
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 288
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 126445
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 42
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 23831
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 7362
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236611
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 758
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 2343
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 1423
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 628067
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 502
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2985
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3194
L2_cache_data_port_util = 0.094
L2_cache_fill_port_util = 0.084

icnt_total_pkts_mem_to_simt=10376944
icnt_total_pkts_simt_to_mem=4376946
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (27 samples)
	minimum = nan (27 samples)
	maximum = -nan (27 samples)
Network latency average = -nan (27 samples)
	minimum = nan (27 samples)
	maximum = -nan (27 samples)
Flit latency average = -nan (27 samples)
	minimum = nan (27 samples)
	maximum = -nan (27 samples)
Fragmentation average = -nan (27 samples)
	minimum = nan (27 samples)
	maximum = -nan (27 samples)
Injected packet rate average = -nan (27 samples)
	minimum = -nan (27 samples)
	maximum = -nan (27 samples)
Accepted packet rate average = -nan (27 samples)
	minimum = -nan (27 samples)
	maximum = -nan (27 samples)
Injected flit rate average = -nan (27 samples)
	minimum = -nan (27 samples)
	maximum = -nan (27 samples)
Accepted flit rate average = -nan (27 samples)
	minimum = -nan (27 samples)
	maximum = -nan (27 samples)
Injected packet size average = -nan (27 samples)
Accepted packet size average = -nan (27 samples)
Hops average = -nan (27 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 4841038
gpu_tot_sim_insn = 315805040
gpu_tot_ipc =      65.2350
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 537494
gpu_stall_icnt2sh    = 3802154
gpu_total_sim_rate=84779

========= Core RFC stats =========
	Total RFC Accesses     = 28119283
	Total RFC Misses       = 19936745
	Total RFC Read Misses  = 8744199
	Total RFC Write Misses = 11192546
	Total RFC Evictions    = 11983310

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6666925
	L1I_total_cache_misses = 875390
	L1I_total_cache_miss_rate = 0.1313
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 28321991
L1D_cache:
	L1D_cache_core[0]: Access = 130819, Miss = 108423, Miss_rate = 0.829, Pending_hits = 1, Reservation_fails = 127227
	L1D_cache_core[1]: Access = 152832, Miss = 130370, Miss_rate = 0.853, Pending_hits = 0, Reservation_fails = 204581
	L1D_cache_core[2]: Access = 154595, Miss = 132328, Miss_rate = 0.856, Pending_hits = 0, Reservation_fails = 196676
	L1D_cache_core[3]: Access = 169362, Miss = 141382, Miss_rate = 0.835, Pending_hits = 0, Reservation_fails = 203188
	L1D_cache_core[4]: Access = 143091, Miss = 119288, Miss_rate = 0.834, Pending_hits = 1, Reservation_fails = 134578
	L1D_cache_core[5]: Access = 141063, Miss = 118237, Miss_rate = 0.838, Pending_hits = 0, Reservation_fails = 152520
	L1D_cache_core[6]: Access = 134966, Miss = 113195, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 138795
	L1D_cache_core[7]: Access = 154025, Miss = 126569, Miss_rate = 0.822, Pending_hits = 0, Reservation_fails = 154044
	L1D_cache_core[8]: Access = 134697, Miss = 113728, Miss_rate = 0.844, Pending_hits = 0, Reservation_fails = 137432
	L1D_cache_core[9]: Access = 146459, Miss = 120945, Miss_rate = 0.826, Pending_hits = 0, Reservation_fails = 135554
	L1D_cache_core[10]: Access = 130601, Miss = 110930, Miss_rate = 0.849, Pending_hits = 0, Reservation_fails = 154189
	L1D_cache_core[11]: Access = 135418, Miss = 115107, Miss_rate = 0.850, Pending_hits = 1, Reservation_fails = 161328
	L1D_cache_core[12]: Access = 131596, Miss = 111549, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 156023
	L1D_cache_core[13]: Access = 130745, Miss = 108675, Miss_rate = 0.831, Pending_hits = 0, Reservation_fails = 124702
	L1D_cache_core[14]: Access = 126092, Miss = 105802, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 141668
	L1D_total_cache_accesses = 2116361
	L1D_total_cache_misses = 1776528
	L1D_total_cache_miss_rate = 0.8394
	L1D_total_cache_pending_hits = 3
	L1D_total_cache_reservation_fails = 2322505
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 155996
	L1C_total_cache_misses = 1057
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4177
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 118276
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1156234
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1752088
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5791
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 151521
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 128407
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 154939
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1057
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4177
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 211443
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 200972
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 385714
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4320
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 3
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 267801
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 56296
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5791535
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 875390
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 28321991
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94685, 85610, 103638, 100529, 99892, 112445, 78017, 86766, 
gpgpu_n_tot_thrd_icount = 398816928
gpgpu_n_tot_w_icount = 12463029
gpgpu_n_stall_shd_mem = 3608946
gpgpu_n_mem_read_local = 151521
gpgpu_n_mem_write_local = 267804
gpgpu_n_mem_read_global = 1156234
gpgpu_n_mem_write_global = 416181
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 10849483
gpgpu_n_store_insn = 9588587
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4107180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4177
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4177
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3604769
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1424854	W0_Idle:22724960	W0_Scoreboard:97869465	W1:317464	W2:266322	W3:223700	W4:173800	W5:147210	W6:131763	W7:115644	W8:125033	W9:90341	W10:96627	W11:93311	W12:89337	W13:81184	W14:162524	W15:83418	W16:632268	W17:62222	W18:63773	W19:65770	W20:63821	W21:56093	W22:63376	W23:65089	W24:59997	W25:54995	W26:59573	W27:52173	W28:1039018	W29:48978	W30:47224	W31:54475	W32:7776506
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9249872 {8:1156234,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26456696 {40:225670,72:124491,136:62254,}
traffic_breakdown_coretomem[INST_ACC_R] = 5052432 {8:631554,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 512176 {136:3766,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1212168 {8:151521,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34617952 {40:5362,72:20135,136:242307,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 157247824 {136:1156234,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3299320 {8:412415,}
traffic_breakdown_memtocore[INST_ACC_R] = 85891344 {136:631554,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 20606856 {136:151521,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2142432 {8:267804,}
maxmrqlatency = 583 
maxdqlatency = 0 
maxmflatency = 1179 
averagemflatency = 277 
max_icnt2mem_latency = 862 
max_icnt2sh_latency = 4841037 
mrq_lat_table:991543 	29213 	22764 	85205 	403024 	199155 	78421 	11347 	462 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	607189 	1338834 	42000 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1692269 	521620 	242016 	90805 	48784 	27395 	465 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	400917 	571840 	298131 	36682 	245 	0 	0 	0 	0 	122 	964 	2153 	19544 	26040 	26900 	83640 	82398 	142838 	278107 	17513 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3658 	5840 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        38        30        30        30        44        26        34        42        46        32        52        52        42        32        50        52 
dram[1]:        24        22        19        32        34        40        27        22        36        36        48        42        38        38        36        36 
dram[2]:        48        34        20        28        40        30        22        28        48        50        34        36        46        54        30        32 
dram[3]:        38        38        28        24        26        38        46        38        56        58        30        38        56        60        28        38 
dram[4]:        30        26        20        20        18        18        28        42        60        56        30        38        36        44        44        38 
dram[5]:        18        24        22        28        30        22        36        38        36        40        52        50        30        24        52        38 
maximum service time to same row:
dram[0]:     60038     60041     32263     27330     61748     84237     29658     57840     27611     32669     59187     64661     52222     54881     47193     29513 
dram[1]:     30453     25410     40419     36467     43885     40931     32966     25634     43372     50876     39876     38110     40224     31253     40761     35400 
dram[2]:     59975     52686     59064     36828     53150     53050     36238     45802     72132     68304     54816     54848     65097     41479     55596     52200 
dram[3]:     57791     50463     30494     51664     47309     45070     94582     64022     64060     62227     44408     49734     82002     48297     52149     49947 
dram[4]:     43617     50494     22034     57287     19511     26381     23067     55742     26320     50654     29779     37824     30262     58033     21462     49491 
dram[5]:     59347     52736     47874     43536     91952     60034     54321     87977     50290     53548     85529     53218     62996     89359     39762     45973 
average row accesses per activate:
dram[0]:  1.770107  1.751805  1.717002  1.718265  1.716577  1.721980  1.747365  1.727025  1.775972  1.772364  1.746251  1.759590  1.759313  1.755121  1.778963  1.753665 
dram[1]:  1.751291  1.733408  1.683533  1.710822  1.683783  1.699344  1.722069  1.721575  1.762476  1.748774  1.720790  1.714478  1.748972  1.758435  1.740903  1.734174 
dram[2]:  1.771940  1.746947  1.707963  1.712239  1.712073  1.703558  1.741443  1.731629  1.769280  1.780558  1.729314  1.732243  1.768725  1.758054  1.731379  1.744599 
dram[3]:  1.763178  1.767575  1.716810  1.720630  1.712998  1.726812  1.751147  1.739580  1.763286  1.759622  1.743390  1.751816  1.764088  1.764640  1.754790  1.758889 
dram[4]:  1.733544  1.738402  1.698245  1.699737  1.694731  1.698823  1.726759  1.721814  1.745207  1.734934  1.731481  1.728999  1.742722  1.752725  1.722138  1.724318 
dram[5]:  1.730895  1.754001  1.711665  1.712287  1.709405  1.704007  1.741135  1.724060  1.764998  1.760678  1.731148  1.732538  1.747242  1.747155  1.749520  1.741772 
average row locality = 1821143/1048667 = 1.736627
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12499     12677     12687     12740     13383     13278     12491     12405     12704     12811     12627     12518     12736     12828     12324     12331 
dram[1]:     12556     12778     12912     12898     13463     13483     12665     12644     12732     12865     12705     12616     12821     12897     12483     12420 
dram[2]:     12627     12776     13020     13011     13488     13396     12639     12766     12968     12915     12700     12709     12855     12963     12552     12477 
dram[3]:     12623     12682     12809     12752     13357     13306     12464     12612     12790     12718     12743     12722     12760     12797     12477     12395 
dram[4]:     12805     12681     12817     12811     13413     13414     12633     12594     12851     12921     12722     12707     12865     12852     12399     12397 
dram[5]:     12699     12592     12831     12790     13273     13339     12539     12511     12902     12726     12627     12695     12893     12891     12490     12503 
total reads: 1227029
bank skew: 13488/12324 = 1.09
chip skew: 205862/203039 = 1.01
number of total write accesses:
dram[0]:      5680      5766      5915      5953      6416      6449      6571      6594      6306      6288      6353      6380      6203      6280      5688      5730 
dram[1]:      5752      5818      5920      6010      6441      6469      6710      6722      6375      6389      6456      6437      6318      6386      5746      5742 
dram[2]:      5787      5822      6005      5988      6408      6476      6644      6675      6418      6372      6319      6363      6249      6300      5695      5693 
dram[3]:      5841      5798      5942      5922      6411      6447      6620      6586      6354      6300      6314      6329      6211      6217      5750      5711 
dram[4]:      5815      5793      5952      5949      6434      6503      6629      6618      6355      6368      6352      6414      6291      6286      5773      5748 
dram[5]:      5761      5711      5922      5939      6392      6436      6610      6564      6310      6277      6336      6330      6269      6298      5747      5702 
total reads: 594114
bank skew: 6722/5680 = 1.18
chip skew: 99691/98572 = 1.01
average mf latency per bank:
dram[0]:        302       300       308       307       296       298       295       297       303       305       305       308       304       304       309       309
dram[1]:        301       303       305       308       296       299       294       298       302       305       304       308       302       305       307       312
dram[2]:        301       302       303       306       296       298       294       294       300       301       302       305       302       303       308       312
dram[3]:        300       303       305       308       297       299       297       298       302       307       307       309       305       307       311       313
dram[4]:        298       301       303       306       296       296       295       295       303       303       306       306       305       305       308       307
dram[5]:        299       301       304       307       296       297       294       296       302       304       305       308       304       305       307       309
maximum mf latency per bank:
dram[0]:        863       951       864       874      1013       864       834       986       900       937       815       872       912       996       917       834
dram[1]:        990       860      1179      1013      1126      1094       887       897      1140       948       993       960       971       892       940       857
dram[2]:        901       901       947       998       912       992       862       847       855       894       983       932       899       944       961       932
dram[3]:        863      1091       891       915      1005      1145       975      1078       955       975      1018       970       925       907       918       903
dram[4]:        902       896       866       874       884      1056       927       924       976       918       879       976       952       862       965       890
dram[5]:        850       873       958       914       921       881       908       852       903       896       837       859       943       849      1013       945

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6390169 n_nop=5462653 n_act=172592 n_pre=172576 n_req=301611 n_rd=406078 n_write=176270 bw_util=0.1823
n_activity=3575663 dram_eff=0.3257
bk0: 24998a 5865706i bk1: 25354a 5837597i bk2: 25374a 5830524i bk3: 25480a 5816772i bk4: 26766a 5807397i bk5: 26556a 5790013i bk6: 24982a 5811264i bk7: 24810a 5797746i bk8: 25408a 5833154i bk9: 25622a 5814666i bk10: 25254a 5817618i bk11: 25036a 5805812i bk12: 25472a 5828769i bk13: 25656a 5810974i bk14: 24648a 5853332i bk15: 24662a 5836319i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.929762
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6390169 n_nop=5449253 n_act=176448 n_pre=176432 n_req=304629 n_rd=409876 n_write=178160 bw_util=0.184
n_activity=3648482 dram_eff=0.3223
bk0: 25112a 5859790i bk1: 25556a 5834094i bk2: 25824a 5829325i bk3: 25796a 5813971i bk4: 26926a 5799335i bk5: 26966a 5786377i bk6: 25330a 5798892i bk7: 25288a 5785115i bk8: 25464a 5823686i bk9: 25730a 5806911i bk10: 25410a 5809540i bk11: 25232a 5800793i bk12: 25642a 5826373i bk13: 25794a 5809524i bk14: 24966a 5843720i bk15: 24840a 5834118i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.924593
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6390169 n_nop=5450599 n_act=175378 n_pre=175362 n_req=305076 n_rd=411724 n_write=177106 bw_util=0.1843
n_activity=3631515 dram_eff=0.3243
bk0: 25254a 5861150i bk1: 25552a 5838621i bk2: 26040a 5822381i bk3: 26022a 5813269i bk4: 26976a 5805420i bk5: 26792a 5788232i bk6: 25278a 5809318i bk7: 25532a 5791128i bk8: 25936a 5822030i bk9: 25830a 5812631i bk10: 25400a 5819042i bk11: 25418a 5800689i bk12: 25710a 5829798i bk13: 25926a 5809708i bk14: 25104a 5847458i bk15: 24954a 5835771i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.927589
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6390169 n_nop=5458995 n_act=173300 n_pre=173284 n_req=302760 n_rd=408014 n_write=176576 bw_util=0.183
n_activity=3594193 dram_eff=0.3253
bk0: 25246a 5859625i bk1: 25364a 5841767i bk2: 25618a 5831649i bk3: 25504a 5820770i bk4: 26714a 5806630i bk5: 26612a 5794136i bk6: 24928a 5814060i bk7: 25224a 5796434i bk8: 25580a 5825477i bk9: 25436a 5813183i bk10: 25486a 5816462i bk11: 25444a 5804175i bk12: 25520a 5831708i bk13: 25594a 5816086i bk14: 24954a 5848740i bk15: 24790a 5838214i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.921471
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6390169 n_nop=5450389 n_act=176389 n_pre=176373 n_req=304162 n_rd=409764 n_write=177254 bw_util=0.1837
n_activity=3662432 dram_eff=0.3206
bk0: 25610a 5849244i bk1: 25362a 5840943i bk2: 25634a 5832586i bk3: 25622a 5815810i bk4: 26826a 5803317i bk5: 26828a 5784143i bk6: 25266a 5812551i bk7: 25188a 5792582i bk8: 25702a 5825107i bk9: 25842a 5806369i bk10: 25444a 5816643i bk11: 25414a 5802608i bk12: 25730a 5829013i bk13: 25704a 5815138i bk14: 24798a 5847941i bk15: 24794a 5835553i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.916516
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6390169 n_nop=5456329 n_act=174612 n_pre=174596 n_req=302905 n_rd=408602 n_write=176030 bw_util=0.183
n_activity=3617665 dram_eff=0.3232
bk0: 25398a 5851742i bk1: 25184a 5845151i bk2: 25662a 5832920i bk3: 25580a 5820516i bk4: 26546a 5812759i bk5: 26678a 5790696i bk6: 25078a 5810364i bk7: 25022a 5800924i bk8: 25804a 5827520i bk9: 25452a 5817919i bk10: 25254a 5821720i bk11: 25390a 5807193i bk12: 25786a 5826131i bk13: 25782a 5810250i bk14: 24980a 5847705i bk15: 25006a 5836747i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.913347

========= L2 cache stats =========
L2_cache_bank[0]: Access = 220140, Miss = 101451, Miss_rate = 0.461, Pending_hits = 2571, Reservation_fails = 1132
L2_cache_bank[1]: Access = 210076, Miss = 101588, Miss_rate = 0.484, Pending_hits = 2598, Reservation_fails = 1138
L2_cache_bank[2]: Access = 209104, Miss = 102337, Miss_rate = 0.489, Pending_hits = 2625, Reservation_fails = 643
L2_cache_bank[3]: Access = 232334, Miss = 102601, Miss_rate = 0.442, Pending_hits = 2695, Reservation_fails = 625
L2_cache_bank[4]: Access = 215274, Miss = 102849, Miss_rate = 0.478, Pending_hits = 2513, Reservation_fails = 1356
L2_cache_bank[5]: Access = 229623, Miss = 103013, Miss_rate = 0.449, Pending_hits = 2567, Reservation_fails = 1339
L2_cache_bank[6]: Access = 212318, Miss = 102023, Miss_rate = 0.481, Pending_hits = 2551, Reservation_fails = 878
L2_cache_bank[7]: Access = 215050, Miss = 101984, Miss_rate = 0.474, Pending_hits = 2611, Reservation_fails = 1039
L2_cache_bank[8]: Access = 216297, Miss = 102505, Miss_rate = 0.474, Pending_hits = 2487, Reservation_fails = 1476
L2_cache_bank[9]: Access = 225796, Miss = 102377, Miss_rate = 0.453, Pending_hits = 2590, Reservation_fails = 1216
L2_cache_bank[10]: Access = 218938, Miss = 102254, Miss_rate = 0.467, Pending_hits = 2499, Reservation_fails = 831
L2_cache_bank[11]: Access = 218404, Miss = 102047, Miss_rate = 0.467, Pending_hits = 2472, Reservation_fails = 1153
L2_total_cache_accesses = 2623354
L2_total_cache_misses = 1227029
L2_total_cache_miss_rate = 0.4677
L2_total_cache_pending_hits = 30779
L2_total_cache_reservation_fails = 12826
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 417835
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20072
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 718327
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 8578
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 7738
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 2548
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 141235
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 51
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 285682
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 288
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 126445
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 42
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 23831
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 7362
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236611
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 758
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 2343
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 1423
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 628067
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 502
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2985
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3194
L2_cache_data_port_util = 0.094
L2_cache_fill_port_util = 0.084

icnt_total_pkts_mem_to_simt=10376944
icnt_total_pkts_simt_to_mem=4376946
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (28 samples)
	minimum = nan (28 samples)
	maximum = -nan (28 samples)
Network latency average = -nan (28 samples)
	minimum = nan (28 samples)
	maximum = -nan (28 samples)
Flit latency average = -nan (28 samples)
	minimum = nan (28 samples)
	maximum = -nan (28 samples)
Fragmentation average = -nan (28 samples)
	minimum = nan (28 samples)
	maximum = -nan (28 samples)
Injected packet rate average = -nan (28 samples)
	minimum = -nan (28 samples)
	maximum = -nan (28 samples)
Accepted packet rate average = -nan (28 samples)
	minimum = -nan (28 samples)
	maximum = -nan (28 samples)
Injected flit rate average = -nan (28 samples)
	minimum = -nan (28 samples)
	maximum = -nan (28 samples)
Accepted flit rate average = -nan (28 samples)
	minimum = -nan (28 samples)
	maximum = -nan (28 samples)
Injected packet size average = -nan (28 samples)
Accepted packet size average = -nan (28 samples)
Hops average = -nan (28 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 4841038
gpu_tot_sim_insn = 315805040
gpu_tot_ipc =      65.2350
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 537494
gpu_stall_icnt2sh    = 3802154
gpu_total_sim_rate=84779

========= Core RFC stats =========
	Total RFC Accesses     = 28119283
	Total RFC Misses       = 19936745
	Total RFC Read Misses  = 8744199
	Total RFC Write Misses = 11192546
	Total RFC Evictions    = 11983310

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6666925
	L1I_total_cache_misses = 875390
	L1I_total_cache_miss_rate = 0.1313
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 28321991
L1D_cache:
	L1D_cache_core[0]: Access = 130819, Miss = 108423, Miss_rate = 0.829, Pending_hits = 1, Reservation_fails = 127227
	L1D_cache_core[1]: Access = 152832, Miss = 130370, Miss_rate = 0.853, Pending_hits = 0, Reservation_fails = 204581
	L1D_cache_core[2]: Access = 154595, Miss = 132328, Miss_rate = 0.856, Pending_hits = 0, Reservation_fails = 196676
	L1D_cache_core[3]: Access = 169362, Miss = 141382, Miss_rate = 0.835, Pending_hits = 0, Reservation_fails = 203188
	L1D_cache_core[4]: Access = 143091, Miss = 119288, Miss_rate = 0.834, Pending_hits = 1, Reservation_fails = 134578
	L1D_cache_core[5]: Access = 141063, Miss = 118237, Miss_rate = 0.838, Pending_hits = 0, Reservation_fails = 152520
	L1D_cache_core[6]: Access = 134966, Miss = 113195, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 138795
	L1D_cache_core[7]: Access = 154025, Miss = 126569, Miss_rate = 0.822, Pending_hits = 0, Reservation_fails = 154044
	L1D_cache_core[8]: Access = 134697, Miss = 113728, Miss_rate = 0.844, Pending_hits = 0, Reservation_fails = 137432
	L1D_cache_core[9]: Access = 146459, Miss = 120945, Miss_rate = 0.826, Pending_hits = 0, Reservation_fails = 135554
	L1D_cache_core[10]: Access = 130601, Miss = 110930, Miss_rate = 0.849, Pending_hits = 0, Reservation_fails = 154189
	L1D_cache_core[11]: Access = 135418, Miss = 115107, Miss_rate = 0.850, Pending_hits = 1, Reservation_fails = 161328
	L1D_cache_core[12]: Access = 131596, Miss = 111549, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 156023
	L1D_cache_core[13]: Access = 130745, Miss = 108675, Miss_rate = 0.831, Pending_hits = 0, Reservation_fails = 124702
	L1D_cache_core[14]: Access = 126092, Miss = 105802, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 141668
	L1D_total_cache_accesses = 2116361
	L1D_total_cache_misses = 1776528
	L1D_total_cache_miss_rate = 0.8394
	L1D_total_cache_pending_hits = 3
	L1D_total_cache_reservation_fails = 2322505
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 155996
	L1C_total_cache_misses = 1057
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4177
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 118276
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1156234
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1752088
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5791
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 151521
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 128407
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 154939
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1057
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4177
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 211443
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 200972
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 385714
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4320
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 3
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 267801
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 56296
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5791535
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 875390
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 28321991
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94685, 85610, 103638, 100529, 99892, 112445, 78017, 86766, 
gpgpu_n_tot_thrd_icount = 398816928
gpgpu_n_tot_w_icount = 12463029
gpgpu_n_stall_shd_mem = 3608946
gpgpu_n_mem_read_local = 151521
gpgpu_n_mem_write_local = 267804
gpgpu_n_mem_read_global = 1156234
gpgpu_n_mem_write_global = 416181
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 10849483
gpgpu_n_store_insn = 9588587
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4107180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4177
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4177
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3604769
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1424854	W0_Idle:22724960	W0_Scoreboard:97869465	W1:317464	W2:266322	W3:223700	W4:173800	W5:147210	W6:131763	W7:115644	W8:125033	W9:90341	W10:96627	W11:93311	W12:89337	W13:81184	W14:162524	W15:83418	W16:632268	W17:62222	W18:63773	W19:65770	W20:63821	W21:56093	W22:63376	W23:65089	W24:59997	W25:54995	W26:59573	W27:52173	W28:1039018	W29:48978	W30:47224	W31:54475	W32:7776506
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9249872 {8:1156234,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26456696 {40:225670,72:124491,136:62254,}
traffic_breakdown_coretomem[INST_ACC_R] = 5052432 {8:631554,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 512176 {136:3766,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1212168 {8:151521,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34617952 {40:5362,72:20135,136:242307,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 157247824 {136:1156234,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3299320 {8:412415,}
traffic_breakdown_memtocore[INST_ACC_R] = 85891344 {136:631554,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 20606856 {136:151521,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2142432 {8:267804,}
maxmrqlatency = 583 
maxdqlatency = 0 
maxmflatency = 1179 
averagemflatency = 277 
max_icnt2mem_latency = 862 
max_icnt2sh_latency = 4841037 
mrq_lat_table:991543 	29213 	22764 	85205 	403024 	199155 	78421 	11347 	462 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	607189 	1338834 	42000 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1692269 	521620 	242016 	90805 	48784 	27395 	465 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	400917 	571840 	298131 	36682 	245 	0 	0 	0 	0 	122 	964 	2153 	19544 	26040 	26900 	83640 	82398 	142838 	278107 	17513 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3658 	5840 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        38        30        30        30        44        26        34        42        46        32        52        52        42        32        50        52 
dram[1]:        24        22        19        32        34        40        27        22        36        36        48        42        38        38        36        36 
dram[2]:        48        34        20        28        40        30        22        28        48        50        34        36        46        54        30        32 
dram[3]:        38        38        28        24        26        38        46        38        56        58        30        38        56        60        28        38 
dram[4]:        30        26        20        20        18        18        28        42        60        56        30        38        36        44        44        38 
dram[5]:        18        24        22        28        30        22        36        38        36        40        52        50        30        24        52        38 
maximum service time to same row:
dram[0]:     60038     60041     32263     27330     61748     84237     29658     57840     27611     32669     59187     64661     52222     54881     47193     29513 
dram[1]:     30453     25410     40419     36467     43885     40931     32966     25634     43372     50876     39876     38110     40224     31253     40761     35400 
dram[2]:     59975     52686     59064     36828     53150     53050     36238     45802     72132     68304     54816     54848     65097     41479     55596     52200 
dram[3]:     57791     50463     30494     51664     47309     45070     94582     64022     64060     62227     44408     49734     82002     48297     52149     49947 
dram[4]:     43617     50494     22034     57287     19511     26381     23067     55742     26320     50654     29779     37824     30262     58033     21462     49491 
dram[5]:     59347     52736     47874     43536     91952     60034     54321     87977     50290     53548     85529     53218     62996     89359     39762     45973 
average row accesses per activate:
dram[0]:  1.770107  1.751805  1.717002  1.718265  1.716577  1.721980  1.747365  1.727025  1.775972  1.772364  1.746251  1.759590  1.759313  1.755121  1.778963  1.753665 
dram[1]:  1.751291  1.733408  1.683533  1.710822  1.683783  1.699344  1.722069  1.721575  1.762476  1.748774  1.720790  1.714478  1.748972  1.758435  1.740903  1.734174 
dram[2]:  1.771940  1.746947  1.707963  1.712239  1.712073  1.703558  1.741443  1.731629  1.769280  1.780558  1.729314  1.732243  1.768725  1.758054  1.731379  1.744599 
dram[3]:  1.763178  1.767575  1.716810  1.720630  1.712998  1.726812  1.751147  1.739580  1.763286  1.759622  1.743390  1.751816  1.764088  1.764640  1.754790  1.758889 
dram[4]:  1.733544  1.738402  1.698245  1.699737  1.694731  1.698823  1.726759  1.721814  1.745207  1.734934  1.731481  1.728999  1.742722  1.752725  1.722138  1.724318 
dram[5]:  1.730895  1.754001  1.711665  1.712287  1.709405  1.704007  1.741135  1.724060  1.764998  1.760678  1.731148  1.732538  1.747242  1.747155  1.749520  1.741772 
average row locality = 1821143/1048667 = 1.736627
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12499     12677     12687     12740     13383     13278     12491     12405     12704     12811     12627     12518     12736     12828     12324     12331 
dram[1]:     12556     12778     12912     12898     13463     13483     12665     12644     12732     12865     12705     12616     12821     12897     12483     12420 
dram[2]:     12627     12776     13020     13011     13488     13396     12639     12766     12968     12915     12700     12709     12855     12963     12552     12477 
dram[3]:     12623     12682     12809     12752     13357     13306     12464     12612     12790     12718     12743     12722     12760     12797     12477     12395 
dram[4]:     12805     12681     12817     12811     13413     13414     12633     12594     12851     12921     12722     12707     12865     12852     12399     12397 
dram[5]:     12699     12592     12831     12790     13273     13339     12539     12511     12902     12726     12627     12695     12893     12891     12490     12503 
total reads: 1227029
bank skew: 13488/12324 = 1.09
chip skew: 205862/203039 = 1.01
number of total write accesses:
dram[0]:      5680      5766      5915      5953      6416      6449      6571      6594      6306      6288      6353      6380      6203      6280      5688      5730 
dram[1]:      5752      5818      5920      6010      6441      6469      6710      6722      6375      6389      6456      6437      6318      6386      5746      5742 
dram[2]:      5787      5822      6005      5988      6408      6476      6644      6675      6418      6372      6319      6363      6249      6300      5695      5693 
dram[3]:      5841      5798      5942      5922      6411      6447      6620      6586      6354      6300      6314      6329      6211      6217      5750      5711 
dram[4]:      5815      5793      5952      5949      6434      6503      6629      6618      6355      6368      6352      6414      6291      6286      5773      5748 
dram[5]:      5761      5711      5922      5939      6392      6436      6610      6564      6310      6277      6336      6330      6269      6298      5747      5702 
total reads: 594114
bank skew: 6722/5680 = 1.18
chip skew: 99691/98572 = 1.01
average mf latency per bank:
dram[0]:        302       300       308       307       296       298       295       297       303       305       305       308       304       304       309       309
dram[1]:        301       303       305       308       296       299       294       298       302       305       304       308       302       305       307       312
dram[2]:        301       302       303       306       296       298       294       294       300       301       302       305       302       303       308       312
dram[3]:        300       303       305       308       297       299       297       298       302       307       307       309       305       307       311       313
dram[4]:        298       301       303       306       296       296       295       295       303       303       306       306       305       305       308       307
dram[5]:        299       301       304       307       296       297       294       296       302       304       305       308       304       305       307       309
maximum mf latency per bank:
dram[0]:        863       951       864       874      1013       864       834       986       900       937       815       872       912       996       917       834
dram[1]:        990       860      1179      1013      1126      1094       887       897      1140       948       993       960       971       892       940       857
dram[2]:        901       901       947       998       912       992       862       847       855       894       983       932       899       944       961       932
dram[3]:        863      1091       891       915      1005      1145       975      1078       955       975      1018       970       925       907       918       903
dram[4]:        902       896       866       874       884      1056       927       924       976       918       879       976       952       862       965       890
dram[5]:        850       873       958       914       921       881       908       852       903       896       837       859       943       849      1013       945

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6390169 n_nop=5462653 n_act=172592 n_pre=172576 n_req=301611 n_rd=406078 n_write=176270 bw_util=0.1823
n_activity=3575663 dram_eff=0.3257
bk0: 24998a 5865706i bk1: 25354a 5837597i bk2: 25374a 5830524i bk3: 25480a 5816772i bk4: 26766a 5807397i bk5: 26556a 5790013i bk6: 24982a 5811264i bk7: 24810a 5797746i bk8: 25408a 5833154i bk9: 25622a 5814666i bk10: 25254a 5817618i bk11: 25036a 5805812i bk12: 25472a 5828769i bk13: 25656a 5810974i bk14: 24648a 5853332i bk15: 24662a 5836319i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.929762
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6390169 n_nop=5449253 n_act=176448 n_pre=176432 n_req=304629 n_rd=409876 n_write=178160 bw_util=0.184
n_activity=3648482 dram_eff=0.3223
bk0: 25112a 5859790i bk1: 25556a 5834094i bk2: 25824a 5829325i bk3: 25796a 5813971i bk4: 26926a 5799335i bk5: 26966a 5786377i bk6: 25330a 5798892i bk7: 25288a 5785115i bk8: 25464a 5823686i bk9: 25730a 5806911i bk10: 25410a 5809540i bk11: 25232a 5800793i bk12: 25642a 5826373i bk13: 25794a 5809524i bk14: 24966a 5843720i bk15: 24840a 5834118i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.924593
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6390169 n_nop=5450599 n_act=175378 n_pre=175362 n_req=305076 n_rd=411724 n_write=177106 bw_util=0.1843
n_activity=3631515 dram_eff=0.3243
bk0: 25254a 5861150i bk1: 25552a 5838621i bk2: 26040a 5822381i bk3: 26022a 5813269i bk4: 26976a 5805420i bk5: 26792a 5788232i bk6: 25278a 5809318i bk7: 25532a 5791128i bk8: 25936a 5822030i bk9: 25830a 5812631i bk10: 25400a 5819042i bk11: 25418a 5800689i bk12: 25710a 5829798i bk13: 25926a 5809708i bk14: 25104a 5847458i bk15: 24954a 5835771i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.927589
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6390169 n_nop=5458995 n_act=173300 n_pre=173284 n_req=302760 n_rd=408014 n_write=176576 bw_util=0.183
n_activity=3594193 dram_eff=0.3253
bk0: 25246a 5859625i bk1: 25364a 5841767i bk2: 25618a 5831649i bk3: 25504a 5820770i bk4: 26714a 5806630i bk5: 26612a 5794136i bk6: 24928a 5814060i bk7: 25224a 5796434i bk8: 25580a 5825477i bk9: 25436a 5813183i bk10: 25486a 5816462i bk11: 25444a 5804175i bk12: 25520a 5831708i bk13: 25594a 5816086i bk14: 24954a 5848740i bk15: 24790a 5838214i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.921471
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6390169 n_nop=5450389 n_act=176389 n_pre=176373 n_req=304162 n_rd=409764 n_write=177254 bw_util=0.1837
n_activity=3662432 dram_eff=0.3206
bk0: 25610a 5849244i bk1: 25362a 5840943i bk2: 25634a 5832586i bk3: 25622a 5815810i bk4: 26826a 5803317i bk5: 26828a 5784143i bk6: 25266a 5812551i bk7: 25188a 5792582i bk8: 25702a 5825107i bk9: 25842a 5806369i bk10: 25444a 5816643i bk11: 25414a 5802608i bk12: 25730a 5829013i bk13: 25704a 5815138i bk14: 24798a 5847941i bk15: 24794a 5835553i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.916516
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6390169 n_nop=5456329 n_act=174612 n_pre=174596 n_req=302905 n_rd=408602 n_write=176030 bw_util=0.183
n_activity=3617665 dram_eff=0.3232
bk0: 25398a 5851742i bk1: 25184a 5845151i bk2: 25662a 5832920i bk3: 25580a 5820516i bk4: 26546a 5812759i bk5: 26678a 5790696i bk6: 25078a 5810364i bk7: 25022a 5800924i bk8: 25804a 5827520i bk9: 25452a 5817919i bk10: 25254a 5821720i bk11: 25390a 5807193i bk12: 25786a 5826131i bk13: 25782a 5810250i bk14: 24980a 5847705i bk15: 25006a 5836747i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.913347

========= L2 cache stats =========
L2_cache_bank[0]: Access = 220140, Miss = 101451, Miss_rate = 0.461, Pending_hits = 2571, Reservation_fails = 1132
L2_cache_bank[1]: Access = 210076, Miss = 101588, Miss_rate = 0.484, Pending_hits = 2598, Reservation_fails = 1138
L2_cache_bank[2]: Access = 209104, Miss = 102337, Miss_rate = 0.489, Pending_hits = 2625, Reservation_fails = 643
L2_cache_bank[3]: Access = 232334, Miss = 102601, Miss_rate = 0.442, Pending_hits = 2695, Reservation_fails = 625
L2_cache_bank[4]: Access = 215274, Miss = 102849, Miss_rate = 0.478, Pending_hits = 2513, Reservation_fails = 1356
L2_cache_bank[5]: Access = 229623, Miss = 103013, Miss_rate = 0.449, Pending_hits = 2567, Reservation_fails = 1339
L2_cache_bank[6]: Access = 212318, Miss = 102023, Miss_rate = 0.481, Pending_hits = 2551, Reservation_fails = 878
L2_cache_bank[7]: Access = 215050, Miss = 101984, Miss_rate = 0.474, Pending_hits = 2611, Reservation_fails = 1039
L2_cache_bank[8]: Access = 216297, Miss = 102505, Miss_rate = 0.474, Pending_hits = 2487, Reservation_fails = 1476
L2_cache_bank[9]: Access = 225796, Miss = 102377, Miss_rate = 0.453, Pending_hits = 2590, Reservation_fails = 1216
L2_cache_bank[10]: Access = 218938, Miss = 102254, Miss_rate = 0.467, Pending_hits = 2499, Reservation_fails = 831
L2_cache_bank[11]: Access = 218404, Miss = 102047, Miss_rate = 0.467, Pending_hits = 2472, Reservation_fails = 1153
L2_total_cache_accesses = 2623354
L2_total_cache_misses = 1227029
L2_total_cache_miss_rate = 0.4677
L2_total_cache_pending_hits = 30779
L2_total_cache_reservation_fails = 12826
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 417835
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20072
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 718327
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 8578
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 7738
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 2548
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 141235
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 51
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 285682
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 288
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 126445
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 42
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 23831
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 7362
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236611
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 758
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 2343
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 1423
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 628067
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 502
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2985
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3194
L2_cache_data_port_util = 0.094
L2_cache_fill_port_util = 0.084

icnt_total_pkts_mem_to_simt=10376944
icnt_total_pkts_simt_to_mem=4376946
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (29 samples)
	minimum = nan (29 samples)
	maximum = -nan (29 samples)
Network latency average = -nan (29 samples)
	minimum = nan (29 samples)
	maximum = -nan (29 samples)
Flit latency average = -nan (29 samples)
	minimum = nan (29 samples)
	maximum = -nan (29 samples)
Fragmentation average = -nan (29 samples)
	minimum = nan (29 samples)
	maximum = -nan (29 samples)
Injected packet rate average = -nan (29 samples)
	minimum = -nan (29 samples)
	maximum = -nan (29 samples)
Accepted packet rate average = -nan (29 samples)
	minimum = -nan (29 samples)
	maximum = -nan (29 samples)
Injected flit rate average = -nan (29 samples)
	minimum = -nan (29 samples)
	maximum = -nan (29 samples)
Accepted flit rate average = -nan (29 samples)
	minimum = -nan (29 samples)
	maximum = -nan (29 samples)
Injected packet size average = -nan (29 samples)
Accepted packet size average = -nan (29 samples)
Hops average = -nan (29 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 4841038
gpu_tot_sim_insn = 315805040
gpu_tot_ipc =      65.2350
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 537494
gpu_stall_icnt2sh    = 3802154
gpu_total_sim_rate=84779

========= Core RFC stats =========
	Total RFC Accesses     = 28119283
	Total RFC Misses       = 19936745
	Total RFC Read Misses  = 8744199
	Total RFC Write Misses = 11192546
	Total RFC Evictions    = 11983310

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6666925
	L1I_total_cache_misses = 875390
	L1I_total_cache_miss_rate = 0.1313
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 28321991
L1D_cache:
	L1D_cache_core[0]: Access = 130819, Miss = 108423, Miss_rate = 0.829, Pending_hits = 1, Reservation_fails = 127227
	L1D_cache_core[1]: Access = 152832, Miss = 130370, Miss_rate = 0.853, Pending_hits = 0, Reservation_fails = 204581
	L1D_cache_core[2]: Access = 154595, Miss = 132328, Miss_rate = 0.856, Pending_hits = 0, Reservation_fails = 196676
	L1D_cache_core[3]: Access = 169362, Miss = 141382, Miss_rate = 0.835, Pending_hits = 0, Reservation_fails = 203188
	L1D_cache_core[4]: Access = 143091, Miss = 119288, Miss_rate = 0.834, Pending_hits = 1, Reservation_fails = 134578
	L1D_cache_core[5]: Access = 141063, Miss = 118237, Miss_rate = 0.838, Pending_hits = 0, Reservation_fails = 152520
	L1D_cache_core[6]: Access = 134966, Miss = 113195, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 138795
	L1D_cache_core[7]: Access = 154025, Miss = 126569, Miss_rate = 0.822, Pending_hits = 0, Reservation_fails = 154044
	L1D_cache_core[8]: Access = 134697, Miss = 113728, Miss_rate = 0.844, Pending_hits = 0, Reservation_fails = 137432
	L1D_cache_core[9]: Access = 146459, Miss = 120945, Miss_rate = 0.826, Pending_hits = 0, Reservation_fails = 135554
	L1D_cache_core[10]: Access = 130601, Miss = 110930, Miss_rate = 0.849, Pending_hits = 0, Reservation_fails = 154189
	L1D_cache_core[11]: Access = 135418, Miss = 115107, Miss_rate = 0.850, Pending_hits = 1, Reservation_fails = 161328
	L1D_cache_core[12]: Access = 131596, Miss = 111549, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 156023
	L1D_cache_core[13]: Access = 130745, Miss = 108675, Miss_rate = 0.831, Pending_hits = 0, Reservation_fails = 124702
	L1D_cache_core[14]: Access = 126092, Miss = 105802, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 141668
	L1D_total_cache_accesses = 2116361
	L1D_total_cache_misses = 1776528
	L1D_total_cache_miss_rate = 0.8394
	L1D_total_cache_pending_hits = 3
	L1D_total_cache_reservation_fails = 2322505
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 155996
	L1C_total_cache_misses = 1057
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4177
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 118276
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1156234
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1752088
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5791
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 151521
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 128407
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 154939
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1057
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4177
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 211443
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 200972
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 385714
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4320
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 3
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 267801
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 56296
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5791535
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 875390
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 28321991
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94685, 85610, 103638, 100529, 99892, 112445, 78017, 86766, 
gpgpu_n_tot_thrd_icount = 398816928
gpgpu_n_tot_w_icount = 12463029
gpgpu_n_stall_shd_mem = 3608946
gpgpu_n_mem_read_local = 151521
gpgpu_n_mem_write_local = 267804
gpgpu_n_mem_read_global = 1156234
gpgpu_n_mem_write_global = 416181
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 10849483
gpgpu_n_store_insn = 9588587
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4107180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4177
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4177
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3604769
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1424854	W0_Idle:22724960	W0_Scoreboard:97869465	W1:317464	W2:266322	W3:223700	W4:173800	W5:147210	W6:131763	W7:115644	W8:125033	W9:90341	W10:96627	W11:93311	W12:89337	W13:81184	W14:162524	W15:83418	W16:632268	W17:62222	W18:63773	W19:65770	W20:63821	W21:56093	W22:63376	W23:65089	W24:59997	W25:54995	W26:59573	W27:52173	W28:1039018	W29:48978	W30:47224	W31:54475	W32:7776506
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9249872 {8:1156234,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26456696 {40:225670,72:124491,136:62254,}
traffic_breakdown_coretomem[INST_ACC_R] = 5052432 {8:631554,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 512176 {136:3766,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1212168 {8:151521,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34617952 {40:5362,72:20135,136:242307,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 157247824 {136:1156234,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3299320 {8:412415,}
traffic_breakdown_memtocore[INST_ACC_R] = 85891344 {136:631554,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 20606856 {136:151521,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2142432 {8:267804,}
maxmrqlatency = 583 
maxdqlatency = 0 
maxmflatency = 1179 
averagemflatency = 277 
max_icnt2mem_latency = 862 
max_icnt2sh_latency = 4841037 
mrq_lat_table:991543 	29213 	22764 	85205 	403024 	199155 	78421 	11347 	462 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	607189 	1338834 	42000 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1692269 	521620 	242016 	90805 	48784 	27395 	465 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	400917 	571840 	298131 	36682 	245 	0 	0 	0 	0 	122 	964 	2153 	19544 	26040 	26900 	83640 	82398 	142838 	278107 	17513 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3658 	5840 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        38        30        30        30        44        26        34        42        46        32        52        52        42        32        50        52 
dram[1]:        24        22        19        32        34        40        27        22        36        36        48        42        38        38        36        36 
dram[2]:        48        34        20        28        40        30        22        28        48        50        34        36        46        54        30        32 
dram[3]:        38        38        28        24        26        38        46        38        56        58        30        38        56        60        28        38 
dram[4]:        30        26        20        20        18        18        28        42        60        56        30        38        36        44        44        38 
dram[5]:        18        24        22        28        30        22        36        38        36        40        52        50        30        24        52        38 
maximum service time to same row:
dram[0]:     60038     60041     32263     27330     61748     84237     29658     57840     27611     32669     59187     64661     52222     54881     47193     29513 
dram[1]:     30453     25410     40419     36467     43885     40931     32966     25634     43372     50876     39876     38110     40224     31253     40761     35400 
dram[2]:     59975     52686     59064     36828     53150     53050     36238     45802     72132     68304     54816     54848     65097     41479     55596     52200 
dram[3]:     57791     50463     30494     51664     47309     45070     94582     64022     64060     62227     44408     49734     82002     48297     52149     49947 
dram[4]:     43617     50494     22034     57287     19511     26381     23067     55742     26320     50654     29779     37824     30262     58033     21462     49491 
dram[5]:     59347     52736     47874     43536     91952     60034     54321     87977     50290     53548     85529     53218     62996     89359     39762     45973 
average row accesses per activate:
dram[0]:  1.770107  1.751805  1.717002  1.718265  1.716577  1.721980  1.747365  1.727025  1.775972  1.772364  1.746251  1.759590  1.759313  1.755121  1.778963  1.753665 
dram[1]:  1.751291  1.733408  1.683533  1.710822  1.683783  1.699344  1.722069  1.721575  1.762476  1.748774  1.720790  1.714478  1.748972  1.758435  1.740903  1.734174 
dram[2]:  1.771940  1.746947  1.707963  1.712239  1.712073  1.703558  1.741443  1.731629  1.769280  1.780558  1.729314  1.732243  1.768725  1.758054  1.731379  1.744599 
dram[3]:  1.763178  1.767575  1.716810  1.720630  1.712998  1.726812  1.751147  1.739580  1.763286  1.759622  1.743390  1.751816  1.764088  1.764640  1.754790  1.758889 
dram[4]:  1.733544  1.738402  1.698245  1.699737  1.694731  1.698823  1.726759  1.721814  1.745207  1.734934  1.731481  1.728999  1.742722  1.752725  1.722138  1.724318 
dram[5]:  1.730895  1.754001  1.711665  1.712287  1.709405  1.704007  1.741135  1.724060  1.764998  1.760678  1.731148  1.732538  1.747242  1.747155  1.749520  1.741772 
average row locality = 1821143/1048667 = 1.736627
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12499     12677     12687     12740     13383     13278     12491     12405     12704     12811     12627     12518     12736     12828     12324     12331 
dram[1]:     12556     12778     12912     12898     13463     13483     12665     12644     12732     12865     12705     12616     12821     12897     12483     12420 
dram[2]:     12627     12776     13020     13011     13488     13396     12639     12766     12968     12915     12700     12709     12855     12963     12552     12477 
dram[3]:     12623     12682     12809     12752     13357     13306     12464     12612     12790     12718     12743     12722     12760     12797     12477     12395 
dram[4]:     12805     12681     12817     12811     13413     13414     12633     12594     12851     12921     12722     12707     12865     12852     12399     12397 
dram[5]:     12699     12592     12831     12790     13273     13339     12539     12511     12902     12726     12627     12695     12893     12891     12490     12503 
total reads: 1227029
bank skew: 13488/12324 = 1.09
chip skew: 205862/203039 = 1.01
number of total write accesses:
dram[0]:      5680      5766      5915      5953      6416      6449      6571      6594      6306      6288      6353      6380      6203      6280      5688      5730 
dram[1]:      5752      5818      5920      6010      6441      6469      6710      6722      6375      6389      6456      6437      6318      6386      5746      5742 
dram[2]:      5787      5822      6005      5988      6408      6476      6644      6675      6418      6372      6319      6363      6249      6300      5695      5693 
dram[3]:      5841      5798      5942      5922      6411      6447      6620      6586      6354      6300      6314      6329      6211      6217      5750      5711 
dram[4]:      5815      5793      5952      5949      6434      6503      6629      6618      6355      6368      6352      6414      6291      6286      5773      5748 
dram[5]:      5761      5711      5922      5939      6392      6436      6610      6564      6310      6277      6336      6330      6269      6298      5747      5702 
total reads: 594114
bank skew: 6722/5680 = 1.18
chip skew: 99691/98572 = 1.01
average mf latency per bank:
dram[0]:        302       300       308       307       296       298       295       297       303       305       305       308       304       304       309       309
dram[1]:        301       303       305       308       296       299       294       298       302       305       304       308       302       305       307       312
dram[2]:        301       302       303       306       296       298       294       294       300       301       302       305       302       303       308       312
dram[3]:        300       303       305       308       297       299       297       298       302       307       307       309       305       307       311       313
dram[4]:        298       301       303       306       296       296       295       295       303       303       306       306       305       305       308       307
dram[5]:        299       301       304       307       296       297       294       296       302       304       305       308       304       305       307       309
maximum mf latency per bank:
dram[0]:        863       951       864       874      1013       864       834       986       900       937       815       872       912       996       917       834
dram[1]:        990       860      1179      1013      1126      1094       887       897      1140       948       993       960       971       892       940       857
dram[2]:        901       901       947       998       912       992       862       847       855       894       983       932       899       944       961       932
dram[3]:        863      1091       891       915      1005      1145       975      1078       955       975      1018       970       925       907       918       903
dram[4]:        902       896       866       874       884      1056       927       924       976       918       879       976       952       862       965       890
dram[5]:        850       873       958       914       921       881       908       852       903       896       837       859       943       849      1013       945

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6390169 n_nop=5462653 n_act=172592 n_pre=172576 n_req=301611 n_rd=406078 n_write=176270 bw_util=0.1823
n_activity=3575663 dram_eff=0.3257
bk0: 24998a 5865706i bk1: 25354a 5837597i bk2: 25374a 5830524i bk3: 25480a 5816772i bk4: 26766a 5807397i bk5: 26556a 5790013i bk6: 24982a 5811264i bk7: 24810a 5797746i bk8: 25408a 5833154i bk9: 25622a 5814666i bk10: 25254a 5817618i bk11: 25036a 5805812i bk12: 25472a 5828769i bk13: 25656a 5810974i bk14: 24648a 5853332i bk15: 24662a 5836319i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.929762
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6390169 n_nop=5449253 n_act=176448 n_pre=176432 n_req=304629 n_rd=409876 n_write=178160 bw_util=0.184
n_activity=3648482 dram_eff=0.3223
bk0: 25112a 5859790i bk1: 25556a 5834094i bk2: 25824a 5829325i bk3: 25796a 5813971i bk4: 26926a 5799335i bk5: 26966a 5786377i bk6: 25330a 5798892i bk7: 25288a 5785115i bk8: 25464a 5823686i bk9: 25730a 5806911i bk10: 25410a 5809540i bk11: 25232a 5800793i bk12: 25642a 5826373i bk13: 25794a 5809524i bk14: 24966a 5843720i bk15: 24840a 5834118i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.924593
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6390169 n_nop=5450599 n_act=175378 n_pre=175362 n_req=305076 n_rd=411724 n_write=177106 bw_util=0.1843
n_activity=3631515 dram_eff=0.3243
bk0: 25254a 5861150i bk1: 25552a 5838621i bk2: 26040a 5822381i bk3: 26022a 5813269i bk4: 26976a 5805420i bk5: 26792a 5788232i bk6: 25278a 5809318i bk7: 25532a 5791128i bk8: 25936a 5822030i bk9: 25830a 5812631i bk10: 25400a 5819042i bk11: 25418a 5800689i bk12: 25710a 5829798i bk13: 25926a 5809708i bk14: 25104a 5847458i bk15: 24954a 5835771i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.927589
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6390169 n_nop=5458995 n_act=173300 n_pre=173284 n_req=302760 n_rd=408014 n_write=176576 bw_util=0.183
n_activity=3594193 dram_eff=0.3253
bk0: 25246a 5859625i bk1: 25364a 5841767i bk2: 25618a 5831649i bk3: 25504a 5820770i bk4: 26714a 5806630i bk5: 26612a 5794136i bk6: 24928a 5814060i bk7: 25224a 5796434i bk8: 25580a 5825477i bk9: 25436a 5813183i bk10: 25486a 5816462i bk11: 25444a 5804175i bk12: 25520a 5831708i bk13: 25594a 5816086i bk14: 24954a 5848740i bk15: 24790a 5838214i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.921471
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6390169 n_nop=5450389 n_act=176389 n_pre=176373 n_req=304162 n_rd=409764 n_write=177254 bw_util=0.1837
n_activity=3662432 dram_eff=0.3206
bk0: 25610a 5849244i bk1: 25362a 5840943i bk2: 25634a 5832586i bk3: 25622a 5815810i bk4: 26826a 5803317i bk5: 26828a 5784143i bk6: 25266a 5812551i bk7: 25188a 5792582i bk8: 25702a 5825107i bk9: 25842a 5806369i bk10: 25444a 5816643i bk11: 25414a 5802608i bk12: 25730a 5829013i bk13: 25704a 5815138i bk14: 24798a 5847941i bk15: 24794a 5835553i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.916516
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6390169 n_nop=5456329 n_act=174612 n_pre=174596 n_req=302905 n_rd=408602 n_write=176030 bw_util=0.183
n_activity=3617665 dram_eff=0.3232
bk0: 25398a 5851742i bk1: 25184a 5845151i bk2: 25662a 5832920i bk3: 25580a 5820516i bk4: 26546a 5812759i bk5: 26678a 5790696i bk6: 25078a 5810364i bk7: 25022a 5800924i bk8: 25804a 5827520i bk9: 25452a 5817919i bk10: 25254a 5821720i bk11: 25390a 5807193i bk12: 25786a 5826131i bk13: 25782a 5810250i bk14: 24980a 5847705i bk15: 25006a 5836747i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.913347

========= L2 cache stats =========
L2_cache_bank[0]: Access = 220140, Miss = 101451, Miss_rate = 0.461, Pending_hits = 2571, Reservation_fails = 1132
L2_cache_bank[1]: Access = 210076, Miss = 101588, Miss_rate = 0.484, Pending_hits = 2598, Reservation_fails = 1138
L2_cache_bank[2]: Access = 209104, Miss = 102337, Miss_rate = 0.489, Pending_hits = 2625, Reservation_fails = 643
L2_cache_bank[3]: Access = 232334, Miss = 102601, Miss_rate = 0.442, Pending_hits = 2695, Reservation_fails = 625
L2_cache_bank[4]: Access = 215274, Miss = 102849, Miss_rate = 0.478, Pending_hits = 2513, Reservation_fails = 1356
L2_cache_bank[5]: Access = 229623, Miss = 103013, Miss_rate = 0.449, Pending_hits = 2567, Reservation_fails = 1339
L2_cache_bank[6]: Access = 212318, Miss = 102023, Miss_rate = 0.481, Pending_hits = 2551, Reservation_fails = 878
L2_cache_bank[7]: Access = 215050, Miss = 101984, Miss_rate = 0.474, Pending_hits = 2611, Reservation_fails = 1039
L2_cache_bank[8]: Access = 216297, Miss = 102505, Miss_rate = 0.474, Pending_hits = 2487, Reservation_fails = 1476
L2_cache_bank[9]: Access = 225796, Miss = 102377, Miss_rate = 0.453, Pending_hits = 2590, Reservation_fails = 1216
L2_cache_bank[10]: Access = 218938, Miss = 102254, Miss_rate = 0.467, Pending_hits = 2499, Reservation_fails = 831
L2_cache_bank[11]: Access = 218404, Miss = 102047, Miss_rate = 0.467, Pending_hits = 2472, Reservation_fails = 1153
L2_total_cache_accesses = 2623354
L2_total_cache_misses = 1227029
L2_total_cache_miss_rate = 0.4677
L2_total_cache_pending_hits = 30779
L2_total_cache_reservation_fails = 12826
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 417835
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20072
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 718327
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 8578
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 7738
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 2548
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 141235
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 51
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 285682
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 288
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 126445
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 42
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 23831
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 7362
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236611
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 758
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 2343
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 1423
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 628067
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 502
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2985
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3194
L2_cache_data_port_util = 0.094
L2_cache_fill_port_util = 0.084

icnt_total_pkts_mem_to_simt=10376944
icnt_total_pkts_simt_to_mem=4376946
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (30 samples)
	minimum = nan (30 samples)
	maximum = -nan (30 samples)
Network latency average = -nan (30 samples)
	minimum = nan (30 samples)
	maximum = -nan (30 samples)
Flit latency average = -nan (30 samples)
	minimum = nan (30 samples)
	maximum = -nan (30 samples)
Fragmentation average = -nan (30 samples)
	minimum = nan (30 samples)
	maximum = -nan (30 samples)
Injected packet rate average = -nan (30 samples)
	minimum = -nan (30 samples)
	maximum = -nan (30 samples)
Accepted packet rate average = -nan (30 samples)
	minimum = -nan (30 samples)
	maximum = -nan (30 samples)
Injected flit rate average = -nan (30 samples)
	minimum = -nan (30 samples)
	maximum = -nan (30 samples)
Accepted flit rate average = -nan (30 samples)
	minimum = -nan (30 samples)
	maximum = -nan (30 samples)
Injected packet size average = -nan (30 samples)
Accepted packet size average = -nan (30 samples)
Hops average = -nan (30 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 4841038
gpu_tot_sim_insn = 315805040
gpu_tot_ipc =      65.2350
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 537494
gpu_stall_icnt2sh    = 3802154
gpu_total_sim_rate=84779

========= Core RFC stats =========
	Total RFC Accesses     = 28119283
	Total RFC Misses       = 19936745
	Total RFC Read Misses  = 8744199
	Total RFC Write Misses = 11192546
	Total RFC Evictions    = 11983310

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6666925
	L1I_total_cache_misses = 875390
	L1I_total_cache_miss_rate = 0.1313
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 28321991
L1D_cache:
	L1D_cache_core[0]: Access = 130819, Miss = 108423, Miss_rate = 0.829, Pending_hits = 1, Reservation_fails = 127227
	L1D_cache_core[1]: Access = 152832, Miss = 130370, Miss_rate = 0.853, Pending_hits = 0, Reservation_fails = 204581
	L1D_cache_core[2]: Access = 154595, Miss = 132328, Miss_rate = 0.856, Pending_hits = 0, Reservation_fails = 196676
	L1D_cache_core[3]: Access = 169362, Miss = 141382, Miss_rate = 0.835, Pending_hits = 0, Reservation_fails = 203188
	L1D_cache_core[4]: Access = 143091, Miss = 119288, Miss_rate = 0.834, Pending_hits = 1, Reservation_fails = 134578
	L1D_cache_core[5]: Access = 141063, Miss = 118237, Miss_rate = 0.838, Pending_hits = 0, Reservation_fails = 152520
	L1D_cache_core[6]: Access = 134966, Miss = 113195, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 138795
	L1D_cache_core[7]: Access = 154025, Miss = 126569, Miss_rate = 0.822, Pending_hits = 0, Reservation_fails = 154044
	L1D_cache_core[8]: Access = 134697, Miss = 113728, Miss_rate = 0.844, Pending_hits = 0, Reservation_fails = 137432
	L1D_cache_core[9]: Access = 146459, Miss = 120945, Miss_rate = 0.826, Pending_hits = 0, Reservation_fails = 135554
	L1D_cache_core[10]: Access = 130601, Miss = 110930, Miss_rate = 0.849, Pending_hits = 0, Reservation_fails = 154189
	L1D_cache_core[11]: Access = 135418, Miss = 115107, Miss_rate = 0.850, Pending_hits = 1, Reservation_fails = 161328
	L1D_cache_core[12]: Access = 131596, Miss = 111549, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 156023
	L1D_cache_core[13]: Access = 130745, Miss = 108675, Miss_rate = 0.831, Pending_hits = 0, Reservation_fails = 124702
	L1D_cache_core[14]: Access = 126092, Miss = 105802, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 141668
	L1D_total_cache_accesses = 2116361
	L1D_total_cache_misses = 1776528
	L1D_total_cache_miss_rate = 0.8394
	L1D_total_cache_pending_hits = 3
	L1D_total_cache_reservation_fails = 2322505
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 155996
	L1C_total_cache_misses = 1057
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4177
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 118276
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1156234
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1752088
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5791
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 151521
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 128407
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 154939
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1057
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4177
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 211443
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 200972
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 385714
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4320
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 3
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 267801
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 56296
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5791535
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 875390
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 28321991
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94685, 85610, 103638, 100529, 99892, 112445, 78017, 86766, 
gpgpu_n_tot_thrd_icount = 398816928
gpgpu_n_tot_w_icount = 12463029
gpgpu_n_stall_shd_mem = 3608946
gpgpu_n_mem_read_local = 151521
gpgpu_n_mem_write_local = 267804
gpgpu_n_mem_read_global = 1156234
gpgpu_n_mem_write_global = 416181
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 10849483
gpgpu_n_store_insn = 9588587
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4107180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4177
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4177
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3604769
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1424854	W0_Idle:22724960	W0_Scoreboard:97869465	W1:317464	W2:266322	W3:223700	W4:173800	W5:147210	W6:131763	W7:115644	W8:125033	W9:90341	W10:96627	W11:93311	W12:89337	W13:81184	W14:162524	W15:83418	W16:632268	W17:62222	W18:63773	W19:65770	W20:63821	W21:56093	W22:63376	W23:65089	W24:59997	W25:54995	W26:59573	W27:52173	W28:1039018	W29:48978	W30:47224	W31:54475	W32:7776506
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9249872 {8:1156234,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26456696 {40:225670,72:124491,136:62254,}
traffic_breakdown_coretomem[INST_ACC_R] = 5052432 {8:631554,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 512176 {136:3766,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1212168 {8:151521,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34617952 {40:5362,72:20135,136:242307,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 157247824 {136:1156234,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3299320 {8:412415,}
traffic_breakdown_memtocore[INST_ACC_R] = 85891344 {136:631554,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 20606856 {136:151521,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2142432 {8:267804,}
maxmrqlatency = 583 
maxdqlatency = 0 
maxmflatency = 1179 
averagemflatency = 277 
max_icnt2mem_latency = 862 
max_icnt2sh_latency = 4841037 
mrq_lat_table:991543 	29213 	22764 	85205 	403024 	199155 	78421 	11347 	462 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	607189 	1338834 	42000 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1692269 	521620 	242016 	90805 	48784 	27395 	465 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	400917 	571840 	298131 	36682 	245 	0 	0 	0 	0 	122 	964 	2153 	19544 	26040 	26900 	83640 	82398 	142838 	278107 	17513 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3658 	5840 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        38        30        30        30        44        26        34        42        46        32        52        52        42        32        50        52 
dram[1]:        24        22        19        32        34        40        27        22        36        36        48        42        38        38        36        36 
dram[2]:        48        34        20        28        40        30        22        28        48        50        34        36        46        54        30        32 
dram[3]:        38        38        28        24        26        38        46        38        56        58        30        38        56        60        28        38 
dram[4]:        30        26        20        20        18        18        28        42        60        56        30        38        36        44        44        38 
dram[5]:        18        24        22        28        30        22        36        38        36        40        52        50        30        24        52        38 
maximum service time to same row:
dram[0]:     60038     60041     32263     27330     61748     84237     29658     57840     27611     32669     59187     64661     52222     54881     47193     29513 
dram[1]:     30453     25410     40419     36467     43885     40931     32966     25634     43372     50876     39876     38110     40224     31253     40761     35400 
dram[2]:     59975     52686     59064     36828     53150     53050     36238     45802     72132     68304     54816     54848     65097     41479     55596     52200 
dram[3]:     57791     50463     30494     51664     47309     45070     94582     64022     64060     62227     44408     49734     82002     48297     52149     49947 
dram[4]:     43617     50494     22034     57287     19511     26381     23067     55742     26320     50654     29779     37824     30262     58033     21462     49491 
dram[5]:     59347     52736     47874     43536     91952     60034     54321     87977     50290     53548     85529     53218     62996     89359     39762     45973 
average row accesses per activate:
dram[0]:  1.770107  1.751805  1.717002  1.718265  1.716577  1.721980  1.747365  1.727025  1.775972  1.772364  1.746251  1.759590  1.759313  1.755121  1.778963  1.753665 
dram[1]:  1.751291  1.733408  1.683533  1.710822  1.683783  1.699344  1.722069  1.721575  1.762476  1.748774  1.720790  1.714478  1.748972  1.758435  1.740903  1.734174 
dram[2]:  1.771940  1.746947  1.707963  1.712239  1.712073  1.703558  1.741443  1.731629  1.769280  1.780558  1.729314  1.732243  1.768725  1.758054  1.731379  1.744599 
dram[3]:  1.763178  1.767575  1.716810  1.720630  1.712998  1.726812  1.751147  1.739580  1.763286  1.759622  1.743390  1.751816  1.764088  1.764640  1.754790  1.758889 
dram[4]:  1.733544  1.738402  1.698245  1.699737  1.694731  1.698823  1.726759  1.721814  1.745207  1.734934  1.731481  1.728999  1.742722  1.752725  1.722138  1.724318 
dram[5]:  1.730895  1.754001  1.711665  1.712287  1.709405  1.704007  1.741135  1.724060  1.764998  1.760678  1.731148  1.732538  1.747242  1.747155  1.749520  1.741772 
average row locality = 1821143/1048667 = 1.736627
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12499     12677     12687     12740     13383     13278     12491     12405     12704     12811     12627     12518     12736     12828     12324     12331 
dram[1]:     12556     12778     12912     12898     13463     13483     12665     12644     12732     12865     12705     12616     12821     12897     12483     12420 
dram[2]:     12627     12776     13020     13011     13488     13396     12639     12766     12968     12915     12700     12709     12855     12963     12552     12477 
dram[3]:     12623     12682     12809     12752     13357     13306     12464     12612     12790     12718     12743     12722     12760     12797     12477     12395 
dram[4]:     12805     12681     12817     12811     13413     13414     12633     12594     12851     12921     12722     12707     12865     12852     12399     12397 
dram[5]:     12699     12592     12831     12790     13273     13339     12539     12511     12902     12726     12627     12695     12893     12891     12490     12503 
total reads: 1227029
bank skew: 13488/12324 = 1.09
chip skew: 205862/203039 = 1.01
number of total write accesses:
dram[0]:      5680      5766      5915      5953      6416      6449      6571      6594      6306      6288      6353      6380      6203      6280      5688      5730 
dram[1]:      5752      5818      5920      6010      6441      6469      6710      6722      6375      6389      6456      6437      6318      6386      5746      5742 
dram[2]:      5787      5822      6005      5988      6408      6476      6644      6675      6418      6372      6319      6363      6249      6300      5695      5693 
dram[3]:      5841      5798      5942      5922      6411      6447      6620      6586      6354      6300      6314      6329      6211      6217      5750      5711 
dram[4]:      5815      5793      5952      5949      6434      6503      6629      6618      6355      6368      6352      6414      6291      6286      5773      5748 
dram[5]:      5761      5711      5922      5939      6392      6436      6610      6564      6310      6277      6336      6330      6269      6298      5747      5702 
total reads: 594114
bank skew: 6722/5680 = 1.18
chip skew: 99691/98572 = 1.01
average mf latency per bank:
dram[0]:        302       300       308       307       296       298       295       297       303       305       305       308       304       304       309       309
dram[1]:        301       303       305       308       296       299       294       298       302       305       304       308       302       305       307       312
dram[2]:        301       302       303       306       296       298       294       294       300       301       302       305       302       303       308       312
dram[3]:        300       303       305       308       297       299       297       298       302       307       307       309       305       307       311       313
dram[4]:        298       301       303       306       296       296       295       295       303       303       306       306       305       305       308       307
dram[5]:        299       301       304       307       296       297       294       296       302       304       305       308       304       305       307       309
maximum mf latency per bank:
dram[0]:        863       951       864       874      1013       864       834       986       900       937       815       872       912       996       917       834
dram[1]:        990       860      1179      1013      1126      1094       887       897      1140       948       993       960       971       892       940       857
dram[2]:        901       901       947       998       912       992       862       847       855       894       983       932       899       944       961       932
dram[3]:        863      1091       891       915      1005      1145       975      1078       955       975      1018       970       925       907       918       903
dram[4]:        902       896       866       874       884      1056       927       924       976       918       879       976       952       862       965       890
dram[5]:        850       873       958       914       921       881       908       852       903       896       837       859       943       849      1013       945

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6390169 n_nop=5462653 n_act=172592 n_pre=172576 n_req=301611 n_rd=406078 n_write=176270 bw_util=0.1823
n_activity=3575663 dram_eff=0.3257
bk0: 24998a 5865706i bk1: 25354a 5837597i bk2: 25374a 5830524i bk3: 25480a 5816772i bk4: 26766a 5807397i bk5: 26556a 5790013i bk6: 24982a 5811264i bk7: 24810a 5797746i bk8: 25408a 5833154i bk9: 25622a 5814666i bk10: 25254a 5817618i bk11: 25036a 5805812i bk12: 25472a 5828769i bk13: 25656a 5810974i bk14: 24648a 5853332i bk15: 24662a 5836319i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.929762
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6390169 n_nop=5449253 n_act=176448 n_pre=176432 n_req=304629 n_rd=409876 n_write=178160 bw_util=0.184
n_activity=3648482 dram_eff=0.3223
bk0: 25112a 5859790i bk1: 25556a 5834094i bk2: 25824a 5829325i bk3: 25796a 5813971i bk4: 26926a 5799335i bk5: 26966a 5786377i bk6: 25330a 5798892i bk7: 25288a 5785115i bk8: 25464a 5823686i bk9: 25730a 5806911i bk10: 25410a 5809540i bk11: 25232a 5800793i bk12: 25642a 5826373i bk13: 25794a 5809524i bk14: 24966a 5843720i bk15: 24840a 5834118i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.924593
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6390169 n_nop=5450599 n_act=175378 n_pre=175362 n_req=305076 n_rd=411724 n_write=177106 bw_util=0.1843
n_activity=3631515 dram_eff=0.3243
bk0: 25254a 5861150i bk1: 25552a 5838621i bk2: 26040a 5822381i bk3: 26022a 5813269i bk4: 26976a 5805420i bk5: 26792a 5788232i bk6: 25278a 5809318i bk7: 25532a 5791128i bk8: 25936a 5822030i bk9: 25830a 5812631i bk10: 25400a 5819042i bk11: 25418a 5800689i bk12: 25710a 5829798i bk13: 25926a 5809708i bk14: 25104a 5847458i bk15: 24954a 5835771i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.927589
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6390169 n_nop=5458995 n_act=173300 n_pre=173284 n_req=302760 n_rd=408014 n_write=176576 bw_util=0.183
n_activity=3594193 dram_eff=0.3253
bk0: 25246a 5859625i bk1: 25364a 5841767i bk2: 25618a 5831649i bk3: 25504a 5820770i bk4: 26714a 5806630i bk5: 26612a 5794136i bk6: 24928a 5814060i bk7: 25224a 5796434i bk8: 25580a 5825477i bk9: 25436a 5813183i bk10: 25486a 5816462i bk11: 25444a 5804175i bk12: 25520a 5831708i bk13: 25594a 5816086i bk14: 24954a 5848740i bk15: 24790a 5838214i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.921471
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6390169 n_nop=5450389 n_act=176389 n_pre=176373 n_req=304162 n_rd=409764 n_write=177254 bw_util=0.1837
n_activity=3662432 dram_eff=0.3206
bk0: 25610a 5849244i bk1: 25362a 5840943i bk2: 25634a 5832586i bk3: 25622a 5815810i bk4: 26826a 5803317i bk5: 26828a 5784143i bk6: 25266a 5812551i bk7: 25188a 5792582i bk8: 25702a 5825107i bk9: 25842a 5806369i bk10: 25444a 5816643i bk11: 25414a 5802608i bk12: 25730a 5829013i bk13: 25704a 5815138i bk14: 24798a 5847941i bk15: 24794a 5835553i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.916516
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6390169 n_nop=5456329 n_act=174612 n_pre=174596 n_req=302905 n_rd=408602 n_write=176030 bw_util=0.183
n_activity=3617665 dram_eff=0.3232
bk0: 25398a 5851742i bk1: 25184a 5845151i bk2: 25662a 5832920i bk3: 25580a 5820516i bk4: 26546a 5812759i bk5: 26678a 5790696i bk6: 25078a 5810364i bk7: 25022a 5800924i bk8: 25804a 5827520i bk9: 25452a 5817919i bk10: 25254a 5821720i bk11: 25390a 5807193i bk12: 25786a 5826131i bk13: 25782a 5810250i bk14: 24980a 5847705i bk15: 25006a 5836747i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.913347

========= L2 cache stats =========
L2_cache_bank[0]: Access = 220140, Miss = 101451, Miss_rate = 0.461, Pending_hits = 2571, Reservation_fails = 1132
L2_cache_bank[1]: Access = 210076, Miss = 101588, Miss_rate = 0.484, Pending_hits = 2598, Reservation_fails = 1138
L2_cache_bank[2]: Access = 209104, Miss = 102337, Miss_rate = 0.489, Pending_hits = 2625, Reservation_fails = 643
L2_cache_bank[3]: Access = 232334, Miss = 102601, Miss_rate = 0.442, Pending_hits = 2695, Reservation_fails = 625
L2_cache_bank[4]: Access = 215274, Miss = 102849, Miss_rate = 0.478, Pending_hits = 2513, Reservation_fails = 1356
L2_cache_bank[5]: Access = 229623, Miss = 103013, Miss_rate = 0.449, Pending_hits = 2567, Reservation_fails = 1339
L2_cache_bank[6]: Access = 212318, Miss = 102023, Miss_rate = 0.481, Pending_hits = 2551, Reservation_fails = 878
L2_cache_bank[7]: Access = 215050, Miss = 101984, Miss_rate = 0.474, Pending_hits = 2611, Reservation_fails = 1039
L2_cache_bank[8]: Access = 216297, Miss = 102505, Miss_rate = 0.474, Pending_hits = 2487, Reservation_fails = 1476
L2_cache_bank[9]: Access = 225796, Miss = 102377, Miss_rate = 0.453, Pending_hits = 2590, Reservation_fails = 1216
L2_cache_bank[10]: Access = 218938, Miss = 102254, Miss_rate = 0.467, Pending_hits = 2499, Reservation_fails = 831
L2_cache_bank[11]: Access = 218404, Miss = 102047, Miss_rate = 0.467, Pending_hits = 2472, Reservation_fails = 1153
L2_total_cache_accesses = 2623354
L2_total_cache_misses = 1227029
L2_total_cache_miss_rate = 0.4677
L2_total_cache_pending_hits = 30779
L2_total_cache_reservation_fails = 12826
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 417835
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20072
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 718327
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 8578
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 7738
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 2548
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 141235
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 51
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 285682
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 288
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 126445
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 42
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 23831
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 7362
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236611
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 758
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 2343
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 1423
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 628067
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 502
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2985
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3194
L2_cache_data_port_util = 0.094
L2_cache_fill_port_util = 0.084

icnt_total_pkts_mem_to_simt=10376944
icnt_total_pkts_simt_to_mem=4376946
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (31 samples)
	minimum = nan (31 samples)
	maximum = -nan (31 samples)
Network latency average = -nan (31 samples)
	minimum = nan (31 samples)
	maximum = -nan (31 samples)
Flit latency average = -nan (31 samples)
	minimum = nan (31 samples)
	maximum = -nan (31 samples)
Fragmentation average = -nan (31 samples)
	minimum = nan (31 samples)
	maximum = -nan (31 samples)
Injected packet rate average = -nan (31 samples)
	minimum = -nan (31 samples)
	maximum = -nan (31 samples)
Accepted packet rate average = -nan (31 samples)
	minimum = -nan (31 samples)
	maximum = -nan (31 samples)
Injected flit rate average = -nan (31 samples)
	minimum = -nan (31 samples)
	maximum = -nan (31 samples)
Accepted flit rate average = -nan (31 samples)
	minimum = -nan (31 samples)
	maximum = -nan (31 samples)
Injected packet size average = -nan (31 samples)
Accepted packet size average = -nan (31 samples)
Hops average = -nan (31 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
 Step number? Path to File? 
 opening ./data/wsm5_in_010
