
*** Running vivado
    with args -log top_level_part2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_level_part2.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top_level_part2.tcl -notrace
Command: synth_design -top top_level_part2 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6732 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 385.777 ; gain = 99.953
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_level_part2' [C:/Users/Nico-Admin/Documents/ENSEIRB/Travail/S8/Projet_MP3/Design/top_level_part2.vhd:25]
INFO: [Synth 8-3491] module 'gen_audio' declared at 'C:/Users/Nico-Admin/Documents/ENSEIRB/Travail/S8/Projet_MP3/Design/gen_audio.vhd:34' bound to instance 'i_gen_audio' of component 'gen_audio' [C:/Users/Nico-Admin/Documents/ENSEIRB/Travail/S8/Projet_MP3/Design/top_level_part2.vhd:61]
INFO: [Synth 8-638] synthesizing module 'gen_audio' [C:/Users/Nico-Admin/Documents/ENSEIRB/Travail/S8/Projet_MP3/Design/gen_audio.vhd:47]
	Parameter BITS bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'cpt_timebase' declared at 'C:/Users/Nico-Admin/Documents/ENSEIRB/Travail/S8/Projet_MP3/Design/cpt_timebase.vhd:25' bound to instance 'i_cpt_timebase' of component 'cpt_timebase' [C:/Users/Nico-Admin/Documents/ENSEIRB/Travail/S8/Projet_MP3/Design/gen_audio.vhd:91]
INFO: [Synth 8-638] synthesizing module 'cpt_timebase' [C:/Users/Nico-Admin/Documents/ENSEIRB/Travail/S8/Projet_MP3/Design/cpt_timebase.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'cpt_timebase' (1#1) [C:/Users/Nico-Admin/Documents/ENSEIRB/Travail/S8/Projet_MP3/Design/cpt_timebase.vhd:31]
INFO: [Synth 8-3491] module 'cpt_address' declared at 'C:/Users/Nico-Admin/Documents/ENSEIRB/Travail/S8/Projet_MP3/Design/cpt_adresse.vhd:25' bound to instance 'i_cpt_address' of component 'cpt_address' [C:/Users/Nico-Admin/Documents/ENSEIRB/Travail/S8/Projet_MP3/Design/gen_audio.vhd:94]
INFO: [Synth 8-638] synthesizing module 'cpt_address' [C:/Users/Nico-Admin/Documents/ENSEIRB/Travail/S8/Projet_MP3/Design/cpt_adresse.vhd:36]
	Parameter BITS bound to: 18 - type: integer 
WARNING: [Synth 8-614] signal 'cnt' is read in the process but is not in the sensitivity list [C:/Users/Nico-Admin/Documents/ENSEIRB/Travail/S8/Projet_MP3/Design/cpt_adresse.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'cpt_address' (2#1) [C:/Users/Nico-Admin/Documents/ENSEIRB/Travail/S8/Projet_MP3/Design/cpt_adresse.vhd:36]
INFO: [Synth 8-3491] module 'ram' declared at 'C:/Users/Nico-Admin/Documents/ENSEIRB/Travail/S8/Projet_MP3/Design/ram.vhd:5' bound to instance 'i_ram' of component 'ram' [C:/Users/Nico-Admin/Documents/ENSEIRB/Travail/S8/Projet_MP3/Design/gen_audio.vhd:97]
INFO: [Synth 8-638] synthesizing module 'ram' [C:/Users/Nico-Admin/Documents/ENSEIRB/Travail/S8/Projet_MP3/Design/ram.vhd:18]
	Parameter BITS bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ram' (3#1) [C:/Users/Nico-Admin/Documents/ENSEIRB/Travail/S8/Projet_MP3/Design/ram.vhd:18]
INFO: [Synth 8-3491] module 'PWM' declared at 'C:/Users/Nico-Admin/Documents/ENSEIRB/Travail/S8/Projet_MP3/Design/PWM.vhd:20' bound to instance 'i_PWM' of component 'PWM' [C:/Users/Nico-Admin/Documents/ENSEIRB/Travail/S8/Projet_MP3/Design/gen_audio.vhd:100]
INFO: [Synth 8-638] synthesizing module 'PWM' [C:/Users/Nico-Admin/Documents/ENSEIRB/Travail/S8/Projet_MP3/Design/PWM.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'PWM' (4#1) [C:/Users/Nico-Admin/Documents/ENSEIRB/Travail/S8/Projet_MP3/Design/PWM.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'gen_audio' (5#1) [C:/Users/Nico-Admin/Documents/ENSEIRB/Travail/S8/Projet_MP3/Design/gen_audio.vhd:47]
INFO: [Synth 8-3491] module 'full_UART_recv' declared at 'C:/Users/Nico-Admin/Documents/ENSEIRB/Travail/S8/Projet_MP3/Design/full_uart_recv.vhd:27' bound to instance 'i_full_UART_recv' of component 'full_UART_recv' [C:/Users/Nico-Admin/Documents/ENSEIRB/Travail/S8/Projet_MP3/Design/top_level_part2.vhd:64]
INFO: [Synth 8-638] synthesizing module 'full_UART_recv' [C:/Users/Nico-Admin/Documents/ENSEIRB/Travail/S8/Projet_MP3/Design/full_uart_recv.vhd:43]
	Parameter RAM_ADDR_BITS bound to: 18 - type: integer 
INFO: [Synth 8-638] synthesizing module 'UART_recv' [C:/Users/Nico-Admin/Documents/ENSEIRB/Travail/S8/Projet_MP3/Design/uart_recv.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'UART_recv' (6#1) [C:/Users/Nico-Admin/Documents/ENSEIRB/Travail/S8/Projet_MP3/Design/uart_recv.vhd:35]
INFO: [Synth 8-638] synthesizing module 'merger_8b_to_16b' [C:/Users/Nico-Admin/Documents/ENSEIRB/Travail/S8/Projet_MP3/Design/merger_8b_to_16b.vhd:20]
	Parameter BITS bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merger_8b_to_16b' (7#1) [C:/Users/Nico-Admin/Documents/ENSEIRB/Travail/S8/Projet_MP3/Design/merger_8b_to_16b.vhd:20]
INFO: [Synth 8-638] synthesizing module 'stop_counter' [C:/Users/Nico-Admin/Documents/ENSEIRB/Travail/S8/Projet_MP3/Design/stop_counter.vhd:17]
	Parameter BITS bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'stop_counter' (8#1) [C:/Users/Nico-Admin/Documents/ENSEIRB/Travail/S8/Projet_MP3/Design/stop_counter.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'full_UART_recv' (9#1) [C:/Users/Nico-Admin/Documents/ENSEIRB/Travail/S8/Projet_MP3/Design/full_uart_recv.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'top_level_part2' (10#1) [C:/Users/Nico-Admin/Documents/ENSEIRB/Travail/S8/Projet_MP3/Design/top_level_part2.vhd:25]
WARNING: [Synth 8-3331] design ram has unconnected port DATA_IN[15]
WARNING: [Synth 8-3331] design ram has unconnected port DATA_IN[14]
WARNING: [Synth 8-3331] design ram has unconnected port DATA_IN[13]
WARNING: [Synth 8-3331] design ram has unconnected port DATA_IN[12]
WARNING: [Synth 8-3331] design ram has unconnected port DATA_IN[11]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 489.250 ; gain = 203.426
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 489.250 ; gain = 203.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 489.250 ; gain = 203.426
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Nico-Admin/Documents/ENSEIRB/Travail/S8/Projet_MP3/Design/Nexys4.xdc]
Finished Parsing XDC File [C:/Users/Nico-Admin/Documents/ENSEIRB/Travail/S8/Projet_MP3/Design/Nexys4.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Nico-Admin/Documents/ENSEIRB/Travail/S8/Projet_MP3/Design/Nexys4.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_part2_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_part2_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 795.613 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 795.613 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 795.613 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 795.613 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 795.613 ; gain = 509.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 795.613 ; gain = 509.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 795.613 ; gain = 509.789
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'UART_recv'
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "nbbits" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nbbits" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                              000
           zero_as_input |                              110 |                              001
           wait_next_bit |                              100 |                              010
              bit_sample |                              101 |                              011
            bit_received |                              011 |                              100
           wait_stop_bit |                              010 |                              101
        last_bit_is_zero |                              000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'UART_recv'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 795.613 ; gain = 509.789
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---RAMs : 
	            2816K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 2     
	   7 Input     10 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module cpt_timebase 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module cpt_address 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module ram 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
+---RAMs : 
	            2816K Bit         RAMs := 1     
Module PWM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
Module UART_recv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   7 Input     10 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 1     
Module merger_8b_to_16b 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module stop_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "i_full_UART_recv/receiver/state" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design top_level_part2 has port ampSD driven by constant 1
INFO: [Synth 8-3886] merging instance 'i_0/i_gen_audio/i_ram/memory_reg_mux_sel__43' (FDE) to 'i_0/i_gen_audio/i_ram/memory_reg_mux_sel__53'
INFO: [Synth 8-3886] merging instance 'i_0/i_gen_audio/i_ram/memory_reg_mux_sel__21' (FDE) to 'i_0/i_gen_audio/i_ram/memory_reg_mux_sel__53'
INFO: [Synth 8-3886] merging instance 'i_0/i_gen_audio/i_ram/memory_reg_mux_sel' (FDE) to 'i_0/i_gen_audio/i_ram/memory_reg_mux_sel__9'
INFO: [Synth 8-3886] merging instance 'i_0/i_gen_audio/i_ram/memory_reg_mux_sel__44' (FDE) to 'i_0/i_gen_audio/i_ram/memory_reg_mux_sel__53'
INFO: [Synth 8-3886] merging instance 'i_0/i_gen_audio/i_ram/memory_reg_mux_sel__22' (FDE) to 'i_0/i_gen_audio/i_ram/memory_reg_mux_sel__53'
INFO: [Synth 8-3886] merging instance 'i_0/i_gen_audio/i_ram/memory_reg_mux_sel__0' (FDE) to 'i_0/i_gen_audio/i_ram/memory_reg_mux_sel__9'
INFO: [Synth 8-3886] merging instance 'i_0/i_gen_audio/i_ram/memory_reg_mux_sel__45' (FDE) to 'i_0/i_gen_audio/i_ram/memory_reg_mux_sel__53'
INFO: [Synth 8-3886] merging instance 'i_0/i_gen_audio/i_ram/memory_reg_mux_sel__23' (FDE) to 'i_0/i_gen_audio/i_ram/memory_reg_mux_sel__53'
INFO: [Synth 8-3886] merging instance 'i_0/i_gen_audio/i_ram/memory_reg_mux_sel__1' (FDE) to 'i_0/i_gen_audio/i_ram/memory_reg_mux_sel__9'
INFO: [Synth 8-3886] merging instance 'i_0/i_gen_audio/i_ram/memory_reg_mux_sel__46' (FDE) to 'i_0/i_gen_audio/i_ram/memory_reg_mux_sel__53'
INFO: [Synth 8-3886] merging instance 'i_0/i_gen_audio/i_ram/memory_reg_mux_sel__24' (FDE) to 'i_0/i_gen_audio/i_ram/memory_reg_mux_sel__53'
INFO: [Synth 8-3886] merging instance 'i_0/i_gen_audio/i_ram/memory_reg_mux_sel__2' (FDE) to 'i_0/i_gen_audio/i_ram/memory_reg_mux_sel__9'
INFO: [Synth 8-3886] merging instance 'i_0/i_gen_audio/i_ram/memory_reg_mux_sel__47' (FDE) to 'i_0/i_gen_audio/i_ram/memory_reg_mux_sel__53'
INFO: [Synth 8-3886] merging instance 'i_0/i_gen_audio/i_ram/memory_reg_mux_sel__25' (FDE) to 'i_0/i_gen_audio/i_ram/memory_reg_mux_sel__53'
INFO: [Synth 8-3886] merging instance 'i_0/i_gen_audio/i_ram/memory_reg_mux_sel__3' (FDE) to 'i_0/i_gen_audio/i_ram/memory_reg_mux_sel__9'
INFO: [Synth 8-3886] merging instance 'i_0/i_gen_audio/i_ram/memory_reg_mux_sel__48' (FDE) to 'i_0/i_gen_audio/i_ram/memory_reg_mux_sel__53'
INFO: [Synth 8-3886] merging instance 'i_0/i_gen_audio/i_ram/memory_reg_mux_sel__26' (FDE) to 'i_0/i_gen_audio/i_ram/memory_reg_mux_sel__53'
INFO: [Synth 8-3886] merging instance 'i_0/i_gen_audio/i_ram/memory_reg_mux_sel__4' (FDE) to 'i_0/i_gen_audio/i_ram/memory_reg_mux_sel__9'
INFO: [Synth 8-3886] merging instance 'i_0/i_gen_audio/i_ram/memory_reg_mux_sel__49' (FDE) to 'i_0/i_gen_audio/i_ram/memory_reg_mux_sel__53'
INFO: [Synth 8-3886] merging instance 'i_0/i_gen_audio/i_ram/memory_reg_mux_sel__27' (FDE) to 'i_0/i_gen_audio/i_ram/memory_reg_mux_sel__53'
INFO: [Synth 8-3886] merging instance 'i_0/i_gen_audio/i_ram/memory_reg_mux_sel__5' (FDE) to 'i_0/i_gen_audio/i_ram/memory_reg_mux_sel__9'
INFO: [Synth 8-3886] merging instance 'i_0/i_gen_audio/i_ram/memory_reg_mux_sel__50' (FDE) to 'i_0/i_gen_audio/i_ram/memory_reg_mux_sel__53'
INFO: [Synth 8-3886] merging instance 'i_0/i_gen_audio/i_ram/memory_reg_mux_sel__28' (FDE) to 'i_0/i_gen_audio/i_ram/memory_reg_mux_sel__53'
INFO: [Synth 8-3886] merging instance 'i_0/i_gen_audio/i_ram/memory_reg_mux_sel__6' (FDE) to 'i_0/i_gen_audio/i_ram/memory_reg_mux_sel__9'
INFO: [Synth 8-3886] merging instance 'i_0/i_gen_audio/i_ram/memory_reg_mux_sel__51' (FDE) to 'i_0/i_gen_audio/i_ram/memory_reg_mux_sel__53'
INFO: [Synth 8-3886] merging instance 'i_0/i_gen_audio/i_ram/memory_reg_mux_sel__29' (FDE) to 'i_0/i_gen_audio/i_ram/memory_reg_mux_sel__53'
INFO: [Synth 8-3886] merging instance 'i_0/i_gen_audio/i_ram/memory_reg_mux_sel__7' (FDE) to 'i_0/i_gen_audio/i_ram/memory_reg_mux_sel__9'
INFO: [Synth 8-3886] merging instance 'i_0/i_gen_audio/i_ram/memory_reg_mux_sel__52' (FDE) to 'i_0/i_gen_audio/i_ram/memory_reg_mux_sel__53'
INFO: [Synth 8-3886] merging instance 'i_0/i_gen_audio/i_ram/memory_reg_mux_sel__30' (FDE) to 'i_0/i_gen_audio/i_ram/memory_reg_mux_sel__53'
INFO: [Synth 8-3886] merging instance 'i_0/i_gen_audio/i_ram/memory_reg_mux_sel__8' (FDE) to 'i_0/i_gen_audio/i_ram/memory_reg_mux_sel__9'
INFO: [Synth 8-3886] merging instance 'i_0/i_gen_audio/i_ram/memory_reg_mux_sel__53' (FDE) to 'i_0/i_gen_audio/i_ram/memory_reg_mux_sel__31'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_gen_audio/i_PWM/reg_reg[11] )
WARNING: [Synth 8-3332] Sequential element (i_gen_audio/i_ram/memory_reg_mux_sel__10) is unused and will be removed from module top_level_part2.
WARNING: [Synth 8-3332] Sequential element (i_gen_audio/i_ram/memory_reg_mux_sel__11) is unused and will be removed from module top_level_part2.
WARNING: [Synth 8-3332] Sequential element (i_gen_audio/i_ram/memory_reg_mux_sel__12) is unused and will be removed from module top_level_part2.
WARNING: [Synth 8-3332] Sequential element (i_gen_audio/i_ram/memory_reg_mux_sel__13) is unused and will be removed from module top_level_part2.
WARNING: [Synth 8-3332] Sequential element (i_gen_audio/i_ram/memory_reg_mux_sel__14) is unused and will be removed from module top_level_part2.
WARNING: [Synth 8-3332] Sequential element (i_gen_audio/i_ram/memory_reg_mux_sel__15) is unused and will be removed from module top_level_part2.
WARNING: [Synth 8-3332] Sequential element (i_gen_audio/i_ram/memory_reg_mux_sel__16) is unused and will be removed from module top_level_part2.
WARNING: [Synth 8-3332] Sequential element (i_gen_audio/i_ram/memory_reg_mux_sel__17) is unused and will be removed from module top_level_part2.
WARNING: [Synth 8-3332] Sequential element (i_gen_audio/i_ram/memory_reg_mux_sel__18) is unused and will be removed from module top_level_part2.
WARNING: [Synth 8-3332] Sequential element (i_gen_audio/i_ram/memory_reg_mux_sel__19) is unused and will be removed from module top_level_part2.
WARNING: [Synth 8-3332] Sequential element (i_gen_audio/i_ram/memory_reg_mux_sel__20) is unused and will be removed from module top_level_part2.
WARNING: [Synth 8-3332] Sequential element (i_gen_audio/i_ram/memory_reg_mux_sel__32) is unused and will be removed from module top_level_part2.
WARNING: [Synth 8-3332] Sequential element (i_gen_audio/i_ram/memory_reg_mux_sel__33) is unused and will be removed from module top_level_part2.
WARNING: [Synth 8-3332] Sequential element (i_gen_audio/i_ram/memory_reg_mux_sel__34) is unused and will be removed from module top_level_part2.
WARNING: [Synth 8-3332] Sequential element (i_gen_audio/i_ram/memory_reg_mux_sel__35) is unused and will be removed from module top_level_part2.
WARNING: [Synth 8-3332] Sequential element (i_gen_audio/i_ram/memory_reg_mux_sel__36) is unused and will be removed from module top_level_part2.
WARNING: [Synth 8-3332] Sequential element (i_gen_audio/i_ram/memory_reg_mux_sel__37) is unused and will be removed from module top_level_part2.
WARNING: [Synth 8-3332] Sequential element (i_gen_audio/i_ram/memory_reg_mux_sel__38) is unused and will be removed from module top_level_part2.
WARNING: [Synth 8-3332] Sequential element (i_gen_audio/i_ram/memory_reg_mux_sel__39) is unused and will be removed from module top_level_part2.
WARNING: [Synth 8-3332] Sequential element (i_gen_audio/i_ram/memory_reg_mux_sel__40) is unused and will be removed from module top_level_part2.
WARNING: [Synth 8-3332] Sequential element (i_gen_audio/i_ram/memory_reg_mux_sel__41) is unused and will be removed from module top_level_part2.
WARNING: [Synth 8-3332] Sequential element (i_gen_audio/i_ram/memory_reg_mux_sel__42) is unused and will be removed from module top_level_part2.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 795.613 ; gain = 509.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+------------+------------+------------------------+---+---+-------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width)  | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+-------------------------+---+---+------------------+--------+--------+
|ram:        | memory_reg | 256 K x 11(READ_FIRST) | W |   | 256 K x 11(WRITE_FIRST) |   | R | Port A and B     | 0      | 88     | 
+------------+------------+------------------------+---+---+-------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance i_0/i_gen_audio/i_ram/memory_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_gen_audio/i_ram/memory_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_gen_audio/i_ram/memory_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_gen_audio/i_ram/memory_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_gen_audio/i_ram/memory_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_gen_audio/i_ram/memory_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_gen_audio/i_ram/memory_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_gen_audio/i_ram/memory_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_gen_audio/i_ram/memory_reg_1_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_gen_audio/i_ram/memory_reg_1_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_gen_audio/i_ram/memory_reg_1_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_gen_audio/i_ram/memory_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_gen_audio/i_ram/memory_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_gen_audio/i_ram/memory_reg_3_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_gen_audio/i_ram/memory_reg_3_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_gen_audio/i_ram/memory_reg_3_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_gen_audio/i_ram/memory_reg_3_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_gen_audio/i_ram/memory_reg_3_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_gen_audio/i_ram/memory_reg_3_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_gen_audio/i_ram/memory_reg_3_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_gen_audio/i_ram/memory_reg_3_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_gen_audio/i_ram/memory_reg_3_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_gen_audio/i_ram/memory_reg_5_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_gen_audio/i_ram/memory_reg_5_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_gen_audio/i_ram/memory_reg_5_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_gen_audio/i_ram/memory_reg_5_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_gen_audio/i_ram/memory_reg_5_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_gen_audio/i_ram/memory_reg_5_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_gen_audio/i_ram/memory_reg_5_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_gen_audio/i_ram/memory_reg_5_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_gen_audio/i_ram/memory_reg_5_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_gen_audio/i_ram/memory_reg_5_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_gen_audio/i_ram/memory_reg_5_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_gen_audio/i_ram/memory_reg_7_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_gen_audio/i_ram/memory_reg_7_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_gen_audio/i_ram/memory_reg_7_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_gen_audio/i_ram/memory_reg_7_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_gen_audio/i_ram/memory_reg_7_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_gen_audio/i_ram/memory_reg_7_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_gen_audio/i_ram/memory_reg_7_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_gen_audio/i_ram/memory_reg_7_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_gen_audio/i_ram/memory_reg_7_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_gen_audio/i_ram/memory_reg_7_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_gen_audio/i_ram/memory_reg_7_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 795.613 ; gain = 509.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 797.395 ; gain = 511.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------+------------+------------------------+---+---+-------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width)  | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+-------------------------+---+---+------------------+--------+--------+
|ram:        | memory_reg | 256 K x 11(READ_FIRST) | W |   | 256 K x 11(WRITE_FIRST) |   | R | Port A and B     | 0      | 88     | 
+------------+------------+------------------------+---+---+-------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance i_gen_audio/i_ram/memory_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_gen_audio/i_ram/memory_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_gen_audio/i_ram/memory_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_gen_audio/i_ram/memory_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_gen_audio/i_ram/memory_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_gen_audio/i_ram/memory_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_gen_audio/i_ram/memory_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_gen_audio/i_ram/memory_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_gen_audio/i_ram/memory_reg_1_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_gen_audio/i_ram/memory_reg_1_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_gen_audio/i_ram/memory_reg_1_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_gen_audio/i_ram/memory_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_gen_audio/i_ram/memory_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_gen_audio/i_ram/memory_reg_3_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_gen_audio/i_ram/memory_reg_3_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_gen_audio/i_ram/memory_reg_3_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_gen_audio/i_ram/memory_reg_3_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_gen_audio/i_ram/memory_reg_3_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_gen_audio/i_ram/memory_reg_3_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_gen_audio/i_ram/memory_reg_3_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_gen_audio/i_ram/memory_reg_3_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_gen_audio/i_ram/memory_reg_3_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_gen_audio/i_ram/memory_reg_5_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_gen_audio/i_ram/memory_reg_5_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_gen_audio/i_ram/memory_reg_5_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_gen_audio/i_ram/memory_reg_5_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_gen_audio/i_ram/memory_reg_5_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_gen_audio/i_ram/memory_reg_5_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_gen_audio/i_ram/memory_reg_5_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_gen_audio/i_ram/memory_reg_5_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_gen_audio/i_ram/memory_reg_5_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_gen_audio/i_ram/memory_reg_5_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_gen_audio/i_ram/memory_reg_5_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_gen_audio/i_ram/memory_reg_7_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_gen_audio/i_ram/memory_reg_7_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_gen_audio/i_ram/memory_reg_7_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_gen_audio/i_ram/memory_reg_7_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_gen_audio/i_ram/memory_reg_7_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_gen_audio/i_ram/memory_reg_7_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_gen_audio/i_ram/memory_reg_7_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_gen_audio/i_ram/memory_reg_7_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_gen_audio/i_ram/memory_reg_7_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_gen_audio/i_ram/memory_reg_7_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_gen_audio/i_ram/memory_reg_7_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 823.359 ; gain = 537.535
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net n_0_14 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_13 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_12 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_10 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net \i_gen_audio/ADDRESS_OUT [2] is driving 88 big block pins (URAM, BRAM and DSP loads). Created 9 replicas of its driver. 
INFO: [Synth 8-6064] Net \i_gen_audio/ADDRESS_OUT [3] is driving 88 big block pins (URAM, BRAM and DSP loads). Created 9 replicas of its driver. 
INFO: [Synth 8-6064] Net \i_gen_audio/ADDRESS_OUT [7] is driving 88 big block pins (URAM, BRAM and DSP loads). Created 9 replicas of its driver. 
INFO: [Synth 8-6064] Net \i_gen_audio/ADDRESS_OUT [8] is driving 88 big block pins (URAM, BRAM and DSP loads). Created 9 replicas of its driver. 
INFO: [Synth 8-6064] Net \i_gen_audio/ADDRESS_OUT [9] is driving 88 big block pins (URAM, BRAM and DSP loads). Created 9 replicas of its driver. 
INFO: [Synth 8-6064] Net \i_gen_audio/ADDRESS_OUT [12] is driving 88 big block pins (URAM, BRAM and DSP loads). Created 9 replicas of its driver. 
INFO: [Synth 8-6064] Net \i_gen_audio/ADDRESS_OUT [13] is driving 88 big block pins (URAM, BRAM and DSP loads). Created 9 replicas of its driver. 
INFO: [Synth 8-6064] Net ADDRESS_IN[3] is driving 88 big block pins (URAM, BRAM and DSP loads). Created 9 replicas of its driver. 
INFO: [Synth 8-6064] Net ADDRESS_IN[4] is driving 88 big block pins (URAM, BRAM and DSP loads). Created 9 replicas of its driver. 
INFO: [Synth 8-6064] Net ADDRESS_IN[5] is driving 88 big block pins (URAM, BRAM and DSP loads). Created 9 replicas of its driver. 
INFO: [Synth 8-6064] Net ADDRESS_IN[6] is driving 88 big block pins (URAM, BRAM and DSP loads). Created 9 replicas of its driver. 
INFO: [Synth 8-6064] Net ADDRESS_IN[7] is driving 88 big block pins (URAM, BRAM and DSP loads). Created 9 replicas of its driver. 
INFO: [Synth 8-6064] Net ADDRESS_IN[8] is driving 88 big block pins (URAM, BRAM and DSP loads). Created 9 replicas of its driver. 
INFO: [Synth 8-6064] Net ADDRESS_IN[9] is driving 88 big block pins (URAM, BRAM and DSP loads). Created 9 replicas of its driver. 
INFO: [Synth 8-6064] Net ADDRESS_IN[10] is driving 88 big block pins (URAM, BRAM and DSP loads). Created 9 replicas of its driver. 
INFO: [Synth 8-6064] Net ADDRESS_IN[11] is driving 88 big block pins (URAM, BRAM and DSP loads). Created 9 replicas of its driver. 
INFO: [Synth 8-6064] Net ADDRESS_IN[12] is driving 88 big block pins (URAM, BRAM and DSP loads). Created 9 replicas of its driver. 
INFO: [Synth 8-6064] Net ADDRESS_IN[13] is driving 88 big block pins (URAM, BRAM and DSP loads). Created 9 replicas of its driver. 
INFO: [Synth 8-6064] Net ADDRESS_IN[14] is driving 88 big block pins (URAM, BRAM and DSP loads). Created 9 replicas of its driver. 
INFO: [Synth 8-6064] Net ADDRESS_IN[15] is driving 88 big block pins (URAM, BRAM and DSP loads). Created 9 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 823.359 ; gain = 537.535
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 823.359 ; gain = 537.535
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 823.359 ; gain = 537.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 823.359 ; gain = 537.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 823.359 ; gain = 537.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 823.359 ; gain = 537.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     1|
|2     |CARRY4     |    23|
|3     |LUT1       |     3|
|4     |LUT2       |    32|
|5     |LUT3       |    69|
|6     |LUT4       |    60|
|7     |LUT5       |   170|
|8     |LUT6       |    44|
|9     |MUXF7      |     1|
|10    |RAMB36E1   |    44|
|11    |RAMB36E1_1 |    44|
|12    |FDCE       |   363|
|13    |FDRE       |    53|
|14    |FDSE       |     4|
|15    |IBUF       |     3|
|16    |OBUF       |     2|
+------+-----------+------+

Report Instance Areas: 
+------+-------------------+-----------------+------+
|      |Instance           |Module           |Cells |
+------+-------------------+-----------------+------+
|1     |top                |                 |   916|
|2     |  i_full_UART_recv |full_UART_recv   |   467|
|3     |    counter        |stop_counter     |   357|
|4     |    merger         |merger_8b_to_16b |    20|
|5     |    receiver       |UART_recv        |    90|
|6     |  i_gen_audio      |gen_audio        |   443|
|7     |    i_PWM          |PWM              |    55|
|8     |    i_cpt_address  |cpt_address      |   254|
|9     |    i_cpt_timebase |cpt_timebase     |    33|
|10    |    i_ram          |ram              |   101|
+------+-------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 823.359 ; gain = 537.535
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 23 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 823.359 ; gain = 231.172
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 823.359 ; gain = 537.535
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 112 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 824.367 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
191 Infos, 29 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 824.367 ; gain = 551.551
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 824.367 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Nico-Admin/Documents/ENSEIRB/Travail/S8/Projet_MP3/ProjetMP3/ProjetMP3.runs/synth_1/top_level_part2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_level_part2_utilization_synth.rpt -pb top_level_part2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr 21 11:52:53 2020...
