###############################################################
#  Generated by:      Cadence Innovus 15.23-s045_1
#  OS:                Linux x86_64(Host ID ieng6-ece-09.ucsd.edu)
#  Generated on:      Fri Mar 21 02:53:16 2025
#  Design:            core
#  Command:           report_timing -max_paths 5 > ${design}.post_route.timing.rpt
###############################################################
Path 1: MET Setup Check with Pin sfp_row_instance/valid_reg/CP 
Endpoint:   sfp_row_instance/valid_reg/D           (^) checked with  leading 
edge of 'clk'
Beginpoint: sfp_row_instance/div_inst0/valid_reg/Q (^) triggered by  leading 
edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.266
- Setup                         0.155
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 1.111
- Arrival Time                  1.109
= Slack Time                    0.002
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.265
     = Beginpoint Arrival Time       0.265
     +---------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                      |              |          |       |  Time   |   Time   | 
     |--------------------------------------+--------------+----------+-------+---------+----------| 
     | sfp_row_instance/div_inst0/valid_reg | CP ^         |          |       |   0.265 |    0.267 | 
     | sfp_row_instance/div_inst0/valid_reg | CP ^ -> Q ^  | DFKCNQD1 | 0.149 |   0.414 |    0.416 | 
     | sfp_row_instance/U1678               | A3 ^ -> ZN v | ND4D0    | 0.395 |   0.809 |    0.811 | 
     | sfp_row_instance/U1680               | A1 v -> ZN ^ | NR2XD0   | 0.298 |   1.108 |    1.110 | 
     | sfp_row_instance/valid_reg           | D ^          | DFKCNQD4 | 0.001 |   1.109 |    1.111 | 
     +---------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin mac_array_instance/col_idx_2__mac_col_inst/mac_
8in_instance/out0_stg1_reg_12_/CP 
Endpoint:   mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/out0_
stg1_reg_12_/D (^) checked with  leading edge of 'clk'
Beginpoint: mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/l_
product0_reg_1_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.243
- Setup                         0.098
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 1.145
- Arrival Time                  1.143
= Slack Time                    0.003
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.247
     = Beginpoint Arrival Time       0.247
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | mac_array_instance/col_idx_2__mac_col_inst/mac_8in | CP ^         |          |       |   0.248 |    0.250 | 
     | _instance/l_product0_reg_1_                        |              |          |       |         |          | 
     | mac_array_instance/col_idx_2__mac_col_inst/mac_8in | CP ^ -> Q v  | DFKCNQD1 | 0.155 |   0.403 |    0.405 | 
     | _instance/l_product0_reg_1_                        |              |          |       |         |          | 
     | mac_array_instance/col_idx_2__mac_col_inst/mac_8in | A2 v -> ZN ^ | ND2D0    | 0.045 |   0.447 |    0.450 | 
     | _instance/U2524                                    |              |          |       |         |          | 
     | mac_array_instance/col_idx_2__mac_col_inst/mac_8in | I ^ -> ZN v  | CKND0    | 0.038 |   0.485 |    0.488 | 
     | _instance/U2525                                    |              |          |       |         |          | 
     | mac_array_instance/col_idx_2__mac_col_inst/mac_8in | B v -> ZN ^  | AOI21D1  | 0.065 |   0.550 |    0.553 | 
     | _instance/U2526                                    |              |          |       |         |          | 
     | mac_array_instance/col_idx_2__mac_col_inst/mac_8in | I ^ -> ZN v  | INVD0    | 0.050 |   0.600 |    0.602 | 
     | _instance/U2527                                    |              |          |       |         |          | 
     | mac_array_instance/col_idx_2__mac_col_inst/mac_8in | A2 v -> ZN ^ | AOI21D1  | 0.073 |   0.673 |    0.675 | 
     | _instance/U2531                                    |              |          |       |         |          | 
     | mac_array_instance/col_idx_2__mac_col_inst/mac_8in | A2 ^ -> ZN v | OAI21D1  | 0.056 |   0.729 |    0.732 | 
     | _instance/U2533                                    |              |          |       |         |          | 
     | mac_array_instance/col_idx_2__mac_col_inst/mac_8in | A1 v -> ZN ^ | AOI21D1  | 0.076 |   0.805 |    0.807 | 
     | _instance/U2539                                    |              |          |       |         |          | 
     | mac_array_instance/col_idx_2__mac_col_inst/mac_8in | A2 ^ -> ZN v | OAI21D1  | 0.082 |   0.887 |    0.890 | 
     | _instance/U13                                      |              |          |       |         |          | 
     | mac_array_instance/col_idx_2__mac_col_inst/mac_8in | A2 v -> ZN ^ | AOI21D4  | 0.071 |   0.958 |    0.960 | 
     | _instance/U2544                                    |              |          |       |         |          | 
     | mac_array_instance/col_idx_2__mac_col_inst/mac_8in | I ^ -> ZN v  | INVD1    | 0.047 |   1.005 |    1.008 | 
     | _instance/U2613                                    |              |          |       |         |          | 
     | mac_array_instance/col_idx_2__mac_col_inst/mac_8in | A1 v -> ZN ^ | AOI21D1  | 0.053 |   1.058 |    1.061 | 
     | _instance/U2618                                    |              |          |       |         |          | 
     | mac_array_instance/col_idx_2__mac_col_inst/mac_8in | A1 ^ -> Z ^  | XOR2D1   | 0.084 |   1.142 |    1.145 | 
     | _instance/U2621                                    |              |          |       |         |          | 
     | mac_array_instance/col_idx_2__mac_col_inst/mac_8in | D ^          | DFKCNQD1 | 0.000 |   1.143 |    1.145 | 
     | _instance/out0_stg1_reg_12_                        |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 3: MET Late External Delay Assertion 
Endpoint:   out[35]                 (^) checked with  leading edge of 'clk'
Beginpoint: psum_mem_instance/Q[35] (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  0.797
= Slack Time                    0.003
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.240
     = Beginpoint Arrival Time       0.240
     +----------------------------------------------------------------------------------+ 
     |     Instance      |       Arc        |     Cell     | Delay | Arrival | Required | 
     |                   |                  |              |       |  Time   |   Time   | 
     |-------------------+------------------+--------------+-------+---------+----------| 
     | psum_mem_instance | CLK ^            |              |       |   0.240 |    0.243 | 
     | psum_mem_instance | CLK ^ -> Q[35] ^ | sram_w8_160b | 0.552 |   0.791 |    0.794 | 
     |                   | out[35] ^        |              | 0.006 |   0.797 |    0.800 | 
     +----------------------------------------------------------------------------------+ 
Path 4: MET Late External Delay Assertion 
Endpoint:   out[39]                 (^) checked with  leading edge of 'clk'
Beginpoint: psum_mem_instance/Q[39] (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  0.796
= Slack Time                    0.004
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.240
     = Beginpoint Arrival Time       0.240
     +----------------------------------------------------------------------------------+ 
     |     Instance      |       Arc        |     Cell     | Delay | Arrival | Required | 
     |                   |                  |              |       |  Time   |   Time   | 
     |-------------------+------------------+--------------+-------+---------+----------| 
     | psum_mem_instance | CLK ^            |              |       |   0.240 |    0.244 | 
     | psum_mem_instance | CLK ^ -> Q[39] ^ | sram_w8_160b | 0.552 |   0.791 |    0.795 | 
     |                   | out[39] ^        |              | 0.005 |   0.796 |    0.800 | 
     +----------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin mac_array_instance/col_idx_2__mac_col_inst/mac_
8in_instance/out0_stg1_reg_10_/CP 
Endpoint:   mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/out0_
stg1_reg_10_/D (^) checked with  leading edge of 'clk'
Beginpoint: mac_array_instance/col_idx_2__mac_col_inst/mac_8in_instance/l_
product0_reg_1_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.244
- Setup                         0.098
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 1.146
- Arrival Time                  1.138
= Slack Time                    0.008
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.247
     = Beginpoint Arrival Time       0.247
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | mac_array_instance/col_idx_2__mac_col_inst/mac_8in | CP ^         |          |       |   0.248 |    0.255 | 
     | _instance/l_product0_reg_1_                        |              |          |       |         |          | 
     | mac_array_instance/col_idx_2__mac_col_inst/mac_8in | CP ^ -> Q v  | DFKCNQD1 | 0.155 |   0.403 |    0.411 | 
     | _instance/l_product0_reg_1_                        |              |          |       |         |          | 
     | mac_array_instance/col_idx_2__mac_col_inst/mac_8in | A2 v -> ZN ^ | ND2D0    | 0.045 |   0.447 |    0.455 | 
     | _instance/U2524                                    |              |          |       |         |          | 
     | mac_array_instance/col_idx_2__mac_col_inst/mac_8in | I ^ -> ZN v  | CKND0    | 0.038 |   0.485 |    0.493 | 
     | _instance/U2525                                    |              |          |       |         |          | 
     | mac_array_instance/col_idx_2__mac_col_inst/mac_8in | B v -> ZN ^  | AOI21D1  | 0.065 |   0.550 |    0.558 | 
     | _instance/U2526                                    |              |          |       |         |          | 
     | mac_array_instance/col_idx_2__mac_col_inst/mac_8in | I ^ -> ZN v  | INVD0    | 0.050 |   0.600 |    0.607 | 
     | _instance/U2527                                    |              |          |       |         |          | 
     | mac_array_instance/col_idx_2__mac_col_inst/mac_8in | A2 v -> ZN ^ | AOI21D1  | 0.073 |   0.673 |    0.681 | 
     | _instance/U2531                                    |              |          |       |         |          | 
     | mac_array_instance/col_idx_2__mac_col_inst/mac_8in | A2 ^ -> ZN v | OAI21D1  | 0.056 |   0.729 |    0.737 | 
     | _instance/U2533                                    |              |          |       |         |          | 
     | mac_array_instance/col_idx_2__mac_col_inst/mac_8in | A1 v -> ZN ^ | AOI21D1  | 0.076 |   0.805 |    0.812 | 
     | _instance/U2539                                    |              |          |       |         |          | 
     | mac_array_instance/col_idx_2__mac_col_inst/mac_8in | A2 ^ -> ZN v | OAI21D1  | 0.082 |   0.887 |    0.895 | 
     | _instance/U13                                      |              |          |       |         |          | 
     | mac_array_instance/col_idx_2__mac_col_inst/mac_8in | A2 v -> ZN ^ | AOI21D4  | 0.071 |   0.958 |    0.965 | 
     | _instance/U2544                                    |              |          |       |         |          | 
     | mac_array_instance/col_idx_2__mac_col_inst/mac_8in | I ^ -> ZN v  | INVD1    | 0.047 |   1.005 |    1.013 | 
     | _instance/U2613                                    |              |          |       |         |          | 
     | mac_array_instance/col_idx_2__mac_col_inst/mac_8in | A1 v -> ZN ^ | AOI21D1  | 0.047 |   1.052 |    1.059 | 
     | _instance/U2627                                    |              |          |       |         |          | 
     | mac_array_instance/col_idx_2__mac_col_inst/mac_8in | A1 ^ -> Z ^  | CKXOR2D0 | 0.086 |   1.138 |    1.146 | 
     | _instance/U2630                                    |              |          |       |         |          | 
     | mac_array_instance/col_idx_2__mac_col_inst/mac_8in | D ^          | DFKCNQD1 | 0.000 |   1.138 |    1.146 | 
     | _instance/out0_stg1_reg_10_                        |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 

