<?xml version="1.0" encoding="utf-8"?>
<!-- Copyright (c) 2024 by Genadi V. Zawidowski. All rights reserved. -->
<device schemaVersion="1.1" xmlns:xs="http://www.w3.org/2001/XMLSchema-instance" xs:noNamespaceSchemaLocation="CMSIS-SVD_Schema_1_1.xsd" >
 <name>XXXX</name>
 <version>1.00</version>
 <description>for test</description>
 <addressUnitBits>8</addressUnitBits>
 <width>32</width>
 <size>32</size>
 <resetValue>0x00000000</resetValue>
 <resetMask>0xFFFFFFFF</resetMask>
 <peripherals>
  <peripheral>
  <name>C0_CPUX_CFG</name>
  <description>A133 Cluster 0 Configuration Register List</description>
  <baseAddress>0x09010000</baseAddress>
  <registers>
   <register>
    <name>C0_RST_CTRL</name>
    <displayName>C0_RST_CTRL</displayName>
    <description>Cluster 0 Reset Control Register</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>C0_CTRL_REG0</name>
    <displayName>C0_CTRL_REG0</displayName>
    <description>Cluster 0 Control Register0</description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>C0_CTRL_REG1</name>
    <displayName>C0_CTRL_REG1</displayName>
    <description>Cluster 0 Control Register1</description>
    <addressOffset>0x014</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>C0_CTRL_REG2</name>
    <displayName>C0_CTRL_REG2</displayName>
    <description>Cluster 0 Control Register2</description>
    <addressOffset>0x018</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CACHE_CFG_REG</name>
    <displayName>CACHE_CFG_REG</displayName>
    <description>Cache Configuration Register</description>
    <addressOffset>0x024</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <cluster>
    <dim>4</dim>
    <addressOffset>0x00000060</addressOffset>
    <register>
     <name>C0_CPUx_CTRL_REG</name>
     <displayName>C0_CPUx_CTRL_REG</displayName>
     <description>Cluster 0 CPU0..CPU03 Control Register</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
    <dimIncrement>0x010</dimIncrement>
   </cluster>
   <register>
    <name>C0_CPU_STATUS</name>
    <displayName>C0_CPU_STATUS</displayName>
    <description>Cluster 0 CPU Status Register</description>
    <addressOffset>0x080</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>L2_STATUS_REG</name>
    <displayName>L2_STATUS_REG</displayName>
    <description>Cluster 0 L2 Status Register</description>
    <addressOffset>0x084</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral>
  <name>CCU</name>
  <description></description>
  <baseAddress>0x03001000</baseAddress>
  <registers>
   <register>
    <name>PLL_CPUX_CTRL_REG</name>
    <displayName>PLL_CPUX_CTRL_REG</displayName>
    <description>PLL_CPUX Control Register </description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_DDR_CTRL_REG</name>
    <displayName>PLL_DDR_CTRL_REG</displayName>
    <description>PLL_DDR Control Register </description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_PERI0_CTRL_REG</name>
    <displayName>PLL_PERI0_CTRL_REG</displayName>
    <description>PLL_PERI0 Control Register </description>
    <addressOffset>0x020</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_PERI1_CTRL_REG</name>
    <displayName>PLL_PERI1_CTRL_REG</displayName>
    <description>PLL_PERI1 Control Register </description>
    <addressOffset>0x028</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_GPU_CTRL_REG</name>
    <displayName>PLL_GPU_CTRL_REG</displayName>
    <description>PLL_GPU Control Register </description>
    <addressOffset>0x030</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_VIDEO0_CTRL_REG</name>
    <displayName>PLL_VIDEO0_CTRL_REG</displayName>
    <description>PLL_VIDEO0 Control Register </description>
    <addressOffset>0x040</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_VIDEO1_CTRL_REG</name>
    <displayName>PLL_VIDEO1_CTRL_REG</displayName>
    <description>PLL_VIDEO1 Control Register </description>
    <addressOffset>0x048</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_VIDEO2_CTRL_REG</name>
    <displayName>PLL_VIDEO2_CTRL_REG</displayName>
    <description>PLL_VIDEO2 Control Register </description>
    <addressOffset>0x050</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_VE_CTRL_REG</name>
    <displayName>PLL_VE_CTRL_REG</displayName>
    <description>PLL_VE Control Register </description>
    <addressOffset>0x058</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_COM_CTRL_REG</name>
    <displayName>PLL_COM_CTRL_REG</displayName>
    <description>PLL_COM Control Register </description>
    <addressOffset>0x060</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_VIDEO3_CTRL_REG</name>
    <displayName>PLL_VIDEO3_CTRL_REG</displayName>
    <description>PLL_VIDEO3 Control Register </description>
    <addressOffset>0x068</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_AUDIO_CTRL_REG</name>
    <displayName>PLL_AUDIO_CTRL_REG</displayName>
    <description>PLL_AUDIO Control Register </description>
    <addressOffset>0x078</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_DDR_PAT0_CTRL_REG</name>
    <displayName>PLL_DDR_PAT0_CTRL_REG</displayName>
    <description>PLL_DDR Pattern0 Control Register </description>
    <addressOffset>0x110</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_DDR_PAT1_CTRL_REG</name>
    <displayName>PLL_DDR_PAT1_CTRL_REG</displayName>
    <description>PLL_DDR Pattern1 Control Register </description>
    <addressOffset>0x114</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_PERI0_PAT0_CTRL_REG</name>
    <displayName>PLL_PERI0_PAT0_CTRL_REG</displayName>
    <description>PLL_PERI0 Pattern0 Control Register </description>
    <addressOffset>0x120</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_PERI0_PAT1_CTRL_REG</name>
    <displayName>PLL_PERI0_PAT1_CTRL_REG</displayName>
    <description>PLL_PERI0 Pattern1 Control Register </description>
    <addressOffset>0x124</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_PERI1_PAT0_CTRL_REG</name>
    <displayName>PLL_PERI1_PAT0_CTRL_REG</displayName>
    <description>PLL_PERI1 Pattern0 Control Register </description>
    <addressOffset>0x128</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_PERI1_PAT1_CTRL_REG</name>
    <displayName>PLL_PERI1_PAT1_CTRL_REG</displayName>
    <description>PLL_PERI1 Pattern1 Control Register </description>
    <addressOffset>0x12C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_GPU0_PAT0_CTRL_REG</name>
    <displayName>PLL_GPU0_PAT0_CTRL_REG</displayName>
    <description>PLL_GPU0 Pattern0 Control Register </description>
    <addressOffset>0x130</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_GPU0_PAT1_CTRL_REG</name>
    <displayName>PLL_GPU0_PAT1_CTRL_REG</displayName>
    <description>PLL_GPU0 Pattern1 Control Register </description>
    <addressOffset>0x134</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_VIDEO0_PAT0_CTRL_REG</name>
    <displayName>PLL_VIDEO0_PAT0_CTRL_REG</displayName>
    <description>PLL_VIDEO0 Pattern0 Control Register </description>
    <addressOffset>0x140</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_VIDEO0_PAT1_CTRL_REG</name>
    <displayName>PLL_VIDEO0_PAT1_CTRL_REG</displayName>
    <description>PLL_VIDEO0 Pattern1 Control Register </description>
    <addressOffset>0x144</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_VIDEO1_PAT0_CTRL_REG</name>
    <displayName>PLL_VIDEO1_PAT0_CTRL_REG</displayName>
    <description>PLL_VIDEO1 Pattern0 Control Register </description>
    <addressOffset>0x148</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_VIDEO1_PAT1_CTRL_REG</name>
    <displayName>PLL_VIDEO1_PAT1_CTRL_REG</displayName>
    <description>PLL_VIDEO1 Pattern1 Control Register </description>
    <addressOffset>0x14C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_VIDEO2_PAT0_CTRL_REG</name>
    <displayName>PLL_VIDEO2_PAT0_CTRL_REG</displayName>
    <description>PLL_VIDEO2 Pattern0 Control Register</description>
    <addressOffset>0x150</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_VIDEO2_PAT1_CTRL_REG</name>
    <displayName>PLL_VIDEO2_PAT1_CTRL_REG</displayName>
    <description>PLL_VIDEO2 Pattern1 Control Register </description>
    <addressOffset>0x154</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_VE_PAT0_CTRL_REG</name>
    <displayName>PLL_VE_PAT0_CTRL_REG</displayName>
    <description>PLL_VE Pattern0 Control Register </description>
    <addressOffset>0x158</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_VE_PAT1_CTRL_REG</name>
    <displayName>PLL_VE_PAT1_CTRL_REG</displayName>
    <description>PLL_VE Pattern1 Control Register </description>
    <addressOffset>0x15C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_COM_PAT0_CTRL_REG</name>
    <displayName>PLL_COM_PAT0_CTRL_REG</displayName>
    <description>PLL_COM Pattern0 Control Register </description>
    <addressOffset>0x160</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_COM_PAT1_CTRL_REG</name>
    <displayName>PLL_COM_PAT1_CTRL_REG</displayName>
    <description>PLL_COM Pattern1 Control Register </description>
    <addressOffset>0x164</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_VIDEO3_PAT0_CTRL_REG</name>
    <displayName>PLL_VIDEO3_PAT0_CTRL_REG</displayName>
    <description>PLL_VIDEO3 Pattern0 Control Register </description>
    <addressOffset>0x168</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_VIDEO3_PAT1_CTRL_REG</name>
    <displayName>PLL_VIDEO3_PAT1_CTRL_REG</displayName>
    <description>PLL_VIDEO3 Pattern1 Control Register </description>
    <addressOffset>0x16C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_AUDIO_PAT0_CTRL_REG</name>
    <displayName>PLL_AUDIO_PAT0_CTRL_REG</displayName>
    <description>PLL_AUDIO Pattern0 Control Register </description>
    <addressOffset>0x178</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_AUDIO_PAT1_CTRL_REG</name>
    <displayName>PLL_AUDIO_PAT1_CTRL_REG</displayName>
    <description>PLL_AUDIO Pattern1 Control Register </description>
    <addressOffset>0x17C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_CPUX_BIAS_REG</name>
    <displayName>PLL_CPUX_BIAS_REG</displayName>
    <description>PLL_CPUX Bias Register </description>
    <addressOffset>0x300</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_DDR_BIAS_REG</name>
    <displayName>PLL_DDR_BIAS_REG</displayName>
    <description>PLL_DDR Bias Register</description>
    <addressOffset>0x310</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_PERI0_BIAS_REG</name>
    <displayName>PLL_PERI0_BIAS_REG</displayName>
    <description>PLL_PERI0 Bias Register </description>
    <addressOffset>0x320</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_PERI1_BIAS_REG</name>
    <displayName>PLL_PERI1_BIAS_REG</displayName>
    <description>PLL_PERI1 Bias Register </description>
    <addressOffset>0x328</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_GPU0_BIAS_REG</name>
    <displayName>PLL_GPU0_BIAS_REG</displayName>
    <description>PLL_GPU0 Bias Register </description>
    <addressOffset>0x330</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_VIDEO0_BIAS_REG</name>
    <displayName>PLL_VIDEO0_BIAS_REG</displayName>
    <description>PLL_VIDEO0 Bias Register </description>
    <addressOffset>0x340</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_VIDEO1_BIAS_REG</name>
    <displayName>PLL_VIDEO1_BIAS_REG</displayName>
    <description>PLL_VIDEO1 Bias Register </description>
    <addressOffset>0x348</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_VIDEO2_BIAS_REG</name>
    <displayName>PLL_VIDEO2_BIAS_REG</displayName>
    <description>PLL_VIDEO2 Bias Register </description>
    <addressOffset>0x350</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_VE_BIAS_REG</name>
    <displayName>PLL_VE_BIAS_REG</displayName>
    <description>PLL_VE Bias Register </description>
    <addressOffset>0x358</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_COM_BIAS_REG</name>
    <displayName>PLL_COM_BIAS_REG</displayName>
    <description>PLL_COM Bias Register </description>
    <addressOffset>0x360</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_VIDEO3_BIAS_REG</name>
    <displayName>PLL_VIDEO3_BIAS_REG</displayName>
    <description>PLL_VIDEO3 Bias Register </description>
    <addressOffset>0x368</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_AUDIO_BIAS_REG</name>
    <displayName>PLL_AUDIO_BIAS_REG</displayName>
    <description>PLL_AUDIO Bias Register </description>
    <addressOffset>0x378</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_CPUX_TUN_REG</name>
    <displayName>PLL_CPUX_TUN_REG</displayName>
    <description>PLL_CPUX Tuning Register </description>
    <addressOffset>0x400</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>C0_CPUX_AXI_CFG_REG</name>
    <displayName>C0_CPUX_AXI_CFG_REG</displayName>
    <description>CPUX_AXI Configuration Register </description>
    <addressOffset>0x500</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PSI_AHB1_AHB2_CFG_REG</name>
    <displayName>PSI_AHB1_AHB2_CFG_REG</displayName>
    <description>PSI_AHB1_AHB2 Configuration Register </description>
    <addressOffset>0x510</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AHB3_CFG_REG</name>
    <displayName>AHB3_CFG_REG</displayName>
    <description>AHB3 Configuration Register </description>
    <addressOffset>0x51C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>APB1_CFG_REG</name>
    <displayName>APB1_CFG_REG</displayName>
    <description>APB1 Configuration Register </description>
    <addressOffset>0x520</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>APB2_CFG_REG</name>
    <displayName>APB2_CFG_REG</displayName>
    <description>APB2 Configuration Register </description>
    <addressOffset>0x524</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MBUS_CFG_REG</name>
    <displayName>MBUS_CFG_REG</displayName>
    <description>MBUS Configuration Register </description>
    <addressOffset>0x540</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DE_CLK_REG</name>
    <displayName>DE_CLK_REG</displayName>
    <description>DE Clock Register </description>
    <addressOffset>0x600</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DE_BGR_REG</name>
    <displayName>DE_BGR_REG</displayName>
    <description>DE Bus Gating Reset Register </description>
    <addressOffset>0x60C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>G2D_CLK_REG</name>
    <displayName>G2D_CLK_REG</displayName>
    <description>G2D Clock Register </description>
    <addressOffset>0x630</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>G2D_BGR_REG</name>
    <displayName>G2D_BGR_REG</displayName>
    <description>G2D Bus Gating Reset Register </description>
    <addressOffset>0x63C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>GPU_CORE_CLK_REG</name>
    <displayName>GPU_CORE_CLK_REG</displayName>
    <description>GPU Clock Register </description>
    <addressOffset>0x670</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>GPU_BGR_REG</name>
    <displayName>GPU_BGR_REG</displayName>
    <description>GPU Bus Gating Reset Register </description>
    <addressOffset>0x67C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CE_CLK_REG</name>
    <displayName>CE_CLK_REG</displayName>
    <description>CE Clock Register </description>
    <addressOffset>0x680</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CE_BGR_REG</name>
    <displayName>CE_BGR_REG</displayName>
    <description>CE Bus Gating Reset Register </description>
    <addressOffset>0x68C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VE_CLK_REG</name>
    <displayName>VE_CLK_REG</displayName>
    <description>VE Clock Register </description>
    <addressOffset>0x690</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VE_BGR_REG</name>
    <displayName>VE_BGR_REG</displayName>
    <description>VE Bus Gating Reset Register </description>
    <addressOffset>0x69C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DMA_BGR_REG</name>
    <displayName>DMA_BGR_REG</displayName>
    <description>DMA Bus Gating Reset Register </description>
    <addressOffset>0x70C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MSGBOX_BGR_REG</name>
    <displayName>MSGBOX_BGR_REG</displayName>
    <description>MSGBOX Bus Gating Reset Register </description>
    <addressOffset>0x71C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SPINLOCK_BGR_REG</name>
    <displayName>SPINLOCK_BGR_REG</displayName>
    <description>SPINLOCK Bus Gating Reset Register </description>
    <addressOffset>0x72C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>HSTIMER_BGR_REG</name>
    <displayName>HSTIMER_BGR_REG</displayName>
    <description>HSTIMER Bus Gating Reset Register </description>
    <addressOffset>0x73C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AVS_CLK_REG</name>
    <displayName>AVS_CLK_REG</displayName>
    <description>AVS Clock Register</description>
    <addressOffset>0x740</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DBGSYS_BGR_REG</name>
    <displayName>DBGSYS_BGR_REG</displayName>
    <description>DBGSYS Bus Gating Reset Register </description>
    <addressOffset>0x78C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PSI_BGR_REG</name>
    <displayName>PSI_BGR_REG</displayName>
    <description>PSI Bus Gating Reset Register </description>
    <addressOffset>0x79C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PWM_BGR_REG</name>
    <displayName>PWM_BGR_REG</displayName>
    <description>PWM Bus Gating Reset Register </description>
    <addressOffset>0x7AC</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IOMMU_BGR_REG</name>
    <displayName>IOMMU_BGR_REG</displayName>
    <description>IOMMU Bus Gating Reset Register </description>
    <addressOffset>0x7BC</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DRAM_CLK_REG</name>
    <displayName>DRAM_CLK_REG</displayName>
    <description>DRAM Clock Register </description>
    <addressOffset>0x800</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MBUS_MAT_CLK_GATING_REG</name>
    <displayName>MBUS_MAT_CLK_GATING_REG</displayName>
    <description>MBUS Master Clock Gating Register </description>
    <addressOffset>0x804</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DRAM_BGR_REG</name>
    <displayName>DRAM_BGR_REG</displayName>
    <description>DRAM Bus Gating Reset Register </description>
    <addressOffset>0x80C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>NAND0_0_CLK_REG</name>
    <displayName>NAND0_0_CLK_REG</displayName>
    <description>NAND0_0 Clock Register </description>
    <addressOffset>0x810</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>NAND0_1_CLK_REG</name>
    <displayName>NAND0_1_CLK_REG</displayName>
    <description>NAND0_1 Clock Register </description>
    <addressOffset>0x814</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>NAND_BGR_REG</name>
    <displayName>NAND_BGR_REG</displayName>
    <description>NAND Bus Gating Reset Register </description>
    <addressOffset>0x82C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC0_CLK_REG</name>
    <displayName>SMHC0_CLK_REG</displayName>
    <description>SMHC0 Clock Register </description>
    <addressOffset>0x830</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC1_CLK_REG</name>
    <displayName>SMHC1_CLK_REG</displayName>
    <description>SMHC1 Clock Register </description>
    <addressOffset>0x834</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC2_CLK_REG</name>
    <displayName>SMHC2_CLK_REG</displayName>
    <description>SMHC2 Clock Register </description>
    <addressOffset>0x838</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SMHC_BGR_REG</name>
    <displayName>SMHC_BGR_REG</displayName>
    <description>SMHC Bus Gating Reset Register </description>
    <addressOffset>0x84C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>UART_BGR_REG</name>
    <displayName>UART_BGR_REG</displayName>
    <description>UART Bus Gating Reset Register </description>
    <addressOffset>0x90C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TWI_BGR_REG</name>
    <displayName>TWI_BGR_REG</displayName>
    <description>TWI Bus Gating Reset Register </description>
    <addressOffset>0x91C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SPI0_CLK_REG</name>
    <displayName>SPI0_CLK_REG</displayName>
    <description>SPI0 Clock Register </description>
    <addressOffset>0x940</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SPI1_CLK_REG</name>
    <displayName>SPI1_CLK_REG</displayName>
    <description>SPI1 Clock Register </description>
    <addressOffset>0x944</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SPI2_CLK_REG</name>
    <displayName>SPI2_CLK_REG</displayName>
    <description>SPI2 Clock Register </description>
    <addressOffset>0x948</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>SPI_BGR_REG</name>
    <displayName>SPI_BGR_REG</displayName>
    <description>SPI Bus Gating Reset Register </description>
    <addressOffset>0x96C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>EMAC0_25M_CLK_REG</name>
    <displayName>EMAC0_25M_CLK_REG</displayName>
    <description>EMAC0_25M Clock Register </description>
    <addressOffset>0x970</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>EMAC_BGR_REG</name>
    <displayName>EMAC_BGR_REG</displayName>
    <description>EMAC Bus Gating Reset Register </description>
    <addressOffset>0x97C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IRRX_CLK_REG</name>
    <displayName>IRRX_CLK_REG</displayName>
    <description>IRRX Clock Register </description>
    <addressOffset>0x990</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IRRX_BGR_REG</name>
    <displayName>IRRX_BGR_REG</displayName>
    <description>IRRX Bus Gating Reset Register </description>
    <addressOffset>0x99C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IRTX_CLK_REG</name>
    <displayName>IRTX_CLK_REG</displayName>
    <description>IRTX Clock Register </description>
    <addressOffset>0x9C0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IRTX_BGR_REG</name>
    <displayName>IRTX_BGR_REG</displayName>
    <description>IRTX Bus Gating Reset Register </description>
    <addressOffset>0x9CC</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>GPADC_BGR_REG</name>
    <displayName>GPADC_BGR_REG</displayName>
    <description>GPADC Bus Gating Reset Register</description>
    <addressOffset>0x9EC</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>THS_BGR_REG</name>
    <displayName>THS_BGR_REG</displayName>
    <description>THS Bus Gating Reset Register </description>
    <addressOffset>0x9FC</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>I2SPCM0_CLK_REG</name>
    <displayName>I2SPCM0_CLK_REG</displayName>
    <description>I2S/PCM0 Clock Register </description>
    <addressOffset>0xA10</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>I2SPCM1_CLK_REG</name>
    <displayName>I2SPCM1_CLK_REG</displayName>
    <description>I2S/PCM1 Clock Register </description>
    <addressOffset>0xA14</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>I2SPCM2_CLK_REG</name>
    <displayName>I2SPCM2_CLK_REG</displayName>
    <description>I2S/PCM2 Clock Register </description>
    <addressOffset>0xA18</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>I2SPCM3_CLK_REG</name>
    <displayName>I2SPCM3_CLK_REG</displayName>
    <description>I2S/PCM3 Clock Register </description>
    <addressOffset>0xA1C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>I2SPCM_BGR_REG</name>
    <displayName>I2SPCM_BGR_REG</displayName>
    <description>I2S/PCM Bus Gating Reset Register </description>
    <addressOffset>0xA20</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>OWA_CLK_REG</name>
    <displayName>OWA_CLK_REG</displayName>
    <description>OWA Clock Register </description>
    <addressOffset>0xA24</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>OWA_BGR_REG</name>
    <displayName>OWA_BGR_REG</displayName>
    <description>OWA Bus Gating Reset Register </description>
    <addressOffset>0xA2C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DMIC_CLK_REG</name>
    <displayName>DMIC_CLK_REG</displayName>
    <description>DMIC Clock Register </description>
    <addressOffset>0xA40</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DMIC_BGR_REG</name>
    <displayName>DMIC_BGR_REG</displayName>
    <description>DMIC Bus Gating Reset Register </description>
    <addressOffset>0xA4C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AUDIO_CODEC_DAC_1X_CLK_REG</name>
    <displayName>AUDIO_CODEC_DAC_1X_CLK_REG</displayName>
    <description>AUDIO CODEC DAC 1X Clock Register </description>
    <addressOffset>0xA50</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AUDIO_CODEC_ADC_1X_CLK_REG</name>
    <displayName>AUDIO_CODEC_ADC_1X_CLK_REG</displayName>
    <description>AUDIO CODEC ADC 1X Clock Register </description>
    <addressOffset>0xA54</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AUDIO_CODEC_4X_CLK_REG</name>
    <displayName>AUDIO_CODEC_4X_CLK_REG</displayName>
    <description>AUDIO CODEC 4X Clock Register </description>
    <addressOffset>0xA58</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AUDIO_CODEC_BGR_REG</name>
    <displayName>AUDIO_CODEC_BGR_REG</displayName>
    <description>AUDIO CODEC Bus Gating Reset Register </description>
    <addressOffset>0xA5C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USB0_CLK_REG</name>
    <displayName>USB0_CLK_REG</displayName>
    <description>USB0 Clock Register </description>
    <addressOffset>0xA70</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USB1_CLK_REG</name>
    <displayName>USB1_CLK_REG</displayName>
    <description>USB1 Clock Register</description>
    <addressOffset>0xA74</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USB_BGR_REG</name>
    <displayName>USB_BGR_REG</displayName>
    <description>USB Bus Gating Reset Register </description>
    <addressOffset>0xA8C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>LRADC_BGR_REG</name>
    <displayName>LRADC_BGR_REG</displayName>
    <description>LRADC Bus Gating Reset Register</description>
    <addressOffset>0xA9C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DPSS_TOP0_BGR_REG</name>
    <displayName>DPSS_TOP0_BGR_REG</displayName>
    <description>DPSS_TOP0 Bus Gating Reset Register </description>
    <addressOffset>0xABC</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DPSS_TOP1_BGR_REG</name>
    <displayName>DPSS_TOP1_BGR_REG</displayName>
    <description>DPSS_TOP1 Bus Gating Reset Register </description>
    <addressOffset>0xACC</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MIPI_DSI_HOST0_CLK_REG</name>
    <displayName>MIPI_DSI_HOST0_CLK_REG</displayName>
    <description>MIPI DSI Host0 Clock Register </description>
    <addressOffset>0xB24</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>MIPI_BGR_REG</name>
    <displayName>MIPI_BGR_REG</displayName>
    <description>MIPI DSI Bus Gating Reset Register </description>
    <addressOffset>0xB4C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DISPLAY_IF_TOP_BGR_REG</name>
    <displayName>DISPLAY_IF_TOP_BGR_REG</displayName>
    <description>DISPLAY_IF_TOP Bus Gating Reset Register </description>
    <addressOffset>0xB5C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TCON_LCD0_CLK_REG</name>
    <displayName>TCON_LCD0_CLK_REG</displayName>
    <description>TCON LCD0 Clock Register </description>
    <addressOffset>0xB60</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TCON_LCD_BGR_REG</name>
    <displayName>TCON_LCD_BGR_REG</displayName>
    <description>TCON LCD Bus Gating Reset Register </description>
    <addressOffset>0xB7C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>LVDS_BGR_REG</name>
    <displayName>LVDS_BGR_REG</displayName>
    <description>LVDS Bus Gating Reset Register </description>
    <addressOffset>0xBAC</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>LEDC_CLK_REG</name>
    <displayName>LEDC_CLK_REG</displayName>
    <description>LEDC Clock Register </description>
    <addressOffset>0xBF0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>LEDC_BGR_REG</name>
    <displayName>LEDC_BGR_REG</displayName>
    <description>LEDC Bus Gating Reset Register </description>
    <addressOffset>0xBFC</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CSI0_TOP_CLK_REG</name>
    <displayName>CSI0_TOP_CLK_REG</displayName>
    <description>CSI0 TOP Clock Register </description>
    <addressOffset>0xC04</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CSI0_0_MST_CLK_REG</name>
    <displayName>CSI0_0_MST_CLK_REG</displayName>
    <description>CSI0_0 Master Clock Register </description>
    <addressOffset>0xC08</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CSI0_1_MST_CLK_REG</name>
    <displayName>CSI0_1_MST_CLK_REG</displayName>
    <description>CSI0_1 Master Clock Register </description>
    <addressOffset>0xC0C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CSI_BGR_REG</name>
    <displayName>CSI_BGR_REG</displayName>
    <description>CSI Bus Gating Reset Register </description>
    <addressOffset>0xC1C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CSI_ISP_CLK_REG</name>
    <displayName>CSI_ISP_CLK_REG</displayName>
    <description>CSI ISP Clock Register </description>
    <addressOffset>0xC20</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CSI_ISP_BGR_REG</name>
    <displayName>CSI_ISP_BGR_REG</displayName>
    <description>CSI ISP Bus Gating Reset Register </description>
    <addressOffset>0xC2C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CCU_SEC_SWITCH_REG</name>
    <displayName>CCU_SEC_SWITCH_REG</displayName>
    <description>CCU Security Switch Register </description>
    <addressOffset>0xF00</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_LOCK_DBG_CTRL_REG</name>
    <displayName>PLL_LOCK_DBG_CTRL_REG</displayName>
    <description>PLL Lock Debug Control Register </description>
    <addressOffset>0xF04</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_CPUX_HW_FM_REG</name>
    <displayName>PLL_CPUX_HW_FM_REG</displayName>
    <description>PLL_CPUX Hardware FM Register</description>
    <addressOffset>0xF20</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral>
  <name>CPU_SUBSYS_CTRL</name>
  <description>A133 CPU Subsystem Control Register List</description>
  <baseAddress>0x08100000</baseAddress>
  <registers>
   <register>
    <name>GENER_CTRL_REG0</name>
    <displayName>GENER_CTRL_REG0</displayName>
    <description>General Control Register0</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>GIC_JTAG_RST_CTRL</name>
    <displayName>GIC_JTAG_RST_CTRL</displayName>
    <description>GIC and Jtag Reset Control Register</description>
    <addressOffset>0x00C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>C0_INT_EN</name>
    <displayName>C0_INT_EN</displayName>
    <description>Cluster0 Interrupt Enable Control Register</description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>IRQ_FIQ_STATUS</name>
    <displayName>IRQ_FIQ_STATUS</displayName>
    <description>IRQ/FIQ Status Register</description>
    <addressOffset>0x014</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>GENER_CTRL_REG2</name>
    <displayName>GENER_CTRL_REG2</displayName>
    <description>General Control Register2</description>
    <addressOffset>0x018</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DBG_STATE</name>
    <displayName>DBG_STATE</displayName>
    <description>Debug State Register</description>
    <addressOffset>0x01C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <cluster>
    <dim>4</dim>
    <addressOffset>0x00000020</addressOffset>
    <register>
     <name>CPUx_CTRL_REG</name>
     <displayName>CPUx_CTRL_REG</displayName>
     <description>CPU0..CPU3 Control Register</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
    <dimIncrement>0x010</dimIncrement>
   </cluster>
   <cluster>
    <dim>4</dim>
    <addressOffset>0x00000040</addressOffset>
    <registers>
     <register>
      <name>LOW</name>
      <displayName>LOW</displayName>
      <description>Reset Vector Base Address Registerx_L</description>
      <addressOffset>0x000</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>HIGH</name>
      <displayName>HIGH</displayName>
      <description>Reset Vector Base Address Registerx_H</description>
      <addressOffset>0x004</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
    </registers>
    <dimIncrement>0x020</dimIncrement>
   </cluster>
  </registers>
  </peripheral>
  <peripheral>
  <name>DSI0</name>
  <description>MIPI DSI System (A133/R818)</description>
  <baseAddress>0x06504000</baseAddress>
  <interrupt>
   <name>DSI0</name>
   <value>100</value>
   <description></description>
  </interrupt>
  <registers>
   <register>
    <name>DSI_CTL_REG</name>
    <displayName>DSI_CTL_REG</displayName>
    <description>DSI Control Register</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DSI_GINT0_REG</name>
    <displayName>DSI_GINT0_REG</displayName>
    <description>DSI Global Interrupt Register0</description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DSI_GINT1_REG</name>
    <displayName>DSI_GINT1_REG</displayName>
    <description>DSI Global Interrupt Register1</description>
    <addressOffset>0x008</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DSI_BASIC_CTL_REG</name>
    <displayName>DSI_BASIC_CTL_REG</displayName>
    <description>DSI Basic Control Register</description>
    <addressOffset>0x00C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DSI_BASIC_CTL0_REG</name>
    <displayName>DSI_BASIC_CTL0_REG</displayName>
    <description>DSI Basic Control Register0</description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DSI_BASIC_CTL1_REG</name>
    <displayName>DSI_BASIC_CTL1_REG</displayName>
    <description>DSI Basic Control Register1</description>
    <addressOffset>0x014</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DSI_BASIC_SIZE0_REG</name>
    <displayName>DSI_BASIC_SIZE0_REG</displayName>
    <description>DSI Basic Timing Register0</description>
    <addressOffset>0x018</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DSI_BASIC_SIZE1_REG</name>
    <displayName>DSI_BASIC_SIZE1_REG</displayName>
    <description>DSI Basic Timing Register1</description>
    <addressOffset>0x01C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <cluster>
    <dim>8</dim>
    <addressOffset>0x00000020</addressOffset>
    <register>
     <name>DSI_BASIC_INST0_REG</name>
     <displayName>DSI_BASIC_INST0_REG</displayName>
     <description>DSI Basic Instruction Register0 (N=0,1,2,3,4,5,6,7)</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
    <dimIncrement>0x020</dimIncrement>
   </cluster>
   <register>
    <name>DSI_BASIC_INST1_REG</name>
    <displayName>DSI_BASIC_INST1_REG</displayName>
    <description>DSI Basic Instruction Register1</description>
    <addressOffset>0x040</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DSI_BASIC_INST2_REG</name>
    <displayName>DSI_BASIC_INST2_REG</displayName>
    <description>DSI Basic Instruction Register2</description>
    <addressOffset>0x044</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DSI_BASIC_INST3_REG</name>
    <displayName>DSI_BASIC_INST3_REG</displayName>
    <description>DSI Basic Instruction Register3</description>
    <addressOffset>0x048</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DSI_BASIC_INST4_REG</name>
    <displayName>DSI_BASIC_INST4_REG</displayName>
    <description>DSI Basic Instruction Register4</description>
    <addressOffset>0x04C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DSI_BASIC_INST5_REG</name>
    <displayName>DSI_BASIC_INST5_REG</displayName>
    <description>DSI Basic Instruction Register5</description>
    <addressOffset>0x050</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DSI_BASIC_INST6_REG</name>
    <displayName>DSI_BASIC_INST6_REG</displayName>
    <description>DSI Basic Instruction Register6</description>
    <addressOffset>0x054</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DSI_BASIC_TRAN0_REG</name>
    <displayName>DSI_BASIC_TRAN0_REG</displayName>
    <description>DSI Basic Transmission Register0</description>
    <addressOffset>0x060</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DSI_BASIC_TRAN4_REG</name>
    <displayName>DSI_BASIC_TRAN4_REG</displayName>
    <description>DSI Basic Transmission Register4</description>
    <addressOffset>0x078</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DSI_BASIC_TRAN5_REG</name>
    <displayName>DSI_BASIC_TRAN5_REG</displayName>
    <description>DSI Basic Transmission Register5</description>
    <addressOffset>0x07C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DSI_PIXEL_CTL0_REG</name>
    <displayName>DSI_PIXEL_CTL0_REG</displayName>
    <description>DSI Pixel Control Register0</description>
    <addressOffset>0x080</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DSI_PIXEL_PH_REG</name>
    <displayName>DSI_PIXEL_PH_REG</displayName>
    <description>DSI Pixel Packet Header Register</description>
    <addressOffset>0x090</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DSI_PIXEL_PD_REG</name>
    <displayName>DSI_PIXEL_PD_REG</displayName>
    <description>DSI Pixel Packet Data Register</description>
    <addressOffset>0x094</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DSI_PIXEL_PF0_REG</name>
    <displayName>DSI_PIXEL_PF0_REG</displayName>
    <description>DSI Pixel Packet Footer Register0</description>
    <addressOffset>0x098</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DSI_PIXEL_PF1_REG</name>
    <displayName>DSI_PIXEL_PF1_REG</displayName>
    <description>DSI Pixel Packet Footer Register1</description>
    <addressOffset>0x09C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DSI_SYNC_HSS_REG</name>
    <displayName>DSI_SYNC_HSS_REG</displayName>
    <description>DSI H Sync Start Register</description>
    <addressOffset>0x0B0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DSI_SYNC_HSE_REG</name>
    <displayName>DSI_SYNC_HSE_REG</displayName>
    <description>DSI H Sync End Register</description>
    <addressOffset>0x0B4</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DSI_SYNC_VSS_REG</name>
    <displayName>DSI_SYNC_VSS_REG</displayName>
    <description>DSI V Sync Start Register</description>
    <addressOffset>0x0B8</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DSI_SYNC_VSE_REG</name>
    <displayName>DSI_SYNC_VSE_REG</displayName>
    <description>DSI V Sync End Register</description>
    <addressOffset>0x0BC</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DSI_BLK_HSA0_REG</name>
    <displayName>DSI_BLK_HSA0_REG</displayName>
    <description>DSI Blanking H Sync Active Register0</description>
    <addressOffset>0x0C0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DSI_BLK_HSA1_REG</name>
    <displayName>DSI_BLK_HSA1_REG</displayName>
    <description>DSI Blanking H Sync Active Register1</description>
    <addressOffset>0x0C4</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DSI_BLK_HBP0_REG</name>
    <displayName>DSI_BLK_HBP0_REG</displayName>
    <description>DSI Blanking H Back Porch Register0</description>
    <addressOffset>0x0C8</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DSI_BLK_HBP1_REG</name>
    <displayName>DSI_BLK_HBP1_REG</displayName>
    <description>DSI Blanking H Back Porch Register0</description>
    <addressOffset>0x0CC</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DSI_BLK_HFP0_REG</name>
    <displayName>DSI_BLK_HFP0_REG</displayName>
    <description>DSI Blanking H Front Porch Register0</description>
    <addressOffset>0x0D0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DSI_BLK_HFP1_REG</name>
    <displayName>DSI_BLK_HFP1_REG</displayName>
    <description>DSI Blanking H Front Porch Register1</description>
    <addressOffset>0x0D4</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DSI_BLK_HBLK0_REG</name>
    <displayName>DSI_BLK_HBLK0_REG</displayName>
    <description>DSI H Blanking Register0</description>
    <addressOffset>0x0E0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DSI_BLK_HBLK1_REG</name>
    <displayName>DSI_BLK_HBLK1_REG</displayName>
    <description>DSI H Blanking Register1</description>
    <addressOffset>0x0E4</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DSI_BLK_VBLK0_REG</name>
    <displayName>DSI_BLK_VBLK0_REG</displayName>
    <description>DSI V Blanking Register0</description>
    <addressOffset>0x0E8</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DSI_BLK_VBLK1_REG</name>
    <displayName>DSI_BLK_VBLK1_REG</displayName>
    <description>DSI V Blanking Register1</description>
    <addressOffset>0x0EC</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DSI_BURST_LINE_REG</name>
    <displayName>DSI_BURST_LINE_REG</displayName>
    <description>DSI Burst Line Register</description>
    <addressOffset>0x0F0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DSI_BURST_DRQ_REG</name>
    <displayName>DSI_BURST_DRQ_REG</displayName>
    <description>DSI Burst DRQ Register</description>
    <addressOffset>0x0F4</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DSI_DEBUG_REG</name>
    <displayName>DSI_DEBUG_REG</displayName>
    <description>DSI Debug Register</description>
    <addressOffset>0x0FC</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <cluster>
    <dim>7</dim>
    <addressOffset>0x00000120</addressOffset>
    <register>
     <name>DSI_BASIC_INST10_REG</name>
     <displayName>DSI_BASIC_INST10_REG</displayName>
     <description>DSI Basic INST10 Register (N=0,1,2,3,4,5,6)</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
    <dimIncrement>0x01C</dimIncrement>
   </cluster>
   <register>
    <name>DSI_BASIC_INST11_REG</name>
    <displayName>DSI_BASIC_INST11_REG</displayName>
    <description>DSI Basic INST11 Register</description>
    <addressOffset>0x140</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DSI_BASIC_INST13_REG</name>
    <displayName>DSI_BASIC_INST13_REG</displayName>
    <description>DSI Basic INST13 Register</description>
    <addressOffset>0x148</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DSI_SAFE_PERIOD_REG</name>
    <displayName>DSI_SAFE_PERIOD_REG</displayName>
    <description></description>
    <addressOffset>0x1F0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DSI_CMD_CTL_REG</name>
    <displayName>DSI_CMD_CTL_REG</displayName>
    <description></description>
    <addressOffset>0x200</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <cluster>
    <dim>8</dim>
    <addressOffset>0x00000240</addressOffset>
    <register>
     <name>DSI_CMD_RX_REG</name>
     <displayName>DSI_CMD_RX_REG</displayName>
     <description>DSI Command RX Register (N=0,1,2,3,4,5,6,7)</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
    <dimIncrement>0x020</dimIncrement>
   </cluster>
   <register>
    <name>DSI_DEBUG0_REG</name>
    <displayName>DSI_DEBUG0_REG</displayName>
    <description>DSI Debug Register0</description>
    <addressOffset>0x2E0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DSI_DEBUG1_REG</name>
    <displayName>DSI_DEBUG1_REG</displayName>
    <description>DSI Debug Register1</description>
    <addressOffset>0x2E4</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DSI_INST_DEBUG_REG</name>
    <displayName>DSI_INST_DEBUG_REG</displayName>
    <description>DSI INST Debug Register</description>
    <addressOffset>0x2EC</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DSI_DEBUG2_REG</name>
    <displayName>DSI_DEBUG2_REG</displayName>
    <description>DSI Debug Register2</description>
    <addressOffset>0x2F0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DSI_DEBUG3_REG</name>
    <displayName>DSI_DEBUG3_REG</displayName>
    <description>DSI Debug Register3</description>
    <addressOffset>0x2F4</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DSI_DEBUG4_REG</name>
    <displayName>DSI_DEBUG4_REG</displayName>
    <description></description>
    <addressOffset>0x2F8</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <cluster>
    <dim>64</dim>
    <addressOffset>0x00000300</addressOffset>
    <register>
     <name>DSI_CMD_TX_REG</name>
     <displayName>DSI_CMD_TX_REG</displayName>
     <description>DSI Command TX Register (N=0,1,2,,63)</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
    <dimIncrement>0x100</dimIncrement>
   </cluster>
   <register>
    <name>DSI_FIFO_BIST_REG</name>
    <displayName>DSI_FIFO_BIST_REG</displayName>
    <description>DSI FIFO Bist Register</description>
    <addressOffset>0xFF8</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DPHY_CTL_REG</name>
    <displayName>DPHY_CTL_REG</displayName>
    <description>DPHY Control Register</description>
    <addressOffset>0x1000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DPHY_TX_CTL_REG</name>
    <displayName>DPHY_TX_CTL_REG</displayName>
    <description>DPHY TX Control Register</description>
    <addressOffset>0x1004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DPHY_TX_TIME0_REG</name>
    <displayName>DPHY_TX_TIME0_REG</displayName>
    <description>DPHY TX Timing Parameter 0 Register</description>
    <addressOffset>0x1010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DPHY_TX_TIME1_REG</name>
    <displayName>DPHY_TX_TIME1_REG</displayName>
    <description>DPHY TX Timing Parameter 1 Register</description>
    <addressOffset>0x1014</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DPHY_TX_TIME2_REG</name>
    <displayName>DPHY_TX_TIME2_REG</displayName>
    <description>DPHY TX Timing Parameter 2 Register</description>
    <addressOffset>0x1018</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DPHY_TX_TIME3_REG</name>
    <displayName>DPHY_TX_TIME3_REG</displayName>
    <description>DPHY TX Timing Parameter 3 Register</description>
    <addressOffset>0x101C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DPHY_TX_TIME4_REG</name>
    <displayName>DPHY_TX_TIME4_REG</displayName>
    <description>DPHY TX Timing Parameter 4 Register</description>
    <addressOffset>0x1020</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DPHY_RX_TIME0_REG</name>
    <displayName>DPHY_RX_TIME0_REG</displayName>
    <description>DPHY RX Timing Parameter 0 Register</description>
    <addressOffset>0x1030</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DPHY_RX_TIME1_REG</name>
    <displayName>DPHY_RX_TIME1_REG</displayName>
    <description>DPHY RX Timing Parameter 1 Register</description>
    <addressOffset>0x1034</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DPHY_RX_TIME3_REG</name>
    <displayName>DPHY_RX_TIME3_REG</displayName>
    <description>DPHY RX Timing Parameter 3 Register</description>
    <addressOffset>0x1040</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DPHY_ANA0_REG</name>
    <displayName>DPHY_ANA0_REG</displayName>
    <description>DPHY Analog 0 Register</description>
    <addressOffset>0x104C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DPHY_ANA1_REG</name>
    <displayName>DPHY_ANA1_REG</displayName>
    <description>DPHY Analog 1 Register</description>
    <addressOffset>0x1050</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DPHY_ANA2_REG</name>
    <displayName>DPHY_ANA2_REG</displayName>
    <description>DPHY Analog 2 Register</description>
    <addressOffset>0x1054</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DPHY_ANA3_REG</name>
    <displayName>DPHY_ANA3_REG</displayName>
    <description>DPHY Analog 3 Register</description>
    <addressOffset>0x1058</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DPHY_ANA4_REG</name>
    <displayName>DPHY_ANA4_REG</displayName>
    <description>DPHY Analog 4 Register</description>
    <addressOffset>0x105C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DPHY_INT_EN0_REG</name>
    <displayName>DPHY_INT_EN0_REG</displayName>
    <description>DPHY Interrupt Enable 0 Register</description>
    <addressOffset>0x1060</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DPHY_INT_EN1_REG</name>
    <displayName>DPHY_INT_EN1_REG</displayName>
    <description>DPHY Interrupt Enable 1 Register</description>
    <addressOffset>0x1064</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DPHY_INT_EN2_REG</name>
    <displayName>DPHY_INT_EN2_REG</displayName>
    <description>DPHY Interrupt Enable 2 Register</description>
    <addressOffset>0x1068</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DPHY_INT_PD0_REG</name>
    <displayName>DPHY_INT_PD0_REG</displayName>
    <description>DPHY Interrupt Pending 0 Register</description>
    <addressOffset>0x1070</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DPHY_INT_PD1_REG</name>
    <displayName>DPHY_INT_PD1_REG</displayName>
    <description>DPHY Interrupt Pending 1 Register</description>
    <addressOffset>0x1074</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DPHY_DBG0_REG</name>
    <displayName>DPHY_DBG0_REG</displayName>
    <description>DPHY Debug 0 Register</description>
    <addressOffset>0x10E0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DPHY_DBG1_REG</name>
    <displayName>DPHY_DBG1_REG</displayName>
    <description>DPHY Debug 1 Register</description>
    <addressOffset>0x10E4</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DPHY_DBG2_REG</name>
    <displayName>DPHY_DBG2_REG</displayName>
    <description>DPHY Debug 2 Register</description>
    <addressOffset>0x10E8</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DPHY_DBG3_REG</name>
    <displayName>DPHY_DBG3_REG</displayName>
    <description>DPHY Debug 3 Register</description>
    <addressOffset>0x10EC</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DPHY_DBG4_REG</name>
    <displayName>DPHY_DBG4_REG</displayName>
    <description>DPHY Debug 4 Register</description>
    <addressOffset>0x10F0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DPHY_TX_SKEW_REG0</name>
    <displayName>DPHY_TX_SKEW_REG0</displayName>
    <description>DPHY TX Skew Register0</description>
    <addressOffset>0x10F8</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DPHY_TX_SKEW_REG1</name>
    <displayName>DPHY_TX_SKEW_REG1</displayName>
    <description>DPHY TX Skew Register1</description>
    <addressOffset>0x10FC</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DPHY_TX_SKEW_REG2</name>
    <displayName>DPHY_TX_SKEW_REG2</displayName>
    <description>DPHY TX Skew Register2</description>
    <addressOffset>0x1100</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DPHY_PLL_REG0</name>
    <displayName>DPHY_PLL_REG0</displayName>
    <description>DPHY PLL Register0</description>
    <addressOffset>0x1104</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>DPHY_PLL_REG1</name>
    <displayName>DPHY_PLL_REG1</displayName>
    <description>DPHY PLL Register1</description>
    <addressOffset>0x1108</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>COMBO_PHY_REG0</name>
    <displayName>COMBO_PHY_REG0</displayName>
    <description>Combo PHY Register0</description>
    <addressOffset>0x1110</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>COMBO_PHY_REG1</name>
    <displayName>COMBO_PHY_REG1</displayName>
    <description>Combo PHY Register1</description>
    <addressOffset>0x1114</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral>
  <name>GICVSELF</name>
  <description></description>
  <baseAddress>0x03024000</baseAddress>
  <registers>
   <register>
    <name>GICH_HCR</name>
    <displayName>GICH_HCR</displayName>
    <description>RW 0x00000000 Hypervisor Control Register</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>GICH_VTR</name>
    <displayName>GICH_VTR</displayName>
    <description>RO 0x90000003 VGIC Type Register, GICH_VTR on page 3-13</description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>GICH_VMCR</name>
    <displayName>GICH_VMCR</displayName>
    <description>RW 0x004C0000 Virtual Machine Control Register</description>
    <addressOffset>0x008</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>GICH_MISR</name>
    <displayName>GICH_MISR</displayName>
    <description>RO 0x00000000 Maintenance Interrupt Status Register</description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>GICH_EISR0</name>
    <displayName>GICH_EISR0</displayName>
    <description>RO 0x00000000 End of Interrupt Status Register</description>
    <addressOffset>0x020</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>GICH_ELSR0</name>
    <displayName>GICH_ELSR0</displayName>
    <description>RO 0x0000000F Empty List register Status Register</description>
    <addressOffset>0x030</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>GICH_APR0</name>
    <displayName>GICH_APR0</displayName>
    <description>RW 0x00000000 Active Priority Register</description>
    <addressOffset>0x0F0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>GICH_LR0</name>
    <displayName>GICH_LR0</displayName>
    <description>RW 0x00000000 List Register 0</description>
    <addressOffset>0x100</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>GICH_LR1</name>
    <displayName>GICH_LR1</displayName>
    <description>RW 0x00000000 List Register 1</description>
    <addressOffset>0x104</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>GICH_LR2</name>
    <displayName>GICH_LR2</displayName>
    <description>RW 0x00000000 List Register 2</description>
    <addressOffset>0x108</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>GICH_LR3</name>
    <displayName>GICH_LR3</displayName>
    <description>RW 0x00000000 List Register 3</description>
    <addressOffset>0x10C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral derivedFrom="GICVSELF">
  <name>GICV</name>
  <baseAddress>0x03025000</baseAddress>
  </peripheral>
  <peripheral>
  <name>GPIOA</name>
  <description>Port Controller</description>
  <baseAddress>0x0300B000</baseAddress>
  <registers>
   <cluster>
    <dim>4</dim>
    <addressOffset>0x00000000</addressOffset>
    <register>
     <name>CFG</name>
     <displayName>CFG</displayName>
     <description>Configure Register</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
    <dimIncrement>0x010</dimIncrement>
   </cluster>
   <register>
    <name>DATA</name>
    <displayName>DATA</displayName>
    <description>Data Register</description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <cluster>
    <dim>2</dim>
    <addressOffset>0x00000014</addressOffset>
    <register>
     <name>DRV</name>
     <displayName>DRV</displayName>
     <description>Multi_Driving Register</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
    <dimIncrement>0x008</dimIncrement>
   </cluster>
   <cluster>
    <dim>2</dim>
    <addressOffset>0x0000001C</addressOffset>
    <register>
     <name>PULL</name>
     <displayName>PULL</displayName>
     <description>Pull Register</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
    <dimIncrement>0x008</dimIncrement>
   </cluster>
  </registers>
  </peripheral>
  <peripheral derivedFrom="GPIOA">
  <name>GPIOB</name>
  <baseAddress>0x0300B024</baseAddress>
  </peripheral>
  <peripheral derivedFrom="GPIOA">
  <name>GPIOC</name>
  <baseAddress>0x0300B048</baseAddress>
  </peripheral>
  <peripheral derivedFrom="GPIOA">
  <name>GPIOD</name>
  <baseAddress>0x0300B06C</baseAddress>
  </peripheral>
  <peripheral derivedFrom="GPIOA">
  <name>GPIOE</name>
  <baseAddress>0x0300B090</baseAddress>
  </peripheral>
  <peripheral derivedFrom="GPIOA">
  <name>GPIOF</name>
  <baseAddress>0x0300B0B4</baseAddress>
  </peripheral>
  <peripheral derivedFrom="GPIOA">
  <name>GPIOG</name>
  <baseAddress>0x0300B0D8</baseAddress>
  </peripheral>
  <peripheral derivedFrom="GPIOA">
  <name>GPIOH</name>
  <baseAddress>0x0300B0FC</baseAddress>
  </peripheral>
  <peripheral derivedFrom="GPIOA">
  <name>GPIOI</name>
  <baseAddress>0x0300B120</baseAddress>
  </peripheral>
  <peripheral derivedFrom="GPIOA">
  <name>R_PIO</name>
  <baseAddress>0x07022000</baseAddress>
  </peripheral>
  <peripheral derivedFrom="GPIOA">
  <name>GPIOL</name>
  <baseAddress>0x07022000</baseAddress>
  </peripheral>
  <peripheral>
  <name>GPIOBLOCK</name>
  <description>Port Controller</description>
  <baseAddress>0x0300B000</baseAddress>
  <registers>
   <cluster>
    <dim>9</dim>
    <addressOffset>0x00000000</addressOffset>
    <registers>
     <cluster>
      <dim>4</dim>
      <addressOffset>0x00000000</addressOffset>
      <register>
       <name>CFG</name>
       <displayName>CFG</displayName>
       <description>Configure Register</description>
       <addressOffset>0x000</addressOffset>
       <size>0x20</size>
       <access>read-write</access>
       <resetValue>0x00000000</resetValue>
      </register>
      <dimIncrement>0x010</dimIncrement>
     </cluster>
     <register>
      <name>DATA</name>
      <displayName>DATA</displayName>
      <description>Data Register</description>
      <addressOffset>0x010</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <cluster>
      <dim>2</dim>
      <addressOffset>0x00000014</addressOffset>
      <register>
       <name>DRV</name>
       <displayName>DRV</displayName>
       <description>Multi_Driving Register</description>
       <addressOffset>0x000</addressOffset>
       <size>0x20</size>
       <access>read-write</access>
       <resetValue>0x00000000</resetValue>
      </register>
      <dimIncrement>0x008</dimIncrement>
     </cluster>
     <cluster>
      <dim>2</dim>
      <addressOffset>0x0000001C</addressOffset>
      <register>
       <name>PULL</name>
       <displayName>PULL</displayName>
       <description>Pull Register</description>
       <addressOffset>0x000</addressOffset>
       <size>0x20</size>
       <access>read-write</access>
       <resetValue>0x00000000</resetValue>
      </register>
      <dimIncrement>0x008</dimIncrement>
     </cluster>
    </registers>
    <dimIncrement>0x144</dimIncrement>
   </cluster>
   <cluster>
    <dim>9</dim>
    <addressOffset>0x00000200</addressOffset>
    <registers>
     <cluster>
      <dim>4</dim>
      <addressOffset>0x00000000</addressOffset>
      <register>
       <name>EINT_CFG</name>
       <displayName>EINT_CFG</displayName>
       <description>External Interrupt Configure Registers</description>
       <addressOffset>0x000</addressOffset>
       <size>0x20</size>
       <access>read-write</access>
       <resetValue>0x00000000</resetValue>
      </register>
      <dimIncrement>0x010</dimIncrement>
     </cluster>
     <register>
      <name>EINT_CTL</name>
      <displayName>EINT_CTL</displayName>
      <description>External Interrupt Control Register</description>
      <addressOffset>0x010</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>EINT_STATUS</name>
      <displayName>EINT_STATUS</displayName>
      <description>External Interrupt Status Register</description>
      <addressOffset>0x014</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>EINT_DEB</name>
      <displayName>EINT_DEB</displayName>
      <description>External Interrupt Debounce Register</description>
      <addressOffset>0x018</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
    </registers>
    <dimIncrement>0x120</dimIncrement>
   </cluster>
   <register>
    <name>PIO_POW_MOD_SEL</name>
    <displayName>PIO_POW_MOD_SEL</displayName>
    <description>PIO Group Withstand Voltage Mode Select Register</description>
    <addressOffset>0x340</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PIO_POW_MS_CTL</name>
    <displayName>PIO_POW_MS_CTL</displayName>
    <description>PIO Group Withstand Voltage Mode Select Control Register</description>
    <addressOffset>0x344</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PIO_POW_VAL</name>
    <displayName>PIO_POW_VAL</displayName>
    <description>PIO Group Power Value Register</description>
    <addressOffset>0x348</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral derivedFrom="GPIOBLOCK">
  <name>GPIOBLOCK_L</name>
  <baseAddress>0x01F02C00</baseAddress>
  </peripheral>
  <peripheral>
  <name>GPIOINTA</name>
  <description></description>
  <baseAddress>0x0300B200</baseAddress>
  <interrupt>
   <name>GPIOB</name>
   <value>86</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOC</name>
   <value>87</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOD</name>
   <value>88</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOE</name>
   <value>89</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOF</name>
   <value>90</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOG</name>
   <value>91</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOH</name>
   <value>92</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOI</name>
   <value>93</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>R_GPIOL</name>
   <value>143</value>
   <description></description>
  </interrupt>
  <registers>
   <cluster>
    <dim>4</dim>
    <addressOffset>0x00000000</addressOffset>
    <register>
     <name>EINT_CFG</name>
     <displayName>EINT_CFG</displayName>
     <description>External Interrupt Configure Registers</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
    <dimIncrement>0x010</dimIncrement>
   </cluster>
   <register>
    <name>EINT_CTL</name>
    <displayName>EINT_CTL</displayName>
    <description>External Interrupt Control Register</description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>EINT_STATUS</name>
    <displayName>EINT_STATUS</displayName>
    <description>External Interrupt Status Register</description>
    <addressOffset>0x014</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>EINT_DEB</name>
    <displayName>EINT_DEB</displayName>
    <description>External Interrupt Debounce Register</description>
    <addressOffset>0x018</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral derivedFrom="GPIOINTA">
  <name>GPIOINTB</name>
  <baseAddress>0x0300B220</baseAddress>
  <interrupt>
   <name>GPIOB</name>
   <value>86</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOC</name>
   <value>87</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOD</name>
   <value>88</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOE</name>
   <value>89</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOF</name>
   <value>90</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOG</name>
   <value>91</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOH</name>
   <value>92</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOI</name>
   <value>93</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>R_GPIOL</name>
   <value>143</value>
   <description></description>
  </interrupt>
  </peripheral>
  <peripheral derivedFrom="GPIOINTA">
  <name>GPIOINTC</name>
  <baseAddress>0x0300B240</baseAddress>
  <interrupt>
   <name>GPIOB</name>
   <value>86</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOC</name>
   <value>87</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOD</name>
   <value>88</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOE</name>
   <value>89</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOF</name>
   <value>90</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOG</name>
   <value>91</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOH</name>
   <value>92</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOI</name>
   <value>93</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>R_GPIOL</name>
   <value>143</value>
   <description></description>
  </interrupt>
  </peripheral>
  <peripheral derivedFrom="GPIOINTA">
  <name>GPIOINTD</name>
  <baseAddress>0x0300B260</baseAddress>
  <interrupt>
   <name>GPIOB</name>
   <value>86</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOC</name>
   <value>87</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOD</name>
   <value>88</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOE</name>
   <value>89</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOF</name>
   <value>90</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOG</name>
   <value>91</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOH</name>
   <value>92</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOI</name>
   <value>93</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>R_GPIOL</name>
   <value>143</value>
   <description></description>
  </interrupt>
  </peripheral>
  <peripheral derivedFrom="GPIOINTA">
  <name>GPIOINTE</name>
  <baseAddress>0x0300B280</baseAddress>
  <interrupt>
   <name>GPIOB</name>
   <value>86</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOC</name>
   <value>87</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOD</name>
   <value>88</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOE</name>
   <value>89</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOF</name>
   <value>90</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOG</name>
   <value>91</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOH</name>
   <value>92</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOI</name>
   <value>93</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>R_GPIOL</name>
   <value>143</value>
   <description></description>
  </interrupt>
  </peripheral>
  <peripheral derivedFrom="GPIOINTA">
  <name>GPIOINTF</name>
  <baseAddress>0x0300B2A0</baseAddress>
  <interrupt>
   <name>GPIOB</name>
   <value>86</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOC</name>
   <value>87</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOD</name>
   <value>88</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOE</name>
   <value>89</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOF</name>
   <value>90</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOG</name>
   <value>91</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOH</name>
   <value>92</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOI</name>
   <value>93</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>R_GPIOL</name>
   <value>143</value>
   <description></description>
  </interrupt>
  </peripheral>
  <peripheral derivedFrom="GPIOINTA">
  <name>GPIOINTG</name>
  <baseAddress>0x0300B2C0</baseAddress>
  <interrupt>
   <name>GPIOB</name>
   <value>86</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOC</name>
   <value>87</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOD</name>
   <value>88</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOE</name>
   <value>89</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOF</name>
   <value>90</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOG</name>
   <value>91</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOH</name>
   <value>92</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOI</name>
   <value>93</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>R_GPIOL</name>
   <value>143</value>
   <description></description>
  </interrupt>
  </peripheral>
  <peripheral derivedFrom="GPIOINTA">
  <name>GPIOINTH</name>
  <baseAddress>0x0300B2E0</baseAddress>
  <interrupt>
   <name>GPIOB</name>
   <value>86</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOC</name>
   <value>87</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOD</name>
   <value>88</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOE</name>
   <value>89</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOF</name>
   <value>90</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOG</name>
   <value>91</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOH</name>
   <value>92</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOI</name>
   <value>93</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>R_GPIOL</name>
   <value>143</value>
   <description></description>
  </interrupt>
  </peripheral>
  <peripheral derivedFrom="GPIOINTA">
  <name>GPIOINTI</name>
  <baseAddress>0x0300B300</baseAddress>
  <interrupt>
   <name>GPIOB</name>
   <value>86</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOC</name>
   <value>87</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOD</name>
   <value>88</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOE</name>
   <value>89</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOF</name>
   <value>90</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOG</name>
   <value>91</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOH</name>
   <value>92</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>GPIOI</name>
   <value>93</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>R_GPIOL</name>
   <value>143</value>
   <description></description>
  </interrupt>
  </peripheral>
  <peripheral>
  <name>I2S0</name>
  <description></description>
  <baseAddress>0x05090000</baseAddress>
  <interrupt>
   <name>I2S0</name>
   <value>58</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>I2S1</name>
   <value>59</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>I2S2</name>
   <value>60</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>I2S3</name>
   <value>62</value>
   <description></description>
  </interrupt>
  <registers>
   <register>
    <name>I2S_PCM_CTL</name>
    <displayName>I2S_PCM_CTL</displayName>
    <description>I2S/PCM Control Register</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>I2S_PCM_FMT0</name>
    <displayName>I2S_PCM_FMT0</displayName>
    <description>I2S/PCM Format Register 0</description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>I2S_PCM_FMT1</name>
    <displayName>I2S_PCM_FMT1</displayName>
    <description>I2S/PCM Format Register 1</description>
    <addressOffset>0x008</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>I2S_PCM_ISTA</name>
    <displayName>I2S_PCM_ISTA</displayName>
    <description>I2S/PCM Interrupt Status Register</description>
    <addressOffset>0x00C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>I2S_PCM_RXFIFO</name>
    <displayName>I2S_PCM_RXFIFO</displayName>
    <description>I2S/PCM RXFIFO Register</description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>I2S_PCM_FCTL</name>
    <displayName>I2S_PCM_FCTL</displayName>
    <description>I2S/PCM FIFO Control Register</description>
    <addressOffset>0x014</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>I2S_PCM_FSTA</name>
    <displayName>I2S_PCM_FSTA</displayName>
    <description>I2S/PCM FIFO Status Register</description>
    <addressOffset>0x018</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>I2S_PCM_INT</name>
    <displayName>I2S_PCM_INT</displayName>
    <description>I2S/PCM DMA &amp; Interrupt Control Register</description>
    <addressOffset>0x01C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>I2S_PCM_TXFIFO</name>
    <displayName>I2S_PCM_TXFIFO</displayName>
    <description>I2S/PCM TXFIFO Register</description>
    <addressOffset>0x020</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>I2S_PCM_CLKD</name>
    <displayName>I2S_PCM_CLKD</displayName>
    <description>I2S/PCM Clock Divide Register</description>
    <addressOffset>0x024</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>I2S_PCM_TXCNT</name>
    <displayName>I2S_PCM_TXCNT</displayName>
    <description>I2S/PCM TX Sample Counter Register</description>
    <addressOffset>0x028</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>I2S_PCM_RXCNT</name>
    <displayName>I2S_PCM_RXCNT</displayName>
    <description>I2S/PCM RX Sample Counter Register</description>
    <addressOffset>0x02C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>I2S_PCM_CHCFG</name>
    <displayName>I2S_PCM_CHCFG</displayName>
    <description>I2S/PCM Channel Configuration Register</description>
    <addressOffset>0x030</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>I2S_PCM_TX0CHSEL</name>
    <displayName>I2S_PCM_TX0CHSEL</displayName>
    <description>I2S/PCM TX0 Channel Select Register</description>
    <addressOffset>0x034</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>I2S_PCM_TX1CHSEL</name>
    <displayName>I2S_PCM_TX1CHSEL</displayName>
    <description>I2S/PCM TX1 Channel Select Register</description>
    <addressOffset>0x038</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>I2S_PCM_TX2CHSEL</name>
    <displayName>I2S_PCM_TX2CHSEL</displayName>
    <description>I2S/PCM TX2 Channel Select Register</description>
    <addressOffset>0x03C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>I2S_PCM_TX3CHSEL</name>
    <displayName>I2S_PCM_TX3CHSEL</displayName>
    <description>I2S/PCM TX3 Channel Select Register</description>
    <addressOffset>0x040</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>I2S_PCM_TX0CHMAP0</name>
    <displayName>I2S_PCM_TX0CHMAP0</displayName>
    <description>I2S/PCM TX0 Channel Mapping Register0</description>
    <addressOffset>0x044</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>I2S_PCM_TX0CHMAP1</name>
    <displayName>I2S_PCM_TX0CHMAP1</displayName>
    <description>I2S/PCM TX0 Channel Mapping Register1</description>
    <addressOffset>0x048</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>I2S_PCM_TX1CHMAP0</name>
    <displayName>I2S_PCM_TX1CHMAP0</displayName>
    <description>I2S/PCM TX1 Channel Mapping Register0</description>
    <addressOffset>0x04C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>I2S_PCM_TX1CHMAP1</name>
    <displayName>I2S_PCM_TX1CHMAP1</displayName>
    <description>I2S/PCM TX1 Channel Mapping Register1</description>
    <addressOffset>0x050</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>I2S_PCM_TX2CHMAP0</name>
    <displayName>I2S_PCM_TX2CHMAP0</displayName>
    <description>I2S/PCM TX2 Channel Mapping Register0</description>
    <addressOffset>0x054</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>I2S_PCM_TX2CHMAP1</name>
    <displayName>I2S_PCM_TX2CHMAP1</displayName>
    <description>I2S/PCM TX2 Channel Mapping Register1</description>
    <addressOffset>0x058</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>I2S_PCM_TX3CHMAP0</name>
    <displayName>I2S_PCM_TX3CHMAP0</displayName>
    <description>I2S/PCM TX3 Channel Mapping Register0</description>
    <addressOffset>0x05C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>I2S_PCM_TX3CHMAP1</name>
    <displayName>I2S_PCM_TX3CHMAP1</displayName>
    <description>I2S/PCM TX3 Channel Mapping Register1</description>
    <addressOffset>0x060</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>I2S_PCM_RXCHSEL</name>
    <displayName>I2S_PCM_RXCHSEL</displayName>
    <description>I2S/PCM RX Channel Select Register</description>
    <addressOffset>0x064</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <cluster>
    <dim>4</dim>
    <addressOffset>0x00000068</addressOffset>
    <register>
     <name>I2S_PCM_RXCHMAP</name>
     <displayName>I2S_PCM_RXCHMAP</displayName>
     <description>I2S/PCM RX Channel Mapping Register0..3</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
    <dimIncrement>0x010</dimIncrement>
   </cluster>
   <register>
    <name>MCLKCFG</name>
    <displayName>MCLKCFG</displayName>
    <description>ASRC MCLK Configuration Register</description>
    <addressOffset>0x080</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>FsoutCFG</name>
    <displayName>FsoutCFG</displayName>
    <description>ASRC Out Sample Rate Configuration Register</description>
    <addressOffset>0x084</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>FsinEXTCFG</name>
    <displayName>FsinEXTCFG</displayName>
    <description>ASRC Input Sample Pulse Extend Configuration Register</description>
    <addressOffset>0x088</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>ASRCCFG</name>
    <displayName>ASRCCFG</displayName>
    <description>ASRC Enable Register</description>
    <addressOffset>0x08C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>ASRCMANCFG</name>
    <displayName>ASRCMANCFG</displayName>
    <description>ASRC Manual Ratio Configuration Register</description>
    <addressOffset>0x090</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>ASRCRATIOSTAT</name>
    <displayName>ASRCRATIOSTAT</displayName>
    <description>ASRC Status Register</description>
    <addressOffset>0x094</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>ASRCFIFOSTAT</name>
    <displayName>ASRCFIFOSTAT</displayName>
    <description>ASRC FIFO Level Status Register</description>
    <addressOffset>0x098</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>ASRCMBISTCFG</name>
    <displayName>ASRCMBISTCFG</displayName>
    <description>ASRC MBIST Test Configuration Register</description>
    <addressOffset>0x09C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>ASRCMBISTSTAT</name>
    <displayName>ASRCMBISTSTAT</displayName>
    <description>ASRC MBIST Test Status Register</description>
    <addressOffset>0x0A0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral derivedFrom="I2S0">
  <name>I2S1</name>
  <baseAddress>0x05091000</baseAddress>
  <interrupt>
   <name>I2S0</name>
   <value>58</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>I2S1</name>
   <value>59</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>I2S2</name>
   <value>60</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>I2S3</name>
   <value>62</value>
   <description></description>
  </interrupt>
  </peripheral>
  <peripheral derivedFrom="I2S0">
  <name>I2S2</name>
  <baseAddress>0x05092000</baseAddress>
  <interrupt>
   <name>I2S0</name>
   <value>58</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>I2S1</name>
   <value>59</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>I2S2</name>
   <value>60</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>I2S3</name>
   <value>62</value>
   <description></description>
  </interrupt>
  </peripheral>
  <peripheral derivedFrom="I2S0">
  <name>I2S3</name>
  <baseAddress>0x05093000</baseAddress>
  <interrupt>
   <name>I2S0</name>
   <value>58</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>I2S1</name>
   <value>59</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>I2S2</name>
   <value>60</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>I2S3</name>
   <value>62</value>
   <description></description>
  </interrupt>
  </peripheral>
  <peripheral>
  <name>PRCM</name>
  <description>Power Reset Clock Management module</description>
  <baseAddress>0x07010000</baseAddress>
  <registers>
   <register>
    <name>CPUS_CFG_REG</name>
    <displayName>CPUS_CFG_REG</displayName>
    <description>CPUS Configuration Register</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>APBS1_CFG_REG</name>
    <displayName>APBS1_CFG_REG</displayName>
    <description>APBS1 Configuration Register</description>
    <addressOffset>0x00C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>R_TWD_BGR_REG</name>
    <displayName>R_TWD_BGR_REG</displayName>
    <description>R_TWD Bus Gating Reset Register</description>
    <addressOffset>0x12C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>R_TWI_BGR_REG</name>
    <displayName>R_TWI_BGR_REG</displayName>
    <description>R_TWI Bus Gating Reset Register</description>
    <addressOffset>0x19C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>R_CAN_BGR_REG</name>
    <displayName>R_CAN_BGR_REG</displayName>
    <description>R_CAN Bus Gating Reset Register</description>
    <addressOffset>0x1AC</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>R_RSB_BGR_REG</name>
    <displayName>R_RSB_BGR_REG</displayName>
    <description>R_RSB Bus Gating Reset Register</description>
    <addressOffset>0x1BC</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>R_IR_RX_CLK_REG</name>
    <displayName>R_IR_RX_CLK_REG</displayName>
    <description>R_IR_RX Clock Register</description>
    <addressOffset>0x1C0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>R_IR_RX_BGR_REG</name>
    <displayName>R_IR_RX_BGR_REG</displayName>
    <description>R_IR_RX Bus Gating Reset Register</description>
    <addressOffset>0x1CC</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>RTC_BGR_REG</name>
    <displayName>RTC_BGR_REG</displayName>
    <description>RTC Bus Gating Reset Register</description>
    <addressOffset>0x20C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_CTRL_REG0</name>
    <displayName>PLL_CTRL_REG0</displayName>
    <description>PLL Control Register 0</description>
    <addressOffset>0x240</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PLL_CTRL_REG1</name>
    <displayName>PLL_CTRL_REG1</displayName>
    <description>PLL Control Register 1</description>
    <addressOffset>0x244</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VDD_SYS_PWROFF_GATING_REG</name>
    <displayName>VDD_SYS_PWROFF_GATING_REG</displayName>
    <description>VDD_SYS Power Off Gating Register</description>
    <addressOffset>0x250</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>GPU_PWROFF_GATING</name>
    <displayName>GPU_PWROFF_GATING</displayName>
    <description>GPU Power Off Gating Register</description>
    <addressOffset>0x254</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>VE_PWROFF_GATING</name>
    <displayName>VE_PWROFF_GATING</displayName>
    <description>VE Power Off Gating Register</description>
    <addressOffset>0x258</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>RAM_CFG_REG</name>
    <displayName>RAM_CFG_REG</displayName>
    <description>RAM Configuration Register</description>
    <addressOffset>0x270</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>RAM_TEST_CTRL_REG</name>
    <displayName>RAM_TEST_CTRL_REG</displayName>
    <description>RAM Test Control Register</description>
    <addressOffset>0x274</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PRCM_SEC_SWITCH_REG</name>
    <displayName>PRCM_SEC_SWITCH_REG</displayName>
    <description>PRCM Security Switch Register</description>
    <addressOffset>0x290</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>RES_CAL_CTRL_REG</name>
    <displayName>RES_CAL_CTRL_REG</displayName>
    <description>Resistor Calibration Control Register</description>
    <addressOffset>0x310</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>RES200_CTRL_REG</name>
    <displayName>RES200_CTRL_REG</displayName>
    <description>200ohms Resistor Manual Control Register</description>
    <addressOffset>0x314</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>RES240_CTRL_REG</name>
    <displayName>RES240_CTRL_REG</displayName>
    <description>240ohms Resistor Manual Control Register</description>
    <addressOffset>0x318</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>RES_CAL_STATUS_REG</name>
    <displayName>RES_CAL_STATUS_REG</displayName>
    <description>Resistor Calibration Status Register</description>
    <addressOffset>0x31C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>NMI_IRQ_CTRL_REG</name>
    <displayName>NMI_IRQ_CTRL_REG</displayName>
    <description>NMI Interrupt Control Register</description>
    <addressOffset>0x320</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>NMI_IRQ_ENABLE_REG</name>
    <displayName>NMI_IRQ_ENABLE_REG</displayName>
    <description>NMI Interrupt Enable Register</description>
    <addressOffset>0x324</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>NMI_IRQ_PEND_REG</name>
    <displayName>NMI_IRQ_PEND_REG</displayName>
    <description>NMI Interrupt Pending Register</description>
    <addressOffset>0x328</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PRCM_VERSION_REG</name>
    <displayName>PRCM_VERSION_REG</displayName>
    <description>PRCM Version Register</description>
    <addressOffset>0x3F0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral>
  <name>TIMER</name>
  <description></description>
  <baseAddress>0x03009000</baseAddress>
  <interrupt>
   <name>TIMER0</name>
   <value>83</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>TIMER1</name>
   <value>84</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>R_TIMER0</name>
   <value>136</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>R_TIMER1</name>
   <value>137</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>R_TIMER2</name>
   <value>138</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>R_TIMER3</name>
   <value>139</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>R_WDOG</name>
   <value>141</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>R_TWD</name>
   <value>142</value>
   <description></description>
  </interrupt>
  <registers>
   <register>
    <name>TMR_IRQ_EN_REG</name>
    <displayName>TMR_IRQ_EN_REG</displayName>
    <description>Timer IRQ Enable Register</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TMR_IRQ_STA_REG</name>
    <displayName>TMR_IRQ_STA_REG</displayName>
    <description>Timer Status Register</description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <cluster>
    <dim>2</dim>
    <addressOffset>0x00000010</addressOffset>
    <registers>
     <register>
      <name>CTRL_REG</name>
      <displayName>CTRL_REG</displayName>
      <description>Timer n Control Register</description>
      <addressOffset>0x000</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>INTV_VALUE_REG</name>
      <displayName>INTV_VALUE_REG</displayName>
      <description>Timer n Interval Value Register</description>
      <addressOffset>0x004</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>CUR_VALUE_REG</name>
      <displayName>CUR_VALUE_REG</displayName>
      <description>Timer n Current Value Register</description>
      <addressOffset>0x008</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
    </registers>
    <dimIncrement>0x020</dimIncrement>
   </cluster>
   <register>
    <name>WDOG_IRQ_EN_REG</name>
    <displayName>WDOG_IRQ_EN_REG</displayName>
    <description>Watchdog IRQ Enable Register</description>
    <addressOffset>0x0A0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>WDOG_IRQ_STA_REG</name>
    <displayName>WDOG_IRQ_STA_REG</displayName>
    <description>Watchdog Status Register</description>
    <addressOffset>0x0A4</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>WDOG_CTRL_REG</name>
    <displayName>WDOG_CTRL_REG</displayName>
    <description>Watchdog Control Register</description>
    <addressOffset>0x0B0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>WDOG_CFG_REG</name>
    <displayName>WDOG_CFG_REG</displayName>
    <description>Watchdog Configuration Register</description>
    <addressOffset>0x0B4</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>WDOG_MODE_REG</name>
    <displayName>WDOG_MODE_REG</displayName>
    <description>Watchdog Mode Register</description>
    <addressOffset>0x0B8</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AVS_CNT_CTL_REG</name>
    <displayName>AVS_CNT_CTL_REG</displayName>
    <description>AVS Control Register</description>
    <addressOffset>0x0C0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AVS_CNT0_REG</name>
    <displayName>AVS_CNT0_REG</displayName>
    <description>AVS Counter 0 Register</description>
    <addressOffset>0x0C4</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AVS_CNT1_REG</name>
    <displayName>AVS_CNT1_REG</displayName>
    <description>AVS Counter 1 Register</description>
    <addressOffset>0x0C8</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>AVS_CNT_DIV_REG</name>
    <displayName>AVS_CNT_DIV_REG</displayName>
    <description>AVS Divisor Register</description>
    <addressOffset>0x0CC</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral derivedFrom="TIMER">
  <name>R_TIMER</name>
  <baseAddress>0x07029000</baseAddress>
  <interrupt>
   <name>TIMER0</name>
   <value>83</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>TIMER1</name>
   <value>84</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>R_TIMER0</name>
   <value>136</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>R_TIMER1</name>
   <value>137</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>R_TIMER2</name>
   <value>138</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>R_TIMER3</name>
   <value>139</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>R_WDOG</name>
   <value>141</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>R_TWD</name>
   <value>142</value>
   <description></description>
  </interrupt>
  </peripheral>
  <peripheral derivedFrom="TIMER">
  <name>R_WDG</name>
  <baseAddress>0x07020400</baseAddress>
  <interrupt>
   <name>TIMER0</name>
   <value>83</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>TIMER1</name>
   <value>84</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>R_TIMER0</name>
   <value>136</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>R_TIMER1</name>
   <value>137</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>R_TIMER2</name>
   <value>138</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>R_TIMER3</name>
   <value>139</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>R_WDOG</name>
   <value>141</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>R_TWD</name>
   <value>142</value>
   <description></description>
  </interrupt>
  </peripheral>
  <peripheral derivedFrom="TIMER">
  <name>R_TWDG</name>
  <baseAddress>0x07020800</baseAddress>
  <interrupt>
   <name>TIMER0</name>
   <value>83</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>TIMER1</name>
   <value>84</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>R_TIMER0</name>
   <value>136</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>R_TIMER1</name>
   <value>137</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>R_TIMER2</name>
   <value>138</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>R_TIMER3</name>
   <value>139</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>R_WDOG</name>
   <value>141</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>R_TWD</name>
   <value>142</value>
   <description></description>
  </interrupt>
  </peripheral>
  <peripheral>
  <name>TWI0</name>
  <description></description>
  <baseAddress>0x05002000</baseAddress>
  <interrupt>
   <name>TWI0</name>
   <value>39</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>TWI1</name>
   <value>40</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>TWI2</name>
   <value>41</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>TWI3</name>
   <value>42</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>S_TWI0</name>
   <value>145</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>S_TWI1</name>
   <value>146</value>
   <description></description>
  </interrupt>
  <registers>
   <register>
    <name>TWI_ADDR</name>
    <displayName>TWI_ADDR</displayName>
    <description>TWI Slave Address Register</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TWI_XADDR</name>
    <displayName>TWI_XADDR</displayName>
    <description>TWI Extended Slave Address Register</description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TWI_DATA</name>
    <displayName>TWI_DATA</displayName>
    <description>TWI Data Byte Register</description>
    <addressOffset>0x008</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TWI_CNTR</name>
    <displayName>TWI_CNTR</displayName>
    <description>TWI Control Register</description>
    <addressOffset>0x00C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TWI_STAT</name>
    <displayName>TWI_STAT</displayName>
    <description>TWI Status Register</description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TWI_CCR</name>
    <displayName>TWI_CCR</displayName>
    <description>TWI Clock Control Register</description>
    <addressOffset>0x014</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TWI_SRST</name>
    <displayName>TWI_SRST</displayName>
    <description>TWI Software Reset Register</description>
    <addressOffset>0x018</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TWI_EFR</name>
    <displayName>TWI_EFR</displayName>
    <description>TWI Enhance Feature Register</description>
    <addressOffset>0x01C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TWI_LCR</name>
    <displayName>TWI_LCR</displayName>
    <description>TWI Line Control Register</description>
    <addressOffset>0x020</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TWI_DRV_CTRL</name>
    <displayName>TWI_DRV_CTRL</displayName>
    <description>TWI_DRV Control Register</description>
    <addressOffset>0x200</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TWI_DRV_CFG</name>
    <displayName>TWI_DRV_CFG</displayName>
    <description>TWI_DRV Transmission Configuration Register</description>
    <addressOffset>0x204</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TWI_DRV_SLV</name>
    <displayName>TWI_DRV_SLV</displayName>
    <description>TWI_DRV Slave ID Register</description>
    <addressOffset>0x208</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TWI_DRV_FMT</name>
    <displayName>TWI_DRV_FMT</displayName>
    <description>TWI_DRV Packet Format Register</description>
    <addressOffset>0x20C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TWI_DRV_BUS_CTRL</name>
    <displayName>TWI_DRV_BUS_CTRL</displayName>
    <description>TWI_DRV Bus Control Register</description>
    <addressOffset>0x210</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TWI_DRV_INT_CTRL</name>
    <displayName>TWI_DRV_INT_CTRL</displayName>
    <description>TWI_DRV Interrupt Control Register</description>
    <addressOffset>0x214</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TWI_DRV_DMA_CFG</name>
    <displayName>TWI_DRV_DMA_CFG</displayName>
    <description>TWI_DRV DMA Configure Register</description>
    <addressOffset>0x218</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TWI_DRV_FIFO_CON</name>
    <displayName>TWI_DRV_FIFO_CON</displayName>
    <description>TWI_DRV FIFO Content Register</description>
    <addressOffset>0x21C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TWI_DRV_SEND_FIFO_ACC</name>
    <displayName>TWI_DRV_SEND_FIFO_ACC</displayName>
    <description>TWI_DRV Send Data FIFO Access Register</description>
    <addressOffset>0x300</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TWI_DRV_RECV_FIFO_ACC</name>
    <displayName>TWI_DRV_RECV_FIFO_ACC</displayName>
    <description>TWI_DRV Receive Data FIFO Access Register</description>
    <addressOffset>0x304</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral derivedFrom="TWI0">
  <name>TWI1</name>
  <baseAddress>0x05002400</baseAddress>
  <interrupt>
   <name>TWI0</name>
   <value>39</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>TWI1</name>
   <value>40</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>TWI2</name>
   <value>41</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>TWI3</name>
   <value>42</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>S_TWI0</name>
   <value>145</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>S_TWI1</name>
   <value>146</value>
   <description></description>
  </interrupt>
  </peripheral>
  <peripheral derivedFrom="TWI0">
  <name>TWI2</name>
  <baseAddress>0x05002800</baseAddress>
  <interrupt>
   <name>TWI0</name>
   <value>39</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>TWI1</name>
   <value>40</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>TWI2</name>
   <value>41</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>TWI3</name>
   <value>42</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>S_TWI0</name>
   <value>145</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>S_TWI1</name>
   <value>146</value>
   <description></description>
  </interrupt>
  </peripheral>
  <peripheral derivedFrom="TWI0">
  <name>TWI3</name>
  <baseAddress>0x05002C00</baseAddress>
  <interrupt>
   <name>TWI0</name>
   <value>39</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>TWI1</name>
   <value>40</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>TWI2</name>
   <value>41</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>TWI3</name>
   <value>42</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>S_TWI0</name>
   <value>145</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>S_TWI1</name>
   <value>146</value>
   <description></description>
  </interrupt>
  </peripheral>
  <peripheral derivedFrom="TWI0">
  <name>S_TWI0</name>
  <baseAddress>0x07081400</baseAddress>
  <interrupt>
   <name>TWI0</name>
   <value>39</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>TWI1</name>
   <value>40</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>TWI2</name>
   <value>41</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>TWI3</name>
   <value>42</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>S_TWI0</name>
   <value>145</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>S_TWI1</name>
   <value>146</value>
   <description></description>
  </interrupt>
  </peripheral>
  <peripheral derivedFrom="TWI0">
  <name>S_TWI1</name>
  <baseAddress>0x07081800</baseAddress>
  <interrupt>
   <name>TWI0</name>
   <value>39</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>TWI1</name>
   <value>40</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>TWI2</name>
   <value>41</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>TWI3</name>
   <value>42</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>S_TWI0</name>
   <value>145</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>S_TWI1</name>
   <value>146</value>
   <description></description>
  </interrupt>
  </peripheral>
  <peripheral>
  <name>UART0</name>
  <description></description>
  <baseAddress>0x05000000</baseAddress>
  <interrupt>
   <name>UART0</name>
   <value>32</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>UART1</name>
   <value>33</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>UART2</name>
   <value>34</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>UART3</name>
   <value>35</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>UART4</name>
   <value>36</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>R_UART</name>
   <value>144</value>
   <description></description>
  </interrupt>
  <registers>
   <register>
    <name>UART_RBR_THR_DLL</name>
    <displayName>UART_RBR_THR_DLL</displayName>
    <description>UART Receive Buffer Register/Transmit Holding Register</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>UART_DLH_IER</name>
    <displayName>UART_DLH_IER</displayName>
    <description></description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>UART_IIR_FCR</name>
    <displayName>UART_IIR_FCR</displayName>
    <description>UART Interrupt Identity Register/UART FIFO Control Register</description>
    <addressOffset>0x008</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>UART_LCR</name>
    <displayName>UART_LCR</displayName>
    <description>UART Line Control Register</description>
    <addressOffset>0x00C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>UART_MCR</name>
    <displayName>UART_MCR</displayName>
    <description>UART Modem Control Register</description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>UART_LSR</name>
    <displayName>UART_LSR</displayName>
    <description>UART Line Status Register</description>
    <addressOffset>0x014</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>UART_MSR</name>
    <displayName>UART_MSR</displayName>
    <description>UART Modem Status Register</description>
    <addressOffset>0x018</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>UART_SCH</name>
    <displayName>UART_SCH</displayName>
    <description>UART Scratch Register</description>
    <addressOffset>0x01C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>UART_USR</name>
    <displayName>UART_USR</displayName>
    <description>UART Status Register</description>
    <addressOffset>0x07C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>UART_TFL</name>
    <displayName>UART_TFL</displayName>
    <description>UART Transmit FIFO Level Register</description>
    <addressOffset>0x080</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>UART_RFL</name>
    <displayName>UART_RFL</displayName>
    <description>UART Receive FIFO Level Register</description>
    <addressOffset>0x084</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>UART_HSK</name>
    <displayName>UART_HSK</displayName>
    <description>UART DMA Handshake Configuration Register</description>
    <addressOffset>0x088</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>UART_DBG_DLL</name>
    <displayName>UART_DBG_DLL</displayName>
    <description>UART Debug DLL Register</description>
    <addressOffset>0x0B0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>UART_DBG_DLH</name>
    <displayName>UART_DBG_DLH</displayName>
    <description>UART Debug DLH Register</description>
    <addressOffset>0x0B4</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>UART_485_CTL</name>
    <displayName>UART_485_CTL</displayName>
    <description>UART RS485 Control and Status Register</description>
    <addressOffset>0x0C0</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>RS485_ADDR_MATCH</name>
    <displayName>RS485_ADDR_MATCH</displayName>
    <description>UART RS485 Addres Match Register </description>
    <addressOffset>0x0C4</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>BUS_IDLE_CHECK</name>
    <displayName>BUS_IDLE_CHECK</displayName>
    <description>UART RS485 Bus Idle Check Register</description>
    <addressOffset>0x0C8</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>TX_DLY</name>
    <displayName>TX_DLY</displayName>
    <description>UART TX Delay Register</description>
    <addressOffset>0x0CC</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral derivedFrom="UART0">
  <name>UART1</name>
  <baseAddress>0x05000400</baseAddress>
  <interrupt>
   <name>UART0</name>
   <value>32</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>UART1</name>
   <value>33</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>UART2</name>
   <value>34</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>UART3</name>
   <value>35</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>UART4</name>
   <value>36</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>R_UART</name>
   <value>144</value>
   <description></description>
  </interrupt>
  </peripheral>
  <peripheral derivedFrom="UART0">
  <name>UART2</name>
  <baseAddress>0x05000800</baseAddress>
  <interrupt>
   <name>UART0</name>
   <value>32</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>UART1</name>
   <value>33</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>UART2</name>
   <value>34</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>UART3</name>
   <value>35</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>UART4</name>
   <value>36</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>R_UART</name>
   <value>144</value>
   <description></description>
  </interrupt>
  </peripheral>
  <peripheral derivedFrom="UART0">
  <name>UART3</name>
  <baseAddress>0x05000C00</baseAddress>
  <interrupt>
   <name>UART0</name>
   <value>32</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>UART1</name>
   <value>33</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>UART2</name>
   <value>34</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>UART3</name>
   <value>35</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>UART4</name>
   <value>36</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>R_UART</name>
   <value>144</value>
   <description></description>
  </interrupt>
  </peripheral>
  <peripheral derivedFrom="UART0">
  <name>UART4</name>
  <baseAddress>0x05001000</baseAddress>
  <interrupt>
   <name>UART0</name>
   <value>32</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>UART1</name>
   <value>33</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>UART2</name>
   <value>34</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>UART3</name>
   <value>35</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>UART4</name>
   <value>36</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>R_UART</name>
   <value>144</value>
   <description></description>
  </interrupt>
  </peripheral>
  <peripheral derivedFrom="UART0">
  <name>R_UART</name>
  <baseAddress>0x07080000</baseAddress>
  <interrupt>
   <name>UART0</name>
   <value>32</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>UART1</name>
   <value>33</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>UART2</name>
   <value>34</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>UART3</name>
   <value>35</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>UART4</name>
   <value>36</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>R_UART</name>
   <value>144</value>
   <description></description>
  </interrupt>
  </peripheral>
  <peripheral derivedFrom="UART0">
  <name>R_UART</name>
  <baseAddress>0x07080000</baseAddress>
  <interrupt>
   <name>UART0</name>
   <value>32</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>UART1</name>
   <value>33</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>UART2</name>
   <value>34</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>UART3</name>
   <value>35</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>UART4</name>
   <value>36</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>R_UART</name>
   <value>144</value>
   <description></description>
  </interrupt>
  </peripheral>
  <peripheral>
  <name>USB20_OTG_DEVICE</name>
  <description>USB OTG Dual-Role Device controller</description>
  <baseAddress>0x05100000</baseAddress>
  <interrupt>
   <name>USB20_OTG_DEVICE</name>
   <value>64</value>
   <description></description>
  </interrupt>
  <registers>
   <cluster>
    <dim>6</dim>
    <addressOffset>0x00000000</addressOffset>
    <register>
     <name>USB_EPFIFO</name>
     <displayName>USB_EPFIFO</displayName>
     <description>USB_EPFIFO [0..5] USB FIFO Entry for Endpoint N</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
    <dimIncrement>0x018</dimIncrement>
   </cluster>
   <register>
    <name>USB_GCS</name>
    <displayName>USB_GCS</displayName>
    <description>USB_POWER, USB_DEVCTL, USB_EPINDEX, USB_DMACTL USB Global Control and Status Register</description>
    <addressOffset>0x040</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USB_INTTX</name>
    <displayName>USB_INTTX</displayName>
    <description>USB_INTTX USB_EPINTF USB Endpoint Interrupt Flag Register</description>
    <addressOffset>0x044</addressOffset>
    <size>0x10</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USB_INTRX</name>
    <displayName>USB_INTRX</displayName>
    <description>USB_INTRX USB_EPINTF</description>
    <addressOffset>0x046</addressOffset>
    <size>0x10</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USB_INTTXE</name>
    <displayName>USB_INTTXE</displayName>
    <description>USB_INTTXE USB_EPINTE USB Endpoint Interrupt Enable Register</description>
    <addressOffset>0x048</addressOffset>
    <size>0x10</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USB_INTRXE</name>
    <displayName>USB_INTRXE</displayName>
    <description>USB_INTRXE USB_EPINTE</description>
    <addressOffset>0x04A</addressOffset>
    <size>0x10</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USB_INTUSB</name>
    <displayName>USB_INTUSB</displayName>
    <description>USB_INTUSB USB_BUSINTF USB Bus Interrupt Flag Register</description>
    <addressOffset>0x04C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USB_INTUSBE</name>
    <displayName>USB_INTUSBE</displayName>
    <description>USB_INTUSBE USB_BUSINTE USB Bus Interrupt Enable Register</description>
    <addressOffset>0x050</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USB_FNUM</name>
    <displayName>USB_FNUM</displayName>
    <description>USB Frame Number Register</description>
    <addressOffset>0x054</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USB_TESTC</name>
    <displayName>USB_TESTC</displayName>
    <description>USB_TESTC USB Test Control Register</description>
    <addressOffset>0x07C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USB_TXMAXP</name>
    <displayName>USB_TXMAXP</displayName>
    <description>USB_TXMAXP USB EP1~5 Tx Control and Status Register</description>
    <addressOffset>0x080</addressOffset>
    <size>0x10</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USB_TXCSRHI</name>
    <displayName>USB_TXCSRHI</displayName>
    <description>[15:8]: USB_TXCSRH, [7:0]: USB_TXCSRL</description>
    <addressOffset>0x082</addressOffset>
    <size>0x10</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USB_RXMAXP</name>
    <displayName>USB_RXMAXP</displayName>
    <description>USB_RXMAXP USB EP1~5 Rx Control and Status Register</description>
    <addressOffset>0x084</addressOffset>
    <size>0x10</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USB_RXCSRHI</name>
    <displayName>USB_RXCSRHI</displayName>
    <description>USB_RXCSR</description>
    <addressOffset>0x086</addressOffset>
    <size>0x10</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USB_RXCOUNT</name>
    <displayName>USB_RXCOUNT</displayName>
    <description>USB_RXCOUNT</description>
    <addressOffset>0x088</addressOffset>
    <size>0x10</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USB_RXPKTCNT</name>
    <displayName>USB_RXPKTCNT</displayName>
    <description>USB_RXPKTCNT</description>
    <addressOffset>0x08A</addressOffset>
    <size>0x10</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USB_EPATTR</name>
    <displayName>USB_EPATTR</displayName>
    <description>USB_EPATTR USB EP0 Attribute Register, USB EP1~5 Attribute Register</description>
    <addressOffset>0x08C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USB_TXFIFO</name>
    <displayName>USB_TXFIFO</displayName>
    <description>USB_TXFIFO (bits 28:16 Start address of the endpoint FIFO is in units of 8 bytes)</description>
    <addressOffset>0x090</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USB_RXFIFO</name>
    <displayName>USB_RXFIFO</displayName>
    <description>USB_RXFIFO (bits 28:16 Start address of the endpoint FIFO is in units of 8 bytes)</description>
    <addressOffset>0x094</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <cluster>
    <dim>16</dim>
    <addressOffset>0x00000098</addressOffset>
    <registers>
     <register>
      <name>USB_TXFADDR</name>
      <displayName>USB_TXFADDR</displayName>
      <description>USB_TXFADDR</description>
      <addressOffset>0x000</addressOffset>
      <size>0x10</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>USB_TXHADDR</name>
      <displayName>USB_TXHADDR</displayName>
      <description>USB_TXHADDR</description>
      <addressOffset>0x002</addressOffset>
      <size>0x08</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>USB_TXHUBPORT</name>
      <displayName>USB_TXHUBPORT</displayName>
      <description>USB_TXHUBPORT</description>
      <addressOffset>0x003</addressOffset>
      <size>0x08</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>USB_RXFADDR</name>
      <displayName>USB_RXFADDR</displayName>
      <description>USB_RXFADDR</description>
      <addressOffset>0x004</addressOffset>
      <size>0x08</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>USB_RXHADDR</name>
      <displayName>USB_RXHADDR</displayName>
      <description>USB_RXHADDR</description>
      <addressOffset>0x006</addressOffset>
      <size>0x08</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>USB_RXHUBPORT</name>
      <displayName>USB_RXHUBPORT</displayName>
      <description>USB_RXHUBPORT</description>
      <addressOffset>0x007</addressOffset>
      <size>0x08</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
    </registers>
    <dimIncrement>0x070</dimIncrement>
   </cluster>
   <register>
    <name>USB_ISCR</name>
    <displayName>USB_ISCR</displayName>
    <description>HCI Interface Register (HCI_Interface)</description>
    <addressOffset>0x400</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USBPHY_PHYCTL</name>
    <displayName>USBPHY_PHYCTL</displayName>
    <description>USBPHY_PHYCTL</description>
    <addressOffset>0x404</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>HCI_CTRL3</name>
    <displayName>HCI_CTRL3</displayName>
    <description>HCI Control 3 Register (bist)</description>
    <addressOffset>0x408</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PHY_CTRL</name>
    <displayName>PHY_CTRL</displayName>
    <description>PHY Control Register (PHY_Control)</description>
    <addressOffset>0x410</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PHY_OTGCTL</name>
    <displayName>PHY_OTGCTL</displayName>
    <description>Control PHY routing to EHCI or OTG</description>
    <addressOffset>0x420</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PHY_STATUS</name>
    <displayName>PHY_STATUS</displayName>
    <description>PHY Status Register</description>
    <addressOffset>0x424</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USB_SPDCR</name>
    <displayName>USB_SPDCR</displayName>
    <description>HCI SIE Port Disable Control Register</description>
    <addressOffset>0x428</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USB_DMA_INTE</name>
    <displayName>USB_DMA_INTE</displayName>
    <description>USB DMA Interrupt Enable Register</description>
    <addressOffset>0x500</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USB_DMA_INTS</name>
    <displayName>USB_DMA_INTS</displayName>
    <description>USB DMA Interrupt Status Register</description>
    <addressOffset>0x504</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <cluster>
    <dim>8</dim>
    <addressOffset>0x00000540</addressOffset>
    <registers>
     <register>
      <name>CHAN_CFG</name>
      <displayName>CHAN_CFG</displayName>
      <description>USB DMA Channel Configuration Register</description>
      <addressOffset>0x000</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>SDRAM_ADD</name>
      <displayName>SDRAM_ADD</displayName>
      <description>USB DMA SDRAM Start Address Register </description>
      <addressOffset>0x004</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>BC</name>
      <displayName>BC</displayName>
      <description>USB DMA Byte Counter Register</description>
      <addressOffset>0x008</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
     <register>
      <name>RESIDUAL_BC</name>
      <displayName>RESIDUAL_BC</displayName>
      <description>USB DMA RESIDUAL Byte Counter Register</description>
      <addressOffset>0x00C</addressOffset>
      <size>0x20</size>
      <access>read-write</access>
      <resetValue>0x00000000</resetValue>
     </register>
    </registers>
    <dimIncrement>0x080</dimIncrement>
   </cluster>
  </registers>
  </peripheral>
  <peripheral>
  <name>USB20_OTG_PHYC</name>
  <description>HCI Contgroller and PHY Interface Description</description>
  <baseAddress>0x05100400</baseAddress>
  <registers>
   <register>
    <name>USB_CTRL</name>
    <displayName>USB_CTRL</displayName>
    <description>HCI Interface Register - REG_ISCR 0x00</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>HCI_CTRL3</name>
    <displayName>HCI_CTRL3</displayName>
    <description>HCI Control 3 Register</description>
    <addressOffset>0x008</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PHY_CTRL</name>
    <displayName>PHY_CTRL</displayName>
    <description>PHY Control Register </description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>HSIC_PHY_tune1</name>
    <displayName>HSIC_PHY_tune1</displayName>
    <description>HSIC PHY Tune1 Register </description>
    <addressOffset>0x01C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>HSIC_PHY_tune2</name>
    <displayName>HSIC_PHY_tune2</displayName>
    <description>HSIC PHY Tune2 Register - REG_PHY_OTGCTL 0x20</description>
    <addressOffset>0x020</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>HSIC_PHY_tune3</name>
    <displayName>HSIC_PHY_tune3</displayName>
    <description>HSIC PHY Tune3 Register </description>
    <addressOffset>0x024</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USB_SPDCR</name>
    <displayName>USB_SPDCR</displayName>
    <description>HCI SIE Port Disable Control Register </description>
    <addressOffset>0x028</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral derivedFrom="USB20_OTG_PHYC">
  <name>USBPHYC0</name>
  <baseAddress>0x05101800</baseAddress>
  </peripheral>
  <peripheral derivedFrom="USB20_OTG_PHYC">
  <name>USBPHYC1</name>
  <baseAddress>0x05200800</baseAddress>
  </peripheral>
  <peripheral>
  <name>USB20_HOST0_EHCI</name>
  <description></description>
  <baseAddress>0x05101000</baseAddress>
  <interrupt>
   <name>USB20_HOST0_EHCI</name>
   <value>62</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>USB20_HOST1_EHCI</name>
   <value>65</value>
   <description></description>
  </interrupt>
  <registers>
   <register>
    <name>HCCAPBASE</name>
    <displayName>HCCAPBASE</displayName>
    <description>EHCI Capability Register (HCIVERSION and CAPLENGTH) register</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>HCSPARAMS</name>
    <displayName>HCSPARAMS</displayName>
    <description>EHCI Host Control Structural Parameter Register</description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>HCCPARAMS</name>
    <displayName>HCCPARAMS</displayName>
    <description>EHCI Host Control Capability Parameter Register</description>
    <addressOffset>0x008</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>HCSPPORTROUTE</name>
    <displayName>HCSPPORTROUTE</displayName>
    <description>EHCI Companion Port Route Description</description>
    <addressOffset>0x00C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USBCMD</name>
    <displayName>USBCMD</displayName>
    <description>EHCI USB Command Register</description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USBSTS</name>
    <displayName>USBSTS</displayName>
    <description>EHCI USB Status Register</description>
    <addressOffset>0x014</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>USBINTR</name>
    <displayName>USBINTR</displayName>
    <description>EHCI USB Interrupt Enable Register</description>
    <addressOffset>0x018</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>FRINDEX</name>
    <displayName>FRINDEX</displayName>
    <description>EHCI USB Frame Index Register</description>
    <addressOffset>0x01C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>CTRLDSSEGMENT</name>
    <displayName>CTRLDSSEGMENT</displayName>
    <description>EHCI 4G Segment Selector Register</description>
    <addressOffset>0x020</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>PERIODICLISTBASE</name>
    <displayName>PERIODICLISTBASE</displayName>
    <description>EHCI Frame List Base Address Register</description>
    <addressOffset>0x024</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>ASYNCLISTADDR</name>
    <displayName>ASYNCLISTADDR</displayName>
    <description>EHCI Next Asynchronous List Address Register</description>
    <addressOffset>0x028</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
  </registers>
  </peripheral>
  <peripheral derivedFrom="USB20_HOST0_EHCI">
  <name>USB20_HOST1_EHCI</name>
  <baseAddress>0x05200000</baseAddress>
  <interrupt>
   <name>USB20_HOST0_EHCI</name>
   <value>62</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>USB20_HOST1_EHCI</name>
   <value>65</value>
   <description></description>
  </interrupt>
  </peripheral>
  <peripheral>
  <name>USB20_HOST0_OHCI</name>
  <description></description>
  <baseAddress>0x05101400</baseAddress>
  <interrupt>
   <name>USB20_HOST0_OHCI</name>
   <value>63</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>USB20_HOST1_OHCI</name>
   <value>66</value>
   <description></description>
  </interrupt>
  <registers>
   <register>
    <name>O_HcRevision</name>
    <displayName>O_HcRevision</displayName>
    <description>OHCI Revision Register (not documented)</description>
    <addressOffset>0x000</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>O_HcControl</name>
    <displayName>O_HcControl</displayName>
    <description>OHCI Control Register</description>
    <addressOffset>0x004</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>O_HcCommandStatus</name>
    <displayName>O_HcCommandStatus</displayName>
    <description>OHCI Command Status Register</description>
    <addressOffset>0x008</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>O_HcInterruptStatus</name>
    <displayName>O_HcInterruptStatus</displayName>
    <description>OHCI Interrupt Status Register</description>
    <addressOffset>0x00C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>O_HcInterruptEnable</name>
    <displayName>O_HcInterruptEnable</displayName>
    <description>OHCI Interrupt Enable Register</description>
    <addressOffset>0x010</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>O_HcInterruptDisable</name>
    <displayName>O_HcInterruptDisable</displayName>
    <description>OHCI Interrupt Disable Register</description>
    <addressOffset>0x014</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>O_HcHCCA</name>
    <displayName>O_HcHCCA</displayName>
    <description>OHCI HCCA Base</description>
    <addressOffset>0x018</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>O_HcPeriodCurrentED</name>
    <displayName>O_HcPeriodCurrentED</displayName>
    <description>OHCI Period Current ED Base</description>
    <addressOffset>0x01C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>O_HcControlHeadED</name>
    <displayName>O_HcControlHeadED</displayName>
    <description>OHCI Control Head ED Base</description>
    <addressOffset>0x020</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>O_HcControlCurrentED</name>
    <displayName>O_HcControlCurrentED</displayName>
    <description>OHCI Control Current ED Base</description>
    <addressOffset>0x024</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>O_HcBulkHeadED</name>
    <displayName>O_HcBulkHeadED</displayName>
    <description>OHCI Bulk Head ED Base</description>
    <addressOffset>0x028</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>O_HcBulkCurrentED</name>
    <displayName>O_HcBulkCurrentED</displayName>
    <description>OHCI Bulk Current ED Base</description>
    <addressOffset>0x02C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>O_HcDoneHead</name>
    <displayName>O_HcDoneHead</displayName>
    <description>OHCI Done Head Base</description>
    <addressOffset>0x030</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>O_HcFmInterval</name>
    <displayName>O_HcFmInterval</displayName>
    <description>OHCI Frame Interval Register</description>
    <addressOffset>0x034</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>O_HcFmRemaining</name>
    <displayName>O_HcFmRemaining</displayName>
    <description>OHCI Frame Remaining Register</description>
    <addressOffset>0x038</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>O_HcFmNumber</name>
    <displayName>O_HcFmNumber</displayName>
    <description>OHCI Frame Number Register</description>
    <addressOffset>0x03C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>O_HcPerioddicStart</name>
    <displayName>O_HcPerioddicStart</displayName>
    <description>OHCI Periodic Start Register</description>
    <addressOffset>0x040</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>O_HcLSThreshold</name>
    <displayName>O_HcLSThreshold</displayName>
    <description>OHCI LS Threshold Register</description>
    <addressOffset>0x044</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>O_HcRhDescriptorA</name>
    <displayName>O_HcRhDescriptorA</displayName>
    <description>OHCI Root Hub Descriptor Register A</description>
    <addressOffset>0x048</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>O_HcRhDesriptorB</name>
    <displayName>O_HcRhDesriptorB</displayName>
    <description>OHCI Root Hub Descriptor Register B</description>
    <addressOffset>0x04C</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <register>
    <name>O_HcRhStatus</name>
    <displayName>O_HcRhStatus</displayName>
    <description>OHCI Root Hub Status Register</description>
    <addressOffset>0x050</addressOffset>
    <size>0x20</size>
    <access>read-write</access>
    <resetValue>0x00000000</resetValue>
   </register>
   <cluster>
    <dim>1</dim>
    <addressOffset>0x00000054</addressOffset>
    <register>
     <name>O_HcRhPortStatus</name>
     <displayName>O_HcRhPortStatus</displayName>
     <description>OHCI Root Hub Port Status Register</description>
     <addressOffset>0x000</addressOffset>
     <size>0x20</size>
     <access>read-write</access>
     <resetValue>0x00000000</resetValue>
    </register>
    <dimIncrement>0x004</dimIncrement>
   </cluster>
  </registers>
  </peripheral>
  <peripheral derivedFrom="USB20_HOST0_OHCI">
  <name>USB20_HOST1_OHCI</name>
  <baseAddress>0x05200400</baseAddress>
  <interrupt>
   <name>USB20_HOST0_OHCI</name>
   <value>63</value>
   <description></description>
  </interrupt>
  <interrupt>
   <name>USB20_HOST1_OHCI</name>
   <value>66</value>
   <description></description>
  </interrupt>
  </peripheral>
 </peripherals>
 <vendor>
 </vendor>
</device >
