From 68e30435e397e4c16a9aa2291386ab3b92e87252 Mon Sep 17 00:00:00 2001
From: "hongbo.wang" <hongbo.wang@nxp.com>
Date: Sun, 28 Feb 2021 08:31:53 +0800
Subject: [PATCH 06/19] configs: ls1046ardb: Add dpaa support for non-root
 linux cell

Signed-off-by: hongbo.wang <hongbo.wang@nxp.com>
---
 configs/arm64/dts/inmate-ls1046a-rdb-dpaa.dts | 969 ++++++++++++++++++
 configs/arm64/ls1046a-rdb-dpaa-linux-demo.c   | 213 ++++
 2 files changed, 1182 insertions(+)
 create mode 100644 configs/arm64/dts/inmate-ls1046a-rdb-dpaa.dts
 create mode 100644 configs/arm64/ls1046a-rdb-dpaa-linux-demo.c

diff --git a/configs/arm64/dts/inmate-ls1046a-rdb-dpaa.dts b/configs/arm64/dts/inmate-ls1046a-rdb-dpaa.dts
new file mode 100644
index 00000000..23973e9d
--- /dev/null
+++ b/configs/arm64/dts/inmate-ls1046a-rdb-dpaa.dts
@@ -0,0 +1,969 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Device Tree for inmate cell on NXP ls1046a RDB platform
+ *
+ * Copyright 2020-2021 NXP
+ *
+ * Jiafei Pan <jiafei.pan@nxp.com>
+ * hongbo.wang <hongbo.wang@nxp.com>
+ */
+
+/dts-v1/;
+
+#include <dt-bindings/interrupt-controller/arm-gic.h>
+
+/ {
+	compatible = "fsl,ls1046a-rdb", "fsl,ls1046a";
+	model = "LS1046A RDB Board";
+	interrupt-parent = <&gic>;
+	#address-cells = <2>;
+	#size-cells = <2>;
+
+	aliases {
+		serial0 = &duart1;
+		fman0 = &fman0;
+		ethernet0 = &enet0;
+		ethernet1 = &enet1;
+		ethernet2 = &enet2;
+		ethernet3 = &enet3;
+		ethernet4 = &enet4;
+		ethernet5 = &enet5;
+		ethernet6 = &enet6;
+		ethernet7 = &enet7;
+	};
+
+	cpus {
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		cpu2: cpu@2 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a72";
+			reg = <0x2>;
+			clocks = <&clockgen 1 0>;
+			next-level-cache = <&l2>;
+			cpu-idle-states = <&CPU_PH20>;
+			#cooling-cells = <2>;
+			enable-method = "psci";
+		};
+
+		cpu3: cpu@3 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a72";
+			reg = <0x3>;
+			clocks = <&clockgen 1 0>;
+			next-level-cache = <&l2>;
+			cpu-idle-states = <&CPU_PH20>;
+			#cooling-cells = <2>;
+			enable-method = "psci";
+		};
+
+		l2: l2-cache {
+			compatible = "cache";
+		};
+	};
+
+	chosen {
+		stdout-path = "serial0:115200n8";
+	};
+
+	idle-states {
+		entry-method = "psci";
+
+		CPU_PH20: cpu-ph20 {
+			compatible = "arm,idle-state";
+			idle-state-name = "PH20";
+			arm,psci-suspend-param = <0x0>;
+			entry-latency-us = <1000>;
+			exit-latency-us = <1000>;
+			min-residency-us = <3000>;
+		};
+	};
+
+	reserved-memory {
+		#address-cells = <2>;
+		#size-cells = <2>;
+		ranges;
+
+		bman_fbpr: bman-fbpr {
+			compatible = "shared-dma-pool";
+			size = <0 0x1000000>;
+			alignment = <0 0x1000000>;
+			no-map;
+		};
+
+		qman_fqd: qman-fqd {
+			compatible = "shared-dma-pool";
+			size = <0 0x800000>;
+			alignment = <0 0x800000>;
+			no-map;
+		};
+
+		qman_pfdr: qman-pfdr {
+			compatible = "shared-dma-pool";
+			size = <0 0x2000000>;
+			alignment = <0 0x2000000>;
+			no-map;
+		};
+	};
+
+	sysclk: sysclk {
+		compatible = "fixed-clock";
+		#clock-cells = <0>;
+		clock-frequency = <100000000>;
+		clock-output-names = "sysclk";
+	};
+
+	reboot {
+		compatible ="syscon-reboot";
+		regmap = <&dcfg>;
+		offset = <0xb0>;
+		mask = <0x02>;
+	};
+
+	timer {
+		compatible = "arm,armv8-timer";
+		interrupts = <GIC_PPI 13 (GIC_CPU_MASK_RAW(0xf) |
+					  IRQ_TYPE_LEVEL_LOW)>,
+			     <GIC_PPI 14 (GIC_CPU_MASK_RAW(0xf) |
+					  IRQ_TYPE_LEVEL_LOW)>,
+			     <GIC_PPI 11 (GIC_CPU_MASK_RAW(0xf) |
+					  IRQ_TYPE_LEVEL_LOW)>,
+			     <GIC_PPI 10 (GIC_CPU_MASK_RAW(0xf) |
+					  IRQ_TYPE_LEVEL_LOW)>;
+	};
+
+	gic: interrupt-controller@1410000 {
+		compatible = "arm,gic-400";
+		#interrupt-cells = <3>;
+		interrupt-controller;
+		reg = <0x0 0x1410000 0 0x10000>, /* GICD */
+		      <0x0 0x142f000 0 0x1000>, /* GICC */
+		      <0x0 0x1440000 0 0x20000>, /* GICH */
+		      <0x0 0x146f000 0 0x1000>; /* GICV */
+		interrupts = <GIC_PPI 9 (GIC_CPU_MASK_RAW(0xf) |
+					 IRQ_TYPE_LEVEL_LOW)>;
+	};
+
+	soc: soc {
+		compatible = "simple-bus";
+		#address-cells = <2>;
+		#size-cells = <2>;
+		ranges;
+		dma-ranges = <0x0 0x0 0x0 0x0 0x10000 0x00000000>;
+
+
+		ddr: memory-controller@1080000 {
+			compatible = "fsl,qoriq-memory-controller";
+			reg = <0x0 0x1080000 0x0 0x1000>;
+			interrupts = <GIC_SPI 144 IRQ_TYPE_LEVEL_HIGH>;
+			big-endian;
+			dma-coherent;
+		};
+
+
+		dcfg: dcfg@1ee0000 {
+			compatible = "fsl,ls1046a-dcfg", "syscon";
+			reg = <0x0 0x1ee0000 0x0 0x1000>;
+			big-endian;
+			dma-coherent;
+		};
+
+		clockgen: clocking@1ee1000 {
+			compatible = "fsl,ls1046a-clockgen";
+			reg = <0x0 0x1ee1000 0x0 0x1000>;
+			#clock-cells = <2>;
+			clocks = <&sysclk>;
+			dma-coherent;
+		};
+
+		duart1: serial@21c0600 {
+			compatible = "fsl,ns16550", "ns16550a";
+			reg = <0x00 0x21c0600 0x0 0x100>;
+			clocks = <&clockgen 4 1>;
+			status = "okay";
+			dma-coherent;
+		};
+
+		qman: qman@1880000 {
+			compatible = "fsl,qman";
+			reg = <0x0 0x1880000 0x0 0x10000>;
+			interrupts = <GIC_SPI 45 IRQ_TYPE_LEVEL_HIGH>;
+			memory-region = <&qman_fqd &qman_pfdr>;
+			dma-coherent;
+			clock-frequency = <300000000>;
+		};
+
+		bman: bman@1890000 {
+			compatible = "fsl,bman";
+			reg = <0x0 0x1890000 0x0 0x10000>;
+			interrupts = <GIC_SPI 45 IRQ_TYPE_LEVEL_HIGH>;
+			memory-region = <&bman_fbpr>;
+			dma-coherent;
+		};
+
+		bportals: bman-portals@508000000 {
+			ranges = <0x0 0x5 0x08000000 0x8000000>;
+			dma-coherent;
+		};
+
+		qportals: qman-portals@500000000 {
+			ranges = <0x0 0x5 0x00000000 0x8000000>;
+			dma-coherent;
+		};
+
+		ptp_timer0: ptp-timer@1afe000 {
+			compatible = "fsl,fman-ptp-timer", "fsl,fman-rtc";
+			reg = <0x0 0x1afe000 0x0 0x1000>;
+			interrupts = <GIC_SPI 44 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&clockgen 3 0>;
+			dma-coherent;
+		};
+
+		/* fman3-0 */
+		fman0: fman@1a00000 {
+			#address-cells = <1>;
+			#size-cells = <1>;
+			cell-index = <0>;
+			compatible = "fsl,fman";
+			ranges = <0x0 0x0 0x1a00000 0xfe000>;
+			reg = <0x0 0x1a00000 0x0 0xfe000>;
+			interrupts = <GIC_SPI 44 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 45 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&clockgen 3 0>;
+			clock-names = "fmanclk";
+			fsl,qman-channel-range = <0x800 0x10>;
+			ptimer-handle = <&ptp_timer0>;
+			dma-coherent;
+
+			cc {
+				compatible = "fsl,fman-cc";
+			};
+
+			muram@0 {
+				compatible = "fsl,fman-muram";
+				reg = <0x0 0x60000>;
+			};
+
+			bmi@80000 {
+				compatible = "fsl,fman-bmi";
+				reg = <0x80000 0x400>;
+			};
+
+			qmi@80400 {
+				compatible = "fsl,fman-qmi";
+				reg = <0x80400 0x400>;
+			};
+
+			fman0_oh1: port@82000 {
+				cell-index = <0>;
+				compatible = "fsl,fman-port-oh";
+				reg = <0x82000 0x1000>;
+				fsl,qman-channel-id = <0x809>;
+			};
+
+			fman0_oh2: port@83000 {
+				cell-index = <1>;
+				compatible = "fsl,fman-port-oh";
+				reg = <0x83000 0x1000>;
+				fsl,qman-channel-id = <0x80a>;
+			};
+
+			fman0_oh3: port@84000 {
+				cell-index = <2>;
+				compatible = "fsl,fman-port-oh";
+				reg = <0x84000 0x1000>;
+				fsl,qman-channel-id = <0x80b>;
+			};
+
+			fman0_oh4: port@85000 {
+				cell-index = <3>;
+				compatible = "fsl,fman-port-oh";
+				reg = <0x85000 0x1000>;
+				fsl,qman-channel-id = <0x80c>;
+			};
+
+			fman0_oh5: port@86000 {
+				cell-index = <4>;
+				compatible = "fsl,fman-port-oh";
+				reg = <0x86000 0x1000>;
+				fsl,qman-channel-id = <0x80d>;
+			};
+
+			fman0_oh6: port@87000 {
+				cell-index = <5>;
+				compatible = "fsl,fman-port-oh";
+				reg = <0x87000 0x1000>;
+				fsl,qman-channel-id = <0x80e>;
+			};
+
+			policer@c0000 {
+				compatible = "fsl,fman-policer";
+				reg = <0xc0000 0x1000>;
+			};
+
+			keygen@c1000 {
+				compatible = "fsl,fman-keygen";
+				reg = <0xc1000 0x1000>;
+			};
+
+			dma@c2000 {
+				compatible = "fsl,fman-dma";
+				reg = <0xc2000 0x1000>;
+			};
+
+			fpm@c3000 {
+				compatible = "fsl,fman-fpm";
+				reg = <0xc3000 0x1000>;
+			};
+
+			parser@c7000 {
+				compatible = "fsl,fman-parser";
+				reg = <0xc7000 0x1000>;
+			};
+
+			vsps@dc000 {
+				compatible = "fsl,fman-vsps";
+				reg = <0xdc000 0x1000>;
+			};
+
+			mdio0: mdio@fc000 {
+				#address-cells = <1>;
+				#size-cells = <0>;
+				compatible = "fsl,fman-memac-mdio", "fsl,fman-xmdio";
+				reg = <0xfc000 0x1000>;
+			};
+
+			xmdio0: mdio@fd000 {
+				#address-cells = <1>;
+				#size-cells = <0>;
+				compatible = "fsl,fman-memac-mdio", "fsl,fman-xmdio";
+				reg = <0xfd000 0x1000>;
+			};
+
+			/* fman3-0-1g-0 */
+			fman0_rx_0x08: port@88000 {
+				cell-index = <0x8>;
+				compatible = "fsl,fman-v3-port-rx", "fsl,fman-port-1g-rx";
+				reg = <0x88000 0x1000>;
+			};
+
+			fman0_tx_0x28: port@a8000 {
+				cell-index = <0x28>;
+				compatible = "fsl,fman-v3-port-tx", "fsl,fman-port-1g-tx";
+				reg = <0xa8000 0x1000>;
+				fsl,qman-channel-id = <0x802>;
+			};
+
+			ethernet@e0000 {
+				cell-index = <0>;
+				compatible = "fsl,fman-memac";
+				reg = <0xe0000 0x1000>;
+				fsl,fman-ports = <&fman0_rx_0x08 &fman0_tx_0x28>;
+				ptp-timer = <&ptp_timer0>;
+				pcsphy-handle = <&pcsphy0>;
+			};
+
+			mdio@e1000 {
+				#address-cells = <1>;
+				#size-cells = <0>;
+				compatible = "fsl,fman-memac-mdio", "fsl,fman-xmdio";
+				reg = <0xe1000 0x1000>;
+
+				pcsphy0: ethernet-phy@0 {
+					reg = <0x0>;
+				};
+			};
+
+			/* fman3-0-1g-1 */
+			fman0_rx_0x09: port@89000 {
+				cell-index = <0x9>;
+				compatible = "fsl,fman-v3-port-rx", "fsl,fman-port-1g-rx";
+				reg = <0x89000 0x1000>;
+			};
+
+			fman0_tx_0x29: port@a9000 {
+				cell-index = <0x29>;
+				compatible = "fsl,fman-v3-port-tx", "fsl,fman-port-1g-tx";
+				reg = <0xa9000 0x1000>;
+				fsl,qman-channel-id = <0x803>;
+			};
+
+			ethernet@e2000 {
+				cell-index = <1>;
+				compatible = "fsl,fman-memac";
+				reg = <0xe2000 0x1000>;
+				fsl,fman-ports = <&fman0_rx_0x09 &fman0_tx_0x29>;
+				ptp-timer = <&ptp_timer0>;
+				pcsphy-handle = <&pcsphy1>;
+			};
+
+			mdio@e3000 {
+				#address-cells = <1>;
+				#size-cells = <0>;
+				compatible = "fsl,fman-memac-mdio", "fsl,fman-xmdio";
+				reg = <0xe3000 0x1000>;
+
+				pcsphy1: ethernet-phy@0 {
+					reg = <0x0>;
+				};
+			};
+
+			/* fman3-0-1g-2 */
+			fman0_rx_0x0a: port@8a000 {
+				cell-index = <0xa>;
+				compatible = "fsl,fman-v3-port-rx", "fsl,fman-port-1g-rx";
+				reg = <0x8a000 0x1000>;
+			};
+
+			fman0_tx_0x2a: port@aa000 {
+				cell-index = <0x2a>;
+				compatible = "fsl,fman-v3-port-tx", "fsl,fman-port-1g-tx";
+				reg = <0xaa000 0x1000>;
+				fsl,qman-channel-id = <0x804>;
+			};
+
+			ethernet@e4000 {
+				cell-index = <2>;
+				compatible = "fsl,fman-memac";
+				reg = <0xe4000 0x1000>;
+				fsl,fman-ports = <&fman0_rx_0x0a &fman0_tx_0x2a>;
+				ptp-timer = <&ptp_timer0>;
+				pcsphy-handle = <&pcsphy2>;
+			};
+
+			mdio@e5000 {
+				#address-cells = <1>;
+				#size-cells = <0>;
+				compatible = "fsl,fman-memac-mdio", "fsl,fman-xmdio";
+				reg = <0xe5000 0x1000>;
+
+				pcsphy2: ethernet-phy@0 {
+					reg = <0x0>;
+				};
+			};
+
+			/* fman3-0-1g-3 */
+			fman0_rx_0x0b: port@8b000 {
+				cell-index = <0xb>;
+				compatible = "fsl,fman-v3-port-rx", "fsl,fman-port-1g-rx";
+				reg = <0x8b000 0x1000>;
+			};
+
+			fman0_tx_0x2b: port@ab000 {
+				cell-index = <0x2b>;
+				compatible = "fsl,fman-v3-port-tx", "fsl,fman-port-1g-tx";
+				reg = <0xab000 0x1000>;
+				fsl,qman-channel-id = <0x805>;
+			};
+
+			ethernet@e6000 {
+				cell-index = <3>;
+				compatible = "fsl,fman-memac";
+				reg = <0xe6000 0x1000>;
+				fsl,fman-ports = <&fman0_rx_0x0b &fman0_tx_0x2b>;
+				ptp-timer = <&ptp_timer0>;
+				pcsphy-handle = <&pcsphy3>;
+			};
+
+			mdio@e7000 {
+				#address-cells = <1>;
+				#size-cells = <0>;
+				compatible = "fsl,fman-memac-mdio", "fsl,fman-xmdio";
+				reg = <0xe7000 0x1000>;
+
+				pcsphy3: ethernet-phy@0 {
+					reg = <0x0>;
+				};
+			};
+
+			/* fman3-0-1g-4 */
+			fman0_rx_0x0c: port@8c000 {
+				cell-index = <0xc>;
+				compatible = "fsl,fman-v3-port-rx", "fsl,fman-port-1g-rx";
+				reg = <0x8c000 0x1000>;
+			};
+
+			fman0_tx_0x2c: port@ac000 {
+				cell-index = <0x2c>;
+				compatible = "fsl,fman-v3-port-tx", "fsl,fman-port-1g-tx";
+				reg = <0xac000 0x1000>;
+				fsl,qman-channel-id = <0x806>;
+			};
+
+			ethernet@e8000 {
+				cell-index = <4>;
+				compatible = "fsl,fman-memac";
+				reg = <0xe8000 0x1000>;
+				fsl,fman-ports = <&fman0_rx_0x0c &fman0_tx_0x2c>;
+				ptp-timer = <&ptp_timer0>;
+				pcsphy-handle = <&pcsphy4>;
+			};
+
+			mdio@e9000 {
+				#address-cells = <1>;
+				#size-cells = <0>;
+				compatible = "fsl,fman-memac-mdio", "fsl,fman-xmdio";
+				reg = <0xe9000 0x1000>;
+
+				pcsphy4: ethernet-phy@0 {
+					reg = <0x0>;
+				};
+			};
+
+			/* fman3-0-1g-5 */
+			fman0_rx_0x0d: port@8d000 {
+				cell-index = <0xd>;
+				compatible = "fsl,fman-v3-port-rx", "fsl,fman-port-1g-rx";
+				reg = <0x8d000 0x1000>;
+			};
+
+			fman0_tx_0x2d: port@ad000 {
+				cell-index = <0x2d>;
+				compatible = "fsl,fman-v3-port-tx", "fsl,fman-port-1g-tx";
+				reg = <0xad000 0x1000>;
+				fsl,qman-channel-id = <0x807>;
+			};
+
+			ethernet@ea000 {
+				cell-index = <5>;
+				compatible = "fsl,fman-memac";
+				reg = <0xea000 0x1000>;
+				fsl,fman-ports = <&fman0_rx_0x0d &fman0_tx_0x2d>;
+				ptp-timer = <&ptp_timer0>;
+				pcsphy-handle = <&pcsphy5>;
+			};
+
+			mdio@eb000 {
+				#address-cells = <1>;
+				#size-cells = <0>;
+				compatible = "fsl,fman-memac-mdio", "fsl,fman-xmdio";
+				reg = <0xeb000 0x1000>;
+
+				pcsphy5: ethernet-phy@0 {
+					reg = <0x0>;
+				};
+			};
+
+			/* fman3-0-10g-0 */
+			fman0_rx_0x10: port@90000 {
+				cell-index = <0x10>;
+				compatible = "fsl,fman-v3-port-rx", "fsl,fman-port-10g-rx";
+				reg = <0x90000 0x1000>;
+				fsl,fman-10g-port;
+			};
+
+			fman0_tx_0x30: port@b0000 {
+				cell-index = <0x30>;
+				compatible = "fsl,fman-v3-port-tx", "fsl,fman-port-10g-tx";
+				reg = <0xb0000 0x1000>;
+				fsl,fman-10g-port;
+				fsl,qman-channel-id = <0x800>;
+			};
+
+			ethernet@f0000 {
+				cell-index = <0x8>;
+				compatible = "fsl,fman-memac";
+				reg = <0xf0000 0x1000>;
+				fsl,fman-ports = <&fman0_rx_0x10 &fman0_tx_0x30>;
+				pcsphy-handle = <&pcsphy6>;
+			};
+
+			mdio@f1000 {
+				#address-cells = <1>;
+				#size-cells = <0>;
+				compatible = "fsl,fman-memac-mdio", "fsl,fman-xmdio";
+				reg = <0xf1000 0x1000>;
+
+				pcsphy6: ethernet-phy@0 {
+					reg = <0x0>;
+				};
+			};
+
+			/* fman3-0-10g-1 */
+			fman0_rx_0x11: port@91000 {
+				cell-index = <0x11>;
+				compatible = "fsl,fman-v3-port-rx", "fsl,fman-port-10g-rx";
+				reg = <0x91000 0x1000>;
+				fsl,fman-10g-port;
+			};
+
+			fman0_tx_0x31: port@b1000 {
+				cell-index = <0x31>;
+				compatible = "fsl,fman-v3-port-tx", "fsl,fman-port-10g-tx";
+				reg = <0xb1000 0x1000>;
+				fsl,fman-10g-port;
+				fsl,qman-channel-id = <0x801>;
+			};
+
+			ethernet@f2000 {
+				cell-index = <0x9>;
+				compatible = "fsl,fman-memac";
+				reg = <0xf2000 0x1000>;
+				fsl,fman-ports = <&fman0_rx_0x11 &fman0_tx_0x31>;
+				pcsphy-handle = <&pcsphy7>;
+			};
+
+			mdio@f3000 {
+				#address-cells = <1>;
+				#size-cells = <0>;
+				compatible = "fsl,fman-memac-mdio", "fsl,fman-xmdio";
+				reg = <0xf3000 0x1000>;
+
+				pcsphy7: ethernet-phy@0 {
+					reg = <0x0>;
+				};
+			};
+
+		};
+
+		fsldpaa: fsl,dpaa {
+			compatible = "fsl,ls1043a-dpaa", "simple-bus", "fsl,dpaa";
+			dma-coherent;
+			ethernet@0 {
+				compatible = "fsl,dpa-ethernet";
+				fsl,fman-mac = <&enet0>;
+				dma-coherent;
+				status = "disabled";
+			};
+			ethernet@1 {
+				compatible = "fsl,dpa-ethernet";
+				fsl,fman-mac = <&enet1>;
+				dma-coherent;
+				status = "disabled";
+			};
+			ethernet@2 {
+				compatible = "fsl,dpa-ethernet";
+				fsl,fman-mac = <&enet2>;
+				dma-coherent;
+			};
+			ethernet@3 {
+				compatible = "fsl,dpa-ethernet";
+				fsl,fman-mac = <&enet3>;
+				dma-coherent;
+			};
+			ethernet@4 {
+				compatible = "fsl,dpa-ethernet";
+				fsl,fman-mac = <&enet4>;
+				dma-coherent;
+			};
+			ethernet@5 {
+				compatible = "fsl,dpa-ethernet";
+				fsl,fman-mac = <&enet5>;
+				dma-coherent;
+			};
+			ethernet@8 {
+				compatible = "fsl,dpa-ethernet";
+				fsl,fman-mac = <&enet6>;
+				dma-coherent;
+			};
+			ethernet@9 {
+				compatible = "fsl,dpa-ethernet";
+				fsl,fman-mac = <&enet7>;
+				dma-coherent;
+			};
+		};
+
+	};
+
+	pci@c0700000 {
+		compatible = "pci-host-ecam-generic";
+		device_type = "pci";
+		bus-range = <0 0>;
+		#address-cells = <3>;
+		#size-cells = <2>;
+		#interrupt-cells = <1>;
+		interrupt-map-mask = <0 0 0 7>;
+		interrupt-map = <0 0 0 1 &gic GIC_SPI 28 IRQ_TYPE_EDGE_RISING>,
+			<0 0 0 2 &gic GIC_SPI 29 IRQ_TYPE_EDGE_RISING>,
+			<0 0 0 3 &gic GIC_SPI 30 IRQ_TYPE_EDGE_RISING>,
+			<0 0 0 4 &gic GIC_SPI 31 IRQ_TYPE_EDGE_RISING>;
+		reg = <0x0 0xc0700000 0x0 0x100000>;
+		ranges = <0x02000000 0x00 0x10000000 0x0 0x10000000 0x00 0x10000>;
+	};
+
+	psci {
+		compatible = "arm,psci-1.0";
+		method = "smc";
+	};
+
+};
+
+&qportals {
+	#address-cells = <1>;
+	#size-cells = <1>;
+	compatible = "simple-bus";
+
+	qportal0: qman-portal@0 {
+		compatible = "fsl,qman-portal-3.2.1", "fsl,qman-portal";
+		reg = <0x0 0x4000>, <0x4000000 0x4000>;
+		interrupts = <GIC_SPI 172 IRQ_TYPE_LEVEL_HIGH>;
+		cell-index = <0>;
+	};
+
+	qportal1: qman-portal@10000 {
+		compatible = "fsl,qman-portal-3.2.1", "fsl,qman-portal";
+		reg = <0x10000 0x4000>, <0x4010000 0x4000>;
+		interrupts = <GIC_SPI 174 IRQ_TYPE_LEVEL_HIGH>;
+		cell-index = <1>;
+	};
+
+	qportal2: qman-portal@20000 {
+		compatible = "fsl,qman-portal-3.2.1", "fsl,qman-portal";
+		reg = <0x20000 0x4000>, <0x4020000 0x4000>;
+		interrupts = <GIC_SPI 176 IRQ_TYPE_LEVEL_HIGH>;
+		cell-index = <2>;
+	};
+
+	qportal3: qman-portal@30000 {
+		compatible = "fsl,qman-portal-3.2.1", "fsl,qman-portal";
+		reg = <0x30000 0x4000>, <0x4030000 0x4000>;
+		interrupts = <GIC_SPI 178 IRQ_TYPE_LEVEL_HIGH>;
+		cell-index = <3>;
+	};
+
+	qportal4: qman-portal@40000 {
+		compatible = "fsl,qman-portal-3.2.1", "fsl,qman-portal";
+		reg = <0x40000 0x4000>, <0x4040000 0x4000>;
+		interrupts = <GIC_SPI 180 IRQ_TYPE_LEVEL_HIGH>;
+		cell-index = <4>;
+	};
+
+	qportal5: qman-portal@50000 {
+		compatible = "fsl,qman-portal-3.2.1", "fsl,qman-portal";
+		reg = <0x50000 0x4000>, <0x4050000 0x4000>;
+		interrupts = <GIC_SPI 182 IRQ_TYPE_LEVEL_HIGH>;
+		cell-index = <5>;
+	};
+
+	qportal6: qman-portal@60000 {
+		compatible = "fsl,qman-portal-3.2.1", "fsl,qman-portal";
+		reg = <0x60000 0x4000>, <0x4060000 0x4000>;
+		interrupts = <GIC_SPI 184 IRQ_TYPE_LEVEL_HIGH>;
+		cell-index = <6>;
+	};
+
+	qportal7: qman-portal@70000 {
+		compatible = "fsl,qman-portal-3.2.1", "fsl,qman-portal";
+		reg = <0x70000 0x4000>, <0x4070000 0x4000>;
+		interrupts = <GIC_SPI 186 IRQ_TYPE_LEVEL_HIGH>;
+		cell-index = <7>;
+	};
+
+	qportal8: qman-portal@80000 {
+		compatible = "fsl,qman-portal-3.2.1", "fsl,qman-portal";
+		reg = <0x80000 0x4000>, <0x4080000 0x4000>;
+		interrupts = <GIC_SPI 188 IRQ_TYPE_LEVEL_HIGH>;
+		cell-index = <8>;
+	};
+
+	qportal9: qman-portal@90000 {
+		compatible = "fsl,qman-portal-3.2.1", "fsl,qman-portal";
+		reg = <0x90000 0x4000>, <0x4090000 0x4000>;
+		interrupts = <GIC_SPI 190 IRQ_TYPE_LEVEL_HIGH>;
+		cell-index = <9>;
+	};
+
+	qman-fqids@0 {
+		compatible = "fsl,fqid-range";
+		fsl,fqid-range = <256 256>;
+	};
+
+	qman-fqids@1 {
+		compatible = "fsl,fqid-range";
+		fsl,fqid-range = <32768 32768>;
+	};
+
+	qman-pools@0 {
+		compatible = "fsl,pool-channel-range";
+		fsl,pool-channel-range = <0x401 0xf>;
+	};
+
+	qman-cgrids@0 {
+		compatible = "fsl,cgrid-range";
+		fsl,cgrid-range = <0 256>;
+	};
+
+	qman-ceetm@0 {
+		compatible = "fsl,qman-ceetm";
+		fsl,ceetm-lfqid-range = <0xf00000 0x1000>;
+		fsl,ceetm-sp-range = <0 16>;
+		fsl,ceetm-lni-range = <0 8>;
+		fsl,ceetm-channel-range = <0 32>;
+	};
+};
+
+&bportals {
+	#address-cells = <1>;
+	#size-cells = <1>;
+	compatible = "simple-bus";
+
+	bman-portal@0 {
+		compatible = "fsl,bman-portal-2.1.3", "fsl,bman-portal";
+		reg = <0x0 0x4000>, <0x4000000 0x4000>;
+		interrupts = <GIC_SPI 173 IRQ_TYPE_LEVEL_HIGH>;
+		cell-index = <0>;
+	};
+
+	bman-portal@10000 {
+		compatible = "fsl,bman-portal-2.1.3", "fsl,bman-portal";
+		reg = <0x10000 0x4000>, <0x4010000 0x4000>;
+		interrupts = <GIC_SPI 175 IRQ_TYPE_LEVEL_HIGH>;
+		cell-index = <1>;
+	};
+
+	bman-portal@20000 {
+		compatible = "fsl,bman-portal-2.1.3", "fsl,bman-portal";
+		reg = <0x20000 0x4000>, <0x4020000 0x4000>;
+		interrupts = <GIC_SPI 177 IRQ_TYPE_LEVEL_HIGH>;
+		cell-index = <2>;
+	};
+
+	bman-portal@30000 {
+		compatible = "fsl,bman-portal-2.1.3", "fsl,bman-portal";
+		reg = <0x30000 0x4000>, <0x4030000 0x4000>;
+		interrupts = <GIC_SPI 179 IRQ_TYPE_LEVEL_HIGH>;
+		cell-index = <3>;
+	};
+
+	bman-portal@40000 {
+		compatible = "fsl,bman-portal-2.1.3", "fsl,bman-portal";
+		reg = <0x40000 0x4000>, <0x4040000 0x4000>;
+		interrupts = <GIC_SPI 181 IRQ_TYPE_LEVEL_HIGH>;
+		cell-index = <4>;
+	};
+
+	bman-portal@50000 {
+		compatible = "fsl,bman-portal-2.1.3", "fsl,bman-portal";
+		reg = <0x50000 0x4000>, <0x4050000 0x4000>;
+		interrupts = <GIC_SPI 183 IRQ_TYPE_LEVEL_HIGH>;
+		cell-index = <5>;
+	};
+
+	bman-portal@60000 {
+		compatible = "fsl,bman-portal-2.1.3", "fsl,bman-portal";
+		reg = <0x60000 0x4000>, <0x4060000 0x4000>;
+		interrupts = <GIC_SPI 185 IRQ_TYPE_LEVEL_HIGH>;
+		cell-index = <6>;
+	};
+
+	bman-portal@70000 {
+		compatible = "fsl,bman-portal-2.1.3", "fsl,bman-portal";
+		reg = <0x70000 0x4000>, <0x4070000 0x4000>;
+		interrupts = <GIC_SPI 187 IRQ_TYPE_LEVEL_HIGH>;
+		cell-index = <7>;
+	};
+
+	bman-portal@80000 {
+		compatible = "fsl,bman-portal-2.1.3", "fsl,bman-portal";
+		reg = <0x80000 0x4000>, <0x4080000 0x4000>;
+		interrupts = <GIC_SPI 189 IRQ_TYPE_LEVEL_HIGH>;
+		cell-index = <8>;
+	};
+
+	bman-portal@90000 {
+		compatible = "fsl,bman-portal-2.1.3", "fsl,bman-portal";
+		reg = <0x90000 0x4000>, <0x4090000 0x4000>;
+		interrupts = <GIC_SPI 191 IRQ_TYPE_LEVEL_HIGH>;
+		cell-index = <9>;
+	};
+
+	bman-bpids@0 {
+		compatible = "fsl,bpid-range";
+		fsl,bpid-range = <32 32>;
+	};
+};
+
+&fman0 {
+	compatible = "fsl,fman", "simple-bus";
+
+	/* these aliases provide the FMan ports mapping */
+	enet0: ethernet@e0000 {
+		status = "disabled";
+	};
+
+	enet1: ethernet@e2000 {
+		status = "disabled";
+	};
+
+	enet2: ethernet@e4000 {
+		phy-handle = <&rgmii_phy1>;
+		phy-connection-type = "rgmii-id";
+		local-mac-address = [0e 09 00 01 03 07];
+	};
+
+	enet3: ethernet@e6000 {
+		phy-handle = <&rgmii_phy2>;
+		phy-connection-type = "rgmii-id";
+		local-mac-address = [0e 09 00 01 03 08];
+	};
+
+	enet4: ethernet@e8000 {
+		phy-handle = <&sgmii_phy1>;
+		phy-connection-type = "sgmii";
+		local-mac-address = [0e 09 00 01 03 09];
+	};
+
+	enet5: ethernet@ea000 {
+		phy-handle = <&sgmii_phy2>;
+		phy-connection-type = "sgmii";
+		local-mac-address = [0e 09 00 01 03 0a];
+	};
+
+	enet6: ethernet@f0000 { /* 10GEC1 */
+		phy-handle = <&aqr106_phy>;
+		phy-connection-type = "xgmii";
+		local-mac-address = [0e 09 00 01 03 04];
+	};
+
+	enet7: ethernet@f2000 { /* 10GEC2 */
+		fixed-link = <0 1 1000 0 0>;
+		phy-connection-type = "xgmii";
+		local-mac-address = [0e 09 00 01 03 0b];
+	};
+
+	mdio@fc000 {
+		rgmii_phy1: ethernet-phy@1 {
+			reg = <0x1>;
+		};
+
+		rgmii_phy2: ethernet-phy@2 {
+			reg = <0x2>;
+		};
+
+		sgmii_phy1: ethernet-phy@3 {
+			reg = <0x3>;
+		};
+
+		sgmii_phy2: ethernet-phy@4 {
+			reg = <0x4>;
+		};
+	};
+
+	mdio@fd000 {
+		aqr106_phy: ethernet-phy@0 {
+			compatible = "ethernet-phy-ieee802.3-c45";
+			interrupts = <0 131 4>;
+			reg = <0x0>;
+		};
+	};
+};
+
+&bman_fbpr {
+	compatible = "fsl,bman-fbpr";
+	alloc-ranges = <0 0 0x10000 0>;
+};
+&qman_fqd {
+	compatible = "fsl,qman-fqd";
+	alloc-ranges = <0 0 0x10000 0>;
+};
+&qman_pfdr {
+	compatible = "fsl,qman-pfdr";
+	alloc-ranges = <0 0 0x10000 0>;
+};
+
+&soc {
+	fman@1a00000 {
+#include "inmate-ls1046a-rdb-fman-ucode.dtsi"
+	};
+};
diff --git a/configs/arm64/ls1046a-rdb-dpaa-linux-demo.c b/configs/arm64/ls1046a-rdb-dpaa-linux-demo.c
new file mode 100644
index 00000000..a28e12f4
--- /dev/null
+++ b/configs/arm64/ls1046a-rdb-dpaa-linux-demo.c
@@ -0,0 +1,213 @@
+/*
+ * ls1046a RDB target - linux-demo
+ *
+ * Copyright 2020-2021 NXP
+ *
+ * Authors:
+ *  Jiafei Pan <jiafei.pan@nxp.com>
+ *  Hongbo Wang <hongbo.wang@nxp.com>
+ *
+ * This work is licensed under the terms of the GNU GPL, version 2.  See
+ * the COPYING file in the top-level directory.
+ */
+
+#include <jailhouse/types.h>
+#include <jailhouse/cell-config.h>
+
+struct {
+	struct jailhouse_cell_desc cell;
+	__u64 cpus[1];
+	struct jailhouse_memory mem_regions[23];
+	struct jailhouse_irqchip irqchips[2];
+	struct jailhouse_pci_device pci_devices[2];
+} __attribute__((packed)) config = {
+	.cell = {
+		.signature = JAILHOUSE_CELL_DESC_SIGNATURE,
+		.revision = JAILHOUSE_CONFIG_REVISION,
+		.name = "linux-inmate-demo",
+		.flags = JAILHOUSE_CELL_PASSIVE_COMMREG,
+
+		.cpu_set_size = sizeof(config.cpus),
+		.num_memory_regions = ARRAY_SIZE(config.mem_regions),
+		.num_irqchips = ARRAY_SIZE(config.irqchips),
+		.num_pci_devices = ARRAY_SIZE(config.pci_devices),
+		.vpci_irq_base = 60 - 32,  /* vPCI INTx: 60,61,62,63 */
+	},
+
+	.cpus = {
+		0xc,
+	},
+
+	.mem_regions = {
+		/* IVSHMEM shared memory region for 00:00.0 */ {
+			.phys_start = 0xc0500000,
+			.virt_start = 0xc0500000,
+			.size = 0x1000,
+			.flags = JAILHOUSE_MEM_READ | JAILHOUSE_MEM_ROOTSHARED,
+		},
+		{
+			.phys_start = 0xc0501000,
+			.virt_start = 0xc0501000,
+			.size = 0x9000,
+			.flags = JAILHOUSE_MEM_READ | JAILHOUSE_MEM_WRITE |
+				JAILHOUSE_MEM_ROOTSHARED,
+		},
+		{
+			.phys_start = 0xc050a000,
+			.virt_start = 0xc050a000,
+			.size = 0x2000,
+			.flags = JAILHOUSE_MEM_READ | JAILHOUSE_MEM_ROOTSHARED,
+		},
+		{
+			.phys_start = 0xc050c000,
+			.virt_start = 0xc050c000,
+			.size = 0x2000,
+			.flags = JAILHOUSE_MEM_READ | JAILHOUSE_MEM_ROOTSHARED,
+		},
+		{
+			.phys_start = 0xc050e000,
+			.virt_start = 0xc050e000,
+			.size = 0x2000,
+			.flags = JAILHOUSE_MEM_READ | JAILHOUSE_MEM_WRITE |
+				JAILHOUSE_MEM_ROOTSHARED,
+		},
+		/* IVSHMEM shared memory regions for 00:01.0 (networking) */
+		JAILHOUSE_SHMEM_NET_REGIONS(0xc0600000, 1),
+		/* DUART1 */ {
+			.phys_start = 0x21c0000,
+			.virt_start = 0x21c0000,
+			.size = 0x1000,
+			.flags = JAILHOUSE_MEM_READ | JAILHOUSE_MEM_WRITE |
+				JAILHOUSE_MEM_IO | JAILHOUSE_MEM_ROOTSHARED,
+		},
+		/* clockgen */ {
+                        .phys_start = 0x01ee1000,
+                        .virt_start = 0x01ee1000,
+                        .size = 0x1000,
+                        .flags = JAILHOUSE_MEM_READ | JAILHOUSE_MEM_WRITE |
+                                JAILHOUSE_MEM_IO | JAILHOUSE_MEM_ROOTSHARED,
+                },
+		/* qman */ {
+			.phys_start = 0x01880000,
+			.virt_start = 0x01880000,
+			.size = 0x10000,
+			.flags = JAILHOUSE_MEM_READ | JAILHOUSE_MEM_WRITE |
+				JAILHOUSE_MEM_IO,
+		},
+                /* bman */ {
+                        .phys_start = 0x01890000,
+                        .virt_start = 0x01890000,
+                        .size = 0x10000,
+                        .flags = JAILHOUSE_MEM_READ | JAILHOUSE_MEM_WRITE |
+                                JAILHOUSE_MEM_IO,
+                },
+		/* fman */ {
+			.phys_start = 0x01a00000,
+			.virt_start = 0x01a00000,
+			.size = 0x100000,
+			.flags = JAILHOUSE_MEM_READ | JAILHOUSE_MEM_WRITE |
+				JAILHOUSE_MEM_IO,
+		},
+		/* qportals CE */ {
+			.phys_start = 0x500000000,
+			.virt_start = 0x500000000,
+			.size = 0x4000000,
+			.flags = JAILHOUSE_MEM_READ | JAILHOUSE_MEM_WRITE,
+		},
+		/* qportals CI */ {
+			.phys_start = 0x504000000,
+			.virt_start = 0x504000000,
+			.size = 0x4000000,
+			.flags = JAILHOUSE_MEM_READ | JAILHOUSE_MEM_WRITE |
+				JAILHOUSE_MEM_IO,
+		},
+		/* bportals CE */ {
+			.phys_start = 0x508000000,
+			.virt_start = 0x508000000,
+			.size = 0x4000000,
+			.flags = JAILHOUSE_MEM_READ | JAILHOUSE_MEM_WRITE,
+		},
+		/* bportals CI */ {
+			.phys_start = 0x50c000000,
+			.virt_start = 0x50c000000,
+			.size = 0x4000000,
+			.flags = JAILHOUSE_MEM_READ | JAILHOUSE_MEM_WRITE |
+				JAILHOUSE_MEM_IO,
+		},
+		/* dcfg */ {
+			.phys_start = 0x01ee0000,
+			.virt_start = 0x01ee0000,
+			.size = 0x1000,
+			.flags = JAILHOUSE_MEM_READ | JAILHOUSE_MEM_WRITE |
+				JAILHOUSE_MEM_IO,
+		},
+		/* RAM */ {
+			.phys_start = 0xc0400000,
+			.virt_start = 0,
+			.size = 0x00010000, /* 64K */
+			.flags = JAILHOUSE_MEM_READ | JAILHOUSE_MEM_WRITE |
+				JAILHOUSE_MEM_EXECUTE | JAILHOUSE_MEM_LOADABLE,
+		},
+		/* RAM: Top at DRAM1 2GB Space */ {
+			.phys_start = 0xc0900000,
+			.virt_start = 0xc0900000,
+			.size = 0x33700000,
+			.flags = JAILHOUSE_MEM_READ | JAILHOUSE_MEM_WRITE |
+				JAILHOUSE_MEM_EXECUTE | JAILHOUSE_MEM_DMA |
+				JAILHOUSE_MEM_LOADABLE,
+		},
+		/* communication region */ {
+			.virt_start = 0x80000000,
+			.size = 0x00001000,
+			.flags = JAILHOUSE_MEM_READ | JAILHOUSE_MEM_WRITE |
+				JAILHOUSE_MEM_COMM_REGION,
+		},
+	},
+
+	.irqchips = {
+		/* GIC-400 */ {
+			.address = 0x1410000,
+			.pin_base = 32,
+			.pin_bitmap = {
+				1 << (60 - 32)  | 1 << (61 - 32) |
+					1 << (62 - 32) | 1 << (63 -32), /* vPCI */
+				1 << (44 + 32 - 64) | 1 << (45 + 32 - 64),
+				0,
+				0,
+			},
+		},
+		/* GIC-400 */ {
+			.address = 0x1410000,
+			.pin_base = 160,
+			.pin_bitmap = {
+				1 << (131 + 32 - 160),  /* 10G PHY */
+				0xfffff000,
+				0,
+				0,
+			},
+		},
+	},
+
+	.pci_devices = {
+		{ /* IVSHMEM 00:00.0 (demo) */
+			.type = JAILHOUSE_PCI_TYPE_IVSHMEM,
+			.domain = 0,
+			.bdf = 0 << 3,
+			.bar_mask = JAILHOUSE_IVSHMEM_BAR_MASK_INTX,
+			.shmem_regions_start = 0,
+			.shmem_dev_id = 2,
+			.shmem_peers = 3,
+			.shmem_protocol = JAILHOUSE_SHMEM_PROTO_UNDEFINED,
+		},
+		{ /* IVSHMEM 00:01.0 (networking) */
+			.type = JAILHOUSE_PCI_TYPE_IVSHMEM,
+			.domain = 0,
+			.bdf = 1 << 3,
+			.bar_mask = JAILHOUSE_IVSHMEM_BAR_MASK_INTX,
+			.shmem_regions_start = 5,
+			.shmem_dev_id = 1,
+			.shmem_peers = 2,
+			.shmem_protocol = JAILHOUSE_SHMEM_PROTO_VETH,
+		},
+	},
+};
-- 
2.25.1

