// Seed: 1348950118
module module_0;
  assign id_1 = id_1;
endmodule
module module_1 (
    output supply1 id_0,
    input tri id_1,
    input supply0 id_2,
    input supply1 id_3,
    input wand id_4,
    input supply1 id_5,
    input supply0 id_6,
    output wor id_7,
    output wor id_8,
    output tri1 id_9,
    input tri id_10,
    input wand id_11
);
  assign id_7 = id_2 - id_4;
  id_13 :
  assert property (@(posedge 1 or posedge id_5 * 1) 1);
  module_0();
endmodule
