{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1542955428217 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542955428232 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 23 00:43:48 2018 " "Processing started: Fri Nov 23 00:43:48 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542955428232 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542955428232 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ACL_Machine -c ACL_Machine " "Command: quartus_map --read_settings_files=on --write_settings_files=off ACL_Machine -c ACL_Machine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542955428232 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1542955428779 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1542955428779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_logic_acl.v 1 1 " "Found 1 design units, including 1 entities, in source file output_logic_acl.v" { { "Info" "ISGN_ENTITY_NAME" "1 Output_Logic_ACL " "Found entity 1: Output_Logic_ACL" {  } { { "Output_Logic_ACL.v" "" { Text "U:/Classes/CPRE281/finalProj/Auto_Change_Lanes/Output_Logic_ACL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542955436701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542955436701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_logic_acl.v 1 1 " "Found 1 design units, including 1 entities, in source file input_logic_acl.v" { { "Info" "ISGN_ENTITY_NAME" "1 Input_Logic_ACL " "Found entity 1: Input_Logic_ACL" {  } { { "Input_Logic_ACL.v" "" { Text "U:/Classes/CPRE281/finalProj/Auto_Change_Lanes/Input_Logic_ACL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542955436795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542955436795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_logic_mod5_counter_acl.v 1 1 " "Found 1 design units, including 1 entities, in source file input_logic_mod5_counter_acl.v" { { "Info" "ISGN_ENTITY_NAME" "1 Input_Logic_Mod5_Counter_ACL " "Found entity 1: Input_Logic_Mod5_Counter_ACL" {  } { { "Input_Logic_Mod5_Counter_ACL.v" "" { Text "U:/Classes/CPRE281/finalProj/Auto_Change_Lanes/Input_Logic_Mod5_Counter_ACL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542955436888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542955436888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_logic_mod5_counter_acl.v 1 1 " "Found 1 design units, including 1 entities, in source file output_logic_mod5_counter_acl.v" { { "Info" "ISGN_ENTITY_NAME" "1 Output_Logic_Mod5_Counter_ACL " "Found entity 1: Output_Logic_Mod5_Counter_ACL" {  } { { "Output_Logic_Mod5_Counter_ACL.v" "" { Text "U:/Classes/CPRE281/finalProj/Auto_Change_Lanes/Output_Logic_Mod5_Counter_ACL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542955436987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542955436987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod5_counter_acl.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mod5_counter_acl.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Mod5_Counter_ACL " "Found entity 1: Mod5_Counter_ACL" {  } { { "Mod5_Counter_ACL.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Auto_Change_Lanes/Mod5_Counter_ACL.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542955437096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542955437096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acl_machine.bdf 1 1 " "Found 1 design units, including 1 entities, in source file acl_machine.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ACL_Machine " "Found entity 1: ACL_Machine" {  } { { "ACL_Machine.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Auto_Change_Lanes/ACL_Machine.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542955437174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542955437174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lane_change_acl.v 1 1 " "Found 1 design units, including 1 entities, in source file lane_change_acl.v" { { "Info" "ISGN_ENTITY_NAME" "1 Change_Lanes_ACL " "Found entity 1: Change_Lanes_ACL" {  } { { "Lane_Change_ACL.v" "" { Text "U:/Classes/CPRE281/finalProj/Auto_Change_Lanes/Lane_Change_ACL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542955437284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542955437284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_combiner_acl.v 1 1 " "Found 1 design units, including 1 entities, in source file bus_combiner_acl.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bus_Combiner_ACL " "Found entity 1: Bus_Combiner_ACL" {  } { { "Bus_Combiner_ACL.v" "" { Text "U:/Classes/CPRE281/finalProj/Auto_Change_Lanes/Bus_Combiner_ACL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542955437393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542955437393 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ACL_Machine " "Elaborating entity \"ACL_Machine\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1542955437424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Change_Lanes_ACL Change_Lanes_ACL:inst2 " "Elaborating entity \"Change_Lanes_ACL\" for hierarchy \"Change_Lanes_ACL:inst2\"" {  } { { "ACL_Machine.bdf" "inst2" { Schematic "U:/Classes/CPRE281/finalProj/Auto_Change_Lanes/ACL_Machine.bdf" { { 384 968 1128 464 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542955437628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bus_Combiner_ACL Bus_Combiner_ACL:inst3 " "Elaborating entity \"Bus_Combiner_ACL\" for hierarchy \"Bus_Combiner_ACL:inst3\"" {  } { { "ACL_Machine.bdf" "inst3" { Schematic "U:/Classes/CPRE281/finalProj/Auto_Change_Lanes/ACL_Machine.bdf" { { 384 816 968 464 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542955437800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mod5_Counter_ACL Mod5_Counter_ACL:inst " "Elaborating entity \"Mod5_Counter_ACL\" for hierarchy \"Mod5_Counter_ACL:inst\"" {  } { { "ACL_Machine.bdf" "inst" { Schematic "U:/Classes/CPRE281/finalProj/Auto_Change_Lanes/ACL_Machine.bdf" { { 400 512 752 496 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542955437971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Output_Logic_Mod5_Counter_ACL Mod5_Counter_ACL:inst\|Output_Logic_Mod5_Counter_ACL:inst9 " "Elaborating entity \"Output_Logic_Mod5_Counter_ACL\" for hierarchy \"Mod5_Counter_ACL:inst\|Output_Logic_Mod5_Counter_ACL:inst9\"" {  } { { "Mod5_Counter_ACL.bdf" "inst9" { Schematic "U:/Classes/CPRE281/finalProj/Auto_Change_Lanes/Mod5_Counter_ACL.bdf" { { 400 776 928 480 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542955438190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Input_Logic_Mod5_Counter_ACL Mod5_Counter_ACL:inst\|Input_Logic_Mod5_Counter_ACL:inst " "Elaborating entity \"Input_Logic_Mod5_Counter_ACL\" for hierarchy \"Mod5_Counter_ACL:inst\|Input_Logic_Mod5_Counter_ACL:inst\"" {  } { { "Mod5_Counter_ACL.bdf" "inst" { Schematic "U:/Classes/CPRE281/finalProj/Auto_Change_Lanes/Mod5_Counter_ACL.bdf" { { 392 480 632 472 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542955438362 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1542955439612 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1542955440785 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542955440785 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "20 " "Implemented 20 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1542955441332 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1542955441332 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9 " "Implemented 9 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1542955441332 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1542955441332 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "665 " "Peak virtual memory: 665 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542955441567 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 23 00:44:01 2018 " "Processing ended: Fri Nov 23 00:44:01 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542955441567 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542955441567 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542955441567 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1542955441567 ""}
