// Seed: 1459554466
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2 = id_1;
  wire id_4;
  wire [-1 : (  (  (  1  )  )  )] id_5;
endmodule
module module_1 #(
    parameter id_0 = 32'd33,
    parameter id_2 = 32'd48
) (
    output tri1 _id_0,
    input  wor  id_1,
    output tri  _id_2
);
  logic [-1 : id_0] id_4 = -1 & id_4;
  logic [-1  +  id_0 : -1  -  id_2] id_5 = id_4;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_4
  );
  wire id_6;
endmodule
