CORE buechi
../../verilog/SVA/cover_sequence1.sv
--buechi --bound 10 --numbered-trace
^\[main\.p0\] cover \(main\.x == 2 ##1 main\.x == 3 ##1 main\.x == 4\): PROVED$
^\[main\.p1\] cover \(main\.x == 2 ##1 main\.x == 3 ##1 main\.x == 5\): REFUTED up to bound 10$
^EXIT=10$
^SIGNAL=0$
--
^warning: ignoring
--
