Project Name - final
Incase Errors

1. In case Counterfile (Digital verilog block) isnt found rerun ngveri.

2. Rise time and fall time for all blocks in Ki-Cad tab- adc,dac,counterr, and Reset pulse signal have 
	rise time = fall time = 1ps=0.000000000001s

	circuit will not function properly if any of above is missed or changed.
	so set the again if they are missing.

3. contact incase of any unresolvable error, if any files is not properly configured
	nityanand.e21@nsut.ac.in

Acknowledgents
http://iitb.ac.in/
https://www.google.co.in/
https://fossee.in/
https://spoken-tutorial.org/
https://www.vlsisystemdesign.com/
https://www.c2s.gov.in/
(edited)