// Generated by HSAILTestGen (version 3.1) with the following options: -package=single -iset=amd:mipmap -model=large -profile=base
module &module:1:0:$base:$large:$default;
extension "amd:mipmap";
extension "IMAGE";

function &TestFunc()()
{

@aux_label_0:
	ret;
};
indirect function &TestIndirFunc()()
{

@aux_label_1:
	ret;
};

kernel &TestKernel()
{

@aux_label_2:
	ret;
};
signature &TestSignature()();
global_s32 &GlobalVar[16];
group_s32 &GroupVar[16];
private_s32 &PrivateVar[16];
readonly_s32 &ReadonlyVar[16];
global_roimg &GlobalROImg[8];
global_woimg &GlobalWOImg[8];
global_rwimg &GlobalRWImg[8];
readonly_roimg &ReadonlyROImg[8];
readonly_rwimg &ReadonlyRWImg[8];
global_samp &GlobalSamp[8];
readonly_samp &ReadonlySamp[8];
global_sig64 &GlobalSig64[8];
readonly_sig64 &ReadonlySig64[8];
fbarrier &Fbarrier;

kernel &Test()
{
	spill_s32 %SpillVar[16];
	// 
	// Next sample
	// 
	amd_mipmap_rdimagelod_v4_1d_u32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, $s0, $s0;
	// 
	amd_mipmap_rdimagelod_v4_1d_u32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, -1, $s0;
	amd_mipmap_rdimagelod_v4_1d_u32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, WAVESIZE, $s0;
	amd_mipmap_rdimagelod_v4_1d_u32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, $s0, 0Fffffffff;
	amd_mipmap_rdimagelod_v4_1d_equiv(1)_u32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, $s0, $s0;
	amd_mipmap_rdimagelod_v4_1d_equiv(2)_u32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, $s0, $s0;
	amd_mipmap_rdimagelod_v4_1d_equiv(255)_u32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, $s0, $s0;
	// 
	// Next sample
	// 
	amd_mipmap_rdimagelod_v4_2d_u32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), $s0;
	// 
	amd_mipmap_rdimagelod_v4_2d_u32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, (WAVESIZE, -1), $s0;
	amd_mipmap_rdimagelod_v4_2d_u32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, (0, $s0), $s0;
	amd_mipmap_rdimagelod_v4_2d_u32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s1), $s0;
	amd_mipmap_rdimagelod_v4_2d_u32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), 0Fffffffff;
	amd_mipmap_rdimagelod_v4_2d_equiv(1)_u32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), $s0;
	amd_mipmap_rdimagelod_v4_2d_equiv(2)_u32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), $s0;
	amd_mipmap_rdimagelod_v4_2d_equiv(255)_u32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_rdimagelod_v4_3d_u32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), $s0;
	// 
	amd_mipmap_rdimagelod_v4_3d_u32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, (WAVESIZE, -1, -1), $s0;
	amd_mipmap_rdimagelod_v4_3d_u32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, (0, -1, $s0), $s0;
	amd_mipmap_rdimagelod_v4_3d_u32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s1, $s2), $s0;
	amd_mipmap_rdimagelod_v4_3d_u32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), 0Fffffffff;
	amd_mipmap_rdimagelod_v4_3d_equiv(1)_u32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_rdimagelod_v4_3d_equiv(2)_u32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_rdimagelod_v4_3d_equiv(255)_u32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_rdimagelod_v4_1da_u32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), $s0;
	// 
	amd_mipmap_rdimagelod_v4_1da_u32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, (WAVESIZE, -1), $s0;
	amd_mipmap_rdimagelod_v4_1da_u32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, (0, $s0), $s0;
	amd_mipmap_rdimagelod_v4_1da_u32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s1), $s0;
	amd_mipmap_rdimagelod_v4_1da_u32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), 0Fffffffff;
	amd_mipmap_rdimagelod_v4_1da_equiv(1)_u32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), $s0;
	amd_mipmap_rdimagelod_v4_1da_equiv(2)_u32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), $s0;
	amd_mipmap_rdimagelod_v4_1da_equiv(255)_u32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_rdimagelod_v4_2da_u32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), $s0;
	// 
	amd_mipmap_rdimagelod_v4_2da_u32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, (WAVESIZE, -1, -1), $s0;
	amd_mipmap_rdimagelod_v4_2da_u32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, (0, -1, $s0), $s0;
	amd_mipmap_rdimagelod_v4_2da_u32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s1, $s2), $s0;
	amd_mipmap_rdimagelod_v4_2da_u32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), 0Fffffffff;
	amd_mipmap_rdimagelod_v4_2da_equiv(1)_u32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_rdimagelod_v4_2da_equiv(2)_u32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_rdimagelod_v4_2da_equiv(255)_u32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_rdimagelod_2ddepth_u32_roimg_s32	$s0, $d0, $d0, ($s0, $s0), $s0;
	// 
	amd_mipmap_rdimagelod_2ddepth_u32_roimg_s32	$s0, $d0, $d0, (WAVESIZE, -1), $s0;
	amd_mipmap_rdimagelod_2ddepth_u32_roimg_s32	$s0, $d0, $d0, (0, $s0), $s0;
	amd_mipmap_rdimagelod_2ddepth_u32_roimg_s32	$s0, $d0, $d0, ($s0, $s1), $s0;
	amd_mipmap_rdimagelod_2ddepth_u32_roimg_s32	$s0, $d0, $d0, ($s0, $s0), 0Fffffffff;
	amd_mipmap_rdimagelod_2ddepth_equiv(1)_u32_roimg_s32	$s0, $d0, $d0, ($s0, $s0), $s0;
	amd_mipmap_rdimagelod_2ddepth_equiv(2)_u32_roimg_s32	$s0, $d0, $d0, ($s0, $s0), $s0;
	amd_mipmap_rdimagelod_2ddepth_equiv(255)_u32_roimg_s32	$s0, $d0, $d0, ($s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_rdimagelod_2dadepth_u32_roimg_s32	$s0, $d0, $d0, ($s0, $s0, $s0), $s0;
	// 
	amd_mipmap_rdimagelod_2dadepth_u32_roimg_s32	$s0, $d0, $d0, (WAVESIZE, -1, -1), $s0;
	amd_mipmap_rdimagelod_2dadepth_u32_roimg_s32	$s0, $d0, $d0, (0, -1, $s0), $s0;
	amd_mipmap_rdimagelod_2dadepth_u32_roimg_s32	$s0, $d0, $d0, ($s0, $s1, $s2), $s0;
	amd_mipmap_rdimagelod_2dadepth_u32_roimg_s32	$s0, $d0, $d0, ($s0, $s0, $s0), 0Fffffffff;
	amd_mipmap_rdimagelod_2dadepth_equiv(1)_u32_roimg_s32	$s0, $d0, $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_rdimagelod_2dadepth_equiv(2)_u32_roimg_s32	$s0, $d0, $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_rdimagelod_2dadepth_equiv(255)_u32_roimg_s32	$s0, $d0, $d0, ($s0, $s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_rdimagelod_v4_1d_s32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, $s0, $s0;
	// 
	amd_mipmap_rdimagelod_v4_1d_s32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, -1, $s0;
	amd_mipmap_rdimagelod_v4_1d_s32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, WAVESIZE, $s0;
	amd_mipmap_rdimagelod_v4_1d_s32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, $s0, 0Fffffffff;
	amd_mipmap_rdimagelod_v4_1d_equiv(1)_s32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, $s0, $s0;
	amd_mipmap_rdimagelod_v4_1d_equiv(2)_s32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, $s0, $s0;
	amd_mipmap_rdimagelod_v4_1d_equiv(255)_s32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, $s0, $s0;
	// 
	// Next sample
	// 
	amd_mipmap_rdimagelod_v4_2d_s32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), $s0;
	// 
	amd_mipmap_rdimagelod_v4_2d_s32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, (WAVESIZE, -1), $s0;
	amd_mipmap_rdimagelod_v4_2d_s32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, (0, $s0), $s0;
	amd_mipmap_rdimagelod_v4_2d_s32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s1), $s0;
	amd_mipmap_rdimagelod_v4_2d_s32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), 0Fffffffff;
	amd_mipmap_rdimagelod_v4_2d_equiv(1)_s32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), $s0;
	amd_mipmap_rdimagelod_v4_2d_equiv(2)_s32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), $s0;
	amd_mipmap_rdimagelod_v4_2d_equiv(255)_s32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_rdimagelod_v4_3d_s32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), $s0;
	// 
	amd_mipmap_rdimagelod_v4_3d_s32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, (WAVESIZE, -1, -1), $s0;
	amd_mipmap_rdimagelod_v4_3d_s32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, (0, -1, $s0), $s0;
	amd_mipmap_rdimagelod_v4_3d_s32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s1, $s2), $s0;
	amd_mipmap_rdimagelod_v4_3d_s32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), 0Fffffffff;
	amd_mipmap_rdimagelod_v4_3d_equiv(1)_s32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_rdimagelod_v4_3d_equiv(2)_s32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_rdimagelod_v4_3d_equiv(255)_s32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_rdimagelod_v4_1da_s32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), $s0;
	// 
	amd_mipmap_rdimagelod_v4_1da_s32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, (WAVESIZE, -1), $s0;
	amd_mipmap_rdimagelod_v4_1da_s32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, (0, $s0), $s0;
	amd_mipmap_rdimagelod_v4_1da_s32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s1), $s0;
	amd_mipmap_rdimagelod_v4_1da_s32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), 0Fffffffff;
	amd_mipmap_rdimagelod_v4_1da_equiv(1)_s32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), $s0;
	amd_mipmap_rdimagelod_v4_1da_equiv(2)_s32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), $s0;
	amd_mipmap_rdimagelod_v4_1da_equiv(255)_s32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_rdimagelod_v4_2da_s32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), $s0;
	// 
	amd_mipmap_rdimagelod_v4_2da_s32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, (WAVESIZE, -1, -1), $s0;
	amd_mipmap_rdimagelod_v4_2da_s32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, (0, -1, $s0), $s0;
	amd_mipmap_rdimagelod_v4_2da_s32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s1, $s2), $s0;
	amd_mipmap_rdimagelod_v4_2da_s32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), 0Fffffffff;
	amd_mipmap_rdimagelod_v4_2da_equiv(1)_s32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_rdimagelod_v4_2da_equiv(2)_s32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_rdimagelod_v4_2da_equiv(255)_s32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_rdimagelod_2ddepth_s32_roimg_s32	$s0, $d0, $d0, ($s0, $s0), $s0;
	// 
	amd_mipmap_rdimagelod_2ddepth_s32_roimg_s32	$s0, $d0, $d0, (WAVESIZE, -1), $s0;
	amd_mipmap_rdimagelod_2ddepth_s32_roimg_s32	$s0, $d0, $d0, (0, $s0), $s0;
	amd_mipmap_rdimagelod_2ddepth_s32_roimg_s32	$s0, $d0, $d0, ($s0, $s1), $s0;
	amd_mipmap_rdimagelod_2ddepth_s32_roimg_s32	$s0, $d0, $d0, ($s0, $s0), 0Fffffffff;
	amd_mipmap_rdimagelod_2ddepth_equiv(1)_s32_roimg_s32	$s0, $d0, $d0, ($s0, $s0), $s0;
	amd_mipmap_rdimagelod_2ddepth_equiv(2)_s32_roimg_s32	$s0, $d0, $d0, ($s0, $s0), $s0;
	amd_mipmap_rdimagelod_2ddepth_equiv(255)_s32_roimg_s32	$s0, $d0, $d0, ($s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_rdimagelod_2dadepth_s32_roimg_s32	$s0, $d0, $d0, ($s0, $s0, $s0), $s0;
	// 
	amd_mipmap_rdimagelod_2dadepth_s32_roimg_s32	$s0, $d0, $d0, (WAVESIZE, -1, -1), $s0;
	amd_mipmap_rdimagelod_2dadepth_s32_roimg_s32	$s0, $d0, $d0, (0, -1, $s0), $s0;
	amd_mipmap_rdimagelod_2dadepth_s32_roimg_s32	$s0, $d0, $d0, ($s0, $s1, $s2), $s0;
	amd_mipmap_rdimagelod_2dadepth_s32_roimg_s32	$s0, $d0, $d0, ($s0, $s0, $s0), 0Fffffffff;
	amd_mipmap_rdimagelod_2dadepth_equiv(1)_s32_roimg_s32	$s0, $d0, $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_rdimagelod_2dadepth_equiv(2)_s32_roimg_s32	$s0, $d0, $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_rdimagelod_2dadepth_equiv(255)_s32_roimg_s32	$s0, $d0, $d0, ($s0, $s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_rdimagelod_v4_1d_f16_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, $s0, $s0;
	// 
	amd_mipmap_rdimagelod_v4_1d_f16_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, -1, $s0;
	amd_mipmap_rdimagelod_v4_1d_f16_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, WAVESIZE, $s0;
	amd_mipmap_rdimagelod_v4_1d_f16_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, $s0, 0Fffffffff;
	amd_mipmap_rdimagelod_v4_1d_equiv(1)_f16_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, $s0, $s0;
	amd_mipmap_rdimagelod_v4_1d_equiv(2)_f16_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, $s0, $s0;
	amd_mipmap_rdimagelod_v4_1d_equiv(255)_f16_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, $s0, $s0;
	// 
	// Next sample
	// 
	amd_mipmap_rdimagelod_v4_2d_f16_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), $s0;
	// 
	amd_mipmap_rdimagelod_v4_2d_f16_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, (WAVESIZE, -1), $s0;
	amd_mipmap_rdimagelod_v4_2d_f16_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, (0, $s0), $s0;
	amd_mipmap_rdimagelod_v4_2d_f16_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s1), $s0;
	amd_mipmap_rdimagelod_v4_2d_f16_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), 0Fffffffff;
	amd_mipmap_rdimagelod_v4_2d_equiv(1)_f16_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), $s0;
	amd_mipmap_rdimagelod_v4_2d_equiv(2)_f16_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), $s0;
	amd_mipmap_rdimagelod_v4_2d_equiv(255)_f16_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_rdimagelod_v4_3d_f16_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), $s0;
	// 
	amd_mipmap_rdimagelod_v4_3d_f16_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, (WAVESIZE, -1, -1), $s0;
	amd_mipmap_rdimagelod_v4_3d_f16_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, (0, -1, $s0), $s0;
	amd_mipmap_rdimagelod_v4_3d_f16_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s1, $s2), $s0;
	amd_mipmap_rdimagelod_v4_3d_f16_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), 0Fffffffff;
	amd_mipmap_rdimagelod_v4_3d_equiv(1)_f16_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_rdimagelod_v4_3d_equiv(2)_f16_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_rdimagelod_v4_3d_equiv(255)_f16_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_rdimagelod_v4_1da_f16_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), $s0;
	// 
	amd_mipmap_rdimagelod_v4_1da_f16_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, (WAVESIZE, -1), $s0;
	amd_mipmap_rdimagelod_v4_1da_f16_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, (0, $s0), $s0;
	amd_mipmap_rdimagelod_v4_1da_f16_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s1), $s0;
	amd_mipmap_rdimagelod_v4_1da_f16_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), 0Fffffffff;
	amd_mipmap_rdimagelod_v4_1da_equiv(1)_f16_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), $s0;
	amd_mipmap_rdimagelod_v4_1da_equiv(2)_f16_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), $s0;
	amd_mipmap_rdimagelod_v4_1da_equiv(255)_f16_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_rdimagelod_v4_2da_f16_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), $s0;
	// 
	amd_mipmap_rdimagelod_v4_2da_f16_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, (WAVESIZE, -1, -1), $s0;
	amd_mipmap_rdimagelod_v4_2da_f16_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, (0, -1, $s0), $s0;
	amd_mipmap_rdimagelod_v4_2da_f16_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s1, $s2), $s0;
	amd_mipmap_rdimagelod_v4_2da_f16_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), 0Fffffffff;
	amd_mipmap_rdimagelod_v4_2da_equiv(1)_f16_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_rdimagelod_v4_2da_equiv(2)_f16_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_rdimagelod_v4_2da_equiv(255)_f16_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_rdimagelod_2ddepth_f16_roimg_s32	$s0, $d0, $d0, ($s0, $s0), $s0;
	// 
	amd_mipmap_rdimagelod_2ddepth_f16_roimg_s32	$s0, $d0, $d0, (WAVESIZE, -1), $s0;
	amd_mipmap_rdimagelod_2ddepth_f16_roimg_s32	$s0, $d0, $d0, (0, $s0), $s0;
	amd_mipmap_rdimagelod_2ddepth_f16_roimg_s32	$s0, $d0, $d0, ($s0, $s1), $s0;
	amd_mipmap_rdimagelod_2ddepth_f16_roimg_s32	$s0, $d0, $d0, ($s0, $s0), 0Fffffffff;
	amd_mipmap_rdimagelod_2ddepth_equiv(1)_f16_roimg_s32	$s0, $d0, $d0, ($s0, $s0), $s0;
	amd_mipmap_rdimagelod_2ddepth_equiv(2)_f16_roimg_s32	$s0, $d0, $d0, ($s0, $s0), $s0;
	amd_mipmap_rdimagelod_2ddepth_equiv(255)_f16_roimg_s32	$s0, $d0, $d0, ($s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_rdimagelod_2dadepth_f16_roimg_s32	$s0, $d0, $d0, ($s0, $s0, $s0), $s0;
	// 
	amd_mipmap_rdimagelod_2dadepth_f16_roimg_s32	$s0, $d0, $d0, (WAVESIZE, -1, -1), $s0;
	amd_mipmap_rdimagelod_2dadepth_f16_roimg_s32	$s0, $d0, $d0, (0, -1, $s0), $s0;
	amd_mipmap_rdimagelod_2dadepth_f16_roimg_s32	$s0, $d0, $d0, ($s0, $s1, $s2), $s0;
	amd_mipmap_rdimagelod_2dadepth_f16_roimg_s32	$s0, $d0, $d0, ($s0, $s0, $s0), 0Fffffffff;
	amd_mipmap_rdimagelod_2dadepth_equiv(1)_f16_roimg_s32	$s0, $d0, $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_rdimagelod_2dadepth_equiv(2)_f16_roimg_s32	$s0, $d0, $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_rdimagelod_2dadepth_equiv(255)_f16_roimg_s32	$s0, $d0, $d0, ($s0, $s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_rdimagelod_v4_1d_f32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, $s0, $s0;
	// 
	amd_mipmap_rdimagelod_v4_1d_f32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, -1, $s0;
	amd_mipmap_rdimagelod_v4_1d_f32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, WAVESIZE, $s0;
	amd_mipmap_rdimagelod_v4_1d_f32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, $s0, 0Fffffffff;
	amd_mipmap_rdimagelod_v4_1d_equiv(1)_f32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, $s0, $s0;
	amd_mipmap_rdimagelod_v4_1d_equiv(2)_f32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, $s0, $s0;
	amd_mipmap_rdimagelod_v4_1d_equiv(255)_f32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, $s0, $s0;
	// 
	// Next sample
	// 
	amd_mipmap_rdimagelod_v4_2d_f32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), $s0;
	// 
	amd_mipmap_rdimagelod_v4_2d_f32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, (WAVESIZE, -1), $s0;
	amd_mipmap_rdimagelod_v4_2d_f32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, (0, $s0), $s0;
	amd_mipmap_rdimagelod_v4_2d_f32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s1), $s0;
	amd_mipmap_rdimagelod_v4_2d_f32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), 0Fffffffff;
	amd_mipmap_rdimagelod_v4_2d_equiv(1)_f32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), $s0;
	amd_mipmap_rdimagelod_v4_2d_equiv(2)_f32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), $s0;
	amd_mipmap_rdimagelod_v4_2d_equiv(255)_f32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_rdimagelod_v4_3d_f32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), $s0;
	// 
	amd_mipmap_rdimagelod_v4_3d_f32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, (WAVESIZE, -1, -1), $s0;
	amd_mipmap_rdimagelod_v4_3d_f32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, (0, -1, $s0), $s0;
	amd_mipmap_rdimagelod_v4_3d_f32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s1, $s2), $s0;
	amd_mipmap_rdimagelod_v4_3d_f32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), 0Fffffffff;
	amd_mipmap_rdimagelod_v4_3d_equiv(1)_f32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_rdimagelod_v4_3d_equiv(2)_f32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_rdimagelod_v4_3d_equiv(255)_f32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_rdimagelod_v4_1da_f32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), $s0;
	// 
	amd_mipmap_rdimagelod_v4_1da_f32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, (WAVESIZE, -1), $s0;
	amd_mipmap_rdimagelod_v4_1da_f32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, (0, $s0), $s0;
	amd_mipmap_rdimagelod_v4_1da_f32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s1), $s0;
	amd_mipmap_rdimagelod_v4_1da_f32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), 0Fffffffff;
	amd_mipmap_rdimagelod_v4_1da_equiv(1)_f32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), $s0;
	amd_mipmap_rdimagelod_v4_1da_equiv(2)_f32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), $s0;
	amd_mipmap_rdimagelod_v4_1da_equiv(255)_f32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_rdimagelod_v4_2da_f32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), $s0;
	// 
	amd_mipmap_rdimagelod_v4_2da_f32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, (WAVESIZE, -1, -1), $s0;
	amd_mipmap_rdimagelod_v4_2da_f32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, (0, -1, $s0), $s0;
	amd_mipmap_rdimagelod_v4_2da_f32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s1, $s2), $s0;
	amd_mipmap_rdimagelod_v4_2da_f32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), 0Fffffffff;
	amd_mipmap_rdimagelod_v4_2da_equiv(1)_f32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_rdimagelod_v4_2da_equiv(2)_f32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_rdimagelod_v4_2da_equiv(255)_f32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_rdimagelod_2ddepth_f32_roimg_s32	$s0, $d0, $d0, ($s0, $s0), $s0;
	// 
	amd_mipmap_rdimagelod_2ddepth_f32_roimg_s32	$s0, $d0, $d0, (WAVESIZE, -1), $s0;
	amd_mipmap_rdimagelod_2ddepth_f32_roimg_s32	$s0, $d0, $d0, (0, $s0), $s0;
	amd_mipmap_rdimagelod_2ddepth_f32_roimg_s32	$s0, $d0, $d0, ($s0, $s1), $s0;
	amd_mipmap_rdimagelod_2ddepth_f32_roimg_s32	$s0, $d0, $d0, ($s0, $s0), 0Fffffffff;
	amd_mipmap_rdimagelod_2ddepth_equiv(1)_f32_roimg_s32	$s0, $d0, $d0, ($s0, $s0), $s0;
	amd_mipmap_rdimagelod_2ddepth_equiv(2)_f32_roimg_s32	$s0, $d0, $d0, ($s0, $s0), $s0;
	amd_mipmap_rdimagelod_2ddepth_equiv(255)_f32_roimg_s32	$s0, $d0, $d0, ($s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_rdimagelod_2dadepth_f32_roimg_s32	$s0, $d0, $d0, ($s0, $s0, $s0), $s0;
	// 
	amd_mipmap_rdimagelod_2dadepth_f32_roimg_s32	$s0, $d0, $d0, (WAVESIZE, -1, -1), $s0;
	amd_mipmap_rdimagelod_2dadepth_f32_roimg_s32	$s0, $d0, $d0, (0, -1, $s0), $s0;
	amd_mipmap_rdimagelod_2dadepth_f32_roimg_s32	$s0, $d0, $d0, ($s0, $s1, $s2), $s0;
	amd_mipmap_rdimagelod_2dadepth_f32_roimg_s32	$s0, $d0, $d0, ($s0, $s0, $s0), 0Fffffffff;
	amd_mipmap_rdimagelod_2dadepth_equiv(1)_f32_roimg_s32	$s0, $d0, $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_rdimagelod_2dadepth_equiv(2)_f32_roimg_s32	$s0, $d0, $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_rdimagelod_2dadepth_equiv(255)_f32_roimg_s32	$s0, $d0, $d0, ($s0, $s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_rdimagelod_v4_1d_u32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, $s0, $s0;
	// 
	amd_mipmap_rdimagelod_v4_1d_u32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, 0Fffffffff, $s0;
	amd_mipmap_rdimagelod_v4_1d_u32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, $s0, 0Fffffffff;
	amd_mipmap_rdimagelod_v4_1d_equiv(1)_u32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, $s0, $s0;
	amd_mipmap_rdimagelod_v4_1d_equiv(2)_u32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, $s0, $s0;
	amd_mipmap_rdimagelod_v4_1d_equiv(255)_u32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, $s0, $s0;
	// 
	// Next sample
	// 
	amd_mipmap_rdimagelod_v4_2d_u32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), $s0;
	// 
	amd_mipmap_rdimagelod_v4_2d_u32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, (0F00000000, $s0), $s0;
	amd_mipmap_rdimagelod_v4_2d_u32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s1), $s0;
	amd_mipmap_rdimagelod_v4_2d_u32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), 0Fffffffff;
	amd_mipmap_rdimagelod_v4_2d_equiv(1)_u32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), $s0;
	amd_mipmap_rdimagelod_v4_2d_equiv(2)_u32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), $s0;
	amd_mipmap_rdimagelod_v4_2d_equiv(255)_u32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_rdimagelod_v4_3d_u32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), $s0;
	// 
	amd_mipmap_rdimagelod_v4_3d_u32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, (0F00000000, 0Fffffffff, $s0), $s0;
	amd_mipmap_rdimagelod_v4_3d_u32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s1, $s2), $s0;
	amd_mipmap_rdimagelod_v4_3d_u32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), 0Fffffffff;
	amd_mipmap_rdimagelod_v4_3d_equiv(1)_u32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_rdimagelod_v4_3d_equiv(2)_u32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_rdimagelod_v4_3d_equiv(255)_u32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_rdimagelod_v4_1da_u32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), $s0;
	// 
	amd_mipmap_rdimagelod_v4_1da_u32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, (0F00000000, $s0), $s0;
	amd_mipmap_rdimagelod_v4_1da_u32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s1), $s0;
	amd_mipmap_rdimagelod_v4_1da_u32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), 0Fffffffff;
	amd_mipmap_rdimagelod_v4_1da_equiv(1)_u32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), $s0;
	amd_mipmap_rdimagelod_v4_1da_equiv(2)_u32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), $s0;
	amd_mipmap_rdimagelod_v4_1da_equiv(255)_u32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_rdimagelod_v4_2da_u32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), $s0;
	// 
	amd_mipmap_rdimagelod_v4_2da_u32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, (0F00000000, 0Fffffffff, $s0), $s0;
	amd_mipmap_rdimagelod_v4_2da_u32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s1, $s2), $s0;
	amd_mipmap_rdimagelod_v4_2da_u32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), 0Fffffffff;
	amd_mipmap_rdimagelod_v4_2da_equiv(1)_u32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_rdimagelod_v4_2da_equiv(2)_u32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_rdimagelod_v4_2da_equiv(255)_u32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_rdimagelod_2ddepth_u32_roimg_f32	$s0, $d0, $d0, ($s0, $s0), $s0;
	// 
	amd_mipmap_rdimagelod_2ddepth_u32_roimg_f32	$s0, $d0, $d0, (0F00000000, $s0), $s0;
	amd_mipmap_rdimagelod_2ddepth_u32_roimg_f32	$s0, $d0, $d0, ($s0, $s1), $s0;
	amd_mipmap_rdimagelod_2ddepth_u32_roimg_f32	$s0, $d0, $d0, ($s0, $s0), 0Fffffffff;
	amd_mipmap_rdimagelod_2ddepth_equiv(1)_u32_roimg_f32	$s0, $d0, $d0, ($s0, $s0), $s0;
	amd_mipmap_rdimagelod_2ddepth_equiv(2)_u32_roimg_f32	$s0, $d0, $d0, ($s0, $s0), $s0;
	amd_mipmap_rdimagelod_2ddepth_equiv(255)_u32_roimg_f32	$s0, $d0, $d0, ($s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_rdimagelod_2dadepth_u32_roimg_f32	$s0, $d0, $d0, ($s0, $s0, $s0), $s0;
	// 
	amd_mipmap_rdimagelod_2dadepth_u32_roimg_f32	$s0, $d0, $d0, (0F00000000, 0Fffffffff, $s0), $s0;
	amd_mipmap_rdimagelod_2dadepth_u32_roimg_f32	$s0, $d0, $d0, ($s0, $s1, $s2), $s0;
	amd_mipmap_rdimagelod_2dadepth_u32_roimg_f32	$s0, $d0, $d0, ($s0, $s0, $s0), 0Fffffffff;
	amd_mipmap_rdimagelod_2dadepth_equiv(1)_u32_roimg_f32	$s0, $d0, $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_rdimagelod_2dadepth_equiv(2)_u32_roimg_f32	$s0, $d0, $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_rdimagelod_2dadepth_equiv(255)_u32_roimg_f32	$s0, $d0, $d0, ($s0, $s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_rdimagelod_v4_1d_s32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, $s0, $s0;
	// 
	amd_mipmap_rdimagelod_v4_1d_s32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, 0Fffffffff, $s0;
	amd_mipmap_rdimagelod_v4_1d_s32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, $s0, 0Fffffffff;
	amd_mipmap_rdimagelod_v4_1d_equiv(1)_s32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, $s0, $s0;
	amd_mipmap_rdimagelod_v4_1d_equiv(2)_s32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, $s0, $s0;
	amd_mipmap_rdimagelod_v4_1d_equiv(255)_s32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, $s0, $s0;
	// 
	// Next sample
	// 
	amd_mipmap_rdimagelod_v4_2d_s32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), $s0;
	// 
	amd_mipmap_rdimagelod_v4_2d_s32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, (0F00000000, $s0), $s0;
	amd_mipmap_rdimagelod_v4_2d_s32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s1), $s0;
	amd_mipmap_rdimagelod_v4_2d_s32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), 0Fffffffff;
	amd_mipmap_rdimagelod_v4_2d_equiv(1)_s32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), $s0;
	amd_mipmap_rdimagelod_v4_2d_equiv(2)_s32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), $s0;
	amd_mipmap_rdimagelod_v4_2d_equiv(255)_s32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_rdimagelod_v4_3d_s32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), $s0;
	// 
	amd_mipmap_rdimagelod_v4_3d_s32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, (0F00000000, 0Fffffffff, $s0), $s0;
	amd_mipmap_rdimagelod_v4_3d_s32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s1, $s2), $s0;
	amd_mipmap_rdimagelod_v4_3d_s32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), 0Fffffffff;
	amd_mipmap_rdimagelod_v4_3d_equiv(1)_s32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_rdimagelod_v4_3d_equiv(2)_s32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_rdimagelod_v4_3d_equiv(255)_s32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_rdimagelod_v4_1da_s32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), $s0;
	// 
	amd_mipmap_rdimagelod_v4_1da_s32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, (0F00000000, $s0), $s0;
	amd_mipmap_rdimagelod_v4_1da_s32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s1), $s0;
	amd_mipmap_rdimagelod_v4_1da_s32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), 0Fffffffff;
	amd_mipmap_rdimagelod_v4_1da_equiv(1)_s32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), $s0;
	amd_mipmap_rdimagelod_v4_1da_equiv(2)_s32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), $s0;
	amd_mipmap_rdimagelod_v4_1da_equiv(255)_s32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_rdimagelod_v4_2da_s32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), $s0;
	// 
	amd_mipmap_rdimagelod_v4_2da_s32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, (0F00000000, 0Fffffffff, $s0), $s0;
	amd_mipmap_rdimagelod_v4_2da_s32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s1, $s2), $s0;
	amd_mipmap_rdimagelod_v4_2da_s32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), 0Fffffffff;
	amd_mipmap_rdimagelod_v4_2da_equiv(1)_s32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_rdimagelod_v4_2da_equiv(2)_s32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_rdimagelod_v4_2da_equiv(255)_s32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_rdimagelod_2ddepth_s32_roimg_f32	$s0, $d0, $d0, ($s0, $s0), $s0;
	// 
	amd_mipmap_rdimagelod_2ddepth_s32_roimg_f32	$s0, $d0, $d0, (0F00000000, $s0), $s0;
	amd_mipmap_rdimagelod_2ddepth_s32_roimg_f32	$s0, $d0, $d0, ($s0, $s1), $s0;
	amd_mipmap_rdimagelod_2ddepth_s32_roimg_f32	$s0, $d0, $d0, ($s0, $s0), 0Fffffffff;
	amd_mipmap_rdimagelod_2ddepth_equiv(1)_s32_roimg_f32	$s0, $d0, $d0, ($s0, $s0), $s0;
	amd_mipmap_rdimagelod_2ddepth_equiv(2)_s32_roimg_f32	$s0, $d0, $d0, ($s0, $s0), $s0;
	amd_mipmap_rdimagelod_2ddepth_equiv(255)_s32_roimg_f32	$s0, $d0, $d0, ($s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_rdimagelod_2dadepth_s32_roimg_f32	$s0, $d0, $d0, ($s0, $s0, $s0), $s0;
	// 
	amd_mipmap_rdimagelod_2dadepth_s32_roimg_f32	$s0, $d0, $d0, (0F00000000, 0Fffffffff, $s0), $s0;
	amd_mipmap_rdimagelod_2dadepth_s32_roimg_f32	$s0, $d0, $d0, ($s0, $s1, $s2), $s0;
	amd_mipmap_rdimagelod_2dadepth_s32_roimg_f32	$s0, $d0, $d0, ($s0, $s0, $s0), 0Fffffffff;
	amd_mipmap_rdimagelod_2dadepth_equiv(1)_s32_roimg_f32	$s0, $d0, $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_rdimagelod_2dadepth_equiv(2)_s32_roimg_f32	$s0, $d0, $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_rdimagelod_2dadepth_equiv(255)_s32_roimg_f32	$s0, $d0, $d0, ($s0, $s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_rdimagelod_v4_1d_f16_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, $s0, $s0;
	// 
	amd_mipmap_rdimagelod_v4_1d_f16_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, 0Fffffffff, $s0;
	amd_mipmap_rdimagelod_v4_1d_f16_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, $s0, 0Fffffffff;
	amd_mipmap_rdimagelod_v4_1d_equiv(1)_f16_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, $s0, $s0;
	amd_mipmap_rdimagelod_v4_1d_equiv(2)_f16_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, $s0, $s0;
	amd_mipmap_rdimagelod_v4_1d_equiv(255)_f16_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, $s0, $s0;
	// 
	// Next sample
	// 
	amd_mipmap_rdimagelod_v4_2d_f16_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), $s0;
	// 
	amd_mipmap_rdimagelod_v4_2d_f16_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, (0F00000000, $s0), $s0;
	amd_mipmap_rdimagelod_v4_2d_f16_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s1), $s0;
	amd_mipmap_rdimagelod_v4_2d_f16_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), 0Fffffffff;
	amd_mipmap_rdimagelod_v4_2d_equiv(1)_f16_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), $s0;
	amd_mipmap_rdimagelod_v4_2d_equiv(2)_f16_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), $s0;
	amd_mipmap_rdimagelod_v4_2d_equiv(255)_f16_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_rdimagelod_v4_3d_f16_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), $s0;
	// 
	amd_mipmap_rdimagelod_v4_3d_f16_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, (0F00000000, 0Fffffffff, $s0), $s0;
	amd_mipmap_rdimagelod_v4_3d_f16_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s1, $s2), $s0;
	amd_mipmap_rdimagelod_v4_3d_f16_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), 0Fffffffff;
	amd_mipmap_rdimagelod_v4_3d_equiv(1)_f16_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_rdimagelod_v4_3d_equiv(2)_f16_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_rdimagelod_v4_3d_equiv(255)_f16_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_rdimagelod_v4_1da_f16_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), $s0;
	// 
	amd_mipmap_rdimagelod_v4_1da_f16_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, (0F00000000, $s0), $s0;
	amd_mipmap_rdimagelod_v4_1da_f16_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s1), $s0;
	amd_mipmap_rdimagelod_v4_1da_f16_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), 0Fffffffff;
	amd_mipmap_rdimagelod_v4_1da_equiv(1)_f16_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), $s0;
	amd_mipmap_rdimagelod_v4_1da_equiv(2)_f16_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), $s0;
	amd_mipmap_rdimagelod_v4_1da_equiv(255)_f16_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_rdimagelod_v4_2da_f16_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), $s0;
	// 
	amd_mipmap_rdimagelod_v4_2da_f16_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, (0F00000000, 0Fffffffff, $s0), $s0;
	amd_mipmap_rdimagelod_v4_2da_f16_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s1, $s2), $s0;
	amd_mipmap_rdimagelod_v4_2da_f16_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), 0Fffffffff;
	amd_mipmap_rdimagelod_v4_2da_equiv(1)_f16_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_rdimagelod_v4_2da_equiv(2)_f16_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_rdimagelod_v4_2da_equiv(255)_f16_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_rdimagelod_2ddepth_f16_roimg_f32	$s0, $d0, $d0, ($s0, $s0), $s0;
	// 
	amd_mipmap_rdimagelod_2ddepth_f16_roimg_f32	$s0, $d0, $d0, (0F00000000, $s0), $s0;
	amd_mipmap_rdimagelod_2ddepth_f16_roimg_f32	$s0, $d0, $d0, ($s0, $s1), $s0;
	amd_mipmap_rdimagelod_2ddepth_f16_roimg_f32	$s0, $d0, $d0, ($s0, $s0), 0Fffffffff;
	amd_mipmap_rdimagelod_2ddepth_equiv(1)_f16_roimg_f32	$s0, $d0, $d0, ($s0, $s0), $s0;
	amd_mipmap_rdimagelod_2ddepth_equiv(2)_f16_roimg_f32	$s0, $d0, $d0, ($s0, $s0), $s0;
	amd_mipmap_rdimagelod_2ddepth_equiv(255)_f16_roimg_f32	$s0, $d0, $d0, ($s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_rdimagelod_2dadepth_f16_roimg_f32	$s0, $d0, $d0, ($s0, $s0, $s0), $s0;
	// 
	amd_mipmap_rdimagelod_2dadepth_f16_roimg_f32	$s0, $d0, $d0, (0F00000000, 0Fffffffff, $s0), $s0;
	amd_mipmap_rdimagelod_2dadepth_f16_roimg_f32	$s0, $d0, $d0, ($s0, $s1, $s2), $s0;
	amd_mipmap_rdimagelod_2dadepth_f16_roimg_f32	$s0, $d0, $d0, ($s0, $s0, $s0), 0Fffffffff;
	amd_mipmap_rdimagelod_2dadepth_equiv(1)_f16_roimg_f32	$s0, $d0, $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_rdimagelod_2dadepth_equiv(2)_f16_roimg_f32	$s0, $d0, $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_rdimagelod_2dadepth_equiv(255)_f16_roimg_f32	$s0, $d0, $d0, ($s0, $s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_rdimagelod_v4_1d_f32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, $s0, $s0;
	// 
	amd_mipmap_rdimagelod_v4_1d_f32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, 0Fffffffff, $s0;
	amd_mipmap_rdimagelod_v4_1d_f32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, $s0, 0Fffffffff;
	amd_mipmap_rdimagelod_v4_1d_equiv(1)_f32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, $s0, $s0;
	amd_mipmap_rdimagelod_v4_1d_equiv(2)_f32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, $s0, $s0;
	amd_mipmap_rdimagelod_v4_1d_equiv(255)_f32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, $s0, $s0;
	// 
	// Next sample
	// 
	amd_mipmap_rdimagelod_v4_2d_f32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), $s0;
	// 
	amd_mipmap_rdimagelod_v4_2d_f32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, (0F00000000, $s0), $s0;
	amd_mipmap_rdimagelod_v4_2d_f32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s1), $s0;
	amd_mipmap_rdimagelod_v4_2d_f32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), 0Fffffffff;
	amd_mipmap_rdimagelod_v4_2d_equiv(1)_f32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), $s0;
	amd_mipmap_rdimagelod_v4_2d_equiv(2)_f32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), $s0;
	amd_mipmap_rdimagelod_v4_2d_equiv(255)_f32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_rdimagelod_v4_3d_f32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), $s0;
	// 
	amd_mipmap_rdimagelod_v4_3d_f32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, (0F00000000, 0Fffffffff, $s0), $s0;
	amd_mipmap_rdimagelod_v4_3d_f32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s1, $s2), $s0;
	amd_mipmap_rdimagelod_v4_3d_f32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), 0Fffffffff;
	amd_mipmap_rdimagelod_v4_3d_equiv(1)_f32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_rdimagelod_v4_3d_equiv(2)_f32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_rdimagelod_v4_3d_equiv(255)_f32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_rdimagelod_v4_1da_f32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), $s0;
	// 
	amd_mipmap_rdimagelod_v4_1da_f32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, (0F00000000, $s0), $s0;
	amd_mipmap_rdimagelod_v4_1da_f32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s1), $s0;
	amd_mipmap_rdimagelod_v4_1da_f32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), 0Fffffffff;
	amd_mipmap_rdimagelod_v4_1da_equiv(1)_f32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), $s0;
	amd_mipmap_rdimagelod_v4_1da_equiv(2)_f32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), $s0;
	amd_mipmap_rdimagelod_v4_1da_equiv(255)_f32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_rdimagelod_v4_2da_f32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), $s0;
	// 
	amd_mipmap_rdimagelod_v4_2da_f32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, (0F00000000, 0Fffffffff, $s0), $s0;
	amd_mipmap_rdimagelod_v4_2da_f32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s1, $s2), $s0;
	amd_mipmap_rdimagelod_v4_2da_f32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), 0Fffffffff;
	amd_mipmap_rdimagelod_v4_2da_equiv(1)_f32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_rdimagelod_v4_2da_equiv(2)_f32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_rdimagelod_v4_2da_equiv(255)_f32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_rdimagelod_2ddepth_f32_roimg_f32	$s0, $d0, $d0, ($s0, $s0), $s0;
	// 
	amd_mipmap_rdimagelod_2ddepth_f32_roimg_f32	$s0, $d0, $d0, (0F00000000, $s0), $s0;
	amd_mipmap_rdimagelod_2ddepth_f32_roimg_f32	$s0, $d0, $d0, ($s0, $s1), $s0;
	amd_mipmap_rdimagelod_2ddepth_f32_roimg_f32	$s0, $d0, $d0, ($s0, $s0), 0Fffffffff;
	amd_mipmap_rdimagelod_2ddepth_equiv(1)_f32_roimg_f32	$s0, $d0, $d0, ($s0, $s0), $s0;
	amd_mipmap_rdimagelod_2ddepth_equiv(2)_f32_roimg_f32	$s0, $d0, $d0, ($s0, $s0), $s0;
	amd_mipmap_rdimagelod_2ddepth_equiv(255)_f32_roimg_f32	$s0, $d0, $d0, ($s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_rdimagelod_2dadepth_f32_roimg_f32	$s0, $d0, $d0, ($s0, $s0, $s0), $s0;
	// 
	amd_mipmap_rdimagelod_2dadepth_f32_roimg_f32	$s0, $d0, $d0, (0F00000000, 0Fffffffff, $s0), $s0;
	amd_mipmap_rdimagelod_2dadepth_f32_roimg_f32	$s0, $d0, $d0, ($s0, $s1, $s2), $s0;
	amd_mipmap_rdimagelod_2dadepth_f32_roimg_f32	$s0, $d0, $d0, ($s0, $s0, $s0), 0Fffffffff;
	amd_mipmap_rdimagelod_2dadepth_equiv(1)_f32_roimg_f32	$s0, $d0, $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_rdimagelod_2dadepth_equiv(2)_f32_roimg_f32	$s0, $d0, $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_rdimagelod_2dadepth_equiv(255)_f32_roimg_f32	$s0, $d0, $d0, ($s0, $s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_rdimagegrad_v4_1d_u32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, $s0, $s0, $s0;
	// 
	amd_mipmap_rdimagegrad_v4_1d_u32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, -1, $s0, $s0;
	amd_mipmap_rdimagegrad_v4_1d_u32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, WAVESIZE, $s0, $s0;
	amd_mipmap_rdimagegrad_v4_1d_u32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, $s0, 0Fffffffff, $s0;
	amd_mipmap_rdimagegrad_v4_1d_u32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, $s0, $s0, 0Fffffffff;
	amd_mipmap_rdimagegrad_v4_1d_equiv(1)_u32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, $s0, $s0, $s0;
	amd_mipmap_rdimagegrad_v4_1d_equiv(2)_u32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, $s0, $s0, $s0;
	amd_mipmap_rdimagegrad_v4_1d_equiv(255)_u32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, $s0, $s0, $s0;
	// 
	// Next sample
	// 
	amd_mipmap_rdimagegrad_v4_2d_u32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), ($s0, $s0), ($s0, $s0);
	// 
	amd_mipmap_rdimagegrad_v4_2d_u32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, (WAVESIZE, -1), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_v4_2d_u32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, (0, $s0), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_v4_2d_u32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s1), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_v4_2d_u32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), (0F00000000, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_v4_2d_u32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), ($s0, $s1), ($s0, $s0);
	amd_mipmap_rdimagegrad_v4_2d_u32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), ($s0, $s0), (0F00000000, $s0);
	amd_mipmap_rdimagegrad_v4_2d_u32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), ($s0, $s0), ($s0, $s1);
	amd_mipmap_rdimagegrad_v4_2d_equiv(1)_u32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_v4_2d_equiv(2)_u32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_v4_2d_equiv(255)_u32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), ($s0, $s0), ($s0, $s0);
	// 
	// Next sample
	// 
	amd_mipmap_rdimagegrad_v4_3d_u32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), ($s0, $s0, $s0), ($s0, $s0, $s0);
	// 
	amd_mipmap_rdimagegrad_v4_3d_u32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, (WAVESIZE, -1, -1), ($s0, $s0, $s0), ($s0, $s0, $s0);
	amd_mipmap_rdimagegrad_v4_3d_u32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, (0, -1, $s0), ($s0, $s0, $s0), ($s0, $s0, $s0);
	amd_mipmap_rdimagegrad_v4_3d_u32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s1, $s2), ($s0, $s0, $s0), ($s0, $s0, $s0);
	amd_mipmap_rdimagegrad_v4_3d_u32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), (0F00000000, 0Fffffffff, $s0), ($s0, $s0, $s0);
	amd_mipmap_rdimagegrad_v4_3d_u32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), ($s0, $s1, $s2), ($s0, $s0, $s0);
	amd_mipmap_rdimagegrad_v4_3d_u32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), ($s0, $s0, $s0), (0F00000000, 0Fffffffff, $s0);
	amd_mipmap_rdimagegrad_v4_3d_u32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), ($s0, $s0, $s0), ($s0, $s1, $s2);
	amd_mipmap_rdimagegrad_v4_3d_equiv(1)_u32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), ($s0, $s0, $s0), ($s0, $s0, $s0);
	amd_mipmap_rdimagegrad_v4_3d_equiv(2)_u32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), ($s0, $s0, $s0), ($s0, $s0, $s0);
	amd_mipmap_rdimagegrad_v4_3d_equiv(255)_u32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), ($s0, $s0, $s0), ($s0, $s0, $s0);
	// 
	// Next sample
	// 
	amd_mipmap_rdimagegrad_v4_1da_u32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), $s0, $s0;
	// 
	amd_mipmap_rdimagegrad_v4_1da_u32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, (WAVESIZE, -1), $s0, $s0;
	amd_mipmap_rdimagegrad_v4_1da_u32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, (0, $s0), $s0, $s0;
	amd_mipmap_rdimagegrad_v4_1da_u32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s1), $s0, $s0;
	amd_mipmap_rdimagegrad_v4_1da_u32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), 0Fffffffff, $s0;
	amd_mipmap_rdimagegrad_v4_1da_u32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), $s0, 0Fffffffff;
	amd_mipmap_rdimagegrad_v4_1da_equiv(1)_u32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), $s0, $s0;
	amd_mipmap_rdimagegrad_v4_1da_equiv(2)_u32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), $s0, $s0;
	amd_mipmap_rdimagegrad_v4_1da_equiv(255)_u32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), $s0, $s0;
	// 
	// Next sample
	// 
	amd_mipmap_rdimagegrad_v4_2da_u32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), ($s0, $s0), ($s0, $s0);
	// 
	amd_mipmap_rdimagegrad_v4_2da_u32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, (WAVESIZE, -1, -1), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_v4_2da_u32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, (0, -1, $s0), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_v4_2da_u32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s1, $s2), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_v4_2da_u32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), (0F00000000, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_v4_2da_u32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), ($s0, $s1), ($s0, $s0);
	amd_mipmap_rdimagegrad_v4_2da_u32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), ($s0, $s0), (0F00000000, $s0);
	amd_mipmap_rdimagegrad_v4_2da_u32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), ($s0, $s0), ($s0, $s1);
	amd_mipmap_rdimagegrad_v4_2da_equiv(1)_u32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_v4_2da_equiv(2)_u32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_v4_2da_equiv(255)_u32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), ($s0, $s0), ($s0, $s0);
	// 
	// Next sample
	// 
	amd_mipmap_rdimagegrad_2ddepth_u32_roimg_s32	$s0, $d0, $d0, ($s0, $s0), ($s0, $s0), ($s0, $s0);
	// 
	amd_mipmap_rdimagegrad_2ddepth_u32_roimg_s32	$s0, $d0, $d0, (WAVESIZE, -1), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_2ddepth_u32_roimg_s32	$s0, $d0, $d0, (0, $s0), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_2ddepth_u32_roimg_s32	$s0, $d0, $d0, ($s0, $s1), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_2ddepth_u32_roimg_s32	$s0, $d0, $d0, ($s0, $s0), (0F00000000, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_2ddepth_u32_roimg_s32	$s0, $d0, $d0, ($s0, $s0), ($s0, $s1), ($s0, $s0);
	amd_mipmap_rdimagegrad_2ddepth_u32_roimg_s32	$s0, $d0, $d0, ($s0, $s0), ($s0, $s0), (0F00000000, $s0);
	amd_mipmap_rdimagegrad_2ddepth_u32_roimg_s32	$s0, $d0, $d0, ($s0, $s0), ($s0, $s0), ($s0, $s1);
	amd_mipmap_rdimagegrad_2ddepth_equiv(1)_u32_roimg_s32	$s0, $d0, $d0, ($s0, $s0), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_2ddepth_equiv(2)_u32_roimg_s32	$s0, $d0, $d0, ($s0, $s0), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_2ddepth_equiv(255)_u32_roimg_s32	$s0, $d0, $d0, ($s0, $s0), ($s0, $s0), ($s0, $s0);
	// 
	// Next sample
	// 
	amd_mipmap_rdimagegrad_2dadepth_u32_roimg_s32	$s0, $d0, $d0, ($s0, $s0, $s0), ($s0, $s0), ($s0, $s0);
	// 
	amd_mipmap_rdimagegrad_2dadepth_u32_roimg_s32	$s0, $d0, $d0, (WAVESIZE, -1, -1), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_2dadepth_u32_roimg_s32	$s0, $d0, $d0, (0, -1, $s0), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_2dadepth_u32_roimg_s32	$s0, $d0, $d0, ($s0, $s1, $s2), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_2dadepth_u32_roimg_s32	$s0, $d0, $d0, ($s0, $s0, $s0), (0F00000000, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_2dadepth_u32_roimg_s32	$s0, $d0, $d0, ($s0, $s0, $s0), ($s0, $s1), ($s0, $s0);
	amd_mipmap_rdimagegrad_2dadepth_u32_roimg_s32	$s0, $d0, $d0, ($s0, $s0, $s0), ($s0, $s0), (0F00000000, $s0);
	amd_mipmap_rdimagegrad_2dadepth_u32_roimg_s32	$s0, $d0, $d0, ($s0, $s0, $s0), ($s0, $s0), ($s0, $s1);
	amd_mipmap_rdimagegrad_2dadepth_equiv(1)_u32_roimg_s32	$s0, $d0, $d0, ($s0, $s0, $s0), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_2dadepth_equiv(2)_u32_roimg_s32	$s0, $d0, $d0, ($s0, $s0, $s0), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_2dadepth_equiv(255)_u32_roimg_s32	$s0, $d0, $d0, ($s0, $s0, $s0), ($s0, $s0), ($s0, $s0);
	// 
	// Next sample
	// 
	amd_mipmap_rdimagegrad_v4_1d_s32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, $s0, $s0, $s0;
	// 
	amd_mipmap_rdimagegrad_v4_1d_s32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, -1, $s0, $s0;
	amd_mipmap_rdimagegrad_v4_1d_s32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, WAVESIZE, $s0, $s0;
	amd_mipmap_rdimagegrad_v4_1d_s32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, $s0, 0Fffffffff, $s0;
	amd_mipmap_rdimagegrad_v4_1d_s32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, $s0, $s0, 0Fffffffff;
	amd_mipmap_rdimagegrad_v4_1d_equiv(1)_s32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, $s0, $s0, $s0;
	amd_mipmap_rdimagegrad_v4_1d_equiv(2)_s32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, $s0, $s0, $s0;
	amd_mipmap_rdimagegrad_v4_1d_equiv(255)_s32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, $s0, $s0, $s0;
	// 
	// Next sample
	// 
	amd_mipmap_rdimagegrad_v4_2d_s32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), ($s0, $s0), ($s0, $s0);
	// 
	amd_mipmap_rdimagegrad_v4_2d_s32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, (WAVESIZE, -1), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_v4_2d_s32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, (0, $s0), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_v4_2d_s32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s1), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_v4_2d_s32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), (0F00000000, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_v4_2d_s32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), ($s0, $s1), ($s0, $s0);
	amd_mipmap_rdimagegrad_v4_2d_s32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), ($s0, $s0), (0F00000000, $s0);
	amd_mipmap_rdimagegrad_v4_2d_s32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), ($s0, $s0), ($s0, $s1);
	amd_mipmap_rdimagegrad_v4_2d_equiv(1)_s32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_v4_2d_equiv(2)_s32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_v4_2d_equiv(255)_s32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), ($s0, $s0), ($s0, $s0);
	// 
	// Next sample
	// 
	amd_mipmap_rdimagegrad_v4_3d_s32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), ($s0, $s0, $s0), ($s0, $s0, $s0);
	// 
	amd_mipmap_rdimagegrad_v4_3d_s32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, (WAVESIZE, -1, -1), ($s0, $s0, $s0), ($s0, $s0, $s0);
	amd_mipmap_rdimagegrad_v4_3d_s32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, (0, -1, $s0), ($s0, $s0, $s0), ($s0, $s0, $s0);
	amd_mipmap_rdimagegrad_v4_3d_s32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s1, $s2), ($s0, $s0, $s0), ($s0, $s0, $s0);
	amd_mipmap_rdimagegrad_v4_3d_s32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), (0F00000000, 0Fffffffff, $s0), ($s0, $s0, $s0);
	amd_mipmap_rdimagegrad_v4_3d_s32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), ($s0, $s1, $s2), ($s0, $s0, $s0);
	amd_mipmap_rdimagegrad_v4_3d_s32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), ($s0, $s0, $s0), (0F00000000, 0Fffffffff, $s0);
	amd_mipmap_rdimagegrad_v4_3d_s32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), ($s0, $s0, $s0), ($s0, $s1, $s2);
	amd_mipmap_rdimagegrad_v4_3d_equiv(1)_s32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), ($s0, $s0, $s0), ($s0, $s0, $s0);
	amd_mipmap_rdimagegrad_v4_3d_equiv(2)_s32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), ($s0, $s0, $s0), ($s0, $s0, $s0);
	amd_mipmap_rdimagegrad_v4_3d_equiv(255)_s32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), ($s0, $s0, $s0), ($s0, $s0, $s0);
	// 
	// Next sample
	// 
	amd_mipmap_rdimagegrad_v4_1da_s32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), $s0, $s0;
	// 
	amd_mipmap_rdimagegrad_v4_1da_s32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, (WAVESIZE, -1), $s0, $s0;
	amd_mipmap_rdimagegrad_v4_1da_s32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, (0, $s0), $s0, $s0;
	amd_mipmap_rdimagegrad_v4_1da_s32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s1), $s0, $s0;
	amd_mipmap_rdimagegrad_v4_1da_s32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), 0Fffffffff, $s0;
	amd_mipmap_rdimagegrad_v4_1da_s32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), $s0, 0Fffffffff;
	amd_mipmap_rdimagegrad_v4_1da_equiv(1)_s32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), $s0, $s0;
	amd_mipmap_rdimagegrad_v4_1da_equiv(2)_s32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), $s0, $s0;
	amd_mipmap_rdimagegrad_v4_1da_equiv(255)_s32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), $s0, $s0;
	// 
	// Next sample
	// 
	amd_mipmap_rdimagegrad_v4_2da_s32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), ($s0, $s0), ($s0, $s0);
	// 
	amd_mipmap_rdimagegrad_v4_2da_s32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, (WAVESIZE, -1, -1), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_v4_2da_s32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, (0, -1, $s0), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_v4_2da_s32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s1, $s2), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_v4_2da_s32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), (0F00000000, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_v4_2da_s32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), ($s0, $s1), ($s0, $s0);
	amd_mipmap_rdimagegrad_v4_2da_s32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), ($s0, $s0), (0F00000000, $s0);
	amd_mipmap_rdimagegrad_v4_2da_s32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), ($s0, $s0), ($s0, $s1);
	amd_mipmap_rdimagegrad_v4_2da_equiv(1)_s32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_v4_2da_equiv(2)_s32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_v4_2da_equiv(255)_s32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), ($s0, $s0), ($s0, $s0);
	// 
	// Next sample
	// 
	amd_mipmap_rdimagegrad_2ddepth_s32_roimg_s32	$s0, $d0, $d0, ($s0, $s0), ($s0, $s0), ($s0, $s0);
	// 
	amd_mipmap_rdimagegrad_2ddepth_s32_roimg_s32	$s0, $d0, $d0, (WAVESIZE, -1), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_2ddepth_s32_roimg_s32	$s0, $d0, $d0, (0, $s0), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_2ddepth_s32_roimg_s32	$s0, $d0, $d0, ($s0, $s1), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_2ddepth_s32_roimg_s32	$s0, $d0, $d0, ($s0, $s0), (0F00000000, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_2ddepth_s32_roimg_s32	$s0, $d0, $d0, ($s0, $s0), ($s0, $s1), ($s0, $s0);
	amd_mipmap_rdimagegrad_2ddepth_s32_roimg_s32	$s0, $d0, $d0, ($s0, $s0), ($s0, $s0), (0F00000000, $s0);
	amd_mipmap_rdimagegrad_2ddepth_s32_roimg_s32	$s0, $d0, $d0, ($s0, $s0), ($s0, $s0), ($s0, $s1);
	amd_mipmap_rdimagegrad_2ddepth_equiv(1)_s32_roimg_s32	$s0, $d0, $d0, ($s0, $s0), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_2ddepth_equiv(2)_s32_roimg_s32	$s0, $d0, $d0, ($s0, $s0), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_2ddepth_equiv(255)_s32_roimg_s32	$s0, $d0, $d0, ($s0, $s0), ($s0, $s0), ($s0, $s0);
	// 
	// Next sample
	// 
	amd_mipmap_rdimagegrad_2dadepth_s32_roimg_s32	$s0, $d0, $d0, ($s0, $s0, $s0), ($s0, $s0), ($s0, $s0);
	// 
	amd_mipmap_rdimagegrad_2dadepth_s32_roimg_s32	$s0, $d0, $d0, (WAVESIZE, -1, -1), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_2dadepth_s32_roimg_s32	$s0, $d0, $d0, (0, -1, $s0), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_2dadepth_s32_roimg_s32	$s0, $d0, $d0, ($s0, $s1, $s2), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_2dadepth_s32_roimg_s32	$s0, $d0, $d0, ($s0, $s0, $s0), (0F00000000, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_2dadepth_s32_roimg_s32	$s0, $d0, $d0, ($s0, $s0, $s0), ($s0, $s1), ($s0, $s0);
	amd_mipmap_rdimagegrad_2dadepth_s32_roimg_s32	$s0, $d0, $d0, ($s0, $s0, $s0), ($s0, $s0), (0F00000000, $s0);
	amd_mipmap_rdimagegrad_2dadepth_s32_roimg_s32	$s0, $d0, $d0, ($s0, $s0, $s0), ($s0, $s0), ($s0, $s1);
	amd_mipmap_rdimagegrad_2dadepth_equiv(1)_s32_roimg_s32	$s0, $d0, $d0, ($s0, $s0, $s0), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_2dadepth_equiv(2)_s32_roimg_s32	$s0, $d0, $d0, ($s0, $s0, $s0), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_2dadepth_equiv(255)_s32_roimg_s32	$s0, $d0, $d0, ($s0, $s0, $s0), ($s0, $s0), ($s0, $s0);
	// 
	// Next sample
	// 
	amd_mipmap_rdimagegrad_v4_1d_f16_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, $s0, $s0, $s0;
	// 
	amd_mipmap_rdimagegrad_v4_1d_f16_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, -1, $s0, $s0;
	amd_mipmap_rdimagegrad_v4_1d_f16_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, WAVESIZE, $s0, $s0;
	amd_mipmap_rdimagegrad_v4_1d_f16_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, $s0, 0Fffffffff, $s0;
	amd_mipmap_rdimagegrad_v4_1d_f16_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, $s0, $s0, 0Fffffffff;
	amd_mipmap_rdimagegrad_v4_1d_equiv(1)_f16_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, $s0, $s0, $s0;
	amd_mipmap_rdimagegrad_v4_1d_equiv(2)_f16_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, $s0, $s0, $s0;
	amd_mipmap_rdimagegrad_v4_1d_equiv(255)_f16_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, $s0, $s0, $s0;
	// 
	// Next sample
	// 
	amd_mipmap_rdimagegrad_v4_2d_f16_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), ($s0, $s0), ($s0, $s0);
	// 
	amd_mipmap_rdimagegrad_v4_2d_f16_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, (WAVESIZE, -1), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_v4_2d_f16_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, (0, $s0), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_v4_2d_f16_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s1), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_v4_2d_f16_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), (0F00000000, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_v4_2d_f16_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), ($s0, $s1), ($s0, $s0);
	amd_mipmap_rdimagegrad_v4_2d_f16_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), ($s0, $s0), (0F00000000, $s0);
	amd_mipmap_rdimagegrad_v4_2d_f16_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), ($s0, $s0), ($s0, $s1);
	amd_mipmap_rdimagegrad_v4_2d_equiv(1)_f16_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_v4_2d_equiv(2)_f16_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_v4_2d_equiv(255)_f16_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), ($s0, $s0), ($s0, $s0);
	// 
	// Next sample
	// 
	amd_mipmap_rdimagegrad_v4_3d_f16_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), ($s0, $s0, $s0), ($s0, $s0, $s0);
	// 
	amd_mipmap_rdimagegrad_v4_3d_f16_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, (WAVESIZE, -1, -1), ($s0, $s0, $s0), ($s0, $s0, $s0);
	amd_mipmap_rdimagegrad_v4_3d_f16_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, (0, -1, $s0), ($s0, $s0, $s0), ($s0, $s0, $s0);
	amd_mipmap_rdimagegrad_v4_3d_f16_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s1, $s2), ($s0, $s0, $s0), ($s0, $s0, $s0);
	amd_mipmap_rdimagegrad_v4_3d_f16_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), (0F00000000, 0Fffffffff, $s0), ($s0, $s0, $s0);
	amd_mipmap_rdimagegrad_v4_3d_f16_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), ($s0, $s1, $s2), ($s0, $s0, $s0);
	amd_mipmap_rdimagegrad_v4_3d_f16_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), ($s0, $s0, $s0), (0F00000000, 0Fffffffff, $s0);
	amd_mipmap_rdimagegrad_v4_3d_f16_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), ($s0, $s0, $s0), ($s0, $s1, $s2);
	amd_mipmap_rdimagegrad_v4_3d_equiv(1)_f16_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), ($s0, $s0, $s0), ($s0, $s0, $s0);
	amd_mipmap_rdimagegrad_v4_3d_equiv(2)_f16_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), ($s0, $s0, $s0), ($s0, $s0, $s0);
	amd_mipmap_rdimagegrad_v4_3d_equiv(255)_f16_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), ($s0, $s0, $s0), ($s0, $s0, $s0);
	// 
	// Next sample
	// 
	amd_mipmap_rdimagegrad_v4_1da_f16_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), $s0, $s0;
	// 
	amd_mipmap_rdimagegrad_v4_1da_f16_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, (WAVESIZE, -1), $s0, $s0;
	amd_mipmap_rdimagegrad_v4_1da_f16_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, (0, $s0), $s0, $s0;
	amd_mipmap_rdimagegrad_v4_1da_f16_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s1), $s0, $s0;
	amd_mipmap_rdimagegrad_v4_1da_f16_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), 0Fffffffff, $s0;
	amd_mipmap_rdimagegrad_v4_1da_f16_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), $s0, 0Fffffffff;
	amd_mipmap_rdimagegrad_v4_1da_equiv(1)_f16_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), $s0, $s0;
	amd_mipmap_rdimagegrad_v4_1da_equiv(2)_f16_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), $s0, $s0;
	amd_mipmap_rdimagegrad_v4_1da_equiv(255)_f16_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), $s0, $s0;
	// 
	// Next sample
	// 
	amd_mipmap_rdimagegrad_v4_2da_f16_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), ($s0, $s0), ($s0, $s0);
	// 
	amd_mipmap_rdimagegrad_v4_2da_f16_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, (WAVESIZE, -1, -1), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_v4_2da_f16_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, (0, -1, $s0), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_v4_2da_f16_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s1, $s2), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_v4_2da_f16_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), (0F00000000, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_v4_2da_f16_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), ($s0, $s1), ($s0, $s0);
	amd_mipmap_rdimagegrad_v4_2da_f16_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), ($s0, $s0), (0F00000000, $s0);
	amd_mipmap_rdimagegrad_v4_2da_f16_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), ($s0, $s0), ($s0, $s1);
	amd_mipmap_rdimagegrad_v4_2da_equiv(1)_f16_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_v4_2da_equiv(2)_f16_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_v4_2da_equiv(255)_f16_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), ($s0, $s0), ($s0, $s0);
	// 
	// Next sample
	// 
	amd_mipmap_rdimagegrad_2ddepth_f16_roimg_s32	$s0, $d0, $d0, ($s0, $s0), ($s0, $s0), ($s0, $s0);
	// 
	amd_mipmap_rdimagegrad_2ddepth_f16_roimg_s32	$s0, $d0, $d0, (WAVESIZE, -1), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_2ddepth_f16_roimg_s32	$s0, $d0, $d0, (0, $s0), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_2ddepth_f16_roimg_s32	$s0, $d0, $d0, ($s0, $s1), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_2ddepth_f16_roimg_s32	$s0, $d0, $d0, ($s0, $s0), (0F00000000, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_2ddepth_f16_roimg_s32	$s0, $d0, $d0, ($s0, $s0), ($s0, $s1), ($s0, $s0);
	amd_mipmap_rdimagegrad_2ddepth_f16_roimg_s32	$s0, $d0, $d0, ($s0, $s0), ($s0, $s0), (0F00000000, $s0);
	amd_mipmap_rdimagegrad_2ddepth_f16_roimg_s32	$s0, $d0, $d0, ($s0, $s0), ($s0, $s0), ($s0, $s1);
	amd_mipmap_rdimagegrad_2ddepth_equiv(1)_f16_roimg_s32	$s0, $d0, $d0, ($s0, $s0), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_2ddepth_equiv(2)_f16_roimg_s32	$s0, $d0, $d0, ($s0, $s0), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_2ddepth_equiv(255)_f16_roimg_s32	$s0, $d0, $d0, ($s0, $s0), ($s0, $s0), ($s0, $s0);
	// 
	// Next sample
	// 
	amd_mipmap_rdimagegrad_2dadepth_f16_roimg_s32	$s0, $d0, $d0, ($s0, $s0, $s0), ($s0, $s0), ($s0, $s0);
	// 
	amd_mipmap_rdimagegrad_2dadepth_f16_roimg_s32	$s0, $d0, $d0, (WAVESIZE, -1, -1), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_2dadepth_f16_roimg_s32	$s0, $d0, $d0, (0, -1, $s0), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_2dadepth_f16_roimg_s32	$s0, $d0, $d0, ($s0, $s1, $s2), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_2dadepth_f16_roimg_s32	$s0, $d0, $d0, ($s0, $s0, $s0), (0F00000000, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_2dadepth_f16_roimg_s32	$s0, $d0, $d0, ($s0, $s0, $s0), ($s0, $s1), ($s0, $s0);
	amd_mipmap_rdimagegrad_2dadepth_f16_roimg_s32	$s0, $d0, $d0, ($s0, $s0, $s0), ($s0, $s0), (0F00000000, $s0);
	amd_mipmap_rdimagegrad_2dadepth_f16_roimg_s32	$s0, $d0, $d0, ($s0, $s0, $s0), ($s0, $s0), ($s0, $s1);
	amd_mipmap_rdimagegrad_2dadepth_equiv(1)_f16_roimg_s32	$s0, $d0, $d0, ($s0, $s0, $s0), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_2dadepth_equiv(2)_f16_roimg_s32	$s0, $d0, $d0, ($s0, $s0, $s0), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_2dadepth_equiv(255)_f16_roimg_s32	$s0, $d0, $d0, ($s0, $s0, $s0), ($s0, $s0), ($s0, $s0);
	// 
	// Next sample
	// 
	amd_mipmap_rdimagegrad_v4_1d_f32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, $s0, $s0, $s0;
	// 
	amd_mipmap_rdimagegrad_v4_1d_f32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, -1, $s0, $s0;
	amd_mipmap_rdimagegrad_v4_1d_f32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, WAVESIZE, $s0, $s0;
	amd_mipmap_rdimagegrad_v4_1d_f32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, $s0, 0Fffffffff, $s0;
	amd_mipmap_rdimagegrad_v4_1d_f32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, $s0, $s0, 0Fffffffff;
	amd_mipmap_rdimagegrad_v4_1d_equiv(1)_f32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, $s0, $s0, $s0;
	amd_mipmap_rdimagegrad_v4_1d_equiv(2)_f32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, $s0, $s0, $s0;
	amd_mipmap_rdimagegrad_v4_1d_equiv(255)_f32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, $s0, $s0, $s0;
	// 
	// Next sample
	// 
	amd_mipmap_rdimagegrad_v4_2d_f32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), ($s0, $s0), ($s0, $s0);
	// 
	amd_mipmap_rdimagegrad_v4_2d_f32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, (WAVESIZE, -1), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_v4_2d_f32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, (0, $s0), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_v4_2d_f32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s1), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_v4_2d_f32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), (0F00000000, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_v4_2d_f32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), ($s0, $s1), ($s0, $s0);
	amd_mipmap_rdimagegrad_v4_2d_f32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), ($s0, $s0), (0F00000000, $s0);
	amd_mipmap_rdimagegrad_v4_2d_f32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), ($s0, $s0), ($s0, $s1);
	amd_mipmap_rdimagegrad_v4_2d_equiv(1)_f32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_v4_2d_equiv(2)_f32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_v4_2d_equiv(255)_f32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), ($s0, $s0), ($s0, $s0);
	// 
	// Next sample
	// 
	amd_mipmap_rdimagegrad_v4_3d_f32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), ($s0, $s0, $s0), ($s0, $s0, $s0);
	// 
	amd_mipmap_rdimagegrad_v4_3d_f32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, (WAVESIZE, -1, -1), ($s0, $s0, $s0), ($s0, $s0, $s0);
	amd_mipmap_rdimagegrad_v4_3d_f32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, (0, -1, $s0), ($s0, $s0, $s0), ($s0, $s0, $s0);
	amd_mipmap_rdimagegrad_v4_3d_f32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s1, $s2), ($s0, $s0, $s0), ($s0, $s0, $s0);
	amd_mipmap_rdimagegrad_v4_3d_f32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), (0F00000000, 0Fffffffff, $s0), ($s0, $s0, $s0);
	amd_mipmap_rdimagegrad_v4_3d_f32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), ($s0, $s1, $s2), ($s0, $s0, $s0);
	amd_mipmap_rdimagegrad_v4_3d_f32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), ($s0, $s0, $s0), (0F00000000, 0Fffffffff, $s0);
	amd_mipmap_rdimagegrad_v4_3d_f32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), ($s0, $s0, $s0), ($s0, $s1, $s2);
	amd_mipmap_rdimagegrad_v4_3d_equiv(1)_f32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), ($s0, $s0, $s0), ($s0, $s0, $s0);
	amd_mipmap_rdimagegrad_v4_3d_equiv(2)_f32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), ($s0, $s0, $s0), ($s0, $s0, $s0);
	amd_mipmap_rdimagegrad_v4_3d_equiv(255)_f32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), ($s0, $s0, $s0), ($s0, $s0, $s0);
	// 
	// Next sample
	// 
	amd_mipmap_rdimagegrad_v4_1da_f32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), $s0, $s0;
	// 
	amd_mipmap_rdimagegrad_v4_1da_f32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, (WAVESIZE, -1), $s0, $s0;
	amd_mipmap_rdimagegrad_v4_1da_f32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, (0, $s0), $s0, $s0;
	amd_mipmap_rdimagegrad_v4_1da_f32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s1), $s0, $s0;
	amd_mipmap_rdimagegrad_v4_1da_f32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), 0Fffffffff, $s0;
	amd_mipmap_rdimagegrad_v4_1da_f32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), $s0, 0Fffffffff;
	amd_mipmap_rdimagegrad_v4_1da_equiv(1)_f32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), $s0, $s0;
	amd_mipmap_rdimagegrad_v4_1da_equiv(2)_f32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), $s0, $s0;
	amd_mipmap_rdimagegrad_v4_1da_equiv(255)_f32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), $s0, $s0;
	// 
	// Next sample
	// 
	amd_mipmap_rdimagegrad_v4_2da_f32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), ($s0, $s0), ($s0, $s0);
	// 
	amd_mipmap_rdimagegrad_v4_2da_f32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, (WAVESIZE, -1, -1), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_v4_2da_f32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, (0, -1, $s0), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_v4_2da_f32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s1, $s2), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_v4_2da_f32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), (0F00000000, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_v4_2da_f32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), ($s0, $s1), ($s0, $s0);
	amd_mipmap_rdimagegrad_v4_2da_f32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), ($s0, $s0), (0F00000000, $s0);
	amd_mipmap_rdimagegrad_v4_2da_f32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), ($s0, $s0), ($s0, $s1);
	amd_mipmap_rdimagegrad_v4_2da_equiv(1)_f32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_v4_2da_equiv(2)_f32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_v4_2da_equiv(255)_f32_roimg_s32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), ($s0, $s0), ($s0, $s0);
	// 
	// Next sample
	// 
	amd_mipmap_rdimagegrad_2ddepth_f32_roimg_s32	$s0, $d0, $d0, ($s0, $s0), ($s0, $s0), ($s0, $s0);
	// 
	amd_mipmap_rdimagegrad_2ddepth_f32_roimg_s32	$s0, $d0, $d0, (WAVESIZE, -1), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_2ddepth_f32_roimg_s32	$s0, $d0, $d0, (0, $s0), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_2ddepth_f32_roimg_s32	$s0, $d0, $d0, ($s0, $s1), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_2ddepth_f32_roimg_s32	$s0, $d0, $d0, ($s0, $s0), (0F00000000, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_2ddepth_f32_roimg_s32	$s0, $d0, $d0, ($s0, $s0), ($s0, $s1), ($s0, $s0);
	amd_mipmap_rdimagegrad_2ddepth_f32_roimg_s32	$s0, $d0, $d0, ($s0, $s0), ($s0, $s0), (0F00000000, $s0);
	amd_mipmap_rdimagegrad_2ddepth_f32_roimg_s32	$s0, $d0, $d0, ($s0, $s0), ($s0, $s0), ($s0, $s1);
	amd_mipmap_rdimagegrad_2ddepth_equiv(1)_f32_roimg_s32	$s0, $d0, $d0, ($s0, $s0), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_2ddepth_equiv(2)_f32_roimg_s32	$s0, $d0, $d0, ($s0, $s0), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_2ddepth_equiv(255)_f32_roimg_s32	$s0, $d0, $d0, ($s0, $s0), ($s0, $s0), ($s0, $s0);
	// 
	// Next sample
	// 
	amd_mipmap_rdimagegrad_2dadepth_f32_roimg_s32	$s0, $d0, $d0, ($s0, $s0, $s0), ($s0, $s0), ($s0, $s0);
	// 
	amd_mipmap_rdimagegrad_2dadepth_f32_roimg_s32	$s0, $d0, $d0, (WAVESIZE, -1, -1), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_2dadepth_f32_roimg_s32	$s0, $d0, $d0, (0, -1, $s0), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_2dadepth_f32_roimg_s32	$s0, $d0, $d0, ($s0, $s1, $s2), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_2dadepth_f32_roimg_s32	$s0, $d0, $d0, ($s0, $s0, $s0), (0F00000000, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_2dadepth_f32_roimg_s32	$s0, $d0, $d0, ($s0, $s0, $s0), ($s0, $s1), ($s0, $s0);
	amd_mipmap_rdimagegrad_2dadepth_f32_roimg_s32	$s0, $d0, $d0, ($s0, $s0, $s0), ($s0, $s0), (0F00000000, $s0);
	amd_mipmap_rdimagegrad_2dadepth_f32_roimg_s32	$s0, $d0, $d0, ($s0, $s0, $s0), ($s0, $s0), ($s0, $s1);
	amd_mipmap_rdimagegrad_2dadepth_equiv(1)_f32_roimg_s32	$s0, $d0, $d0, ($s0, $s0, $s0), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_2dadepth_equiv(2)_f32_roimg_s32	$s0, $d0, $d0, ($s0, $s0, $s0), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_2dadepth_equiv(255)_f32_roimg_s32	$s0, $d0, $d0, ($s0, $s0, $s0), ($s0, $s0), ($s0, $s0);
	// 
	// Next sample
	// 
	amd_mipmap_rdimagegrad_v4_1d_u32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, $s0, $s0, $s0;
	// 
	amd_mipmap_rdimagegrad_v4_1d_u32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, 0Fffffffff, $s0, $s0;
	amd_mipmap_rdimagegrad_v4_1d_u32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, $s0, 0Fffffffff, $s0;
	amd_mipmap_rdimagegrad_v4_1d_u32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, $s0, $s0, 0Fffffffff;
	amd_mipmap_rdimagegrad_v4_1d_equiv(1)_u32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, $s0, $s0, $s0;
	amd_mipmap_rdimagegrad_v4_1d_equiv(2)_u32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, $s0, $s0, $s0;
	amd_mipmap_rdimagegrad_v4_1d_equiv(255)_u32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, $s0, $s0, $s0;
	// 
	// Next sample
	// 
	amd_mipmap_rdimagegrad_v4_2d_u32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), ($s0, $s0), ($s0, $s0);
	// 
	amd_mipmap_rdimagegrad_v4_2d_u32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, (0F00000000, $s0), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_v4_2d_u32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s1), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_v4_2d_u32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), (0F00000000, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_v4_2d_u32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), ($s0, $s1), ($s0, $s0);
	amd_mipmap_rdimagegrad_v4_2d_u32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), ($s0, $s0), (0F00000000, $s0);
	amd_mipmap_rdimagegrad_v4_2d_u32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), ($s0, $s0), ($s0, $s1);
	amd_mipmap_rdimagegrad_v4_2d_equiv(1)_u32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_v4_2d_equiv(2)_u32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_v4_2d_equiv(255)_u32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), ($s0, $s0), ($s0, $s0);
	// 
	// Next sample
	// 
	amd_mipmap_rdimagegrad_v4_3d_u32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), ($s0, $s0, $s0), ($s0, $s0, $s0);
	// 
	amd_mipmap_rdimagegrad_v4_3d_u32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, (0F00000000, 0Fffffffff, $s0), ($s0, $s0, $s0), ($s0, $s0, $s0);
	amd_mipmap_rdimagegrad_v4_3d_u32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s1, $s2), ($s0, $s0, $s0), ($s0, $s0, $s0);
	amd_mipmap_rdimagegrad_v4_3d_u32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), (0F00000000, 0Fffffffff, $s0), ($s0, $s0, $s0);
	amd_mipmap_rdimagegrad_v4_3d_u32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), ($s0, $s1, $s2), ($s0, $s0, $s0);
	amd_mipmap_rdimagegrad_v4_3d_u32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), ($s0, $s0, $s0), (0F00000000, 0Fffffffff, $s0);
	amd_mipmap_rdimagegrad_v4_3d_u32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), ($s0, $s0, $s0), ($s0, $s1, $s2);
	amd_mipmap_rdimagegrad_v4_3d_equiv(1)_u32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), ($s0, $s0, $s0), ($s0, $s0, $s0);
	amd_mipmap_rdimagegrad_v4_3d_equiv(2)_u32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), ($s0, $s0, $s0), ($s0, $s0, $s0);
	amd_mipmap_rdimagegrad_v4_3d_equiv(255)_u32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), ($s0, $s0, $s0), ($s0, $s0, $s0);
	// 
	// Next sample
	// 
	amd_mipmap_rdimagegrad_v4_1da_u32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), $s0, $s0;
	// 
	amd_mipmap_rdimagegrad_v4_1da_u32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, (0F00000000, $s0), $s0, $s0;
	amd_mipmap_rdimagegrad_v4_1da_u32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s1), $s0, $s0;
	amd_mipmap_rdimagegrad_v4_1da_u32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), 0Fffffffff, $s0;
	amd_mipmap_rdimagegrad_v4_1da_u32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), $s0, 0Fffffffff;
	amd_mipmap_rdimagegrad_v4_1da_equiv(1)_u32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), $s0, $s0;
	amd_mipmap_rdimagegrad_v4_1da_equiv(2)_u32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), $s0, $s0;
	amd_mipmap_rdimagegrad_v4_1da_equiv(255)_u32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), $s0, $s0;
	// 
	// Next sample
	// 
	amd_mipmap_rdimagegrad_v4_2da_u32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), ($s0, $s0), ($s0, $s0);
	// 
	amd_mipmap_rdimagegrad_v4_2da_u32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, (0F00000000, 0Fffffffff, $s0), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_v4_2da_u32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s1, $s2), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_v4_2da_u32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), (0F00000000, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_v4_2da_u32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), ($s0, $s1), ($s0, $s0);
	amd_mipmap_rdimagegrad_v4_2da_u32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), ($s0, $s0), (0F00000000, $s0);
	amd_mipmap_rdimagegrad_v4_2da_u32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), ($s0, $s0), ($s0, $s1);
	amd_mipmap_rdimagegrad_v4_2da_equiv(1)_u32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_v4_2da_equiv(2)_u32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_v4_2da_equiv(255)_u32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), ($s0, $s0), ($s0, $s0);
	// 
	// Next sample
	// 
	amd_mipmap_rdimagegrad_2ddepth_u32_roimg_f32	$s0, $d0, $d0, ($s0, $s0), ($s0, $s0), ($s0, $s0);
	// 
	amd_mipmap_rdimagegrad_2ddepth_u32_roimg_f32	$s0, $d0, $d0, (0F00000000, $s0), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_2ddepth_u32_roimg_f32	$s0, $d0, $d0, ($s0, $s1), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_2ddepth_u32_roimg_f32	$s0, $d0, $d0, ($s0, $s0), (0F00000000, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_2ddepth_u32_roimg_f32	$s0, $d0, $d0, ($s0, $s0), ($s0, $s1), ($s0, $s0);
	amd_mipmap_rdimagegrad_2ddepth_u32_roimg_f32	$s0, $d0, $d0, ($s0, $s0), ($s0, $s0), (0F00000000, $s0);
	amd_mipmap_rdimagegrad_2ddepth_u32_roimg_f32	$s0, $d0, $d0, ($s0, $s0), ($s0, $s0), ($s0, $s1);
	amd_mipmap_rdimagegrad_2ddepth_equiv(1)_u32_roimg_f32	$s0, $d0, $d0, ($s0, $s0), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_2ddepth_equiv(2)_u32_roimg_f32	$s0, $d0, $d0, ($s0, $s0), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_2ddepth_equiv(255)_u32_roimg_f32	$s0, $d0, $d0, ($s0, $s0), ($s0, $s0), ($s0, $s0);
	// 
	// Next sample
	// 
	amd_mipmap_rdimagegrad_2dadepth_u32_roimg_f32	$s0, $d0, $d0, ($s0, $s0, $s0), ($s0, $s0), ($s0, $s0);
	// 
	amd_mipmap_rdimagegrad_2dadepth_u32_roimg_f32	$s0, $d0, $d0, (0F00000000, 0Fffffffff, $s0), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_2dadepth_u32_roimg_f32	$s0, $d0, $d0, ($s0, $s1, $s2), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_2dadepth_u32_roimg_f32	$s0, $d0, $d0, ($s0, $s0, $s0), (0F00000000, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_2dadepth_u32_roimg_f32	$s0, $d0, $d0, ($s0, $s0, $s0), ($s0, $s1), ($s0, $s0);
	amd_mipmap_rdimagegrad_2dadepth_u32_roimg_f32	$s0, $d0, $d0, ($s0, $s0, $s0), ($s0, $s0), (0F00000000, $s0);
	amd_mipmap_rdimagegrad_2dadepth_u32_roimg_f32	$s0, $d0, $d0, ($s0, $s0, $s0), ($s0, $s0), ($s0, $s1);
	amd_mipmap_rdimagegrad_2dadepth_equiv(1)_u32_roimg_f32	$s0, $d0, $d0, ($s0, $s0, $s0), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_2dadepth_equiv(2)_u32_roimg_f32	$s0, $d0, $d0, ($s0, $s0, $s0), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_2dadepth_equiv(255)_u32_roimg_f32	$s0, $d0, $d0, ($s0, $s0, $s0), ($s0, $s0), ($s0, $s0);
	// 
	// Next sample
	// 
	amd_mipmap_rdimagegrad_v4_1d_s32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, $s0, $s0, $s0;
	// 
	amd_mipmap_rdimagegrad_v4_1d_s32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, 0Fffffffff, $s0, $s0;
	amd_mipmap_rdimagegrad_v4_1d_s32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, $s0, 0Fffffffff, $s0;
	amd_mipmap_rdimagegrad_v4_1d_s32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, $s0, $s0, 0Fffffffff;
	amd_mipmap_rdimagegrad_v4_1d_equiv(1)_s32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, $s0, $s0, $s0;
	amd_mipmap_rdimagegrad_v4_1d_equiv(2)_s32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, $s0, $s0, $s0;
	amd_mipmap_rdimagegrad_v4_1d_equiv(255)_s32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, $s0, $s0, $s0;
	// 
	// Next sample
	// 
	amd_mipmap_rdimagegrad_v4_2d_s32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), ($s0, $s0), ($s0, $s0);
	// 
	amd_mipmap_rdimagegrad_v4_2d_s32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, (0F00000000, $s0), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_v4_2d_s32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s1), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_v4_2d_s32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), (0F00000000, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_v4_2d_s32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), ($s0, $s1), ($s0, $s0);
	amd_mipmap_rdimagegrad_v4_2d_s32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), ($s0, $s0), (0F00000000, $s0);
	amd_mipmap_rdimagegrad_v4_2d_s32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), ($s0, $s0), ($s0, $s1);
	amd_mipmap_rdimagegrad_v4_2d_equiv(1)_s32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_v4_2d_equiv(2)_s32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_v4_2d_equiv(255)_s32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), ($s0, $s0), ($s0, $s0);
	// 
	// Next sample
	// 
	amd_mipmap_rdimagegrad_v4_3d_s32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), ($s0, $s0, $s0), ($s0, $s0, $s0);
	// 
	amd_mipmap_rdimagegrad_v4_3d_s32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, (0F00000000, 0Fffffffff, $s0), ($s0, $s0, $s0), ($s0, $s0, $s0);
	amd_mipmap_rdimagegrad_v4_3d_s32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s1, $s2), ($s0, $s0, $s0), ($s0, $s0, $s0);
	amd_mipmap_rdimagegrad_v4_3d_s32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), (0F00000000, 0Fffffffff, $s0), ($s0, $s0, $s0);
	amd_mipmap_rdimagegrad_v4_3d_s32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), ($s0, $s1, $s2), ($s0, $s0, $s0);
	amd_mipmap_rdimagegrad_v4_3d_s32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), ($s0, $s0, $s0), (0F00000000, 0Fffffffff, $s0);
	amd_mipmap_rdimagegrad_v4_3d_s32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), ($s0, $s0, $s0), ($s0, $s1, $s2);
	amd_mipmap_rdimagegrad_v4_3d_equiv(1)_s32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), ($s0, $s0, $s0), ($s0, $s0, $s0);
	amd_mipmap_rdimagegrad_v4_3d_equiv(2)_s32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), ($s0, $s0, $s0), ($s0, $s0, $s0);
	amd_mipmap_rdimagegrad_v4_3d_equiv(255)_s32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), ($s0, $s0, $s0), ($s0, $s0, $s0);
	// 
	// Next sample
	// 
	amd_mipmap_rdimagegrad_v4_1da_s32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), $s0, $s0;
	// 
	amd_mipmap_rdimagegrad_v4_1da_s32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, (0F00000000, $s0), $s0, $s0;
	amd_mipmap_rdimagegrad_v4_1da_s32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s1), $s0, $s0;
	amd_mipmap_rdimagegrad_v4_1da_s32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), 0Fffffffff, $s0;
	amd_mipmap_rdimagegrad_v4_1da_s32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), $s0, 0Fffffffff;
	amd_mipmap_rdimagegrad_v4_1da_equiv(1)_s32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), $s0, $s0;
	amd_mipmap_rdimagegrad_v4_1da_equiv(2)_s32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), $s0, $s0;
	amd_mipmap_rdimagegrad_v4_1da_equiv(255)_s32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), $s0, $s0;
	// 
	// Next sample
	// 
	amd_mipmap_rdimagegrad_v4_2da_s32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), ($s0, $s0), ($s0, $s0);
	// 
	amd_mipmap_rdimagegrad_v4_2da_s32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, (0F00000000, 0Fffffffff, $s0), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_v4_2da_s32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s1, $s2), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_v4_2da_s32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), (0F00000000, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_v4_2da_s32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), ($s0, $s1), ($s0, $s0);
	amd_mipmap_rdimagegrad_v4_2da_s32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), ($s0, $s0), (0F00000000, $s0);
	amd_mipmap_rdimagegrad_v4_2da_s32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), ($s0, $s0), ($s0, $s1);
	amd_mipmap_rdimagegrad_v4_2da_equiv(1)_s32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_v4_2da_equiv(2)_s32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_v4_2da_equiv(255)_s32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), ($s0, $s0), ($s0, $s0);
	// 
	// Next sample
	// 
	amd_mipmap_rdimagegrad_2ddepth_s32_roimg_f32	$s0, $d0, $d0, ($s0, $s0), ($s0, $s0), ($s0, $s0);
	// 
	amd_mipmap_rdimagegrad_2ddepth_s32_roimg_f32	$s0, $d0, $d0, (0F00000000, $s0), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_2ddepth_s32_roimg_f32	$s0, $d0, $d0, ($s0, $s1), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_2ddepth_s32_roimg_f32	$s0, $d0, $d0, ($s0, $s0), (0F00000000, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_2ddepth_s32_roimg_f32	$s0, $d0, $d0, ($s0, $s0), ($s0, $s1), ($s0, $s0);
	amd_mipmap_rdimagegrad_2ddepth_s32_roimg_f32	$s0, $d0, $d0, ($s0, $s0), ($s0, $s0), (0F00000000, $s0);
	amd_mipmap_rdimagegrad_2ddepth_s32_roimg_f32	$s0, $d0, $d0, ($s0, $s0), ($s0, $s0), ($s0, $s1);
	amd_mipmap_rdimagegrad_2ddepth_equiv(1)_s32_roimg_f32	$s0, $d0, $d0, ($s0, $s0), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_2ddepth_equiv(2)_s32_roimg_f32	$s0, $d0, $d0, ($s0, $s0), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_2ddepth_equiv(255)_s32_roimg_f32	$s0, $d0, $d0, ($s0, $s0), ($s0, $s0), ($s0, $s0);
	// 
	// Next sample
	// 
	amd_mipmap_rdimagegrad_2dadepth_s32_roimg_f32	$s0, $d0, $d0, ($s0, $s0, $s0), ($s0, $s0), ($s0, $s0);
	// 
	amd_mipmap_rdimagegrad_2dadepth_s32_roimg_f32	$s0, $d0, $d0, (0F00000000, 0Fffffffff, $s0), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_2dadepth_s32_roimg_f32	$s0, $d0, $d0, ($s0, $s1, $s2), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_2dadepth_s32_roimg_f32	$s0, $d0, $d0, ($s0, $s0, $s0), (0F00000000, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_2dadepth_s32_roimg_f32	$s0, $d0, $d0, ($s0, $s0, $s0), ($s0, $s1), ($s0, $s0);
	amd_mipmap_rdimagegrad_2dadepth_s32_roimg_f32	$s0, $d0, $d0, ($s0, $s0, $s0), ($s0, $s0), (0F00000000, $s0);
	amd_mipmap_rdimagegrad_2dadepth_s32_roimg_f32	$s0, $d0, $d0, ($s0, $s0, $s0), ($s0, $s0), ($s0, $s1);
	amd_mipmap_rdimagegrad_2dadepth_equiv(1)_s32_roimg_f32	$s0, $d0, $d0, ($s0, $s0, $s0), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_2dadepth_equiv(2)_s32_roimg_f32	$s0, $d0, $d0, ($s0, $s0, $s0), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_2dadepth_equiv(255)_s32_roimg_f32	$s0, $d0, $d0, ($s0, $s0, $s0), ($s0, $s0), ($s0, $s0);
	// 
	// Next sample
	// 
	amd_mipmap_rdimagegrad_v4_1d_f16_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, $s0, $s0, $s0;
	// 
	amd_mipmap_rdimagegrad_v4_1d_f16_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, 0Fffffffff, $s0, $s0;
	amd_mipmap_rdimagegrad_v4_1d_f16_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, $s0, 0Fffffffff, $s0;
	amd_mipmap_rdimagegrad_v4_1d_f16_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, $s0, $s0, 0Fffffffff;
	amd_mipmap_rdimagegrad_v4_1d_equiv(1)_f16_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, $s0, $s0, $s0;
	amd_mipmap_rdimagegrad_v4_1d_equiv(2)_f16_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, $s0, $s0, $s0;
	amd_mipmap_rdimagegrad_v4_1d_equiv(255)_f16_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, $s0, $s0, $s0;
	// 
	// Next sample
	// 
	amd_mipmap_rdimagegrad_v4_2d_f16_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), ($s0, $s0), ($s0, $s0);
	// 
	amd_mipmap_rdimagegrad_v4_2d_f16_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, (0F00000000, $s0), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_v4_2d_f16_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s1), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_v4_2d_f16_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), (0F00000000, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_v4_2d_f16_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), ($s0, $s1), ($s0, $s0);
	amd_mipmap_rdimagegrad_v4_2d_f16_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), ($s0, $s0), (0F00000000, $s0);
	amd_mipmap_rdimagegrad_v4_2d_f16_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), ($s0, $s0), ($s0, $s1);
	amd_mipmap_rdimagegrad_v4_2d_equiv(1)_f16_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_v4_2d_equiv(2)_f16_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_v4_2d_equiv(255)_f16_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), ($s0, $s0), ($s0, $s0);
	// 
	// Next sample
	// 
	amd_mipmap_rdimagegrad_v4_3d_f16_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), ($s0, $s0, $s0), ($s0, $s0, $s0);
	// 
	amd_mipmap_rdimagegrad_v4_3d_f16_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, (0F00000000, 0Fffffffff, $s0), ($s0, $s0, $s0), ($s0, $s0, $s0);
	amd_mipmap_rdimagegrad_v4_3d_f16_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s1, $s2), ($s0, $s0, $s0), ($s0, $s0, $s0);
	amd_mipmap_rdimagegrad_v4_3d_f16_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), (0F00000000, 0Fffffffff, $s0), ($s0, $s0, $s0);
	amd_mipmap_rdimagegrad_v4_3d_f16_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), ($s0, $s1, $s2), ($s0, $s0, $s0);
	amd_mipmap_rdimagegrad_v4_3d_f16_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), ($s0, $s0, $s0), (0F00000000, 0Fffffffff, $s0);
	amd_mipmap_rdimagegrad_v4_3d_f16_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), ($s0, $s0, $s0), ($s0, $s1, $s2);
	amd_mipmap_rdimagegrad_v4_3d_equiv(1)_f16_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), ($s0, $s0, $s0), ($s0, $s0, $s0);
	amd_mipmap_rdimagegrad_v4_3d_equiv(2)_f16_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), ($s0, $s0, $s0), ($s0, $s0, $s0);
	amd_mipmap_rdimagegrad_v4_3d_equiv(255)_f16_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), ($s0, $s0, $s0), ($s0, $s0, $s0);
	// 
	// Next sample
	// 
	amd_mipmap_rdimagegrad_v4_1da_f16_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), $s0, $s0;
	// 
	amd_mipmap_rdimagegrad_v4_1da_f16_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, (0F00000000, $s0), $s0, $s0;
	amd_mipmap_rdimagegrad_v4_1da_f16_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s1), $s0, $s0;
	amd_mipmap_rdimagegrad_v4_1da_f16_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), 0Fffffffff, $s0;
	amd_mipmap_rdimagegrad_v4_1da_f16_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), $s0, 0Fffffffff;
	amd_mipmap_rdimagegrad_v4_1da_equiv(1)_f16_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), $s0, $s0;
	amd_mipmap_rdimagegrad_v4_1da_equiv(2)_f16_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), $s0, $s0;
	amd_mipmap_rdimagegrad_v4_1da_equiv(255)_f16_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), $s0, $s0;
	// 
	// Next sample
	// 
	amd_mipmap_rdimagegrad_v4_2da_f16_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), ($s0, $s0), ($s0, $s0);
	// 
	amd_mipmap_rdimagegrad_v4_2da_f16_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, (0F00000000, 0Fffffffff, $s0), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_v4_2da_f16_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s1, $s2), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_v4_2da_f16_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), (0F00000000, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_v4_2da_f16_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), ($s0, $s1), ($s0, $s0);
	amd_mipmap_rdimagegrad_v4_2da_f16_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), ($s0, $s0), (0F00000000, $s0);
	amd_mipmap_rdimagegrad_v4_2da_f16_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), ($s0, $s0), ($s0, $s1);
	amd_mipmap_rdimagegrad_v4_2da_equiv(1)_f16_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_v4_2da_equiv(2)_f16_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_v4_2da_equiv(255)_f16_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), ($s0, $s0), ($s0, $s0);
	// 
	// Next sample
	// 
	amd_mipmap_rdimagegrad_2ddepth_f16_roimg_f32	$s0, $d0, $d0, ($s0, $s0), ($s0, $s0), ($s0, $s0);
	// 
	amd_mipmap_rdimagegrad_2ddepth_f16_roimg_f32	$s0, $d0, $d0, (0F00000000, $s0), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_2ddepth_f16_roimg_f32	$s0, $d0, $d0, ($s0, $s1), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_2ddepth_f16_roimg_f32	$s0, $d0, $d0, ($s0, $s0), (0F00000000, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_2ddepth_f16_roimg_f32	$s0, $d0, $d0, ($s0, $s0), ($s0, $s1), ($s0, $s0);
	amd_mipmap_rdimagegrad_2ddepth_f16_roimg_f32	$s0, $d0, $d0, ($s0, $s0), ($s0, $s0), (0F00000000, $s0);
	amd_mipmap_rdimagegrad_2ddepth_f16_roimg_f32	$s0, $d0, $d0, ($s0, $s0), ($s0, $s0), ($s0, $s1);
	amd_mipmap_rdimagegrad_2ddepth_equiv(1)_f16_roimg_f32	$s0, $d0, $d0, ($s0, $s0), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_2ddepth_equiv(2)_f16_roimg_f32	$s0, $d0, $d0, ($s0, $s0), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_2ddepth_equiv(255)_f16_roimg_f32	$s0, $d0, $d0, ($s0, $s0), ($s0, $s0), ($s0, $s0);
	// 
	// Next sample
	// 
	amd_mipmap_rdimagegrad_2dadepth_f16_roimg_f32	$s0, $d0, $d0, ($s0, $s0, $s0), ($s0, $s0), ($s0, $s0);
	// 
	amd_mipmap_rdimagegrad_2dadepth_f16_roimg_f32	$s0, $d0, $d0, (0F00000000, 0Fffffffff, $s0), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_2dadepth_f16_roimg_f32	$s0, $d0, $d0, ($s0, $s1, $s2), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_2dadepth_f16_roimg_f32	$s0, $d0, $d0, ($s0, $s0, $s0), (0F00000000, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_2dadepth_f16_roimg_f32	$s0, $d0, $d0, ($s0, $s0, $s0), ($s0, $s1), ($s0, $s0);
	amd_mipmap_rdimagegrad_2dadepth_f16_roimg_f32	$s0, $d0, $d0, ($s0, $s0, $s0), ($s0, $s0), (0F00000000, $s0);
	amd_mipmap_rdimagegrad_2dadepth_f16_roimg_f32	$s0, $d0, $d0, ($s0, $s0, $s0), ($s0, $s0), ($s0, $s1);
	amd_mipmap_rdimagegrad_2dadepth_equiv(1)_f16_roimg_f32	$s0, $d0, $d0, ($s0, $s0, $s0), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_2dadepth_equiv(2)_f16_roimg_f32	$s0, $d0, $d0, ($s0, $s0, $s0), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_2dadepth_equiv(255)_f16_roimg_f32	$s0, $d0, $d0, ($s0, $s0, $s0), ($s0, $s0), ($s0, $s0);
	// 
	// Next sample
	// 
	amd_mipmap_rdimagegrad_v4_1d_f32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, $s0, $s0, $s0;
	// 
	amd_mipmap_rdimagegrad_v4_1d_f32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, 0Fffffffff, $s0, $s0;
	amd_mipmap_rdimagegrad_v4_1d_f32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, $s0, 0Fffffffff, $s0;
	amd_mipmap_rdimagegrad_v4_1d_f32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, $s0, $s0, 0Fffffffff;
	amd_mipmap_rdimagegrad_v4_1d_equiv(1)_f32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, $s0, $s0, $s0;
	amd_mipmap_rdimagegrad_v4_1d_equiv(2)_f32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, $s0, $s0, $s0;
	amd_mipmap_rdimagegrad_v4_1d_equiv(255)_f32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, $s0, $s0, $s0;
	// 
	// Next sample
	// 
	amd_mipmap_rdimagegrad_v4_2d_f32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), ($s0, $s0), ($s0, $s0);
	// 
	amd_mipmap_rdimagegrad_v4_2d_f32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, (0F00000000, $s0), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_v4_2d_f32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s1), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_v4_2d_f32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), (0F00000000, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_v4_2d_f32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), ($s0, $s1), ($s0, $s0);
	amd_mipmap_rdimagegrad_v4_2d_f32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), ($s0, $s0), (0F00000000, $s0);
	amd_mipmap_rdimagegrad_v4_2d_f32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), ($s0, $s0), ($s0, $s1);
	amd_mipmap_rdimagegrad_v4_2d_equiv(1)_f32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_v4_2d_equiv(2)_f32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_v4_2d_equiv(255)_f32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), ($s0, $s0), ($s0, $s0);
	// 
	// Next sample
	// 
	amd_mipmap_rdimagegrad_v4_3d_f32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), ($s0, $s0, $s0), ($s0, $s0, $s0);
	// 
	amd_mipmap_rdimagegrad_v4_3d_f32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, (0F00000000, 0Fffffffff, $s0), ($s0, $s0, $s0), ($s0, $s0, $s0);
	amd_mipmap_rdimagegrad_v4_3d_f32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s1, $s2), ($s0, $s0, $s0), ($s0, $s0, $s0);
	amd_mipmap_rdimagegrad_v4_3d_f32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), (0F00000000, 0Fffffffff, $s0), ($s0, $s0, $s0);
	amd_mipmap_rdimagegrad_v4_3d_f32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), ($s0, $s1, $s2), ($s0, $s0, $s0);
	amd_mipmap_rdimagegrad_v4_3d_f32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), ($s0, $s0, $s0), (0F00000000, 0Fffffffff, $s0);
	amd_mipmap_rdimagegrad_v4_3d_f32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), ($s0, $s0, $s0), ($s0, $s1, $s2);
	amd_mipmap_rdimagegrad_v4_3d_equiv(1)_f32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), ($s0, $s0, $s0), ($s0, $s0, $s0);
	amd_mipmap_rdimagegrad_v4_3d_equiv(2)_f32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), ($s0, $s0, $s0), ($s0, $s0, $s0);
	amd_mipmap_rdimagegrad_v4_3d_equiv(255)_f32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), ($s0, $s0, $s0), ($s0, $s0, $s0);
	// 
	// Next sample
	// 
	amd_mipmap_rdimagegrad_v4_1da_f32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), $s0, $s0;
	// 
	amd_mipmap_rdimagegrad_v4_1da_f32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, (0F00000000, $s0), $s0, $s0;
	amd_mipmap_rdimagegrad_v4_1da_f32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s1), $s0, $s0;
	amd_mipmap_rdimagegrad_v4_1da_f32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), 0Fffffffff, $s0;
	amd_mipmap_rdimagegrad_v4_1da_f32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), $s0, 0Fffffffff;
	amd_mipmap_rdimagegrad_v4_1da_equiv(1)_f32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), $s0, $s0;
	amd_mipmap_rdimagegrad_v4_1da_equiv(2)_f32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), $s0, $s0;
	amd_mipmap_rdimagegrad_v4_1da_equiv(255)_f32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0), $s0, $s0;
	// 
	// Next sample
	// 
	amd_mipmap_rdimagegrad_v4_2da_f32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), ($s0, $s0), ($s0, $s0);
	// 
	amd_mipmap_rdimagegrad_v4_2da_f32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, (0F00000000, 0Fffffffff, $s0), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_v4_2da_f32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s1, $s2), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_v4_2da_f32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), (0F00000000, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_v4_2da_f32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), ($s0, $s1), ($s0, $s0);
	amd_mipmap_rdimagegrad_v4_2da_f32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), ($s0, $s0), (0F00000000, $s0);
	amd_mipmap_rdimagegrad_v4_2da_f32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), ($s0, $s0), ($s0, $s1);
	amd_mipmap_rdimagegrad_v4_2da_equiv(1)_f32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_v4_2da_equiv(2)_f32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_v4_2da_equiv(255)_f32_roimg_f32	($s0, $s1, $s2, $s3), $d0, $d0, ($s0, $s0, $s0), ($s0, $s0), ($s0, $s0);
	// 
	// Next sample
	// 
	amd_mipmap_rdimagegrad_2ddepth_f32_roimg_f32	$s0, $d0, $d0, ($s0, $s0), ($s0, $s0), ($s0, $s0);
	// 
	amd_mipmap_rdimagegrad_2ddepth_f32_roimg_f32	$s0, $d0, $d0, (0F00000000, $s0), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_2ddepth_f32_roimg_f32	$s0, $d0, $d0, ($s0, $s1), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_2ddepth_f32_roimg_f32	$s0, $d0, $d0, ($s0, $s0), (0F00000000, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_2ddepth_f32_roimg_f32	$s0, $d0, $d0, ($s0, $s0), ($s0, $s1), ($s0, $s0);
	amd_mipmap_rdimagegrad_2ddepth_f32_roimg_f32	$s0, $d0, $d0, ($s0, $s0), ($s0, $s0), (0F00000000, $s0);
	amd_mipmap_rdimagegrad_2ddepth_f32_roimg_f32	$s0, $d0, $d0, ($s0, $s0), ($s0, $s0), ($s0, $s1);
	amd_mipmap_rdimagegrad_2ddepth_equiv(1)_f32_roimg_f32	$s0, $d0, $d0, ($s0, $s0), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_2ddepth_equiv(2)_f32_roimg_f32	$s0, $d0, $d0, ($s0, $s0), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_2ddepth_equiv(255)_f32_roimg_f32	$s0, $d0, $d0, ($s0, $s0), ($s0, $s0), ($s0, $s0);
	// 
	// Next sample
	// 
	amd_mipmap_rdimagegrad_2dadepth_f32_roimg_f32	$s0, $d0, $d0, ($s0, $s0, $s0), ($s0, $s0), ($s0, $s0);
	// 
	amd_mipmap_rdimagegrad_2dadepth_f32_roimg_f32	$s0, $d0, $d0, (0F00000000, 0Fffffffff, $s0), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_2dadepth_f32_roimg_f32	$s0, $d0, $d0, ($s0, $s1, $s2), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_2dadepth_f32_roimg_f32	$s0, $d0, $d0, ($s0, $s0, $s0), (0F00000000, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_2dadepth_f32_roimg_f32	$s0, $d0, $d0, ($s0, $s0, $s0), ($s0, $s1), ($s0, $s0);
	amd_mipmap_rdimagegrad_2dadepth_f32_roimg_f32	$s0, $d0, $d0, ($s0, $s0, $s0), ($s0, $s0), (0F00000000, $s0);
	amd_mipmap_rdimagegrad_2dadepth_f32_roimg_f32	$s0, $d0, $d0, ($s0, $s0, $s0), ($s0, $s0), ($s0, $s1);
	amd_mipmap_rdimagegrad_2dadepth_equiv(1)_f32_roimg_f32	$s0, $d0, $d0, ($s0, $s0, $s0), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_2dadepth_equiv(2)_f32_roimg_f32	$s0, $d0, $d0, ($s0, $s0, $s0), ($s0, $s0), ($s0, $s0);
	amd_mipmap_rdimagegrad_2dadepth_equiv(255)_f32_roimg_f32	$s0, $d0, $d0, ($s0, $s0, $s0), ($s0, $s0), ($s0, $s0);
	// 
	// Next sample
	// 
	amd_mipmap_ldimagemip_v4_1d_u32_roimg_u32	($s0, $s1, $s2, $s3), $d0, $s0, $s0;
	// 
	amd_mipmap_ldimagemip_v4_1d_u32_roimg_u32	($s0, $s1, $s2, $s3), $d0, -1, $s0;
	amd_mipmap_ldimagemip_v4_1d_u32_roimg_u32	($s0, $s1, $s2, $s3), $d0, WAVESIZE, $s0;
	amd_mipmap_ldimagemip_v4_1d_equiv(1)_u32_roimg_u32	($s0, $s1, $s2, $s3), $d0, $s0, $s0;
	amd_mipmap_ldimagemip_v4_1d_equiv(2)_u32_roimg_u32	($s0, $s1, $s2, $s3), $d0, $s0, $s0;
	amd_mipmap_ldimagemip_v4_1d_equiv(255)_u32_roimg_u32	($s0, $s1, $s2, $s3), $d0, $s0, $s0;
	// 
	// Next sample
	// 
	amd_mipmap_ldimagemip_v4_2d_u32_roimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0), $s0;
	// 
	amd_mipmap_ldimagemip_v4_2d_u32_roimg_u32	($s0, $s1, $s2, $s3), $d0, (WAVESIZE, -1), $s0;
	amd_mipmap_ldimagemip_v4_2d_u32_roimg_u32	($s0, $s1, $s2, $s3), $d0, (0, $s0), $s0;
	amd_mipmap_ldimagemip_v4_2d_u32_roimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s1), $s0;
	amd_mipmap_ldimagemip_v4_2d_equiv(1)_u32_roimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0), $s0;
	amd_mipmap_ldimagemip_v4_2d_equiv(2)_u32_roimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0), $s0;
	amd_mipmap_ldimagemip_v4_2d_equiv(255)_u32_roimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_ldimagemip_v4_3d_u32_roimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0, $s0), $s0;
	// 
	amd_mipmap_ldimagemip_v4_3d_u32_roimg_u32	($s0, $s1, $s2, $s3), $d0, (WAVESIZE, -1, -1), $s0;
	amd_mipmap_ldimagemip_v4_3d_u32_roimg_u32	($s0, $s1, $s2, $s3), $d0, (0, -1, $s0), $s0;
	amd_mipmap_ldimagemip_v4_3d_u32_roimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s1, $s2), $s0;
	amd_mipmap_ldimagemip_v4_3d_equiv(1)_u32_roimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_ldimagemip_v4_3d_equiv(2)_u32_roimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_ldimagemip_v4_3d_equiv(255)_u32_roimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_ldimagemip_v4_1da_u32_roimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0), $s0;
	// 
	amd_mipmap_ldimagemip_v4_1da_u32_roimg_u32	($s0, $s1, $s2, $s3), $d0, (WAVESIZE, -1), $s0;
	amd_mipmap_ldimagemip_v4_1da_u32_roimg_u32	($s0, $s1, $s2, $s3), $d0, (0, $s0), $s0;
	amd_mipmap_ldimagemip_v4_1da_u32_roimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s1), $s0;
	amd_mipmap_ldimagemip_v4_1da_equiv(1)_u32_roimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0), $s0;
	amd_mipmap_ldimagemip_v4_1da_equiv(2)_u32_roimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0), $s0;
	amd_mipmap_ldimagemip_v4_1da_equiv(255)_u32_roimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_ldimagemip_v4_2da_u32_roimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0, $s0), $s0;
	// 
	amd_mipmap_ldimagemip_v4_2da_u32_roimg_u32	($s0, $s1, $s2, $s3), $d0, (WAVESIZE, -1, -1), $s0;
	amd_mipmap_ldimagemip_v4_2da_u32_roimg_u32	($s0, $s1, $s2, $s3), $d0, (0, -1, $s0), $s0;
	amd_mipmap_ldimagemip_v4_2da_u32_roimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s1, $s2), $s0;
	amd_mipmap_ldimagemip_v4_2da_equiv(1)_u32_roimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_ldimagemip_v4_2da_equiv(2)_u32_roimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_ldimagemip_v4_2da_equiv(255)_u32_roimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_ldimagemip_v4_1db_u32_roimg_u32	($s0, $s1, $s2, $s3), $d0, $s0, $s0;
	// 
	amd_mipmap_ldimagemip_v4_1db_u32_roimg_u32	($s0, $s1, $s2, $s3), $d0, -1, $s0;
	amd_mipmap_ldimagemip_v4_1db_u32_roimg_u32	($s0, $s1, $s2, $s3), $d0, WAVESIZE, $s0;
	amd_mipmap_ldimagemip_v4_1db_equiv(1)_u32_roimg_u32	($s0, $s1, $s2, $s3), $d0, $s0, $s0;
	amd_mipmap_ldimagemip_v4_1db_equiv(2)_u32_roimg_u32	($s0, $s1, $s2, $s3), $d0, $s0, $s0;
	amd_mipmap_ldimagemip_v4_1db_equiv(255)_u32_roimg_u32	($s0, $s1, $s2, $s3), $d0, $s0, $s0;
	// 
	// Next sample
	// 
	amd_mipmap_ldimagemip_2ddepth_u32_roimg_u32	$s0, $d0, ($s0, $s0), $s0;
	// 
	amd_mipmap_ldimagemip_2ddepth_u32_roimg_u32	$s0, $d0, (WAVESIZE, -1), $s0;
	amd_mipmap_ldimagemip_2ddepth_u32_roimg_u32	$s0, $d0, (0, $s0), $s0;
	amd_mipmap_ldimagemip_2ddepth_u32_roimg_u32	$s0, $d0, ($s0, $s1), $s0;
	amd_mipmap_ldimagemip_2ddepth_equiv(1)_u32_roimg_u32	$s0, $d0, ($s0, $s0), $s0;
	amd_mipmap_ldimagemip_2ddepth_equiv(2)_u32_roimg_u32	$s0, $d0, ($s0, $s0), $s0;
	amd_mipmap_ldimagemip_2ddepth_equiv(255)_u32_roimg_u32	$s0, $d0, ($s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_ldimagemip_2dadepth_u32_roimg_u32	$s0, $d0, ($s0, $s0, $s0), $s0;
	// 
	amd_mipmap_ldimagemip_2dadepth_u32_roimg_u32	$s0, $d0, (WAVESIZE, -1, -1), $s0;
	amd_mipmap_ldimagemip_2dadepth_u32_roimg_u32	$s0, $d0, (0, -1, $s0), $s0;
	amd_mipmap_ldimagemip_2dadepth_u32_roimg_u32	$s0, $d0, ($s0, $s1, $s2), $s0;
	amd_mipmap_ldimagemip_2dadepth_equiv(1)_u32_roimg_u32	$s0, $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_ldimagemip_2dadepth_equiv(2)_u32_roimg_u32	$s0, $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_ldimagemip_2dadepth_equiv(255)_u32_roimg_u32	$s0, $d0, ($s0, $s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_ldimagemip_v4_1d_s32_roimg_u32	($s0, $s1, $s2, $s3), $d0, $s0, $s0;
	// 
	amd_mipmap_ldimagemip_v4_1d_s32_roimg_u32	($s0, $s1, $s2, $s3), $d0, -1, $s0;
	amd_mipmap_ldimagemip_v4_1d_s32_roimg_u32	($s0, $s1, $s2, $s3), $d0, WAVESIZE, $s0;
	amd_mipmap_ldimagemip_v4_1d_equiv(1)_s32_roimg_u32	($s0, $s1, $s2, $s3), $d0, $s0, $s0;
	amd_mipmap_ldimagemip_v4_1d_equiv(2)_s32_roimg_u32	($s0, $s1, $s2, $s3), $d0, $s0, $s0;
	amd_mipmap_ldimagemip_v4_1d_equiv(255)_s32_roimg_u32	($s0, $s1, $s2, $s3), $d0, $s0, $s0;
	// 
	// Next sample
	// 
	amd_mipmap_ldimagemip_v4_2d_s32_roimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0), $s0;
	// 
	amd_mipmap_ldimagemip_v4_2d_s32_roimg_u32	($s0, $s1, $s2, $s3), $d0, (WAVESIZE, -1), $s0;
	amd_mipmap_ldimagemip_v4_2d_s32_roimg_u32	($s0, $s1, $s2, $s3), $d0, (0, $s0), $s0;
	amd_mipmap_ldimagemip_v4_2d_s32_roimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s1), $s0;
	amd_mipmap_ldimagemip_v4_2d_equiv(1)_s32_roimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0), $s0;
	amd_mipmap_ldimagemip_v4_2d_equiv(2)_s32_roimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0), $s0;
	amd_mipmap_ldimagemip_v4_2d_equiv(255)_s32_roimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_ldimagemip_v4_3d_s32_roimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0, $s0), $s0;
	// 
	amd_mipmap_ldimagemip_v4_3d_s32_roimg_u32	($s0, $s1, $s2, $s3), $d0, (WAVESIZE, -1, -1), $s0;
	amd_mipmap_ldimagemip_v4_3d_s32_roimg_u32	($s0, $s1, $s2, $s3), $d0, (0, -1, $s0), $s0;
	amd_mipmap_ldimagemip_v4_3d_s32_roimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s1, $s2), $s0;
	amd_mipmap_ldimagemip_v4_3d_equiv(1)_s32_roimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_ldimagemip_v4_3d_equiv(2)_s32_roimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_ldimagemip_v4_3d_equiv(255)_s32_roimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_ldimagemip_v4_1da_s32_roimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0), $s0;
	// 
	amd_mipmap_ldimagemip_v4_1da_s32_roimg_u32	($s0, $s1, $s2, $s3), $d0, (WAVESIZE, -1), $s0;
	amd_mipmap_ldimagemip_v4_1da_s32_roimg_u32	($s0, $s1, $s2, $s3), $d0, (0, $s0), $s0;
	amd_mipmap_ldimagemip_v4_1da_s32_roimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s1), $s0;
	amd_mipmap_ldimagemip_v4_1da_equiv(1)_s32_roimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0), $s0;
	amd_mipmap_ldimagemip_v4_1da_equiv(2)_s32_roimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0), $s0;
	amd_mipmap_ldimagemip_v4_1da_equiv(255)_s32_roimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_ldimagemip_v4_2da_s32_roimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0, $s0), $s0;
	// 
	amd_mipmap_ldimagemip_v4_2da_s32_roimg_u32	($s0, $s1, $s2, $s3), $d0, (WAVESIZE, -1, -1), $s0;
	amd_mipmap_ldimagemip_v4_2da_s32_roimg_u32	($s0, $s1, $s2, $s3), $d0, (0, -1, $s0), $s0;
	amd_mipmap_ldimagemip_v4_2da_s32_roimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s1, $s2), $s0;
	amd_mipmap_ldimagemip_v4_2da_equiv(1)_s32_roimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_ldimagemip_v4_2da_equiv(2)_s32_roimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_ldimagemip_v4_2da_equiv(255)_s32_roimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_ldimagemip_v4_1db_s32_roimg_u32	($s0, $s1, $s2, $s3), $d0, $s0, $s0;
	// 
	amd_mipmap_ldimagemip_v4_1db_s32_roimg_u32	($s0, $s1, $s2, $s3), $d0, -1, $s0;
	amd_mipmap_ldimagemip_v4_1db_s32_roimg_u32	($s0, $s1, $s2, $s3), $d0, WAVESIZE, $s0;
	amd_mipmap_ldimagemip_v4_1db_equiv(1)_s32_roimg_u32	($s0, $s1, $s2, $s3), $d0, $s0, $s0;
	amd_mipmap_ldimagemip_v4_1db_equiv(2)_s32_roimg_u32	($s0, $s1, $s2, $s3), $d0, $s0, $s0;
	amd_mipmap_ldimagemip_v4_1db_equiv(255)_s32_roimg_u32	($s0, $s1, $s2, $s3), $d0, $s0, $s0;
	// 
	// Next sample
	// 
	amd_mipmap_ldimagemip_2ddepth_s32_roimg_u32	$s0, $d0, ($s0, $s0), $s0;
	// 
	amd_mipmap_ldimagemip_2ddepth_s32_roimg_u32	$s0, $d0, (WAVESIZE, -1), $s0;
	amd_mipmap_ldimagemip_2ddepth_s32_roimg_u32	$s0, $d0, (0, $s0), $s0;
	amd_mipmap_ldimagemip_2ddepth_s32_roimg_u32	$s0, $d0, ($s0, $s1), $s0;
	amd_mipmap_ldimagemip_2ddepth_equiv(1)_s32_roimg_u32	$s0, $d0, ($s0, $s0), $s0;
	amd_mipmap_ldimagemip_2ddepth_equiv(2)_s32_roimg_u32	$s0, $d0, ($s0, $s0), $s0;
	amd_mipmap_ldimagemip_2ddepth_equiv(255)_s32_roimg_u32	$s0, $d0, ($s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_ldimagemip_2dadepth_s32_roimg_u32	$s0, $d0, ($s0, $s0, $s0), $s0;
	// 
	amd_mipmap_ldimagemip_2dadepth_s32_roimg_u32	$s0, $d0, (WAVESIZE, -1, -1), $s0;
	amd_mipmap_ldimagemip_2dadepth_s32_roimg_u32	$s0, $d0, (0, -1, $s0), $s0;
	amd_mipmap_ldimagemip_2dadepth_s32_roimg_u32	$s0, $d0, ($s0, $s1, $s2), $s0;
	amd_mipmap_ldimagemip_2dadepth_equiv(1)_s32_roimg_u32	$s0, $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_ldimagemip_2dadepth_equiv(2)_s32_roimg_u32	$s0, $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_ldimagemip_2dadepth_equiv(255)_s32_roimg_u32	$s0, $d0, ($s0, $s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_ldimagemip_v4_1d_f16_roimg_u32	($s0, $s1, $s2, $s3), $d0, $s0, $s0;
	// 
	amd_mipmap_ldimagemip_v4_1d_f16_roimg_u32	($s0, $s1, $s2, $s3), $d0, -1, $s0;
	amd_mipmap_ldimagemip_v4_1d_f16_roimg_u32	($s0, $s1, $s2, $s3), $d0, WAVESIZE, $s0;
	amd_mipmap_ldimagemip_v4_1d_equiv(1)_f16_roimg_u32	($s0, $s1, $s2, $s3), $d0, $s0, $s0;
	amd_mipmap_ldimagemip_v4_1d_equiv(2)_f16_roimg_u32	($s0, $s1, $s2, $s3), $d0, $s0, $s0;
	amd_mipmap_ldimagemip_v4_1d_equiv(255)_f16_roimg_u32	($s0, $s1, $s2, $s3), $d0, $s0, $s0;
	// 
	// Next sample
	// 
	amd_mipmap_ldimagemip_v4_2d_f16_roimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0), $s0;
	// 
	amd_mipmap_ldimagemip_v4_2d_f16_roimg_u32	($s0, $s1, $s2, $s3), $d0, (WAVESIZE, -1), $s0;
	amd_mipmap_ldimagemip_v4_2d_f16_roimg_u32	($s0, $s1, $s2, $s3), $d0, (0, $s0), $s0;
	amd_mipmap_ldimagemip_v4_2d_f16_roimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s1), $s0;
	amd_mipmap_ldimagemip_v4_2d_equiv(1)_f16_roimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0), $s0;
	amd_mipmap_ldimagemip_v4_2d_equiv(2)_f16_roimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0), $s0;
	amd_mipmap_ldimagemip_v4_2d_equiv(255)_f16_roimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_ldimagemip_v4_3d_f16_roimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0, $s0), $s0;
	// 
	amd_mipmap_ldimagemip_v4_3d_f16_roimg_u32	($s0, $s1, $s2, $s3), $d0, (WAVESIZE, -1, -1), $s0;
	amd_mipmap_ldimagemip_v4_3d_f16_roimg_u32	($s0, $s1, $s2, $s3), $d0, (0, -1, $s0), $s0;
	amd_mipmap_ldimagemip_v4_3d_f16_roimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s1, $s2), $s0;
	amd_mipmap_ldimagemip_v4_3d_equiv(1)_f16_roimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_ldimagemip_v4_3d_equiv(2)_f16_roimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_ldimagemip_v4_3d_equiv(255)_f16_roimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_ldimagemip_v4_1da_f16_roimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0), $s0;
	// 
	amd_mipmap_ldimagemip_v4_1da_f16_roimg_u32	($s0, $s1, $s2, $s3), $d0, (WAVESIZE, -1), $s0;
	amd_mipmap_ldimagemip_v4_1da_f16_roimg_u32	($s0, $s1, $s2, $s3), $d0, (0, $s0), $s0;
	amd_mipmap_ldimagemip_v4_1da_f16_roimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s1), $s0;
	amd_mipmap_ldimagemip_v4_1da_equiv(1)_f16_roimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0), $s0;
	amd_mipmap_ldimagemip_v4_1da_equiv(2)_f16_roimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0), $s0;
	amd_mipmap_ldimagemip_v4_1da_equiv(255)_f16_roimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_ldimagemip_v4_2da_f16_roimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0, $s0), $s0;
	// 
	amd_mipmap_ldimagemip_v4_2da_f16_roimg_u32	($s0, $s1, $s2, $s3), $d0, (WAVESIZE, -1, -1), $s0;
	amd_mipmap_ldimagemip_v4_2da_f16_roimg_u32	($s0, $s1, $s2, $s3), $d0, (0, -1, $s0), $s0;
	amd_mipmap_ldimagemip_v4_2da_f16_roimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s1, $s2), $s0;
	amd_mipmap_ldimagemip_v4_2da_equiv(1)_f16_roimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_ldimagemip_v4_2da_equiv(2)_f16_roimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_ldimagemip_v4_2da_equiv(255)_f16_roimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_ldimagemip_v4_1db_f16_roimg_u32	($s0, $s1, $s2, $s3), $d0, $s0, $s0;
	// 
	amd_mipmap_ldimagemip_v4_1db_f16_roimg_u32	($s0, $s1, $s2, $s3), $d0, -1, $s0;
	amd_mipmap_ldimagemip_v4_1db_f16_roimg_u32	($s0, $s1, $s2, $s3), $d0, WAVESIZE, $s0;
	amd_mipmap_ldimagemip_v4_1db_equiv(1)_f16_roimg_u32	($s0, $s1, $s2, $s3), $d0, $s0, $s0;
	amd_mipmap_ldimagemip_v4_1db_equiv(2)_f16_roimg_u32	($s0, $s1, $s2, $s3), $d0, $s0, $s0;
	amd_mipmap_ldimagemip_v4_1db_equiv(255)_f16_roimg_u32	($s0, $s1, $s2, $s3), $d0, $s0, $s0;
	// 
	// Next sample
	// 
	amd_mipmap_ldimagemip_2ddepth_f16_roimg_u32	$s0, $d0, ($s0, $s0), $s0;
	// 
	amd_mipmap_ldimagemip_2ddepth_f16_roimg_u32	$s0, $d0, (WAVESIZE, -1), $s0;
	amd_mipmap_ldimagemip_2ddepth_f16_roimg_u32	$s0, $d0, (0, $s0), $s0;
	amd_mipmap_ldimagemip_2ddepth_f16_roimg_u32	$s0, $d0, ($s0, $s1), $s0;
	amd_mipmap_ldimagemip_2ddepth_equiv(1)_f16_roimg_u32	$s0, $d0, ($s0, $s0), $s0;
	amd_mipmap_ldimagemip_2ddepth_equiv(2)_f16_roimg_u32	$s0, $d0, ($s0, $s0), $s0;
	amd_mipmap_ldimagemip_2ddepth_equiv(255)_f16_roimg_u32	$s0, $d0, ($s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_ldimagemip_2dadepth_f16_roimg_u32	$s0, $d0, ($s0, $s0, $s0), $s0;
	// 
	amd_mipmap_ldimagemip_2dadepth_f16_roimg_u32	$s0, $d0, (WAVESIZE, -1, -1), $s0;
	amd_mipmap_ldimagemip_2dadepth_f16_roimg_u32	$s0, $d0, (0, -1, $s0), $s0;
	amd_mipmap_ldimagemip_2dadepth_f16_roimg_u32	$s0, $d0, ($s0, $s1, $s2), $s0;
	amd_mipmap_ldimagemip_2dadepth_equiv(1)_f16_roimg_u32	$s0, $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_ldimagemip_2dadepth_equiv(2)_f16_roimg_u32	$s0, $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_ldimagemip_2dadepth_equiv(255)_f16_roimg_u32	$s0, $d0, ($s0, $s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_ldimagemip_v4_1d_f32_roimg_u32	($s0, $s1, $s2, $s3), $d0, $s0, $s0;
	// 
	amd_mipmap_ldimagemip_v4_1d_f32_roimg_u32	($s0, $s1, $s2, $s3), $d0, -1, $s0;
	amd_mipmap_ldimagemip_v4_1d_f32_roimg_u32	($s0, $s1, $s2, $s3), $d0, WAVESIZE, $s0;
	amd_mipmap_ldimagemip_v4_1d_equiv(1)_f32_roimg_u32	($s0, $s1, $s2, $s3), $d0, $s0, $s0;
	amd_mipmap_ldimagemip_v4_1d_equiv(2)_f32_roimg_u32	($s0, $s1, $s2, $s3), $d0, $s0, $s0;
	amd_mipmap_ldimagemip_v4_1d_equiv(255)_f32_roimg_u32	($s0, $s1, $s2, $s3), $d0, $s0, $s0;
	// 
	// Next sample
	// 
	amd_mipmap_ldimagemip_v4_2d_f32_roimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0), $s0;
	// 
	amd_mipmap_ldimagemip_v4_2d_f32_roimg_u32	($s0, $s1, $s2, $s3), $d0, (WAVESIZE, -1), $s0;
	amd_mipmap_ldimagemip_v4_2d_f32_roimg_u32	($s0, $s1, $s2, $s3), $d0, (0, $s0), $s0;
	amd_mipmap_ldimagemip_v4_2d_f32_roimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s1), $s0;
	amd_mipmap_ldimagemip_v4_2d_equiv(1)_f32_roimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0), $s0;
	amd_mipmap_ldimagemip_v4_2d_equiv(2)_f32_roimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0), $s0;
	amd_mipmap_ldimagemip_v4_2d_equiv(255)_f32_roimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_ldimagemip_v4_3d_f32_roimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0, $s0), $s0;
	// 
	amd_mipmap_ldimagemip_v4_3d_f32_roimg_u32	($s0, $s1, $s2, $s3), $d0, (WAVESIZE, -1, -1), $s0;
	amd_mipmap_ldimagemip_v4_3d_f32_roimg_u32	($s0, $s1, $s2, $s3), $d0, (0, -1, $s0), $s0;
	amd_mipmap_ldimagemip_v4_3d_f32_roimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s1, $s2), $s0;
	amd_mipmap_ldimagemip_v4_3d_equiv(1)_f32_roimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_ldimagemip_v4_3d_equiv(2)_f32_roimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_ldimagemip_v4_3d_equiv(255)_f32_roimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_ldimagemip_v4_1da_f32_roimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0), $s0;
	// 
	amd_mipmap_ldimagemip_v4_1da_f32_roimg_u32	($s0, $s1, $s2, $s3), $d0, (WAVESIZE, -1), $s0;
	amd_mipmap_ldimagemip_v4_1da_f32_roimg_u32	($s0, $s1, $s2, $s3), $d0, (0, $s0), $s0;
	amd_mipmap_ldimagemip_v4_1da_f32_roimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s1), $s0;
	amd_mipmap_ldimagemip_v4_1da_equiv(1)_f32_roimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0), $s0;
	amd_mipmap_ldimagemip_v4_1da_equiv(2)_f32_roimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0), $s0;
	amd_mipmap_ldimagemip_v4_1da_equiv(255)_f32_roimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_ldimagemip_v4_2da_f32_roimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0, $s0), $s0;
	// 
	amd_mipmap_ldimagemip_v4_2da_f32_roimg_u32	($s0, $s1, $s2, $s3), $d0, (WAVESIZE, -1, -1), $s0;
	amd_mipmap_ldimagemip_v4_2da_f32_roimg_u32	($s0, $s1, $s2, $s3), $d0, (0, -1, $s0), $s0;
	amd_mipmap_ldimagemip_v4_2da_f32_roimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s1, $s2), $s0;
	amd_mipmap_ldimagemip_v4_2da_equiv(1)_f32_roimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_ldimagemip_v4_2da_equiv(2)_f32_roimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_ldimagemip_v4_2da_equiv(255)_f32_roimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_ldimagemip_v4_1db_f32_roimg_u32	($s0, $s1, $s2, $s3), $d0, $s0, $s0;
	// 
	amd_mipmap_ldimagemip_v4_1db_f32_roimg_u32	($s0, $s1, $s2, $s3), $d0, -1, $s0;
	amd_mipmap_ldimagemip_v4_1db_f32_roimg_u32	($s0, $s1, $s2, $s3), $d0, WAVESIZE, $s0;
	amd_mipmap_ldimagemip_v4_1db_equiv(1)_f32_roimg_u32	($s0, $s1, $s2, $s3), $d0, $s0, $s0;
	amd_mipmap_ldimagemip_v4_1db_equiv(2)_f32_roimg_u32	($s0, $s1, $s2, $s3), $d0, $s0, $s0;
	amd_mipmap_ldimagemip_v4_1db_equiv(255)_f32_roimg_u32	($s0, $s1, $s2, $s3), $d0, $s0, $s0;
	// 
	// Next sample
	// 
	amd_mipmap_ldimagemip_2ddepth_f32_roimg_u32	$s0, $d0, ($s0, $s0), $s0;
	// 
	amd_mipmap_ldimagemip_2ddepth_f32_roimg_u32	$s0, $d0, (WAVESIZE, -1), $s0;
	amd_mipmap_ldimagemip_2ddepth_f32_roimg_u32	$s0, $d0, (0, $s0), $s0;
	amd_mipmap_ldimagemip_2ddepth_f32_roimg_u32	$s0, $d0, ($s0, $s1), $s0;
	amd_mipmap_ldimagemip_2ddepth_equiv(1)_f32_roimg_u32	$s0, $d0, ($s0, $s0), $s0;
	amd_mipmap_ldimagemip_2ddepth_equiv(2)_f32_roimg_u32	$s0, $d0, ($s0, $s0), $s0;
	amd_mipmap_ldimagemip_2ddepth_equiv(255)_f32_roimg_u32	$s0, $d0, ($s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_ldimagemip_2dadepth_f32_roimg_u32	$s0, $d0, ($s0, $s0, $s0), $s0;
	// 
	amd_mipmap_ldimagemip_2dadepth_f32_roimg_u32	$s0, $d0, (WAVESIZE, -1, -1), $s0;
	amd_mipmap_ldimagemip_2dadepth_f32_roimg_u32	$s0, $d0, (0, -1, $s0), $s0;
	amd_mipmap_ldimagemip_2dadepth_f32_roimg_u32	$s0, $d0, ($s0, $s1, $s2), $s0;
	amd_mipmap_ldimagemip_2dadepth_equiv(1)_f32_roimg_u32	$s0, $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_ldimagemip_2dadepth_equiv(2)_f32_roimg_u32	$s0, $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_ldimagemip_2dadepth_equiv(255)_f32_roimg_u32	$s0, $d0, ($s0, $s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_ldimagemip_v4_1d_u32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, $s0, $s0;
	// 
	amd_mipmap_ldimagemip_v4_1d_u32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, -1, $s0;
	amd_mipmap_ldimagemip_v4_1d_u32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, WAVESIZE, $s0;
	amd_mipmap_ldimagemip_v4_1d_equiv(1)_u32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, $s0, $s0;
	amd_mipmap_ldimagemip_v4_1d_equiv(2)_u32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, $s0, $s0;
	amd_mipmap_ldimagemip_v4_1d_equiv(255)_u32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, $s0, $s0;
	// 
	// Next sample
	// 
	amd_mipmap_ldimagemip_v4_2d_u32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0), $s0;
	// 
	amd_mipmap_ldimagemip_v4_2d_u32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, (WAVESIZE, -1), $s0;
	amd_mipmap_ldimagemip_v4_2d_u32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, (0, $s0), $s0;
	amd_mipmap_ldimagemip_v4_2d_u32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s1), $s0;
	amd_mipmap_ldimagemip_v4_2d_equiv(1)_u32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0), $s0;
	amd_mipmap_ldimagemip_v4_2d_equiv(2)_u32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0), $s0;
	amd_mipmap_ldimagemip_v4_2d_equiv(255)_u32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_ldimagemip_v4_3d_u32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0, $s0), $s0;
	// 
	amd_mipmap_ldimagemip_v4_3d_u32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, (WAVESIZE, -1, -1), $s0;
	amd_mipmap_ldimagemip_v4_3d_u32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, (0, -1, $s0), $s0;
	amd_mipmap_ldimagemip_v4_3d_u32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s1, $s2), $s0;
	amd_mipmap_ldimagemip_v4_3d_equiv(1)_u32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_ldimagemip_v4_3d_equiv(2)_u32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_ldimagemip_v4_3d_equiv(255)_u32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_ldimagemip_v4_1da_u32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0), $s0;
	// 
	amd_mipmap_ldimagemip_v4_1da_u32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, (WAVESIZE, -1), $s0;
	amd_mipmap_ldimagemip_v4_1da_u32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, (0, $s0), $s0;
	amd_mipmap_ldimagemip_v4_1da_u32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s1), $s0;
	amd_mipmap_ldimagemip_v4_1da_equiv(1)_u32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0), $s0;
	amd_mipmap_ldimagemip_v4_1da_equiv(2)_u32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0), $s0;
	amd_mipmap_ldimagemip_v4_1da_equiv(255)_u32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_ldimagemip_v4_2da_u32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0, $s0), $s0;
	// 
	amd_mipmap_ldimagemip_v4_2da_u32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, (WAVESIZE, -1, -1), $s0;
	amd_mipmap_ldimagemip_v4_2da_u32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, (0, -1, $s0), $s0;
	amd_mipmap_ldimagemip_v4_2da_u32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s1, $s2), $s0;
	amd_mipmap_ldimagemip_v4_2da_equiv(1)_u32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_ldimagemip_v4_2da_equiv(2)_u32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_ldimagemip_v4_2da_equiv(255)_u32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_ldimagemip_v4_1db_u32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, $s0, $s0;
	// 
	amd_mipmap_ldimagemip_v4_1db_u32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, -1, $s0;
	amd_mipmap_ldimagemip_v4_1db_u32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, WAVESIZE, $s0;
	amd_mipmap_ldimagemip_v4_1db_equiv(1)_u32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, $s0, $s0;
	amd_mipmap_ldimagemip_v4_1db_equiv(2)_u32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, $s0, $s0;
	amd_mipmap_ldimagemip_v4_1db_equiv(255)_u32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, $s0, $s0;
	// 
	// Next sample
	// 
	amd_mipmap_ldimagemip_2ddepth_u32_rwimg_u32	$s0, $d0, ($s0, $s0), $s0;
	// 
	amd_mipmap_ldimagemip_2ddepth_u32_rwimg_u32	$s0, $d0, (WAVESIZE, -1), $s0;
	amd_mipmap_ldimagemip_2ddepth_u32_rwimg_u32	$s0, $d0, (0, $s0), $s0;
	amd_mipmap_ldimagemip_2ddepth_u32_rwimg_u32	$s0, $d0, ($s0, $s1), $s0;
	amd_mipmap_ldimagemip_2ddepth_equiv(1)_u32_rwimg_u32	$s0, $d0, ($s0, $s0), $s0;
	amd_mipmap_ldimagemip_2ddepth_equiv(2)_u32_rwimg_u32	$s0, $d0, ($s0, $s0), $s0;
	amd_mipmap_ldimagemip_2ddepth_equiv(255)_u32_rwimg_u32	$s0, $d0, ($s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_ldimagemip_2dadepth_u32_rwimg_u32	$s0, $d0, ($s0, $s0, $s0), $s0;
	// 
	amd_mipmap_ldimagemip_2dadepth_u32_rwimg_u32	$s0, $d0, (WAVESIZE, -1, -1), $s0;
	amd_mipmap_ldimagemip_2dadepth_u32_rwimg_u32	$s0, $d0, (0, -1, $s0), $s0;
	amd_mipmap_ldimagemip_2dadepth_u32_rwimg_u32	$s0, $d0, ($s0, $s1, $s2), $s0;
	amd_mipmap_ldimagemip_2dadepth_equiv(1)_u32_rwimg_u32	$s0, $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_ldimagemip_2dadepth_equiv(2)_u32_rwimg_u32	$s0, $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_ldimagemip_2dadepth_equiv(255)_u32_rwimg_u32	$s0, $d0, ($s0, $s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_ldimagemip_v4_1d_s32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, $s0, $s0;
	// 
	amd_mipmap_ldimagemip_v4_1d_s32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, -1, $s0;
	amd_mipmap_ldimagemip_v4_1d_s32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, WAVESIZE, $s0;
	amd_mipmap_ldimagemip_v4_1d_equiv(1)_s32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, $s0, $s0;
	amd_mipmap_ldimagemip_v4_1d_equiv(2)_s32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, $s0, $s0;
	amd_mipmap_ldimagemip_v4_1d_equiv(255)_s32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, $s0, $s0;
	// 
	// Next sample
	// 
	amd_mipmap_ldimagemip_v4_2d_s32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0), $s0;
	// 
	amd_mipmap_ldimagemip_v4_2d_s32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, (WAVESIZE, -1), $s0;
	amd_mipmap_ldimagemip_v4_2d_s32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, (0, $s0), $s0;
	amd_mipmap_ldimagemip_v4_2d_s32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s1), $s0;
	amd_mipmap_ldimagemip_v4_2d_equiv(1)_s32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0), $s0;
	amd_mipmap_ldimagemip_v4_2d_equiv(2)_s32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0), $s0;
	amd_mipmap_ldimagemip_v4_2d_equiv(255)_s32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_ldimagemip_v4_3d_s32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0, $s0), $s0;
	// 
	amd_mipmap_ldimagemip_v4_3d_s32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, (WAVESIZE, -1, -1), $s0;
	amd_mipmap_ldimagemip_v4_3d_s32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, (0, -1, $s0), $s0;
	amd_mipmap_ldimagemip_v4_3d_s32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s1, $s2), $s0;
	amd_mipmap_ldimagemip_v4_3d_equiv(1)_s32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_ldimagemip_v4_3d_equiv(2)_s32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_ldimagemip_v4_3d_equiv(255)_s32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_ldimagemip_v4_1da_s32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0), $s0;
	// 
	amd_mipmap_ldimagemip_v4_1da_s32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, (WAVESIZE, -1), $s0;
	amd_mipmap_ldimagemip_v4_1da_s32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, (0, $s0), $s0;
	amd_mipmap_ldimagemip_v4_1da_s32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s1), $s0;
	amd_mipmap_ldimagemip_v4_1da_equiv(1)_s32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0), $s0;
	amd_mipmap_ldimagemip_v4_1da_equiv(2)_s32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0), $s0;
	amd_mipmap_ldimagemip_v4_1da_equiv(255)_s32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_ldimagemip_v4_2da_s32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0, $s0), $s0;
	// 
	amd_mipmap_ldimagemip_v4_2da_s32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, (WAVESIZE, -1, -1), $s0;
	amd_mipmap_ldimagemip_v4_2da_s32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, (0, -1, $s0), $s0;
	amd_mipmap_ldimagemip_v4_2da_s32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s1, $s2), $s0;
	amd_mipmap_ldimagemip_v4_2da_equiv(1)_s32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_ldimagemip_v4_2da_equiv(2)_s32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_ldimagemip_v4_2da_equiv(255)_s32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_ldimagemip_v4_1db_s32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, $s0, $s0;
	// 
	amd_mipmap_ldimagemip_v4_1db_s32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, -1, $s0;
	amd_mipmap_ldimagemip_v4_1db_s32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, WAVESIZE, $s0;
	amd_mipmap_ldimagemip_v4_1db_equiv(1)_s32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, $s0, $s0;
	amd_mipmap_ldimagemip_v4_1db_equiv(2)_s32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, $s0, $s0;
	amd_mipmap_ldimagemip_v4_1db_equiv(255)_s32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, $s0, $s0;
	// 
	// Next sample
	// 
	amd_mipmap_ldimagemip_2ddepth_s32_rwimg_u32	$s0, $d0, ($s0, $s0), $s0;
	// 
	amd_mipmap_ldimagemip_2ddepth_s32_rwimg_u32	$s0, $d0, (WAVESIZE, -1), $s0;
	amd_mipmap_ldimagemip_2ddepth_s32_rwimg_u32	$s0, $d0, (0, $s0), $s0;
	amd_mipmap_ldimagemip_2ddepth_s32_rwimg_u32	$s0, $d0, ($s0, $s1), $s0;
	amd_mipmap_ldimagemip_2ddepth_equiv(1)_s32_rwimg_u32	$s0, $d0, ($s0, $s0), $s0;
	amd_mipmap_ldimagemip_2ddepth_equiv(2)_s32_rwimg_u32	$s0, $d0, ($s0, $s0), $s0;
	amd_mipmap_ldimagemip_2ddepth_equiv(255)_s32_rwimg_u32	$s0, $d0, ($s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_ldimagemip_2dadepth_s32_rwimg_u32	$s0, $d0, ($s0, $s0, $s0), $s0;
	// 
	amd_mipmap_ldimagemip_2dadepth_s32_rwimg_u32	$s0, $d0, (WAVESIZE, -1, -1), $s0;
	amd_mipmap_ldimagemip_2dadepth_s32_rwimg_u32	$s0, $d0, (0, -1, $s0), $s0;
	amd_mipmap_ldimagemip_2dadepth_s32_rwimg_u32	$s0, $d0, ($s0, $s1, $s2), $s0;
	amd_mipmap_ldimagemip_2dadepth_equiv(1)_s32_rwimg_u32	$s0, $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_ldimagemip_2dadepth_equiv(2)_s32_rwimg_u32	$s0, $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_ldimagemip_2dadepth_equiv(255)_s32_rwimg_u32	$s0, $d0, ($s0, $s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_ldimagemip_v4_1d_f16_rwimg_u32	($s0, $s1, $s2, $s3), $d0, $s0, $s0;
	// 
	amd_mipmap_ldimagemip_v4_1d_f16_rwimg_u32	($s0, $s1, $s2, $s3), $d0, -1, $s0;
	amd_mipmap_ldimagemip_v4_1d_f16_rwimg_u32	($s0, $s1, $s2, $s3), $d0, WAVESIZE, $s0;
	amd_mipmap_ldimagemip_v4_1d_equiv(1)_f16_rwimg_u32	($s0, $s1, $s2, $s3), $d0, $s0, $s0;
	amd_mipmap_ldimagemip_v4_1d_equiv(2)_f16_rwimg_u32	($s0, $s1, $s2, $s3), $d0, $s0, $s0;
	amd_mipmap_ldimagemip_v4_1d_equiv(255)_f16_rwimg_u32	($s0, $s1, $s2, $s3), $d0, $s0, $s0;
	// 
	// Next sample
	// 
	amd_mipmap_ldimagemip_v4_2d_f16_rwimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0), $s0;
	// 
	amd_mipmap_ldimagemip_v4_2d_f16_rwimg_u32	($s0, $s1, $s2, $s3), $d0, (WAVESIZE, -1), $s0;
	amd_mipmap_ldimagemip_v4_2d_f16_rwimg_u32	($s0, $s1, $s2, $s3), $d0, (0, $s0), $s0;
	amd_mipmap_ldimagemip_v4_2d_f16_rwimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s1), $s0;
	amd_mipmap_ldimagemip_v4_2d_equiv(1)_f16_rwimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0), $s0;
	amd_mipmap_ldimagemip_v4_2d_equiv(2)_f16_rwimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0), $s0;
	amd_mipmap_ldimagemip_v4_2d_equiv(255)_f16_rwimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_ldimagemip_v4_3d_f16_rwimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0, $s0), $s0;
	// 
	amd_mipmap_ldimagemip_v4_3d_f16_rwimg_u32	($s0, $s1, $s2, $s3), $d0, (WAVESIZE, -1, -1), $s0;
	amd_mipmap_ldimagemip_v4_3d_f16_rwimg_u32	($s0, $s1, $s2, $s3), $d0, (0, -1, $s0), $s0;
	amd_mipmap_ldimagemip_v4_3d_f16_rwimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s1, $s2), $s0;
	amd_mipmap_ldimagemip_v4_3d_equiv(1)_f16_rwimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_ldimagemip_v4_3d_equiv(2)_f16_rwimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_ldimagemip_v4_3d_equiv(255)_f16_rwimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_ldimagemip_v4_1da_f16_rwimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0), $s0;
	// 
	amd_mipmap_ldimagemip_v4_1da_f16_rwimg_u32	($s0, $s1, $s2, $s3), $d0, (WAVESIZE, -1), $s0;
	amd_mipmap_ldimagemip_v4_1da_f16_rwimg_u32	($s0, $s1, $s2, $s3), $d0, (0, $s0), $s0;
	amd_mipmap_ldimagemip_v4_1da_f16_rwimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s1), $s0;
	amd_mipmap_ldimagemip_v4_1da_equiv(1)_f16_rwimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0), $s0;
	amd_mipmap_ldimagemip_v4_1da_equiv(2)_f16_rwimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0), $s0;
	amd_mipmap_ldimagemip_v4_1da_equiv(255)_f16_rwimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_ldimagemip_v4_2da_f16_rwimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0, $s0), $s0;
	// 
	amd_mipmap_ldimagemip_v4_2da_f16_rwimg_u32	($s0, $s1, $s2, $s3), $d0, (WAVESIZE, -1, -1), $s0;
	amd_mipmap_ldimagemip_v4_2da_f16_rwimg_u32	($s0, $s1, $s2, $s3), $d0, (0, -1, $s0), $s0;
	amd_mipmap_ldimagemip_v4_2da_f16_rwimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s1, $s2), $s0;
	amd_mipmap_ldimagemip_v4_2da_equiv(1)_f16_rwimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_ldimagemip_v4_2da_equiv(2)_f16_rwimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_ldimagemip_v4_2da_equiv(255)_f16_rwimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_ldimagemip_v4_1db_f16_rwimg_u32	($s0, $s1, $s2, $s3), $d0, $s0, $s0;
	// 
	amd_mipmap_ldimagemip_v4_1db_f16_rwimg_u32	($s0, $s1, $s2, $s3), $d0, -1, $s0;
	amd_mipmap_ldimagemip_v4_1db_f16_rwimg_u32	($s0, $s1, $s2, $s3), $d0, WAVESIZE, $s0;
	amd_mipmap_ldimagemip_v4_1db_equiv(1)_f16_rwimg_u32	($s0, $s1, $s2, $s3), $d0, $s0, $s0;
	amd_mipmap_ldimagemip_v4_1db_equiv(2)_f16_rwimg_u32	($s0, $s1, $s2, $s3), $d0, $s0, $s0;
	amd_mipmap_ldimagemip_v4_1db_equiv(255)_f16_rwimg_u32	($s0, $s1, $s2, $s3), $d0, $s0, $s0;
	// 
	// Next sample
	// 
	amd_mipmap_ldimagemip_2ddepth_f16_rwimg_u32	$s0, $d0, ($s0, $s0), $s0;
	// 
	amd_mipmap_ldimagemip_2ddepth_f16_rwimg_u32	$s0, $d0, (WAVESIZE, -1), $s0;
	amd_mipmap_ldimagemip_2ddepth_f16_rwimg_u32	$s0, $d0, (0, $s0), $s0;
	amd_mipmap_ldimagemip_2ddepth_f16_rwimg_u32	$s0, $d0, ($s0, $s1), $s0;
	amd_mipmap_ldimagemip_2ddepth_equiv(1)_f16_rwimg_u32	$s0, $d0, ($s0, $s0), $s0;
	amd_mipmap_ldimagemip_2ddepth_equiv(2)_f16_rwimg_u32	$s0, $d0, ($s0, $s0), $s0;
	amd_mipmap_ldimagemip_2ddepth_equiv(255)_f16_rwimg_u32	$s0, $d0, ($s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_ldimagemip_2dadepth_f16_rwimg_u32	$s0, $d0, ($s0, $s0, $s0), $s0;
	// 
	amd_mipmap_ldimagemip_2dadepth_f16_rwimg_u32	$s0, $d0, (WAVESIZE, -1, -1), $s0;
	amd_mipmap_ldimagemip_2dadepth_f16_rwimg_u32	$s0, $d0, (0, -1, $s0), $s0;
	amd_mipmap_ldimagemip_2dadepth_f16_rwimg_u32	$s0, $d0, ($s0, $s1, $s2), $s0;
	amd_mipmap_ldimagemip_2dadepth_equiv(1)_f16_rwimg_u32	$s0, $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_ldimagemip_2dadepth_equiv(2)_f16_rwimg_u32	$s0, $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_ldimagemip_2dadepth_equiv(255)_f16_rwimg_u32	$s0, $d0, ($s0, $s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_ldimagemip_v4_1d_f32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, $s0, $s0;
	// 
	amd_mipmap_ldimagemip_v4_1d_f32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, -1, $s0;
	amd_mipmap_ldimagemip_v4_1d_f32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, WAVESIZE, $s0;
	amd_mipmap_ldimagemip_v4_1d_equiv(1)_f32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, $s0, $s0;
	amd_mipmap_ldimagemip_v4_1d_equiv(2)_f32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, $s0, $s0;
	amd_mipmap_ldimagemip_v4_1d_equiv(255)_f32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, $s0, $s0;
	// 
	// Next sample
	// 
	amd_mipmap_ldimagemip_v4_2d_f32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0), $s0;
	// 
	amd_mipmap_ldimagemip_v4_2d_f32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, (WAVESIZE, -1), $s0;
	amd_mipmap_ldimagemip_v4_2d_f32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, (0, $s0), $s0;
	amd_mipmap_ldimagemip_v4_2d_f32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s1), $s0;
	amd_mipmap_ldimagemip_v4_2d_equiv(1)_f32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0), $s0;
	amd_mipmap_ldimagemip_v4_2d_equiv(2)_f32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0), $s0;
	amd_mipmap_ldimagemip_v4_2d_equiv(255)_f32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_ldimagemip_v4_3d_f32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0, $s0), $s0;
	// 
	amd_mipmap_ldimagemip_v4_3d_f32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, (WAVESIZE, -1, -1), $s0;
	amd_mipmap_ldimagemip_v4_3d_f32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, (0, -1, $s0), $s0;
	amd_mipmap_ldimagemip_v4_3d_f32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s1, $s2), $s0;
	amd_mipmap_ldimagemip_v4_3d_equiv(1)_f32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_ldimagemip_v4_3d_equiv(2)_f32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_ldimagemip_v4_3d_equiv(255)_f32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_ldimagemip_v4_1da_f32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0), $s0;
	// 
	amd_mipmap_ldimagemip_v4_1da_f32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, (WAVESIZE, -1), $s0;
	amd_mipmap_ldimagemip_v4_1da_f32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, (0, $s0), $s0;
	amd_mipmap_ldimagemip_v4_1da_f32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s1), $s0;
	amd_mipmap_ldimagemip_v4_1da_equiv(1)_f32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0), $s0;
	amd_mipmap_ldimagemip_v4_1da_equiv(2)_f32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0), $s0;
	amd_mipmap_ldimagemip_v4_1da_equiv(255)_f32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_ldimagemip_v4_2da_f32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0, $s0), $s0;
	// 
	amd_mipmap_ldimagemip_v4_2da_f32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, (WAVESIZE, -1, -1), $s0;
	amd_mipmap_ldimagemip_v4_2da_f32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, (0, -1, $s0), $s0;
	amd_mipmap_ldimagemip_v4_2da_f32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s1, $s2), $s0;
	amd_mipmap_ldimagemip_v4_2da_equiv(1)_f32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_ldimagemip_v4_2da_equiv(2)_f32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_ldimagemip_v4_2da_equiv(255)_f32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_ldimagemip_v4_1db_f32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, $s0, $s0;
	// 
	amd_mipmap_ldimagemip_v4_1db_f32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, -1, $s0;
	amd_mipmap_ldimagemip_v4_1db_f32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, WAVESIZE, $s0;
	amd_mipmap_ldimagemip_v4_1db_equiv(1)_f32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, $s0, $s0;
	amd_mipmap_ldimagemip_v4_1db_equiv(2)_f32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, $s0, $s0;
	amd_mipmap_ldimagemip_v4_1db_equiv(255)_f32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, $s0, $s0;
	// 
	// Next sample
	// 
	amd_mipmap_ldimagemip_2ddepth_f32_rwimg_u32	$s0, $d0, ($s0, $s0), $s0;
	// 
	amd_mipmap_ldimagemip_2ddepth_f32_rwimg_u32	$s0, $d0, (WAVESIZE, -1), $s0;
	amd_mipmap_ldimagemip_2ddepth_f32_rwimg_u32	$s0, $d0, (0, $s0), $s0;
	amd_mipmap_ldimagemip_2ddepth_f32_rwimg_u32	$s0, $d0, ($s0, $s1), $s0;
	amd_mipmap_ldimagemip_2ddepth_equiv(1)_f32_rwimg_u32	$s0, $d0, ($s0, $s0), $s0;
	amd_mipmap_ldimagemip_2ddepth_equiv(2)_f32_rwimg_u32	$s0, $d0, ($s0, $s0), $s0;
	amd_mipmap_ldimagemip_2ddepth_equiv(255)_f32_rwimg_u32	$s0, $d0, ($s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_ldimagemip_2dadepth_f32_rwimg_u32	$s0, $d0, ($s0, $s0, $s0), $s0;
	// 
	amd_mipmap_ldimagemip_2dadepth_f32_rwimg_u32	$s0, $d0, (WAVESIZE, -1, -1), $s0;
	amd_mipmap_ldimagemip_2dadepth_f32_rwimg_u32	$s0, $d0, (0, -1, $s0), $s0;
	amd_mipmap_ldimagemip_2dadepth_f32_rwimg_u32	$s0, $d0, ($s0, $s1, $s2), $s0;
	amd_mipmap_ldimagemip_2dadepth_equiv(1)_f32_rwimg_u32	$s0, $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_ldimagemip_2dadepth_equiv(2)_f32_rwimg_u32	$s0, $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_ldimagemip_2dadepth_equiv(255)_f32_rwimg_u32	$s0, $d0, ($s0, $s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_stimagemip_v4_1d_u32_woimg_u32	($s0, $s0, $s0, $s0), $d0, $s0, $s0;
	// 
	amd_mipmap_stimagemip_v4_1d_u32_woimg_u32	(WAVESIZE, -1, -1, -1), $d0, $s0, $s0;
	amd_mipmap_stimagemip_v4_1d_u32_woimg_u32	(0, -1, $s0, $s0), $d0, $s0, $s0;
	amd_mipmap_stimagemip_v4_1d_u32_woimg_u32	($s0, $s1, $s2, $s3), $d0, $s0, $s0;
	amd_mipmap_stimagemip_v4_1d_u32_woimg_u32	($s0, $s0, $s0, $s0), $d0, -1, $s0;
	amd_mipmap_stimagemip_v4_1d_u32_woimg_u32	($s0, $s0, $s0, $s0), $d0, WAVESIZE, $s0;
	amd_mipmap_stimagemip_v4_1d_equiv(1)_u32_woimg_u32	($s0, $s0, $s0, $s0), $d0, $s0, $s0;
	amd_mipmap_stimagemip_v4_1d_equiv(2)_u32_woimg_u32	($s0, $s0, $s0, $s0), $d0, $s0, $s0;
	amd_mipmap_stimagemip_v4_1d_equiv(255)_u32_woimg_u32	($s0, $s0, $s0, $s0), $d0, $s0, $s0;
	// 
	// Next sample
	// 
	amd_mipmap_stimagemip_v4_2d_u32_woimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0), $s0;
	// 
	amd_mipmap_stimagemip_v4_2d_u32_woimg_u32	(WAVESIZE, -1, -1, -1), $d0, ($s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_2d_u32_woimg_u32	(0, -1, $s0, $s0), $d0, ($s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_2d_u32_woimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_2d_u32_woimg_u32	($s0, $s0, $s0, $s0), $d0, (WAVESIZE, -1), $s0;
	amd_mipmap_stimagemip_v4_2d_u32_woimg_u32	($s0, $s0, $s0, $s0), $d0, (0, $s0), $s0;
	amd_mipmap_stimagemip_v4_2d_u32_woimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s1), $s0;
	amd_mipmap_stimagemip_v4_2d_equiv(1)_u32_woimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_2d_equiv(2)_u32_woimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_2d_equiv(255)_u32_woimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_stimagemip_v4_3d_u32_woimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0, $s0), $s0;
	// 
	amd_mipmap_stimagemip_v4_3d_u32_woimg_u32	(WAVESIZE, -1, -1, -1), $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_3d_u32_woimg_u32	(0, -1, $s0, $s0), $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_3d_u32_woimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_3d_u32_woimg_u32	($s0, $s0, $s0, $s0), $d0, (WAVESIZE, -1, -1), $s0;
	amd_mipmap_stimagemip_v4_3d_u32_woimg_u32	($s0, $s0, $s0, $s0), $d0, (0, -1, $s0), $s0;
	amd_mipmap_stimagemip_v4_3d_u32_woimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s1, $s2), $s0;
	amd_mipmap_stimagemip_v4_3d_equiv(1)_u32_woimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_3d_equiv(2)_u32_woimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_3d_equiv(255)_u32_woimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_stimagemip_v4_1da_u32_woimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0), $s0;
	// 
	amd_mipmap_stimagemip_v4_1da_u32_woimg_u32	(WAVESIZE, -1, -1, -1), $d0, ($s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_1da_u32_woimg_u32	(0, -1, $s0, $s0), $d0, ($s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_1da_u32_woimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_1da_u32_woimg_u32	($s0, $s0, $s0, $s0), $d0, (WAVESIZE, -1), $s0;
	amd_mipmap_stimagemip_v4_1da_u32_woimg_u32	($s0, $s0, $s0, $s0), $d0, (0, $s0), $s0;
	amd_mipmap_stimagemip_v4_1da_u32_woimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s1), $s0;
	amd_mipmap_stimagemip_v4_1da_equiv(1)_u32_woimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_1da_equiv(2)_u32_woimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_1da_equiv(255)_u32_woimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_stimagemip_v4_2da_u32_woimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0, $s0), $s0;
	// 
	amd_mipmap_stimagemip_v4_2da_u32_woimg_u32	(WAVESIZE, -1, -1, -1), $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_2da_u32_woimg_u32	(0, -1, $s0, $s0), $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_2da_u32_woimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_2da_u32_woimg_u32	($s0, $s0, $s0, $s0), $d0, (WAVESIZE, -1, -1), $s0;
	amd_mipmap_stimagemip_v4_2da_u32_woimg_u32	($s0, $s0, $s0, $s0), $d0, (0, -1, $s0), $s0;
	amd_mipmap_stimagemip_v4_2da_u32_woimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s1, $s2), $s0;
	amd_mipmap_stimagemip_v4_2da_equiv(1)_u32_woimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_2da_equiv(2)_u32_woimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_2da_equiv(255)_u32_woimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_stimagemip_v4_1db_u32_woimg_u32	($s0, $s0, $s0, $s0), $d0, $s0, $s0;
	// 
	amd_mipmap_stimagemip_v4_1db_u32_woimg_u32	(WAVESIZE, -1, -1, -1), $d0, $s0, $s0;
	amd_mipmap_stimagemip_v4_1db_u32_woimg_u32	(0, -1, $s0, $s0), $d0, $s0, $s0;
	amd_mipmap_stimagemip_v4_1db_u32_woimg_u32	($s0, $s1, $s2, $s3), $d0, $s0, $s0;
	amd_mipmap_stimagemip_v4_1db_u32_woimg_u32	($s0, $s0, $s0, $s0), $d0, -1, $s0;
	amd_mipmap_stimagemip_v4_1db_u32_woimg_u32	($s0, $s0, $s0, $s0), $d0, WAVESIZE, $s0;
	amd_mipmap_stimagemip_v4_1db_equiv(1)_u32_woimg_u32	($s0, $s0, $s0, $s0), $d0, $s0, $s0;
	amd_mipmap_stimagemip_v4_1db_equiv(2)_u32_woimg_u32	($s0, $s0, $s0, $s0), $d0, $s0, $s0;
	amd_mipmap_stimagemip_v4_1db_equiv(255)_u32_woimg_u32	($s0, $s0, $s0, $s0), $d0, $s0, $s0;
	// 
	// Next sample
	// 
	amd_mipmap_stimagemip_2ddepth_u32_woimg_u32	$s0, $d0, ($s0, $s0), $s0;
	// 
	amd_mipmap_stimagemip_2ddepth_u32_woimg_u32	$s0, $d0, (WAVESIZE, -1), $s0;
	amd_mipmap_stimagemip_2ddepth_u32_woimg_u32	$s0, $d0, (0, $s0), $s0;
	amd_mipmap_stimagemip_2ddepth_u32_woimg_u32	$s0, $d0, ($s0, $s1), $s0;
	amd_mipmap_stimagemip_2ddepth_equiv(1)_u32_woimg_u32	$s0, $d0, ($s0, $s0), $s0;
	amd_mipmap_stimagemip_2ddepth_equiv(2)_u32_woimg_u32	$s0, $d0, ($s0, $s0), $s0;
	amd_mipmap_stimagemip_2ddepth_equiv(255)_u32_woimg_u32	$s0, $d0, ($s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_stimagemip_2dadepth_u32_woimg_u32	$s0, $d0, ($s0, $s0, $s0), $s0;
	// 
	amd_mipmap_stimagemip_2dadepth_u32_woimg_u32	$s0, $d0, (WAVESIZE, -1, -1), $s0;
	amd_mipmap_stimagemip_2dadepth_u32_woimg_u32	$s0, $d0, (0, -1, $s0), $s0;
	amd_mipmap_stimagemip_2dadepth_u32_woimg_u32	$s0, $d0, ($s0, $s1, $s2), $s0;
	amd_mipmap_stimagemip_2dadepth_equiv(1)_u32_woimg_u32	$s0, $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_stimagemip_2dadepth_equiv(2)_u32_woimg_u32	$s0, $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_stimagemip_2dadepth_equiv(255)_u32_woimg_u32	$s0, $d0, ($s0, $s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_stimagemip_v4_1d_s32_woimg_u32	($s0, $s0, $s0, $s0), $d0, $s0, $s0;
	// 
	amd_mipmap_stimagemip_v4_1d_s32_woimg_u32	(WAVESIZE, -1, -1, -1), $d0, $s0, $s0;
	amd_mipmap_stimagemip_v4_1d_s32_woimg_u32	(0, -1, $s0, $s0), $d0, $s0, $s0;
	amd_mipmap_stimagemip_v4_1d_s32_woimg_u32	($s0, $s1, $s2, $s3), $d0, $s0, $s0;
	amd_mipmap_stimagemip_v4_1d_s32_woimg_u32	($s0, $s0, $s0, $s0), $d0, -1, $s0;
	amd_mipmap_stimagemip_v4_1d_s32_woimg_u32	($s0, $s0, $s0, $s0), $d0, WAVESIZE, $s0;
	amd_mipmap_stimagemip_v4_1d_equiv(1)_s32_woimg_u32	($s0, $s0, $s0, $s0), $d0, $s0, $s0;
	amd_mipmap_stimagemip_v4_1d_equiv(2)_s32_woimg_u32	($s0, $s0, $s0, $s0), $d0, $s0, $s0;
	amd_mipmap_stimagemip_v4_1d_equiv(255)_s32_woimg_u32	($s0, $s0, $s0, $s0), $d0, $s0, $s0;
	// 
	// Next sample
	// 
	amd_mipmap_stimagemip_v4_2d_s32_woimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0), $s0;
	// 
	amd_mipmap_stimagemip_v4_2d_s32_woimg_u32	(WAVESIZE, -1, -1, -1), $d0, ($s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_2d_s32_woimg_u32	(0, -1, $s0, $s0), $d0, ($s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_2d_s32_woimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_2d_s32_woimg_u32	($s0, $s0, $s0, $s0), $d0, (WAVESIZE, -1), $s0;
	amd_mipmap_stimagemip_v4_2d_s32_woimg_u32	($s0, $s0, $s0, $s0), $d0, (0, $s0), $s0;
	amd_mipmap_stimagemip_v4_2d_s32_woimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s1), $s0;
	amd_mipmap_stimagemip_v4_2d_equiv(1)_s32_woimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_2d_equiv(2)_s32_woimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_2d_equiv(255)_s32_woimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_stimagemip_v4_3d_s32_woimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0, $s0), $s0;
	// 
	amd_mipmap_stimagemip_v4_3d_s32_woimg_u32	(WAVESIZE, -1, -1, -1), $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_3d_s32_woimg_u32	(0, -1, $s0, $s0), $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_3d_s32_woimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_3d_s32_woimg_u32	($s0, $s0, $s0, $s0), $d0, (WAVESIZE, -1, -1), $s0;
	amd_mipmap_stimagemip_v4_3d_s32_woimg_u32	($s0, $s0, $s0, $s0), $d0, (0, -1, $s0), $s0;
	amd_mipmap_stimagemip_v4_3d_s32_woimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s1, $s2), $s0;
	amd_mipmap_stimagemip_v4_3d_equiv(1)_s32_woimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_3d_equiv(2)_s32_woimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_3d_equiv(255)_s32_woimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_stimagemip_v4_1da_s32_woimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0), $s0;
	// 
	amd_mipmap_stimagemip_v4_1da_s32_woimg_u32	(WAVESIZE, -1, -1, -1), $d0, ($s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_1da_s32_woimg_u32	(0, -1, $s0, $s0), $d0, ($s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_1da_s32_woimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_1da_s32_woimg_u32	($s0, $s0, $s0, $s0), $d0, (WAVESIZE, -1), $s0;
	amd_mipmap_stimagemip_v4_1da_s32_woimg_u32	($s0, $s0, $s0, $s0), $d0, (0, $s0), $s0;
	amd_mipmap_stimagemip_v4_1da_s32_woimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s1), $s0;
	amd_mipmap_stimagemip_v4_1da_equiv(1)_s32_woimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_1da_equiv(2)_s32_woimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_1da_equiv(255)_s32_woimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_stimagemip_v4_2da_s32_woimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0, $s0), $s0;
	// 
	amd_mipmap_stimagemip_v4_2da_s32_woimg_u32	(WAVESIZE, -1, -1, -1), $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_2da_s32_woimg_u32	(0, -1, $s0, $s0), $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_2da_s32_woimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_2da_s32_woimg_u32	($s0, $s0, $s0, $s0), $d0, (WAVESIZE, -1, -1), $s0;
	amd_mipmap_stimagemip_v4_2da_s32_woimg_u32	($s0, $s0, $s0, $s0), $d0, (0, -1, $s0), $s0;
	amd_mipmap_stimagemip_v4_2da_s32_woimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s1, $s2), $s0;
	amd_mipmap_stimagemip_v4_2da_equiv(1)_s32_woimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_2da_equiv(2)_s32_woimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_2da_equiv(255)_s32_woimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_stimagemip_v4_1db_s32_woimg_u32	($s0, $s0, $s0, $s0), $d0, $s0, $s0;
	// 
	amd_mipmap_stimagemip_v4_1db_s32_woimg_u32	(WAVESIZE, -1, -1, -1), $d0, $s0, $s0;
	amd_mipmap_stimagemip_v4_1db_s32_woimg_u32	(0, -1, $s0, $s0), $d0, $s0, $s0;
	amd_mipmap_stimagemip_v4_1db_s32_woimg_u32	($s0, $s1, $s2, $s3), $d0, $s0, $s0;
	amd_mipmap_stimagemip_v4_1db_s32_woimg_u32	($s0, $s0, $s0, $s0), $d0, -1, $s0;
	amd_mipmap_stimagemip_v4_1db_s32_woimg_u32	($s0, $s0, $s0, $s0), $d0, WAVESIZE, $s0;
	amd_mipmap_stimagemip_v4_1db_equiv(1)_s32_woimg_u32	($s0, $s0, $s0, $s0), $d0, $s0, $s0;
	amd_mipmap_stimagemip_v4_1db_equiv(2)_s32_woimg_u32	($s0, $s0, $s0, $s0), $d0, $s0, $s0;
	amd_mipmap_stimagemip_v4_1db_equiv(255)_s32_woimg_u32	($s0, $s0, $s0, $s0), $d0, $s0, $s0;
	// 
	// Next sample
	// 
	amd_mipmap_stimagemip_2ddepth_s32_woimg_u32	$s0, $d0, ($s0, $s0), $s0;
	// 
	amd_mipmap_stimagemip_2ddepth_s32_woimg_u32	$s0, $d0, (WAVESIZE, -1), $s0;
	amd_mipmap_stimagemip_2ddepth_s32_woimg_u32	$s0, $d0, (0, $s0), $s0;
	amd_mipmap_stimagemip_2ddepth_s32_woimg_u32	$s0, $d0, ($s0, $s1), $s0;
	amd_mipmap_stimagemip_2ddepth_equiv(1)_s32_woimg_u32	$s0, $d0, ($s0, $s0), $s0;
	amd_mipmap_stimagemip_2ddepth_equiv(2)_s32_woimg_u32	$s0, $d0, ($s0, $s0), $s0;
	amd_mipmap_stimagemip_2ddepth_equiv(255)_s32_woimg_u32	$s0, $d0, ($s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_stimagemip_2dadepth_s32_woimg_u32	$s0, $d0, ($s0, $s0, $s0), $s0;
	// 
	amd_mipmap_stimagemip_2dadepth_s32_woimg_u32	$s0, $d0, (WAVESIZE, -1, -1), $s0;
	amd_mipmap_stimagemip_2dadepth_s32_woimg_u32	$s0, $d0, (0, -1, $s0), $s0;
	amd_mipmap_stimagemip_2dadepth_s32_woimg_u32	$s0, $d0, ($s0, $s1, $s2), $s0;
	amd_mipmap_stimagemip_2dadepth_equiv(1)_s32_woimg_u32	$s0, $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_stimagemip_2dadepth_equiv(2)_s32_woimg_u32	$s0, $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_stimagemip_2dadepth_equiv(255)_s32_woimg_u32	$s0, $d0, ($s0, $s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_stimagemip_v4_1d_f16_woimg_u32	($s0, $s0, $s0, $s0), $d0, $s0, $s0;
	// 
	amd_mipmap_stimagemip_v4_1d_f16_woimg_u32	(0H0000, 0Hffff, $s0, $s0), $d0, $s0, $s0;
	amd_mipmap_stimagemip_v4_1d_f16_woimg_u32	($s0, $s1, $s2, $s3), $d0, $s0, $s0;
	amd_mipmap_stimagemip_v4_1d_f16_woimg_u32	($s0, $s0, $s0, $s0), $d0, -1, $s0;
	amd_mipmap_stimagemip_v4_1d_f16_woimg_u32	($s0, $s0, $s0, $s0), $d0, WAVESIZE, $s0;
	amd_mipmap_stimagemip_v4_1d_equiv(1)_f16_woimg_u32	($s0, $s0, $s0, $s0), $d0, $s0, $s0;
	amd_mipmap_stimagemip_v4_1d_equiv(2)_f16_woimg_u32	($s0, $s0, $s0, $s0), $d0, $s0, $s0;
	amd_mipmap_stimagemip_v4_1d_equiv(255)_f16_woimg_u32	($s0, $s0, $s0, $s0), $d0, $s0, $s0;
	// 
	// Next sample
	// 
	amd_mipmap_stimagemip_v4_2d_f16_woimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0), $s0;
	// 
	amd_mipmap_stimagemip_v4_2d_f16_woimg_u32	(0H0000, 0Hffff, $s0, $s0), $d0, ($s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_2d_f16_woimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_2d_f16_woimg_u32	($s0, $s0, $s0, $s0), $d0, (WAVESIZE, -1), $s0;
	amd_mipmap_stimagemip_v4_2d_f16_woimg_u32	($s0, $s0, $s0, $s0), $d0, (0, $s0), $s0;
	amd_mipmap_stimagemip_v4_2d_f16_woimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s1), $s0;
	amd_mipmap_stimagemip_v4_2d_equiv(1)_f16_woimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_2d_equiv(2)_f16_woimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_2d_equiv(255)_f16_woimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_stimagemip_v4_3d_f16_woimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0, $s0), $s0;
	// 
	amd_mipmap_stimagemip_v4_3d_f16_woimg_u32	(0H0000, 0Hffff, $s0, $s0), $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_3d_f16_woimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_3d_f16_woimg_u32	($s0, $s0, $s0, $s0), $d0, (WAVESIZE, -1, -1), $s0;
	amd_mipmap_stimagemip_v4_3d_f16_woimg_u32	($s0, $s0, $s0, $s0), $d0, (0, -1, $s0), $s0;
	amd_mipmap_stimagemip_v4_3d_f16_woimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s1, $s2), $s0;
	amd_mipmap_stimagemip_v4_3d_equiv(1)_f16_woimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_3d_equiv(2)_f16_woimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_3d_equiv(255)_f16_woimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_stimagemip_v4_1da_f16_woimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0), $s0;
	// 
	amd_mipmap_stimagemip_v4_1da_f16_woimg_u32	(0H0000, 0Hffff, $s0, $s0), $d0, ($s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_1da_f16_woimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_1da_f16_woimg_u32	($s0, $s0, $s0, $s0), $d0, (WAVESIZE, -1), $s0;
	amd_mipmap_stimagemip_v4_1da_f16_woimg_u32	($s0, $s0, $s0, $s0), $d0, (0, $s0), $s0;
	amd_mipmap_stimagemip_v4_1da_f16_woimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s1), $s0;
	amd_mipmap_stimagemip_v4_1da_equiv(1)_f16_woimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_1da_equiv(2)_f16_woimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_1da_equiv(255)_f16_woimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_stimagemip_v4_2da_f16_woimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0, $s0), $s0;
	// 
	amd_mipmap_stimagemip_v4_2da_f16_woimg_u32	(0H0000, 0Hffff, $s0, $s0), $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_2da_f16_woimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_2da_f16_woimg_u32	($s0, $s0, $s0, $s0), $d0, (WAVESIZE, -1, -1), $s0;
	amd_mipmap_stimagemip_v4_2da_f16_woimg_u32	($s0, $s0, $s0, $s0), $d0, (0, -1, $s0), $s0;
	amd_mipmap_stimagemip_v4_2da_f16_woimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s1, $s2), $s0;
	amd_mipmap_stimagemip_v4_2da_equiv(1)_f16_woimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_2da_equiv(2)_f16_woimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_2da_equiv(255)_f16_woimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_stimagemip_v4_1db_f16_woimg_u32	($s0, $s0, $s0, $s0), $d0, $s0, $s0;
	// 
	amd_mipmap_stimagemip_v4_1db_f16_woimg_u32	(0H0000, 0Hffff, $s0, $s0), $d0, $s0, $s0;
	amd_mipmap_stimagemip_v4_1db_f16_woimg_u32	($s0, $s1, $s2, $s3), $d0, $s0, $s0;
	amd_mipmap_stimagemip_v4_1db_f16_woimg_u32	($s0, $s0, $s0, $s0), $d0, -1, $s0;
	amd_mipmap_stimagemip_v4_1db_f16_woimg_u32	($s0, $s0, $s0, $s0), $d0, WAVESIZE, $s0;
	amd_mipmap_stimagemip_v4_1db_equiv(1)_f16_woimg_u32	($s0, $s0, $s0, $s0), $d0, $s0, $s0;
	amd_mipmap_stimagemip_v4_1db_equiv(2)_f16_woimg_u32	($s0, $s0, $s0, $s0), $d0, $s0, $s0;
	amd_mipmap_stimagemip_v4_1db_equiv(255)_f16_woimg_u32	($s0, $s0, $s0, $s0), $d0, $s0, $s0;
	// 
	// Next sample
	// 
	amd_mipmap_stimagemip_2ddepth_f16_woimg_u32	$s0, $d0, ($s0, $s0), $s0;
	// 
	amd_mipmap_stimagemip_2ddepth_f16_woimg_u32	$s0, $d0, (WAVESIZE, -1), $s0;
	amd_mipmap_stimagemip_2ddepth_f16_woimg_u32	$s0, $d0, (0, $s0), $s0;
	amd_mipmap_stimagemip_2ddepth_f16_woimg_u32	$s0, $d0, ($s0, $s1), $s0;
	amd_mipmap_stimagemip_2ddepth_equiv(1)_f16_woimg_u32	$s0, $d0, ($s0, $s0), $s0;
	amd_mipmap_stimagemip_2ddepth_equiv(2)_f16_woimg_u32	$s0, $d0, ($s0, $s0), $s0;
	amd_mipmap_stimagemip_2ddepth_equiv(255)_f16_woimg_u32	$s0, $d0, ($s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_stimagemip_2dadepth_f16_woimg_u32	$s0, $d0, ($s0, $s0, $s0), $s0;
	// 
	amd_mipmap_stimagemip_2dadepth_f16_woimg_u32	$s0, $d0, (WAVESIZE, -1, -1), $s0;
	amd_mipmap_stimagemip_2dadepth_f16_woimg_u32	$s0, $d0, (0, -1, $s0), $s0;
	amd_mipmap_stimagemip_2dadepth_f16_woimg_u32	$s0, $d0, ($s0, $s1, $s2), $s0;
	amd_mipmap_stimagemip_2dadepth_equiv(1)_f16_woimg_u32	$s0, $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_stimagemip_2dadepth_equiv(2)_f16_woimg_u32	$s0, $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_stimagemip_2dadepth_equiv(255)_f16_woimg_u32	$s0, $d0, ($s0, $s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_stimagemip_v4_1d_f32_woimg_u32	($s0, $s0, $s0, $s0), $d0, $s0, $s0;
	// 
	amd_mipmap_stimagemip_v4_1d_f32_woimg_u32	(0F00000000, 0Fffffffff, $s0, $s0), $d0, $s0, $s0;
	amd_mipmap_stimagemip_v4_1d_f32_woimg_u32	($s0, $s1, $s2, $s3), $d0, $s0, $s0;
	amd_mipmap_stimagemip_v4_1d_f32_woimg_u32	($s0, $s0, $s0, $s0), $d0, -1, $s0;
	amd_mipmap_stimagemip_v4_1d_f32_woimg_u32	($s0, $s0, $s0, $s0), $d0, WAVESIZE, $s0;
	amd_mipmap_stimagemip_v4_1d_equiv(1)_f32_woimg_u32	($s0, $s0, $s0, $s0), $d0, $s0, $s0;
	amd_mipmap_stimagemip_v4_1d_equiv(2)_f32_woimg_u32	($s0, $s0, $s0, $s0), $d0, $s0, $s0;
	amd_mipmap_stimagemip_v4_1d_equiv(255)_f32_woimg_u32	($s0, $s0, $s0, $s0), $d0, $s0, $s0;
	// 
	// Next sample
	// 
	amd_mipmap_stimagemip_v4_2d_f32_woimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0), $s0;
	// 
	amd_mipmap_stimagemip_v4_2d_f32_woimg_u32	(0F00000000, 0Fffffffff, $s0, $s0), $d0, ($s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_2d_f32_woimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_2d_f32_woimg_u32	($s0, $s0, $s0, $s0), $d0, (WAVESIZE, -1), $s0;
	amd_mipmap_stimagemip_v4_2d_f32_woimg_u32	($s0, $s0, $s0, $s0), $d0, (0, $s0), $s0;
	amd_mipmap_stimagemip_v4_2d_f32_woimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s1), $s0;
	amd_mipmap_stimagemip_v4_2d_equiv(1)_f32_woimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_2d_equiv(2)_f32_woimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_2d_equiv(255)_f32_woimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_stimagemip_v4_3d_f32_woimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0, $s0), $s0;
	// 
	amd_mipmap_stimagemip_v4_3d_f32_woimg_u32	(0F00000000, 0Fffffffff, $s0, $s0), $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_3d_f32_woimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_3d_f32_woimg_u32	($s0, $s0, $s0, $s0), $d0, (WAVESIZE, -1, -1), $s0;
	amd_mipmap_stimagemip_v4_3d_f32_woimg_u32	($s0, $s0, $s0, $s0), $d0, (0, -1, $s0), $s0;
	amd_mipmap_stimagemip_v4_3d_f32_woimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s1, $s2), $s0;
	amd_mipmap_stimagemip_v4_3d_equiv(1)_f32_woimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_3d_equiv(2)_f32_woimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_3d_equiv(255)_f32_woimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_stimagemip_v4_1da_f32_woimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0), $s0;
	// 
	amd_mipmap_stimagemip_v4_1da_f32_woimg_u32	(0F00000000, 0Fffffffff, $s0, $s0), $d0, ($s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_1da_f32_woimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_1da_f32_woimg_u32	($s0, $s0, $s0, $s0), $d0, (WAVESIZE, -1), $s0;
	amd_mipmap_stimagemip_v4_1da_f32_woimg_u32	($s0, $s0, $s0, $s0), $d0, (0, $s0), $s0;
	amd_mipmap_stimagemip_v4_1da_f32_woimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s1), $s0;
	amd_mipmap_stimagemip_v4_1da_equiv(1)_f32_woimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_1da_equiv(2)_f32_woimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_1da_equiv(255)_f32_woimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_stimagemip_v4_2da_f32_woimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0, $s0), $s0;
	// 
	amd_mipmap_stimagemip_v4_2da_f32_woimg_u32	(0F00000000, 0Fffffffff, $s0, $s0), $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_2da_f32_woimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_2da_f32_woimg_u32	($s0, $s0, $s0, $s0), $d0, (WAVESIZE, -1, -1), $s0;
	amd_mipmap_stimagemip_v4_2da_f32_woimg_u32	($s0, $s0, $s0, $s0), $d0, (0, -1, $s0), $s0;
	amd_mipmap_stimagemip_v4_2da_f32_woimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s1, $s2), $s0;
	amd_mipmap_stimagemip_v4_2da_equiv(1)_f32_woimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_2da_equiv(2)_f32_woimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_2da_equiv(255)_f32_woimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_stimagemip_v4_1db_f32_woimg_u32	($s0, $s0, $s0, $s0), $d0, $s0, $s0;
	// 
	amd_mipmap_stimagemip_v4_1db_f32_woimg_u32	(0F00000000, 0Fffffffff, $s0, $s0), $d0, $s0, $s0;
	amd_mipmap_stimagemip_v4_1db_f32_woimg_u32	($s0, $s1, $s2, $s3), $d0, $s0, $s0;
	amd_mipmap_stimagemip_v4_1db_f32_woimg_u32	($s0, $s0, $s0, $s0), $d0, -1, $s0;
	amd_mipmap_stimagemip_v4_1db_f32_woimg_u32	($s0, $s0, $s0, $s0), $d0, WAVESIZE, $s0;
	amd_mipmap_stimagemip_v4_1db_equiv(1)_f32_woimg_u32	($s0, $s0, $s0, $s0), $d0, $s0, $s0;
	amd_mipmap_stimagemip_v4_1db_equiv(2)_f32_woimg_u32	($s0, $s0, $s0, $s0), $d0, $s0, $s0;
	amd_mipmap_stimagemip_v4_1db_equiv(255)_f32_woimg_u32	($s0, $s0, $s0, $s0), $d0, $s0, $s0;
	// 
	// Next sample
	// 
	amd_mipmap_stimagemip_2ddepth_f32_woimg_u32	$s0, $d0, ($s0, $s0), $s0;
	// 
	amd_mipmap_stimagemip_2ddepth_f32_woimg_u32	$s0, $d0, (WAVESIZE, -1), $s0;
	amd_mipmap_stimagemip_2ddepth_f32_woimg_u32	$s0, $d0, (0, $s0), $s0;
	amd_mipmap_stimagemip_2ddepth_f32_woimg_u32	$s0, $d0, ($s0, $s1), $s0;
	amd_mipmap_stimagemip_2ddepth_equiv(1)_f32_woimg_u32	$s0, $d0, ($s0, $s0), $s0;
	amd_mipmap_stimagemip_2ddepth_equiv(2)_f32_woimg_u32	$s0, $d0, ($s0, $s0), $s0;
	amd_mipmap_stimagemip_2ddepth_equiv(255)_f32_woimg_u32	$s0, $d0, ($s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_stimagemip_2dadepth_f32_woimg_u32	$s0, $d0, ($s0, $s0, $s0), $s0;
	// 
	amd_mipmap_stimagemip_2dadepth_f32_woimg_u32	$s0, $d0, (WAVESIZE, -1, -1), $s0;
	amd_mipmap_stimagemip_2dadepth_f32_woimg_u32	$s0, $d0, (0, -1, $s0), $s0;
	amd_mipmap_stimagemip_2dadepth_f32_woimg_u32	$s0, $d0, ($s0, $s1, $s2), $s0;
	amd_mipmap_stimagemip_2dadepth_equiv(1)_f32_woimg_u32	$s0, $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_stimagemip_2dadepth_equiv(2)_f32_woimg_u32	$s0, $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_stimagemip_2dadepth_equiv(255)_f32_woimg_u32	$s0, $d0, ($s0, $s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_stimagemip_v4_1d_u32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, $s0, $s0;
	// 
	amd_mipmap_stimagemip_v4_1d_u32_rwimg_u32	(WAVESIZE, -1, -1, -1), $d0, $s0, $s0;
	amd_mipmap_stimagemip_v4_1d_u32_rwimg_u32	(0, -1, $s0, $s0), $d0, $s0, $s0;
	amd_mipmap_stimagemip_v4_1d_u32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, $s0, $s0;
	amd_mipmap_stimagemip_v4_1d_u32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, -1, $s0;
	amd_mipmap_stimagemip_v4_1d_u32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, WAVESIZE, $s0;
	amd_mipmap_stimagemip_v4_1d_equiv(1)_u32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, $s0, $s0;
	amd_mipmap_stimagemip_v4_1d_equiv(2)_u32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, $s0, $s0;
	amd_mipmap_stimagemip_v4_1d_equiv(255)_u32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, $s0, $s0;
	// 
	// Next sample
	// 
	amd_mipmap_stimagemip_v4_2d_u32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0), $s0;
	// 
	amd_mipmap_stimagemip_v4_2d_u32_rwimg_u32	(WAVESIZE, -1, -1, -1), $d0, ($s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_2d_u32_rwimg_u32	(0, -1, $s0, $s0), $d0, ($s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_2d_u32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_2d_u32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, (WAVESIZE, -1), $s0;
	amd_mipmap_stimagemip_v4_2d_u32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, (0, $s0), $s0;
	amd_mipmap_stimagemip_v4_2d_u32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s1), $s0;
	amd_mipmap_stimagemip_v4_2d_equiv(1)_u32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_2d_equiv(2)_u32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_2d_equiv(255)_u32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_stimagemip_v4_3d_u32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0, $s0), $s0;
	// 
	amd_mipmap_stimagemip_v4_3d_u32_rwimg_u32	(WAVESIZE, -1, -1, -1), $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_3d_u32_rwimg_u32	(0, -1, $s0, $s0), $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_3d_u32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_3d_u32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, (WAVESIZE, -1, -1), $s0;
	amd_mipmap_stimagemip_v4_3d_u32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, (0, -1, $s0), $s0;
	amd_mipmap_stimagemip_v4_3d_u32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s1, $s2), $s0;
	amd_mipmap_stimagemip_v4_3d_equiv(1)_u32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_3d_equiv(2)_u32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_3d_equiv(255)_u32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_stimagemip_v4_1da_u32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0), $s0;
	// 
	amd_mipmap_stimagemip_v4_1da_u32_rwimg_u32	(WAVESIZE, -1, -1, -1), $d0, ($s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_1da_u32_rwimg_u32	(0, -1, $s0, $s0), $d0, ($s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_1da_u32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_1da_u32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, (WAVESIZE, -1), $s0;
	amd_mipmap_stimagemip_v4_1da_u32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, (0, $s0), $s0;
	amd_mipmap_stimagemip_v4_1da_u32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s1), $s0;
	amd_mipmap_stimagemip_v4_1da_equiv(1)_u32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_1da_equiv(2)_u32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_1da_equiv(255)_u32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_stimagemip_v4_2da_u32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0, $s0), $s0;
	// 
	amd_mipmap_stimagemip_v4_2da_u32_rwimg_u32	(WAVESIZE, -1, -1, -1), $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_2da_u32_rwimg_u32	(0, -1, $s0, $s0), $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_2da_u32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_2da_u32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, (WAVESIZE, -1, -1), $s0;
	amd_mipmap_stimagemip_v4_2da_u32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, (0, -1, $s0), $s0;
	amd_mipmap_stimagemip_v4_2da_u32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s1, $s2), $s0;
	amd_mipmap_stimagemip_v4_2da_equiv(1)_u32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_2da_equiv(2)_u32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_2da_equiv(255)_u32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_stimagemip_v4_1db_u32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, $s0, $s0;
	// 
	amd_mipmap_stimagemip_v4_1db_u32_rwimg_u32	(WAVESIZE, -1, -1, -1), $d0, $s0, $s0;
	amd_mipmap_stimagemip_v4_1db_u32_rwimg_u32	(0, -1, $s0, $s0), $d0, $s0, $s0;
	amd_mipmap_stimagemip_v4_1db_u32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, $s0, $s0;
	amd_mipmap_stimagemip_v4_1db_u32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, -1, $s0;
	amd_mipmap_stimagemip_v4_1db_u32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, WAVESIZE, $s0;
	amd_mipmap_stimagemip_v4_1db_equiv(1)_u32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, $s0, $s0;
	amd_mipmap_stimagemip_v4_1db_equiv(2)_u32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, $s0, $s0;
	amd_mipmap_stimagemip_v4_1db_equiv(255)_u32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, $s0, $s0;
	// 
	// Next sample
	// 
	amd_mipmap_stimagemip_2ddepth_u32_rwimg_u32	$s0, $d0, ($s0, $s0), $s0;
	// 
	amd_mipmap_stimagemip_2ddepth_u32_rwimg_u32	$s0, $d0, (WAVESIZE, -1), $s0;
	amd_mipmap_stimagemip_2ddepth_u32_rwimg_u32	$s0, $d0, (0, $s0), $s0;
	amd_mipmap_stimagemip_2ddepth_u32_rwimg_u32	$s0, $d0, ($s0, $s1), $s0;
	amd_mipmap_stimagemip_2ddepth_equiv(1)_u32_rwimg_u32	$s0, $d0, ($s0, $s0), $s0;
	amd_mipmap_stimagemip_2ddepth_equiv(2)_u32_rwimg_u32	$s0, $d0, ($s0, $s0), $s0;
	amd_mipmap_stimagemip_2ddepth_equiv(255)_u32_rwimg_u32	$s0, $d0, ($s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_stimagemip_2dadepth_u32_rwimg_u32	$s0, $d0, ($s0, $s0, $s0), $s0;
	// 
	amd_mipmap_stimagemip_2dadepth_u32_rwimg_u32	$s0, $d0, (WAVESIZE, -1, -1), $s0;
	amd_mipmap_stimagemip_2dadepth_u32_rwimg_u32	$s0, $d0, (0, -1, $s0), $s0;
	amd_mipmap_stimagemip_2dadepth_u32_rwimg_u32	$s0, $d0, ($s0, $s1, $s2), $s0;
	amd_mipmap_stimagemip_2dadepth_equiv(1)_u32_rwimg_u32	$s0, $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_stimagemip_2dadepth_equiv(2)_u32_rwimg_u32	$s0, $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_stimagemip_2dadepth_equiv(255)_u32_rwimg_u32	$s0, $d0, ($s0, $s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_stimagemip_v4_1d_s32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, $s0, $s0;
	// 
	amd_mipmap_stimagemip_v4_1d_s32_rwimg_u32	(WAVESIZE, -1, -1, -1), $d0, $s0, $s0;
	amd_mipmap_stimagemip_v4_1d_s32_rwimg_u32	(0, -1, $s0, $s0), $d0, $s0, $s0;
	amd_mipmap_stimagemip_v4_1d_s32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, $s0, $s0;
	amd_mipmap_stimagemip_v4_1d_s32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, -1, $s0;
	amd_mipmap_stimagemip_v4_1d_s32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, WAVESIZE, $s0;
	amd_mipmap_stimagemip_v4_1d_equiv(1)_s32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, $s0, $s0;
	amd_mipmap_stimagemip_v4_1d_equiv(2)_s32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, $s0, $s0;
	amd_mipmap_stimagemip_v4_1d_equiv(255)_s32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, $s0, $s0;
	// 
	// Next sample
	// 
	amd_mipmap_stimagemip_v4_2d_s32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0), $s0;
	// 
	amd_mipmap_stimagemip_v4_2d_s32_rwimg_u32	(WAVESIZE, -1, -1, -1), $d0, ($s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_2d_s32_rwimg_u32	(0, -1, $s0, $s0), $d0, ($s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_2d_s32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_2d_s32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, (WAVESIZE, -1), $s0;
	amd_mipmap_stimagemip_v4_2d_s32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, (0, $s0), $s0;
	amd_mipmap_stimagemip_v4_2d_s32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s1), $s0;
	amd_mipmap_stimagemip_v4_2d_equiv(1)_s32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_2d_equiv(2)_s32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_2d_equiv(255)_s32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_stimagemip_v4_3d_s32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0, $s0), $s0;
	// 
	amd_mipmap_stimagemip_v4_3d_s32_rwimg_u32	(WAVESIZE, -1, -1, -1), $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_3d_s32_rwimg_u32	(0, -1, $s0, $s0), $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_3d_s32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_3d_s32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, (WAVESIZE, -1, -1), $s0;
	amd_mipmap_stimagemip_v4_3d_s32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, (0, -1, $s0), $s0;
	amd_mipmap_stimagemip_v4_3d_s32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s1, $s2), $s0;
	amd_mipmap_stimagemip_v4_3d_equiv(1)_s32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_3d_equiv(2)_s32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_3d_equiv(255)_s32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_stimagemip_v4_1da_s32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0), $s0;
	// 
	amd_mipmap_stimagemip_v4_1da_s32_rwimg_u32	(WAVESIZE, -1, -1, -1), $d0, ($s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_1da_s32_rwimg_u32	(0, -1, $s0, $s0), $d0, ($s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_1da_s32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_1da_s32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, (WAVESIZE, -1), $s0;
	amd_mipmap_stimagemip_v4_1da_s32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, (0, $s0), $s0;
	amd_mipmap_stimagemip_v4_1da_s32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s1), $s0;
	amd_mipmap_stimagemip_v4_1da_equiv(1)_s32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_1da_equiv(2)_s32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_1da_equiv(255)_s32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_stimagemip_v4_2da_s32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0, $s0), $s0;
	// 
	amd_mipmap_stimagemip_v4_2da_s32_rwimg_u32	(WAVESIZE, -1, -1, -1), $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_2da_s32_rwimg_u32	(0, -1, $s0, $s0), $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_2da_s32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_2da_s32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, (WAVESIZE, -1, -1), $s0;
	amd_mipmap_stimagemip_v4_2da_s32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, (0, -1, $s0), $s0;
	amd_mipmap_stimagemip_v4_2da_s32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s1, $s2), $s0;
	amd_mipmap_stimagemip_v4_2da_equiv(1)_s32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_2da_equiv(2)_s32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_2da_equiv(255)_s32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_stimagemip_v4_1db_s32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, $s0, $s0;
	// 
	amd_mipmap_stimagemip_v4_1db_s32_rwimg_u32	(WAVESIZE, -1, -1, -1), $d0, $s0, $s0;
	amd_mipmap_stimagemip_v4_1db_s32_rwimg_u32	(0, -1, $s0, $s0), $d0, $s0, $s0;
	amd_mipmap_stimagemip_v4_1db_s32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, $s0, $s0;
	amd_mipmap_stimagemip_v4_1db_s32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, -1, $s0;
	amd_mipmap_stimagemip_v4_1db_s32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, WAVESIZE, $s0;
	amd_mipmap_stimagemip_v4_1db_equiv(1)_s32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, $s0, $s0;
	amd_mipmap_stimagemip_v4_1db_equiv(2)_s32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, $s0, $s0;
	amd_mipmap_stimagemip_v4_1db_equiv(255)_s32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, $s0, $s0;
	// 
	// Next sample
	// 
	amd_mipmap_stimagemip_2ddepth_s32_rwimg_u32	$s0, $d0, ($s0, $s0), $s0;
	// 
	amd_mipmap_stimagemip_2ddepth_s32_rwimg_u32	$s0, $d0, (WAVESIZE, -1), $s0;
	amd_mipmap_stimagemip_2ddepth_s32_rwimg_u32	$s0, $d0, (0, $s0), $s0;
	amd_mipmap_stimagemip_2ddepth_s32_rwimg_u32	$s0, $d0, ($s0, $s1), $s0;
	amd_mipmap_stimagemip_2ddepth_equiv(1)_s32_rwimg_u32	$s0, $d0, ($s0, $s0), $s0;
	amd_mipmap_stimagemip_2ddepth_equiv(2)_s32_rwimg_u32	$s0, $d0, ($s0, $s0), $s0;
	amd_mipmap_stimagemip_2ddepth_equiv(255)_s32_rwimg_u32	$s0, $d0, ($s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_stimagemip_2dadepth_s32_rwimg_u32	$s0, $d0, ($s0, $s0, $s0), $s0;
	// 
	amd_mipmap_stimagemip_2dadepth_s32_rwimg_u32	$s0, $d0, (WAVESIZE, -1, -1), $s0;
	amd_mipmap_stimagemip_2dadepth_s32_rwimg_u32	$s0, $d0, (0, -1, $s0), $s0;
	amd_mipmap_stimagemip_2dadepth_s32_rwimg_u32	$s0, $d0, ($s0, $s1, $s2), $s0;
	amd_mipmap_stimagemip_2dadepth_equiv(1)_s32_rwimg_u32	$s0, $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_stimagemip_2dadepth_equiv(2)_s32_rwimg_u32	$s0, $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_stimagemip_2dadepth_equiv(255)_s32_rwimg_u32	$s0, $d0, ($s0, $s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_stimagemip_v4_1d_f16_rwimg_u32	($s0, $s0, $s0, $s0), $d0, $s0, $s0;
	// 
	amd_mipmap_stimagemip_v4_1d_f16_rwimg_u32	(0H0000, 0Hffff, $s0, $s0), $d0, $s0, $s0;
	amd_mipmap_stimagemip_v4_1d_f16_rwimg_u32	($s0, $s1, $s2, $s3), $d0, $s0, $s0;
	amd_mipmap_stimagemip_v4_1d_f16_rwimg_u32	($s0, $s0, $s0, $s0), $d0, -1, $s0;
	amd_mipmap_stimagemip_v4_1d_f16_rwimg_u32	($s0, $s0, $s0, $s0), $d0, WAVESIZE, $s0;
	amd_mipmap_stimagemip_v4_1d_equiv(1)_f16_rwimg_u32	($s0, $s0, $s0, $s0), $d0, $s0, $s0;
	amd_mipmap_stimagemip_v4_1d_equiv(2)_f16_rwimg_u32	($s0, $s0, $s0, $s0), $d0, $s0, $s0;
	amd_mipmap_stimagemip_v4_1d_equiv(255)_f16_rwimg_u32	($s0, $s0, $s0, $s0), $d0, $s0, $s0;
	// 
	// Next sample
	// 
	amd_mipmap_stimagemip_v4_2d_f16_rwimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0), $s0;
	// 
	amd_mipmap_stimagemip_v4_2d_f16_rwimg_u32	(0H0000, 0Hffff, $s0, $s0), $d0, ($s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_2d_f16_rwimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_2d_f16_rwimg_u32	($s0, $s0, $s0, $s0), $d0, (WAVESIZE, -1), $s0;
	amd_mipmap_stimagemip_v4_2d_f16_rwimg_u32	($s0, $s0, $s0, $s0), $d0, (0, $s0), $s0;
	amd_mipmap_stimagemip_v4_2d_f16_rwimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s1), $s0;
	amd_mipmap_stimagemip_v4_2d_equiv(1)_f16_rwimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_2d_equiv(2)_f16_rwimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_2d_equiv(255)_f16_rwimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_stimagemip_v4_3d_f16_rwimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0, $s0), $s0;
	// 
	amd_mipmap_stimagemip_v4_3d_f16_rwimg_u32	(0H0000, 0Hffff, $s0, $s0), $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_3d_f16_rwimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_3d_f16_rwimg_u32	($s0, $s0, $s0, $s0), $d0, (WAVESIZE, -1, -1), $s0;
	amd_mipmap_stimagemip_v4_3d_f16_rwimg_u32	($s0, $s0, $s0, $s0), $d0, (0, -1, $s0), $s0;
	amd_mipmap_stimagemip_v4_3d_f16_rwimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s1, $s2), $s0;
	amd_mipmap_stimagemip_v4_3d_equiv(1)_f16_rwimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_3d_equiv(2)_f16_rwimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_3d_equiv(255)_f16_rwimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_stimagemip_v4_1da_f16_rwimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0), $s0;
	// 
	amd_mipmap_stimagemip_v4_1da_f16_rwimg_u32	(0H0000, 0Hffff, $s0, $s0), $d0, ($s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_1da_f16_rwimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_1da_f16_rwimg_u32	($s0, $s0, $s0, $s0), $d0, (WAVESIZE, -1), $s0;
	amd_mipmap_stimagemip_v4_1da_f16_rwimg_u32	($s0, $s0, $s0, $s0), $d0, (0, $s0), $s0;
	amd_mipmap_stimagemip_v4_1da_f16_rwimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s1), $s0;
	amd_mipmap_stimagemip_v4_1da_equiv(1)_f16_rwimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_1da_equiv(2)_f16_rwimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_1da_equiv(255)_f16_rwimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_stimagemip_v4_2da_f16_rwimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0, $s0), $s0;
	// 
	amd_mipmap_stimagemip_v4_2da_f16_rwimg_u32	(0H0000, 0Hffff, $s0, $s0), $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_2da_f16_rwimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_2da_f16_rwimg_u32	($s0, $s0, $s0, $s0), $d0, (WAVESIZE, -1, -1), $s0;
	amd_mipmap_stimagemip_v4_2da_f16_rwimg_u32	($s0, $s0, $s0, $s0), $d0, (0, -1, $s0), $s0;
	amd_mipmap_stimagemip_v4_2da_f16_rwimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s1, $s2), $s0;
	amd_mipmap_stimagemip_v4_2da_equiv(1)_f16_rwimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_2da_equiv(2)_f16_rwimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_2da_equiv(255)_f16_rwimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_stimagemip_v4_1db_f16_rwimg_u32	($s0, $s0, $s0, $s0), $d0, $s0, $s0;
	// 
	amd_mipmap_stimagemip_v4_1db_f16_rwimg_u32	(0H0000, 0Hffff, $s0, $s0), $d0, $s0, $s0;
	amd_mipmap_stimagemip_v4_1db_f16_rwimg_u32	($s0, $s1, $s2, $s3), $d0, $s0, $s0;
	amd_mipmap_stimagemip_v4_1db_f16_rwimg_u32	($s0, $s0, $s0, $s0), $d0, -1, $s0;
	amd_mipmap_stimagemip_v4_1db_f16_rwimg_u32	($s0, $s0, $s0, $s0), $d0, WAVESIZE, $s0;
	amd_mipmap_stimagemip_v4_1db_equiv(1)_f16_rwimg_u32	($s0, $s0, $s0, $s0), $d0, $s0, $s0;
	amd_mipmap_stimagemip_v4_1db_equiv(2)_f16_rwimg_u32	($s0, $s0, $s0, $s0), $d0, $s0, $s0;
	amd_mipmap_stimagemip_v4_1db_equiv(255)_f16_rwimg_u32	($s0, $s0, $s0, $s0), $d0, $s0, $s0;
	// 
	// Next sample
	// 
	amd_mipmap_stimagemip_2ddepth_f16_rwimg_u32	$s0, $d0, ($s0, $s0), $s0;
	// 
	amd_mipmap_stimagemip_2ddepth_f16_rwimg_u32	$s0, $d0, (WAVESIZE, -1), $s0;
	amd_mipmap_stimagemip_2ddepth_f16_rwimg_u32	$s0, $d0, (0, $s0), $s0;
	amd_mipmap_stimagemip_2ddepth_f16_rwimg_u32	$s0, $d0, ($s0, $s1), $s0;
	amd_mipmap_stimagemip_2ddepth_equiv(1)_f16_rwimg_u32	$s0, $d0, ($s0, $s0), $s0;
	amd_mipmap_stimagemip_2ddepth_equiv(2)_f16_rwimg_u32	$s0, $d0, ($s0, $s0), $s0;
	amd_mipmap_stimagemip_2ddepth_equiv(255)_f16_rwimg_u32	$s0, $d0, ($s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_stimagemip_2dadepth_f16_rwimg_u32	$s0, $d0, ($s0, $s0, $s0), $s0;
	// 
	amd_mipmap_stimagemip_2dadepth_f16_rwimg_u32	$s0, $d0, (WAVESIZE, -1, -1), $s0;
	amd_mipmap_stimagemip_2dadepth_f16_rwimg_u32	$s0, $d0, (0, -1, $s0), $s0;
	amd_mipmap_stimagemip_2dadepth_f16_rwimg_u32	$s0, $d0, ($s0, $s1, $s2), $s0;
	amd_mipmap_stimagemip_2dadepth_equiv(1)_f16_rwimg_u32	$s0, $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_stimagemip_2dadepth_equiv(2)_f16_rwimg_u32	$s0, $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_stimagemip_2dadepth_equiv(255)_f16_rwimg_u32	$s0, $d0, ($s0, $s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_stimagemip_v4_1d_f32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, $s0, $s0;
	// 
	amd_mipmap_stimagemip_v4_1d_f32_rwimg_u32	(0F00000000, 0Fffffffff, $s0, $s0), $d0, $s0, $s0;
	amd_mipmap_stimagemip_v4_1d_f32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, $s0, $s0;
	amd_mipmap_stimagemip_v4_1d_f32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, -1, $s0;
	amd_mipmap_stimagemip_v4_1d_f32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, WAVESIZE, $s0;
	amd_mipmap_stimagemip_v4_1d_equiv(1)_f32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, $s0, $s0;
	amd_mipmap_stimagemip_v4_1d_equiv(2)_f32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, $s0, $s0;
	amd_mipmap_stimagemip_v4_1d_equiv(255)_f32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, $s0, $s0;
	// 
	// Next sample
	// 
	amd_mipmap_stimagemip_v4_2d_f32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0), $s0;
	// 
	amd_mipmap_stimagemip_v4_2d_f32_rwimg_u32	(0F00000000, 0Fffffffff, $s0, $s0), $d0, ($s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_2d_f32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_2d_f32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, (WAVESIZE, -1), $s0;
	amd_mipmap_stimagemip_v4_2d_f32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, (0, $s0), $s0;
	amd_mipmap_stimagemip_v4_2d_f32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s1), $s0;
	amd_mipmap_stimagemip_v4_2d_equiv(1)_f32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_2d_equiv(2)_f32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_2d_equiv(255)_f32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_stimagemip_v4_3d_f32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0, $s0), $s0;
	// 
	amd_mipmap_stimagemip_v4_3d_f32_rwimg_u32	(0F00000000, 0Fffffffff, $s0, $s0), $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_3d_f32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_3d_f32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, (WAVESIZE, -1, -1), $s0;
	amd_mipmap_stimagemip_v4_3d_f32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, (0, -1, $s0), $s0;
	amd_mipmap_stimagemip_v4_3d_f32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s1, $s2), $s0;
	amd_mipmap_stimagemip_v4_3d_equiv(1)_f32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_3d_equiv(2)_f32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_3d_equiv(255)_f32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_stimagemip_v4_1da_f32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0), $s0;
	// 
	amd_mipmap_stimagemip_v4_1da_f32_rwimg_u32	(0F00000000, 0Fffffffff, $s0, $s0), $d0, ($s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_1da_f32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_1da_f32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, (WAVESIZE, -1), $s0;
	amd_mipmap_stimagemip_v4_1da_f32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, (0, $s0), $s0;
	amd_mipmap_stimagemip_v4_1da_f32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s1), $s0;
	amd_mipmap_stimagemip_v4_1da_equiv(1)_f32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_1da_equiv(2)_f32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_1da_equiv(255)_f32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_stimagemip_v4_2da_f32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0, $s0), $s0;
	// 
	amd_mipmap_stimagemip_v4_2da_f32_rwimg_u32	(0F00000000, 0Fffffffff, $s0, $s0), $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_2da_f32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_2da_f32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, (WAVESIZE, -1, -1), $s0;
	amd_mipmap_stimagemip_v4_2da_f32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, (0, -1, $s0), $s0;
	amd_mipmap_stimagemip_v4_2da_f32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s1, $s2), $s0;
	amd_mipmap_stimagemip_v4_2da_equiv(1)_f32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_2da_equiv(2)_f32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_stimagemip_v4_2da_equiv(255)_f32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, ($s0, $s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_stimagemip_v4_1db_f32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, $s0, $s0;
	// 
	amd_mipmap_stimagemip_v4_1db_f32_rwimg_u32	(0F00000000, 0Fffffffff, $s0, $s0), $d0, $s0, $s0;
	amd_mipmap_stimagemip_v4_1db_f32_rwimg_u32	($s0, $s1, $s2, $s3), $d0, $s0, $s0;
	amd_mipmap_stimagemip_v4_1db_f32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, -1, $s0;
	amd_mipmap_stimagemip_v4_1db_f32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, WAVESIZE, $s0;
	amd_mipmap_stimagemip_v4_1db_equiv(1)_f32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, $s0, $s0;
	amd_mipmap_stimagemip_v4_1db_equiv(2)_f32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, $s0, $s0;
	amd_mipmap_stimagemip_v4_1db_equiv(255)_f32_rwimg_u32	($s0, $s0, $s0, $s0), $d0, $s0, $s0;
	// 
	// Next sample
	// 
	amd_mipmap_stimagemip_2ddepth_f32_rwimg_u32	$s0, $d0, ($s0, $s0), $s0;
	// 
	amd_mipmap_stimagemip_2ddepth_f32_rwimg_u32	$s0, $d0, (WAVESIZE, -1), $s0;
	amd_mipmap_stimagemip_2ddepth_f32_rwimg_u32	$s0, $d0, (0, $s0), $s0;
	amd_mipmap_stimagemip_2ddepth_f32_rwimg_u32	$s0, $d0, ($s0, $s1), $s0;
	amd_mipmap_stimagemip_2ddepth_equiv(1)_f32_rwimg_u32	$s0, $d0, ($s0, $s0), $s0;
	amd_mipmap_stimagemip_2ddepth_equiv(2)_f32_rwimg_u32	$s0, $d0, ($s0, $s0), $s0;
	amd_mipmap_stimagemip_2ddepth_equiv(255)_f32_rwimg_u32	$s0, $d0, ($s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_stimagemip_2dadepth_f32_rwimg_u32	$s0, $d0, ($s0, $s0, $s0), $s0;
	// 
	amd_mipmap_stimagemip_2dadepth_f32_rwimg_u32	$s0, $d0, (WAVESIZE, -1, -1), $s0;
	amd_mipmap_stimagemip_2dadepth_f32_rwimg_u32	$s0, $d0, (0, -1, $s0), $s0;
	amd_mipmap_stimagemip_2dadepth_f32_rwimg_u32	$s0, $d0, ($s0, $s1, $s2), $s0;
	amd_mipmap_stimagemip_2dadepth_equiv(1)_f32_rwimg_u32	$s0, $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_stimagemip_2dadepth_equiv(2)_f32_rwimg_u32	$s0, $d0, ($s0, $s0, $s0), $s0;
	amd_mipmap_stimagemip_2dadepth_equiv(255)_f32_rwimg_u32	$s0, $d0, ($s0, $s0, $s0), $s0;
	// 
	// Next sample
	// 
	amd_mipmap_queryimage_1d_nummiplevels_u32_roimg	$s0, $d0;
	// 
	amd_mipmap_queryimage_2d_nummiplevels_u32_roimg	$s0, $d0;
	amd_mipmap_queryimage_3d_nummiplevels_u32_roimg	$s0, $d0;
	amd_mipmap_queryimage_1da_nummiplevels_u32_roimg	$s0, $d0;
	amd_mipmap_queryimage_2da_nummiplevels_u32_roimg	$s0, $d0;
	// 
	// Next sample
	// 
	amd_mipmap_queryimage_1d_nummiplevels_u32_woimg	$s0, $d0;
	// 
	amd_mipmap_queryimage_2d_nummiplevels_u32_woimg	$s0, $d0;
	amd_mipmap_queryimage_3d_nummiplevels_u32_woimg	$s0, $d0;
	amd_mipmap_queryimage_1da_nummiplevels_u32_woimg	$s0, $d0;
	amd_mipmap_queryimage_2da_nummiplevels_u32_woimg	$s0, $d0;
	// 
	// Next sample
	// 
	amd_mipmap_queryimage_1d_nummiplevels_u32_rwimg	$s0, $d0;
	// 
	amd_mipmap_queryimage_2d_nummiplevels_u32_rwimg	$s0, $d0;
	amd_mipmap_queryimage_3d_nummiplevels_u32_rwimg	$s0, $d0;
	amd_mipmap_queryimage_1da_nummiplevels_u32_rwimg	$s0, $d0;
	amd_mipmap_queryimage_2da_nummiplevels_u32_rwimg	$s0, $d0;

@aux_label_3:
	ret;
};
