Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: ALU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ALU.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ALU"
Output Format                      : NGC
Target Device                      : xc6slx75-3-csg484

---- Source Options
Top Module Name                    : ALU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" into library work
Parsing module <ALU>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <ALU>.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 72: Signal <A> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 73: Signal <B> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 74: Signal <ALU_Sel> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 75: Signal <StatusRegisterVelues> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 76: Signal <ValidMemData> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 77: Signal <DecoderData> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 78: Signal <SPAddr> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 82: Signal <ALUSelect> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 95: Signal <ArgA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 97: Signal <ArgA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 99: Signal <ArgA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 109: Signal <ArgA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 111: Signal <ArgA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 113: Signal <ArgA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 113: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 123: Signal <ArgA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 125: Signal <ArgA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 127: Signal <ArgA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 137: Signal <ArgA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 139: Signal <ArgA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 141: Signal <ArgA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 151: Signal <ArgA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 153: Signal <ArgA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 165: Signal <ArgA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 167: Signal <ArgA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 169: Signal <ArgA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 179: Signal <ArgA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 180: Signal <ArgA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 182: Signal <ArgA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 193: Signal <ArgA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 195: Signal <ArgA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 197: Signal <ArgA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 207: Signal <ArgA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 209: Signal <ArgA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 221: Signal <ArgA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 223: Signal <ArgA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 225: Signal <ArgA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 235: Signal <ArgA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 237: Signal <ArgA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 249: Signal <ArgA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 251: Signal <ArgA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 253: Signal <ArgA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 263: Signal <ArgA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 269: Signal <ArgA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 269: Result of 34-bit expression is truncated to fit in 33-bit target.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 275: Signal <ArgA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 281: Signal <ArgA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 281: Result of 34-bit expression is truncated to fit in 33-bit target.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 287: Signal <ArgA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 293: Signal <ArgA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 299: Signal <ArgA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 305: Signal <ArgA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 311: Signal <ArgA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 317: Signal <ArgA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 323: Signal <DataFromDecoder> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 328: Signal <DataFromDecoder> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 337: Signal <StatusRegVal> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 339: Signal <DataFromDecoder> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 349: Signal <StatusRegVal> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 351: Signal <DataFromDecoder> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 361: Signal <StatusRegVal> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 363: Signal <DataFromDecoder> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 373: Signal <StatusRegVal> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 375: Signal <DataFromDecoder> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 385: Signal <StatusRegVal> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 387: Signal <DataFromDecoder> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 397: Signal <ArgA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 402: Signal <ArgA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 416: Signal <ArgA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 421: Signal <ArgA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 435: Signal <ArgA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 440: Signal <ArgA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 454: Signal <ArgA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 455: Signal <StackPointerAddr> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 462: Signal <StackPointerAddr> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 478: Signal <ArgB> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 484: Signal <ArgA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 485: Signal <ArgB> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 491: Signal <ArgA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 492: Signal <DataFromDecoder> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 498: Signal <DataFromDecoder> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 498: Result of 24-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 503: Signal <ArgA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 513: Signal <StatusRegVal> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 513: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 518: Signal <StatusRegVal> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 518: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 523: Signal <StatusRegVal> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 533: Signal <ArgA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 535: Signal <ArgA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:1127 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 56: Assignment to ValidMemoryData ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ALU>.
    Related source file is "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v".
WARNING:Xst:647 - Input <ValidMemData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 33-bit subtractor for signal <GND_1_o_GND_1_o_sub_31_OUT> created at line 151.
    Found 25-bit subtractor for signal <GND_1_o_GND_1_o_sub_34_OUT> created at line 165.
    Found 33-bit subtractor for signal <GND_1_o_GND_1_o_sub_35_OUT> created at line 165.
    Found 25-bit subtractor for signal <GND_1_o_GND_1_o_sub_36_OUT> created at line 167.
    Found 32-bit subtractor for signal <n0362> created at line 169.
    Found 33-bit subtractor for signal <GND_1_o_GND_1_o_sub_41_OUT> created at line 179.
    Found 32-bit subtractor for signal <n0364> created at line 182.
    Found 33-bit subtractor for signal <GND_1_o_GND_1_o_sub_45_OUT> created at line 193.
    Found 33-bit subtractor for signal <GND_1_o_GND_1_o_sub_46_OUT> created at line 193.
    Found 32-bit subtractor for signal <ArgB[31]_GND_1_o_sub_49_OUT> created at line 197.
    Found 32-bit subtractor for signal <n0368> created at line 197.
    Found 33-bit adder for signal <n0487> created at line 95.
    Found 33-bit adder for signal <BUS_0003_GND_1_o_add_16_OUT> created at line 109.
    Found 33-bit adder for signal <n0493> created at line 123.
    Found 33-bit adder for signal <BUS_0009_GND_1_o_add_25_OUT> created at line 137.
    Found 32-bit adder for signal <n0357> created at line 141.
    Found 25-bit adder for signal <n0500[24:0]> created at line 323.
    Found 32x24-bit multiplier for signal <n0369> created at line 207.
    Found 32x32-bit multiplier for signal <n0370> created at line 221.
    Found 32-bit shifter logical left for signal <ArgA[31]_DataFromDecoder[23]_shift_left_62_OUT> created at line 263
    Found 34-bit shifter logical left for signal <n0374> created at line 269
    Found 32-bit shifter logical right for signal <ArgA[31]_DataFromDecoder[23]_shift_right_64_OUT> created at line 275
    Found 34-bit shifter logical right for signal <n0376> created at line 281
WARNING:Xst:737 - Found 1-bit latch for signal <SetSP<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SetSP<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SetSP<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SetSP<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SetSP<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SetSP<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SetSP<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SetSP<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SetSP<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SetSP<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SetSP<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SetSP<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SetSP<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SetSP<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SetSP<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SetSP<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SetSP<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SetSP<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SetSP<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SetSP<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SetSP<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SetSP<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SetSP<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SetSP<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SetSP<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SetSP<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SetSP<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SetSP<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SetSP<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SetSP<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SetSP<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <InDecSP<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <InDecSP<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <MemIO<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <MemIO<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUAddr<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUAddr<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUAddr<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUAddr<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUAddr<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUAddr<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUAddr<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUAddr<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUAddr<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUAddr<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUAddr<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUAddr<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUAddr<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUAddr<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUAddr<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUAddr<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUAddr<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUAddr<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUAddr<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUAddr<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUAddr<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUAddr<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUAddr<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUAddr<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUAddr<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUAddr<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUAddr<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUAddr<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUAddr<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUAddr<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUAddr<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUAddr<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <MenagePC<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <MenagePC<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <MenagePC<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PCSet<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PCSet<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PCSet<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PCSet<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PCSet<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PCSet<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PCSet<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PCSet<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PCSet<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PCSet<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PCSet<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PCSet<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PCSet<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PCSet<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PCSet<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PCSet<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PCSet<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PCSet<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PCSet<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PCSet<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PCSet<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PCSet<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PCSet<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PCSet<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PCSet<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PCSet<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PCSet<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PCSet<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PCSet<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PCSet<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PCSet<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PCSet<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SetSR<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SetSR<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SetSR<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SetSR<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SetSR<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SetSR<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SetSR<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SetSR<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SetAP<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SetAP<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SetAP<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DataBus<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DataBus<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DataBus<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DataBus<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DataBus<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DataBus<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DataBus<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DataBus<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DataBus<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DataBus<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DataBus<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DataBus<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DataBus<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DataBus<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DataBus<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DataBus<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DataBus<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DataBus<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DataBus<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DataBus<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DataBus<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DataBus<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DataBus<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DataBus<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DataBus<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DataBus<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DataBus<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DataBus<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DataBus<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DataBus<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DataBus<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DataBus<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SetSP<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 32-bit comparator greater for signal <ArgA[31]_GND_1_o_LessThan_32_o> created at line 153
    Found 32-bit comparator greater for signal <ArgA[31]_GND_1_o_LessThan_37_o> created at line 167
    Found 32-bit comparator greater for signal <ArgA[31]_ArgB[31]_LessThan_42_o> created at line 180
    Found 32-bit comparator equal for signal <ArgA[31]_ArgB[31]_equal_99_o> created at line 397
    Found 32-bit comparator greater for signal <ArgB[31]_ArgA[31]_LessThan_100_o> created at line 402
    Found 33-bit comparator equal for signal <ArgA[31]_ArgB[31]_equal_101_o> created at line 416
    Found 33-bit comparator greater for signal <ArgB[31]_ArgA[31]_LessThan_102_o> created at line 421
    Found 32-bit comparator equal for signal <ArgA[31]_GND_1_o_equal_103_o> created at line 435
    Found 32-bit comparator greater for signal <GND_1_o_ArgA[31]_LessThan_104_o> created at line 440
    Summary:
	inferred   2 Multiplier(s).
	inferred  17 Adder/Subtractor(s).
	inferred 146 Latch(s).
	inferred   9 Comparator(s).
	inferred 195 Multiplexer(s).
	inferred   4 Combinational logic shifter(s).
Unit <ALU> synthesized.

Synthesizing Unit <div_32u_24u>.
    Related source file is "".
    Found 56-bit adder for signal <n2981> created at line 0.
    Found 56-bit adder for signal <GND_4_o_b[23]_add_1_OUT> created at line 0.
    Found 55-bit adder for signal <n2985> created at line 0.
    Found 55-bit adder for signal <GND_4_o_b[23]_add_3_OUT> created at line 0.
    Found 54-bit adder for signal <n2989> created at line 0.
    Found 54-bit adder for signal <GND_4_o_b[23]_add_5_OUT> created at line 0.
    Found 53-bit adder for signal <n2993> created at line 0.
    Found 53-bit adder for signal <GND_4_o_b[23]_add_7_OUT> created at line 0.
    Found 52-bit adder for signal <n2997> created at line 0.
    Found 52-bit adder for signal <GND_4_o_b[23]_add_9_OUT> created at line 0.
    Found 51-bit adder for signal <n3001> created at line 0.
    Found 51-bit adder for signal <GND_4_o_b[23]_add_11_OUT> created at line 0.
    Found 50-bit adder for signal <n3005> created at line 0.
    Found 50-bit adder for signal <GND_4_o_b[23]_add_13_OUT> created at line 0.
    Found 49-bit adder for signal <n3009> created at line 0.
    Found 49-bit adder for signal <GND_4_o_b[23]_add_15_OUT> created at line 0.
    Found 48-bit adder for signal <n3013> created at line 0.
    Found 48-bit adder for signal <GND_4_o_b[23]_add_17_OUT> created at line 0.
    Found 47-bit adder for signal <n3017> created at line 0.
    Found 47-bit adder for signal <GND_4_o_b[23]_add_19_OUT> created at line 0.
    Found 46-bit adder for signal <n3021> created at line 0.
    Found 46-bit adder for signal <GND_4_o_b[23]_add_21_OUT> created at line 0.
    Found 45-bit adder for signal <n3025> created at line 0.
    Found 45-bit adder for signal <GND_4_o_b[23]_add_23_OUT> created at line 0.
    Found 44-bit adder for signal <n3029> created at line 0.
    Found 44-bit adder for signal <GND_4_o_b[23]_add_25_OUT> created at line 0.
    Found 43-bit adder for signal <n3033> created at line 0.
    Found 43-bit adder for signal <GND_4_o_b[23]_add_27_OUT> created at line 0.
    Found 42-bit adder for signal <n3037> created at line 0.
    Found 42-bit adder for signal <GND_4_o_b[23]_add_29_OUT> created at line 0.
    Found 41-bit adder for signal <n3041> created at line 0.
    Found 41-bit adder for signal <GND_4_o_b[23]_add_31_OUT> created at line 0.
    Found 40-bit adder for signal <n3045> created at line 0.
    Found 40-bit adder for signal <GND_4_o_b[23]_add_33_OUT> created at line 0.
    Found 39-bit adder for signal <n3049> created at line 0.
    Found 39-bit adder for signal <GND_4_o_b[23]_add_35_OUT> created at line 0.
    Found 38-bit adder for signal <n3053> created at line 0.
    Found 38-bit adder for signal <GND_4_o_b[23]_add_37_OUT> created at line 0.
    Found 37-bit adder for signal <n3057> created at line 0.
    Found 37-bit adder for signal <GND_4_o_b[23]_add_39_OUT> created at line 0.
    Found 36-bit adder for signal <n3061> created at line 0.
    Found 36-bit adder for signal <GND_4_o_b[23]_add_41_OUT> created at line 0.
    Found 35-bit adder for signal <n3065> created at line 0.
    Found 35-bit adder for signal <GND_4_o_b[23]_add_43_OUT> created at line 0.
    Found 34-bit adder for signal <n3069> created at line 0.
    Found 34-bit adder for signal <GND_4_o_b[23]_add_45_OUT> created at line 0.
    Found 33-bit adder for signal <n3073> created at line 0.
    Found 33-bit adder for signal <GND_4_o_b[23]_add_47_OUT> created at line 0.
    Found 32-bit adder for signal <n3077> created at line 0.
    Found 32-bit adder for signal <a[31]_b[23]_add_49_OUT> created at line 0.
    Found 32-bit adder for signal <n3081> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_4_o_add_51_OUT> created at line 0.
    Found 32-bit adder for signal <n3085> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_4_o_add_53_OUT> created at line 0.
    Found 32-bit adder for signal <n3089> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_4_o_add_55_OUT> created at line 0.
    Found 32-bit adder for signal <n3093> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_4_o_add_57_OUT> created at line 0.
    Found 32-bit adder for signal <n3097> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_4_o_add_59_OUT[31:0]> created at line 0.
    Found 32-bit adder for signal <n3101> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_4_o_add_61_OUT[31:0]> created at line 0.
    Found 32-bit adder for signal <n3105> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_4_o_add_63_OUT[31:0]> created at line 0.
    Found 56-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 55-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 54-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 53-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 52-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 51-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 50-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 49-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 48-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 47-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 46-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 45-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 44-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 43-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 42-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 41-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 40-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 39-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 38-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 37-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 36-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 35-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0025> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0026> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0027> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0028> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0029> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0030> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0031> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0032> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0033> created at line 0
    Summary:
	inferred  64 Adder/Subtractor(s).
	inferred  33 Comparator(s).
	inferred 931 Multiplexer(s).
Unit <div_32u_24u> synthesized.

Synthesizing Unit <div_32u_32u>.
    Related source file is "".
    Found 64-bit adder for signal <n3436> created at line 0.
    Found 64-bit adder for signal <GND_5_o_b[31]_add_1_OUT> created at line 0.
    Found 63-bit adder for signal <n3440> created at line 0.
    Found 63-bit adder for signal <GND_5_o_b[31]_add_3_OUT> created at line 0.
    Found 62-bit adder for signal <n3444> created at line 0.
    Found 62-bit adder for signal <GND_5_o_b[31]_add_5_OUT> created at line 0.
    Found 61-bit adder for signal <n3448> created at line 0.
    Found 61-bit adder for signal <GND_5_o_b[31]_add_7_OUT> created at line 0.
    Found 60-bit adder for signal <n3452> created at line 0.
    Found 60-bit adder for signal <GND_5_o_b[31]_add_9_OUT> created at line 0.
    Found 59-bit adder for signal <n3456> created at line 0.
    Found 59-bit adder for signal <GND_5_o_b[31]_add_11_OUT> created at line 0.
    Found 58-bit adder for signal <n3460> created at line 0.
    Found 58-bit adder for signal <GND_5_o_b[31]_add_13_OUT> created at line 0.
    Found 57-bit adder for signal <n3464> created at line 0.
    Found 57-bit adder for signal <GND_5_o_b[31]_add_15_OUT> created at line 0.
    Found 56-bit adder for signal <n3468> created at line 0.
    Found 56-bit adder for signal <GND_5_o_b[31]_add_17_OUT> created at line 0.
    Found 55-bit adder for signal <n3472> created at line 0.
    Found 55-bit adder for signal <GND_5_o_b[31]_add_19_OUT> created at line 0.
    Found 54-bit adder for signal <n3476> created at line 0.
    Found 54-bit adder for signal <GND_5_o_b[31]_add_21_OUT> created at line 0.
    Found 53-bit adder for signal <n3480> created at line 0.
    Found 53-bit adder for signal <GND_5_o_b[31]_add_23_OUT> created at line 0.
    Found 52-bit adder for signal <n3484> created at line 0.
    Found 52-bit adder for signal <GND_5_o_b[31]_add_25_OUT> created at line 0.
    Found 51-bit adder for signal <n3488> created at line 0.
    Found 51-bit adder for signal <GND_5_o_b[31]_add_27_OUT> created at line 0.
    Found 50-bit adder for signal <n3492> created at line 0.
    Found 50-bit adder for signal <GND_5_o_b[31]_add_29_OUT> created at line 0.
    Found 49-bit adder for signal <n3496> created at line 0.
    Found 49-bit adder for signal <GND_5_o_b[31]_add_31_OUT> created at line 0.
    Found 48-bit adder for signal <n3500> created at line 0.
    Found 48-bit adder for signal <GND_5_o_b[31]_add_33_OUT> created at line 0.
    Found 47-bit adder for signal <n3504> created at line 0.
    Found 47-bit adder for signal <GND_5_o_b[31]_add_35_OUT> created at line 0.
    Found 46-bit adder for signal <n3508> created at line 0.
    Found 46-bit adder for signal <GND_5_o_b[31]_add_37_OUT> created at line 0.
    Found 45-bit adder for signal <n3512> created at line 0.
    Found 45-bit adder for signal <GND_5_o_b[31]_add_39_OUT> created at line 0.
    Found 44-bit adder for signal <n3516> created at line 0.
    Found 44-bit adder for signal <GND_5_o_b[31]_add_41_OUT> created at line 0.
    Found 43-bit adder for signal <n3520> created at line 0.
    Found 43-bit adder for signal <GND_5_o_b[31]_add_43_OUT> created at line 0.
    Found 42-bit adder for signal <n3524> created at line 0.
    Found 42-bit adder for signal <GND_5_o_b[31]_add_45_OUT> created at line 0.
    Found 41-bit adder for signal <n3528> created at line 0.
    Found 41-bit adder for signal <GND_5_o_b[31]_add_47_OUT> created at line 0.
    Found 40-bit adder for signal <n3532> created at line 0.
    Found 40-bit adder for signal <GND_5_o_b[31]_add_49_OUT> created at line 0.
    Found 39-bit adder for signal <n3536> created at line 0.
    Found 39-bit adder for signal <GND_5_o_b[31]_add_51_OUT> created at line 0.
    Found 38-bit adder for signal <n3540> created at line 0.
    Found 38-bit adder for signal <GND_5_o_b[31]_add_53_OUT> created at line 0.
    Found 37-bit adder for signal <n3544> created at line 0.
    Found 37-bit adder for signal <GND_5_o_b[31]_add_55_OUT> created at line 0.
    Found 36-bit adder for signal <n3548> created at line 0.
    Found 36-bit adder for signal <GND_5_o_b[31]_add_57_OUT> created at line 0.
    Found 35-bit adder for signal <n3552> created at line 0.
    Found 35-bit adder for signal <GND_5_o_b[31]_add_59_OUT> created at line 0.
    Found 34-bit adder for signal <n3556> created at line 0.
    Found 34-bit adder for signal <GND_5_o_b[31]_add_61_OUT> created at line 0.
    Found 33-bit adder for signal <n3560> created at line 0.
    Found 33-bit adder for signal <GND_5_o_b[31]_add_63_OUT> created at line 0.
    Found 64-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 63-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 62-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 61-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 60-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 59-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 58-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 57-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 56-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 55-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 54-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 53-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 52-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 51-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 50-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 49-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 48-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 47-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 46-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 45-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 44-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 43-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 42-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 41-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 40-bit comparator lessequal for signal <BUS_0025> created at line 0
    Found 39-bit comparator lessequal for signal <BUS_0026> created at line 0
    Found 38-bit comparator lessequal for signal <BUS_0027> created at line 0
    Found 37-bit comparator lessequal for signal <BUS_0028> created at line 0
    Found 36-bit comparator lessequal for signal <BUS_0029> created at line 0
    Found 35-bit comparator lessequal for signal <BUS_0030> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0031> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0032> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0033> created at line 0
    Summary:
	inferred  64 Adder/Subtractor(s).
	inferred  33 Comparator(s).
	inferred 993 Multiplexer(s).
Unit <div_32u_32u> synthesized.

Synthesizing Unit <mod_32u_32u>.
    Related source file is "".
    Found 64-bit adder for signal <n3436> created at line 0.
    Found 64-bit adder for signal <GND_10_o_b[31]_add_1_OUT> created at line 0.
    Found 63-bit adder for signal <n3440> created at line 0.
    Found 63-bit adder for signal <GND_10_o_b[31]_add_3_OUT> created at line 0.
    Found 62-bit adder for signal <n3444> created at line 0.
    Found 62-bit adder for signal <GND_10_o_b[31]_add_5_OUT> created at line 0.
    Found 61-bit adder for signal <n3448> created at line 0.
    Found 61-bit adder for signal <GND_10_o_b[31]_add_7_OUT> created at line 0.
    Found 60-bit adder for signal <n3452> created at line 0.
    Found 60-bit adder for signal <GND_10_o_b[31]_add_9_OUT> created at line 0.
    Found 59-bit adder for signal <n3456> created at line 0.
    Found 59-bit adder for signal <GND_10_o_b[31]_add_11_OUT> created at line 0.
    Found 58-bit adder for signal <n3460> created at line 0.
    Found 58-bit adder for signal <GND_10_o_b[31]_add_13_OUT> created at line 0.
    Found 57-bit adder for signal <n3464> created at line 0.
    Found 57-bit adder for signal <GND_10_o_b[31]_add_15_OUT> created at line 0.
    Found 56-bit adder for signal <n3468> created at line 0.
    Found 56-bit adder for signal <GND_10_o_b[31]_add_17_OUT> created at line 0.
    Found 55-bit adder for signal <n3472> created at line 0.
    Found 55-bit adder for signal <GND_10_o_b[31]_add_19_OUT> created at line 0.
    Found 54-bit adder for signal <n3476> created at line 0.
    Found 54-bit adder for signal <GND_10_o_b[31]_add_21_OUT> created at line 0.
    Found 53-bit adder for signal <n3480> created at line 0.
    Found 53-bit adder for signal <GND_10_o_b[31]_add_23_OUT> created at line 0.
    Found 52-bit adder for signal <n3484> created at line 0.
    Found 52-bit adder for signal <GND_10_o_b[31]_add_25_OUT> created at line 0.
    Found 51-bit adder for signal <n3488> created at line 0.
    Found 51-bit adder for signal <GND_10_o_b[31]_add_27_OUT> created at line 0.
    Found 50-bit adder for signal <n3492> created at line 0.
    Found 50-bit adder for signal <GND_10_o_b[31]_add_29_OUT> created at line 0.
    Found 49-bit adder for signal <n3496> created at line 0.
    Found 49-bit adder for signal <GND_10_o_b[31]_add_31_OUT> created at line 0.
    Found 48-bit adder for signal <n3500> created at line 0.
    Found 48-bit adder for signal <GND_10_o_b[31]_add_33_OUT> created at line 0.
    Found 47-bit adder for signal <n3504> created at line 0.
    Found 47-bit adder for signal <GND_10_o_b[31]_add_35_OUT> created at line 0.
    Found 46-bit adder for signal <n3508> created at line 0.
    Found 46-bit adder for signal <GND_10_o_b[31]_add_37_OUT> created at line 0.
    Found 45-bit adder for signal <n3512> created at line 0.
    Found 45-bit adder for signal <GND_10_o_b[31]_add_39_OUT> created at line 0.
    Found 44-bit adder for signal <n3516> created at line 0.
    Found 44-bit adder for signal <GND_10_o_b[31]_add_41_OUT> created at line 0.
    Found 43-bit adder for signal <n3520> created at line 0.
    Found 43-bit adder for signal <GND_10_o_b[31]_add_43_OUT> created at line 0.
    Found 42-bit adder for signal <n3524> created at line 0.
    Found 42-bit adder for signal <GND_10_o_b[31]_add_45_OUT> created at line 0.
    Found 41-bit adder for signal <n3528> created at line 0.
    Found 41-bit adder for signal <GND_10_o_b[31]_add_47_OUT> created at line 0.
    Found 40-bit adder for signal <n3532> created at line 0.
    Found 40-bit adder for signal <GND_10_o_b[31]_add_49_OUT> created at line 0.
    Found 39-bit adder for signal <n3536> created at line 0.
    Found 39-bit adder for signal <GND_10_o_b[31]_add_51_OUT> created at line 0.
    Found 38-bit adder for signal <n3540> created at line 0.
    Found 38-bit adder for signal <GND_10_o_b[31]_add_53_OUT> created at line 0.
    Found 37-bit adder for signal <n3544> created at line 0.
    Found 37-bit adder for signal <GND_10_o_b[31]_add_55_OUT> created at line 0.
    Found 36-bit adder for signal <n3548> created at line 0.
    Found 36-bit adder for signal <GND_10_o_b[31]_add_57_OUT> created at line 0.
    Found 35-bit adder for signal <n3552> created at line 0.
    Found 35-bit adder for signal <GND_10_o_b[31]_add_59_OUT> created at line 0.
    Found 34-bit adder for signal <n3556> created at line 0.
    Found 34-bit adder for signal <GND_10_o_b[31]_add_61_OUT> created at line 0.
    Found 33-bit adder for signal <n3560> created at line 0.
    Found 33-bit adder for signal <GND_10_o_b[31]_add_63_OUT> created at line 0.
    Found 32-bit adder for signal <n3564> created at line 0.
    Found 32-bit adder for signal <a[31]_b[31]_add_65_OUT[31:0]> created at line 0.
    Found 64-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 63-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 62-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 61-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 60-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 59-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 58-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 57-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 56-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 55-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 54-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 53-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 52-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 51-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 50-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 49-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 48-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 47-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 46-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 45-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 44-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 43-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 42-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 41-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 40-bit comparator lessequal for signal <BUS_0025> created at line 0
    Found 39-bit comparator lessequal for signal <BUS_0026> created at line 0
    Found 38-bit comparator lessequal for signal <BUS_0027> created at line 0
    Found 37-bit comparator lessequal for signal <BUS_0028> created at line 0
    Found 36-bit comparator lessequal for signal <BUS_0029> created at line 0
    Found 35-bit comparator lessequal for signal <BUS_0030> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0031> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0032> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0033> created at line 0
    Summary:
	inferred  66 Adder/Subtractor(s).
	inferred  33 Comparator(s).
	inferred 994 Multiplexer(s).
Unit <mod_32u_32u> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 2
 32x24-bit multiplier                                  : 1
 32x32-bit multiplier                                  : 1
# Adders/Subtractors                                   : 211
 25-bit adder                                          : 1
 25-bit subtractor                                     : 2
 32-bit adder                                          : 19
 32-bit subtractor                                     : 4
 33-bit adder                                          : 10
 33-bit subtractor                                     : 5
 34-bit adder                                          : 6
 35-bit adder                                          : 6
 36-bit adder                                          : 6
 37-bit adder                                          : 6
 38-bit adder                                          : 6
 39-bit adder                                          : 6
 40-bit adder                                          : 6
 41-bit adder                                          : 6
 42-bit adder                                          : 6
 43-bit adder                                          : 6
 44-bit adder                                          : 6
 45-bit adder                                          : 6
 46-bit adder                                          : 6
 47-bit adder                                          : 6
 48-bit adder                                          : 6
 49-bit adder                                          : 6
 50-bit adder                                          : 6
 51-bit adder                                          : 6
 52-bit adder                                          : 6
 53-bit adder                                          : 6
 54-bit adder                                          : 6
 55-bit adder                                          : 6
 56-bit adder                                          : 6
 57-bit adder                                          : 4
 58-bit adder                                          : 4
 59-bit adder                                          : 4
 60-bit adder                                          : 4
 61-bit adder                                          : 4
 62-bit adder                                          : 4
 63-bit adder                                          : 4
 64-bit adder                                          : 4
# Latches                                              : 146
 1-bit latch                                           : 146
# Comparators                                          : 108
 32-bit comparator equal                               : 2
 32-bit comparator greater                             : 5
 32-bit comparator lessequal                           : 11
 33-bit comparator equal                               : 1
 33-bit comparator greater                             : 1
 33-bit comparator lessequal                           : 3
 34-bit comparator lessequal                           : 3
 35-bit comparator lessequal                           : 3
 36-bit comparator lessequal                           : 3
 37-bit comparator lessequal                           : 3
 38-bit comparator lessequal                           : 3
 39-bit comparator lessequal                           : 3
 40-bit comparator lessequal                           : 3
 41-bit comparator lessequal                           : 3
 42-bit comparator lessequal                           : 3
 43-bit comparator lessequal                           : 3
 44-bit comparator lessequal                           : 3
 45-bit comparator lessequal                           : 3
 46-bit comparator lessequal                           : 3
 47-bit comparator lessequal                           : 3
 48-bit comparator lessequal                           : 3
 49-bit comparator lessequal                           : 3
 50-bit comparator lessequal                           : 3
 51-bit comparator lessequal                           : 3
 52-bit comparator lessequal                           : 3
 53-bit comparator lessequal                           : 3
 54-bit comparator lessequal                           : 3
 55-bit comparator lessequal                           : 3
 56-bit comparator lessequal                           : 3
 57-bit comparator lessequal                           : 2
 58-bit comparator lessequal                           : 2
 59-bit comparator lessequal                           : 2
 60-bit comparator lessequal                           : 2
 61-bit comparator lessequal                           : 2
 62-bit comparator lessequal                           : 2
 63-bit comparator lessequal                           : 2
 64-bit comparator lessequal                           : 2
# Multiplexers                                         : 3113
 1-bit 2-to-1 multiplexer                              : 3096
 3-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 14
 34-bit 2-to-1 multiplexer                             : 2
# Logic shifters                                       : 4
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
 34-bit shifter logical left                           : 1
 34-bit shifter logical right                          : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 2
 32x24-bit multiplier                                  : 1
 32x32-bit multiplier                                  : 1
# Adders/Subtractors                                   : 114
 25-bit adder                                          : 1
 25-bit subtractor                                     : 2
 32-bit adder                                          : 1
 32-bit adder carry in                                 : 97
 32-bit subtractor                                     : 4
 33-bit adder                                          : 4
 33-bit subtractor                                     : 5
# Comparators                                          : 108
 32-bit comparator equal                               : 2
 32-bit comparator greater                             : 5
 32-bit comparator lessequal                           : 11
 33-bit comparator equal                               : 1
 33-bit comparator greater                             : 1
 33-bit comparator lessequal                           : 3
 34-bit comparator lessequal                           : 3
 35-bit comparator lessequal                           : 3
 36-bit comparator lessequal                           : 3
 37-bit comparator lessequal                           : 3
 38-bit comparator lessequal                           : 3
 39-bit comparator lessequal                           : 3
 40-bit comparator lessequal                           : 3
 41-bit comparator lessequal                           : 3
 42-bit comparator lessequal                           : 3
 43-bit comparator lessequal                           : 3
 44-bit comparator lessequal                           : 3
 45-bit comparator lessequal                           : 3
 46-bit comparator lessequal                           : 3
 47-bit comparator lessequal                           : 3
 48-bit comparator lessequal                           : 3
 49-bit comparator lessequal                           : 3
 50-bit comparator lessequal                           : 3
 51-bit comparator lessequal                           : 3
 52-bit comparator lessequal                           : 3
 53-bit comparator lessequal                           : 3
 54-bit comparator lessequal                           : 3
 55-bit comparator lessequal                           : 3
 56-bit comparator lessequal                           : 3
 57-bit comparator lessequal                           : 2
 58-bit comparator lessequal                           : 2
 59-bit comparator lessequal                           : 2
 60-bit comparator lessequal                           : 2
 61-bit comparator lessequal                           : 2
 62-bit comparator lessequal                           : 2
 63-bit comparator lessequal                           : 2
 64-bit comparator lessequal                           : 2
# Multiplexers                                         : 3113
 1-bit 2-to-1 multiplexer                              : 3096
 3-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 14
 34-bit 2-to-1 multiplexer                             : 2
# Logic shifters                                       : 4
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
 34-bit shifter logical left                           : 1
 34-bit shifter logical right                          : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <Mmult_n03693> of sequential type is unconnected in block <ALU>.
WARNING:Xst:2677 - Node <Mmult_n03703> of sequential type is unconnected in block <ALU>.
WARNING:Xst:1710 - FF/Latch <PCSet_31> (without init value) has a constant value of 0 in block <ALU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PCSet_28> (without init value) has a constant value of 0 in block <ALU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PCSet_30> (without init value) has a constant value of 0 in block <ALU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PCSet_29> (without init value) has a constant value of 0 in block <ALU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PCSet_25> (without init value) has a constant value of 0 in block <ALU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PCSet_27> (without init value) has a constant value of 0 in block <ALU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PCSet_26> (without init value) has a constant value of 0 in block <ALU>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <ALU> ...

Optimizing unit <div_32u_24u> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ALU, actual ratio is 17.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : ALU.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 11316
#      GND                         : 1
#      INV                         : 136
#      LUT1                        : 127
#      LUT2                        : 322
#      LUT3                        : 819
#      LUT4                        : 2337
#      LUT5                        : 1423
#      LUT6                        : 1200
#      MUXCY                       : 3070
#      VCC                         : 1
#      XORCY                       : 1880
# FlipFlops/Latches                : 139
#      LD                          : 139
# Clock Buffers                    : 4
#      BUFG                        : 4
# IO Buffers                       : 283
#      IBUF                        : 137
#      OBUF                        : 146
# DSPs                             : 6
#      DSP48A1                     : 6

Device utilization summary:
---------------------------

Selected Device : 6slx75csg484-3 


Slice Logic Utilization: 
 Number of Slice LUTs:                 6364  out of  46648    13%  
    Number used as Logic:              6364  out of  46648    13%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   6364
   Number with an unused Flip Flop:    6364  out of   6364   100%  
   Number with an unused LUT:             0  out of   6364     0%  
   Number of fully used LUT-FF pairs:     0  out of   6364     0%  
   Number of unique control sets:        12

IO Utilization: 
 Number of IOs:                         284
 Number of bonded IOBs:                 283  out of    328    86%  
    IOB Flip Flops/Latches:             139

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                4  out of     16    25%  
 Number of DSP48A1s:                      6  out of    132     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------------+------------------------+-------+
Clock Signal                                                     | Clock buffer(FF name)  | Load  |
-----------------------------------------------------------------+------------------------+-------+
clk_ALUSelect[7]_MUX_7100_o(Mmux_clk_ALUSelect[7]_MUX_7100_o1:O) | BUFG(*)(PCSet_22)      | 25    |
clk_ALUSelect[7]_MUX_7029_o(Mmux_clk_ALUSelect[7]_MUX_7029_o11:O)| BUFG(*)(SetSP_29)      | 32    |
clk_ALUSelect[7]_MUX_7061_o(Mmux_clk_ALUSelect[7]_MUX_7061_o11:O)| NONE(*)(InDecSP_0)     | 2     |
clk_ALUSelect[7]_MUX_7065_o(Mmux_clk_ALUSelect[7]_MUX_7065_o11:O)| BUFG(*)(ALUAddr_31)    | 32    |
clk_ALUSelect[7]_MUX_7063_o(Mmux_clk_ALUSelect[7]_MUX_7063_o1:O) | NONE(*)(MemIO_1)       | 2     |
clk_ALUSelect[7]_MUX_7097_o(Mmux_clk_ALUSelect[7]_MUX_7097_o1:O) | NONE(*)(MenagePC_2)    | 3     |
clk_ALUSelect[7]_MUX_7133_o(Mmux_clk_ALUSelect[7]_MUX_7133_o13:O)| NONE(*)(SetSR_6)       | 1     |
clk_ALUSelect[7]_MUX_7132_o(Mmux_clk_ALUSelect[7]_MUX_7132_o14:O)| NONE(*)(SetSR_7)       | 1     |
clk_ALUSelect[7]_MUX_7134_o(Mmux_clk_ALUSelect[7]_MUX_7134_o11:O)| NONE(*)(SetSR_3)       | 4     |
clk_ALUSelect[7]_MUX_7138_o(Mmux_clk_ALUSelect[7]_MUX_7138_o1:O) | NONE(*)(SetSR_0)       | 2     |
clk_ALUSelect[7]_MUX_7140_o(Mmux_clk_ALUSelect[7]_MUX_7140_o11:O)| NONE(*)(SetAP_2)       | 3     |
clk_ALUSelect[7]_MUX_7143_o(Mmux_clk_ALUSelect[7]_MUX_7143_o1:O) | BUFG(*)(DataBus_30)    | 32    |
-----------------------------------------------------------------+------------------------+-------+
(*) These 12 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: No path found
   Minimum input arrival time before clock: 121.694ns
   Maximum output required time after clock: 3.648ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_ALUSelect[7]_MUX_7100_o'
  Total number of paths / destination ports: 981 / 25
-------------------------------------------------------------------------
Offset:              6.595ns (Levels of Logic = 5)
  Source:            ALU_Sel<5> (PAD)
  Destination:       PCSet_22 (LATCH)
  Destination Clock: clk_ALUSelect[7]_MUX_7100_o falling

  Data Path: ALU_Sel<5> to PCSet_22
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            14   1.222   1.186  ALU_Sel_5_IBUF (ALU_Sel_5_IBUF)
     LUT3:I0->O           20   0.205   1.457  _n082221 (_n08222)
     LUT6:I0->O            1   0.203   0.580  ALUSelect[7]_MenagePC[2]_select_160_OUT<2>1 (ALUSelect[7]_MenagePC[2]_select_160_OUT<2>)
     LUT6:I5->O           25   0.205   1.297  ALUSelect[7]_MenagePC[2]_select_160_OUT<2>2 (ALUSelect[7]_MenagePC[2]_select_160_OUT<1>)
     LUT5:I3->O            1   0.203   0.000  Mmux_PCSet[31]_ALUSelect[7]_mux_173_OUT<23>11 (PCSet[31]_ALUSelect[7]_mux_173_OUT<23>)
     LD:D                      0.037          PCSet_23
    ----------------------------------------
    Total                      6.595ns (2.075ns logic, 4.520ns route)
                                       (31.5% logic, 68.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_ALUSelect[7]_MUX_7029_o'
  Total number of paths / destination ports: 320 / 32
-------------------------------------------------------------------------
Offset:              5.145ns (Levels of Logic = 3)
  Source:            ALU_Sel<0> (PAD)
  Destination:       SetSP_29 (LATCH)
  Destination Clock: clk_ALUSelect[7]_MUX_7029_o falling

  Data Path: ALU_Sel<0> to SetSP_29
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            45   1.222   1.821  ALU_Sel_0_IBUF (ALU_Sel_0_IBUF)
     LUT6:I1->O           51   0.203   1.659  ALUSelect[7]_GND_1_o_equal_143_o<7>21 (ALUSelect[7]_GND_1_o_equal_143_o<7>2)
     LUT5:I3->O            1   0.203   0.000  Mmux_SetSP[31]_ALUSelect[7]_mux_177_OUT<0>1311 (SetSP[31]_ALUSelect[7]_mux_177_OUT<9>)
     LD:D                      0.037          SetSP_9
    ----------------------------------------
    Total                      5.145ns (1.665ns logic, 3.480ns route)
                                       (32.4% logic, 67.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_ALUSelect[7]_MUX_7061_o'
  Total number of paths / destination ports: 25 / 2
-------------------------------------------------------------------------
Offset:              5.203ns (Levels of Logic = 4)
  Source:            ALU_Sel<4> (PAD)
  Destination:       InDecSP_1 (LATCH)
  Destination Clock: clk_ALUSelect[7]_MUX_7061_o falling

  Data Path: ALU_Sel<4> to InDecSP_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            46   1.222   1.738  ALU_Sel_4_IBUF (ALU_Sel_4_IBUF)
     LUT4:I0->O           12   0.203   0.909  ALUSelect[7]_GND_1_o_equal_143_o<7>11 (ALUSelect[7]_GND_1_o_equal_143_o<7>1)
     LUT5:I4->O            4   0.205   0.684  ALUSelect[7]_GND_1_o_equal_146_o<7>1 (ALUSelect[7]_GND_1_o_equal_146_o)
     LUT5:I4->O            1   0.205   0.000  Mmux_InDecSP[1]_ALUSelect[7]_mux_175_OUT<1>11 (InDecSP[1]_ALUSelect[7]_mux_175_OUT<1>)
     LD:D                      0.037          InDecSP_1
    ----------------------------------------
    Total                      5.203ns (1.872ns logic, 3.331ns route)
                                       (36.0% logic, 64.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_ALUSelect[7]_MUX_7065_o'
  Total number of paths / destination ports: 992 / 32
-------------------------------------------------------------------------
Offset:              7.030ns (Levels of Logic = 4)
  Source:            ALU_Sel<0> (PAD)
  Destination:       ALUAddr_31 (LATCH)
  Destination Clock: clk_ALUSelect[7]_MUX_7065_o falling

  Data Path: ALU_Sel<0> to ALUAddr_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            45   1.222   1.821  ALU_Sel_0_IBUF (ALU_Sel_0_IBUF)
     LUT6:I1->O           51   0.203   1.802  ALUSelect[7]_GND_1_o_equal_143_o<7>21 (ALUSelect[7]_GND_1_o_equal_143_o<7>2)
     LUT6:I2->O           32   0.203   1.539  _n08441 (_n0844)
     LUT5:I1->O            1   0.203   0.000  Mmux_ALUAddr[31]_ALUSelect[7]_mux_174_OUT<31>11 (ALUAddr[31]_ALUSelect[7]_mux_174_OUT<31>)
     LD:D                      0.037          ALUAddr_31
    ----------------------------------------
    Total                      7.030ns (1.868ns logic, 5.162ns route)
                                       (26.6% logic, 73.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_ALUSelect[7]_MUX_7063_o'
  Total number of paths / destination ports: 56 / 2
-------------------------------------------------------------------------
Offset:              5.653ns (Levels of Logic = 4)
  Source:            ALU_Sel<3> (PAD)
  Destination:       MemIO_1 (LATCH)
  Destination Clock: clk_ALUSelect[7]_MUX_7063_o falling

  Data Path: ALU_Sel<3> to MemIO_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           100   1.222   2.222  ALU_Sel_3_IBUF (ALU_Sel_3_IBUF)
     LUT5:I0->O            2   0.203   0.981  _n08222 (_n08223)
     LUT6:I0->O            1   0.203   0.580  _n08223 (_n0822)
     LUT6:I5->O            1   0.205   0.000  Mmux_MemIO[1]_ALUSelect[7]_mux_172_OUT<1>11 (MemIO[1]_ALUSelect[7]_mux_172_OUT<1>)
     LD:D                      0.037          MemIO_1
    ----------------------------------------
    Total                      5.653ns (1.870ns logic, 3.783ns route)
                                       (33.1% logic, 66.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_ALUSelect[7]_MUX_7097_o'
  Total number of paths / destination ports: 40 / 3
-------------------------------------------------------------------------
Offset:              6.493ns (Levels of Logic = 5)
  Source:            ALU_Sel<5> (PAD)
  Destination:       MenagePC_1 (LATCH)
  Destination Clock: clk_ALUSelect[7]_MUX_7097_o falling

  Data Path: ALU_Sel<5> to MenagePC_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            14   1.222   1.186  ALU_Sel_5_IBUF (ALU_Sel_5_IBUF)
     LUT3:I0->O           20   0.205   1.457  _n082221 (_n08222)
     LUT6:I0->O            1   0.203   0.580  ALUSelect[7]_MenagePC[2]_select_160_OUT<2>1 (ALUSelect[7]_MenagePC[2]_select_160_OUT<2>)
     LUT6:I5->O           25   0.205   1.193  ALUSelect[7]_MenagePC[2]_select_160_OUT<2>2 (ALUSelect[7]_MenagePC[2]_select_160_OUT<1>)
     LUT2:I1->O            1   0.205   0.000  Mmux_MenagePC[2]_ALUSelect[7]_mux_169_OUT<1>11 (MenagePC[2]_ALUSelect[7]_mux_169_OUT<1>)
     LD:D                      0.037          MenagePC_1
    ----------------------------------------
    Total                      6.493ns (2.077ns logic, 4.416ns route)
                                       (32.0% logic, 68.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_ALUSelect[7]_MUX_7133_o'
  Total number of paths / destination ports: 86197 / 1
-------------------------------------------------------------------------
Offset:              15.796ns (Levels of Logic = 6)
  Source:            B<0> (PAD)
  Destination:       SetSR_6 (LATCH)
  Destination Clock: clk_ALUSelect[7]_MUX_7133_o falling

  Data Path: B<0> to SetSR_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           231   1.222   2.061  B_0_IBUF (B_0_IBUF)
     DSP48A1:B0->P47      18   4.394   1.049  Mmult_n0370 (Mmult_n0370_P47_to_Mmult_n03701)
     DSP48A1:C30->PCOUT47    1   2.689   0.000  Mmult_n03701 (Mmult_n03701_PCOUT_to_Mmult_n03702_PCIN_47)
     DSP48A1:PCIN47->P14    1   2.264   0.808  Mmult_n03702 (n0370<31>)
     LUT6:I3->O            2   0.205   0.864  Mmux_DataBus[31]_ALUSelect[7]_mux_170_OUT<31>1131 (Mmux_DataBus[31]_ALUSelect[7]_mux_170_OUT<31>113)
     LUT6:I2->O            1   0.203   0.000  Mmux_SetSR[7]_ALUSelect[7]_mux_171_OUT<6>17 (SetSR[7]_ALUSelect[7]_mux_171_OUT<6>)
     LD:D                      0.037          SetSR_6
    ----------------------------------------
    Total                     15.796ns (11.014ns logic, 4.782ns route)
                                       (69.7% logic, 30.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_ALUSelect[7]_MUX_7132_o'
  Total number of paths / destination ports: 163269 / 1
-------------------------------------------------------------------------
Offset:              14.728ns (Levels of Logic = 5)
  Source:            B<0> (PAD)
  Destination:       SetSR_7 (LATCH)
  Destination Clock: clk_ALUSelect[7]_MUX_7132_o falling

  Data Path: B<0> to SetSR_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           231   1.222   2.061  B_0_IBUF (B_0_IBUF)
     DSP48A1:B0->P47      18   4.394   1.049  Mmult_n0370 (Mmult_n0370_P47_to_Mmult_n03701)
     DSP48A1:C30->PCOUT47    1   2.689   0.000  Mmult_n03701 (Mmult_n03701_PCOUT_to_Mmult_n03702_PCIN_47)
     DSP48A1:PCIN47->P15    1   2.264   0.808  Mmult_n03702 (n0370<32>)
     LUT6:I3->O            1   0.205   0.000  Mmux_SetSR[7]_ALUSelect[7]_mux_171_OUT<7>19 (SetSR[7]_ALUSelect[7]_mux_171_OUT<7>)
     LD:D                      0.037          SetSR_7
    ----------------------------------------
    Total                     14.728ns (10.811ns logic, 3.917ns route)
                                       (73.4% logic, 26.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_ALUSelect[7]_MUX_7134_o'
  Total number of paths / destination ports: 44 / 4
-------------------------------------------------------------------------
Offset:              5.647ns (Levels of Logic = 4)
  Source:            ALU_Sel<4> (PAD)
  Destination:       SetSR_3 (LATCH)
  Destination Clock: clk_ALUSelect[7]_MUX_7134_o falling

  Data Path: ALU_Sel<4> to SetSR_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            46   1.222   1.738  ALU_Sel_4_IBUF (ALU_Sel_4_IBUF)
     LUT4:I0->O           12   0.203   0.909  ALUSelect[7]_GND_1_o_equal_143_o<7>11 (ALUSelect[7]_GND_1_o_equal_143_o<7>1)
     LUT4:I3->O           11   0.205   1.130  Mmux_clk_ALUSelect[7]_MUX_7138_o111 (Mmux_clk_ALUSelect[7]_MUX_7138_o11)
     LUT5:I1->O            1   0.203   0.000  Mmux_SetSR[7]_ALUSelect[7]_mux_171_OUT<5>11 (SetSR[7]_ALUSelect[7]_mux_171_OUT<5>)
     LD:D                      0.037          SetSR_5
    ----------------------------------------
    Total                      5.647ns (1.870ns logic, 3.777ns route)
                                       (33.1% logic, 66.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_ALUSelect[7]_MUX_7138_o'
  Total number of paths / destination ports: 1148 / 2
-------------------------------------------------------------------------
Offset:              6.995ns (Levels of Logic = 20)
  Source:            B<1> (PAD)
  Destination:       SetSR_1 (LATCH)
  Destination Clock: clk_ALUSelect[7]_MUX_7138_o falling

  Data Path: B<1> to SetSR_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           215   1.222   2.305  B_1_IBUF (B_1_IBUF)
     LUT5:I1->O            1   0.203   0.000  Mcompar_ArgB[31]_ArgA[31]_LessThan_102_o_lut<0> (Mcompar_ArgB[31]_ArgA[31]_LessThan_102_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Mcompar_ArgB[31]_ArgA[31]_LessThan_102_o_cy<0> (Mcompar_ArgB[31]_ArgA[31]_LessThan_102_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_ArgB[31]_ArgA[31]_LessThan_102_o_cy<1> (Mcompar_ArgB[31]_ArgA[31]_LessThan_102_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_ArgB[31]_ArgA[31]_LessThan_102_o_cy<2> (Mcompar_ArgB[31]_ArgA[31]_LessThan_102_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_ArgB[31]_ArgA[31]_LessThan_102_o_cy<3> (Mcompar_ArgB[31]_ArgA[31]_LessThan_102_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_ArgB[31]_ArgA[31]_LessThan_102_o_cy<4> (Mcompar_ArgB[31]_ArgA[31]_LessThan_102_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_ArgB[31]_ArgA[31]_LessThan_102_o_cy<5> (Mcompar_ArgB[31]_ArgA[31]_LessThan_102_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_ArgB[31]_ArgA[31]_LessThan_102_o_cy<6> (Mcompar_ArgB[31]_ArgA[31]_LessThan_102_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_ArgB[31]_ArgA[31]_LessThan_102_o_cy<7> (Mcompar_ArgB[31]_ArgA[31]_LessThan_102_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_ArgB[31]_ArgA[31]_LessThan_102_o_cy<8> (Mcompar_ArgB[31]_ArgA[31]_LessThan_102_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_ArgB[31]_ArgA[31]_LessThan_102_o_cy<9> (Mcompar_ArgB[31]_ArgA[31]_LessThan_102_o_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_ArgB[31]_ArgA[31]_LessThan_102_o_cy<10> (Mcompar_ArgB[31]_ArgA[31]_LessThan_102_o_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_ArgB[31]_ArgA[31]_LessThan_102_o_cy<11> (Mcompar_ArgB[31]_ArgA[31]_LessThan_102_o_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_ArgB[31]_ArgA[31]_LessThan_102_o_cy<12> (Mcompar_ArgB[31]_ArgA[31]_LessThan_102_o_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_ArgB[31]_ArgA[31]_LessThan_102_o_cy<13> (Mcompar_ArgB[31]_ArgA[31]_LessThan_102_o_cy<13>)
     MUXCY:CI->O           1   0.213   0.580  Mcompar_ArgB[31]_ArgA[31]_LessThan_102_o_cy<14> (Mcompar_ArgB[31]_ArgA[31]_LessThan_102_o_cy<14>)
     LUT5:I4->O            2   0.205   0.721  Mcompar_ArgB[31]_ArgA[31]_LessThan_102_o_cy<15> (Mcompar_ArgB[31]_ArgA[31]_LessThan_102_o_cy<15>)
     LUT5:I3->O            1   0.203   0.684  Mmux_SetSR[7]_ALUSelect[7]_mux_171_OUT<1>14 (Mmux_SetSR[7]_ALUSelect[7]_mux_171_OUT<1>13)
     LUT4:I2->O            1   0.203   0.000  Mmux_SetSR[7]_ALUSelect[7]_mux_171_OUT<1>15 (SetSR[7]_ALUSelect[7]_mux_171_OUT<1>)
     LD:D                      0.037          SetSR_1
    ----------------------------------------
    Total                      6.995ns (2.705ns logic, 4.290ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_ALUSelect[7]_MUX_7140_o'
  Total number of paths / destination ports: 30 / 3
-------------------------------------------------------------------------
Offset:              5.517ns (Levels of Logic = 4)
  Source:            ALU_Sel<4> (PAD)
  Destination:       SetAP_2 (LATCH)
  Destination Clock: clk_ALUSelect[7]_MUX_7140_o falling

  Data Path: ALU_Sel<4> to SetAP_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            46   1.222   1.738  ALU_Sel_4_IBUF (ALU_Sel_4_IBUF)
     LUT4:I0->O           12   0.203   1.156  ALUSelect[7]_GND_1_o_equal_143_o<7>11 (ALUSelect[7]_GND_1_o_equal_143_o<7>1)
     LUT5:I1->O            3   0.203   0.755  ALUSelect[7]_GND_1_o_equal_152_o<7>1 (ALUSelect[7]_GND_1_o_equal_152_o)
     LUT3:I1->O            1   0.203   0.000  Mmux_SetAP[2]_ALUSelect[7]_mux_176_OUT<0>121 (SetAP[2]_ALUSelect[7]_mux_176_OUT<2>)
     LD:D                      0.037          SetAP_2
    ----------------------------------------
    Total                      5.517ns (1.868ns logic, 3.649ns route)
                                       (33.9% logic, 66.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_ALUSelect[7]_MUX_7143_o'
  Total number of paths / destination ports: 1577832133586058800000000000000000000000000000000000 / 32
-------------------------------------------------------------------------
Offset:              121.694ns (Levels of Logic = 354)
  Source:            DecoderData<1> (PAD)
  Destination:       DataBus_0 (LATCH)
  Destination Clock: clk_ALUSelect[7]_MUX_7143_o falling

  Data Path: DecoderData<1> to DataBus_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           199   1.222   2.397  DecoderData_1_IBUF (DecoderData<1>1)
     LUT5:I0->O            1   0.203   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<31>_lut<0> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<31>_lut<0>)
     MUXCY:S->O            1   0.172   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<31>_cy<0> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<31>_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<31>_cy<1> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<31>_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<31>_cy<2> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<31>_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<31>_cy<3> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<31>_cy<3>)
     MUXCY:CI->O           3   0.213   0.879  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<31>_cy<4> (ArgA[31]_DataFromDecoder[23]_div_56_OUT<31>)
     LUT3:I0->O            2   0.205   0.864  ArgA[31]_DataFromDecoder[23]_div_56/Mmux_a[0]_GND_4_o_MUX_307_o1241 (ArgA[31]_DataFromDecoder[23]_div_56/a[31]_GND_4_o_MUX_276_o)
     LUT5:I1->O            0   0.203   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<30>_lutdi (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<30>_lutdi)
     MUXCY:DI->O           1   0.145   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<30>_cy<0> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<30>_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<30>_cy<1> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<30>_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<30>_cy<2> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<30>_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<30>_cy<3> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<30>_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<30>_cy<4> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<30>_cy<4>)
     MUXCY:CI->O           4   0.213   0.912  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<30>_cy<5> (ArgA[31]_DataFromDecoder[23]_div_56_OUT<30>)
     LUT3:I0->O            3   0.205   0.898  ArgA[31]_DataFromDecoder[23]_div_56/Mmux_a[0]_GND_4_o_MUX_415_o1231 (ArgA[31]_DataFromDecoder[23]_div_56/a[30]_GND_4_o_MUX_385_o)
     LUT4:I0->O            0   0.203   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<29>_lutdi (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<29>_lutdi)
     MUXCY:DI->O           1   0.145   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<29>_cy<0> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<29>_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<29>_cy<1> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<29>_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<29>_cy<2> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<29>_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<29>_cy<3> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<29>_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<29>_cy<4> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<29>_cy<4>)
     MUXCY:CI->O           5   0.213   1.079  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<29>_cy<5> (ArgA[31]_DataFromDecoder[23]_div_56_OUT<29>)
     LUT6:I0->O            4   0.203   0.931  ArgA[31]_DataFromDecoder[23]_div_56/Mmux_a[0]_GND_4_o_MUX_521_o1231 (ArgA[31]_DataFromDecoder[23]_div_56/a[30]_GND_4_o_MUX_491_o)
     LUT5:I1->O            1   0.203   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<28>_lut<1> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<28>_lut<1>)
     MUXCY:S->O            1   0.172   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<28>_cy<1> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<28>_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<28>_cy<2> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<28>_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<28>_cy<3> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<28>_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<28>_cy<4> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<28>_cy<4>)
     MUXCY:CI->O           7   0.213   1.138  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<28>_cy<5> (ArgA[31]_DataFromDecoder[23]_div_56_OUT<28>)
     LUT6:I0->O            7   0.203   1.002  ArgA[31]_DataFromDecoder[23]_div_56/Mmux_a[0]_GND_4_o_MUX_625_o1211 (ArgA[31]_DataFromDecoder[23]_div_56/a[29]_GND_4_o_MUX_596_o)
     LUT4:I1->O            1   0.205   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<27>_lut<1> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<27>_lut<1>)
     MUXCY:S->O            1   0.172   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<27>_cy<1> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<27>_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<27>_cy<2> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<27>_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<27>_cy<3> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<27>_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<27>_cy<4> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<27>_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<27>_cy<5> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<27>_cy<5>)
     MUXCY:CI->O          15   0.213   1.346  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<27>_cy<6> (ArgA[31]_DataFromDecoder[23]_div_56_OUT<27>)
     LUT6:I0->O            7   0.203   1.021  ArgA[31]_DataFromDecoder[23]_div_56/Mmux_a[0]_GND_4_o_MUX_727_o1231 (ArgA[31]_DataFromDecoder[23]_div_56/a[30]_GND_4_o_MUX_697_o)
     LUT5:I1->O            1   0.203   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<26>_lut<2> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<26>_lut<2>)
     MUXCY:S->O            1   0.172   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<26>_cy<2> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<26>_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<26>_cy<3> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<26>_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<26>_cy<4> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<26>_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<26>_cy<5> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<26>_cy<5>)
     MUXCY:CI->O          17   0.213   1.392  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<26>_cy<6> (ArgA[31]_DataFromDecoder[23]_div_56_OUT<26>)
     LUT6:I0->O            6   0.203   0.992  ArgA[31]_DataFromDecoder[23]_div_56/Mmux_a[0]_GND_4_o_MUX_827_o1201 (ArgA[31]_DataFromDecoder[23]_div_56/a[28]_GND_4_o_MUX_799_o)
     LUT4:I0->O            0   0.203   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<25>_lutdi1 (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<25>_lutdi1)
     MUXCY:DI->O           1   0.145   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<25>_cy<1> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<25>_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<25>_cy<2> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<25>_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<25>_cy<3> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<25>_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<25>_cy<4> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<25>_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<25>_cy<5> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<25>_cy<5>)
     MUXCY:CI->O          25   0.213   1.537  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<25>_cy<6> (ArgA[31]_DataFromDecoder[23]_div_56_OUT<25>)
     LUT5:I0->O            6   0.203   0.973  ArgA[31]_DataFromDecoder[23]_div_56/Mmux_a[0]_GND_4_o_MUX_925_o1181 (ArgA[31]_DataFromDecoder[23]_div_56/a[26]_GND_4_o_MUX_899_o)
     LUT4:I1->O            1   0.205   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<24>_lut<1> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<24>_lut<1>)
     MUXCY:S->O            1   0.172   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<24>_cy<1> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<24>_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<24>_cy<2> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<24>_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<24>_cy<3> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<24>_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<24>_cy<4> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<24>_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<24>_cy<5> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<24>_cy<5>)
     MUXCY:CI->O          33   0.213   1.650  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<24>_cy<6> (ArgA[31]_DataFromDecoder[23]_div_56_OUT<24>)
     LUT5:I0->O            2   0.203   0.845  ArgA[31]_DataFromDecoder[23]_div_56/Mmux_a[0]_GND_4_o_MUX_1021_o1171 (ArgA[31]_DataFromDecoder[23]_div_56/a[25]_GND_4_o_MUX_996_o)
     LUT4:I1->O            1   0.205   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<23>_lut<1> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<23>_lut<1>)
     MUXCY:S->O            1   0.172   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<23>_cy<1> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<23>_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<23>_cy<2> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<23>_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<23>_cy<3> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<23>_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<23>_cy<4> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<23>_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<23>_cy<5> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<23>_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<23>_cy<6> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<23>_cy<6>)
     MUXCY:CI->O          21   0.213   1.458  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<23>_cy<7> (ArgA[31]_DataFromDecoder[23]_div_56_OUT<23>)
     LUT5:I0->O            6   0.203   0.973  ArgA[31]_DataFromDecoder[23]_div_56/Mmux_a[0]_GND_4_o_MUX_1115_o1161 (ArgA[31]_DataFromDecoder[23]_div_56/a[24]_GND_4_o_MUX_1091_o)
     LUT4:I1->O            1   0.205   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<22>_lut<1> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<22>_lut<1>)
     MUXCY:S->O            1   0.172   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<22>_cy<1> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<22>_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<22>_cy<2> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<22>_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<22>_cy<3> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<22>_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<22>_cy<4> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<22>_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<22>_cy<5> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<22>_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<22>_cy<6> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<22>_cy<6>)
     MUXCY:CI->O          39   0.213   1.736  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<22>_cy<7> (ArgA[31]_DataFromDecoder[23]_div_56_OUT<22>)
     LUT5:I0->O            6   0.203   0.973  ArgA[31]_DataFromDecoder[23]_div_56/Mmux_a[0]_GND_4_o_MUX_1207_o1151 (ArgA[31]_DataFromDecoder[23]_div_56/a[23]_GND_4_o_MUX_1184_o)
     LUT4:I1->O            1   0.205   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<21>_lut<1> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<21>_lut<1>)
     MUXCY:S->O            1   0.172   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<21>_cy<1> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<21>_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<21>_cy<2> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<21>_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<21>_cy<3> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<21>_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<21>_cy<4> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<21>_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<21>_cy<5> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<21>_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<21>_cy<6> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<21>_cy<6>)
     MUXCY:CI->O          27   0.213   1.565  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<21>_cy<7> (ArgA[31]_DataFromDecoder[23]_div_56_OUT<21>)
     LUT5:I0->O            6   0.203   0.973  ArgA[31]_DataFromDecoder[23]_div_56/Mmux_a[0]_GND_4_o_MUX_1297_o1141 (ArgA[31]_DataFromDecoder[23]_div_56/a[22]_GND_4_o_MUX_1275_o)
     LUT4:I1->O            1   0.205   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<20>_lut<1> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<20>_lut<1>)
     MUXCY:S->O            1   0.172   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<20>_cy<1> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<20>_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<20>_cy<2> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<20>_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<20>_cy<3> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<20>_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<20>_cy<4> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<20>_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<20>_cy<5> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<20>_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<20>_cy<6> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<20>_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<20>_cy<7> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<20>_cy<7>)
     MUXCY:CI->O          45   0.213   1.821  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<20>_cy<8> (ArgA[31]_DataFromDecoder[23]_div_56_OUT<20>)
     LUT5:I0->O            6   0.203   0.973  ArgA[31]_DataFromDecoder[23]_div_56/Mmux_a[0]_GND_4_o_MUX_1385_o1131 (ArgA[31]_DataFromDecoder[23]_div_56/a[21]_GND_4_o_MUX_1364_o)
     LUT4:I1->O            1   0.205   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<19>_lut<1> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<19>_lut<1>)
     MUXCY:S->O            1   0.172   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<19>_cy<1> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<19>_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<19>_cy<2> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<19>_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<19>_cy<3> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<19>_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<19>_cy<4> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<19>_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<19>_cy<5> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<19>_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<19>_cy<6> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<19>_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<19>_cy<7> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<19>_cy<7>)
     MUXCY:CI->O          33   0.213   1.650  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<19>_cy<8> (ArgA[31]_DataFromDecoder[23]_div_56_OUT<19>)
     LUT5:I0->O            6   0.203   0.973  ArgA[31]_DataFromDecoder[23]_div_56/Mmux_a[0]_GND_4_o_MUX_1471_o1121 (ArgA[31]_DataFromDecoder[23]_div_56/a[20]_GND_4_o_MUX_1451_o)
     LUT4:I1->O            1   0.205   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<18>_lut<1> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<18>_lut<1>)
     MUXCY:S->O            1   0.172   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<18>_cy<1> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<18>_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<18>_cy<2> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<18>_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<18>_cy<3> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<18>_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<18>_cy<4> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<18>_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<18>_cy<5> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<18>_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<18>_cy<6> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<18>_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<18>_cy<7> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<18>_cy<7>)
     MUXCY:CI->O          51   0.213   1.899  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<18>_cy<8> (ArgA[31]_DataFromDecoder[23]_div_56_OUT<18>)
     LUT5:I0->O            6   0.203   0.973  ArgA[31]_DataFromDecoder[23]_div_56/Mmux_a[0]_GND_4_o_MUX_1555_o1101 (ArgA[31]_DataFromDecoder[23]_div_56/a[19]_GND_4_o_MUX_1536_o)
     LUT4:I1->O            1   0.205   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<17>_lut<1> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<17>_lut<1>)
     MUXCY:S->O            1   0.172   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<17>_cy<1> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<17>_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<17>_cy<2> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<17>_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<17>_cy<3> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<17>_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<17>_cy<4> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<17>_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<17>_cy<5> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<17>_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<17>_cy<6> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<17>_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<17>_cy<7> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<17>_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<17>_cy<8> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<17>_cy<8>)
     MUXCY:CI->O          39   0.213   1.736  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<17>_cy<9> (ArgA[31]_DataFromDecoder[23]_div_56_OUT<17>)
     LUT5:I0->O            6   0.203   0.973  ArgA[31]_DataFromDecoder[23]_div_56/Mmux_a[0]_GND_4_o_MUX_1637_o191 (ArgA[31]_DataFromDecoder[23]_div_56/a[18]_GND_4_o_MUX_1619_o)
     LUT4:I1->O            1   0.205   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<16>_lut<1> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<16>_lut<1>)
     MUXCY:S->O            1   0.172   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<16>_cy<1> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<16>_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<16>_cy<2> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<16>_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<16>_cy<3> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<16>_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<16>_cy<4> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<16>_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<16>_cy<5> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<16>_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<16>_cy<6> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<16>_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<16>_cy<7> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<16>_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<16>_cy<8> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<16>_cy<8>)
     MUXCY:CI->O          57   0.213   1.938  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<16>_cy<9> (ArgA[31]_DataFromDecoder[23]_div_56_OUT<16>)
     LUT5:I0->O            6   0.203   0.973  ArgA[31]_DataFromDecoder[23]_div_56/Mmux_a[0]_GND_4_o_MUX_1717_o181 (ArgA[31]_DataFromDecoder[23]_div_56/a[17]_GND_4_o_MUX_1700_o)
     LUT4:I1->O            1   0.205   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<15>_lut<1> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<15>_lut<1>)
     MUXCY:S->O            1   0.172   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<15>_cy<1> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<15>_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<15>_cy<2> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<15>_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<15>_cy<3> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<15>_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<15>_cy<4> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<15>_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<15>_cy<5> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<15>_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<15>_cy<6> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<15>_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<15>_cy<7> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<15>_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<15>_cy<8> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<15>_cy<8>)
     MUXCY:CI->O          45   0.213   1.821  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<15>_cy<9> (ArgA[31]_DataFromDecoder[23]_div_56_OUT<15>)
     LUT5:I0->O            6   0.203   0.973  ArgA[31]_DataFromDecoder[23]_div_56/Mmux_a[0]_GND_4_o_MUX_1795_o171 (ArgA[31]_DataFromDecoder[23]_div_56/a[16]_GND_4_o_MUX_1779_o)
     LUT4:I1->O            1   0.205   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<14>_lut<1> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<14>_lut<1>)
     MUXCY:S->O            1   0.172   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<14>_cy<1> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<14>_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<14>_cy<2> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<14>_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<14>_cy<3> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<14>_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<14>_cy<4> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<14>_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<14>_cy<5> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<14>_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<14>_cy<6> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<14>_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<14>_cy<7> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<14>_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<14>_cy<8> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<14>_cy<8>)
     MUXCY:CI->O          63   0.213   1.978  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<14>_cy<9> (ArgA[31]_DataFromDecoder[23]_div_56_OUT<14>)
     LUT5:I0->O            6   0.203   0.973  ArgA[31]_DataFromDecoder[23]_div_56/Mmux_a[0]_GND_4_o_MUX_1871_o161 (ArgA[31]_DataFromDecoder[23]_div_56/a[15]_GND_4_o_MUX_1856_o)
     LUT4:I1->O            1   0.205   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<13>_lut<1> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<13>_lut<1>)
     MUXCY:S->O            1   0.172   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<13>_cy<1> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<13>_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<13>_cy<2> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<13>_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<13>_cy<3> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<13>_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<13>_cy<4> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<13>_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<13>_cy<5> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<13>_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<13>_cy<6> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<13>_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<13>_cy<7> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<13>_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<13>_cy<8> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<13>_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<13>_cy<9> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<13>_cy<9>)
     MUXCY:CI->O          51   0.213   1.899  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<13>_cy<10> (ArgA[31]_DataFromDecoder[23]_div_56_OUT<13>)
     LUT5:I0->O            6   0.203   0.973  ArgA[31]_DataFromDecoder[23]_div_56/Mmux_a[0]_GND_4_o_MUX_1945_o151 (ArgA[31]_DataFromDecoder[23]_div_56/a[14]_GND_4_o_MUX_1931_o)
     LUT4:I1->O            1   0.205   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<12>_lut<1> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<12>_lut<1>)
     MUXCY:S->O            1   0.172   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<12>_cy<1> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<12>_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<12>_cy<2> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<12>_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<12>_cy<3> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<12>_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<12>_cy<4> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<12>_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<12>_cy<5> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<12>_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<12>_cy<6> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<12>_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<12>_cy<7> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<12>_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<12>_cy<8> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<12>_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<12>_cy<9> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<12>_cy<9>)
     MUXCY:CI->O          69   0.213   2.017  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<12>_cy<10> (ArgA[31]_DataFromDecoder[23]_div_56_OUT<12>)
     LUT5:I0->O            6   0.203   0.973  ArgA[31]_DataFromDecoder[23]_div_56/Mmux_a[0]_GND_4_o_MUX_2017_o141 (ArgA[31]_DataFromDecoder[23]_div_56/a[13]_GND_4_o_MUX_2004_o)
     LUT4:I1->O            1   0.205   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<11>_lut<1> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<11>_lut<1>)
     MUXCY:S->O            1   0.172   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<11>_cy<1> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<11>_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<11>_cy<2> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<11>_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<11>_cy<3> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<11>_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<11>_cy<4> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<11>_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<11>_cy<5> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<11>_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<11>_cy<6> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<11>_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<11>_cy<7> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<11>_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<11>_cy<8> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<11>_cy<8>)
     MUXCY:CI->O           1   0.213   0.580  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<11>_cy<9> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<11>_cy<9>)
     LUT6:I5->O           57   0.205   1.938  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<11>_cy<10> (ArgA[31]_DataFromDecoder[23]_div_56_OUT<11>)
     LUT5:I0->O            5   0.203   0.943  ArgA[31]_DataFromDecoder[23]_div_56/Mmux_a[0]_GND_4_o_MUX_2087_o131 (ArgA[31]_DataFromDecoder[23]_div_56/a[12]_GND_4_o_MUX_2075_o)
     LUT4:I1->O            1   0.205   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<10>_lut<1> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<10>_lut<1>)
     MUXCY:S->O            1   0.172   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<10>_cy<1> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<10>_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<10>_cy<2> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<10>_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<10>_cy<3> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<10>_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<10>_cy<4> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<10>_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<10>_cy<5> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<10>_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<10>_cy<6> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<10>_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<10>_cy<7> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<10>_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<10>_cy<8> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<10>_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<10>_cy<9> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<10>_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<10>_cy<10> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<10>_cy<10>)
     MUXCY:CI->O          61   0.213   1.965  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<10>_cy<11> (ArgA[31]_DataFromDecoder[23]_div_56_OUT<10>)
     LUT5:I0->O            4   0.203   0.912  ArgA[31]_DataFromDecoder[23]_div_56/Mmux_a[0]_GND_4_o_MUX_2155_o122 (ArgA[31]_DataFromDecoder[23]_div_56/a[11]_GND_4_o_MUX_2144_o)
     LUT4:I1->O            1   0.205   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<9>_lut<1> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<9>_lut<1>)
     MUXCY:S->O            1   0.172   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<9>_cy<1> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<9>_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<9>_cy<2> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<9>_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<9>_cy<3> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<9>_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<9>_cy<4> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<9>_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<9>_cy<5> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<9>_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<9>_cy<6> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<9>_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<9>_cy<7> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<9>_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<9>_cy<8> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<9>_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<9>_cy<9> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<9>_cy<9>)
     MUXCY:CI->O          24   0.213   1.420  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<9>_cy<10> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<9>_cy<10>)
     LUT6:I2->O            6   0.203   0.992  ArgA[31]_DataFromDecoder[23]_div_56/Mmux_a[0]_GND_4_o_MUX_2221_o1311 (ArgA[31]_DataFromDecoder[23]_div_56/a[9]_GND_4_o_MUX_2212_o)
     LUT4:I0->O            0   0.203   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<8>_lutdi (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<8>_lutdi)
     MUXCY:DI->O           1   0.145   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<8>_cy<0> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<8>_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<8>_cy<1> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<8>_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<8>_cy<2> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<8>_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<8>_cy<3> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<8>_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<8>_cy<4> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<8>_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<8>_cy<5> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<8>_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<8>_cy<6> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<8>_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<8>_cy<7> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<8>_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<8>_cy<8> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<8>_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<8>_cy<9> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<8>_cy<9>)
     MUXCY:CI->O           3   0.213   0.651  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<8>_cy<10> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<8>_cy<10>)
     LUT5:I4->O           96   0.205   2.079  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<8>_cy<11> (ArgA[31]_DataFromDecoder[23]_div_56_OUT<8>)
     LUT3:I0->O            2   0.205   0.864  ArgA[31]_DataFromDecoder[23]_div_56/Mmux_a[0]_a[31]_MUX_2253_o1301 (ArgA[31]_DataFromDecoder[23]_div_56/a[8]_a[31]_MUX_2245_o)
     LUT4:I0->O            0   0.203   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<7>_lutdi (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<7>_lutdi)
     MUXCY:DI->O           1   0.145   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<7>_cy<0> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<7>_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<7>_cy<1> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<7>_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<7>_cy<2> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<7>_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<7>_cy<3> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<7>_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<7>_cy<4> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<7>_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<7>_cy<5> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<7>_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<7>_cy<6> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<7>_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<7>_cy<7> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<7>_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<7>_cy<8> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<7>_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<7>_cy<9> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<7>_cy<9>)
     MUXCY:CI->O           1   0.213   0.684  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<7>_cy<10> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<7>_cy<10>)
     LUT6:I4->O           54   0.203   1.918  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<7>_cy<11> (ArgA[31]_DataFromDecoder[23]_div_56_OUT<7>)
     LUT5:I0->O            4   0.203   0.912  ArgA[31]_DataFromDecoder[23]_div_56/Mmux_a[0]_a[31]_MUX_2285_o1301 (ArgA[31]_DataFromDecoder[23]_div_56/a[8]_a[31]_MUX_2277_o)
     LUT4:I1->O            1   0.205   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<6>_lut<1> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<6>_lut<1>)
     MUXCY:S->O            1   0.172   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<6>_cy<1> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<6>_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<6>_cy<2> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<6>_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<6>_cy<3> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<6>_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<6>_cy<4> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<6>_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<6>_cy<5> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<6>_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<6>_cy<6> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<6>_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<6>_cy<7> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<6>_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<6>_cy<8> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<6>_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<6>_cy<9> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<6>_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<6>_cy<10> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<6>_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<6>_cy<11> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<6>_cy<11>)
     MUXCY:CI->O          59   0.213   1.951  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<6>_cy<12> (ArgA[31]_DataFromDecoder[23]_div_56_OUT<6>)
     LUT5:I0->O            4   0.203   0.912  ArgA[31]_DataFromDecoder[23]_div_56/Mmux_a[0]_a[31]_MUX_2317_o1291 (ArgA[31]_DataFromDecoder[23]_div_56/a[7]_a[31]_MUX_2310_o)
     LUT4:I1->O            1   0.205   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<5>_lut<1> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<5>_lut<1>)
     MUXCY:S->O            1   0.172   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<5>_cy<1> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<5>_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<5>_cy<2> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<5>_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<5>_cy<3> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<5>_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<5>_cy<4> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<5>_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<5>_cy<5> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<5>_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<5>_cy<6> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<5>_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<5>_cy<7> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<5>_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<5>_cy<8> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<5>_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<5>_cy<9> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<5>_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<5>_cy<10> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<5>_cy<10>)
     MUXCY:CI->O          53   0.213   1.672  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<5>_cy<11> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<5>_cy<11>)
     LUT5:I3->O            4   0.203   0.931  ArgA[31]_DataFromDecoder[23]_div_56/Mmux_a[0]_a[31]_MUX_2349_o1271 (ArgA[31]_DataFromDecoder[23]_div_56/a[5]_a[31]_MUX_2344_o)
     LUT4:I0->O            0   0.203   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<4>_lutdi (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<4>_lutdi)
     MUXCY:DI->O           1   0.145   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<4>_cy<0> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<4>_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<4>_cy<1> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<4>_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<4>_cy<2> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<4>_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<4>_cy<3> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<4>_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<4>_cy<4> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<4>_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<4>_cy<5> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<4>_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<4>_cy<6> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<4>_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<4>_cy<7> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<4>_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<4>_cy<8> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<4>_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<4>_cy<9> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<4>_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<4>_cy<10> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<4>_cy<10>)
     MUXCY:CI->O          34   0.213   1.425  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<4>_cy<11> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<4>_cy<11>)
     LUT6:I4->O            6   0.203   0.992  ArgA[31]_DataFromDecoder[23]_div_56/Mmux_a[0]_a[31]_MUX_2381_o1261 (ArgA[31]_DataFromDecoder[23]_div_56/a[4]_a[31]_MUX_2377_o)
     LUT4:I0->O            0   0.203   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<3>_lutdi (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<3>_lutdi)
     MUXCY:DI->O           1   0.145   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<3>_cy<0> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<3>_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<3>_cy<1> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<3>_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<3>_cy<2> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<3>_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<3>_cy<3> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<3>_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<3>_cy<4> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<3>_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<3>_cy<5> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<3>_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<3>_cy<6> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<3>_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<3>_cy<7> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<3>_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<3>_cy<8> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<3>_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<3>_cy<9> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<3>_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<3>_cy<10> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<3>_cy<10>)
     MUXCY:CI->O           5   0.213   0.715  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<3>_cy<11> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<3>_cy<11>)
     LUT5:I4->O          113   0.205   2.140  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<3>_cy<12> (ArgA[31]_DataFromDecoder[23]_div_56_OUT<3>)
     LUT3:I0->O            3   0.205   0.898  ArgA[31]_DataFromDecoder[23]_div_56/Mmux_n3099261 (ArgA[31]_DataFromDecoder[23]_div_56/n3099<3>)
     LUT4:I0->O            0   0.203   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<2>_lutdi (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<2>_lutdi)
     MUXCY:DI->O           1   0.145   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<2>_cy<0> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<2>_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<2>_cy<1> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<2>_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<2>_cy<2> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<2>_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<2>_cy<3> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<2>_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<2>_cy<4> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<2>_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<2>_cy<5> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<2>_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<2>_cy<6> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<2>_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<2>_cy<7> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<2>_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<2>_cy<8> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<2>_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<2>_cy<9> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<2>_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<2>_cy<10> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<2>_cy<10>)
     MUXCY:CI->O           1   0.213   0.580  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<2>_cy<11> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<2>_cy<11>)
     LUT6:I5->O           91   0.205   2.162  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<2>_cy<12> (ArgA[31]_DataFromDecoder[23]_div_56_OUT<2>)
     LUT5:I0->O            2   0.203   0.845  ArgA[31]_DataFromDecoder[23]_div_56/Mmux_n3103261 (ArgA[31]_DataFromDecoder[23]_div_56/n3103<3>)
     LUT4:I1->O            1   0.205   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<1>_lut<1> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<1>_lut<1>)
     MUXCY:S->O            1   0.172   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<1>_cy<1> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<1>_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<1>_cy<2> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<1>_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<1>_cy<3> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<1>_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<1>_cy<4> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<1>_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<1>_cy<5> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<1>_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<1>_cy<6> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<1>_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<1>_cy<7> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<1>_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<1>_cy<8> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<1>_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<1>_cy<9> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<1>_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<1>_cy<10> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<1>_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<1>_cy<11> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<1>_cy<11>)
     MUXCY:CI->O           2   0.213   0.721  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<1>_cy<12> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<1>_cy<12>)
     LUT6:I4->O           30   0.203   1.608  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<1>_cy<13> (ArgA[31]_DataFromDecoder[23]_div_56_OUT<1>)
     LUT5:I0->O            2   0.203   0.845  ArgA[31]_DataFromDecoder[23]_div_56/Mmux_n2974231 (ArgA[31]_DataFromDecoder[23]_div_56/n2974<2>)
     LUT4:I1->O            1   0.205   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<0>_lut<1> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<0>_lut<1>)
     MUXCY:S->O            1   0.172   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<0>_cy<1> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<0>_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<0>_cy<2> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<0>_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<0>_cy<3> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<0>_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<0>_cy<4> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<0>_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<0>_cy<5> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<0>_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<0>_cy<6> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<0>_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<0>_cy<7> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<0>_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<0>_cy<8> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<0>_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<0>_cy<9> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<0>_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<0>_cy<10> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<0>_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<0>_cy<11> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<0>_cy<11>)
     MUXCY:CI->O           1   0.213   0.580  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<0>_cy<12> (ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<0>_cy<12>)
     LUT5:I4->O            1   0.205   0.827  ArgA[31]_DataFromDecoder[23]_div_56/Mcompar_o<0>_cy<13> (ArgA[31]_DataFromDecoder[23]_div_56_OUT<0>)
     LUT6:I2->O            1   0.203   0.827  Mmux_DataBus[31]_ALUSelect[7]_mux_170_OUT<0>118 (Mmux_DataBus[31]_ALUSelect[7]_mux_170_OUT<0>117)
     LUT5:I1->O            1   0.203   0.000  Mmux_DataBus[31]_ALUSelect[7]_mux_170_OUT<0>119 (DataBus[31]_ALUSelect[7]_mux_170_OUT<0>)
     LD:D                      0.037          DataBus_0
    ----------------------------------------
    Total                    121.694ns (32.162ns logic, 89.532ns route)
                                       (26.4% logic, 73.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_ALUSelect[7]_MUX_7143_o'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            DataBus_31 (LATCH)
  Destination:       DataIO<31> (PAD)
  Source Clock:      clk_ALUSelect[7]_MUX_7143_o falling

  Data Path: DataBus_31 to DataIO<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  DataBus_31 (DataBus_31)
     OBUF:I->O                 2.571          DataIO_31_OBUF (DataIO<31>)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_ALUSelect[7]_MUX_7029_o'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            SetSP_31 (LATCH)
  Destination:       SetSP<31> (PAD)
  Source Clock:      clk_ALUSelect[7]_MUX_7029_o falling

  Data Path: SetSP_31 to SetSP<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  SetSP_31 (SetSP_31)
     OBUF:I->O                 2.571          SetSP_31_OBUF (SetSP<31>)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_ALUSelect[7]_MUX_7061_o'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            InDecSP_1 (LATCH)
  Destination:       InDecSP<1> (PAD)
  Source Clock:      clk_ALUSelect[7]_MUX_7061_o falling

  Data Path: InDecSP_1 to InDecSP<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  InDecSP_1 (InDecSP_1)
     OBUF:I->O                 2.571          InDecSP_1_OBUF (InDecSP<1>)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_ALUSelect[7]_MUX_7063_o'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            MemIO_1 (LATCH)
  Destination:       MemIO<1> (PAD)
  Source Clock:      clk_ALUSelect[7]_MUX_7063_o falling

  Data Path: MemIO_1 to MemIO<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  MemIO_1 (MemIO_1)
     OBUF:I->O                 2.571          MemIO_1_OBUF (MemIO<1>)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_ALUSelect[7]_MUX_7065_o'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            ALUAddr_31 (LATCH)
  Destination:       ALUAddr<31> (PAD)
  Source Clock:      clk_ALUSelect[7]_MUX_7065_o falling

  Data Path: ALUAddr_31 to ALUAddr<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  ALUAddr_31 (ALUAddr_31)
     OBUF:I->O                 2.571          ALUAddr_31_OBUF (ALUAddr<31>)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_ALUSelect[7]_MUX_7097_o'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            MenagePC_2 (LATCH)
  Destination:       MenagePC<2> (PAD)
  Source Clock:      clk_ALUSelect[7]_MUX_7097_o falling

  Data Path: MenagePC_2 to MenagePC<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  MenagePC_2 (MenagePC_2)
     OBUF:I->O                 2.571          MenagePC_2_OBUF (MenagePC<2>)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_ALUSelect[7]_MUX_7100_o'
  Total number of paths / destination ports: 25 / 25
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            PCSet_24 (LATCH)
  Destination:       PCSet<24> (PAD)
  Source Clock:      clk_ALUSelect[7]_MUX_7100_o falling

  Data Path: PCSet_24 to PCSet<24>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  PCSet_24 (PCSet_24)
     OBUF:I->O                 2.571          PCSet_24_OBUF (PCSet<24>)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_ALUSelect[7]_MUX_7132_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            SetSR_7 (LATCH)
  Destination:       SetSR<7> (PAD)
  Source Clock:      clk_ALUSelect[7]_MUX_7132_o falling

  Data Path: SetSR_7 to SetSR<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  SetSR_7 (SetSR_7)
     OBUF:I->O                 2.571          SetSR_7_OBUF (SetSR<7>)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_ALUSelect[7]_MUX_7133_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            SetSR_6 (LATCH)
  Destination:       SetSR<6> (PAD)
  Source Clock:      clk_ALUSelect[7]_MUX_7133_o falling

  Data Path: SetSR_6 to SetSR<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  SetSR_6 (SetSR_6)
     OBUF:I->O                 2.571          SetSR_6_OBUF (SetSR<6>)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_ALUSelect[7]_MUX_7134_o'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            SetSR_5 (LATCH)
  Destination:       SetSR<5> (PAD)
  Source Clock:      clk_ALUSelect[7]_MUX_7134_o falling

  Data Path: SetSR_5 to SetSR<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  SetSR_5 (SetSR_5)
     OBUF:I->O                 2.571          SetSR_5_OBUF (SetSR<5>)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_ALUSelect[7]_MUX_7138_o'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            SetSR_1 (LATCH)
  Destination:       SetSR<1> (PAD)
  Source Clock:      clk_ALUSelect[7]_MUX_7138_o falling

  Data Path: SetSR_1 to SetSR<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  SetSR_1 (SetSR_1)
     OBUF:I->O                 2.571          SetSR_1_OBUF (SetSR<1>)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_ALUSelect[7]_MUX_7140_o'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            SetAP_2 (LATCH)
  Destination:       SetAP<2> (PAD)
  Source Clock:      clk_ALUSelect[7]_MUX_7140_o falling

  Data Path: SetAP_2 to SetAP<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  SetAP_2 (SetAP_2)
     OBUF:I->O                 2.571          SetAP_2_OBUF (SetAP<2>)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 34.00 secs
Total CPU time to Xst completion: 34.47 secs
 
--> 

Total memory usage is 339180 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  247 (   0 filtered)
Number of infos    :    1 (   0 filtered)

