# Reading C:/intelFPGA/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do mux16_1_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/Document/Quartus\ II\ Project\ Files/homework/ex5 {D:/Document/Quartus II Project Files/homework/ex5/mux16_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:00:41 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Document/Quartus II Project Files/homework/ex5" D:/Document/Quartus II Project Files/homework/ex5/mux16_1.v 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 18:00:41 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim -gui -l msim_transcript work.mux16_1
# vsim -gui -l msim_transcript work.mux16_1 
# Start time: 18:01:18 on Nov 21,2019
# Loading work.mux16_1
add wave -position insertpoint  \
sim:/mux16_1/sel \
sim:/mux16_1/Y \
sim:/mux16_1/D
force -freeze sim:/mux16_1/D 1101010101001110 0
run 10ns
force -freeze sim:/mux16_1/sel 0000 0
run 5ns
force -freeze sim:/mux16_1/sel 1010 0
run 5ns
force -freeze sim:/mux16_1/sel 0010 0
run 5ns
# End time: 18:06:09 on Nov 21,2019, Elapsed time: 0:04:51
# Errors: 0, Warnings: 0
