-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity SCIG_CIF_0_1_SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    in_r_TVALID : IN STD_LOGIC;
    out_r_TREADY : IN STD_LOGIC;
    mul44 : IN STD_LOGIC_VECTOR (31 downto 0);
    inElem_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    inElem_ce0 : OUT STD_LOGIC;
    inElem_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    inElem_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    inElem_ce1 : OUT STD_LOGIC;
    inElem_we1 : OUT STD_LOGIC;
    inElem_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    empty : IN STD_LOGIC_VECTOR (15 downto 0);
    in_r_TDATA : IN STD_LOGIC_VECTOR (63 downto 0);
    in_r_TREADY : OUT STD_LOGIC;
    out_r_TDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
    out_r_TVALID : OUT STD_LOGIC );
end;


architecture behav of SCIG_CIF_0_1_SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv64_2 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000010";
    constant ap_const_lv32_FFFFFFFE : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111110";
    constant ap_const_lv32_510 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000010100010000";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv27_0 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000000000";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_D8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011011000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_const_lv13_2 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000010";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (2 downto 0) := "001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal icmp_ln153_reg_846 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln156_reg_855 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln159_reg_859 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op75_read_state3 : BOOLEAN;
    signal ap_block_state3_pp0_stage2_iter0 : BOOLEAN;
    signal icmp_ln189_reg_891 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln189_reg_891_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state9_pp0_stage2_iter2 : BOOLEAN;
    signal ap_block_state9_io : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_condition_exit_pp0_iter0_stage2 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal in_r_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal icmp_ln153_fu_332_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln156_fu_343_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln159_fu_375_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal out_r_TDATA_blk_n : STD_LOGIC;
    signal inp_1_reg_232 : STD_LOGIC_VECTOR (31 downto 0);
    signal storemerge_reg_244 : STD_LOGIC_VECTOR (15 downto 0);
    signal inputBuf_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_275 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_predicate_op123_read_state4 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state7_io : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal inputBuf_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_predicate_op51_read_state2 : BOOLEAN;
    signal ap_block_state2_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state8_pp0_stage1_iter2 : BOOLEAN;
    signal ap_block_state8_io : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal inp_5_reg_839 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_6_fu_386_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln181_fu_398_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln181_reg_869 : STD_LOGIC_VECTOR (0 downto 0);
    signal inp_i_4_fu_409_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_i_4_reg_873 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal mul80_fu_472_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul80_reg_884 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln189_fu_495_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal thr_add219_fu_542_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal thr_add219_reg_895 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln202_fu_554_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln202_reg_901 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln205_fu_574_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln205_reg_905 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln208_fu_599_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln208_reg_909 : STD_LOGIC_VECTOR (0 downto 0);
    signal oy_1_fu_623_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal oy_1_reg_913 : STD_LOGIC_VECTOR (31 downto 0);
    signal thr_mul220_fu_704_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal thr_mul220_reg_919 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal inputBuf_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal inputBuf_ce0 : STD_LOGIC;
    signal inputBuf_we0 : STD_LOGIC;
    signal inputBuf_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal inputBuf_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal inputBuf_ce1 : STD_LOGIC;
    signal inputBuf_we1 : STD_LOGIC;
    signal ap_phi_reg_pp0_iter0_inp_1_reg_232 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_storemerge_phi_fu_248_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln171_2_fu_639_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_storemerge_reg_244 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_storemerge_reg_244 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_inp_4_phi_fu_259_p10 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_7_fu_653_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_inp_4_reg_256 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_inp_4_reg_256 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln177_fu_644_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln177_1_fu_684_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln177_2_fu_694_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln198_fu_709_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln198_1_fu_720_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln198_2_fu_739_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal i_fu_82 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal i_4_fu_337_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal oy_fu_86 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal oy_2_fu_662_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ox_fu_90 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ox_1_fu_593_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ky_fu_94 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ky_1_fu_568_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_i_fu_98 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal inp_i_5_fu_483_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_fu_102 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal kx_fu_106 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal kx_1_fu_548_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_j_fu_110 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal inp_j_3_fu_392_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln199_fu_729_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal zext_ln199_1_fu_748_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage1_01001 : BOOLEAN;
    signal zext_ln199_2_fu_757_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage2_01001 : BOOLEAN;
    signal trunc_ln171_fu_381_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln171_1_fu_456_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_2_fu_349_p4 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp_3_fu_359_p4 : STD_LOGIC_VECTOR (26 downto 0);
    signal or_ln159_fu_369_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal empty_22_fu_461_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_shl_cast_fu_464_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln153_fu_437_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln184_fu_478_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln153_4_fu_452_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln153_3_fu_448_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_fu_504_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal empty_23_fu_510_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln153_2_fu_444_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln153_1_fu_440_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_shl4_fu_522_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_shl3_fu_514_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp3_fu_536_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp1_fu_530_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln211_fu_648_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln177_fu_679_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln177_1_fu_689_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal empty_24_fu_699_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln198_fu_714_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln199_fu_725_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln198_1_fu_734_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln199_1_fu_744_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln199_2_fu_753_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_idle_pp0_1to2 : STD_LOGIC;
    signal ap_done_pending_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_condition_767 : BOOLEAN;
    signal ap_condition_50 : BOOLEAN;
    signal ap_condition_290 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component SCIG_CIF_0_1_SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1_inputBuf_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (12 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (12 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (15 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component SCIG_CIF_0_1_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    inputBuf_U : component SCIG_CIF_0_1_SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1_inputBuf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 5760,
        AddressWidth => 13)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inputBuf_address0,
        ce0 => inputBuf_ce0,
        we0 => inputBuf_we0,
        d0 => inputBuf_d0,
        q0 => inputBuf_q0,
        address1 => inputBuf_address1,
        ce1 => inputBuf_ce1,
        we1 => inputBuf_we1,
        d1 => inElem_q0,
        q1 => inputBuf_q1);

    flow_control_loop_pipe_sequential_init_U : component SCIG_CIF_0_1_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage2,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage2)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter0_inp_1_reg_232_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln156_fu_343_p2 = ap_const_lv1_0) and (icmp_ln153_fu_332_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter0_inp_1_reg_232 <= inp_fu_102;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln181_fu_398_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln156_fu_343_p2 = ap_const_lv1_1) and (icmp_ln153_fu_332_p2 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln181_fu_398_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln156_fu_343_p2 = ap_const_lv1_1) and (icmp_ln153_fu_332_p2 = ap_const_lv1_0)))) then 
                ap_phi_reg_pp0_iter0_inp_1_reg_232 <= inp_6_fu_386_p2;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_inp_4_reg_256_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln153_reg_846 = ap_const_lv1_0) and (icmp_ln208_fu_599_p2 = ap_const_lv1_0) and (icmp_ln205_fu_574_p2 = ap_const_lv1_1) and (icmp_ln202_fu_554_p2 = ap_const_lv1_1) and (icmp_ln189_fu_495_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln153_reg_846 = ap_const_lv1_0) and (icmp_ln205_fu_574_p2 = ap_const_lv1_0) and (icmp_ln202_fu_554_p2 = ap_const_lv1_1) and (icmp_ln189_fu_495_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln153_reg_846 = ap_const_lv1_0) and (icmp_ln202_fu_554_p2 = ap_const_lv1_0) and (icmp_ln189_fu_495_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln153_reg_846 
    = ap_const_lv1_0) and (icmp_ln189_fu_495_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
                ap_phi_reg_pp0_iter1_inp_4_reg_256 <= ap_phi_reg_pp0_iter0_inp_1_reg_232;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                ap_phi_reg_pp0_iter1_inp_4_reg_256 <= ap_phi_reg_pp0_iter0_inp_4_reg_256;
            end if; 
        end if;
    end process;

    i_fu_82_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                i_fu_82 <= ap_const_lv32_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln153_fu_332_p2 = ap_const_lv1_0))) then 
                i_fu_82 <= i_4_fu_337_p2;
            end if; 
        end if;
    end process;

    inp_fu_102_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    inp_fu_102 <= ap_const_lv32_0;
                elsif (((icmp_ln153_reg_846 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    inp_fu_102 <= ap_phi_mux_inp_4_phi_fu_259_p10;
                end if;
            end if; 
        end if;
    end process;

    inp_i_fu_98_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                inp_i_fu_98 <= ap_const_lv32_FFFFFFFE;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln156_reg_855 = ap_const_lv1_1) and (icmp_ln153_reg_846 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln181_reg_869 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                inp_i_fu_98 <= inp_i_5_fu_483_p3;
            end if; 
        end if;
    end process;

    inp_j_fu_110_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln181_fu_398_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln156_fu_343_p2 = ap_const_lv1_1) and (icmp_ln153_fu_332_p2 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                inp_j_fu_110 <= ap_const_lv32_FFFFFFFE;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln181_fu_398_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln156_fu_343_p2 = ap_const_lv1_1) and (icmp_ln153_fu_332_p2 = ap_const_lv1_0))) then 
                inp_j_fu_110 <= inp_j_3_fu_392_p2;
            end if; 
        end if;
    end process;

    kx_fu_106_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln153_reg_846 = ap_const_lv1_0) and (icmp_ln208_fu_599_p2 = ap_const_lv1_1) and (icmp_ln205_fu_574_p2 = ap_const_lv1_1) and (icmp_ln202_fu_554_p2 = ap_const_lv1_1) and (icmp_ln189_fu_495_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln153_reg_846 = ap_const_lv1_0) and (icmp_ln208_fu_599_p2 = ap_const_lv1_0) and (icmp_ln205_fu_574_p2 = ap_const_lv1_1) and (icmp_ln202_fu_554_p2 = ap_const_lv1_1) and (icmp_ln189_fu_495_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln153_reg_846 = ap_const_lv1_0) and (icmp_ln205_fu_574_p2 = ap_const_lv1_0) and (icmp_ln202_fu_554_p2 = ap_const_lv1_1) and (icmp_ln189_fu_495_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 
    = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                kx_fu_106 <= ap_const_lv32_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln153_reg_846 = ap_const_lv1_0) and (icmp_ln202_fu_554_p2 = ap_const_lv1_0) and (icmp_ln189_fu_495_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                kx_fu_106 <= kx_1_fu_548_p2;
            end if; 
        end if;
    end process;

    ky_fu_94_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln153_reg_846 = ap_const_lv1_0) and (icmp_ln205_fu_574_p2 = ap_const_lv1_1) and (icmp_ln202_fu_554_p2 = ap_const_lv1_1) and (icmp_ln189_fu_495_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                ky_fu_94 <= ap_const_lv32_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln153_reg_846 = ap_const_lv1_0) and (icmp_ln205_fu_574_p2 = ap_const_lv1_0) and (icmp_ln202_fu_554_p2 = ap_const_lv1_1) and (icmp_ln189_fu_495_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                ky_fu_94 <= ky_1_fu_568_p2;
            end if; 
        end if;
    end process;

    ox_fu_90_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln153_reg_846 = ap_const_lv1_0) and (icmp_ln208_fu_599_p2 = ap_const_lv1_1) and (icmp_ln205_fu_574_p2 = ap_const_lv1_1) and (icmp_ln202_fu_554_p2 = ap_const_lv1_1) and (icmp_ln189_fu_495_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                ox_fu_90 <= ap_const_lv32_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln153_reg_846 = ap_const_lv1_0) and (icmp_ln208_fu_599_p2 = ap_const_lv1_0) and (icmp_ln205_fu_574_p2 = ap_const_lv1_1) and (icmp_ln202_fu_554_p2 = ap_const_lv1_1) and (icmp_ln189_fu_495_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                ox_fu_90 <= ox_1_fu_593_p2;
            end if; 
        end if;
    end process;

    oy_fu_86_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    oy_fu_86 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_condition_767)) then 
                    oy_fu_86 <= oy_2_fu_662_p3;
                end if;
            end if; 
        end if;
    end process;

    reg_275_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_enable_reg_pp0_iter2 = ap_const_logic_1)) then
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    reg_275 <= inputBuf_q1;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    reg_275 <= inputBuf_q0;
                end if;
            end if; 
        end if;
    end process;

    storemerge_reg_244_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_290)) then
                if ((ap_const_boolean_1 = ap_condition_50)) then 
                    storemerge_reg_244 <= trunc_ln171_2_fu_639_p1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    storemerge_reg_244 <= ap_phi_reg_pp0_iter1_storemerge_reg_244;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                icmp_ln189_reg_891 <= icmp_ln189_fu_495_p2;
                icmp_ln189_reg_891_pp0_iter1_reg <= icmp_ln189_reg_891;
                icmp_ln202_reg_901 <= icmp_ln202_fu_554_p2;
                icmp_ln205_reg_905 <= icmp_ln205_fu_574_p2;
                icmp_ln208_reg_909 <= icmp_ln208_fu_599_p2;
                mul80_reg_884 <= mul80_fu_472_p2;
                oy_1_reg_913 <= oy_1_fu_623_p2;
                thr_add219_reg_895 <= thr_add219_fu_542_p2;
                thr_mul220_reg_919 <= thr_mul220_fu_704_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln159_fu_375_p2 = ap_const_lv1_0) and (icmp_ln156_fu_343_p2 = ap_const_lv1_1) and (icmp_ln153_fu_332_p2 = ap_const_lv1_0))) then
                ap_phi_reg_pp0_iter0_storemerge_reg_244 <= empty;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                ap_phi_reg_pp0_iter1_storemerge_reg_244 <= ap_phi_reg_pp0_iter0_storemerge_reg_244;
                inp_1_reg_232 <= ap_phi_reg_pp0_iter0_inp_1_reg_232;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                icmp_ln153_reg_846 <= icmp_ln153_fu_332_p2;
                icmp_ln156_reg_855 <= icmp_ln156_fu_343_p2;
                icmp_ln159_reg_859 <= icmp_ln159_fu_375_p2;
                icmp_ln181_reg_869 <= icmp_ln181_fu_398_p2;
                inp_5_reg_839 <= inp_fu_102;
                inp_i_4_reg_873 <= inp_i_4_fu_409_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage2_subdone, ap_block_pp0_stage0_subdone, ap_idle_pp0_1to2, ap_done_pending_pp0, ap_block_pp0_stage1_subdone, ap_start_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_start_int = ap_const_logic_0) and (ap_done_pending_pp0 = ap_const_logic_0) and (ap_idle_pp0_1to2 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when others =>  
                ap_NS_fsm <= "XXX";
        end case;
    end process;
    add_ln177_1_fu_689_p2 <= std_logic_vector(unsigned(mul80_reg_884) + unsigned(ap_const_lv13_2));
    add_ln177_fu_679_p2 <= std_logic_vector(unsigned(mul80_reg_884) + unsigned(ap_const_lv13_1));
    add_ln198_1_fu_734_p2 <= std_logic_vector(unsigned(thr_mul220_reg_919) + unsigned(ap_const_lv13_2));
    add_ln198_fu_714_p2 <= std_logic_vector(unsigned(thr_mul220_fu_704_p2) + unsigned(ap_const_lv13_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_block_state4_pp0_stage0_iter1, ap_block_state7_pp0_stage0_iter2)
    begin
                ap_block_pp0_stage0_01001 <= (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state7_pp0_stage0_iter2)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state4_pp0_stage0_iter1)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_block_state4_pp0_stage0_iter1, ap_block_state7_pp0_stage0_iter2, ap_block_state7_io)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state7_io) or (ap_const_boolean_1 = ap_block_state7_pp0_stage0_iter2))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state4_pp0_stage0_iter1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_block_state4_pp0_stage0_iter1, ap_block_state7_pp0_stage0_iter2, ap_block_state7_io)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state7_io) or (ap_const_boolean_1 = ap_block_state7_pp0_stage0_iter2))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state4_pp0_stage0_iter1)));
    end process;

        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_01001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, ap_block_state2_pp0_stage1_iter0, ap_block_state8_pp0_stage1_iter2)
    begin
                ap_block_pp0_stage1_01001 <= (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state8_pp0_stage1_iter2)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage1_iter0)));
    end process;


    ap_block_pp0_stage1_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, ap_block_state2_pp0_stage1_iter0, ap_block_state8_pp0_stage1_iter2, ap_block_state8_io)
    begin
                ap_block_pp0_stage1_11001 <= (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state8_io) or (ap_const_boolean_1 = ap_block_state8_pp0_stage1_iter2))) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage1_iter0)));
    end process;


    ap_block_pp0_stage1_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, ap_block_state2_pp0_stage1_iter0, ap_block_state8_pp0_stage1_iter2, ap_block_state8_io)
    begin
                ap_block_pp0_stage1_subdone <= (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state8_io) or (ap_const_boolean_1 = ap_block_state8_pp0_stage1_iter2))) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage1_iter0)));
    end process;

        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage2_01001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, ap_block_state3_pp0_stage2_iter0, ap_block_state9_pp0_stage2_iter2)
    begin
                ap_block_pp0_stage2_01001 <= (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state9_pp0_stage2_iter2)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state3_pp0_stage2_iter0)));
    end process;


    ap_block_pp0_stage2_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, ap_block_state3_pp0_stage2_iter0, ap_block_state9_pp0_stage2_iter2, ap_block_state9_io)
    begin
                ap_block_pp0_stage2_11001 <= (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state9_io) or (ap_const_boolean_1 = ap_block_state9_pp0_stage2_iter2))) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state3_pp0_stage2_iter0)));
    end process;


    ap_block_pp0_stage2_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, ap_block_state3_pp0_stage2_iter0, ap_block_state9_pp0_stage2_iter2, ap_block_state9_io)
    begin
                ap_block_pp0_stage2_subdone <= (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state9_io) or (ap_const_boolean_1 = ap_block_state9_pp0_stage2_iter2))) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state3_pp0_stage2_iter0)));
    end process;


    ap_block_state2_pp0_stage1_iter0_assign_proc : process(in_r_TVALID, ap_predicate_op51_read_state2)
    begin
                ap_block_state2_pp0_stage1_iter0 <= ((in_r_TVALID = ap_const_logic_0) and (ap_predicate_op51_read_state2 = ap_const_boolean_1));
    end process;


    ap_block_state3_pp0_stage2_iter0_assign_proc : process(in_r_TVALID, ap_predicate_op75_read_state3)
    begin
                ap_block_state3_pp0_stage2_iter0 <= ((ap_predicate_op75_read_state3 = ap_const_boolean_1) and (in_r_TVALID = ap_const_logic_0));
    end process;


    ap_block_state4_pp0_stage0_iter1_assign_proc : process(in_r_TVALID, ap_predicate_op123_read_state4)
    begin
                ap_block_state4_pp0_stage0_iter1 <= ((in_r_TVALID = ap_const_logic_0) and (ap_predicate_op123_read_state4 = ap_const_boolean_1));
    end process;


    ap_block_state7_io_assign_proc : process(out_r_TREADY, icmp_ln189_reg_891_pp0_iter1_reg)
    begin
                ap_block_state7_io <= ((icmp_ln189_reg_891_pp0_iter1_reg = ap_const_lv1_1) and (out_r_TREADY = ap_const_logic_0));
    end process;


    ap_block_state7_pp0_stage0_iter2_assign_proc : process(out_r_TREADY, icmp_ln189_reg_891_pp0_iter1_reg)
    begin
                ap_block_state7_pp0_stage0_iter2 <= ((icmp_ln189_reg_891_pp0_iter1_reg = ap_const_lv1_1) and (out_r_TREADY = ap_const_logic_0));
    end process;


    ap_block_state8_io_assign_proc : process(out_r_TREADY, icmp_ln189_reg_891_pp0_iter1_reg)
    begin
                ap_block_state8_io <= ((icmp_ln189_reg_891_pp0_iter1_reg = ap_const_lv1_1) and (out_r_TREADY = ap_const_logic_0));
    end process;


    ap_block_state8_pp0_stage1_iter2_assign_proc : process(out_r_TREADY, icmp_ln189_reg_891_pp0_iter1_reg)
    begin
                ap_block_state8_pp0_stage1_iter2 <= ((icmp_ln189_reg_891_pp0_iter1_reg = ap_const_lv1_1) and (out_r_TREADY = ap_const_logic_0));
    end process;


    ap_block_state9_io_assign_proc : process(out_r_TREADY, icmp_ln189_reg_891_pp0_iter1_reg)
    begin
                ap_block_state9_io <= ((icmp_ln189_reg_891_pp0_iter1_reg = ap_const_lv1_1) and (out_r_TREADY = ap_const_logic_0));
    end process;


    ap_block_state9_pp0_stage2_iter2_assign_proc : process(out_r_TREADY, icmp_ln189_reg_891_pp0_iter1_reg)
    begin
                ap_block_state9_pp0_stage2_iter2 <= ((icmp_ln189_reg_891_pp0_iter1_reg = ap_const_lv1_1) and (out_r_TREADY = ap_const_logic_0));
    end process;


    ap_condition_290_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
                ap_condition_290 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_50_assign_proc : process(icmp_ln153_reg_846, icmp_ln156_reg_855, icmp_ln159_reg_859)
    begin
                ap_condition_50 <= ((icmp_ln159_reg_859 = ap_const_lv1_1) and (icmp_ln156_reg_855 = ap_const_lv1_1) and (icmp_ln153_reg_846 = ap_const_lv1_0));
    end process;


    ap_condition_767_assign_proc : process(ap_enable_reg_pp0_iter1, icmp_ln153_reg_846, icmp_ln189_reg_891, icmp_ln202_reg_901, icmp_ln205_reg_905, icmp_ln208_reg_909)
    begin
                ap_condition_767 <= ((icmp_ln189_reg_891 = ap_const_lv1_1) and (icmp_ln153_reg_846 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln208_reg_909 = ap_const_lv1_1) and (icmp_ln205_reg_905 = ap_const_lv1_1) and (icmp_ln202_reg_901 = ap_const_lv1_1));
    end process;


    ap_condition_exit_pp0_iter0_stage2_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, icmp_ln153_reg_846, ap_block_pp0_stage2_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (icmp_ln153_reg_846 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            ap_condition_exit_pp0_iter0_stage2 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;


    ap_done_pending_pp0_assign_proc : process(ap_loop_exit_ready, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (not(((ap_loop_exit_ready = ap_const_logic_0) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_0)))) then 
            ap_done_pending_pp0 <= ap_const_logic_1;
        else 
            ap_done_pending_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg, ap_start_int)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start_int;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to2_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0_1to2 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to2 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage2;

    ap_phi_mux_inp_4_phi_fu_259_p10_assign_proc : process(icmp_ln153_reg_846, icmp_ln189_reg_891, icmp_ln202_reg_901, icmp_ln205_reg_905, icmp_ln208_reg_909, inp_7_fu_653_p3, ap_phi_reg_pp0_iter1_inp_4_reg_256)
    begin
        if (((icmp_ln189_reg_891 = ap_const_lv1_1) and (icmp_ln153_reg_846 = ap_const_lv1_0) and (icmp_ln208_reg_909 = ap_const_lv1_1) and (icmp_ln205_reg_905 = ap_const_lv1_1) and (icmp_ln202_reg_901 = ap_const_lv1_1))) then 
            ap_phi_mux_inp_4_phi_fu_259_p10 <= inp_7_fu_653_p3;
        else 
            ap_phi_mux_inp_4_phi_fu_259_p10 <= ap_phi_reg_pp0_iter1_inp_4_reg_256;
        end if; 
    end process;


    ap_phi_mux_storemerge_phi_fu_248_p4_assign_proc : process(icmp_ln153_reg_846, icmp_ln156_reg_855, icmp_ln159_reg_859, trunc_ln171_2_fu_639_p1, ap_phi_reg_pp0_iter1_storemerge_reg_244)
    begin
        if (((icmp_ln159_reg_859 = ap_const_lv1_1) and (icmp_ln156_reg_855 = ap_const_lv1_1) and (icmp_ln153_reg_846 = ap_const_lv1_0))) then 
            ap_phi_mux_storemerge_phi_fu_248_p4 <= trunc_ln171_2_fu_639_p1;
        else 
            ap_phi_mux_storemerge_phi_fu_248_p4 <= ap_phi_reg_pp0_iter1_storemerge_reg_244;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_inp_4_reg_256 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";

    ap_predicate_op123_read_state4_assign_proc : process(icmp_ln153_reg_846, icmp_ln156_reg_855, icmp_ln159_reg_859)
    begin
                ap_predicate_op123_read_state4 <= ((icmp_ln159_reg_859 = ap_const_lv1_1) and (icmp_ln156_reg_855 = ap_const_lv1_1) and (icmp_ln153_reg_846 = ap_const_lv1_0));
    end process;


    ap_predicate_op51_read_state2_assign_proc : process(icmp_ln153_fu_332_p2, icmp_ln156_fu_343_p2, icmp_ln159_fu_375_p2)
    begin
                ap_predicate_op51_read_state2 <= ((icmp_ln159_fu_375_p2 = ap_const_lv1_1) and (icmp_ln156_fu_343_p2 = ap_const_lv1_1) and (icmp_ln153_fu_332_p2 = ap_const_lv1_0));
    end process;


    ap_predicate_op75_read_state3_assign_proc : process(icmp_ln153_reg_846, icmp_ln156_reg_855, icmp_ln159_reg_859)
    begin
                ap_predicate_op75_read_state3 <= ((icmp_ln159_reg_859 = ap_const_lv1_1) and (icmp_ln156_reg_855 = ap_const_lv1_1) and (icmp_ln153_reg_846 = ap_const_lv1_0));
    end process;


    ap_ready_int_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;

    empty_22_fu_461_p1 <= inp_5_reg_839(11 - 1 downto 0);
    empty_23_fu_510_p1 <= tmp_fu_504_p2(8 - 1 downto 0);
    empty_24_fu_699_p2 <= std_logic_vector(shift_left(unsigned(thr_add219_reg_895),to_integer(unsigned('0' & ap_const_lv13_2(13-1 downto 0)))));
    i_4_fu_337_p2 <= std_logic_vector(unsigned(i_fu_82) + unsigned(ap_const_lv32_1));
    icmp_ln153_fu_332_p2 <= "1" when (i_fu_82 = mul44) else "0";
    icmp_ln156_fu_343_p2 <= "1" when (unsigned(inp_fu_102) < unsigned(ap_const_lv32_510)) else "0";
    icmp_ln159_fu_375_p2 <= "1" when (or_ln159_fu_369_p2 = ap_const_lv27_0) else "0";
    icmp_ln181_fu_398_p2 <= "1" when (inp_j_3_fu_392_p2 = ap_const_lv32_22) else "0";
    icmp_ln184_fu_478_p2 <= "1" when (inp_i_4_reg_873 = ap_const_lv32_22) else "0";
    icmp_ln189_fu_495_p2 <= "1" when (unsigned(ap_phi_reg_pp0_iter0_inp_1_reg_232) > unsigned(ap_const_lv32_D8)) else "0";
    icmp_ln202_fu_554_p2 <= "1" when (kx_1_fu_548_p2 = ap_const_lv32_5) else "0";
    icmp_ln205_fu_574_p2 <= "1" when (ky_1_fu_568_p2 = ap_const_lv32_5) else "0";
    icmp_ln208_fu_599_p2 <= "1" when (ox_1_fu_593_p2 = ap_const_lv32_20) else "0";
    icmp_ln211_fu_648_p2 <= "1" when (oy_1_reg_913 = ap_const_lv32_20) else "0";

    inElem_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            inElem_address0 <= ap_const_lv64_1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            inElem_address0 <= ap_const_lv64_0(8 - 1 downto 0);
        else 
            inElem_address0 <= "XXXXXXXX";
        end if; 
    end process;


    inElem_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, icmp_ln153_reg_846, icmp_ln156_reg_855, icmp_ln159_reg_859, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, icmp_ln153_fu_332_p2, icmp_ln156_fu_343_p2, icmp_ln159_fu_375_p2, ap_block_pp0_stage2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            inElem_address1 <= ap_const_lv64_2(8 - 1 downto 0);
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage2) and (icmp_ln159_reg_859 = ap_const_lv1_1) and (icmp_ln156_reg_855 = ap_const_lv1_1) and (icmp_ln153_reg_846 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage2) and (icmp_ln159_reg_859 = ap_const_lv1_0) and (icmp_ln156_reg_855 = ap_const_lv1_1) and (icmp_ln153_reg_846 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            inElem_address1 <= ap_const_lv64_1(8 - 1 downto 0);
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln159_fu_375_p2 = ap_const_lv1_0) and (icmp_ln156_fu_343_p2 = ap_const_lv1_1) and (icmp_ln153_fu_332_p2 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln159_fu_375_p2 = ap_const_lv1_1) and (icmp_ln156_fu_343_p2 = ap_const_lv1_1) and (icmp_ln153_fu_332_p2 = ap_const_lv1_0)))) then 
            inElem_address1 <= ap_const_lv64_0(8 - 1 downto 0);
        else 
            inElem_address1 <= "XXXXXXXX";
        end if; 
    end process;


    inElem_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            inElem_ce0 <= ap_const_logic_1;
        else 
            inElem_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inElem_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, icmp_ln153_reg_846, icmp_ln156_reg_855, icmp_ln159_reg_859, ap_CS_fsm_pp0_stage1, icmp_ln153_fu_332_p2, icmp_ln156_fu_343_p2, icmp_ln159_fu_375_p2, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln159_reg_859 = ap_const_lv1_1) and (icmp_ln156_reg_855 = ap_const_lv1_1) and (icmp_ln153_reg_846 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln159_reg_859 = ap_const_lv1_0) and (icmp_ln156_reg_855 = ap_const_lv1_1) and (icmp_ln153_reg_846 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln159_fu_375_p2 = ap_const_lv1_0) and (icmp_ln156_fu_343_p2 = ap_const_lv1_1) and (icmp_ln153_fu_332_p2 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln159_fu_375_p2 = ap_const_lv1_1) and 
    (icmp_ln156_fu_343_p2 = ap_const_lv1_1) and (icmp_ln153_fu_332_p2 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            inElem_ce1 <= ap_const_logic_1;
        else 
            inElem_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    inElem_d1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, icmp_ln153_reg_846, icmp_ln156_reg_855, icmp_ln159_reg_859, empty, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, icmp_ln153_fu_332_p2, icmp_ln156_fu_343_p2, icmp_ln159_fu_375_p2, ap_block_pp0_stage2, ap_block_pp0_stage0, ap_phi_mux_storemerge_phi_fu_248_p4, trunc_ln171_fu_381_p1, trunc_ln171_1_fu_456_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            inElem_d1 <= ap_phi_mux_storemerge_phi_fu_248_p4;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (icmp_ln159_reg_859 = ap_const_lv1_1) and (icmp_ln156_reg_855 = ap_const_lv1_1) and (icmp_ln153_reg_846 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            inElem_d1 <= trunc_ln171_1_fu_456_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln159_fu_375_p2 = ap_const_lv1_1) and (icmp_ln156_fu_343_p2 = ap_const_lv1_1) and (icmp_ln153_fu_332_p2 = ap_const_lv1_0))) then 
            inElem_d1 <= trunc_ln171_fu_381_p1;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage2) and (icmp_ln159_reg_859 = ap_const_lv1_0) and (icmp_ln156_reg_855 = ap_const_lv1_1) and (icmp_ln153_reg_846 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln159_fu_375_p2 = ap_const_lv1_0) and (icmp_ln156_fu_343_p2 = ap_const_lv1_1) and (icmp_ln153_fu_332_p2 = ap_const_lv1_0)))) then 
            inElem_d1 <= empty;
        else 
            inElem_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    inElem_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, icmp_ln153_reg_846, icmp_ln156_reg_855, icmp_ln159_reg_859, ap_CS_fsm_pp0_stage1, icmp_ln153_fu_332_p2, icmp_ln156_fu_343_p2, icmp_ln159_fu_375_p2, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln159_reg_859 = ap_const_lv1_1) and (icmp_ln156_reg_855 = ap_const_lv1_1) and (icmp_ln153_reg_846 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln159_reg_859 = ap_const_lv1_0) and (icmp_ln156_reg_855 = ap_const_lv1_1) and (icmp_ln153_reg_846 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln159_fu_375_p2 = ap_const_lv1_0) and (icmp_ln156_fu_343_p2 = ap_const_lv1_1) and (icmp_ln153_fu_332_p2 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln159_fu_375_p2 = ap_const_lv1_1) and 
    (icmp_ln156_fu_343_p2 = ap_const_lv1_1) and (icmp_ln153_fu_332_p2 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln156_reg_855 = ap_const_lv1_1) and (icmp_ln153_reg_846 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            inElem_we1 <= ap_const_logic_1;
        else 
            inElem_we1 <= ap_const_logic_0;
        end if; 
    end process;


    in_r_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, in_r_TVALID, icmp_ln153_reg_846, icmp_ln156_reg_855, icmp_ln159_reg_859, ap_predicate_op75_read_state3, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, icmp_ln153_fu_332_p2, icmp_ln156_fu_343_p2, icmp_ln159_fu_375_p2, ap_block_pp0_stage2, ap_block_pp0_stage0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln159_reg_859 = ap_const_lv1_1) and (icmp_ln156_reg_855 = ap_const_lv1_1) and (icmp_ln153_reg_846 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_predicate_op75_read_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln159_fu_375_p2 = ap_const_lv1_1) and (icmp_ln156_fu_343_p2 = ap_const_lv1_1) and (icmp_ln153_fu_332_p2 = ap_const_lv1_0)))) then 
            in_r_TDATA_blk_n <= in_r_TVALID;
        else 
            in_r_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_r_TREADY_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, ap_predicate_op75_read_state3, ap_CS_fsm_pp0_stage1, ap_predicate_op123_read_state4, ap_block_pp0_stage0_11001, ap_predicate_op51_read_state2, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_predicate_op75_read_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_predicate_op51_read_state2 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op123_read_state4 = ap_const_boolean_1)))) then 
            in_r_TREADY <= ap_const_logic_1;
        else 
            in_r_TREADY <= ap_const_logic_0;
        end if; 
    end process;

    inp_6_fu_386_p2 <= std_logic_vector(unsigned(inp_fu_102) + unsigned(ap_const_lv32_1));
    inp_7_fu_653_p3 <= 
        ap_const_lv32_0 when (icmp_ln211_fu_648_p2(0) = '1') else 
        inp_1_reg_232;
    inp_i_4_fu_409_p2 <= std_logic_vector(unsigned(inp_i_fu_98) + unsigned(ap_const_lv32_1));
    inp_i_5_fu_483_p3 <= 
        ap_const_lv32_FFFFFFFE when (icmp_ln184_fu_478_p2(0) = '1') else 
        inp_i_4_reg_873;
    inp_j_3_fu_392_p2 <= std_logic_vector(unsigned(inp_j_fu_110) + unsigned(ap_const_lv32_1));

    inputBuf_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage0, zext_ln177_fu_644_p1, zext_ln177_2_fu_694_p1, zext_ln198_1_fu_720_p1)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                inputBuf_address0 <= zext_ln198_1_fu_720_p1(13 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                inputBuf_address0 <= zext_ln177_2_fu_694_p1(13 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                inputBuf_address0 <= zext_ln177_fu_644_p1(13 - 1 downto 0);
            else 
                inputBuf_address0 <= "XXXXXXXXXXXXX";
            end if;
        else 
            inputBuf_address0 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    inputBuf_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage0, zext_ln177_1_fu_684_p1, zext_ln198_fu_709_p1, zext_ln198_2_fu_739_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            inputBuf_address1 <= zext_ln198_2_fu_739_p1(13 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            inputBuf_address1 <= zext_ln198_fu_709_p1(13 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            inputBuf_address1 <= zext_ln177_1_fu_684_p1(13 - 1 downto 0);
        else 
            inputBuf_address1 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    inputBuf_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            inputBuf_ce0 <= ap_const_logic_1;
        else 
            inputBuf_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inputBuf_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            inputBuf_ce1 <= ap_const_logic_1;
        else 
            inputBuf_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    inputBuf_d0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, inElem_q0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_block_pp0_stage0, storemerge_reg_244)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                inputBuf_d0 <= storemerge_reg_244;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                inputBuf_d0 <= inElem_q0;
            else 
                inputBuf_d0 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            inputBuf_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    inputBuf_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln153_reg_846, icmp_ln156_reg_855, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln156_reg_855 = ap_const_lv1_1) and (icmp_ln153_reg_846 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln156_reg_855 = ap_const_lv1_1) and (icmp_ln153_reg_846 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            inputBuf_we0 <= ap_const_logic_1;
        else 
            inputBuf_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inputBuf_we1_assign_proc : process(ap_enable_reg_pp0_iter1, icmp_ln153_reg_846, icmp_ln156_reg_855, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln156_reg_855 = ap_const_lv1_1) and (icmp_ln153_reg_846 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            inputBuf_we1 <= ap_const_logic_1;
        else 
            inputBuf_we1 <= ap_const_logic_0;
        end if; 
    end process;

    kx_1_fu_548_p2 <= std_logic_vector(unsigned(kx_fu_106) + unsigned(ap_const_lv32_1));
    ky_1_fu_568_p2 <= std_logic_vector(unsigned(ky_fu_94) + unsigned(ap_const_lv32_1));
    mul80_fu_472_p2 <= std_logic_vector(unsigned(p_shl_cast_fu_464_p3) - unsigned(trunc_ln153_fu_437_p1));
    or_ln159_fu_369_p2 <= (tmp_3_fu_359_p4 or tmp_2_fu_349_p4);

    out_r_TDATA_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage2, icmp_ln189_reg_891_pp0_iter1_reg, ap_CS_fsm_pp0_stage1, zext_ln199_fu_729_p1, ap_block_pp0_stage0_01001, zext_ln199_1_fu_748_p1, ap_block_pp0_stage1_01001, zext_ln199_2_fu_757_p1, ap_block_pp0_stage2_01001)
    begin
        if (((icmp_ln189_reg_891_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_01001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                out_r_TDATA <= zext_ln199_2_fu_757_p1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_01001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                out_r_TDATA <= zext_ln199_1_fu_748_p1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                out_r_TDATA <= zext_ln199_fu_729_p1;
            else 
                out_r_TDATA <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            out_r_TDATA <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    out_r_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage2, out_r_TREADY, icmp_ln189_reg_891_pp0_iter1_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage0)
    begin
        if ((((icmp_ln189_reg_891_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln189_reg_891_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((icmp_ln189_reg_891_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            out_r_TDATA_blk_n <= out_r_TREADY;
        else 
            out_r_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    out_r_TVALID_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage2, icmp_ln189_reg_891_pp0_iter1_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((icmp_ln189_reg_891_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((icmp_ln189_reg_891_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((icmp_ln189_reg_891_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            out_r_TVALID <= ap_const_logic_1;
        else 
            out_r_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    ox_1_fu_593_p2 <= std_logic_vector(unsigned(ox_fu_90) + unsigned(ap_const_lv32_1));
    oy_1_fu_623_p2 <= std_logic_vector(unsigned(oy_fu_86) + unsigned(ap_const_lv32_1));
    oy_2_fu_662_p3 <= 
        ap_const_lv32_0 when (icmp_ln211_fu_648_p2(0) = '1') else 
        oy_1_reg_913;
    p_shl3_fu_514_p3 <= (empty_23_fu_510_p1 & ap_const_lv5_0);
    p_shl4_fu_522_p3 <= (tmp_fu_504_p2 & ap_const_lv2_0);
    p_shl_cast_fu_464_p3 <= (empty_22_fu_461_p1 & ap_const_lv2_0);
        sext_ln199_1_fu_744_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(reg_275),32));

        sext_ln199_2_fu_753_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(reg_275),32));

        sext_ln199_fu_725_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(inputBuf_q1),32));

    thr_add219_fu_542_p2 <= std_logic_vector(unsigned(tmp3_fu_536_p2) + unsigned(tmp1_fu_530_p2));
    thr_mul220_fu_704_p2 <= std_logic_vector(unsigned(empty_24_fu_699_p2) - unsigned(thr_add219_reg_895));
    tmp1_fu_530_p2 <= std_logic_vector(unsigned(trunc_ln153_2_fu_444_p1) + unsigned(trunc_ln153_1_fu_440_p1));
    tmp3_fu_536_p2 <= std_logic_vector(unsigned(p_shl4_fu_522_p3) + unsigned(p_shl3_fu_514_p3));
    tmp_2_fu_349_p4 <= inp_i_fu_98(31 downto 5);
    tmp_3_fu_359_p4 <= inp_j_fu_110(31 downto 5);
    tmp_fu_504_p2 <= std_logic_vector(unsigned(trunc_ln153_4_fu_452_p1) + unsigned(trunc_ln153_3_fu_448_p1));
    trunc_ln153_1_fu_440_p1 <= kx_fu_106(13 - 1 downto 0);
    trunc_ln153_2_fu_444_p1 <= ox_fu_90(13 - 1 downto 0);
    trunc_ln153_3_fu_448_p1 <= ky_fu_94(11 - 1 downto 0);
    trunc_ln153_4_fu_452_p1 <= oy_fu_86(11 - 1 downto 0);
    trunc_ln153_fu_437_p1 <= inp_5_reg_839(13 - 1 downto 0);
    trunc_ln171_1_fu_456_p1 <= in_r_TDATA(16 - 1 downto 0);
    trunc_ln171_2_fu_639_p1 <= in_r_TDATA(16 - 1 downto 0);
    trunc_ln171_fu_381_p1 <= in_r_TDATA(16 - 1 downto 0);
    zext_ln177_1_fu_684_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln177_fu_679_p2),64));
    zext_ln177_2_fu_694_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln177_1_fu_689_p2),64));
    zext_ln177_fu_644_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul80_reg_884),64));
    zext_ln198_1_fu_720_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln198_fu_714_p2),64));
    zext_ln198_2_fu_739_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln198_1_fu_734_p2),64));
    zext_ln198_fu_709_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(thr_mul220_fu_704_p2),64));
    zext_ln199_1_fu_748_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln199_1_fu_744_p1),64));
    zext_ln199_2_fu_757_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln199_2_fu_753_p1),64));
    zext_ln199_fu_729_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln199_fu_725_p1),64));
end behav;
