# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../zybo_tp2.srcs/sources_1/imports/SSM/pulse_gen_correction.vhd" \
"../../../../zybo_tp2.srcs/sim_1/imports/SSM/test_pulse_gen.vhd" \

# Do not sort compile order
nosort
