Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Feb 13 15:45:15 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                          Path #1                                                                                                                          | WorstPath from Dst |
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |               3.125 |                                                                                                                                                                                                                                                     3.125 |              3.125 |
| Path Delay                |               0.924 |                                                                                                                                                                                                                                                    20.972 |              0.698 |
| Logic Delay               | 0.096(11%)          | 5.074(25%)                                                                                                                                                                                                                                                | 0.096(14%)         |
| Net Delay                 | 0.828(89%)          | 15.898(75%)                                                                                                                                                                                                                                               | 0.602(86%)         |
| Clock Skew                |              -0.116 |                                                                                                                                                                                                                                                     0.280 |             -0.545 |
| Slack                     |               2.076 |                                                                                                                                                                                                                                                   -17.575 |              1.873 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                           |                    |
| Bounding Box Size         | 0% x 0%             | 9% x 4%                                                                                                                                                                                                                                                   | 1% x 0%            |
| Clock Region Distance     | (0, 0)              | (0, 1)                                                                                                                                                                                                                                                    | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                       361 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                              | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                        48 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                        48 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT5 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT3 LUT5 LUT5 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT2 LUT6 LUT3 LUT6 LUT5 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                       | clk                |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                       | clk                |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                      | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                      | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                        35 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                    | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                    | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[52]/C    | muon_cand_3.pt[0]/C                                                                                                                                                                                                                                       | sr_p.sr_1[242]/C   |
| End Point Pin             | muon_cand_3.pt[0]/D | sr_p.sr_1[242]/D                                                                                                                                                                                                                                          | sr_p.sr_2[242]/D   |
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                             Path #2                                                                                                                            | WorstPath from Dst |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |               3.125 |                                                                                                                                                                                                                                                          3.125 |              3.125 |
| Path Delay                |               0.924 |                                                                                                                                                                                                                                                         20.779 |              0.836 |
| Logic Delay               | 0.096(11%)          | 5.361(26%)                                                                                                                                                                                                                                                     | 0.096(12%)         |
| Net Delay                 | 0.828(89%)          | 15.418(74%)                                                                                                                                                                                                                                                    | 0.740(88%)         |
| Clock Skew                |              -0.116 |                                                                                                                                                                                                                                                          0.101 |             -0.335 |
| Slack                     |               2.076 |                                                                                                                                                                                                                                                        -17.561 |              1.945 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                |                    |
| Bounding Box Size         | 0% x 0%             | 9% x 4%                                                                                                                                                                                                                                                        | 0% x 0%            |
| Clock Region Distance     | (0, 0)              | (0, 1)                                                                                                                                                                                                                                                         | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                            315 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                   | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                             49 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                             49 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT5 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT5 LUT6 LUT2 LUT6 LUT6 LUT5 LUT4 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                            | clk                |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                            | clk                |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                           | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                           | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                             35 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                         | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                         | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[52]/C    | muon_cand_3.pt[0]/C                                                                                                                                                                                                                                            | sr_p.sr_1[246]/C   |
| End Point Pin             | muon_cand_3.pt[0]/D | sr_p.sr_1[246]/D                                                                                                                                                                                                                                               | sr_p.sr_2[246]/D   |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                          Path #3                                                                                                                          | WorstPath from Dst |
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |               3.125 |                                                                                                                                                                                                                                                     3.125 |              3.125 |
| Path Delay                |               0.924 |                                                                                                                                                                                                                                                    20.774 |              0.771 |
| Logic Delay               | 0.096(11%)          | 5.474(27%)                                                                                                                                                                                                                                                | 0.093(13%)         |
| Net Delay                 | 0.828(89%)          | 15.300(73%)                                                                                                                                                                                                                                               | 0.678(87%)         |
| Clock Skew                |              -0.116 |                                                                                                                                                                                                                                                     0.110 |             -0.335 |
| Slack                     |               2.076 |                                                                                                                                                                                                                                                   -17.547 |              2.011 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                           |                    |
| Bounding Box Size         | 0% x 0%             | 9% x 4%                                                                                                                                                                                                                                                   | 0% x 1%            |
| Clock Region Distance     | (0, 0)              | (0, 1)                                                                                                                                                                                                                                                    | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                       326 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                              | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                        48 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                        48 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT5 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                       | clk                |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                       | clk                |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                      | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                      | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                        35 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                    | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                    | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[52]/C    | muon_cand_3.pt[0]/C                                                                                                                                                                                                                                       | sr_p.sr_1[255]/C   |
| End Point Pin             | muon_cand_3.pt[0]/D | sr_p.sr_1[255]/D                                                                                                                                                                                                                                          | sr_p.sr_2[255]/D   |
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                        Path #4                                                                                                                       | WorstPath from Dst |
+---------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |               3.125 |                                                                                                                                                                                                                                                3.125 |              3.125 |
| Path Delay                |               0.924 |                                                                                                                                                                                                                                               20.908 |              0.571 |
| Logic Delay               | 0.096(11%)          | 4.977(24%)                                                                                                                                                                                                                                           | 0.096(17%)         |
| Net Delay                 | 0.828(89%)          | 15.931(76%)                                                                                                                                                                                                                                          | 0.475(83%)         |
| Clock Skew                |              -0.116 |                                                                                                                                                                                                                                                0.264 |             -0.526 |
| Slack                     |               2.076 |                                                                                                                                                                                                                                              -17.527 |              2.019 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                      |                    |
| Bounding Box Size         | 0% x 0%             | 9% x 4%                                                                                                                                                                                                                                              | 0% x 0%            |
| Clock Region Distance     | (0, 0)              | (0, 1)                                                                                                                                                                                                                                               | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                  360 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                         | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                   47 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                   47 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT5 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT3 LUT5 LUT5 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT2 LUT6 LUT4 LUT6 LUT5 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                  | clk                |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                  | clk                |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                 | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                 | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                    0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                    0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                    0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                   35 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                               | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                               | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[52]/C    | muon_cand_3.pt[0]/C                                                                                                                                                                                                                                  | sr_p.sr_1[240]/C   |
| End Point Pin             | muon_cand_3.pt[0]/D | sr_p.sr_1[240]/D                                                                                                                                                                                                                                     | sr_p.sr_2[240]/D   |
+---------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                        Path #5                                                                                                                       | WorstPath from Dst |
+---------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |               3.125 |                                                                                                                                                                                                                                                3.125 |              3.125 |
| Path Delay                |               0.924 |                                                                                                                                                                                                                                               20.905 |              0.603 |
| Logic Delay               | 0.096(11%)          | 5.409(26%)                                                                                                                                                                                                                                           | 0.093(16%)         |
| Net Delay                 | 0.828(89%)          | 15.496(74%)                                                                                                                                                                                                                                          | 0.510(84%)         |
| Clock Skew                |              -0.116 |                                                                                                                                                                                                                                                0.275 |             -0.581 |
| Slack                     |               2.076 |                                                                                                                                                                                                                                              -17.513 |              1.932 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                      |                    |
| Bounding Box Size         | 0% x 0%             | 9% x 4%                                                                                                                                                                                                                                              | 2% x 0%            |
| Clock Region Distance     | (0, 0)              | (0, 1)                                                                                                                                                                                                                                               | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                  335 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                         | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                   47 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                   47 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT5 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                  | clk                |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                  | clk                |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                 | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                 | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                    0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                    0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                    0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                   35 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                               | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                               | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[52]/C    | muon_cand_3.pt[0]/C                                                                                                                                                                                                                                  | sr_p.sr_1[241]/C   |
| End Point Pin             | muon_cand_3.pt[0]/D | sr_p.sr_1[241]/D                                                                                                                                                                                                                                     | sr_p.sr_2[241]/D   |
+---------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                        Path #6                                                                                                                       | WorstPath from Dst |
+---------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |               3.125 |                                                                                                                                                                                                                                                3.125 |              3.125 |
| Path Delay                |               0.924 |                                                                                                                                                                                                                                               20.883 |              0.587 |
| Logic Delay               | 0.096(11%)          | 5.355(26%)                                                                                                                                                                                                                                           | 0.093(16%)         |
| Net Delay                 | 0.828(89%)          | 15.528(74%)                                                                                                                                                                                                                                          | 0.494(84%)         |
| Clock Skew                |              -0.116 |                                                                                                                                                                                                                                                0.274 |             -0.556 |
| Slack                     |               2.076 |                                                                                                                                                                                                                                              -17.492 |              1.973 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                      |                    |
| Bounding Box Size         | 0% x 0%             | 9% x 4%                                                                                                                                                                                                                                              | 0% x 0%            |
| Clock Region Distance     | (0, 0)              | (0, 1)                                                                                                                                                                                                                                               | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                  335 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                         | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                   47 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                   47 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT5 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                  | clk                |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                  | clk                |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                 | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                 | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                    0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                    0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                    0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                   35 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                               | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                               | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[52]/C    | muon_cand_3.pt[0]/C                                                                                                                                                                                                                                  | sr_p.sr_1[245]/C   |
| End Point Pin             | muon_cand_3.pt[0]/D | sr_p.sr_1[245]/D                                                                                                                                                                                                                                     | sr_p.sr_2[245]/D   |
+---------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                             Path #7                                                                                                                            | WorstPath from Dst |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |               3.125 |                                                                                                                                                                                                                                                          3.125 |              3.125 |
| Path Delay                |               0.924 |                                                                                                                                                                                                                                                         20.869 |              0.716 |
| Logic Delay               | 0.096(11%)          | 5.823(28%)                                                                                                                                                                                                                                                     | 0.094(14%)         |
| Net Delay                 | 0.828(89%)          | 15.046(72%)                                                                                                                                                                                                                                                    | 0.622(86%)         |
| Clock Skew                |              -0.116 |                                                                                                                                                                                                                                                          0.275 |             -0.535 |
| Slack                     |               2.076 |                                                                                                                                                                                                                                                        -17.477 |              1.865 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                |                    |
| Bounding Box Size         | 0% x 0%             | 9% x 4%                                                                                                                                                                                                                                                        | 0% x 1%            |
| Clock Region Distance     | (0, 0)              | (0, 1)                                                                                                                                                                                                                                                         | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                            335 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                   | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                             49 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                             49 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT5 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                            | clk                |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                            | clk                |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                           | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                           | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                             35 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                         | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                         | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[52]/C    | muon_cand_3.pt[0]/C                                                                                                                                                                                                                                            | sr_p.sr_1[249]/C   |
| End Point Pin             | muon_cand_3.pt[0]/D | sr_p.sr_1[249]/D                                                                                                                                                                                                                                               | sr_p.sr_2[249]/D   |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                        Path #8                                                                                                                       | WorstPath from Dst |
+---------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |               3.125 |                                                                                                                                                                                                                                                3.125 |              3.125 |
| Path Delay                |               0.924 |                                                                                                                                                                                                                                               20.863 |              0.915 |
| Logic Delay               | 0.096(11%)          | 5.248(26%)                                                                                                                                                                                                                                           | 0.096(11%)         |
| Net Delay                 | 0.828(89%)          | 15.615(74%)                                                                                                                                                                                                                                          | 0.819(89%)         |
| Clock Skew                |              -0.116 |                                                                                                                                                                                                                                                0.270 |             -0.536 |
| Slack                     |               2.076 |                                                                                                                                                                                                                                              -17.476 |              1.665 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                      |                    |
| Bounding Box Size         | 0% x 0%             | 9% x 4%                                                                                                                                                                                                                                              | 0% x 0%            |
| Clock Region Distance     | (0, 0)              | (0, 1)                                                                                                                                                                                                                                               | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                  335 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                         | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                   47 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                   47 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT5 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                  | clk                |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                  | clk                |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                 | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                 | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                    0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                    0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                    0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                   35 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                               | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                               | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[52]/C    | muon_cand_3.pt[0]/C                                                                                                                                                                                                                                  | sr_p.sr_1[250]/C   |
| End Point Pin             | muon_cand_3.pt[0]/D | sr_p.sr_1[250]/D                                                                                                                                                                                                                                     | sr_p.sr_2[250]/D   |
+---------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                             Path #9                                                                                                                            | WorstPath from Dst |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |               3.125 |                                                                                                                                                                                                                                                          3.125 |              3.125 |
| Path Delay                |               0.924 |                                                                                                                                                                                                                                                         20.843 |              0.524 |
| Logic Delay               | 0.096(11%)          | 5.838(29%)                                                                                                                                                                                                                                                     | 0.096(19%)         |
| Net Delay                 | 0.828(89%)          | 15.005(71%)                                                                                                                                                                                                                                                    | 0.428(81%)         |
| Clock Skew                |              -0.116 |                                                                                                                                                                                                                                                          0.277 |             -0.533 |
| Slack                     |               2.076 |                                                                                                                                                                                                                                                        -17.449 |              2.059 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                |                    |
| Bounding Box Size         | 0% x 0%             | 9% x 4%                                                                                                                                                                                                                                                        | 0% x 0%            |
| Clock Region Distance     | (0, 0)              | (0, 1)                                                                                                                                                                                                                                                         | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                            335 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                   | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                             49 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                             49 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT5 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT2 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                            | clk                |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                            | clk                |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                           | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                           | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                             35 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                         | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                         | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[52]/C    | muon_cand_3.pt[0]/C                                                                                                                                                                                                                                            | sr_p.sr_1[248]/C   |
| End Point Pin             | muon_cand_3.pt[0]/D | sr_p.sr_1[248]/D                                                                                                                                                                                                                                               | sr_p.sr_2[248]/D   |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                          Path #10                                                                                                                         | WorstPath from Dst |
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |               3.125 |                                                                                                                                                                                                                                                     3.125 |              3.125 |
| Path Delay                |               0.924 |                                                                                                                                                                                                                                                    20.835 |              0.599 |
| Logic Delay               | 0.096(11%)          | 5.211(26%)                                                                                                                                                                                                                                                | 0.095(16%)         |
| Net Delay                 | 0.828(89%)          | 15.624(74%)                                                                                                                                                                                                                                               | 0.504(84%)         |
| Clock Skew                |              -0.116 |                                                                                                                                                                                                                                                     0.275 |             -0.547 |
| Slack                     |               2.076 |                                                                                                                                                                                                                                                   -17.443 |              1.970 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                           |                    |
| Bounding Box Size         | 0% x 0%             | 9% x 4%                                                                                                                                                                                                                                                   | 0% x 0%            |
| Clock Region Distance     | (0, 0)              | (0, 1)                                                                                                                                                                                                                                                    | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                       353 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                              | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                        48 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                        48 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT5 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT3 LUT5 LUT5 LUT4 LUT6 LUT6 LUT5 LUT6 LUT3 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                       | clk                |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                       | clk                |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                      | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                      | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                        35 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                    | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                    | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[52]/C    | muon_cand_3.pt[0]/C                                                                                                                                                                                                                                       | sr_p.sr_1[254]/C   |
| End Point Pin             | muon_cand_3.pt[0]/D | sr_p.sr_1[254]/D                                                                                                                                                                                                                                          | sr_p.sr_2[254]/D   |
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+---+---+---+---+----+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| End Point Clock | Requirement |  0  | 2 | 4 | 6 | 7 |  8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 22 | 23 | 24 | 26 | 27 | 29 | 30 | 32 | 33 | 34 | 35 | 36 | 37 | 39 | 40 | 41 | 44 | 45 | 46 | 47 | 48 | 49 |
+-----------------+-------------+-----+---+---+---+---+----+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| clk             | 3.125ns     | 744 | 4 | 3 | 1 | 2 | 11 | 1 | 10 |  2 | 13 |  1 |  3 | 12 |  4 | 12 |  2 | 15 |  1 |  5 |  5 |  5 |  8 |  8 |  1 | 15 | 10 |  6 |  2 | 13 |  2 | 15 |  8 |  2 |  6 | 16 | 10 |  1 | 11 |  6 |  4 |
+-----------------+-------------+-----+---+---+---+---+----+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+------------------+--------------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
|     Instance     |                         Module                         | Rent | Average Fanout | Total Instances |   LUT1  |    LUT2   |    LUT3   |    LUT4    |     LUT5    |     LUT6    | Memory LUT | DSP | RAMB | MUXF | URAM |
+------------------+--------------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
| (top)            |                                                wrapper | 0.54 |           2.93 |           15420 | 0(0.0%) | 152(2.2%) | 280(4.1%) | 892(13.0%) | 1439(20.9%) | 4120(59.9%) |          0 |   0 |    0 |    0 |    0 |
|  muon_sorter_1   | muon_sorter_I016_O016_D000_IORET-freq320retfan16_rev_1 | 0.84 |           4.60 |            6797 | 0(0.0%) | 151(2.2%) | 280(4.1%) | 807(11.9%) | 1439(21.2%) | 4120(60.6%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_i |                                    shift_reg_tap_256_4 | 0.00 |           1.00 |            3840 | 0(0.0%) |   0(0.0%) |   0(0.0%) |    0(0.0%) |     0(0.0%) |     0(0.0%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_o |                                  shift_reg_tap_256_4_0 | 0.00 |           1.00 |            3840 | 0(0.0%) |   0(0.0%) |   0(0.0%) |    0(0.0%) |     0(0.0%) |     0(0.0%) |          0 |   0 |    0 |    0 |    0 |
+------------------+--------------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -* -> Not computable as cell size is very small


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |        Congestion Window        |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                4 |       104% | (CLEL_R_X58Y415,CLEL_R_X66Y430) | wrapper(100%) |            0% |       5.31791 | 98%          | 0%         |   6% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| East      |                3 |       104% | (CLEM_X63Y428,CLEL_R_X66Y435)   | wrapper(100%) |            0% |       5.41741 | 99%          | 0%         |   6% |   0% | NA   | NA   | 0%  |    0% |  0% |
| South     |                2 |       122% | (CLEL_R_X62Y413,CLEM_X64Y416)   | wrapper(100%) |            0% |       5.34375 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                3 |       103% | (CLEM_X60Y412,CLEM_X64Y419)     | wrapper(100%) |            0% |       5.34598 | 99%          | 0%         |   2% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |        Congestion Window        |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     | Global |                2 |           0.029% | (CLEM_X64Y428,CLEM_X67Y431)     | wrapper(100%) |            0% |       5.40104 | 99%          | 0%         |   3% |   0% | NA   | NA   | 0%  |    0% |  0% |
| South     | Global |                3 |           0.230% | (CLEM_X58Y426,CLEM_X67Y449)     | wrapper(100%) |            0% |       4.92743 | 92%          | 0%         |   6% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| East      | Global |                4 |           0.169% | (CLEM_X58Y425,CLEM_X65Y448)     | wrapper(100%) |            0% |       5.04451 | 94%          | 0%         |   7% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| West      | Global |                4 |           0.200% | (CLEM_X59Y409,CLEM_X66Y448)     | wrapper(100%) |            0% |       5.21932 | 97%          | 0%         |   7% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| North     | Long   |                1 |           0.003% | (CLEM_X57Y425,CLEM_X58Y426)     | wrapper(100%) |            0% |       3.89583 | 68%          | 0%         |  79% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     | Long   |                2 |           0.035% | (CLEM_X57Y435,CLEM_X60Y441)     | wrapper(100%) |            0% |       3.35119 | 62%          | 0%         |  13% |   0% | NA   | NA   | 0%  |    0% |  0% |
| East      | Long   |                1 |           0.022% | (CLEM_X60Y444,CLEM_X61Y449)     | wrapper(100%) |            0% |       5.26389 | 100%         | 0%         |   6% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      | Long   |                1 |           0.013% | (CLEM_X63Y429,CLEM_X64Y432)     | wrapper(100%) |            0% |       5.48958 | 98%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     | Short  |                3 |           0.128% | (CLEM_X60Y410,CLEM_X67Y421)     | wrapper(100%) |            0% |       5.19097 | 98%          | 0%         |   6% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| South     | Short  |                5 |           0.382% | (CLEM_X56Y412,CLEM_X71Y451)     | wrapper(100%) |            0% |       3.64505 | 68%          | 0%         |  12% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Short  |                5 |           0.383% | (CLEL_R_X53Y409,CLEL_R_X68Y448) | wrapper(100%) |            0% |       3.70755 | 69%          | 0%         |  11% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Short  |                5 |           0.358% | (CLEM_X56Y403,CLEM_X71Y450)     | wrapper(100%) |            0% |       3.34733 | 62%          | 0%         |  15% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
+-----------+--------+------------------+------------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-----------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |      Congestion Window      |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-----------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| East      |                0 |        87% | (CLEM_X64Y428,CLEM_X64Y428) | wrapper(100%) |            0% |         5.375 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                0 |        87% | (CLEM_X59Y443,CLEM_X59Y443) | wrapper(100%) |            0% |          5.25 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                0 |        86% | (CLEM_X60Y442,CLEM_X60Y442) | wrapper(100%) |            0% |          5.25 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                0 |        87% | (CLEM_X60Y440,CLEM_X60Y440) | wrapper(100%) |            0% |         5.375 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                0 |        85% | (CLEM_X67Y429,CLEM_X67Y429) | wrapper(100%) |            0% |         5.375 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                0 |        86% | (CLEM_X65Y438,CLEM_X65Y438) | wrapper(100%) |            0% |          5.25 | 100%         | 0%         |  12% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+-----------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* Congested regions with less than 85% congestion are not reported.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEM_X65Y415   | 384             | 502          | 48%                  | wrapper(100%) | Y                   |
| CLEM_X65Y418   | 384             | 499          | 48%                  | wrapper(100%) | Y                   |
| CLEM_X65Y417   | 384             | 500          | 48%                  | wrapper(100%) | Y                   |
| CLEM_X64Y417   | 380             | 500          | 48%                  | wrapper(100%) | Y                   |
| CLEM_X65Y416   | 384             | 501          | 47%                  | wrapper(100%) | Y                   |
| CLEM_X64Y418   | 380             | 499          | 47%                  | wrapper(100%) | Y                   |
| CLEM_X64Y415   | 380             | 502          | 46%                  | wrapper(100%) | Y                   |
| CLEL_R_X63Y417 | 379             | 500          | 46%                  | wrapper(100%) | Y                   |
| CLEM_X65Y419   | 384             | 498          | 46%                  | wrapper(100%) | Y                   |
| CLEM_X64Y416   | 380             | 501          | 46%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEL_R_X63Y445 | 379             | 471          | 41%                  | wrapper(100%) | Y                   |
| CLEL_R_X63Y444 | 379             | 472          | 41%                  | wrapper(100%) | Y                   |
| CLEM_X61Y425   | 368             | 491          | 41%                  | wrapper(100%) | Y                   |
| CLEM_X64Y443   | 380             | 473          | 41%                  | wrapper(100%) | Y                   |
| CLEM_X63Y445   | 377             | 471          | 40%                  | wrapper(100%) | Y                   |
| CLEM_X61Y442   | 368             | 474          | 40%                  | wrapper(100%) | Y                   |
| CLEL_R_X62Y425 | 374             | 491          | 40%                  | wrapper(100%) | Y                   |
| CLEL_R_X62Y445 | 374             | 471          | 40%                  | wrapper(100%) | Y                   |
| CLEM_X60Y434   | 363             | 482          | 40%                  | wrapper(100%) | Y                   |
| CLEL_R_X60Y442 | 365             | 474          | 39%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


