[INF:CM0023] Creating log file ../../build/regression/IndexPartSelectBind/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<134> s<133> l<1:1> el<1:0>
n<> u<2> t<Package> p<131> s<3> l<1:1> el<1:8>
n<pkg> u<3> t<StringConst> p<131> s<18> l<1:9> el<1:12>
n<> u<4> t<Struct_keyword> p<5> l<4:9> el<4:15>
n<> u<5> t<Struct_union> p<13> c<4> s<12> l<4:9> el<4:15>
n<uvm_reg_data_t> u<6> t<StringConst> p<7> l<5:3> el<5:17>
n<> u<7> t<Data_type> p<8> c<6> l<5:3> el<5:17>
n<> u<8> t<Data_type_or_void> p<12> c<7> s<11> l<5:3> el<5:17>
n<data> u<9> t<StringConst> p<10> l<5:18> el<5:22>
n<> u<10> t<Variable_decl_assignment> p<11> c<9> l<5:18> el<5:22>
n<> u<11> t<List_of_variable_decl_assignments> p<12> c<10> l<5:18> el<5:22>
n<> u<12> t<Struct_union_member> p<13> c<8> l<5:3> el<5:23>
n<> u<13> t<Data_type> p<15> c<5> s<14> l<4:9> el<6:2>
n<uvm_reg_bus_op> u<14> t<StringConst> p<15> l<6:3> el<6:17>
n<> u<15> t<Type_declaration> p<16> c<13> l<4:1> el<6:18>
n<> u<16> t<Data_declaration> p<17> c<15> l<4:1> el<6:18>
n<> u<17> t<Package_or_generate_item_declaration> p<18> c<16> l<4:1> el<6:18>
n<> u<18> t<Package_item> p<131> c<17> s<129> l<4:1> el<6:18>
n<tt> u<19> t<StringConst> p<127> s<124> l<8:7> el<8:9>
n<> u<20> t<MethodQualifier_Virtual> p<123> s<122> l<10:1> el<10:8>
n<uvm_sequence_item> u<21> t<StringConst> p<22> l<10:18> el<10:35>
n<> u<22> t<Data_type> p<23> c<21> l<10:18> el<10:35>
n<> u<23> t<Function_data_type> p<24> c<22> l<10:18> el<10:35>
n<> u<24> t<Function_data_type_or_implicit> p<121> c<23> s<25> l<10:18> el<10:35>
n<reg2bus> u<25> t<StringConst> p<121> s<32> l<10:36> el<10:43>
n<> u<26> t<TfPortDir_Ref> p<31> s<29> l<10:44> el<10:53>
n<uvm_reg_bus_op> u<27> t<StringConst> p<28> l<10:54> el<10:68>
n<> u<28> t<Data_type> p<29> c<27> l<10:54> el<10:68>
n<> u<29> t<Data_type_or_implicit> p<31> c<28> s<30> l<10:54> el<10:68>
n<rw> u<30> t<StringConst> p<31> l<10:69> el<10:71>
n<> u<31> t<Tf_port_item> p<32> c<26> l<10:44> el<10:71>
n<> u<32> t<Tf_port_list> p<121> c<31> s<110> l<10:44> el<10:71>
n<> u<33> t<IntegerAtomType_Int> p<34> l<12:6> el<12:9>
n<> u<34> t<Data_type> p<40> c<33> s<35> l<12:6> el<12:9>
n<i> u<35> t<StringConst> p<40> s<39> l<12:10> el<12:11>
n<0> u<36> t<IntConst> p<37> l<12:14> el<12:15>
n<> u<37> t<Primary_literal> p<38> c<36> l<12:14> el<12:15>
n<> u<38> t<Primary> p<39> c<37> l<12:14> el<12:15>
n<> u<39> t<Expression> p<40> c<38> l<12:14> el<12:15>
n<> u<40> t<For_variable_declaration> p<41> c<34> l<12:6> el<12:15>
n<> u<41> t<For_initialization> p<107> c<40> s<51> l<12:6> el<12:15>
n<i> u<42> t<StringConst> p<43> l<12:17> el<12:18>
n<> u<43> t<Primary_literal> p<44> c<42> l<12:17> el<12:18>
n<> u<44> t<Primary> p<45> c<43> l<12:17> el<12:18>
n<> u<45> t<Expression> p<51> c<44> s<50> l<12:17> el<12:18>
n<nbytes> u<46> t<StringConst> p<47> l<12:21> el<12:27>
n<> u<47> t<Primary_literal> p<48> c<46> l<12:21> el<12:27>
n<> u<48> t<Primary> p<49> c<47> l<12:21> el<12:27>
n<> u<49> t<Expression> p<51> c<48> l<12:21> el<12:27>
n<> u<50> t<BinOp_Less> p<51> s<49> l<12:19> el<12:20>
n<> u<51> t<Expression> p<107> c<45> s<60> l<12:17> el<12:27>
n<i> u<52> t<StringConst> p<53> l<12:29> el<12:30>
n<> u<53> t<Ps_or_hierarchical_identifier> p<56> c<52> s<55> l<12:29> el<12:30>
n<> u<54> t<Bit_select> p<55> l<12:30> el<12:30>
n<> u<55> t<Select> p<56> c<54> l<12:30> el<12:30>
n<> u<56> t<Variable_lvalue> p<58> c<53> s<57> l<12:29> el<12:30>
n<> u<57> t<IncDec_PlusPlus> p<58> l<12:30> el<12:32>
n<> u<58> t<Inc_or_dec_expression> p<59> c<56> l<12:29> el<12:32>
n<> u<59> t<For_step_assignment> p<60> c<58> l<12:29> el<12:32>
n<> u<60> t<For_step> p<107> c<59> s<105> l<12:29> el<12:32>
n<rw> u<61> t<StringConst> p<62> l<13:4> el<13:6>
n<> u<62> t<Ps_or_hierarchical_identifier> p<70> c<61> s<69> l<13:4> el<13:6>
n<data> u<63> t<StringConst> p<69> s<68> l<13:7> el<13:11>
n<i> u<64> t<StringConst> p<65> l<13:12> el<13:13>
n<> u<65> t<Primary_literal> p<66> c<64> l<13:12> el<13:13>
n<> u<66> t<Primary> p<67> c<65> l<13:12> el<13:13>
n<> u<67> t<Expression> p<68> c<66> l<13:12> el<13:13>
n<> u<68> t<Bit_select> p<69> c<67> l<13:11> el<13:14>
n<> u<69> t<Select> p<70> c<63> l<13:6> el<13:14>
n<> u<70> t<Variable_lvalue> p<96> c<62> s<71> l<13:4> el<13:14>
n<> u<71> t<AssignOp_Assign> p<96> s<95> l<13:15> el<13:16>
n<rw> u<72> t<StringConst> p<93> s<73> l<13:17> el<13:19>
n<data> u<73> t<StringConst> p<93> s<92> l<13:20> el<13:24>
n<> u<74> t<Bit_select> p<92> s<91> l<13:24> el<13:24>
n<i> u<75> t<StringConst> p<76> l<13:25> el<13:26>
n<> u<76> t<Primary_literal> p<77> c<75> l<13:25> el<13:26>
n<> u<77> t<Primary> p<78> c<76> l<13:25> el<13:26>
n<> u<78> t<Expression> p<84> c<77> s<83> l<13:25> el<13:26>
n<8> u<79> t<IntConst> p<80> l<13:27> el<13:28>
n<> u<80> t<Primary_literal> p<81> c<79> l<13:27> el<13:28>
n<> u<81> t<Primary> p<82> c<80> l<13:27> el<13:28>
n<> u<82> t<Expression> p<84> c<81> l<13:27> el<13:28>
n<> u<83> t<BinOp_Mult> p<84> s<82> l<13:26> el<13:27>
n<> u<84> t<Expression> p<90> c<78> s<85> l<13:25> el<13:28>
n<> u<85> t<IncPartSelectOp> p<90> s<89> l<13:28> el<13:30>
n<8> u<86> t<IntConst> p<87> l<13:30> el<13:31>
n<> u<87> t<Primary_literal> p<88> c<86> l<13:30> el<13:31>
n<> u<88> t<Constant_primary> p<89> c<87> l<13:30> el<13:31>
n<> u<89> t<Constant_expression> p<90> c<88> l<13:30> el<13:31>
n<> u<90> t<Indexed_range> p<91> c<84> l<13:25> el<13:31>
n<> u<91> t<Part_select_range> p<92> c<90> l<13:25> el<13:31>
n<> u<92> t<Select> p<93> c<74> l<13:24> el<13:32>
n<> u<93> t<Complex_func_call> p<94> c<72> l<13:17> el<13:32>
n<> u<94> t<Primary> p<95> c<93> l<13:17> el<13:32>
n<> u<95> t<Expression> p<96> c<94> l<13:17> el<13:32>
n<> u<96> t<Operator_assignment> p<97> c<70> l<13:4> el<13:32>
n<> u<97> t<Blocking_assignment> p<98> c<96> l<13:4> el<13:32>
n<> u<98> t<Statement_item> p<99> c<97> l<13:4> el<13:33>
n<> u<99> t<Statement> p<100> c<98> l<13:4> el<13:33>
n<> u<100> t<Statement_or_null> p<102> c<99> s<101> l<13:4> el<13:33>
n<> u<101> t<End> p<102> l<15:1> el<15:4>
n<> u<102> t<Seq_block> p<103> c<100> l<12:34> el<15:4>
n<> u<103> t<Statement_item> p<104> c<102> l<12:34> el<15:4>
n<> u<104> t<Statement> p<105> c<103> l<12:34> el<15:4>
n<> u<105> t<Statement_or_null> p<107> c<104> l<12:34> el<15:4>
n<> u<106> t<For> p<107> s<41> l<12:1> el<12:4>
n<> u<107> t<Loop_statement> p<108> c<106> l<12:1> el<15:4>
n<> u<108> t<Statement_item> p<109> c<107> l<12:1> el<15:4>
n<> u<109> t<Statement> p<110> c<108> l<12:1> el<15:4>
n<> u<110> t<Function_statement_or_null> p<121> c<109> s<119> l<12:1> el<15:4>
n<gp> u<111> t<StringConst> p<112> l<17:8> el<17:10>
n<> u<112> t<Primary_literal> p<113> c<111> l<17:8> el<17:10>
n<> u<113> t<Primary> p<114> c<112> l<17:8> el<17:10>
n<> u<114> t<Expression> p<116> c<113> l<17:8> el<17:10>
n<> u<115> t<ReturnStmt> p<116> s<114> l<17:1> el<17:7>
n<> u<116> t<Jump_statement> p<117> c<115> l<17:1> el<17:11>
n<> u<117> t<Statement_item> p<118> c<116> l<17:1> el<17:11>
n<> u<118> t<Statement> p<119> c<117> l<17:1> el<17:11>
n<> u<119> t<Function_statement_or_null> p<121> c<118> s<120> l<17:1> el<17:11>
n<> u<120> t<Endfunction> p<121> l<19:1> el<19:12>
n<> u<121> t<Function_body_declaration> p<122> c<24> l<10:18> el<19:12>
n<> u<122> t<Function_declaration> p<123> c<121> l<10:9> el<19:12>
n<> u<123> t<Class_method> p<124> c<20> l<10:1> el<19:12>
n<> u<124> t<Class_item> p<127> c<123> s<126> l<10:1> el<19:12>
n<> u<125> t<Class> p<127> s<19> l<8:1> el<8:6>
n<> u<126> t<Endclass> p<127> l<21:1> el<21:9>
n<> u<127> t<Class_declaration> p<128> c<125> l<8:1> el<21:9>
n<> u<128> t<Package_or_generate_item_declaration> p<129> c<127> l<8:1> el<21:9>
n<> u<129> t<Package_item> p<131> c<128> s<130> l<8:1> el<21:9>
n<> u<130> t<Endpackage> p<131> l<23:1> el<23:11>
n<> u<131> t<Package_declaration> p<132> c<2> l<1:1> el<23:11>
n<> u<132> t<Description> p<133> c<131> l<1:1> el<23:11>
n<> u<133> t<Source_text> p<134> c<132> l<1:1> el<23:11>
n<> u<134> t<Top_level_rule> c<1> l<1:1> el<25:1>
[WRN:PA0205] dut.sv:1:1: No timescale set for "pkg".

[INF:CP0300] Compilation...

[INF:CP0301] dut.sv:1:1: Compile package "pkg".

[INF:CP0302] dut.sv:8:1: Compile class "pkg::tt".

[INF:EL0526] Design Elaboration...

[NTE:EL0508] Nb Top level modules: 0.

[NTE:EL0509] Max instance depth: 0.

[NTE:EL0510] Nb instances: 0.

[NTE:EL0511] Nb leaf instances: 0.

[ERR:CP0317] dut.sv:10:1: Undefined type "uvm_sequence_item".

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/IndexPartSelectBind/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/IndexPartSelectBind/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/IndexPartSelectBind/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (unnamed)
|vpiElaborated:1
|vpiName:unnamed
|uhdmallPackages:
\_package: pkg (pkg::), file:dut.sv, line:1:1, endln:23:11
  |vpiParent:
  \_design: (unnamed)
  |vpiName:pkg
  |vpiFullName:pkg::
  |vpiTypedef:
  \_struct_typespec: (pkg::uvm_reg_bus_op), line:4:9, endln:4:15
    |vpiParent:
    \_package: pkg (pkg::), file:dut.sv, line:1:1, endln:23:11
    |vpiName:pkg::uvm_reg_bus_op
    |vpiInstance:
    \_package: pkg (pkg::), file:dut.sv, line:1:1, endln:23:11
    |vpiTypespecMember:
    \_typespec_member: (data), line:5:18, endln:5:22
      |vpiParent:
      \_struct_typespec: (pkg::uvm_reg_bus_op), line:4:9, endln:4:15
      |vpiName:data
      |vpiTypespec:
      \_unsupported_typespec: (uvm_reg_data_t), line:5:3, endln:5:17
        |vpiParent:
        \_typespec_member: (data), line:5:18, endln:5:22
        |vpiName:uvm_reg_data_t
        |vpiInstance:
        \_package: (pkg), file:
      |vpiRefFile:dut.sv
      |vpiRefLineNo:5
      |vpiRefColumnNo:3
      |vpiRefEndLineNo:5
      |vpiRefEndColumnNo:17
  |vpiDefName:pkg
|uhdmtopPackages:
\_package: pkg (pkg::), file:dut.sv, line:1:1, endln:23:11
  |vpiParent:
  \_design: (unnamed)
  |vpiName:pkg
  |vpiFullName:pkg::
  |vpiTypedef:
  \_struct_typespec: (pkg::uvm_reg_bus_op), line:4:9, endln:4:15
    |vpiParent:
    \_package: pkg (pkg::), file:dut.sv, line:1:1, endln:23:11
    |vpiName:pkg::uvm_reg_bus_op
    |vpiInstance:
    \_package: pkg (pkg::), file:dut.sv, line:1:1, endln:23:11
    |vpiTypespecMember:
    \_typespec_member: (data), line:5:18, endln:5:22
      |vpiParent:
      \_struct_typespec: (pkg::uvm_reg_bus_op), line:4:9, endln:4:15
      |vpiName:data
      |vpiTypespec:
      \_unsupported_typespec: (uvm_reg_data_t), line:5:3, endln:5:17
        |vpiParent:
        \_typespec_member: (data), line:5:18, endln:5:22
        |vpiName:uvm_reg_data_t
        |vpiInstance:
        \_package: pkg (pkg::), file:dut.sv, line:1:1, endln:23:11
      |vpiRefFile:dut.sv
      |vpiRefLineNo:5
      |vpiRefColumnNo:3
      |vpiRefEndLineNo:5
      |vpiRefEndColumnNo:17
  |vpiDefName:pkg
  |vpiTop:1
  |vpiClassDefn:
  \_class_defn: (pkg::tt), file:dut.sv, line:8:1, endln:21:9
    |vpiParent:
    \_package: pkg (pkg::), file:dut.sv, line:1:1, endln:23:11
    |vpiName:tt
    |vpiFullName:pkg::tt
    |vpiMethod:
    \_function: (pkg::tt::reg2bus), line:10:1, endln:10:8
      |vpiParent:
      \_class_defn: (pkg::tt), file:dut.sv, line:8:1, endln:21:9
      |vpiName:reg2bus
      |vpiFullName:pkg::tt::reg2bus
      |vpiMethod:1
      |vpiVisibility:1
      |vpiVirtual:1
      |vpiReturn:
      \_ref_var: , line:10:18, endln:10:35
        |vpiTypespec:
        \_unsupported_typespec: (uvm_sequence_item), line:10:18, endln:10:35
          |vpiName:uvm_sequence_item
      |vpiParent:
      \_class_defn: (pkg::tt), file:dut.sv, line:8:1, endln:21:9
      |vpiIODecl:
      \_io_decl: (rw), line:10:69, endln:10:71
        |vpiParent:
        \_function: (pkg::tt::reg2bus), line:10:1, endln:10:8
        |vpiDirection:6
        |vpiName:rw
        |vpiTypedef:
        \_struct_typespec: (pkg::uvm_reg_bus_op), line:4:9, endln:4:15
      |vpiStmt:
      \_begin: (pkg::tt::reg2bus)
        |vpiParent:
        \_function: (pkg::tt::reg2bus), line:10:1, endln:10:8
        |vpiFullName:pkg::tt::reg2bus
        |vpiStmt:
        \_for_stmt: (pkg::tt::reg2bus), line:12:1, endln:12:4
          |vpiParent:
          \_begin: (pkg::tt::reg2bus)
          |vpiFullName:pkg::tt::reg2bus
          |vpiForInitStmt:
          \_assign_stmt: , line:12:6, endln:12:15
            |vpiParent:
            \_for_stmt: (pkg::tt::reg2bus), line:12:1, endln:12:4
            |vpiRhs:
            \_constant: , line:12:14, endln:12:15
              |vpiParent:
              \_assign_stmt: , line:12:6, endln:12:15
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
            |vpiLhs:
            \_int_var: (pkg::tt::reg2bus::i), line:12:10, endln:12:11
              |vpiParent:
              \_assign_stmt: , line:12:6, endln:12:15
              |vpiTypespec:
              \_int_typespec: , line:12:6, endln:12:9
                |vpiSigned:1
              |vpiName:i
              |vpiFullName:pkg::tt::reg2bus::i
              |vpiSigned:1
          |vpiForIncStmt:
          \_operation: , line:12:29, endln:12:32
            |vpiParent:
            \_for_stmt: (pkg::tt::reg2bus), line:12:1, endln:12:4
            |vpiOpType:62
            |vpiOperand:
            \_ref_obj: (pkg::tt::reg2bus::i), line:12:29, endln:12:30
              |vpiParent:
              \_operation: , line:12:29, endln:12:32
              |vpiName:i
              |vpiFullName:pkg::tt::reg2bus::i
          |vpiCondition:
          \_operation: , line:12:17, endln:12:27
            |vpiParent:
            \_for_stmt: (pkg::tt::reg2bus), line:12:1, endln:12:4
            |vpiOpType:20
            |vpiOperand:
            \_ref_obj: (pkg::tt::reg2bus::i), line:12:17, endln:12:18
              |vpiParent:
              \_operation: , line:12:17, endln:12:27
              |vpiName:i
              |vpiFullName:pkg::tt::reg2bus::i
            |vpiOperand:
            \_ref_obj: (pkg::tt::reg2bus::nbytes), line:12:21, endln:12:27
              |vpiParent:
              \_operation: , line:12:17, endln:12:27
              |vpiName:nbytes
              |vpiFullName:pkg::tt::reg2bus::nbytes
          |vpiStmt:
          \_begin: (pkg::tt::reg2bus), line:12:34, endln:15:4
            |vpiParent:
            \_for_stmt: (pkg::tt::reg2bus), line:12:1, endln:12:4
            |vpiFullName:pkg::tt::reg2bus
            |vpiStmt:
            \_assignment: , line:13:4, endln:13:32
              |vpiParent:
              \_begin: (pkg::tt::reg2bus), line:12:34, endln:15:4
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_hier_path: (rw.data[+:8]), line:13:17, endln:13:32
                |vpiParent:
                \_assignment: , line:13:4, endln:13:32
                |vpiName:rw.data[+:8]
                |vpiActual:
                \_ref_obj: (rw), line:13:17, endln:13:19
                  |vpiParent:
                  \_hier_path: (rw.data[+:8]), line:13:17, endln:13:32
                  |vpiName:rw
                  |vpiActual:
                  \_io_decl: (rw), line:10:69, endln:10:71
                |vpiActual:
                \_indexed_part_select: , line:13:20, endln:13:31
                  |vpiParent:
                  \_ref_obj: (pkg::tt::reg2bus::data)
                    |vpiParent:
                    \_hier_path: (rw.data[+:8]), line:13:17, endln:13:32
                    |vpiName:data
                    |vpiFullName:pkg::tt::reg2bus::data
                  |vpiConstantSelect:1
                  |vpiIndexedPartSelectType:1
                  |vpiBaseExpr:
                  \_operation: , line:13:25, endln:13:28
                    |vpiParent:
                    \_indexed_part_select: , line:13:20, endln:13:31
                    |vpiOpType:25
                    |vpiOperand:
                    \_ref_obj: (pkg::tt::reg2bus::data::i), line:13:25, endln:13:26
                      |vpiParent:
                      \_operation: , line:13:25, endln:13:28
                      |vpiName:i
                      |vpiFullName:pkg::tt::reg2bus::data::i
                    |vpiOperand:
                    \_constant: , line:13:27, endln:13:28
                      |vpiParent:
                      \_operation: , line:13:25, endln:13:28
                      |vpiDecompile:8
                      |vpiSize:64
                      |UINT:8
                      |vpiConstType:9
                  |vpiWidthExpr:
                  \_constant: , line:13:30, endln:13:31
                    |vpiDecompile:8
                    |vpiSize:64
                    |UINT:8
                    |vpiConstType:9
              |vpiLhs:
              \_hier_path: (rw.data), line:13:4, endln:13:14
                |vpiParent:
                \_assignment: , line:13:4, endln:13:32
                |vpiName:rw.data
                |vpiActual:
                \_ref_obj: (rw)
                  |vpiParent:
                  \_hier_path: (rw.data), line:13:4, endln:13:14
                  |vpiName:rw
                  |vpiActual:
                  \_io_decl: (rw), line:10:69, endln:10:71
                |vpiActual:
                \_bit_select: (pkg::tt::reg2bus::data), line:13:7, endln:13:11
                  |vpiParent:
                  \_ref_obj: (pkg::tt::reg2bus::data)
                    |vpiParent:
                    \_hier_path: (rw.data), line:13:4, endln:13:14
                    |vpiName:data
                    |vpiFullName:pkg::tt::reg2bus::data
                    |vpiActual:
                    \_typespec_member: (data), line:5:18, endln:5:22
                  |vpiName:data
                  |vpiFullName:pkg::tt::reg2bus::data
                  |vpiIndex:
                  \_ref_obj: (pkg::tt::reg2bus::data::i), line:13:12, endln:13:13
                    |vpiParent:
                    \_bit_select: (pkg::tt::reg2bus::data), line:13:7, endln:13:11
                    |vpiName:i
                    |vpiFullName:pkg::tt::reg2bus::data::i
        |vpiStmt:
        \_return_stmt: , line:17:1, endln:17:7
          |vpiParent:
          \_begin: (pkg::tt::reg2bus)
          |vpiCondition:
          \_ref_obj: (pkg::tt::reg2bus::gp), line:17:8, endln:17:10
            |vpiParent:
            \_return_stmt: , line:17:1, endln:17:7
            |vpiName:gp
            |vpiFullName:pkg::tt::reg2bus::gp
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 1
[   NOTE] : 4


[roundtrip]: ${SURELOG_DIR}/tests/IndexPartSelectBind/dut.sv | ${SURELOG_DIR}/build/regression/IndexPartSelectBind/roundtrip/dut_000.sv | 4 | 23 | 

