// Seed: 3777069182
module module_0;
  wire id_1;
  assign module_2.id_2 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    output tri0 id_1
    , id_14,
    input wire id_2,
    output wor id_3,
    input tri0 id_4,
    input uwire id_5
    , id_15,
    input supply1 id_6,
    input tri id_7,
    output tri0 id_8,
    output wire id_9,
    input wor id_10,
    input wire id_11,
    output tri1 id_12
);
  wire id_16;
  module_0 modCall_1 ();
  wire id_17;
endmodule
module module_2 #(
    parameter id_2 = 32'd11,
    parameter id_3 = 32'd10
) (
    id_1,
    _id_2,
    _id_3
);
  input wire _id_3;
  inout wire _id_2;
  output wire id_1;
  logic [-1 : id_3] id_4 = -1;
  logic [id_3 : 1  ==  -1] id_5 = id_3;
  logic id_6[id_2 : -1];
  assign id_1 = id_6;
  localparam id_7 = -1;
  module_0 modCall_1 ();
endmodule
