TimeQuest Timing Analyzer report for radioberry
Sat May 12 18:52:05 2018
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'
 14. Slow 1200mV 85C Model Setup: 'spi_sck'
 15. Slow 1200mV 85C Model Setup: 'spi_ce0'
 16. Slow 1200mV 85C Model Setup: 'spi_slave:spi_slave_rx2_inst|done'
 17. Slow 1200mV 85C Model Setup: 'ad9866_clk'
 18. Slow 1200mV 85C Model Setup: 'spi_slave:spi_slave_rx_inst|done'
 19. Slow 1200mV 85C Model Setup: 'virt_ad9866_rxclk'
 20. Slow 1200mV 85C Model Setup: 'clk_10mhz'
 21. Slow 1200mV 85C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 85C Model Setup: 'spi_ce1'
 23. Slow 1200mV 85C Model Hold: 'ad9866_clk'
 24. Slow 1200mV 85C Model Hold: 'spi_sck'
 25. Slow 1200mV 85C Model Hold: 'spi_ce0'
 26. Slow 1200mV 85C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 85C Model Hold: 'clk_10mhz'
 28. Slow 1200mV 85C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'
 29. Slow 1200mV 85C Model Hold: 'spi_ce1'
 30. Slow 1200mV 85C Model Hold: 'spi_slave:spi_slave_rx2_inst|done'
 31. Slow 1200mV 85C Model Hold: 'spi_slave:spi_slave_rx_inst|done'
 32. Slow 1200mV 85C Model Hold: 'virt_ad9866_rxclk'
 33. Slow 1200mV 85C Model Minimum Pulse Width: 'ad9866_clk'
 34. Slow 1200mV 85C Model Minimum Pulse Width: 'ad9866_rxclk'
 35. Slow 1200mV 85C Model Minimum Pulse Width: 'ad9866_txclk'
 36. Slow 1200mV 85C Model Minimum Pulse Width: 'spi_sck'
 37. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_10mhz'
 38. Slow 1200mV 85C Model Minimum Pulse Width: 'spi_slave:spi_slave_rx2_inst|done'
 39. Slow 1200mV 85C Model Minimum Pulse Width: 'spi_slave:spi_slave_rx_inst|done'
 40. Slow 1200mV 85C Model Minimum Pulse Width: 'spi_ce1'
 41. Slow 1200mV 85C Model Minimum Pulse Width: 'spi_ce0'
 42. Slow 1200mV 85C Model Minimum Pulse Width: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'
 43. Slow 1200mV 85C Model Minimum Pulse Width: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'
 44. Setup Times
 45. Hold Times
 46. Clock to Output Times
 47. Minimum Clock to Output Times
 48. Propagation Delay
 49. Minimum Propagation Delay
 50. MTBF Summary
 51. Synchronizer Summary
 52. Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
 53. Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
 54. Synchronizer Chain #3: Worst-Case MTBF is Greater than 1 Billion Years
 55. Synchronizer Chain #4: Worst-Case MTBF is Greater than 1 Billion Years
 56. Synchronizer Chain #5: Worst-Case MTBF is Greater than 1 Billion Years
 57. Synchronizer Chain #6: Worst-Case MTBF is Greater than 1 Billion Years
 58. Synchronizer Chain #7: Worst-Case MTBF is Greater than 1 Billion Years
 59. Synchronizer Chain #8: Worst-Case MTBF is Greater than 1 Billion Years
 60. Synchronizer Chain #9: Worst-Case MTBF is Greater than 1 Billion Years
 61. Synchronizer Chain #10: Worst-Case MTBF is Greater than 1 Billion Years
 62. Synchronizer Chain #11: Worst-Case MTBF is Greater than 1 Billion Years
 63. Synchronizer Chain #12: Worst-Case MTBF is Greater than 1 Billion Years
 64. Synchronizer Chain #13: Worst-Case MTBF is Greater than 1 Billion Years
 65. Synchronizer Chain #14: Worst-Case MTBF is Greater than 1 Billion Years
 66. Synchronizer Chain #15: Worst-Case MTBF is Greater than 1 Billion Years
 67. Synchronizer Chain #16: Worst-Case MTBF is Greater than 1 Billion Years
 68. Synchronizer Chain #17: Worst-Case MTBF is Greater than 1 Billion Years
 69. Synchronizer Chain #18: Worst-Case MTBF is Greater than 1 Billion Years
 70. Synchronizer Chain #19: Worst-Case MTBF is Greater than 1 Billion Years
 71. Synchronizer Chain #20: Worst-Case MTBF is Greater than 1 Billion Years
 72. Synchronizer Chain #21: Worst-Case MTBF is Greater than 1 Billion Years
 73. Synchronizer Chain #22: Worst-Case MTBF is Greater than 1 Billion Years
 74. Synchronizer Chain #23: Worst-Case MTBF is Greater than 1 Billion Years
 75. Synchronizer Chain #24: Worst-Case MTBF is Greater than 1 Billion Years
 76. Synchronizer Chain #25: Worst-Case MTBF is Greater than 1 Billion Years
 77. Synchronizer Chain #26: Worst-Case MTBF is Greater than 1 Billion Years
 78. Synchronizer Chain #27: Worst-Case MTBF is Greater than 1 Billion Years
 79. Synchronizer Chain #28: Worst-Case MTBF is Greater than 1 Billion Years
 80. Synchronizer Chain #29: Worst-Case MTBF is Greater than 1 Billion Years
 81. Synchronizer Chain #30: Worst-Case MTBF is Greater than 1 Billion Years
 82. Synchronizer Chain #31: Worst-Case MTBF is Greater than 1 Billion Years
 83. Synchronizer Chain #32: Worst-Case MTBF is Greater than 1 Billion Years
 84. Synchronizer Chain #33: Worst-Case MTBF is Greater than 1 Billion Years
 85. Synchronizer Chain #34: Worst-Case MTBF is Greater than 1 Billion Years
 86. Synchronizer Chain #35: Worst-Case MTBF is Greater than 1 Billion Years
 87. Synchronizer Chain #36: Worst-Case MTBF is Greater than 1 Billion Years
 88. Slow 1200mV 0C Model Fmax Summary
 89. Slow 1200mV 0C Model Setup Summary
 90. Slow 1200mV 0C Model Hold Summary
 91. Slow 1200mV 0C Model Recovery Summary
 92. Slow 1200mV 0C Model Removal Summary
 93. Slow 1200mV 0C Model Minimum Pulse Width Summary
 94. Slow 1200mV 0C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'
 95. Slow 1200mV 0C Model Setup: 'spi_sck'
 96. Slow 1200mV 0C Model Setup: 'spi_ce0'
 97. Slow 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx2_inst|done'
 98. Slow 1200mV 0C Model Setup: 'ad9866_clk'
 99. Slow 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx_inst|done'
100. Slow 1200mV 0C Model Setup: 'virt_ad9866_rxclk'
101. Slow 1200mV 0C Model Setup: 'clk_10mhz'
102. Slow 1200mV 0C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'
103. Slow 1200mV 0C Model Setup: 'spi_ce1'
104. Slow 1200mV 0C Model Hold: 'ad9866_clk'
105. Slow 1200mV 0C Model Hold: 'spi_sck'
106. Slow 1200mV 0C Model Hold: 'clk_10mhz'
107. Slow 1200mV 0C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'
108. Slow 1200mV 0C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'
109. Slow 1200mV 0C Model Hold: 'spi_ce1'
110. Slow 1200mV 0C Model Hold: 'spi_ce0'
111. Slow 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx2_inst|done'
112. Slow 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx_inst|done'
113. Slow 1200mV 0C Model Hold: 'virt_ad9866_rxclk'
114. Slow 1200mV 0C Model Minimum Pulse Width: 'ad9866_clk'
115. Slow 1200mV 0C Model Minimum Pulse Width: 'ad9866_rxclk'
116. Slow 1200mV 0C Model Minimum Pulse Width: 'ad9866_txclk'
117. Slow 1200mV 0C Model Minimum Pulse Width: 'spi_sck'
118. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_10mhz'
119. Slow 1200mV 0C Model Minimum Pulse Width: 'spi_slave:spi_slave_rx_inst|done'
120. Slow 1200mV 0C Model Minimum Pulse Width: 'spi_slave:spi_slave_rx2_inst|done'
121. Slow 1200mV 0C Model Minimum Pulse Width: 'spi_ce1'
122. Slow 1200mV 0C Model Minimum Pulse Width: 'spi_ce0'
123. Slow 1200mV 0C Model Minimum Pulse Width: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'
124. Slow 1200mV 0C Model Minimum Pulse Width: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'
125. Setup Times
126. Hold Times
127. Clock to Output Times
128. Minimum Clock to Output Times
129. Propagation Delay
130. Minimum Propagation Delay
131. MTBF Summary
132. Synchronizer Summary
133. Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
134. Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
135. Synchronizer Chain #3: Worst-Case MTBF is Greater than 1 Billion Years
136. Synchronizer Chain #4: Worst-Case MTBF is Greater than 1 Billion Years
137. Synchronizer Chain #5: Worst-Case MTBF is Greater than 1 Billion Years
138. Synchronizer Chain #6: Worst-Case MTBF is Greater than 1 Billion Years
139. Synchronizer Chain #7: Worst-Case MTBF is Greater than 1 Billion Years
140. Synchronizer Chain #8: Worst-Case MTBF is Greater than 1 Billion Years
141. Synchronizer Chain #9: Worst-Case MTBF is Greater than 1 Billion Years
142. Synchronizer Chain #10: Worst-Case MTBF is Greater than 1 Billion Years
143. Synchronizer Chain #11: Worst-Case MTBF is Greater than 1 Billion Years
144. Synchronizer Chain #12: Worst-Case MTBF is Greater than 1 Billion Years
145. Synchronizer Chain #13: Worst-Case MTBF is Greater than 1 Billion Years
146. Synchronizer Chain #14: Worst-Case MTBF is Greater than 1 Billion Years
147. Synchronizer Chain #15: Worst-Case MTBF is Greater than 1 Billion Years
148. Synchronizer Chain #16: Worst-Case MTBF is Greater than 1 Billion Years
149. Synchronizer Chain #17: Worst-Case MTBF is Greater than 1 Billion Years
150. Synchronizer Chain #18: Worst-Case MTBF is Greater than 1 Billion Years
151. Synchronizer Chain #19: Worst-Case MTBF is Greater than 1 Billion Years
152. Synchronizer Chain #20: Worst-Case MTBF is Greater than 1 Billion Years
153. Synchronizer Chain #21: Worst-Case MTBF is Greater than 1 Billion Years
154. Synchronizer Chain #22: Worst-Case MTBF is Greater than 1 Billion Years
155. Synchronizer Chain #23: Worst-Case MTBF is Greater than 1 Billion Years
156. Synchronizer Chain #24: Worst-Case MTBF is Greater than 1 Billion Years
157. Synchronizer Chain #25: Worst-Case MTBF is Greater than 1 Billion Years
158. Synchronizer Chain #26: Worst-Case MTBF is Greater than 1 Billion Years
159. Synchronizer Chain #27: Worst-Case MTBF is Greater than 1 Billion Years
160. Synchronizer Chain #28: Worst-Case MTBF is Greater than 1 Billion Years
161. Synchronizer Chain #29: Worst-Case MTBF is Greater than 1 Billion Years
162. Synchronizer Chain #30: Worst-Case MTBF is Greater than 1 Billion Years
163. Synchronizer Chain #31: Worst-Case MTBF is Greater than 1 Billion Years
164. Synchronizer Chain #32: Worst-Case MTBF is Greater than 1 Billion Years
165. Synchronizer Chain #33: Worst-Case MTBF is Greater than 1 Billion Years
166. Synchronizer Chain #34: Worst-Case MTBF is Greater than 1 Billion Years
167. Synchronizer Chain #35: Worst-Case MTBF is Greater than 1 Billion Years
168. Synchronizer Chain #36: Worst-Case MTBF is Greater than 1 Billion Years
169. Fast 1200mV 0C Model Setup Summary
170. Fast 1200mV 0C Model Hold Summary
171. Fast 1200mV 0C Model Recovery Summary
172. Fast 1200mV 0C Model Removal Summary
173. Fast 1200mV 0C Model Minimum Pulse Width Summary
174. Fast 1200mV 0C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'
175. Fast 1200mV 0C Model Setup: 'spi_sck'
176. Fast 1200mV 0C Model Setup: 'ad9866_clk'
177. Fast 1200mV 0C Model Setup: 'spi_ce0'
178. Fast 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx2_inst|done'
179. Fast 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx_inst|done'
180. Fast 1200mV 0C Model Setup: 'virt_ad9866_rxclk'
181. Fast 1200mV 0C Model Setup: 'clk_10mhz'
182. Fast 1200mV 0C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'
183. Fast 1200mV 0C Model Setup: 'spi_ce1'
184. Fast 1200mV 0C Model Hold: 'spi_sck'
185. Fast 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx2_inst|done'
186. Fast 1200mV 0C Model Hold: 'ad9866_clk'
187. Fast 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx_inst|done'
188. Fast 1200mV 0C Model Hold: 'spi_ce0'
189. Fast 1200mV 0C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'
190. Fast 1200mV 0C Model Hold: 'spi_ce1'
191. Fast 1200mV 0C Model Hold: 'clk_10mhz'
192. Fast 1200mV 0C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'
193. Fast 1200mV 0C Model Hold: 'virt_ad9866_rxclk'
194. Fast 1200mV 0C Model Minimum Pulse Width: 'ad9866_clk'
195. Fast 1200mV 0C Model Minimum Pulse Width: 'ad9866_rxclk'
196. Fast 1200mV 0C Model Minimum Pulse Width: 'ad9866_txclk'
197. Fast 1200mV 0C Model Minimum Pulse Width: 'spi_sck'
198. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_10mhz'
199. Fast 1200mV 0C Model Minimum Pulse Width: 'spi_ce0'
200. Fast 1200mV 0C Model Minimum Pulse Width: 'spi_ce1'
201. Fast 1200mV 0C Model Minimum Pulse Width: 'spi_slave:spi_slave_rx2_inst|done'
202. Fast 1200mV 0C Model Minimum Pulse Width: 'spi_slave:spi_slave_rx_inst|done'
203. Fast 1200mV 0C Model Minimum Pulse Width: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'
204. Fast 1200mV 0C Model Minimum Pulse Width: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'
205. Setup Times
206. Hold Times
207. Clock to Output Times
208. Minimum Clock to Output Times
209. Propagation Delay
210. Minimum Propagation Delay
211. MTBF Summary
212. Synchronizer Summary
213. Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
214. Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
215. Synchronizer Chain #3: Worst-Case MTBF is Greater than 1 Billion Years
216. Synchronizer Chain #4: Worst-Case MTBF is Greater than 1 Billion Years
217. Synchronizer Chain #5: Worst-Case MTBF is Greater than 1 Billion Years
218. Synchronizer Chain #6: Worst-Case MTBF is Greater than 1 Billion Years
219. Synchronizer Chain #7: Worst-Case MTBF is Greater than 1 Billion Years
220. Synchronizer Chain #8: Worst-Case MTBF is Greater than 1 Billion Years
221. Synchronizer Chain #9: Worst-Case MTBF is Greater than 1 Billion Years
222. Synchronizer Chain #10: Worst-Case MTBF is Greater than 1 Billion Years
223. Synchronizer Chain #11: Worst-Case MTBF is Greater than 1 Billion Years
224. Synchronizer Chain #12: Worst-Case MTBF is Greater than 1 Billion Years
225. Synchronizer Chain #13: Worst-Case MTBF is Greater than 1 Billion Years
226. Synchronizer Chain #14: Worst-Case MTBF is Greater than 1 Billion Years
227. Synchronizer Chain #15: Worst-Case MTBF is Greater than 1 Billion Years
228. Synchronizer Chain #16: Worst-Case MTBF is Greater than 1 Billion Years
229. Synchronizer Chain #17: Worst-Case MTBF is Greater than 1 Billion Years
230. Synchronizer Chain #18: Worst-Case MTBF is Greater than 1 Billion Years
231. Synchronizer Chain #19: Worst-Case MTBF is Greater than 1 Billion Years
232. Synchronizer Chain #20: Worst-Case MTBF is Greater than 1 Billion Years
233. Synchronizer Chain #21: Worst-Case MTBF is Greater than 1 Billion Years
234. Synchronizer Chain #22: Worst-Case MTBF is Greater than 1 Billion Years
235. Synchronizer Chain #23: Worst-Case MTBF is Greater than 1 Billion Years
236. Synchronizer Chain #24: Worst-Case MTBF is Greater than 1 Billion Years
237. Synchronizer Chain #25: Worst-Case MTBF is Greater than 1 Billion Years
238. Synchronizer Chain #26: Worst-Case MTBF is Greater than 1 Billion Years
239. Synchronizer Chain #27: Worst-Case MTBF is Greater than 1 Billion Years
240. Synchronizer Chain #28: Worst-Case MTBF is Greater than 1 Billion Years
241. Synchronizer Chain #29: Worst-Case MTBF is Greater than 1 Billion Years
242. Synchronizer Chain #30: Worst-Case MTBF is Greater than 1 Billion Years
243. Synchronizer Chain #31: Worst-Case MTBF is Greater than 1 Billion Years
244. Synchronizer Chain #32: Worst-Case MTBF is Greater than 1 Billion Years
245. Synchronizer Chain #33: Worst-Case MTBF is Greater than 1 Billion Years
246. Synchronizer Chain #34: Worst-Case MTBF is Greater than 1 Billion Years
247. Synchronizer Chain #35: Worst-Case MTBF is Greater than 1 Billion Years
248. Synchronizer Chain #36: Worst-Case MTBF is Greater than 1 Billion Years
249. Multicorner Timing Analysis Summary
250. Setup Times
251. Hold Times
252. Clock to Output Times
253. Minimum Clock to Output Times
254. Propagation Delay
255. Minimum Propagation Delay
256. Board Trace Model Assignments
257. Input Transition Times
258. Slow Corner Signal Integrity Metrics
259. Fast Corner Signal Integrity Metrics
260. Setup Transfers
261. Hold Transfers
262. Recovery Transfers
263. Removal Transfers
264. Report TCCS
265. Report RSKM
266. Unconstrained Paths
267. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; radioberry                                         ;
; Device Family      ; Cyclone III                                        ;
; Device Name        ; EP3C25E144C8                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------+
; SDC File List                                      ;
+----------------+--------+--------------------------+
; SDC File Path  ; Status ; Read at                  ;
+----------------+--------+--------------------------+
; radioberry.sdc ; OK     ; Sat May 12 18:51:40 2018 ;
+----------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------+-----------+-----------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+---------------------------------------------------------------+-----------------------------------------------------------------+
; Clock Name                                                  ; Type      ; Period    ; Frequency ; Rise  ; Fall      ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master    ; Source                                                        ; Targets                                                         ;
+-------------------------------------------------------------+-----------+-----------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+---------------------------------------------------------------+-----------------------------------------------------------------+
; ad9866_clk                                                  ; Base      ; 13.563    ; 73.73 MHz ; 0.000 ; 6.781     ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { ad9866_clk }                                                  ;
; ad9866_rxclk                                                ; Base      ; 13.563    ; 73.73 MHz ; 0.000 ; 6.781     ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { ad9866_rxclk }                                                ;
; ad9866_txclk                                                ; Base      ; 13.563    ; 73.73 MHz ; 0.000 ; 6.781     ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { ad9866_txclk }                                                ;
; clk_10mhz                                                   ; Base      ; 100.000   ; 10.0 MHz  ; 0.000 ; 50.000    ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { clk_10mhz }                                                   ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 5208.333  ; 0.19 MHz  ; 0.000 ; 2604.166  ; 50.00      ; 625       ; 12          ;       ;        ;           ;            ; false    ; clk_10mhz ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 33333.333 ; 0.03 MHz  ; 0.000 ; 16666.666 ; 50.00      ; 1000      ; 3           ;       ;        ;           ;            ; false    ; clk_10mhz ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] } ;
; spi_ce0                                                     ; Base      ; 2500.000  ; 0.4 MHz   ; 0.000 ; 1250.000  ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { spi_ce[0] }                                                   ;
; spi_ce1                                                     ; Base      ; 2500.000  ; 0.4 MHz   ; 0.000 ; 1250.000  ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { spi_ce[1] }                                                   ;
; spi_sck                                                     ; Base      ; 64.000    ; 15.63 MHz ; 0.000 ; 32.000    ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { spi_sck }                                                     ;
; spi_slave:spi_slave_rx2_inst|done                           ; Base      ; 2500.000  ; 0.4 MHz   ; 0.000 ; 1250.000  ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { spi_slave:spi_slave_rx2_inst|done }                           ;
; spi_slave:spi_slave_rx_inst|done                            ; Base      ; 2500.000  ; 0.4 MHz   ; 0.000 ; 1250.000  ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { spi_slave:spi_slave_rx_inst|done }                            ;
; virt_ad9866_clk                                             ; Virtual   ; 13.563    ; 73.73 MHz ; 0.000 ; 6.781     ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { }                                                             ;
; virt_ad9866_rxclk                                           ; Virtual   ; 13.563    ; 73.73 MHz ; 0.000 ; 6.781     ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { }                                                             ;
+-------------------------------------------------------------+-----------+-----------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+---------------------------------------------------------------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                             ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                  ; Note                                              ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------+
; 18.23 MHz  ; 18.23 MHz       ; spi_sck                                                     ;                                                   ;
; 82.22 MHz  ; 63.75 MHz       ; ad9866_clk                                                  ; limit due to minimum port rate restriction (tmin) ;
; 88.55 MHz  ; 88.55 MHz       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ;                                                   ;
; 94.68 MHz  ; 94.68 MHz       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ;                                                   ;
; 166.2 MHz  ; 166.2 MHz       ; clk_10mhz                                                   ;                                                   ;
; 205.72 MHz ; 205.72 MHz      ; spi_ce0                                                     ;                                                   ;
; 276.32 MHz ; 238.04 MHz      ; spi_ce1                                                     ; limit due to minimum period restriction (tmin)    ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                    ;
+-------------------------------------------------------------+----------+---------------+
; Clock                                                       ; Slack    ; End Point TNS ;
+-------------------------------------------------------------+----------+---------------+
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; -109.568 ; -2631.844     ;
; spi_sck                                                     ; -0.488   ; -1.770        ;
; spi_ce0                                                     ; 0.043    ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done                           ; 0.519    ; 0.000         ;
; ad9866_clk                                                  ; 0.521    ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done                            ; 1.029    ; 0.000         ;
; virt_ad9866_rxclk                                           ; 24.432   ; 0.000         ;
; clk_10mhz                                                   ; 93.983   ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1036.397 ; 0.000         ;
; spi_ce1                                                     ; 2496.381 ; 0.000         ;
+-------------------------------------------------------------+----------+---------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                   ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; ad9866_clk                                                  ; 0.209  ; 0.000         ;
; spi_sck                                                     ; 0.429  ; 0.000         ;
; spi_ce0                                                     ; 0.437  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.454  ; 0.000         ;
; clk_10mhz                                                   ; 0.454  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.455  ; 0.000         ;
; spi_ce1                                                     ; 0.455  ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done                           ; 0.515  ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done                            ; 0.614  ; 0.000         ;
; virt_ad9866_rxclk                                           ; 14.824 ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                       ;
+-------------------------------------------------------------+-----------+---------------+
; Clock                                                       ; Slack     ; End Point TNS ;
+-------------------------------------------------------------+-----------+---------------+
; ad9866_clk                                                  ; -2.123    ; -4.246        ;
; ad9866_rxclk                                                ; -2.123    ; -2.123        ;
; ad9866_txclk                                                ; -2.123    ; -2.123        ;
; spi_sck                                                     ; 31.633    ; 0.000         ;
; clk_10mhz                                                   ; 49.757    ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done                           ; 1249.541  ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done                            ; 1249.583  ; 0.000         ;
; spi_ce1                                                     ; 1249.630  ; 0.000         ;
; spi_ce0                                                     ; 1249.663  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2603.858  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 16666.334 ; 0.000         ;
+-------------------------------------------------------------+-----------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                 ;
+----------+-------------+----------------------------------------+-----------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack    ; From Node   ; To Node                                ; Launch Clock                      ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+----------+-------------+----------------------------------------+-----------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; -109.568 ; cw_speed[5] ; iambic:iambic_inst|delay[6]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.507     ; 107.003    ;
; -109.568 ; cw_speed[5] ; iambic:iambic_inst|delay[2]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.507     ; 107.003    ;
; -109.568 ; cw_speed[5] ; iambic:iambic_inst|delay[1]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.507     ; 107.003    ;
; -109.568 ; cw_speed[5] ; iambic:iambic_inst|delay[3]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.507     ; 107.003    ;
; -109.568 ; cw_speed[5] ; iambic:iambic_inst|delay[7]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.507     ; 107.003    ;
; -109.568 ; cw_speed[5] ; iambic:iambic_inst|delay[4]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.507     ; 107.003    ;
; -109.568 ; cw_speed[5] ; iambic:iambic_inst|delay[5]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.507     ; 107.003    ;
; -109.568 ; cw_speed[5] ; iambic:iambic_inst|delay[8]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.507     ; 107.003    ;
; -109.568 ; cw_speed[5] ; iambic:iambic_inst|delay[0]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.507     ; 107.003    ;
; -109.560 ; cw_speed[4] ; iambic:iambic_inst|delay[6]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.502     ; 107.000    ;
; -109.560 ; cw_speed[4] ; iambic:iambic_inst|delay[2]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.502     ; 107.000    ;
; -109.560 ; cw_speed[4] ; iambic:iambic_inst|delay[1]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.502     ; 107.000    ;
; -109.560 ; cw_speed[4] ; iambic:iambic_inst|delay[3]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.502     ; 107.000    ;
; -109.560 ; cw_speed[4] ; iambic:iambic_inst|delay[7]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.502     ; 107.000    ;
; -109.560 ; cw_speed[4] ; iambic:iambic_inst|delay[4]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.502     ; 107.000    ;
; -109.560 ; cw_speed[4] ; iambic:iambic_inst|delay[5]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.502     ; 107.000    ;
; -109.560 ; cw_speed[4] ; iambic:iambic_inst|delay[8]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.502     ; 107.000    ;
; -109.560 ; cw_speed[4] ; iambic:iambic_inst|delay[0]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.502     ; 107.000    ;
; -109.257 ; cw_speed[5] ; iambic:iambic_inst|key_state.DASHDELAY ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.983     ; 106.216    ;
; -109.249 ; cw_speed[4] ; iambic:iambic_inst|key_state.DASHDELAY ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.978     ; 106.213    ;
; -109.039 ; cw_speed[5] ; iambic:iambic_inst|key_state.SENDDASH  ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.983     ; 105.998    ;
; -109.031 ; cw_speed[4] ; iambic:iambic_inst|key_state.SENDDASH  ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.978     ; 105.995    ;
; -109.028 ; cw_speed[5] ; iambic:iambic_inst|delay[9]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.554     ; 106.416    ;
; -109.028 ; cw_speed[5] ; iambic:iambic_inst|delay[10]           ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.554     ; 106.416    ;
; -109.028 ; cw_speed[5] ; iambic:iambic_inst|delay[11]           ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.554     ; 106.416    ;
; -109.028 ; cw_speed[5] ; iambic:iambic_inst|delay[15]           ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.554     ; 106.416    ;
; -109.028 ; cw_speed[5] ; iambic:iambic_inst|delay[12]           ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.554     ; 106.416    ;
; -109.028 ; cw_speed[5] ; iambic:iambic_inst|delay[13]           ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.554     ; 106.416    ;
; -109.028 ; cw_speed[5] ; iambic:iambic_inst|delay[14]           ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.554     ; 106.416    ;
; -109.028 ; cw_speed[5] ; iambic:iambic_inst|delay[17]           ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.554     ; 106.416    ;
; -109.028 ; cw_speed[5] ; iambic:iambic_inst|delay[16]           ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.554     ; 106.416    ;
; -109.020 ; cw_speed[4] ; iambic:iambic_inst|delay[9]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.549     ; 106.413    ;
; -109.020 ; cw_speed[4] ; iambic:iambic_inst|delay[10]           ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.549     ; 106.413    ;
; -109.020 ; cw_speed[4] ; iambic:iambic_inst|delay[11]           ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.549     ; 106.413    ;
; -109.020 ; cw_speed[4] ; iambic:iambic_inst|delay[15]           ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.549     ; 106.413    ;
; -109.020 ; cw_speed[4] ; iambic:iambic_inst|delay[12]           ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.549     ; 106.413    ;
; -109.020 ; cw_speed[4] ; iambic:iambic_inst|delay[13]           ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.549     ; 106.413    ;
; -109.020 ; cw_speed[4] ; iambic:iambic_inst|delay[14]           ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.549     ; 106.413    ;
; -109.020 ; cw_speed[4] ; iambic:iambic_inst|delay[17]           ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.549     ; 106.413    ;
; -109.020 ; cw_speed[4] ; iambic:iambic_inst|delay[16]           ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.549     ; 106.413    ;
; -108.937 ; cw_speed[2] ; iambic:iambic_inst|delay[6]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.501     ; 106.378    ;
; -108.937 ; cw_speed[2] ; iambic:iambic_inst|delay[2]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.501     ; 106.378    ;
; -108.937 ; cw_speed[2] ; iambic:iambic_inst|delay[1]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.501     ; 106.378    ;
; -108.937 ; cw_speed[2] ; iambic:iambic_inst|delay[3]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.501     ; 106.378    ;
; -108.937 ; cw_speed[2] ; iambic:iambic_inst|delay[7]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.501     ; 106.378    ;
; -108.937 ; cw_speed[2] ; iambic:iambic_inst|delay[4]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.501     ; 106.378    ;
; -108.937 ; cw_speed[2] ; iambic:iambic_inst|delay[5]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.501     ; 106.378    ;
; -108.937 ; cw_speed[2] ; iambic:iambic_inst|delay[8]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.501     ; 106.378    ;
; -108.937 ; cw_speed[2] ; iambic:iambic_inst|delay[0]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.501     ; 106.378    ;
; -108.928 ; cw_speed[3] ; iambic:iambic_inst|delay[6]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.501     ; 106.369    ;
; -108.928 ; cw_speed[3] ; iambic:iambic_inst|delay[2]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.501     ; 106.369    ;
; -108.928 ; cw_speed[3] ; iambic:iambic_inst|delay[1]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.501     ; 106.369    ;
; -108.928 ; cw_speed[3] ; iambic:iambic_inst|delay[3]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.501     ; 106.369    ;
; -108.928 ; cw_speed[3] ; iambic:iambic_inst|delay[7]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.501     ; 106.369    ;
; -108.928 ; cw_speed[3] ; iambic:iambic_inst|delay[4]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.501     ; 106.369    ;
; -108.928 ; cw_speed[3] ; iambic:iambic_inst|delay[5]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.501     ; 106.369    ;
; -108.928 ; cw_speed[3] ; iambic:iambic_inst|delay[8]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.501     ; 106.369    ;
; -108.928 ; cw_speed[3] ; iambic:iambic_inst|delay[0]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.501     ; 106.369    ;
; -108.808 ; cw_speed[1] ; iambic:iambic_inst|delay[6]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.501     ; 106.249    ;
; -108.808 ; cw_speed[1] ; iambic:iambic_inst|delay[2]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.501     ; 106.249    ;
; -108.808 ; cw_speed[1] ; iambic:iambic_inst|delay[1]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.501     ; 106.249    ;
; -108.808 ; cw_speed[1] ; iambic:iambic_inst|delay[3]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.501     ; 106.249    ;
; -108.808 ; cw_speed[1] ; iambic:iambic_inst|delay[7]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.501     ; 106.249    ;
; -108.808 ; cw_speed[1] ; iambic:iambic_inst|delay[4]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.501     ; 106.249    ;
; -108.808 ; cw_speed[1] ; iambic:iambic_inst|delay[5]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.501     ; 106.249    ;
; -108.808 ; cw_speed[1] ; iambic:iambic_inst|delay[8]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.501     ; 106.249    ;
; -108.808 ; cw_speed[1] ; iambic:iambic_inst|delay[0]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.501     ; 106.249    ;
; -108.777 ; cw_speed[5] ; iambic:iambic_inst|keyer_out           ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.510     ; 106.209    ;
; -108.769 ; cw_speed[4] ; iambic:iambic_inst|keyer_out           ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.505     ; 106.206    ;
; -108.626 ; cw_speed[2] ; iambic:iambic_inst|key_state.DASHDELAY ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.977     ; 105.591    ;
; -108.617 ; cw_speed[3] ; iambic:iambic_inst|key_state.DASHDELAY ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.977     ; 105.582    ;
; -108.573 ; cw_speed[0] ; iambic:iambic_inst|delay[6]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.501     ; 106.014    ;
; -108.573 ; cw_speed[0] ; iambic:iambic_inst|delay[2]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.501     ; 106.014    ;
; -108.573 ; cw_speed[0] ; iambic:iambic_inst|delay[1]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.501     ; 106.014    ;
; -108.573 ; cw_speed[0] ; iambic:iambic_inst|delay[3]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.501     ; 106.014    ;
; -108.573 ; cw_speed[0] ; iambic:iambic_inst|delay[7]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.501     ; 106.014    ;
; -108.573 ; cw_speed[0] ; iambic:iambic_inst|delay[4]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.501     ; 106.014    ;
; -108.573 ; cw_speed[0] ; iambic:iambic_inst|delay[5]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.501     ; 106.014    ;
; -108.573 ; cw_speed[0] ; iambic:iambic_inst|delay[8]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.501     ; 106.014    ;
; -108.573 ; cw_speed[0] ; iambic:iambic_inst|delay[0]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.501     ; 106.014    ;
; -108.497 ; cw_speed[1] ; iambic:iambic_inst|key_state.DASHDELAY ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.977     ; 105.462    ;
; -108.408 ; cw_speed[2] ; iambic:iambic_inst|key_state.SENDDASH  ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.977     ; 105.373    ;
; -108.399 ; cw_speed[3] ; iambic:iambic_inst|key_state.SENDDASH  ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.977     ; 105.364    ;
; -108.397 ; cw_speed[2] ; iambic:iambic_inst|delay[9]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.548     ; 105.791    ;
; -108.397 ; cw_speed[2] ; iambic:iambic_inst|delay[10]           ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.548     ; 105.791    ;
; -108.397 ; cw_speed[2] ; iambic:iambic_inst|delay[11]           ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.548     ; 105.791    ;
; -108.397 ; cw_speed[2] ; iambic:iambic_inst|delay[15]           ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.548     ; 105.791    ;
; -108.397 ; cw_speed[2] ; iambic:iambic_inst|delay[12]           ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.548     ; 105.791    ;
; -108.397 ; cw_speed[2] ; iambic:iambic_inst|delay[13]           ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.548     ; 105.791    ;
; -108.397 ; cw_speed[2] ; iambic:iambic_inst|delay[14]           ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.548     ; 105.791    ;
; -108.397 ; cw_speed[2] ; iambic:iambic_inst|delay[17]           ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.548     ; 105.791    ;
; -108.397 ; cw_speed[2] ; iambic:iambic_inst|delay[16]           ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.548     ; 105.791    ;
; -108.388 ; cw_speed[3] ; iambic:iambic_inst|delay[9]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.548     ; 105.782    ;
; -108.388 ; cw_speed[3] ; iambic:iambic_inst|delay[10]           ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.548     ; 105.782    ;
; -108.388 ; cw_speed[3] ; iambic:iambic_inst|delay[11]           ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.548     ; 105.782    ;
; -108.388 ; cw_speed[3] ; iambic:iambic_inst|delay[15]           ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.548     ; 105.782    ;
; -108.388 ; cw_speed[3] ; iambic:iambic_inst|delay[12]           ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.548     ; 105.782    ;
; -108.388 ; cw_speed[3] ; iambic:iambic_inst|delay[13]           ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.548     ; 105.782    ;
; -108.388 ; cw_speed[3] ; iambic:iambic_inst|delay[14]           ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.548     ; 105.782    ;
; -108.388 ; cw_speed[3] ; iambic:iambic_inst|delay[17]           ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.548     ; 105.782    ;
+----------+-------------+----------------------------------------+-----------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'spi_sck'                                                                                                                                                                                          ;
+--------+----------------------------------------------------------------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.488 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[28]   ; spi_slave:spi_slave_rx_inst|treg[28]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.461     ; 2.018      ;
; -0.439 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[45]   ; spi_slave:spi_slave_rx_inst|treg[45]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.451     ; 1.979      ;
; -0.224 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[21]   ; spi_slave:spi_slave_rx_inst|treg[21]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.764     ; 1.451      ;
; -0.145 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[44]   ; spi_slave:spi_slave_rx_inst|treg[44]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.194     ; 1.942      ;
; -0.111 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[22]   ; spi_slave:spi_slave_rx_inst|treg[22]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.764     ; 1.338      ;
; -0.104 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[46]   ; spi_slave:spi_slave_rx_inst|treg[46]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.194     ; 1.901      ;
; -0.097 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[31]   ; spi_slave:spi_slave_rx_inst|treg[31]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.204     ; 1.884      ;
; -0.073 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[47]   ; spi_slave:spi_slave_rx_inst|treg[47]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.194     ; 1.870      ;
; -0.070 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[39]   ; spi_slave:spi_slave_rx_inst|treg[39]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.334     ; 1.727      ;
; -0.019 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[47] ; spi_slave:spi_slave_rx2_inst|treg[47] ; spi_ce1      ; spi_sck     ; 2.000        ; 0.189      ; 2.199      ;
; 0.016  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[43]   ; spi_slave:spi_slave_rx_inst|treg[43]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.307     ; 1.668      ;
; 0.025  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[42]   ; spi_slave:spi_slave_rx_inst|treg[42]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.307     ; 1.659      ;
; 0.030  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[17]   ; spi_slave:spi_slave_rx_inst|treg[17]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.431     ; 1.530      ;
; 0.034  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[27] ; spi_slave:spi_slave_rx2_inst|treg[27] ; spi_ce1      ; spi_sck     ; 2.000        ; 0.238      ; 2.195      ;
; 0.036  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[18]   ; spi_slave:spi_slave_rx_inst|treg[18]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.431     ; 1.524      ;
; 0.042  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[16]   ; spi_slave:spi_slave_rx_inst|treg[16]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.431     ; 1.518      ;
; 0.045  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[19]   ; spi_slave:spi_slave_rx_inst|treg[19]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.431     ; 1.515      ;
; 0.047  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[27]   ; spi_slave:spi_slave_rx_inst|treg[27]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.407     ; 1.537      ;
; 0.053  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[26]   ; spi_slave:spi_slave_rx_inst|treg[26]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.407     ; 1.531      ;
; 0.057  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[23]   ; spi_slave:spi_slave_rx_inst|treg[23]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.764     ; 1.170      ;
; 0.059  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[25]   ; spi_slave:spi_slave_rx_inst|treg[25]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.407     ; 1.525      ;
; 0.065  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[11]   ; spi_slave:spi_slave_rx_inst|treg[11]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.395     ; 1.531      ;
; 0.066  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[10]   ; spi_slave:spi_slave_rx_inst|treg[10]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.395     ; 1.530      ;
; 0.068  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[24]   ; spi_slave:spi_slave_rx_inst|treg[24]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.407     ; 1.516      ;
; 0.072  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[9]    ; spi_slave:spi_slave_rx_inst|treg[9]   ; spi_ce0      ; spi_sck     ; 2.000        ; -0.395     ; 1.524      ;
; 0.091  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[20]   ; spi_slave:spi_slave_rx_inst|treg[20]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.764     ; 1.136      ;
; 0.104  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[8]    ; spi_slave:spi_slave_rx_inst|treg[8]   ; spi_ce0      ; spi_sck     ; 2.000        ; -0.395     ; 1.492      ;
; 0.108  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[38]   ; spi_slave:spi_slave_rx_inst|treg[38]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.334     ; 1.549      ;
; 0.122  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[36]   ; spi_slave:spi_slave_rx_inst|treg[36]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.334     ; 1.535      ;
; 0.123  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[46] ; spi_slave:spi_slave_rx2_inst|treg[46] ; spi_ce1      ; spi_sck     ; 2.000        ; 0.378      ; 2.246      ;
; 0.127  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[6]    ; spi_slave:spi_slave_rx_inst|treg[6]   ; spi_ce0      ; spi_sck     ; 2.000        ; -0.313     ; 1.551      ;
; 0.135  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[44] ; spi_slave:spi_slave_rx2_inst|treg[44] ; spi_ce1      ; spi_sck     ; 2.000        ; 0.378      ; 2.234      ;
; 0.155  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[29] ; spi_slave:spi_slave_rx2_inst|treg[29] ; spi_ce1      ; spi_sck     ; 2.000        ; 0.222      ; 2.058      ;
; 0.156  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[37]   ; spi_slave:spi_slave_rx_inst|treg[37]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.334     ; 1.501      ;
; 0.159  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[22] ; spi_slave:spi_slave_rx2_inst|treg[22] ; spi_ce1      ; spi_sck     ; 2.000        ; 0.234      ; 2.066      ;
; 0.160  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[25] ; spi_slave:spi_slave_rx2_inst|treg[25] ; spi_ce1      ; spi_sck     ; 2.000        ; 0.238      ; 2.069      ;
; 0.161  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[45] ; spi_slave:spi_slave_rx2_inst|treg[45] ; spi_ce1      ; spi_sck     ; 2.000        ; 0.378      ; 2.208      ;
; 0.162  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[21] ; spi_slave:spi_slave_rx2_inst|treg[21] ; spi_ce1      ; spi_sck     ; 2.000        ; 0.234      ; 2.063      ;
; 0.164  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[40] ; spi_slave:spi_slave_rx2_inst|treg[40] ; spi_ce1      ; spi_sck     ; 2.000        ; 0.186      ; 2.013      ;
; 0.167  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[12]   ; spi_slave:spi_slave_rx_inst|treg[12]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.334     ; 1.490      ;
; 0.180  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[31] ; spi_slave:spi_slave_rx2_inst|treg[31] ; spi_ce1      ; spi_sck     ; 2.000        ; 0.222      ; 2.033      ;
; 0.220  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[30] ; spi_slave:spi_slave_rx2_inst|treg[30] ; spi_ce1      ; spi_sck     ; 2.000        ; 0.222      ; 1.993      ;
; 0.225  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[24] ; spi_slave:spi_slave_rx2_inst|treg[24] ; spi_ce1      ; spi_sck     ; 2.000        ; 0.207      ; 1.973      ;
; 0.229  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[2]  ; spi_slave:spi_slave_rx2_inst|treg[2]  ; spi_ce1      ; spi_sck     ; 2.000        ; 0.192      ; 1.954      ;
; 0.235  ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[20]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.345      ; 6.101      ;
; 0.235  ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[21]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.345      ; 6.101      ;
; 0.235  ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[22]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.345      ; 6.101      ;
; 0.235  ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[23]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.345      ; 6.101      ;
; 0.254  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[34]   ; spi_slave:spi_slave_rx_inst|treg[34]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.206     ; 1.531      ;
; 0.258  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[33]   ; spi_slave:spi_slave_rx_inst|treg[33]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.206     ; 1.527      ;
; 0.266  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[32]   ; spi_slave:spi_slave_rx_inst|treg[32]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.206     ; 1.519      ;
; 0.266  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[17] ; spi_slave:spi_slave_rx2_inst|treg[17] ; spi_ce1      ; spi_sck     ; 2.000        ; 0.235      ; 1.960      ;
; 0.269  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[19] ; spi_slave:spi_slave_rx2_inst|treg[19] ; spi_ce1      ; spi_sck     ; 2.000        ; 0.235      ; 1.957      ;
; 0.273  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[35]   ; spi_slave:spi_slave_rx_inst|treg[35]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.206     ; 1.512      ;
; 0.277  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[34] ; spi_slave:spi_slave_rx2_inst|treg[34] ; spi_ce1      ; spi_sck     ; 2.000        ; 0.198      ; 1.912      ;
; 0.281  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[26] ; spi_slave:spi_slave_rx2_inst|treg[26] ; spi_ce1      ; spi_sck     ; 2.000        ; 0.238      ; 1.948      ;
; 0.286  ; spi_slave:spi_slave_rx2_inst|treg[38]                                                                    ; spi_slave:spi_slave_rx2_inst|treg[39] ; spi_sck      ; spi_sck     ; 2.000        ; -0.298     ; 1.437      ;
; 0.289  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[30]   ; spi_slave:spi_slave_rx_inst|treg[30]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.164     ; 1.538      ;
; 0.299  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[29]   ; spi_slave:spi_slave_rx_inst|treg[29]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.164     ; 1.528      ;
; 0.300  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[23] ; spi_slave:spi_slave_rx2_inst|treg[23] ; spi_ce1      ; spi_sck     ; 2.000        ; 0.203      ; 1.894      ;
; 0.301  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[13] ; spi_slave:spi_slave_rx2_inst|treg[13] ; spi_ce1      ; spi_sck     ; 2.000        ; 0.196      ; 1.886      ;
; 0.318  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[32] ; spi_slave:spi_slave_rx2_inst|treg[32] ; spi_ce1      ; spi_sck     ; 2.000        ; 0.198      ; 1.871      ;
; 0.320  ; spi_ce[1]                                                                                                ; spi_slave:spi_slave_rx2_inst|treg[28] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.944      ; 6.615      ;
; 0.320  ; spi_ce[1]                                                                                                ; spi_slave:spi_slave_rx2_inst|treg[27] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.944      ; 6.615      ;
; 0.320  ; spi_ce[1]                                                                                                ; spi_slave:spi_slave_rx2_inst|treg[26] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.944      ; 6.615      ;
; 0.320  ; spi_ce[1]                                                                                                ; spi_slave:spi_slave_rx2_inst|treg[25] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.944      ; 6.615      ;
; 0.320  ; spi_ce[1]                                                                                                ; spi_slave:spi_slave_rx2_inst|treg[22] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.944      ; 6.615      ;
; 0.320  ; spi_ce[1]                                                                                                ; spi_slave:spi_slave_rx2_inst|treg[21] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.944      ; 6.615      ;
; 0.320  ; spi_ce[1]                                                                                                ; spi_slave:spi_slave_rx2_inst|treg[20] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.944      ; 6.615      ;
; 0.320  ; spi_ce[1]                                                                                                ; spi_slave:spi_slave_rx2_inst|treg[19] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.944      ; 6.615      ;
; 0.320  ; spi_ce[1]                                                                                                ; spi_slave:spi_slave_rx2_inst|treg[18] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.944      ; 6.615      ;
; 0.320  ; spi_ce[1]                                                                                                ; spi_slave:spi_slave_rx2_inst|treg[17] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.944      ; 6.615      ;
; 0.325  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[14]   ; spi_slave:spi_slave_rx_inst|treg[14]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.334     ; 1.332      ;
; 0.336  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[33] ; spi_slave:spi_slave_rx2_inst|treg[33] ; spi_ce1      ; spi_sck     ; 2.000        ; 0.198      ; 1.853      ;
; 0.337  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[35] ; spi_slave:spi_slave_rx2_inst|treg[35] ; spi_ce1      ; spi_sck     ; 2.000        ; 0.198      ; 1.852      ;
; 0.339  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[28] ; spi_slave:spi_slave_rx2_inst|treg[28] ; spi_ce1      ; spi_sck     ; 2.000        ; 0.234      ; 1.886      ;
; 0.343  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[41] ; spi_slave:spi_slave_rx2_inst|treg[41] ; spi_ce1      ; spi_sck     ; 2.000        ; 0.186      ; 1.834      ;
; 0.354  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[20] ; spi_slave:spi_slave_rx2_inst|treg[20] ; spi_ce1      ; spi_sck     ; 2.000        ; 0.234      ; 1.871      ;
; 0.360  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[13]   ; spi_slave:spi_slave_rx_inst|treg[13]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.334     ; 1.297      ;
; 0.372  ; spi_slave:spi_slave_rx2_inst|treg[31]                                                                    ; spi_slave:spi_slave_rx2_inst|treg[32] ; spi_sck      ; spi_sck     ; 2.000        ; -0.141     ; 1.508      ;
; 0.386  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[5]    ; spi_slave:spi_slave_rx_inst|treg[5]   ; spi_ce0      ; spi_sck     ; 2.000        ; -0.313     ; 1.292      ;
; 0.390  ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[23]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.345      ; 5.946      ;
; 0.390  ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[22]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.345      ; 5.946      ;
; 0.390  ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[21]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.345      ; 5.946      ;
; 0.390  ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[20]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.345      ; 5.946      ;
; 0.398  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[7]  ; spi_slave:spi_slave_rx2_inst|treg[7]  ; spi_ce1      ; spi_sck     ; 2.000        ; 0.195      ; 1.788      ;
; 0.399  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[41]   ; spi_slave:spi_slave_rx_inst|treg[41]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.296     ; 1.296      ;
; 0.418  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[0]  ; spi_slave:spi_slave_rx2_inst|treg[0]  ; spi_ce1      ; spi_sck     ; 2.000        ; 0.192      ; 1.765      ;
; 0.421  ; spi_slave:spi_slave_rx2_inst|treg[16]                                                                    ; spi_slave:spi_slave_rx2_inst|treg[17] ; spi_sck      ; spi_sck     ; 2.000        ; -0.261     ; 1.339      ;
; 0.422  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[16] ; spi_slave:spi_slave_rx2_inst|treg[16] ; spi_ce1      ; spi_sck     ; 2.000        ; 0.385      ; 1.954      ;
; 0.429  ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[40]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.788      ; 6.350      ;
; 0.429  ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[41]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.788      ; 6.350      ;
; 0.432  ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[16]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.486      ; 6.045      ;
; 0.432  ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[17]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.486      ; 6.045      ;
; 0.432  ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[18]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.486      ; 6.045      ;
; 0.432  ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[19]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.486      ; 6.045      ;
; 0.443  ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[31]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.707      ; 6.255      ;
; 0.443  ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[32]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.707      ; 6.255      ;
; 0.443  ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[33]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.707      ; 6.255      ;
; 0.443  ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[34]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.707      ; 6.255      ;
+--------+----------------------------------------------------------------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'spi_ce0'                                                                                                                                                                                                                                                                                                             ;
+----------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                                       ; To Node                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.043    ; spi_slave:spi_slave_rx_inst|rdata[13]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a12~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.718      ; 2.713      ;
; 0.219    ; spi_slave:spi_slave_rx_inst|rdata[31]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a28~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.682      ; 2.501      ;
; 0.241    ; spi_slave:spi_slave_rx_inst|rdata[29]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a28~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.682      ; 2.479      ;
; 0.268    ; spi_slave:spi_slave_rx_inst|rdata[25]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a24~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.218      ; 1.988      ;
; 0.276    ; spi_slave:spi_slave_rx_inst|rdata[16]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a16~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.717      ; 2.479      ;
; 0.307    ; spi_slave:spi_slave_rx_inst|rdata[19]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a16~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.691      ; 2.422      ;
; 0.309    ; spi_slave:spi_slave_rx_inst|rdata[18]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a16~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.691      ; 2.420      ;
; 0.328    ; spi_slave:spi_slave_rx_inst|rdata[22]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a20~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.654      ; 2.364      ;
; 0.329    ; spi_slave:spi_slave_rx_inst|rdata[0]                                                                                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a0~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.951      ; 2.660      ;
; 0.374    ; spi_slave:spi_slave_rx_inst|rdata[2]                                                                                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a0~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.951      ; 2.615      ;
; 0.399    ; spi_slave:spi_slave_rx_inst|rdata[24]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a24~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.532      ; 2.171      ;
; 0.401    ; spi_slave:spi_slave_rx_inst|rdata[14]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a12~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.409      ; 2.046      ;
; 0.407    ; spi_slave:spi_slave_rx_inst|rdata[1]                                                                                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a0~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.951      ; 2.582      ;
; 0.428    ; spi_slave:spi_slave_rx_inst|rdata[12]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a12~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.233      ; 1.843      ;
; 0.534    ; spi_slave:spi_slave_rx_inst|rdata[21]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a20~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.662      ; 2.166      ;
; 0.550    ; spi_slave:spi_slave_rx_inst|rdata[6]                                                                                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a4~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.621      ; 2.109      ;
; 0.558    ; spi_slave:spi_slave_rx_inst|rdata[10]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a8~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 1.037      ; 2.517      ;
; 0.609    ; spi_slave:spi_slave_rx_inst|rdata[17]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a16~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.717      ; 2.146      ;
; 0.622    ; spi_slave:spi_slave_rx_inst|rdata[20]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a20~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 1.003      ; 2.419      ;
; 0.623    ; spi_slave:spi_slave_rx_inst|rdata[7]                                                                                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a4~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.621      ; 2.036      ;
; 0.631    ; spi_slave:spi_slave_rx_inst|rdata[4]                                                                                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a4~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.936      ; 2.343      ;
; 0.655    ; spi_slave:spi_slave_rx_inst|rdata[28]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a28~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.648      ; 2.031      ;
; 0.672    ; spi_slave:spi_slave_rx_inst|rdata[23]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a20~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.654      ; 2.020      ;
; 0.693    ; spi_slave:spi_slave_rx_inst|rdata[11]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a8~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 1.037      ; 2.382      ;
; 0.720    ; spi_slave:spi_slave_rx_inst|rdata[9]                                                                                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a8~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 1.037      ; 2.355      ;
; 0.723    ; spi_slave:spi_slave_rx_inst|rdata[5]                                                                                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a4~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.936      ; 2.251      ;
; 0.884    ; spi_slave:spi_slave_rx_inst|rdata[30]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a28~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.923      ; 2.077      ;
; 0.901    ; spi_slave:spi_slave_rx_inst|rdata[27]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a24~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.873      ; 2.010      ;
; 0.918    ; spi_slave:spi_slave_rx_inst|rdata[8]                                                                                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a8~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.359      ; 1.479      ;
; 0.931    ; spi_slave:spi_slave_rx_inst|rdata[26]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a24~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.873      ; 1.980      ;
; 1.005    ; spi_slave:spi_slave_rx_inst|rdata[3]                                                                                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a0~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.951      ; 1.984      ;
; 1.044    ; spi_slave:spi_slave_rx_inst|rdata[15]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a12~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 1.033      ; 2.027      ;
; 2495.139 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity7                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.021     ; 4.861      ;
; 2495.405 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                                               ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.709      ; 5.372      ;
; 2495.467 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity7                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.021     ; 4.533      ;
; 2495.588 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity7                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a11                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.026     ; 4.407      ;
; 2495.643 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity7                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.026     ; 4.352      ;
; 2495.648 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                                               ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a24~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.631      ; 5.051      ;
; 2495.704 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                                               ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a4~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.694      ; 5.058      ;
; 2495.756 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 4.206      ;
; 2495.849 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.163     ; 4.009      ;
; 2495.977 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.206     ; 3.838      ;
; 2495.977 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.206     ; 3.838      ;
; 2495.980 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.206     ; 3.835      ;
; 2496.009 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                                               ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.693      ; 4.752      ;
; 2496.063 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a16~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.118      ; 4.123      ;
; 2496.084 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.878      ;
; 2496.120 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity7                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a6                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.074     ; 3.827      ;
; 2496.122 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity7                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a7                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.074     ; 3.825      ;
; 2496.124 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.838      ;
; 2496.162 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                                               ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a28~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.755      ; 4.661      ;
; 2496.175 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                                               ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a20~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.761      ; 4.654      ;
; 2496.177 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.163     ; 3.681      ;
; 2496.183 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a11                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.086     ; 3.752      ;
; 2496.220 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                                               ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a12~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.791      ; 4.639      ;
; 2496.238 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.086     ; 3.697      ;
; 2496.244 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                                               ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a16~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.790      ; 4.614      ;
; 2496.252 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                                               ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a24~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.615      ; 4.431      ;
; 2496.270 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity7                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a5                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.021     ; 3.730      ;
; 2496.276 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a11                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.190     ; 3.555      ;
; 2496.308 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                                               ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a4~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.678      ; 4.438      ;
; 2496.331 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.190     ; 3.500      ;
; 2496.401 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a44~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[47]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a44~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[46]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a44~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[45]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a44~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[44]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a40~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[43]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a40~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[42]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a40~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[41]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a40~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[40]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a36~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[39]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a36~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[38]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a36~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[37]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a36~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[36]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a32~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[35]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a32~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[34]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a32~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[33]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a32~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[32]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a28~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[31]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a28~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[30]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a28~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[29]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a28~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[28]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a24~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[27]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a24~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[26]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a24~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[25]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a24~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[24]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a20~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[23]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a20~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[22]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a20~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[21]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a20~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[20]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a16~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[19]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a16~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[18]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a16~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[17]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a16~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[16]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a12~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[15]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a12~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[14]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a12~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[13]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a12~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[12]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a8~portb_address_reg0  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[11]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a8~portb_address_reg0  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[10]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
+----------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'spi_slave:spi_slave_rx2_inst|done'                                                                                                       ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                   ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; 0.519 ; spi_slave:spi_slave_rx2_inst|rdata[43] ; cw_speed[3]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.138      ; 3.610      ;
; 0.578 ; spi_slave:spi_slave_rx2_inst|rdata[34] ; keyer_weight[2]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.030     ; 3.134      ;
; 0.723 ; spi_slave:spi_slave_rx2_inst|rdata[42] ; cw_speed[2]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.138      ; 3.406      ;
; 0.790 ; spi_slave:spi_slave_rx2_inst|rdata[32] ; keyer_weight[0]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.030     ; 2.922      ;
; 0.873 ; spi_slave:spi_slave_rx2_inst|rdata[44] ; cw_speed[4]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.103     ; 3.015      ;
; 0.878 ; spi_slave:spi_slave_rx2_inst|rdata[36] ; keyer_weight[4]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.030     ; 2.834      ;
; 0.906 ; spi_slave:spi_slave_rx2_inst|rdata[40] ; cw_speed[0]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.254      ; 3.339      ;
; 0.927 ; spi_slave:spi_slave_rx2_inst|rdata[38] ; keyer_weight[6]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.030     ; 2.785      ;
; 0.930 ; spi_slave:spi_slave_rx2_inst|rdata[33] ; keyer_weight[1]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.030     ; 2.782      ;
; 0.960 ; spi_slave:spi_slave_rx2_inst|rdata[35] ; keyer_weight[3]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.030     ; 2.752      ;
; 1.013 ; spi_slave:spi_slave_rx2_inst|rdata[37] ; keyer_weight[5]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.086      ; 2.815      ;
; 1.093 ; spi_slave:spi_slave_rx2_inst|rdata[40] ; rx2_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.258      ; 3.156      ;
; 1.100 ; spi_slave:spi_slave_rx2_inst|rdata[41] ; cw_speed[1]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.206      ; 3.097      ;
; 1.209 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.216     ; 2.317      ;
; 1.226 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.296      ; 2.812      ;
; 1.236 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; rx2_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.211     ; 2.295      ;
; 1.242 ; spi_slave:spi_slave_rx2_inst|rdata[47] ; iambic_mode[1]            ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.143      ; 2.892      ;
; 1.245 ; spi_slave:spi_slave_rx2_inst|rdata[46] ; iambic_mode[0]            ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.044     ; 2.702      ;
; 1.264 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.215     ; 2.263      ;
; 1.271 ; spi_slave:spi_slave_rx2_inst|rdata[45] ; cw_speed[5]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.143      ; 2.863      ;
; 1.349 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.296      ; 2.689      ;
; 1.361 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; rx2_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.091      ; 2.472      ;
; 1.373 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; rx2_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.025     ; 2.344      ;
; 1.385 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.412      ; 2.769      ;
; 1.398 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.296      ; 2.640      ;
; 1.401 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.039      ; 2.380      ;
; 1.403 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; rx2_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.044      ; 2.383      ;
; 1.438 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; rx2_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.026     ; 2.278      ;
; 1.440 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; rx2_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.043      ; 2.345      ;
; 1.461 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.412      ; 2.693      ;
; 1.478 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.087      ; 2.351      ;
; 1.486 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; rx2_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.025     ; 2.231      ;
; 1.492 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; rx2_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.044      ; 2.294      ;
; 1.510 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; rx2_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.090      ; 2.322      ;
; 1.514 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.088      ; 2.316      ;
; 1.520 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.088      ; 2.310      ;
; 1.525 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.087      ; 2.304      ;
; 1.546 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; rx2_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.046      ; 2.242      ;
; 1.583 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.298      ; 2.457      ;
; 1.609 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; rx2_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.212     ; 1.921      ;
; 1.616 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.296      ; 2.422      ;
; 1.622 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.364      ; 2.484      ;
; 1.627 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; rx2_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.092      ; 2.207      ;
; 1.641 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.364      ; 2.465      ;
; 1.648 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.092      ; 2.186      ;
; 1.656 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; rx2_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.026     ; 2.060      ;
; 1.664 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.298      ; 2.376      ;
; 1.669 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.366      ; 2.439      ;
; 1.671 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.298      ; 2.369      ;
; 1.692 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.366      ; 2.416      ;
; 1.692 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.414      ; 2.464      ;
; 1.695 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; rx2_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.026     ; 2.021      ;
; 1.696 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.414      ; 2.460      ;
; 1.698 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.298      ; 2.342      ;
; 1.698 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.366      ; 2.410      ;
; 1.711 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; rx2_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.042      ; 2.073      ;
; 1.711 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.364      ; 2.395      ;
; 1.714 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.364      ; 2.392      ;
; 1.715 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; rx2_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.025     ; 2.002      ;
; 1.720 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.412      ; 2.434      ;
; 1.722 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; rx2_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.043      ; 2.063      ;
; 1.727 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.041      ; 2.056      ;
; 1.727 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; rx2_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.026     ; 1.989      ;
; 1.729 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.088      ; 2.101      ;
; 1.731 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.368      ; 2.379      ;
; 1.731 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; rx2_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.025     ; 1.986      ;
; 1.731 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.366      ; 2.377      ;
; 1.732 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; rx2_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.090      ; 2.100      ;
; 1.733 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.042      ; 2.051      ;
; 1.733 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.040      ; 2.049      ;
; 1.736 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.041      ; 2.047      ;
; 1.738 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; rx2_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.042      ; 2.046      ;
; 1.738 ; spi_slave:spi_slave_rx2_inst|rdata[41] ; rx2_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.210      ; 2.463      ;
; 1.742 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.040      ; 2.040      ;
; 1.742 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.412      ; 2.412      ;
; 1.743 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; rx2_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.042      ; 2.041      ;
; 1.750 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.366      ; 2.358      ;
; 1.756 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.041      ; 2.027      ;
; 1.756 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.366      ; 2.352      ;
; 1.761 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.414      ; 2.395      ;
; 1.762 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.039      ; 2.019      ;
; 1.762 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.088      ; 2.068      ;
; 1.764 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; rx2_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.091      ; 2.069      ;
; 1.769 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.414      ; 2.387      ;
; 1.769 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.366      ; 2.339      ;
; 1.771 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.412      ; 2.383      ;
; 1.773 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; rx2_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.045      ; 2.014      ;
; 1.774 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; rx2_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.044      ; 2.012      ;
; 1.774 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.368      ; 2.336      ;
; 1.775 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.087      ; 2.054      ;
; 1.776 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.040      ; 2.006      ;
; 1.778 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.042      ; 2.006      ;
; 1.787 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.414      ; 2.369      ;
; 1.789 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.412      ; 2.365      ;
; 1.792 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; rx2_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.043      ; 1.993      ;
; 1.794 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; rx2_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.044      ; 1.992      ;
; 1.797 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.039     ; 2.155      ;
; 1.797 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; rx2_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.043      ; 1.988      ;
; 1.799 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; rx2_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.045      ; 1.988      ;
; 1.800 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.414      ; 2.356      ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ad9866_clk'                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+-----------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                          ; To Node                                                      ; Launch Clock    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+-----------------+-------------+--------------+------------+------------+
; 0.521 ; spi_slave:spi_slave_rx2_inst|treg[47]                                                                                              ; spi_miso                                                     ; spi_sck         ; ad9866_clk  ; 15.000       ; -4.048     ; 9.401      ;
; 1.013 ; ad9866_adio[9]                                                                                                                     ; agc_goodlvl                                                  ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 3.814      ; 6.365      ;
; 1.040 ; ad9866_adio[10]                                                                                                                    ; agc_goodlvl                                                  ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 3.814      ; 6.338      ;
; 1.090 ; ad9866_adio[11]                                                                                                                    ; agc_goodlvl                                                  ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 3.814      ; 6.288      ;
; 1.094 ; ad9866_clk                                                                                                                         ; ad9866_rxclk                                                 ; ad9866_clk      ; ad9866_clk  ; 6.782        ; 0.000      ; 4.688      ;
; 1.094 ; ad9866_clk                                                                                                                         ; ad9866_txclk                                                 ; ad9866_clk      ; ad9866_clk  ; 6.782        ; 0.000      ; 4.688      ;
; 1.094 ; ad9866_adio[8]                                                                                                                     ; agc_nearclip                                                 ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 3.865      ; 6.335      ;
; 1.349 ; ad9866_adio[1]                                                                                                                     ; adcpipe[1][1]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.393      ; 6.045      ;
; 1.356 ; ad9866_adio[7]                                                                                                                     ; adcpipe[1][7]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.006      ; 5.651      ;
; 1.400 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|dffpipe_qe9:ws_brp|dffe13a[0]                              ; rx2_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.030     ; 7.133      ;
; 1.402 ; ad9866_adio[9]                                                                                                                     ; agc_nearclip                                                 ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 3.865      ; 6.027      ;
; 1.430 ; ad9866_adio[0]                                                                                                                     ; adcpipe[1][0]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.006      ; 5.577      ;
; 1.526 ; ad9866_adio[8]                                                                                                                     ; adcpipe[0][8]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 2.699      ; 5.174      ;
; 1.530 ; ad9866_adio[5]                                                                                                                     ; adcpipe[0][5]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.267      ; 5.738      ;
; 1.543 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|dffpipe_qe9:ws_brp|dffe13a[2]                              ; rx2_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.030     ; 6.990      ;
; 1.543 ; ad9866_adio[3]                                                                                                                     ; adcpipe[0][3]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.831      ; 6.289      ;
; 1.609 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|dffpipe_qe9:ws_brp|dffe13a[1]                              ; rx2_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.030     ; 6.924      ;
; 1.620 ; ad9866_adio[10]                                                                                                                    ; agc_nearclip                                                 ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 3.865      ; 5.809      ;
; 1.632 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[4]                                                   ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.131     ; 6.800      ;
; 1.648 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|dffpipe_qe9:ws_bwp|dffe13a[1]                              ; rx2_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.994     ; 6.921      ;
; 1.658 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|dffpipe_qe9:ws_brp|dffe13a[4]                              ; rx2_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.030     ; 6.875      ;
; 1.681 ; ad9866_adio[11]                                                                                                                    ; adcpipe[1][11]                                               ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 2.644      ; 4.964      ;
; 1.685 ; ad9866_adio[4]                                                                                                                     ; adcpipe[1][4]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 2.691      ; 5.007      ;
; 1.686 ; ad9866_adio[4]                                                                                                                     ; adcpipe[0][4]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 2.691      ; 5.006      ;
; 1.703 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|dffpipe_qe9:ws_bwp|dffe13a[0]                              ; rx2_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.994     ; 6.866      ;
; 1.709 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|dffpipe_qe9:ws_brp|dffe13a[6]                              ; rx2_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.057     ; 6.797      ;
; 1.722 ; ad9866_adio[0]                                                                                                                     ; adcpipe[0][0]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.267      ; 5.546      ;
; 1.722 ; ad9866_adio[5]                                                                                                                     ; adcpipe[1][5]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.472      ; 5.751      ;
; 1.775 ; ad9866_adio[3]                                                                                                                     ; adcpipe[1][3]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 2.699      ; 4.925      ;
; 1.778 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|dffpipe_qe9:ws_brp|dffe13a[3]                              ; rx2_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.030     ; 6.755      ;
; 1.779 ; ad9866_adio[11]                                                                                                                    ; agc_nearclip                                                 ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 3.865      ; 5.650      ;
; 1.796 ; ad9866_adio[7]                                                                                                                     ; adcpipe[0][7]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.020      ; 5.225      ;
; 1.823 ; ad9866_adio[6]                                                                                                                     ; adcpipe[1][6]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.610      ; 5.788      ;
; 1.823 ; ad9866_adio[6]                                                                                                                     ; adcpipe[0][6]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.610      ; 5.788      ;
; 1.824 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[6]  ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.132     ; 6.607      ;
; 1.849 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|dffpipe_qe9:ws_bwp|dffe13a[2]                              ; rx2_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.994     ; 6.720      ;
; 1.892 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|dffpipe_qe9:ws_brp|dffe13a[5]                              ; rx2_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.030     ; 6.641      ;
; 1.892 ; ad9866_adio[2]                                                                                                                     ; adcpipe[1][2]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 2.970      ; 5.079      ;
; 1.907 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|dffpipe_qe9:ws_brp|dffe13a[0]                                ; rx1_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.168     ; 6.488      ;
; 1.954 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|dffpipe_qe9:ws_bwp|dffe13a[3]                              ; rx2_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.994     ; 6.615      ;
; 1.990 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|dffpipe_qe9:ws_bwp|dffe13a[4]                              ; rx2_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.994     ; 6.579      ;
; 1.998 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|dffpipe_qe9:ws_brp|dffe13a[6]                                ; rx1_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.242     ; 6.323      ;
; 2.045 ; ad9866_adio[9]                                                                                                                     ; adcpipe[1][9]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.284      ; 5.240      ;
; 2.050 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|dffpipe_qe9:ws_brp|dffe13a[2]                                ; rx1_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.168     ; 6.345      ;
; 2.052 ; ad9866_adio[1]                                                                                                                     ; adcpipe[0][1]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.611      ; 5.560      ;
; 2.075 ; spi_slave:spi_slave_rx_inst|treg[47]                                                                                               ; spi_miso                                                     ; spi_sck         ; ad9866_clk  ; 15.000       ; -3.854     ; 8.041      ;
; 2.078 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[6]                                                   ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.644     ; 6.841      ;
; 2.096 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[9]  ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.132     ; 6.335      ;
; 2.100 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|dffpipe_qe9:ws_bwp|dffe13a[5]                              ; rx2_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.994     ; 6.469      ;
; 2.112 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|dffpipe_qe9:ws_brp|dffe13a[1]                                ; rx1_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.168     ; 6.283      ;
; 2.118 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[8]  ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.132     ; 6.313      ;
; 2.121 ; ad9866_adio[8]                                                                                                                     ; adcpipe[1][8]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.284      ; 5.164      ;
; 2.143 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[11]                                                  ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.131     ; 6.289      ;
; 2.143 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|dffpipe_qe9:ws_bwp|dffe13a[6]                              ; rx2_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.994     ; 6.426      ;
; 2.197 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[7]                                                   ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.644     ; 6.722      ;
; 2.202 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|dffpipe_qe9:ws_brp|dffe13a[4]                                ; rx1_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.168     ; 6.193      ;
; 2.225 ; ad9866_adio[2]                                                                                                                     ; adcpipe[0][2]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.397      ; 5.173      ;
; 2.265 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[9]                                                   ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.644     ; 6.654      ;
; 2.266 ; ad9866_adio[9]                                                                                                                     ; adcpipe[0][9]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.519      ; 5.254      ;
; 2.267 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[8]                                                   ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.644     ; 6.652      ;
; 2.271 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|dffpipe_qe9:ws_bwp|dffe13a[0]                                ; rx1_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.069     ; 6.223      ;
; 2.288 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|dffpipe_qe9:ws_brp|dffe13a[3]                                ; rx1_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.168     ; 6.107      ;
; 2.331 ; ad9866_adio[11]                                                                                                                    ; adcpipe[0][11]                                               ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.542      ; 5.212      ;
; 2.333 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[0]                                                   ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.617     ; 6.613      ;
; 2.344 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[1]                                                   ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.617     ; 6.602      ;
; 2.357 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|dffpipe_qe9:ws_bwp|dffe13a[4]                                ; rx1_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.069     ; 6.137      ;
; 2.357 ; ad9866_adio[10]                                                                                                                    ; adcpipe[0][10]                                               ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.829      ; 5.473      ;
; 2.358 ; ad9866_adio[10]                                                                                                                    ; adcpipe[1][10]                                               ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.829      ; 5.472      ;
; 2.379 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|dffpipe_qe9:ws_bwp|dffe13a[1]                                ; rx1_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.069     ; 6.115      ;
; 2.405 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|dffpipe_qe9:ws_brp|dffe13a[5]                                ; rx1_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.168     ; 5.990      ;
; 2.420 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|dffpipe_qe9:ws_bwp|dffe13a[2]                                ; rx1_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.069     ; 6.074      ;
; 2.474 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[5]                                                   ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.644     ; 6.445      ;
; 2.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[2]                                                   ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.617     ; 6.461      ;
; 2.513 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[7]  ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.132     ; 5.918      ;
; 2.524 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|dffpipe_qe9:ws_bwp|dffe13a[3]                                ; rx1_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.069     ; 5.970      ;
; 2.630 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[10] ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.967     ; 5.966      ;
; 2.650 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                                                                ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][18] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.126     ; 10.808     ;
; 2.675 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|dffpipe_qe9:ws_bwp|dffe13a[5]                                ; rx1_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.069     ; 5.819      ;
; 2.697 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|dffpipe_qe9:ws_bwp|dffe13a[7]                              ; rx2_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.994     ; 5.872      ;
; 2.704 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[1]  ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.575     ; 6.284      ;
; 2.707 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|dffpipe_qe9:ws_bwp|dffe13a[6]                                ; rx1_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.069     ; 5.787      ;
; 2.724 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[0]  ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.575     ; 6.264      ;
; 2.732 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[5]  ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.967     ; 5.864      ;
; 2.754 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[4]  ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.967     ; 5.842      ;
; 2.761 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[3]                                                   ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.931     ; 5.871      ;
; 2.788 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|dffpipe_qe9:ws_brp|dffe13a[7]                              ; rx2_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.057     ; 5.718      ;
; 2.800 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                                                                ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.070     ; 10.714     ;
; 2.807 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                                                                ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.068     ; 10.709     ;
; 2.877 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                                                                ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.193     ; 10.514     ;
; 2.925 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|dffpipe_qe9:ws_brp|dffe13a[7]                                ; rx1_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.242     ; 5.396      ;
; 2.937 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]                                                                                ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][18] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.126     ; 10.521     ;
; 2.988 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[10]                                                  ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.617     ; 5.958      ;
; 3.025 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                                                                ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.068     ; 10.491     ;
; 3.044 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[3]  ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.967     ; 5.552      ;
; 3.064 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[2]  ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.967     ; 5.532      ;
; 3.074 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                                                                ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][19] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.216      ; 10.726     ;
; 3.087 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]                                                                                ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.070     ; 10.427     ;
; 3.094 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]                                                                                ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.068     ; 10.422     ;
; 3.095 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                                                                ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][15] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.216      ; 10.705     ;
; 3.128 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]                                                                                ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][18] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.126     ; 10.330     ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+-----------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'spi_slave:spi_slave_rx_inst|done'                                                                                                      ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                   ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; 1.029 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.070      ; 2.783      ;
; 1.045 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.096      ; 2.793      ;
; 1.076 ; spi_slave:spi_slave_rx_inst|rdata[41] ; rx1_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.255      ; 3.170      ;
; 1.090 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.338      ; 2.990      ;
; 1.104 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.097      ; 2.735      ;
; 1.167 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.097      ; 2.672      ;
; 1.225 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.412      ; 2.929      ;
; 1.279 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.412      ; 2.875      ;
; 1.280 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.412      ; 2.874      ;
; 1.282 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.071      ; 2.531      ;
; 1.286 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.071      ; 2.527      ;
; 1.295 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.243     ; 2.204      ;
; 1.303 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.063      ; 2.502      ;
; 1.311 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.063      ; 2.494      ;
; 1.313 ; spi_slave:spi_slave_rx_inst|rdata[40] ; rx1_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.255      ; 2.933      ;
; 1.325 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.090      ; 2.507      ;
; 1.332 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.244     ; 2.166      ;
; 1.339 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.096      ; 2.499      ;
; 1.353 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.411      ; 2.800      ;
; 1.359 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.070      ; 2.453      ;
; 1.384 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.405      ; 2.763      ;
; 1.386 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.062      ; 2.418      ;
; 1.394 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.063      ; 2.411      ;
; 1.404 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.090      ; 2.428      ;
; 1.410 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.090      ; 2.422      ;
; 1.449 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.090      ; 2.383      ;
; 1.449 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.062      ; 2.355      ;
; 1.463 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.090      ; 2.369      ;
; 1.472 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.337      ; 2.607      ;
; 1.477 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.056      ; 2.321      ;
; 1.502 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.405      ; 2.645      ;
; 1.544 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.096      ; 2.294      ;
; 1.577 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.070      ; 2.235      ;
; 1.604 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.070      ; 2.208      ;
; 1.605 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.395     ; 1.742      ;
; 1.640 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.071      ; 2.173      ;
; 1.682 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.405      ; 2.465      ;
; 1.682 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.616     ; 1.444      ;
; 1.686 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.071      ; 2.127      ;
; 1.702 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.622     ; 1.418      ;
; 1.711 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.411      ; 2.442      ;
; 1.727 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.405      ; 2.420      ;
; 1.737 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.405      ; 2.410      ;
; 1.748 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.405      ; 2.399      ;
; 1.754 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.405      ; 2.393      ;
; 1.758 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.411      ; 2.395      ;
; 1.760 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.096      ; 2.078      ;
; 1.760 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.062      ; 2.044      ;
; 1.768 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.096      ; 2.070      ;
; 1.776 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.062      ; 2.028      ;
; 1.781 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.096      ; 2.057      ;
; 1.782 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.062      ; 2.022      ;
; 1.783 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.056      ; 2.015      ;
; 1.819 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.096      ; 2.019      ;
; 1.819 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.219     ; 1.704      ;
; 1.821 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.411      ; 2.332      ;
; 1.835 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.062      ; 1.969      ;
; 1.844 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.056      ; 1.954      ;
; 1.858 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.411      ; 2.295      ;
; 1.900 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.411      ; 2.253      ;
; 1.971 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.389     ; 1.382      ;
; 2.105 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.411      ; 2.048      ;
; 2.148 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.411      ; 2.005      ;
; 2.170 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.411      ; 1.983      ;
; 2.179 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.213     ; 1.350      ;
; 2.205 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.411      ; 1.948      ;
; 2.305 ; spi_slave:spi_slave_rx_inst|rdata[32] ; tx_gain[0]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.184      ; 1.870      ;
; 2.325 ; spi_slave:spi_slave_rx_inst|rdata[34] ; tx_gain[2]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.184      ; 1.850      ;
; 2.517 ; spi_slave:spi_slave_rx_inst|rdata[36] ; tx_gain[4]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.258      ; 1.732      ;
; 2.523 ; spi_slave:spi_slave_rx_inst|rdata[35] ; tx_gain[3]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.184      ; 1.652      ;
; 2.554 ; spi_slave:spi_slave_rx_inst|rdata[36] ; att[4]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.258      ; 1.695      ;
; 2.568 ; spi_slave:spi_slave_rx_inst|rdata[38] ; randomize                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.258      ; 1.681      ;
; 2.597 ; spi_slave:spi_slave_rx_inst|rdata[37] ; tx_gain[5]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.258      ; 1.652      ;
; 2.604 ; spi_slave:spi_slave_rx_inst|rdata[33] ; att[1]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.258      ; 1.645      ;
; 2.637 ; spi_slave:spi_slave_rx_inst|rdata[37] ; dither                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.258      ; 1.612      ;
; 2.645 ; spi_slave:spi_slave_rx_inst|rdata[33] ; tx_gain[1]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.258      ; 1.604      ;
; 2.707 ; spi_slave:spi_slave_rx_inst|rdata[34] ; att[2]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.184      ; 1.468      ;
; 2.721 ; spi_slave:spi_slave_rx_inst|rdata[35] ; att[3]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.184      ; 1.454      ;
; 2.772 ; spi_slave:spi_slave_rx_inst|rdata[32] ; att[0]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.184      ; 1.403      ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'virt_ad9866_rxclk'                                                                                                 ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node         ; Launch Clock ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+
; 24.432 ; transmitter:transmitter_inst|out_data[12] ; ad9866_adio[10] ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -4.508     ; 6.040      ;
; 25.831 ; transmitter:transmitter_inst|out_data[3]  ; ad9866_adio[1]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -4.503     ; 4.646      ;
; 25.950 ; transmitter:transmitter_inst|out_data[10] ; ad9866_adio[8]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -4.513     ; 4.517      ;
; 26.037 ; transmitter:transmitter_inst|out_data[9]  ; ad9866_adio[7]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -4.513     ; 4.430      ;
; 26.134 ; transmitter:transmitter_inst|out_data[8]  ; ad9866_adio[6]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -4.625     ; 4.221      ;
; 26.137 ; transmitter:transmitter_inst|out_data[11] ; ad9866_adio[9]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -4.570     ; 4.273      ;
; 26.423 ; transmitter:transmitter_inst|out_data[13] ; ad9866_adio[11] ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -4.531     ; 4.026      ;
; 27.106 ; transmitter:transmitter_inst|out_data[7]  ; ad9866_adio[5]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -4.621     ; 3.253      ;
; 27.117 ; transmitter:transmitter_inst|out_data[6]  ; ad9866_adio[4]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -4.621     ; 3.242      ;
; 27.180 ; transmitter:transmitter_inst|out_data[4]  ; ad9866_adio[2]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -4.552     ; 3.248      ;
; 27.185 ; transmitter:transmitter_inst|out_data[5]  ; ad9866_adio[3]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -4.552     ; 3.243      ;
; 27.209 ; transmitter:transmitter_inst|out_data[2]  ; ad9866_adio[0]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -4.513     ; 3.258      ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_10mhz'                                                                                                        ;
+--------+-------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; 93.983 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.938      ;
; 94.058 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 5.865      ;
; 94.058 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 5.865      ;
; 94.058 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 5.865      ;
; 94.058 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 5.865      ;
; 94.058 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 5.865      ;
; 94.058 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 5.865      ;
; 94.058 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 5.865      ;
; 94.058 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 5.865      ;
; 94.058 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 5.865      ;
; 94.082 ; prev_gain[4]                  ; ad9866:ad9866_inst|dut2_data[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.839      ;
; 94.082 ; prev_gain[4]                  ; ad9866:ad9866_inst|dut2_data[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.839      ;
; 94.082 ; prev_gain[4]                  ; ad9866:ad9866_inst|dut2_data[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.839      ;
; 94.082 ; prev_gain[4]                  ; ad9866:ad9866_inst|dut2_data[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.839      ;
; 94.082 ; prev_gain[4]                  ; ad9866:ad9866_inst|dut2_data[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.839      ;
; 94.082 ; prev_gain[4]                  ; ad9866:ad9866_inst|dut2_data[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.839      ;
; 94.082 ; prev_gain[4]                  ; ad9866:ad9866_inst|dut2_data[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.839      ;
; 94.082 ; prev_gain[4]                  ; ad9866:ad9866_inst|dut2_data[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.839      ;
; 94.082 ; prev_gain[4]                  ; ad9866:ad9866_inst|dut2_data[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.839      ;
; 94.296 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[15] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.625      ;
; 94.296 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[14] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.625      ;
; 94.296 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[13] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.625      ;
; 94.296 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.625      ;
; 94.296 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.625      ;
; 94.296 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[0]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.625      ;
; 94.320 ; prev_gain[4]                  ; ad9866:ad9866_inst|dut2_data[15] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 5.599      ;
; 94.320 ; prev_gain[4]                  ; ad9866:ad9866_inst|dut2_data[14] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 5.599      ;
; 94.320 ; prev_gain[4]                  ; ad9866:ad9866_inst|dut2_data[13] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 5.599      ;
; 94.320 ; prev_gain[4]                  ; ad9866:ad9866_inst|dut2_data[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 5.599      ;
; 94.320 ; prev_gain[4]                  ; ad9866:ad9866_inst|dut2_data[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 5.599      ;
; 94.320 ; prev_gain[4]                  ; ad9866:ad9866_inst|dut2_data[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 5.599      ;
; 94.320 ; prev_gain[4]                  ; ad9866:ad9866_inst|dut2_data[0]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 5.599      ;
; 94.321 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.600      ;
; 94.420 ; prev_gain[5]                  ; ad9866:ad9866_inst|dut2_data[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.501      ;
; 94.420 ; prev_gain[5]                  ; ad9866:ad9866_inst|dut2_data[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.501      ;
; 94.420 ; prev_gain[5]                  ; ad9866:ad9866_inst|dut2_data[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.501      ;
; 94.420 ; prev_gain[5]                  ; ad9866:ad9866_inst|dut2_data[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.501      ;
; 94.420 ; prev_gain[5]                  ; ad9866:ad9866_inst|dut2_data[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.501      ;
; 94.420 ; prev_gain[5]                  ; ad9866:ad9866_inst|dut2_data[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.501      ;
; 94.420 ; prev_gain[5]                  ; ad9866:ad9866_inst|dut2_data[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.501      ;
; 94.420 ; prev_gain[5]                  ; ad9866:ad9866_inst|dut2_data[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.501      ;
; 94.420 ; prev_gain[5]                  ; ad9866:ad9866_inst|dut2_data[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.501      ;
; 94.430 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 5.493      ;
; 94.430 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 5.493      ;
; 94.430 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 5.493      ;
; 94.430 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 5.493      ;
; 94.430 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 5.493      ;
; 94.430 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 5.493      ;
; 94.430 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 5.493      ;
; 94.430 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 5.493      ;
; 94.430 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 5.493      ;
; 94.432 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 5.491      ;
; 94.432 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 5.491      ;
; 94.432 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 5.491      ;
; 94.432 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 5.491      ;
; 94.432 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 5.491      ;
; 94.432 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 5.491      ;
; 94.432 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 5.491      ;
; 94.432 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 5.491      ;
; 94.432 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 5.491      ;
; 94.450 ; prev_gain[1]                  ; ad9866:ad9866_inst|dut2_data[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.572     ; 4.979      ;
; 94.450 ; prev_gain[1]                  ; ad9866:ad9866_inst|dut2_data[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.572     ; 4.979      ;
; 94.450 ; prev_gain[1]                  ; ad9866:ad9866_inst|dut2_data[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.572     ; 4.979      ;
; 94.450 ; prev_gain[1]                  ; ad9866:ad9866_inst|dut2_data[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.572     ; 4.979      ;
; 94.450 ; prev_gain[1]                  ; ad9866:ad9866_inst|dut2_data[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.572     ; 4.979      ;
; 94.450 ; prev_gain[1]                  ; ad9866:ad9866_inst|dut2_data[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.572     ; 4.979      ;
; 94.450 ; prev_gain[1]                  ; ad9866:ad9866_inst|dut2_data[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.572     ; 4.979      ;
; 94.450 ; prev_gain[1]                  ; ad9866:ad9866_inst|dut2_data[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.572     ; 4.979      ;
; 94.450 ; prev_gain[1]                  ; ad9866:ad9866_inst|dut2_data[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.572     ; 4.979      ;
; 94.469 ; prev_gain[0]                  ; ad9866:ad9866_inst|dut2_data[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.572     ; 4.960      ;
; 94.469 ; prev_gain[0]                  ; ad9866:ad9866_inst|dut2_data[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.572     ; 4.960      ;
; 94.469 ; prev_gain[0]                  ; ad9866:ad9866_inst|dut2_data[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.572     ; 4.960      ;
; 94.469 ; prev_gain[0]                  ; ad9866:ad9866_inst|dut2_data[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.572     ; 4.960      ;
; 94.469 ; prev_gain[0]                  ; ad9866:ad9866_inst|dut2_data[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.572     ; 4.960      ;
; 94.469 ; prev_gain[0]                  ; ad9866:ad9866_inst|dut2_data[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.572     ; 4.960      ;
; 94.469 ; prev_gain[0]                  ; ad9866:ad9866_inst|dut2_data[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.572     ; 4.960      ;
; 94.469 ; prev_gain[0]                  ; ad9866:ad9866_inst|dut2_data[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.572     ; 4.960      ;
; 94.469 ; prev_gain[0]                  ; ad9866:ad9866_inst|dut2_data[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.572     ; 4.960      ;
; 94.502 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.419      ;
; 94.509 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 5.414      ;
; 94.509 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 5.414      ;
; 94.509 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 5.414      ;
; 94.509 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 5.414      ;
; 94.509 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 5.414      ;
; 94.509 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 5.414      ;
; 94.509 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 5.414      ;
; 94.509 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 5.414      ;
; 94.509 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 5.414      ;
; 94.658 ; prev_gain[5]                  ; ad9866:ad9866_inst|dut2_data[15] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 5.261      ;
; 94.658 ; prev_gain[5]                  ; ad9866:ad9866_inst|dut2_data[14] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 5.261      ;
; 94.658 ; prev_gain[5]                  ; ad9866:ad9866_inst|dut2_data[13] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 5.261      ;
; 94.658 ; prev_gain[5]                  ; ad9866:ad9866_inst|dut2_data[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 5.261      ;
; 94.658 ; prev_gain[5]                  ; ad9866:ad9866_inst|dut2_data[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 5.261      ;
; 94.658 ; prev_gain[5]                  ; ad9866:ad9866_inst|dut2_data[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 5.261      ;
; 94.658 ; prev_gain[5]                  ; ad9866:ad9866_inst|dut2_data[0]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 5.261      ;
; 94.668 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[15] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.253      ;
; 94.668 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[14] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.253      ;
; 94.668 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[13] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.253      ;
; 94.668 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.253      ;
; 94.668 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.253      ;
+--------+-------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                ;
+----------+-------------------------------------+-------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack    ; From Node                           ; To Node                             ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+----------+-------------------------------------+-------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 1036.397 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.690     ; 4.577      ;
; 1036.397 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.690     ; 4.577      ;
; 1036.397 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.690     ; 4.577      ;
; 1036.397 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.690     ; 4.577      ;
; 1036.397 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.690     ; 4.577      ;
; 1036.397 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.690     ; 4.577      ;
; 1036.426 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.690     ; 4.548      ;
; 1036.426 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.690     ; 4.548      ;
; 1036.426 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.690     ; 4.548      ;
; 1036.426 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.690     ; 4.548      ;
; 1037.327 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|prof_state.0010  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.692     ; 3.645      ;
; 1037.459 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|prof_state.0100  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.692     ; 3.513      ;
; 1037.571 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|prof_state.0011  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.692     ; 3.401      ;
; 1037.615 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|prof_state.0001  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.692     ; 3.357      ;
; 1038.829 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|prof_state.0000  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.692     ; 2.143      ;
; 1038.843 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|char_PTT         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.692     ; 2.129      ;
; 2598.520 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[0]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.134     ; 5.513      ;
; 2598.520 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[1]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.134     ; 5.513      ;
; 2598.520 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[2]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.134     ; 5.513      ;
; 2598.520 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[3]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.134     ; 5.513      ;
; 2598.520 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[4]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.134     ; 5.513      ;
; 2598.520 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[5]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.134     ; 5.513      ;
; 2598.520 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[6]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.134     ; 5.513      ;
; 2598.520 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[7]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.134     ; 5.513      ;
; 2598.520 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[8]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.134     ; 5.513      ;
; 2599.132 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[17]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.130     ; 4.905      ;
; 2599.132 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[9]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.130     ; 4.905      ;
; 2599.132 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[10]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.130     ; 4.905      ;
; 2599.132 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[11]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.130     ; 4.905      ;
; 2599.132 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[12]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.130     ; 4.905      ;
; 2599.132 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[13]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.130     ; 4.905      ;
; 2599.132 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[14]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.130     ; 4.905      ;
; 2599.132 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[15]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.130     ; 4.905      ;
; 2599.132 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[16]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.130     ; 4.905      ;
; 2600.919 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_state       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.134     ; 3.114      ;
; 2601.543 ; profile:profile_CW|enable_hang      ; profile:profile_CW|hang_PTT         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.134     ; 2.490      ;
; 2601.544 ; profile:profile_CW|enable_hang      ; profile:profile_CW|hang_state       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.134     ; 2.489      ;
; 5201.633 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 6.622      ;
; 5201.633 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 6.622      ;
; 5201.633 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 6.622      ;
; 5201.633 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 6.622      ;
; 5201.633 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 6.622      ;
; 5201.633 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 6.622      ;
; 5201.665 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 6.590      ;
; 5201.665 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 6.590      ;
; 5201.665 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 6.590      ;
; 5201.665 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 6.590      ;
; 5202.008 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 6.247      ;
; 5202.008 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 6.247      ;
; 5202.008 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 6.247      ;
; 5202.008 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 6.247      ;
; 5202.008 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 6.247      ;
; 5202.008 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 6.247      ;
; 5202.040 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 6.215      ;
; 5202.040 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 6.215      ;
; 5202.040 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 6.215      ;
; 5202.040 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 6.215      ;
; 5202.091 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 6.164      ;
; 5202.091 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 6.164      ;
; 5202.091 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 6.164      ;
; 5202.091 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 6.164      ;
; 5202.091 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 6.164      ;
; 5202.091 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 6.164      ;
; 5202.120 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 6.135      ;
; 5202.120 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 6.135      ;
; 5202.120 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 6.135      ;
; 5202.120 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 6.135      ;
; 5202.282 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.973      ;
; 5202.282 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.973      ;
; 5202.282 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.973      ;
; 5202.282 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.973      ;
; 5202.282 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.973      ;
; 5202.282 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.973      ;
; 5202.311 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.944      ;
; 5202.311 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.944      ;
; 5202.311 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.944      ;
; 5202.311 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.944      ;
; 5202.356 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.899      ;
; 5202.356 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.899      ;
; 5202.356 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.899      ;
; 5202.356 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.899      ;
; 5202.356 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.899      ;
; 5202.356 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.899      ;
; 5202.388 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.867      ;
; 5202.388 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.867      ;
; 5202.388 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.867      ;
; 5202.388 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.867      ;
; 5202.433 ; profile:profile_CW|profile_count[8] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.822      ;
; 5202.433 ; profile:profile_CW|profile_count[8] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.822      ;
; 5202.433 ; profile:profile_CW|profile_count[8] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.822      ;
; 5202.433 ; profile:profile_CW|profile_count[8] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.822      ;
; 5202.433 ; profile:profile_CW|profile_count[8] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.822      ;
; 5202.433 ; profile:profile_CW|profile_count[8] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.822      ;
; 5202.465 ; profile:profile_CW|profile_count[8] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.790      ;
; 5202.465 ; profile:profile_CW|profile_count[8] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.790      ;
; 5202.465 ; profile:profile_CW|profile_count[8] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.790      ;
; 5202.465 ; profile:profile_CW|profile_count[8] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.790      ;
; 5202.504 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.751      ;
; 5202.504 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.751      ;
; 5202.504 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.751      ;
+----------+-------------------------------------+-------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'spi_ce1'                                                                                                                                                                                                                                                                                                                 ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                                         ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a44~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[47]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a44~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[46]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a44~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[45]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a44~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[44]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a40~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[43]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a40~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[42]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a40~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[41]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a40~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[40]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a36~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[39]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a36~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[38]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a36~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[37]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a36~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[36]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a32~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[35]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a32~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[34]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a32~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[33]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a32~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[32]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a28~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[31]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a28~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[30]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a28~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[29]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a28~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[28]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a24~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[27]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a24~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[26]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a24~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[25]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a24~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[24]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a20~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[23]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a20~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[22]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a20~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[21]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a20~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[20]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a16~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[19]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a16~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[18]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a16~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[17]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a16~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[16]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[15]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[14]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[13]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[12]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a8~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[11]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a8~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[10]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a8~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[9]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a8~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[8]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a4~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[7]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a4~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[6]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a4~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[5]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a4~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[4]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[3]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[2]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[1]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[0]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.481 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a20~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.281      ; 3.848      ;
; 2496.596 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a28~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.281      ; 3.733      ;
; 2496.695 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a20~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.281      ; 3.634      ;
; 2496.808 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.076     ; 3.117      ;
; 2496.808 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.076     ; 3.117      ;
; 2496.810 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a28~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.281      ; 3.519      ;
; 2496.811 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.076     ; 3.114      ;
; 2496.827 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.076     ; 3.098      ;
; 2496.839 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a40~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.279      ; 3.488      ;
; 2496.851 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a16~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.280      ; 3.477      ;
; 2496.859 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a24~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.281      ; 3.470      ;
; 2496.880 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a24~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.278      ; 3.446      ;
; 2496.895 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a44~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.279      ; 3.432      ;
; 2496.911 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a40~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.282      ; 3.419      ;
; 2496.937 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.076     ; 2.988      ;
; 2496.937 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.076     ; 2.988      ;
; 2496.940 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.076     ; 2.985      ;
; 2496.956 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.076     ; 2.969      ;
; 2496.990 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a28~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.281      ; 3.339      ;
; 2497.053 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a40~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.279      ; 3.274      ;
; 2497.065 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a16~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.280      ; 3.263      ;
; 2497.094 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a24~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.278      ; 3.232      ;
; 2497.135 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.076     ; 2.790      ;
; 2497.135 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.076     ; 2.790      ;
; 2497.138 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.076     ; 2.787      ;
; 2497.154 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.076     ; 2.771      ;
; 2497.185 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.076     ; 2.740      ;
; 2497.185 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.076     ; 2.740      ;
; 2497.188 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.076     ; 2.737      ;
; 2497.204 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.076     ; 2.721      ;
; 2497.223 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a20~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.281      ; 3.106      ;
; 2497.235 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.076     ; 2.690      ;
; 2497.235 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.076     ; 2.690      ;
; 2497.238 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.076     ; 2.687      ;
; 2497.243 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.076     ; 2.682      ;
; 2497.243 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.076     ; 2.682      ;
; 2497.254 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.076     ; 2.671      ;
; 2497.262 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a16~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.280      ; 3.066      ;
; 2497.268 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a44~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.276      ; 3.056      ;
; 2497.268 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a40~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.279      ; 3.059      ;
; 2497.273 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a24~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.278      ; 3.053      ;
; 2497.299 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a44~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.279      ; 3.028      ;
; 2497.336 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a20~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.284      ; 2.996      ;
; 2497.345 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a16~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.283      ; 2.986      ;
; 2497.346 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.076     ; 2.579      ;
; 2497.346 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.076     ; 2.579      ;
; 2497.349 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.076     ; 2.576      ;
; 2497.350 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a20~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.284      ; 2.982      ;
; 2497.365 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.076     ; 2.560      ;
; 2497.372 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.076     ; 2.553      ;
; 2497.372 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.076     ; 2.553      ;
; 2497.456 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.296      ; 2.888      ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ad9866_clk'                                                                                                                                                                                                                                                                                                                  ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                            ; To Node                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.209 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a28~portb_address_reg0      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.790      ; 1.253      ;
; 0.215 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a28~portb_address_reg0      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.790      ; 1.259      ;
; 0.245 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|wrptr_g[2]                                                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a32~porta_address_reg0    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.670      ; 1.169      ;
; 0.269 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|wrptr_g[3]                                                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a32~porta_address_reg0    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.670      ; 1.193      ;
; 0.273 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|wrptr_g[4]                                                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a32~porta_address_reg0    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.653      ; 1.180      ;
; 0.275 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|wrptr_g[1]                                                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a32~porta_address_reg0    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.670      ; 1.199      ;
; 0.277 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|wrptr_g[0]                                                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a32~porta_address_reg0    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.670      ; 1.201      ;
; 0.281 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|wrptr_g[7]                                                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a32~porta_address_reg0    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.653      ; 1.188      ;
; 0.391 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a9                         ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[2]                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.200      ; 0.803      ;
; 0.392 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a7                         ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[1]                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.200      ; 0.804      ;
; 0.409 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a9                         ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|wrptr_g[9]                                                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.200      ; 0.821      ;
; 0.412 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a7                         ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|wrptr_g[7]                                                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.200      ; 0.824      ;
; 0.414 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a6                         ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|wrptr_g[6]                                                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.200      ; 0.826      ;
; 0.416 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a8                         ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|wrptr_g[8]                                                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.200      ; 0.828      ;
; 0.474 ; transmitter:transmitter_inst|CicInterpM5:in2|dq3[8]                                                                                  ; transmitter:transmitter_inst|CicInterpM5:in2|q4[8]                                                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.551      ; 1.237      ;
; 0.482 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[0]                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.109      ; 0.803      ;
; 0.485 ; agc_nearclip                                                                                                                         ; agc_nearclip                                                                                                                         ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; receiver:receiver_inst|firX8R8:fir2|wstate[1]                                                                                        ; receiver:receiver_inst|firX8R8:fir2|wstate[1]                                                                                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; receiver:receiver_inst|firX8R8:fir2|wstate[3]                                                                                        ; receiver:receiver_inst|firX8R8:fir2|wstate[3]                                                                                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1                         ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1                         ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a4                         ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a4                         ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a5                         ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a5                         ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a6                         ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a6                         ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a7                         ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a7                         ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a8                         ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a8                         ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a9                         ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a9                         ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a10                        ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a10                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a11                        ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a11                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0                         ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0                         ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3                         ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3                         ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[3]                                                                                    ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[3]                                                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                                                                                    ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                                                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a2                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a4                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a5                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a5                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a6                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a6                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a7                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a7                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a8                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a8                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a9                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a9                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a11                      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a11                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a10                      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a10                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; receiver:receiver_rx2_inst|firX8R8:fir2|waddr[0]                                                                                     ; receiver:receiver_rx2_inst|firX8R8:fir2|waddr[0]                                                                                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; receiver:receiver_inst|firX8R8:fir2|waddr[0]                                                                                         ; receiver:receiver_inst|firX8R8:fir2|waddr[0]                                                                                         ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[0]                                                                             ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[0]                                                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[1]                                                                             ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[1]                                                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[2]                                                                             ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[2]                                                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rWait                                                                         ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rWait                                                                         ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rRun                                                                          ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rRun                                                                          ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; transmitter:transmitter_inst|FirInterp8_1024:fi|req                                                                                  ; transmitter:transmitter_inst|FirInterp8_1024:fi|req                                                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0                         ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1                         ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3                         ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4                         ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a5                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a5                         ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a6                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a6                         ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a7                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a7                         ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8                         ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9                         ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2                         ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[0]                                                                             ; transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[0]                                                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.494 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1                         ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|wrptr_g[1]                                                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.115      ; 0.821      ;
; 0.497 ; agc_delaycnt[0]                                                                                                                      ; agc_delaycnt[0]                                                                                                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.758      ;
; 0.499 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|wrptr_g[1]                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.109      ; 0.820      ;
; 0.499 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|wrptr_g[2]                                                     ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a36~porta_address_reg0      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.398      ; 1.151      ;
; 0.513 ; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[11][3]                                                                               ; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[12][3]                                                                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.054      ; 0.779      ;
; 0.514 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a10                        ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[2]                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.200      ; 0.926      ;
; 0.514 ; transmitter:transmitter_inst|CicInterpM5:in2|dx3[8]                                                                                  ; transmitter:transmitter_inst|CicInterpM5:in2|x4[8]                                                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.504      ; 1.230      ;
; 0.514 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[0]                  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity7                          ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.054      ; 0.780      ;
; 0.516 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[1]                                                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.109      ; 0.837      ;
; 0.519 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|wrptr_g[1]                                                     ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a4~porta_address_reg0       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.458      ; 1.231      ;
; 0.520 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3                         ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|wrptr_g[3]                                                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.115      ; 0.847      ;
; 0.521 ; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[5]                                              ; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[5]                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.263      ; 0.996      ;
; 0.521 ; receiver:receiver_inst|cordic:cordic_inst|Z[9][5]                                                                                    ; receiver:receiver_inst|cordic:cordic_inst|Z[10][5]                                                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.054      ; 0.787      ;
; 0.522 ; transmitter:transmitter_inst|CicInterpM5:in2|q3[22]                                                                                  ; transmitter:transmitter_inst|CicInterpM5:in2|dq3[22]                                                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.523      ; 1.257      ;
; 0.523 ; transmitter:transmitter_inst|FirInterp8_1024:fi|counter[9]                                                                           ; transmitter:transmitter_inst|FirInterp8_1024:fi|counter[9]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.784      ;
; 0.523 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe21a[8]    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe22a[8]    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.793      ;
; 0.524 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[7][2]                                                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[8][2]                                                                          ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.793      ;
; 0.524 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe17a[4]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe18a[4]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.793      ;
; 0.524 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe22a[9]    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|ws_dgrp_reg[9]                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.794      ;
; 0.524 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[0]    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe16a[0]    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.793      ;
; 0.524 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe16a[10]   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe17a[10]   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.793      ;
; 0.525 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe19a[10] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe20a[10] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe18a[10] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe19a[10] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[10] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe16a[10] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe16a[8]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe17a[8]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe21a[4]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe22a[4]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe19a[4]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe20a[4]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe20a[9]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe21a[9]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe19a[9]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe20a[9]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe16a[9]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe17a[9]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe21a[0]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe22a[0]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe19a[0]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe20a[0]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[0]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe16a[0]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe21a[7]    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe22a[7]    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe20a[7]    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe21a[7]    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.794      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'spi_sck'                                                                                                                        ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.429 ; spi_slave:spi_slave_rx_inst|rreg[6]   ; spi_slave:spi_slave_rx_inst|rdata[7]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.353      ; 0.994      ;
; 0.436 ; spi_slave:spi_slave_rx_inst|rreg[5]   ; spi_slave:spi_slave_rx_inst|rdata[6]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.353      ; 1.001      ;
; 0.452 ; spi_slave:spi_slave_rx_inst|rreg[30]  ; spi_slave:spi_slave_rx_inst|rdata[31]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.353      ; 1.017      ;
; 0.454 ; spi_slave:spi_slave_rx_inst|rreg[16]  ; spi_slave:spi_slave_rx_inst|rdata[17]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.353      ; 1.019      ;
; 0.463 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|nb[0]      ; spi_ce0      ; spi_sck     ; 0.000        ; 3.120      ; 3.825      ;
; 0.463 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|nb[1]      ; spi_ce0      ; spi_sck     ; 0.000        ; 3.120      ; 3.825      ;
; 0.463 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|nb[2]      ; spi_ce0      ; spi_sck     ; 0.000        ; 3.120      ; 3.825      ;
; 0.463 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|nb[3]      ; spi_ce0      ; spi_sck     ; 0.000        ; 3.120      ; 3.825      ;
; 0.463 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|nb[4]      ; spi_ce0      ; spi_sck     ; 0.000        ; 3.120      ; 3.825      ;
; 0.463 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|nb[5]      ; spi_ce0      ; spi_sck     ; 0.000        ; 3.120      ; 3.825      ;
; 0.463 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|nb[6]      ; spi_ce0      ; spi_sck     ; 0.000        ; 3.120      ; 3.825      ;
; 0.463 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|done       ; spi_ce0      ; spi_sck     ; 0.000        ; 3.120      ; 3.825      ;
; 0.469 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[24]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.935      ; 3.646      ;
; 0.469 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[21]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.935      ; 3.646      ;
; 0.469 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[19]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.935      ; 3.646      ;
; 0.469 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[18]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.935      ; 3.646      ;
; 0.481 ; spi_slave:spi_slave_rx_inst|rreg[31]  ; spi_slave:spi_slave_rx_inst|rdata[32]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.110      ; 0.803      ;
; 0.482 ; spi_slave:spi_slave_rx_inst|rreg[33]  ; spi_slave:spi_slave_rx_inst|rdata[34]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.110      ; 0.804      ;
; 0.485 ; spi_slave:spi_slave_rx_inst|rreg[8]   ; spi_slave:spi_slave_rx_inst|rdata[9]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.105      ; 0.802      ;
; 0.486 ; spi_slave:spi_slave_rx_inst|rreg[9]   ; spi_slave:spi_slave_rx_inst|rdata[10]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.105      ; 0.803      ;
; 0.493 ; spi_slave:spi_slave_rx2_inst|treg[35] ; spi_slave:spi_slave_rx2_inst|treg[36]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.298      ; 1.003      ;
; 0.499 ; spi_slave:spi_slave_rx2_inst|rreg[9]  ; spi_slave:spi_slave_rx2_inst|rdata[10] ; spi_sck      ; spi_sck     ; 0.000        ; 0.109      ; 0.820      ;
; 0.499 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[40] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.584      ; 3.325      ;
; 0.499 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[37] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.584      ; 3.325      ;
; 0.499 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[15] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.584      ; 3.325      ;
; 0.499 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[12] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.584      ; 3.325      ;
; 0.499 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.584      ; 3.325      ;
; 0.499 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.584      ; 3.325      ;
; 0.499 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.584      ; 3.325      ;
; 0.499 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.584      ; 3.325      ;
; 0.499 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.584      ; 3.325      ;
; 0.499 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[31] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.584      ; 3.325      ;
; 0.499 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[30] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.584      ; 3.325      ;
; 0.499 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[29] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.584      ; 3.325      ;
; 0.499 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[28] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.584      ; 3.325      ;
; 0.499 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[27] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.584      ; 3.325      ;
; 0.499 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[26] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.584      ; 3.325      ;
; 0.499 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[18] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.584      ; 3.325      ;
; 0.501 ; spi_slave:spi_slave_rx_inst|rreg[10]  ; spi_slave:spi_slave_rx_inst|rdata[11]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.105      ; 0.818      ;
; 0.505 ; spi_slave:spi_slave_rx2_inst|rreg[22] ; spi_slave:spi_slave_rx2_inst|rdata[23] ; spi_sck      ; spi_sck     ; 0.000        ; 0.102      ; 0.819      ;
; 0.516 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[31]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.909      ; 3.667      ;
; 0.516 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[29]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.909      ; 3.667      ;
; 0.516 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[17]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.909      ; 3.667      ;
; 0.516 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[16]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.909      ; 3.667      ;
; 0.516 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[13]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.909      ; 3.667      ;
; 0.516 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[7]   ; spi_ce0      ; spi_sck     ; 0.000        ; 2.909      ; 3.667      ;
; 0.516 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[6]   ; spi_ce0      ; spi_sck     ; 0.000        ; 2.909      ; 3.667      ;
; 0.521 ; spi_slave:spi_slave_rx2_inst|nb[6]    ; spi_slave:spi_slave_rx2_inst|nb[6]     ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.782      ;
; 0.523 ; spi_slave:spi_slave_rx_inst|treg[40]  ; spi_slave:spi_slave_rx_inst|treg[41]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.793      ;
; 0.524 ; spi_slave:spi_slave_rx2_inst|treg[37] ; spi_slave:spi_slave_rx2_inst|treg[38]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.794      ;
; 0.524 ; spi_slave:spi_slave_rx2_inst|treg[30] ; spi_slave:spi_slave_rx2_inst|treg[31]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.794      ;
; 0.524 ; spi_slave:spi_slave_rx2_inst|treg[21] ; spi_slave:spi_slave_rx2_inst|treg[22]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.794      ;
; 0.524 ; spi_slave:spi_slave_rx2_inst|treg[20] ; spi_slave:spi_slave_rx2_inst|treg[21]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.794      ;
; 0.525 ; spi_slave:spi_slave_rx2_inst|treg[36] ; spi_slave:spi_slave_rx2_inst|treg[37]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.795      ;
; 0.526 ; spi_slave:spi_slave_rx_inst|treg[13]  ; spi_slave:spi_slave_rx_inst|treg[14]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.794      ;
; 0.526 ; spi_slave:spi_slave_rx_inst|treg[21]  ; spi_slave:spi_slave_rx_inst|treg[22]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.793      ;
; 0.526 ; spi_slave:spi_slave_rx2_inst|treg[18] ; spi_slave:spi_slave_rx2_inst|treg[19]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.796      ;
; 0.527 ; spi_slave:spi_slave_rx_inst|treg[1]   ; spi_slave:spi_slave_rx_inst|treg[2]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.795      ;
; 0.527 ; spi_slave:spi_slave_rx_inst|treg[0]   ; spi_slave:spi_slave_rx_inst|treg[1]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.795      ;
; 0.527 ; spi_slave:spi_slave_rx2_inst|treg[33] ; spi_slave:spi_slave_rx2_inst|treg[34]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.794      ;
; 0.528 ; spi_slave:spi_slave_rx_inst|treg[38]  ; spi_slave:spi_slave_rx_inst|treg[39]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.796      ;
; 0.528 ; spi_slave:spi_slave_rx_inst|treg[12]  ; spi_slave:spi_slave_rx_inst|treg[13]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.796      ;
; 0.529 ; spi_slave:spi_slave_rx_inst|treg[20]  ; spi_slave:spi_slave_rx_inst|treg[21]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.796      ;
; 0.529 ; spi_slave:spi_slave_rx2_inst|treg[39] ; spi_slave:spi_slave_rx2_inst|treg[40]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.796      ;
; 0.530 ; spi_slave:spi_slave_rx_inst|rreg[38]  ; spi_slave:spi_slave_rx_inst|rreg[39]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.796      ;
; 0.536 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[12]  ; spi_ce0      ; spi_sck     ; 0.000        ; 3.394      ; 4.172      ;
; 0.537 ; spi_slave:spi_slave_rx_inst|rreg[33]  ; spi_slave:spi_slave_rx_inst|rreg[34]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.803      ;
; 0.538 ; spi_slave:spi_slave_rx_inst|rreg[31]  ; spi_slave:spi_slave_rx_inst|rreg[32]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.804      ;
; 0.540 ; spi_slave:spi_slave_rx_inst|rreg[9]   ; spi_slave:spi_slave_rx_inst|rreg[10]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.053      ; 0.805      ;
; 0.540 ; spi_slave:spi_slave_rx_inst|rreg[8]   ; spi_slave:spi_slave_rx_inst|rreg[9]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.053      ; 0.805      ;
; 0.549 ; spi_slave:spi_slave_rx2_inst|rreg[43] ; spi_slave:spi_slave_rx2_inst|rreg[44]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.818      ;
; 0.551 ; spi_slave:spi_slave_rx2_inst|rreg[40] ; spi_slave:spi_slave_rx2_inst|rreg[41]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.819      ;
; 0.551 ; spi_slave:spi_slave_rx2_inst|rreg[6]  ; spi_slave:spi_slave_rx2_inst|rreg[7]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.819      ;
; 0.551 ; spi_slave:spi_slave_rx2_inst|rreg[36] ; spi_slave:spi_slave_rx2_inst|rreg[37]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.820      ;
; 0.551 ; spi_slave:spi_slave_rx2_inst|rreg[11] ; spi_slave:spi_slave_rx2_inst|rreg[12]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.818      ;
; 0.551 ; spi_slave:spi_slave_rx_inst|rreg[3]   ; spi_slave:spi_slave_rx_inst|rreg[4]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.819      ;
; 0.551 ; spi_slave:spi_slave_rx_inst|rreg[1]   ; spi_slave:spi_slave_rx_inst|rreg[2]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.819      ;
; 0.552 ; spi_slave:spi_slave_rx2_inst|rreg[27] ; spi_slave:spi_slave_rx2_inst|rreg[28]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.820      ;
; 0.552 ; spi_slave:spi_slave_rx2_inst|rreg[38] ; spi_slave:spi_slave_rx2_inst|rreg[39]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.821      ;
; 0.552 ; spi_slave:spi_slave_rx2_inst|rreg[14] ; spi_slave:spi_slave_rx2_inst|rreg[15]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.819      ;
; 0.552 ; spi_slave:spi_slave_rx2_inst|rreg[21] ; spi_slave:spi_slave_rx2_inst|rreg[22]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.819      ;
; 0.552 ; spi_slave:spi_slave_rx_inst|rreg[35]  ; spi_slave:spi_slave_rx_inst|rreg[36]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.818      ;
; 0.552 ; spi_slave:spi_slave_rx_inst|rreg[4]   ; spi_slave:spi_slave_rx_inst|rreg[5]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.820      ;
; 0.552 ; spi_slave:spi_slave_rx_inst|rreg[2]   ; spi_slave:spi_slave_rx_inst|rreg[3]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.820      ;
; 0.552 ; spi_slave:spi_slave_rx_inst|rreg[25]  ; spi_slave:spi_slave_rx_inst|rreg[26]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.818      ;
; 0.552 ; spi_slave:spi_slave_rx_inst|rreg[11]  ; spi_slave:spi_slave_rx_inst|rreg[12]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.818      ;
; 0.553 ; spi_slave:spi_slave_rx2_inst|rreg[3]  ; spi_slave:spi_slave_rx2_inst|rreg[4]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.821      ;
; 0.553 ; spi_slave:spi_slave_rx2_inst|rreg[37] ; spi_slave:spi_slave_rx2_inst|rreg[38]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.822      ;
; 0.553 ; spi_slave:spi_slave_rx_inst|rreg[39]  ; spi_slave:spi_slave_rx_inst|rreg[40]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.819      ;
; 0.553 ; spi_slave:spi_slave_rx_inst|rreg[37]  ; spi_slave:spi_slave_rx_inst|rreg[38]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.819      ;
; 0.553 ; spi_slave:spi_slave_rx_inst|rreg[0]   ; spi_slave:spi_slave_rx_inst|rreg[1]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.821      ;
; 0.553 ; spi_slave:spi_slave_rx_inst|rreg[21]  ; spi_slave:spi_slave_rx_inst|rreg[22]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.819      ;
; 0.553 ; spi_slave:spi_slave_rx_inst|rreg[20]  ; spi_slave:spi_slave_rx_inst|rreg[21]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.819      ;
; 0.556 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[38] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.700      ; 3.498      ;
; 0.556 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[36] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.700      ; 3.498      ;
; 0.556 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[35] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.700      ; 3.498      ;
; 0.556 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[34] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.700      ; 3.498      ;
; 0.556 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[33] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.700      ; 3.498      ;
; 0.556 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[32] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.700      ; 3.498      ;
; 0.556 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[45] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.700      ; 3.498      ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'spi_ce0'                                                                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                         ; To Node                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.437 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[3]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.179      ; 0.828      ;
; 0.446 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a4      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[4]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.179      ; 0.837      ;
; 0.481 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                                 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[10]                                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.128      ; 0.821      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a5      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a5                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a7      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11     ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10     ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a6      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a2      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a2                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a4      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a5      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a5                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a6      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a7      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a8      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a8                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a9      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a9                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a11     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a11                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a10     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a10                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.503 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[6]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[6]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.106      ; 0.821      ;
; 0.511 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[1] ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity4                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 0.778      ;
; 0.541 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[0]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 0.811      ;
; 0.543 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 0.813      ;
; 0.563 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11     ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[2]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.019      ; 0.794      ;
; 0.567 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a2      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.179      ; 0.958      ;
; 0.580 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11     ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[11]                                               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.019      ; 0.811      ;
; 0.589 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[1]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.017      ; 0.818      ;
; 0.599 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a6      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a24~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.336      ; 1.189      ;
; 0.602 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a24~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.336      ; 1.192      ;
; 0.610 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a24~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.336      ; 1.200      ;
; 0.616 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a7      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a24~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.336      ; 1.206      ;
; 0.625 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.024     ; 0.813      ;
; 0.626 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a24~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.336      ; 1.216      ;
; 0.627 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[1]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.179      ; 1.018      ;
; 0.641 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a2      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[2]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.179      ; 1.032      ;
; 0.644 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a5      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a24~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.336      ; 1.234      ;
; 0.650 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a24~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.336      ; 1.240      ;
; 0.651 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a24~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.336      ; 1.241      ;
; 0.652 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[1] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity7                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.056      ; 0.920      ;
; 0.668 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.179      ; 1.059      ;
; 0.677 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[9]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[9]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.128      ; 1.017      ;
; 0.678 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.179      ; 1.069      ;
; 0.684 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a20~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.588      ; 1.526      ;
; 0.685 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[0]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.053      ; 0.950      ;
; 0.691 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                                 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[11]                                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.098      ; 1.001      ;
; 0.705 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[6]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a4~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.937      ; 1.896      ;
; 0.706 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a11     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[2]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.026      ; 0.944      ;
; 0.710 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a7      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a20~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.588      ; 1.552      ;
; 0.716 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a24~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.299      ; 1.269      ;
; 0.722 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[0]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 1.270      ; 2.246      ;
; 0.727 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[2]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.019      ; 0.958      ;
; 0.728 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a20~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.588      ; 1.570      ;
; 0.730 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a7      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[1]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.017      ; 0.959      ;
; 0.733 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[2]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 1.270      ; 2.257      ;
; 0.746 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.017      ; 0.975      ;
; 0.762 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a10     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                                               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.066      ; 1.040      ;
; 0.765 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[2] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity7                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.056      ; 1.033      ;
; 0.768 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[0] ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity4                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 1.035      ;
; 0.780 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a20~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.551      ; 1.585      ;
; 0.789 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a8      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a9                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 1.058      ;
; 0.805 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity4         ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.116      ; 1.133      ;
; 0.809 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a6      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 1.076      ;
; 0.810 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a2      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.054      ; 1.076      ;
; 0.814 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a2      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.054      ; 1.080      ;
; 0.817 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 1.087      ;
; 0.820 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a10     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[2]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.026      ; 1.058      ;
; 0.822 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 1.092      ;
; 0.827 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 1.097      ;
; 0.828 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 1.098      ;
; 0.833 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 1.103      ;
; 0.836 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10     ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[2]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.019      ; 1.067      ;
; 0.839 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a20~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.588      ; 1.681      ;
; 0.846 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a5      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 1.116      ;
; 0.849 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[5]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[5]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.156      ; 1.217      ;
; 0.850 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a5      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 1.120      ;
; 0.856 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.017      ; 1.085      ;
; 0.856 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[3]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 1.270      ; 2.380      ;
; 0.868 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[7]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[7]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.156      ; 1.236      ;
; 0.869 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity4         ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.291      ; 1.372      ;
; 0.874 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a44~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.380      ; 1.508      ;
; 0.875 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a16~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.396      ; 1.525      ;
; 0.887 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a5      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[1]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.017      ; 1.116      ;
; 0.889 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity7         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.229      ; 1.330      ;
; 0.890 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a16~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.396      ; 1.540      ;
; 0.924 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a28~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.390      ; 1.568      ;
; 0.932 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a7      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[7]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.243      ; 1.387      ;
; 0.938 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a7      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a16~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.396      ; 1.588      ;
; 0.939 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[8]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 1.389      ; 2.582      ;
; 0.942 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a20~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.588      ; 1.784      ;
; 0.962 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[4]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a24~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.736      ; 1.952      ;
; 0.964 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[7]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 1.406      ; 2.624      ;
; 0.966 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a28~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.353      ; 1.573      ;
+-------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                         ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                                                                                                                                        ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.454 ; profile:profile_CW|hang_PTT         ; profile:profile_CW|hang_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; profile:profile_CW|hang_state       ; profile:profile_CW|hang_state                                                                                                                  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; profile:profile_CW|enable_hang      ; profile:profile_CW|enable_hang                                                                                                                 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; profile:profile_CW|char_PTT         ; profile:profile_CW|char_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; profile:profile_CW|prof_state.0000  ; profile:profile_CW|prof_state.0000                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|prof_state.0100                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; profile:profile_CW|prof_state.0010  ; profile:profile_CW|prof_state.0010                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; profile:profile_CW|prof_state.0001  ; profile:profile_CW|prof_state.0001                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; profile:profile_CW|prof_state.0011  ; profile:profile_CW|prof_state.0011                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.494 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.469      ; 1.217      ;
; 0.494 ; profile:profile_CW|hang_state       ; profile:profile_CW|hang_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.786      ;
; 0.503 ; profile:profile_CW|hang_timer[17]   ; profile:profile_CW|hang_timer[17]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.794      ;
; 0.505 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.466      ; 1.225      ;
; 0.519 ; profile:profile_CW|timer[17]        ; profile:profile_CW|timer[17]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.810      ;
; 0.521 ; profile:profile_CW|profile_count[9] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.469      ; 1.244      ;
; 0.526 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.469      ; 1.249      ;
; 0.531 ; profile:profile_CW|profile_count[9] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.466      ; 1.251      ;
; 0.531 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.469      ; 1.254      ;
; 0.536 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|prof_state.0000                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.827      ;
; 0.538 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.466      ; 1.258      ;
; 0.538 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.466      ; 1.258      ;
; 0.556 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|enable_hang                                                                                                                 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.847      ;
; 0.746 ; profile:profile_CW|hang_timer[7]    ; profile:profile_CW|hang_timer[7]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.038      ;
; 0.747 ; profile:profile_CW|timer[5]         ; profile:profile_CW|timer[5]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.038      ;
; 0.747 ; profile:profile_CW|timer[9]         ; profile:profile_CW|timer[9]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.038      ;
; 0.747 ; profile:profile_CW|hang_timer[4]    ; profile:profile_CW|hang_timer[4]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; profile:profile_CW|hang_timer[5]    ; profile:profile_CW|hang_timer[5]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; profile:profile_CW|hang_timer[6]    ; profile:profile_CW|hang_timer[6]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; profile:profile_CW|hang_timer[9]    ; profile:profile_CW|hang_timer[9]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.038      ;
; 0.748 ; profile:profile_CW|timer[4]         ; profile:profile_CW|timer[4]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.039      ;
; 0.748 ; profile:profile_CW|timer[6]         ; profile:profile_CW|timer[6]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.039      ;
; 0.748 ; profile:profile_CW|timer[7]         ; profile:profile_CW|timer[7]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.039      ;
; 0.748 ; profile:profile_CW|timer[11]        ; profile:profile_CW|timer[11]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.039      ;
; 0.748 ; profile:profile_CW|timer[15]        ; profile:profile_CW|timer[15]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.039      ;
; 0.748 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.469      ; 1.471      ;
; 0.748 ; profile:profile_CW|hang_timer[1]    ; profile:profile_CW|hang_timer[1]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.040      ;
; 0.748 ; profile:profile_CW|hang_timer[11]   ; profile:profile_CW|hang_timer[11]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.039      ;
; 0.749 ; profile:profile_CW|timer[1]         ; profile:profile_CW|timer[1]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.040      ;
; 0.749 ; profile:profile_CW|timer[10]        ; profile:profile_CW|timer[10]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.040      ;
; 0.749 ; profile:profile_CW|timer[12]        ; profile:profile_CW|timer[12]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.040      ;
; 0.749 ; profile:profile_CW|timer[13]        ; profile:profile_CW|timer[13]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.040      ;
; 0.749 ; profile:profile_CW|hang_timer[2]    ; profile:profile_CW|hang_timer[2]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.041      ;
; 0.749 ; profile:profile_CW|hang_timer[12]   ; profile:profile_CW|hang_timer[12]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.040      ;
; 0.749 ; profile:profile_CW|hang_timer[13]   ; profile:profile_CW|hang_timer[13]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.040      ;
; 0.749 ; profile:profile_CW|hang_timer[14]   ; profile:profile_CW|hang_timer[14]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.040      ;
; 0.750 ; profile:profile_CW|timer[2]         ; profile:profile_CW|timer[2]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.041      ;
; 0.750 ; profile:profile_CW|hang_timer[10]   ; profile:profile_CW|hang_timer[10]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.041      ;
; 0.758 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.469      ; 1.481      ;
; 0.761 ; profile:profile_CW|hang_timer[16]   ; profile:profile_CW|hang_timer[16]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.052      ;
; 0.763 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.469      ; 1.486      ;
; 0.763 ; profile:profile_CW|hang_timer[3]    ; profile:profile_CW|hang_timer[3]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; profile:profile_CW|hang_timer[8]    ; profile:profile_CW|hang_timer[8]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.055      ;
; 0.764 ; profile:profile_CW|timer[3]         ; profile:profile_CW|timer[3]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.055      ;
; 0.764 ; profile:profile_CW|timer[8]         ; profile:profile_CW|timer[8]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.055      ;
; 0.764 ; profile:profile_CW|hang_timer[15]   ; profile:profile_CW|hang_timer[15]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.055      ;
; 0.765 ; profile:profile_CW|timer[14]        ; profile:profile_CW|timer[14]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.056      ;
; 0.769 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.466      ; 1.489      ;
; 0.773 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.466      ; 1.493      ;
; 0.773 ; profile:profile_CW|hang_timer[0]    ; profile:profile_CW|hang_timer[0]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.065      ;
; 0.774 ; profile:profile_CW|timer[0]         ; profile:profile_CW|timer[0]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.065      ;
; 0.778 ; profile:profile_CW|timer[16]        ; profile:profile_CW|timer[16]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.069      ;
; 0.782 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.466      ; 1.502      ;
; 0.791 ; profile:profile_CW|profile_count[8] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.466      ; 1.511      ;
; 0.798 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.469      ; 1.521      ;
; 0.807 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.466      ; 1.527      ;
; 0.811 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.466      ; 1.531      ;
; 0.815 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.469      ; 1.538      ;
; 0.817 ; profile:profile_CW|prof_state.0000  ; profile:profile_CW|char_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.108      ;
; 0.822 ; profile:profile_CW|profile_count[8] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.469      ; 1.545      ;
; 0.845 ; profile:profile_CW|prof_state.0000  ; profile:profile_CW|enable_hang                                                                                                                 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.136      ;
; 0.950 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|prof_state.0010                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.241      ;
; 1.068 ; profile:profile_CW|profile_count[9] ; profile:profile_CW|profile_count[9]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.359      ;
; 1.100 ; profile:profile_CW|hang_timer[7]    ; profile:profile_CW|hang_timer[8]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.392      ;
; 1.101 ; profile:profile_CW|timer[5]         ; profile:profile_CW|timer[6]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.392      ;
; 1.101 ; profile:profile_CW|timer[9]         ; profile:profile_CW|timer[10]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.392      ;
; 1.101 ; profile:profile_CW|hang_timer[5]    ; profile:profile_CW|hang_timer[6]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.393      ;
; 1.101 ; profile:profile_CW|hang_timer[9]    ; profile:profile_CW|hang_timer[10]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.392      ;
; 1.102 ; profile:profile_CW|timer[11]        ; profile:profile_CW|timer[12]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.393      ;
; 1.102 ; profile:profile_CW|timer[7]         ; profile:profile_CW|timer[8]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.393      ;
; 1.102 ; profile:profile_CW|hang_timer[1]    ; profile:profile_CW|hang_timer[2]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.394      ;
; 1.102 ; profile:profile_CW|hang_timer[11]   ; profile:profile_CW|hang_timer[12]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.393      ;
; 1.103 ; profile:profile_CW|timer[1]         ; profile:profile_CW|timer[2]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.394      ;
; 1.103 ; profile:profile_CW|timer[13]        ; profile:profile_CW|timer[14]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.394      ;
; 1.103 ; profile:profile_CW|timer[15]        ; profile:profile_CW|timer[16]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.394      ;
; 1.103 ; profile:profile_CW|hang_timer[13]   ; profile:profile_CW|hang_timer[14]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.394      ;
; 1.108 ; profile:profile_CW|hang_timer[6]    ; profile:profile_CW|hang_timer[7]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.400      ;
; 1.108 ; profile:profile_CW|hang_timer[4]    ; profile:profile_CW|hang_timer[5]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.400      ;
; 1.109 ; profile:profile_CW|timer[4]         ; profile:profile_CW|timer[5]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.400      ;
; 1.109 ; profile:profile_CW|timer[6]         ; profile:profile_CW|timer[7]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.400      ;
; 1.110 ; profile:profile_CW|timer[10]        ; profile:profile_CW|timer[11]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.401      ;
; 1.110 ; profile:profile_CW|timer[12]        ; profile:profile_CW|timer[13]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.401      ;
; 1.110 ; profile:profile_CW|hang_timer[12]   ; profile:profile_CW|hang_timer[13]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.401      ;
; 1.110 ; profile:profile_CW|hang_timer[14]   ; profile:profile_CW|hang_timer[15]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.401      ;
; 1.110 ; profile:profile_CW|hang_timer[2]    ; profile:profile_CW|hang_timer[3]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.402      ;
; 1.111 ; profile:profile_CW|timer[2]         ; profile:profile_CW|timer[3]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.402      ;
; 1.111 ; profile:profile_CW|hang_timer[0]    ; profile:profile_CW|hang_timer[1]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.403      ;
; 1.111 ; profile:profile_CW|hang_timer[10]   ; profile:profile_CW|hang_timer[11]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.402      ;
; 1.112 ; profile:profile_CW|timer[0]         ; profile:profile_CW|timer[1]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.403      ;
; 1.117 ; profile:profile_CW|hang_timer[3]    ; profile:profile_CW|hang_timer[4]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.409      ;
; 1.117 ; profile:profile_CW|hang_timer[6]    ; profile:profile_CW|hang_timer[8]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.409      ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_10mhz'                                                                                                                                               ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.454 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ad9866:ad9866_inst|dut2_bitcount[2]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ad9866:ad9866_inst|dut2_bitcount[3]                ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[0]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; ad9866:ad9866_inst|sen_n                           ; ad9866:ad9866_inst|sen_n                           ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.746      ;
; 0.466 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[0]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 0.758      ;
; 0.501 ; ad9866:ad9866_inst|dut2_data[13]                   ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 0.793      ;
; 0.502 ; ad9866:ad9866_inst|dut2_data[14]                   ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 0.794      ;
; 0.503 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 0.795      ;
; 0.551 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[0]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 0.843      ;
; 0.552 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 0.844      ;
; 0.554 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 0.846      ;
; 0.698 ; ad9866:ad9866_inst|dut2_data[2]                    ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 0.990      ;
; 0.699 ; ad9866:ad9866_inst|dut2_data[6]                    ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.990      ;
; 0.701 ; ad9866:ad9866_inst|dut2_data[11]                   ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.992      ;
; 0.701 ; ad9866:ad9866_inst|dut2_data[10]                   ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.992      ;
; 0.701 ; ad9866:ad9866_inst|dut2_data[0]                    ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 0.993      ;
; 0.702 ; ad9866:ad9866_inst|dut2_data[9]                    ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.993      ;
; 0.702 ; ad9866:ad9866_inst|dut2_data[8]                    ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.993      ;
; 0.702 ; ad9866:ad9866_inst|dut2_data[1]                    ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 0.994      ;
; 0.703 ; ad9866:ad9866_inst|dut2_data[7]                    ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.994      ;
; 0.737 ; counter[11]                                        ; counter[11]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.028      ;
; 0.737 ; counter[9]                                         ; counter[9]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.028      ;
; 0.737 ; counter[7]                                         ; counter[7]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.028      ;
; 0.738 ; counter[15]                                        ; counter[15]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.029      ;
; 0.738 ; counter[1]                                         ; counter[1]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.029      ;
; 0.739 ; counter[17]                                        ; counter[17]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.030      ;
; 0.739 ; counter[13]                                        ; counter[13]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.030      ;
; 0.740 ; counter[12]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.031      ;
; 0.740 ; counter[5]                                         ; counter[5]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.031      ;
; 0.740 ; counter[3]                                         ; counter[3]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.031      ;
; 0.740 ; counter[2]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.031      ;
; 0.741 ; counter[21]                                        ; counter[21]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.032      ;
; 0.741 ; counter[19]                                        ; counter[19]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.032      ;
; 0.741 ; counter[18]                                        ; counter[18]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.032      ;
; 0.741 ; counter[14]                                        ; counter[14]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.032      ;
; 0.741 ; counter[10]                                        ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.032      ;
; 0.741 ; counter[8]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.032      ;
; 0.742 ; counter[16]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.033      ;
; 0.742 ; counter[6]                                         ; counter[6]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.033      ;
; 0.742 ; counter[4]                                         ; counter[4]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.033      ;
; 0.743 ; counter[20]                                        ; counter[20]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.034      ;
; 0.746 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[12] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.038      ;
; 0.746 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.038      ;
; 0.746 ; reset_handler:reset_handler_inst|reset_counter[2]  ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.038      ;
; 0.747 ; reset_handler:reset_handler_inst|reset_counter[18] ; reset_handler:reset_handler_inst|reset_counter[18] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; reset_handler:reset_handler_inst|reset_counter[16] ; reset_handler:reset_handler_inst|reset_counter[16] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[15] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[14] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; reset_handler:reset_handler_inst|reset_counter[7]  ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.039      ;
; 0.748 ; reset_handler:reset_handler_inst|reset_counter[17] ; reset_handler:reset_handler_inst|reset_counter[17] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.040      ;
; 0.748 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[13] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.040      ;
; 0.749 ; reset_handler:reset_handler_inst|reset_counter[22] ; reset_handler:reset_handler_inst|reset_counter[22] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.041      ;
; 0.749 ; reset_handler:reset_handler_inst|reset_counter[20] ; reset_handler:reset_handler_inst|reset_counter[20] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.041      ;
; 0.749 ; reset_handler:reset_handler_inst|reset_counter[5]  ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.041      ;
; 0.750 ; reset_handler:reset_handler_inst|reset_counter[23] ; reset_handler:reset_handler_inst|reset_counter[23] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.042      ;
; 0.750 ; reset_handler:reset_handler_inst|reset_counter[3]  ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.042      ;
; 0.751 ; reset_handler:reset_handler_inst|reset_counter[19] ; reset_handler:reset_handler_inst|reset_counter[19] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.043      ;
; 0.764 ; counter[0]                                         ; counter[0]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.055      ;
; 0.764 ; reset_handler:reset_handler_inst|reset_counter[4]  ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.056      ;
; 0.765 ; counter[23]                                        ; counter[23]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.056      ;
; 0.766 ; reset_handler:reset_handler_inst|reset_counter[1]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.058      ;
; 0.767 ; counter[22]                                        ; counter[22]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.058      ;
; 0.767 ; reset_handler:reset_handler_inst|reset_counter[21] ; reset_handler:reset_handler_inst|reset_counter[21] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.059      ;
; 0.767 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.059      ;
; 0.769 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.061      ;
; 0.799 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut1_pc[1]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.091      ;
; 0.805 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut1_pc[5]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.097      ;
; 0.808 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut1_pc[4]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.100      ;
; 0.811 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut1_pc[2]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.103      ;
; 0.816 ; ad9866:ad9866_inst|dut1_pc[0]                      ; ad9866:ad9866_inst|dut1_pc[0]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.108      ;
; 0.816 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.108      ;
; 0.833 ; ad9866:ad9866_inst|sclk                            ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.125      ;
; 0.836 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.128      ;
; 0.906 ; ad9866:ad9866_inst|dut2_data[5]                    ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.197      ;
; 0.911 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.202      ;
; 0.913 ; ad9866:ad9866_inst|dut2_data[4]                    ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.204      ;
; 0.913 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.204      ;
; 0.917 ; ad9866:ad9866_inst|sen_n                           ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.208      ;
; 0.918 ; ad9866:ad9866_inst|sen_n                           ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.209      ;
; 0.952 ; ad9866:ad9866_inst|sen_n                           ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.243      ;
; 0.954 ; ad9866:ad9866_inst|dut2_data[12]                   ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.078      ; 1.244      ;
; 0.973 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|sclk                            ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.265      ;
; 0.999 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut1_pc[3]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.291      ;
; 1.013 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.304      ;
; 1.071 ; reset_handler:reset_handler_inst|reset_counter[22] ; reset_handler:reset_handler_inst|reset             ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.363      ;
; 1.092 ; counter[9]                                         ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.383      ;
; 1.092 ; counter[7]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.383      ;
; 1.093 ; counter[1]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.384      ;
; 1.093 ; counter[13]                                        ; counter[14]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.384      ;
; 1.093 ; counter[15]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.384      ;
; 1.094 ; counter[11]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.077      ; 1.383      ;
; 1.094 ; counter[17]                                        ; counter[18]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.385      ;
; 1.094 ; counter[5]                                         ; counter[6]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.385      ;
; 1.094 ; counter[3]                                         ; counter[4]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.385      ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                    ;
+-------+----------------------------------------+----------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.455 ; iambic:iambic_inst|key_state.DASHDELAY ; iambic:iambic_inst|key_state.DASHDELAY ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; iambic:iambic_inst|key_state.SENDDOT   ; iambic:iambic_inst|key_state.SENDDOT   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; iambic:iambic_inst|key_state.DOTDELAY  ; iambic:iambic_inst|key_state.DOTDELAY  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; iambic:iambic_inst|key_state.SENDDASH  ; iambic:iambic_inst|key_state.SENDDASH  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; iambic:iambic_inst|dot_memory          ; iambic:iambic_inst|dot_memory          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; iambic:iambic_inst|dash_memory         ; iambic:iambic_inst|dash_memory         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.493 ; iambic:iambic_inst|delay[17]           ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 0.802      ;
; 0.531 ; iambic:iambic_inst|key_state.PREDOT    ; iambic:iambic_inst|key_state.SENDDOT   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.822      ;
; 0.536 ; iambic:iambic_inst|key_state.DOTDELAY  ; iambic:iambic_inst|key_state.DOTHELD   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.827      ;
; 0.743 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 1.054      ;
; 0.743 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[5]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 1.054      ;
; 0.744 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 1.055      ;
; 0.744 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[3]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 1.055      ;
; 0.744 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 1.055      ;
; 0.744 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 1.055      ;
; 0.745 ; iambic:iambic_inst|delay[1]            ; iambic:iambic_inst|delay[1]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 1.056      ;
; 0.745 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 1.054      ;
; 0.746 ; iambic:iambic_inst|delay[2]            ; iambic:iambic_inst|delay[2]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 1.057      ;
; 0.746 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 1.055      ;
; 0.747 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 1.056      ;
; 0.747 ; iambic:iambic_inst|delay[14]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 1.056      ;
; 0.752 ; iambic:iambic_inst|dot_memory          ; iambic:iambic_inst|key_state.PREDOT    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.043      ;
; 0.770 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[0]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 1.081      ;
; 0.776 ; iambic:iambic_inst|dash_memory         ; iambic:iambic_inst|key_state.DOTHELD   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.067      ;
; 0.799 ; iambic:iambic_inst|dot_memory          ; iambic:iambic_inst|key_state.DASHHELD  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.090      ;
; 0.802 ; iambic:iambic_inst|dash_memory         ; iambic:iambic_inst|key_state.PREDASH   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.093      ;
; 0.808 ; iambic:iambic_inst|key_state.DASHDELAY ; iambic:iambic_inst|key_state.DASHHELD  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.099      ;
; 0.829 ; iambic:iambic_inst|key_state.SENDDOT   ; iambic:iambic_inst|keyer_out           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.572      ; 1.613      ;
; 0.854 ; iambic:iambic_inst|key_state.SENDDOT   ; iambic:iambic_inst|dot_memory          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.145      ;
; 0.869 ; iambic:iambic_inst|key_state.SENDDASH  ; iambic:iambic_inst|keyer_out           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.572      ; 1.653      ;
; 0.920 ; iambic:iambic_inst|key_state.DOTDELAY  ; iambic:iambic_inst|key_state.00000     ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.211      ;
; 0.947 ; iambic:iambic_inst|delay[15]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 1.256      ;
; 0.957 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 1.266      ;
; 0.971 ; iambic:iambic_inst|key_state.PREDASH   ; iambic:iambic_inst|key_state.SENDDASH  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.259      ;
; 1.006 ; iambic:iambic_inst|key_state.SENDDOT   ; iambic:iambic_inst|key_state.DOTDELAY  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.300      ;
; 1.077 ; iambic:iambic_inst|key_state.DOTDELAY  ; iambic:iambic_inst|key_state.PREDASH   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.368      ;
; 1.083 ; iambic:iambic_inst|key_state.DASHDELAY ; iambic:iambic_inst|dot_memory          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.374      ;
; 1.091 ; iambic:iambic_inst|key_state.SENDDASH  ; iambic:iambic_inst|dash_memory         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.385      ;
; 1.097 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 1.408      ;
; 1.097 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 1.408      ;
; 1.098 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 1.409      ;
; 1.099 ; iambic:iambic_inst|delay[1]            ; iambic:iambic_inst|delay[2]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 1.410      ;
; 1.099 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 1.408      ;
; 1.101 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 1.410      ;
; 1.105 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 1.416      ;
; 1.105 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[5]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 1.416      ;
; 1.107 ; iambic:iambic_inst|delay[2]            ; iambic:iambic_inst|delay[3]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 1.418      ;
; 1.107 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 1.416      ;
; 1.108 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[1]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 1.419      ;
; 1.108 ; iambic:iambic_inst|delay[14]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 1.417      ;
; 1.114 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 1.425      ;
; 1.114 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 1.425      ;
; 1.116 ; iambic:iambic_inst|delay[2]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 1.427      ;
; 1.116 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 1.425      ;
; 1.117 ; iambic:iambic_inst|delay[14]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 1.426      ;
; 1.117 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[2]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 1.428      ;
; 1.154 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 1.416      ;
; 1.163 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 1.425      ;
; 1.176 ; iambic:iambic_inst|delay[16]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 1.485      ;
; 1.186 ; iambic:iambic_inst|delay[11]           ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 1.495      ;
; 1.191 ; iambic:iambic_inst|key_state.SENDDASH  ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.526      ; 1.929      ;
; 1.191 ; iambic:iambic_inst|key_state.SENDDASH  ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.526      ; 1.929      ;
; 1.191 ; iambic:iambic_inst|key_state.SENDDASH  ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.526      ; 1.929      ;
; 1.191 ; iambic:iambic_inst|key_state.SENDDASH  ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.526      ; 1.929      ;
; 1.191 ; iambic:iambic_inst|key_state.SENDDASH  ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.526      ; 1.929      ;
; 1.191 ; iambic:iambic_inst|key_state.SENDDASH  ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.526      ; 1.929      ;
; 1.191 ; iambic:iambic_inst|key_state.SENDDASH  ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.526      ; 1.929      ;
; 1.191 ; iambic:iambic_inst|key_state.SENDDASH  ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.526      ; 1.929      ;
; 1.191 ; iambic:iambic_inst|key_state.SENDDASH  ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.526      ; 1.929      ;
; 1.204 ; iambic:iambic_inst|key_state.00000     ; iambic:iambic_inst|key_state.00000     ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.495      ;
; 1.228 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 1.539      ;
; 1.229 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[5]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 1.540      ;
; 1.230 ; iambic:iambic_inst|delay[1]            ; iambic:iambic_inst|delay[3]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 1.541      ;
; 1.230 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 1.539      ;
; 1.232 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 1.541      ;
; 1.237 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 1.548      ;
; 1.238 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 1.549      ;
; 1.239 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 1.548      ;
; 1.239 ; iambic:iambic_inst|delay[1]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 1.550      ;
; 1.241 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 1.550      ;
; 1.245 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 1.556      ;
; 1.247 ; iambic:iambic_inst|delay[2]            ; iambic:iambic_inst|delay[5]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 1.558      ;
; 1.247 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 1.556      ;
; 1.248 ; iambic:iambic_inst|delay[14]           ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 1.557      ;
; 1.248 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[3]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 1.559      ;
; 1.254 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 1.565      ;
; 1.256 ; iambic:iambic_inst|delay[2]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 1.567      ;
; 1.256 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 1.565      ;
; 1.257 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 1.568      ;
; 1.277 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 1.539      ;
; 1.284 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 1.593      ;
; 1.286 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 1.548      ;
; 1.287 ; iambic:iambic_inst|key_state.SENDDASH  ; iambic:iambic_inst|key_state.DASHDELAY ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.578      ;
; 1.294 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 1.556      ;
; 1.294 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 1.556      ;
; 1.301 ; iambic:iambic_inst|delay[15]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 1.610      ;
; 1.303 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 1.565      ;
; 1.303 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 1.565      ;
; 1.326 ; iambic:iambic_inst|key_state.DASHDELAY ; iambic:iambic_inst|key_state.PREDOT    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.617      ;
; 1.332 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 1.641      ;
+-------+----------------------------------------+----------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'spi_ce1'                                                                                                                                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.455 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 0.746      ;
; 0.502 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[2]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 0.793      ;
; 0.514 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.450      ; 1.218      ;
; 0.514 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 0.805      ;
; 0.519 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[10]                                               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 0.810      ;
; 0.528 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a8~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.449      ; 1.231      ;
; 0.529 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 0.820      ;
; 0.533 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[0]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 0.824      ;
; 0.533 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 0.824      ;
; 0.536 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a32~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.451      ; 1.241      ;
; 0.538 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a36~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.452      ; 1.244      ;
; 0.552 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.453      ; 1.259      ;
; 0.559 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.457      ; 1.270      ;
; 0.563 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[5]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 0.854      ;
; 0.565 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.457      ; 1.276      ;
; 0.575 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.450      ; 1.279      ;
; 0.580 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a32~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.451      ; 1.285      ;
; 0.598 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a4~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.454      ; 1.306      ;
; 0.601 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.450      ; 1.305      ;
; 0.626 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[1] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity4                       ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 0.917      ;
; 0.643 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[2]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 0.934      ;
; 0.670 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 0.961      ;
; 0.717 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[11]                                               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.008      ;
; 0.745 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[0] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity4                       ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.036      ;
; 0.765 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a4~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.451      ; 1.470      ;
; 0.784 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[1]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.075      ;
; 0.793 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.454      ; 1.501      ;
; 0.793 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[2]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.084      ;
; 0.793 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.084      ;
; 0.795 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.086      ;
; 0.797 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a4~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.451      ; 1.502      ;
; 0.797 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.454      ; 1.505      ;
; 0.800 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[1]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.091      ;
; 0.801 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.092      ;
; 0.803 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.094      ;
; 0.804 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.095      ;
; 0.804 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.095      ;
; 0.809 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[2]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.100      ;
; 0.815 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.106      ;
; 0.817 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a36~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.452      ; 1.523      ;
; 0.817 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.108      ;
; 0.825 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a8~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.449      ; 1.528      ;
; 0.828 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a8~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.449      ; 1.531      ;
; 0.829 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.120      ;
; 0.830 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a36~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.449      ; 1.533      ;
; 0.830 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.121      ;
; 0.832 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.123      ;
; 0.833 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a8~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.449      ; 1.536      ;
; 0.835 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.126      ;
; 0.837 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.454      ; 1.545      ;
; 0.838 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a32~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.448      ; 1.540      ;
; 0.838 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.454      ; 1.546      ;
; 0.840 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a32~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.451      ; 1.545      ;
; 0.848 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a8~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.446      ; 1.548      ;
; 0.852 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a32~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.448      ; 1.554      ;
; 0.854 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a36~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.452      ; 1.560      ;
; 0.858 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a36~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.449      ; 1.561      ;
; 0.862 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a36~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.449      ; 1.565      ;
; 0.877 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.453      ; 1.584      ;
; 0.877 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.457      ; 1.588      ;
; 0.884 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.453      ; 1.591      ;
; 0.888 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a36~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.452      ; 1.594      ;
; 0.890 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a8~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.446      ; 1.590      ;
; 0.895 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a32~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.448      ; 1.597      ;
; 0.897 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a8~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.446      ; 1.597      ;
; 0.905 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.453      ; 1.612      ;
; 0.909 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a4~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.454      ; 1.617      ;
; 0.909 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a4~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.454      ; 1.617      ;
; 0.925 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.216      ;
; 0.926 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a16~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.480      ; 1.660      ;
; 0.936 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.457      ; 1.647      ;
; 0.957 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.248      ;
; 0.958 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.249      ;
; 0.967 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a24~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.480      ; 1.701      ;
; 0.976 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[1]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.080      ; 1.268      ;
; 1.031 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[2] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity4                       ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.076      ; 1.319      ;
; 1.039 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[4]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.080      ; 1.331      ;
; 1.049 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.340      ;
; 1.063 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a16~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.480      ; 1.797      ;
; 1.067 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.358      ;
; 1.068 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.359      ;
; 1.071 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[1]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.076      ; 1.359      ;
; 1.071 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.362      ;
; 1.074 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.365      ;
; 1.074 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.365      ;
; 1.076 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a32~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.451      ; 1.781      ;
; 1.083 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.374      ;
; 1.084 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.375      ;
; 1.108 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a4~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.451      ; 1.813      ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'spi_slave:spi_slave_rx2_inst|done'                                                                                                        ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                   ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; 0.515 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.460      ; 1.217      ;
; 0.534 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.460      ; 1.236      ;
; 0.612 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.461      ; 1.315      ;
; 0.694 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.462      ; 1.398      ;
; 0.705 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.506      ; 1.453      ;
; 0.709 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.460      ; 1.411      ;
; 0.716 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.506      ; 1.464      ;
; 0.744 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.505      ; 1.491      ;
; 0.761 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.459      ; 1.462      ;
; 0.795 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.462      ; 1.499      ;
; 0.806 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.462      ; 1.510      ;
; 0.829 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.460      ; 1.531      ;
; 0.866 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.459      ; 1.567      ;
; 0.925 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.506      ; 1.673      ;
; 0.927 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.394      ; 1.563      ;
; 0.958 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.462      ; 1.662      ;
; 0.965 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.505      ; 1.712      ;
; 0.992 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.493      ; 1.727      ;
; 0.995 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.493      ; 1.730      ;
; 0.996 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.505      ; 1.743      ;
; 1.004 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.505      ; 1.751      ;
; 1.052 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.447      ; 1.741      ;
; 1.056 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.461      ; 1.759      ;
; 1.075 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.505      ; 1.822      ;
; 1.251 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.394      ; 1.887      ;
; 1.268 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.375      ; 1.452      ;
; 1.272 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; rx2_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.375      ; 1.456      ;
; 1.273 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.382      ; 1.897      ;
; 1.276 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; rx2_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.375      ; 1.460      ;
; 1.308 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; rx2_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.375      ; 1.492      ;
; 1.314 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; rx2_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.375      ; 1.498      ;
; 1.319 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; rx2_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.375      ; 1.503      ;
; 1.323 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; rx2_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.375      ; 1.507      ;
; 1.327 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; rx2_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.330      ; 1.466      ;
; 1.332 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; rx2_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.331      ; 1.472      ;
; 1.347 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; rx2_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.329      ; 1.485      ;
; 1.350 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; rx2_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.375      ; 1.534      ;
; 1.361 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; rx2_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.331      ; 1.501      ;
; 1.371 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.493      ; 2.106      ;
; 1.378 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; rx2_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.329      ; 1.516      ;
; 1.379 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; rx2_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.331      ; 1.519      ;
; 1.389 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.493      ; 2.124      ;
; 1.416 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.505      ; 2.163      ;
; 1.438 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; rx2_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.329      ; 1.576      ;
; 1.440 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.493      ; 2.175      ;
; 1.451 ; spi_slave:spi_slave_rx2_inst|rdata[39] ; keyer_revers              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.202      ; 1.895      ;
; 1.476 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.215      ; 1.933      ;
; 1.485 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.382      ; 2.109      ;
; 1.511 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; rx2_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.375      ; 1.695      ;
; 1.522 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; rx2_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.375      ; 1.706      ;
; 1.527 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; rx2_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.375      ; 1.711      ;
; 1.553 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; rx2_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.331      ; 1.693      ;
; 1.562 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; rx2_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.375      ; 1.746      ;
; 1.572 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; rx2_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.373      ; 1.754      ;
; 1.586 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; rx2_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.329      ; 1.724      ;
; 1.590 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; rx2_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.331      ; 1.730      ;
; 1.591 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.667      ; 2.067      ;
; 1.592 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; rx2_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.374      ; 1.775      ;
; 1.600 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.711      ; 2.120      ;
; 1.601 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; rx2_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.373      ; 1.783      ;
; 1.604 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; rx2_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.329      ; 1.742      ;
; 1.605 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.370      ; 1.784      ;
; 1.608 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.370      ; 1.787      ;
; 1.612 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.667      ; 2.088      ;
; 1.613 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.711      ; 2.133      ;
; 1.613 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.711      ; 2.133      ;
; 1.614 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; rx2_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.373      ; 1.796      ;
; 1.617 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.370      ; 1.796      ;
; 1.618 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.370      ; 1.797      ;
; 1.618 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.372      ; 1.799      ;
; 1.621 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; rx2_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.373      ; 1.803      ;
; 1.623 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; rx2_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.374      ; 1.806      ;
; 1.626 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.709      ; 2.144      ;
; 1.629 ; spi_slave:spi_slave_rx2_inst|rdata[41] ; rx2_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.454      ; 2.325      ;
; 1.630 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.711      ; 2.150      ;
; 1.631 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; rx2_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.329      ; 1.769      ;
; 1.631 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.709      ; 2.149      ;
; 1.633 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; rx2_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.327      ; 1.769      ;
; 1.634 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; rx2_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.374      ; 1.817      ;
; 1.635 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; rx2_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.374      ; 1.818      ;
; 1.636 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.665      ; 2.110      ;
; 1.640 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.328      ; 1.777      ;
; 1.640 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; rx2_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.374      ; 1.823      ;
; 1.643 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.665      ; 2.117      ;
; 1.648 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.709      ; 2.166      ;
; 1.653 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.709      ; 2.171      ;
; 1.655 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; rx2_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.330      ; 1.794      ;
; 1.655 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.711      ; 2.175      ;
; 1.656 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.372      ; 1.837      ;
; 1.657 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.372      ; 1.838      ;
; 1.658 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; rx2_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.328      ; 1.795      ;
; 1.660 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.709      ; 2.178      ;
; 1.662 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.665      ; 2.136      ;
; 1.663 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; rx2_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.329      ; 1.801      ;
; 1.663 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; rx2_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.328      ; 1.800      ;
; 1.666 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.372      ; 1.847      ;
; 1.666 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.665      ; 2.140      ;
; 1.666 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.665      ; 2.140      ;
; 1.666 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; rx2_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.330      ; 1.805      ;
; 1.667 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.324      ; 1.800      ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'spi_slave:spi_slave_rx_inst|done'                                                                                                       ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                   ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; 0.614 ; spi_slave:spi_slave_rx_inst|rdata[32] ; att[0]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.430      ; 1.286      ;
; 0.654 ; spi_slave:spi_slave_rx_inst|rdata[35] ; att[3]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.430      ; 1.326      ;
; 0.670 ; spi_slave:spi_slave_rx_inst|rdata[34] ; att[2]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.430      ; 1.342      ;
; 0.736 ; spi_slave:spi_slave_rx_inst|rdata[38] ; randomize                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.501      ; 1.479      ;
; 0.759 ; spi_slave:spi_slave_rx_inst|rdata[33] ; tx_gain[1]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.501      ; 1.502      ;
; 0.776 ; spi_slave:spi_slave_rx_inst|rdata[37] ; dither                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.501      ; 1.519      ;
; 0.782 ; spi_slave:spi_slave_rx_inst|rdata[36] ; att[4]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.501      ; 1.525      ;
; 0.809 ; spi_slave:spi_slave_rx_inst|rdata[36] ; tx_gain[4]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.502      ; 1.553      ;
; 0.816 ; spi_slave:spi_slave_rx_inst|rdata[33] ; att[1]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.501      ; 1.559      ;
; 0.828 ; spi_slave:spi_slave_rx_inst|rdata[37] ; tx_gain[5]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.501      ; 1.571      ;
; 0.896 ; spi_slave:spi_slave_rx_inst|rdata[35] ; tx_gain[3]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.430      ; 1.568      ;
; 1.055 ; spi_slave:spi_slave_rx_inst|rdata[34] ; tx_gain[2]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.430      ; 1.727      ;
; 1.065 ; spi_slave:spi_slave_rx_inst|rdata[32] ; tx_gain[0]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.430      ; 1.737      ;
; 1.262 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.710      ; 1.781      ;
; 1.287 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.710      ; 1.806      ;
; 1.316 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.710      ; 1.835      ;
; 1.332 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.710      ; 1.851      ;
; 1.339 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.110      ; 1.258      ;
; 1.537 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.710      ; 2.056      ;
; 1.540 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.058     ; 1.291      ;
; 1.571 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.710      ; 2.090      ;
; 1.592 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.375      ; 1.776      ;
; 1.597 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.369      ; 1.775      ;
; 1.612 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.407      ; 1.828      ;
; 1.614 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.375      ; 1.798      ;
; 1.623 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.407      ; 1.839      ;
; 1.624 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.710      ; 2.143      ;
; 1.642 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.104      ; 1.555      ;
; 1.643 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.704      ; 2.156      ;
; 1.643 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.704      ; 2.156      ;
; 1.647 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.369      ; 1.825      ;
; 1.647 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.407      ; 1.863      ;
; 1.652 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.704      ; 2.165      ;
; 1.653 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.704      ; 2.166      ;
; 1.662 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.407      ; 1.878      ;
; 1.667 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.375      ; 1.851      ;
; 1.672 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.710      ; 2.191      ;
; 1.694 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.704      ; 2.207      ;
; 1.733 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.375      ; 1.917      ;
; 1.742 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.710      ; 2.261      ;
; 1.768 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.383      ; 1.960      ;
; 1.814 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.282     ; 1.341      ;
; 1.824 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.276     ; 1.357      ;
; 1.830 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.407      ; 2.046      ;
; 1.834 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.704      ; 2.347      ;
; 1.840 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.064     ; 1.585      ;
; 1.840 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.383      ; 2.032      ;
; 1.877 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.369      ; 2.055      ;
; 1.879 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.382      ; 2.070      ;
; 1.893 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.382      ; 2.084      ;
; 1.903 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.704      ; 2.416      ;
; 1.906 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.639      ; 2.354      ;
; 1.918 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.401      ; 2.128      ;
; 1.933 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.401      ; 2.143      ;
; 1.964 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.401      ; 2.174      ;
; 1.970 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.401      ; 2.180      ;
; 1.976 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.710      ; 2.495      ;
; 1.976 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.375      ; 2.160      ;
; 2.025 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.375      ; 2.209      ;
; 2.031 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.376      ; 2.216      ;
; 2.041 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.401      ; 2.251      ;
; 2.045 ; spi_slave:spi_slave_rx_inst|rdata[40] ; rx1_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.499      ; 2.786      ;
; 2.070 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.382      ; 2.261      ;
; 2.076 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.407      ; 2.292      ;
; 2.081 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.711      ; 2.601      ;
; 2.117 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.376      ; 2.302      ;
; 2.119 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.383      ; 2.311      ;
; 2.136 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.711      ; 2.656      ;
; 2.139 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.376      ; 2.324      ;
; 2.142 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.080      ; 2.031      ;
; 2.148 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.383      ; 2.340      ;
; 2.168 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.081      ; 2.058      ;
; 2.196 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.408      ; 2.413      ;
; 2.225 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.711      ; 2.745      ;
; 2.231 ; spi_slave:spi_slave_rx_inst|rdata[41] ; rx1_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.499      ; 2.972      ;
; 2.263 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.408      ; 2.480      ;
; 2.273 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.382      ; 2.464      ;
; 2.308 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.407      ; 2.524      ;
; 2.350 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.640      ; 2.799      ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'virt_ad9866_rxclk'                                                                                                  ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node         ; Launch Clock ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+
; 14.824 ; transmitter:transmitter_inst|out_data[2]  ; ad9866_adio[0]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -4.340     ; 3.223      ;
; 14.850 ; transmitter:transmitter_inst|out_data[5]  ; ad9866_adio[3]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -4.378     ; 3.211      ;
; 14.852 ; transmitter:transmitter_inst|out_data[4]  ; ad9866_adio[2]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -4.378     ; 3.213      ;
; 14.924 ; transmitter:transmitter_inst|out_data[6]  ; ad9866_adio[4]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -4.444     ; 3.219      ;
; 14.926 ; transmitter:transmitter_inst|out_data[7]  ; ad9866_adio[5]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -4.444     ; 3.221      ;
; 15.527 ; transmitter:transmitter_inst|out_data[13] ; ad9866_adio[11] ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -4.357     ; 3.909      ;
; 15.778 ; transmitter:transmitter_inst|out_data[8]  ; ad9866_adio[6]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -4.447     ; 4.070      ;
; 15.785 ; transmitter:transmitter_inst|out_data[11] ; ad9866_adio[9]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -4.395     ; 4.129      ;
; 15.852 ; transmitter:transmitter_inst|out_data[9]  ; ad9866_adio[7]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -4.340     ; 4.251      ;
; 15.959 ; transmitter:transmitter_inst|out_data[10] ; ad9866_adio[8]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -4.340     ; 4.358      ;
; 16.127 ; transmitter:transmitter_inst|out_data[3]  ; ad9866_adio[1]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -4.331     ; 4.535      ;
; 17.428 ; transmitter:transmitter_inst|out_data[12] ; ad9866_adio[10] ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -4.336     ; 5.831      ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'ad9866_clk'                                                                                                     ;
+--------+--------------+----------------+-----------------+------------+------------+------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock      ; Clock Edge ; Target                                                                 ;
+--------+--------------+----------------+-----------------+------------+------------+------------------------------------------------------------------------+
; -2.123 ; 13.563       ; 15.686         ; Port Rate       ; ad9866_clk ; Rise       ; ad9866_rxclk                                                           ;
; -2.123 ; 13.563       ; 15.686         ; Port Rate       ; ad9866_clk ; Rise       ; ad9866_txclk                                                           ;
; 6.183  ; 6.584        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[0]               ;
; 6.183  ; 6.584        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[10]              ;
; 6.183  ; 6.584        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[11]              ;
; 6.183  ; 6.584        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[12]              ;
; 6.183  ; 6.584        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[13]              ;
; 6.183  ; 6.584        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[14]              ;
; 6.183  ; 6.584        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[15]              ;
; 6.183  ; 6.584        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[16]              ;
; 6.183  ; 6.584        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[17]              ;
; 6.183  ; 6.584        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[1]               ;
; 6.183  ; 6.584        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[2]               ;
; 6.183  ; 6.584        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[3]               ;
; 6.183  ; 6.584        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[4]               ;
; 6.183  ; 6.584        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[5]               ;
; 6.183  ; 6.584        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[6]               ;
; 6.183  ; 6.584        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[7]               ;
; 6.183  ; 6.584        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[8]               ;
; 6.183  ; 6.584        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[9]               ;
; 6.183  ; 6.584        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[18]                 ;
; 6.183  ; 6.584        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[19]                 ;
; 6.183  ; 6.584        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[20]                 ;
; 6.183  ; 6.584        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[21]                 ;
; 6.183  ; 6.584        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[22]                 ;
; 6.183  ; 6.584        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[23]                 ;
; 6.183  ; 6.584        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[24]                 ;
; 6.183  ; 6.584        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[25]                 ;
; 6.183  ; 6.584        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[26]                 ;
; 6.183  ; 6.584        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[27]                 ;
; 6.183  ; 6.584        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[28]                 ;
; 6.183  ; 6.584        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[29]                 ;
; 6.183  ; 6.584        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[30]                 ;
; 6.183  ; 6.584        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[31]                 ;
; 6.183  ; 6.584        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[32]                 ;
; 6.183  ; 6.584        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[33]                 ;
; 6.183  ; 6.584        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[34]                 ;
; 6.183  ; 6.584        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[35]                 ;
; 6.186  ; 6.587        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[0]~_Duplicate_1  ;
; 6.186  ; 6.587        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[10]~_Duplicate_1 ;
; 6.186  ; 6.587        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[11]~_Duplicate_1 ;
; 6.186  ; 6.587        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[12]~_Duplicate_1 ;
; 6.186  ; 6.587        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[13]~_Duplicate_1 ;
; 6.186  ; 6.587        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[14]~_Duplicate_1 ;
; 6.186  ; 6.587        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[15]~_Duplicate_1 ;
; 6.186  ; 6.587        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[16]~_Duplicate_1 ;
; 6.186  ; 6.587        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[17]~_Duplicate_1 ;
; 6.186  ; 6.587        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[1]~_Duplicate_1  ;
; 6.186  ; 6.587        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[2]~_Duplicate_1  ;
; 6.186  ; 6.587        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[3]~_Duplicate_1  ;
; 6.186  ; 6.587        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[4]~_Duplicate_1  ;
; 6.186  ; 6.587        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[5]~_Duplicate_1  ;
; 6.186  ; 6.587        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[6]~_Duplicate_1  ;
; 6.186  ; 6.587        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[7]~_Duplicate_1  ;
; 6.186  ; 6.587        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[8]~_Duplicate_1  ;
; 6.186  ; 6.587        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[9]~_Duplicate_1  ;
; 6.186  ; 6.587        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_q[0]                  ;
; 6.186  ; 6.587        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_q[10]                 ;
; 6.186  ; 6.587        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_q[11]                 ;
; 6.186  ; 6.587        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_q[12]                 ;
; 6.186  ; 6.587        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_q[13]                 ;
; 6.186  ; 6.587        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_q[14]                 ;
; 6.186  ; 6.587        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_q[15]                 ;
; 6.186  ; 6.587        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_q[16]                 ;
; 6.186  ; 6.587        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_q[17]                 ;
; 6.186  ; 6.587        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_q[1]                  ;
; 6.186  ; 6.587        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_q[2]                  ;
; 6.186  ; 6.587        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_q[3]                  ;
; 6.186  ; 6.587        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_q[4]                  ;
; 6.186  ; 6.587        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_q[5]                  ;
; 6.186  ; 6.587        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_q[6]                  ;
; 6.186  ; 6.587        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_q[7]                  ;
; 6.186  ; 6.587        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_q[8]                  ;
; 6.186  ; 6.587        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_q[9]                  ;
; 6.188  ; 6.589        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[0]~_Duplicate_1  ;
; 6.188  ; 6.589        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[10]~_Duplicate_1 ;
; 6.188  ; 6.589        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[11]~_Duplicate_1 ;
; 6.188  ; 6.589        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[12]~_Duplicate_1 ;
; 6.188  ; 6.589        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[13]~_Duplicate_1 ;
; 6.188  ; 6.589        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[14]~_Duplicate_1 ;
; 6.188  ; 6.589        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[15]~_Duplicate_1 ;
; 6.188  ; 6.589        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[16]~_Duplicate_1 ;
; 6.188  ; 6.589        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[17]~_Duplicate_1 ;
; 6.188  ; 6.589        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[1]~_Duplicate_1  ;
; 6.188  ; 6.589        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[2]~_Duplicate_1  ;
; 6.188  ; 6.589        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[3]~_Duplicate_1  ;
; 6.188  ; 6.589        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[4]~_Duplicate_1  ;
; 6.188  ; 6.589        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[5]~_Duplicate_1  ;
; 6.188  ; 6.589        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[6]~_Duplicate_1  ;
; 6.188  ; 6.589        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[7]~_Duplicate_1  ;
; 6.188  ; 6.589        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[8]~_Duplicate_1  ;
; 6.188  ; 6.589        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[9]~_Duplicate_1  ;
; 6.188  ; 6.589        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_q[0]                  ;
; 6.188  ; 6.589        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_q[10]                 ;
; 6.188  ; 6.589        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_q[11]                 ;
; 6.188  ; 6.589        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_q[12]                 ;
; 6.188  ; 6.589        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_q[13]                 ;
; 6.188  ; 6.589        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_q[14]                 ;
; 6.188  ; 6.589        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_q[15]                 ;
; 6.188  ; 6.589        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_q[16]                 ;
+--------+--------------+----------------+-----------------+------------+------------+------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'ad9866_rxclk'                                     ;
+--------+--------------+----------------+-----------+--------------+------------+--------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock        ; Clock Edge ; Target       ;
+--------+--------------+----------------+-----------+--------------+------------+--------------+
; -2.123 ; 13.563       ; 15.686         ; Port Rate ; ad9866_rxclk ; Rise       ; ad9866_rxclk ;
+--------+--------------+----------------+-----------+--------------+------------+--------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'ad9866_txclk'                                     ;
+--------+--------------+----------------+-----------+--------------+------------+--------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock        ; Clock Edge ; Target       ;
+--------+--------------+----------------+-----------+--------------+------------+--------------+
; -2.123 ; 13.563       ; 15.686         ; Port Rate ; ad9866_txclk ; Rise       ; ad9866_txclk ;
+--------+--------------+----------------+-----------+--------------+------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'spi_sck'                                                                      ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                 ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------+
; 31.633 ; 31.853       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[8]   ;
; 31.666 ; 31.886       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[25]  ;
; 31.671 ; 31.891       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[12]  ;
; 31.685 ; 31.905       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[16]  ;
; 31.687 ; 31.907       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[36]  ;
; 31.687 ; 31.907       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[37]  ;
; 31.687 ; 31.907       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[38]  ;
; 31.687 ; 31.907       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[42]  ;
; 31.687 ; 31.907       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[43]  ;
; 31.687 ; 31.907       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[44]  ;
; 31.687 ; 31.907       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[45]  ;
; 31.687 ; 31.907       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[46]  ;
; 31.691 ; 31.911       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[32]  ;
; 31.691 ; 31.911       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[33]  ;
; 31.691 ; 31.911       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[34]  ;
; 31.691 ; 31.911       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[35]  ;
; 31.691 ; 31.911       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[39]  ;
; 31.691 ; 31.911       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[40]  ;
; 31.691 ; 31.911       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[41]  ;
; 31.691 ; 31.911       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[47]  ;
; 31.692 ; 31.912       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[4]    ;
; 31.692 ; 31.912       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[5]    ;
; 31.692 ; 31.912       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[6]    ;
; 31.692 ; 31.912       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[7]    ;
; 31.697 ; 31.917       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[10]   ;
; 31.697 ; 31.917       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[11]   ;
; 31.697 ; 31.917       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[8]    ;
; 31.697 ; 31.917       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[9]    ;
; 31.699 ; 31.919       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[0]   ;
; 31.699 ; 31.919       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[10]  ;
; 31.699 ; 31.919       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[11]  ;
; 31.699 ; 31.919       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[12]  ;
; 31.699 ; 31.919       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[13]  ;
; 31.699 ; 31.919       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[14]  ;
; 31.699 ; 31.919       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[15]  ;
; 31.699 ; 31.919       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[1]   ;
; 31.699 ; 31.919       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[2]   ;
; 31.699 ; 31.919       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[3]   ;
; 31.699 ; 31.919       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[4]   ;
; 31.699 ; 31.919       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[5]   ;
; 31.699 ; 31.919       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[6]   ;
; 31.699 ; 31.919       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[7]   ;
; 31.699 ; 31.919       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[8]   ;
; 31.699 ; 31.919       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[9]   ;
; 31.700 ; 31.920       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[17]  ;
; 31.700 ; 31.920       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[18]  ;
; 31.700 ; 31.920       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[19]  ;
; 31.700 ; 31.920       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[20]  ;
; 31.700 ; 31.920       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[21]  ;
; 31.700 ; 31.920       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[22]  ;
; 31.700 ; 31.920       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[25]  ;
; 31.700 ; 31.920       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[26]  ;
; 31.700 ; 31.920       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[27]  ;
; 31.700 ; 31.920       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[28]  ;
; 31.702 ; 31.922       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[14]  ;
; 31.703 ; 31.923       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[23]  ;
; 31.703 ; 31.923       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[24]  ;
; 31.703 ; 31.923       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[24]   ;
; 31.703 ; 31.923       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[25]   ;
; 31.703 ; 31.923       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[26]   ;
; 31.703 ; 31.923       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[27]   ;
; 31.703 ; 31.923       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[28]   ;
; 31.703 ; 31.923       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[45]   ;
; 31.707 ; 31.927       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[29]  ;
; 31.707 ; 31.927       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[30]  ;
; 31.707 ; 31.927       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[31]  ;
; 31.707 ; 31.927       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[16]   ;
; 31.707 ; 31.927       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[17]   ;
; 31.707 ; 31.927       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[18]   ;
; 31.707 ; 31.927       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[19]   ;
; 31.711 ; 31.931       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[42]   ;
; 31.711 ; 31.931       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[43]   ;
; 31.713 ; 31.933       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[13]  ;
; 31.713 ; 31.933       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[16]  ;
; 31.713 ; 31.933       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[17]  ;
; 31.713 ; 31.933       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[29]  ;
; 31.713 ; 31.933       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[31]  ;
; 31.713 ; 31.933       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[6]   ;
; 31.713 ; 31.933       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[7]   ;
; 31.721 ; 31.941       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[11]  ;
; 31.721 ; 31.941       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[12]  ;
; 31.721 ; 31.941       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[14]  ;
; 31.721 ; 31.941       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[15]  ;
; 31.721 ; 31.941       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[17]  ;
; 31.721 ; 31.941       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[1]   ;
; 31.721 ; 31.941       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[23]  ;
; 31.721 ; 31.941       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[24]  ;
; 31.721 ; 31.941       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[2]   ;
; 31.721 ; 31.941       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[8]   ;
; 31.726 ; 31.946       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[40]   ;
; 31.726 ; 31.946       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[41]   ;
; 31.727 ; 31.947       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[18]  ;
; 31.727 ; 31.947       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[19]  ;
; 31.727 ; 31.947       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[21]  ;
; 31.727 ; 31.947       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[24]  ;
; 31.729 ; 31.949       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[16]  ;
; 31.729 ; 31.949       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[18]  ;
; 31.729 ; 31.949       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[21]  ;
; 31.729 ; 31.949       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[22]  ;
; 31.732 ; 31.952       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[23] ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_10mhz'                                                                                  ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                             ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------------------------+
; 49.757 ; 49.945       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset             ;
; 49.757 ; 49.945       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[12] ;
; 49.757 ; 49.945       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[13] ;
; 49.757 ; 49.945       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[14] ;
; 49.757 ; 49.945       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[15] ;
; 49.757 ; 49.945       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[16] ;
; 49.757 ; 49.945       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[17] ;
; 49.757 ; 49.945       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[18] ;
; 49.757 ; 49.945       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[19] ;
; 49.757 ; 49.945       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[20] ;
; 49.757 ; 49.945       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[21] ;
; 49.757 ; 49.945       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[22] ;
; 49.757 ; 49.945       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[23] ;
; 49.758 ; 49.946       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[0]                    ;
; 49.758 ; 49.946       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[13]                   ;
; 49.758 ; 49.946       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[14]                   ;
; 49.758 ; 49.946       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[15]                   ;
; 49.758 ; 49.946       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[1]                    ;
; 49.758 ; 49.946       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[2]                    ;
; 49.758 ; 49.946       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[3]                    ;
; 49.758 ; 49.946       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[12]                                        ;
; 49.758 ; 49.946       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[13]                                        ;
; 49.758 ; 49.946       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[14]                                        ;
; 49.758 ; 49.946       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[15]                                        ;
; 49.758 ; 49.946       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[16]                                        ;
; 49.758 ; 49.946       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[17]                                        ;
; 49.758 ; 49.946       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[18]                                        ;
; 49.758 ; 49.946       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[19]                                        ;
; 49.758 ; 49.946       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[20]                                        ;
; 49.758 ; 49.946       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[21]                                        ;
; 49.758 ; 49.946       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[22]                                        ;
; 49.758 ; 49.946       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[23]                                        ;
; 49.758 ; 49.946       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[0]              ;
; 49.758 ; 49.946       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[1]              ;
; 49.758 ; 49.946       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[2]              ;
; 49.758 ; 49.946       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[3]              ;
; 49.758 ; 49.946       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[4]              ;
; 49.758 ; 49.946       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[5]              ;
; 49.758 ; 49.946       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[6]              ;
; 49.758 ; 49.946       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[0]  ;
; 49.758 ; 49.946       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[10] ;
; 49.758 ; 49.946       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[11] ;
; 49.758 ; 49.946       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[1]  ;
; 49.758 ; 49.946       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[2]  ;
; 49.758 ; 49.946       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[3]  ;
; 49.758 ; 49.946       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[4]  ;
; 49.758 ; 49.946       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[5]  ;
; 49.758 ; 49.946       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[6]  ;
; 49.758 ; 49.946       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[7]  ;
; 49.758 ; 49.946       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[8]  ;
; 49.758 ; 49.946       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[9]  ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[0]                      ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[1]                      ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[2]                      ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[3]                      ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[4]                      ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[5]                      ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[0]                ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[1]                ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[2]                ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[3]                ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[10]                   ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[11]                   ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[12]                   ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[4]                    ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[5]                    ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[6]                    ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[7]                    ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[8]                    ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[9]                    ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_state.1                    ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|sclk                            ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|sen_n                           ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[0]                                         ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[10]                                        ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[11]                                        ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[1]                                         ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[2]                                         ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[3]                                         ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[4]                                         ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[5]                                         ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[6]                                         ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[7]                                         ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[8]                                         ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[9]                                         ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; prev_gain[2]                                       ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; prev_gain[3]                                       ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; prev_gain[4]                                       ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; prev_gain[5]                                       ;
; 49.770 ; 49.958       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; prev_gain[0]                                       ;
; 49.770 ; 49.958       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; prev_gain[1]                                       ;
; 49.818 ; 50.038       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; prev_gain[0]                                       ;
; 49.818 ; 50.038       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; prev_gain[1]                                       ;
; 49.831 ; 50.051       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[0]                      ;
; 49.831 ; 50.051       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[1]                      ;
; 49.831 ; 50.051       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[2]                      ;
; 49.831 ; 50.051       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[3]                      ;
; 49.831 ; 50.051       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[4]                      ;
; 49.831 ; 50.051       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[5]                      ;
; 49.831 ; 50.051       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[0]                ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'spi_slave:spi_slave_rx2_inst|done'                                                           ;
+----------+--------------+----------------+------------------+-----------------------------------+------------+---------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                    ;
+----------+--------------+----------------+------------------+-----------------------------------+------------+---------------------------+
; 1249.541 ; 1249.942     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[0]               ;
; 1249.541 ; 1249.942     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[0]~_Duplicate_1  ;
; 1249.541 ; 1249.942     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[10]              ;
; 1249.541 ; 1249.942     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[10]~_Duplicate_1 ;
; 1249.541 ; 1249.942     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[11]              ;
; 1249.541 ; 1249.942     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[11]~_Duplicate_1 ;
; 1249.541 ; 1249.942     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[12]              ;
; 1249.541 ; 1249.942     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[12]~_Duplicate_1 ;
; 1249.541 ; 1249.942     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[13]              ;
; 1249.541 ; 1249.942     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[13]~_Duplicate_1 ;
; 1249.541 ; 1249.942     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[14]              ;
; 1249.541 ; 1249.942     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[14]~_Duplicate_1 ;
; 1249.541 ; 1249.942     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[15]              ;
; 1249.541 ; 1249.942     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[15]~_Duplicate_1 ;
; 1249.541 ; 1249.942     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[16]              ;
; 1249.541 ; 1249.942     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[16]~_Duplicate_1 ;
; 1249.541 ; 1249.942     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[17]              ;
; 1249.541 ; 1249.942     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[17]~_Duplicate_1 ;
; 1249.541 ; 1249.942     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[18]              ;
; 1249.541 ; 1249.942     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[18]~_Duplicate_1 ;
; 1249.541 ; 1249.942     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[19]              ;
; 1249.541 ; 1249.942     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[19]~_Duplicate_1 ;
; 1249.541 ; 1249.942     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[1]               ;
; 1249.541 ; 1249.942     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[1]~_Duplicate_1  ;
; 1249.541 ; 1249.942     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[20]              ;
; 1249.541 ; 1249.942     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[20]~_Duplicate_1 ;
; 1249.541 ; 1249.942     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[21]              ;
; 1249.541 ; 1249.942     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[21]~_Duplicate_1 ;
; 1249.541 ; 1249.942     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[22]              ;
; 1249.541 ; 1249.942     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[22]~_Duplicate_1 ;
; 1249.541 ; 1249.942     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[23]              ;
; 1249.541 ; 1249.942     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[23]~_Duplicate_1 ;
; 1249.541 ; 1249.942     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[24]              ;
; 1249.541 ; 1249.942     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[24]~_Duplicate_1 ;
; 1249.541 ; 1249.942     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[25]              ;
; 1249.541 ; 1249.942     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[25]~_Duplicate_1 ;
; 1249.541 ; 1249.942     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[26]              ;
; 1249.541 ; 1249.942     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[26]~_Duplicate_1 ;
; 1249.541 ; 1249.942     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[27]              ;
; 1249.541 ; 1249.942     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[27]~_Duplicate_1 ;
; 1249.541 ; 1249.942     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[28]              ;
; 1249.541 ; 1249.942     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[28]~_Duplicate_1 ;
; 1249.541 ; 1249.942     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[29]              ;
; 1249.541 ; 1249.942     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[29]~_Duplicate_1 ;
; 1249.541 ; 1249.942     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[2]               ;
; 1249.541 ; 1249.942     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[2]~_Duplicate_1  ;
; 1249.541 ; 1249.942     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[30]              ;
; 1249.541 ; 1249.942     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[30]~_Duplicate_1 ;
; 1249.541 ; 1249.942     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[31]              ;
; 1249.541 ; 1249.942     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[31]~_Duplicate_1 ;
; 1249.541 ; 1249.942     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[3]               ;
; 1249.541 ; 1249.942     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[3]~_Duplicate_1  ;
; 1249.541 ; 1249.942     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[4]               ;
; 1249.541 ; 1249.942     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[4]~_Duplicate_1  ;
; 1249.541 ; 1249.942     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[5]               ;
; 1249.541 ; 1249.942     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[5]~_Duplicate_1  ;
; 1249.541 ; 1249.942     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[6]               ;
; 1249.541 ; 1249.942     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[6]~_Duplicate_1  ;
; 1249.541 ; 1249.942     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[7]               ;
; 1249.541 ; 1249.942     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[7]~_Duplicate_1  ;
; 1249.541 ; 1249.942     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[8]               ;
; 1249.541 ; 1249.942     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[8]~_Duplicate_1  ;
; 1249.541 ; 1249.942     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[9]               ;
; 1249.541 ; 1249.942     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[9]~_Duplicate_1  ;
; 1249.541 ; 1249.942     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[18]               ;
; 1249.541 ; 1249.942     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[18]~_Duplicate_1  ;
; 1249.541 ; 1249.942     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[19]               ;
; 1249.541 ; 1249.942     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[19]~_Duplicate_1  ;
; 1249.541 ; 1249.942     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[20]               ;
; 1249.541 ; 1249.942     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[20]~_Duplicate_1  ;
; 1249.541 ; 1249.942     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[21]               ;
; 1249.541 ; 1249.942     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[21]~_Duplicate_1  ;
; 1249.541 ; 1249.942     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[22]               ;
; 1249.541 ; 1249.942     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[22]~_Duplicate_1  ;
; 1249.541 ; 1249.942     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[23]               ;
; 1249.541 ; 1249.942     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[23]~_Duplicate_1  ;
; 1249.541 ; 1249.942     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[24]               ;
; 1249.541 ; 1249.942     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[24]~_Duplicate_1  ;
; 1249.541 ; 1249.942     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[25]               ;
; 1249.541 ; 1249.942     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[25]~_Duplicate_1  ;
; 1249.541 ; 1249.942     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[26]               ;
; 1249.541 ; 1249.942     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[26]~_Duplicate_1  ;
; 1249.541 ; 1249.942     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[27]               ;
; 1249.541 ; 1249.942     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[27]~_Duplicate_1  ;
; 1249.541 ; 1249.942     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[28]               ;
; 1249.541 ; 1249.942     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[28]~_Duplicate_1  ;
; 1249.541 ; 1249.942     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[29]               ;
; 1249.541 ; 1249.942     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[29]~_Duplicate_1  ;
; 1249.541 ; 1249.942     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[30]               ;
; 1249.541 ; 1249.942     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[30]~_Duplicate_1  ;
; 1249.541 ; 1249.942     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[31]               ;
; 1249.541 ; 1249.942     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[31]~_Duplicate_1  ;
; 1249.542 ; 1249.943     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; keyer_weight[0]           ;
; 1249.542 ; 1249.943     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; keyer_weight[1]           ;
; 1249.542 ; 1249.943     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; keyer_weight[2]           ;
; 1249.542 ; 1249.943     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; keyer_weight[3]           ;
; 1249.542 ; 1249.943     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; keyer_weight[4]           ;
; 1249.542 ; 1249.943     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; keyer_weight[5]           ;
; 1249.542 ; 1249.943     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; keyer_weight[6]           ;
; 1249.584 ; 1249.985     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[0]                ;
+----------+--------------+----------------+------------------+-----------------------------------+------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'spi_slave:spi_slave_rx_inst|done'                                                           ;
+----------+--------------+----------------+------------------+----------------------------------+------------+---------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                    ;
+----------+--------------+----------------+------------------+----------------------------------+------------+---------------------------+
; 1249.583 ; 1249.984     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[18]              ;
; 1249.583 ; 1249.984     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[19]              ;
; 1249.583 ; 1249.984     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[20]              ;
; 1249.583 ; 1249.984     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[21]              ;
; 1249.583 ; 1249.984     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[22]              ;
; 1249.583 ; 1249.984     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[23]              ;
; 1249.583 ; 1249.984     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[24]              ;
; 1249.583 ; 1249.984     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[25]              ;
; 1249.583 ; 1249.984     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[26]              ;
; 1249.583 ; 1249.984     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[27]              ;
; 1249.583 ; 1249.984     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[28]              ;
; 1249.583 ; 1249.984     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[29]              ;
; 1249.583 ; 1249.984     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[30]              ;
; 1249.583 ; 1249.984     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[31]              ;
; 1249.586 ; 1249.987     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[0]               ;
; 1249.586 ; 1249.987     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[0]~_Duplicate_1  ;
; 1249.586 ; 1249.987     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[10]              ;
; 1249.586 ; 1249.987     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[10]~_Duplicate_1 ;
; 1249.586 ; 1249.987     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[11]              ;
; 1249.586 ; 1249.987     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[11]~_Duplicate_1 ;
; 1249.586 ; 1249.987     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[12]              ;
; 1249.586 ; 1249.987     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[12]~_Duplicate_1 ;
; 1249.586 ; 1249.987     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[13]              ;
; 1249.586 ; 1249.987     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[13]~_Duplicate_1 ;
; 1249.586 ; 1249.987     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[14]              ;
; 1249.586 ; 1249.987     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[14]~_Duplicate_1 ;
; 1249.586 ; 1249.987     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[15]              ;
; 1249.586 ; 1249.987     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[15]~_Duplicate_1 ;
; 1249.586 ; 1249.987     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[16]              ;
; 1249.586 ; 1249.987     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[16]~_Duplicate_1 ;
; 1249.586 ; 1249.987     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[17]              ;
; 1249.586 ; 1249.987     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[17]~_Duplicate_1 ;
; 1249.586 ; 1249.987     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[18]~_Duplicate_1 ;
; 1249.586 ; 1249.987     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[19]~_Duplicate_1 ;
; 1249.586 ; 1249.987     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[1]               ;
; 1249.586 ; 1249.987     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[1]~_Duplicate_1  ;
; 1249.586 ; 1249.987     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[20]~_Duplicate_1 ;
; 1249.586 ; 1249.987     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[21]~_Duplicate_1 ;
; 1249.586 ; 1249.987     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[22]~_Duplicate_1 ;
; 1249.586 ; 1249.987     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[23]~_Duplicate_1 ;
; 1249.586 ; 1249.987     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[24]~_Duplicate_1 ;
; 1249.586 ; 1249.987     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[25]~_Duplicate_1 ;
; 1249.586 ; 1249.987     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[26]~_Duplicate_1 ;
; 1249.586 ; 1249.987     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[27]~_Duplicate_1 ;
; 1249.586 ; 1249.987     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[28]~_Duplicate_1 ;
; 1249.586 ; 1249.987     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[29]~_Duplicate_1 ;
; 1249.586 ; 1249.987     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[2]               ;
; 1249.586 ; 1249.987     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[2]~_Duplicate_1  ;
; 1249.586 ; 1249.987     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[30]~_Duplicate_1 ;
; 1249.586 ; 1249.987     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[31]~_Duplicate_1 ;
; 1249.586 ; 1249.987     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[3]               ;
; 1249.586 ; 1249.987     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[3]~_Duplicate_1  ;
; 1249.586 ; 1249.987     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[4]               ;
; 1249.586 ; 1249.987     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[4]~_Duplicate_1  ;
; 1249.586 ; 1249.987     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[5]               ;
; 1249.586 ; 1249.987     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[5]~_Duplicate_1  ;
; 1249.586 ; 1249.987     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[6]               ;
; 1249.586 ; 1249.987     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[6]~_Duplicate_1  ;
; 1249.586 ; 1249.987     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[7]               ;
; 1249.586 ; 1249.987     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[7]~_Duplicate_1  ;
; 1249.586 ; 1249.987     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[8]               ;
; 1249.586 ; 1249.987     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[8]~_Duplicate_1  ;
; 1249.586 ; 1249.987     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[9]               ;
; 1249.586 ; 1249.987     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[9]~_Duplicate_1  ;
; 1249.592 ; 1249.993     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[0]               ;
; 1249.592 ; 1249.993     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[0]~_Duplicate_1  ;
; 1249.592 ; 1249.993     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[10]              ;
; 1249.592 ; 1249.993     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[10]~_Duplicate_1 ;
; 1249.592 ; 1249.993     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[11]              ;
; 1249.592 ; 1249.993     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[11]~_Duplicate_1 ;
; 1249.592 ; 1249.993     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[12]              ;
; 1249.592 ; 1249.993     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[12]~_Duplicate_1 ;
; 1249.592 ; 1249.993     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[13]              ;
; 1249.592 ; 1249.993     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[13]~_Duplicate_1 ;
; 1249.592 ; 1249.993     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[14]              ;
; 1249.592 ; 1249.993     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[14]~_Duplicate_1 ;
; 1249.592 ; 1249.993     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[15]              ;
; 1249.592 ; 1249.993     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[15]~_Duplicate_1 ;
; 1249.592 ; 1249.993     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[16]              ;
; 1249.592 ; 1249.993     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[16]~_Duplicate_1 ;
; 1249.592 ; 1249.993     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[17]              ;
; 1249.592 ; 1249.993     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[17]~_Duplicate_1 ;
; 1249.592 ; 1249.993     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[18]~_Duplicate_1 ;
; 1249.592 ; 1249.993     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[19]~_Duplicate_1 ;
; 1249.592 ; 1249.993     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[1]               ;
; 1249.592 ; 1249.993     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[1]~_Duplicate_1  ;
; 1249.592 ; 1249.993     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[20]~_Duplicate_1 ;
; 1249.592 ; 1249.993     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[21]~_Duplicate_1 ;
; 1249.592 ; 1249.993     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[22]~_Duplicate_1 ;
; 1249.592 ; 1249.993     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[23]~_Duplicate_1 ;
; 1249.592 ; 1249.993     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[24]~_Duplicate_1 ;
; 1249.592 ; 1249.993     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[25]~_Duplicate_1 ;
; 1249.592 ; 1249.993     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[26]~_Duplicate_1 ;
; 1249.592 ; 1249.993     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[27]~_Duplicate_1 ;
; 1249.592 ; 1249.993     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[28]~_Duplicate_1 ;
; 1249.592 ; 1249.993     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[29]~_Duplicate_1 ;
; 1249.592 ; 1249.993     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[2]               ;
; 1249.592 ; 1249.993     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[2]~_Duplicate_1  ;
; 1249.592 ; 1249.993     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[30]~_Duplicate_1 ;
; 1249.592 ; 1249.993     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[31]~_Duplicate_1 ;
+----------+--------------+----------------+------------------+----------------------------------+------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'spi_ce1'                                                                                                                                                                   ;
+----------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                            ;
+----------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; 1249.630 ; 1249.865     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a8~portb_address_reg0  ;
; 1249.631 ; 1249.866     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a0~portb_address_reg0  ;
; 1249.631 ; 1249.866     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a12~portb_address_reg0 ;
; 1249.631 ; 1249.866     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a20~portb_address_reg0 ;
; 1249.631 ; 1249.866     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a24~portb_address_reg0 ;
; 1249.631 ; 1249.866     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a32~portb_address_reg0 ;
; 1249.631 ; 1249.866     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a36~portb_address_reg0 ;
; 1249.631 ; 1249.866     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a44~portb_address_reg0 ;
; 1249.631 ; 1249.866     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a4~portb_address_reg0  ;
; 1249.632 ; 1249.867     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a16~portb_address_reg0 ;
; 1249.632 ; 1249.867     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a28~portb_address_reg0 ;
; 1249.632 ; 1249.867     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a40~portb_address_reg0 ;
; 1249.635 ; 1249.870     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[10]                          ;
; 1249.635 ; 1249.870     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[11]                          ;
; 1249.635 ; 1249.870     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[8]                           ;
; 1249.635 ; 1249.870     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[9]                           ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[0]                           ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[12]                          ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[13]                          ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[14]                          ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[15]                          ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[1]                           ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[20]                          ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[21]                          ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[22]                          ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[23]                          ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[24]                          ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[25]                          ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[26]                          ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[27]                          ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[2]                           ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[32]                          ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[33]                          ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[34]                          ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[35]                          ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[36]                          ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[37]                          ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[38]                          ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[39]                          ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[3]                           ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[44]                          ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[45]                          ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[46]                          ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[47]                          ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[4]                           ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[5]                           ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[6]                           ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[7]                           ;
; 1249.637 ; 1249.872     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[16]                          ;
; 1249.637 ; 1249.872     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[17]                          ;
; 1249.637 ; 1249.872     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[18]                          ;
; 1249.637 ; 1249.872     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[19]                          ;
; 1249.637 ; 1249.872     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[28]                          ;
; 1249.637 ; 1249.872     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[29]                          ;
; 1249.637 ; 1249.872     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[30]                          ;
; 1249.637 ; 1249.872     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[31]                          ;
; 1249.637 ; 1249.872     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[40]                          ;
; 1249.637 ; 1249.872     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[41]                          ;
; 1249.637 ; 1249.872     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[42]                          ;
; 1249.637 ; 1249.872     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[43]                          ;
; 1249.679 ; 1249.899     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[1]                                                ;
; 1249.679 ; 1249.899     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[2]                                                ;
; 1249.679 ; 1249.899     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[3]                                                ;
; 1249.679 ; 1249.899     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[4]                                                ;
; 1249.679 ; 1249.899     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[8]                                                ;
; 1249.680 ; 1249.900     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0                    ;
; 1249.680 ; 1249.900     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1                    ;
; 1249.680 ; 1249.900     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10                   ;
; 1249.680 ; 1249.900     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11                   ;
; 1249.680 ; 1249.900     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2                    ;
; 1249.680 ; 1249.900     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3                    ;
; 1249.680 ; 1249.900     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4                    ;
; 1249.680 ; 1249.900     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a5                    ;
; 1249.680 ; 1249.900     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a6                    ;
; 1249.680 ; 1249.900     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a7                    ;
; 1249.680 ; 1249.900     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8                    ;
; 1249.680 ; 1249.900     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9                    ;
; 1249.680 ; 1249.900     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity4                       ;
; 1249.680 ; 1249.900     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[0]               ;
; 1249.680 ; 1249.900     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[1]               ;
; 1249.680 ; 1249.900     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[2]               ;
; 1249.680 ; 1249.900     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[0]                                                ;
; 1249.680 ; 1249.900     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[10]                                               ;
; 1249.680 ; 1249.900     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[11]                                               ;
; 1249.680 ; 1249.900     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[5]                                                ;
; 1249.680 ; 1249.900     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[9]                                                ;
; 1249.681 ; 1249.901     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[6]                                                ;
; 1249.681 ; 1249.901     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[7]                                                ;
; 1249.876 ; 1249.876     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; spi_ce[1]~inputclkctrl|outclk                                                                                                     ;
; 1249.878 ; 1249.878     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|ram_block3a44|clk1                                                         ;
; 1249.878 ; 1249.878     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|ram_block3a8|clk1                                                          ;
; 1249.878 ; 1249.878     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[1]|clk                                                                      ;
; 1249.878 ; 1249.878     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[2]|clk                                                                      ;
; 1249.878 ; 1249.878     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[3]|clk                                                                      ;
; 1249.878 ; 1249.878     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[4]|clk                                                                      ;
; 1249.878 ; 1249.878     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[8]|clk                                                                      ;
; 1249.879 ; 1249.879     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|ram_block3a0|clk1                                                          ;
; 1249.879 ; 1249.879     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|ram_block3a12|clk1                                                         ;
; 1249.879 ; 1249.879     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|ram_block3a16|clk1                                                         ;
; 1249.879 ; 1249.879     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|ram_block3a20|clk1                                                         ;
+----------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'spi_ce0'                                                                                                                                                                 ;
+----------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                          ;
+----------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; 1249.663 ; 1249.898     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a8~portb_address_reg0  ;
; 1249.668 ; 1249.903     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[10]                          ;
; 1249.668 ; 1249.903     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[11]                          ;
; 1249.668 ; 1249.903     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[8]                           ;
; 1249.668 ; 1249.903     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[9]                           ;
; 1249.668 ; 1249.903     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a44~portb_address_reg0 ;
; 1249.670 ; 1249.905     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a28~portb_address_reg0 ;
; 1249.671 ; 1249.906     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a32~portb_address_reg0 ;
; 1249.673 ; 1249.908     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[44]                          ;
; 1249.673 ; 1249.908     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[45]                          ;
; 1249.673 ; 1249.908     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[46]                          ;
; 1249.673 ; 1249.908     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[47]                          ;
; 1249.674 ; 1249.909     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a4~portb_address_reg0  ;
; 1249.674 ; 1249.894     ; 0.220          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[2]                                                ;
; 1249.674 ; 1249.894     ; 0.220          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[6]                                                ;
; 1249.675 ; 1249.910     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[28]                          ;
; 1249.675 ; 1249.910     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[29]                          ;
; 1249.675 ; 1249.910     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[30]                          ;
; 1249.675 ; 1249.910     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[31]                          ;
; 1249.676 ; 1249.911     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[32]                          ;
; 1249.676 ; 1249.911     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[33]                          ;
; 1249.676 ; 1249.911     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[34]                          ;
; 1249.676 ; 1249.911     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[35]                          ;
; 1249.678 ; 1249.913     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a16~portb_address_reg0 ;
; 1249.679 ; 1249.914     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[4]                           ;
; 1249.679 ; 1249.914     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[5]                           ;
; 1249.679 ; 1249.914     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[6]                           ;
; 1249.679 ; 1249.914     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[7]                           ;
; 1249.683 ; 1249.918     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[16]                          ;
; 1249.683 ; 1249.918     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[17]                          ;
; 1249.683 ; 1249.918     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[18]                          ;
; 1249.683 ; 1249.918     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[19]                          ;
; 1249.683 ; 1249.918     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a24~portb_address_reg0 ;
; 1249.688 ; 1249.923     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[24]                          ;
; 1249.688 ; 1249.923     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[25]                          ;
; 1249.688 ; 1249.923     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[26]                          ;
; 1249.688 ; 1249.923     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[27]                          ;
; 1249.696 ; 1249.916     ; 0.220          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[5]                                                ;
; 1249.699 ; 1249.919     ; 0.220          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[1]                                                ;
; 1249.699 ; 1249.919     ; 0.220          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[3]                                                ;
; 1249.699 ; 1249.919     ; 0.220          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[4]                                                ;
; 1249.699 ; 1249.919     ; 0.220          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[8]                                                ;
; 1249.700 ; 1249.920     ; 0.220          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1                    ;
; 1249.700 ; 1249.920     ; 0.220          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2                    ;
; 1249.700 ; 1249.920     ; 0.220          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3                    ;
; 1249.700 ; 1249.920     ; 0.220          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4                    ;
; 1249.700 ; 1249.920     ; 0.220          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a5                    ;
; 1249.700 ; 1249.920     ; 0.220          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a6                    ;
; 1249.700 ; 1249.920     ; 0.220          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a7                    ;
; 1249.700 ; 1249.920     ; 0.220          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8                    ;
; 1249.705 ; 1249.925     ; 0.220          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10                   ;
; 1249.705 ; 1249.925     ; 0.220          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11                   ;
; 1249.705 ; 1249.925     ; 0.220          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9                    ;
; 1249.708 ; 1249.928     ; 0.220          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity4                       ;
; 1249.708 ; 1249.928     ; 0.220          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[0]               ;
; 1249.708 ; 1249.928     ; 0.220          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[1]               ;
; 1249.713 ; 1249.933     ; 0.220          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[2]               ;
; 1249.713 ; 1249.933     ; 0.220          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[11]                                               ;
; 1249.714 ; 1249.949     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a36~portb_address_reg0 ;
; 1249.715 ; 1249.950     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a12~portb_address_reg0 ;
; 1249.719 ; 1249.954     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[36]                          ;
; 1249.719 ; 1249.954     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[37]                          ;
; 1249.719 ; 1249.954     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[38]                          ;
; 1249.719 ; 1249.954     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[39]                          ;
; 1249.720 ; 1249.955     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[12]                          ;
; 1249.720 ; 1249.955     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[13]                          ;
; 1249.720 ; 1249.955     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[14]                          ;
; 1249.720 ; 1249.955     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[15]                          ;
; 1249.723 ; 1249.958     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a0~portb_address_reg0  ;
; 1249.723 ; 1249.958     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a28~porta_address_reg0 ;
; 1249.723 ; 1249.958     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a28~porta_we_reg       ;
; 1249.724 ; 1249.959     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a28~porta_datain_reg0  ;
; 1249.728 ; 1249.963     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[0]                           ;
; 1249.728 ; 1249.963     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[1]                           ;
; 1249.728 ; 1249.963     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[2]                           ;
; 1249.728 ; 1249.963     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[3]                           ;
; 1249.728 ; 1249.948     ; 0.220          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[10]                                               ;
; 1249.729 ; 1249.964     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a12~porta_address_reg0 ;
; 1249.729 ; 1249.964     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a12~porta_we_reg       ;
; 1249.729 ; 1249.964     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a16~porta_address_reg0 ;
; 1249.729 ; 1249.964     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a16~porta_we_reg       ;
; 1249.730 ; 1249.965     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a12~porta_datain_reg0  ;
; 1249.730 ; 1249.965     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a16~porta_datain_reg0  ;
; 1249.731 ; 1249.966     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a40~portb_address_reg0 ;
; 1249.736 ; 1249.971     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[40]                          ;
; 1249.736 ; 1249.971     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[41]                          ;
; 1249.736 ; 1249.971     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[42]                          ;
; 1249.736 ; 1249.971     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[43]                          ;
; 1249.737 ; 1249.972     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a20~porta_address_reg0 ;
; 1249.737 ; 1249.972     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a20~porta_we_reg       ;
; 1249.738 ; 1249.973     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a20~porta_datain_reg0  ;
; 1249.738 ; 1249.973     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a24~porta_address_reg0 ;
; 1249.738 ; 1249.973     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a24~porta_we_reg       ;
; 1249.739 ; 1249.974     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a24~porta_datain_reg0  ;
; 1249.746 ; 1249.981     ; 0.235          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[20]                          ;
; 1249.746 ; 1249.981     ; 0.235          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[21]                          ;
; 1249.746 ; 1249.981     ; 0.235          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[22]                          ;
; 1249.746 ; 1249.981     ; 0.235          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[23]                          ;
; 1249.750 ; 1249.985     ; 0.235          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a20~portb_address_reg0 ;
; 1249.750 ; 1249.985     ; 0.235          ; Low Pulse Width  ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a4~porta_address_reg0  ;
+----------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                ;
+----------+--------------+----------------+------------------+-------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock                                                       ; Clock Edge ; Target                                                                                                                                         ;
+----------+--------------+----------------+------------------+-------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; 2603.858 ; 2604.078     ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|char_PTT                                                                                                                    ;
; 2603.858 ; 2604.078     ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|enable_hang                                                                                                                 ;
; 2603.858 ; 2604.078     ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|prof_state.0000                                                                                                             ;
; 2603.858 ; 2604.078     ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|prof_state.0001                                                                                                             ;
; 2603.858 ; 2604.078     ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|prof_state.0010                                                                                                             ;
; 2603.858 ; 2604.078     ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|prof_state.0011                                                                                                             ;
; 2603.858 ; 2604.078     ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|prof_state.0100                                                                                                             ;
; 2603.858 ; 2604.078     ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|timer[10]                                                                                                                   ;
; 2603.858 ; 2604.078     ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|timer[11]                                                                                                                   ;
; 2603.858 ; 2604.078     ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|timer[12]                                                                                                                   ;
; 2603.858 ; 2604.078     ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|timer[13]                                                                                                                   ;
; 2603.858 ; 2604.078     ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|timer[14]                                                                                                                   ;
; 2603.858 ; 2604.078     ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|timer[15]                                                                                                                   ;
; 2603.858 ; 2604.078     ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|timer[16]                                                                                                                   ;
; 2603.858 ; 2604.078     ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|timer[17]                                                                                                                   ;
; 2603.858 ; 2604.078     ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|timer[9]                                                                                                                    ;
; 2603.860 ; 2604.080     ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[0]                                                                                                            ;
; 2603.860 ; 2604.080     ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[2]                                                                                                            ;
; 2603.860 ; 2604.080     ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[4]                                                                                                            ;
; 2603.860 ; 2604.080     ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[5]                                                                                                            ;
; 2603.860 ; 2604.080     ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[7]                                                                                                            ;
; 2603.860 ; 2604.080     ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[9]                                                                                                            ;
; 2603.861 ; 2604.081     ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[1]                                                                                                            ;
; 2603.861 ; 2604.081     ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[3]                                                                                                            ;
; 2603.861 ; 2604.081     ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[6]                                                                                                            ;
; 2603.861 ; 2604.081     ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[8]                                                                                                            ;
; 2603.861 ; 2604.081     ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|timer[0]                                                                                                                    ;
; 2603.861 ; 2604.081     ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|timer[1]                                                                                                                    ;
; 2603.861 ; 2604.081     ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|timer[2]                                                                                                                    ;
; 2603.861 ; 2604.081     ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|timer[3]                                                                                                                    ;
; 2603.861 ; 2604.081     ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|timer[4]                                                                                                                    ;
; 2603.861 ; 2604.081     ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|timer[5]                                                                                                                    ;
; 2603.861 ; 2604.081     ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|timer[6]                                                                                                                    ;
; 2603.861 ; 2604.081     ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|timer[7]                                                                                                                    ;
; 2603.861 ; 2604.081     ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|timer[8]                                                                                                                    ;
; 2603.917 ; 2604.105     ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_PTT                                                                                                                    ;
; 2603.917 ; 2604.105     ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_state                                                                                                                  ;
; 2603.917 ; 2604.105     ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[0]                                                                                                               ;
; 2603.917 ; 2604.105     ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[1]                                                                                                               ;
; 2603.917 ; 2604.105     ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[2]                                                                                                               ;
; 2603.917 ; 2604.105     ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[3]                                                                                                               ;
; 2603.917 ; 2604.105     ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[4]                                                                                                               ;
; 2603.917 ; 2604.105     ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[5]                                                                                                               ;
; 2603.917 ; 2604.105     ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[6]                                                                                                               ;
; 2603.917 ; 2604.105     ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[7]                                                                                                               ;
; 2603.917 ; 2604.105     ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[8]                                                                                                               ;
; 2603.919 ; 2604.107     ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[10]                                                                                                              ;
; 2603.919 ; 2604.107     ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[11]                                                                                                              ;
; 2603.919 ; 2604.107     ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[12]                                                                                                              ;
; 2603.919 ; 2604.107     ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[13]                                                                                                              ;
; 2603.919 ; 2604.107     ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[14]                                                                                                              ;
; 2603.919 ; 2604.107     ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[15]                                                                                                              ;
; 2603.919 ; 2604.107     ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[16]                                                                                                              ;
; 2603.919 ; 2604.107     ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[17]                                                                                                              ;
; 2603.919 ; 2604.107     ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[9]                                                                                                               ;
; 2603.921 ; 2604.156     ; 0.235          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[0]                          ;
; 2603.921 ; 2604.156     ; 0.235          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[10]                         ;
; 2603.921 ; 2604.156     ; 0.235          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[11]                         ;
; 2603.921 ; 2604.156     ; 0.235          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[12]                         ;
; 2603.921 ; 2604.156     ; 0.235          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[13]                         ;
; 2603.921 ; 2604.156     ; 0.235          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[14]                         ;
; 2603.921 ; 2604.156     ; 0.235          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[15]                         ;
; 2603.921 ; 2604.156     ; 0.235          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[1]                          ;
; 2603.921 ; 2604.156     ; 0.235          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[2]                          ;
; 2603.921 ; 2604.156     ; 0.235          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[3]                          ;
; 2603.921 ; 2604.156     ; 0.235          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[4]                          ;
; 2603.921 ; 2604.156     ; 0.235          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[5]                          ;
; 2603.921 ; 2604.156     ; 0.235          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[6]                          ;
; 2603.921 ; 2604.156     ; 0.235          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[7]                          ;
; 2603.921 ; 2604.156     ; 0.235          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[8]                          ;
; 2603.921 ; 2604.156     ; 0.235          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[9]                          ;
; 2603.923 ; 2604.158     ; 0.235          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 2603.923 ; 2604.158     ; 0.235          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a7~porta_address_reg0 ;
; 2603.924 ; 2604.159     ; 0.235          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 2603.924 ; 2604.159     ; 0.235          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a7~porta_address_reg0 ;
; 2603.925 ; 2604.160     ; 0.235          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[0]                          ;
; 2603.925 ; 2604.160     ; 0.235          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[10]                         ;
; 2603.925 ; 2604.160     ; 0.235          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[11]                         ;
; 2603.925 ; 2604.160     ; 0.235          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[12]                         ;
; 2603.925 ; 2604.160     ; 0.235          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[13]                         ;
; 2603.925 ; 2604.160     ; 0.235          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[14]                         ;
; 2603.925 ; 2604.160     ; 0.235          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[15]                         ;
; 2603.925 ; 2604.160     ; 0.235          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[1]                          ;
; 2603.925 ; 2604.160     ; 0.235          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[2]                          ;
; 2603.925 ; 2604.160     ; 0.235          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[3]                          ;
; 2603.925 ; 2604.160     ; 0.235          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[4]                          ;
; 2603.925 ; 2604.160     ; 0.235          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[5]                          ;
; 2603.925 ; 2604.160     ; 0.235          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[6]                          ;
; 2603.925 ; 2604.160     ; 0.235          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[7]                          ;
; 2603.925 ; 2604.160     ; 0.235          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[8]                          ;
; 2603.925 ; 2604.160     ; 0.235          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[9]                          ;
; 2604.003 ; 2604.223     ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[10]                                                                                                              ;
; 2604.003 ; 2604.223     ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[11]                                                                                                              ;
; 2604.003 ; 2604.223     ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[12]                                                                                                              ;
; 2604.003 ; 2604.223     ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[13]                                                                                                              ;
; 2604.003 ; 2604.223     ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[14]                                                                                                              ;
; 2604.003 ; 2604.223     ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[15]                                                                                                              ;
; 2604.003 ; 2604.223     ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[16]                                                                                                              ;
; 2604.003 ; 2604.223     ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[17]                                                                                                              ;
; 2604.003 ; 2604.223     ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[9]                                                                                                               ;
+----------+--------------+----------------+------------------+-------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                    ;
+-----------+--------------+----------------+------------------+-------------------------------------------------------------+------------+-----------------------------------------------------------------------------------+
; Slack     ; Actual Width ; Required Width ; Type             ; Clock                                                       ; Clock Edge ; Target                                                                            ;
+-----------+--------------+----------------+------------------+-------------------------------------------------------------+------------+-----------------------------------------------------------------------------------+
; 16666.334 ; 16666.554    ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[10]                                                      ;
; 16666.334 ; 16666.554    ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[11]                                                      ;
; 16666.334 ; 16666.554    ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[12]                                                      ;
; 16666.334 ; 16666.554    ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[13]                                                      ;
; 16666.334 ; 16666.554    ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[14]                                                      ;
; 16666.334 ; 16666.554    ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[15]                                                      ;
; 16666.334 ; 16666.554    ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[16]                                                      ;
; 16666.334 ; 16666.554    ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[17]                                                      ;
; 16666.334 ; 16666.554    ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[9]                                                       ;
; 16666.351 ; 16666.571    ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[0]                                                       ;
; 16666.351 ; 16666.571    ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[1]                                                       ;
; 16666.351 ; 16666.571    ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[2]                                                       ;
; 16666.351 ; 16666.571    ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[3]                                                       ;
; 16666.351 ; 16666.571    ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[4]                                                       ;
; 16666.351 ; 16666.571    ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[5]                                                       ;
; 16666.351 ; 16666.571    ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[6]                                                       ;
; 16666.351 ; 16666.571    ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[7]                                                       ;
; 16666.351 ; 16666.571    ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[8]                                                       ;
; 16666.351 ; 16666.571    ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|keyer_out                                                      ;
; 16666.358 ; 16666.578    ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|dash_memory                                                    ;
; 16666.358 ; 16666.578    ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.00000                                                ;
; 16666.358 ; 16666.578    ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.DOTDELAY                                             ;
; 16666.358 ; 16666.578    ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.DOTHELD                                              ;
; 16666.358 ; 16666.578    ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.PREDASH                                              ;
; 16666.360 ; 16666.580    ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|dot_memory                                                     ;
; 16666.360 ; 16666.580    ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.DASHDELAY                                            ;
; 16666.360 ; 16666.580    ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.DASHHELD                                             ;
; 16666.360 ; 16666.580    ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.PREDOT                                               ;
; 16666.360 ; 16666.580    ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.SENDDASH                                             ;
; 16666.360 ; 16666.580    ; 0.220          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.SENDDOT                                              ;
; 16666.562 ; 16666.750    ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.SENDDASH                                             ;
; 16666.563 ; 16666.751    ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|dot_memory                                                     ;
; 16666.563 ; 16666.751    ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.DASHDELAY                                            ;
; 16666.563 ; 16666.751    ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.DASHHELD                                             ;
; 16666.563 ; 16666.751    ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.PREDOT                                               ;
; 16666.563 ; 16666.751    ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.SENDDOT                                              ;
; 16666.564 ; 16666.752    ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|dash_memory                                                    ;
; 16666.564 ; 16666.752    ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.00000                                                ;
; 16666.564 ; 16666.752    ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.DOTDELAY                                             ;
; 16666.564 ; 16666.752    ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.DOTHELD                                              ;
; 16666.564 ; 16666.752    ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.PREDASH                                              ;
; 16666.570 ; 16666.758    ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|keyer_out                                                      ;
; 16666.571 ; 16666.759    ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[0]                                                       ;
; 16666.571 ; 16666.759    ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[1]                                                       ;
; 16666.571 ; 16666.759    ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[2]                                                       ;
; 16666.571 ; 16666.759    ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[3]                                                       ;
; 16666.571 ; 16666.759    ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[4]                                                       ;
; 16666.571 ; 16666.759    ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[5]                                                       ;
; 16666.571 ; 16666.759    ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[6]                                                       ;
; 16666.571 ; 16666.759    ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[7]                                                       ;
; 16666.571 ; 16666.759    ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[8]                                                       ;
; 16666.587 ; 16666.775    ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[10]                                                      ;
; 16666.587 ; 16666.775    ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[11]                                                      ;
; 16666.587 ; 16666.775    ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[12]                                                      ;
; 16666.587 ; 16666.775    ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[13]                                                      ;
; 16666.587 ; 16666.775    ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[14]                                                      ;
; 16666.587 ; 16666.775    ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[15]                                                      ;
; 16666.587 ; 16666.775    ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[16]                                                      ;
; 16666.587 ; 16666.775    ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[17]                                                      ;
; 16666.587 ; 16666.775    ; 0.188          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[9]                                                       ;
; 16666.603 ; 16666.603    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[10]|clk                                                         ;
; 16666.603 ; 16666.603    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[11]|clk                                                         ;
; 16666.603 ; 16666.603    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[12]|clk                                                         ;
; 16666.603 ; 16666.603    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[13]|clk                                                         ;
; 16666.603 ; 16666.603    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[14]|clk                                                         ;
; 16666.603 ; 16666.603    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[15]|clk                                                         ;
; 16666.603 ; 16666.603    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[16]|clk                                                         ;
; 16666.603 ; 16666.603    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[17]|clk                                                         ;
; 16666.603 ; 16666.603    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[9]|clk                                                          ;
; 16666.620 ; 16666.620    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[0]|clk                                                          ;
; 16666.620 ; 16666.620    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[1]|clk                                                          ;
; 16666.620 ; 16666.620    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[2]|clk                                                          ;
; 16666.620 ; 16666.620    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[3]|clk                                                          ;
; 16666.620 ; 16666.620    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[4]|clk                                                          ;
; 16666.620 ; 16666.620    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[5]|clk                                                          ;
; 16666.620 ; 16666.620    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[6]|clk                                                          ;
; 16666.620 ; 16666.620    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[7]|clk                                                          ;
; 16666.620 ; 16666.620    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[8]|clk                                                          ;
; 16666.620 ; 16666.620    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|keyer_out|clk                                                         ;
; 16666.627 ; 16666.627    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|dash_memory|clk                                                       ;
; 16666.627 ; 16666.627    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|key_state.00000|clk                                                   ;
; 16666.627 ; 16666.627    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|key_state.DOTDELAY|clk                                                ;
; 16666.627 ; 16666.627    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|key_state.DOTHELD|clk                                                 ;
; 16666.627 ; 16666.627    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|key_state.PREDASH|clk                                                 ;
; 16666.629 ; 16666.629    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|dot_memory|clk                                                        ;
; 16666.629 ; 16666.629    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|key_state.DASHDELAY|clk                                               ;
; 16666.629 ; 16666.629    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|key_state.DASHHELD|clk                                                ;
; 16666.629 ; 16666.629    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|key_state.PREDOT|clk                                                  ;
; 16666.629 ; 16666.629    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|key_state.SENDDASH|clk                                                ;
; 16666.629 ; 16666.629    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|key_state.SENDDOT|clk                                                 ;
; 16666.632 ; 16666.632    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; PLL_IAMBIC_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 16666.632 ; 16666.632    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; PLL_IAMBIC_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 16666.699 ; 16666.699    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; PLL_IAMBIC_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 16666.699 ; 16666.699    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; PLL_IAMBIC_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 16666.702 ; 16666.702    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|key_state.SENDDASH|clk                                                ;
; 16666.703 ; 16666.703    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|dot_memory|clk                                                        ;
; 16666.703 ; 16666.703    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|key_state.DASHDELAY|clk                                               ;
; 16666.703 ; 16666.703    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|key_state.DASHHELD|clk                                                ;
; 16666.703 ; 16666.703    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|key_state.PREDOT|clk                                                  ;
; 16666.703 ; 16666.703    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|key_state.SENDDOT|clk                                                 ;
+-----------+--------------+----------------+------------------+-------------------------------------------------------------+------------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                ;
+------------------+------------+--------+--------+------------+-------------------------------------------------------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                             ;
+------------------+------------+--------+--------+------------+-------------------------------------------------------------+
; KEY_DASH         ; clk_10mhz  ; 12.076 ; 12.290 ; Rise       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ;
; KEY_DOT          ; clk_10mhz  ; 11.082 ; 11.329 ; Rise       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ;
; ad9866_adio[*]   ; ad9866_clk ; 2.407  ; 2.631  ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[0]  ; ad9866_clk ; 2.303  ; 2.550  ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[1]  ; ad9866_clk ; 2.370  ; 2.631  ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[2]  ; ad9866_clk ; 1.840  ; 2.088  ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[3]  ; ad9866_clk ; 2.194  ; 2.437  ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[4]  ; ad9866_clk ; 2.083  ; 2.295  ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[5]  ; ad9866_clk ; 2.247  ; 2.450  ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[6]  ; ad9866_clk ; 1.946  ; 2.157  ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[7]  ; ad9866_clk ; 2.407  ; 2.624  ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[8]  ; ad9866_clk ; 2.382  ; 2.454  ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[9]  ; ad9866_clk ; 2.345  ; 2.530  ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[10] ; ad9866_clk ; 2.287  ; 2.503  ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[11] ; ad9866_clk ; 2.373  ; 2.453  ; Rise       ; ad9866_clk                                                  ;
; spi_ce[*]        ; spi_sck    ; 1.278  ; 1.298  ; Rise       ; spi_sck                                                     ;
;  spi_ce[0]       ; spi_sck    ; 1.278  ; 1.298  ; Rise       ; spi_sck                                                     ;
;  spi_ce[1]       ; spi_sck    ; 1.259  ; 1.232  ; Rise       ; spi_sck                                                     ;
; spi_mosi         ; spi_sck    ; 4.005  ; 4.116  ; Rise       ; spi_sck                                                     ;
; spi_ce[*]        ; spi_sck    ; 2.580  ; 2.735  ; Fall       ; spi_sck                                                     ;
;  spi_ce[0]       ; spi_sck    ; 2.580  ; 2.735  ; Fall       ; spi_sck                                                     ;
;  spi_ce[1]       ; spi_sck    ; 2.435  ; 2.650  ; Fall       ; spi_sck                                                     ;
+------------------+------------+--------+--------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                 ;
+------------------+------------+--------+--------+------------+-------------------------------------------------------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                             ;
+------------------+------------+--------+--------+------------+-------------------------------------------------------------+
; KEY_DASH         ; clk_10mhz  ; -5.534 ; -5.862 ; Rise       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ;
; KEY_DOT          ; clk_10mhz  ; -5.369 ; -5.696 ; Rise       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ;
; ad9866_adio[*]   ; ad9866_clk ; -0.785 ; -0.948 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[0]  ; ad9866_clk ; -1.511 ; -1.742 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[1]  ; ad9866_clk ; -1.157 ; -1.369 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[2]  ; ad9866_clk ; -0.975 ; -1.219 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[3]  ; ad9866_clk ; -1.551 ; -1.733 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[4]  ; ad9866_clk ; -1.623 ; -1.818 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[5]  ; ad9866_clk ; -1.488 ; -1.696 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[6]  ; ad9866_clk ; -1.398 ; -1.588 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[7]  ; ad9866_clk ; -1.436 ; -1.661 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[8]  ; ad9866_clk ; -1.102 ; -1.225 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[9]  ; ad9866_clk ; -0.857 ; -1.061 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[10] ; ad9866_clk ; -0.785 ; -0.948 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[11] ; ad9866_clk ; -1.004 ; -1.134 ; Rise       ; ad9866_clk                                                  ;
; spi_ce[*]        ; spi_sck    ; -0.493 ; -0.433 ; Rise       ; spi_sck                                                     ;
;  spi_ce[0]       ; spi_sck    ; -0.493 ; -0.433 ; Rise       ; spi_sck                                                     ;
;  spi_ce[1]       ; spi_sck    ; -0.529 ; -0.580 ; Rise       ; spi_sck                                                     ;
; spi_mosi         ; spi_sck    ; -3.094 ; -3.310 ; Rise       ; spi_sck                                                     ;
; spi_ce[*]        ; spi_sck    ; -1.421 ; -1.746 ; Fall       ; spi_sck                                                     ;
;  spi_ce[0]       ; spi_sck    ; -1.421 ; -1.746 ; Fall       ; spi_sck                                                     ;
;  spi_ce[1]       ; spi_sck    ; -1.432 ; -1.756 ; Fall       ; spi_sck                                                     ;
+------------------+------------+--------+--------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                      ;
+------------------+------------+--------+--------+------------+-------------------------------------------------------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                             ;
+------------------+------------+--------+--------+------------+-------------------------------------------------------------+
; cw_ptt           ; clk_10mhz  ; 8.743  ; 8.500  ; Rise       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ;
; cw_ptt           ; clk_10mhz  ; 8.041  ; 7.632  ; Fall       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ;
; ad9866_rxclk     ; ad9866_clk ; 4.663  ; 4.688  ; Rise       ; ad9866_clk                                                  ;
; ad9866_txclk     ; ad9866_clk ; 4.663  ; 4.688  ; Rise       ; ad9866_clk                                                  ;
; rx1_FIFOEmpty    ; ad9866_clk ; 10.656 ; 10.537 ; Rise       ; ad9866_clk                                                  ;
; rx2_FIFOEmpty    ; ad9866_clk ; 11.163 ; 10.970 ; Rise       ; ad9866_clk                                                  ;
; txFIFOFull       ; ad9866_clk ; 10.716 ; 10.931 ; Rise       ; ad9866_clk                                                  ;
; ad9866_adio[*]   ; ad9866_clk ; 10.359 ; 10.548 ; Fall       ; ad9866_clk                                                  ;
;  ad9866_adio[0]  ; ad9866_clk ; 7.771  ; 7.756  ; Fall       ; ad9866_clk                                                  ;
;  ad9866_adio[1]  ; ad9866_clk ; 9.149  ; 9.113  ; Fall       ; ad9866_clk                                                  ;
;  ad9866_adio[2]  ; ad9866_clk ; 7.800  ; 7.785  ; Fall       ; ad9866_clk                                                  ;
;  ad9866_adio[3]  ; ad9866_clk ; 7.795  ; 7.784  ; Fall       ; ad9866_clk                                                  ;
;  ad9866_adio[4]  ; ad9866_clk ; 7.860  ; 7.863  ; Fall       ; ad9866_clk                                                  ;
;  ad9866_adio[5]  ; ad9866_clk ; 7.874  ; 7.863  ; Fall       ; ad9866_clk                                                  ;
;  ad9866_adio[6]  ; ad9866_clk ; 8.846  ; 8.759  ; Fall       ; ad9866_clk                                                  ;
;  ad9866_adio[7]  ; ad9866_clk ; 8.943  ; 8.827  ; Fall       ; ad9866_clk                                                  ;
;  ad9866_adio[8]  ; ad9866_clk ; 9.030  ; 8.938  ; Fall       ; ad9866_clk                                                  ;
;  ad9866_adio[9]  ; ad9866_clk ; 8.843  ; 8.764  ; Fall       ; ad9866_clk                                                  ;
;  ad9866_adio[10] ; ad9866_clk ; 10.359 ; 10.548 ; Fall       ; ad9866_clk                                                  ;
;  ad9866_adio[11] ; ad9866_clk ; 8.557  ; 8.488  ; Fall       ; ad9866_clk                                                  ;
; ad9866_rxclk     ; ad9866_clk ; 4.663  ; 4.688  ; Fall       ; ad9866_clk                                                  ;
; ad9866_txclk     ; ad9866_clk ; 4.663  ; 4.688  ; Fall       ; ad9866_clk                                                  ;
; spi_miso         ; spi_sck    ; 13.449 ; 13.427 ; Fall       ; spi_sck                                                     ;
+------------------+------------+--------+--------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                              ;
+------------------+------------+--------+--------+------------+-------------------------------------------------------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                             ;
+------------------+------------+--------+--------+------------+-------------------------------------------------------------+
; cw_ptt           ; clk_10mhz  ; 7.979  ; 7.718  ; Rise       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ;
; cw_ptt           ; clk_10mhz  ; 7.337  ; 6.943  ; Fall       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ;
; ad9866_rxclk     ; ad9866_clk ; 4.596  ; 4.622  ; Rise       ; ad9866_clk                                                  ;
; ad9866_txclk     ; ad9866_clk ; 4.596  ; 4.622  ; Rise       ; ad9866_clk                                                  ;
; rx1_FIFOEmpty    ; ad9866_clk ; 8.848  ; 8.777  ; Rise       ; ad9866_clk                                                  ;
; rx2_FIFOEmpty    ; ad9866_clk ; 9.401  ; 9.264  ; Rise       ; ad9866_clk                                                  ;
; txFIFOFull       ; ad9866_clk ; 8.903  ; 9.017  ; Rise       ; ad9866_clk                                                  ;
; ad9866_adio[*]   ; ad9866_clk ; 7.577  ; 7.563  ; Fall       ; ad9866_clk                                                  ;
;  ad9866_adio[0]  ; ad9866_clk ; 7.577  ; 7.563  ; Fall       ; ad9866_clk                                                  ;
;  ad9866_adio[1]  ; ad9866_clk ; 8.900  ; 8.866  ; Fall       ; ad9866_clk                                                  ;
;  ad9866_adio[2]  ; ad9866_clk ; 7.605  ; 7.591  ; Fall       ; ad9866_clk                                                  ;
;  ad9866_adio[3]  ; ad9866_clk ; 7.601  ; 7.589  ; Fall       ; ad9866_clk                                                  ;
;  ad9866_adio[4]  ; ad9866_clk ; 7.663  ; 7.666  ; Fall       ; ad9866_clk                                                  ;
;  ad9866_adio[5]  ; ad9866_clk ; 7.677  ; 7.665  ; Fall       ; ad9866_clk                                                  ;
;  ad9866_adio[6]  ; ad9866_clk ; 8.602  ; 8.517  ; Fall       ; ad9866_clk                                                  ;
;  ad9866_adio[7]  ; ad9866_clk ; 8.702  ; 8.591  ; Fall       ; ad9866_clk                                                  ;
;  ad9866_adio[8]  ; ad9866_clk ; 8.787  ; 8.698  ; Fall       ; ad9866_clk                                                  ;
;  ad9866_adio[9]  ; ad9866_clk ; 8.601  ; 8.524  ; Fall       ; ad9866_clk                                                  ;
;  ad9866_adio[10] ; ad9866_clk ; 10.167 ; 10.356 ; Fall       ; ad9866_clk                                                  ;
;  ad9866_adio[11] ; ad9866_clk ; 8.332  ; 8.266  ; Fall       ; ad9866_clk                                                  ;
; ad9866_rxclk     ; ad9866_clk ; 4.596  ; 4.622  ; Fall       ; ad9866_clk                                                  ;
; ad9866_txclk     ; ad9866_clk ; 4.596  ; 4.622  ; Fall       ; ad9866_clk                                                  ;
; spi_miso         ; spi_sck    ; 11.481 ; 11.647 ; Fall       ; spi_sck                                                     ;
+------------------+------------+--------+--------+------------+-------------------------------------------------------------+


+------------------------------------------------------------------+
; Propagation Delay                                                ;
+------------+-----------------+--------+--------+--------+--------+
; Input Port ; Output Port     ; RR     ; RF     ; FR     ; FF     ;
+------------+-----------------+--------+--------+--------+--------+
; KEY_DASH   ; key_dash_rpi    ; 8.250  ;        ;        ; 8.625  ;
; KEY_DOT    ; key_dot_rpi     ; 8.476  ;        ;        ; 8.717  ;
; ptt_in     ; DEBUG_LED4      ; 13.296 ; 12.845 ; 13.549 ; 13.141 ;
; ptt_in     ; ad9866_adio[0]  ; 10.090 ; 9.706  ; 10.307 ; 9.923  ;
; ptt_in     ; ad9866_adio[1]  ; 10.083 ; 9.699  ; 10.285 ; 9.901  ;
; ptt_in     ; ad9866_adio[2]  ; 9.681  ; 9.297  ; 9.917  ; 9.533  ;
; ptt_in     ; ad9866_adio[3]  ; 9.681  ; 9.297  ; 9.917  ; 9.533  ;
; ptt_in     ; ad9866_adio[4]  ; 9.281  ; 8.897  ; 9.533  ; 9.149  ;
; ptt_in     ; ad9866_adio[5]  ; 9.281  ; 8.897  ; 9.533  ; 9.149  ;
; ptt_in     ; ad9866_adio[6]  ; 9.274  ; 8.890  ; 9.513  ; 9.129  ;
; ptt_in     ; ad9866_adio[7]  ; 9.274  ; 8.890  ; 9.513  ; 9.129  ;
; ptt_in     ; ad9866_adio[8]  ; 8.858  ; 8.474  ; 9.170  ; 8.786  ;
; ptt_in     ; ad9866_adio[9]  ; 8.858  ; 8.474  ; 9.170  ; 8.786  ;
; ptt_in     ; ad9866_adio[10] ; 8.860  ; 8.476  ; 9.158  ; 8.774  ;
; ptt_in     ; ad9866_adio[11] ; 8.845  ; 8.461  ; 9.135  ; 8.751  ;
; ptt_in     ; ad9866_rxen     ;        ; 12.930 ; 13.288 ;        ;
; ptt_in     ; ad9866_txen     ; 10.346 ;        ;        ; 10.500 ;
; ptt_in     ; ptt_out         ; 7.869  ;        ;        ; 8.009  ;
+------------+-----------------+--------+--------+--------+--------+


+------------------------------------------------------------------+
; Minimum Propagation Delay                                        ;
+------------+-----------------+--------+--------+--------+--------+
; Input Port ; Output Port     ; RR     ; RF     ; FR     ; FF     ;
+------------+-----------------+--------+--------+--------+--------+
; KEY_DASH   ; key_dash_rpi    ; 8.038  ;        ;        ; 8.401  ;
; KEY_DOT    ; key_dot_rpi     ; 8.255  ;        ;        ; 8.489  ;
; ptt_in     ; DEBUG_LED4      ; 12.886 ; 12.448 ; 13.131 ; 12.734 ;
; ptt_in     ; ad9866_adio[0]  ; 9.719  ; 9.351  ; 9.927  ; 9.559  ;
; ptt_in     ; ad9866_adio[1]  ; 9.712  ; 9.344  ; 9.905  ; 9.537  ;
; ptt_in     ; ad9866_adio[2]  ; 9.326  ; 8.958  ; 9.552  ; 9.184  ;
; ptt_in     ; ad9866_adio[3]  ; 9.326  ; 8.958  ; 9.552  ; 9.184  ;
; ptt_in     ; ad9866_adio[4]  ; 8.942  ; 8.574  ; 9.184  ; 8.816  ;
; ptt_in     ; ad9866_adio[5]  ; 8.942  ; 8.574  ; 9.184  ; 8.816  ;
; ptt_in     ; ad9866_adio[6]  ; 8.936  ; 8.568  ; 9.165  ; 8.797  ;
; ptt_in     ; ad9866_adio[7]  ; 8.936  ; 8.568  ; 9.165  ; 8.797  ;
; ptt_in     ; ad9866_adio[8]  ; 8.536  ; 8.168  ; 8.836  ; 8.468  ;
; ptt_in     ; ad9866_adio[9]  ; 8.536  ; 8.168  ; 8.836  ; 8.468  ;
; ptt_in     ; ad9866_adio[10] ; 8.539  ; 8.171  ; 8.824  ; 8.456  ;
; ptt_in     ; ad9866_adio[11] ; 8.524  ; 8.156  ; 8.802  ; 8.434  ;
; ptt_in     ; ad9866_rxen     ;        ; 12.645 ; 12.996 ;        ;
; ptt_in     ; ad9866_txen     ; 10.061 ;        ;        ; 10.208 ;
; ptt_in     ; ptt_out         ; 7.678  ;        ;        ; 7.811  ;
+------------+-----------------+--------+--------+--------+--------+


----------------
; MTBF Summary ;
----------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 36
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 14.263 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.7
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; Source Node                                                                               ; Synchronization Node                                                                                                                 ; Worst-Case MTBF (Years) ; Typical MTBF (Years)   ; Included in Design MTBF ;
+-------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[6]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[6]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[5]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[5]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[8]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[8]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[9]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[9]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[7]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[7]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[10] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[10]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[0]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[0]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[4]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[4]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[1]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[1]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[2]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[2]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[11] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[11]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[3]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[3]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[8]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[8]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[11]       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[11] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[9]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[9]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[6]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[6]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[10]       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[10] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[8]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[8]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[10]         ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[10]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[5]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[5]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[11]         ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[11]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[7]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[7]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[2]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[2]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[9]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[9]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[3]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[3]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[2]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[2]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[6]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[6]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[5]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[5]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[4]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[4]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[7]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[7]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[3]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[3]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[4]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[4]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[0]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[0]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[1]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[1]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[0]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[0]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[1]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[1]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
+-------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 14.263                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[6] ;                        ;              ;                  ; 12.439       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[6] ;                        ;              ;                  ; 1.824        ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 14.425                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[5] ;                        ;              ;                  ; 11.693       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[5] ;                        ;              ;                  ; 2.732        ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[8] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 14.558                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[8]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[8] ;                        ;              ;                  ; 12.440       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[8] ;                        ;              ;                  ; 2.118        ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[9] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 14.745                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[9]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[9] ;                        ;              ;                  ; 12.649       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[9] ;                        ;              ;                  ; 2.096        ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 14.790                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[7] ;                        ;              ;                  ; 12.277       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[7] ;                        ;              ;                  ; 2.513        ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[10]                                          ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[10] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                             ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 15.066                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[10]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[10] ;                        ;              ;                  ; 12.436       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[10] ;                        ;              ;                  ; 2.630        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 15.161                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[0] ;                        ;              ;                  ; 12.437       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[0] ;                        ;              ;                  ; 2.724        ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 15.188                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[4] ;                        ;              ;                  ; 12.434       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[4] ;                        ;              ;                  ; 2.754        ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 15.351                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[1] ;                        ;              ;                  ; 12.647       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[1] ;                        ;              ;                  ; 2.704        ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 15.499                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[2] ;                        ;              ;                  ; 12.435       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[2] ;                        ;              ;                  ; 3.064        ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[11]                                          ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[11] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                             ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 15.664                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[11]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[11] ;                        ;              ;                  ; 12.434       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[11] ;                        ;              ;                  ; 3.230        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 15.686                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[3] ;                        ;              ;                  ; 12.642       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[3] ;                        ;              ;                  ; 3.044        ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[8] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                              ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 109.459                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                  ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                          ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[8]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[8] ;                        ;              ;                  ; 12.644       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe16a[8] ;                        ;              ;                  ; 12.644       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe17a[8] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe18a[8] ;                        ;              ;                  ; 12.092       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe19a[8] ;                        ;              ;                  ; 12.651       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe20a[8] ;                        ;              ;                  ; 12.650       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe21a[8] ;                        ;              ;                  ; 12.650       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe22a[8] ;                        ;              ;                  ; 11.573       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|ws_dgrp_reg[8]                                              ;                        ;              ;                  ; 9.910        ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[11]                                                  ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[11] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                               ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                 ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                          ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                          ; 109.628                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                             ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                          ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                   ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                 ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                           ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                   ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[11]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                             ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[11] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe16a[11] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe17a[11] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe18a[11] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe19a[11] ;                        ;              ;                  ; 12.644       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe20a[11] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe21a[11] ;                        ;              ;                  ; 11.827       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe22a[11] ;                        ;              ;                  ; 12.461       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|ws_dgrp_reg[11]                                              ;                        ;              ;                  ; 9.468        ;
+---------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[9]                                                  ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[9] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                              ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 110.236                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                  ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                          ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[9]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[9] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe16a[9] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe17a[9] ;                        ;              ;                  ; 12.644       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe18a[9] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe19a[9] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe20a[9] ;                        ;              ;                  ; 12.644       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe21a[9] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe22a[9] ;                        ;              ;                  ; 11.882       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|ws_dgrp_reg[9]                                              ;                        ;              ;                  ; 9.840        ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                              ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 110.292                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                  ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                          ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[6] ;                        ;              ;                  ; 12.465       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe16a[6] ;                        ;              ;                  ; 12.649       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe17a[6] ;                        ;              ;                  ; 12.649       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe18a[6] ;                        ;              ;                  ; 12.464       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe19a[6] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe20a[6] ;                        ;              ;                  ; 12.466       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe21a[6] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe22a[6] ;                        ;              ;                  ; 12.650       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|ws_dgrp_reg[6]                                              ;                        ;              ;                  ; 9.654        ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[10]                                                  ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[10] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                               ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                 ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                          ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                          ; 110.632                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                             ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                          ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                   ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                 ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                           ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                   ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[10]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                             ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[10] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe16a[10] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe17a[10] ;                        ;              ;                  ; 12.643       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe18a[10] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe19a[10] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe20a[10] ;                        ;              ;                  ; 12.644       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe21a[10] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe22a[10] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|ws_dgrp_reg[10]                                              ;                        ;              ;                  ; 9.473        ;
+---------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[8] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 111.033                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[8]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[8] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe16a[8] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe17a[8] ;                        ;              ;                  ; 12.644       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe18a[8] ;                        ;              ;                  ; 12.463       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe19a[8] ;                        ;              ;                  ; 11.905       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe20a[8] ;                        ;              ;                  ; 12.643       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe21a[8] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe22a[8] ;                        ;              ;                  ; 12.435       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|ws_dgrp_reg[8]                                              ;                        ;              ;                  ; 11.006       ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[10]                                                  ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[10] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                             ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 111.069                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[10]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[10] ;                        ;              ;                  ; 12.644       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe16a[10] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe17a[10] ;                        ;              ;                  ; 12.644       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe18a[10] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe19a[10] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe20a[10] ;                        ;              ;                  ; 12.644       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe21a[10] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe22a[10] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|ws_dgrp_reg[10]                                              ;                        ;              ;                  ; 9.909        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                              ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 111.115                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                  ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                          ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[5] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe16a[5] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe17a[5] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe18a[5] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe19a[5] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe20a[5] ;                        ;              ;                  ; 12.462       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe21a[5] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe22a[5] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|ws_dgrp_reg[5]                                              ;                        ;              ;                  ; 10.126       ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[11]                                                  ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[11] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                             ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 111.160                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[11]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[11] ;                        ;              ;                  ; 12.649       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe16a[11] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe17a[11] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe18a[11] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe19a[11] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe20a[11] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe21a[11] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe22a[11] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|ws_dgrp_reg[11]                                              ;                        ;              ;                  ; 9.986        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                              ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 111.260                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                  ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                          ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[7] ;                        ;              ;                  ; 12.649       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe16a[7] ;                        ;              ;                  ; 12.650       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe17a[7] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe18a[7] ;                        ;              ;                  ; 12.649       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe19a[7] ;                        ;              ;                  ; 12.236       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe20a[7] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe21a[7] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe22a[7] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|ws_dgrp_reg[7]                                              ;                        ;              ;                  ; 10.490       ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                              ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 111.299                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                  ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                          ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[2] ;                        ;              ;                  ; 12.649       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe16a[2] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe17a[2] ;                        ;              ;                  ; 12.454       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe18a[2] ;                        ;              ;                  ; 12.650       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe19a[2] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe20a[2] ;                        ;              ;                  ; 12.650       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe21a[2] ;                        ;              ;                  ; 12.649       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe22a[2] ;                        ;              ;                  ; 12.649       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|ws_dgrp_reg[2]                                              ;                        ;              ;                  ; 10.303       ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[9]                                                  ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[9] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 111.445                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[9]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[9] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe16a[9] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe17a[9] ;                        ;              ;                  ; 12.650       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe18a[9] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe19a[9] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe20a[9] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe21a[9] ;                        ;              ;                  ; 11.957       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe22a[9] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|ws_dgrp_reg[9]                                              ;                        ;              ;                  ; 10.959       ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #25: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                              ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 111.516                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                  ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                          ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[3] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe16a[3] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe17a[3] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe18a[3] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe19a[3] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe20a[3] ;                        ;              ;                  ; 12.649       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe21a[3] ;                        ;              ;                  ; 12.462       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe22a[3] ;                        ;              ;                  ; 11.304       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|ws_dgrp_reg[3]                                              ;                        ;              ;                  ; 11.863       ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #26: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 111.574                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[2] ;                        ;              ;                  ; 12.460       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe16a[2] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe17a[2] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe18a[2] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe19a[2] ;                        ;              ;                  ; 12.460       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe20a[2] ;                        ;              ;                  ; 12.644       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe21a[2] ;                        ;              ;                  ; 12.460       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe22a[2] ;                        ;              ;                  ; 11.778       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|ws_dgrp_reg[2]                                              ;                        ;              ;                  ; 11.835       ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #27: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 111.675                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[6] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe16a[6] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe17a[6] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe18a[6] ;                        ;              ;                  ; 11.926       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe19a[6] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe20a[6] ;                        ;              ;                  ; 12.459       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe21a[6] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe22a[6] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|ws_dgrp_reg[6]                                              ;                        ;              ;                  ; 11.416       ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #28: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 111.700                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[5] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe16a[5] ;                        ;              ;                  ; 12.644       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe17a[5] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe18a[5] ;                        ;              ;                  ; 12.461       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe19a[5] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe20a[5] ;                        ;              ;                  ; 12.460       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe21a[5] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe22a[5] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|ws_dgrp_reg[5]                                              ;                        ;              ;                  ; 10.904       ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #29: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                              ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 111.772                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                  ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                          ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[4] ;                        ;              ;                  ; 12.644       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe16a[4] ;                        ;              ;                  ; 12.643       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe17a[4] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe18a[4] ;                        ;              ;                  ; 12.644       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe19a[4] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe20a[4] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe21a[4] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe22a[4] ;                        ;              ;                  ; 12.460       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|ws_dgrp_reg[4]                                              ;                        ;              ;                  ; 10.798       ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #30: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 112.020                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[7] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe16a[7] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe17a[7] ;                        ;              ;                  ; 12.459       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe18a[7] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe19a[7] ;                        ;              ;                  ; 12.643       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe20a[7] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe21a[7] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe22a[7] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|ws_dgrp_reg[7]                                              ;                        ;              ;                  ; 11.045       ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #31: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 112.067                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[3] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe16a[3] ;                        ;              ;                  ; 12.644       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe17a[3] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe18a[3] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe19a[3] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe20a[3] ;                        ;              ;                  ; 12.157       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe21a[3] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe22a[3] ;                        ;              ;                  ; 12.008       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|ws_dgrp_reg[3]                                              ;                        ;              ;                  ; 12.026       ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #32: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 112.242                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[4] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe16a[4] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe17a[4] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe18a[4] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe19a[4] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe20a[4] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe21a[4] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe22a[4] ;                        ;              ;                  ; 11.905       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|ws_dgrp_reg[4]                                              ;                        ;              ;                  ; 11.812       ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #33: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 112.619                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[0] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe16a[0] ;                        ;              ;                  ; 12.434       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe17a[0] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe18a[0] ;                        ;              ;                  ; 12.644       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe19a[0] ;                        ;              ;                  ; 12.644       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe20a[0] ;                        ;              ;                  ; 12.644       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe21a[0] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe22a[0] ;                        ;              ;                  ; 12.643       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|ws_dgrp_reg[0]                                              ;                        ;              ;                  ; 11.674       ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #34: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 112.813                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[1] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe16a[1] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe17a[1] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe18a[1] ;                        ;              ;                  ; 12.650       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe19a[1] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe20a[1] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe21a[1] ;                        ;              ;                  ; 12.649       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe22a[1] ;                        ;              ;                  ; 12.036       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|ws_dgrp_reg[1]                                              ;                        ;              ;                  ; 12.241       ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #35: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                              ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 113.011                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                  ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                          ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[0] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe16a[0] ;                        ;              ;                  ; 12.644       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe17a[0] ;                        ;              ;                  ; 12.460       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe18a[0] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe19a[0] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe20a[0] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe21a[0] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe22a[0] ;                        ;              ;                  ; 12.644       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|ws_dgrp_reg[0]                                              ;                        ;              ;                  ; 12.037       ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #36: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                              ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 113.622                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                  ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                          ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[1] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe16a[1] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe17a[1] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe18a[1] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe19a[1] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe20a[1] ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe21a[1] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe22a[1] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|ws_dgrp_reg[1]                                              ;                        ;              ;                  ; 12.447       ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                              ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                  ; Note                                              ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------+
; 19.9 MHz   ; 19.9 MHz        ; spi_sck                                                     ;                                                   ;
; 85.79 MHz  ; 63.75 MHz       ; ad9866_clk                                                  ; limit due to minimum port rate restriction (tmin) ;
; 93.85 MHz  ; 93.85 MHz       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ;                                                   ;
; 99.07 MHz  ; 99.07 MHz       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ;                                                   ;
; 175.38 MHz ; 175.38 MHz      ; clk_10mhz                                                   ;                                                   ;
; 219.25 MHz ; 219.25 MHz      ; spi_ce0                                                     ;                                                   ;
; 300.3 MHz  ; 238.04 MHz      ; spi_ce1                                                     ; limit due to minimum period restriction (tmin)    ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                     ;
+-------------------------------------------------------------+----------+---------------+
; Clock                                                       ; Slack    ; End Point TNS ;
+-------------------------------------------------------------+----------+---------------+
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; -99.960  ; -2402.023     ;
; spi_sck                                                     ; -0.333   ; -0.753        ;
; spi_ce0                                                     ; -0.014   ; -0.014        ;
; spi_slave:spi_slave_rx2_inst|done                           ; 0.560    ; 0.000         ;
; ad9866_clk                                                  ; 1.004    ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done                            ; 1.032    ; 0.000         ;
; virt_ad9866_rxclk                                           ; 24.867   ; 0.000         ;
; clk_10mhz                                                   ; 94.298   ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1036.681 ; 0.000         ;
; spi_ce1                                                     ; 2496.670 ; 0.000         ;
+-------------------------------------------------------------+----------+---------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                    ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; ad9866_clk                                                  ; 0.198  ; 0.000         ;
; spi_sck                                                     ; 0.360  ; 0.000         ;
; clk_10mhz                                                   ; 0.402  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.403  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.403  ; 0.000         ;
; spi_ce1                                                     ; 0.406  ; 0.000         ;
; spi_ce0                                                     ; 0.415  ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done                           ; 0.566  ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done                            ; 0.628  ; 0.000         ;
; virt_ad9866_rxclk                                           ; 14.415 ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                        ;
+-------------------------------------------------------------+-----------+---------------+
; Clock                                                       ; Slack     ; End Point TNS ;
+-------------------------------------------------------------+-----------+---------------+
; ad9866_clk                                                  ; -2.123    ; -4.246        ;
; ad9866_rxclk                                                ; -2.123    ; -2.123        ;
; ad9866_txclk                                                ; -2.123    ; -2.123        ;
; spi_sck                                                     ; 31.528    ; 0.000         ;
; clk_10mhz                                                   ; 49.753    ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done                            ; 1249.561  ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done                           ; 1249.582  ; 0.000         ;
; spi_ce1                                                     ; 1249.628  ; 0.000         ;
; spi_ce0                                                     ; 1249.659  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2603.860  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 16666.306 ; 0.000         ;
+-------------------------------------------------------------+-----------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                 ;
+---------+-------------+----------------------------------------+-----------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node   ; To Node                                ; Launch Clock                      ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------+----------------------------------------+-----------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; -99.960 ; cw_speed[5] ; iambic:iambic_inst|delay[6]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.096     ; 97.807     ;
; -99.960 ; cw_speed[5] ; iambic:iambic_inst|delay[2]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.096     ; 97.807     ;
; -99.960 ; cw_speed[5] ; iambic:iambic_inst|delay[1]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.096     ; 97.807     ;
; -99.960 ; cw_speed[5] ; iambic:iambic_inst|delay[3]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.096     ; 97.807     ;
; -99.960 ; cw_speed[5] ; iambic:iambic_inst|delay[7]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.096     ; 97.807     ;
; -99.960 ; cw_speed[5] ; iambic:iambic_inst|delay[4]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.096     ; 97.807     ;
; -99.960 ; cw_speed[5] ; iambic:iambic_inst|delay[5]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.096     ; 97.807     ;
; -99.960 ; cw_speed[5] ; iambic:iambic_inst|delay[8]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.096     ; 97.807     ;
; -99.960 ; cw_speed[5] ; iambic:iambic_inst|delay[0]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.096     ; 97.807     ;
; -99.942 ; cw_speed[4] ; iambic:iambic_inst|delay[6]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.091     ; 97.794     ;
; -99.942 ; cw_speed[4] ; iambic:iambic_inst|delay[2]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.091     ; 97.794     ;
; -99.942 ; cw_speed[4] ; iambic:iambic_inst|delay[1]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.091     ; 97.794     ;
; -99.942 ; cw_speed[4] ; iambic:iambic_inst|delay[3]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.091     ; 97.794     ;
; -99.942 ; cw_speed[4] ; iambic:iambic_inst|delay[7]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.091     ; 97.794     ;
; -99.942 ; cw_speed[4] ; iambic:iambic_inst|delay[4]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.091     ; 97.794     ;
; -99.942 ; cw_speed[4] ; iambic:iambic_inst|delay[5]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.091     ; 97.794     ;
; -99.942 ; cw_speed[4] ; iambic:iambic_inst|delay[8]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.091     ; 97.794     ;
; -99.942 ; cw_speed[4] ; iambic:iambic_inst|delay[0]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.091     ; 97.794     ;
; -99.675 ; cw_speed[5] ; iambic:iambic_inst|key_state.DASHDELAY ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.554     ; 97.064     ;
; -99.657 ; cw_speed[4] ; iambic:iambic_inst|key_state.DASHDELAY ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.549     ; 97.051     ;
; -99.448 ; cw_speed[5] ; iambic:iambic_inst|key_state.SENDDASH  ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.554     ; 96.837     ;
; -99.442 ; cw_speed[5] ; iambic:iambic_inst|delay[9]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.148     ; 97.237     ;
; -99.442 ; cw_speed[5] ; iambic:iambic_inst|delay[10]           ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.148     ; 97.237     ;
; -99.442 ; cw_speed[5] ; iambic:iambic_inst|delay[11]           ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.148     ; 97.237     ;
; -99.442 ; cw_speed[5] ; iambic:iambic_inst|delay[15]           ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.148     ; 97.237     ;
; -99.442 ; cw_speed[5] ; iambic:iambic_inst|delay[12]           ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.148     ; 97.237     ;
; -99.442 ; cw_speed[5] ; iambic:iambic_inst|delay[13]           ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.148     ; 97.237     ;
; -99.442 ; cw_speed[5] ; iambic:iambic_inst|delay[14]           ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.148     ; 97.237     ;
; -99.442 ; cw_speed[5] ; iambic:iambic_inst|delay[17]           ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.148     ; 97.237     ;
; -99.442 ; cw_speed[5] ; iambic:iambic_inst|delay[16]           ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.148     ; 97.237     ;
; -99.430 ; cw_speed[4] ; iambic:iambic_inst|key_state.SENDDASH  ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.549     ; 96.824     ;
; -99.424 ; cw_speed[4] ; iambic:iambic_inst|delay[9]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.143     ; 97.224     ;
; -99.424 ; cw_speed[4] ; iambic:iambic_inst|delay[10]           ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.143     ; 97.224     ;
; -99.424 ; cw_speed[4] ; iambic:iambic_inst|delay[11]           ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.143     ; 97.224     ;
; -99.424 ; cw_speed[4] ; iambic:iambic_inst|delay[15]           ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.143     ; 97.224     ;
; -99.424 ; cw_speed[4] ; iambic:iambic_inst|delay[12]           ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.143     ; 97.224     ;
; -99.424 ; cw_speed[4] ; iambic:iambic_inst|delay[13]           ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.143     ; 97.224     ;
; -99.424 ; cw_speed[4] ; iambic:iambic_inst|delay[14]           ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.143     ; 97.224     ;
; -99.424 ; cw_speed[4] ; iambic:iambic_inst|delay[17]           ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.143     ; 97.224     ;
; -99.424 ; cw_speed[4] ; iambic:iambic_inst|delay[16]           ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.143     ; 97.224     ;
; -99.379 ; cw_speed[2] ; iambic:iambic_inst|delay[6]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.090     ; 97.232     ;
; -99.379 ; cw_speed[2] ; iambic:iambic_inst|delay[2]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.090     ; 97.232     ;
; -99.379 ; cw_speed[2] ; iambic:iambic_inst|delay[1]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.090     ; 97.232     ;
; -99.379 ; cw_speed[2] ; iambic:iambic_inst|delay[3]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.090     ; 97.232     ;
; -99.379 ; cw_speed[2] ; iambic:iambic_inst|delay[7]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.090     ; 97.232     ;
; -99.379 ; cw_speed[2] ; iambic:iambic_inst|delay[4]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.090     ; 97.232     ;
; -99.379 ; cw_speed[2] ; iambic:iambic_inst|delay[5]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.090     ; 97.232     ;
; -99.379 ; cw_speed[2] ; iambic:iambic_inst|delay[8]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.090     ; 97.232     ;
; -99.379 ; cw_speed[2] ; iambic:iambic_inst|delay[0]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.090     ; 97.232     ;
; -99.313 ; cw_speed[3] ; iambic:iambic_inst|delay[6]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.090     ; 97.166     ;
; -99.313 ; cw_speed[3] ; iambic:iambic_inst|delay[2]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.090     ; 97.166     ;
; -99.313 ; cw_speed[3] ; iambic:iambic_inst|delay[1]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.090     ; 97.166     ;
; -99.313 ; cw_speed[3] ; iambic:iambic_inst|delay[3]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.090     ; 97.166     ;
; -99.313 ; cw_speed[3] ; iambic:iambic_inst|delay[7]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.090     ; 97.166     ;
; -99.313 ; cw_speed[3] ; iambic:iambic_inst|delay[4]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.090     ; 97.166     ;
; -99.313 ; cw_speed[3] ; iambic:iambic_inst|delay[5]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.090     ; 97.166     ;
; -99.313 ; cw_speed[3] ; iambic:iambic_inst|delay[8]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.090     ; 97.166     ;
; -99.313 ; cw_speed[3] ; iambic:iambic_inst|delay[0]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.090     ; 97.166     ;
; -99.207 ; cw_speed[5] ; iambic:iambic_inst|keyer_out           ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.100     ; 97.050     ;
; -99.205 ; cw_speed[1] ; iambic:iambic_inst|delay[6]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.090     ; 97.058     ;
; -99.205 ; cw_speed[1] ; iambic:iambic_inst|delay[2]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.090     ; 97.058     ;
; -99.205 ; cw_speed[1] ; iambic:iambic_inst|delay[1]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.090     ; 97.058     ;
; -99.205 ; cw_speed[1] ; iambic:iambic_inst|delay[3]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.090     ; 97.058     ;
; -99.205 ; cw_speed[1] ; iambic:iambic_inst|delay[7]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.090     ; 97.058     ;
; -99.205 ; cw_speed[1] ; iambic:iambic_inst|delay[4]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.090     ; 97.058     ;
; -99.205 ; cw_speed[1] ; iambic:iambic_inst|delay[5]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.090     ; 97.058     ;
; -99.205 ; cw_speed[1] ; iambic:iambic_inst|delay[8]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.090     ; 97.058     ;
; -99.205 ; cw_speed[1] ; iambic:iambic_inst|delay[0]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.090     ; 97.058     ;
; -99.189 ; cw_speed[4] ; iambic:iambic_inst|keyer_out           ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.095     ; 97.037     ;
; -99.094 ; cw_speed[2] ; iambic:iambic_inst|key_state.DASHDELAY ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.548     ; 96.489     ;
; -99.028 ; cw_speed[3] ; iambic:iambic_inst|key_state.DASHDELAY ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.548     ; 96.423     ;
; -98.976 ; cw_speed[0] ; iambic:iambic_inst|delay[6]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.090     ; 96.829     ;
; -98.976 ; cw_speed[0] ; iambic:iambic_inst|delay[2]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.090     ; 96.829     ;
; -98.976 ; cw_speed[0] ; iambic:iambic_inst|delay[1]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.090     ; 96.829     ;
; -98.976 ; cw_speed[0] ; iambic:iambic_inst|delay[3]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.090     ; 96.829     ;
; -98.976 ; cw_speed[0] ; iambic:iambic_inst|delay[7]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.090     ; 96.829     ;
; -98.976 ; cw_speed[0] ; iambic:iambic_inst|delay[4]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.090     ; 96.829     ;
; -98.976 ; cw_speed[0] ; iambic:iambic_inst|delay[5]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.090     ; 96.829     ;
; -98.976 ; cw_speed[0] ; iambic:iambic_inst|delay[8]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.090     ; 96.829     ;
; -98.976 ; cw_speed[0] ; iambic:iambic_inst|delay[0]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.090     ; 96.829     ;
; -98.920 ; cw_speed[1] ; iambic:iambic_inst|key_state.DASHDELAY ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.548     ; 96.315     ;
; -98.867 ; cw_speed[2] ; iambic:iambic_inst|key_state.SENDDASH  ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.548     ; 96.262     ;
; -98.861 ; cw_speed[2] ; iambic:iambic_inst|delay[9]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.142     ; 96.662     ;
; -98.861 ; cw_speed[2] ; iambic:iambic_inst|delay[10]           ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.142     ; 96.662     ;
; -98.861 ; cw_speed[2] ; iambic:iambic_inst|delay[11]           ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.142     ; 96.662     ;
; -98.861 ; cw_speed[2] ; iambic:iambic_inst|delay[15]           ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.142     ; 96.662     ;
; -98.861 ; cw_speed[2] ; iambic:iambic_inst|delay[12]           ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.142     ; 96.662     ;
; -98.861 ; cw_speed[2] ; iambic:iambic_inst|delay[13]           ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.142     ; 96.662     ;
; -98.861 ; cw_speed[2] ; iambic:iambic_inst|delay[14]           ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.142     ; 96.662     ;
; -98.861 ; cw_speed[2] ; iambic:iambic_inst|delay[17]           ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.142     ; 96.662     ;
; -98.861 ; cw_speed[2] ; iambic:iambic_inst|delay[16]           ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.142     ; 96.662     ;
; -98.801 ; cw_speed[3] ; iambic:iambic_inst|key_state.SENDDASH  ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.548     ; 96.196     ;
; -98.795 ; cw_speed[3] ; iambic:iambic_inst|delay[9]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.142     ; 96.596     ;
; -98.795 ; cw_speed[3] ; iambic:iambic_inst|delay[10]           ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.142     ; 96.596     ;
; -98.795 ; cw_speed[3] ; iambic:iambic_inst|delay[11]           ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.142     ; 96.596     ;
; -98.795 ; cw_speed[3] ; iambic:iambic_inst|delay[15]           ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.142     ; 96.596     ;
; -98.795 ; cw_speed[3] ; iambic:iambic_inst|delay[12]           ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.142     ; 96.596     ;
; -98.795 ; cw_speed[3] ; iambic:iambic_inst|delay[13]           ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.142     ; 96.596     ;
; -98.795 ; cw_speed[3] ; iambic:iambic_inst|delay[14]           ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.142     ; 96.596     ;
; -98.795 ; cw_speed[3] ; iambic:iambic_inst|delay[17]           ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.142     ; 96.596     ;
+---------+-------------+----------------------------------------+-----------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'spi_sck'                                                                                                                                                                                           ;
+--------+----------------------------------------------------------------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.333 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[28]   ; spi_slave:spi_slave_rx_inst|treg[28]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.422     ; 1.903      ;
; -0.294 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[45]   ; spi_slave:spi_slave_rx_inst|treg[45]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.412     ; 1.874      ;
; -0.062 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[21]   ; spi_slave:spi_slave_rx_inst|treg[21]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.698     ; 1.356      ;
; -0.040 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[44]   ; spi_slave:spi_slave_rx_inst|treg[44]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.202     ; 1.830      ;
; -0.015 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[31]   ; spi_slave:spi_slave_rx_inst|treg[31]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.212     ; 1.795      ;
; -0.008 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[46]   ; spi_slave:spi_slave_rx_inst|treg[46]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.202     ; 1.798      ;
; -0.001 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[47]   ; spi_slave:spi_slave_rx_inst|treg[47]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.202     ; 1.791      ;
; 0.035  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[22]   ; spi_slave:spi_slave_rx_inst|treg[22]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.698     ; 1.259      ;
; 0.050  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[39]   ; spi_slave:spi_slave_rx_inst|treg[39]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.312     ; 1.630      ;
; 0.055  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[47] ; spi_slave:spi_slave_rx2_inst|treg[47] ; spi_ce1      ; spi_sck     ; 2.000        ; 0.171      ; 2.108      ;
; 0.133  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[27] ; spi_slave:spi_slave_rx2_inst|treg[27] ; spi_ce1      ; spi_sck     ; 2.000        ; 0.233      ; 2.092      ;
; 0.142  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[18]   ; spi_slave:spi_slave_rx_inst|treg[18]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.408     ; 1.442      ;
; 0.147  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[16]   ; spi_slave:spi_slave_rx_inst|treg[16]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.408     ; 1.437      ;
; 0.148  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[17]   ; spi_slave:spi_slave_rx_inst|treg[17]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.408     ; 1.436      ;
; 0.150  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[19]   ; spi_slave:spi_slave_rx_inst|treg[19]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.408     ; 1.434      ;
; 0.167  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[43]   ; spi_slave:spi_slave_rx_inst|treg[43]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.266     ; 1.559      ;
; 0.179  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[42]   ; spi_slave:spi_slave_rx_inst|treg[42]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.266     ; 1.547      ;
; 0.185  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[9]    ; spi_slave:spi_slave_rx_inst|treg[9]   ; spi_ce0      ; spi_sck     ; 2.000        ; -0.365     ; 1.442      ;
; 0.189  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[27]   ; spi_slave:spi_slave_rx_inst|treg[27]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.360     ; 1.443      ;
; 0.190  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[11]   ; spi_slave:spi_slave_rx_inst|treg[11]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.365     ; 1.437      ;
; 0.191  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[10]   ; spi_slave:spi_slave_rx_inst|treg[10]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.365     ; 1.436      ;
; 0.191  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[23]   ; spi_slave:spi_slave_rx_inst|treg[23]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.698     ; 1.103      ;
; 0.194  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[26]   ; spi_slave:spi_slave_rx_inst|treg[26]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.360     ; 1.438      ;
; 0.197  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[24]   ; spi_slave:spi_slave_rx_inst|treg[24]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.360     ; 1.435      ;
; 0.200  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[25]   ; spi_slave:spi_slave_rx_inst|treg[25]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.360     ; 1.432      ;
; 0.203  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[46] ; spi_slave:spi_slave_rx2_inst|treg[46] ; spi_ce1      ; spi_sck     ; 2.000        ; 0.362      ; 2.151      ;
; 0.210  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[44] ; spi_slave:spi_slave_rx2_inst|treg[44] ; spi_ce1      ; spi_sck     ; 2.000        ; 0.362      ; 2.144      ;
; 0.220  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[38]   ; spi_slave:spi_slave_rx_inst|treg[38]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.312     ; 1.460      ;
; 0.227  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[8]    ; spi_slave:spi_slave_rx_inst|treg[8]   ; spi_ce0      ; spi_sck     ; 2.000        ; -0.365     ; 1.400      ;
; 0.227  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[20]   ; spi_slave:spi_slave_rx_inst|treg[20]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.698     ; 1.067      ;
; 0.229  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[36]   ; spi_slave:spi_slave_rx_inst|treg[36]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.312     ; 1.451      ;
; 0.239  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[45] ; spi_slave:spi_slave_rx2_inst|treg[45] ; spi_ce1      ; spi_sck     ; 2.000        ; 0.362      ; 2.115      ;
; 0.242  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[40] ; spi_slave:spi_slave_rx2_inst|treg[40] ; spi_ce1      ; spi_sck     ; 2.000        ; 0.166      ; 1.916      ;
; 0.257  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[29] ; spi_slave:spi_slave_rx2_inst|treg[29] ; spi_ce1      ; spi_sck     ; 2.000        ; 0.209      ; 1.944      ;
; 0.258  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[6]    ; spi_slave:spi_slave_rx_inst|treg[6]   ; spi_ce0      ; spi_sck     ; 2.000        ; -0.275     ; 1.459      ;
; 0.262  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[12]   ; spi_slave:spi_slave_rx_inst|treg[12]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.312     ; 1.418      ;
; 0.264  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[37]   ; spi_slave:spi_slave_rx_inst|treg[37]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.312     ; 1.416      ;
; 0.268  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[25] ; spi_slave:spi_slave_rx2_inst|treg[25] ; spi_ce1      ; spi_sck     ; 2.000        ; 0.233      ; 1.957      ;
; 0.269  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[22] ; spi_slave:spi_slave_rx2_inst|treg[22] ; spi_ce1      ; spi_sck     ; 2.000        ; 0.230      ; 1.953      ;
; 0.270  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[21] ; spi_slave:spi_slave_rx2_inst|treg[21] ; spi_ce1      ; spi_sck     ; 2.000        ; 0.230      ; 1.952      ;
; 0.281  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[31] ; spi_slave:spi_slave_rx2_inst|treg[31] ; spi_ce1      ; spi_sck     ; 2.000        ; 0.209      ; 1.920      ;
; 0.310  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[30] ; spi_slave:spi_slave_rx2_inst|treg[30] ; spi_ce1      ; spi_sck     ; 2.000        ; 0.209      ; 1.891      ;
; 0.320  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[24] ; spi_slave:spi_slave_rx2_inst|treg[24] ; spi_ce1      ; spi_sck     ; 2.000        ; 0.202      ; 1.874      ;
; 0.334  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[2]  ; spi_slave:spi_slave_rx2_inst|treg[2]  ; spi_ce1      ; spi_sck     ; 2.000        ; 0.184      ; 1.842      ;
; 0.341  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[32]   ; spi_slave:spi_slave_rx_inst|treg[32]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.213     ; 1.438      ;
; 0.342  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[34]   ; spi_slave:spi_slave_rx_inst|treg[34]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.213     ; 1.437      ;
; 0.345  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[33]   ; spi_slave:spi_slave_rx_inst|treg[33]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.213     ; 1.434      ;
; 0.348  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[35]   ; spi_slave:spi_slave_rx_inst|treg[35]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.213     ; 1.431      ;
; 0.357  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[34] ; spi_slave:spi_slave_rx2_inst|treg[34] ; spi_ce1      ; spi_sck     ; 2.000        ; 0.176      ; 1.811      ;
; 0.360  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[17] ; spi_slave:spi_slave_rx2_inst|treg[17] ; spi_ce1      ; spi_sck     ; 2.000        ; 0.231      ; 1.863      ;
; 0.361  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[19] ; spi_slave:spi_slave_rx2_inst|treg[19] ; spi_ce1      ; spi_sck     ; 2.000        ; 0.231      ; 1.862      ;
; 0.381  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[26] ; spi_slave:spi_slave_rx2_inst|treg[26] ; spi_ce1      ; spi_sck     ; 2.000        ; 0.233      ; 1.844      ;
; 0.388  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[30]   ; spi_slave:spi_slave_rx_inst|treg[30]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.160     ; 1.444      ;
; 0.390  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[32] ; spi_slave:spi_slave_rx2_inst|treg[32] ; spi_ce1      ; spi_sck     ; 2.000        ; 0.176      ; 1.778      ;
; 0.393  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[23] ; spi_slave:spi_slave_rx2_inst|treg[23] ; spi_ce1      ; spi_sck     ; 2.000        ; 0.199      ; 1.798      ;
; 0.397  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[29]   ; spi_slave:spi_slave_rx_inst|treg[29]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.160     ; 1.435      ;
; 0.399  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[13] ; spi_slave:spi_slave_rx2_inst|treg[13] ; spi_ce1      ; spi_sck     ; 2.000        ; 0.187      ; 1.780      ;
; 0.403  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[41] ; spi_slave:spi_slave_rx2_inst|treg[41] ; spi_ce1      ; spi_sck     ; 2.000        ; 0.166      ; 1.755      ;
; 0.405  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[33] ; spi_slave:spi_slave_rx2_inst|treg[33] ; spi_ce1      ; spi_sck     ; 2.000        ; 0.176      ; 1.763      ;
; 0.410  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[35] ; spi_slave:spi_slave_rx2_inst|treg[35] ; spi_ce1      ; spi_sck     ; 2.000        ; 0.176      ; 1.758      ;
; 0.426  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[14]   ; spi_slave:spi_slave_rx_inst|treg[14]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.312     ; 1.254      ;
; 0.430  ; spi_slave:spi_slave_rx2_inst|treg[38]                                                                    ; spi_slave:spi_slave_rx2_inst|treg[39] ; spi_sck      ; spi_sck     ; 2.000        ; -0.287     ; 1.305      ;
; 0.438  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[28] ; spi_slave:spi_slave_rx2_inst|treg[28] ; spi_ce1      ; spi_sck     ; 2.000        ; 0.230      ; 1.784      ;
; 0.445  ; spi_slave:spi_slave_rx2_inst|treg[31]                                                                    ; spi_slave:spi_slave_rx2_inst|treg[32] ; spi_sck      ; spi_sck     ; 2.000        ; -0.135     ; 1.442      ;
; 0.448  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[20] ; spi_slave:spi_slave_rx2_inst|treg[20] ; spi_ce1      ; spi_sck     ; 2.000        ; 0.230      ; 1.774      ;
; 0.465  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[13]   ; spi_slave:spi_slave_rx_inst|treg[13]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.312     ; 1.215      ;
; 0.475  ; spi_ce[1]                                                                                                ; spi_slave:spi_slave_rx2_inst|treg[24] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.612      ; 6.129      ;
; 0.475  ; spi_ce[1]                                                                                                ; spi_slave:spi_slave_rx2_inst|treg[23] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.612      ; 6.129      ;
; 0.486  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[7]  ; spi_slave:spi_slave_rx2_inst|treg[7]  ; spi_ce1      ; spi_sck     ; 2.000        ; 0.187      ; 1.693      ;
; 0.492  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[16] ; spi_slave:spi_slave_rx2_inst|treg[16] ; spi_ce1      ; spi_sck     ; 2.000        ; 0.364      ; 1.864      ;
; 0.506  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[0]  ; spi_slave:spi_slave_rx2_inst|treg[0]  ; spi_ce1      ; spi_sck     ; 2.000        ; 0.184      ; 1.670      ;
; 0.507  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[41]   ; spi_slave:spi_slave_rx_inst|treg[41]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.271     ; 1.214      ;
; 0.513  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[5]    ; spi_slave:spi_slave_rx_inst|treg[5]   ; spi_ce0      ; spi_sck     ; 2.000        ; -0.275     ; 1.204      ;
; 0.518  ; spi_slave:spi_slave_rx2_inst|treg[16]                                                                    ; spi_slave:spi_slave_rx2_inst|treg[17] ; spi_sck      ; spi_sck     ; 2.000        ; -0.230     ; 1.274      ;
; 0.560  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[43] ; spi_slave:spi_slave_rx2_inst|treg[43] ; spi_ce1      ; spi_sck     ; 2.000        ; 0.357      ; 1.789      ;
; 0.578  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[15]   ; spi_slave:spi_slave_rx_inst|treg[15]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.312     ; 1.102      ;
; 0.585  ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[23]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.096      ; 5.503      ;
; 0.585  ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[22]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.096      ; 5.503      ;
; 0.585  ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[21]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.096      ; 5.503      ;
; 0.585  ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[20]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.096      ; 5.503      ;
; 0.585  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[42] ; spi_slave:spi_slave_rx2_inst|treg[42] ; spi_ce1      ; spi_sck     ; 2.000        ; 0.357      ; 1.764      ;
; 0.603  ; spi_slave:spi_slave_rx2_inst|treg[28]                                                                    ; spi_slave:spi_slave_rx2_inst|treg[29] ; spi_sck      ; spi_sck     ; 2.000        ; -0.095     ; 1.324      ;
; 0.606  ; spi_slave:spi_slave_rx2_inst|treg[46]                                                                    ; spi_slave:spi_slave_rx2_inst|treg[47] ; spi_sck      ; spi_sck     ; 2.000        ; -0.287     ; 1.129      ;
; 0.610  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[10] ; spi_slave:spi_slave_rx2_inst|treg[10] ; spi_ce1      ; spi_sck     ; 2.000        ; 0.194      ; 1.576      ;
; 0.614  ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[20]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.096      ; 5.474      ;
; 0.614  ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[21]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.096      ; 5.474      ;
; 0.614  ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[22]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.096      ; 5.474      ;
; 0.614  ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[23]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.096      ; 5.474      ;
; 0.617  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[9]  ; spi_slave:spi_slave_rx2_inst|treg[9]  ; spi_ce1      ; spi_sck     ; 2.000        ; 0.194      ; 1.569      ;
; 0.617  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[8]  ; spi_slave:spi_slave_rx2_inst|treg[8]  ; spi_ce1      ; spi_sck     ; 2.000        ; 0.194      ; 1.569      ;
; 0.618  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[4]  ; spi_slave:spi_slave_rx2_inst|treg[4]  ; spi_ce1      ; spi_sck     ; 2.000        ; 0.187      ; 1.561      ;
; 0.628  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[7]    ; spi_slave:spi_slave_rx_inst|treg[7]   ; spi_ce0      ; spi_sck     ; 2.000        ; -0.275     ; 1.089      ;
; 0.652  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[40]   ; spi_slave:spi_slave_rx_inst|treg[40]  ; spi_ce0      ; spi_sck     ; 2.000        ; -0.271     ; 1.069      ;
; 0.656  ; spi_slave:spi_slave_rx2_inst|treg[4]                                                                     ; spi_slave:spi_slave_rx2_inst|treg[5]  ; spi_sck      ; spi_sck     ; 2.000        ; -0.049     ; 1.317      ;
; 0.663  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[4]    ; spi_slave:spi_slave_rx_inst|treg[4]   ; spi_ce0      ; spi_sck     ; 2.000        ; -0.275     ; 1.054      ;
; 0.670  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[2]    ; spi_slave:spi_slave_rx_inst|treg[2]   ; spi_ce0      ; spi_sck     ; 2.000        ; -0.082     ; 1.240      ;
; 0.688  ; spi_ce[1]                                                                                                ; spi_slave:spi_slave_rx2_inst|treg[28] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.643      ; 5.947      ;
; 0.688  ; spi_ce[1]                                                                                                ; spi_slave:spi_slave_rx2_inst|treg[27] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.643      ; 5.947      ;
; 0.688  ; spi_ce[1]                                                                                                ; spi_slave:spi_slave_rx2_inst|treg[26] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.643      ; 5.947      ;
; 0.688  ; spi_ce[1]                                                                                                ; spi_slave:spi_slave_rx2_inst|treg[25] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.643      ; 5.947      ;
+--------+----------------------------------------------------------------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'spi_ce0'                                                                                                                                                                                                                                                                                                              ;
+----------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                                       ; To Node                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.014   ; spi_slave:spi_slave_rx_inst|rdata[13]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a12~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.580      ; 2.623      ;
; 0.171    ; spi_slave:spi_slave_rx_inst|rdata[31]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a28~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.548      ; 2.406      ;
; 0.185    ; spi_slave:spi_slave_rx_inst|rdata[29]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a28~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.548      ; 2.392      ;
; 0.190    ; spi_slave:spi_slave_rx_inst|rdata[25]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a24~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.074      ; 1.913      ;
; 0.210    ; spi_slave:spi_slave_rx_inst|rdata[16]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a16~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.580      ; 2.399      ;
; 0.245    ; spi_slave:spi_slave_rx_inst|rdata[0]                                                                                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a0~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.794      ; 2.578      ;
; 0.246    ; spi_slave:spi_slave_rx_inst|rdata[19]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a16~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.549      ; 2.332      ;
; 0.248    ; spi_slave:spi_slave_rx_inst|rdata[18]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a16~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.549      ; 2.330      ;
; 0.256    ; spi_slave:spi_slave_rx_inst|rdata[22]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a20~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.514      ; 2.287      ;
; 0.296    ; spi_slave:spi_slave_rx_inst|rdata[2]                                                                                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a0~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.794      ; 2.527      ;
; 0.316    ; spi_slave:spi_slave_rx_inst|rdata[24]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a24~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.387      ; 2.100      ;
; 0.324    ; spi_slave:spi_slave_rx_inst|rdata[14]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a12~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.283      ; 1.988      ;
; 0.330    ; spi_slave:spi_slave_rx_inst|rdata[1]                                                                                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a0~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.794      ; 2.493      ;
; 0.377    ; spi_slave:spi_slave_rx_inst|rdata[12]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a12~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.118      ; 1.770      ;
; 0.445    ; spi_slave:spi_slave_rx_inst|rdata[21]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a20~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.512      ; 2.096      ;
; 0.462    ; spi_slave:spi_slave_rx_inst|rdata[10]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a8~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.855      ; 2.422      ;
; 0.493    ; spi_slave:spi_slave_rx_inst|rdata[6]                                                                                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a4~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.483      ; 2.019      ;
; 0.551    ; spi_slave:spi_slave_rx_inst|rdata[20]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a20~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.848      ; 2.326      ;
; 0.556    ; spi_slave:spi_slave_rx_inst|rdata[4]                                                                                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a4~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.788      ; 2.261      ;
; 0.565    ; spi_slave:spi_slave_rx_inst|rdata[17]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a16~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.580      ; 2.044      ;
; 0.566    ; spi_slave:spi_slave_rx_inst|rdata[7]                                                                                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a4~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.483      ; 1.946      ;
; 0.581    ; spi_slave:spi_slave_rx_inst|rdata[23]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a20~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.514      ; 1.962      ;
; 0.582    ; spi_slave:spi_slave_rx_inst|rdata[28]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a28~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.519      ; 1.966      ;
; 0.585    ; spi_slave:spi_slave_rx_inst|rdata[11]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a8~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.855      ; 2.299      ;
; 0.612    ; spi_slave:spi_slave_rx_inst|rdata[9]                                                                                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a8~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.855      ; 2.272      ;
; 0.648    ; spi_slave:spi_slave_rx_inst|rdata[5]                                                                                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a4~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.788      ; 2.169      ;
; 0.796    ; spi_slave:spi_slave_rx_inst|rdata[8]                                                                                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a8~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.191      ; 1.424      ;
; 0.805    ; spi_slave:spi_slave_rx_inst|rdata[27]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a24~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.723      ; 1.947      ;
; 0.833    ; spi_slave:spi_slave_rx_inst|rdata[30]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a28~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.789      ; 1.985      ;
; 0.835    ; spi_slave:spi_slave_rx_inst|rdata[26]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a24~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.723      ; 1.917      ;
; 0.917    ; spi_slave:spi_slave_rx_inst|rdata[3]                                                                                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a0~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.794      ; 1.906      ;
; 0.981    ; spi_slave:spi_slave_rx_inst|rdata[15]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a12~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.885      ; 1.933      ;
; 2495.439 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity7                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.023     ; 4.560      ;
; 2495.549 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                                               ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.644      ; 5.154      ;
; 2495.749 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity7                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.023     ; 4.250      ;
; 2495.786 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                                               ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a24~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.573      ; 4.846      ;
; 2495.852 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                                               ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a4~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.638      ; 4.845      ;
; 2495.903 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity7                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a11                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.022     ; 4.097      ;
; 2495.956 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity7                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.022     ; 4.044      ;
; 2495.985 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.056     ; 3.981      ;
; 2496.059 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.147     ; 3.816      ;
; 2496.127 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                                               ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.632      ; 4.564      ;
; 2496.168 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.180     ; 3.674      ;
; 2496.168 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.180     ; 3.674      ;
; 2496.170 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.180     ; 3.672      ;
; 2496.286 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                                               ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a28~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.703      ; 4.476      ;
; 2496.290 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a16~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.138      ; 3.907      ;
; 2496.290 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                                               ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a20~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.698      ; 4.467      ;
; 2496.295 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.056     ; 3.671      ;
; 2496.343 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                                               ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a12~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.735      ; 4.451      ;
; 2496.361 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.056     ; 3.605      ;
; 2496.364 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                                               ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a24~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.561      ; 4.256      ;
; 2496.367 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                                               ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a16~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.735      ; 4.427      ;
; 2496.369 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.147     ; 3.506      ;
; 2496.372 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity7                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a6                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.064     ; 3.586      ;
; 2496.374 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity7                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a7                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.064     ; 3.584      ;
; 2496.429 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a11                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.075     ; 3.518      ;
; 2496.430 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                                               ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a4~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.626      ; 4.255      ;
; 2496.482 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.075     ; 3.465      ;
; 2496.503 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a11                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.166     ; 3.353      ;
; 2496.508 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity7                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a5                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.023     ; 3.491      ;
; 2496.556 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.166     ; 3.300      ;
; 2496.666 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.212     ; 3.144      ;
; 2496.671 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.056     ; 3.295      ;
; 2496.688 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a2                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.056     ; 3.278      ;
; 2496.731 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a16~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.032      ; 3.360      ;
; 2496.739 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a44~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[47]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a44~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[46]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a44~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[45]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a44~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[44]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a40~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[43]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a40~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[42]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a40~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[41]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a40~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[40]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a36~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[39]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a36~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[38]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a36~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[37]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a36~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[36]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a32~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[35]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a32~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[34]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a32~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[33]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a32~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[32]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a28~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[31]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a28~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[30]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a28~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[29]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a28~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[28]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a24~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[27]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a24~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[26]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a24~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[25]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a24~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[24]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a20~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[23]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a20~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[22]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a20~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[21]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a20~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[20]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a16~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[19]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a16~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[18]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a16~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[17]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a16~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[16]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a12~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[15]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a12~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[14]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
+----------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx2_inst|done'                                                                                                        ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                   ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; 0.560 ; spi_slave:spi_slave_rx2_inst|rdata[43] ; cw_speed[3]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.012      ; 3.444      ;
; 0.597 ; spi_slave:spi_slave_rx2_inst|rdata[34] ; keyer_weight[2]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.156     ; 3.006      ;
; 0.730 ; spi_slave:spi_slave_rx2_inst|rdata[42] ; cw_speed[2]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.012      ; 3.274      ;
; 0.834 ; spi_slave:spi_slave_rx2_inst|rdata[32] ; keyer_weight[0]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.156     ; 2.769      ;
; 0.880 ; spi_slave:spi_slave_rx2_inst|rdata[44] ; cw_speed[4]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.227     ; 2.885      ;
; 0.890 ; spi_slave:spi_slave_rx2_inst|rdata[36] ; keyer_weight[4]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.156     ; 2.713      ;
; 0.918 ; spi_slave:spi_slave_rx2_inst|rdata[40] ; cw_speed[0]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.114      ; 3.188      ;
; 0.926 ; spi_slave:spi_slave_rx2_inst|rdata[38] ; keyer_weight[6]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.156     ; 2.677      ;
; 0.930 ; spi_slave:spi_slave_rx2_inst|rdata[33] ; keyer_weight[1]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.156     ; 2.673      ;
; 0.958 ; spi_slave:spi_slave_rx2_inst|rdata[35] ; keyer_weight[3]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.156     ; 2.645      ;
; 0.995 ; spi_slave:spi_slave_rx2_inst|rdata[37] ; keyer_weight[5]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.054     ; 2.710      ;
; 1.096 ; spi_slave:spi_slave_rx2_inst|rdata[40] ; rx2_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.118      ; 3.014      ;
; 1.105 ; spi_slave:spi_slave_rx2_inst|rdata[41] ; cw_speed[1]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.066      ; 2.953      ;
; 1.184 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.354     ; 2.221      ;
; 1.196 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; rx2_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.349     ; 2.214      ;
; 1.199 ; spi_slave:spi_slave_rx2_inst|rdata[46] ; iambic_mode[0]            ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.181     ; 2.612      ;
; 1.214 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.139      ; 2.684      ;
; 1.234 ; spi_slave:spi_slave_rx2_inst|rdata[47] ; iambic_mode[1]            ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.017      ; 2.775      ;
; 1.237 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.352     ; 2.170      ;
; 1.263 ; spi_slave:spi_slave_rx2_inst|rdata[45] ; cw_speed[5]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.018      ; 2.747      ;
; 1.324 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.139      ; 2.574      ;
; 1.341 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; rx2_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.050     ; 2.368      ;
; 1.354 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; rx2_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.152     ; 2.253      ;
; 1.365 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.241      ; 2.635      ;
; 1.373 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.102     ; 2.284      ;
; 1.375 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.139      ; 2.523      ;
; 1.387 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; rx2_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.093     ; 2.279      ;
; 1.422 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; rx2_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.153     ; 2.184      ;
; 1.423 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; rx2_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.098     ; 2.238      ;
; 1.424 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.241      ; 2.576      ;
; 1.447 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.054     ; 2.258      ;
; 1.468 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; rx2_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.152     ; 2.139      ;
; 1.472 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; rx2_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.093     ; 2.194      ;
; 1.490 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.052     ; 2.217      ;
; 1.492 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.052     ; 2.215      ;
; 1.492 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; rx2_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.051     ; 2.216      ;
; 1.507 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.054     ; 2.198      ;
; 1.515 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; rx2_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.091     ; 2.153      ;
; 1.553 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.142      ; 2.348      ;
; 1.565 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; rx2_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.349     ; 1.845      ;
; 1.581 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.193      ; 2.371      ;
; 1.586 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; rx2_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.049     ; 2.124      ;
; 1.588 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.139      ; 2.310      ;
; 1.594 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.193      ; 2.358      ;
; 1.605 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.049     ; 2.105      ;
; 1.628 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; rx2_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.153     ; 1.978      ;
; 1.628 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.196      ; 2.327      ;
; 1.632 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.142      ; 2.269      ;
; 1.639 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.142      ; 2.262      ;
; 1.643 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.196      ; 2.312      ;
; 1.653 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.244      ; 2.350      ;
; 1.654 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.244      ; 2.349      ;
; 1.655 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.142      ; 2.246      ;
; 1.656 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.196      ; 2.299      ;
; 1.676 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.193      ; 2.276      ;
; 1.677 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; rx2_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.153     ; 1.929      ;
; 1.678 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.193      ; 2.274      ;
; 1.680 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.241      ; 2.320      ;
; 1.683 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; rx2_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.152     ; 1.924      ;
; 1.685 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; rx2_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.099     ; 1.975      ;
; 1.692 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.199      ; 2.266      ;
; 1.695 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; rx2_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.098     ; 1.966      ;
; 1.697 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.202      ; 2.264      ;
; 1.697 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.241      ; 2.303      ;
; 1.700 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.052     ; 2.007      ;
; 1.700 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; rx2_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.051     ; 2.008      ;
; 1.702 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.096     ; 1.961      ;
; 1.702 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; rx2_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.099     ; 1.958      ;
; 1.704 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.100     ; 1.955      ;
; 1.705 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; rx2_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.153     ; 1.901      ;
; 1.709 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.094     ; 1.956      ;
; 1.709 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; rx2_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.152     ; 1.898      ;
; 1.711 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.096     ; 1.952      ;
; 1.711 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.199      ; 2.247      ;
; 1.715 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; rx2_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.099     ; 1.945      ;
; 1.720 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.100     ; 1.939      ;
; 1.720 ; spi_slave:spi_slave_rx2_inst|rdata[41] ; rx2_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.070      ; 2.342      ;
; 1.721 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.199      ; 2.237      ;
; 1.722 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.241      ; 2.278      ;
; 1.725 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.244      ; 2.278      ;
; 1.726 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.244      ; 2.277      ;
; 1.728 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.052     ; 1.979      ;
; 1.728 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.196      ; 2.227      ;
; 1.730 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.202      ; 2.231      ;
; 1.732 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; rx2_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.097     ; 1.930      ;
; 1.732 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; rx2_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.050     ; 1.977      ;
; 1.733 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.102     ; 1.924      ;
; 1.735 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.244      ; 2.268      ;
; 1.735 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; rx2_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.092     ; 1.932      ;
; 1.736 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.096     ; 1.927      ;
; 1.746 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.241      ; 2.254      ;
; 1.749 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.100     ; 1.910      ;
; 1.752 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.244      ; 2.251      ;
; 1.753 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.054     ; 1.952      ;
; 1.754 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.094     ; 1.911      ;
; 1.755 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.202      ; 2.206      ;
; 1.759 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.176     ; 2.057      ;
; 1.760 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; rx2_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.098     ; 1.901      ;
; 1.760 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; rx2_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.051     ; 1.948      ;
; 1.761 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; rx2_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.098     ; 1.900      ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ad9866_clk'                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+-----------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                          ; To Node                                                      ; Launch Clock    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+-----------------+-------------+--------------+------------+------------+
; 1.004 ; spi_slave:spi_slave_rx2_inst|treg[47]                                                                                              ; spi_miso                                                     ; spi_sck         ; ad9866_clk  ; 15.000       ; -3.711     ; 9.255      ;
; 1.252 ; ad9866_clk                                                                                                                         ; ad9866_rxclk                                                 ; ad9866_clk      ; ad9866_clk  ; 6.782        ; 0.000      ; 4.530      ;
; 1.252 ; ad9866_clk                                                                                                                         ; ad9866_txclk                                                 ; ad9866_clk      ; ad9866_clk  ; 6.782        ; 0.000      ; 4.530      ;
; 1.364 ; ad9866_adio[11]                                                                                                                    ; agc_goodlvl                                                  ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 3.656      ; 5.857      ;
; 1.411 ; ad9866_adio[9]                                                                                                                     ; agc_goodlvl                                                  ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 3.656      ; 5.810      ;
; 1.418 ; ad9866_adio[8]                                                                                                                     ; agc_nearclip                                                 ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 3.695      ; 5.842      ;
; 1.433 ; ad9866_adio[10]                                                                                                                    ; agc_goodlvl                                                  ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 3.656      ; 5.788      ;
; 1.800 ; ad9866_adio[9]                                                                                                                     ; agc_nearclip                                                 ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 3.695      ; 5.460      ;
; 1.824 ; ad9866_adio[7]                                                                                                                     ; adcpipe[1][7]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 2.885      ; 5.063      ;
; 1.848 ; ad9866_adio[8]                                                                                                                     ; adcpipe[0][8]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 2.577      ; 4.731      ;
; 1.853 ; ad9866_adio[1]                                                                                                                     ; adcpipe[1][1]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.247      ; 5.396      ;
; 1.907 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|dffpipe_qe9:ws_brp|dffe13a[0]                              ; rx2_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.858     ; 6.798      ;
; 1.922 ; ad9866_adio[11]                                                                                                                    ; adcpipe[1][11]                                               ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 2.525      ; 4.605      ;
; 1.923 ; ad9866_adio[0]                                                                                                                     ; adcpipe[1][0]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 2.885      ; 4.964      ;
; 1.982 ; ad9866_adio[10]                                                                                                                    ; agc_nearclip                                                 ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 3.695      ; 5.278      ;
; 2.031 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|dffpipe_qe9:ws_brp|dffe13a[2]                              ; rx2_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.858     ; 6.674      ;
; 2.041 ; ad9866_adio[3]                                                                                                                     ; adcpipe[0][3]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.676      ; 5.637      ;
; 2.051 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|dffpipe_qe9:ws_brp|dffe13a[1]                              ; rx2_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.858     ; 6.654      ;
; 2.056 ; ad9866_adio[5]                                                                                                                     ; adcpipe[0][5]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.147      ; 5.093      ;
; 2.081 ; ad9866_adio[4]                                                                                                                     ; adcpipe[1][4]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 2.570      ; 4.491      ;
; 2.083 ; ad9866_adio[4]                                                                                                                     ; adcpipe[0][4]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 2.570      ; 4.489      ;
; 2.084 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[4]                                                   ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.942     ; 6.537      ;
; 2.089 ; ad9866_adio[11]                                                                                                                    ; agc_nearclip                                                 ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 3.695      ; 5.171      ;
; 2.090 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|dffpipe_qe9:ws_bwp|dffe13a[1]                              ; rx2_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.818     ; 6.655      ;
; 2.132 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|dffpipe_qe9:ws_brp|dffe13a[4]                              ; rx2_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.858     ; 6.573      ;
; 2.153 ; ad9866_adio[3]                                                                                                                     ; adcpipe[1][3]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 2.577      ; 4.426      ;
; 2.158 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|dffpipe_qe9:ws_bwp|dffe13a[0]                              ; rx2_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.818     ; 6.587      ;
; 2.168 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|dffpipe_qe9:ws_brp|dffe13a[6]                              ; rx2_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.882     ; 6.513      ;
; 2.193 ; ad9866_adio[0]                                                                                                                     ; adcpipe[0][0]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.147      ; 4.956      ;
; 2.230 ; ad9866_adio[7]                                                                                                                     ; adcpipe[0][7]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 2.888      ; 4.660      ;
; 2.239 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|dffpipe_qe9:ws_brp|dffe13a[3]                              ; rx2_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.858     ; 6.466      ;
; 2.250 ; ad9866_adio[5]                                                                                                                     ; adcpipe[1][5]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.340      ; 5.092      ;
; 2.283 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|dffpipe_qe9:ws_bwp|dffe13a[2]                              ; rx2_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.818     ; 6.462      ;
; 2.293 ; ad9866_adio[6]                                                                                                                     ; adcpipe[0][6]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.442      ; 5.151      ;
; 2.294 ; ad9866_adio[6]                                                                                                                     ; adcpipe[1][6]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.442      ; 5.150      ;
; 2.302 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|dffpipe_qe9:ws_brp|dffe13a[5]                              ; rx2_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.858     ; 6.403      ;
; 2.310 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[6]  ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.946     ; 6.307      ;
; 2.331 ; ad9866_adio[2]                                                                                                                     ; adcpipe[1][2]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 2.842      ; 4.513      ;
; 2.398 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|dffpipe_qe9:ws_bwp|dffe13a[3]                              ; rx2_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.818     ; 6.347      ;
; 2.403 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|dffpipe_qe9:ws_bwp|dffe13a[4]                              ; rx2_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.818     ; 6.342      ;
; 2.411 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|dffpipe_qe9:ws_brp|dffe13a[0]                                ; rx1_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.993     ; 6.159      ;
; 2.457 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|dffpipe_qe9:ws_brp|dffe13a[6]                                ; rx1_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.084     ; 6.022      ;
; 2.468 ; ad9866_adio[9]                                                                                                                     ; adcpipe[1][9]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.158      ; 4.692      ;
; 2.475 ; ad9866_adio[8]                                                                                                                     ; adcpipe[1][8]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.158      ; 4.685      ;
; 2.498 ; ad9866_adio[1]                                                                                                                     ; adcpipe[0][1]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.445      ; 4.949      ;
; 2.525 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|dffpipe_qe9:ws_bwp|dffe13a[5]                              ; rx2_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.818     ; 6.220      ;
; 2.533 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|dffpipe_qe9:ws_brp|dffe13a[2]                                ; rx1_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.993     ; 6.037      ;
; 2.537 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|dffpipe_qe9:ws_bwp|dffe13a[6]                              ; rx2_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.818     ; 6.208      ;
; 2.543 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[6]                                                   ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.474     ; 6.546      ;
; 2.557 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|dffpipe_qe9:ws_brp|dffe13a[1]                                ; rx1_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.993     ; 6.013      ;
; 2.560 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[11]                                                  ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.942     ; 6.061      ;
; 2.584 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[9]  ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.946     ; 6.033      ;
; 2.592 ; ad9866_adio[11]                                                                                                                    ; adcpipe[0][11]                                               ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.380      ; 4.790      ;
; 2.608 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[8]  ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.946     ; 6.009      ;
; 2.616 ; ad9866_adio[9]                                                                                                                     ; adcpipe[0][9]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.350      ; 4.736      ;
; 2.627 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[7]                                                   ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.474     ; 6.462      ;
; 2.651 ; ad9866_adio[2]                                                                                                                     ; adcpipe[0][2]                                                ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.251      ; 4.602      ;
; 2.665 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|dffpipe_qe9:ws_brp|dffe13a[4]                                ; rx1_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.993     ; 5.905      ;
; 2.679 ; spi_slave:spi_slave_rx_inst|treg[47]                                                                                               ; spi_miso                                                     ; spi_sck         ; ad9866_clk  ; 15.000       ; -3.535     ; 7.756      ;
; 2.709 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|dffpipe_qe9:ws_bwp|dffe13a[0]                                ; rx1_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.902     ; 5.952      ;
; 2.739 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[9]                                                   ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.474     ; 6.350      ;
; 2.740 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[8]                                                   ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.474     ; 6.349      ;
; 2.744 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|dffpipe_qe9:ws_brp|dffe13a[3]                                ; rx1_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.993     ; 5.826      ;
; 2.755 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|dffpipe_qe9:ws_bwp|dffe13a[4]                                ; rx1_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.902     ; 5.906      ;
; 2.763 ; ad9866_adio[10]                                                                                                                    ; adcpipe[1][10]                                               ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.674      ; 4.913      ;
; 2.763 ; ad9866_adio[10]                                                                                                                    ; adcpipe[0][10]                                               ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 3.674      ; 4.913      ;
; 2.803 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|dffpipe_qe9:ws_brp|dffe13a[5]                                ; rx1_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.993     ; 5.767      ;
; 2.810 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[0]                                                   ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.450     ; 6.303      ;
; 2.810 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[1]                                                   ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.450     ; 6.303      ;
; 2.828 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|dffpipe_qe9:ws_bwp|dffe13a[1]                                ; rx1_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.902     ; 5.833      ;
; 2.837 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|dffpipe_qe9:ws_bwp|dffe13a[2]                                ; rx1_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.902     ; 5.824      ;
; 2.877 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[2]                                                   ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.450     ; 6.236      ;
; 2.891 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[5]                                                   ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.474     ; 6.198      ;
; 2.953 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|dffpipe_qe9:ws_bwp|dffe13a[3]                                ; rx1_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.902     ; 5.708      ;
; 2.962 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[7]  ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.946     ; 5.655      ;
; 3.048 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[10] ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.790     ; 5.725      ;
; 3.057 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|dffpipe_qe9:ws_bwp|dffe13a[7]                              ; rx2_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.818     ; 5.688      ;
; 3.084 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|dffpipe_qe9:ws_bwp|dffe13a[6]                                ; rx1_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.902     ; 5.577      ;
; 3.084 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|dffpipe_qe9:ws_bwp|dffe13a[5]                                ; rx1_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.902     ; 5.577      ;
; 3.110 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|dffpipe_qe9:ws_brp|dffe13a[7]                              ; rx2_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.882     ; 5.571      ;
; 3.161 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[5]  ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.790     ; 5.612      ;
; 3.166 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[3]                                                   ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.747     ; 5.650      ;
; 3.170 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[1]  ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.406     ; 5.987      ;
; 3.185 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[4]  ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.790     ; 5.588      ;
; 3.192 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[0]  ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.406     ; 5.965      ;
; 3.199 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|dffpipe_qe9:ws_brp|dffe13a[7]                                ; rx1_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.084     ; 5.280      ;
; 3.310 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[10]                                                  ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.450     ; 5.803      ;
; 3.327 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                                                                ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][18] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.097     ; 10.161     ;
; 3.440 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[3]  ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.790     ; 5.333      ;
; 3.462 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[2]  ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.790     ; 5.311      ;
; 3.480 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                                                                ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.054     ; 10.051     ;
; 3.487 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                                                                ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.053     ; 10.045     ;
; 3.549 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                                                                ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.158     ; 9.878      ;
; 3.581 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[11] ; txFIFOFull                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.790     ; 5.192      ;
; 3.609 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]                                                                                ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][18] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.097     ; 9.879      ;
; 3.616 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|dffpipe_qe9:ws_bwp|dffe13a[7]                                ; rx1_FIFOEmpty                                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.902     ; 5.045      ;
; 3.669 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[2]                                                                   ; transmitter:transmitter_inst|out_data[2]                     ; ad9866_clk      ; ad9866_clk  ; 6.781        ; 0.217      ; 3.351      ;
; 3.675 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                                                                ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.053     ; 9.857      ;
; 3.710 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                                                                ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][19] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.228      ; 10.103     ;
; 3.711 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                                                                ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][15] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 0.228      ; 10.102     ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+-----------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx_inst|done'                                                                                                       ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                   ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; 1.032 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.077     ; 2.650      ;
; 1.033 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.046     ; 2.680      ;
; 1.085 ; spi_slave:spi_slave_rx_inst|rdata[41] ; rx1_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.133      ; 3.040      ;
; 1.089 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.203      ; 2.873      ;
; 1.098 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.038     ; 2.623      ;
; 1.156 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.038     ; 2.565      ;
; 1.217 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.267      ; 2.809      ;
; 1.263 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.069     ; 2.427      ;
; 1.264 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.069     ; 2.426      ;
; 1.272 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.267      ; 2.754      ;
; 1.277 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.382     ; 2.100      ;
; 1.286 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.267      ; 2.740      ;
; 1.296 ; spi_slave:spi_slave_rx_inst|rdata[40] ; rx1_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.134      ; 2.830      ;
; 1.302 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.067     ; 2.390      ;
; 1.306 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.067     ; 2.386      ;
; 1.310 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.390     ; 2.059      ;
; 1.312 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.052     ; 2.395      ;
; 1.318 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.046     ; 2.395      ;
; 1.343 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.077     ; 2.339      ;
; 1.347 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.259      ; 2.671      ;
; 1.360 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.253      ; 2.652      ;
; 1.362 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.075     ; 2.322      ;
; 1.375 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.052     ; 2.332      ;
; 1.377 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.067     ; 2.315      ;
; 1.389 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.052     ; 2.318      ;
; 1.430 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.052     ; 2.277      ;
; 1.435 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.075     ; 2.249      ;
; 1.442 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.195      ; 2.512      ;
; 1.446 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.052     ; 2.261      ;
; 1.461 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.081     ; 2.217      ;
; 1.475 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.253      ; 2.537      ;
; 1.525 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.046     ; 2.188      ;
; 1.554 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.077     ; 2.128      ;
; 1.580 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.077     ; 2.102      ;
; 1.591 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.514     ; 1.654      ;
; 1.621 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.069     ; 2.069      ;
; 1.651 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.739     ; 1.369      ;
; 1.652 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.253      ; 2.360      ;
; 1.653 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.069     ; 2.037      ;
; 1.676 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.745     ; 1.338      ;
; 1.687 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.259      ; 2.331      ;
; 1.696 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.253      ; 2.316      ;
; 1.702 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.253      ; 2.310      ;
; 1.719 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.253      ; 2.293      ;
; 1.725 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.253      ; 2.287      ;
; 1.725 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.259      ; 2.293      ;
; 1.727 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.075     ; 1.957      ;
; 1.729 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.046     ; 1.984      ;
; 1.731 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.046     ; 1.982      ;
; 1.743 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.046     ; 1.970      ;
; 1.748 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.075     ; 1.936      ;
; 1.748 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.081     ; 1.930      ;
; 1.754 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.075     ; 1.930      ;
; 1.781 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.349     ; 1.629      ;
; 1.783 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.259      ; 2.235      ;
; 1.783 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.046     ; 1.930      ;
; 1.800 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.075     ; 1.884      ;
; 1.816 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.081     ; 1.862      ;
; 1.818 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.259      ; 2.200      ;
; 1.870 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.259      ; 2.148      ;
; 1.941 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.508     ; 1.310      ;
; 2.057 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.259      ; 1.961      ;
; 2.106 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.259      ; 1.912      ;
; 2.117 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.259      ; 1.901      ;
; 2.130 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.343     ; 1.286      ;
; 2.156 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.259      ; 1.862      ;
; 2.294 ; spi_slave:spi_slave_rx_inst|rdata[32] ; tx_gain[0]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.071      ; 1.769      ;
; 2.307 ; spi_slave:spi_slave_rx_inst|rdata[34] ; tx_gain[2]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.071      ; 1.756      ;
; 2.464 ; spi_slave:spi_slave_rx_inst|rdata[36] ; tx_gain[4]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.136      ; 1.664      ;
; 2.500 ; spi_slave:spi_slave_rx_inst|rdata[36] ; att[4]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.135      ; 1.627      ;
; 2.504 ; spi_slave:spi_slave_rx_inst|rdata[35] ; tx_gain[3]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.071      ; 1.559      ;
; 2.517 ; spi_slave:spi_slave_rx_inst|rdata[38] ; randomize                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.135      ; 1.610      ;
; 2.568 ; spi_slave:spi_slave_rx_inst|rdata[37] ; tx_gain[5]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.135      ; 1.559      ;
; 2.574 ; spi_slave:spi_slave_rx_inst|rdata[33] ; att[1]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.135      ; 1.553      ;
; 2.598 ; spi_slave:spi_slave_rx_inst|rdata[37] ; dither                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.135      ; 1.529      ;
; 2.604 ; spi_slave:spi_slave_rx_inst|rdata[33] ; tx_gain[1]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.135      ; 1.523      ;
; 2.660 ; spi_slave:spi_slave_rx_inst|rdata[34] ; att[2]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.071      ; 1.403      ;
; 2.681 ; spi_slave:spi_slave_rx_inst|rdata[35] ; att[3]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.071      ; 1.382      ;
; 2.730 ; spi_slave:spi_slave_rx_inst|rdata[32] ; att[0]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.071      ; 1.333      ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'virt_ad9866_rxclk'                                                                                                  ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node         ; Launch Clock ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+
; 24.867 ; transmitter:transmitter_inst|out_data[12] ; ad9866_adio[10] ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -4.145     ; 5.968      ;
; 26.333 ; transmitter:transmitter_inst|out_data[3]  ; ad9866_adio[1]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -4.122     ; 4.525      ;
; 26.424 ; transmitter:transmitter_inst|out_data[10] ; ad9866_adio[8]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -4.153     ; 4.403      ;
; 26.502 ; transmitter:transmitter_inst|out_data[9]  ; ad9866_adio[7]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -4.153     ; 4.325      ;
; 26.587 ; transmitter:transmitter_inst|out_data[11] ; ad9866_adio[9]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -4.216     ; 4.177      ;
; 26.600 ; transmitter:transmitter_inst|out_data[8]  ; ad9866_adio[6]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -4.251     ; 4.129      ;
; 26.900 ; transmitter:transmitter_inst|out_data[13] ; ad9866_adio[11] ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -4.138     ; 3.942      ;
; 27.525 ; transmitter:transmitter_inst|out_data[7]  ; ad9866_adio[5]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -4.243     ; 3.212      ;
; 27.540 ; transmitter:transmitter_inst|out_data[6]  ; ad9866_adio[4]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -4.243     ; 3.197      ;
; 27.587 ; transmitter:transmitter_inst|out_data[4]  ; ad9866_adio[2]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -4.188     ; 3.205      ;
; 27.590 ; transmitter:transmitter_inst|out_data[5]  ; ad9866_adio[3]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -4.188     ; 3.202      ;
; 27.612 ; transmitter:transmitter_inst|out_data[2]  ; ad9866_adio[0]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -4.153     ; 3.215      ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_10mhz'                                                                                                         ;
+--------+-------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; 94.298 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.634      ;
; 94.298 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.634      ;
; 94.298 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.634      ;
; 94.298 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.634      ;
; 94.298 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.634      ;
; 94.298 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.634      ;
; 94.298 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.634      ;
; 94.298 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.634      ;
; 94.298 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.634      ;
; 94.426 ; prev_gain[4]                  ; ad9866:ad9866_inst|dut2_data[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 5.504      ;
; 94.426 ; prev_gain[4]                  ; ad9866:ad9866_inst|dut2_data[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 5.504      ;
; 94.426 ; prev_gain[4]                  ; ad9866:ad9866_inst|dut2_data[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 5.504      ;
; 94.426 ; prev_gain[4]                  ; ad9866:ad9866_inst|dut2_data[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 5.504      ;
; 94.426 ; prev_gain[4]                  ; ad9866:ad9866_inst|dut2_data[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 5.504      ;
; 94.426 ; prev_gain[4]                  ; ad9866:ad9866_inst|dut2_data[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 5.504      ;
; 94.426 ; prev_gain[4]                  ; ad9866:ad9866_inst|dut2_data[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 5.504      ;
; 94.426 ; prev_gain[4]                  ; ad9866:ad9866_inst|dut2_data[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 5.504      ;
; 94.426 ; prev_gain[4]                  ; ad9866:ad9866_inst|dut2_data[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 5.504      ;
; 94.429 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.502      ;
; 94.533 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[15] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.398      ;
; 94.533 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[14] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.398      ;
; 94.533 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[13] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.398      ;
; 94.533 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.398      ;
; 94.533 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.398      ;
; 94.533 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[0]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.398      ;
; 94.661 ; prev_gain[4]                  ; ad9866:ad9866_inst|dut2_data[15] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 5.268      ;
; 94.661 ; prev_gain[4]                  ; ad9866:ad9866_inst|dut2_data[14] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 5.268      ;
; 94.661 ; prev_gain[4]                  ; ad9866:ad9866_inst|dut2_data[13] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 5.268      ;
; 94.661 ; prev_gain[4]                  ; ad9866:ad9866_inst|dut2_data[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 5.268      ;
; 94.661 ; prev_gain[4]                  ; ad9866:ad9866_inst|dut2_data[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 5.268      ;
; 94.661 ; prev_gain[4]                  ; ad9866:ad9866_inst|dut2_data[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 5.268      ;
; 94.661 ; prev_gain[4]                  ; ad9866:ad9866_inst|dut2_data[0]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.073     ; 5.268      ;
; 94.670 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.262      ;
; 94.670 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.262      ;
; 94.670 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.262      ;
; 94.670 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.262      ;
; 94.670 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.262      ;
; 94.670 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.262      ;
; 94.670 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.262      ;
; 94.670 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.262      ;
; 94.670 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.262      ;
; 94.727 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.204      ;
; 94.753 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.179      ;
; 94.753 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.179      ;
; 94.753 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.179      ;
; 94.753 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.179      ;
; 94.753 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.179      ;
; 94.753 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.179      ;
; 94.753 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.179      ;
; 94.753 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.179      ;
; 94.753 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.179      ;
; 94.757 ; prev_gain[1]                  ; ad9866:ad9866_inst|dut2_data[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.537     ; 4.708      ;
; 94.757 ; prev_gain[1]                  ; ad9866:ad9866_inst|dut2_data[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.537     ; 4.708      ;
; 94.757 ; prev_gain[1]                  ; ad9866:ad9866_inst|dut2_data[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.537     ; 4.708      ;
; 94.757 ; prev_gain[1]                  ; ad9866:ad9866_inst|dut2_data[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.537     ; 4.708      ;
; 94.757 ; prev_gain[1]                  ; ad9866:ad9866_inst|dut2_data[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.537     ; 4.708      ;
; 94.757 ; prev_gain[1]                  ; ad9866:ad9866_inst|dut2_data[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.537     ; 4.708      ;
; 94.757 ; prev_gain[1]                  ; ad9866:ad9866_inst|dut2_data[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.537     ; 4.708      ;
; 94.757 ; prev_gain[1]                  ; ad9866:ad9866_inst|dut2_data[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.537     ; 4.708      ;
; 94.757 ; prev_gain[1]                  ; ad9866:ad9866_inst|dut2_data[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.537     ; 4.708      ;
; 94.765 ; prev_gain[5]                  ; ad9866:ad9866_inst|dut2_data[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 5.165      ;
; 94.765 ; prev_gain[5]                  ; ad9866:ad9866_inst|dut2_data[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 5.165      ;
; 94.765 ; prev_gain[5]                  ; ad9866:ad9866_inst|dut2_data[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 5.165      ;
; 94.765 ; prev_gain[5]                  ; ad9866:ad9866_inst|dut2_data[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 5.165      ;
; 94.765 ; prev_gain[5]                  ; ad9866:ad9866_inst|dut2_data[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 5.165      ;
; 94.765 ; prev_gain[5]                  ; ad9866:ad9866_inst|dut2_data[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 5.165      ;
; 94.765 ; prev_gain[5]                  ; ad9866:ad9866_inst|dut2_data[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 5.165      ;
; 94.765 ; prev_gain[5]                  ; ad9866:ad9866_inst|dut2_data[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 5.165      ;
; 94.765 ; prev_gain[5]                  ; ad9866:ad9866_inst|dut2_data[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 5.165      ;
; 94.779 ; prev_gain[0]                  ; ad9866:ad9866_inst|dut2_data[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.537     ; 4.686      ;
; 94.779 ; prev_gain[0]                  ; ad9866:ad9866_inst|dut2_data[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.537     ; 4.686      ;
; 94.779 ; prev_gain[0]                  ; ad9866:ad9866_inst|dut2_data[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.537     ; 4.686      ;
; 94.779 ; prev_gain[0]                  ; ad9866:ad9866_inst|dut2_data[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.537     ; 4.686      ;
; 94.779 ; prev_gain[0]                  ; ad9866:ad9866_inst|dut2_data[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.537     ; 4.686      ;
; 94.779 ; prev_gain[0]                  ; ad9866:ad9866_inst|dut2_data[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.537     ; 4.686      ;
; 94.779 ; prev_gain[0]                  ; ad9866:ad9866_inst|dut2_data[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.537     ; 4.686      ;
; 94.779 ; prev_gain[0]                  ; ad9866:ad9866_inst|dut2_data[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.537     ; 4.686      ;
; 94.779 ; prev_gain[0]                  ; ad9866:ad9866_inst|dut2_data[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.537     ; 4.686      ;
; 94.782 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.150      ;
; 94.782 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.150      ;
; 94.782 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.150      ;
; 94.782 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.150      ;
; 94.782 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.150      ;
; 94.782 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.150      ;
; 94.782 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.150      ;
; 94.782 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.150      ;
; 94.782 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.150      ;
; 94.899 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.032      ;
; 94.905 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[15] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.026      ;
; 94.905 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[14] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.026      ;
; 94.905 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[13] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.026      ;
; 94.905 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.026      ;
; 94.905 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.026      ;
; 94.905 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[0]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.026      ;
; 94.988 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[15] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.943      ;
; 94.988 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[14] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.943      ;
; 94.988 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[13] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.943      ;
; 94.988 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.943      ;
; 94.988 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.943      ;
; 94.988 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[0]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.943      ;
+--------+-------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                 ;
+----------+-------------------------------------+-------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack    ; From Node                           ; To Node                             ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+----------+-------------------------------------+-------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 1036.681 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.646     ; 4.338      ;
; 1036.681 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.646     ; 4.338      ;
; 1036.681 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.646     ; 4.338      ;
; 1036.681 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.646     ; 4.338      ;
; 1036.681 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.646     ; 4.338      ;
; 1036.681 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.646     ; 4.338      ;
; 1036.717 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.645     ; 4.303      ;
; 1036.717 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.645     ; 4.303      ;
; 1036.717 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.645     ; 4.303      ;
; 1036.717 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.645     ; 4.303      ;
; 1037.561 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|prof_state.0010  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.647     ; 3.457      ;
; 1037.672 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|prof_state.0100  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.647     ; 3.346      ;
; 1037.853 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|prof_state.0011  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.647     ; 3.165      ;
; 1037.894 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|prof_state.0001  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.647     ; 3.124      ;
; 1038.970 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|prof_state.0000  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.647     ; 2.048      ;
; 1038.985 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|char_PTT         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.647     ; 2.033      ;
; 2598.839 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[0]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.133     ; 5.196      ;
; 2598.839 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[1]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.133     ; 5.196      ;
; 2598.839 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[2]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.133     ; 5.196      ;
; 2598.839 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[3]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.133     ; 5.196      ;
; 2598.839 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[4]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.133     ; 5.196      ;
; 2598.839 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[5]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.133     ; 5.196      ;
; 2598.839 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[6]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.133     ; 5.196      ;
; 2598.839 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[7]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.133     ; 5.196      ;
; 2598.839 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[8]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.133     ; 5.196      ;
; 2599.431 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[17]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.132     ; 4.605      ;
; 2599.431 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[9]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.132     ; 4.605      ;
; 2599.431 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[10]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.132     ; 4.605      ;
; 2599.431 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[11]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.132     ; 4.605      ;
; 2599.431 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[12]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.132     ; 4.605      ;
; 2599.431 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[13]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.132     ; 4.605      ;
; 2599.431 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[14]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.132     ; 4.605      ;
; 2599.431 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[15]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.132     ; 4.605      ;
; 2599.431 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[16]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.132     ; 4.605      ;
; 2601.063 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_state       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.133     ; 2.972      ;
; 2601.648 ; profile:profile_CW|enable_hang      ; profile:profile_CW|hang_PTT         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.133     ; 2.387      ;
; 2601.650 ; profile:profile_CW|enable_hang      ; profile:profile_CW|hang_state       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.133     ; 2.385      ;
; 5202.021 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 6.243      ;
; 5202.021 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 6.243      ;
; 5202.021 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 6.243      ;
; 5202.021 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 6.243      ;
; 5202.021 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 6.243      ;
; 5202.021 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 6.243      ;
; 5202.070 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.070     ; 6.195      ;
; 5202.070 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.070     ; 6.195      ;
; 5202.070 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.070     ; 6.195      ;
; 5202.070 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.070     ; 6.195      ;
; 5202.390 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.873      ;
; 5202.390 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.873      ;
; 5202.390 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.873      ;
; 5202.390 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.873      ;
; 5202.390 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.873      ;
; 5202.390 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.873      ;
; 5202.439 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.825      ;
; 5202.439 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.825      ;
; 5202.439 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.825      ;
; 5202.439 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.825      ;
; 5202.510 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.753      ;
; 5202.510 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.753      ;
; 5202.510 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.753      ;
; 5202.510 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.753      ;
; 5202.510 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.753      ;
; 5202.510 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.753      ;
; 5202.546 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.718      ;
; 5202.546 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.718      ;
; 5202.546 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.718      ;
; 5202.546 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.718      ;
; 5202.714 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.550      ;
; 5202.714 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.550      ;
; 5202.714 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.550      ;
; 5202.714 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.550      ;
; 5202.714 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.550      ;
; 5202.714 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.550      ;
; 5202.719 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.544      ;
; 5202.719 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.544      ;
; 5202.719 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.544      ;
; 5202.719 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.544      ;
; 5202.719 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.544      ;
; 5202.719 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.544      ;
; 5202.750 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.070     ; 5.515      ;
; 5202.750 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.070     ; 5.515      ;
; 5202.750 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.070     ; 5.515      ;
; 5202.750 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.070     ; 5.515      ;
; 5202.768 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.496      ;
; 5202.768 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.496      ;
; 5202.768 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.496      ;
; 5202.768 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.496      ;
; 5202.793 ; profile:profile_CW|profile_count[8] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.470      ;
; 5202.793 ; profile:profile_CW|profile_count[8] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.470      ;
; 5202.793 ; profile:profile_CW|profile_count[8] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.470      ;
; 5202.793 ; profile:profile_CW|profile_count[8] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.470      ;
; 5202.793 ; profile:profile_CW|profile_count[8] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.470      ;
; 5202.793 ; profile:profile_CW|profile_count[8] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.470      ;
; 5202.842 ; profile:profile_CW|profile_count[8] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.422      ;
; 5202.842 ; profile:profile_CW|profile_count[8] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.422      ;
; 5202.842 ; profile:profile_CW|profile_count[8] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.422      ;
; 5202.842 ; profile:profile_CW|profile_count[8] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.422      ;
; 5202.864 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.400      ;
; 5202.864 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.400      ;
; 5202.864 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.400      ;
+----------+-------------------------------------+-------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'spi_ce1'                                                                                                                                                                                                                                                                                                                  ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                                         ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2496.670 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a20~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.264      ; 3.633      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a44~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[47]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a44~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[46]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a44~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[45]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a44~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[44]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a40~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[43]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a40~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[42]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a40~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[41]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a40~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[40]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a36~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[39]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a36~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[38]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a36~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[37]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a36~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[36]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a32~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[35]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a32~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[34]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a32~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[33]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a32~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[32]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a28~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[31]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a28~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[30]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a28~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[29]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a28~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[28]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a24~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[27]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a24~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[26]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a24~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[25]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a24~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[24]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a20~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[23]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a20~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[22]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a20~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[21]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a20~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[20]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a16~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[19]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a16~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[18]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a16~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[17]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a16~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[16]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[15]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[14]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[13]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[12]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a8~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[11]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a8~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[10]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a8~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[9]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a8~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[8]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a4~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[7]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a4~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[6]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a4~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[5]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a4~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[4]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[3]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[2]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[1]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[0]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.776 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a28~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.265      ; 3.528      ;
; 2496.855 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a20~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.264      ; 3.448      ;
; 2496.961 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a28~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.265      ; 3.343      ;
; 2496.996 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a24~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.264      ; 3.307      ;
; 2497.011 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a40~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.263      ; 3.291      ;
; 2497.018 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a16~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.264      ; 3.285      ;
; 2497.024 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.066     ; 2.912      ;
; 2497.024 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.066     ; 2.912      ;
; 2497.027 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.066     ; 2.909      ;
; 2497.033 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a44~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.260      ; 3.266      ;
; 2497.040 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.066     ; 2.896      ;
; 2497.045 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a40~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.265      ; 3.259      ;
; 2497.049 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a24~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.262      ; 3.252      ;
; 2497.093 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a28~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.265      ; 3.211      ;
; 2497.129 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.066     ; 2.807      ;
; 2497.129 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.066     ; 2.807      ;
; 2497.132 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.066     ; 2.804      ;
; 2497.145 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.066     ; 2.791      ;
; 2497.196 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a40~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.263      ; 3.106      ;
; 2497.203 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a16~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.264      ; 3.100      ;
; 2497.234 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a24~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.262      ; 3.067      ;
; 2497.294 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.066     ; 2.642      ;
; 2497.294 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.066     ; 2.642      ;
; 2497.297 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.066     ; 2.639      ;
; 2497.310 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.066     ; 2.626      ;
; 2497.323 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a20~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.264      ; 2.980      ;
; 2497.366 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a16~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.264      ; 2.937      ;
; 2497.371 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a40~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.263      ; 2.931      ;
; 2497.377 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a24~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.262      ; 2.924      ;
; 2497.383 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.066     ; 2.553      ;
; 2497.383 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.066     ; 2.553      ;
; 2497.386 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.066     ; 2.550      ;
; 2497.399 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.066     ; 2.537      ;
; 2497.416 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a44~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.260      ; 2.883      ;
; 2497.421 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a44~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.258      ; 2.876      ;
; 2497.430 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.066     ; 2.506      ;
; 2497.430 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.066     ; 2.506      ;
; 2497.433 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.066     ; 2.503      ;
; 2497.434 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.066     ; 2.502      ;
; 2497.435 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.066     ; 2.501      ;
; 2497.446 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.066     ; 2.490      ;
; 2497.451 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a20~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.266      ; 2.854      ;
; 2497.452 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a16~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.266      ; 2.853      ;
; 2497.456 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a20~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.266      ; 2.849      ;
; 2497.522 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.066     ; 2.414      ;
; 2497.522 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.066     ; 2.414      ;
; 2497.525 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.066     ; 2.411      ;
; 2497.538 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.066     ; 2.398      ;
; 2497.539 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.066     ; 2.397      ;
; 2497.540 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.066     ; 2.396      ;
; 2497.572 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.276      ; 2.743      ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ad9866_clk'                                                                                                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                           ; To Node                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.198 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a28~portb_address_reg0     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.710      ; 1.138      ;
; 0.207 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a28~portb_address_reg0     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.710      ; 1.147      ;
; 0.214 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|wrptr_g[2]                                                  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a32~porta_address_reg0   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.622      ; 1.066      ;
; 0.239 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|wrptr_g[1]                                                  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a32~porta_address_reg0   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.622      ; 1.091      ;
; 0.242 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|wrptr_g[0]                                                  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a32~porta_address_reg0   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.622      ; 1.094      ;
; 0.245 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|wrptr_g[4]                                                  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a32~porta_address_reg0   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.598      ; 1.073      ;
; 0.251 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|wrptr_g[7]                                                  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a32~porta_address_reg0   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.598      ; 1.079      ;
; 0.253 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|wrptr_g[3]                                                  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a32~porta_address_reg0   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.622      ; 1.105      ;
; 0.347 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a7                        ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[1]                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.196      ; 0.738      ;
; 0.352 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a9                        ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[2]                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.196      ; 0.743      ;
; 0.372 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a7                        ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|wrptr_g[7]                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.196      ; 0.763      ;
; 0.373 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a9                        ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|wrptr_g[9]                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.196      ; 0.764      ;
; 0.378 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a8                        ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|wrptr_g[8]                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.196      ; 0.769      ;
; 0.379 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a6                        ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|wrptr_g[6]                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.196      ; 0.770      ;
; 0.390 ; transmitter:transmitter_inst|CicInterpM5:in2|dq3[8]                                                                                 ; transmitter:transmitter_inst|CicInterpM5:in2|q4[8]                                                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.541      ; 1.126      ;
; 0.408 ; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[5]                                             ; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[5]                                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.292      ; 0.895      ;
; 0.416 ; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[11]                                            ; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[11]                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.292      ; 0.903      ;
; 0.422 ; transmitter:transmitter_inst|CicInterpM5:in2|q3[22]                                                                                 ; transmitter:transmitter_inst|CicInterpM5:in2|dq3[22]                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.501      ; 1.118      ;
; 0.430 ; agc_nearclip                                                                                                                        ; agc_nearclip                                                                                                                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; receiver:receiver_inst|firX8R8:fir2|wstate[1]                                                                                       ; receiver:receiver_inst|firX8R8:fir2|wstate[1]                                                                                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; receiver:receiver_inst|firX8R8:fir2|wstate[3]                                                                                       ; receiver:receiver_inst|firX8R8:fir2|wstate[3]                                                                                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1                        ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a4                        ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a4                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a5                        ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a5                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a6                        ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a6                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a7                        ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a7                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a8                        ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a8                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a9                        ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a9                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a10                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a10                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a11                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a11                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0                        ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3                        ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[3]                                                                                   ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[3]                                                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                                                                                   ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                                                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1                      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a2                      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a2                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3                      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a4                      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a4                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a5                      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a5                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a6                      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a6                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a7                      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a7                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a8                      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a8                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a9                      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a9                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a11                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a11                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0                      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a10                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a10                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; receiver:receiver_rx2_inst|firX8R8:fir2|waddr[0]                                                                                    ; receiver:receiver_rx2_inst|firX8R8:fir2|waddr[0]                                                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; receiver:receiver_inst|firX8R8:fir2|waddr[0]                                                                                        ; receiver:receiver_inst|firX8R8:fir2|waddr[0]                                                                                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[0]                                                                            ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[0]                                                                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[1]                                                                            ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[1]                                                                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[2]                                                                            ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[2]                                                                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rWait                                                                        ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rWait                                                                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rRun                                                                         ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rRun                                                                         ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; transmitter:transmitter_inst|FirInterp8_1024:fi|req                                                                                 ; transmitter:transmitter_inst|FirInterp8_1024:fi|req                                                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a5                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a5                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a6                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a6                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a7                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a7                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[0]                                                                            ; transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[0]                                                                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.432 ; transmitter:transmitter_inst|CicInterpM5:in2|x1[18]                                                                                 ; transmitter:transmitter_inst|CicInterpM5:in2|dx1[18]                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.476      ; 1.103      ;
; 0.441 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1                      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[0]                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.107      ; 0.743      ;
; 0.442 ; transmitter:transmitter_inst|CicInterpM5:in2|dx3[8]                                                                                 ; transmitter:transmitter_inst|CicInterpM5:in2|x4[8]                                                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.486      ; 1.123      ;
; 0.445 ; agc_delaycnt[0]                                                                                                                     ; agc_delaycnt[0]                                                                                                                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.684      ;
; 0.447 ; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[6]                                             ; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[6]                                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.292      ; 0.934      ;
; 0.459 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1                        ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|wrptr_g[1]                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.112      ; 0.766      ;
; 0.461 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1                      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|wrptr_g[1]                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.107      ; 0.763      ;
; 0.462 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a6                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a20~portb_address_reg0     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.699      ; 1.391      ;
; 0.463 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a10                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[2]                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.196      ; 0.854      ;
; 0.465 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[9]                                   ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[9]                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.244      ; 0.904      ;
; 0.465 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[3]                                   ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[3]                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.244      ; 0.904      ;
; 0.466 ; transmitter:transmitter_inst|CicInterpM5:in2|dx3[4]                                                                                 ; transmitter:transmitter_inst|CicInterpM5:in2|x4[4]                                                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.486      ; 1.147      ;
; 0.468 ; transmitter:transmitter_inst|CicInterpM5:in2|dx3[9]                                                                                 ; transmitter:transmitter_inst|CicInterpM5:in2|x4[9]                                                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.486      ; 1.149      ;
; 0.473 ; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[11][3]                                                                              ; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[12][3]                                                                              ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.048      ; 0.716      ;
; 0.473 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[0]                 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity7                         ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.718      ;
; 0.474 ; receiver:receiver_inst|cordic:cordic_inst|Y[4][17]                                                                                  ; receiver:receiver_inst|cordic:cordic_inst|Y[5][17]                                                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.530      ; 1.199      ;
; 0.476 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a5                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a16~portb_address_reg0     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.627      ; 1.333      ;
; 0.477 ; receiver:receiver_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[26]                                ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[26]                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.266      ; 0.938      ;
; 0.478 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|wrptr_g[0]                                                  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a8~porta_address_reg0    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.645      ; 1.353      ;
; 0.479 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3                        ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|wrptr_g[3]                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.112      ; 0.786      ;
; 0.479 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[1]                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.105      ; 0.779      ;
; 0.481 ; receiver:receiver_inst|cordic:cordic_inst|Z[9][5]                                                                                   ; receiver:receiver_inst|cordic:cordic_inst|Z[10][5]                                                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.726      ;
; 0.482 ; receiver:receiver_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[24]                                ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[24]                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.266      ; 0.943      ;
; 0.482 ; transmitter:transmitter_inst|CicInterpM5:in2|x3[5]                                                                                  ; transmitter:transmitter_inst|CicInterpM5:in2|dx3[5]                                                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.724      ; 1.401      ;
; 0.482 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[7]                                   ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[7]                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.244      ; 0.921      ;
; 0.483 ; transmitter:transmitter_inst|FirInterp8_1024:fi|counter[9]                                                                          ; transmitter:transmitter_inst|FirInterp8_1024:fi|counter[9]                                                                          ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.722      ;
; 0.487 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a20~portb_address_reg0     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.699      ; 1.416      ;
; 0.487 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|wrptr_g[4]                                                  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a8~porta_address_reg0    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.621      ; 1.338      ;
; 0.488 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe17a[3]   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe18a[3]   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.053      ; 0.736      ;
; 0.488 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[11]  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe16a[11]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.735      ;
; 0.489 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[7][2]                                                                         ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[8][2]                                                                         ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.735      ;
; 0.489 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe17a[4] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe18a[4] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.736      ;
; 0.489 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe20a[7]   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe21a[7]   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.736      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'spi_sck'                                                                                                                         ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.360 ; spi_slave:spi_slave_rx_inst|rreg[6]   ; spi_slave:spi_slave_rx_inst|rdata[7]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.337      ; 0.892      ;
; 0.390 ; spi_slave:spi_slave_rx_inst|rreg[5]   ; spi_slave:spi_slave_rx_inst|rdata[6]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.337      ; 0.922      ;
; 0.395 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[24]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.815      ; 3.435      ;
; 0.395 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[21]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.815      ; 3.435      ;
; 0.395 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[19]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.815      ; 3.435      ;
; 0.395 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[18]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.815      ; 3.435      ;
; 0.403 ; spi_slave:spi_slave_rx_inst|rreg[30]  ; spi_slave:spi_slave_rx_inst|rdata[31]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.337      ; 0.935      ;
; 0.404 ; spi_slave:spi_slave_rx_inst|rreg[16]  ; spi_slave:spi_slave_rx_inst|rdata[17]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.337      ; 0.936      ;
; 0.413 ; spi_slave:spi_slave_rx2_inst|treg[35] ; spi_slave:spi_slave_rx2_inst|treg[36]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.287      ; 0.895      ;
; 0.433 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|nb[0]      ; spi_ce0      ; spi_sck     ; 0.000        ; 2.988      ; 3.646      ;
; 0.433 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|nb[1]      ; spi_ce0      ; spi_sck     ; 0.000        ; 2.988      ; 3.646      ;
; 0.433 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|nb[2]      ; spi_ce0      ; spi_sck     ; 0.000        ; 2.988      ; 3.646      ;
; 0.433 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|nb[3]      ; spi_ce0      ; spi_sck     ; 0.000        ; 2.988      ; 3.646      ;
; 0.433 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|nb[4]      ; spi_ce0      ; spi_sck     ; 0.000        ; 2.988      ; 3.646      ;
; 0.433 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|nb[5]      ; spi_ce0      ; spi_sck     ; 0.000        ; 2.988      ; 3.646      ;
; 0.433 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|nb[6]      ; spi_ce0      ; spi_sck     ; 0.000        ; 2.988      ; 3.646      ;
; 0.433 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|done       ; spi_ce0      ; spi_sck     ; 0.000        ; 2.988      ; 3.646      ;
; 0.442 ; spi_slave:spi_slave_rx_inst|rreg[31]  ; spi_slave:spi_slave_rx_inst|rdata[32]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.107      ; 0.744      ;
; 0.442 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[12]  ; spi_ce0      ; spi_sck     ; 0.000        ; 3.246      ; 3.913      ;
; 0.443 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[8]   ; spi_ce0      ; spi_sck     ; 0.000        ; 3.477      ; 4.145      ;
; 0.444 ; spi_slave:spi_slave_rx_inst|rreg[33]  ; spi_slave:spi_slave_rx_inst|rdata[34]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.107      ; 0.746      ;
; 0.445 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[31]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.784      ; 3.454      ;
; 0.445 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[29]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.784      ; 3.454      ;
; 0.445 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[17]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.784      ; 3.454      ;
; 0.445 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[16]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.784      ; 3.454      ;
; 0.445 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[13]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.784      ; 3.454      ;
; 0.445 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[7]   ; spi_ce0      ; spi_sck     ; 0.000        ; 2.784      ; 3.454      ;
; 0.445 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[6]   ; spi_ce0      ; spi_sck     ; 0.000        ; 2.784      ; 3.454      ;
; 0.447 ; spi_slave:spi_slave_rx_inst|rreg[9]   ; spi_slave:spi_slave_rx_inst|rdata[10]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.102      ; 0.744      ;
; 0.447 ; spi_slave:spi_slave_rx_inst|rreg[8]   ; spi_slave:spi_slave_rx_inst|rdata[9]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.102      ; 0.744      ;
; 0.454 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[40] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.469      ; 3.148      ;
; 0.454 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[37] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.469      ; 3.148      ;
; 0.454 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[15] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.469      ; 3.148      ;
; 0.454 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[12] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.469      ; 3.148      ;
; 0.454 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.469      ; 3.148      ;
; 0.454 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.469      ; 3.148      ;
; 0.454 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.469      ; 3.148      ;
; 0.454 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.469      ; 3.148      ;
; 0.454 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.469      ; 3.148      ;
; 0.454 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[31] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.469      ; 3.148      ;
; 0.454 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[30] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.469      ; 3.148      ;
; 0.454 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[29] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.469      ; 3.148      ;
; 0.454 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[28] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.469      ; 3.148      ;
; 0.454 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[27] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.469      ; 3.148      ;
; 0.454 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[26] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.469      ; 3.148      ;
; 0.454 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[18] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.469      ; 3.148      ;
; 0.461 ; spi_slave:spi_slave_rx2_inst|rreg[9]  ; spi_slave:spi_slave_rx2_inst|rdata[10] ; spi_sck      ; spi_sck     ; 0.000        ; 0.104      ; 0.760      ;
; 0.461 ; spi_slave:spi_slave_rx_inst|rreg[10]  ; spi_slave:spi_slave_rx_inst|rdata[11]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.102      ; 0.758      ;
; 0.467 ; spi_slave:spi_slave_rx2_inst|rreg[22] ; spi_slave:spi_slave_rx2_inst|rdata[23] ; spi_sck      ; spi_sck     ; 0.000        ; 0.096      ; 0.758      ;
; 0.480 ; spi_slave:spi_slave_rx2_inst|nb[6]    ; spi_slave:spi_slave_rx2_inst|nb[6]     ; spi_sck      ; spi_sck     ; 0.000        ; 0.044      ; 0.719      ;
; 0.490 ; spi_slave:spi_slave_rx_inst|treg[40]  ; spi_slave:spi_slave_rx_inst|treg[41]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.051      ; 0.736      ;
; 0.491 ; spi_slave:spi_slave_rx_inst|treg[21]  ; spi_slave:spi_slave_rx_inst|treg[22]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.735      ;
; 0.491 ; spi_slave:spi_slave_rx2_inst|treg[21] ; spi_slave:spi_slave_rx2_inst|treg[22]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.051      ; 0.737      ;
; 0.492 ; spi_slave:spi_slave_rx2_inst|treg[37] ; spi_slave:spi_slave_rx2_inst|treg[38]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.737      ;
; 0.492 ; spi_slave:spi_slave_rx2_inst|treg[36] ; spi_slave:spi_slave_rx2_inst|treg[37]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.737      ;
; 0.492 ; spi_slave:spi_slave_rx2_inst|treg[20] ; spi_slave:spi_slave_rx2_inst|treg[21]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.051      ; 0.738      ;
; 0.493 ; spi_slave:spi_slave_rx_inst|treg[13]  ; spi_slave:spi_slave_rx_inst|treg[14]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.737      ;
; 0.493 ; spi_slave:spi_slave_rx2_inst|treg[30] ; spi_slave:spi_slave_rx2_inst|treg[31]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.737      ;
; 0.493 ; spi_slave:spi_slave_rx2_inst|treg[18] ; spi_slave:spi_slave_rx2_inst|treg[19]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.051      ; 0.739      ;
; 0.494 ; spi_slave:spi_slave_rx_inst|treg[38]  ; spi_slave:spi_slave_rx_inst|treg[39]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.738      ;
; 0.494 ; spi_slave:spi_slave_rx_inst|treg[12]  ; spi_slave:spi_slave_rx_inst|treg[13]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.738      ;
; 0.494 ; spi_slave:spi_slave_rx_inst|treg[20]  ; spi_slave:spi_slave_rx_inst|treg[21]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.738      ;
; 0.494 ; spi_slave:spi_slave_rx_inst|treg[0]   ; spi_slave:spi_slave_rx_inst|treg[1]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.737      ;
; 0.495 ; spi_slave:spi_slave_rx_inst|treg[1]   ; spi_slave:spi_slave_rx_inst|treg[2]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.738      ;
; 0.495 ; spi_slave:spi_slave_rx2_inst|treg[39] ; spi_slave:spi_slave_rx2_inst|treg[40]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.738      ;
; 0.495 ; spi_slave:spi_slave_rx2_inst|treg[33] ; spi_slave:spi_slave_rx2_inst|treg[34]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.738      ;
; 0.496 ; spi_slave:spi_slave_rx_inst|rreg[38]  ; spi_slave:spi_slave_rx_inst|rreg[39]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.047      ; 0.738      ;
; 0.496 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[25]  ; spi_ce0      ; spi_sck     ; 0.000        ; 3.128      ; 3.849      ;
; 0.501 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[38] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.571      ; 3.297      ;
; 0.501 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[36] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.571      ; 3.297      ;
; 0.501 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[35] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.571      ; 3.297      ;
; 0.501 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[34] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.571      ; 3.297      ;
; 0.501 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[33] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.571      ; 3.297      ;
; 0.501 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[32] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.571      ; 3.297      ;
; 0.501 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[45] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.571      ; 3.297      ;
; 0.501 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[43] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.571      ; 3.297      ;
; 0.501 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[42] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.571      ; 3.297      ;
; 0.501 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[47] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.571      ; 3.297      ;
; 0.501 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[10] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.571      ; 3.297      ;
; 0.501 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.571      ; 3.297      ;
; 0.501 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.571      ; 3.297      ;
; 0.501 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.571      ; 3.297      ;
; 0.502 ; spi_slave:spi_slave_rx_inst|rreg[33]  ; spi_slave:spi_slave_rx_inst|rreg[34]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.047      ; 0.744      ;
; 0.503 ; spi_slave:spi_slave_rx_inst|rreg[31]  ; spi_slave:spi_slave_rx_inst|rreg[32]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.047      ; 0.745      ;
; 0.503 ; spi_slave:spi_slave_rx_inst|rreg[8]   ; spi_slave:spi_slave_rx_inst|rreg[9]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.746      ;
; 0.504 ; spi_slave:spi_slave_rx_inst|rreg[9]   ; spi_slave:spi_slave_rx_inst|rreg[10]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.747      ;
; 0.513 ; spi_slave:spi_slave_rx2_inst|rreg[40] ; spi_slave:spi_slave_rx2_inst|rreg[41]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.051      ; 0.759      ;
; 0.513 ; spi_slave:spi_slave_rx2_inst|rreg[27] ; spi_slave:spi_slave_rx2_inst|rreg[28]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.051      ; 0.759      ;
; 0.513 ; spi_slave:spi_slave_rx2_inst|rreg[6]  ; spi_slave:spi_slave_rx2_inst|rreg[7]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.051      ; 0.759      ;
; 0.513 ; spi_slave:spi_slave_rx2_inst|rreg[43] ; spi_slave:spi_slave_rx2_inst|rreg[44]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.758      ;
; 0.513 ; spi_slave:spi_slave_rx_inst|rreg[27]  ; spi_slave:spi_slave_rx_inst|rdata[28]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.446      ; 1.154      ;
; 0.513 ; spi_slave:spi_slave_rx_inst|rreg[25]  ; spi_slave:spi_slave_rx_inst|rreg[26]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.757      ;
; 0.514 ; spi_slave:spi_slave_rx_inst|rreg[3]   ; spi_slave:spi_slave_rx_inst|rreg[4]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.759      ;
; 0.514 ; spi_slave:spi_slave_rx_inst|rreg[1]   ; spi_slave:spi_slave_rx_inst|rreg[2]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.759      ;
; 0.515 ; spi_slave:spi_slave_rx2_inst|rreg[3]  ; spi_slave:spi_slave_rx2_inst|rreg[4]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.051      ; 0.761      ;
; 0.515 ; spi_slave:spi_slave_rx2_inst|rreg[38] ; spi_slave:spi_slave_rx2_inst|rreg[39]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.760      ;
; 0.515 ; spi_slave:spi_slave_rx2_inst|rreg[36] ; spi_slave:spi_slave_rx2_inst|rreg[37]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.760      ;
; 0.515 ; spi_slave:spi_slave_rx2_inst|rreg[11] ; spi_slave:spi_slave_rx2_inst|rreg[12]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.758      ;
; 0.515 ; spi_slave:spi_slave_rx_inst|rreg[4]   ; spi_slave:spi_slave_rx_inst|rreg[5]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.760      ;
; 0.515 ; spi_slave:spi_slave_rx_inst|rreg[2]   ; spi_slave:spi_slave_rx_inst|rreg[3]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.760      ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_10mhz'                                                                                                                                                ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.402 ; ad9866:ad9866_inst|sen_n                           ; ad9866:ad9866_inst|sen_n                           ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ad9866:ad9866_inst|dut2_bitcount[2]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ad9866:ad9866_inst|dut2_bitcount[3]                ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[0]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.418 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[0]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.684      ;
; 0.464 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.730      ;
; 0.469 ; ad9866:ad9866_inst|dut2_data[13]                   ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.735      ;
; 0.471 ; ad9866:ad9866_inst|dut2_data[14]                   ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.737      ;
; 0.512 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.778      ;
; 0.513 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.779      ;
; 0.513 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[0]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.779      ;
; 0.644 ; ad9866:ad9866_inst|dut2_data[6]                    ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.911      ;
; 0.646 ; ad9866:ad9866_inst|dut2_data[10]                   ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.913      ;
; 0.646 ; ad9866:ad9866_inst|dut2_data[7]                    ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.913      ;
; 0.646 ; ad9866:ad9866_inst|dut2_data[2]                    ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.912      ;
; 0.647 ; ad9866:ad9866_inst|dut2_data[11]                   ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.914      ;
; 0.647 ; ad9866:ad9866_inst|dut2_data[9]                    ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.914      ;
; 0.647 ; ad9866:ad9866_inst|dut2_data[8]                    ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.914      ;
; 0.647 ; ad9866:ad9866_inst|dut2_data[0]                    ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.913      ;
; 0.649 ; ad9866:ad9866_inst|dut2_data[1]                    ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.915      ;
; 0.683 ; counter[11]                                        ; counter[11]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.950      ;
; 0.683 ; counter[9]                                         ; counter[9]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.950      ;
; 0.684 ; counter[15]                                        ; counter[15]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.951      ;
; 0.684 ; counter[7]                                         ; counter[7]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.951      ;
; 0.684 ; counter[1]                                         ; counter[1]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.951      ;
; 0.685 ; counter[17]                                        ; counter[17]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.952      ;
; 0.686 ; counter[13]                                        ; counter[13]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.953      ;
; 0.686 ; counter[2]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.953      ;
; 0.687 ; counter[18]                                        ; counter[18]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.954      ;
; 0.687 ; counter[5]                                         ; counter[5]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.954      ;
; 0.687 ; counter[3]                                         ; counter[3]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.954      ;
; 0.688 ; counter[21]                                        ; counter[21]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.955      ;
; 0.688 ; counter[19]                                        ; counter[19]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.955      ;
; 0.688 ; counter[12]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.955      ;
; 0.689 ; counter[14]                                        ; counter[14]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.956      ;
; 0.689 ; counter[10]                                        ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.956      ;
; 0.689 ; counter[8]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.956      ;
; 0.690 ; counter[6]                                         ; counter[6]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.957      ;
; 0.690 ; counter[4]                                         ; counter[4]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.957      ;
; 0.691 ; counter[16]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.958      ;
; 0.692 ; counter[20]                                        ; counter[20]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.959      ;
; 0.693 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[12] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.959      ;
; 0.693 ; reset_handler:reset_handler_inst|reset_counter[2]  ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.959      ;
; 0.695 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.961      ;
; 0.695 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.961      ;
; 0.695 ; reset_handler:reset_handler_inst|reset_counter[7]  ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.961      ;
; 0.696 ; reset_handler:reset_handler_inst|reset_counter[18] ; reset_handler:reset_handler_inst|reset_counter[18] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.962      ;
; 0.696 ; reset_handler:reset_handler_inst|reset_counter[17] ; reset_handler:reset_handler_inst|reset_counter[17] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.962      ;
; 0.696 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[15] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.962      ;
; 0.696 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[14] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.962      ;
; 0.696 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.962      ;
; 0.696 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.962      ;
; 0.696 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.962      ;
; 0.697 ; reset_handler:reset_handler_inst|reset_counter[16] ; reset_handler:reset_handler_inst|reset_counter[16] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.963      ;
; 0.698 ; reset_handler:reset_handler_inst|reset_counter[22] ; reset_handler:reset_handler_inst|reset_counter[22] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.964      ;
; 0.698 ; reset_handler:reset_handler_inst|reset_counter[20] ; reset_handler:reset_handler_inst|reset_counter[20] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.964      ;
; 0.698 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[13] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.964      ;
; 0.699 ; reset_handler:reset_handler_inst|reset_counter[23] ; reset_handler:reset_handler_inst|reset_counter[23] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.965      ;
; 0.700 ; reset_handler:reset_handler_inst|reset_counter[5]  ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.966      ;
; 0.700 ; reset_handler:reset_handler_inst|reset_counter[3]  ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.966      ;
; 0.701 ; reset_handler:reset_handler_inst|reset_counter[19] ; reset_handler:reset_handler_inst|reset_counter[19] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.967      ;
; 0.709 ; counter[23]                                        ; counter[23]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.976      ;
; 0.710 ; reset_handler:reset_handler_inst|reset_counter[4]  ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.976      ;
; 0.713 ; counter[22]                                        ; counter[22]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.980      ;
; 0.714 ; counter[0]                                         ; counter[0]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.981      ;
; 0.714 ; reset_handler:reset_handler_inst|reset_counter[21] ; reset_handler:reset_handler_inst|reset_counter[21] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.980      ;
; 0.719 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.985      ;
; 0.720 ; reset_handler:reset_handler_inst|reset_counter[1]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.986      ;
; 0.721 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.987      ;
; 0.747 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut1_pc[1]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.013      ;
; 0.752 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut1_pc[5]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.018      ;
; 0.753 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut1_pc[2]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.019      ;
; 0.756 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut1_pc[4]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.022      ;
; 0.763 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.029      ;
; 0.766 ; ad9866:ad9866_inst|dut1_pc[0]                      ; ad9866:ad9866_inst|dut1_pc[0]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.032      ;
; 0.775 ; ad9866:ad9866_inst|sclk                            ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.041      ;
; 0.780 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.046      ;
; 0.832 ; ad9866:ad9866_inst|sen_n                           ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.099      ;
; 0.836 ; ad9866:ad9866_inst|sen_n                           ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.103      ;
; 0.839 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 1.104      ;
; 0.840 ; ad9866:ad9866_inst|dut2_data[4]                    ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.107      ;
; 0.841 ; ad9866:ad9866_inst|dut2_data[5]                    ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.108      ;
; 0.842 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 1.107      ;
; 0.844 ; ad9866:ad9866_inst|dut2_data[12]                   ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 1.109      ;
; 0.873 ; ad9866:ad9866_inst|sen_n                           ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.140      ;
; 0.892 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|sclk                            ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.158      ;
; 0.908 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 1.173      ;
; 0.940 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut1_pc[3]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.206      ;
; 1.005 ; reset_handler:reset_handler_inst|reset_counter[22] ; reset_handler:reset_handler_inst|reset             ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.271      ;
; 1.005 ; counter[12]                                        ; counter[13]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.272      ;
; 1.005 ; counter[9]                                         ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.272      ;
; 1.005 ; counter[2]                                         ; counter[3]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.272      ;
; 1.006 ; counter[10]                                        ; counter[11]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.273      ;
; 1.006 ; counter[1]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.273      ;
; 1.006 ; counter[11]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.272      ;
; 1.006 ; counter[7]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.273      ;
; 1.006 ; counter[15]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.273      ;
; 1.006 ; counter[18]                                        ; counter[19]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.273      ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                                                                                                                                        ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.403 ; profile:profile_CW|enable_hang      ; profile:profile_CW|enable_hang                                                                                                                 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; profile:profile_CW|char_PTT         ; profile:profile_CW|char_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; profile:profile_CW|prof_state.0000  ; profile:profile_CW|prof_state.0000                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|prof_state.0100                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; profile:profile_CW|prof_state.0010  ; profile:profile_CW|prof_state.0010                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; profile:profile_CW|prof_state.0001  ; profile:profile_CW|prof_state.0001                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; profile:profile_CW|prof_state.0011  ; profile:profile_CW|prof_state.0011                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.406 ; profile:profile_CW|hang_PTT         ; profile:profile_CW|hang_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.669      ;
; 0.406 ; profile:profile_CW|hang_state       ; profile:profile_CW|hang_state                                                                                                                  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.669      ;
; 0.459 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 1.104      ;
; 0.460 ; profile:profile_CW|hang_state       ; profile:profile_CW|hang_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.723      ;
; 0.468 ; profile:profile_CW|hang_timer[17]   ; profile:profile_CW|hang_timer[17]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.732      ;
; 0.483 ; profile:profile_CW|timer[17]        ; profile:profile_CW|timer[17]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.749      ;
; 0.484 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.412      ; 1.126      ;
; 0.484 ; profile:profile_CW|profile_count[9] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 1.129      ;
; 0.491 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 1.136      ;
; 0.492 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 1.137      ;
; 0.493 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|prof_state.0000                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.759      ;
; 0.504 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.412      ; 1.146      ;
; 0.504 ; profile:profile_CW|profile_count[9] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.412      ; 1.146      ;
; 0.511 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.412      ; 1.153      ;
; 0.519 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|enable_hang                                                                                                                 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.785      ;
; 0.686 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 1.331      ;
; 0.688 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 1.332      ;
; 0.692 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 1.336      ;
; 0.693 ; profile:profile_CW|timer[9]         ; profile:profile_CW|timer[9]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.959      ;
; 0.694 ; profile:profile_CW|timer[15]        ; profile:profile_CW|timer[15]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.960      ;
; 0.695 ; profile:profile_CW|timer[4]         ; profile:profile_CW|timer[4]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.961      ;
; 0.695 ; profile:profile_CW|timer[7]         ; profile:profile_CW|timer[7]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.961      ;
; 0.696 ; profile:profile_CW|timer[1]         ; profile:profile_CW|timer[1]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.962      ;
; 0.696 ; profile:profile_CW|timer[5]         ; profile:profile_CW|timer[5]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.962      ;
; 0.696 ; profile:profile_CW|timer[6]         ; profile:profile_CW|timer[6]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.962      ;
; 0.696 ; profile:profile_CW|timer[11]        ; profile:profile_CW|timer[11]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.962      ;
; 0.697 ; profile:profile_CW|timer[12]        ; profile:profile_CW|timer[12]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.963      ;
; 0.697 ; profile:profile_CW|timer[13]        ; profile:profile_CW|timer[13]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.963      ;
; 0.697 ; profile:profile_CW|hang_timer[9]    ; profile:profile_CW|hang_timer[9]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.961      ;
; 0.697 ; profile:profile_CW|hang_timer[12]   ; profile:profile_CW|hang_timer[12]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.961      ;
; 0.698 ; profile:profile_CW|timer[10]        ; profile:profile_CW|timer[10]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.964      ;
; 0.698 ; profile:profile_CW|hang_timer[4]    ; profile:profile_CW|hang_timer[4]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.961      ;
; 0.698 ; profile:profile_CW|hang_timer[5]    ; profile:profile_CW|hang_timer[5]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.961      ;
; 0.698 ; profile:profile_CW|hang_timer[11]   ; profile:profile_CW|hang_timer[11]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.962      ;
; 0.699 ; profile:profile_CW|hang_timer[1]    ; profile:profile_CW|hang_timer[1]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.962      ;
; 0.699 ; profile:profile_CW|hang_timer[6]    ; profile:profile_CW|hang_timer[6]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.962      ;
; 0.699 ; profile:profile_CW|hang_timer[7]    ; profile:profile_CW|hang_timer[7]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.962      ;
; 0.699 ; profile:profile_CW|hang_timer[10]   ; profile:profile_CW|hang_timer[10]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.963      ;
; 0.699 ; profile:profile_CW|hang_timer[13]   ; profile:profile_CW|hang_timer[13]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.963      ;
; 0.700 ; profile:profile_CW|timer[2]         ; profile:profile_CW|timer[2]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.966      ;
; 0.700 ; profile:profile_CW|hang_timer[14]   ; profile:profile_CW|hang_timer[14]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.964      ;
; 0.703 ; profile:profile_CW|hang_timer[2]    ; profile:profile_CW|hang_timer[2]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.966      ;
; 0.705 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.411      ; 1.346      ;
; 0.708 ; profile:profile_CW|timer[8]         ; profile:profile_CW|timer[8]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.974      ;
; 0.708 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.411      ; 1.349      ;
; 0.710 ; profile:profile_CW|timer[3]         ; profile:profile_CW|timer[3]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.976      ;
; 0.710 ; profile:profile_CW|timer[14]        ; profile:profile_CW|timer[14]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.976      ;
; 0.710 ; profile:profile_CW|hang_timer[15]   ; profile:profile_CW|hang_timer[15]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.974      ;
; 0.711 ; profile:profile_CW|hang_timer[8]    ; profile:profile_CW|hang_timer[8]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.974      ;
; 0.712 ; profile:profile_CW|hang_timer[16]   ; profile:profile_CW|hang_timer[16]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.976      ;
; 0.713 ; profile:profile_CW|hang_timer[3]    ; profile:profile_CW|hang_timer[3]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.976      ;
; 0.724 ; profile:profile_CW|timer[0]         ; profile:profile_CW|timer[0]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.990      ;
; 0.724 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.412      ; 1.366      ;
; 0.727 ; profile:profile_CW|hang_timer[0]    ; profile:profile_CW|hang_timer[0]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.990      ;
; 0.728 ; profile:profile_CW|timer[16]        ; profile:profile_CW|timer[16]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.994      ;
; 0.734 ; profile:profile_CW|profile_count[8] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.411      ; 1.375      ;
; 0.736 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.412      ; 1.378      ;
; 0.736 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 1.380      ;
; 0.746 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 1.391      ;
; 0.748 ; profile:profile_CW|profile_count[8] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 1.392      ;
; 0.753 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.411      ; 1.394      ;
; 0.764 ; profile:profile_CW|prof_state.0000  ; profile:profile_CW|char_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.030      ;
; 0.788 ; profile:profile_CW|prof_state.0000  ; profile:profile_CW|enable_hang                                                                                                                 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.054      ;
; 0.892 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|prof_state.0010                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.158      ;
; 0.975 ; profile:profile_CW|profile_count[9] ; profile:profile_CW|profile_count[9]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.241      ;
; 1.014 ; profile:profile_CW|timer[4]         ; profile:profile_CW|timer[5]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.280      ;
; 1.015 ; profile:profile_CW|timer[6]         ; profile:profile_CW|timer[7]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.281      ;
; 1.016 ; profile:profile_CW|timer[12]        ; profile:profile_CW|timer[13]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.282      ;
; 1.016 ; profile:profile_CW|timer[15]        ; profile:profile_CW|timer[16]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.282      ;
; 1.016 ; profile:profile_CW|hang_timer[12]   ; profile:profile_CW|hang_timer[13]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.280      ;
; 1.017 ; profile:profile_CW|timer[9]         ; profile:profile_CW|timer[10]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.283      ;
; 1.017 ; profile:profile_CW|timer[10]        ; profile:profile_CW|timer[11]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.283      ;
; 1.017 ; profile:profile_CW|hang_timer[4]    ; profile:profile_CW|hang_timer[5]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.280      ;
; 1.018 ; profile:profile_CW|hang_timer[10]   ; profile:profile_CW|hang_timer[11]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.282      ;
; 1.018 ; profile:profile_CW|hang_timer[6]    ; profile:profile_CW|hang_timer[7]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.281      ;
; 1.019 ; profile:profile_CW|timer[7]         ; profile:profile_CW|timer[8]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.285      ;
; 1.019 ; profile:profile_CW|timer[0]         ; profile:profile_CW|timer[1]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.285      ;
; 1.019 ; profile:profile_CW|timer[2]         ; profile:profile_CW|timer[3]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.285      ;
; 1.019 ; profile:profile_CW|hang_timer[14]   ; profile:profile_CW|hang_timer[15]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.283      ;
; 1.020 ; profile:profile_CW|timer[5]         ; profile:profile_CW|timer[6]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.286      ;
; 1.020 ; profile:profile_CW|timer[11]        ; profile:profile_CW|timer[12]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.286      ;
; 1.020 ; profile:profile_CW|timer[1]         ; profile:profile_CW|timer[2]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.286      ;
; 1.021 ; profile:profile_CW|timer[13]        ; profile:profile_CW|timer[14]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.287      ;
; 1.021 ; profile:profile_CW|hang_timer[9]    ; profile:profile_CW|hang_timer[10]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.285      ;
; 1.022 ; profile:profile_CW|hang_timer[11]   ; profile:profile_CW|hang_timer[12]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.286      ;
; 1.022 ; profile:profile_CW|hang_timer[5]    ; profile:profile_CW|hang_timer[6]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.285      ;
; 1.022 ; profile:profile_CW|hang_timer[0]    ; profile:profile_CW|hang_timer[1]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.285      ;
; 1.022 ; profile:profile_CW|hang_timer[2]    ; profile:profile_CW|hang_timer[3]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.285      ;
; 1.023 ; profile:profile_CW|hang_timer[13]   ; profile:profile_CW|hang_timer[14]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.287      ;
; 1.023 ; profile:profile_CW|hang_timer[1]    ; profile:profile_CW|hang_timer[2]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.286      ;
; 1.023 ; profile:profile_CW|hang_timer[7]    ; profile:profile_CW|hang_timer[8]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.286      ;
; 1.028 ; profile:profile_CW|hang_timer[8]    ; profile:profile_CW|hang_timer[9]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.293      ;
; 1.029 ; profile:profile_CW|timer[14]        ; profile:profile_CW|timer[15]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.295      ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                     ;
+-------+----------------------------------------+----------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.403 ; iambic:iambic_inst|key_state.DASHDELAY ; iambic:iambic_inst|key_state.DASHDELAY ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; iambic:iambic_inst|key_state.SENDDOT   ; iambic:iambic_inst|key_state.SENDDOT   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; iambic:iambic_inst|key_state.DOTDELAY  ; iambic:iambic_inst|key_state.DOTDELAY  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; iambic:iambic_inst|key_state.SENDDASH  ; iambic:iambic_inst|key_state.SENDDASH  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; iambic:iambic_inst|dot_memory          ; iambic:iambic_inst|dot_memory          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; iambic:iambic_inst|dash_memory         ; iambic:iambic_inst|dash_memory         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.454 ; iambic:iambic_inst|delay[17]           ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.737      ;
; 0.495 ; iambic:iambic_inst|key_state.PREDOT    ; iambic:iambic_inst|key_state.SENDDOT   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.761      ;
; 0.501 ; iambic:iambic_inst|key_state.DOTDELAY  ; iambic:iambic_inst|key_state.DOTHELD   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.767      ;
; 0.689 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.974      ;
; 0.689 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.974      ;
; 0.690 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.975      ;
; 0.690 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.975      ;
; 0.690 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[5]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.975      ;
; 0.691 ; iambic:iambic_inst|delay[1]            ; iambic:iambic_inst|delay[1]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.976      ;
; 0.691 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[3]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.976      ;
; 0.691 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.974      ;
; 0.692 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.975      ;
; 0.693 ; iambic:iambic_inst|delay[14]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.976      ;
; 0.694 ; iambic:iambic_inst|delay[2]            ; iambic:iambic_inst|delay[2]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.979      ;
; 0.694 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.977      ;
; 0.700 ; iambic:iambic_inst|dot_memory          ; iambic:iambic_inst|key_state.PREDOT    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.966      ;
; 0.718 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[0]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.003      ;
; 0.727 ; iambic:iambic_inst|dash_memory         ; iambic:iambic_inst|key_state.DOTHELD   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.993      ;
; 0.735 ; iambic:iambic_inst|key_state.SENDDASH  ; iambic:iambic_inst|keyer_out           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.544      ; 1.474      ;
; 0.742 ; iambic:iambic_inst|dot_memory          ; iambic:iambic_inst|key_state.DASHHELD  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.008      ;
; 0.747 ; iambic:iambic_inst|dash_memory         ; iambic:iambic_inst|key_state.PREDASH   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.013      ;
; 0.756 ; iambic:iambic_inst|key_state.DASHDELAY ; iambic:iambic_inst|key_state.DASHHELD  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.022      ;
; 0.759 ; iambic:iambic_inst|key_state.SENDDOT   ; iambic:iambic_inst|keyer_out           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.544      ; 1.498      ;
; 0.797 ; iambic:iambic_inst|key_state.SENDDOT   ; iambic:iambic_inst|dot_memory          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.063      ;
; 0.851 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 1.134      ;
; 0.860 ; iambic:iambic_inst|delay[15]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 1.143      ;
; 0.860 ; iambic:iambic_inst|key_state.DOTDELAY  ; iambic:iambic_inst|key_state.00000     ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.126      ;
; 0.871 ; iambic:iambic_inst|key_state.PREDASH   ; iambic:iambic_inst|key_state.SENDDASH  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.134      ;
; 0.889 ; iambic:iambic_inst|key_state.SENDDOT   ; iambic:iambic_inst|key_state.DOTDELAY  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.158      ;
; 0.970 ; iambic:iambic_inst|key_state.SENDDASH  ; iambic:iambic_inst|dash_memory         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.239      ;
; 1.007 ; iambic:iambic_inst|key_state.DOTDELAY  ; iambic:iambic_inst|key_state.PREDASH   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.273      ;
; 1.008 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.293      ;
; 1.009 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[5]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.294      ;
; 1.011 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[1]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.296      ;
; 1.011 ; iambic:iambic_inst|delay[2]            ; iambic:iambic_inst|delay[3]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.296      ;
; 1.011 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 1.294      ;
; 1.012 ; iambic:iambic_inst|delay[14]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 1.295      ;
; 1.014 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.299      ;
; 1.014 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.299      ;
; 1.015 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.300      ;
; 1.015 ; iambic:iambic_inst|delay[1]            ; iambic:iambic_inst|delay[2]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.300      ;
; 1.015 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 1.298      ;
; 1.018 ; iambic:iambic_inst|key_state.DASHDELAY ; iambic:iambic_inst|dot_memory          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.284      ;
; 1.018 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 1.301      ;
; 1.023 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.308      ;
; 1.024 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.309      ;
; 1.026 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 1.309      ;
; 1.027 ; iambic:iambic_inst|delay[14]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 1.310      ;
; 1.028 ; iambic:iambic_inst|delay[2]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.313      ;
; 1.028 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[2]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.313      ;
; 1.043 ; iambic:iambic_inst|delay[16]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 1.326      ;
; 1.053 ; iambic:iambic_inst|delay[11]           ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 1.336      ;
; 1.062 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.293      ;
; 1.077 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.308      ;
; 1.099 ; iambic:iambic_inst|key_state.SENDDASH  ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.494      ; 1.788      ;
; 1.099 ; iambic:iambic_inst|key_state.SENDDASH  ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.494      ; 1.788      ;
; 1.099 ; iambic:iambic_inst|key_state.SENDDASH  ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.494      ; 1.788      ;
; 1.099 ; iambic:iambic_inst|key_state.SENDDASH  ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.494      ; 1.788      ;
; 1.099 ; iambic:iambic_inst|key_state.SENDDASH  ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.494      ; 1.788      ;
; 1.099 ; iambic:iambic_inst|key_state.SENDDASH  ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.494      ; 1.788      ;
; 1.099 ; iambic:iambic_inst|key_state.SENDDASH  ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.494      ; 1.788      ;
; 1.099 ; iambic:iambic_inst|key_state.SENDDASH  ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.494      ; 1.788      ;
; 1.099 ; iambic:iambic_inst|key_state.SENDDASH  ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.494      ; 1.788      ;
; 1.108 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.393      ;
; 1.109 ; iambic:iambic_inst|delay[1]            ; iambic:iambic_inst|delay[3]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.394      ;
; 1.109 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[5]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.394      ;
; 1.109 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 1.392      ;
; 1.111 ; iambic:iambic_inst|key_state.00000     ; iambic:iambic_inst|key_state.00000     ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.377      ;
; 1.111 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 1.394      ;
; 1.131 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.416      ;
; 1.133 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[3]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.418      ;
; 1.133 ; iambic:iambic_inst|delay[2]            ; iambic:iambic_inst|delay[5]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.418      ;
; 1.133 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 1.416      ;
; 1.134 ; iambic:iambic_inst|delay[14]           ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 1.417      ;
; 1.136 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.421      ;
; 1.137 ; iambic:iambic_inst|key_state.SENDDASH  ; iambic:iambic_inst|key_state.DASHDELAY ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.403      ;
; 1.137 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 1.420      ;
; 1.137 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.422      ;
; 1.137 ; iambic:iambic_inst|delay[1]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.422      ;
; 1.140 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 1.423      ;
; 1.146 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.431      ;
; 1.147 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 1.430      ;
; 1.148 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 1.431      ;
; 1.150 ; iambic:iambic_inst|delay[2]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.435      ;
; 1.150 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.435      ;
; 1.162 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.393      ;
; 1.184 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.415      ;
; 1.184 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.415      ;
; 1.190 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.421      ;
; 1.199 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.430      ;
; 1.199 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.430      ;
; 1.218 ; iambic:iambic_inst|delay[15]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 1.501      ;
; 1.226 ; iambic:iambic_inst|key_state.SENDDOT   ; iambic:iambic_inst|dash_memory         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.495      ;
; 1.231 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 1.514      ;
+-------+----------------------------------------+----------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'spi_ce1'                                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.406 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 0.669      ;
; 0.406 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 0.669      ;
; 0.406 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 0.669      ;
; 0.406 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 0.669      ;
; 0.406 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 0.669      ;
; 0.406 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 0.669      ;
; 0.406 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 0.669      ;
; 0.406 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 0.669      ;
; 0.406 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 0.669      ;
; 0.406 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 0.669      ;
; 0.406 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 0.669      ;
; 0.406 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 0.669      ;
; 0.467 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[2]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 0.730      ;
; 0.471 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.407      ; 1.108      ;
; 0.481 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 0.744      ;
; 0.488 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 0.751      ;
; 0.489 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a8~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.402      ; 1.121      ;
; 0.489 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[10]                                               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 0.752      ;
; 0.491 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a32~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.407      ; 1.128      ;
; 0.493 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a36~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.408      ; 1.131      ;
; 0.493 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[0]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 0.756      ;
; 0.493 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 0.756      ;
; 0.522 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.409      ; 1.161      ;
; 0.523 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.407      ; 1.160      ;
; 0.526 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.412      ; 1.168      ;
; 0.529 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[5]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 0.792      ;
; 0.530 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a32~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.407      ; 1.167      ;
; 0.531 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.412      ; 1.173      ;
; 0.548 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.407      ; 1.185      ;
; 0.560 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a4~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.409      ; 1.199      ;
; 0.582 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[1] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity4                       ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 0.845      ;
; 0.598 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[2]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 0.861      ;
; 0.621 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 0.884      ;
; 0.666 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[11]                                               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 0.929      ;
; 0.690 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a4~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.407      ; 1.327      ;
; 0.696 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[0] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity4                       ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 0.959      ;
; 0.711 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.410      ; 1.351      ;
; 0.712 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a4~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.407      ; 1.349      ;
; 0.715 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.410      ; 1.355      ;
; 0.725 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a36~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.408      ; 1.363      ;
; 0.733 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[1]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 0.996      ;
; 0.736 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a8~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.402      ; 1.368      ;
; 0.743 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[2]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 1.006      ;
; 0.743 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[1]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 1.006      ;
; 0.744 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 1.007      ;
; 0.746 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 1.009      ;
; 0.748 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a36~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.406      ; 1.384      ;
; 0.750 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 1.013      ;
; 0.753 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a8~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.402      ; 1.385      ;
; 0.753 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 1.016      ;
; 0.755 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 1.018      ;
; 0.755 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 1.018      ;
; 0.756 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a8~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.402      ; 1.388      ;
; 0.757 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a32~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.407      ; 1.394      ;
; 0.757 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[2]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 1.020      ;
; 0.760 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.410      ; 1.400      ;
; 0.764 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 1.027      ;
; 0.765 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a36~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.406      ; 1.401      ;
; 0.765 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a32~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.405      ; 1.400      ;
; 0.767 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 1.030      ;
; 0.770 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.410      ; 1.410      ;
; 0.774 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a36~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.408      ; 1.412      ;
; 0.774 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a36~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.406      ; 1.410      ;
; 0.775 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a8~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.400      ; 1.405      ;
; 0.778 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a32~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.405      ; 1.413      ;
; 0.780 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 1.043      ;
; 0.782 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 1.045      ;
; 0.783 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.409      ; 1.422      ;
; 0.785 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 1.048      ;
; 0.787 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 1.050      ;
; 0.797 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a32~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.405      ; 1.432      ;
; 0.804 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a36~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.408      ; 1.442      ;
; 0.807 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.409      ; 1.446      ;
; 0.812 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.412      ; 1.454      ;
; 0.817 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a8~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.400      ; 1.447      ;
; 0.821 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a8~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.400      ; 1.451      ;
; 0.830 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.409      ; 1.469      ;
; 0.835 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a4~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.409      ; 1.474      ;
; 0.840 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a4~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.409      ; 1.479      ;
; 0.846 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a16~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.433      ; 1.509      ;
; 0.860 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.412      ; 1.502      ;
; 0.864 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 1.127      ;
; 0.865 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[1]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.069      ; 1.129      ;
; 0.886 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a24~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.433      ; 1.549      ;
; 0.893 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 1.156      ;
; 0.893 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 1.156      ;
; 0.923 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[4]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.069      ; 1.187      ;
; 0.928 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[2] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity4                       ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.066      ; 1.189      ;
; 0.964 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 1.227      ;
; 0.965 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a16~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.433      ; 1.628      ;
; 0.967 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[1]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.066      ; 1.228      ;
; 0.982 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 1.245      ;
; 0.983 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a32~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.407      ; 1.620      ;
; 0.984 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 1.247      ;
; 0.985 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 1.248      ;
; 0.985 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 1.248      ;
; 0.993 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 1.256      ;
; 0.994 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 1.257      ;
; 0.998 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 1.261      ;
; 1.011 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a4~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.407      ; 1.648      ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'spi_ce0'                                                                                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                         ; To Node                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.415 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[3]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.157      ; 0.767      ;
; 0.423 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a4      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[4]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.157      ; 0.775      ;
; 0.432 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a5      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a5                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a7      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11     ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10     ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a6      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a2      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a2                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a4      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a5      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a5                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a6      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a7      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a8      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a8                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a9      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a9                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a11     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a11                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a10     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a10                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.455 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                                 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[10]                                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.109      ; 0.759      ;
; 0.474 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[6]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[6]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.091      ; 0.760      ;
; 0.475 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[1] ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity4                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.046      ; 0.716      ;
; 0.500 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[0]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.051      ; 0.746      ;
; 0.500 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.051      ; 0.746      ;
; 0.516 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11     ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[2]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.018      ; 0.729      ;
; 0.535 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a2      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.157      ; 0.887      ;
; 0.539 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11     ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[11]                                               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.018      ; 0.752      ;
; 0.548 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[1]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.012      ; 0.755      ;
; 0.553 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a24~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.311      ; 1.094      ;
; 0.554 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a6      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a24~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.311      ; 1.095      ;
; 0.556 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a24~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.311      ; 1.097      ;
; 0.559 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a7      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a24~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.311      ; 1.100      ;
; 0.573 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.021     ; 0.747      ;
; 0.584 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a24~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.311      ; 1.125      ;
; 0.586 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[1]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.157      ; 0.938      ;
; 0.589 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a24~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.311      ; 1.130      ;
; 0.590 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a24~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.311      ; 1.131      ;
; 0.600 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a2      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[2]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.157      ; 0.952      ;
; 0.604 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a5      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a24~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.311      ; 1.145      ;
; 0.604 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[1] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity7                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.048      ; 0.847      ;
; 0.619 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                                 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[11]                                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.086      ; 0.900      ;
; 0.620 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a20~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.547      ; 1.397      ;
; 0.629 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.157      ; 0.981      ;
; 0.630 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[6]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a4~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.845      ; 1.705      ;
; 0.631 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[9]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[9]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.109      ; 0.935      ;
; 0.632 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[0]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.047      ; 0.874      ;
; 0.637 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.157      ; 0.989      ;
; 0.642 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a7      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a20~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.547      ; 1.419      ;
; 0.643 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a24~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.279      ; 1.152      ;
; 0.651 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a20~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.547      ; 1.428      ;
; 0.652 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a11     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[2]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.022      ; 0.869      ;
; 0.663 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[0]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 1.144      ; 2.037      ;
; 0.671 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[2]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.018      ; 0.884      ;
; 0.676 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a7      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[1]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.012      ; 0.883      ;
; 0.679 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[2]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 1.144      ; 2.053      ;
; 0.683 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a10     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                                               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.056      ; 0.934      ;
; 0.694 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.012      ; 0.901      ;
; 0.695 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a20~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.515      ; 1.440      ;
; 0.713 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[2] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity7                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.048      ; 0.956      ;
; 0.717 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[0] ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity4                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.046      ; 0.958      ;
; 0.734 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a8      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a9                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.978      ;
; 0.756 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a20~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.547      ; 1.533      ;
; 0.757 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[5]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[5]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.131      ; 1.083      ;
; 0.757 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a6      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.048      ; 1.000      ;
; 0.759 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity4         ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.100      ; 1.054      ;
; 0.760 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[3]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 1.144      ; 2.134      ;
; 0.760 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a2      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.047      ; 1.002      ;
; 0.761 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a10     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[2]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.022      ; 0.978      ;
; 0.763 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a2      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.047      ; 1.005      ;
; 0.765 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.048      ; 1.008      ;
; 0.773 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[7]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[7]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.131      ; 1.099      ;
; 0.773 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.048      ; 1.016      ;
; 0.775 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10     ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[2]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.018      ; 0.988      ;
; 0.777 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.048      ; 1.020      ;
; 0.779 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.048      ; 1.022      ;
; 0.786 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a44~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.363      ; 1.379      ;
; 0.787 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.048      ; 1.030      ;
; 0.791 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a16~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.376      ; 1.397      ;
; 0.794 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a16~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.376      ; 1.400      ;
; 0.794 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity4         ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.255      ; 1.244      ;
; 0.795 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a5      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.048      ; 1.038      ;
; 0.795 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a5      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.048      ; 1.038      ;
; 0.801 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.012      ; 1.008      ;
; 0.805 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity7         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.200      ; 1.200      ;
; 0.831 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a5      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[1]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.012      ; 1.038      ;
; 0.844 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a7      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a16~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.376      ; 1.450      ;
; 0.847 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a28~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.373      ; 1.450      ;
; 0.851 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a9      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a11                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 1.104      ;
; 0.852 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a9      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a10                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 1.105      ;
; 0.853 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a7      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[7]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.212      ; 1.260      ;
; 0.861 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a20~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.547      ; 1.638      ;
; 0.863 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a7      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[7]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.064      ; 1.122      ;
; 0.868 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[8]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 1.249      ; 2.347      ;
+-------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx2_inst|done'                                                                                                         ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                   ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; 0.566 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.299      ; 1.090      ;
; 0.579 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.299      ; 1.103      ;
; 0.642 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.304      ; 1.171      ;
; 0.724 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.305      ; 1.254      ;
; 0.726 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.344      ; 1.295      ;
; 0.736 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.344      ; 1.305      ;
; 0.743 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.299      ; 1.267      ;
; 0.763 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.343      ; 1.331      ;
; 0.789 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.298      ; 1.312      ;
; 0.819 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.305      ; 1.349      ;
; 0.830 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.305      ; 1.360      ;
; 0.840 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.299      ; 1.364      ;
; 0.878 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.298      ; 1.401      ;
; 0.922 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.246      ; 1.393      ;
; 0.938 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.344      ; 1.507      ;
; 0.959 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.305      ; 1.489      ;
; 0.966 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.343      ; 1.534      ;
; 0.991 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.343      ; 1.559      ;
; 0.996 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.330      ; 1.551      ;
; 1.005 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.343      ; 1.573      ;
; 1.016 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.330      ; 1.571      ;
; 1.058 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.304      ; 1.587      ;
; 1.066 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.285      ; 1.576      ;
; 1.070 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.343      ; 1.638      ;
; 1.220 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.246      ; 1.691      ;
; 1.260 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.233      ; 1.718      ;
; 1.269 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; rx2_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.207      ; 1.305      ;
; 1.270 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.207      ; 1.306      ;
; 1.277 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; rx2_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.207      ; 1.313      ;
; 1.303 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; rx2_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.207      ; 1.339      ;
; 1.309 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; rx2_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.208      ; 1.346      ;
; 1.311 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; rx2_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.207      ; 1.347      ;
; 1.317 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; rx2_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.207      ; 1.353      ;
; 1.322 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; rx2_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.168      ; 1.319      ;
; 1.324 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; rx2_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.168      ; 1.321      ;
; 1.335 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; rx2_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.207      ; 1.371      ;
; 1.342 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; rx2_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.162      ; 1.333      ;
; 1.352 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; rx2_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.168      ; 1.349      ;
; 1.359 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.330      ; 1.914      ;
; 1.365 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; rx2_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.168      ; 1.362      ;
; 1.367 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; rx2_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.162      ; 1.358      ;
; 1.386 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.343      ; 1.954      ;
; 1.389 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.330      ; 1.944      ;
; 1.421 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; rx2_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.162      ; 1.412      ;
; 1.439 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.330      ; 1.994      ;
; 1.453 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.233      ; 1.911      ;
; 1.453 ; spi_slave:spi_slave_rx2_inst|rdata[39] ; keyer_revers              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.043      ; 1.721      ;
; 1.461 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.057      ; 1.743      ;
; 1.480 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; rx2_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.208      ; 1.517      ;
; 1.491 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; rx2_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.208      ; 1.528      ;
; 1.499 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; rx2_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.208      ; 1.536      ;
; 1.519 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; rx2_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.169      ; 1.517      ;
; 1.527 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; rx2_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.208      ; 1.564      ;
; 1.546 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.474      ; 1.849      ;
; 1.549 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; rx2_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.169      ; 1.547      ;
; 1.549 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; rx2_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.206      ; 1.584      ;
; 1.553 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; rx2_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.163      ; 1.545      ;
; 1.557 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; rx2_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.207      ; 1.593      ;
; 1.566 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; rx2_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.163      ; 1.558      ;
; 1.577 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; rx2_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.206      ; 1.612      ;
; 1.582 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.202      ; 1.613      ;
; 1.582 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.202      ; 1.613      ;
; 1.584 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.513      ; 1.926      ;
; 1.585 ; spi_slave:spi_slave_rx2_inst|rdata[41] ; rx2_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.292      ; 2.102      ;
; 1.586 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; rx2_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.207      ; 1.622      ;
; 1.587 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.474      ; 1.890      ;
; 1.588 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; rx2_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.206      ; 1.623      ;
; 1.588 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; rx2_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.207      ; 1.624      ;
; 1.590 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; rx2_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.163      ; 1.582      ;
; 1.590 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.513      ; 1.932      ;
; 1.590 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; rx2_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.206      ; 1.625      ;
; 1.591 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.202      ; 1.622      ;
; 1.592 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.202      ; 1.623      ;
; 1.592 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.204      ; 1.625      ;
; 1.593 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.513      ; 1.935      ;
; 1.593 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; rx2_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.207      ; 1.629      ;
; 1.594 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.513      ; 1.936      ;
; 1.599 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; rx2_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.207      ; 1.635      ;
; 1.604 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; rx2_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.161      ; 1.594      ;
; 1.605 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.510      ; 1.944      ;
; 1.609 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; rx2_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.168      ; 1.606      ;
; 1.610 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.165      ; 1.604      ;
; 1.610 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.510      ; 1.949      ;
; 1.611 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.468      ; 1.908      ;
; 1.612 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.471      ; 1.912      ;
; 1.615 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; rx2_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.162      ; 1.606      ;
; 1.617 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; rx2_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.168      ; 1.614      ;
; 1.619 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; rx2_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.162      ; 1.610      ;
; 1.624 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.204      ; 1.657      ;
; 1.624 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; rx2_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.207      ; 1.660      ;
; 1.626 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.204      ; 1.659      ;
; 1.627 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; rx2_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.167      ; 1.623      ;
; 1.628 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.510      ; 1.967      ;
; 1.629 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.510      ; 1.968      ;
; 1.629 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.513      ; 1.971      ;
; 1.635 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; rx2_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.206      ; 1.670      ;
; 1.635 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.468      ; 1.932      ;
; 1.636 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.157      ; 1.622      ;
; 1.636 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.510      ; 1.975      ;
; 1.639 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.474      ; 1.942      ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx_inst|done'                                                                                                        ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                   ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; 0.628 ; spi_slave:spi_slave_rx_inst|rdata[32] ; att[0]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.296      ; 1.149      ;
; 0.662 ; spi_slave:spi_slave_rx_inst|rdata[35] ; att[3]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.296      ; 1.183      ;
; 0.675 ; spi_slave:spi_slave_rx_inst|rdata[34] ; att[2]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.296      ; 1.196      ;
; 0.729 ; spi_slave:spi_slave_rx_inst|rdata[38] ; randomize                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.358      ; 1.312      ;
; 0.764 ; spi_slave:spi_slave_rx_inst|rdata[33] ; tx_gain[1]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.358      ; 1.347      ;
; 0.777 ; spi_slave:spi_slave_rx_inst|rdata[36] ; att[4]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.358      ; 1.360      ;
; 0.779 ; spi_slave:spi_slave_rx_inst|rdata[37] ; dither                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.358      ; 1.362      ;
; 0.805 ; spi_slave:spi_slave_rx_inst|rdata[36] ; tx_gain[4]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.358      ; 1.388      ;
; 0.829 ; spi_slave:spi_slave_rx_inst|rdata[33] ; att[1]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.358      ; 1.412      ;
; 0.839 ; spi_slave:spi_slave_rx_inst|rdata[37] ; tx_gain[5]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.358      ; 1.422      ;
; 0.899 ; spi_slave:spi_slave_rx_inst|rdata[35] ; tx_gain[3]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.296      ; 1.420      ;
; 1.035 ; spi_slave:spi_slave_rx_inst|rdata[34] ; tx_gain[2]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.296      ; 1.556      ;
; 1.049 ; spi_slave:spi_slave_rx_inst|rdata[32] ; tx_gain[0]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.296      ; 1.570      ;
; 1.250 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.531      ; 1.610      ;
; 1.275 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.531      ; 1.635      ;
; 1.294 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.531      ; 1.654      ;
; 1.311 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.531      ; 1.671      ;
; 1.353 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.048     ; 1.134      ;
; 1.486 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.531      ; 1.846      ;
; 1.533 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.531      ; 1.893      ;
; 1.535 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.206     ; 1.158      ;
; 1.564 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.209      ; 1.602      ;
; 1.567 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.531      ; 1.927      ;
; 1.572 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.209      ; 1.610      ;
; 1.573 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.202      ; 1.604      ;
; 1.587 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.238      ; 1.654      ;
; 1.598 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.238      ; 1.665      ;
; 1.603 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.524      ; 1.956      ;
; 1.608 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.524      ; 1.961      ;
; 1.610 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.524      ; 1.963      ;
; 1.610 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.531      ; 1.970      ;
; 1.613 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.524      ; 1.966      ;
; 1.618 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.202      ; 1.649      ;
; 1.619 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.209      ; 1.657      ;
; 1.624 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.238      ; 1.691      ;
; 1.631 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.238      ; 1.698      ;
; 1.633 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.055     ; 1.407      ;
; 1.654 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.524      ; 2.007      ;
; 1.683 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.531      ; 2.043      ;
; 1.684 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.209      ; 1.722      ;
; 1.711 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.216      ; 1.756      ;
; 1.773 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.524      ; 2.126      ;
; 1.780 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.238      ; 1.847      ;
; 1.786 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.216      ; 1.831      ;
; 1.809 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.435     ; 1.203      ;
; 1.813 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.469      ; 2.111      ;
; 1.817 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.213     ; 1.433      ;
; 1.823 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.428     ; 1.224      ;
; 1.825 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.202      ; 1.856      ;
; 1.829 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.208      ; 1.866      ;
; 1.835 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.524      ; 2.188      ;
; 1.853 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.208      ; 1.890      ;
; 1.876 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.231      ; 1.936      ;
; 1.878 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.231      ; 1.938      ;
; 1.897 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.209      ; 1.935      ;
; 1.902 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.231      ; 1.962      ;
; 1.909 ; spi_slave:spi_slave_rx_inst|rdata[40] ; rx1_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.356      ; 2.490      ;
; 1.910 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.531      ; 2.270      ;
; 1.914 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.231      ; 1.974      ;
; 1.933 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.217      ; 1.979      ;
; 1.937 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.209      ; 1.975      ;
; 1.973 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.231      ; 2.033      ;
; 1.982 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.539      ; 2.350      ;
; 1.997 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.238      ; 2.064      ;
; 1.999 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.208      ; 2.036      ;
; 2.012 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.217      ; 2.058      ;
; 2.025 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.216      ; 2.070      ;
; 2.037 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.539      ; 2.405      ;
; 2.046 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.216      ; 2.091      ;
; 2.048 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.217      ; 2.094      ;
; 2.073 ; spi_slave:spi_slave_rx_inst|rdata[41] ; rx1_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.356      ; 2.654      ;
; 2.084 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.539      ; 2.452      ;
; 2.086 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.246      ; 2.161      ;
; 2.099 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.093     ; 1.835      ;
; 2.106 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.085     ; 1.850      ;
; 2.144 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.246      ; 2.219      ;
; 2.198 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.238      ; 2.265      ;
; 2.207 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.477      ; 2.513      ;
; 2.224 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.208      ; 2.261      ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'virt_ad9866_rxclk'                                                                                                   ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node         ; Launch Clock ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+
; 14.415 ; transmitter:transmitter_inst|out_data[2]  ; ad9866_adio[0]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -4.002     ; 3.152      ;
; 14.437 ; transmitter:transmitter_inst|out_data[5]  ; ad9866_adio[3]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -4.035     ; 3.141      ;
; 14.438 ; transmitter:transmitter_inst|out_data[4]  ; ad9866_adio[2]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -4.035     ; 3.142      ;
; 14.500 ; transmitter:transmitter_inst|out_data[7]  ; ad9866_adio[5]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -4.088     ; 3.151      ;
; 14.500 ; transmitter:transmitter_inst|out_data[6]  ; ad9866_adio[4]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -4.088     ; 3.151      ;
; 15.035 ; transmitter:transmitter_inst|out_data[13] ; ad9866_adio[11] ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -3.987     ; 3.787      ;
; 15.246 ; transmitter:transmitter_inst|out_data[8]  ; ad9866_adio[6]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -4.096     ; 3.889      ;
; 15.272 ; transmitter:transmitter_inst|out_data[11] ; ad9866_adio[9]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -4.062     ; 3.949      ;
; 15.375 ; transmitter:transmitter_inst|out_data[9]  ; ad9866_adio[7]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -4.002     ; 4.112      ;
; 15.467 ; transmitter:transmitter_inst|out_data[10] ; ad9866_adio[8]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -4.002     ; 4.204      ;
; 15.581 ; transmitter:transmitter_inst|out_data[3]  ; ad9866_adio[1]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -3.971     ; 4.349      ;
; 17.044 ; transmitter:transmitter_inst|out_data[12] ; ad9866_adio[10] ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -3.994     ; 5.789      ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'ad9866_clk'                                                                                                           ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                                     ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------------------------------------------------+
; -2.123 ; 13.563       ; 15.686         ; Port Rate        ; ad9866_clk ; Rise       ; ad9866_rxclk                                                               ;
; -2.123 ; 13.563       ; 15.686         ; Port Rate        ; ad9866_clk ; Rise       ; ad9866_txclk                                                               ;
; 6.081  ; 6.463        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[0]~_Duplicate_1  ;
; 6.081  ; 6.463        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[10]~_Duplicate_1 ;
; 6.081  ; 6.463        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[11]~_Duplicate_1 ;
; 6.081  ; 6.463        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[12]~_Duplicate_1 ;
; 6.081  ; 6.463        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[13]~_Duplicate_1 ;
; 6.081  ; 6.463        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[14]~_Duplicate_1 ;
; 6.081  ; 6.463        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[15]~_Duplicate_1 ;
; 6.081  ; 6.463        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[16]~_Duplicate_1 ;
; 6.081  ; 6.463        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[17]~_Duplicate_1 ;
; 6.081  ; 6.463        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[1]~_Duplicate_1  ;
; 6.081  ; 6.463        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[2]~_Duplicate_1  ;
; 6.081  ; 6.463        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[3]~_Duplicate_1  ;
; 6.081  ; 6.463        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[4]~_Duplicate_1  ;
; 6.081  ; 6.463        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[5]~_Duplicate_1  ;
; 6.081  ; 6.463        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[6]~_Duplicate_1  ;
; 6.081  ; 6.463        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[7]~_Duplicate_1  ;
; 6.081  ; 6.463        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[8]~_Duplicate_1  ;
; 6.081  ; 6.463        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_coef[9]~_Duplicate_1  ;
; 6.081  ; 6.463        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_q[0]                  ;
; 6.081  ; 6.463        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_q[10]                 ;
; 6.081  ; 6.463        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_q[11]                 ;
; 6.081  ; 6.463        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_q[12]                 ;
; 6.081  ; 6.463        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_q[13]                 ;
; 6.081  ; 6.463        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_q[14]                 ;
; 6.081  ; 6.463        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_q[15]                 ;
; 6.081  ; 6.463        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_q[16]                 ;
; 6.081  ; 6.463        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_q[17]                 ;
; 6.081  ; 6.463        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_q[1]                  ;
; 6.081  ; 6.463        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_q[2]                  ;
; 6.081  ; 6.463        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_q[3]                  ;
; 6.081  ; 6.463        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_q[4]                  ;
; 6.081  ; 6.463        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_q[5]                  ;
; 6.081  ; 6.463        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_q[6]                  ;
; 6.081  ; 6.463        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_q[7]                  ;
; 6.081  ; 6.463        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_q[8]                  ;
; 6.081  ; 6.463        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|reg_q[9]                  ;
; 6.087  ; 6.469        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[0]                   ;
; 6.087  ; 6.469        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[10]                  ;
; 6.087  ; 6.469        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[11]                  ;
; 6.087  ; 6.469        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[12]                  ;
; 6.087  ; 6.469        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[13]                  ;
; 6.087  ; 6.469        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[14]                  ;
; 6.087  ; 6.469        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[15]                  ;
; 6.087  ; 6.469        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[16]                  ;
; 6.087  ; 6.469        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[17]                  ;
; 6.087  ; 6.469        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[1]                   ;
; 6.087  ; 6.469        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[2]                   ;
; 6.087  ; 6.469        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[3]                   ;
; 6.087  ; 6.469        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[4]                   ;
; 6.087  ; 6.469        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[5]                   ;
; 6.087  ; 6.469        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[6]                   ;
; 6.087  ; 6.469        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[7]                   ;
; 6.087  ; 6.469        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[8]                   ;
; 6.087  ; 6.469        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[9]                   ;
; 6.087  ; 6.469        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[18]                     ;
; 6.087  ; 6.469        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[19]                     ;
; 6.087  ; 6.469        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[20]                     ;
; 6.087  ; 6.469        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[21]                     ;
; 6.087  ; 6.469        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[22]                     ;
; 6.087  ; 6.469        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[23]                     ;
; 6.087  ; 6.469        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[24]                     ;
; 6.087  ; 6.469        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[25]                     ;
; 6.087  ; 6.469        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[26]                     ;
; 6.087  ; 6.469        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[27]                     ;
; 6.087  ; 6.469        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[28]                     ;
; 6.087  ; 6.469        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[29]                     ;
; 6.087  ; 6.469        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[30]                     ;
; 6.087  ; 6.469        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[31]                     ;
; 6.087  ; 6.469        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[32]                     ;
; 6.087  ; 6.469        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[33]                     ;
; 6.087  ; 6.469        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[34]                     ;
; 6.087  ; 6.469        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[35]                     ;
; 6.135  ; 6.351        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|Imult[11]                     ;
; 6.135  ; 6.351        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|Imult[22]                     ;
; 6.135  ; 6.351        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|Imult[34]                     ;
; 6.135  ; 6.351        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|Imult[35]                     ;
; 6.135  ; 6.351        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|Raccum[5]                     ;
; 6.135  ; 6.351        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|Rmult[11]                     ;
; 6.135  ; 6.351        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|Rmult[15]                     ;
; 6.135  ; 6.351        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|Rmult[16]                     ;
; 6.135  ; 6.351        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|Rmult[19]                     ;
; 6.147  ; 6.529        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[0]               ;
; 6.147  ; 6.529        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[10]              ;
; 6.147  ; 6.529        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[11]              ;
; 6.147  ; 6.529        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[12]              ;
; 6.147  ; 6.529        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[13]              ;
; 6.147  ; 6.529        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[14]              ;
; 6.147  ; 6.529        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[15]              ;
; 6.147  ; 6.529        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[16]              ;
; 6.147  ; 6.529        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[17]              ;
; 6.147  ; 6.529        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[1]               ;
; 6.147  ; 6.529        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[2]               ;
; 6.147  ; 6.529        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[3]               ;
; 6.147  ; 6.529        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[4]               ;
; 6.147  ; 6.529        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[5]               ;
; 6.147  ; 6.529        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[6]               ;
; 6.147  ; 6.529        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[7]               ;
; 6.147  ; 6.529        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[8]               ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'ad9866_rxclk'                                      ;
+--------+--------------+----------------+-----------+--------------+------------+--------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock        ; Clock Edge ; Target       ;
+--------+--------------+----------------+-----------+--------------+------------+--------------+
; -2.123 ; 13.563       ; 15.686         ; Port Rate ; ad9866_rxclk ; Rise       ; ad9866_rxclk ;
+--------+--------------+----------------+-----------+--------------+------------+--------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'ad9866_txclk'                                      ;
+--------+--------------+----------------+-----------+--------------+------------+--------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock        ; Clock Edge ; Target       ;
+--------+--------------+----------------+-----------+--------------+------------+--------------+
; -2.123 ; 13.563       ; 15.686         ; Port Rate ; ad9866_txclk ; Rise       ; ad9866_txclk ;
+--------+--------------+----------------+-----------+--------------+------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'spi_sck'                                                                       ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                 ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------+
; 31.528 ; 31.744       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[8]   ;
; 31.553 ; 31.769       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[25]  ;
; 31.584 ; 31.800       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[12]  ;
; 31.608 ; 31.792       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[0]    ;
; 31.608 ; 31.792       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[1]    ;
; 31.608 ; 31.792       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[2]    ;
; 31.608 ; 31.792       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[3]    ;
; 31.616 ; 31.832       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[14]  ;
; 31.640 ; 31.856       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[18]  ;
; 31.640 ; 31.856       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[19]  ;
; 31.640 ; 31.856       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[21]  ;
; 31.640 ; 31.856       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[24]  ;
; 31.642 ; 31.858       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[11]  ;
; 31.642 ; 31.858       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[12]  ;
; 31.642 ; 31.858       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[14]  ;
; 31.642 ; 31.858       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[15]  ;
; 31.642 ; 31.858       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[17]  ;
; 31.642 ; 31.858       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[1]   ;
; 31.642 ; 31.858       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[23]  ;
; 31.642 ; 31.858       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[24]  ;
; 31.642 ; 31.858       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[2]   ;
; 31.642 ; 31.858       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[8]   ;
; 31.643 ; 31.859       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[13]  ;
; 31.643 ; 31.859       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[16]  ;
; 31.643 ; 31.859       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[17]  ;
; 31.643 ; 31.859       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[29]  ;
; 31.643 ; 31.859       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[31]  ;
; 31.643 ; 31.859       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[6]   ;
; 31.643 ; 31.859       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[7]   ;
; 31.651 ; 31.867       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[23] ;
; 31.651 ; 31.867       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[39] ;
; 31.651 ; 31.867       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[46] ;
; 31.655 ; 31.871       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[16]  ;
; 31.655 ; 31.871       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[18]  ;
; 31.655 ; 31.871       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[21]  ;
; 31.655 ; 31.871       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[22]  ;
; 31.667 ; 31.883       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[0]   ;
; 31.667 ; 31.883       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[13]  ;
; 31.667 ; 31.883       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[20]  ;
; 31.678 ; 31.862       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[12]   ;
; 31.678 ; 31.862       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[13]   ;
; 31.678 ; 31.862       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[14]   ;
; 31.678 ; 31.862       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[15]   ;
; 31.678 ; 31.862       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[36]   ;
; 31.678 ; 31.862       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[37]   ;
; 31.678 ; 31.862       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[38]   ;
; 31.678 ; 31.862       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[39]   ;
; 31.686 ; 31.902       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|done      ;
; 31.686 ; 31.902       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|nb[0]     ;
; 31.686 ; 31.902       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|nb[1]     ;
; 31.686 ; 31.902       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|nb[2]     ;
; 31.686 ; 31.902       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|nb[3]     ;
; 31.686 ; 31.902       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|nb[4]     ;
; 31.686 ; 31.902       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|nb[5]     ;
; 31.686 ; 31.902       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|nb[6]     ;
; 31.687 ; 31.871       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[40]   ;
; 31.687 ; 31.871       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[41]   ;
; 31.688 ; 31.872       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[29]   ;
; 31.688 ; 31.872       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[30]   ;
; 31.695 ; 31.911       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[10]  ;
; 31.695 ; 31.911       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[11]  ;
; 31.695 ; 31.911       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[22]  ;
; 31.695 ; 31.911       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[23]  ;
; 31.695 ; 31.911       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[28]  ;
; 31.695 ; 31.911       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[9]   ;
; 31.696 ; 31.880       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[31]   ;
; 31.696 ; 31.880       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[32]   ;
; 31.696 ; 31.880       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[33]   ;
; 31.696 ; 31.880       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[34]   ;
; 31.696 ; 31.880       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[35]   ;
; 31.696 ; 31.880       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[44]   ;
; 31.696 ; 31.880       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[46]   ;
; 31.696 ; 31.880       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[47]   ;
; 31.697 ; 31.913       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[10]   ;
; 31.697 ; 31.913       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[19]   ;
; 31.697 ; 31.913       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[23]   ;
; 31.697 ; 31.913       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[8]    ;
; 31.697 ; 31.913       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[9]    ;
; 31.703 ; 31.919       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[25]  ;
; 31.703 ; 31.919       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[27]  ;
; 31.703 ; 31.919       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[28]  ;
; 31.703 ; 31.919       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[29]  ;
; 31.703 ; 31.919       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[30]  ;
; 31.703 ; 31.919       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[32]  ;
; 31.703 ; 31.919       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[34]  ;
; 31.703 ; 31.919       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[3]   ;
; 31.703 ; 31.919       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[40]  ;
; 31.703 ; 31.919       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[41]  ;
; 31.703 ; 31.919       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[46]  ;
; 31.703 ; 31.919       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[4]   ;
; 31.703 ; 31.919       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[5]   ;
; 31.703 ; 31.919       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[6]   ;
; 31.703 ; 31.919       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[7]   ;
; 31.704 ; 31.920       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[10]  ;
; 31.704 ; 31.920       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[19]  ;
; 31.704 ; 31.920       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[26]  ;
; 31.704 ; 31.920       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[31]  ;
; 31.704 ; 31.920       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[33]  ;
; 31.704 ; 31.920       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[36]  ;
; 31.704 ; 31.920       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[37]  ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_10mhz'                                                                                                      ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                                ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------------------+
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[5]                                 ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[6]                                 ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; prev_gain[2]                                                          ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; prev_gain[3]                                                          ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; prev_gain[4]                                                          ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; prev_gain[5]                                                          ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[0]                                         ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[1]                                         ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[2]                                         ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[3]                                         ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[4]                                         ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[5]                                         ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[0]                                   ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[1]                                   ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[2]                                   ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[3]                                   ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[0]                                       ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[10]                                      ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[11]                                      ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[12]                                      ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[13]                                      ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[14]                                      ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[15]                                      ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[1]                                       ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[2]                                       ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[3]                                       ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[4]                                       ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[5]                                       ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[6]                                       ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[7]                                       ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[8]                                       ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[9]                                       ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_state.1                                       ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|sclk                                               ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|sen_n                                              ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[0]                                 ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[1]                                 ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[2]                                 ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[3]                                 ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[4]                                 ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[0]                                                            ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[10]                                                           ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[11]                                                           ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[12]                                                           ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[13]                                                           ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[14]                                                           ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[15]                                                           ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[16]                                                           ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[17]                                                           ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[18]                                                           ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[19]                                                           ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[1]                                                            ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[20]                                                           ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[21]                                                           ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[22]                                                           ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[23]                                                           ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[2]                                                            ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[3]                                                            ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[4]                                                            ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[5]                                                            ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[6]                                                            ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[7]                                                            ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[8]                                                            ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[9]                                                            ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[0]                     ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[10]                    ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[11]                    ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[1]                     ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[2]                     ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[3]                     ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[4]                     ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[5]                     ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[6]                     ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[7]                     ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[8]                     ;
; 49.755 ; 49.939       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[9]                     ;
; 49.756 ; 49.940       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset                                ;
; 49.756 ; 49.940       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[12]                    ;
; 49.756 ; 49.940       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[13]                    ;
; 49.756 ; 49.940       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[14]                    ;
; 49.756 ; 49.940       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[15]                    ;
; 49.756 ; 49.940       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[16]                    ;
; 49.756 ; 49.940       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[17]                    ;
; 49.756 ; 49.940       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[18]                    ;
; 49.756 ; 49.940       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[19]                    ;
; 49.756 ; 49.940       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[20]                    ;
; 49.756 ; 49.940       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[21]                    ;
; 49.756 ; 49.940       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[22]                    ;
; 49.756 ; 49.940       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[23]                    ;
; 49.796 ; 49.980       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; prev_gain[0]                                                          ;
; 49.796 ; 49.980       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; prev_gain[1]                                                          ;
; 49.798 ; 50.014       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; prev_gain[0]                                                          ;
; 49.798 ; 50.014       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; prev_gain[1]                                                          ;
; 49.830 ; 49.830       ; 0.000          ; Low Pulse Width  ; clk_10mhz ; Rise       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 49.830 ; 49.830       ; 0.000          ; Low Pulse Width  ; clk_10mhz ; Rise       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 49.830 ; 49.830       ; 0.000          ; Low Pulse Width  ; clk_10mhz ; Rise       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 49.840 ; 50.056       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[12]                                                           ;
; 49.840 ; 50.056       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[13]                                                           ;
; 49.840 ; 50.056       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[14]                                                           ;
; 49.840 ; 50.056       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[15]                                                           ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'spi_slave:spi_slave_rx_inst|done'                                                            ;
+----------+--------------+----------------+------------------+----------------------------------+------------+---------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                    ;
+----------+--------------+----------------+------------------+----------------------------------+------------+---------------------------+
; 1249.561 ; 1249.943     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[18]              ;
; 1249.561 ; 1249.943     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[19]              ;
; 1249.561 ; 1249.943     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[20]              ;
; 1249.561 ; 1249.943     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[21]              ;
; 1249.561 ; 1249.943     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[22]              ;
; 1249.561 ; 1249.943     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[23]              ;
; 1249.561 ; 1249.943     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[24]              ;
; 1249.561 ; 1249.943     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[25]              ;
; 1249.561 ; 1249.943     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[26]              ;
; 1249.561 ; 1249.943     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[27]              ;
; 1249.561 ; 1249.943     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[28]              ;
; 1249.561 ; 1249.943     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[29]              ;
; 1249.561 ; 1249.943     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[30]              ;
; 1249.561 ; 1249.943     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[31]              ;
; 1249.566 ; 1249.948     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[0]~_Duplicate_1  ;
; 1249.566 ; 1249.948     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[10]~_Duplicate_1 ;
; 1249.566 ; 1249.948     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[11]~_Duplicate_1 ;
; 1249.566 ; 1249.948     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[12]~_Duplicate_1 ;
; 1249.566 ; 1249.948     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[13]~_Duplicate_1 ;
; 1249.566 ; 1249.948     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[14]~_Duplicate_1 ;
; 1249.566 ; 1249.948     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[15]~_Duplicate_1 ;
; 1249.566 ; 1249.948     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[16]~_Duplicate_1 ;
; 1249.566 ; 1249.948     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[17]~_Duplicate_1 ;
; 1249.566 ; 1249.948     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[18]~_Duplicate_1 ;
; 1249.566 ; 1249.948     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[19]~_Duplicate_1 ;
; 1249.566 ; 1249.948     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[1]~_Duplicate_1  ;
; 1249.566 ; 1249.948     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[20]~_Duplicate_1 ;
; 1249.566 ; 1249.948     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[21]~_Duplicate_1 ;
; 1249.566 ; 1249.948     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[22]~_Duplicate_1 ;
; 1249.566 ; 1249.948     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[23]~_Duplicate_1 ;
; 1249.566 ; 1249.948     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[24]~_Duplicate_1 ;
; 1249.566 ; 1249.948     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[25]~_Duplicate_1 ;
; 1249.566 ; 1249.948     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[26]~_Duplicate_1 ;
; 1249.566 ; 1249.948     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[27]~_Duplicate_1 ;
; 1249.566 ; 1249.948     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[28]~_Duplicate_1 ;
; 1249.566 ; 1249.948     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[29]~_Duplicate_1 ;
; 1249.566 ; 1249.948     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[2]~_Duplicate_1  ;
; 1249.566 ; 1249.948     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[30]~_Duplicate_1 ;
; 1249.566 ; 1249.948     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[31]~_Duplicate_1 ;
; 1249.566 ; 1249.948     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[3]~_Duplicate_1  ;
; 1249.566 ; 1249.948     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[4]~_Duplicate_1  ;
; 1249.566 ; 1249.948     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[5]~_Duplicate_1  ;
; 1249.566 ; 1249.948     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[6]~_Duplicate_1  ;
; 1249.566 ; 1249.948     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[7]~_Duplicate_1  ;
; 1249.566 ; 1249.948     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[8]~_Duplicate_1  ;
; 1249.566 ; 1249.948     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[9]~_Duplicate_1  ;
; 1249.567 ; 1249.949     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[0]               ;
; 1249.567 ; 1249.949     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[10]              ;
; 1249.567 ; 1249.949     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[11]              ;
; 1249.567 ; 1249.949     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[12]              ;
; 1249.567 ; 1249.949     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[13]              ;
; 1249.567 ; 1249.949     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[14]              ;
; 1249.567 ; 1249.949     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[15]              ;
; 1249.567 ; 1249.949     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[16]              ;
; 1249.567 ; 1249.949     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[17]              ;
; 1249.567 ; 1249.949     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[1]               ;
; 1249.567 ; 1249.949     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[2]               ;
; 1249.567 ; 1249.949     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[3]               ;
; 1249.567 ; 1249.949     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[4]               ;
; 1249.567 ; 1249.949     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[5]               ;
; 1249.567 ; 1249.949     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[6]               ;
; 1249.567 ; 1249.949     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[7]               ;
; 1249.567 ; 1249.949     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[8]               ;
; 1249.567 ; 1249.949     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[9]               ;
; 1249.654 ; 1250.036     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[0]~_Duplicate_1  ;
; 1249.654 ; 1250.036     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[10]~_Duplicate_1 ;
; 1249.654 ; 1250.036     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[11]~_Duplicate_1 ;
; 1249.654 ; 1250.036     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[12]~_Duplicate_1 ;
; 1249.654 ; 1250.036     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[13]~_Duplicate_1 ;
; 1249.654 ; 1250.036     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[14]~_Duplicate_1 ;
; 1249.654 ; 1250.036     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[15]~_Duplicate_1 ;
; 1249.654 ; 1250.036     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[16]~_Duplicate_1 ;
; 1249.654 ; 1250.036     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[17]~_Duplicate_1 ;
; 1249.654 ; 1250.036     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[18]~_Duplicate_1 ;
; 1249.654 ; 1250.036     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[19]~_Duplicate_1 ;
; 1249.654 ; 1250.036     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[1]~_Duplicate_1  ;
; 1249.654 ; 1250.036     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[20]~_Duplicate_1 ;
; 1249.654 ; 1250.036     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[21]~_Duplicate_1 ;
; 1249.654 ; 1250.036     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[22]~_Duplicate_1 ;
; 1249.654 ; 1250.036     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[23]~_Duplicate_1 ;
; 1249.654 ; 1250.036     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[24]~_Duplicate_1 ;
; 1249.654 ; 1250.036     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[25]~_Duplicate_1 ;
; 1249.654 ; 1250.036     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[26]~_Duplicate_1 ;
; 1249.654 ; 1250.036     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[27]~_Duplicate_1 ;
; 1249.654 ; 1250.036     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[28]~_Duplicate_1 ;
; 1249.654 ; 1250.036     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[29]~_Duplicate_1 ;
; 1249.654 ; 1250.036     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[2]~_Duplicate_1  ;
; 1249.654 ; 1250.036     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[30]~_Duplicate_1 ;
; 1249.654 ; 1250.036     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[31]~_Duplicate_1 ;
; 1249.654 ; 1250.036     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[3]~_Duplicate_1  ;
; 1249.654 ; 1250.036     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[4]~_Duplicate_1  ;
; 1249.654 ; 1250.036     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[5]~_Duplicate_1  ;
; 1249.654 ; 1250.036     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[6]~_Duplicate_1  ;
; 1249.654 ; 1250.036     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[7]~_Duplicate_1  ;
; 1249.654 ; 1250.036     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[8]~_Duplicate_1  ;
; 1249.654 ; 1250.036     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[9]~_Duplicate_1  ;
; 1249.655 ; 1250.037     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[0]               ;
; 1249.655 ; 1250.037     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[10]              ;
; 1249.655 ; 1250.037     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[11]              ;
; 1249.655 ; 1250.037     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[12]              ;
+----------+--------------+----------------+------------------+----------------------------------+------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'spi_slave:spi_slave_rx2_inst|done'                                                            ;
+----------+--------------+----------------+------------------+-----------------------------------+------------+---------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                    ;
+----------+--------------+----------------+------------------+-----------------------------------+------------+---------------------------+
; 1249.582 ; 1249.964     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[0]                ;
; 1249.582 ; 1249.964     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[10]               ;
; 1249.582 ; 1249.964     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[11]               ;
; 1249.582 ; 1249.964     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[12]               ;
; 1249.582 ; 1249.964     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[13]               ;
; 1249.582 ; 1249.964     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[14]               ;
; 1249.582 ; 1249.964     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[15]               ;
; 1249.582 ; 1249.964     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[16]               ;
; 1249.582 ; 1249.964     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[17]               ;
; 1249.582 ; 1249.964     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[1]                ;
; 1249.582 ; 1249.964     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[2]                ;
; 1249.582 ; 1249.964     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[3]                ;
; 1249.582 ; 1249.964     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[4]                ;
; 1249.582 ; 1249.964     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[5]                ;
; 1249.582 ; 1249.964     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[6]                ;
; 1249.582 ; 1249.964     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[7]                ;
; 1249.582 ; 1249.964     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[8]                ;
; 1249.582 ; 1249.964     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[9]                ;
; 1249.583 ; 1249.965     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[0]~_Duplicate_1   ;
; 1249.583 ; 1249.965     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[10]~_Duplicate_1  ;
; 1249.583 ; 1249.965     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[11]~_Duplicate_1  ;
; 1249.583 ; 1249.965     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[12]~_Duplicate_1  ;
; 1249.583 ; 1249.965     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[13]~_Duplicate_1  ;
; 1249.583 ; 1249.965     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[14]~_Duplicate_1  ;
; 1249.583 ; 1249.965     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[15]~_Duplicate_1  ;
; 1249.583 ; 1249.965     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[16]~_Duplicate_1  ;
; 1249.583 ; 1249.965     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[17]~_Duplicate_1  ;
; 1249.583 ; 1249.965     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[1]~_Duplicate_1   ;
; 1249.583 ; 1249.965     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[2]~_Duplicate_1   ;
; 1249.583 ; 1249.965     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[3]~_Duplicate_1   ;
; 1249.583 ; 1249.965     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[4]~_Duplicate_1   ;
; 1249.583 ; 1249.965     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[5]~_Duplicate_1   ;
; 1249.583 ; 1249.965     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[6]~_Duplicate_1   ;
; 1249.583 ; 1249.965     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[7]~_Duplicate_1   ;
; 1249.583 ; 1249.965     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[8]~_Duplicate_1   ;
; 1249.583 ; 1249.965     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[9]~_Duplicate_1   ;
; 1249.584 ; 1249.966     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[0]               ;
; 1249.584 ; 1249.966     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[0]~_Duplicate_1  ;
; 1249.584 ; 1249.966     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[10]              ;
; 1249.584 ; 1249.966     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[10]~_Duplicate_1 ;
; 1249.584 ; 1249.966     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[11]              ;
; 1249.584 ; 1249.966     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[11]~_Duplicate_1 ;
; 1249.584 ; 1249.966     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[12]              ;
; 1249.584 ; 1249.966     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[12]~_Duplicate_1 ;
; 1249.584 ; 1249.966     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[13]              ;
; 1249.584 ; 1249.966     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[13]~_Duplicate_1 ;
; 1249.584 ; 1249.966     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[14]              ;
; 1249.584 ; 1249.966     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[14]~_Duplicate_1 ;
; 1249.584 ; 1249.966     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[15]              ;
; 1249.584 ; 1249.966     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[15]~_Duplicate_1 ;
; 1249.584 ; 1249.966     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[16]              ;
; 1249.584 ; 1249.966     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[16]~_Duplicate_1 ;
; 1249.584 ; 1249.966     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[17]              ;
; 1249.584 ; 1249.966     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[17]~_Duplicate_1 ;
; 1249.584 ; 1249.966     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[18]              ;
; 1249.584 ; 1249.966     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[18]~_Duplicate_1 ;
; 1249.584 ; 1249.966     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[19]              ;
; 1249.584 ; 1249.966     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[19]~_Duplicate_1 ;
; 1249.584 ; 1249.966     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[1]               ;
; 1249.584 ; 1249.966     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[1]~_Duplicate_1  ;
; 1249.584 ; 1249.966     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[20]              ;
; 1249.584 ; 1249.966     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[20]~_Duplicate_1 ;
; 1249.584 ; 1249.966     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[21]              ;
; 1249.584 ; 1249.966     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[21]~_Duplicate_1 ;
; 1249.584 ; 1249.966     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[22]              ;
; 1249.584 ; 1249.966     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[22]~_Duplicate_1 ;
; 1249.584 ; 1249.966     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[23]              ;
; 1249.584 ; 1249.966     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[23]~_Duplicate_1 ;
; 1249.584 ; 1249.966     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[24]              ;
; 1249.584 ; 1249.966     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[24]~_Duplicate_1 ;
; 1249.584 ; 1249.966     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[25]              ;
; 1249.584 ; 1249.966     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[25]~_Duplicate_1 ;
; 1249.584 ; 1249.966     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[26]              ;
; 1249.584 ; 1249.966     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[26]~_Duplicate_1 ;
; 1249.584 ; 1249.966     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[27]              ;
; 1249.584 ; 1249.966     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[27]~_Duplicate_1 ;
; 1249.584 ; 1249.966     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[28]              ;
; 1249.584 ; 1249.966     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[28]~_Duplicate_1 ;
; 1249.584 ; 1249.966     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[29]              ;
; 1249.584 ; 1249.966     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[29]~_Duplicate_1 ;
; 1249.584 ; 1249.966     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[2]               ;
; 1249.584 ; 1249.966     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[2]~_Duplicate_1  ;
; 1249.584 ; 1249.966     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[30]              ;
; 1249.584 ; 1249.966     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[30]~_Duplicate_1 ;
; 1249.584 ; 1249.966     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[31]              ;
; 1249.584 ; 1249.966     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[31]~_Duplicate_1 ;
; 1249.584 ; 1249.966     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[3]               ;
; 1249.584 ; 1249.966     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[3]~_Duplicate_1  ;
; 1249.584 ; 1249.966     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[4]               ;
; 1249.584 ; 1249.966     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[4]~_Duplicate_1  ;
; 1249.584 ; 1249.966     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[5]               ;
; 1249.584 ; 1249.966     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[5]~_Duplicate_1  ;
; 1249.584 ; 1249.966     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[6]               ;
; 1249.584 ; 1249.966     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[6]~_Duplicate_1  ;
; 1249.584 ; 1249.966     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[7]               ;
; 1249.584 ; 1249.966     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[7]~_Duplicate_1  ;
; 1249.584 ; 1249.966     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[8]               ;
; 1249.584 ; 1249.966     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[8]~_Duplicate_1  ;
; 1249.584 ; 1249.966     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[9]               ;
; 1249.584 ; 1249.966     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[9]~_Duplicate_1  ;
+----------+--------------+----------------+------------------+-----------------------------------+------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'spi_ce1'                                                                                                                                                                    ;
+----------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                            ;
+----------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; 1249.628 ; 1249.858     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a32~portb_address_reg0 ;
; 1249.629 ; 1249.859     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a0~portb_address_reg0  ;
; 1249.629 ; 1249.859     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a12~portb_address_reg0 ;
; 1249.629 ; 1249.859     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a16~portb_address_reg0 ;
; 1249.629 ; 1249.859     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a24~portb_address_reg0 ;
; 1249.629 ; 1249.859     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a28~portb_address_reg0 ;
; 1249.629 ; 1249.859     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a36~portb_address_reg0 ;
; 1249.629 ; 1249.859     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a40~portb_address_reg0 ;
; 1249.629 ; 1249.859     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a4~portb_address_reg0  ;
; 1249.630 ; 1249.860     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[32]                          ;
; 1249.630 ; 1249.860     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[33]                          ;
; 1249.630 ; 1249.860     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[34]                          ;
; 1249.630 ; 1249.860     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[35]                          ;
; 1249.630 ; 1249.860     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a20~portb_address_reg0 ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[0]                           ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[12]                          ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[13]                          ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[14]                          ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[15]                          ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[16]                          ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[17]                          ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[18]                          ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[19]                          ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[1]                           ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[24]                          ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[25]                          ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[26]                          ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[27]                          ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[28]                          ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[29]                          ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[2]                           ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[30]                          ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[31]                          ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[36]                          ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[37]                          ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[38]                          ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[39]                          ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[3]                           ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[40]                          ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[41]                          ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[42]                          ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[43]                          ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[4]                           ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[5]                           ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[6]                           ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[7]                           ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a44~portb_address_reg0 ;
; 1249.631 ; 1249.861     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a8~portb_address_reg0  ;
; 1249.632 ; 1249.862     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[20]                          ;
; 1249.632 ; 1249.862     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[21]                          ;
; 1249.632 ; 1249.862     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[22]                          ;
; 1249.632 ; 1249.862     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[23]                          ;
; 1249.633 ; 1249.863     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[10]                          ;
; 1249.633 ; 1249.863     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[11]                          ;
; 1249.633 ; 1249.863     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[44]                          ;
; 1249.633 ; 1249.863     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[45]                          ;
; 1249.633 ; 1249.863     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[46]                          ;
; 1249.633 ; 1249.863     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[47]                          ;
; 1249.633 ; 1249.863     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[8]                           ;
; 1249.633 ; 1249.863     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[9]                           ;
; 1249.686 ; 1249.902     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0                    ;
; 1249.686 ; 1249.902     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1                    ;
; 1249.686 ; 1249.902     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2                    ;
; 1249.686 ; 1249.902     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3                    ;
; 1249.686 ; 1249.902     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4                    ;
; 1249.686 ; 1249.902     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a5                    ;
; 1249.686 ; 1249.902     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity4                       ;
; 1249.686 ; 1249.902     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[0]               ;
; 1249.686 ; 1249.902     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[1]               ;
; 1249.686 ; 1249.902     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[0]                                                ;
; 1249.686 ; 1249.902     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[1]                                                ;
; 1249.686 ; 1249.902     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[4]                                                ;
; 1249.686 ; 1249.902     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[5]                                                ;
; 1249.686 ; 1249.902     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[8]                                                ;
; 1249.687 ; 1249.903     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10                   ;
; 1249.687 ; 1249.903     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11                   ;
; 1249.687 ; 1249.903     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a6                    ;
; 1249.687 ; 1249.903     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a7                    ;
; 1249.687 ; 1249.903     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8                    ;
; 1249.687 ; 1249.903     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9                    ;
; 1249.687 ; 1249.903     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[2]               ;
; 1249.687 ; 1249.903     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[10]                                               ;
; 1249.687 ; 1249.903     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[11]                                               ;
; 1249.687 ; 1249.903     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[9]                                                ;
; 1249.689 ; 1249.905     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[2]                                                ;
; 1249.689 ; 1249.905     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[3]                                                ;
; 1249.690 ; 1249.906     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[6]                                                ;
; 1249.690 ; 1249.906     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[7]                                                ;
; 1249.863 ; 1249.863     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|ram_block3a12|clk1                                                         ;
; 1249.863 ; 1249.863     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|ram_block3a32|clk1                                                         ;
; 1249.863 ; 1249.863     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|ram_block3a36|clk1                                                         ;
; 1249.863 ; 1249.863     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a0|clk                                                            ;
; 1249.863 ; 1249.863     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a1|clk                                                            ;
; 1249.863 ; 1249.863     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a2|clk                                                            ;
; 1249.863 ; 1249.863     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a3|clk                                                            ;
; 1249.863 ; 1249.863     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a4|clk                                                            ;
; 1249.863 ; 1249.863     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter3a5|clk                                                            ;
; 1249.863 ; 1249.863     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|parity4|clk                                                               ;
; 1249.863 ; 1249.863     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[0]|clk                                                       ;
; 1249.863 ; 1249.863     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[1]|clk                                                       ;
+----------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'spi_ce0'                                                                                                                                                                 ;
+----------+--------------+----------------+-----------------+---------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Slack    ; Actual Width ; Required Width ; Type            ; Clock   ; Clock Edge ; Target                                                                                                                          ;
+----------+--------------+----------------+-----------------+---------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; 1249.659 ; 1249.889     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a8~porta_datain_reg0   ;
; 1249.660 ; 1249.890     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a8~porta_address_reg0  ;
; 1249.660 ; 1249.890     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a8~porta_we_reg        ;
; 1249.662 ; 1249.892     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a4~porta_datain_reg0   ;
; 1249.663 ; 1249.847     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a10                   ;
; 1249.663 ; 1249.847     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a11                   ;
; 1249.663 ; 1249.893     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a4~porta_address_reg0  ;
; 1249.663 ; 1249.893     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a4~porta_we_reg        ;
; 1249.663 ; 1249.847     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[0]                                        ;
; 1249.663 ; 1249.847     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[3]                                        ;
; 1249.663 ; 1249.847     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[4]                                        ;
; 1249.663 ; 1249.847     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[6]                                        ;
; 1249.664 ; 1249.894     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a0~porta_datain_reg0   ;
; 1249.665 ; 1249.895     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a0~porta_address_reg0  ;
; 1249.665 ; 1249.895     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a0~porta_we_reg        ;
; 1249.667 ; 1249.897     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[20]                          ;
; 1249.667 ; 1249.897     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[21]                          ;
; 1249.667 ; 1249.897     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[22]                          ;
; 1249.667 ; 1249.897     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[23]                          ;
; 1249.667 ; 1249.897     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[40]                          ;
; 1249.667 ; 1249.897     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[41]                          ;
; 1249.667 ; 1249.897     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[42]                          ;
; 1249.667 ; 1249.897     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[43]                          ;
; 1249.667 ; 1249.851     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity7                       ;
; 1249.667 ; 1249.851     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[1]               ;
; 1249.667 ; 1249.851     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[2]               ;
; 1249.667 ; 1249.851     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[5]                                                ;
; 1249.667 ; 1249.851     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[6]                                                ;
; 1249.667 ; 1249.851     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[7]                                                ;
; 1249.669 ; 1249.899     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a20~portb_address_reg0 ;
; 1249.669 ; 1249.899     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a40~portb_address_reg0 ;
; 1249.677 ; 1249.861     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a5                    ;
; 1249.677 ; 1249.861     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a8                    ;
; 1249.677 ; 1249.861     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a9                    ;
; 1249.677 ; 1249.861     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[1]                                        ;
; 1249.677 ; 1249.861     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[2]                                        ;
; 1249.677 ; 1249.861     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[5]                                        ;
; 1249.677 ; 1249.861     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[7]                                        ;
; 1249.677 ; 1249.861     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[8]                                        ;
; 1249.679 ; 1249.863     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0                    ;
; 1249.679 ; 1249.863     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[0]                                                ;
; 1249.679 ; 1249.863     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[7]                                                ;
; 1249.679 ; 1249.863     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[9]                                                ;
; 1249.681 ; 1249.865     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0                    ;
; 1249.681 ; 1249.865     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a6                    ;
; 1249.681 ; 1249.865     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a7                    ;
; 1249.681 ; 1249.865     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[0]               ;
; 1249.681 ; 1249.865     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[11]                                       ;
; 1249.681 ; 1249.865     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[0]                                                ;
; 1249.681 ; 1249.865     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[1]                                                ;
; 1249.681 ; 1249.865     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[2]                                                ;
; 1249.681 ; 1249.865     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[3]                                                ;
; 1249.681 ; 1249.865     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[4]                                                ;
; 1249.684 ; 1249.868     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1                    ;
; 1249.684 ; 1249.868     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a2                    ;
; 1249.684 ; 1249.868     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3                    ;
; 1249.684 ; 1249.868     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a4                    ;
; 1249.684 ; 1249.868     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[10]                                       ;
; 1249.684 ; 1249.868     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[9]                                        ;
; 1249.686 ; 1249.916     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[0]                           ;
; 1249.686 ; 1249.916     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[1]                           ;
; 1249.686 ; 1249.916     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[2]                           ;
; 1249.686 ; 1249.916     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[3]                           ;
; 1249.688 ; 1249.918     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a0~portb_address_reg0  ;
; 1249.688 ; 1249.918     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a24~porta_datain_reg0  ;
; 1249.688 ; 1249.872     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                                               ;
; 1249.688 ; 1249.872     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[8]                                                ;
; 1249.688 ; 1249.872     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[9]                                                ;
; 1249.689 ; 1249.919     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a24~porta_address_reg0 ;
; 1249.689 ; 1249.919     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a24~porta_we_reg       ;
; 1249.697 ; 1249.927     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[12]                          ;
; 1249.697 ; 1249.927     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[13]                          ;
; 1249.697 ; 1249.927     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[14]                          ;
; 1249.697 ; 1249.927     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[15]                          ;
; 1249.697 ; 1249.927     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[36]                          ;
; 1249.697 ; 1249.927     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[37]                          ;
; 1249.697 ; 1249.927     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[38]                          ;
; 1249.697 ; 1249.927     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[39]                          ;
; 1249.697 ; 1249.927     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a20~porta_datain_reg0  ;
; 1249.698 ; 1249.928     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a20~porta_address_reg0 ;
; 1249.698 ; 1249.928     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a20~porta_we_reg       ;
; 1249.699 ; 1249.929     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a12~portb_address_reg0 ;
; 1249.699 ; 1249.929     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a36~portb_address_reg0 ;
; 1249.707 ; 1249.891     ; 0.184          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                                               ;
; 1249.722 ; 1249.952     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a12~porta_datain_reg0  ;
; 1249.722 ; 1249.952     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a16~porta_datain_reg0  ;
; 1249.723 ; 1249.953     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a12~porta_address_reg0 ;
; 1249.723 ; 1249.953     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a12~porta_we_reg       ;
; 1249.723 ; 1249.953     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a16~porta_address_reg0 ;
; 1249.723 ; 1249.953     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a16~porta_we_reg       ;
; 1249.727 ; 1249.957     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[10]                          ;
; 1249.727 ; 1249.957     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[11]                          ;
; 1249.727 ; 1249.957     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[8]                           ;
; 1249.727 ; 1249.957     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[9]                           ;
; 1249.728 ; 1249.958     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a28~porta_datain_reg0  ;
; 1249.729 ; 1249.959     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a8~portb_address_reg0  ;
; 1249.729 ; 1249.959     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a28~porta_address_reg0 ;
; 1249.729 ; 1249.959     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a28~porta_we_reg       ;
; 1249.734 ; 1249.964     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[4]                           ;
; 1249.734 ; 1249.964     ; 0.230          ; Low Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[5]                           ;
+----------+--------------+----------------+-----------------+---------+------------+---------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                 ;
+----------+--------------+----------------+------------------+-------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock                                                       ; Clock Edge ; Target                                                                                                                                         ;
+----------+--------------+----------------+------------------+-------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; 2603.860 ; 2604.076     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|char_PTT                                                                                                                    ;
; 2603.860 ; 2604.076     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|enable_hang                                                                                                                 ;
; 2603.860 ; 2604.076     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|prof_state.0000                                                                                                             ;
; 2603.860 ; 2604.076     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|prof_state.0001                                                                                                             ;
; 2603.860 ; 2604.076     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|prof_state.0010                                                                                                             ;
; 2603.860 ; 2604.076     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|prof_state.0011                                                                                                             ;
; 2603.860 ; 2604.076     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|prof_state.0100                                                                                                             ;
; 2603.860 ; 2604.076     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[1]                                                                                                            ;
; 2603.860 ; 2604.076     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[3]                                                                                                            ;
; 2603.860 ; 2604.076     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[6]                                                                                                            ;
; 2603.860 ; 2604.076     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[8]                                                                                                            ;
; 2603.860 ; 2604.076     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|timer[0]                                                                                                                    ;
; 2603.860 ; 2604.076     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|timer[1]                                                                                                                    ;
; 2603.860 ; 2604.076     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|timer[2]                                                                                                                    ;
; 2603.860 ; 2604.076     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|timer[3]                                                                                                                    ;
; 2603.860 ; 2604.076     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|timer[4]                                                                                                                    ;
; 2603.860 ; 2604.076     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|timer[5]                                                                                                                    ;
; 2603.860 ; 2604.076     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|timer[6]                                                                                                                    ;
; 2603.860 ; 2604.076     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|timer[7]                                                                                                                    ;
; 2603.860 ; 2604.076     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|timer[8]                                                                                                                    ;
; 2603.861 ; 2604.077     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[0]                                                                                                            ;
; 2603.861 ; 2604.077     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[2]                                                                                                            ;
; 2603.861 ; 2604.077     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[4]                                                                                                            ;
; 2603.861 ; 2604.077     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[5]                                                                                                            ;
; 2603.861 ; 2604.077     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[7]                                                                                                            ;
; 2603.861 ; 2604.077     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[9]                                                                                                            ;
; 2603.861 ; 2604.077     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|timer[10]                                                                                                                   ;
; 2603.861 ; 2604.077     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|timer[11]                                                                                                                   ;
; 2603.861 ; 2604.077     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|timer[12]                                                                                                                   ;
; 2603.861 ; 2604.077     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|timer[13]                                                                                                                   ;
; 2603.861 ; 2604.077     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|timer[14]                                                                                                                   ;
; 2603.861 ; 2604.077     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|timer[15]                                                                                                                   ;
; 2603.861 ; 2604.077     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|timer[16]                                                                                                                   ;
; 2603.861 ; 2604.077     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|timer[17]                                                                                                                   ;
; 2603.861 ; 2604.077     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|timer[9]                                                                                                                    ;
; 2603.905 ; 2604.089     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_PTT                                                                                                                    ;
; 2603.905 ; 2604.089     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_state                                                                                                                  ;
; 2603.905 ; 2604.089     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[0]                                                                                                               ;
; 2603.905 ; 2604.089     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[1]                                                                                                               ;
; 2603.905 ; 2604.089     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[2]                                                                                                               ;
; 2603.905 ; 2604.089     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[3]                                                                                                               ;
; 2603.905 ; 2604.089     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[4]                                                                                                               ;
; 2603.905 ; 2604.089     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[5]                                                                                                               ;
; 2603.905 ; 2604.089     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[6]                                                                                                               ;
; 2603.905 ; 2604.089     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[7]                                                                                                               ;
; 2603.905 ; 2604.089     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[8]                                                                                                               ;
; 2603.906 ; 2604.090     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[10]                                                                                                              ;
; 2603.906 ; 2604.090     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[11]                                                                                                              ;
; 2603.906 ; 2604.090     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[12]                                                                                                              ;
; 2603.906 ; 2604.090     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[13]                                                                                                              ;
; 2603.906 ; 2604.090     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[14]                                                                                                              ;
; 2603.906 ; 2604.090     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[15]                                                                                                              ;
; 2603.906 ; 2604.090     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[16]                                                                                                              ;
; 2603.906 ; 2604.090     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[17]                                                                                                              ;
; 2603.906 ; 2604.090     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[9]                                                                                                               ;
; 2603.918 ; 2604.148     ; 0.230          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 2603.918 ; 2604.148     ; 0.230          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a7~porta_address_reg0 ;
; 2603.925 ; 2604.155     ; 0.230          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[0]                          ;
; 2603.925 ; 2604.155     ; 0.230          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[10]                         ;
; 2603.925 ; 2604.155     ; 0.230          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[11]                         ;
; 2603.925 ; 2604.155     ; 0.230          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[12]                         ;
; 2603.925 ; 2604.155     ; 0.230          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[13]                         ;
; 2603.925 ; 2604.155     ; 0.230          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[14]                         ;
; 2603.925 ; 2604.155     ; 0.230          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[15]                         ;
; 2603.925 ; 2604.155     ; 0.230          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[1]                          ;
; 2603.925 ; 2604.155     ; 0.230          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[2]                          ;
; 2603.925 ; 2604.155     ; 0.230          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[3]                          ;
; 2603.925 ; 2604.155     ; 0.230          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[4]                          ;
; 2603.925 ; 2604.155     ; 0.230          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[5]                          ;
; 2603.925 ; 2604.155     ; 0.230          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[6]                          ;
; 2603.925 ; 2604.155     ; 0.230          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[7]                          ;
; 2603.925 ; 2604.155     ; 0.230          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[8]                          ;
; 2603.925 ; 2604.155     ; 0.230          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[9]                          ;
; 2603.942 ; 2604.172     ; 0.230          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[0]                          ;
; 2603.942 ; 2604.172     ; 0.230          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[10]                         ;
; 2603.942 ; 2604.172     ; 0.230          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[11]                         ;
; 2603.942 ; 2604.172     ; 0.230          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[12]                         ;
; 2603.942 ; 2604.172     ; 0.230          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[13]                         ;
; 2603.942 ; 2604.172     ; 0.230          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[14]                         ;
; 2603.942 ; 2604.172     ; 0.230          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[15]                         ;
; 2603.942 ; 2604.172     ; 0.230          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[1]                          ;
; 2603.942 ; 2604.172     ; 0.230          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[2]                          ;
; 2603.942 ; 2604.172     ; 0.230          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[3]                          ;
; 2603.942 ; 2604.172     ; 0.230          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[4]                          ;
; 2603.942 ; 2604.172     ; 0.230          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[5]                          ;
; 2603.942 ; 2604.172     ; 0.230          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[6]                          ;
; 2603.942 ; 2604.172     ; 0.230          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[7]                          ;
; 2603.942 ; 2604.172     ; 0.230          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[8]                          ;
; 2603.942 ; 2604.172     ; 0.230          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[9]                          ;
; 2603.945 ; 2604.175     ; 0.230          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 2603.945 ; 2604.175     ; 0.230          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a7~porta_address_reg0 ;
; 2604.022 ; 2604.238     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_PTT                                                                                                                    ;
; 2604.022 ; 2604.238     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_state                                                                                                                  ;
; 2604.022 ; 2604.238     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[0]                                                                                                               ;
; 2604.022 ; 2604.238     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[1]                                                                                                               ;
; 2604.022 ; 2604.238     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[2]                                                                                                               ;
; 2604.022 ; 2604.238     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[3]                                                                                                               ;
; 2604.022 ; 2604.238     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[4]                                                                                                               ;
; 2604.022 ; 2604.238     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[5]                                                                                                               ;
; 2604.022 ; 2604.238     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[6]                                                                                                               ;
+----------+--------------+----------------+------------------+-------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                     ;
+-----------+--------------+----------------+------------------+-------------------------------------------------------------+------------+-----------------------------------------------------------------------------------+
; Slack     ; Actual Width ; Required Width ; Type             ; Clock                                                       ; Clock Edge ; Target                                                                            ;
+-----------+--------------+----------------+------------------+-------------------------------------------------------------+------------+-----------------------------------------------------------------------------------+
; 16666.306 ; 16666.522    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[10]                                                      ;
; 16666.306 ; 16666.522    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[11]                                                      ;
; 16666.306 ; 16666.522    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[12]                                                      ;
; 16666.306 ; 16666.522    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[13]                                                      ;
; 16666.306 ; 16666.522    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[14]                                                      ;
; 16666.306 ; 16666.522    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[15]                                                      ;
; 16666.306 ; 16666.522    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[16]                                                      ;
; 16666.306 ; 16666.522    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[17]                                                      ;
; 16666.306 ; 16666.522    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[9]                                                       ;
; 16666.310 ; 16666.526    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[0]                                                       ;
; 16666.310 ; 16666.526    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[1]                                                       ;
; 16666.310 ; 16666.526    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[2]                                                       ;
; 16666.310 ; 16666.526    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[3]                                                       ;
; 16666.310 ; 16666.526    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[4]                                                       ;
; 16666.310 ; 16666.526    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[5]                                                       ;
; 16666.310 ; 16666.526    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[6]                                                       ;
; 16666.310 ; 16666.526    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[7]                                                       ;
; 16666.310 ; 16666.526    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[8]                                                       ;
; 16666.311 ; 16666.527    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|keyer_out                                                      ;
; 16666.361 ; 16666.577    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|dash_memory                                                    ;
; 16666.361 ; 16666.577    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|dot_memory                                                     ;
; 16666.361 ; 16666.577    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.00000                                                ;
; 16666.361 ; 16666.577    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.DASHDELAY                                            ;
; 16666.361 ; 16666.577    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.DASHHELD                                             ;
; 16666.361 ; 16666.577    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.DOTDELAY                                             ;
; 16666.361 ; 16666.577    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.DOTHELD                                              ;
; 16666.361 ; 16666.577    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.PREDASH                                              ;
; 16666.361 ; 16666.577    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.PREDOT                                               ;
; 16666.361 ; 16666.577    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.SENDDASH                                             ;
; 16666.361 ; 16666.577    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.SENDDOT                                              ;
; 16666.567 ; 16666.751    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|dash_memory                                                    ;
; 16666.567 ; 16666.751    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|dot_memory                                                     ;
; 16666.567 ; 16666.751    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.00000                                                ;
; 16666.567 ; 16666.751    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.DASHDELAY                                            ;
; 16666.567 ; 16666.751    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.DASHHELD                                             ;
; 16666.567 ; 16666.751    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.DOTDELAY                                             ;
; 16666.567 ; 16666.751    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.DOTHELD                                              ;
; 16666.567 ; 16666.751    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.PREDASH                                              ;
; 16666.567 ; 16666.751    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.PREDOT                                               ;
; 16666.567 ; 16666.751    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.SENDDASH                                             ;
; 16666.567 ; 16666.751    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.SENDDOT                                              ;
; 16666.576 ; 16666.576    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[10]|clk                                                         ;
; 16666.576 ; 16666.576    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[11]|clk                                                         ;
; 16666.576 ; 16666.576    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[12]|clk                                                         ;
; 16666.576 ; 16666.576    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[13]|clk                                                         ;
; 16666.576 ; 16666.576    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[14]|clk                                                         ;
; 16666.576 ; 16666.576    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[15]|clk                                                         ;
; 16666.576 ; 16666.576    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[16]|clk                                                         ;
; 16666.576 ; 16666.576    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[17]|clk                                                         ;
; 16666.576 ; 16666.576    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[9]|clk                                                          ;
; 16666.580 ; 16666.580    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[0]|clk                                                          ;
; 16666.580 ; 16666.580    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[1]|clk                                                          ;
; 16666.580 ; 16666.580    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[2]|clk                                                          ;
; 16666.580 ; 16666.580    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[3]|clk                                                          ;
; 16666.580 ; 16666.580    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[4]|clk                                                          ;
; 16666.580 ; 16666.580    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[5]|clk                                                          ;
; 16666.580 ; 16666.580    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[6]|clk                                                          ;
; 16666.580 ; 16666.580    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[7]|clk                                                          ;
; 16666.580 ; 16666.580    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[8]|clk                                                          ;
; 16666.581 ; 16666.581    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|keyer_out|clk                                                         ;
; 16666.615 ; 16666.799    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|keyer_out                                                      ;
; 16666.617 ; 16666.801    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[0]                                                       ;
; 16666.617 ; 16666.801    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[1]                                                       ;
; 16666.617 ; 16666.801    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[2]                                                       ;
; 16666.617 ; 16666.801    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[3]                                                       ;
; 16666.617 ; 16666.801    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[4]                                                       ;
; 16666.617 ; 16666.801    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[5]                                                       ;
; 16666.617 ; 16666.801    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[6]                                                       ;
; 16666.617 ; 16666.801    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[7]                                                       ;
; 16666.617 ; 16666.801    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[8]                                                       ;
; 16666.619 ; 16666.803    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[10]                                                      ;
; 16666.619 ; 16666.803    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[11]                                                      ;
; 16666.619 ; 16666.803    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[12]                                                      ;
; 16666.619 ; 16666.803    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[13]                                                      ;
; 16666.619 ; 16666.803    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[14]                                                      ;
; 16666.619 ; 16666.803    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[15]                                                      ;
; 16666.619 ; 16666.803    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[16]                                                      ;
; 16666.619 ; 16666.803    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[17]                                                      ;
; 16666.619 ; 16666.803    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[9]                                                       ;
; 16666.631 ; 16666.631    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; PLL_IAMBIC_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 16666.631 ; 16666.631    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; PLL_IAMBIC_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 16666.631 ; 16666.631    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|dash_memory|clk                                                       ;
; 16666.631 ; 16666.631    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|dot_memory|clk                                                        ;
; 16666.631 ; 16666.631    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|key_state.00000|clk                                                   ;
; 16666.631 ; 16666.631    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|key_state.DASHDELAY|clk                                               ;
; 16666.631 ; 16666.631    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|key_state.DASHHELD|clk                                                ;
; 16666.631 ; 16666.631    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|key_state.DOTDELAY|clk                                                ;
; 16666.631 ; 16666.631    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|key_state.DOTHELD|clk                                                 ;
; 16666.631 ; 16666.631    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|key_state.PREDASH|clk                                                 ;
; 16666.631 ; 16666.631    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|key_state.PREDOT|clk                                                  ;
; 16666.631 ; 16666.631    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|key_state.SENDDASH|clk                                                ;
; 16666.631 ; 16666.631    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|key_state.SENDDOT|clk                                                 ;
; 16666.700 ; 16666.700    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; PLL_IAMBIC_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 16666.700 ; 16666.700    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; PLL_IAMBIC_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 16666.700 ; 16666.700    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|dash_memory|clk                                                       ;
; 16666.700 ; 16666.700    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|dot_memory|clk                                                        ;
; 16666.700 ; 16666.700    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|key_state.00000|clk                                                   ;
; 16666.700 ; 16666.700    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|key_state.DASHDELAY|clk                                               ;
; 16666.700 ; 16666.700    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|key_state.DASHHELD|clk                                                ;
; 16666.700 ; 16666.700    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|key_state.DOTDELAY|clk                                                ;
+-----------+--------------+----------------+------------------+-------------------------------------------------------------+------------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                ;
+------------------+------------+--------+--------+------------+-------------------------------------------------------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                             ;
+------------------+------------+--------+--------+------------+-------------------------------------------------------------+
; KEY_DASH         ; clk_10mhz  ; 11.169 ; 10.859 ; Rise       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ;
; KEY_DOT          ; clk_10mhz  ; 10.232 ; 9.993  ; Rise       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ;
; ad9866_adio[*]   ; ad9866_clk ; 2.179  ; 2.156  ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[0]  ; ad9866_clk ; 1.955  ; 2.057  ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[1]  ; ad9866_clk ; 2.037  ; 2.127  ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[2]  ; ad9866_clk ; 1.545  ; 1.649  ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[3]  ; ad9866_clk ; 1.939  ; 1.920  ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[4]  ; ad9866_clk ; 1.840  ; 1.899  ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[5]  ; ad9866_clk ; 1.909  ; 1.924  ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[6]  ; ad9866_clk ; 1.646  ; 1.687  ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[7]  ; ad9866_clk ; 2.117  ; 2.156  ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[8]  ; ad9866_clk ; 2.132  ; 2.084  ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[9]  ; ad9866_clk ; 2.108  ; 2.132  ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[10] ; ad9866_clk ; 2.035  ; 2.110  ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[11] ; ad9866_clk ; 2.179  ; 2.116  ; Rise       ; ad9866_clk                                                  ;
; spi_ce[*]        ; spi_sck    ; 1.245  ; 1.184  ; Rise       ; spi_sck                                                     ;
;  spi_ce[0]       ; spi_sck    ; 1.245  ; 1.184  ; Rise       ; spi_sck                                                     ;
;  spi_ce[1]       ; spi_sck    ; 1.218  ; 1.112  ; Rise       ; spi_sck                                                     ;
; spi_mosi         ; spi_sck    ; 3.636  ; 3.490  ; Rise       ; spi_sck                                                     ;
; spi_ce[*]        ; spi_sck    ; 2.495  ; 2.356  ; Fall       ; spi_sck                                                     ;
;  spi_ce[0]       ; spi_sck    ; 2.385  ; 2.356  ; Fall       ; spi_sck                                                     ;
;  spi_ce[1]       ; spi_sck    ; 2.495  ; 2.282  ; Fall       ; spi_sck                                                     ;
+------------------+------------+--------+--------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                 ;
+------------------+------------+--------+--------+------------+-------------------------------------------------------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                             ;
+------------------+------------+--------+--------+------------+-------------------------------------------------------------+
; KEY_DASH         ; clk_10mhz  ; -4.953 ; -5.082 ; Rise       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ;
; KEY_DOT          ; clk_10mhz  ; -4.789 ; -4.914 ; Rise       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ;
; ad9866_adio[*]   ; ad9866_clk ; -0.600 ; -0.607 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[0]  ; ad9866_clk ; -1.214 ; -1.323 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[1]  ; ad9866_clk ; -0.922 ; -0.980 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[2]  ; ad9866_clk ; -0.721 ; -0.849 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[3]  ; ad9866_clk ; -1.357 ; -1.376 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[4]  ; ad9866_clk ; -1.419 ; -1.472 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[5]  ; ad9866_clk ; -1.219 ; -1.228 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[6]  ; ad9866_clk ; -1.147 ; -1.178 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[7]  ; ad9866_clk ; -1.230 ; -1.280 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[8]  ; ad9866_clk ; -0.951 ; -0.899 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[9]  ; ad9866_clk ; -0.685 ; -0.773 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[10] ; ad9866_clk ; -0.600 ; -0.607 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[11] ; ad9866_clk ; -0.834 ; -0.867 ; Rise       ; ad9866_clk                                                  ;
; spi_ce[*]        ; spi_sck    ; -0.425 ; -0.345 ; Rise       ; spi_sck                                                     ;
;  spi_ce[0]       ; spi_sck    ; -0.425 ; -0.345 ; Rise       ; spi_sck                                                     ;
;  spi_ce[1]       ; spi_sck    ; -0.484 ; -0.457 ; Rise       ; spi_sck                                                     ;
; spi_mosi         ; spi_sck    ; -2.770 ; -2.761 ; Rise       ; spi_sck                                                     ;
; spi_ce[*]        ; spi_sck    ; -1.311 ; -1.481 ; Fall       ; spi_sck                                                     ;
;  spi_ce[0]       ; spi_sck    ; -1.311 ; -1.481 ; Fall       ; spi_sck                                                     ;
;  spi_ce[1]       ; spi_sck    ; -1.334 ; -1.490 ; Fall       ; spi_sck                                                     ;
+------------------+------------+--------+--------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                      ;
+------------------+------------+--------+--------+------------+-------------------------------------------------------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                             ;
+------------------+------------+--------+--------+------------+-------------------------------------------------------------+
; cw_ptt           ; clk_10mhz  ; 8.617  ; 8.026  ; Rise       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ;
; cw_ptt           ; clk_10mhz  ; 7.946  ; 7.229  ; Fall       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ;
; ad9866_rxclk     ; ad9866_clk ; 4.573  ; 4.530  ; Rise       ; ad9866_clk                                                  ;
; ad9866_txclk     ; ad9866_clk ; 4.573  ; 4.530  ; Rise       ; ad9866_clk                                                  ;
; rx1_FIFOEmpty    ; ad9866_clk ; 10.152 ; 9.918  ; Rise       ; ad9866_clk                                                  ;
; rx2_FIFOEmpty    ; ad9866_clk ; 10.656 ; 10.301 ; Rise       ; ad9866_clk                                                  ;
; txFIFOFull       ; ad9866_clk ; 10.219 ; 10.479 ; Rise       ; ad9866_clk                                                  ;
; ad9866_adio[*]   ; ad9866_clk ; 9.954  ; 10.113 ; Fall       ; ad9866_clk                                                  ;
;  ad9866_adio[0]  ; ad9866_clk ; 7.368  ; 7.323  ; Fall       ; ad9866_clk                                                  ;
;  ad9866_adio[1]  ; ad9866_clk ; 8.647  ; 8.539  ; Fall       ; ad9866_clk                                                  ;
;  ad9866_adio[2]  ; ad9866_clk ; 7.393  ; 7.348  ; Fall       ; ad9866_clk                                                  ;
;  ad9866_adio[3]  ; ad9866_clk ; 7.390  ; 7.347  ; Fall       ; ad9866_clk                                                  ;
;  ad9866_adio[4]  ; ad9866_clk ; 7.440  ; 7.412  ; Fall       ; ad9866_clk                                                  ;
;  ad9866_adio[5]  ; ad9866_clk ; 7.455  ; 7.412  ; Fall       ; ad9866_clk                                                  ;
;  ad9866_adio[6]  ; ad9866_clk ; 8.380  ; 8.197  ; Fall       ; ad9866_clk                                                  ;
;  ad9866_adio[7]  ; ad9866_clk ; 8.478  ; 8.323  ; Fall       ; ad9866_clk                                                  ;
;  ad9866_adio[8]  ; ad9866_clk ; 8.556  ; 8.418  ; Fall       ; ad9866_clk                                                  ;
;  ad9866_adio[9]  ; ad9866_clk ; 8.393  ; 8.223  ; Fall       ; ad9866_clk                                                  ;
;  ad9866_adio[10] ; ad9866_clk ; 9.954  ; 10.113 ; Fall       ; ad9866_clk                                                  ;
;  ad9866_adio[11] ; ad9866_clk ; 8.080  ; 7.969  ; Fall       ; ad9866_clk                                                  ;
; ad9866_rxclk     ; ad9866_clk ; 4.573  ; 4.530  ; Fall       ; ad9866_clk                                                  ;
; ad9866_txclk     ; ad9866_clk ; 4.573  ; 4.530  ; Fall       ; ad9866_clk                                                  ;
; spi_miso         ; spi_sck    ; 12.966 ; 12.640 ; Fall       ; spi_sck                                                     ;
+------------------+------------+--------+--------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                              ;
+------------------+------------+--------+--------+------------+-------------------------------------------------------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                             ;
+------------------+------------+--------+--------+------------+-------------------------------------------------------------+
; cw_ptt           ; clk_10mhz  ; 7.922  ; 7.335  ; Rise       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ;
; cw_ptt           ; clk_10mhz  ; 7.315  ; 6.624  ; Fall       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ;
; ad9866_rxclk     ; ad9866_clk ; 4.510  ; 4.473  ; Rise       ; ad9866_clk                                                  ;
; ad9866_txclk     ; ad9866_clk ; 4.510  ; 4.473  ; Rise       ; ad9866_clk                                                  ;
; rx1_FIFOEmpty    ; ad9866_clk ; 8.565  ; 8.390  ; Rise       ; ad9866_clk                                                  ;
; rx2_FIFOEmpty    ; ad9866_clk ; 9.103  ; 8.814  ; Rise       ; ad9866_clk                                                  ;
; txFIFOFull       ; ad9866_clk ; 8.450  ; 8.683  ; Rise       ; ad9866_clk                                                  ;
; ad9866_adio[*]   ; ad9866_clk ; 7.198  ; 7.154  ; Fall       ; ad9866_clk                                                  ;
;  ad9866_adio[0]  ; ad9866_clk ; 7.198  ; 7.154  ; Fall       ; ad9866_clk                                                  ;
;  ad9866_adio[1]  ; ad9866_clk ; 8.423  ; 8.320  ; Fall       ; ad9866_clk                                                  ;
;  ad9866_adio[2]  ; ad9866_clk ; 7.221  ; 7.177  ; Fall       ; ad9866_clk                                                  ;
;  ad9866_adio[3]  ; ad9866_clk ; 7.218  ; 7.176  ; Fall       ; ad9866_clk                                                  ;
;  ad9866_adio[4]  ; ad9866_clk ; 7.266  ; 7.239  ; Fall       ; ad9866_clk                                                  ;
;  ad9866_adio[5]  ; ad9866_clk ; 7.281  ; 7.239  ; Fall       ; ad9866_clk                                                  ;
;  ad9866_adio[6]  ; ad9866_clk ; 8.162  ; 7.985  ; Fall       ; ad9866_clk                                                  ;
;  ad9866_adio[7]  ; ad9866_clk ; 8.263  ; 8.114  ; Fall       ; ad9866_clk                                                  ;
;  ad9866_adio[8]  ; ad9866_clk ; 8.338  ; 8.206  ; Fall       ; ad9866_clk                                                  ;
;  ad9866_adio[9]  ; ad9866_clk ; 8.174  ; 8.011  ; Fall       ; ad9866_clk                                                  ;
;  ad9866_adio[10] ; ad9866_clk ; 9.783  ; 9.944  ; Fall       ; ad9866_clk                                                  ;
;  ad9866_adio[11] ; ad9866_clk ; 7.881  ; 7.774  ; Fall       ; ad9866_clk                                                  ;
; ad9866_rxclk     ; ad9866_clk ; 4.510  ; 4.473  ; Fall       ; ad9866_clk                                                  ;
; ad9866_txclk     ; ad9866_clk ; 4.510  ; 4.473  ; Fall       ; ad9866_clk                                                  ;
; spi_miso         ; spi_sck    ; 11.065 ; 11.072 ; Fall       ; spi_sck                                                     ;
+------------------+------------+--------+--------+------------+-------------------------------------------------------------+


+------------------------------------------------------------------+
; Propagation Delay                                                ;
+------------+-----------------+--------+--------+--------+--------+
; Input Port ; Output Port     ; RR     ; RF     ; FR     ; FF     ;
+------------+-----------------+--------+--------+--------+--------+
; KEY_DASH   ; key_dash_rpi    ; 7.778  ;        ;        ; 7.942  ;
; KEY_DOT    ; key_dot_rpi     ; 8.005  ;        ;        ; 8.006  ;
; ptt_in     ; DEBUG_LED4      ; 12.661 ; 11.985 ; 12.607 ; 11.969 ;
; ptt_in     ; ad9866_adio[0]  ; 9.487  ; 9.111  ; 9.467  ; 9.091  ;
; ptt_in     ; ad9866_adio[1]  ; 9.484  ; 9.108  ; 9.446  ; 9.070  ;
; ptt_in     ; ad9866_adio[2]  ; 9.100  ; 8.724  ; 9.106  ; 8.730  ;
; ptt_in     ; ad9866_adio[3]  ; 9.100  ; 8.724  ; 9.106  ; 8.730  ;
; ptt_in     ; ad9866_adio[4]  ; 8.721  ; 8.345  ; 8.728  ; 8.352  ;
; ptt_in     ; ad9866_adio[5]  ; 8.721  ; 8.345  ; 8.728  ; 8.352  ;
; ptt_in     ; ad9866_adio[6]  ; 8.715  ; 8.339  ; 8.714  ; 8.338  ;
; ptt_in     ; ad9866_adio[7]  ; 8.715  ; 8.339  ; 8.714  ; 8.338  ;
; ptt_in     ; ad9866_adio[8]  ; 8.322  ; 7.946  ; 8.406  ; 8.030  ;
; ptt_in     ; ad9866_adio[9]  ; 8.322  ; 7.946  ; 8.406  ; 8.030  ;
; ptt_in     ; ad9866_adio[10] ; 8.330  ; 7.954  ; 8.396  ; 8.020  ;
; ptt_in     ; ad9866_adio[11] ; 8.318  ; 7.942  ; 8.384  ; 8.008  ;
; ptt_in     ; ad9866_rxen     ;        ; 12.351 ; 12.470 ;        ;
; ptt_in     ; ad9866_txen     ; 9.767  ;        ;        ; 9.682  ;
; ptt_in     ; ptt_out         ; 7.439  ;        ;        ; 7.374  ;
+------------+-----------------+--------+--------+--------+--------+


+------------------------------------------------------------------+
; Minimum Propagation Delay                                        ;
+------------+-----------------+--------+--------+--------+--------+
; Input Port ; Output Port     ; RR     ; RF     ; FR     ; FF     ;
+------------+-----------------+--------+--------+--------+--------+
; KEY_DASH   ; key_dash_rpi    ; 7.588  ;        ;        ; 7.749  ;
; KEY_DOT    ; key_dot_rpi     ; 7.806  ;        ;        ; 7.810  ;
; ptt_in     ; DEBUG_LED4      ; 12.278 ; 11.624 ; 12.229 ; 11.611 ;
; ptt_in     ; ad9866_adio[0]  ; 9.140  ; 8.779  ; 9.122  ; 8.761  ;
; ptt_in     ; ad9866_adio[1]  ; 9.137  ; 8.776  ; 9.102  ; 8.741  ;
; ptt_in     ; ad9866_adio[2]  ; 8.768  ; 8.407  ; 8.776  ; 8.415  ;
; ptt_in     ; ad9866_adio[3]  ; 8.768  ; 8.407  ; 8.776  ; 8.415  ;
; ptt_in     ; ad9866_adio[4]  ; 8.405  ; 8.044  ; 8.413  ; 8.052  ;
; ptt_in     ; ad9866_adio[5]  ; 8.405  ; 8.044  ; 8.413  ; 8.052  ;
; ptt_in     ; ad9866_adio[6]  ; 8.400  ; 8.039  ; 8.399  ; 8.038  ;
; ptt_in     ; ad9866_adio[7]  ; 8.400  ; 8.039  ; 8.399  ; 8.038  ;
; ptt_in     ; ad9866_adio[8]  ; 8.022  ; 7.661  ; 8.105  ; 7.744  ;
; ptt_in     ; ad9866_adio[9]  ; 8.022  ; 7.661  ; 8.105  ; 7.744  ;
; ptt_in     ; ad9866_adio[10] ; 8.030  ; 7.669  ; 8.094  ; 7.733  ;
; ptt_in     ; ad9866_adio[11] ; 8.019  ; 7.658  ; 8.083  ; 7.722  ;
; ptt_in     ; ad9866_rxen     ;        ; 12.090 ; 12.213 ;        ;
; ptt_in     ; ad9866_txen     ; 9.506  ;        ;        ; 9.425  ;
; ptt_in     ; ptt_out         ; 7.265  ;        ;        ; 7.203  ;
+------------+-----------------+--------+--------+--------+--------+


----------------
; MTBF Summary ;
----------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 36
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 14.843 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.7
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; Source Node                                                                               ; Synchronization Node                                                                                                                 ; Worst-Case MTBF (Years) ; Typical MTBF (Years)   ; Included in Design MTBF ;
+-------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[6]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[6]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[5]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[5]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[8]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[8]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[9]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[9]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[7]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[7]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[10] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[10]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[4]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[4]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[0]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[0]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[1]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[1]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[2]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[2]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[11] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[11]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[3]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[3]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[8]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[8]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[11]       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[11] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[9]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[9]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[6]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[6]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[10]       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[10] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[8]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[8]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[10]         ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[10]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[5]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[5]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[11]         ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[11]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[7]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[7]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[2]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[2]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[9]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[9]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[3]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[3]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[2]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[2]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[6]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[6]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[5]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[5]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[4]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[4]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[3]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[3]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[7]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[7]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[4]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[4]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[0]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[0]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[1]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[1]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[0]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[0]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[1]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[1]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
+-------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 14.843                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[6] ;                        ;              ;                  ; 12.533       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[6] ;                        ;              ;                  ; 2.310        ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 14.941                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[5] ;                        ;              ;                  ; 11.780       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[5] ;                        ;              ;                  ; 3.161        ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[8] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 15.142                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[8]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[8] ;                        ;              ;                  ; 12.534       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[8] ;                        ;              ;                  ; 2.608        ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[9] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 15.324                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[9]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[9] ;                        ;              ;                  ; 12.740       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[9] ;                        ;              ;                  ; 2.584        ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 15.333                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[7] ;                        ;              ;                  ; 12.371       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[7] ;                        ;              ;                  ; 2.962        ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[10]                                          ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[10] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                             ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 15.581                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[10]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[10] ;                        ;              ;                  ; 12.533       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[10] ;                        ;              ;                  ; 3.048        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 15.716                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[4] ;                        ;              ;                  ; 12.531       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[4] ;                        ;              ;                  ; 3.185        ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 15.724                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[0] ;                        ;              ;                  ; 12.532       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[0] ;                        ;              ;                  ; 3.192        ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 15.909                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[1] ;                        ;              ;                  ; 12.739       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[1] ;                        ;              ;                  ; 3.170        ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 15.994                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[2] ;                        ;              ;                  ; 12.532       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[2] ;                        ;              ;                  ; 3.462        ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[11]                                          ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[11] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                             ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 16.112                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[11]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[11] ;                        ;              ;                  ; 12.531       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[11] ;                        ;              ;                  ; 3.581        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 16.176                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[3] ;                        ;              ;                  ; 12.736       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[3] ;                        ;              ;                  ; 3.440        ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[8] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                              ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 110.492                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                  ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                          ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[8]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[8] ;                        ;              ;                  ; 12.736       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe16a[8] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe17a[8] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe18a[8] ;                        ;              ;                  ; 12.142       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe19a[8] ;                        ;              ;                  ; 12.743       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe20a[8] ;                        ;              ;                  ; 12.742       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe21a[8] ;                        ;              ;                  ; 12.743       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe22a[8] ;                        ;              ;                  ; 11.744       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|ws_dgrp_reg[8]                                              ;                        ;              ;                  ; 10.168       ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[11]                                                  ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[11] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                               ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                 ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                          ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                          ; 110.698                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                             ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                          ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                   ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                 ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                           ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                   ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[11]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                             ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[11] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe16a[11] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe17a[11] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe18a[11] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe19a[11] ;                        ;              ;                  ; 12.736       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe20a[11] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe21a[11] ;                        ;              ;                  ; 11.930       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe22a[11] ;                        ;              ;                  ; 12.568       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|ws_dgrp_reg[11]                                              ;                        ;              ;                  ; 9.774        ;
+---------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[9]                                                  ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[9] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                              ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 111.249                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                  ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                          ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[9]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[9] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe16a[9] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe17a[9] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe18a[9] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe19a[9] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe20a[9] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe21a[9] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe22a[9] ;                        ;              ;                  ; 11.979       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|ws_dgrp_reg[9]                                              ;                        ;              ;                  ; 10.101       ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                              ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 111.318                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                  ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                          ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[6] ;                        ;              ;                  ; 12.569       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe16a[6] ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe17a[6] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe18a[6] ;                        ;              ;                  ; 12.568       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe19a[6] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe20a[6] ;                        ;              ;                  ; 12.570       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe21a[6] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe22a[6] ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|ws_dgrp_reg[6]                                              ;                        ;              ;                  ; 9.917        ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[10]                                                  ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[10] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                               ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                 ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                          ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                          ; 111.686                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                             ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                          ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                   ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                 ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                           ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                   ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[10]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                             ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[10] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe16a[10] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe17a[10] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe18a[10] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe19a[10] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe20a[10] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe21a[10] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe22a[10] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|ws_dgrp_reg[10]                                              ;                        ;              ;                  ; 9.778        ;
+---------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[8] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 112.020                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[8]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[8] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe16a[8] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe17a[8] ;                        ;              ;                  ; 12.736       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe18a[8] ;                        ;              ;                  ; 12.568       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe19a[8] ;                        ;              ;                  ; 12.005       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe20a[8] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe21a[8] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe22a[8] ;                        ;              ;                  ; 12.531       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|ws_dgrp_reg[8]                                              ;                        ;              ;                  ; 11.229       ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[10]                                                  ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[10] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                             ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 112.037                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[10]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[10] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe16a[10] ;                        ;              ;                  ; 12.741       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe17a[10] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe18a[10] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe19a[10] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe20a[10] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe21a[10] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe22a[10] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|ws_dgrp_reg[10]                                              ;                        ;              ;                  ; 10.132       ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                              ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 112.098                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                  ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                          ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[5] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe16a[5] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe17a[5] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe18a[5] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe19a[5] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe20a[5] ;                        ;              ;                  ; 12.567       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe21a[5] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe22a[5] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|ws_dgrp_reg[5]                                              ;                        ;              ;                  ; 10.365       ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[11]                                                  ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[11] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                             ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 112.121                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[11]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[11] ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe16a[11] ;                        ;              ;                  ; 12.736       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe17a[11] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe18a[11] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe19a[11] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe20a[11] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe21a[11] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe22a[11] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|ws_dgrp_reg[11]                                              ;                        ;              ;                  ; 10.218       ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                              ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 112.191                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                  ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                          ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[7] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe16a[7] ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe17a[7] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe18a[7] ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe19a[7] ;                        ;              ;                  ; 12.314       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe20a[7] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe21a[7] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe22a[7] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|ws_dgrp_reg[7]                                              ;                        ;              ;                  ; 10.707       ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                              ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 112.217                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                  ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                          ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[2] ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe16a[2] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe17a[2] ;                        ;              ;                  ; 12.517       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe18a[2] ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe19a[2] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe20a[2] ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe21a[2] ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe22a[2] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|ws_dgrp_reg[2]                                              ;                        ;              ;                  ; 10.525       ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[9]                                                  ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[9] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 112.411                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[9]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[9] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe16a[9] ;                        ;              ;                  ; 12.741       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe17a[9] ;                        ;              ;                  ; 12.743       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe18a[9] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe19a[9] ;                        ;              ;                  ; 12.741       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe20a[9] ;                        ;              ;                  ; 12.741       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe21a[9] ;                        ;              ;                  ; 12.061       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe22a[9] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|ws_dgrp_reg[9]                                              ;                        ;              ;                  ; 11.168       ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #25: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                              ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 112.465                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                  ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                          ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[3] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe16a[3] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe17a[3] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe18a[3] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe19a[3] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe20a[3] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe21a[3] ;                        ;              ;                  ; 12.566       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe22a[3] ;                        ;              ;                  ; 11.431       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|ws_dgrp_reg[3]                                              ;                        ;              ;                  ; 12.039       ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #26: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 112.480                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[2] ;                        ;              ;                  ; 12.564       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe16a[2] ;                        ;              ;                  ; 12.736       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe17a[2] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe18a[2] ;                        ;              ;                  ; 12.736       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe19a[2] ;                        ;              ;                  ; 12.564       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe20a[2] ;                        ;              ;                  ; 12.734       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe21a[2] ;                        ;              ;                  ; 12.564       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe22a[2] ;                        ;              ;                  ; 11.855       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|ws_dgrp_reg[2]                                              ;                        ;              ;                  ; 11.990       ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #27: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 112.513                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[6] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe16a[6] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe17a[6] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe18a[6] ;                        ;              ;                  ; 12.000       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe19a[6] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe20a[6] ;                        ;              ;                  ; 12.565       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe21a[6] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe22a[6] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|ws_dgrp_reg[6]                                              ;                        ;              ;                  ; 11.520       ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #28: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 112.587                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[5] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe16a[5] ;                        ;              ;                  ; 12.736       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe17a[5] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe18a[5] ;                        ;              ;                  ; 12.567       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe19a[5] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe20a[5] ;                        ;              ;                  ; 12.566       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe21a[5] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe22a[5] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|ws_dgrp_reg[5]                                              ;                        ;              ;                  ; 11.026       ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #29: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                              ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 112.665                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                  ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                          ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[4] ;                        ;              ;                  ; 12.736       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe16a[4] ;                        ;              ;                  ; 12.735       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe17a[4] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe18a[4] ;                        ;              ;                  ; 12.736       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe19a[4] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe20a[4] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe21a[4] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe22a[4] ;                        ;              ;                  ; 12.566       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|ws_dgrp_reg[4]                                              ;                        ;              ;                  ; 10.940       ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #30: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 112.902                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[3] ;                        ;              ;                  ; 12.735       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe16a[3] ;                        ;              ;                  ; 12.734       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe17a[3] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe18a[3] ;                        ;              ;                  ; 12.736       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe19a[3] ;                        ;              ;                  ; 12.736       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe20a[3] ;                        ;              ;                  ; 12.252       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe21a[3] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe22a[3] ;                        ;              ;                  ; 12.061       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|ws_dgrp_reg[3]                                              ;                        ;              ;                  ; 12.171       ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #31: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 112.928                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[7] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe16a[7] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe17a[7] ;                        ;              ;                  ; 12.565       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe18a[7] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe19a[7] ;                        ;              ;                  ; 12.735       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe20a[7] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe21a[7] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe22a[7] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|ws_dgrp_reg[7]                                              ;                        ;              ;                  ; 11.201       ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #32: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 113.143                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[4] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe16a[4] ;                        ;              ;                  ; 12.736       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe17a[4] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe18a[4] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe19a[4] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe20a[4] ;                        ;              ;                  ; 12.736       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe21a[4] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe22a[4] ;                        ;              ;                  ; 12.011       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|ws_dgrp_reg[4]                                              ;                        ;              ;                  ; 11.969       ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #33: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 113.460                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[0] ;                        ;              ;                  ; 12.741       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe16a[0] ;                        ;              ;                  ; 12.531       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe17a[0] ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe18a[0] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe19a[0] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe20a[0] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe21a[0] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe22a[0] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|ws_dgrp_reg[0]                                              ;                        ;              ;                  ; 11.756       ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #34: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 113.631                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[1] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe16a[1] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe17a[1] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe18a[1] ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe19a[1] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe20a[1] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe21a[1] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe22a[1] ;                        ;              ;                  ; 12.089       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|ws_dgrp_reg[1]                                              ;                        ;              ;                  ; 12.373       ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #35: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                              ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 113.841                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                  ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                          ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[0] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe16a[0] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe17a[0] ;                        ;              ;                  ; 12.566       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe18a[0] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe19a[0] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe20a[0] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe21a[0] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe22a[0] ;                        ;              ;                  ; 12.736       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|ws_dgrp_reg[0]                                              ;                        ;              ;                  ; 12.114       ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #36: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                              ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 114.468                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                  ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                          ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[1] ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe16a[1] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe17a[1] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe18a[1] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe19a[1] ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe20a[1] ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe21a[1] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe22a[1] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|ws_dgrp_reg[1]                                              ;                        ;              ;                  ; 12.555       ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                     ;
+-------------------------------------------------------------+----------+---------------+
; Clock                                                       ; Slack    ; End Point TNS ;
+-------------------------------------------------------------+----------+---------------+
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; -47.062  ; -1133.204     ;
; spi_sck                                                     ; 0.711    ; 0.000         ;
; ad9866_clk                                                  ; 1.694    ; 0.000         ;
; spi_ce0                                                     ; 1.782    ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done                           ; 2.588    ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done                            ; 2.750    ; 0.000         ;
; virt_ad9866_rxclk                                           ; 28.631   ; 0.000         ;
; clk_10mhz                                                   ; 97.452   ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1039.366 ; 0.000         ;
; spi_ce1                                                     ; 2498.389 ; 0.000         ;
+-------------------------------------------------------------+----------+---------------+


+--------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                    ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; spi_sck                                                     ; -0.010 ; -0.080        ;
; spi_slave:spi_slave_rx2_inst|done                           ; 0.014  ; 0.000         ;
; ad9866_clk                                                  ; 0.043  ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done                            ; 0.068  ; 0.000         ;
; spi_ce0                                                     ; 0.159  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.175  ; 0.000         ;
; spi_ce1                                                     ; 0.185  ; 0.000         ;
; clk_10mhz                                                   ; 0.186  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.187  ; 0.000         ;
; virt_ad9866_rxclk                                           ; 11.467 ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                        ;
+-------------------------------------------------------------+-----------+---------------+
; Clock                                                       ; Slack     ; End Point TNS ;
+-------------------------------------------------------------+-----------+---------------+
; ad9866_clk                                                  ; 3.106     ; 0.000         ;
; ad9866_rxclk                                                ; 3.106     ; 0.000         ;
; ad9866_txclk                                                ; 3.106     ; 0.000         ;
; spi_sck                                                     ; 31.017    ; 0.000         ;
; clk_10mhz                                                   ; 49.243    ; 0.000         ;
; spi_ce0                                                     ; 1249.049  ; 0.000         ;
; spi_ce1                                                     ; 1249.212  ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done                           ; 1249.739  ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done                            ; 1249.759  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2603.917  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 16666.449 ; 0.000         ;
+-------------------------------------------------------------+-----------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                 ;
+---------+-------------+----------------------------------------+-----------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node   ; To Node                                ; Launch Clock                      ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------+----------------------------------------+-----------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; -47.062 ; cw_speed[5] ; iambic:iambic_inst|delay[6]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.363     ; 45.627     ;
; -47.062 ; cw_speed[5] ; iambic:iambic_inst|delay[2]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.363     ; 45.627     ;
; -47.062 ; cw_speed[5] ; iambic:iambic_inst|delay[1]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.363     ; 45.627     ;
; -47.062 ; cw_speed[5] ; iambic:iambic_inst|delay[3]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.363     ; 45.627     ;
; -47.062 ; cw_speed[5] ; iambic:iambic_inst|delay[7]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.363     ; 45.627     ;
; -47.062 ; cw_speed[5] ; iambic:iambic_inst|delay[4]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.363     ; 45.627     ;
; -47.062 ; cw_speed[5] ; iambic:iambic_inst|delay[5]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.363     ; 45.627     ;
; -47.062 ; cw_speed[5] ; iambic:iambic_inst|delay[8]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.363     ; 45.627     ;
; -47.062 ; cw_speed[5] ; iambic:iambic_inst|delay[0]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.363     ; 45.627     ;
; -47.038 ; cw_speed[4] ; iambic:iambic_inst|delay[6]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.359     ; 45.607     ;
; -47.038 ; cw_speed[4] ; iambic:iambic_inst|delay[2]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.359     ; 45.607     ;
; -47.038 ; cw_speed[4] ; iambic:iambic_inst|delay[1]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.359     ; 45.607     ;
; -47.038 ; cw_speed[4] ; iambic:iambic_inst|delay[3]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.359     ; 45.607     ;
; -47.038 ; cw_speed[4] ; iambic:iambic_inst|delay[7]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.359     ; 45.607     ;
; -47.038 ; cw_speed[4] ; iambic:iambic_inst|delay[4]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.359     ; 45.607     ;
; -47.038 ; cw_speed[4] ; iambic:iambic_inst|delay[5]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.359     ; 45.607     ;
; -47.038 ; cw_speed[4] ; iambic:iambic_inst|delay[8]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.359     ; 45.607     ;
; -47.038 ; cw_speed[4] ; iambic:iambic_inst|delay[0]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.359     ; 45.607     ;
; -46.944 ; cw_speed[5] ; iambic:iambic_inst|key_state.DASHDELAY ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.557     ; 45.315     ;
; -46.920 ; cw_speed[4] ; iambic:iambic_inst|key_state.DASHDELAY ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.553     ; 45.295     ;
; -46.859 ; cw_speed[5] ; iambic:iambic_inst|key_state.SENDDASH  ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.556     ; 45.231     ;
; -46.835 ; cw_speed[4] ; iambic:iambic_inst|key_state.SENDDASH  ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.552     ; 45.211     ;
; -46.830 ; cw_speed[5] ; iambic:iambic_inst|delay[9]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.382     ; 45.376     ;
; -46.830 ; cw_speed[5] ; iambic:iambic_inst|delay[10]           ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.382     ; 45.376     ;
; -46.830 ; cw_speed[5] ; iambic:iambic_inst|delay[11]           ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.382     ; 45.376     ;
; -46.830 ; cw_speed[5] ; iambic:iambic_inst|delay[15]           ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.382     ; 45.376     ;
; -46.830 ; cw_speed[5] ; iambic:iambic_inst|delay[12]           ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.382     ; 45.376     ;
; -46.830 ; cw_speed[5] ; iambic:iambic_inst|delay[13]           ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.382     ; 45.376     ;
; -46.830 ; cw_speed[5] ; iambic:iambic_inst|delay[14]           ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.382     ; 45.376     ;
; -46.830 ; cw_speed[5] ; iambic:iambic_inst|delay[17]           ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.382     ; 45.376     ;
; -46.830 ; cw_speed[5] ; iambic:iambic_inst|delay[16]           ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.382     ; 45.376     ;
; -46.808 ; cw_speed[3] ; iambic:iambic_inst|delay[6]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.358     ; 45.378     ;
; -46.808 ; cw_speed[3] ; iambic:iambic_inst|delay[2]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.358     ; 45.378     ;
; -46.808 ; cw_speed[3] ; iambic:iambic_inst|delay[1]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.358     ; 45.378     ;
; -46.808 ; cw_speed[3] ; iambic:iambic_inst|delay[3]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.358     ; 45.378     ;
; -46.808 ; cw_speed[3] ; iambic:iambic_inst|delay[7]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.358     ; 45.378     ;
; -46.808 ; cw_speed[3] ; iambic:iambic_inst|delay[4]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.358     ; 45.378     ;
; -46.808 ; cw_speed[3] ; iambic:iambic_inst|delay[5]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.358     ; 45.378     ;
; -46.808 ; cw_speed[3] ; iambic:iambic_inst|delay[8]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.358     ; 45.378     ;
; -46.808 ; cw_speed[3] ; iambic:iambic_inst|delay[0]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.358     ; 45.378     ;
; -46.806 ; cw_speed[4] ; iambic:iambic_inst|delay[9]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.378     ; 45.356     ;
; -46.806 ; cw_speed[4] ; iambic:iambic_inst|delay[10]           ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.378     ; 45.356     ;
; -46.806 ; cw_speed[4] ; iambic:iambic_inst|delay[11]           ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.378     ; 45.356     ;
; -46.806 ; cw_speed[4] ; iambic:iambic_inst|delay[15]           ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.378     ; 45.356     ;
; -46.806 ; cw_speed[4] ; iambic:iambic_inst|delay[12]           ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.378     ; 45.356     ;
; -46.806 ; cw_speed[4] ; iambic:iambic_inst|delay[13]           ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.378     ; 45.356     ;
; -46.806 ; cw_speed[4] ; iambic:iambic_inst|delay[14]           ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.378     ; 45.356     ;
; -46.806 ; cw_speed[4] ; iambic:iambic_inst|delay[17]           ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.378     ; 45.356     ;
; -46.806 ; cw_speed[4] ; iambic:iambic_inst|delay[16]           ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.378     ; 45.356     ;
; -46.777 ; cw_speed[2] ; iambic:iambic_inst|delay[6]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.358     ; 45.347     ;
; -46.777 ; cw_speed[2] ; iambic:iambic_inst|delay[2]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.358     ; 45.347     ;
; -46.777 ; cw_speed[2] ; iambic:iambic_inst|delay[1]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.358     ; 45.347     ;
; -46.777 ; cw_speed[2] ; iambic:iambic_inst|delay[3]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.358     ; 45.347     ;
; -46.777 ; cw_speed[2] ; iambic:iambic_inst|delay[7]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.358     ; 45.347     ;
; -46.777 ; cw_speed[2] ; iambic:iambic_inst|delay[4]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.358     ; 45.347     ;
; -46.777 ; cw_speed[2] ; iambic:iambic_inst|delay[5]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.358     ; 45.347     ;
; -46.777 ; cw_speed[2] ; iambic:iambic_inst|delay[8]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.358     ; 45.347     ;
; -46.777 ; cw_speed[2] ; iambic:iambic_inst|delay[0]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.358     ; 45.347     ;
; -46.762 ; cw_speed[1] ; iambic:iambic_inst|delay[6]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.358     ; 45.332     ;
; -46.762 ; cw_speed[1] ; iambic:iambic_inst|delay[2]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.358     ; 45.332     ;
; -46.762 ; cw_speed[1] ; iambic:iambic_inst|delay[1]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.358     ; 45.332     ;
; -46.762 ; cw_speed[1] ; iambic:iambic_inst|delay[3]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.358     ; 45.332     ;
; -46.762 ; cw_speed[1] ; iambic:iambic_inst|delay[7]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.358     ; 45.332     ;
; -46.762 ; cw_speed[1] ; iambic:iambic_inst|delay[4]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.358     ; 45.332     ;
; -46.762 ; cw_speed[1] ; iambic:iambic_inst|delay[5]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.358     ; 45.332     ;
; -46.762 ; cw_speed[1] ; iambic:iambic_inst|delay[8]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.358     ; 45.332     ;
; -46.762 ; cw_speed[1] ; iambic:iambic_inst|delay[0]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.358     ; 45.332     ;
; -46.749 ; cw_speed[5] ; iambic:iambic_inst|keyer_out           ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.366     ; 45.311     ;
; -46.725 ; cw_speed[4] ; iambic:iambic_inst|keyer_out           ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.362     ; 45.291     ;
; -46.690 ; cw_speed[3] ; iambic:iambic_inst|key_state.DASHDELAY ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.552     ; 45.066     ;
; -46.688 ; cw_speed[0] ; iambic:iambic_inst|delay[6]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.358     ; 45.258     ;
; -46.688 ; cw_speed[0] ; iambic:iambic_inst|delay[2]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.358     ; 45.258     ;
; -46.688 ; cw_speed[0] ; iambic:iambic_inst|delay[1]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.358     ; 45.258     ;
; -46.688 ; cw_speed[0] ; iambic:iambic_inst|delay[3]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.358     ; 45.258     ;
; -46.688 ; cw_speed[0] ; iambic:iambic_inst|delay[7]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.358     ; 45.258     ;
; -46.688 ; cw_speed[0] ; iambic:iambic_inst|delay[4]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.358     ; 45.258     ;
; -46.688 ; cw_speed[0] ; iambic:iambic_inst|delay[5]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.358     ; 45.258     ;
; -46.688 ; cw_speed[0] ; iambic:iambic_inst|delay[8]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.358     ; 45.258     ;
; -46.688 ; cw_speed[0] ; iambic:iambic_inst|delay[0]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.358     ; 45.258     ;
; -46.659 ; cw_speed[2] ; iambic:iambic_inst|key_state.DASHDELAY ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.552     ; 45.035     ;
; -46.644 ; cw_speed[1] ; iambic:iambic_inst|key_state.DASHDELAY ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.552     ; 45.020     ;
; -46.605 ; cw_speed[3] ; iambic:iambic_inst|key_state.SENDDASH  ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.551     ; 44.982     ;
; -46.576 ; cw_speed[3] ; iambic:iambic_inst|delay[9]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.377     ; 45.127     ;
; -46.576 ; cw_speed[3] ; iambic:iambic_inst|delay[10]           ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.377     ; 45.127     ;
; -46.576 ; cw_speed[3] ; iambic:iambic_inst|delay[11]           ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.377     ; 45.127     ;
; -46.576 ; cw_speed[3] ; iambic:iambic_inst|delay[15]           ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.377     ; 45.127     ;
; -46.576 ; cw_speed[3] ; iambic:iambic_inst|delay[12]           ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.377     ; 45.127     ;
; -46.576 ; cw_speed[3] ; iambic:iambic_inst|delay[13]           ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.377     ; 45.127     ;
; -46.576 ; cw_speed[3] ; iambic:iambic_inst|delay[14]           ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.377     ; 45.127     ;
; -46.576 ; cw_speed[3] ; iambic:iambic_inst|delay[17]           ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.377     ; 45.127     ;
; -46.576 ; cw_speed[3] ; iambic:iambic_inst|delay[16]           ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.377     ; 45.127     ;
; -46.574 ; cw_speed[2] ; iambic:iambic_inst|key_state.SENDDASH  ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.551     ; 44.951     ;
; -46.570 ; cw_speed[0] ; iambic:iambic_inst|key_state.DASHDELAY ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.552     ; 44.946     ;
; -46.559 ; cw_speed[1] ; iambic:iambic_inst|key_state.SENDDASH  ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.551     ; 44.936     ;
; -46.545 ; cw_speed[2] ; iambic:iambic_inst|delay[9]            ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.377     ; 45.096     ;
; -46.545 ; cw_speed[2] ; iambic:iambic_inst|delay[10]           ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.377     ; 45.096     ;
; -46.545 ; cw_speed[2] ; iambic:iambic_inst|delay[11]           ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.377     ; 45.096     ;
; -46.545 ; cw_speed[2] ; iambic:iambic_inst|delay[15]           ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.377     ; 45.096     ;
; -46.545 ; cw_speed[2] ; iambic:iambic_inst|delay[12]           ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.377     ; 45.096     ;
; -46.545 ; cw_speed[2] ; iambic:iambic_inst|delay[13]           ; spi_slave:spi_slave_rx2_inst|done ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.377     ; 45.096     ;
+---------+-------------+----------------------------------------+-----------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'spi_sck'                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                              ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.711 ; spi_ce[1]                                                                                              ; spi_slave:spi_slave_rx2_inst|nb[0]     ; spi_ce1      ; spi_sck     ; 2.000        ; 1.596      ; 2.862      ;
; 0.711 ; spi_ce[1]                                                                                              ; spi_slave:spi_slave_rx2_inst|nb[1]     ; spi_ce1      ; spi_sck     ; 2.000        ; 1.596      ; 2.862      ;
; 0.711 ; spi_ce[1]                                                                                              ; spi_slave:spi_slave_rx2_inst|nb[2]     ; spi_ce1      ; spi_sck     ; 2.000        ; 1.596      ; 2.862      ;
; 0.711 ; spi_ce[1]                                                                                              ; spi_slave:spi_slave_rx2_inst|nb[3]     ; spi_ce1      ; spi_sck     ; 2.000        ; 1.596      ; 2.862      ;
; 0.711 ; spi_ce[1]                                                                                              ; spi_slave:spi_slave_rx2_inst|nb[4]     ; spi_ce1      ; spi_sck     ; 2.000        ; 1.596      ; 2.862      ;
; 0.711 ; spi_ce[1]                                                                                              ; spi_slave:spi_slave_rx2_inst|nb[5]     ; spi_ce1      ; spi_sck     ; 2.000        ; 1.596      ; 2.862      ;
; 0.711 ; spi_ce[1]                                                                                              ; spi_slave:spi_slave_rx2_inst|nb[6]     ; spi_ce1      ; spi_sck     ; 2.000        ; 1.596      ; 2.862      ;
; 0.711 ; spi_ce[1]                                                                                              ; spi_slave:spi_slave_rx2_inst|done      ; spi_ce1      ; spi_sck     ; 2.000        ; 1.596      ; 2.862      ;
; 0.826 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[28] ; spi_slave:spi_slave_rx_inst|treg[28]   ; spi_ce0      ; spi_sck     ; 2.000        ; -0.227     ; 0.924      ;
; 0.830 ; spi_ce[0]                                                                                              ; spi_slave:spi_slave_rx_inst|rreg[29]   ; spi_ce0      ; spi_sck     ; 2.000        ; 0.980      ; 2.127      ;
; 0.830 ; spi_ce[0]                                                                                              ; spi_slave:spi_slave_rx_inst|rreg[27]   ; spi_ce0      ; spi_sck     ; 2.000        ; 0.980      ; 2.127      ;
; 0.830 ; spi_ce[0]                                                                                              ; spi_slave:spi_slave_rx_inst|rreg[26]   ; spi_ce0      ; spi_sck     ; 2.000        ; 0.980      ; 2.127      ;
; 0.830 ; spi_ce[0]                                                                                              ; spi_slave:spi_slave_rx_inst|rreg[25]   ; spi_ce0      ; spi_sck     ; 2.000        ; 0.980      ; 2.127      ;
; 0.830 ; spi_ce[0]                                                                                              ; spi_slave:spi_slave_rx_inst|rreg[14]   ; spi_ce0      ; spi_sck     ; 2.000        ; 0.980      ; 2.127      ;
; 0.861 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[45] ; spi_slave:spi_slave_rx_inst|treg[45]   ; spi_ce0      ; spi_sck     ; 2.000        ; -0.216     ; 0.900      ;
; 0.874 ; spi_ce[1]                                                                                              ; spi_slave:spi_slave_rx2_inst|rreg[40]  ; spi_ce1      ; spi_sck     ; 2.000        ; 0.995      ; 2.098      ;
; 0.874 ; spi_ce[1]                                                                                              ; spi_slave:spi_slave_rx2_inst|rreg[34]  ; spi_ce1      ; spi_sck     ; 2.000        ; 0.995      ; 2.098      ;
; 0.874 ; spi_ce[1]                                                                                              ; spi_slave:spi_slave_rx2_inst|rreg[32]  ; spi_ce1      ; spi_sck     ; 2.000        ; 0.995      ; 2.098      ;
; 0.874 ; spi_ce[1]                                                                                              ; spi_slave:spi_slave_rx2_inst|rreg[30]  ; spi_ce1      ; spi_sck     ; 2.000        ; 0.995      ; 2.098      ;
; 0.874 ; spi_ce[1]                                                                                              ; spi_slave:spi_slave_rx2_inst|rreg[29]  ; spi_ce1      ; spi_sck     ; 2.000        ; 0.995      ; 2.098      ;
; 0.874 ; spi_ce[1]                                                                                              ; spi_slave:spi_slave_rx2_inst|rreg[28]  ; spi_ce1      ; spi_sck     ; 2.000        ; 0.995      ; 2.098      ;
; 0.874 ; spi_ce[1]                                                                                              ; spi_slave:spi_slave_rx2_inst|rreg[27]  ; spi_ce1      ; spi_sck     ; 2.000        ; 0.995      ; 2.098      ;
; 0.874 ; spi_ce[1]                                                                                              ; spi_slave:spi_slave_rx2_inst|rreg[25]  ; spi_ce1      ; spi_sck     ; 2.000        ; 0.995      ; 2.098      ;
; 0.874 ; spi_ce[1]                                                                                              ; spi_slave:spi_slave_rx2_inst|rreg[7]   ; spi_ce1      ; spi_sck     ; 2.000        ; 0.995      ; 2.098      ;
; 0.874 ; spi_ce[1]                                                                                              ; spi_slave:spi_slave_rx2_inst|rreg[6]   ; spi_ce1      ; spi_sck     ; 2.000        ; 0.995      ; 2.098      ;
; 0.874 ; spi_ce[1]                                                                                              ; spi_slave:spi_slave_rx2_inst|rreg[5]   ; spi_ce1      ; spi_sck     ; 2.000        ; 0.995      ; 2.098      ;
; 0.874 ; spi_ce[1]                                                                                              ; spi_slave:spi_slave_rx2_inst|rreg[4]   ; spi_ce1      ; spi_sck     ; 2.000        ; 0.995      ; 2.098      ;
; 0.874 ; spi_ce[1]                                                                                              ; spi_slave:spi_slave_rx2_inst|rreg[3]   ; spi_ce1      ; spi_sck     ; 2.000        ; 0.995      ; 2.098      ;
; 0.874 ; spi_ce[1]                                                                                              ; spi_slave:spi_slave_rx2_inst|rreg[41]  ; spi_ce1      ; spi_sck     ; 2.000        ; 0.995      ; 2.098      ;
; 0.874 ; spi_ce[1]                                                                                              ; spi_slave:spi_slave_rx2_inst|rreg[46]  ; spi_ce1      ; spi_sck     ; 2.000        ; 0.995      ; 2.098      ;
; 0.885 ; spi_ce[0]                                                                                              ; spi_slave:spi_slave_rx_inst|rreg[30]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.006      ; 2.098      ;
; 0.885 ; spi_ce[0]                                                                                              ; spi_slave:spi_slave_rx_inst|rreg[16]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.006      ; 2.098      ;
; 0.885 ; spi_ce[0]                                                                                              ; spi_slave:spi_slave_rx_inst|rreg[6]    ; spi_ce0      ; spi_sck     ; 2.000        ; 1.006      ; 2.098      ;
; 0.885 ; spi_ce[0]                                                                                              ; spi_slave:spi_slave_rx_inst|rreg[5]    ; spi_ce0      ; spi_sck     ; 2.000        ; 1.006      ; 2.098      ;
; 0.885 ; spi_ce[0]                                                                                              ; spi_slave:spi_slave_rx_inst|rreg[4]    ; spi_ce0      ; spi_sck     ; 2.000        ; 1.006      ; 2.098      ;
; 0.885 ; spi_ce[0]                                                                                              ; spi_slave:spi_slave_rx_inst|rreg[3]    ; spi_ce0      ; spi_sck     ; 2.000        ; 1.006      ; 2.098      ;
; 0.885 ; spi_ce[0]                                                                                              ; spi_slave:spi_slave_rx_inst|rreg[2]    ; spi_ce0      ; spi_sck     ; 2.000        ; 1.006      ; 2.098      ;
; 0.885 ; spi_ce[0]                                                                                              ; spi_slave:spi_slave_rx_inst|rreg[1]    ; spi_ce0      ; spi_sck     ; 2.000        ; 1.006      ; 2.098      ;
; 0.885 ; spi_ce[0]                                                                                              ; spi_slave:spi_slave_rx_inst|rreg[0]    ; spi_ce0      ; spi_sck     ; 2.000        ; 1.006      ; 2.098      ;
; 0.885 ; spi_ce[1]                                                                                              ; spi_slave:spi_slave_rx2_inst|rreg[35]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.015      ; 2.107      ;
; 0.885 ; spi_ce[1]                                                                                              ; spi_slave:spi_slave_rx2_inst|rreg[9]   ; spi_ce1      ; spi_sck     ; 2.000        ; 1.015      ; 2.107      ;
; 0.888 ; spi_ce[0]                                                                                              ; spi_slave:spi_slave_rx_inst|rdata[28]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.126      ; 2.215      ;
; 0.888 ; spi_ce[0]                                                                                              ; spi_slave:spi_slave_rx_inst|rdata[23]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.126      ; 2.215      ;
; 0.888 ; spi_ce[0]                                                                                              ; spi_slave:spi_slave_rx_inst|rdata[22]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.126      ; 2.215      ;
; 0.888 ; spi_ce[0]                                                                                              ; spi_slave:spi_slave_rx_inst|rdata[11]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.126      ; 2.215      ;
; 0.888 ; spi_ce[0]                                                                                              ; spi_slave:spi_slave_rx_inst|rdata[10]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.126      ; 2.215      ;
; 0.888 ; spi_ce[0]                                                                                              ; spi_slave:spi_slave_rx_inst|rdata[9]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.126      ; 2.215      ;
; 0.902 ; spi_ce[0]                                                                                              ; spi_slave:spi_slave_rx_inst|rreg[13]   ; spi_ce0      ; spi_sck     ; 2.000        ; 0.996      ; 2.071      ;
; 0.902 ; spi_ce[0]                                                                                              ; spi_slave:spi_slave_rx_inst|rreg[7]    ; spi_ce0      ; spi_sck     ; 2.000        ; 0.996      ; 2.071      ;
; 0.904 ; spi_ce[0]                                                                                              ; spi_slave:spi_slave_rx_inst|rdata[14]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.242      ; 2.315      ;
; 0.913 ; spi_ce[0]                                                                                              ; spi_slave:spi_slave_rx_inst|rdata[25]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.222      ; 2.286      ;
; 0.918 ; spi_ce[0]                                                                                              ; spi_slave:spi_slave_rx_inst|rdata[8]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.381      ; 2.440      ;
; 0.918 ; spi_ce[1]                                                                                              ; spi_slave:spi_slave_rx2_inst|rreg[20]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.078      ; 2.137      ;
; 0.918 ; spi_ce[1]                                                                                              ; spi_slave:spi_slave_rx2_inst|rreg[13]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.078      ; 2.137      ;
; 0.918 ; spi_ce[1]                                                                                              ; spi_slave:spi_slave_rx2_inst|rreg[0]   ; spi_ce1      ; spi_sck     ; 2.000        ; 1.078      ; 2.137      ;
; 0.931 ; spi_ce[1]                                                                                              ; spi_slave:spi_slave_rx2_inst|rreg[24]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.082      ; 2.128      ;
; 0.931 ; spi_ce[1]                                                                                              ; spi_slave:spi_slave_rx2_inst|rreg[23]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.082      ; 2.128      ;
; 0.931 ; spi_ce[1]                                                                                              ; spi_slave:spi_slave_rx2_inst|rreg[17]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.082      ; 2.128      ;
; 0.931 ; spi_ce[1]                                                                                              ; spi_slave:spi_slave_rx2_inst|rreg[15]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.082      ; 2.128      ;
; 0.931 ; spi_ce[1]                                                                                              ; spi_slave:spi_slave_rx2_inst|rreg[14]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.082      ; 2.128      ;
; 0.931 ; spi_ce[1]                                                                                              ; spi_slave:spi_slave_rx2_inst|rreg[12]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.082      ; 2.128      ;
; 0.931 ; spi_ce[1]                                                                                              ; spi_slave:spi_slave_rx2_inst|rreg[11]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.082      ; 2.128      ;
; 0.931 ; spi_ce[1]                                                                                              ; spi_slave:spi_slave_rx2_inst|rreg[8]   ; spi_ce1      ; spi_sck     ; 2.000        ; 1.082      ; 2.128      ;
; 0.931 ; spi_ce[1]                                                                                              ; spi_slave:spi_slave_rx2_inst|rreg[2]   ; spi_ce1      ; spi_sck     ; 2.000        ; 1.082      ; 2.128      ;
; 0.931 ; spi_ce[1]                                                                                              ; spi_slave:spi_slave_rx2_inst|rreg[1]   ; spi_ce1      ; spi_sck     ; 2.000        ; 1.082      ; 2.128      ;
; 0.933 ; spi_ce[1]                                                                                              ; spi_slave:spi_slave_rx2_inst|rreg[39]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.026      ; 2.070      ;
; 0.933 ; spi_ce[1]                                                                                              ; spi_slave:spi_slave_rx2_inst|rreg[38]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.026      ; 2.070      ;
; 0.933 ; spi_ce[1]                                                                                              ; spi_slave:spi_slave_rx2_inst|rreg[37]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.026      ; 2.070      ;
; 0.933 ; spi_ce[1]                                                                                              ; spi_slave:spi_slave_rx2_inst|rreg[36]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.026      ; 2.070      ;
; 0.933 ; spi_ce[1]                                                                                              ; spi_slave:spi_slave_rx2_inst|rreg[33]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.026      ; 2.070      ;
; 0.933 ; spi_ce[1]                                                                                              ; spi_slave:spi_slave_rx2_inst|rreg[31]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.026      ; 2.070      ;
; 0.933 ; spi_ce[1]                                                                                              ; spi_slave:spi_slave_rx2_inst|rreg[26]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.026      ; 2.070      ;
; 0.933 ; spi_ce[1]                                                                                              ; spi_slave:spi_slave_rx2_inst|rreg[19]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.026      ; 2.070      ;
; 0.933 ; spi_ce[1]                                                                                              ; spi_slave:spi_slave_rx2_inst|rreg[10]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.026      ; 2.070      ;
; 0.933 ; spi_ce[1]                                                                                              ; spi_slave:spi_slave_rx2_inst|rreg[44]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.026      ; 2.070      ;
; 0.933 ; spi_ce[1]                                                                                              ; spi_slave:spi_slave_rx2_inst|rreg[43]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.026      ; 2.070      ;
; 0.933 ; spi_ce[1]                                                                                              ; spi_slave:spi_slave_rx2_inst|rreg[42]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.026      ; 2.070      ;
; 0.933 ; spi_ce[1]                                                                                              ; spi_slave:spi_slave_rx2_inst|rreg[45]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.026      ; 2.070      ;
; 0.935 ; spi_ce[1]                                                                                              ; spi_slave:spi_slave_rx2_inst|rdata[44] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.127      ; 2.169      ;
; 0.941 ; spi_ce[0]                                                                                              ; spi_slave:spi_slave_rx_inst|rreg[31]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.007      ; 2.043      ;
; 0.941 ; spi_ce[0]                                                                                              ; spi_slave:spi_slave_rx_inst|rreg[18]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.007      ; 2.043      ;
; 0.941 ; spi_ce[0]                                                                                              ; spi_slave:spi_slave_rx_inst|rreg[17]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.007      ; 2.043      ;
; 0.941 ; spi_ce[0]                                                                                              ; spi_slave:spi_slave_rx_inst|rreg[32]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.007      ; 2.043      ;
; 0.941 ; spi_ce[0]                                                                                              ; spi_slave:spi_slave_rx_inst|rreg[33]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.007      ; 2.043      ;
; 0.941 ; spi_ce[0]                                                                                              ; spi_slave:spi_slave_rx_inst|rreg[34]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.007      ; 2.043      ;
; 0.941 ; spi_ce[0]                                                                                              ; spi_slave:spi_slave_rx_inst|rreg[35]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.007      ; 2.043      ;
; 0.941 ; spi_ce[0]                                                                                              ; spi_slave:spi_slave_rx_inst|rreg[36]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.007      ; 2.043      ;
; 0.941 ; spi_ce[0]                                                                                              ; spi_slave:spi_slave_rx_inst|rreg[39]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.007      ; 2.043      ;
; 0.941 ; spi_ce[0]                                                                                              ; spi_slave:spi_slave_rx_inst|rreg[38]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.007      ; 2.043      ;
; 0.941 ; spi_ce[0]                                                                                              ; spi_slave:spi_slave_rx_inst|rreg[37]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.007      ; 2.043      ;
; 0.941 ; spi_ce[0]                                                                                              ; spi_slave:spi_slave_rx_inst|rreg[40]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.007      ; 2.043      ;
; 0.949 ; spi_ce[0]                                                                                              ; spi_slave:spi_slave_rx_inst|rdata[12]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.291      ; 2.319      ;
; 0.949 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[21] ; spi_slave:spi_slave_rx_inst|treg[21]   ; spi_ce0      ; spi_sck     ; 2.000        ; -0.381     ; 0.647      ;
; 0.957 ; spi_ce[1]                                                                                              ; spi_slave:spi_slave_rx2_inst|rreg[22]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.085      ; 2.105      ;
; 0.957 ; spi_ce[1]                                                                                              ; spi_slave:spi_slave_rx2_inst|rreg[21]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.085      ; 2.105      ;
; 0.957 ; spi_ce[1]                                                                                              ; spi_slave:spi_slave_rx2_inst|rreg[18]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.085      ; 2.105      ;
; 0.957 ; spi_ce[1]                                                                                              ; spi_slave:spi_slave_rx2_inst|rreg[16]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.085      ; 2.105      ;
; 0.960 ; spi_ce[1]                                                                                              ; spi_slave:spi_slave_rx2_inst|rdata[39] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.098      ; 2.115      ;
; 0.960 ; spi_ce[1]                                                                                              ; spi_slave:spi_slave_rx2_inst|rdata[46] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.098      ; 2.115      ;
; 0.960 ; spi_ce[1]                                                                                              ; spi_slave:spi_slave_rx2_inst|rdata[23] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.098      ; 2.115      ;
+-------+--------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ad9866_clk'                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-----------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                          ; To Node                                   ; Launch Clock    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-----------------+-------------+--------------+------------+------------+
; 1.694 ; ad9866_adio[9]                                                                                                                     ; agc_goodlvl                               ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 1.564      ; 3.420      ;
; 1.705 ; ad9866_adio[10]                                                                                                                    ; agc_goodlvl                               ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 1.564      ; 3.409      ;
; 1.725 ; ad9866_adio[11]                                                                                                                    ; agc_goodlvl                               ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 1.564      ; 3.389      ;
; 1.735 ; ad9866_adio[8]                                                                                                                     ; agc_nearclip                              ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 1.617      ; 3.432      ;
; 1.911 ; ad9866_adio[9]                                                                                                                     ; agc_nearclip                              ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 1.617      ; 3.256      ;
; 1.987 ; ad9866_adio[10]                                                                                                                    ; agc_nearclip                              ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 1.617      ; 3.180      ;
; 2.025 ; ad9866_adio[1]                                                                                                                     ; adcpipe[1][1]                             ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.398      ; 3.360      ;
; 2.048 ; ad9866_adio[7]                                                                                                                     ; adcpipe[1][7]                             ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.186      ; 3.125      ;
; 2.078 ; ad9866_adio[0]                                                                                                                     ; adcpipe[1][0]                             ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.186      ; 3.095      ;
; 2.083 ; ad9866_adio[11]                                                                                                                    ; agc_nearclip                              ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 1.617      ; 3.084      ;
; 2.083 ; ad9866_adio[5]                                                                                                                     ; adcpipe[0][5]                             ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.293      ; 3.197      ;
; 2.109 ; ad9866_adio[3]                                                                                                                     ; adcpipe[0][3]                             ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.574      ; 3.452      ;
; 2.159 ; ad9866_adio[5]                                                                                                                     ; adcpipe[1][5]                             ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.384      ; 3.212      ;
; 2.161 ; ad9866_adio[8]                                                                                                                     ; adcpipe[0][8]                             ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.073      ; 2.899      ;
; 2.216 ; ad9866_adio[0]                                                                                                                     ; adcpipe[0][0]                             ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.293      ; 3.064      ;
; 2.223 ; ad9866_adio[6]                                                                                                                     ; adcpipe[1][6]                             ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.511      ; 3.275      ;
; 2.223 ; ad9866_adio[6]                                                                                                                     ; adcpipe[0][6]                             ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.511      ; 3.275      ;
; 2.284 ; ad9866_adio[4]                                                                                                                     ; adcpipe[1][4]                             ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.089      ; 2.792      ;
; 2.286 ; ad9866_adio[4]                                                                                                                     ; adcpipe[0][4]                             ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.089      ; 2.790      ;
; 2.291 ; ad9866_adio[11]                                                                                                                    ; adcpipe[1][11]                            ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.065      ; 2.761      ;
; 2.311 ; ad9866_adio[2]                                                                                                                     ; adcpipe[1][2]                             ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.189      ; 2.865      ;
; 2.316 ; ad9866_adio[7]                                                                                                                     ; adcpipe[0][7]                             ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.235      ; 2.906      ;
; 2.333 ; ad9866_adio[3]                                                                                                                     ; adcpipe[1][3]                             ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.073      ; 2.727      ;
; 2.343 ; ad9866_adio[9]                                                                                                                     ; adcpipe[1][9]                             ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.315      ; 2.959      ;
; 2.364 ; ad9866_adio[1]                                                                                                                     ; adcpipe[0][1]                             ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.509      ; 3.132      ;
; 2.414 ; ad9866_adio[8]                                                                                                                     ; adcpipe[1][8]                             ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.315      ; 2.888      ;
; 2.443 ; ad9866_adio[2]                                                                                                                     ; adcpipe[0][2]                             ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.372      ; 2.916      ;
; 2.517 ; ad9866_adio[9]                                                                                                                     ; adcpipe[0][9]                             ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.479      ; 2.949      ;
; 2.531 ; ad9866_adio[10]                                                                                                                    ; adcpipe[1][10]                            ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.591      ; 3.047      ;
; 2.531 ; ad9866_adio[10]                                                                                                                    ; adcpipe[0][10]                            ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.591      ; 3.047      ;
; 2.558 ; ad9866_adio[11]                                                                                                                    ; adcpipe[0][11]                            ; virt_ad9866_clk ; ad9866_clk  ; 14.000       ; 1.484      ; 2.913      ;
; 2.880 ; ad9866_clk                                                                                                                         ; ad9866_rxclk                              ; ad9866_clk      ; ad9866_clk  ; 6.782        ; 0.000      ; 2.902      ;
; 2.880 ; ad9866_clk                                                                                                                         ; ad9866_txclk                              ; ad9866_clk      ; ad9866_clk  ; 6.782        ; 0.000      ; 2.902      ;
; 6.046 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[9]                                                                   ; transmitter:transmitter_inst|out_data[9]  ; ad9866_clk      ; ad9866_clk  ; 6.781        ; 0.904      ; 1.646      ;
; 6.116 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[2]                                                                   ; transmitter:transmitter_inst|out_data[2]  ; ad9866_clk      ; ad9866_clk  ; 6.781        ; 0.904      ; 1.576      ;
; 6.186 ; spi_slave:spi_slave_rx2_inst|treg[47]                                                                                              ; spi_miso                                  ; spi_sck         ; ad9866_clk  ; 15.000       ; -2.394     ; 5.390      ;
; 6.241 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[12]                                                                  ; transmitter:transmitter_inst|out_data[12] ; ad9866_clk      ; ad9866_clk  ; 6.781        ; 0.905      ; 1.452      ;
; 6.251 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[5]                                                                   ; transmitter:transmitter_inst|out_data[5]  ; ad9866_clk      ; ad9866_clk  ; 6.781        ; 0.931      ; 1.468      ;
; 6.265 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[13]                                                                  ; transmitter:transmitter_inst|out_data[13] ; ad9866_clk      ; ad9866_clk  ; 6.781        ; 0.917      ; 1.440      ;
; 6.311 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[4]                                                                   ; transmitter:transmitter_inst|out_data[4]  ; ad9866_clk      ; ad9866_clk  ; 6.781        ; 0.931      ; 1.408      ;
; 6.355 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[7]                                                                   ; transmitter:transmitter_inst|out_data[7]  ; ad9866_clk      ; ad9866_clk  ; 6.781        ; 0.947      ; 1.380      ;
; 6.524 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[6]                                                                   ; transmitter:transmitter_inst|out_data[6]  ; ad9866_clk      ; ad9866_clk  ; 6.781        ; 0.947      ; 1.211      ;
; 6.543 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[10]                                                                  ; transmitter:transmitter_inst|out_data[10] ; ad9866_clk      ; ad9866_clk  ; 6.781        ; 0.904      ; 1.149      ;
; 6.810 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[3]                                                                   ; transmitter:transmitter_inst|out_data[3]  ; ad9866_clk      ; ad9866_clk  ; 6.781        ; 0.908      ; 0.886      ;
; 7.015 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[8]                                                                   ; transmitter:transmitter_inst|out_data[8]  ; ad9866_clk      ; ad9866_clk  ; 6.781        ; 0.977      ; 0.750      ;
; 7.025 ; spi_slave:spi_slave_rx_inst|treg[47]                                                                                               ; spi_miso                                  ; spi_sck         ; ad9866_clk  ; 15.000       ; -2.255     ; 4.690      ;
; 7.376 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|dffpipe_qe9:ws_brp|dffe13a[0]                              ; rx2_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.693     ; 3.494      ;
; 7.394 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[11]                                                                  ; transmitter:transmitter_inst|out_data[11] ; ad9866_clk      ; ad9866_clk  ; 6.781        ; 0.977      ; 0.371      ;
; 7.445 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|dffpipe_qe9:ws_brp|dffe13a[2]                              ; rx2_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.693     ; 3.425      ;
; 7.447 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|dffpipe_qe9:ws_bwp|dffe13a[1]                              ; rx2_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.684     ; 3.432      ;
; 7.478 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|dffpipe_qe9:ws_brp|dffe13a[1]                              ; rx2_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.693     ; 3.392      ;
; 7.502 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|dffpipe_qe9:ws_brp|dffe13a[4]                              ; rx2_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.693     ; 3.368      ;
; 7.526 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|dffpipe_qe9:ws_brp|dffe13a[6]                              ; rx2_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.695     ; 3.342      ;
; 7.538 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|dffpipe_qe9:ws_bwp|dffe13a[0]                              ; rx2_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.684     ; 3.341      ;
; 7.561 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|dffpipe_qe9:ws_brp|dffe13a[3]                              ; rx2_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.693     ; 3.309      ;
; 7.579 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[4]                                                   ; txFIFOFull                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.715     ; 3.269      ;
; 7.584 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|dffpipe_qe9:ws_brp|dffe13a[0]                                ; rx1_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.744     ; 3.235      ;
; 7.590 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|dffpipe_qe9:ws_bwp|dffe13a[3]                              ; rx2_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.684     ; 3.289      ;
; 7.606 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|dffpipe_qe9:ws_bwp|dffe13a[2]                              ; rx2_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.684     ; 3.273      ;
; 7.613 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|dffpipe_qe9:ws_brp|dffe13a[5]                              ; rx2_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.693     ; 3.257      ;
; 7.631 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[6]  ; txFIFOFull                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.739     ; 3.193      ;
; 7.649 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|dffpipe_qe9:ws_brp|dffe13a[2]                                ; rx1_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.744     ; 3.170      ;
; 7.658 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|dffpipe_qe9:ws_bwp|dffe13a[5]                              ; rx2_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.684     ; 3.221      ;
; 7.663 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|dffpipe_qe9:ws_brp|dffe13a[6]                                ; rx1_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.741     ; 3.159      ;
; 7.671 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|dffpipe_qe9:ws_bwp|dffe13a[4]                              ; rx2_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.684     ; 3.208      ;
; 7.685 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|dffpipe_qe9:ws_brp|dffe13a[1]                                ; rx1_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.744     ; 3.134      ;
; 7.715 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[11]                                                  ; txFIFOFull                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.715     ; 3.133      ;
; 7.720 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|dffpipe_qe9:ws_brp|dffe13a[4]                                ; rx1_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.744     ; 3.099      ;
; 7.742 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|dffpipe_qe9:ws_bwp|dffe13a[6]                              ; rx2_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.684     ; 3.137      ;
; 7.767 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[6]                                                   ; txFIFOFull                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.511     ; 3.285      ;
; 7.767 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|dffpipe_qe9:ws_brp|dffe13a[3]                                ; rx1_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.744     ; 3.052      ;
; 7.770 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[9]  ; txFIFOFull                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.739     ; 3.054      ;
; 7.780 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|dffpipe_qe9:ws_bwp|dffe13a[1]                                ; rx1_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.682     ; 3.101      ;
; 7.796 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|dffpipe_qe9:ws_bwp|dffe13a[0]                                ; rx1_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.682     ; 3.085      ;
; 7.801 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[8]  ; txFIFOFull                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.739     ; 3.023      ;
; 7.816 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|dffpipe_qe9:ws_brp|dffe13a[5]                                ; rx1_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.744     ; 3.003      ;
; 7.831 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[7]                                                   ; txFIFOFull                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.511     ; 3.221      ;
; 7.835 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[9]                                                   ; txFIFOFull                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.511     ; 3.217      ;
; 7.847 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|dffpipe_qe9:ws_bwp|dffe13a[3]                                ; rx1_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.682     ; 3.034      ;
; 7.848 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[1]                                                   ; txFIFOFull                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.495     ; 3.220      ;
; 7.852 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[8]                                                   ; txFIFOFull                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.511     ; 3.200      ;
; 7.858 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[0]                                                   ; txFIFOFull                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.495     ; 3.210      ;
; 7.862 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|dffpipe_qe9:ws_bwp|dffe13a[4]                                ; rx1_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.682     ; 3.019      ;
; 7.862 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|dffpipe_qe9:ws_bwp|dffe13a[2]                                ; rx1_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.682     ; 3.019      ;
; 7.921 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|dffpipe_qe9:ws_bwp|dffe13a[5]                                ; rx1_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.682     ; 2.960      ;
; 7.924 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[2]                                                   ; txFIFOFull                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.495     ; 3.144      ;
; 7.940 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[5]                                                   ; txFIFOFull                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.511     ; 3.112      ;
; 7.957 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|dffpipe_qe9:ws_bwp|dffe13a[7]                              ; rx2_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.684     ; 2.922      ;
; 7.960 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[7]  ; txFIFOFull                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.739     ; 2.864      ;
; 7.990 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[10] ; txFIFOFull                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.630     ; 2.943      ;
; 7.991 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|dffpipe_qe9:ws_brp|dffe13a[7]                              ; rx2_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.695     ; 2.877      ;
; 7.998 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|dffpipe_qe9:ws_bwp|dffe13a[6]                                ; rx1_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.682     ; 2.883      ;
; 8.024 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[3]                                                   ; txFIFOFull                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.630     ; 2.909      ;
; 8.025 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[1]  ; txFIFOFull                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.480     ; 3.058      ;
; 8.054 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[0]  ; txFIFOFull                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.480     ; 3.029      ;
; 8.064 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|dffpipe_qe9:ws_brp|dffe13a[7]                                ; rx1_FIFOEmpty                             ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.741     ; 2.758      ;
; 8.079 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[5]  ; txFIFOFull                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.630     ; 2.854      ;
; 8.085 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[10]                                                  ; txFIFOFull                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.495     ; 2.983      ;
; 8.110 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[4]  ; txFIFOFull                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.630     ; 2.823      ;
; 8.184 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[3]  ; txFIFOFull                                ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.630     ; 2.749      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-----------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'spi_ce0'                                                                                                                                                                                                                                                                                            ;
+----------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                     ; To Node                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.782    ; spi_slave:spi_slave_rx_inst|rdata[13]                                                                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a12~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.980      ; 1.197      ;
; 1.832    ; spi_slave:spi_slave_rx_inst|rdata[31]                                                                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a28~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.962      ; 1.129      ;
; 1.835    ; spi_slave:spi_slave_rx_inst|rdata[2]                                                                          ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a0~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 1.059      ; 1.223      ;
; 1.843    ; spi_slave:spi_slave_rx_inst|rdata[29]                                                                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a28~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.962      ; 1.118      ;
; 1.861    ; spi_slave:spi_slave_rx_inst|rdata[1]                                                                          ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a0~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 1.059      ; 1.197      ;
; 1.870    ; spi_slave:spi_slave_rx_inst|rdata[18]                                                                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a16~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.967      ; 1.096      ;
; 1.870    ; spi_slave:spi_slave_rx_inst|rdata[25]                                                                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a24~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.765      ; 0.894      ;
; 1.876    ; spi_slave:spi_slave_rx_inst|rdata[16]                                                                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a16~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.980      ; 1.103      ;
; 1.882    ; spi_slave:spi_slave_rx_inst|rdata[22]                                                                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a20~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.936      ; 1.053      ;
; 1.884    ; spi_slave:spi_slave_rx_inst|rdata[19]                                                                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a16~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.967      ; 1.082      ;
; 1.893    ; spi_slave:spi_slave_rx_inst|rdata[0]                                                                          ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a0~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 1.059      ; 1.165      ;
; 1.898    ; spi_slave:spi_slave_rx_inst|rdata[6]                                                                          ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a4~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.929      ; 1.030      ;
; 1.909    ; spi_slave:spi_slave_rx_inst|rdata[24]                                                                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a24~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.877      ; 0.967      ;
; 1.934    ; spi_slave:spi_slave_rx_inst|rdata[17]                                                                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a16~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.980      ; 1.045      ;
; 1.945    ; spi_slave:spi_slave_rx_inst|rdata[14]                                                                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a12~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.835      ; 0.889      ;
; 1.946    ; spi_slave:spi_slave_rx_inst|rdata[20]                                                                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a20~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 1.081      ; 1.134      ;
; 1.947    ; spi_slave:spi_slave_rx_inst|rdata[4]                                                                          ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a4~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 1.050      ; 1.102      ;
; 1.952    ; spi_slave:spi_slave_rx_inst|rdata[12]                                                                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a12~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.783      ; 0.830      ;
; 1.977    ; spi_slave:spi_slave_rx_inst|rdata[7]                                                                          ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a4~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.929      ; 0.951      ;
; 1.985    ; spi_slave:spi_slave_rx_inst|rdata[21]                                                                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a20~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.947      ; 0.961      ;
; 1.997    ; spi_slave:spi_slave_rx_inst|rdata[5]                                                                          ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a4~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 1.050      ; 1.052      ;
; 2.010    ; spi_slave:spi_slave_rx_inst|rdata[10]                                                                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a8~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 1.149      ; 1.138      ;
; 2.039    ; spi_slave:spi_slave_rx_inst|rdata[28]                                                                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a28~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.938      ; 0.898      ;
; 2.040    ; spi_slave:spi_slave_rx_inst|rdata[23]                                                                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a20~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.936      ; 0.895      ;
; 2.051    ; spi_slave:spi_slave_rx_inst|rdata[30]                                                                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a28~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 1.045      ; 0.993      ;
; 2.082    ; spi_slave:spi_slave_rx_inst|rdata[11]                                                                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a8~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 1.149      ; 1.066      ;
; 2.091    ; spi_slave:spi_slave_rx_inst|rdata[9]                                                                          ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a8~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 1.149      ; 1.057      ;
; 2.114    ; spi_slave:spi_slave_rx_inst|rdata[3]                                                                          ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a0~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 1.059      ; 0.944      ;
; 2.124    ; spi_slave:spi_slave_rx_inst|rdata[27]                                                                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a24~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 1.011      ; 0.886      ;
; 2.131    ; spi_slave:spi_slave_rx_inst|rdata[26]                                                                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a24~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 1.011      ; 0.879      ;
; 2.140    ; spi_slave:spi_slave_rx_inst|rdata[15]                                                                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a12~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 1.101      ; 0.960      ;
; 2.219    ; spi_slave:spi_slave_rx_inst|rdata[8]                                                                          ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a8~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.883      ; 0.663      ;
; 2497.924 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.358      ; 2.463      ;
; 2497.932 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity7     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.016     ; 2.059      ;
; 2498.012 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a24~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.310      ; 2.327      ;
; 2498.040 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a4~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.349      ; 2.338      ;
; 2498.081 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a16~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.031      ; 1.979      ;
; 2498.082 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity7     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.016     ; 1.909      ;
; 2498.114 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity7     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a11                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.011     ; 1.882      ;
; 2498.151 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity7     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.011     ; 1.845      ;
; 2498.152 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.108     ; 1.747      ;
; 2498.187 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.339      ; 2.181      ;
; 2498.190 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.057     ; 1.760      ;
; 2498.258 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.081     ; 1.668      ;
; 2498.262 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.081     ; 1.664      ;
; 2498.264 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a28~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.382      ; 2.147      ;
; 2498.264 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.081     ; 1.662      ;
; 2498.267 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a20~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.380      ; 2.142      ;
; 2498.275 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a24~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.291      ; 2.045      ;
; 2498.302 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.108     ; 1.597      ;
; 2498.303 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a4~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.330      ; 2.056      ;
; 2498.311 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a16~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.400      ; 2.118      ;
; 2498.319 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a12~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.400      ; 2.110      ;
; 2498.323 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a11                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.114     ; 1.570      ;
; 2498.340 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.057     ; 1.610      ;
; 2498.354 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a5  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a44~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.025      ; 1.700      ;
; 2498.356 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity7     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a6                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.037     ; 1.614      ;
; 2498.357 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.057     ; 1.593      ;
; 2498.358 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity7     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a7                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.037     ; 1.612      ;
; 2498.360 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.114     ; 1.533      ;
; 2498.361 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a11                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.063     ; 1.583      ;
; 2498.376 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a4~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.174      ; 1.827      ;
; 2498.396 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a32~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.026      ; 1.659      ;
; 2498.398 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.063     ; 1.546      ;
; 2498.407 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a8~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.229      ; 1.851      ;
; 2498.422 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a16~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.001      ; 1.608      ;
; 2498.423 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a44~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.025      ; 1.631      ;
; 2498.425 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity7     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a5                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.016     ; 1.566      ;
; 2498.428 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a5  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a40~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.088      ; 1.689      ;
; 2498.439 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a28~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.036      ; 1.626      ;
; 2498.466 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a32~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.037      ; 1.600      ;
; 2498.469 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.091     ; 1.447      ;
; 2498.478 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a44~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.025      ; 1.576      ;
; 2498.507 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.057     ; 1.443      ;
; 2498.511 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a20~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.082      ; 1.600      ;
; 2498.525 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a2  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.057     ; 1.425      ;
; 2498.527 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a28~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.363      ; 1.865      ;
; 2498.528 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a11                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.063     ; 1.416      ;
; 2498.530 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[10]                                               ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.368     ; 1.109      ;
; 2498.530 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a20~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.361      ; 1.860      ;
; 2498.533 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a28~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.036      ; 1.532      ;
; 2498.550 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a4~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.174      ; 1.653      ;
; 2498.551 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a24~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.008     ; 1.470      ;
; 2498.558 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[9]                              ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a24~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.291      ; 1.762      ;
; 2498.559 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a5  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a32~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.037      ; 1.507      ;
; 2498.565 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.063     ; 1.379      ;
; 2498.570 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a32~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.026      ; 1.485      ;
; 2498.574 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a16~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.381      ; 1.836      ;
; 2498.578 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a6                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.129     ; 1.300      ;
; 2498.581 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a36~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.102      ; 1.550      ;
; 2498.581 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a8~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.229      ; 1.677      ;
; 2498.581 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a4  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.057     ; 1.369      ;
; 2498.581 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a7                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.129     ; 1.297      ;
; 2498.582 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a12~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.381      ; 1.828      ;
; 2498.586 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[0]                              ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a24~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.213      ; 1.656      ;
; 2498.589 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[0]                              ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a4~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.252      ; 1.692      ;
; 2498.590 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[0]                              ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.261      ; 1.700      ;
; 2498.606 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.041     ; 1.360      ;
; 2498.610 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.041     ; 1.356      ;
; 2498.612 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.041     ; 1.354      ;
+----------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx2_inst|done'                                                                                                        ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                   ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; 2.588 ; spi_slave:spi_slave_rx2_inst|rdata[34] ; keyer_weight[2]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.149      ; 1.423      ;
; 2.618 ; spi_slave:spi_slave_rx2_inst|rdata[43] ; cw_speed[3]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.207      ; 1.566      ;
; 2.629 ; spi_slave:spi_slave_rx2_inst|rdata[32] ; keyer_weight[0]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.149      ; 1.382      ;
; 2.655 ; spi_slave:spi_slave_rx2_inst|rdata[42] ; cw_speed[2]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.207      ; 1.529      ;
; 2.722 ; spi_slave:spi_slave_rx2_inst|rdata[38] ; keyer_weight[6]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.149      ; 1.289      ;
; 2.731 ; spi_slave:spi_slave_rx2_inst|rdata[36] ; keyer_weight[4]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.149      ; 1.280      ;
; 2.734 ; spi_slave:spi_slave_rx2_inst|rdata[40] ; cw_speed[0]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.254      ; 1.497      ;
; 2.737 ; spi_slave:spi_slave_rx2_inst|rdata[44] ; cw_speed[4]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.106      ; 1.346      ;
; 2.737 ; spi_slave:spi_slave_rx2_inst|rdata[33] ; keyer_weight[1]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.149      ; 1.274      ;
; 2.749 ; spi_slave:spi_slave_rx2_inst|rdata[35] ; keyer_weight[3]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.149      ; 1.262      ;
; 2.759 ; spi_slave:spi_slave_rx2_inst|rdata[37] ; keyer_weight[5]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.196      ; 1.299      ;
; 2.789 ; spi_slave:spi_slave_rx2_inst|rdata[40] ; rx2_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.260      ; 1.448      ;
; 2.816 ; spi_slave:spi_slave_rx2_inst|rdata[41] ; cw_speed[1]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.237      ; 1.398      ;
; 2.853 ; spi_slave:spi_slave_rx2_inst|rdata[47] ; iambic_mode[1]            ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.214      ; 1.338      ;
; 2.865 ; spi_slave:spi_slave_rx2_inst|rdata[45] ; cw_speed[5]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.212      ; 1.324      ;
; 2.871 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.289      ; 1.280      ;
; 2.904 ; spi_slave:spi_slave_rx2_inst|rdata[46] ; iambic_mode[0]            ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.142      ; 1.215      ;
; 2.925 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.080      ; 1.017      ;
; 2.951 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.336      ; 1.247      ;
; 2.956 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.082      ; 0.988      ;
; 2.961 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.289      ; 1.190      ;
; 2.962 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; rx2_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.204      ; 1.104      ;
; 2.979 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; rx2_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.086      ; 0.969      ;
; 2.992 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.289      ; 1.159      ;
; 2.992 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; rx2_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.184      ; 1.054      ;
; 2.995 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.336      ; 1.203      ;
; 3.000 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.182      ; 1.044      ;
; 3.014 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; rx2_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.157      ; 1.005      ;
; 3.017 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; rx2_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.155      ; 1.000      ;
; 3.034 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.199      ; 1.027      ;
; 3.040 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.291      ; 1.113      ;
; 3.052 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; rx2_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.157      ; 0.967      ;
; 3.053 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; rx2_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.202      ; 1.011      ;
; 3.055 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.201      ; 1.008      ;
; 3.057 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; rx2_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.184      ; 0.989      ;
; 3.059 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; rx2_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.187      ; 0.990      ;
; 3.063 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.199      ; 0.998      ;
; 3.063 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.289      ; 1.088      ;
; 3.066 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.201      ; 0.997      ;
; 3.080 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.319      ; 1.101      ;
; 3.086 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.338      ; 1.114      ;
; 3.087 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.319      ; 1.094      ;
; 3.089 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.291      ; 1.064      ;
; 3.089 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.321      ; 1.094      ;
; 3.090 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.291      ; 1.063      ;
; 3.097 ; spi_slave:spi_slave_rx2_inst|rdata[41] ; rx2_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.243      ; 1.123      ;
; 3.099 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.338      ; 1.101      ;
; 3.100 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; rx2_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.155      ; 0.917      ;
; 3.102 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.291      ; 1.051      ;
; 3.104 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.320      ; 1.078      ;
; 3.106 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; rx2_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.187      ; 0.943      ;
; 3.106 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.319      ; 1.075      ;
; 3.110 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.318      ; 1.070      ;
; 3.111 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.336      ; 1.087      ;
; 3.113 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.321      ; 1.070      ;
; 3.115 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.319      ; 1.066      ;
; 3.117 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.338      ; 1.083      ;
; 3.119 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.338      ; 1.081      ;
; 3.119 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.336      ; 1.079      ;
; 3.121 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.336      ; 1.077      ;
; 3.121 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.321      ; 1.062      ;
; 3.122 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; rx2_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.085      ; 0.825      ;
; 3.122 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; rx2_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.155      ; 0.895      ;
; 3.125 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.318      ; 1.055      ;
; 3.127 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; rx2_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.205      ; 0.940      ;
; 3.127 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.336      ; 1.071      ;
; 3.129 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.321      ; 1.054      ;
; 3.131 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.318      ; 1.049      ;
; 3.132 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.336      ; 1.066      ;
; 3.132 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.338      ; 1.068      ;
; 3.132 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; rx2_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.185      ; 0.915      ;
; 3.135 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; rx2_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.202      ; 0.929      ;
; 3.136 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.338      ; 1.064      ;
; 3.137 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; rx2_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.157      ; 0.882      ;
; 3.139 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.181      ; 0.904      ;
; 3.139 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; rx2_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.155      ; 0.878      ;
; 3.140 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.181      ; 0.903      ;
; 3.140 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.201      ; 0.923      ;
; 3.140 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.205      ; 0.927      ;
; 3.145 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.182      ; 0.899      ;
; 3.147 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.207      ; 1.037      ;
; 3.148 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.183      ; 0.897      ;
; 3.149 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.338      ; 1.051      ;
; 3.149 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; rx2_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.157      ; 0.870      ;
; 3.153 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.181      ; 0.890      ;
; 3.153 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.201      ; 0.910      ;
; 3.154 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.184      ; 0.892      ;
; 3.154 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.320      ; 1.028      ;
; 3.155 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.184      ; 0.891      ;
; 3.156 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; rx2_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.187      ; 0.893      ;
; 3.157 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; rx2_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.185      ; 0.890      ;
; 3.157 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.320      ; 1.025      ;
; 3.158 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.183      ; 0.887      ;
; 3.160 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.199      ; 0.901      ;
; 3.160 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; rx2_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.202      ; 0.904      ;
; 3.162 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.184      ; 0.884      ;
; 3.163 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.201      ; 0.900      ;
; 3.163 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; rx2_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.184      ; 0.883      ;
; 3.167 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; rx2_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.204      ; 0.899      ;
; 3.169 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; rx2_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.185      ; 0.878      ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx_inst|done'                                                                                                       ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                   ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; 2.750 ; spi_slave:spi_slave_rx_inst|rdata[41] ; rx1_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.266      ; 1.493      ;
; 2.765 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.308      ; 1.405      ;
; 2.814 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.221      ; 1.269      ;
; 2.820 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.208      ; 1.250      ;
; 2.829 ; spi_slave:spi_slave_rx_inst|rdata[40] ; rx1_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.266      ; 1.414      ;
; 2.851 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.346      ; 1.357      ;
; 2.853 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.225      ; 1.234      ;
; 2.874 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.346      ; 1.334      ;
; 2.890 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.225      ; 1.197      ;
; 2.891 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.346      ; 1.317      ;
; 2.916 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.201      ; 1.147      ;
; 2.919 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.201      ; 1.144      ;
; 2.920 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.212      ; 1.154      ;
; 2.921 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.212      ; 1.153      ;
; 2.941 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.216      ; 1.137      ;
; 2.943 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.342      ; 1.261      ;
; 2.946 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.221      ; 1.137      ;
; 2.947 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.100      ; 1.015      ;
; 2.952 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.208      ; 1.118      ;
; 2.974 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.096      ; 0.984      ;
; 2.976 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.201      ; 1.087      ;
; 2.976 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.197      ; 1.083      ;
; 2.996 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.337      ; 1.203      ;
; 2.997 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.216      ; 1.081      ;
; 2.999 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.304      ; 1.167      ;
; 3.005 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.216      ; 1.073      ;
; 3.009 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.197      ; 1.050      ;
; 3.014 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.216      ; 1.064      ;
; 3.017 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.216      ; 1.061      ;
; 3.032 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.337      ; 1.167      ;
; 3.047 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.208      ; 1.023      ;
; 3.050 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.192      ; 1.004      ;
; 3.056 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.208      ; 1.014      ;
; 3.068 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.212      ; 1.006      ;
; 3.085 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.342      ; 1.119      ;
; 3.088 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.222      ; 0.996      ;
; 3.094 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.337      ; 1.105      ;
; 3.109 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.342      ; 1.095      ;
; 3.115 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.337      ; 1.084      ;
; 3.117 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.212      ; 0.957      ;
; 3.119 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.337      ; 1.080      ;
; 3.122 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.337      ; 1.077      ;
; 3.124 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.019      ; 0.757      ;
; 3.125 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.197      ; 0.934      ;
; 3.126 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.337      ; 1.073      ;
; 3.152 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.068     ; 0.642      ;
; 3.154 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.343      ; 1.051      ;
; 3.156 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.074     ; 0.632      ;
; 3.159 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.222      ; 0.925      ;
; 3.161 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.343      ; 1.044      ;
; 3.170 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.192      ; 0.884      ;
; 3.170 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.222      ; 0.914      ;
; 3.171 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.198      ; 0.889      ;
; 3.184 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.071      ; 0.749      ;
; 3.184 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.222      ; 0.900      ;
; 3.191 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.198      ; 0.869      ;
; 3.192 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.222      ; 0.892      ;
; 3.192 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.192      ; 0.862      ;
; 3.193 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.198      ; 0.867      ;
; 3.200 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.343      ; 1.005      ;
; 3.293 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.025      ; 0.594      ;
; 3.311 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.343      ; 0.894      ;
; 3.313 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.343      ; 0.892      ;
; 3.330 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.343      ; 0.875      ;
; 3.341 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.343      ; 0.864      ;
; 3.359 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.077      ; 0.580      ;
; 3.419 ; spi_slave:spi_slave_rx_inst|rdata[32] ; tx_gain[0]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.230      ; 0.788      ;
; 3.420 ; spi_slave:spi_slave_rx_inst|rdata[34] ; tx_gain[2]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.230      ; 0.787      ;
; 3.501 ; spi_slave:spi_slave_rx_inst|rdata[35] ; tx_gain[3]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.230      ; 0.706      ;
; 3.503 ; spi_slave:spi_slave_rx_inst|rdata[36] ; tx_gain[4]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.268      ; 0.742      ;
; 3.504 ; spi_slave:spi_slave_rx_inst|rdata[36] ; att[4]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.268      ; 0.741      ;
; 3.506 ; spi_slave:spi_slave_rx_inst|rdata[38] ; randomize                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.268      ; 0.739      ;
; 3.522 ; spi_slave:spi_slave_rx_inst|rdata[37] ; dither                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.268      ; 0.723      ;
; 3.529 ; spi_slave:spi_slave_rx_inst|rdata[33] ; tx_gain[1]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.268      ; 0.716      ;
; 3.530 ; spi_slave:spi_slave_rx_inst|rdata[37] ; tx_gain[5]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.268      ; 0.715      ;
; 3.534 ; spi_slave:spi_slave_rx_inst|rdata[33] ; att[1]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.268      ; 0.711      ;
; 3.563 ; spi_slave:spi_slave_rx_inst|rdata[34] ; att[2]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.230      ; 0.644      ;
; 3.571 ; spi_slave:spi_slave_rx_inst|rdata[35] ; att[3]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.230      ; 0.636      ;
; 3.587 ; spi_slave:spi_slave_rx_inst|rdata[32] ; att[0]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.230      ; 0.620      ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'virt_ad9866_rxclk'                                                                                                  ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node         ; Launch Clock ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+
; 28.631 ; transmitter:transmitter_inst|out_data[12] ; ad9866_adio[10] ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -2.624     ; 3.725      ;
; 29.821 ; transmitter:transmitter_inst|out_data[3]  ; ad9866_adio[1]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -2.618     ; 2.541      ;
; 29.934 ; transmitter:transmitter_inst|out_data[10] ; ad9866_adio[8]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -2.614     ; 2.432      ;
; 30.004 ; transmitter:transmitter_inst|out_data[9]  ; ad9866_adio[7]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -2.614     ; 2.362      ;
; 30.060 ; transmitter:transmitter_inst|out_data[11] ; ad9866_adio[9]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -2.689     ; 2.231      ;
; 30.094 ; transmitter:transmitter_inst|out_data[8]  ; ad9866_adio[6]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -2.689     ; 2.197      ;
; 30.183 ; transmitter:transmitter_inst|out_data[13] ; ad9866_adio[11] ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -2.627     ; 2.170      ;
; 30.532 ; transmitter:transmitter_inst|out_data[7]  ; ad9866_adio[5]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -2.651     ; 1.797      ;
; 30.532 ; transmitter:transmitter_inst|out_data[6]  ; ad9866_adio[4]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -2.651     ; 1.797      ;
; 30.550 ; transmitter:transmitter_inst|out_data[4]  ; ad9866_adio[2]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -2.642     ; 1.788      ;
; 30.551 ; transmitter:transmitter_inst|out_data[5]  ; ad9866_adio[3]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -2.642     ; 1.787      ;
; 30.568 ; transmitter:transmitter_inst|out_data[2]  ; ad9866_adio[0]  ; ad9866_clk   ; virt_ad9866_rxclk ; 40.000       ; -2.614     ; 1.798      ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_10mhz'                                                                                                         ;
+--------+-------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; 97.452 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.500      ;
; 97.452 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.500      ;
; 97.452 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.500      ;
; 97.452 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.500      ;
; 97.452 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.500      ;
; 97.452 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.500      ;
; 97.452 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.500      ;
; 97.452 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.500      ;
; 97.452 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.500      ;
; 97.462 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.489      ;
; 97.467 ; prev_gain[4]                  ; ad9866:ad9866_inst|dut2_data[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.037     ; 2.483      ;
; 97.467 ; prev_gain[4]                  ; ad9866:ad9866_inst|dut2_data[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.037     ; 2.483      ;
; 97.467 ; prev_gain[4]                  ; ad9866:ad9866_inst|dut2_data[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.037     ; 2.483      ;
; 97.467 ; prev_gain[4]                  ; ad9866:ad9866_inst|dut2_data[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.037     ; 2.483      ;
; 97.467 ; prev_gain[4]                  ; ad9866:ad9866_inst|dut2_data[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.037     ; 2.483      ;
; 97.467 ; prev_gain[4]                  ; ad9866:ad9866_inst|dut2_data[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.037     ; 2.483      ;
; 97.467 ; prev_gain[4]                  ; ad9866:ad9866_inst|dut2_data[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.037     ; 2.483      ;
; 97.467 ; prev_gain[4]                  ; ad9866:ad9866_inst|dut2_data[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.037     ; 2.483      ;
; 97.467 ; prev_gain[4]                  ; ad9866:ad9866_inst|dut2_data[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.037     ; 2.483      ;
; 97.545 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[15] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.406      ;
; 97.545 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[14] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.406      ;
; 97.545 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[13] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.406      ;
; 97.545 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.406      ;
; 97.545 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.406      ;
; 97.545 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[0]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.406      ;
; 97.560 ; prev_gain[4]                  ; ad9866:ad9866_inst|dut2_data[15] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.038     ; 2.389      ;
; 97.560 ; prev_gain[4]                  ; ad9866:ad9866_inst|dut2_data[14] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.038     ; 2.389      ;
; 97.560 ; prev_gain[4]                  ; ad9866:ad9866_inst|dut2_data[13] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.038     ; 2.389      ;
; 97.560 ; prev_gain[4]                  ; ad9866:ad9866_inst|dut2_data[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.038     ; 2.389      ;
; 97.560 ; prev_gain[4]                  ; ad9866:ad9866_inst|dut2_data[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.038     ; 2.389      ;
; 97.560 ; prev_gain[4]                  ; ad9866:ad9866_inst|dut2_data[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.038     ; 2.389      ;
; 97.560 ; prev_gain[4]                  ; ad9866:ad9866_inst|dut2_data[0]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.038     ; 2.389      ;
; 97.605 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.347      ;
; 97.605 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.347      ;
; 97.605 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.347      ;
; 97.605 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.347      ;
; 97.605 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.347      ;
; 97.605 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.347      ;
; 97.605 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.347      ;
; 97.605 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.347      ;
; 97.605 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.347      ;
; 97.613 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.339      ;
; 97.613 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.339      ;
; 97.613 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.339      ;
; 97.613 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.339      ;
; 97.613 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.339      ;
; 97.613 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.339      ;
; 97.613 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.339      ;
; 97.613 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.339      ;
; 97.613 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.339      ;
; 97.616 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.336      ;
; 97.616 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.336      ;
; 97.616 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.336      ;
; 97.616 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.336      ;
; 97.616 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.336      ;
; 97.616 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.336      ;
; 97.616 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.336      ;
; 97.616 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.336      ;
; 97.616 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.336      ;
; 97.626 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.325      ;
; 97.659 ; prev_gain[5]                  ; ad9866:ad9866_inst|dut2_data[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.037     ; 2.291      ;
; 97.659 ; prev_gain[5]                  ; ad9866:ad9866_inst|dut2_data[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.037     ; 2.291      ;
; 97.659 ; prev_gain[5]                  ; ad9866:ad9866_inst|dut2_data[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.037     ; 2.291      ;
; 97.659 ; prev_gain[5]                  ; ad9866:ad9866_inst|dut2_data[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.037     ; 2.291      ;
; 97.659 ; prev_gain[5]                  ; ad9866:ad9866_inst|dut2_data[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.037     ; 2.291      ;
; 97.659 ; prev_gain[5]                  ; ad9866:ad9866_inst|dut2_data[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.037     ; 2.291      ;
; 97.659 ; prev_gain[5]                  ; ad9866:ad9866_inst|dut2_data[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.037     ; 2.291      ;
; 97.659 ; prev_gain[5]                  ; ad9866:ad9866_inst|dut2_data[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.037     ; 2.291      ;
; 97.659 ; prev_gain[5]                  ; ad9866:ad9866_inst|dut2_data[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.037     ; 2.291      ;
; 97.698 ; prev_gain[1]                  ; ad9866:ad9866_inst|dut2_data[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.233     ; 2.056      ;
; 97.698 ; prev_gain[1]                  ; ad9866:ad9866_inst|dut2_data[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.233     ; 2.056      ;
; 97.698 ; prev_gain[1]                  ; ad9866:ad9866_inst|dut2_data[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.233     ; 2.056      ;
; 97.698 ; prev_gain[1]                  ; ad9866:ad9866_inst|dut2_data[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.233     ; 2.056      ;
; 97.698 ; prev_gain[1]                  ; ad9866:ad9866_inst|dut2_data[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.233     ; 2.056      ;
; 97.698 ; prev_gain[1]                  ; ad9866:ad9866_inst|dut2_data[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.233     ; 2.056      ;
; 97.698 ; prev_gain[1]                  ; ad9866:ad9866_inst|dut2_data[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.233     ; 2.056      ;
; 97.698 ; prev_gain[1]                  ; ad9866:ad9866_inst|dut2_data[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.233     ; 2.056      ;
; 97.698 ; prev_gain[1]                  ; ad9866:ad9866_inst|dut2_data[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.233     ; 2.056      ;
; 97.698 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[15] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.253      ;
; 97.698 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[14] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.253      ;
; 97.698 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[13] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.253      ;
; 97.698 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.253      ;
; 97.698 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.253      ;
; 97.698 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.253      ;
; 97.698 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[0]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.253      ;
; 97.706 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[15] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.245      ;
; 97.706 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[14] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.245      ;
; 97.706 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[13] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.245      ;
; 97.706 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.245      ;
; 97.706 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.245      ;
; 97.706 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.245      ;
; 97.706 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[0]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.245      ;
; 97.709 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[15] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.242      ;
; 97.709 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[14] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.242      ;
; 97.709 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[13] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.242      ;
; 97.709 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.242      ;
; 97.709 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.242      ;
; 97.709 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[0]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.242      ;
; 97.726 ; prev_gain[0]                  ; ad9866:ad9866_inst|dut2_data[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.233     ; 2.028      ;
; 97.726 ; prev_gain[0]                  ; ad9866:ad9866_inst|dut2_data[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.233     ; 2.028      ;
+--------+-------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                 ;
+----------+-------------------------------------+-------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack    ; From Node                           ; To Node                             ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+----------+-------------------------------------+-------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 1039.366 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.288     ; 1.996      ;
; 1039.366 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.288     ; 1.996      ;
; 1039.366 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.288     ; 1.996      ;
; 1039.366 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.288     ; 1.996      ;
; 1039.366 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.288     ; 1.996      ;
; 1039.366 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.288     ; 1.996      ;
; 1039.401 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.287     ; 1.962      ;
; 1039.401 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.287     ; 1.962      ;
; 1039.401 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.287     ; 1.962      ;
; 1039.401 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.287     ; 1.962      ;
; 1039.729 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|prof_state.0010  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.289     ; 1.632      ;
; 1039.800 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|prof_state.0100  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.289     ; 1.561      ;
; 1039.909 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|prof_state.0011  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.289     ; 1.452      ;
; 1039.927 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|prof_state.0001  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.289     ; 1.434      ;
; 1040.372 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|prof_state.0000  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.289     ; 0.989      ;
; 1040.380 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|char_PTT         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1041.663     ; -0.289     ; 0.981      ;
; 2601.711 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[0]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.024     ; 2.418      ;
; 2601.711 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[1]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.024     ; 2.418      ;
; 2601.711 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[2]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.024     ; 2.418      ;
; 2601.711 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[3]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.024     ; 2.418      ;
; 2601.711 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[4]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.024     ; 2.418      ;
; 2601.711 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[5]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.024     ; 2.418      ;
; 2601.711 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[6]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.024     ; 2.418      ;
; 2601.711 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[7]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.024     ; 2.418      ;
; 2601.711 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[8]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.024     ; 2.418      ;
; 2601.976 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[17]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.022     ; 2.155      ;
; 2601.976 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[9]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.022     ; 2.155      ;
; 2601.976 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[10]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.022     ; 2.155      ;
; 2601.976 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[11]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.022     ; 2.155      ;
; 2601.976 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[12]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.022     ; 2.155      ;
; 2601.976 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[13]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.022     ; 2.155      ;
; 2601.976 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[14]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.022     ; 2.155      ;
; 2601.976 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[15]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.022     ; 2.155      ;
; 2601.976 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[16]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.022     ; 2.155      ;
; 2602.703 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_state       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.024     ; 1.426      ;
; 2603.023 ; profile:profile_CW|enable_hang      ; profile:profile_CW|hang_PTT         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.024     ; 1.106      ;
; 2603.025 ; profile:profile_CW|enable_hang      ; profile:profile_CW|hang_state       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.024     ; 1.104      ;
; 5205.387 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.897      ;
; 5205.387 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.897      ;
; 5205.387 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.897      ;
; 5205.387 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.897      ;
; 5205.387 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.897      ;
; 5205.387 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.897      ;
; 5205.403 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.882      ;
; 5205.403 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.882      ;
; 5205.403 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.882      ;
; 5205.403 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.882      ;
; 5205.530 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.754      ;
; 5205.530 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.754      ;
; 5205.530 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.754      ;
; 5205.530 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.754      ;
; 5205.530 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.754      ;
; 5205.530 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.754      ;
; 5205.546 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.739      ;
; 5205.546 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.739      ;
; 5205.546 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.739      ;
; 5205.546 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.739      ;
; 5205.680 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.604      ;
; 5205.680 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.604      ;
; 5205.680 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.604      ;
; 5205.680 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.604      ;
; 5205.680 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.604      ;
; 5205.680 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.604      ;
; 5205.715 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.570      ;
; 5205.715 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.570      ;
; 5205.715 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.570      ;
; 5205.715 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.570      ;
; 5205.725 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.559      ;
; 5205.725 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.559      ;
; 5205.725 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.559      ;
; 5205.725 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.559      ;
; 5205.725 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.559      ;
; 5205.725 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.559      ;
; 5205.727 ; profile:profile_CW|profile_count[8] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.557      ;
; 5205.727 ; profile:profile_CW|profile_count[8] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.557      ;
; 5205.727 ; profile:profile_CW|profile_count[8] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.557      ;
; 5205.727 ; profile:profile_CW|profile_count[8] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.557      ;
; 5205.727 ; profile:profile_CW|profile_count[8] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.557      ;
; 5205.727 ; profile:profile_CW|profile_count[8] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.557      ;
; 5205.739 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.545      ;
; 5205.739 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.545      ;
; 5205.739 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.545      ;
; 5205.739 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.545      ;
; 5205.739 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.545      ;
; 5205.739 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.545      ;
; 5205.741 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.544      ;
; 5205.741 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.544      ;
; 5205.741 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.544      ;
; 5205.741 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.544      ;
; 5205.743 ; profile:profile_CW|profile_count[8] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.542      ;
; 5205.743 ; profile:profile_CW|profile_count[8] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.542      ;
; 5205.743 ; profile:profile_CW|profile_count[8] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.542      ;
; 5205.743 ; profile:profile_CW|profile_count[8] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.542      ;
; 5205.774 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.511      ;
; 5205.774 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.511      ;
; 5205.774 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.511      ;
; 5205.774 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 2.511      ;
; 5205.803 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.481      ;
; 5205.803 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.481      ;
; 5205.803 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.481      ;
+----------+-------------------------------------+-------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'spi_ce1'                                                                                                                                                                                                                                                                                                                  ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                                         ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2498.389 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a20~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.107      ; 1.727      ;
; 2498.447 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a28~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.108      ; 1.670      ;
; 2498.484 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a20~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.107      ; 1.632      ;
; 2498.524 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a24~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.107      ; 1.592      ;
; 2498.541 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a44~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.105      ; 1.573      ;
; 2498.542 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a28~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.108      ; 1.575      ;
; 2498.544 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a40~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.105      ; 1.570      ;
; 2498.551 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a40~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.108      ; 1.566      ;
; 2498.556 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a16~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.107      ; 1.560      ;
; 2498.569 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a24~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.104      ; 1.544      ;
; 2498.584 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a28~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.108      ; 1.533      ;
; 2498.639 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a40~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.105      ; 1.475      ;
; 2498.640 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a44~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.105      ; 1.474      ;
; 2498.651 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a16~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.107      ; 1.465      ;
; 2498.661 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.035     ; 1.291      ;
; 2498.662 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.035     ; 1.290      ;
; 2498.664 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a24~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.104      ; 1.449      ;
; 2498.665 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.035     ; 1.287      ;
; 2498.673 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a20~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.107      ; 1.443      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a44~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[47]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a44~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[46]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a44~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[45]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a44~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[44]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a40~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[43]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a40~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[42]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a40~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[41]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a40~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[40]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a36~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[39]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a36~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[38]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a36~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[37]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a36~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[36]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a32~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[35]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a32~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[34]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a32~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[33]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a32~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[32]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a28~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[31]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a28~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[30]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a28~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[29]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a28~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[28]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a24~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[27]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a24~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[26]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a24~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[25]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a24~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[24]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a20~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[23]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a20~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[22]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a20~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[21]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a20~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[20]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a16~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[19]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a16~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[18]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a16~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[17]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a16~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[16]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[15]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[14]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[13]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[12]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a8~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[11]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a8~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[10]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a8~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[9]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a8~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[8]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a4~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[7]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a4~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[6]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a4~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[5]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a4~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[4]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[3]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[2]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[1]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[0]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.675 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.035     ; 1.277      ;
; 2498.688 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a20~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.110      ; 1.431      ;
; 2498.693 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a16~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.107      ; 1.423      ;
; 2498.698 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a40~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.105      ; 1.416      ;
; 2498.710 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.035     ; 1.242      ;
; 2498.711 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.035     ; 1.241      ;
; 2498.714 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.035     ; 1.238      ;
; 2498.717 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a24~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.104      ; 1.396      ;
; 2498.722 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.035     ; 1.230      ;
; 2498.723 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.035     ; 1.229      ;
; 2498.724 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.035     ; 1.228      ;
; 2498.726 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.035     ; 1.226      ;
; 2498.736 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.035     ; 1.216      ;
; 2498.750 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a44~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.102      ; 1.361      ;
; 2498.761 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a20~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.110      ; 1.358      ;
; 2498.765 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a16~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.110      ; 1.354      ;
; 2498.824 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.035     ; 1.128      ;
; 2498.825 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.035     ; 1.127      ;
; 2498.828 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.035     ; 1.124      ;
; 2498.834 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.035     ; 1.118      ;
; 2498.843 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.035     ; 1.109      ;
; 2498.844 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.035     ; 1.108      ;
; 2498.845 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a44~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.102      ; 1.266      ;
; 2498.847 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.035     ; 1.105      ;
; 2498.847 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.035     ; 1.105      ;
; 2498.847 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.035     ; 1.105      ;
; 2498.853 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a24~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.107      ; 1.263      ;
; 2498.855 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a40~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.108      ; 1.262      ;
; 2498.857 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.035     ; 1.095      ;
; 2498.858 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a24~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.104      ; 1.255      ;
; 2498.864 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a16~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.110      ; 1.255      ;
; 2498.886 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[1]               ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.041     ; 1.060      ;
; 2498.889 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.035     ; 1.063      ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'spi_sck'                                                                                                                          ;
+--------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.010 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[46]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.515      ; 2.619      ;
; -0.010 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[45]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.515      ; 2.619      ;
; -0.010 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[44]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.515      ; 2.619      ;
; -0.010 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[43]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.515      ; 2.619      ;
; -0.010 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[42]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.515      ; 2.619      ;
; -0.010 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[38]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.515      ; 2.619      ;
; -0.010 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[37]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.515      ; 2.619      ;
; -0.010 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[36]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.515      ; 2.619      ;
; 0.020  ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[3]    ; spi_ce0      ; spi_sck     ; 0.000        ; 2.460      ; 2.594      ;
; 0.020  ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[2]    ; spi_ce0      ; spi_sck     ; 0.000        ; 2.460      ; 2.594      ;
; 0.020  ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[1]    ; spi_ce0      ; spi_sck     ; 0.000        ; 2.460      ; 2.594      ;
; 0.020  ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[0]    ; spi_ce0      ; spi_sck     ; 0.000        ; 2.460      ; 2.594      ;
; 0.031  ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[11]   ; spi_ce0      ; spi_sck     ; 0.000        ; 2.407      ; 2.552      ;
; 0.031  ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[10]   ; spi_ce0      ; spi_sck     ; 0.000        ; 2.407      ; 2.552      ;
; 0.031  ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[9]    ; spi_ce0      ; spi_sck     ; 0.000        ; 2.407      ; 2.552      ;
; 0.031  ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[8]    ; spi_ce0      ; spi_sck     ; 0.000        ; 2.407      ; 2.552      ;
; 0.043  ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[24]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.410      ; 2.567      ;
; 0.043  ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[23]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.410      ; 2.567      ;
; 0.050  ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[30]   ; spi_ce0      ; spi_sck     ; 0.000        ; 2.297      ; 2.461      ;
; 0.050  ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[29]   ; spi_ce0      ; spi_sck     ; 0.000        ; 2.297      ; 2.461      ;
; 0.051  ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[7]    ; spi_ce0      ; spi_sck     ; 0.000        ; 2.405      ; 2.570      ;
; 0.051  ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[6]    ; spi_ce0      ; spi_sck     ; 0.000        ; 2.405      ; 2.570      ;
; 0.051  ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[5]    ; spi_ce0      ; spi_sck     ; 0.000        ; 2.405      ; 2.570      ;
; 0.051  ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[4]    ; spi_ce0      ; spi_sck     ; 0.000        ; 2.405      ; 2.570      ;
; 0.066  ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[16]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.527      ; 2.707      ;
; 0.091  ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[31]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.413      ; 2.618      ;
; 0.091  ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[30]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.413      ; 2.618      ;
; 0.091  ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[29]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.413      ; 2.618      ;
; 0.097  ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[15]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.395      ; 2.606      ;
; 0.097  ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[14]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.395      ; 2.606      ;
; 0.097  ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[13]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.395      ; 2.606      ;
; 0.097  ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[12]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.395      ; 2.606      ;
; 0.097  ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[11]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.395      ; 2.606      ;
; 0.097  ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[10]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.395      ; 2.606      ;
; 0.097  ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[9]   ; spi_ce1      ; spi_sck     ; 0.000        ; 2.395      ; 2.606      ;
; 0.097  ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[8]   ; spi_ce1      ; spi_sck     ; 0.000        ; 2.395      ; 2.606      ;
; 0.097  ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[7]   ; spi_ce1      ; spi_sck     ; 0.000        ; 2.395      ; 2.606      ;
; 0.097  ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[6]   ; spi_ce1      ; spi_sck     ; 0.000        ; 2.395      ; 2.606      ;
; 0.097  ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[5]   ; spi_ce1      ; spi_sck     ; 0.000        ; 2.395      ; 2.606      ;
; 0.097  ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[4]   ; spi_ce1      ; spi_sck     ; 0.000        ; 2.395      ; 2.606      ;
; 0.097  ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[3]   ; spi_ce1      ; spi_sck     ; 0.000        ; 2.395      ; 2.606      ;
; 0.097  ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[2]   ; spi_ce1      ; spi_sck     ; 0.000        ; 2.395      ; 2.606      ;
; 0.097  ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[1]   ; spi_ce1      ; spi_sck     ; 0.000        ; 2.395      ; 2.606      ;
; 0.097  ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[0]   ; spi_ce1      ; spi_sck     ; 0.000        ; 2.395      ; 2.606      ;
; 0.099  ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[47]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.394      ; 2.607      ;
; 0.099  ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[41]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.394      ; 2.607      ;
; 0.099  ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[40]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.394      ; 2.607      ;
; 0.099  ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[39]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.394      ; 2.607      ;
; 0.099  ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[35]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.394      ; 2.607      ;
; 0.099  ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[34]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.394      ; 2.607      ;
; 0.099  ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[33]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.394      ; 2.607      ;
; 0.099  ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[32]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.394      ; 2.607      ;
; 0.131  ; spi_slave:spi_slave_rx2_inst|treg[35] ; spi_slave:spi_slave_rx2_inst|treg[36]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.172      ; 0.387      ;
; 0.151  ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[39]   ; spi_ce0      ; spi_sck     ; 0.000        ; 2.310      ; 2.575      ;
; 0.151  ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[38]   ; spi_ce0      ; spi_sck     ; 0.000        ; 2.310      ; 2.575      ;
; 0.151  ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[37]   ; spi_ce0      ; spi_sck     ; 0.000        ; 2.310      ; 2.575      ;
; 0.151  ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[36]   ; spi_ce0      ; spi_sck     ; 0.000        ; 2.310      ; 2.575      ;
; 0.151  ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[15]   ; spi_ce0      ; spi_sck     ; 0.000        ; 2.310      ; 2.575      ;
; 0.151  ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[14]   ; spi_ce0      ; spi_sck     ; 0.000        ; 2.310      ; 2.575      ;
; 0.151  ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[13]   ; spi_ce0      ; spi_sck     ; 0.000        ; 2.310      ; 2.575      ;
; 0.151  ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[12]   ; spi_ce0      ; spi_sck     ; 0.000        ; 2.310      ; 2.575      ;
; 0.155  ; spi_slave:spi_slave_rx_inst|rreg[6]   ; spi_slave:spi_slave_rx_inst|rdata[7]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.146      ; 0.385      ;
; 0.163  ; spi_slave:spi_slave_rx_inst|rreg[5]   ; spi_slave:spi_slave_rx_inst|rdata[6]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.146      ; 0.393      ;
; 0.167  ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[43]   ; spi_ce0      ; spi_sck     ; 0.000        ; 2.314      ; 2.595      ;
; 0.167  ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|treg[42]   ; spi_ce0      ; spi_sck     ; 0.000        ; 2.314      ; 2.595      ;
; 0.169  ; spi_slave:spi_slave_rx_inst|rreg[30]  ; spi_slave:spi_slave_rx_inst|rdata[31]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.146      ; 0.399      ;
; 0.171  ; spi_slave:spi_slave_rx_inst|rreg[16]  ; spi_slave:spi_slave_rx_inst|rdata[17]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.146      ; 0.401      ;
; 0.176  ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|nb[0]      ; spi_ce0      ; spi_sck     ; 0.000        ; 1.274      ; 1.564      ;
; 0.176  ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|nb[1]      ; spi_ce0      ; spi_sck     ; 0.000        ; 1.274      ; 1.564      ;
; 0.176  ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|nb[2]      ; spi_ce0      ; spi_sck     ; 0.000        ; 1.274      ; 1.564      ;
; 0.176  ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|nb[3]      ; spi_ce0      ; spi_sck     ; 0.000        ; 1.274      ; 1.564      ;
; 0.176  ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|nb[4]      ; spi_ce0      ; spi_sck     ; 0.000        ; 1.274      ; 1.564      ;
; 0.176  ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|nb[5]      ; spi_ce0      ; spi_sck     ; 0.000        ; 1.274      ; 1.564      ;
; 0.176  ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|nb[6]      ; spi_ce0      ; spi_sck     ; 0.000        ; 1.274      ; 1.564      ;
; 0.176  ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|done       ; spi_ce0      ; spi_sck     ; 0.000        ; 1.274      ; 1.564      ;
; 0.182  ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rreg[23]   ; spi_ce0      ; spi_sck     ; 0.000        ; 1.161      ; 1.457      ;
; 0.182  ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rreg[19]   ; spi_ce0      ; spi_sck     ; 0.000        ; 1.161      ; 1.457      ;
; 0.182  ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rreg[10]   ; spi_ce0      ; spi_sck     ; 0.000        ; 1.161      ; 1.457      ;
; 0.182  ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rreg[9]    ; spi_ce0      ; spi_sck     ; 0.000        ; 1.161      ; 1.457      ;
; 0.182  ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rreg[8]    ; spi_ce0      ; spi_sck     ; 0.000        ; 1.161      ; 1.457      ;
; 0.183  ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[22]  ; spi_ce1      ; spi_sck     ; 0.000        ; 1.134      ; 1.431      ;
; 0.183  ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[21]  ; spi_ce1      ; spi_sck     ; 0.000        ; 1.134      ; 1.431      ;
; 0.183  ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[18]  ; spi_ce1      ; spi_sck     ; 0.000        ; 1.134      ; 1.431      ;
; 0.183  ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[16]  ; spi_ce1      ; spi_sck     ; 0.000        ; 1.134      ; 1.431      ;
; 0.191  ; spi_slave:spi_slave_rx_inst|rreg[31]  ; spi_slave:spi_slave_rx_inst|rdata[32]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.043      ; 0.318      ;
; 0.191  ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[40] ; spi_ce1      ; spi_sck     ; 0.000        ; 1.028      ; 1.333      ;
; 0.191  ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[37] ; spi_ce1      ; spi_sck     ; 0.000        ; 1.028      ; 1.333      ;
; 0.191  ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[15] ; spi_ce1      ; spi_sck     ; 0.000        ; 1.028      ; 1.333      ;
; 0.191  ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[12] ; spi_ce1      ; spi_sck     ; 0.000        ; 1.028      ; 1.333      ;
; 0.191  ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; spi_ce1      ; spi_sck     ; 0.000        ; 1.028      ; 1.333      ;
; 0.191  ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; spi_ce1      ; spi_sck     ; 0.000        ; 1.028      ; 1.333      ;
; 0.191  ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; spi_ce1      ; spi_sck     ; 0.000        ; 1.028      ; 1.333      ;
; 0.191  ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; spi_ce1      ; spi_sck     ; 0.000        ; 1.028      ; 1.333      ;
; 0.191  ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; spi_ce1      ; spi_sck     ; 0.000        ; 1.028      ; 1.333      ;
; 0.191  ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[31] ; spi_ce1      ; spi_sck     ; 0.000        ; 1.028      ; 1.333      ;
; 0.191  ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[30] ; spi_ce1      ; spi_sck     ; 0.000        ; 1.028      ; 1.333      ;
; 0.191  ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[29] ; spi_ce1      ; spi_sck     ; 0.000        ; 1.028      ; 1.333      ;
; 0.191  ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[28] ; spi_ce1      ; spi_sck     ; 0.000        ; 1.028      ; 1.333      ;
; 0.191  ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[27] ; spi_ce1      ; spi_sck     ; 0.000        ; 1.028      ; 1.333      ;
; 0.191  ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[26] ; spi_ce1      ; spi_sck     ; 0.000        ; 1.028      ; 1.333      ;
+--------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx2_inst|done'                                                                                                         ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                   ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; 0.014 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.359      ; 0.487      ;
; 0.022 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.359      ; 0.495      ;
; 0.063 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.357      ; 0.534      ;
; 0.078 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.358      ; 0.550      ;
; 0.084 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.359      ; 0.557      ;
; 0.104 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.376      ; 0.594      ;
; 0.108 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.375      ; 0.597      ;
; 0.109 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.376      ; 0.599      ;
; 0.111 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.358      ; 0.583      ;
; 0.114 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.358      ; 0.586      ;
; 0.144 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.359      ; 0.617      ;
; 0.150 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.358      ; 0.622      ;
; 0.172 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.376      ; 0.662      ;
; 0.177 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.358      ; 0.649      ;
; 0.197 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.358      ; 0.669      ;
; 0.203 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.329      ; 0.646      ;
; 0.210 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.375      ; 0.699      ;
; 0.227 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.375      ; 0.716      ;
; 0.233 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.357      ; 0.704      ;
; 0.241 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.375      ; 0.730      ;
; 0.247 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.375      ; 0.736      ;
; 0.252 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.362      ; 0.728      ;
; 0.254 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.362      ; 0.730      ;
; 0.269 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.345      ; 0.728      ;
; 0.360 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; rx2_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.332      ; 0.599      ;
; 0.367 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.332      ; 0.606      ;
; 0.368 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.329      ; 0.811      ;
; 0.369 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; rx2_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.332      ; 0.608      ;
; 0.375 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; rx2_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.332      ; 0.614      ;
; 0.377 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; rx2_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.332      ; 0.616      ;
; 0.379 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.316      ; 0.809      ;
; 0.389 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; rx2_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.314      ; 0.610      ;
; 0.389 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; rx2_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.332      ; 0.628      ;
; 0.390 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; rx2_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.332      ; 0.629      ;
; 0.394 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; rx2_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.332      ; 0.633      ;
; 0.394 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; rx2_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.313      ; 0.614      ;
; 0.399 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; rx2_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.315      ; 0.621      ;
; 0.401 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; rx2_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.314      ; 0.622      ;
; 0.401 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.362      ; 0.877      ;
; 0.407 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; rx2_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.315      ; 0.629      ;
; 0.408 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.375      ; 0.897      ;
; 0.410 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; rx2_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.314      ; 0.631      ;
; 0.410 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.261      ; 0.785      ;
; 0.414 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.362      ; 0.890      ;
; 0.430 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; rx2_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.315      ; 0.652      ;
; 0.432 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.362      ; 0.908      ;
; 0.449 ; spi_slave:spi_slave_rx2_inst|rdata[39] ; keyer_revers              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.247      ; 0.810      ;
; 0.455 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.316      ; 0.885      ;
; 0.472 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; rx2_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.332      ; 0.711      ;
; 0.476 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; rx2_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.332      ; 0.715      ;
; 0.479 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; rx2_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.332      ; 0.718      ;
; 0.487 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; rx2_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.314      ; 0.708      ;
; 0.493 ; spi_slave:spi_slave_rx2_inst|rdata[41] ; rx2_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.351      ; 0.958      ;
; 0.495 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; rx2_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.332      ; 0.734      ;
; 0.498 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; rx2_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.315      ; 0.720      ;
; 0.507 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; rx2_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.315      ; 0.729      ;
; 0.508 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; rx2_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.314      ; 0.729      ;
; 0.511 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; rx2_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.330      ; 0.748      ;
; 0.516 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; rx2_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.331      ; 0.754      ;
; 0.518 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; rx2_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.331      ; 0.756      ;
; 0.520 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; rx2_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.330      ; 0.757      ;
; 0.524 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.327      ; 0.758      ;
; 0.524 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; rx2_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.330      ; 0.761      ;
; 0.526 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; rx2_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.331      ; 0.764      ;
; 0.528 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; rx2_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.331      ; 0.766      ;
; 0.529 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; rx2_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.315      ; 0.751      ;
; 0.529 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; rx2_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.330      ; 0.766      ;
; 0.531 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.327      ; 0.765      ;
; 0.532 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.471      ; 0.910      ;
; 0.532 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; rx2_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.331      ; 0.770      ;
; 0.533 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.328      ; 0.768      ;
; 0.534 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.327      ; 0.768      ;
; 0.534 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; rx2_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.313      ; 0.754      ;
; 0.537 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.327      ; 0.771      ;
; 0.537 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; rx2_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.330      ; 0.774      ;
; 0.537 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; rx2_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.314      ; 0.758      ;
; 0.539 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; rx2_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.314      ; 0.760      ;
; 0.540 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; rx2_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.313      ; 0.760      ;
; 0.542 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; rx2_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.331      ; 0.780      ;
; 0.544 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.328      ; 0.779      ;
; 0.544 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; rx2_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.313      ; 0.764      ;
; 0.544 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.453      ; 0.904      ;
; 0.545 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.471      ; 0.923      ;
; 0.546 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.328      ; 0.781      ;
; 0.547 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.328      ; 0.782      ;
; 0.547 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.471      ; 0.925      ;
; 0.548 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.310      ; 0.765      ;
; 0.548 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.310      ; 0.765      ;
; 0.549 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.453      ; 0.909      ;
; 0.551 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; rx2_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.312      ; 0.770      ;
; 0.554 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.470      ; 0.931      ;
; 0.555 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.310      ; 0.772      ;
; 0.555 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.471      ; 0.933      ;
; 0.556 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; rx2_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.313      ; 0.776      ;
; 0.556 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.470      ; 0.933      ;
; 0.557 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; rx2_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.313      ; 0.777      ;
; 0.557 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.454      ; 0.918      ;
; 0.559 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.327      ; 0.793      ;
; 0.559 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; rx2_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.314      ; 0.780      ;
; 0.560 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.470      ; 0.937      ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ad9866_clk'                                                                                                                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                           ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.043 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a28~portb_address_reg0                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.362      ; 0.509      ;
; 0.052 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a28~portb_address_reg0                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.362      ; 0.518      ;
; 0.099 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|wrptr_g[4]                                                  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a32~porta_address_reg0                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.279      ; 0.482      ;
; 0.102 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|wrptr_g[2]                                                  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a32~porta_address_reg0                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.280      ; 0.486      ;
; 0.104 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|wrptr_g[7]                                                  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a32~porta_address_reg0                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.279      ; 0.487      ;
; 0.108 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|wrptr_g[3]                                                  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a32~porta_address_reg0                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.280      ; 0.492      ;
; 0.110 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|wrptr_g[0]                                                  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a32~porta_address_reg0                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.280      ; 0.494      ;
; 0.110 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|wrptr_g[1]                                                  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a32~porta_address_reg0                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.280      ; 0.494      ;
; 0.168 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a7                        ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[1]                                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.075      ; 0.327      ;
; 0.168 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a9                        ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[2]                                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.075      ; 0.327      ;
; 0.171 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a7                        ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|wrptr_g[7]                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.075      ; 0.330      ;
; 0.171 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a9                        ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|wrptr_g[9]                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.075      ; 0.330      ;
; 0.172 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a6                        ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|wrptr_g[6]                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.075      ; 0.331      ;
; 0.173 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a8                        ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|wrptr_g[8]                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.075      ; 0.332      ;
; 0.176 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|wrptr_g[1]                                                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a4~porta_address_reg0                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.228      ; 0.508      ;
; 0.180 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|wrptr_g[2]                                                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a36~porta_address_reg0                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.194      ; 0.478      ;
; 0.187 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|wrptr_g[4]                                                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a36~porta_address_reg0                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.194      ; 0.485      ;
; 0.188 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a6                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a8~portb_address_reg0                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.345      ; 0.637      ;
; 0.191 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|wrptr_g[0]                                                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a36~porta_address_reg0                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.194      ; 0.489      ;
; 0.193 ; transmitter:transmitter_inst|CicInterpM5:in2|dq3[8]                                                                                 ; transmitter:transmitter_inst|CicInterpM5:in2|q4[8]                                                                                                              ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.206      ; 0.483      ;
; 0.194 ; transmitter:transmitter_inst|CicInterpM5:in2|x1[18]                                                                                 ; transmitter:transmitter_inst|CicInterpM5:in2|dx1[18]                                                                                                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.214      ; 0.492      ;
; 0.196 ; transmitter:transmitter_inst|CicInterpM5:in2|dx3[8]                                                                                 ; transmitter:transmitter_inst|CicInterpM5:in2|x4[8]                                                                                                              ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.201      ; 0.481      ;
; 0.197 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a6                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a20~portb_address_reg0                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.332      ; 0.633      ;
; 0.199 ; receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[15]                                  ; receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[15]                                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.190      ; 0.473      ;
; 0.200 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a16~portb_address_reg0                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.345      ; 0.649      ;
; 0.201 ; agc_nearclip                                                                                                                        ; agc_nearclip                                                                                                                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; receiver:receiver_inst|firX8R8:fir2|wstate[1]                                                                                       ; receiver:receiver_inst|firX8R8:fir2|wstate[1]                                                                                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; receiver:receiver_inst|firX8R8:fir2|wstate[3]                                                                                       ; receiver:receiver_inst|firX8R8:fir2|wstate[3]                                                                                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1                        ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|wrptr_g[1]                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.046      ; 0.331      ;
; 0.201 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1                        ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a4                        ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a4                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a5                        ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a5                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a6                        ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a6                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a7                        ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a7                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a8                        ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a8                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a9                        ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a9                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a10                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a10                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a11                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a11                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0                        ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3                        ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[3]                                                                                   ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[3]                                                                                                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                                                                                   ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                                                                                                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1                      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|wrptr_g[1]                                                                              ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.042      ; 0.327      ;
; 0.201 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1                      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a2                      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a2                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3                      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a4                      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a4                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a5                      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a5                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a6                      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a6                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a7                      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a7                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a8                      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a8                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a9                      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a9                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a11                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a11                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0                      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a10                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a10                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; receiver:receiver_rx2_inst|firX8R8:fir2|waddr[0]                                                                                    ; receiver:receiver_rx2_inst|firX8R8:fir2|waddr[0]                                                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; receiver:receiver_inst|firX8R8:fir2|waddr[0]                                                                                        ; receiver:receiver_inst|firX8R8:fir2|waddr[0]                                                                                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[0]                                                                            ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[0]                                                                                                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[1]                                                                            ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[1]                                                                                                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[2]                                                                            ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[2]                                                                                                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rWait                                                                        ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rWait                                                                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rRun                                                                         ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rRun                                                                                                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; transmitter:transmitter_inst|FirInterp8_1024:fi|req                                                                                 ; transmitter:transmitter_inst|FirInterp8_1024:fi|req                                                                                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a5                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a5                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a6                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a6                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a7                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a7                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[0]                                                                            ; transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[0]                                                                                                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.202 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1                      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[0]                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.042      ; 0.328      ;
; 0.203 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe18a[1]   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe19a[1]                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.313      ;
; 0.204 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a5                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a16~portb_address_reg0                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.305      ; 0.613      ;
; 0.204 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[7][0]                                                                         ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[8][0]                                                                                                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.313      ;
; 0.204 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[7][1]                                                                         ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[8][1]                                                                                                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.313      ;
; 0.204 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe21a[1]   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe22a[1]                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.314      ;
; 0.204 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe20a[1]   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe21a[1]                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.314      ;
; 0.204 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe17a[1]   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe18a[1]                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.314      ;
; 0.204 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe16a[1]   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe17a[1]                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.314      ;
; 0.205 ; receiver:receiver_inst|cordic:cordic_inst|Z[0][2]                                                                                   ; receiver:receiver_inst|cordic:cordic_inst|Z[1][2]                                                                                                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe17a[4] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe18a[4]                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.313      ;
; 0.205 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe20a[7]   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe21a[7]                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.313      ;
; 0.205 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe21a[8]   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe22a[8]                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.313      ;
; 0.205 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe19a[1]   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe20a[1]                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.315      ;
; 0.205 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[1]   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe16a[1]                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.315      ;
; 0.205 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe21a[3]   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe22a[3]                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.315      ;
; 0.205 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe17a[3]   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe18a[3]                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.313      ;
; 0.205 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe16a[10]  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe17a[10]                              ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.313      ;
; 0.205 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe22a[11]  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|ws_dgrp_reg[11]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.313      ;
; 0.205 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe18a[11]  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe19a[11]                              ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.313      ;
; 0.205 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[11]  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe16a[11]                              ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.313      ;
; 0.206 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1                        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a8~portb_address_reg0                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.345      ; 0.655      ;
; 0.206 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[1]   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[1]                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.313      ;
; 0.206 ; transmitter:transmitter_inst|FirInterp8_1024:fi|caddr[2]                                                                            ; transmitter:transmitter_inst|FirInterp8_1024:fi|firromI_1024:rom|altsyncram:altsyncram_component|altsyncram_02b1:auto_generated|ram_block1a0~porta_address_reg0 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.154      ; 0.464      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx_inst|done'                                                                                                        ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                   ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; 0.068 ; spi_slave:spi_slave_rx_inst|rdata[32] ; att[0]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.341      ; 0.523      ;
; 0.084 ; spi_slave:spi_slave_rx_inst|rdata[35] ; att[3]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.341      ; 0.539      ;
; 0.085 ; spi_slave:spi_slave_rx_inst|rdata[34] ; att[2]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.341      ; 0.540      ;
; 0.097 ; spi_slave:spi_slave_rx_inst|rdata[38] ; randomize                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.378      ; 0.589      ;
; 0.108 ; spi_slave:spi_slave_rx_inst|rdata[33] ; tx_gain[1]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.378      ; 0.600      ;
; 0.114 ; spi_slave:spi_slave_rx_inst|rdata[37] ; dither                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.378      ; 0.606      ;
; 0.123 ; spi_slave:spi_slave_rx_inst|rdata[33] ; att[1]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.378      ; 0.615      ;
; 0.129 ; spi_slave:spi_slave_rx_inst|rdata[37] ; tx_gain[5]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.378      ; 0.621      ;
; 0.134 ; spi_slave:spi_slave_rx_inst|rdata[36] ; att[4]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.378      ; 0.626      ;
; 0.146 ; spi_slave:spi_slave_rx_inst|rdata[36] ; tx_gain[4]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.379      ; 0.639      ;
; 0.160 ; spi_slave:spi_slave_rx_inst|rdata[35] ; tx_gain[3]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.341      ; 0.615      ;
; 0.234 ; spi_slave:spi_slave_rx_inst|rdata[34] ; tx_gain[2]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.341      ; 0.689      ;
; 0.244 ; spi_slave:spi_slave_rx_inst|rdata[32] ; tx_gain[0]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.341      ; 0.699      ;
; 0.373 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.477      ; 0.757      ;
; 0.379 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.221      ; 0.507      ;
; 0.383 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.477      ; 0.767      ;
; 0.395 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.477      ; 0.779      ;
; 0.400 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.477      ; 0.784      ;
; 0.442 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.172      ; 0.521      ;
; 0.488 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.477      ; 0.872      ;
; 0.506 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.477      ; 0.890      ;
; 0.513 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.360      ; 0.780      ;
; 0.515 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.337      ; 0.759      ;
; 0.516 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.337      ; 0.760      ;
; 0.516 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.332      ; 0.755      ;
; 0.517 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.360      ; 0.784      ;
; 0.525 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.360      ; 0.792      ;
; 0.529 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.477      ; 0.913      ;
; 0.533 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.216      ; 0.656      ;
; 0.534 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.337      ; 0.778      ;
; 0.537 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.332      ; 0.776      ;
; 0.543 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.360      ; 0.810      ;
; 0.555 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.337      ; 0.799      ;
; 0.557 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.472      ; 0.936      ;
; 0.557 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.477      ; 0.941      ;
; 0.558 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.472      ; 0.937      ;
; 0.559 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.472      ; 0.938      ;
; 0.563 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.472      ; 0.942      ;
; 0.563 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.352      ; 0.822      ;
; 0.566 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.077      ; 0.550      ;
; 0.567 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.082      ; 0.556      ;
; 0.570 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.472      ; 0.949      ;
; 0.580 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.477      ; 0.964      ;
; 0.594 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.167      ; 0.668      ;
; 0.613 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.352      ; 0.872      ;
; 0.619 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.348      ; 0.874      ;
; 0.622 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.360      ; 0.889      ;
; 0.624 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.348      ; 0.879      ;
; 0.640 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.472      ; 1.019      ;
; 0.652 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.332      ; 0.891      ;
; 0.665 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.355      ; 0.927      ;
; 0.665 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.337      ; 0.909      ;
; 0.665 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.440      ; 1.012      ;
; 0.670 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.355      ; 0.932      ;
; 0.675 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.355      ; 0.937      ;
; 0.679 ; spi_slave:spi_slave_rx_inst|rdata[40] ; rx1_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.376      ; 1.169      ;
; 0.681 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.355      ; 0.943      ;
; 0.684 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.337      ; 0.928      ;
; 0.685 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.472      ; 1.064      ;
; 0.687 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.341      ; 0.935      ;
; 0.703 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.360      ; 0.970      ;
; 0.709 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.477      ; 1.093      ;
; 0.709 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.241      ; 0.857      ;
; 0.714 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.355      ; 0.976      ;
; 0.722 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.352      ; 0.981      ;
; 0.723 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.245      ; 0.875      ;
; 0.726 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.348      ; 0.981      ;
; 0.730 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.352      ; 0.989      ;
; 0.735 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.341      ; 0.983      ;
; 0.737 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.481      ; 1.125      ;
; 0.738 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.341      ; 0.986      ;
; 0.749 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.481      ; 1.137      ;
; 0.751 ; spi_slave:spi_slave_rx_inst|rdata[41] ; rx1_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.376      ; 1.241      ;
; 0.752 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.481      ; 1.140      ;
; 0.766 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.364      ; 1.037      ;
; 0.786 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.364      ; 1.057      ;
; 0.821 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.444      ; 1.172      ;
; 0.827 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.360      ; 1.094      ;
; 0.843 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.348      ; 1.098      ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'spi_ce0'                                                                                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                         ; To Node                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.159 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[3]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.088      ; 0.331      ;
; 0.163 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a4      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[4]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.088      ; 0.335      ;
; 0.182 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                                 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[10]                                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.061      ; 0.327      ;
; 0.188 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[6]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[6]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.054      ; 0.326      ;
; 0.199 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a5      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a5                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a7      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11     ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10     ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a6      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a2      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a2                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a4      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a5      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a5                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a6      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a7      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a8      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a8                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a9      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a9                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a11     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a11                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a10     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a10                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.203 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[1] ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity4                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.314      ;
; 0.218 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.030      ; 0.332      ;
; 0.220 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[0]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.030      ; 0.334      ;
; 0.221 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a2      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.088      ; 0.393      ;
; 0.230 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11     ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[11]                                               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.008      ; 0.322      ;
; 0.230 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11     ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[2]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.008      ; 0.322      ;
; 0.232 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[1]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.088      ; 0.404      ;
; 0.235 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a2      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[2]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.088      ; 0.407      ;
; 0.236 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a24~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.148      ; 0.488      ;
; 0.237 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a6      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a24~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.148      ; 0.489      ;
; 0.238 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[2]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.625      ; 0.967      ;
; 0.239 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a24~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.148      ; 0.491      ;
; 0.242 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a7      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a24~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.148      ; 0.494      ;
; 0.243 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[1]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.007      ; 0.334      ;
; 0.247 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a24~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.148      ; 0.499      ;
; 0.250 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[0]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.625      ; 0.979      ;
; 0.251 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                                 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[11]                                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.053      ; 0.388      ;
; 0.251 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[6]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a4~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.459      ; 0.814      ;
; 0.254 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[9]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[9]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.061      ; 0.399      ;
; 0.256 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.088      ; 0.428      ;
; 0.257 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a24~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.148      ; 0.509      ;
; 0.258 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a5      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a24~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.148      ; 0.510      ;
; 0.259 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a24~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.148      ; 0.511      ;
; 0.260 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.088      ; 0.432      ;
; 0.260 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.011     ; 0.333      ;
; 0.263 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[1] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity7                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.374      ;
; 0.274 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a20~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.262      ; 0.640      ;
; 0.276 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[0]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.387      ;
; 0.278 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a24~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.138      ; 0.520      ;
; 0.285 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a10     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                                               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.036      ; 0.405      ;
; 0.286 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[3]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.625      ; 1.015      ;
; 0.289 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a20~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.262      ; 0.655      ;
; 0.291 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a11     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[2]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.011      ; 0.386      ;
; 0.297 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a7      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a20~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.262      ; 0.663      ;
; 0.300 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[2]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.008      ; 0.392      ;
; 0.301 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a7      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[1]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.007      ; 0.392      ;
; 0.304 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[2] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity7                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.415      ;
; 0.304 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[0] ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity4                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.415      ;
; 0.312 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.007      ; 0.403      ;
; 0.314 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[8]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.700      ; 1.118      ;
; 0.316 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a8      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a9                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.427      ;
; 0.317 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity4         ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 0.458      ;
; 0.321 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a20~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.252      ; 0.677      ;
; 0.323 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a6      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.026      ; 0.433      ;
; 0.328 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a2      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.026      ; 0.438      ;
; 0.330 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a2      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.026      ; 0.440      ;
; 0.331 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a10     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[2]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.011      ; 0.426      ;
; 0.332 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity7         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.135      ; 0.551      ;
; 0.332 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.443      ;
; 0.332 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.443      ;
; 0.333 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.444      ;
; 0.334 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[5]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[5]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.071      ; 0.489      ;
; 0.337 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.448      ;
; 0.338 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.449      ;
; 0.339 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10     ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[2]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.008      ; 0.431      ;
; 0.339 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[7]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[7]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.071      ; 0.494      ;
; 0.343 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[1]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.625      ; 1.072      ;
; 0.345 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[7]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.713      ; 1.162      ;
; 0.346 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a5      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.457      ;
; 0.350 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a5      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.461      ;
; 0.351 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.007      ; 0.442      ;
; 0.353 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a44~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.172      ; 0.629      ;
; 0.354 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a20~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.262      ; 0.720      ;
; 0.358 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a16~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.178      ; 0.640      ;
; 0.360 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a16~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.178      ; 0.642      ;
; 0.363 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity4         ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.116      ; 0.563      ;
; 0.365 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a5      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[1]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.007      ; 0.456      ;
; 0.373 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a9      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a11                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.038      ; 0.495      ;
; 0.376 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a9      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a10                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.038      ; 0.498      ;
; 0.379 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a28~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.183      ; 0.666      ;
; 0.380 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[8]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a4~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.446      ; 0.930      ;
; 0.380 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[8]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.455      ; 0.939      ;
+-------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                                                                                                                                        ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.175 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.496      ;
; 0.185 ; profile:profile_CW|profile_count[9] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.506      ;
; 0.185 ; profile:profile_CW|hang_PTT         ; profile:profile_CW|hang_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; profile:profile_CW|hang_state       ; profile:profile_CW|hang_state                                                                                                                  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.187 ; profile:profile_CW|enable_hang      ; profile:profile_CW|enable_hang                                                                                                                 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; profile:profile_CW|char_PTT         ; profile:profile_CW|char_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; profile:profile_CW|prof_state.0000  ; profile:profile_CW|prof_state.0000                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|prof_state.0100                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; profile:profile_CW|prof_state.0010  ; profile:profile_CW|prof_state.0010                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; profile:profile_CW|prof_state.0001  ; profile:profile_CW|prof_state.0001                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; profile:profile_CW|prof_state.0011  ; profile:profile_CW|prof_state.0011                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.508      ;
; 0.190 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.511      ;
; 0.191 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.214      ; 0.509      ;
; 0.196 ; profile:profile_CW|hang_state       ; profile:profile_CW|hang_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.318      ;
; 0.200 ; profile:profile_CW|hang_timer[17]   ; profile:profile_CW|hang_timer[17]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.322      ;
; 0.202 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.214      ; 0.520      ;
; 0.202 ; profile:profile_CW|profile_count[9] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.214      ; 0.520      ;
; 0.203 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.214      ; 0.521      ;
; 0.211 ; profile:profile_CW|timer[17]        ; profile:profile_CW|timer[17]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.331      ;
; 0.218 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|enable_hang                                                                                                                 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.338      ;
; 0.220 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|prof_state.0000                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.340      ;
; 0.284 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.605      ;
; 0.285 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.605      ;
; 0.292 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 0.609      ;
; 0.293 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.613      ;
; 0.296 ; profile:profile_CW|hang_timer[1]    ; profile:profile_CW|hang_timer[1]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.418      ;
; 0.296 ; profile:profile_CW|hang_timer[5]    ; profile:profile_CW|hang_timer[5]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.418      ;
; 0.296 ; profile:profile_CW|hang_timer[6]    ; profile:profile_CW|hang_timer[6]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.418      ;
; 0.296 ; profile:profile_CW|hang_timer[7]    ; profile:profile_CW|hang_timer[7]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.418      ;
; 0.296 ; profile:profile_CW|hang_timer[9]    ; profile:profile_CW|hang_timer[9]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.418      ;
; 0.296 ; profile:profile_CW|hang_timer[12]   ; profile:profile_CW|hang_timer[12]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.418      ;
; 0.297 ; profile:profile_CW|timer[9]         ; profile:profile_CW|timer[9]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; profile:profile_CW|hang_timer[4]    ; profile:profile_CW|hang_timer[4]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.419      ;
; 0.297 ; profile:profile_CW|hang_timer[10]   ; profile:profile_CW|hang_timer[10]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.419      ;
; 0.297 ; profile:profile_CW|hang_timer[11]   ; profile:profile_CW|hang_timer[11]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.419      ;
; 0.298 ; profile:profile_CW|timer[15]        ; profile:profile_CW|timer[15]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; profile:profile_CW|hang_timer[2]    ; profile:profile_CW|hang_timer[2]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.420      ;
; 0.298 ; profile:profile_CW|hang_timer[13]   ; profile:profile_CW|hang_timer[13]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.420      ;
; 0.298 ; profile:profile_CW|hang_timer[14]   ; profile:profile_CW|hang_timer[14]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.420      ;
; 0.299 ; profile:profile_CW|timer[1]         ; profile:profile_CW|timer[1]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.418      ;
; 0.299 ; profile:profile_CW|timer[6]         ; profile:profile_CW|timer[6]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.418      ;
; 0.299 ; profile:profile_CW|timer[7]         ; profile:profile_CW|timer[7]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.418      ;
; 0.299 ; profile:profile_CW|timer[10]        ; profile:profile_CW|timer[10]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; profile:profile_CW|timer[11]        ; profile:profile_CW|timer[11]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; profile:profile_CW|timer[12]        ; profile:profile_CW|timer[12]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; profile:profile_CW|timer[4]         ; profile:profile_CW|timer[4]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.419      ;
; 0.300 ; profile:profile_CW|timer[5]         ; profile:profile_CW|timer[5]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.419      ;
; 0.300 ; profile:profile_CW|timer[13]        ; profile:profile_CW|timer[13]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.301 ; profile:profile_CW|timer[2]         ; profile:profile_CW|timer[2]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.420      ;
; 0.303 ; profile:profile_CW|hang_timer[8]    ; profile:profile_CW|hang_timer[8]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.425      ;
; 0.303 ; profile:profile_CW|hang_timer[15]   ; profile:profile_CW|hang_timer[15]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.425      ;
; 0.304 ; profile:profile_CW|hang_timer[3]    ; profile:profile_CW|hang_timer[3]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.426      ;
; 0.304 ; profile:profile_CW|hang_timer[16]   ; profile:profile_CW|hang_timer[16]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.426      ;
; 0.306 ; profile:profile_CW|timer[8]         ; profile:profile_CW|timer[8]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; profile:profile_CW|timer[14]        ; profile:profile_CW|timer[14]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.214      ; 0.624      ;
; 0.307 ; profile:profile_CW|timer[3]         ; profile:profile_CW|timer[3]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 0.624      ;
; 0.309 ; profile:profile_CW|hang_timer[0]    ; profile:profile_CW|hang_timer[0]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.431      ;
; 0.312 ; profile:profile_CW|timer[0]         ; profile:profile_CW|timer[0]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.431      ;
; 0.313 ; profile:profile_CW|profile_count[8] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.633      ;
; 0.315 ; profile:profile_CW|timer[16]        ; profile:profile_CW|timer[16]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.435      ;
; 0.322 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.642      ;
; 0.324 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.214      ; 0.642      ;
; 0.326 ; profile:profile_CW|profile_count[8] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 0.643      ;
; 0.326 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.647      ;
; 0.332 ; profile:profile_CW|prof_state.0000  ; profile:profile_CW|char_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.452      ;
; 0.335 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 0.652      ;
; 0.346 ; profile:profile_CW|prof_state.0000  ; profile:profile_CW|enable_hang                                                                                                                 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.466      ;
; 0.382 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|prof_state.0010                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.502      ;
; 0.422 ; profile:profile_CW|profile_count[9] ; profile:profile_CW|profile_count[9]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.542      ;
; 0.445 ; profile:profile_CW|hang_timer[5]    ; profile:profile_CW|hang_timer[6]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.567      ;
; 0.445 ; profile:profile_CW|hang_timer[9]    ; profile:profile_CW|hang_timer[10]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.567      ;
; 0.445 ; profile:profile_CW|hang_timer[1]    ; profile:profile_CW|hang_timer[2]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.567      ;
; 0.445 ; profile:profile_CW|hang_timer[7]    ; profile:profile_CW|hang_timer[8]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.567      ;
; 0.446 ; profile:profile_CW|timer[9]         ; profile:profile_CW|timer[10]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.566      ;
; 0.446 ; profile:profile_CW|hang_timer[11]   ; profile:profile_CW|hang_timer[12]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.568      ;
; 0.447 ; profile:profile_CW|timer[15]        ; profile:profile_CW|timer[16]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.567      ;
; 0.447 ; profile:profile_CW|hang_timer[13]   ; profile:profile_CW|hang_timer[14]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.569      ;
; 0.448 ; profile:profile_CW|timer[11]        ; profile:profile_CW|timer[12]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.568      ;
; 0.448 ; profile:profile_CW|timer[1]         ; profile:profile_CW|timer[2]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.567      ;
; 0.448 ; profile:profile_CW|timer[7]         ; profile:profile_CW|timer[8]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.567      ;
; 0.449 ; profile:profile_CW|timer[5]         ; profile:profile_CW|timer[6]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.568      ;
; 0.449 ; profile:profile_CW|timer[13]        ; profile:profile_CW|timer[14]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.569      ;
; 0.452 ; profile:profile_CW|hang_timer[15]   ; profile:profile_CW|hang_timer[16]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.574      ;
; 0.453 ; profile:profile_CW|hang_timer[3]    ; profile:profile_CW|hang_timer[4]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.575      ;
; 0.454 ; profile:profile_CW|hang_timer[6]    ; profile:profile_CW|hang_timer[7]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.576      ;
; 0.454 ; profile:profile_CW|hang_timer[12]   ; profile:profile_CW|hang_timer[13]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.576      ;
; 0.455 ; profile:profile_CW|hang_timer[4]    ; profile:profile_CW|hang_timer[5]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.577      ;
; 0.455 ; profile:profile_CW|hang_timer[10]   ; profile:profile_CW|hang_timer[11]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.577      ;
; 0.456 ; profile:profile_CW|timer[3]         ; profile:profile_CW|timer[4]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.575      ;
; 0.456 ; profile:profile_CW|hang_timer[0]    ; profile:profile_CW|hang_timer[1]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.578      ;
; 0.456 ; profile:profile_CW|hang_timer[14]   ; profile:profile_CW|hang_timer[15]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.578      ;
; 0.456 ; profile:profile_CW|hang_timer[2]    ; profile:profile_CW|hang_timer[3]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.578      ;
; 0.457 ; profile:profile_CW|timer[6]         ; profile:profile_CW|timer[7]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.576      ;
; 0.457 ; profile:profile_CW|timer[10]        ; profile:profile_CW|timer[11]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.577      ;
; 0.457 ; profile:profile_CW|timer[12]        ; profile:profile_CW|timer[13]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.577      ;
; 0.457 ; profile:profile_CW|hang_timer[6]    ; profile:profile_CW|hang_timer[8]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.579      ;
; 0.457 ; profile:profile_CW|hang_timer[12]   ; profile:profile_CW|hang_timer[14]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.579      ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'spi_ce1'                                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.185 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.038      ; 0.307      ;
; 0.199 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[2]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.038      ; 0.321      ;
; 0.199 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[10]                                               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.038      ; 0.321      ;
; 0.204 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.196      ; 0.504      ;
; 0.205 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a8~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.195      ; 0.504      ;
; 0.207 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a32~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.196      ; 0.507      ;
; 0.209 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a36~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.198      ; 0.511      ;
; 0.209 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.038      ; 0.331      ;
; 0.210 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.038      ; 0.332      ;
; 0.214 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.199      ; 0.517      ;
; 0.215 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a32~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.196      ; 0.515      ;
; 0.216 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.038      ; 0.338      ;
; 0.217 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.201      ; 0.522      ;
; 0.220 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[0]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.038      ; 0.342      ;
; 0.220 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[5]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.038      ; 0.342      ;
; 0.223 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.201      ; 0.528      ;
; 0.225 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.196      ; 0.525      ;
; 0.233 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.196      ; 0.533      ;
; 0.236 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a4~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.200      ; 0.540      ;
; 0.250 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[1] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity4                       ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.038      ; 0.372      ;
; 0.259 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[2]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.038      ; 0.381      ;
; 0.273 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.038      ; 0.395      ;
; 0.274 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[11]                                               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.038      ; 0.396      ;
; 0.295 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[0] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity4                       ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.038      ; 0.417      ;
; 0.297 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a4~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.197      ; 0.598      ;
; 0.310 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.198      ; 0.612      ;
; 0.311 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a4~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.197      ; 0.612      ;
; 0.314 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[1]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.038      ; 0.436      ;
; 0.318 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.198      ; 0.620      ;
; 0.319 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[2]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.038      ; 0.441      ;
; 0.319 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.038      ; 0.441      ;
; 0.320 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.038      ; 0.442      ;
; 0.320 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.038      ; 0.442      ;
; 0.321 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[1]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.038      ; 0.443      ;
; 0.323 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a36~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.198      ; 0.625      ;
; 0.323 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.038      ; 0.445      ;
; 0.325 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[2]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.038      ; 0.447      ;
; 0.325 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.038      ; 0.447      ;
; 0.325 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.038      ; 0.447      ;
; 0.326 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a8~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.195      ; 0.625      ;
; 0.326 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.038      ; 0.448      ;
; 0.331 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.038      ; 0.453      ;
; 0.332 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.038      ; 0.454      ;
; 0.332 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.038      ; 0.454      ;
; 0.336 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a36~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.195      ; 0.635      ;
; 0.336 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.038      ; 0.458      ;
; 0.337 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.038      ; 0.459      ;
; 0.341 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a36~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.195      ; 0.640      ;
; 0.341 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a32~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.193      ; 0.638      ;
; 0.342 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a32~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.196      ; 0.642      ;
; 0.342 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a8~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.195      ; 0.641      ;
; 0.343 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a36~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.195      ; 0.642      ;
; 0.343 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.198      ; 0.645      ;
; 0.343 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.198      ; 0.645      ;
; 0.345 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.199      ; 0.648      ;
; 0.347 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a8~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.195      ; 0.646      ;
; 0.349 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a32~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.193      ; 0.646      ;
; 0.349 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a8~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.192      ; 0.645      ;
; 0.352 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a36~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.198      ; 0.654      ;
; 0.352 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a32~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.193      ; 0.649      ;
; 0.360 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.038      ; 0.482      ;
; 0.362 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.199      ; 0.665      ;
; 0.362 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a8~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.192      ; 0.658      ;
; 0.364 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a36~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.198      ; 0.666      ;
; 0.366 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.201      ; 0.671      ;
; 0.372 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.199      ; 0.675      ;
; 0.373 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a8~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.192      ; 0.669      ;
; 0.377 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a4~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.200      ; 0.681      ;
; 0.379 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.038      ; 0.501      ;
; 0.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.038      ; 0.503      ;
; 0.382 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a4~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.200      ; 0.686      ;
; 0.388 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[1]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.038      ; 0.510      ;
; 0.394 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.201      ; 0.699      ;
; 0.400 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a16~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.212      ; 0.716      ;
; 0.412 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[4]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.038      ; 0.534      ;
; 0.420 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a24~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.213      ; 0.737      ;
; 0.423 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[2] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity4                       ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.035      ; 0.542      ;
; 0.426 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.038      ; 0.548      ;
; 0.437 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.038      ; 0.559      ;
; 0.443 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[1]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.035      ; 0.562      ;
; 0.447 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.038      ; 0.569      ;
; 0.448 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.038      ; 0.570      ;
; 0.450 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.038      ; 0.572      ;
; 0.451 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.038      ; 0.573      ;
; 0.451 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.038      ; 0.573      ;
; 0.453 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.038      ; 0.575      ;
; 0.456 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a16~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.212      ; 0.772      ;
; 0.464 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.196      ; 0.764      ;
; 0.469 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a24~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.213      ; 0.786      ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_10mhz'                                                                                                                                                ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.186 ; ad9866:ad9866_inst|sen_n                           ; ad9866:ad9866_inst|sen_n                           ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ad9866:ad9866_inst|dut2_bitcount[2]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ad9866:ad9866_inst|dut2_bitcount[3]                ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[0]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; ad9866:ad9866_inst|dut2_data[13]                   ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.313      ;
; 0.194 ; ad9866:ad9866_inst|dut2_data[14]                   ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[0]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.314      ;
; 0.203 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.323      ;
; 0.230 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.350      ;
; 0.230 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[0]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.350      ;
; 0.235 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.355      ;
; 0.265 ; ad9866:ad9866_inst|dut2_data[6]                    ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.386      ;
; 0.266 ; ad9866:ad9866_inst|dut2_data[11]                   ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.387      ;
; 0.266 ; ad9866:ad9866_inst|dut2_data[10]                   ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.387      ;
; 0.267 ; ad9866:ad9866_inst|dut2_data[9]                    ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.388      ;
; 0.267 ; ad9866:ad9866_inst|dut2_data[2]                    ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.387      ;
; 0.268 ; ad9866:ad9866_inst|dut2_data[8]                    ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.389      ;
; 0.268 ; ad9866:ad9866_inst|dut2_data[7]                    ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.389      ;
; 0.269 ; ad9866:ad9866_inst|dut2_data[1]                    ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.389      ;
; 0.269 ; ad9866:ad9866_inst|dut2_data[0]                    ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.389      ;
; 0.291 ; counter[11]                                        ; counter[11]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.412      ;
; 0.291 ; counter[9]                                         ; counter[9]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.412      ;
; 0.292 ; counter[7]                                         ; counter[7]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.413      ;
; 0.292 ; counter[1]                                         ; counter[1]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.413      ;
; 0.293 ; counter[15]                                        ; counter[15]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; counter[5]                                         ; counter[5]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; counter[3]                                         ; counter[3]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; counter[2]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.414      ;
; 0.294 ; counter[17]                                        ; counter[17]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; counter[13]                                        ; counter[13]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; counter[12]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; counter[10]                                        ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; counter[8]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; counter[4]                                         ; counter[4]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.415      ;
; 0.295 ; counter[21]                                        ; counter[21]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; counter[19]                                        ; counter[19]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; counter[18]                                        ; counter[18]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; counter[14]                                        ; counter[14]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; counter[6]                                         ; counter[6]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.416      ;
; 0.296 ; counter[20]                                        ; counter[20]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; counter[16]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.416      ;
; 0.297 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[12] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; reset_handler:reset_handler_inst|reset_counter[2]  ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.417      ;
; 0.298 ; reset_handler:reset_handler_inst|reset_counter[18] ; reset_handler:reset_handler_inst|reset_counter[18] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; reset_handler:reset_handler_inst|reset_counter[17] ; reset_handler:reset_handler_inst|reset_counter[17] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; reset_handler:reset_handler_inst|reset_counter[16] ; reset_handler:reset_handler_inst|reset_counter[16] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[15] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[14] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[13] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; reset_handler:reset_handler_inst|reset_counter[7]  ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; reset_handler:reset_handler_inst|reset_counter[22] ; reset_handler:reset_handler_inst|reset_counter[22] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; reset_handler:reset_handler_inst|reset_counter[23] ; reset_handler:reset_handler_inst|reset_counter[23] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; reset_handler:reset_handler_inst|reset_counter[20] ; reset_handler:reset_handler_inst|reset_counter[20] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; reset_handler:reset_handler_inst|reset_counter[19] ; reset_handler:reset_handler_inst|reset_counter[19] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; reset_handler:reset_handler_inst|reset_counter[5]  ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; reset_handler:reset_handler_inst|reset_counter[3]  ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.420      ;
; 0.305 ; counter[0]                                         ; counter[0]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; reset_handler:reset_handler_inst|reset_counter[1]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; counter[23]                                        ; counter[23]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; reset_handler:reset_handler_inst|reset_counter[4]  ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.426      ;
; 0.308 ; counter[22]                                        ; counter[22]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; reset_handler:reset_handler_inst|reset_counter[21] ; reset_handler:reset_handler_inst|reset_counter[21] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.428      ;
; 0.310 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.430      ;
; 0.326 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut1_pc[1]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.446      ;
; 0.328 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut1_pc[5]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.448      ;
; 0.328 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut1_pc[2]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.448      ;
; 0.330 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut1_pc[4]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.450      ;
; 0.331 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.451      ;
; 0.333 ; ad9866:ad9866_inst|dut1_pc[0]                      ; ad9866:ad9866_inst|dut1_pc[0]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.453      ;
; 0.334 ; ad9866:ad9866_inst|dut2_data[5]                    ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.455      ;
; 0.337 ; ad9866:ad9866_inst|dut2_data[4]                    ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.458      ;
; 0.338 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.458      ;
; 0.341 ; ad9866:ad9866_inst|sclk                            ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.461      ;
; 0.351 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.470      ;
; 0.351 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.470      ;
; 0.367 ; ad9866:ad9866_inst|sen_n                           ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.488      ;
; 0.379 ; ad9866:ad9866_inst|dut2_data[12]                   ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.498      ;
; 0.389 ; ad9866:ad9866_inst|sen_n                           ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.510      ;
; 0.389 ; ad9866:ad9866_inst|sen_n                           ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.510      ;
; 0.392 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut1_pc[3]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.512      ;
; 0.395 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.514      ;
; 0.409 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|sclk                            ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.529      ;
; 0.421 ; reset_handler:reset_handler_inst|reset_counter[22] ; reset_handler:reset_handler_inst|reset             ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.541      ;
; 0.438 ; ad9866:ad9866_inst|dut2_data[3]                    ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.038      ; 0.560      ;
; 0.440 ; counter[9]                                         ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.561      ;
; 0.441 ; counter[1]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.562      ;
; 0.441 ; counter[11]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.561      ;
; 0.441 ; counter[7]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.562      ;
; 0.442 ; counter[3]                                         ; counter[4]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.563      ;
; 0.442 ; counter[5]                                         ; counter[6]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.563      ;
; 0.442 ; counter[15]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.562      ;
; 0.443 ; counter[17]                                        ; counter[18]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.563      ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                     ;
+-------+----------------------------------------+----------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.187 ; iambic:iambic_inst|key_state.DASHDELAY ; iambic:iambic_inst|key_state.DASHDELAY ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; iambic:iambic_inst|key_state.SENDDOT   ; iambic:iambic_inst|key_state.SENDDOT   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; iambic:iambic_inst|key_state.DOTDELAY  ; iambic:iambic_inst|key_state.DOTDELAY  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; iambic:iambic_inst|key_state.SENDDASH  ; iambic:iambic_inst|key_state.SENDDASH  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; iambic:iambic_inst|dot_memory          ; iambic:iambic_inst|dot_memory          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; iambic:iambic_inst|dash_memory         ; iambic:iambic_inst|dash_memory         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.198 ; iambic:iambic_inst|delay[17]           ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.325      ;
; 0.208 ; iambic:iambic_inst|key_state.PREDOT    ; iambic:iambic_inst|key_state.SENDDOT   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.328      ;
; 0.209 ; iambic:iambic_inst|key_state.DOTDELAY  ; iambic:iambic_inst|key_state.DOTHELD   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.329      ;
; 0.297 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.425      ;
; 0.297 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.425      ;
; 0.297 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.425      ;
; 0.298 ; iambic:iambic_inst|delay[1]            ; iambic:iambic_inst|delay[1]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.426      ;
; 0.298 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[3]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.426      ;
; 0.298 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.426      ;
; 0.298 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[5]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.426      ;
; 0.298 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.425      ;
; 0.299 ; iambic:iambic_inst|dot_memory          ; iambic:iambic_inst|key_state.PREDOT    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; iambic:iambic_inst|delay[2]            ; iambic:iambic_inst|delay[2]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.427      ;
; 0.299 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.426      ;
; 0.299 ; iambic:iambic_inst|delay[14]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.426      ;
; 0.300 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.427      ;
; 0.309 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[0]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.437      ;
; 0.312 ; iambic:iambic_inst|dash_memory         ; iambic:iambic_inst|key_state.DOTHELD   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.432      ;
; 0.323 ; iambic:iambic_inst|dash_memory         ; iambic:iambic_inst|key_state.PREDASH   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.443      ;
; 0.326 ; iambic:iambic_inst|key_state.DASHDELAY ; iambic:iambic_inst|key_state.DASHHELD  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.446      ;
; 0.327 ; iambic:iambic_inst|dot_memory          ; iambic:iambic_inst|key_state.DASHHELD  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.447      ;
; 0.333 ; iambic:iambic_inst|key_state.SENDDOT   ; iambic:iambic_inst|keyer_out           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.234      ; 0.651      ;
; 0.339 ; iambic:iambic_inst|key_state.SENDDASH  ; iambic:iambic_inst|keyer_out           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.233      ; 0.656      ;
; 0.348 ; iambic:iambic_inst|key_state.SENDDOT   ; iambic:iambic_inst|dot_memory          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.468      ;
; 0.365 ; iambic:iambic_inst|delay[15]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.492      ;
; 0.370 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.497      ;
; 0.370 ; iambic:iambic_inst|key_state.DOTDELAY  ; iambic:iambic_inst|key_state.00000     ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.490      ;
; 0.375 ; iambic:iambic_inst|key_state.PREDASH   ; iambic:iambic_inst|key_state.SENDDASH  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.493      ;
; 0.396 ; iambic:iambic_inst|key_state.SENDDOT   ; iambic:iambic_inst|key_state.DOTDELAY  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.519      ;
; 0.423 ; iambic:iambic_inst|key_state.DOTDELAY  ; iambic:iambic_inst|key_state.PREDASH   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.543      ;
; 0.424 ; iambic:iambic_inst|key_state.DASHDELAY ; iambic:iambic_inst|dot_memory          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.544      ;
; 0.430 ; iambic:iambic_inst|key_state.SENDDASH  ; iambic:iambic_inst|dash_memory         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.552      ;
; 0.446 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.574      ;
; 0.447 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.575      ;
; 0.447 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.575      ;
; 0.447 ; iambic:iambic_inst|delay[1]            ; iambic:iambic_inst|delay[2]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.575      ;
; 0.447 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.574      ;
; 0.449 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.576      ;
; 0.455 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.583      ;
; 0.456 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[1]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.584      ;
; 0.456 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[5]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.584      ;
; 0.457 ; iambic:iambic_inst|delay[2]            ; iambic:iambic_inst|delay[3]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.585      ;
; 0.457 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.584      ;
; 0.457 ; iambic:iambic_inst|delay[14]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.584      ;
; 0.458 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.586      ;
; 0.459 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.587      ;
; 0.459 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[2]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.587      ;
; 0.460 ; iambic:iambic_inst|delay[16]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.587      ;
; 0.460 ; iambic:iambic_inst|delay[2]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.588      ;
; 0.460 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.587      ;
; 0.460 ; iambic:iambic_inst|delay[14]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.587      ;
; 0.465 ; iambic:iambic_inst|delay[11]           ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.592      ;
; 0.471 ; iambic:iambic_inst|key_state.SENDDASH  ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.217      ; 0.772      ;
; 0.471 ; iambic:iambic_inst|key_state.SENDDASH  ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.217      ; 0.772      ;
; 0.471 ; iambic:iambic_inst|key_state.SENDDASH  ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.217      ; 0.772      ;
; 0.471 ; iambic:iambic_inst|key_state.SENDDASH  ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.217      ; 0.772      ;
; 0.471 ; iambic:iambic_inst|key_state.SENDDASH  ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.217      ; 0.772      ;
; 0.471 ; iambic:iambic_inst|key_state.SENDDASH  ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.217      ; 0.772      ;
; 0.471 ; iambic:iambic_inst|key_state.SENDDASH  ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.217      ; 0.772      ;
; 0.471 ; iambic:iambic_inst|key_state.SENDDASH  ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.217      ; 0.772      ;
; 0.471 ; iambic:iambic_inst|key_state.SENDDASH  ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.217      ; 0.772      ;
; 0.475 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.024      ; 0.583      ;
; 0.478 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.024      ; 0.586      ;
; 0.488 ; iambic:iambic_inst|key_state.00000     ; iambic:iambic_inst|key_state.00000     ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.608      ;
; 0.505 ; iambic:iambic_inst|key_state.SENDDASH  ; iambic:iambic_inst|key_state.DASHDELAY ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.624      ;
; 0.510 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.638      ;
; 0.510 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[5]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.638      ;
; 0.510 ; iambic:iambic_inst|delay[1]            ; iambic:iambic_inst|delay[3]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.638      ;
; 0.510 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.637      ;
; 0.512 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.639      ;
; 0.513 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.640      ;
; 0.513 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.641      ;
; 0.513 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.641      ;
; 0.513 ; iambic:iambic_inst|delay[1]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.641      ;
; 0.514 ; iambic:iambic_inst|delay[15]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.641      ;
; 0.515 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.642      ;
; 0.522 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.650      ;
; 0.522 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[3]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.650      ;
; 0.523 ; iambic:iambic_inst|delay[14]           ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.650      ;
; 0.523 ; iambic:iambic_inst|delay[2]            ; iambic:iambic_inst|delay[5]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.651      ;
; 0.523 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.650      ;
; 0.525 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.653      ;
; 0.525 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.653      ;
; 0.526 ; iambic:iambic_inst|delay[2]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.654      ;
; 0.526 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.653      ;
; 0.528 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.655      ;
; 0.529 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.024      ; 0.637      ;
; 0.531 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.658      ;
; 0.532 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.024      ; 0.640      ;
; 0.533 ; iambic:iambic_inst|key_state.DASHDELAY ; iambic:iambic_inst|key_state.PREDOT    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.653      ;
; 0.541 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.024      ; 0.649      ;
; 0.541 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.024      ; 0.649      ;
; 0.544 ; iambic:iambic_inst|key_state.SENDDOT   ; iambic:iambic_inst|dash_memory         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.667      ;
; 0.544 ; iambic:iambic_inst|key_state.DASHHELD  ; iambic:iambic_inst|key_state.PREDOT    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.664      ;
+-------+----------------------------------------+----------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'virt_ad9866_rxclk'                                                                                                   ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node         ; Launch Clock ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+
; 11.467 ; transmitter:transmitter_inst|out_data[2]  ; ad9866_adio[0]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -2.527     ; 1.679      ;
; 11.484 ; transmitter:transmitter_inst|out_data[5]  ; ad9866_adio[3]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -2.554     ; 1.669      ;
; 11.484 ; transmitter:transmitter_inst|out_data[4]  ; ad9866_adio[2]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -2.554     ; 1.669      ;
; 11.499 ; transmitter:transmitter_inst|out_data[6]  ; ad9866_adio[4]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -2.563     ; 1.675      ;
; 11.503 ; transmitter:transmitter_inst|out_data[7]  ; ad9866_adio[5]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -2.563     ; 1.679      ;
; 11.806 ; transmitter:transmitter_inst|out_data[13] ; ad9866_adio[11] ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -2.540     ; 2.005      ;
; 11.929 ; transmitter:transmitter_inst|out_data[8]  ; ad9866_adio[6]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -2.600     ; 2.068      ;
; 11.950 ; transmitter:transmitter_inst|out_data[9]  ; ad9866_adio[7]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -2.527     ; 2.162      ;
; 11.967 ; transmitter:transmitter_inst|out_data[11] ; ad9866_adio[9]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -2.600     ; 2.106      ;
; 12.017 ; transmitter:transmitter_inst|out_data[10] ; ad9866_adio[8]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -2.527     ; 2.229      ;
; 12.092 ; transmitter:transmitter_inst|out_data[3]  ; ad9866_adio[1]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -2.531     ; 2.300      ;
; 13.179 ; transmitter:transmitter_inst|out_data[12] ; ad9866_adio[10] ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -2.537     ; 3.381      ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'ad9866_clk'                                                                                                                                                                ;
+-------+--------------+----------------+------------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                                                                                           ;
+-------+--------------+----------------+------------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; 3.106 ; 13.563       ; 10.457         ; Port Rate        ; ad9866_clk ; Rise       ; ad9866_rxclk                                                                                                                     ;
; 3.106 ; 13.563       ; 10.457         ; Port Rate        ; ad9866_clk ; Rise       ; ad9866_txclk                                                                                                                     ;
; 5.785 ; 5.969        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|caddr[0]                                                                            ;
; 5.785 ; 5.969        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|caddr[1]                                                                            ;
; 5.785 ; 5.969        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|caddr[2]                                                                            ;
; 5.785 ; 5.969        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|caddr[3]                                                                            ;
; 5.785 ; 5.969        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|caddr[4]                                                                            ;
; 5.785 ; 5.969        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|caddr[5]                                                                            ;
; 5.785 ; 5.969        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|caddr[6]                                                                            ;
; 5.785 ; 5.969        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|caddr[7]                                                                            ;
; 5.785 ; 6.001        ; 0.216          ; High Pulse Width ; ad9866_clk ; Fall       ; transmitter:transmitter_inst|out_data[3]                                                                                         ;
; 5.790 ; 5.974        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:H|caddr[0]                                                                            ;
; 5.790 ; 5.974        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:H|caddr[1]                                                                            ;
; 5.790 ; 5.974        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:H|caddr[2]                                                                            ;
; 5.790 ; 5.974        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:H|caddr[3]                                                                            ;
; 5.790 ; 5.974        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:H|caddr[4]                                                                            ;
; 5.790 ; 5.974        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:H|caddr[5]                                                                            ;
; 5.790 ; 5.974        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:H|caddr[6]                                                                            ;
; 5.790 ; 5.974        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:H|caddr[7]                                                                            ;
; 5.795 ; 6.025        ; 0.230          ; Low Pulse Width  ; ad9866_clk ; Rise       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a4~porta_address_reg0 ;
; 5.795 ; 6.025        ; 0.230          ; Low Pulse Width  ; ad9866_clk ; Rise       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a4~porta_datain_reg0  ;
; 5.795 ; 6.025        ; 0.230          ; Low Pulse Width  ; ad9866_clk ; Rise       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a4~porta_we_reg       ;
; 5.795 ; 6.011        ; 0.216          ; High Pulse Width ; ad9866_clk ; Fall       ; transmitter:transmitter_inst|out_data[8]                                                                                         ;
; 5.796 ; 5.980        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|Iaccum[0]                                                                           ;
; 5.796 ; 5.980        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|Iaccum[10]                                                                          ;
; 5.796 ; 5.980        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|Iaccum[1]                                                                           ;
; 5.796 ; 5.980        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|Iaccum[2]                                                                           ;
; 5.796 ; 5.980        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|Iaccum[3]                                                                           ;
; 5.796 ; 5.980        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|Iaccum[4]                                                                           ;
; 5.796 ; 5.980        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|Iaccum[5]                                                                           ;
; 5.796 ; 5.980        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|Iaccum[6]                                                                           ;
; 5.796 ; 5.980        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|Iaccum[7]                                                                           ;
; 5.796 ; 5.980        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|Iaccum[8]                                                                           ;
; 5.796 ; 5.980        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|Iaccum[9]                                                                           ;
; 5.796 ; 5.980        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_inst|varcic:varcic_inst_I1|out_data[0]                                                                         ;
; 5.796 ; 5.980        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_inst|varcic:varcic_inst_I1|out_data[10]                                                                        ;
; 5.796 ; 5.980        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_inst|varcic:varcic_inst_I1|out_data[11]                                                                        ;
; 5.796 ; 5.980        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_inst|varcic:varcic_inst_I1|out_data[12]                                                                        ;
; 5.796 ; 5.980        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_inst|varcic:varcic_inst_I1|out_data[13]                                                                        ;
; 5.796 ; 5.980        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_inst|varcic:varcic_inst_I1|out_data[14]                                                                        ;
; 5.796 ; 5.980        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_inst|varcic:varcic_inst_I1|out_data[15]                                                                        ;
; 5.796 ; 5.980        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_inst|varcic:varcic_inst_I1|out_data[1]                                                                         ;
; 5.796 ; 5.980        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_inst|varcic:varcic_inst_I1|out_data[2]                                                                         ;
; 5.796 ; 5.980        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_inst|varcic:varcic_inst_I1|out_data[3]                                                                         ;
; 5.796 ; 5.980        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_inst|varcic:varcic_inst_I1|out_data[4]                                                                         ;
; 5.796 ; 5.980        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_inst|varcic:varcic_inst_I1|out_data[5]                                                                         ;
; 5.796 ; 5.980        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_inst|varcic:varcic_inst_I1|out_data[6]                                                                         ;
; 5.796 ; 5.980        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_inst|varcic:varcic_inst_I1|out_data[7]                                                                         ;
; 5.796 ; 5.980        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_inst|varcic:varcic_inst_I1|out_data[8]                                                                         ;
; 5.796 ; 5.980        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_inst|varcic:varcic_inst_I1|out_data[9]                                                                         ;
; 5.797 ; 6.027        ; 0.230          ; Low Pulse Width  ; ad9866_clk ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a4~porta_address_reg0   ;
; 5.797 ; 6.027        ; 0.230          ; Low Pulse Width  ; ad9866_clk ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a4~porta_datain_reg0    ;
; 5.797 ; 6.027        ; 0.230          ; Low Pulse Width  ; ad9866_clk ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a4~porta_we_reg         ;
; 5.798 ; 5.982        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|Raccum[7]                                                                       ;
; 5.799 ; 5.983        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:D|caddr[0]                                                                            ;
; 5.799 ; 5.983        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:D|caddr[1]                                                                            ;
; 5.799 ; 5.983        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:D|caddr[2]                                                                            ;
; 5.799 ; 5.983        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:D|caddr[3]                                                                            ;
; 5.799 ; 5.983        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:D|caddr[4]                                                                            ;
; 5.799 ; 5.983        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:D|caddr[5]                                                                            ;
; 5.799 ; 5.983        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:D|caddr[6]                                                                            ;
; 5.799 ; 5.983        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:D|caddr[7]                                                                            ;
; 5.799 ; 5.983        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Imult[29]                                                                       ;
; 5.799 ; 5.983        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Rmult[12]                                                                       ;
; 5.799 ; 5.983        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Rmult[15]                                                                       ;
; 5.799 ; 5.983        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Rmult[17]                                                                       ;
; 5.799 ; 5.983        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Rmult[18]                                                                       ;
; 5.799 ; 5.983        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Rmult[21]                                                                       ;
; 5.799 ; 5.983        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Rmult[24]                                                                       ;
; 5.799 ; 5.983        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[11]                              ;
; 5.799 ; 5.983        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[12]                              ;
; 5.799 ; 5.983        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[18]                              ;
; 5.799 ; 5.983        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[19]                              ;
; 5.799 ; 5.983        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[22]                              ;
; 5.799 ; 5.983        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[24]                              ;
; 5.799 ; 5.983        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[31]                              ;
; 5.799 ; 5.983        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[38]                              ;
; 5.800 ; 5.984        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_inst|cordic:cordic_inst|X[2][14]                                                                               ;
; 5.800 ; 5.984        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_inst|cordic:cordic_inst|X[2][7]                                                                                ;
; 5.800 ; 5.984        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_inst|cordic:cordic_inst|X[2][9]                                                                                ;
; 5.800 ; 5.984        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|CicInterpM5:in2|counter[1]                                                                          ;
; 5.800 ; 5.984        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|CicInterpM5:in2|counter[2]                                                                          ;
; 5.800 ; 5.984        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|CicInterpM5:in2|counter[3]                                                                          ;
; 5.800 ; 5.984        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|CicInterpM5:in2|counter[4]                                                                          ;
; 5.800 ; 5.984        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|CicInterpM5:in2|counter[5]                                                                          ;
; 5.800 ; 5.984        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|CicInterpM5:in2|counter[6]                                                                          ;
; 5.800 ; 5.984        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|CicInterpM5:in2|counter[7]                                                                          ;
; 5.800 ; 5.984        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|CicInterpM5:in2|counter[8]                                                                          ;
; 5.802 ; 5.986        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|caddr[0]                                                                        ;
; 5.802 ; 5.986        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|caddr[1]                                                                        ;
; 5.802 ; 5.986        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|caddr[2]                                                                        ;
; 5.802 ; 5.986        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|caddr[3]                                                                        ;
; 5.802 ; 5.986        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|caddr[4]                                                                        ;
; 5.802 ; 5.986        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|caddr[5]                                                                        ;
; 5.802 ; 5.986        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|caddr[6]                                                                        ;
; 5.802 ; 5.986        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|caddr[7]                                                                        ;
; 5.802 ; 5.986        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Iaccum[9]                                                                       ;
; 5.802 ; 5.986        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Imult[13]                                                                       ;
; 5.802 ; 5.986        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Imult[19]                                                                       ;
; 5.802 ; 5.986        ; 0.184          ; Low Pulse Width  ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Imult[20]                                                                       ;
+-------+--------------+----------------+------------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'ad9866_rxclk'                                     ;
+-------+--------------+----------------+-----------+--------------+------------+--------------+
; Slack ; Actual Width ; Required Width ; Type      ; Clock        ; Clock Edge ; Target       ;
+-------+--------------+----------------+-----------+--------------+------------+--------------+
; 3.106 ; 13.563       ; 10.457         ; Port Rate ; ad9866_rxclk ; Rise       ; ad9866_rxclk ;
+-------+--------------+----------------+-----------+--------------+------------+--------------+


+----------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'ad9866_txclk'                                     ;
+-------+--------------+----------------+-----------+--------------+------------+--------------+
; Slack ; Actual Width ; Required Width ; Type      ; Clock        ; Clock Edge ; Target       ;
+-------+--------------+----------------+-----------+--------------+------------+--------------+
; 3.106 ; 13.563       ; 10.457         ; Port Rate ; ad9866_txclk ; Rise       ; ad9866_txclk ;
+-------+--------------+----------------+-----------+--------------+------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'spi_sck'                                                                      ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------+
; 31.017 ; 31.233       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[36] ;
; 31.017 ; 31.233       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[37] ;
; 31.017 ; 31.233       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[38] ;
; 31.017 ; 31.233       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[42] ;
; 31.017 ; 31.233       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[43] ;
; 31.017 ; 31.233       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[44] ;
; 31.017 ; 31.233       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[45] ;
; 31.017 ; 31.233       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[46] ;
; 31.022 ; 31.238       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[16] ;
; 31.034 ; 31.250       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[4]   ;
; 31.034 ; 31.250       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[5]   ;
; 31.034 ; 31.250       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[6]   ;
; 31.034 ; 31.250       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[7]   ;
; 31.038 ; 31.254       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[0]   ;
; 31.038 ; 31.254       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[1]   ;
; 31.038 ; 31.254       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[2]   ;
; 31.038 ; 31.254       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[3]   ;
; 31.039 ; 31.255       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[10]  ;
; 31.039 ; 31.255       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[11]  ;
; 31.039 ; 31.255       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[8]   ;
; 31.039 ; 31.255       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[9]   ;
; 31.045 ; 31.261       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[17] ;
; 31.045 ; 31.261       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[18] ;
; 31.045 ; 31.261       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[19] ;
; 31.045 ; 31.261       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[20] ;
; 31.045 ; 31.261       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[21] ;
; 31.045 ; 31.261       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[22] ;
; 31.045 ; 31.261       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[25] ;
; 31.045 ; 31.261       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[26] ;
; 31.045 ; 31.261       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[27] ;
; 31.045 ; 31.261       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[28] ;
; 31.049 ; 31.265       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[29] ;
; 31.049 ; 31.265       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[30] ;
; 31.049 ; 31.265       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[31] ;
; 31.049 ; 31.265       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[32] ;
; 31.049 ; 31.265       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[33] ;
; 31.049 ; 31.265       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[34] ;
; 31.049 ; 31.265       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[35] ;
; 31.049 ; 31.265       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[39] ;
; 31.049 ; 31.265       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[40] ;
; 31.049 ; 31.265       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[41] ;
; 31.049 ; 31.265       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[47] ;
; 31.055 ; 31.271       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[23] ;
; 31.055 ; 31.271       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[24] ;
; 31.061 ; 31.277       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[0]  ;
; 31.061 ; 31.277       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[10] ;
; 31.061 ; 31.277       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[11] ;
; 31.061 ; 31.277       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[12] ;
; 31.061 ; 31.277       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[13] ;
; 31.061 ; 31.277       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[14] ;
; 31.061 ; 31.277       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[15] ;
; 31.061 ; 31.277       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[1]  ;
; 31.061 ; 31.277       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[2]  ;
; 31.061 ; 31.277       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[3]  ;
; 31.061 ; 31.277       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[4]  ;
; 31.061 ; 31.277       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[5]  ;
; 31.061 ; 31.277       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[6]  ;
; 31.061 ; 31.277       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[7]  ;
; 31.061 ; 31.277       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[8]  ;
; 31.061 ; 31.277       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[9]  ;
; 31.062 ; 31.278       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[40]  ;
; 31.062 ; 31.278       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[41]  ;
; 31.065 ; 31.281       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[12]  ;
; 31.065 ; 31.281       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[13]  ;
; 31.065 ; 31.281       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[14]  ;
; 31.065 ; 31.281       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[15]  ;
; 31.065 ; 31.281       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[36]  ;
; 31.065 ; 31.281       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[37]  ;
; 31.065 ; 31.281       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[38]  ;
; 31.065 ; 31.281       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[39]  ;
; 31.073 ; 31.289       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[16]  ;
; 31.073 ; 31.289       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[17]  ;
; 31.073 ; 31.289       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[18]  ;
; 31.073 ; 31.289       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[19]  ;
; 31.075 ; 31.291       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[42]  ;
; 31.075 ; 31.291       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[43]  ;
; 31.078 ; 31.294       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[31]  ;
; 31.078 ; 31.294       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[32]  ;
; 31.078 ; 31.294       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[33]  ;
; 31.078 ; 31.294       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[34]  ;
; 31.078 ; 31.294       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[35]  ;
; 31.078 ; 31.294       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[44]  ;
; 31.078 ; 31.294       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[46]  ;
; 31.078 ; 31.294       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[47]  ;
; 31.082 ; 31.298       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[24]  ;
; 31.082 ; 31.298       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[25]  ;
; 31.082 ; 31.298       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[26]  ;
; 31.082 ; 31.298       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[27]  ;
; 31.082 ; 31.298       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[28]  ;
; 31.082 ; 31.298       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[45]  ;
; 31.086 ; 31.302       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[29]  ;
; 31.086 ; 31.302       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[30]  ;
; 31.099 ; 31.283       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|done     ;
; 31.099 ; 31.283       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|nb[0]    ;
; 31.099 ; 31.283       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|nb[1]    ;
; 31.099 ; 31.283       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|nb[2]    ;
; 31.099 ; 31.283       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|nb[3]    ;
; 31.099 ; 31.283       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|nb[4]    ;
; 31.099 ; 31.283       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|nb[5]    ;
; 31.099 ; 31.283       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|nb[6]    ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_10mhz'                                                                                                     ;
+--------+--------------+----------------+-----------------+-----------+------------+-----------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock     ; Clock Edge ; Target                                                                ;
+--------+--------------+----------------+-----------------+-----------+------------+-----------------------------------------------------------------------+
; 49.243 ; 49.427       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; prev_gain[0]                                                          ;
; 49.243 ; 49.427       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; prev_gain[1]                                                          ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[0]                                         ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[1]                                         ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[2]                                         ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[3]                                         ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[4]                                         ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[5]                                         ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[0]                                   ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[1]                                   ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[2]                                   ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[3]                                   ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[0]                                       ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[10]                                      ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[11]                                      ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[12]                                      ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[13]                                      ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[14]                                      ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[15]                                      ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[1]                                       ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[2]                                       ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[3]                                       ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[4]                                       ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[5]                                       ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[6]                                       ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[7]                                       ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[8]                                       ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[9]                                       ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_state.1                                       ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|sclk                                               ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|sen_n                                              ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[0]                                                            ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[10]                                                           ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[11]                                                           ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[1]                                                            ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[2]                                                            ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[3]                                                            ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[4]                                                            ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[5]                                                            ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[6]                                                            ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[7]                                                            ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[8]                                                            ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[9]                                                            ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[5]                                 ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[6]                                 ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; prev_gain[4]                                                          ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; prev_gain[5]                                                          ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset                                ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[0]                     ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[10]                    ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[11]                    ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[12]                    ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[13]                    ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[14]                    ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[15]                    ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[16]                    ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[17]                    ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[18]                    ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[19]                    ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[1]                     ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[20]                    ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[21]                    ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[22]                    ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[23]                    ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[2]                     ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[3]                     ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[4]                     ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[5]                     ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[6]                     ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[7]                     ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[8]                     ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[9]                     ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[12]                                                           ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[13]                                                           ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[14]                                                           ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[15]                                                           ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[16]                                                           ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[17]                                                           ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[18]                                                           ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[19]                                                           ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[20]                                                           ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[21]                                                           ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[22]                                                           ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[23]                                                           ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[0]                                 ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[1]                                 ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[2]                                 ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[3]                                 ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[4]                                 ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; prev_gain[2]                                                          ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; prev_gain[3]                                                          ;
; 49.410 ; 49.410       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 49.410 ; 49.410       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 49.410 ; 49.410       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 49.423 ; 49.423       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; prev_gain[0]|clk                                                      ;
; 49.423 ; 49.423       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; prev_gain[1]|clk                                                      ;
; 49.447 ; 49.447       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; clk_10mhz~input|o                                                     ;
; 49.449 ; 49.449       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866_inst|dut2_data[0]|clk                                          ;
; 49.449 ; 49.449       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866_inst|dut2_data[10]|clk                                         ;
; 49.449 ; 49.449       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866_inst|dut2_data[11]|clk                                         ;
+--------+--------------+----------------+-----------------+-----------+------------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'spi_ce0'                                                                                                                                                                  ;
+----------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                          ;
+----------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; 1249.049 ; 1249.279     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a8~portb_address_reg0  ;
; 1249.051 ; 1249.281     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[10]                          ;
; 1249.051 ; 1249.281     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[11]                          ;
; 1249.051 ; 1249.281     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[8]                           ;
; 1249.051 ; 1249.281     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[9]                           ;
; 1249.067 ; 1249.283     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1                    ;
; 1249.067 ; 1249.283     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2                    ;
; 1249.067 ; 1249.283     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3                    ;
; 1249.067 ; 1249.283     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4                    ;
; 1249.067 ; 1249.283     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a5                    ;
; 1249.067 ; 1249.283     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a6                    ;
; 1249.067 ; 1249.283     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a7                    ;
; 1249.067 ; 1249.283     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8                    ;
; 1249.068 ; 1249.284     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10                   ;
; 1249.068 ; 1249.284     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11                   ;
; 1249.068 ; 1249.284     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9                    ;
; 1249.072 ; 1249.302     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a4~portb_address_reg0  ;
; 1249.072 ; 1249.288     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[6]                                                ;
; 1249.074 ; 1249.304     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[4]                           ;
; 1249.074 ; 1249.304     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[5]                           ;
; 1249.074 ; 1249.304     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[6]                           ;
; 1249.074 ; 1249.304     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[7]                           ;
; 1249.074 ; 1249.290     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[2]                                                ;
; 1249.074 ; 1249.290     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[5]                                                ;
; 1249.077 ; 1249.293     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity4                       ;
; 1249.077 ; 1249.293     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[0]               ;
; 1249.077 ; 1249.293     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[1]               ;
; 1249.078 ; 1249.294     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0                    ;
; 1249.078 ; 1249.294     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[2]               ;
; 1249.078 ; 1249.294     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[0]                                                ;
; 1249.078 ; 1249.294     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[11]                                               ;
; 1249.078 ; 1249.294     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[7]                                                ;
; 1249.078 ; 1249.294     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[9]                                                ;
; 1249.081 ; 1249.297     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[4]                                                ;
; 1249.081 ; 1249.297     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[8]                                                ;
; 1249.086 ; 1249.316     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a44~portb_address_reg0 ;
; 1249.086 ; 1249.302     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[1]                                                ;
; 1249.086 ; 1249.302     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[3]                                                ;
; 1249.088 ; 1249.318     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[44]                          ;
; 1249.088 ; 1249.318     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[45]                          ;
; 1249.088 ; 1249.318     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[46]                          ;
; 1249.088 ; 1249.318     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[47]                          ;
; 1249.090 ; 1249.320     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a24~portb_address_reg0 ;
; 1249.090 ; 1249.320     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a28~portb_address_reg0 ;
; 1249.091 ; 1249.321     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a32~portb_address_reg0 ;
; 1249.092 ; 1249.322     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[24]                          ;
; 1249.092 ; 1249.322     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[25]                          ;
; 1249.092 ; 1249.322     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[26]                          ;
; 1249.092 ; 1249.322     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[27]                          ;
; 1249.092 ; 1249.322     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[28]                          ;
; 1249.092 ; 1249.322     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[29]                          ;
; 1249.092 ; 1249.322     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[30]                          ;
; 1249.092 ; 1249.322     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[31]                          ;
; 1249.092 ; 1249.322     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a40~portb_address_reg0 ;
; 1249.093 ; 1249.323     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[32]                          ;
; 1249.093 ; 1249.323     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[33]                          ;
; 1249.093 ; 1249.323     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[34]                          ;
; 1249.093 ; 1249.323     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[35]                          ;
; 1249.094 ; 1249.324     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[40]                          ;
; 1249.094 ; 1249.324     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[41]                          ;
; 1249.094 ; 1249.324     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[42]                          ;
; 1249.094 ; 1249.324     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[43]                          ;
; 1249.096 ; 1249.326     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a16~portb_address_reg0 ;
; 1249.098 ; 1249.328     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[16]                          ;
; 1249.098 ; 1249.328     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[17]                          ;
; 1249.098 ; 1249.328     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[18]                          ;
; 1249.098 ; 1249.328     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[19]                          ;
; 1249.099 ; 1249.329     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a0~portb_address_reg0  ;
; 1249.101 ; 1249.331     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[0]                           ;
; 1249.101 ; 1249.331     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[1]                           ;
; 1249.101 ; 1249.331     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[2]                           ;
; 1249.101 ; 1249.331     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[3]                           ;
; 1249.101 ; 1249.331     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a12~portb_address_reg0 ;
; 1249.101 ; 1249.331     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a36~portb_address_reg0 ;
; 1249.103 ; 1249.333     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[12]                          ;
; 1249.103 ; 1249.333     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[13]                          ;
; 1249.103 ; 1249.333     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[14]                          ;
; 1249.103 ; 1249.333     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[15]                          ;
; 1249.103 ; 1249.333     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[36]                          ;
; 1249.103 ; 1249.333     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[37]                          ;
; 1249.103 ; 1249.333     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[38]                          ;
; 1249.103 ; 1249.333     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[39]                          ;
; 1249.112 ; 1249.328     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[10]                                               ;
; 1249.124 ; 1249.354     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a8~porta_address_reg0  ;
; 1249.124 ; 1249.354     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a8~porta_datain_reg0   ;
; 1249.124 ; 1249.354     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a8~porta_we_reg        ;
; 1249.127 ; 1249.357     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a20~portb_address_reg0 ;
; 1249.129 ; 1249.359     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[20]                          ;
; 1249.129 ; 1249.359     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[21]                          ;
; 1249.129 ; 1249.359     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[22]                          ;
; 1249.129 ; 1249.359     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[23]                          ;
; 1249.129 ; 1249.359     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a28~porta_address_reg0 ;
; 1249.129 ; 1249.359     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a28~porta_datain_reg0  ;
; 1249.129 ; 1249.359     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a28~porta_we_reg       ;
; 1249.132 ; 1249.362     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a20~porta_address_reg0 ;
; 1249.132 ; 1249.362     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a20~porta_datain_reg0  ;
; 1249.132 ; 1249.362     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a20~porta_we_reg       ;
; 1249.132 ; 1249.362     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a24~porta_address_reg0 ;
; 1249.132 ; 1249.362     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a24~porta_datain_reg0  ;
; 1249.132 ; 1249.362     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block9a24~porta_we_reg       ;
+----------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'spi_ce1'                                                                                                                                                                    ;
+----------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                            ;
+----------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; 1249.212 ; 1249.442     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a20~portb_address_reg0 ;
; 1249.212 ; 1249.442     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a24~portb_address_reg0 ;
; 1249.212 ; 1249.442     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a36~portb_address_reg0 ;
; 1249.212 ; 1249.442     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a40~portb_address_reg0 ;
; 1249.212 ; 1249.442     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a44~portb_address_reg0 ;
; 1249.212 ; 1249.442     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a4~portb_address_reg0  ;
; 1249.212 ; 1249.442     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a8~portb_address_reg0  ;
; 1249.213 ; 1249.443     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a0~portb_address_reg0  ;
; 1249.213 ; 1249.443     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a12~portb_address_reg0 ;
; 1249.213 ; 1249.443     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a16~portb_address_reg0 ;
; 1249.213 ; 1249.443     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a28~portb_address_reg0 ;
; 1249.213 ; 1249.443     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block3a32~portb_address_reg0 ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[10]                          ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[11]                          ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[20]                          ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[21]                          ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[22]                          ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[23]                          ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[24]                          ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[25]                          ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[26]                          ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[27]                          ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[36]                          ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[37]                          ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[38]                          ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[39]                          ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[40]                          ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[41]                          ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[42]                          ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[43]                          ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[44]                          ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[45]                          ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[46]                          ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[47]                          ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[4]                           ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[5]                           ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[6]                           ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[7]                           ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[8]                           ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[9]                           ;
; 1249.215 ; 1249.445     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[0]                           ;
; 1249.215 ; 1249.445     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[12]                          ;
; 1249.215 ; 1249.445     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[13]                          ;
; 1249.215 ; 1249.445     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[14]                          ;
; 1249.215 ; 1249.445     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[15]                          ;
; 1249.215 ; 1249.445     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[16]                          ;
; 1249.215 ; 1249.445     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[17]                          ;
; 1249.215 ; 1249.445     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[18]                          ;
; 1249.215 ; 1249.445     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[19]                          ;
; 1249.215 ; 1249.445     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[1]                           ;
; 1249.215 ; 1249.445     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[28]                          ;
; 1249.215 ; 1249.445     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[29]                          ;
; 1249.215 ; 1249.445     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[2]                           ;
; 1249.215 ; 1249.445     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[30]                          ;
; 1249.215 ; 1249.445     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[31]                          ;
; 1249.215 ; 1249.445     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[32]                          ;
; 1249.215 ; 1249.445     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[33]                          ;
; 1249.215 ; 1249.445     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[34]                          ;
; 1249.215 ; 1249.445     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[35]                          ;
; 1249.215 ; 1249.445     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[3]                           ;
; 1249.223 ; 1249.439     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[9]                                                ;
; 1249.224 ; 1249.440     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0                    ;
; 1249.224 ; 1249.440     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1                    ;
; 1249.224 ; 1249.440     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10                   ;
; 1249.224 ; 1249.440     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11                   ;
; 1249.224 ; 1249.440     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2                    ;
; 1249.224 ; 1249.440     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3                    ;
; 1249.224 ; 1249.440     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4                    ;
; 1249.224 ; 1249.440     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a5                    ;
; 1249.224 ; 1249.440     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a6                    ;
; 1249.224 ; 1249.440     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a7                    ;
; 1249.224 ; 1249.440     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8                    ;
; 1249.224 ; 1249.440     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9                    ;
; 1249.224 ; 1249.440     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity4                       ;
; 1249.224 ; 1249.440     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[0]               ;
; 1249.224 ; 1249.440     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[1]               ;
; 1249.224 ; 1249.440     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[2]               ;
; 1249.224 ; 1249.440     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[0]                                                ;
; 1249.224 ; 1249.440     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[10]                                               ;
; 1249.224 ; 1249.440     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[11]                                               ;
; 1249.224 ; 1249.440     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[1]                                                ;
; 1249.224 ; 1249.440     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[2]                                                ;
; 1249.224 ; 1249.440     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[3]                                                ;
; 1249.224 ; 1249.440     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[4]                                                ;
; 1249.224 ; 1249.440     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[5]                                                ;
; 1249.224 ; 1249.440     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[6]                                                ;
; 1249.224 ; 1249.440     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[7]                                                ;
; 1249.224 ; 1249.440     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[8]                                                ;
; 1249.441 ; 1249.441     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; spi_ce[1]~inputclkctrl|inclk[0]                                                                                                   ;
; 1249.441 ; 1249.441     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; spi_ce[1]~input|o                                                                                                                 ;
; 1249.445 ; 1249.445     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|ram_block3a28|clk1                                                         ;
; 1249.445 ; 1249.445     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[9]|clk                                                                      ;
; 1249.446 ; 1249.446     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|ram_block3a0|clk1                                                          ;
; 1249.446 ; 1249.446     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|ram_block3a12|clk1                                                         ;
; 1249.446 ; 1249.446     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|ram_block3a16|clk1                                                         ;
; 1249.446 ; 1249.446     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|ram_block3a20|clk1                                                         ;
; 1249.446 ; 1249.446     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|ram_block3a24|clk1                                                         ;
; 1249.446 ; 1249.446     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|ram_block3a32|clk1                                                         ;
; 1249.446 ; 1249.446     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|ram_block3a36|clk1                                                         ;
; 1249.446 ; 1249.446     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|ram_block3a40|clk1                                                         ;
+----------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'spi_slave:spi_slave_rx2_inst|done'                                                           ;
+----------+--------------+----------------+-----------------+-----------------------------------+------------+---------------------------+
; Slack    ; Actual Width ; Required Width ; Type            ; Clock                             ; Clock Edge ; Target                    ;
+----------+--------------+----------------+-----------------+-----------------------------------+------------+---------------------------+
; 1249.739 ; 1249.918     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; keyer_weight[0]           ;
; 1249.739 ; 1249.918     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; keyer_weight[1]           ;
; 1249.739 ; 1249.918     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; keyer_weight[2]           ;
; 1249.739 ; 1249.918     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; keyer_weight[3]           ;
; 1249.739 ; 1249.918     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; keyer_weight[4]           ;
; 1249.739 ; 1249.918     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; keyer_weight[5]           ;
; 1249.739 ; 1249.918     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; keyer_weight[6]           ;
; 1249.739 ; 1249.918     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[0]               ;
; 1249.739 ; 1249.918     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[10]              ;
; 1249.739 ; 1249.918     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[11]              ;
; 1249.739 ; 1249.918     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[12]              ;
; 1249.739 ; 1249.918     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[13]              ;
; 1249.739 ; 1249.918     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[14]              ;
; 1249.739 ; 1249.918     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[15]              ;
; 1249.739 ; 1249.918     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[16]              ;
; 1249.739 ; 1249.918     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[17]              ;
; 1249.739 ; 1249.918     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[1]               ;
; 1249.739 ; 1249.918     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[2]               ;
; 1249.739 ; 1249.918     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[3]               ;
; 1249.739 ; 1249.918     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[4]               ;
; 1249.739 ; 1249.918     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[5]               ;
; 1249.739 ; 1249.918     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[6]               ;
; 1249.739 ; 1249.918     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[7]               ;
; 1249.739 ; 1249.918     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[8]               ;
; 1249.739 ; 1249.918     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[9]               ;
; 1249.739 ; 1249.918     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[18]~_Duplicate_1  ;
; 1249.739 ; 1249.918     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[19]~_Duplicate_1  ;
; 1249.739 ; 1249.918     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[20]~_Duplicate_1  ;
; 1249.739 ; 1249.918     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[21]~_Duplicate_1  ;
; 1249.739 ; 1249.918     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[22]~_Duplicate_1  ;
; 1249.739 ; 1249.918     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[23]~_Duplicate_1  ;
; 1249.739 ; 1249.918     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[24]~_Duplicate_1  ;
; 1249.739 ; 1249.918     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[25]~_Duplicate_1  ;
; 1249.739 ; 1249.918     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[26]~_Duplicate_1  ;
; 1249.739 ; 1249.918     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[27]~_Duplicate_1  ;
; 1249.739 ; 1249.918     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[28]~_Duplicate_1  ;
; 1249.739 ; 1249.918     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[29]~_Duplicate_1  ;
; 1249.739 ; 1249.918     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[30]~_Duplicate_1  ;
; 1249.739 ; 1249.918     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[31]~_Duplicate_1  ;
; 1249.740 ; 1249.919     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[0]~_Duplicate_1  ;
; 1249.740 ; 1249.919     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[10]~_Duplicate_1 ;
; 1249.740 ; 1249.919     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[11]~_Duplicate_1 ;
; 1249.740 ; 1249.919     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[12]~_Duplicate_1 ;
; 1249.740 ; 1249.919     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[13]~_Duplicate_1 ;
; 1249.740 ; 1249.919     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[14]~_Duplicate_1 ;
; 1249.740 ; 1249.919     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[15]~_Duplicate_1 ;
; 1249.740 ; 1249.919     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[16]~_Duplicate_1 ;
; 1249.740 ; 1249.919     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[17]~_Duplicate_1 ;
; 1249.740 ; 1249.919     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[18]              ;
; 1249.740 ; 1249.919     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[18]~_Duplicate_1 ;
; 1249.740 ; 1249.919     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[19]              ;
; 1249.740 ; 1249.919     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[19]~_Duplicate_1 ;
; 1249.740 ; 1249.919     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[1]~_Duplicate_1  ;
; 1249.740 ; 1249.919     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[20]              ;
; 1249.740 ; 1249.919     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[20]~_Duplicate_1 ;
; 1249.740 ; 1249.919     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[21]              ;
; 1249.740 ; 1249.919     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[21]~_Duplicate_1 ;
; 1249.740 ; 1249.919     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[22]              ;
; 1249.740 ; 1249.919     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[22]~_Duplicate_1 ;
; 1249.740 ; 1249.919     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[23]              ;
; 1249.740 ; 1249.919     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[23]~_Duplicate_1 ;
; 1249.740 ; 1249.919     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[24]              ;
; 1249.740 ; 1249.919     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[24]~_Duplicate_1 ;
; 1249.740 ; 1249.919     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[25]              ;
; 1249.740 ; 1249.919     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[25]~_Duplicate_1 ;
; 1249.740 ; 1249.919     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[26]              ;
; 1249.740 ; 1249.919     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[26]~_Duplicate_1 ;
; 1249.740 ; 1249.919     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[27]              ;
; 1249.740 ; 1249.919     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[27]~_Duplicate_1 ;
; 1249.740 ; 1249.919     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[28]              ;
; 1249.740 ; 1249.919     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[28]~_Duplicate_1 ;
; 1249.740 ; 1249.919     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[29]              ;
; 1249.740 ; 1249.919     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[29]~_Duplicate_1 ;
; 1249.740 ; 1249.919     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[2]~_Duplicate_1  ;
; 1249.740 ; 1249.919     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[30]              ;
; 1249.740 ; 1249.919     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[30]~_Duplicate_1 ;
; 1249.740 ; 1249.919     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[31]              ;
; 1249.740 ; 1249.919     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[31]~_Duplicate_1 ;
; 1249.740 ; 1249.919     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[3]~_Duplicate_1  ;
; 1249.740 ; 1249.919     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[4]~_Duplicate_1  ;
; 1249.740 ; 1249.919     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[5]~_Duplicate_1  ;
; 1249.740 ; 1249.919     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[6]~_Duplicate_1  ;
; 1249.740 ; 1249.919     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[7]~_Duplicate_1  ;
; 1249.740 ; 1249.919     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[8]~_Duplicate_1  ;
; 1249.740 ; 1249.919     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[9]~_Duplicate_1  ;
; 1249.740 ; 1249.919     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[18]               ;
; 1249.740 ; 1249.919     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[19]               ;
; 1249.740 ; 1249.919     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[20]               ;
; 1249.740 ; 1249.919     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[21]               ;
; 1249.740 ; 1249.919     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[22]               ;
; 1249.740 ; 1249.919     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[23]               ;
; 1249.740 ; 1249.919     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[24]               ;
; 1249.740 ; 1249.919     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[25]               ;
; 1249.740 ; 1249.919     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[26]               ;
; 1249.740 ; 1249.919     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[27]               ;
; 1249.740 ; 1249.919     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[28]               ;
; 1249.740 ; 1249.919     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[29]               ;
; 1249.740 ; 1249.919     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[30]               ;
; 1249.740 ; 1249.919     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[31]               ;
; 1249.748 ; 1249.927     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[0]~_Duplicate_1   ;
+----------+--------------+----------------+-----------------+-----------------------------------+------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'spi_slave:spi_slave_rx_inst|done'                                                            ;
+----------+--------------+----------------+------------------+----------------------------------+------------+---------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                    ;
+----------+--------------+----------------+------------------+----------------------------------+------------+---------------------------+
; 1249.759 ; 1249.938     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[0]               ;
; 1249.759 ; 1249.938     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[10]              ;
; 1249.759 ; 1249.938     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[11]              ;
; 1249.759 ; 1249.938     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[12]              ;
; 1249.759 ; 1249.938     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[13]              ;
; 1249.759 ; 1249.938     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[14]              ;
; 1249.759 ; 1249.938     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[15]              ;
; 1249.759 ; 1249.938     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[16]              ;
; 1249.759 ; 1249.938     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[17]              ;
; 1249.759 ; 1249.938     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[18]~_Duplicate_1 ;
; 1249.759 ; 1249.938     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[19]~_Duplicate_1 ;
; 1249.759 ; 1249.938     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[1]               ;
; 1249.759 ; 1249.938     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[20]~_Duplicate_1 ;
; 1249.759 ; 1249.938     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[21]~_Duplicate_1 ;
; 1249.759 ; 1249.938     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[22]~_Duplicate_1 ;
; 1249.759 ; 1249.938     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[23]~_Duplicate_1 ;
; 1249.759 ; 1249.938     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[24]~_Duplicate_1 ;
; 1249.759 ; 1249.938     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[25]~_Duplicate_1 ;
; 1249.759 ; 1249.938     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[26]~_Duplicate_1 ;
; 1249.759 ; 1249.938     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[27]~_Duplicate_1 ;
; 1249.759 ; 1249.938     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[28]~_Duplicate_1 ;
; 1249.759 ; 1249.938     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[29]~_Duplicate_1 ;
; 1249.759 ; 1249.938     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[2]               ;
; 1249.759 ; 1249.938     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[30]~_Duplicate_1 ;
; 1249.759 ; 1249.938     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[31]~_Duplicate_1 ;
; 1249.759 ; 1249.938     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[3]               ;
; 1249.759 ; 1249.938     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[4]               ;
; 1249.759 ; 1249.938     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[5]               ;
; 1249.759 ; 1249.938     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[6]               ;
; 1249.759 ; 1249.938     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[7]               ;
; 1249.759 ; 1249.938     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[8]               ;
; 1249.759 ; 1249.938     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[9]               ;
; 1249.760 ; 1249.939     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[0]~_Duplicate_1  ;
; 1249.760 ; 1249.939     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[10]~_Duplicate_1 ;
; 1249.760 ; 1249.939     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[11]~_Duplicate_1 ;
; 1249.760 ; 1249.939     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[12]~_Duplicate_1 ;
; 1249.760 ; 1249.939     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[13]~_Duplicate_1 ;
; 1249.760 ; 1249.939     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[14]~_Duplicate_1 ;
; 1249.760 ; 1249.939     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[15]~_Duplicate_1 ;
; 1249.760 ; 1249.939     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[16]~_Duplicate_1 ;
; 1249.760 ; 1249.939     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[17]~_Duplicate_1 ;
; 1249.760 ; 1249.939     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[18]              ;
; 1249.760 ; 1249.939     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[19]              ;
; 1249.760 ; 1249.939     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[1]~_Duplicate_1  ;
; 1249.760 ; 1249.939     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[20]              ;
; 1249.760 ; 1249.939     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[21]              ;
; 1249.760 ; 1249.939     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[22]              ;
; 1249.760 ; 1249.939     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[23]              ;
; 1249.760 ; 1249.939     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[24]              ;
; 1249.760 ; 1249.939     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[25]              ;
; 1249.760 ; 1249.939     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[26]              ;
; 1249.760 ; 1249.939     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[27]              ;
; 1249.760 ; 1249.939     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[28]              ;
; 1249.760 ; 1249.939     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[29]              ;
; 1249.760 ; 1249.939     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[2]~_Duplicate_1  ;
; 1249.760 ; 1249.939     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[30]              ;
; 1249.760 ; 1249.939     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[31]              ;
; 1249.760 ; 1249.939     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[3]~_Duplicate_1  ;
; 1249.760 ; 1249.939     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[4]~_Duplicate_1  ;
; 1249.760 ; 1249.939     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[5]~_Duplicate_1  ;
; 1249.760 ; 1249.939     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[6]~_Duplicate_1  ;
; 1249.760 ; 1249.939     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[7]~_Duplicate_1  ;
; 1249.760 ; 1249.939     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[8]~_Duplicate_1  ;
; 1249.760 ; 1249.939     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[9]~_Duplicate_1  ;
; 1249.773 ; 1249.957     ; 0.184          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; att[0]                    ;
; 1249.773 ; 1249.957     ; 0.184          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; att[1]                    ;
; 1249.773 ; 1249.957     ; 0.184          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; att[2]                    ;
; 1249.773 ; 1249.957     ; 0.184          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; att[3]                    ;
; 1249.773 ; 1249.957     ; 0.184          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; att[4]                    ;
; 1249.773 ; 1249.957     ; 0.184          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; dither                    ;
; 1249.773 ; 1249.957     ; 0.184          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; randomize                 ;
; 1249.773 ; 1249.957     ; 0.184          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_speed[0]              ;
; 1249.773 ; 1249.957     ; 0.184          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_speed[1]              ;
; 1249.773 ; 1249.957     ; 0.184          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; tx_gain[0]                ;
; 1249.773 ; 1249.957     ; 0.184          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; tx_gain[1]                ;
; 1249.773 ; 1249.957     ; 0.184          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; tx_gain[2]                ;
; 1249.773 ; 1249.957     ; 0.184          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; tx_gain[3]                ;
; 1249.773 ; 1249.957     ; 0.184          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; tx_gain[4]                ;
; 1249.773 ; 1249.957     ; 0.184          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; tx_gain[5]                ;
; 1249.823 ; 1250.039     ; 0.216          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; att[0]                    ;
; 1249.823 ; 1250.039     ; 0.216          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; att[1]                    ;
; 1249.823 ; 1250.039     ; 0.216          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; att[2]                    ;
; 1249.823 ; 1250.039     ; 0.216          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; att[3]                    ;
; 1249.823 ; 1250.039     ; 0.216          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; att[4]                    ;
; 1249.823 ; 1250.039     ; 0.216          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; dither                    ;
; 1249.823 ; 1250.039     ; 0.216          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; randomize                 ;
; 1249.823 ; 1250.039     ; 0.216          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_speed[0]              ;
; 1249.823 ; 1250.039     ; 0.216          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_speed[1]              ;
; 1249.823 ; 1250.039     ; 0.216          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; tx_gain[0]                ;
; 1249.823 ; 1250.039     ; 0.216          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; tx_gain[1]                ;
; 1249.823 ; 1250.039     ; 0.216          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; tx_gain[2]                ;
; 1249.823 ; 1250.039     ; 0.216          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; tx_gain[3]                ;
; 1249.823 ; 1250.039     ; 0.216          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; tx_gain[5]                ;
; 1249.824 ; 1250.040     ; 0.216          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; tx_gain[4]                ;
; 1249.871 ; 1250.050     ; 0.179          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[0]               ;
; 1249.871 ; 1250.050     ; 0.179          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[0]~_Duplicate_1  ;
; 1249.871 ; 1250.050     ; 0.179          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[10]              ;
; 1249.871 ; 1250.050     ; 0.179          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[10]~_Duplicate_1 ;
; 1249.871 ; 1250.050     ; 0.179          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[11]              ;
; 1249.871 ; 1250.050     ; 0.179          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[11]~_Duplicate_1 ;
+----------+--------------+----------------+------------------+----------------------------------+------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                 ;
+----------+--------------+----------------+------------------+-------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock                                                       ; Clock Edge ; Target                                                                                                                                         ;
+----------+--------------+----------------+------------------+-------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; 2603.917 ; 2604.147     ; 0.230          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a7~porta_address_reg0 ;
; 2603.918 ; 2604.148     ; 0.230          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[10]                         ;
; 2603.918 ; 2604.148     ; 0.230          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[11]                         ;
; 2603.918 ; 2604.148     ; 0.230          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[12]                         ;
; 2603.918 ; 2604.148     ; 0.230          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[13]                         ;
; 2603.918 ; 2604.148     ; 0.230          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[14]                         ;
; 2603.918 ; 2604.148     ; 0.230          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[15]                         ;
; 2603.918 ; 2604.148     ; 0.230          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[7]                          ;
; 2603.918 ; 2604.148     ; 0.230          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[8]                          ;
; 2603.918 ; 2604.148     ; 0.230          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[9]                          ;
; 2603.918 ; 2604.148     ; 0.230          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 2603.919 ; 2604.149     ; 0.230          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[0]                          ;
; 2603.919 ; 2604.149     ; 0.230          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[1]                          ;
; 2603.919 ; 2604.149     ; 0.230          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[2]                          ;
; 2603.919 ; 2604.149     ; 0.230          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[3]                          ;
; 2603.919 ; 2604.149     ; 0.230          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[4]                          ;
; 2603.919 ; 2604.149     ; 0.230          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[5]                          ;
; 2603.919 ; 2604.149     ; 0.230          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[6]                          ;
; 2603.940 ; 2604.156     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_PTT                                                                                                                    ;
; 2603.940 ; 2604.156     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_state                                                                                                                  ;
; 2603.940 ; 2604.156     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[0]                                                                                                               ;
; 2603.940 ; 2604.156     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[10]                                                                                                              ;
; 2603.940 ; 2604.156     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[11]                                                                                                              ;
; 2603.940 ; 2604.156     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[12]                                                                                                              ;
; 2603.940 ; 2604.156     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[13]                                                                                                              ;
; 2603.940 ; 2604.156     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[14]                                                                                                              ;
; 2603.940 ; 2604.156     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[15]                                                                                                              ;
; 2603.940 ; 2604.156     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[16]                                                                                                              ;
; 2603.940 ; 2604.156     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[17]                                                                                                              ;
; 2603.940 ; 2604.156     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[1]                                                                                                               ;
; 2603.940 ; 2604.156     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[2]                                                                                                               ;
; 2603.940 ; 2604.156     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[3]                                                                                                               ;
; 2603.940 ; 2604.156     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[4]                                                                                                               ;
; 2603.940 ; 2604.156     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[5]                                                                                                               ;
; 2603.940 ; 2604.156     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[6]                                                                                                               ;
; 2603.940 ; 2604.156     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[7]                                                                                                               ;
; 2603.940 ; 2604.156     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[8]                                                                                                               ;
; 2603.940 ; 2604.156     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; profile:profile_CW|hang_timer[9]                                                                                                               ;
; 2603.949 ; 2604.165     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|char_PTT                                                                                                                    ;
; 2603.949 ; 2604.165     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|enable_hang                                                                                                                 ;
; 2603.949 ; 2604.165     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|prof_state.0000                                                                                                             ;
; 2603.949 ; 2604.165     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|prof_state.0001                                                                                                             ;
; 2603.949 ; 2604.165     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|prof_state.0010                                                                                                             ;
; 2603.949 ; 2604.165     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|prof_state.0011                                                                                                             ;
; 2603.949 ; 2604.165     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|prof_state.0100                                                                                                             ;
; 2603.949 ; 2604.179     ; 0.230          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[0]                          ;
; 2603.949 ; 2604.179     ; 0.230          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[1]                          ;
; 2603.949 ; 2604.179     ; 0.230          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[2]                          ;
; 2603.949 ; 2604.179     ; 0.230          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[3]                          ;
; 2603.949 ; 2604.179     ; 0.230          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[4]                          ;
; 2603.949 ; 2604.179     ; 0.230          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[5]                          ;
; 2603.949 ; 2604.179     ; 0.230          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[6]                          ;
; 2603.949 ; 2604.165     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[1]                                                                                                            ;
; 2603.949 ; 2604.165     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[3]                                                                                                            ;
; 2603.949 ; 2604.165     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[6]                                                                                                            ;
; 2603.949 ; 2604.165     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[8]                                                                                                            ;
; 2603.949 ; 2604.165     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|timer[0]                                                                                                                    ;
; 2603.949 ; 2604.165     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|timer[10]                                                                                                                   ;
; 2603.949 ; 2604.165     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|timer[11]                                                                                                                   ;
; 2603.949 ; 2604.165     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|timer[12]                                                                                                                   ;
; 2603.949 ; 2604.165     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|timer[13]                                                                                                                   ;
; 2603.949 ; 2604.165     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|timer[14]                                                                                                                   ;
; 2603.949 ; 2604.165     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|timer[15]                                                                                                                   ;
; 2603.949 ; 2604.165     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|timer[16]                                                                                                                   ;
; 2603.949 ; 2604.165     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|timer[17]                                                                                                                   ;
; 2603.949 ; 2604.165     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|timer[1]                                                                                                                    ;
; 2603.949 ; 2604.165     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|timer[2]                                                                                                                    ;
; 2603.949 ; 2604.165     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|timer[3]                                                                                                                    ;
; 2603.949 ; 2604.165     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|timer[4]                                                                                                                    ;
; 2603.949 ; 2604.165     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|timer[5]                                                                                                                    ;
; 2603.949 ; 2604.165     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|timer[6]                                                                                                                    ;
; 2603.949 ; 2604.165     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|timer[7]                                                                                                                    ;
; 2603.949 ; 2604.165     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|timer[8]                                                                                                                    ;
; 2603.949 ; 2604.165     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|timer[9]                                                                                                                    ;
; 2603.950 ; 2604.180     ; 0.230          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[10]                         ;
; 2603.950 ; 2604.180     ; 0.230          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[11]                         ;
; 2603.950 ; 2604.180     ; 0.230          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[12]                         ;
; 2603.950 ; 2604.180     ; 0.230          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[13]                         ;
; 2603.950 ; 2604.180     ; 0.230          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[14]                         ;
; 2603.950 ; 2604.180     ; 0.230          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[15]                         ;
; 2603.950 ; 2604.180     ; 0.230          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[7]                          ;
; 2603.950 ; 2604.180     ; 0.230          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[8]                          ;
; 2603.950 ; 2604.180     ; 0.230          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[9]                          ;
; 2603.950 ; 2604.166     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[0]                                                                                                            ;
; 2603.950 ; 2604.166     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[2]                                                                                                            ;
; 2603.950 ; 2604.166     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[4]                                                                                                            ;
; 2603.950 ; 2604.166     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[5]                                                                                                            ;
; 2603.950 ; 2604.166     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[7]                                                                                                            ;
; 2603.950 ; 2604.166     ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[9]                                                                                                            ;
; 2603.951 ; 2604.181     ; 0.230          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 2603.952 ; 2604.182     ; 0.230          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ram_block1a7~porta_address_reg0 ;
; 2603.981 ; 2604.165     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[0]                                                                                                            ;
; 2603.981 ; 2604.165     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[1]                                                                                                            ;
; 2603.981 ; 2604.165     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[2]                                                                                                            ;
; 2603.981 ; 2604.165     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[3]                                                                                                            ;
; 2603.981 ; 2604.165     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[4]                                                                                                            ;
; 2603.981 ; 2604.165     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[5]                                                                                                            ;
; 2603.981 ; 2604.165     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[6]                                                                                                            ;
; 2603.981 ; 2604.165     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[7]                                                                                                            ;
; 2603.981 ; 2604.165     ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; profile:profile_CW|profile_count[8]                                                                                                            ;
+----------+--------------+----------------+------------------+-------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                     ;
+-----------+--------------+----------------+------------------+-------------------------------------------------------------+------------+-----------------------------------------------------------------------------------+
; Slack     ; Actual Width ; Required Width ; Type             ; Clock                                                       ; Clock Edge ; Target                                                                            ;
+-----------+--------------+----------------+------------------+-------------------------------------------------------------+------------+-----------------------------------------------------------------------------------+
; 16666.449 ; 16666.665    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|dash_memory                                                    ;
; 16666.449 ; 16666.665    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.00000                                                ;
; 16666.449 ; 16666.665    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.DOTDELAY                                             ;
; 16666.449 ; 16666.665    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.DOTHELD                                              ;
; 16666.449 ; 16666.665    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.PREDASH                                              ;
; 16666.449 ; 16666.665    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.SENDDASH                                             ;
; 16666.450 ; 16666.666    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|dot_memory                                                     ;
; 16666.450 ; 16666.666    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.DASHDELAY                                            ;
; 16666.450 ; 16666.666    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.DASHHELD                                             ;
; 16666.450 ; 16666.666    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.PREDOT                                               ;
; 16666.450 ; 16666.666    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.SENDDOT                                              ;
; 16666.452 ; 16666.636    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[0]                                                       ;
; 16666.452 ; 16666.636    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[1]                                                       ;
; 16666.452 ; 16666.636    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[2]                                                       ;
; 16666.452 ; 16666.636    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[3]                                                       ;
; 16666.452 ; 16666.636    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[4]                                                       ;
; 16666.452 ; 16666.636    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[5]                                                       ;
; 16666.452 ; 16666.636    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[6]                                                       ;
; 16666.452 ; 16666.636    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[7]                                                       ;
; 16666.452 ; 16666.636    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[8]                                                       ;
; 16666.452 ; 16666.636    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|keyer_out                                                      ;
; 16666.463 ; 16666.679    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[10]                                                      ;
; 16666.463 ; 16666.679    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[11]                                                      ;
; 16666.463 ; 16666.679    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[12]                                                      ;
; 16666.463 ; 16666.679    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[13]                                                      ;
; 16666.463 ; 16666.679    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[14]                                                      ;
; 16666.463 ; 16666.679    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[15]                                                      ;
; 16666.463 ; 16666.679    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[16]                                                      ;
; 16666.463 ; 16666.679    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[17]                                                      ;
; 16666.463 ; 16666.679    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[9]                                                       ;
; 16666.467 ; 16666.651    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[10]                                                      ;
; 16666.467 ; 16666.651    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[11]                                                      ;
; 16666.467 ; 16666.651    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[12]                                                      ;
; 16666.467 ; 16666.651    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[13]                                                      ;
; 16666.467 ; 16666.651    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[14]                                                      ;
; 16666.467 ; 16666.651    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[15]                                                      ;
; 16666.467 ; 16666.651    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[16]                                                      ;
; 16666.467 ; 16666.651    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[17]                                                      ;
; 16666.467 ; 16666.651    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[9]                                                       ;
; 16666.477 ; 16666.693    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[0]                                                       ;
; 16666.477 ; 16666.693    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[1]                                                       ;
; 16666.477 ; 16666.693    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[2]                                                       ;
; 16666.477 ; 16666.693    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[3]                                                       ;
; 16666.477 ; 16666.693    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[4]                                                       ;
; 16666.477 ; 16666.693    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[5]                                                       ;
; 16666.477 ; 16666.693    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[6]                                                       ;
; 16666.477 ; 16666.693    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[7]                                                       ;
; 16666.477 ; 16666.693    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|delay[8]                                                       ;
; 16666.477 ; 16666.693    ; 0.216          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|keyer_out                                                      ;
; 16666.481 ; 16666.665    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|dash_memory                                                    ;
; 16666.481 ; 16666.665    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|dot_memory                                                     ;
; 16666.481 ; 16666.665    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.00000                                                ;
; 16666.481 ; 16666.665    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.DASHDELAY                                            ;
; 16666.481 ; 16666.665    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.DASHHELD                                             ;
; 16666.481 ; 16666.665    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.DOTDELAY                                             ;
; 16666.481 ; 16666.665    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.DOTHELD                                              ;
; 16666.481 ; 16666.665    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.PREDASH                                              ;
; 16666.481 ; 16666.665    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.PREDOT                                               ;
; 16666.481 ; 16666.665    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.SENDDOT                                              ;
; 16666.482 ; 16666.666    ; 0.184          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic:iambic_inst|key_state.SENDDASH                                             ;
; 16666.632 ; 16666.632    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[0]|clk                                                          ;
; 16666.632 ; 16666.632    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[1]|clk                                                          ;
; 16666.632 ; 16666.632    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[2]|clk                                                          ;
; 16666.632 ; 16666.632    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[3]|clk                                                          ;
; 16666.632 ; 16666.632    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[4]|clk                                                          ;
; 16666.632 ; 16666.632    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[5]|clk                                                          ;
; 16666.632 ; 16666.632    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[6]|clk                                                          ;
; 16666.632 ; 16666.632    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[7]|clk                                                          ;
; 16666.632 ; 16666.632    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[8]|clk                                                          ;
; 16666.632 ; 16666.632    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|keyer_out|clk                                                         ;
; 16666.647 ; 16666.647    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[10]|clk                                                         ;
; 16666.647 ; 16666.647    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[11]|clk                                                         ;
; 16666.647 ; 16666.647    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[12]|clk                                                         ;
; 16666.647 ; 16666.647    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[13]|clk                                                         ;
; 16666.647 ; 16666.647    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[14]|clk                                                         ;
; 16666.647 ; 16666.647    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[15]|clk                                                         ;
; 16666.647 ; 16666.647    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[16]|clk                                                         ;
; 16666.647 ; 16666.647    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[17]|clk                                                         ;
; 16666.647 ; 16666.647    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|delay[9]|clk                                                          ;
; 16666.661 ; 16666.661    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|dash_memory|clk                                                       ;
; 16666.661 ; 16666.661    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|dot_memory|clk                                                        ;
; 16666.661 ; 16666.661    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|key_state.00000|clk                                                   ;
; 16666.661 ; 16666.661    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|key_state.DASHDELAY|clk                                               ;
; 16666.661 ; 16666.661    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|key_state.DASHHELD|clk                                                ;
; 16666.661 ; 16666.661    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|key_state.DOTDELAY|clk                                                ;
; 16666.661 ; 16666.661    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|key_state.DOTHELD|clk                                                 ;
; 16666.661 ; 16666.661    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|key_state.PREDASH|clk                                                 ;
; 16666.661 ; 16666.661    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|key_state.PREDOT|clk                                                  ;
; 16666.661 ; 16666.661    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|key_state.SENDDOT|clk                                                 ;
; 16666.662 ; 16666.662    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; PLL_IAMBIC_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 16666.662 ; 16666.662    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; PLL_IAMBIC_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 16666.662 ; 16666.662    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|key_state.SENDDASH|clk                                                ;
; 16666.671 ; 16666.671    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; PLL_IAMBIC_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 16666.671 ; 16666.671    ; 0.000          ; Low Pulse Width  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; PLL_IAMBIC_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 16666.671 ; 16666.671    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|dash_memory|clk                                                       ;
; 16666.671 ; 16666.671    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|key_state.00000|clk                                                   ;
; 16666.671 ; 16666.671    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|key_state.DOTDELAY|clk                                                ;
; 16666.671 ; 16666.671    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|key_state.DOTHELD|clk                                                 ;
; 16666.671 ; 16666.671    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|key_state.PREDASH|clk                                                 ;
; 16666.671 ; 16666.671    ; 0.000          ; High Pulse Width ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iambic_inst|key_state.SENDDASH|clk                                                ;
+-----------+--------------+----------------+------------------+-------------------------------------------------------------+------------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                              ;
+------------------+------------+-------+-------+------------+-------------------------------------------------------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                             ;
+------------------+------------+-------+-------+------------+-------------------------------------------------------------+
; KEY_DASH         ; clk_10mhz  ; 5.458 ; 6.591 ; Rise       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ;
; KEY_DOT          ; clk_10mhz  ; 5.042 ; 6.105 ; Rise       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ;
; ad9866_adio[*]   ; ad9866_clk ; 1.136 ; 1.955 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[0]  ; ad9866_clk ; 1.120 ; 1.902 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[1]  ; ad9866_clk ; 1.119 ; 1.955 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[2]  ; ad9866_clk ; 0.920 ; 1.669 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[3]  ; ad9866_clk ; 1.001 ; 1.871 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[4]  ; ad9866_clk ; 0.944 ; 1.696 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[5]  ; ad9866_clk ; 1.097 ; 1.897 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[6]  ; ad9866_clk ; 0.944 ; 1.757 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[7]  ; ad9866_clk ; 1.136 ; 1.932 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[8]  ; ad9866_clk ; 1.050 ; 1.819 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[9]  ; ad9866_clk ; 1.097 ; 1.849 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[10] ; ad9866_clk ; 1.085 ; 1.838 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[11] ; ad9866_clk ; 1.051 ; 1.818 ; Rise       ; ad9866_clk                                                  ;
; spi_ce[*]        ; spi_sck    ; 0.523 ; 1.259 ; Rise       ; spi_sck                                                     ;
;  spi_ce[0]       ; spi_sck    ; 0.523 ; 1.140 ; Rise       ; spi_sck                                                     ;
;  spi_ce[1]       ; spi_sck    ; 0.488 ; 1.259 ; Rise       ; spi_sck                                                     ;
; spi_mosi         ; spi_sck    ; 1.836 ; 2.707 ; Rise       ; spi_sck                                                     ;
; spi_ce[*]        ; spi_sck    ; 0.566 ; 1.371 ; Fall       ; spi_sck                                                     ;
;  spi_ce[0]       ; spi_sck    ; 0.566 ; 1.371 ; Fall       ; spi_sck                                                     ;
;  spi_ce[1]       ; spi_sck    ; 0.452 ; 1.310 ; Fall       ; spi_sck                                                     ;
+------------------+------------+-------+-------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                 ;
+------------------+------------+--------+--------+------------+-------------------------------------------------------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                             ;
+------------------+------------+--------+--------+------------+-------------------------------------------------------------+
; KEY_DASH         ; clk_10mhz  ; -2.630 ; -3.493 ; Rise       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ;
; KEY_DOT          ; clk_10mhz  ; -2.543 ; -3.397 ; Rise       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ;
; ad9866_adio[*]   ; ad9866_clk ; -0.387 ; -1.135 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[0]  ; ad9866_clk ; -0.784 ; -1.537 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[1]  ; ad9866_clk ; -0.582 ; -1.367 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[2]  ; ad9866_clk ; -0.546 ; -1.301 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[3]  ; ad9866_clk ; -0.695 ; -1.440 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[4]  ; ad9866_clk ; -0.744 ; -1.485 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[5]  ; ad9866_clk ; -0.786 ; -1.573 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[6]  ; ad9866_clk ; -0.704 ; -1.502 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[7]  ; ad9866_clk ; -0.674 ; -1.435 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[8]  ; ad9866_clk ; -0.535 ; -1.288 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[9]  ; ad9866_clk ; -0.423 ; -1.175 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[10] ; ad9866_clk ; -0.387 ; -1.148 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[11] ; ad9866_clk ; -0.400 ; -1.135 ; Rise       ; ad9866_clk                                                  ;
; spi_ce[*]        ; spi_sck    ; -0.206 ; -0.801 ; Rise       ; spi_sck                                                     ;
;  spi_ce[0]       ; spi_sck    ; -0.206 ; -0.820 ; Rise       ; spi_sck                                                     ;
;  spi_ce[1]       ; spi_sck    ; -0.213 ; -0.801 ; Rise       ; spi_sck                                                     ;
; spi_mosi         ; spi_sck    ; -1.499 ; -2.364 ; Rise       ; spi_sck                                                     ;
; spi_ce[*]        ; spi_sck    ; -0.020 ; -0.841 ; Fall       ; spi_sck                                                     ;
;  spi_ce[0]       ; spi_sck    ; -0.050 ; -0.870 ; Fall       ; spi_sck                                                     ;
;  spi_ce[1]       ; spi_sck    ; -0.020 ; -0.841 ; Fall       ; spi_sck                                                     ;
+------------------+------------+--------+--------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                    ;
+------------------+------------+-------+-------+------------+-------------------------------------------------------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                             ;
+------------------+------------+-------+-------+------------+-------------------------------------------------------------+
; cw_ptt           ; clk_10mhz  ; 3.821 ; 4.243 ; Rise       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ;
; cw_ptt           ; clk_10mhz  ; 3.490 ; 3.827 ; Fall       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ;
; ad9866_rxclk     ; ad9866_clk ; 2.239 ; 2.902 ; Rise       ; ad9866_clk                                                  ;
; ad9866_txclk     ; ad9866_clk ; 2.239 ; 2.902 ; Rise       ; ad9866_clk                                                  ;
; rx1_FIFOEmpty    ; ad9866_clk ; 4.869 ; 4.979 ; Rise       ; ad9866_clk                                                  ;
; rx2_FIFOEmpty    ; ad9866_clk ; 5.033 ; 5.187 ; Rise       ; ad9866_clk                                                  ;
; txFIFOFull       ; ad9866_clk ; 4.984 ; 4.931 ; Rise       ; ad9866_clk                                                  ;
; ad9866_adio[*]   ; ad9866_clk ; 6.012 ; 6.349 ; Fall       ; ad9866_clk                                                  ;
;  ad9866_adio[0]  ; ad9866_clk ; 4.300 ; 4.412 ; Fall       ; ad9866_clk                                                  ;
;  ad9866_adio[1]  ; ad9866_clk ; 4.951 ; 5.159 ; Fall       ; ad9866_clk                                                  ;
;  ad9866_adio[2]  ; ad9866_clk ; 4.318 ; 4.430 ; Fall       ; ad9866_clk                                                  ;
;  ad9866_adio[3]  ; ad9866_clk ; 4.318 ; 4.429 ; Fall       ; ad9866_clk                                                  ;
;  ad9866_adio[4]  ; ad9866_clk ; 4.334 ; 4.448 ; Fall       ; ad9866_clk                                                  ;
;  ad9866_adio[5]  ; ad9866_clk ; 4.337 ; 4.448 ; Fall       ; ad9866_clk                                                  ;
;  ad9866_adio[6]  ; ad9866_clk ; 4.785 ; 4.886 ; Fall       ; ad9866_clk                                                  ;
;  ad9866_adio[7]  ; ad9866_clk ; 4.804 ; 4.976 ; Fall       ; ad9866_clk                                                  ;
;  ad9866_adio[8]  ; ad9866_clk ; 4.872 ; 5.046 ; Fall       ; ad9866_clk                                                  ;
;  ad9866_adio[9]  ; ad9866_clk ; 4.823 ; 4.920 ; Fall       ; ad9866_clk                                                  ;
;  ad9866_adio[10] ; ad9866_clk ; 6.012 ; 6.349 ; Fall       ; ad9866_clk                                                  ;
;  ad9866_adio[11] ; ad9866_clk ; 4.652 ; 4.797 ; Fall       ; ad9866_clk                                                  ;
; ad9866_rxclk     ; ad9866_clk ; 2.239 ; 2.902 ; Fall       ; ad9866_clk                                                  ;
; ad9866_txclk     ; ad9866_clk ; 2.239 ; 2.902 ; Fall       ; ad9866_clk                                                  ;
; spi_miso         ; spi_sck    ; 7.241 ; 7.784 ; Fall       ; spi_sck                                                     ;
+------------------+------------+-------+-------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                            ;
+------------------+------------+-------+-------+------------+-------------------------------------------------------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                             ;
+------------------+------------+-------+-------+------------+-------------------------------------------------------------+
; cw_ptt           ; clk_10mhz  ; 3.467 ; 3.857 ; Rise       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ;
; cw_ptt           ; clk_10mhz  ; 3.161 ; 3.485 ; Fall       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ;
; ad9866_rxclk     ; ad9866_clk ; 2.210 ; 2.869 ; Rise       ; ad9866_clk                                                  ;
; ad9866_txclk     ; ad9866_clk ; 2.210 ; 2.869 ; Rise       ; ad9866_clk                                                  ;
; rx1_FIFOEmpty    ; ad9866_clk ; 4.032 ; 4.152 ; Rise       ; ad9866_clk                                                  ;
; rx2_FIFOEmpty    ; ad9866_clk ; 4.242 ; 4.397 ; Rise       ; ad9866_clk                                                  ;
; txFIFOFull       ; ad9866_clk ; 4.184 ; 4.058 ; Rise       ; ad9866_clk                                                  ;
; ad9866_adio[*]   ; ad9866_clk ; 4.206 ; 4.316 ; Fall       ; ad9866_clk                                                  ;
;  ad9866_adio[0]  ; ad9866_clk ; 4.206 ; 4.316 ; Fall       ; ad9866_clk                                                  ;
;  ad9866_adio[1]  ; ad9866_clk ; 4.831 ; 5.033 ; Fall       ; ad9866_clk                                                  ;
;  ad9866_adio[2]  ; ad9866_clk ; 4.223 ; 4.333 ; Fall       ; ad9866_clk                                                  ;
;  ad9866_adio[3]  ; ad9866_clk ; 4.223 ; 4.333 ; Fall       ; ad9866_clk                                                  ;
;  ad9866_adio[4]  ; ad9866_clk ; 4.238 ; 4.352 ; Fall       ; ad9866_clk                                                  ;
;  ad9866_adio[5]  ; ad9866_clk ; 4.242 ; 4.352 ; Fall       ; ad9866_clk                                                  ;
;  ad9866_adio[6]  ; ad9866_clk ; 4.668 ; 4.766 ; Fall       ; ad9866_clk                                                  ;
;  ad9866_adio[7]  ; ad9866_clk ; 4.689 ; 4.858 ; Fall       ; ad9866_clk                                                  ;
;  ad9866_adio[8]  ; ad9866_clk ; 4.756 ; 4.925 ; Fall       ; ad9866_clk                                                  ;
;  ad9866_adio[9]  ; ad9866_clk ; 4.706 ; 4.799 ; Fall       ; ad9866_clk                                                  ;
;  ad9866_adio[10] ; ad9866_clk ; 5.918 ; 6.253 ; Fall       ; ad9866_clk                                                  ;
;  ad9866_adio[11] ; ad9866_clk ; 4.545 ; 4.687 ; Fall       ; ad9866_clk                                                  ;
; ad9866_rxclk     ; ad9866_clk ; 2.210 ; 2.869 ; Fall       ; ad9866_clk                                                  ;
; ad9866_txclk     ; ad9866_clk ; 2.210 ; 2.869 ; Fall       ; ad9866_clk                                                  ;
; spi_miso         ; spi_sck    ; 6.377 ; 6.825 ; Fall       ; spi_sck                                                     ;
+------------------+------------+-------+-------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-----------------+-------+-------+-------+-------+
; Input Port ; Output Port     ; RR    ; RF    ; FR    ; FF    ;
+------------+-----------------+-------+-------+-------+-------+
; KEY_DASH   ; key_dash_rpi    ; 4.006 ;       ;       ; 4.910 ;
; KEY_DOT    ; key_dot_rpi     ; 4.043 ;       ;       ; 4.927 ;
; ptt_in     ; DEBUG_LED4      ; 6.034 ; 6.115 ; 7.014 ; 7.113 ;
; ptt_in     ; ad9866_adio[0]  ; 5.908 ; 5.532 ; 6.861 ; 6.485 ;
; ptt_in     ; ad9866_adio[1]  ; 5.890 ; 5.514 ; 6.841 ; 6.465 ;
; ptt_in     ; ad9866_adio[2]  ; 5.714 ; 5.338 ; 6.648 ; 6.272 ;
; ptt_in     ; ad9866_adio[3]  ; 5.714 ; 5.338 ; 6.648 ; 6.272 ;
; ptt_in     ; ad9866_adio[4]  ; 5.538 ; 5.162 ; 6.438 ; 6.062 ;
; ptt_in     ; ad9866_adio[5]  ; 5.538 ; 5.162 ; 6.438 ; 6.062 ;
; ptt_in     ; ad9866_adio[6]  ; 5.532 ; 5.156 ; 6.420 ; 6.044 ;
; ptt_in     ; ad9866_adio[7]  ; 5.532 ; 5.156 ; 6.420 ; 6.044 ;
; ptt_in     ; ad9866_adio[8]  ; 5.375 ; 4.999 ; 6.252 ; 5.876 ;
; ptt_in     ; ad9866_adio[9]  ; 5.375 ; 4.999 ; 6.252 ; 5.876 ;
; ptt_in     ; ad9866_adio[10] ; 5.367 ; 4.991 ; 6.242 ; 5.866 ;
; ptt_in     ; ad9866_adio[11] ; 5.368 ; 4.992 ; 6.228 ; 5.852 ;
; ptt_in     ; ad9866_rxen     ;       ; 6.569 ; 7.837 ;       ;
; ptt_in     ; ad9866_txen     ; 4.877 ;       ;       ; 5.920 ;
; ptt_in     ; ptt_out         ; 3.735 ;       ;       ; 4.533 ;
+------------+-----------------+-------+-------+-------+-------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-----------------+-------+-------+-------+-------+
; Input Port ; Output Port     ; RR    ; RF    ; FR    ; FF    ;
+------------+-----------------+-------+-------+-------+-------+
; KEY_DASH   ; key_dash_rpi    ; 3.907 ;       ;       ; 4.798 ;
; KEY_DOT    ; key_dot_rpi     ; 3.942 ;       ;       ; 4.813 ;
; ptt_in     ; DEBUG_LED4      ; 5.854 ; 5.928 ; 6.817 ; 6.911 ;
; ptt_in     ; ad9866_adio[0]  ; 5.681 ; 5.320 ; 6.619 ; 6.258 ;
; ptt_in     ; ad9866_adio[1]  ; 5.663 ; 5.302 ; 6.600 ; 6.239 ;
; ptt_in     ; ad9866_adio[2]  ; 5.494 ; 5.133 ; 6.415 ; 6.054 ;
; ptt_in     ; ad9866_adio[3]  ; 5.494 ; 5.133 ; 6.415 ; 6.054 ;
; ptt_in     ; ad9866_adio[4]  ; 5.325 ; 4.964 ; 6.214 ; 5.853 ;
; ptt_in     ; ad9866_adio[5]  ; 5.325 ; 4.964 ; 6.214 ; 5.853 ;
; ptt_in     ; ad9866_adio[6]  ; 5.321 ; 4.960 ; 6.196 ; 5.835 ;
; ptt_in     ; ad9866_adio[7]  ; 5.321 ; 4.960 ; 6.196 ; 5.835 ;
; ptt_in     ; ad9866_adio[8]  ; 5.169 ; 4.808 ; 6.035 ; 5.674 ;
; ptt_in     ; ad9866_adio[9]  ; 5.169 ; 4.808 ; 6.035 ; 5.674 ;
; ptt_in     ; ad9866_adio[10] ; 5.162 ; 4.801 ; 6.026 ; 5.665 ;
; ptt_in     ; ad9866_adio[11] ; 5.163 ; 4.802 ; 6.012 ; 5.651 ;
; ptt_in     ; ad9866_rxen     ;       ; 6.435 ; 7.689 ;       ;
; ptt_in     ; ad9866_txen     ; 4.743 ;       ;       ; 5.772 ;
; ptt_in     ; ptt_out         ; 3.645 ;       ;       ; 4.435 ;
+------------+-----------------+-------+-------+-------+-------+


----------------
; MTBF Summary ;
----------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 36
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 20.741 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.7
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; Source Node                                                                               ; Synchronization Node                                                                                                                 ; Worst-Case MTBF (Years) ; Typical MTBF (Years)   ; Included in Design MTBF ;
+-------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[6]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[6]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[5]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[5]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[8]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[8]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[9]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[9]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[7]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[7]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[10] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[10]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[0]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[0]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[1]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[1]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[4]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[4]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[2]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[2]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[11] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[11]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[3]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[3]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[8]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[8]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[11]       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[11] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[9]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[9]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[6]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[6]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[10]       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[10] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[8]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[8]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[11]         ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[11]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[10]         ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[10]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[5]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[5]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[7]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[7]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[2]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[2]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[9]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[9]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[3]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[3]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[2]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[2]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[6]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[6]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[5]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[5]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[4]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[4]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[3]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[3]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[7]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[7]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[4]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[4]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[0]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[0]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[1]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[1]    ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[0]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[0]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[1]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[1]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
+-------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 20.741                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[6] ;                        ;              ;                  ; 13.110       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[6] ;                        ;              ;                  ; 7.631        ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 20.820                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[5] ;                        ;              ;                  ; 12.741       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[5] ;                        ;              ;                  ; 8.079        ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[8] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 20.912                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[8]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[8] ;                        ;              ;                  ; 13.111       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[8] ;                        ;              ;                  ; 7.801        ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[9] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 20.946                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[9]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[9] ;                        ;              ;                  ; 13.176       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[9] ;                        ;              ;                  ; 7.770        ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 20.991                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[7] ;                        ;              ;                  ; 13.031       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[7] ;                        ;              ;                  ; 7.960        ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[10]                                          ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[10] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                             ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 21.100                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[10]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[10] ;                        ;              ;                  ; 13.110       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[10] ;                        ;              ;                  ; 7.990        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 21.162                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[0] ;                        ;              ;                  ; 13.108       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[0] ;                        ;              ;                  ; 8.054        ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 21.200                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[1] ;                        ;              ;                  ; 13.175       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[1] ;                        ;              ;                  ; 8.025        ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 21.219                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[4] ;                        ;              ;                  ; 13.109       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[4] ;                        ;              ;                  ; 8.110        ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 21.323                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[2] ;                        ;              ;                  ; 13.109       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[2] ;                        ;              ;                  ; 8.214        ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[11]                                          ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[11] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                             ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 21.327                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[11]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[11] ;                        ;              ;                  ; 13.108       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[11] ;                        ;              ;                  ; 8.219        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 21.355                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[3] ;                        ;              ;                  ; 13.171       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[3] ;                        ;              ;                  ; 8.184        ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[8] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                              ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 116.660                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                  ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                          ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[8]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[8] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe16a[8] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe17a[8] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe18a[8] ;                        ;              ;                  ; 12.990       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe19a[8] ;                        ;              ;                  ; 13.176       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe20a[8] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe21a[8] ;                        ;              ;                  ; 13.177       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe22a[8] ;                        ;              ;                  ; 12.622       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|ws_dgrp_reg[8]                                              ;                        ;              ;                  ; 12.001       ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[11]                                                  ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[11] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                               ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                 ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                          ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                          ; 116.713                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                             ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                          ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                   ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                 ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                           ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                   ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[11]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                             ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[11] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe16a[11] ;                        ;              ;                  ; 13.176       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe17a[11] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe18a[11] ;                        ;              ;                  ; 13.176       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe19a[11] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe20a[11] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe21a[11] ;                        ;              ;                  ; 12.730       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe22a[11] ;                        ;              ;                  ; 13.102       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|ws_dgrp_reg[11]                                              ;                        ;              ;                  ; 11.833       ;
+---------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[9]                                                  ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[9] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                              ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 117.009                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                  ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                          ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[9]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[9] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe16a[9] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe17a[9] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe18a[9] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe19a[9] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe20a[9] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe21a[9] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe22a[9] ;                        ;              ;                  ; 12.803       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|ws_dgrp_reg[9]                                              ;                        ;              ;                  ; 11.989       ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                              ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 117.034                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                  ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                          ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[6] ;                        ;              ;                  ; 13.100       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe16a[6] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe17a[6] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe18a[6] ;                        ;              ;                  ; 13.100       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe19a[6] ;                        ;              ;                  ; 13.171       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe20a[6] ;                        ;              ;                  ; 13.102       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe21a[6] ;                        ;              ;                  ; 13.170       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe22a[6] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|ws_dgrp_reg[6]                                              ;                        ;              ;                  ; 11.870       ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[10]                                                  ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[10] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                               ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                 ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                          ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                          ; 117.225                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                             ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                          ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                   ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                 ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                           ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                   ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[10]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                             ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[10] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe16a[10] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe17a[10] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe18a[10] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe19a[10] ;                        ;              ;                  ; 13.176       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe20a[10] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe21a[10] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe22a[10] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|ws_dgrp_reg[10]                                              ;                        ;              ;                  ; 11.831       ;
+---------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[8] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 117.355                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[8]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[8] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe16a[8] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe17a[8] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe18a[8] ;                        ;              ;                  ; 13.102       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe19a[8] ;                        ;              ;                  ; 12.796       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe20a[8] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe21a[8] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe22a[8] ;                        ;              ;                  ; 13.108       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|ws_dgrp_reg[8]                                              ;                        ;              ;                  ; 12.482       ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[11]                                                  ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[11] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                             ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 117.417                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[11]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[11] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe16a[11] ;                        ;              ;                  ; 13.171       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe17a[11] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe18a[11] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe19a[11] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe20a[11] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe21a[11] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe22a[11] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|ws_dgrp_reg[11]                                              ;                        ;              ;                  ; 12.028       ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[10]                                                  ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[10] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                             ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 117.424                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[10]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[10] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe16a[10] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe17a[10] ;                        ;              ;                  ; 13.171       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe18a[10] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe19a[10] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe20a[10] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe21a[10] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe22a[10] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|ws_dgrp_reg[10]                                              ;                        ;              ;                  ; 12.041       ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                              ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 117.424                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                  ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                          ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[5] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe16a[5] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe17a[5] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe18a[5] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe19a[5] ;                        ;              ;                  ; 13.176       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe20a[5] ;                        ;              ;                  ; 13.100       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe21a[5] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe22a[5] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|ws_dgrp_reg[5]                                              ;                        ;              ;                  ; 12.104       ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                              ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 117.432                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                  ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                          ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[7] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe16a[7] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe17a[7] ;                        ;              ;                  ; 13.171       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe18a[7] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe19a[7] ;                        ;              ;                  ; 12.957       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe20a[7] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe21a[7] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe22a[7] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|ws_dgrp_reg[7]                                              ;                        ;              ;                  ; 12.263       ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                              ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 117.439                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                  ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                          ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[2] ;                        ;              ;                  ; 13.177       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe16a[2] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe17a[2] ;                        ;              ;                  ; 13.079       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe18a[2] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe19a[2] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe20a[2] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe21a[2] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe22a[2] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|ws_dgrp_reg[2]                                              ;                        ;              ;                  ; 12.139       ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[9]                                                  ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[9] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 117.498                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[9]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[9] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe16a[9] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe17a[9] ;                        ;              ;                  ; 13.176       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe18a[9] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe19a[9] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe20a[9] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe21a[9] ;                        ;              ;                  ; 12.812       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe22a[9] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|ws_dgrp_reg[9]                                              ;                        ;              ;                  ; 12.468       ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #25: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                              ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 117.568                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                  ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                          ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[3] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe16a[3] ;                        ;              ;                  ; 13.176       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe17a[3] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe18a[3] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe19a[3] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe20a[3] ;                        ;              ;                  ; 13.176       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe21a[3] ;                        ;              ;                  ; 13.100       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe22a[3] ;                        ;              ;                  ; 12.589       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|ws_dgrp_reg[3]                                              ;                        ;              ;                  ; 12.830       ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #26: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 117.628                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[2] ;                        ;              ;                  ; 13.098       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe16a[2] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe17a[2] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe18a[2] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe19a[2] ;                        ;              ;                  ; 13.098       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe20a[2] ;                        ;              ;                  ; 13.170       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe21a[2] ;                        ;              ;                  ; 13.098       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe22a[2] ;                        ;              ;                  ; 12.814       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|ws_dgrp_reg[2]                                              ;                        ;              ;                  ; 12.832       ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #27: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 117.649                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[6] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe16a[6] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe17a[6] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe18a[6] ;                        ;              ;                  ; 12.825       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe19a[6] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe20a[6] ;                        ;              ;                  ; 13.099       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe21a[6] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe22a[6] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|ws_dgrp_reg[6]                                              ;                        ;              ;                  ; 12.682       ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #28: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 117.666                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[5] ;                        ;              ;                  ; 13.171       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe16a[5] ;                        ;              ;                  ; 13.170       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe17a[5] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe18a[5] ;                        ;              ;                  ; 13.098       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe19a[5] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe20a[5] ;                        ;              ;                  ; 13.100       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe21a[5] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe22a[5] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|ws_dgrp_reg[5]                                              ;                        ;              ;                  ; 12.432       ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #29: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                              ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 117.684                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                  ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                          ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[4] ;                        ;              ;                  ; 13.171       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe16a[4] ;                        ;              ;                  ; 13.170       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe17a[4] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe18a[4] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe19a[4] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe20a[4] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe21a[4] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe22a[4] ;                        ;              ;                  ; 13.099       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|ws_dgrp_reg[4]                                              ;                        ;              ;                  ; 12.374       ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #30: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 117.811                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[3] ;                        ;              ;                  ; 13.171       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe16a[3] ;                        ;              ;                  ; 13.171       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe17a[3] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe18a[3] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe19a[3] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe20a[3] ;                        ;              ;                  ; 12.930       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe21a[3] ;                        ;              ;                  ; 13.171       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe22a[3] ;                        ;              ;                  ; 12.931       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|ws_dgrp_reg[3]                                              ;                        ;              ;                  ; 12.916       ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #31: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 117.829                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[7] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe16a[7] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe17a[7] ;                        ;              ;                  ; 13.098       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe18a[7] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe19a[7] ;                        ;              ;                  ; 13.171       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe20a[7] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe21a[7] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe22a[7] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|ws_dgrp_reg[7]                                              ;                        ;              ;                  ; 12.517       ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #32: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 117.845                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[4] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe16a[4] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe17a[4] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe18a[4] ;                        ;              ;                  ; 13.176       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe19a[4] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe20a[4] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe21a[4] ;                        ;              ;                  ; 13.176       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe22a[4] ;                        ;              ;                  ; 12.799       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|ws_dgrp_reg[4]                                              ;                        ;              ;                  ; 12.823       ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #33: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 118.070                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[0] ;                        ;              ;                  ; 13.176       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe16a[0] ;                        ;              ;                  ; 13.107       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe17a[0] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe18a[0] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe19a[0] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe20a[0] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe21a[0] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe22a[0] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|ws_dgrp_reg[0]                                              ;                        ;              ;                  ; 12.745       ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #34: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 118.135                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                                ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                              ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[1] ;                        ;              ;                  ; 13.170       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe16a[1] ;                        ;              ;                  ; 13.171       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe17a[1] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe18a[1] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe19a[1] ;                        ;              ;                  ; 13.171       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe20a[1] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe21a[1] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe22a[1] ;                        ;              ;                  ; 12.939       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|ws_dgrp_reg[1]                                              ;                        ;              ;                  ; 12.995       ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #35: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                              ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 118.205                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                  ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                          ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[0] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe16a[0] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe17a[0] ;                        ;              ;                  ; 13.102       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe18a[0] ;                        ;              ;                  ; 13.176       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe19a[0] ;                        ;              ;                  ; 13.177       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe20a[0] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe21a[0] ;                        ;              ;                  ; 13.176       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe22a[0] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|ws_dgrp_reg[0]                                              ;                        ;              ;                  ; 12.877       ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #36: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                              ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 9                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 118.482                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                  ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                          ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a[1] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe16a[1] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe17a[1] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe18a[1] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe19a[1] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe20a[1] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe21a[1] ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_2f9:dffpipe14|dffe22a[1] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0tj1:auto_generated|ws_dgrp_reg[1]                                              ;                        ;              ;                  ; 13.091       ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                          ;
+--------------------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Clock                                                        ; Setup     ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Worst-case Slack                                             ; -109.568  ; -0.010 ; N/A      ; N/A     ; -2.123              ;
;  PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1036.397  ; 0.175  ; N/A      ; N/A     ; 2603.858            ;
;  PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; -109.568  ; 0.187  ; N/A      ; N/A     ; 16666.306           ;
;  ad9866_clk                                                  ; 0.521     ; 0.043  ; N/A      ; N/A     ; -2.123              ;
;  ad9866_rxclk                                                ; N/A       ; N/A    ; N/A      ; N/A     ; -2.123              ;
;  ad9866_txclk                                                ; N/A       ; N/A    ; N/A      ; N/A     ; -2.123              ;
;  clk_10mhz                                                   ; 93.983    ; 0.186  ; N/A      ; N/A     ; 49.243              ;
;  spi_ce0                                                     ; -0.014    ; 0.159  ; N/A      ; N/A     ; 1249.049            ;
;  spi_ce1                                                     ; 2496.381  ; 0.185  ; N/A      ; N/A     ; 1249.212            ;
;  spi_sck                                                     ; -0.488    ; -0.010 ; N/A      ; N/A     ; 31.017              ;
;  spi_slave:spi_slave_rx2_inst|done                           ; 0.519     ; 0.014  ; N/A      ; N/A     ; 1249.541            ;
;  spi_slave:spi_slave_rx_inst|done                            ; 1.029     ; 0.068  ; N/A      ; N/A     ; 1249.561            ;
;  virt_ad9866_rxclk                                           ; 24.432    ; 11.467 ; N/A      ; N/A     ; N/A                 ;
; Design-wide TNS                                              ; -2633.614 ; -0.08  ; 0.0      ; 0.0     ; -8.492              ;
;  PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000     ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; -2631.844 ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  ad9866_clk                                                  ; 0.000     ; 0.000  ; N/A      ; N/A     ; -4.246              ;
;  ad9866_rxclk                                                ; N/A       ; N/A    ; N/A      ; N/A     ; -2.123              ;
;  ad9866_txclk                                                ; N/A       ; N/A    ; N/A      ; N/A     ; -2.123              ;
;  clk_10mhz                                                   ; 0.000     ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  spi_ce0                                                     ; -0.014    ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  spi_ce1                                                     ; 0.000     ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  spi_sck                                                     ; -1.770    ; -0.080 ; N/A      ; N/A     ; 0.000               ;
;  spi_slave:spi_slave_rx2_inst|done                           ; 0.000     ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  spi_slave:spi_slave_rx_inst|done                            ; 0.000     ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  virt_ad9866_rxclk                                           ; 0.000     ; 0.000  ; N/A      ; N/A     ; N/A                 ;
+--------------------------------------------------------------+-----------+--------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                ;
+------------------+------------+--------+--------+------------+-------------------------------------------------------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                             ;
+------------------+------------+--------+--------+------------+-------------------------------------------------------------+
; KEY_DASH         ; clk_10mhz  ; 12.076 ; 12.290 ; Rise       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ;
; KEY_DOT          ; clk_10mhz  ; 11.082 ; 11.329 ; Rise       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ;
; ad9866_adio[*]   ; ad9866_clk ; 2.407  ; 2.631  ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[0]  ; ad9866_clk ; 2.303  ; 2.550  ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[1]  ; ad9866_clk ; 2.370  ; 2.631  ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[2]  ; ad9866_clk ; 1.840  ; 2.088  ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[3]  ; ad9866_clk ; 2.194  ; 2.437  ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[4]  ; ad9866_clk ; 2.083  ; 2.295  ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[5]  ; ad9866_clk ; 2.247  ; 2.450  ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[6]  ; ad9866_clk ; 1.946  ; 2.157  ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[7]  ; ad9866_clk ; 2.407  ; 2.624  ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[8]  ; ad9866_clk ; 2.382  ; 2.454  ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[9]  ; ad9866_clk ; 2.345  ; 2.530  ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[10] ; ad9866_clk ; 2.287  ; 2.503  ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[11] ; ad9866_clk ; 2.373  ; 2.453  ; Rise       ; ad9866_clk                                                  ;
; spi_ce[*]        ; spi_sck    ; 1.278  ; 1.298  ; Rise       ; spi_sck                                                     ;
;  spi_ce[0]       ; spi_sck    ; 1.278  ; 1.298  ; Rise       ; spi_sck                                                     ;
;  spi_ce[1]       ; spi_sck    ; 1.259  ; 1.259  ; Rise       ; spi_sck                                                     ;
; spi_mosi         ; spi_sck    ; 4.005  ; 4.116  ; Rise       ; spi_sck                                                     ;
; spi_ce[*]        ; spi_sck    ; 2.580  ; 2.735  ; Fall       ; spi_sck                                                     ;
;  spi_ce[0]       ; spi_sck    ; 2.580  ; 2.735  ; Fall       ; spi_sck                                                     ;
;  spi_ce[1]       ; spi_sck    ; 2.495  ; 2.650  ; Fall       ; spi_sck                                                     ;
+------------------+------------+--------+--------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                 ;
+------------------+------------+--------+--------+------------+-------------------------------------------------------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                             ;
+------------------+------------+--------+--------+------------+-------------------------------------------------------------+
; KEY_DASH         ; clk_10mhz  ; -2.630 ; -3.493 ; Rise       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ;
; KEY_DOT          ; clk_10mhz  ; -2.543 ; -3.397 ; Rise       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ;
; ad9866_adio[*]   ; ad9866_clk ; -0.387 ; -0.607 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[0]  ; ad9866_clk ; -0.784 ; -1.323 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[1]  ; ad9866_clk ; -0.582 ; -0.980 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[2]  ; ad9866_clk ; -0.546 ; -0.849 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[3]  ; ad9866_clk ; -0.695 ; -1.376 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[4]  ; ad9866_clk ; -0.744 ; -1.472 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[5]  ; ad9866_clk ; -0.786 ; -1.228 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[6]  ; ad9866_clk ; -0.704 ; -1.178 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[7]  ; ad9866_clk ; -0.674 ; -1.280 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[8]  ; ad9866_clk ; -0.535 ; -0.899 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[9]  ; ad9866_clk ; -0.423 ; -0.773 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[10] ; ad9866_clk ; -0.387 ; -0.607 ; Rise       ; ad9866_clk                                                  ;
;  ad9866_adio[11] ; ad9866_clk ; -0.400 ; -0.867 ; Rise       ; ad9866_clk                                                  ;
; spi_ce[*]        ; spi_sck    ; -0.206 ; -0.345 ; Rise       ; spi_sck                                                     ;
;  spi_ce[0]       ; spi_sck    ; -0.206 ; -0.345 ; Rise       ; spi_sck                                                     ;
;  spi_ce[1]       ; spi_sck    ; -0.213 ; -0.457 ; Rise       ; spi_sck                                                     ;
; spi_mosi         ; spi_sck    ; -1.499 ; -2.364 ; Rise       ; spi_sck                                                     ;
; spi_ce[*]        ; spi_sck    ; -0.020 ; -0.841 ; Fall       ; spi_sck                                                     ;
;  spi_ce[0]       ; spi_sck    ; -0.050 ; -0.870 ; Fall       ; spi_sck                                                     ;
;  spi_ce[1]       ; spi_sck    ; -0.020 ; -0.841 ; Fall       ; spi_sck                                                     ;
+------------------+------------+--------+--------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                      ;
+------------------+------------+--------+--------+------------+-------------------------------------------------------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                             ;
+------------------+------------+--------+--------+------------+-------------------------------------------------------------+
; cw_ptt           ; clk_10mhz  ; 8.743  ; 8.500  ; Rise       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ;
; cw_ptt           ; clk_10mhz  ; 8.041  ; 7.632  ; Fall       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ;
; ad9866_rxclk     ; ad9866_clk ; 4.663  ; 4.688  ; Rise       ; ad9866_clk                                                  ;
; ad9866_txclk     ; ad9866_clk ; 4.663  ; 4.688  ; Rise       ; ad9866_clk                                                  ;
; rx1_FIFOEmpty    ; ad9866_clk ; 10.656 ; 10.537 ; Rise       ; ad9866_clk                                                  ;
; rx2_FIFOEmpty    ; ad9866_clk ; 11.163 ; 10.970 ; Rise       ; ad9866_clk                                                  ;
; txFIFOFull       ; ad9866_clk ; 10.716 ; 10.931 ; Rise       ; ad9866_clk                                                  ;
; ad9866_adio[*]   ; ad9866_clk ; 10.359 ; 10.548 ; Fall       ; ad9866_clk                                                  ;
;  ad9866_adio[0]  ; ad9866_clk ; 7.771  ; 7.756  ; Fall       ; ad9866_clk                                                  ;
;  ad9866_adio[1]  ; ad9866_clk ; 9.149  ; 9.113  ; Fall       ; ad9866_clk                                                  ;
;  ad9866_adio[2]  ; ad9866_clk ; 7.800  ; 7.785  ; Fall       ; ad9866_clk                                                  ;
;  ad9866_adio[3]  ; ad9866_clk ; 7.795  ; 7.784  ; Fall       ; ad9866_clk                                                  ;
;  ad9866_adio[4]  ; ad9866_clk ; 7.860  ; 7.863  ; Fall       ; ad9866_clk                                                  ;
;  ad9866_adio[5]  ; ad9866_clk ; 7.874  ; 7.863  ; Fall       ; ad9866_clk                                                  ;
;  ad9866_adio[6]  ; ad9866_clk ; 8.846  ; 8.759  ; Fall       ; ad9866_clk                                                  ;
;  ad9866_adio[7]  ; ad9866_clk ; 8.943  ; 8.827  ; Fall       ; ad9866_clk                                                  ;
;  ad9866_adio[8]  ; ad9866_clk ; 9.030  ; 8.938  ; Fall       ; ad9866_clk                                                  ;
;  ad9866_adio[9]  ; ad9866_clk ; 8.843  ; 8.764  ; Fall       ; ad9866_clk                                                  ;
;  ad9866_adio[10] ; ad9866_clk ; 10.359 ; 10.548 ; Fall       ; ad9866_clk                                                  ;
;  ad9866_adio[11] ; ad9866_clk ; 8.557  ; 8.488  ; Fall       ; ad9866_clk                                                  ;
; ad9866_rxclk     ; ad9866_clk ; 4.663  ; 4.688  ; Fall       ; ad9866_clk                                                  ;
; ad9866_txclk     ; ad9866_clk ; 4.663  ; 4.688  ; Fall       ; ad9866_clk                                                  ;
; spi_miso         ; spi_sck    ; 13.449 ; 13.427 ; Fall       ; spi_sck                                                     ;
+------------------+------------+--------+--------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                            ;
+------------------+------------+-------+-------+------------+-------------------------------------------------------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                             ;
+------------------+------------+-------+-------+------------+-------------------------------------------------------------+
; cw_ptt           ; clk_10mhz  ; 3.467 ; 3.857 ; Rise       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ;
; cw_ptt           ; clk_10mhz  ; 3.161 ; 3.485 ; Fall       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ;
; ad9866_rxclk     ; ad9866_clk ; 2.210 ; 2.869 ; Rise       ; ad9866_clk                                                  ;
; ad9866_txclk     ; ad9866_clk ; 2.210 ; 2.869 ; Rise       ; ad9866_clk                                                  ;
; rx1_FIFOEmpty    ; ad9866_clk ; 4.032 ; 4.152 ; Rise       ; ad9866_clk                                                  ;
; rx2_FIFOEmpty    ; ad9866_clk ; 4.242 ; 4.397 ; Rise       ; ad9866_clk                                                  ;
; txFIFOFull       ; ad9866_clk ; 4.184 ; 4.058 ; Rise       ; ad9866_clk                                                  ;
; ad9866_adio[*]   ; ad9866_clk ; 4.206 ; 4.316 ; Fall       ; ad9866_clk                                                  ;
;  ad9866_adio[0]  ; ad9866_clk ; 4.206 ; 4.316 ; Fall       ; ad9866_clk                                                  ;
;  ad9866_adio[1]  ; ad9866_clk ; 4.831 ; 5.033 ; Fall       ; ad9866_clk                                                  ;
;  ad9866_adio[2]  ; ad9866_clk ; 4.223 ; 4.333 ; Fall       ; ad9866_clk                                                  ;
;  ad9866_adio[3]  ; ad9866_clk ; 4.223 ; 4.333 ; Fall       ; ad9866_clk                                                  ;
;  ad9866_adio[4]  ; ad9866_clk ; 4.238 ; 4.352 ; Fall       ; ad9866_clk                                                  ;
;  ad9866_adio[5]  ; ad9866_clk ; 4.242 ; 4.352 ; Fall       ; ad9866_clk                                                  ;
;  ad9866_adio[6]  ; ad9866_clk ; 4.668 ; 4.766 ; Fall       ; ad9866_clk                                                  ;
;  ad9866_adio[7]  ; ad9866_clk ; 4.689 ; 4.858 ; Fall       ; ad9866_clk                                                  ;
;  ad9866_adio[8]  ; ad9866_clk ; 4.756 ; 4.925 ; Fall       ; ad9866_clk                                                  ;
;  ad9866_adio[9]  ; ad9866_clk ; 4.706 ; 4.799 ; Fall       ; ad9866_clk                                                  ;
;  ad9866_adio[10] ; ad9866_clk ; 5.918 ; 6.253 ; Fall       ; ad9866_clk                                                  ;
;  ad9866_adio[11] ; ad9866_clk ; 4.545 ; 4.687 ; Fall       ; ad9866_clk                                                  ;
; ad9866_rxclk     ; ad9866_clk ; 2.210 ; 2.869 ; Fall       ; ad9866_clk                                                  ;
; ad9866_txclk     ; ad9866_clk ; 2.210 ; 2.869 ; Fall       ; ad9866_clk                                                  ;
; spi_miso         ; spi_sck    ; 6.377 ; 6.825 ; Fall       ; spi_sck                                                     ;
+------------------+------------+-------+-------+------------+-------------------------------------------------------------+


+------------------------------------------------------------------+
; Propagation Delay                                                ;
+------------+-----------------+--------+--------+--------+--------+
; Input Port ; Output Port     ; RR     ; RF     ; FR     ; FF     ;
+------------+-----------------+--------+--------+--------+--------+
; KEY_DASH   ; key_dash_rpi    ; 8.250  ;        ;        ; 8.625  ;
; KEY_DOT    ; key_dot_rpi     ; 8.476  ;        ;        ; 8.717  ;
; ptt_in     ; DEBUG_LED4      ; 13.296 ; 12.845 ; 13.549 ; 13.141 ;
; ptt_in     ; ad9866_adio[0]  ; 10.090 ; 9.706  ; 10.307 ; 9.923  ;
; ptt_in     ; ad9866_adio[1]  ; 10.083 ; 9.699  ; 10.285 ; 9.901  ;
; ptt_in     ; ad9866_adio[2]  ; 9.681  ; 9.297  ; 9.917  ; 9.533  ;
; ptt_in     ; ad9866_adio[3]  ; 9.681  ; 9.297  ; 9.917  ; 9.533  ;
; ptt_in     ; ad9866_adio[4]  ; 9.281  ; 8.897  ; 9.533  ; 9.149  ;
; ptt_in     ; ad9866_adio[5]  ; 9.281  ; 8.897  ; 9.533  ; 9.149  ;
; ptt_in     ; ad9866_adio[6]  ; 9.274  ; 8.890  ; 9.513  ; 9.129  ;
; ptt_in     ; ad9866_adio[7]  ; 9.274  ; 8.890  ; 9.513  ; 9.129  ;
; ptt_in     ; ad9866_adio[8]  ; 8.858  ; 8.474  ; 9.170  ; 8.786  ;
; ptt_in     ; ad9866_adio[9]  ; 8.858  ; 8.474  ; 9.170  ; 8.786  ;
; ptt_in     ; ad9866_adio[10] ; 8.860  ; 8.476  ; 9.158  ; 8.774  ;
; ptt_in     ; ad9866_adio[11] ; 8.845  ; 8.461  ; 9.135  ; 8.751  ;
; ptt_in     ; ad9866_rxen     ;        ; 12.930 ; 13.288 ;        ;
; ptt_in     ; ad9866_txen     ; 10.346 ;        ;        ; 10.500 ;
; ptt_in     ; ptt_out         ; 7.869  ;        ;        ; 8.009  ;
+------------+-----------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-----------------+-------+-------+-------+-------+
; Input Port ; Output Port     ; RR    ; RF    ; FR    ; FF    ;
+------------+-----------------+-------+-------+-------+-------+
; KEY_DASH   ; key_dash_rpi    ; 3.907 ;       ;       ; 4.798 ;
; KEY_DOT    ; key_dot_rpi     ; 3.942 ;       ;       ; 4.813 ;
; ptt_in     ; DEBUG_LED4      ; 5.854 ; 5.928 ; 6.817 ; 6.911 ;
; ptt_in     ; ad9866_adio[0]  ; 5.681 ; 5.320 ; 6.619 ; 6.258 ;
; ptt_in     ; ad9866_adio[1]  ; 5.663 ; 5.302 ; 6.600 ; 6.239 ;
; ptt_in     ; ad9866_adio[2]  ; 5.494 ; 5.133 ; 6.415 ; 6.054 ;
; ptt_in     ; ad9866_adio[3]  ; 5.494 ; 5.133 ; 6.415 ; 6.054 ;
; ptt_in     ; ad9866_adio[4]  ; 5.325 ; 4.964 ; 6.214 ; 5.853 ;
; ptt_in     ; ad9866_adio[5]  ; 5.325 ; 4.964 ; 6.214 ; 5.853 ;
; ptt_in     ; ad9866_adio[6]  ; 5.321 ; 4.960 ; 6.196 ; 5.835 ;
; ptt_in     ; ad9866_adio[7]  ; 5.321 ; 4.960 ; 6.196 ; 5.835 ;
; ptt_in     ; ad9866_adio[8]  ; 5.169 ; 4.808 ; 6.035 ; 5.674 ;
; ptt_in     ; ad9866_adio[9]  ; 5.169 ; 4.808 ; 6.035 ; 5.674 ;
; ptt_in     ; ad9866_adio[10] ; 5.162 ; 4.801 ; 6.026 ; 5.665 ;
; ptt_in     ; ad9866_adio[11] ; 5.163 ; 4.802 ; 6.012 ; 5.651 ;
; ptt_in     ; ad9866_rxen     ;       ; 6.435 ; 7.689 ;       ;
; ptt_in     ; ad9866_txen     ; 4.743 ;       ;       ; 5.772 ;
; ptt_in     ; ptt_out         ; 3.645 ;       ;       ; 4.435 ;
+------------+-----------------+-------+-------+-------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin             ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; ad9866_rxen     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_rxclk    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_txen     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_txclk    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_sclk     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_sdio     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_sen_n    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_rst_n    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_mode     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_pga[0]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_pga[1]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_pga[2]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_pga[3]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_pga[4]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_pga[5]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spi_miso        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DEBUG_LED1      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DEBUG_LED2      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DEBUG_LED3      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DEBUG_LED4      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rx1_FIFOEmpty   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rx2_FIFOEmpty   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; txFIFOFull      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ptt_out         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; filter[0]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; filter[1]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; filter[2]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; filter[3]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; filter[4]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; filter[5]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; filter[6]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; key_dot_rpi     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; key_dash_rpi    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cw_ptt          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[0]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[1]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[2]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[3]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[4]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[5]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[6]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[7]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[8]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[9]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[10] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[11] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+--------------------------------------------------------------------+
; Input Transition Times                                             ;
+-----------------+--------------+-----------------+-----------------+
; Pin             ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-----------------+--------------+-----------------+-----------------+
; ad9866_adio[0]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[1]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[2]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[3]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[4]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[5]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[6]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[7]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[8]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[9]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[10] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[11] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ptt_in          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_clk      ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; KEY_DOT         ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; KEY_DASH        ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; clk_10mhz       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; spi_ce[1]       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; spi_ce[0]       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; spi_sck         ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; spi_mosi        ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_sdo      ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DCLK~   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
+-----------------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ad9866_rxen     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.00186 V          ; 0.07 V                               ; 0.172 V                              ; 7.27e-09 s                  ; 7.07e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.00186 V         ; 0.07 V                              ; 0.172 V                             ; 7.27e-09 s                 ; 7.07e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_rxclk    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0157 V           ; 0.064 V                              ; 0.115 V                              ; 8.91e-10 s                  ; 8.66e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0157 V          ; 0.064 V                             ; 0.115 V                             ; 8.91e-10 s                 ; 8.66e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_txen     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0139 V           ; 0.082 V                              ; 0.137 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0139 V          ; 0.082 V                             ; 0.137 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_txclk    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0157 V           ; 0.064 V                              ; 0.115 V                              ; 8.91e-10 s                  ; 8.66e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0157 V          ; 0.064 V                             ; 0.115 V                             ; 8.91e-10 s                 ; 8.66e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_sclk     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_sdio     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_sen_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.00186 V          ; 0.07 V                               ; 0.172 V                              ; 7.27e-09 s                  ; 7.07e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.00186 V         ; 0.07 V                              ; 0.172 V                             ; 7.27e-09 s                 ; 7.07e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_rst_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_mode     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_pga[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_pga[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_pga[2]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_pga[3]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.08 V              ; -0.00185 V          ; 0.026 V                              ; 0.198 V                              ; 7.29e-09 s                  ; 7.15e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.08 V             ; -0.00185 V         ; 0.026 V                             ; 0.198 V                             ; 7.29e-09 s                 ; 7.15e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_pga[4]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_pga[5]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; spi_miso        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.08 V              ; -0.00185 V          ; 0.026 V                              ; 0.198 V                              ; 7.29e-09 s                  ; 7.15e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.08 V             ; -0.00185 V         ; 0.026 V                             ; 0.198 V                             ; 7.29e-09 s                 ; 7.15e-09 s                 ; Yes                       ; Yes                       ;
; DEBUG_LED1      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-07 V                   ; 3.11 V              ; -0.0488 V           ; 0.191 V                              ; 0.217 V                              ; 1.08e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 5.01e-07 V                  ; 3.11 V             ; -0.0488 V          ; 0.191 V                             ; 0.217 V                             ; 1.08e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; DEBUG_LED2      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-07 V                   ; 3.11 V              ; -0.0488 V           ; 0.191 V                              ; 0.217 V                              ; 1.08e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 5.01e-07 V                  ; 3.11 V             ; -0.0488 V          ; 0.191 V                             ; 0.217 V                             ; 1.08e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; DEBUG_LED3      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-07 V                   ; 3.11 V              ; -0.0671 V           ; 0.235 V                              ; 0.176 V                              ; 6.85e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.01e-07 V                  ; 3.11 V             ; -0.0671 V          ; 0.235 V                             ; 0.176 V                             ; 6.85e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DEBUG_LED4      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-07 V                   ; 3.11 V              ; -0.0488 V           ; 0.191 V                              ; 0.217 V                              ; 1.08e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 5.01e-07 V                  ; 3.11 V             ; -0.0488 V          ; 0.191 V                             ; 0.217 V                             ; 1.08e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; rx1_FIFOEmpty   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0157 V           ; 0.064 V                              ; 0.115 V                              ; 8.91e-10 s                  ; 8.66e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0157 V          ; 0.064 V                             ; 0.115 V                             ; 8.91e-10 s                 ; 8.66e-10 s                 ; Yes                       ; Yes                       ;
; rx2_FIFOEmpty   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0157 V           ; 0.064 V                              ; 0.115 V                              ; 8.91e-10 s                  ; 8.66e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0157 V          ; 0.064 V                             ; 0.115 V                             ; 8.91e-10 s                 ; 8.66e-10 s                 ; Yes                       ; Yes                       ;
; txFIFOFull      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0157 V           ; 0.064 V                              ; 0.115 V                              ; 8.91e-10 s                  ; 8.66e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0157 V          ; 0.064 V                             ; 0.115 V                             ; 8.91e-10 s                 ; 8.66e-10 s                 ; Yes                       ; Yes                       ;
; ptt_out         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; filter[0]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; filter[1]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; filter[2]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; filter[3]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.08 V              ; -0.00185 V          ; 0.026 V                              ; 0.198 V                              ; 7.29e-09 s                  ; 7.15e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.08 V             ; -0.00185 V         ; 0.026 V                             ; 0.198 V                             ; 7.29e-09 s                 ; 7.15e-09 s                 ; Yes                       ; Yes                       ;
; filter[4]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; filter[5]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; filter[6]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; key_dot_rpi     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; key_dash_rpi    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; cw_ptt          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0139 V           ; 0.082 V                              ; 0.137 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0139 V          ; 0.082 V                             ; 0.137 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0139 V           ; 0.082 V                              ; 0.137 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0139 V          ; 0.082 V                             ; 0.137 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0139 V           ; 0.082 V                              ; 0.137 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0139 V          ; 0.082 V                             ; 0.137 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0139 V           ; 0.082 V                              ; 0.137 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0139 V          ; 0.082 V                             ; 0.137 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0139 V           ; 0.082 V                              ; 0.137 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0139 V          ; 0.082 V                             ; 0.137 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0139 V           ; 0.082 V                              ; 0.137 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0139 V          ; 0.082 V                             ; 0.137 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0157 V           ; 0.064 V                              ; 0.115 V                              ; 8.91e-10 s                  ; 8.66e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0157 V          ; 0.064 V                             ; 0.115 V                             ; 8.91e-10 s                 ; 8.66e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0139 V           ; 0.082 V                              ; 0.137 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0139 V          ; 0.082 V                             ; 0.137 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0139 V           ; 0.082 V                              ; 0.137 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0139 V          ; 0.082 V                             ; 0.137 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0157 V           ; 0.064 V                              ; 0.115 V                              ; 8.91e-10 s                  ; 8.66e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0157 V          ; 0.064 V                             ; 0.115 V                             ; 8.91e-10 s                 ; 8.66e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.00186 V          ; 0.07 V                               ; 0.172 V                              ; 7.27e-09 s                  ; 7.07e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.00186 V         ; 0.07 V                              ; 0.172 V                             ; 7.27e-09 s                 ; 7.07e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0139 V           ; 0.082 V                              ; 0.137 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0139 V          ; 0.082 V                             ; 0.137 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ad9866_rxen     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.47 V              ; -0.0089 V           ; 0.316 V                              ; 0.302 V                              ; 4.78e-09 s                  ; 4.88e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.47 V             ; -0.0089 V          ; 0.316 V                             ; 0.302 V                             ; 4.78e-09 s                 ; 4.88e-09 s                 ; No                        ; No                        ;
; ad9866_rxclk    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.54 V              ; -0.0659 V           ; 0.392 V                              ; 0.179 V                              ; 5.03e-10 s                  ; 6.23e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.54 V             ; -0.0659 V          ; 0.392 V                             ; 0.179 V                             ; 5.03e-10 s                 ; 6.23e-10 s                 ; No                        ; No                        ;
; ad9866_txen     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.52 V              ; -0.0536 V           ; 0.251 V                              ; 0.255 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.52 V             ; -0.0536 V          ; 0.251 V                             ; 0.255 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_txclk    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.54 V              ; -0.0659 V           ; 0.392 V                              ; 0.179 V                              ; 5.03e-10 s                  ; 6.23e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.54 V             ; -0.0659 V          ; 0.392 V                             ; 0.179 V                             ; 5.03e-10 s                 ; 6.23e-10 s                 ; No                        ; No                        ;
; ad9866_sclk     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; ad9866_sdio     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; ad9866_sen_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.47 V              ; -0.0089 V           ; 0.316 V                              ; 0.302 V                              ; 4.78e-09 s                  ; 4.88e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.47 V             ; -0.0089 V          ; 0.316 V                             ; 0.302 V                             ; 4.78e-09 s                 ; 4.88e-09 s                 ; No                        ; No                        ;
; ad9866_rst_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; ad9866_mode     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; ad9866_pga[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; ad9866_pga[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; ad9866_pga[2]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; ad9866_pga[3]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.47 V              ; -0.00833 V          ; 0.321 V                              ; 0.308 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.47 V             ; -0.00833 V         ; 0.321 V                             ; 0.308 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; ad9866_pga[4]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; ad9866_pga[5]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; spi_miso        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.47 V              ; -0.00833 V          ; 0.321 V                              ; 0.308 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.47 V             ; -0.00833 V         ; 0.321 V                             ; 0.308 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; DEBUG_LED1      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-07 V                   ; 3.57 V              ; -0.0876 V           ; 0.318 V                              ; 0.176 V                              ; 6.78e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.24e-07 V                  ; 3.57 V             ; -0.0876 V          ; 0.318 V                             ; 0.176 V                             ; 6.78e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DEBUG_LED2      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-07 V                   ; 3.57 V              ; -0.0876 V           ; 0.318 V                              ; 0.176 V                              ; 6.78e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.24e-07 V                  ; 3.57 V             ; -0.0876 V          ; 0.318 V                             ; 0.176 V                             ; 6.78e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DEBUG_LED3      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-07 V                   ; 3.6 V               ; -0.129 V            ; 0.303 V                              ; 0.209 V                              ; 4.54e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.24e-07 V                  ; 3.6 V              ; -0.129 V           ; 0.303 V                             ; 0.209 V                             ; 4.54e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DEBUG_LED4      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-07 V                   ; 3.57 V              ; -0.0876 V           ; 0.318 V                              ; 0.176 V                              ; 6.78e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.24e-07 V                  ; 3.57 V             ; -0.0876 V          ; 0.318 V                             ; 0.176 V                             ; 6.78e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; rx1_FIFOEmpty   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.54 V              ; -0.0659 V           ; 0.392 V                              ; 0.179 V                              ; 5.03e-10 s                  ; 6.23e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.54 V             ; -0.0659 V          ; 0.392 V                             ; 0.179 V                             ; 5.03e-10 s                 ; 6.23e-10 s                 ; No                        ; No                        ;
; rx2_FIFOEmpty   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.54 V              ; -0.0659 V           ; 0.392 V                              ; 0.179 V                              ; 5.03e-10 s                  ; 6.23e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.54 V             ; -0.0659 V          ; 0.392 V                             ; 0.179 V                             ; 5.03e-10 s                 ; 6.23e-10 s                 ; No                        ; No                        ;
; txFIFOFull      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.54 V              ; -0.0659 V           ; 0.392 V                              ; 0.179 V                              ; 5.03e-10 s                  ; 6.23e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.54 V             ; -0.0659 V          ; 0.392 V                             ; 0.179 V                             ; 5.03e-10 s                 ; 6.23e-10 s                 ; No                        ; No                        ;
; ptt_out         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; filter[0]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; filter[1]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; filter[2]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; filter[3]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.47 V              ; -0.00833 V          ; 0.321 V                              ; 0.308 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.47 V             ; -0.00833 V         ; 0.321 V                             ; 0.308 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; filter[4]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; filter[5]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; filter[6]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; key_dot_rpi     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; key_dash_rpi    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; cw_ptt          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; ad9866_adio[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.52 V              ; -0.0536 V           ; 0.251 V                              ; 0.255 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.52 V             ; -0.0536 V          ; 0.251 V                             ; 0.255 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_adio[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.52 V              ; -0.0536 V           ; 0.251 V                              ; 0.255 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.52 V             ; -0.0536 V          ; 0.251 V                             ; 0.255 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_adio[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.52 V              ; -0.0536 V           ; 0.251 V                              ; 0.255 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.52 V             ; -0.0536 V          ; 0.251 V                             ; 0.255 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_adio[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.52 V              ; -0.0536 V           ; 0.251 V                              ; 0.255 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.52 V             ; -0.0536 V          ; 0.251 V                             ; 0.255 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_adio[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.52 V              ; -0.0536 V           ; 0.251 V                              ; 0.255 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.52 V             ; -0.0536 V          ; 0.251 V                             ; 0.255 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_adio[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.52 V              ; -0.0536 V           ; 0.251 V                              ; 0.255 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.52 V             ; -0.0536 V          ; 0.251 V                             ; 0.255 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_adio[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.54 V              ; -0.0659 V           ; 0.392 V                              ; 0.179 V                              ; 5.03e-10 s                  ; 6.23e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.54 V             ; -0.0659 V          ; 0.392 V                             ; 0.179 V                             ; 5.03e-10 s                 ; 6.23e-10 s                 ; No                        ; No                        ;
; ad9866_adio[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.52 V              ; -0.0536 V           ; 0.251 V                              ; 0.255 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.52 V             ; -0.0536 V          ; 0.251 V                             ; 0.255 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_adio[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.52 V              ; -0.0536 V           ; 0.251 V                              ; 0.255 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.52 V             ; -0.0536 V          ; 0.251 V                             ; 0.255 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_adio[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.54 V              ; -0.0659 V           ; 0.392 V                              ; 0.179 V                              ; 5.03e-10 s                  ; 6.23e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.54 V             ; -0.0659 V          ; 0.392 V                             ; 0.179 V                             ; 5.03e-10 s                 ; 6.23e-10 s                 ; No                        ; No                        ;
; ad9866_adio[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.47 V              ; -0.0089 V           ; 0.316 V                              ; 0.302 V                              ; 4.78e-09 s                  ; 4.88e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.47 V             ; -0.0089 V          ; 0.316 V                             ; 0.302 V                             ; 4.78e-09 s                 ; 4.88e-09 s                 ; No                        ; No                        ;
; ad9866_adio[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.52 V              ; -0.0536 V           ; 0.251 V                              ; 0.255 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.52 V             ; -0.0536 V          ; 0.251 V                             ; 0.255 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                 ;
+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+------------+
; From Clock                                                  ; To Clock                                                    ; RR Paths     ; FR Paths   ; RF Paths   ; FF Paths   ;
+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+------------+
; ad9866_clk                                                  ; ad9866_clk                                                  ; 409894       ; 2          ; 12         ; 0          ;
; clk_10mhz                                                   ; ad9866_clk                                                  ; false path   ; 0          ; 0          ; 0          ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866_clk                                                  ; 11840        ; 6602       ; 0          ; 0          ;
; spi_ce0                                                     ; ad9866_clk                                                  ; false path   ; false path ; 0          ; 0          ;
; spi_ce1                                                     ; ad9866_clk                                                  ; false path   ; false path ; 0          ; 0          ;
; spi_sck                                                     ; ad9866_clk                                                  ; 0            ; 2          ; 0          ; 0          ;
; spi_slave:spi_slave_rx2_inst|done                           ; ad9866_clk                                                  ; false path   ; 0          ; 0          ; 0          ;
; spi_slave:spi_slave_rx_inst|done                            ; ad9866_clk                                                  ; false path   ; 0          ; 0          ; 0          ;
; virt_ad9866_clk                                             ; ad9866_clk                                                  ; 31           ; 0          ; 0          ; 0          ;
; ad9866_clk                                                  ; clk_10mhz                                                   ; false path   ; 0          ; 0          ; 0          ;
; clk_10mhz                                                   ; clk_10mhz                                                   ; 1878         ; 0          ; 0          ; 0          ;
; spi_slave:spi_slave_rx_inst|done                            ; clk_10mhz                                                   ; false path   ; 0          ; 0          ; 0          ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1197         ; 0          ; 39         ; 552        ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 20           ; 0          ; 0          ; 0          ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 1218         ; 0          ; 0          ; 0          ;
; spi_slave:spi_slave_rx2_inst|done                           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; > 2147483647 ; 0          ; 0          ; 0          ;
; spi_ce0                                                     ; spi_ce0                                                     ; 0            ; 0          ; 0          ; 532        ;
; spi_sck                                                     ; spi_ce0                                                     ; 0            ; 0          ; 32         ; 0          ;
; spi_ce1                                                     ; spi_ce1                                                     ; 0            ; 0          ; 0          ; 308        ;
; ad9866_clk                                                  ; spi_sck                                                     ; 4            ; 0          ; 0          ; 0          ;
; spi_ce0                                                     ; spi_sck                                                     ; 90           ; 90         ; 48         ; 96         ;
; spi_ce1                                                     ; spi_sck                                                     ; 103          ; 103        ; 48         ; 96         ;
; spi_sck                                                     ; spi_sck                                                     ; 2867         ; 0          ; 672        ; 94         ;
; spi_ce1                                                     ; spi_slave:spi_slave_rx2_inst|done                           ; false path   ; false path ; false path ; false path ;
; spi_sck                                                     ; spi_slave:spi_slave_rx2_inst|done                           ; 178          ; 0          ; 0          ; 0          ;
; spi_ce0                                                     ; spi_slave:spi_slave_rx_inst|done                            ; false path   ; false path ; false path ; false path ;
; spi_sck                                                     ; spi_slave:spi_slave_rx_inst|done                            ; 79           ; 0          ; 0          ; 0          ;
; ad9866_clk                                                  ; virt_ad9866_rxclk                                           ; 0            ; 12         ; 0          ; 0          ;
+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+------------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                  ;
+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+------------+
; From Clock                                                  ; To Clock                                                    ; RR Paths     ; FR Paths   ; RF Paths   ; FF Paths   ;
+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+------------+
; ad9866_clk                                                  ; ad9866_clk                                                  ; 409894       ; 2          ; 12         ; 0          ;
; clk_10mhz                                                   ; ad9866_clk                                                  ; false path   ; 0          ; 0          ; 0          ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866_clk                                                  ; 11840        ; 6602       ; 0          ; 0          ;
; spi_ce0                                                     ; ad9866_clk                                                  ; false path   ; false path ; 0          ; 0          ;
; spi_ce1                                                     ; ad9866_clk                                                  ; false path   ; false path ; 0          ; 0          ;
; spi_sck                                                     ; ad9866_clk                                                  ; 0            ; 2          ; 0          ; 0          ;
; spi_slave:spi_slave_rx2_inst|done                           ; ad9866_clk                                                  ; false path   ; 0          ; 0          ; 0          ;
; spi_slave:spi_slave_rx_inst|done                            ; ad9866_clk                                                  ; false path   ; 0          ; 0          ; 0          ;
; virt_ad9866_clk                                             ; ad9866_clk                                                  ; 31           ; 0          ; 0          ; 0          ;
; ad9866_clk                                                  ; clk_10mhz                                                   ; false path   ; 0          ; 0          ; 0          ;
; clk_10mhz                                                   ; clk_10mhz                                                   ; 1878         ; 0          ; 0          ; 0          ;
; spi_slave:spi_slave_rx_inst|done                            ; clk_10mhz                                                   ; false path   ; 0          ; 0          ; 0          ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1197         ; 0          ; 39         ; 552        ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 20           ; 0          ; 0          ; 0          ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 1218         ; 0          ; 0          ; 0          ;
; spi_slave:spi_slave_rx2_inst|done                           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; > 2147483647 ; 0          ; 0          ; 0          ;
; spi_ce0                                                     ; spi_ce0                                                     ; 0            ; 0          ; 0          ; 532        ;
; spi_sck                                                     ; spi_ce0                                                     ; 0            ; 0          ; 32         ; 0          ;
; spi_ce1                                                     ; spi_ce1                                                     ; 0            ; 0          ; 0          ; 308        ;
; ad9866_clk                                                  ; spi_sck                                                     ; 4            ; 0          ; 0          ; 0          ;
; spi_ce0                                                     ; spi_sck                                                     ; 90           ; 90         ; 48         ; 96         ;
; spi_ce1                                                     ; spi_sck                                                     ; 103          ; 103        ; 48         ; 96         ;
; spi_sck                                                     ; spi_sck                                                     ; 2867         ; 0          ; 672        ; 94         ;
; spi_ce1                                                     ; spi_slave:spi_slave_rx2_inst|done                           ; false path   ; false path ; false path ; false path ;
; spi_sck                                                     ; spi_slave:spi_slave_rx2_inst|done                           ; 178          ; 0          ; 0          ; 0          ;
; spi_ce0                                                     ; spi_slave:spi_slave_rx_inst|done                            ; false path   ; false path ; false path ; false path ;
; spi_sck                                                     ; spi_slave:spi_slave_rx_inst|done                            ; 79           ; 0          ; 0          ; 0          ;
; ad9866_clk                                                  ; virt_ad9866_rxclk                                           ; 0            ; 12         ; 0          ; 0          ;
+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+------------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                             ;
+------------+-----------------------------------+------------+----------+------------+----------+
; From Clock ; To Clock                          ; RR Paths   ; FR Paths ; RF Paths   ; FF Paths ;
+------------+-----------------------------------+------------+----------+------------+----------+
; clk_10mhz  ; ad9866_clk                        ; false path ; 0        ; 0          ; 0        ;
; clk_10mhz  ; clk_10mhz                         ; 29         ; 0        ; 0          ; 0        ;
; clk_10mhz  ; spi_ce0                           ; 0          ; 0        ; false path ; 0        ;
; clk_10mhz  ; spi_ce1                           ; 0          ; 0        ; false path ; 0        ;
; clk_10mhz  ; spi_sck                           ; 193        ; 0        ; 96         ; 0        ;
; clk_10mhz  ; spi_slave:spi_slave_rx2_inst|done ; false path ; 0        ; false path ; 0        ;
; clk_10mhz  ; spi_slave:spi_slave_rx_inst|done  ; false path ; 0        ; false path ; 0        ;
+------------+-----------------------------------+------------+----------+------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                              ;
+------------+-----------------------------------+------------+----------+------------+----------+
; From Clock ; To Clock                          ; RR Paths   ; FR Paths ; RF Paths   ; FF Paths ;
+------------+-----------------------------------+------------+----------+------------+----------+
; clk_10mhz  ; ad9866_clk                        ; false path ; 0        ; 0          ; 0        ;
; clk_10mhz  ; clk_10mhz                         ; 29         ; 0        ; 0          ; 0        ;
; clk_10mhz  ; spi_ce0                           ; 0          ; 0        ; false path ; 0        ;
; clk_10mhz  ; spi_ce1                           ; 0          ; 0        ; false path ; 0        ;
; clk_10mhz  ; spi_sck                           ; 193        ; 0        ; 96         ; 0        ;
; clk_10mhz  ; spi_slave:spi_slave_rx2_inst|done ; false path ; 0        ; false path ; 0        ;
; clk_10mhz  ; spi_slave:spi_slave_rx_inst|done  ; false path ; 0        ; false path ; 0        ;
+------------+-----------------------------------+------------+----------+------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 14    ; 14   ;
; Unconstrained Output Ports      ; 3     ; 3    ;
; Unconstrained Output Port Paths ; 4     ; 4    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Sat May 12 18:51:37 2018
Info: Command: quartus_sta RadioBerry -c radioberry
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_0tj1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_2f9:dffpipe14|dffe15a* 
    Info (332165): Entity dcfifo_jek1
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_re9:dffpipe10|dffe11a* 
Info (332104): Reading SDC File: 'radioberry.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 625 -multiply_by 12 -duty_cycle 50.00 -name {PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]} {PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 1000 -multiply_by 3 -duty_cycle 50.00 -name {PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]} {PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at radioberry.sdc(69): rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[*] could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_max_delay at radioberry.sdc(69): Argument <from> is not an object ID
    Info (332050): set_max_delay -from rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[*]    -to spi_slave:spi_slave_rx_inst|treg[*] 4
Warning (332174): Ignored filter at radioberry.sdc(70): rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[*] could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_max_delay at radioberry.sdc(70): Argument <from> is not an object ID
    Info (332050): set_max_delay -from rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_voj1:auto_generated|altsyncram_vi31:fifo_ram|q_b[*]    -to spi_slave:spi_slave_rx2_inst|treg[*] 4
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Warning (332009): The launch and latch times for the relationship between source clock: spi_slave:spi_slave_rx2_inst|done and destination clock: PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Warning (332009): The launch and latch times for the relationship between source clock: spi_slave:spi_slave_rx2_inst|done and destination clock: PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -109.568
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):  -109.568           -2631.844 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -0.488              -1.770 spi_sck 
    Info (332119):     0.043               0.000 spi_ce0 
    Info (332119):     0.519               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):     0.521               0.000 ad9866_clk 
    Info (332119):     1.029               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):    24.432               0.000 virt_ad9866_rxclk 
    Info (332119):    93.983               0.000 clk_10mhz 
    Info (332119):  1036.397               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):  2496.381               0.000 spi_ce1 
Info (332146): Worst-case hold slack is 0.209
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.209               0.000 ad9866_clk 
    Info (332119):     0.429               0.000 spi_sck 
    Info (332119):     0.437               0.000 spi_ce0 
    Info (332119):     0.454               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.454               0.000 clk_10mhz 
    Info (332119):     0.455               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.455               0.000 spi_ce1 
    Info (332119):     0.515               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):     0.614               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):    14.824               0.000 virt_ad9866_rxclk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.123
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.123              -4.246 ad9866_clk 
    Info (332119):    -2.123              -2.123 ad9866_rxclk 
    Info (332119):    -2.123              -2.123 ad9866_txclk 
    Info (332119):    31.633               0.000 spi_sck 
    Info (332119):    49.757               0.000 clk_10mhz 
    Info (332119):  1249.541               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):  1249.583               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):  1249.630               0.000 spi_ce1 
    Info (332119):  1249.663               0.000 spi_ce0 
    Info (332119):  2603.858               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 16666.334               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] 
Warning (332009): The launch and latch times for the relationship between source clock: spi_slave:spi_slave_rx2_inst|done and destination clock: PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Info (332114): Report Metastability: Found 36 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 36
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 14.263 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.7
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332009): The launch and latch times for the relationship between source clock: spi_slave:spi_slave_rx2_inst|done and destination clock: PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -99.960
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -99.960           -2402.023 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -0.333              -0.753 spi_sck 
    Info (332119):    -0.014              -0.014 spi_ce0 
    Info (332119):     0.560               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):     1.004               0.000 ad9866_clk 
    Info (332119):     1.032               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):    24.867               0.000 virt_ad9866_rxclk 
    Info (332119):    94.298               0.000 clk_10mhz 
    Info (332119):  1036.681               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):  2496.670               0.000 spi_ce1 
Info (332146): Worst-case hold slack is 0.198
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.198               0.000 ad9866_clk 
    Info (332119):     0.360               0.000 spi_sck 
    Info (332119):     0.402               0.000 clk_10mhz 
    Info (332119):     0.403               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.403               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.406               0.000 spi_ce1 
    Info (332119):     0.415               0.000 spi_ce0 
    Info (332119):     0.566               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):     0.628               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):    14.415               0.000 virt_ad9866_rxclk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.123
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.123              -4.246 ad9866_clk 
    Info (332119):    -2.123              -2.123 ad9866_rxclk 
    Info (332119):    -2.123              -2.123 ad9866_txclk 
    Info (332119):    31.528               0.000 spi_sck 
    Info (332119):    49.753               0.000 clk_10mhz 
    Info (332119):  1249.561               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):  1249.582               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):  1249.628               0.000 spi_ce1 
    Info (332119):  1249.659               0.000 spi_ce0 
    Info (332119):  2603.860               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 16666.306               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] 
Warning (332009): The launch and latch times for the relationship between source clock: spi_slave:spi_slave_rx2_inst|done and destination clock: PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Info (332114): Report Metastability: Found 36 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 36
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 14.843 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.7
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332009): The launch and latch times for the relationship between source clock: spi_slave:spi_slave_rx2_inst|done and destination clock: PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -47.062
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -47.062           -1133.204 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.711               0.000 spi_sck 
    Info (332119):     1.694               0.000 ad9866_clk 
    Info (332119):     1.782               0.000 spi_ce0 
    Info (332119):     2.588               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):     2.750               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):    28.631               0.000 virt_ad9866_rxclk 
    Info (332119):    97.452               0.000 clk_10mhz 
    Info (332119):  1039.366               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):  2498.389               0.000 spi_ce1 
Info (332146): Worst-case hold slack is -0.010
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.010              -0.080 spi_sck 
    Info (332119):     0.014               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):     0.043               0.000 ad9866_clk 
    Info (332119):     0.068               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):     0.159               0.000 spi_ce0 
    Info (332119):     0.175               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.185               0.000 spi_ce1 
    Info (332119):     0.186               0.000 clk_10mhz 
    Info (332119):     0.187               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    11.467               0.000 virt_ad9866_rxclk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 3.106
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.106               0.000 ad9866_clk 
    Info (332119):     3.106               0.000 ad9866_rxclk 
    Info (332119):     3.106               0.000 ad9866_txclk 
    Info (332119):    31.017               0.000 spi_sck 
    Info (332119):    49.243               0.000 clk_10mhz 
    Info (332119):  1249.049               0.000 spi_ce0 
    Info (332119):  1249.212               0.000 spi_ce1 
    Info (332119):  1249.739               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):  1249.759               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):  2603.917               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 16666.449               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] 
Warning (332009): The launch and latch times for the relationship between source clock: spi_slave:spi_slave_rx2_inst|done and destination clock: PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Info (332114): Report Metastability: Found 36 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 36
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 20.741 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.7
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 15 warnings
    Info: Peak virtual memory: 800 megabytes
    Info: Processing ended: Sat May 12 18:52:05 2018
    Info: Elapsed time: 00:00:28
    Info: Total CPU time (on all processors): 00:00:26


