

================================================================
== Vitis HLS Report for 'sha224Accel_Pipeline_VITIS_LOOP_35_4'
================================================================
* Date:           Tue Jul 22 20:45:28 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        sha224Accel
* Solution:       hls (Vivado IP Flow Target)
* Product family: aspartan7
* Target device:  xa7s6-cpga196-2I


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.894 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       66|       66|  0.660 us|  0.660 us|   65|   65|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_35_4  |       64|       64|         1|          1|          1|    64|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+------+------+-----+
|       Name      | BRAM_18K| DSP|  FF  |  LUT | URAM|
+-----------------+---------+----+------+------+-----+
|DSP              |        -|   -|     -|     -|    -|
|Expression       |        -|   -|     0|    49|    -|
|FIFO             |        -|   -|     -|     -|    -|
|Instance         |        -|   -|     0|    17|    -|
|Memory           |        -|   -|     -|     -|    -|
|Multiplexer      |        -|   -|     0|    54|    -|
|Register         |        -|   -|    19|     -|    -|
+-----------------+---------+----+------+------+-----+
|Total            |        0|   0|    19|   120|    0|
+-----------------+---------+----+------+------+-----+
|Available        |       10|  10|  7500|  3750|    0|
+-----------------+---------+----+------+------+-----+
|Utilization (%)  |        0|   0|    ~0|     3|    0|
+-----------------+---------+----+------+------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+------------------------------+---------+----+---+----+-----+
    |             Instance             |            Module            | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------------------+------------------------------+---------+----+---+----+-----+
    |bitselect_1ns_64ns_6ns_1_1_1_U42  |bitselect_1ns_64ns_6ns_1_1_1  |        0|   0|  0|  17|    0|
    +----------------------------------+------------------------------+---------+----+---+----+-----+
    |Total                             |                              |        0|   0|  0|  17|    0|
    +----------------------------------+------------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln35_fu_451_p2     |         +|   0|  0|  17|          10|           1|
    |sizeIndex_1_fu_457_p2  |         +|   0|  0|  14|           7|           2|
    |icmp_ln35_fu_339_p2    |      icmp|   0|  0|  18|          10|          11|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  49|          27|          14|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                        |   9|          2|    1|          2|
    |ap_sig_allocacmp_j                 |   9|          2|   10|         20|
    |ap_sig_allocacmp_sizeIndex_load    |   9|          2|    7|         14|
    |ap_sig_allocacmp_sizeIndex_load_1  |   9|          2|    7|         14|
    |j_1_fu_108                         |   9|          2|   10|         20|
    |sizeIndex_fu_104                   |   9|          2|    7|         14|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              |  54|         12|   42|         84|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |ap_CS_fsm         |   1|   0|    1|          0|
    |ap_done_reg       |   1|   0|    1|          0|
    |j_1_fu_108        |  10|   0|   10|          0|
    |sizeIndex_fu_104  |   7|   0|    7|          0|
    +------------------+----+----+-----+-----------+
    |Total             |  19|   0|   19|          0|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+--------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  sha224Accel_Pipeline_VITIS_LOOP_35_4|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  sha224Accel_Pipeline_VITIS_LOOP_35_4|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  sha224Accel_Pipeline_VITIS_LOOP_35_4|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  sha224Accel_Pipeline_VITIS_LOOP_35_4|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  sha224Accel_Pipeline_VITIS_LOOP_35_4|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  sha224Accel_Pipeline_VITIS_LOOP_35_4|  return value|
|buffer_15_address0  |  out|    5|   ap_memory|                             buffer_15|         array|
|buffer_15_ce0       |  out|    1|   ap_memory|                             buffer_15|         array|
|buffer_15_we0       |  out|    1|   ap_memory|                             buffer_15|         array|
|buffer_15_d0        |  out|    1|   ap_memory|                             buffer_15|         array|
|buffer_14_address0  |  out|    5|   ap_memory|                             buffer_14|         array|
|buffer_14_ce0       |  out|    1|   ap_memory|                             buffer_14|         array|
|buffer_14_we0       |  out|    1|   ap_memory|                             buffer_14|         array|
|buffer_14_d0        |  out|    1|   ap_memory|                             buffer_14|         array|
|buffer_13_address0  |  out|    5|   ap_memory|                             buffer_13|         array|
|buffer_13_ce0       |  out|    1|   ap_memory|                             buffer_13|         array|
|buffer_13_we0       |  out|    1|   ap_memory|                             buffer_13|         array|
|buffer_13_d0        |  out|    1|   ap_memory|                             buffer_13|         array|
|buffer_12_address0  |  out|    5|   ap_memory|                             buffer_12|         array|
|buffer_12_ce0       |  out|    1|   ap_memory|                             buffer_12|         array|
|buffer_12_we0       |  out|    1|   ap_memory|                             buffer_12|         array|
|buffer_12_d0        |  out|    1|   ap_memory|                             buffer_12|         array|
|buffer_11_address0  |  out|    5|   ap_memory|                             buffer_11|         array|
|buffer_11_ce0       |  out|    1|   ap_memory|                             buffer_11|         array|
|buffer_11_we0       |  out|    1|   ap_memory|                             buffer_11|         array|
|buffer_11_d0        |  out|    1|   ap_memory|                             buffer_11|         array|
|buffer_10_address0  |  out|    5|   ap_memory|                             buffer_10|         array|
|buffer_10_ce0       |  out|    1|   ap_memory|                             buffer_10|         array|
|buffer_10_we0       |  out|    1|   ap_memory|                             buffer_10|         array|
|buffer_10_d0        |  out|    1|   ap_memory|                             buffer_10|         array|
|buffer_9_address0   |  out|    5|   ap_memory|                              buffer_9|         array|
|buffer_9_ce0        |  out|    1|   ap_memory|                              buffer_9|         array|
|buffer_9_we0        |  out|    1|   ap_memory|                              buffer_9|         array|
|buffer_9_d0         |  out|    1|   ap_memory|                              buffer_9|         array|
|buffer_8_address0   |  out|    5|   ap_memory|                              buffer_8|         array|
|buffer_8_ce0        |  out|    1|   ap_memory|                              buffer_8|         array|
|buffer_8_we0        |  out|    1|   ap_memory|                              buffer_8|         array|
|buffer_8_d0         |  out|    1|   ap_memory|                              buffer_8|         array|
|buffer_7_address0   |  out|    5|   ap_memory|                              buffer_7|         array|
|buffer_7_ce0        |  out|    1|   ap_memory|                              buffer_7|         array|
|buffer_7_we0        |  out|    1|   ap_memory|                              buffer_7|         array|
|buffer_7_d0         |  out|    1|   ap_memory|                              buffer_7|         array|
|buffer_6_address0   |  out|    5|   ap_memory|                              buffer_6|         array|
|buffer_6_ce0        |  out|    1|   ap_memory|                              buffer_6|         array|
|buffer_6_we0        |  out|    1|   ap_memory|                              buffer_6|         array|
|buffer_6_d0         |  out|    1|   ap_memory|                              buffer_6|         array|
|buffer_5_address0   |  out|    5|   ap_memory|                              buffer_5|         array|
|buffer_5_ce0        |  out|    1|   ap_memory|                              buffer_5|         array|
|buffer_5_we0        |  out|    1|   ap_memory|                              buffer_5|         array|
|buffer_5_d0         |  out|    1|   ap_memory|                              buffer_5|         array|
|buffer_4_address0   |  out|    5|   ap_memory|                              buffer_4|         array|
|buffer_4_ce0        |  out|    1|   ap_memory|                              buffer_4|         array|
|buffer_4_we0        |  out|    1|   ap_memory|                              buffer_4|         array|
|buffer_4_d0         |  out|    1|   ap_memory|                              buffer_4|         array|
|buffer_3_address0   |  out|    5|   ap_memory|                              buffer_3|         array|
|buffer_3_ce0        |  out|    1|   ap_memory|                              buffer_3|         array|
|buffer_3_we0        |  out|    1|   ap_memory|                              buffer_3|         array|
|buffer_3_d0         |  out|    1|   ap_memory|                              buffer_3|         array|
|buffer_2_address0   |  out|    5|   ap_memory|                              buffer_2|         array|
|buffer_2_ce0        |  out|    1|   ap_memory|                              buffer_2|         array|
|buffer_2_we0        |  out|    1|   ap_memory|                              buffer_2|         array|
|buffer_2_d0         |  out|    1|   ap_memory|                              buffer_2|         array|
|buffer_1_address0   |  out|    5|   ap_memory|                              buffer_1|         array|
|buffer_1_ce0        |  out|    1|   ap_memory|                              buffer_1|         array|
|buffer_1_we0        |  out|    1|   ap_memory|                              buffer_1|         array|
|buffer_1_d0         |  out|    1|   ap_memory|                              buffer_1|         array|
|buffer_r_address0   |  out|    5|   ap_memory|                              buffer_r|         array|
|buffer_r_ce0        |  out|    1|   ap_memory|                              buffer_r|         array|
|buffer_r_we0        |  out|    1|   ap_memory|                              buffer_r|         array|
|buffer_r_d0         |  out|    1|   ap_memory|                              buffer_r|         array|
|size                |   in|   64|     ap_none|                                  size|        scalar|
+--------------------+-----+-----+------------+--------------------------------------+--------------+

