/* $Id$ */

/**
 * @brief   Compare Match Timer
 * @since   February 2009
 */

#ifndef OKL4_PLATFORM_SH7780_CMT_H
#define OKL4_PLATFORM_SH7780_CMT_H

#define CMT_CONFIG              0xFFE30000
#define CMT_FREE_RUNNING        0xFFE30004
#define CMT_CONTROL             0xFFE30008
#define CMT_INT                 0xFFE3000C
#define CMT_TIME0               0xFFE30010
#define CMT_TIME1               0xFFE30014
#define CMT_TIME2               0xFFE30018
#define CMT_TIME3               0xFFE3001C
#define CMT_STOPTIME0           0xFFE30020
#define CMT_STOPTIME1           0xFFE30024
#define CMT_STOPTIME2           0xFFE30028
#define CMT_STOPTIME3           0xFFE3002C
#define CMT_COUNTER0            0xFFE30030
#define CMT_COUNTER1            0xFFE30034
#define CMT_COUNTER2            0xFFE30038
#define CMT_COUNTER3            0xFFE3003C

#define CMT_CONFIG_ROT0         0x00010000
#define CMT_CONFIG_ED1_UP       0x00000400
#define CMT_CONFIG_ED1_DOWN     0x00000800
#define CMT_CONFIG_ED1_BOTH     0x00000C00
#define CMT_CONFIG_ED0_UP       0x00000100
#define CMT_CONFIG_ED0_DOWN     0x00000200
#define CMT_CONFIG_ED0_BOTH     0x00000300
#define CMT_CONFIG_FRTM         0x00000010

#define CMT_CONTROL_TE3         0x80000000
#define CMT_CONTROL_TE2         0x40000000
#define CMT_CONTROL_TE1         0x20000000
#define CMT_CONTROL_TE0         0x10000000
#define CMT_CONTROL_IOE3        0x08000000
#define CMT_CONTROL_IOE2        0x04000000
#define CMT_CONTROL_IOE1        0x02000000
#define CMT_CONTROL_IOE0        0x01000000
#define CMT_CONTROL_ICE3        0x00800000
#define CMT_CONTROL_ICE2        0x00400000
#define CMT_CONTROL_ICE1        0x00200000
#define CMT_CONTROL_ICE0        0x00100000
#define CMT_CONTROL_IEE1        0x00020000
#define CMT_CONTROL_IEE0        0x00010000
#define CMT_CONTROL_CC3_PCK32   0x00000000
#define CMT_CONTROL_CC3_PCK128  0x00004000
#define CMT_CONTROL_CC3_PCK512  0x00008000
#define CMT_CONTROL_CC3_PCK1024 0x0000C000
#define CMT_CONTROL_CC2_PCK32   0x00000000
#define CMT_CONTROL_CC2_PCK128  0x00001000
#define CMT_CONTROL_CC2_PCK512  0x00002000
#define CMT_CONTROL_CC2_PCK1024 0x00003000
#define CMT_CONTROL_CC1_PCK32   0x00000000
#define CMT_CONTROL_CC1_PCK128  0x00000400
#define CMT_CONTROL_CC1_PCK512  0x00000800
#define CMT_CONTROL_CC1_PCK1024 0x00000C00
#define CMT_CONTROL_CC0_PCK32   0x00000000
#define CMT_CONTROL_CC0_PCK128  0x00000100
#define CMT_CONTROL_CC0_PCK512  0x00000200
#define CMT_CONTROL_CC0_PCK1024 0x00000300
#define CMT_CONTROL_STC1        0x00000020
#define CMT_CONTROL_STC0        0x00000010
#define CMT_CONTROL_OP3         0x00000008
#define CMT_CONTROL_OP2         0x00000004
#define CMT_CONTROL_OP1         0x00000002
#define CMT_CONTROL_OP0         0x00000001

void cmt_handle_timer_interrupt(void);
void cmt_init(void);
void cmt_start(void);
void cmt_stop(void);

#endif /* OKL4_PLATFORM_SH7780_CMT_H */
