Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.1 (lin64) Build 5094488 Fri Jun 14 08:57:50 MDT 2024
| Date         : Tue Jul 16 14:50:55 2024
| Host         : vivobook running 64-bit Ubuntu 24.04 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file LSTM_net_i32_timing_summary_routed.rpt -pb LSTM_net_i32_timing_summary_routed.pb -rpx LSTM_net_i32_timing_summary_routed.rpx -warn_on_violation
| Design       : LSTM_net_i32
| Device       : 7a35t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule      Severity  Description                               Violations  
--------  --------  ----------------------------------------  ----------  
SYNTH-10  Warning   Wide multiplier                           16          
XDCH-2    Warning   Same min and max delay values on IO port  207         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.284        0.000                      0                 2852        0.054        0.000                      0                 2852        9.500        0.000                       0                  1004  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clock  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock               7.284        0.000                      0                 1855        0.054        0.000                      0                 1855        9.500        0.000                       0                  1004  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clock              clock                    9.294        0.000                      0                  997        0.147        0.000                      0                  997  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clock         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        7.284ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.284ns  (required time - arrival time)
  Source:                 c0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rd_in
                            (output port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        8.144ns  (logic 2.676ns (32.857%)  route 5.468ns (67.143%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -3.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    3.937ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.861     0.861 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.757     2.618    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.694 r  clock_IBUF_BUFG_inst/O
                         net (fo=1003, routed)        1.244     3.937    c0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X40Y47         FDRE                                         r  c0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.341     4.278 r  c0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/Q
                         net (fo=34, routed)          0.808     5.086    u0/f1/gen_ff[20].dff/q_reg[0][3]
    SLICE_X41Y45         LUT5 (Prop_lut5_I1_O)        0.097     5.183 r  u0/f1/gen_ff[20].dff/rd_in_OBUF_inst_i_1/O
                         net (fo=613, routed)         4.660     9.843    rd_in_OBUF
    D10                  OBUF (Prop_obuf_I_O)         2.238    12.081 r  rd_in_OBUF_inst/O
                         net (fo=0)                   0.000    12.081    rd_in
    D10                                                               r  rd_in (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.135    19.865    
                         output delay                -0.500    19.365    
  -------------------------------------------------------------------
                         required time                         19.365    
                         arrival time                         -12.081    
  -------------------------------------------------------------------
                         slack                                  7.284    

Slack (MET) :             7.997ns  (required time - arrival time)
  Source:                 c0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/u0/sum_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        11.805ns  (logic 6.850ns (58.027%)  route 4.955ns (41.973%))
  Logic Levels:           16  (CARRY4=9 DSP48E1=2 LUT2=1 LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.589ns = ( 23.589 - 20.000 ) 
    Source Clock Delay      (SCD):    3.937ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.861     0.861 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.757     2.618    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.694 r  clock_IBUF_BUFG_inst/O
                         net (fo=1003, routed)        1.244     3.937    c0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X40Y47         FDRE                                         r  c0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.341     4.278 r  c0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=98, routed)          1.686     5.964    m1/Q[1]
    SLICE_X33Y40         LUT6 (Prop_lut6_I2_O)        0.097     6.061 r  m1/mul__1_i_73/O
                         net (fo=1, routed)           0.000     6.061    m1/mul__1_i_73_n_0
    SLICE_X33Y40         MUXF7 (Prop_muxf7_I1_O)      0.167     6.228 r  m1/mul__1_i_39/O
                         net (fo=1, routed)           0.823     7.051    u0/u4/mul__1_12
    SLICE_X40Y40         LUT5 (Prop_lut5_I3_O)        0.229     7.280 r  u0/u4/mul__1_i_11/O
                         net (fo=1, routed)           0.976     8.255    u0/u0/maca1[6]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      2.970    11.225 r  u0/u0/mul__1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.227    u0/u0/mul__1_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107    12.334 r  u0/u0/mul__2/P[0]
                         net (fo=2, routed)           0.739    13.074    u0/u0/mul__2_n_105
    SLICE_X54Y49         LUT2 (Prop_lut2_I0_O)        0.097    13.171 r  u0/u0/mul_carry_i_3/O
                         net (fo=1, routed)           0.000    13.171    u0/u0/mul_carry_i_3_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    13.573 r  u0/u0/mul_carry/CO[3]
                         net (fo=1, routed)           0.001    13.573    u0/u0/mul_carry_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    13.730 r  u0/u0/mul_carry__0/O[0]
                         net (fo=2, routed)           0.728    14.458    u0/u0/p_0_in[4]
    SLICE_X55Y49         LUT3 (Prop_lut3_I0_O)        0.209    14.667 r  u0/u0/sum0_carry__0_i_4/O
                         net (fo=1, routed)           0.000    14.667    u0/u0/sum0_carry__0_i_4_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    15.062 r  u0/u0/sum0_carry__0/CO[3]
                         net (fo=1, routed)           0.001    15.063    u0/u0/sum0_carry__0_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.152 r  u0/u0/sum0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.152    u0/u0/sum0_carry__1_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.241 r  u0/u0/sum0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.241    u0/u0/sum0_carry__2_n_0
    SLICE_X55Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.330 r  u0/u0/sum0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.330    u0/u0/sum0_carry__3_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.419 r  u0/u0/sum0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.419    u0/u0/sum0_carry__4_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.508 r  u0/u0/sum0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.508    u0/u0/sum0_carry__5_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    15.742 r  u0/u0/sum0_carry__6/O[3]
                         net (fo=1, routed)           0.000    15.742    u0/u0/sum0_carry__6_n_4
    SLICE_X55Y55         FDCE                                         r  u0/u0/sum_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    C9                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.730    20.730 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.663    22.392    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    22.464 r  clock_IBUF_BUFG_inst/O
                         net (fo=1003, routed)        1.124    23.589    u0/u0/CLK
    SLICE_X55Y55         FDCE                                         r  u0/u0/sum_reg[31]/C
                         clock pessimism              0.229    23.818    
                         clock uncertainty           -0.135    23.683    
    SLICE_X55Y55         FDCE (Setup_fdce_C_D)        0.056    23.739    u0/u0/sum_reg[31]
  -------------------------------------------------------------------
                         required time                         23.739    
                         arrival time                         -15.742    
  -------------------------------------------------------------------
                         slack                                  7.997    

Slack (MET) :             8.001ns  (required time - arrival time)
  Source:                 c0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/u0/sum_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        11.801ns  (logic 6.846ns (58.012%)  route 4.955ns (41.988%))
  Logic Levels:           16  (CARRY4=9 DSP48E1=2 LUT2=1 LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.589ns = ( 23.589 - 20.000 ) 
    Source Clock Delay      (SCD):    3.937ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.861     0.861 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.757     2.618    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.694 r  clock_IBUF_BUFG_inst/O
                         net (fo=1003, routed)        1.244     3.937    c0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X40Y47         FDRE                                         r  c0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.341     4.278 r  c0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=98, routed)          1.686     5.964    m1/Q[1]
    SLICE_X33Y40         LUT6 (Prop_lut6_I2_O)        0.097     6.061 r  m1/mul__1_i_73/O
                         net (fo=1, routed)           0.000     6.061    m1/mul__1_i_73_n_0
    SLICE_X33Y40         MUXF7 (Prop_muxf7_I1_O)      0.167     6.228 r  m1/mul__1_i_39/O
                         net (fo=1, routed)           0.823     7.051    u0/u4/mul__1_12
    SLICE_X40Y40         LUT5 (Prop_lut5_I3_O)        0.229     7.280 r  u0/u4/mul__1_i_11/O
                         net (fo=1, routed)           0.976     8.255    u0/u0/maca1[6]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      2.970    11.225 r  u0/u0/mul__1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.227    u0/u0/mul__1_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107    12.334 r  u0/u0/mul__2/P[0]
                         net (fo=2, routed)           0.739    13.074    u0/u0/mul__2_n_105
    SLICE_X54Y49         LUT2 (Prop_lut2_I0_O)        0.097    13.171 r  u0/u0/mul_carry_i_3/O
                         net (fo=1, routed)           0.000    13.171    u0/u0/mul_carry_i_3_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    13.573 r  u0/u0/mul_carry/CO[3]
                         net (fo=1, routed)           0.001    13.573    u0/u0/mul_carry_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    13.730 r  u0/u0/mul_carry__0/O[0]
                         net (fo=2, routed)           0.728    14.458    u0/u0/p_0_in[4]
    SLICE_X55Y49         LUT3 (Prop_lut3_I0_O)        0.209    14.667 r  u0/u0/sum0_carry__0_i_4/O
                         net (fo=1, routed)           0.000    14.667    u0/u0/sum0_carry__0_i_4_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    15.062 r  u0/u0/sum0_carry__0/CO[3]
                         net (fo=1, routed)           0.001    15.063    u0/u0/sum0_carry__0_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.152 r  u0/u0/sum0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.152    u0/u0/sum0_carry__1_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.241 r  u0/u0/sum0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.241    u0/u0/sum0_carry__2_n_0
    SLICE_X55Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.330 r  u0/u0/sum0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.330    u0/u0/sum0_carry__3_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.419 r  u0/u0/sum0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.419    u0/u0/sum0_carry__4_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.508 r  u0/u0/sum0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.508    u0/u0/sum0_carry__5_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    15.738 r  u0/u0/sum0_carry__6/O[1]
                         net (fo=1, routed)           0.000    15.738    u0/u0/sum0_carry__6_n_6
    SLICE_X55Y55         FDCE                                         r  u0/u0/sum_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    C9                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.730    20.730 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.663    22.392    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    22.464 r  clock_IBUF_BUFG_inst/O
                         net (fo=1003, routed)        1.124    23.589    u0/u0/CLK
    SLICE_X55Y55         FDCE                                         r  u0/u0/sum_reg[29]/C
                         clock pessimism              0.229    23.818    
                         clock uncertainty           -0.135    23.683    
    SLICE_X55Y55         FDCE (Setup_fdce_C_D)        0.056    23.739    u0/u0/sum_reg[29]
  -------------------------------------------------------------------
                         required time                         23.739    
                         arrival time                         -15.738    
  -------------------------------------------------------------------
                         slack                                  8.001    

Slack (MET) :             8.050ns  (required time - arrival time)
  Source:                 c0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/u0/sum_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        11.752ns  (logic 6.797ns (57.837%)  route 4.955ns (42.163%))
  Logic Levels:           16  (CARRY4=9 DSP48E1=2 LUT2=1 LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.589ns = ( 23.589 - 20.000 ) 
    Source Clock Delay      (SCD):    3.937ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.861     0.861 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.757     2.618    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.694 r  clock_IBUF_BUFG_inst/O
                         net (fo=1003, routed)        1.244     3.937    c0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X40Y47         FDRE                                         r  c0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.341     4.278 r  c0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=98, routed)          1.686     5.964    m1/Q[1]
    SLICE_X33Y40         LUT6 (Prop_lut6_I2_O)        0.097     6.061 r  m1/mul__1_i_73/O
                         net (fo=1, routed)           0.000     6.061    m1/mul__1_i_73_n_0
    SLICE_X33Y40         MUXF7 (Prop_muxf7_I1_O)      0.167     6.228 r  m1/mul__1_i_39/O
                         net (fo=1, routed)           0.823     7.051    u0/u4/mul__1_12
    SLICE_X40Y40         LUT5 (Prop_lut5_I3_O)        0.229     7.280 r  u0/u4/mul__1_i_11/O
                         net (fo=1, routed)           0.976     8.255    u0/u0/maca1[6]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      2.970    11.225 r  u0/u0/mul__1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.227    u0/u0/mul__1_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107    12.334 r  u0/u0/mul__2/P[0]
                         net (fo=2, routed)           0.739    13.074    u0/u0/mul__2_n_105
    SLICE_X54Y49         LUT2 (Prop_lut2_I0_O)        0.097    13.171 r  u0/u0/mul_carry_i_3/O
                         net (fo=1, routed)           0.000    13.171    u0/u0/mul_carry_i_3_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    13.573 r  u0/u0/mul_carry/CO[3]
                         net (fo=1, routed)           0.001    13.573    u0/u0/mul_carry_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    13.730 r  u0/u0/mul_carry__0/O[0]
                         net (fo=2, routed)           0.728    14.458    u0/u0/p_0_in[4]
    SLICE_X55Y49         LUT3 (Prop_lut3_I0_O)        0.209    14.667 r  u0/u0/sum0_carry__0_i_4/O
                         net (fo=1, routed)           0.000    14.667    u0/u0/sum0_carry__0_i_4_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    15.062 r  u0/u0/sum0_carry__0/CO[3]
                         net (fo=1, routed)           0.001    15.063    u0/u0/sum0_carry__0_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.152 r  u0/u0/sum0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.152    u0/u0/sum0_carry__1_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.241 r  u0/u0/sum0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.241    u0/u0/sum0_carry__2_n_0
    SLICE_X55Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.330 r  u0/u0/sum0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.330    u0/u0/sum0_carry__3_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.419 r  u0/u0/sum0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.419    u0/u0/sum0_carry__4_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.508 r  u0/u0/sum0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.508    u0/u0/sum0_carry__5_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    15.689 r  u0/u0/sum0_carry__6/O[2]
                         net (fo=1, routed)           0.000    15.689    u0/u0/sum0_carry__6_n_5
    SLICE_X55Y55         FDCE                                         r  u0/u0/sum_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    C9                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.730    20.730 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.663    22.392    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    22.464 r  clock_IBUF_BUFG_inst/O
                         net (fo=1003, routed)        1.124    23.589    u0/u0/CLK
    SLICE_X55Y55         FDCE                                         r  u0/u0/sum_reg[30]/C
                         clock pessimism              0.229    23.818    
                         clock uncertainty           -0.135    23.683    
    SLICE_X55Y55         FDCE (Setup_fdce_C_D)        0.056    23.739    u0/u0/sum_reg[30]
  -------------------------------------------------------------------
                         required time                         23.739    
                         arrival time                         -15.689    
  -------------------------------------------------------------------
                         slack                                  8.050    

Slack (MET) :             8.072ns  (required time - arrival time)
  Source:                 c0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/u0/sum_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        11.730ns  (logic 6.775ns (57.758%)  route 4.955ns (42.242%))
  Logic Levels:           16  (CARRY4=9 DSP48E1=2 LUT2=1 LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.589ns = ( 23.589 - 20.000 ) 
    Source Clock Delay      (SCD):    3.937ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.861     0.861 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.757     2.618    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.694 r  clock_IBUF_BUFG_inst/O
                         net (fo=1003, routed)        1.244     3.937    c0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X40Y47         FDRE                                         r  c0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.341     4.278 r  c0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=98, routed)          1.686     5.964    m1/Q[1]
    SLICE_X33Y40         LUT6 (Prop_lut6_I2_O)        0.097     6.061 r  m1/mul__1_i_73/O
                         net (fo=1, routed)           0.000     6.061    m1/mul__1_i_73_n_0
    SLICE_X33Y40         MUXF7 (Prop_muxf7_I1_O)      0.167     6.228 r  m1/mul__1_i_39/O
                         net (fo=1, routed)           0.823     7.051    u0/u4/mul__1_12
    SLICE_X40Y40         LUT5 (Prop_lut5_I3_O)        0.229     7.280 r  u0/u4/mul__1_i_11/O
                         net (fo=1, routed)           0.976     8.255    u0/u0/maca1[6]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      2.970    11.225 r  u0/u0/mul__1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.227    u0/u0/mul__1_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107    12.334 r  u0/u0/mul__2/P[0]
                         net (fo=2, routed)           0.739    13.074    u0/u0/mul__2_n_105
    SLICE_X54Y49         LUT2 (Prop_lut2_I0_O)        0.097    13.171 r  u0/u0/mul_carry_i_3/O
                         net (fo=1, routed)           0.000    13.171    u0/u0/mul_carry_i_3_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    13.573 r  u0/u0/mul_carry/CO[3]
                         net (fo=1, routed)           0.001    13.573    u0/u0/mul_carry_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    13.730 r  u0/u0/mul_carry__0/O[0]
                         net (fo=2, routed)           0.728    14.458    u0/u0/p_0_in[4]
    SLICE_X55Y49         LUT3 (Prop_lut3_I0_O)        0.209    14.667 r  u0/u0/sum0_carry__0_i_4/O
                         net (fo=1, routed)           0.000    14.667    u0/u0/sum0_carry__0_i_4_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    15.062 r  u0/u0/sum0_carry__0/CO[3]
                         net (fo=1, routed)           0.001    15.063    u0/u0/sum0_carry__0_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.152 r  u0/u0/sum0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.152    u0/u0/sum0_carry__1_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.241 r  u0/u0/sum0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.241    u0/u0/sum0_carry__2_n_0
    SLICE_X55Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.330 r  u0/u0/sum0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.330    u0/u0/sum0_carry__3_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.419 r  u0/u0/sum0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.419    u0/u0/sum0_carry__4_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.508 r  u0/u0/sum0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.508    u0/u0/sum0_carry__5_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    15.667 r  u0/u0/sum0_carry__6/O[0]
                         net (fo=1, routed)           0.000    15.667    u0/u0/sum0_carry__6_n_7
    SLICE_X55Y55         FDCE                                         r  u0/u0/sum_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    C9                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.730    20.730 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.663    22.392    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    22.464 r  clock_IBUF_BUFG_inst/O
                         net (fo=1003, routed)        1.124    23.589    u0/u0/CLK
    SLICE_X55Y55         FDCE                                         r  u0/u0/sum_reg[28]/C
                         clock pessimism              0.229    23.818    
                         clock uncertainty           -0.135    23.683    
    SLICE_X55Y55         FDCE (Setup_fdce_C_D)        0.056    23.739    u0/u0/sum_reg[28]
  -------------------------------------------------------------------
                         required time                         23.739    
                         arrival time                         -15.667    
  -------------------------------------------------------------------
                         slack                                  8.072    

Slack (MET) :             8.086ns  (required time - arrival time)
  Source:                 c0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/u0/sum_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        11.716ns  (logic 6.761ns (57.708%)  route 4.955ns (42.292%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=2 LUT2=1 LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.589ns = ( 23.589 - 20.000 ) 
    Source Clock Delay      (SCD):    3.937ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.861     0.861 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.757     2.618    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.694 r  clock_IBUF_BUFG_inst/O
                         net (fo=1003, routed)        1.244     3.937    c0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X40Y47         FDRE                                         r  c0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.341     4.278 r  c0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=98, routed)          1.686     5.964    m1/Q[1]
    SLICE_X33Y40         LUT6 (Prop_lut6_I2_O)        0.097     6.061 r  m1/mul__1_i_73/O
                         net (fo=1, routed)           0.000     6.061    m1/mul__1_i_73_n_0
    SLICE_X33Y40         MUXF7 (Prop_muxf7_I1_O)      0.167     6.228 r  m1/mul__1_i_39/O
                         net (fo=1, routed)           0.823     7.051    u0/u4/mul__1_12
    SLICE_X40Y40         LUT5 (Prop_lut5_I3_O)        0.229     7.280 r  u0/u4/mul__1_i_11/O
                         net (fo=1, routed)           0.976     8.255    u0/u0/maca1[6]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      2.970    11.225 r  u0/u0/mul__1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.227    u0/u0/mul__1_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107    12.334 r  u0/u0/mul__2/P[0]
                         net (fo=2, routed)           0.739    13.074    u0/u0/mul__2_n_105
    SLICE_X54Y49         LUT2 (Prop_lut2_I0_O)        0.097    13.171 r  u0/u0/mul_carry_i_3/O
                         net (fo=1, routed)           0.000    13.171    u0/u0/mul_carry_i_3_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    13.573 r  u0/u0/mul_carry/CO[3]
                         net (fo=1, routed)           0.001    13.573    u0/u0/mul_carry_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    13.730 r  u0/u0/mul_carry__0/O[0]
                         net (fo=2, routed)           0.728    14.458    u0/u0/p_0_in[4]
    SLICE_X55Y49         LUT3 (Prop_lut3_I0_O)        0.209    14.667 r  u0/u0/sum0_carry__0_i_4/O
                         net (fo=1, routed)           0.000    14.667    u0/u0/sum0_carry__0_i_4_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    15.062 r  u0/u0/sum0_carry__0/CO[3]
                         net (fo=1, routed)           0.001    15.063    u0/u0/sum0_carry__0_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.152 r  u0/u0/sum0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.152    u0/u0/sum0_carry__1_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.241 r  u0/u0/sum0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.241    u0/u0/sum0_carry__2_n_0
    SLICE_X55Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.330 r  u0/u0/sum0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.330    u0/u0/sum0_carry__3_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.419 r  u0/u0/sum0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.419    u0/u0/sum0_carry__4_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    15.653 r  u0/u0/sum0_carry__5/O[3]
                         net (fo=1, routed)           0.000    15.653    u0/u0/sum0_carry__5_n_4
    SLICE_X55Y54         FDCE                                         r  u0/u0/sum_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    C9                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.730    20.730 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.663    22.392    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    22.464 r  clock_IBUF_BUFG_inst/O
                         net (fo=1003, routed)        1.124    23.589    u0/u0/CLK
    SLICE_X55Y54         FDCE                                         r  u0/u0/sum_reg[27]/C
                         clock pessimism              0.229    23.818    
                         clock uncertainty           -0.135    23.683    
    SLICE_X55Y54         FDCE (Setup_fdce_C_D)        0.056    23.739    u0/u0/sum_reg[27]
  -------------------------------------------------------------------
                         required time                         23.739    
                         arrival time                         -15.653    
  -------------------------------------------------------------------
                         slack                                  8.086    

Slack (MET) :             8.090ns  (required time - arrival time)
  Source:                 c0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/u0/sum_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        11.712ns  (logic 6.757ns (57.693%)  route 4.955ns (42.307%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=2 LUT2=1 LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.589ns = ( 23.589 - 20.000 ) 
    Source Clock Delay      (SCD):    3.937ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.861     0.861 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.757     2.618    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.694 r  clock_IBUF_BUFG_inst/O
                         net (fo=1003, routed)        1.244     3.937    c0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X40Y47         FDRE                                         r  c0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.341     4.278 r  c0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=98, routed)          1.686     5.964    m1/Q[1]
    SLICE_X33Y40         LUT6 (Prop_lut6_I2_O)        0.097     6.061 r  m1/mul__1_i_73/O
                         net (fo=1, routed)           0.000     6.061    m1/mul__1_i_73_n_0
    SLICE_X33Y40         MUXF7 (Prop_muxf7_I1_O)      0.167     6.228 r  m1/mul__1_i_39/O
                         net (fo=1, routed)           0.823     7.051    u0/u4/mul__1_12
    SLICE_X40Y40         LUT5 (Prop_lut5_I3_O)        0.229     7.280 r  u0/u4/mul__1_i_11/O
                         net (fo=1, routed)           0.976     8.255    u0/u0/maca1[6]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      2.970    11.225 r  u0/u0/mul__1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.227    u0/u0/mul__1_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107    12.334 r  u0/u0/mul__2/P[0]
                         net (fo=2, routed)           0.739    13.074    u0/u0/mul__2_n_105
    SLICE_X54Y49         LUT2 (Prop_lut2_I0_O)        0.097    13.171 r  u0/u0/mul_carry_i_3/O
                         net (fo=1, routed)           0.000    13.171    u0/u0/mul_carry_i_3_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    13.573 r  u0/u0/mul_carry/CO[3]
                         net (fo=1, routed)           0.001    13.573    u0/u0/mul_carry_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    13.730 r  u0/u0/mul_carry__0/O[0]
                         net (fo=2, routed)           0.728    14.458    u0/u0/p_0_in[4]
    SLICE_X55Y49         LUT3 (Prop_lut3_I0_O)        0.209    14.667 r  u0/u0/sum0_carry__0_i_4/O
                         net (fo=1, routed)           0.000    14.667    u0/u0/sum0_carry__0_i_4_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    15.062 r  u0/u0/sum0_carry__0/CO[3]
                         net (fo=1, routed)           0.001    15.063    u0/u0/sum0_carry__0_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.152 r  u0/u0/sum0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.152    u0/u0/sum0_carry__1_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.241 r  u0/u0/sum0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.241    u0/u0/sum0_carry__2_n_0
    SLICE_X55Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.330 r  u0/u0/sum0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.330    u0/u0/sum0_carry__3_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.419 r  u0/u0/sum0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.419    u0/u0/sum0_carry__4_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    15.649 r  u0/u0/sum0_carry__5/O[1]
                         net (fo=1, routed)           0.000    15.649    u0/u0/sum0_carry__5_n_6
    SLICE_X55Y54         FDCE                                         r  u0/u0/sum_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    C9                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.730    20.730 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.663    22.392    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    22.464 r  clock_IBUF_BUFG_inst/O
                         net (fo=1003, routed)        1.124    23.589    u0/u0/CLK
    SLICE_X55Y54         FDCE                                         r  u0/u0/sum_reg[25]/C
                         clock pessimism              0.229    23.818    
                         clock uncertainty           -0.135    23.683    
    SLICE_X55Y54         FDCE (Setup_fdce_C_D)        0.056    23.739    u0/u0/sum_reg[25]
  -------------------------------------------------------------------
                         required time                         23.739    
                         arrival time                         -15.649    
  -------------------------------------------------------------------
                         slack                                  8.090    

Slack (MET) :             8.139ns  (required time - arrival time)
  Source:                 c0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/u0/sum_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        11.663ns  (logic 6.708ns (57.516%)  route 4.955ns (42.484%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=2 LUT2=1 LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.589ns = ( 23.589 - 20.000 ) 
    Source Clock Delay      (SCD):    3.937ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.861     0.861 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.757     2.618    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.694 r  clock_IBUF_BUFG_inst/O
                         net (fo=1003, routed)        1.244     3.937    c0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X40Y47         FDRE                                         r  c0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.341     4.278 r  c0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=98, routed)          1.686     5.964    m1/Q[1]
    SLICE_X33Y40         LUT6 (Prop_lut6_I2_O)        0.097     6.061 r  m1/mul__1_i_73/O
                         net (fo=1, routed)           0.000     6.061    m1/mul__1_i_73_n_0
    SLICE_X33Y40         MUXF7 (Prop_muxf7_I1_O)      0.167     6.228 r  m1/mul__1_i_39/O
                         net (fo=1, routed)           0.823     7.051    u0/u4/mul__1_12
    SLICE_X40Y40         LUT5 (Prop_lut5_I3_O)        0.229     7.280 r  u0/u4/mul__1_i_11/O
                         net (fo=1, routed)           0.976     8.255    u0/u0/maca1[6]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      2.970    11.225 r  u0/u0/mul__1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.227    u0/u0/mul__1_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107    12.334 r  u0/u0/mul__2/P[0]
                         net (fo=2, routed)           0.739    13.074    u0/u0/mul__2_n_105
    SLICE_X54Y49         LUT2 (Prop_lut2_I0_O)        0.097    13.171 r  u0/u0/mul_carry_i_3/O
                         net (fo=1, routed)           0.000    13.171    u0/u0/mul_carry_i_3_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    13.573 r  u0/u0/mul_carry/CO[3]
                         net (fo=1, routed)           0.001    13.573    u0/u0/mul_carry_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    13.730 r  u0/u0/mul_carry__0/O[0]
                         net (fo=2, routed)           0.728    14.458    u0/u0/p_0_in[4]
    SLICE_X55Y49         LUT3 (Prop_lut3_I0_O)        0.209    14.667 r  u0/u0/sum0_carry__0_i_4/O
                         net (fo=1, routed)           0.000    14.667    u0/u0/sum0_carry__0_i_4_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    15.062 r  u0/u0/sum0_carry__0/CO[3]
                         net (fo=1, routed)           0.001    15.063    u0/u0/sum0_carry__0_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.152 r  u0/u0/sum0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.152    u0/u0/sum0_carry__1_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.241 r  u0/u0/sum0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.241    u0/u0/sum0_carry__2_n_0
    SLICE_X55Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.330 r  u0/u0/sum0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.330    u0/u0/sum0_carry__3_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.419 r  u0/u0/sum0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.419    u0/u0/sum0_carry__4_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    15.600 r  u0/u0/sum0_carry__5/O[2]
                         net (fo=1, routed)           0.000    15.600    u0/u0/sum0_carry__5_n_5
    SLICE_X55Y54         FDCE                                         r  u0/u0/sum_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    C9                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.730    20.730 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.663    22.392    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    22.464 r  clock_IBUF_BUFG_inst/O
                         net (fo=1003, routed)        1.124    23.589    u0/u0/CLK
    SLICE_X55Y54         FDCE                                         r  u0/u0/sum_reg[26]/C
                         clock pessimism              0.229    23.818    
                         clock uncertainty           -0.135    23.683    
    SLICE_X55Y54         FDCE (Setup_fdce_C_D)        0.056    23.739    u0/u0/sum_reg[26]
  -------------------------------------------------------------------
                         required time                         23.739    
                         arrival time                         -15.600    
  -------------------------------------------------------------------
                         slack                                  8.139    

Slack (MET) :             8.161ns  (required time - arrival time)
  Source:                 c0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/u0/sum_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        11.641ns  (logic 6.686ns (57.435%)  route 4.955ns (42.565%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=2 LUT2=1 LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.589ns = ( 23.589 - 20.000 ) 
    Source Clock Delay      (SCD):    3.937ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.861     0.861 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.757     2.618    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.694 r  clock_IBUF_BUFG_inst/O
                         net (fo=1003, routed)        1.244     3.937    c0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X40Y47         FDRE                                         r  c0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.341     4.278 r  c0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=98, routed)          1.686     5.964    m1/Q[1]
    SLICE_X33Y40         LUT6 (Prop_lut6_I2_O)        0.097     6.061 r  m1/mul__1_i_73/O
                         net (fo=1, routed)           0.000     6.061    m1/mul__1_i_73_n_0
    SLICE_X33Y40         MUXF7 (Prop_muxf7_I1_O)      0.167     6.228 r  m1/mul__1_i_39/O
                         net (fo=1, routed)           0.823     7.051    u0/u4/mul__1_12
    SLICE_X40Y40         LUT5 (Prop_lut5_I3_O)        0.229     7.280 r  u0/u4/mul__1_i_11/O
                         net (fo=1, routed)           0.976     8.255    u0/u0/maca1[6]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      2.970    11.225 r  u0/u0/mul__1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.227    u0/u0/mul__1_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107    12.334 r  u0/u0/mul__2/P[0]
                         net (fo=2, routed)           0.739    13.074    u0/u0/mul__2_n_105
    SLICE_X54Y49         LUT2 (Prop_lut2_I0_O)        0.097    13.171 r  u0/u0/mul_carry_i_3/O
                         net (fo=1, routed)           0.000    13.171    u0/u0/mul_carry_i_3_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    13.573 r  u0/u0/mul_carry/CO[3]
                         net (fo=1, routed)           0.001    13.573    u0/u0/mul_carry_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    13.730 r  u0/u0/mul_carry__0/O[0]
                         net (fo=2, routed)           0.728    14.458    u0/u0/p_0_in[4]
    SLICE_X55Y49         LUT3 (Prop_lut3_I0_O)        0.209    14.667 r  u0/u0/sum0_carry__0_i_4/O
                         net (fo=1, routed)           0.000    14.667    u0/u0/sum0_carry__0_i_4_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    15.062 r  u0/u0/sum0_carry__0/CO[3]
                         net (fo=1, routed)           0.001    15.063    u0/u0/sum0_carry__0_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.152 r  u0/u0/sum0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.152    u0/u0/sum0_carry__1_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.241 r  u0/u0/sum0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.241    u0/u0/sum0_carry__2_n_0
    SLICE_X55Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.330 r  u0/u0/sum0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.330    u0/u0/sum0_carry__3_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.419 r  u0/u0/sum0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.419    u0/u0/sum0_carry__4_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    15.578 r  u0/u0/sum0_carry__5/O[0]
                         net (fo=1, routed)           0.000    15.578    u0/u0/sum0_carry__5_n_7
    SLICE_X55Y54         FDCE                                         r  u0/u0/sum_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    C9                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.730    20.730 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.663    22.392    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    22.464 r  clock_IBUF_BUFG_inst/O
                         net (fo=1003, routed)        1.124    23.589    u0/u0/CLK
    SLICE_X55Y54         FDCE                                         r  u0/u0/sum_reg[24]/C
                         clock pessimism              0.229    23.818    
                         clock uncertainty           -0.135    23.683    
    SLICE_X55Y54         FDCE (Setup_fdce_C_D)        0.056    23.739    u0/u0/sum_reg[24]
  -------------------------------------------------------------------
                         required time                         23.739    
                         arrival time                         -15.578    
  -------------------------------------------------------------------
                         slack                                  8.161    

Slack (MET) :             8.175ns  (required time - arrival time)
  Source:                 c0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/u0/sum_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        11.627ns  (logic 6.672ns (57.384%)  route 4.955ns (42.616%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=2 LUT2=1 LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.589ns = ( 23.589 - 20.000 ) 
    Source Clock Delay      (SCD):    3.937ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.861     0.861 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.757     2.618    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.694 r  clock_IBUF_BUFG_inst/O
                         net (fo=1003, routed)        1.244     3.937    c0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X40Y47         FDRE                                         r  c0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.341     4.278 r  c0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=98, routed)          1.686     5.964    m1/Q[1]
    SLICE_X33Y40         LUT6 (Prop_lut6_I2_O)        0.097     6.061 r  m1/mul__1_i_73/O
                         net (fo=1, routed)           0.000     6.061    m1/mul__1_i_73_n_0
    SLICE_X33Y40         MUXF7 (Prop_muxf7_I1_O)      0.167     6.228 r  m1/mul__1_i_39/O
                         net (fo=1, routed)           0.823     7.051    u0/u4/mul__1_12
    SLICE_X40Y40         LUT5 (Prop_lut5_I3_O)        0.229     7.280 r  u0/u4/mul__1_i_11/O
                         net (fo=1, routed)           0.976     8.255    u0/u0/maca1[6]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      2.970    11.225 r  u0/u0/mul__1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.227    u0/u0/mul__1_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107    12.334 r  u0/u0/mul__2/P[0]
                         net (fo=2, routed)           0.739    13.074    u0/u0/mul__2_n_105
    SLICE_X54Y49         LUT2 (Prop_lut2_I0_O)        0.097    13.171 r  u0/u0/mul_carry_i_3/O
                         net (fo=1, routed)           0.000    13.171    u0/u0/mul_carry_i_3_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    13.573 r  u0/u0/mul_carry/CO[3]
                         net (fo=1, routed)           0.001    13.573    u0/u0/mul_carry_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    13.730 r  u0/u0/mul_carry__0/O[0]
                         net (fo=2, routed)           0.728    14.458    u0/u0/p_0_in[4]
    SLICE_X55Y49         LUT3 (Prop_lut3_I0_O)        0.209    14.667 r  u0/u0/sum0_carry__0_i_4/O
                         net (fo=1, routed)           0.000    14.667    u0/u0/sum0_carry__0_i_4_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    15.062 r  u0/u0/sum0_carry__0/CO[3]
                         net (fo=1, routed)           0.001    15.063    u0/u0/sum0_carry__0_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.152 r  u0/u0/sum0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.152    u0/u0/sum0_carry__1_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.241 r  u0/u0/sum0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.241    u0/u0/sum0_carry__2_n_0
    SLICE_X55Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.330 r  u0/u0/sum0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.330    u0/u0/sum0_carry__3_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    15.564 r  u0/u0/sum0_carry__4/O[3]
                         net (fo=1, routed)           0.000    15.564    u0/u0/sum0_carry__4_n_4
    SLICE_X55Y53         FDCE                                         r  u0/u0/sum_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    C9                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.730    20.730 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.663    22.392    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    22.464 r  clock_IBUF_BUFG_inst/O
                         net (fo=1003, routed)        1.124    23.589    u0/u0/CLK
    SLICE_X55Y53         FDCE                                         r  u0/u0/sum_reg[23]/C
                         clock pessimism              0.229    23.818    
                         clock uncertainty           -0.135    23.683    
    SLICE_X55Y53         FDCE (Setup_fdce_C_D)        0.056    23.739    u0/u0/sum_reg[23]
  -------------------------------------------------------------------
                         required time                         23.739    
                         arrival time                         -15.564    
  -------------------------------------------------------------------
                         slack                                  8.175    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 u0/r2/q_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/u3/d_out_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.250ns (83.055%)  route 0.051ns (16.945%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.042    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.068 r  clock_IBUF_BUFG_inst/O
                         net (fo=1003, routed)        0.564     1.632    u0/r2/CLK
    SLICE_X47Y39         FDCE                                         r  u0/r2/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y39         FDCE (Prop_fdce_C_Q)         0.141     1.773 r  u0/r2/q_reg[11]/Q
                         net (fo=1, routed)           0.051     1.824    u0/r2/q_reg_n_0_[11]
    SLICE_X46Y39         LUT2 (Prop_lut2_I1_O)        0.045     1.869 r  u0/r2/d_out_carry__1_i_1/O
                         net (fo=1, routed)           0.000     1.869    u0/u3/d_out_reg[11]_1[3]
    SLICE_X46Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.933 r  u0/u3/d_out_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.933    u0/u3/d_out_carry__1_n_4
    SLICE_X46Y39         FDCE                                         r  u0/u3/d_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.430     0.430 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.295    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.324 r  clock_IBUF_BUFG_inst/O
                         net (fo=1003, routed)        0.834     2.157    u0/u3/CLK
    SLICE_X46Y39         FDCE                                         r  u0/u3/d_out_reg[11]/C
                         clock pessimism             -0.512     1.645    
                         clock uncertainty            0.100     1.745    
    SLICE_X46Y39         FDCE (Hold_fdce_C_D)         0.134     1.879    u0/u3/d_out_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 w_arr[30]
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/u1/sum_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        3.852ns  (logic 0.896ns (23.248%)  route 2.957ns (76.752%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT4=1)
  Input Delay:            0.500ns
  Clock Path Skew:        3.941ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.941ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    R8                                                0.000     0.500 r  w_arr[30] (IN)
                         net (fo=0)                   0.000     0.500    w_arr[30]
    R8                   IBUF (Prop_ibuf_I_O)         0.675     1.175 r  w_arr_IBUF[30]_inst/O
                         net (fo=1, routed)           2.957     4.131    u0/u1/w_arr_IBUF[30]
    SLICE_X53Y44         LUT4 (Prop_lut4_I2_O)        0.078     4.209 r  u0/u1/sum0_carry__6_i_2__0/O
                         net (fo=1, routed)           0.000     4.209    u0/u1/sum0_carry__6_i_2__0_n_0
    SLICE_X53Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.143     4.352 r  u0/u1/sum0_carry__6/O[2]
                         net (fo=1, routed)           0.000     4.352    u0/u1/sum0_carry__6_n_5
    SLICE_X53Y44         FDCE                                         r  u0/u1/sum_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.861     0.861 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.757     2.618    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.694 r  clock_IBUF_BUFG_inst/O
                         net (fo=1003, routed)        1.247     3.941    u0/u1/CLK
    SLICE_X53Y44         FDCE                                         r  u0/u1/sum_reg[30]/C
                         clock pessimism              0.000     3.941    
                         clock uncertainty            0.135     4.076    
    SLICE_X53Y44         FDCE (Hold_fdce_C_D)         0.216     4.292    u0/u1/sum_reg[30]
  -------------------------------------------------------------------
                         required time                         -4.292    
                         arrival time                           4.352    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 m1/reg_reg[3][25]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1/reg_reg[4][25]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.430%)  route 0.109ns (43.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.508ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.042    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.068 r  clock_IBUF_BUFG_inst/O
                         net (fo=1003, routed)        0.565     1.633    m1/CLK
    SLICE_X31Y45         FDCE                                         r  m1/reg_reg[3][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         FDCE (Prop_fdce_C_Q)         0.141     1.774 r  m1/reg_reg[3][25]/Q
                         net (fo=2, routed)           0.109     1.883    m1/reg[3][25]
    SLICE_X32Y45         FDCE                                         r  m1/reg_reg[4][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.430     0.430 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.295    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.324 r  clock_IBUF_BUFG_inst/O
                         net (fo=1003, routed)        0.834     2.157    m1/CLK
    SLICE_X32Y45         FDCE                                         r  m1/reg_reg[4][25]/C
                         clock pessimism             -0.508     1.649    
                         clock uncertainty            0.100     1.749    
    SLICE_X32Y45         FDCE (Hold_fdce_C_D)         0.072     1.821    m1/reg_reg[4][25]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 m1/reg_reg[2][4]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1/reg_reg[3][4]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.784%)  route 0.107ns (43.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.153ns
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.508ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.042    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.068 r  clock_IBUF_BUFG_inst/O
                         net (fo=1003, routed)        0.562     1.630    m1/CLK
    SLICE_X36Y37         FDCE                                         r  m1/reg_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDCE (Prop_fdce_C_Q)         0.141     1.771 r  m1/reg_reg[2][4]/Q
                         net (fo=2, routed)           0.107     1.878    m1/reg[2][4]
    SLICE_X39Y37         FDCE                                         r  m1/reg_reg[3][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.430     0.430 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.295    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.324 r  clock_IBUF_BUFG_inst/O
                         net (fo=1003, routed)        0.830     2.153    m1/CLK
    SLICE_X39Y37         FDCE                                         r  m1/reg_reg[3][4]/C
                         clock pessimism             -0.508     1.645    
                         clock uncertainty            0.100     1.745    
    SLICE_X39Y37         FDCE (Hold_fdce_C_D)         0.070     1.815    m1/reg_reg[3][4]
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 u1/f1/gen_ff[0].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/u0/sum_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.252ns (43.899%)  route 0.322ns (56.101%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.042    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.068 r  clock_IBUF_BUFG_inst/O
                         net (fo=1003, routed)        0.563     1.631    u1/f1/gen_ff[0].dff/CLK
    SLICE_X9Y50          FDCE                                         r  u1/f1/gen_ff[0].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDCE (Prop_fdce_C_Q)         0.141     1.772 r  u1/f1/gen_ff[0].dff/q_reg/Q
                         net (fo=50, routed)          0.322     2.094    u1/f1/gen_ff[0].dff/q[0]
    SLICE_X10Y49         LUT6 (Prop_lut6_I1_O)        0.045     2.139 r  u1/f1/gen_ff[0].dff/sum0_carry__2_i_3__1/O
                         net (fo=1, routed)           0.000     2.139    u1/u0/sum_reg[15]_0[1]
    SLICE_X10Y49         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.205 r  u1/u0/sum0_carry__2/O[1]
                         net (fo=1, routed)           0.000     2.205    u1/u0/sum0_carry__2_n_6
    SLICE_X10Y49         FDCE                                         r  u1/u0/sum_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.430     0.430 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.295    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.324 r  clock_IBUF_BUFG_inst/O
                         net (fo=1003, routed)        0.839     2.162    u1/u0/CLK
    SLICE_X10Y49         FDCE                                         r  u1/u0/sum_reg[13]/C
                         clock pessimism             -0.255     1.907    
                         clock uncertainty            0.100     2.007    
    SLICE_X10Y49         FDCE (Hold_fdce_C_D)         0.134     2.141    u1/u0/sum_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.141    
                         arrival time                           2.205    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 input[16]
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1/reg_reg[0][16]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        3.784ns  (logic 0.675ns (17.829%)  route 3.109ns (82.171%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        3.939ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    N14                                               0.000     0.500 r  input[16] (IN)
                         net (fo=0)                   0.000     0.500    input[16]
    N14                  IBUF (Prop_ibuf_I_O)         0.675     1.175 r  reg_reg[0][16]_i_1/O
                         net (fo=1, routed)           3.109     4.284    m1/D[16]
    SLICE_X15Y42         FDCE                                         r  m1/reg_reg[0][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.861     0.861 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.757     2.618    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.694 r  clock_IBUF_BUFG_inst/O
                         net (fo=1003, routed)        1.246     3.939    m1/CLK
    SLICE_X15Y42         FDCE                                         r  m1/reg_reg[0][16]/C
                         clock pessimism              0.000     3.939    
                         clock uncertainty            0.135     4.074    
    SLICE_X15Y42         FDCE (Hold_fdce_C_D)         0.140     4.214    m1/reg_reg[0][16]
  -------------------------------------------------------------------
                         required time                         -4.214    
                         arrival time                           4.284    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 m1/reg_reg[4][13]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1/reg_reg[5][13]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.737%)  route 0.117ns (45.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.508ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.042    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.068 r  clock_IBUF_BUFG_inst/O
                         net (fo=1003, routed)        0.563     1.631    m1/CLK
    SLICE_X35Y41         FDCE                                         r  m1/reg_reg[4][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDCE (Prop_fdce_C_Q)         0.141     1.772 r  m1/reg_reg[4][13]/Q
                         net (fo=2, routed)           0.117     1.888    m1/reg[4][13]
    SLICE_X35Y42         FDCE                                         r  m1/reg_reg[5][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.430     0.430 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.295    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.324 r  clock_IBUF_BUFG_inst/O
                         net (fo=1003, routed)        0.832     2.155    m1/CLK
    SLICE_X35Y42         FDCE                                         r  m1/reg_reg[5][13]/C
                         clock pessimism             -0.508     1.647    
                         clock uncertainty            0.100     1.747    
    SLICE_X35Y42         FDCE (Hold_fdce_C_D)         0.066     1.813    m1/reg_reg[5][13]
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 m1/reg_reg[3][12]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1/reg_reg[4][12]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.468%)  route 0.123ns (46.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.042    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.068 r  clock_IBUF_BUFG_inst/O
                         net (fo=1003, routed)        0.564     1.632    m1/CLK
    SLICE_X32Y42         FDCE                                         r  m1/reg_reg[3][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDCE (Prop_fdce_C_Q)         0.141     1.773 r  m1/reg_reg[3][12]/Q
                         net (fo=2, routed)           0.123     1.895    m1/reg[3][12]
    SLICE_X34Y42         FDCE                                         r  m1/reg_reg[4][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.430     0.430 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.295    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.324 r  clock_IBUF_BUFG_inst/O
                         net (fo=1003, routed)        0.832     2.155    m1/CLK
    SLICE_X34Y42         FDCE                                         r  m1/reg_reg[4][12]/C
                         clock pessimism             -0.489     1.666    
                         clock uncertainty            0.100     1.766    
    SLICE_X34Y42         FDCE (Hold_fdce_C_D)         0.052     1.818    m1/reg_reg[4][12]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 m1/reg_reg[4][16]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1/reg_reg[5][16]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.157%)  route 0.119ns (45.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.158ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.042    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.068 r  clock_IBUF_BUFG_inst/O
                         net (fo=1003, routed)        0.565     1.633    m1/CLK
    SLICE_X41Y45         FDCE                                         r  m1/reg_reg[4][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDCE (Prop_fdce_C_Q)         0.141     1.774 r  m1/reg_reg[4][16]/Q
                         net (fo=2, routed)           0.119     1.893    m1/reg[4][16]
    SLICE_X40Y45         FDCE                                         r  m1/reg_reg[5][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.430     0.430 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.295    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.324 r  clock_IBUF_BUFG_inst/O
                         net (fo=1003, routed)        0.835     2.158    m1/CLK
    SLICE_X40Y45         FDCE                                         r  m1/reg_reg[5][16]/C
                         clock pessimism             -0.512     1.646    
                         clock uncertainty            0.100     1.746    
    SLICE_X40Y45         FDCE (Hold_fdce_C_D)         0.066     1.812    m1/reg_reg[5][16]
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 u0/u4/d_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/r5/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.853%)  route 0.101ns (35.147%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.042    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.068 r  clock_IBUF_BUFG_inst/O
                         net (fo=1003, routed)        0.564     1.632    u0/u4/CLK
    SLICE_X45Y39         FDCE                                         r  u0/u4/d_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y39         FDCE (Prop_fdce_C_Q)         0.141     1.773 r  u0/u4/d_out_reg[0]/Q
                         net (fo=2, routed)           0.101     1.874    u0/u4/d_out_reg_n_0_[0]
    SLICE_X44Y39         LUT2 (Prop_lut2_I0_O)        0.045     1.919 r  u0/u4/q[0]_i_1__6/O
                         net (fo=1, routed)           0.000     1.919    u0/r5/D[0]
    SLICE_X44Y39         FDCE                                         r  u0/r5/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.430     0.430 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.295    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.324 r  clock_IBUF_BUFG_inst/O
                         net (fo=1003, routed)        0.834     2.157    u0/r5/CLK
    SLICE_X44Y39         FDCE                                         r  u0/r5/q_reg[0]/C
                         clock pessimism             -0.512     1.645    
                         clock uncertainty            0.100     1.745    
    SLICE_X44Y39         FDCE (Hold_fdce_C_D)         0.091     1.836    u0/r5/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.083    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         20.000      18.038     RAMB18_X1Y16    u0/m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         20.000      18.038     RAMB18_X1Y16    u0/m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X40Y47    c0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X40Y47    c0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X40Y47    c0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X40Y47    c0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X0Y83     f0/gen_ff[0].dff/q_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X14Y64    f0/gen_ff[1].dff/q_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X9Y50     f1/gen_ff[0].dff/q_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X40Y47    c0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X40Y47    c0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X40Y47    c0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X40Y47    c0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X40Y47    c0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X40Y47    c0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X40Y47    c0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X40Y47    c0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X0Y83     f0/gen_ff[0].dff/q_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X0Y83     f0/gen_ff[0].dff/q_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X40Y47    c0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X40Y47    c0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X40Y47    c0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X40Y47    c0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X40Y47    c0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X40Y47    c0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X40Y47    c0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X40Y47    c0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X0Y83     f0/gen_ff[0].dff/q_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X0Y83     f0/gen_ff[0].dff/q_reg/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        9.294ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.294ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/u0/sum_reg[28]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        13.367ns  (logic 0.825ns (6.170%)  route 12.542ns (93.830%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        3.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.589ns = ( 23.589 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    D14                                               0.000     0.500 f  reset (IN)
                         net (fo=0)                   0.000     0.500    reset
    D14                  IBUF (Prop_ibuf_I_O)         0.825     1.325 f  reset_IBUF_inst/O
                         net (fo=997, routed)        12.542    13.867    u0/u0/AR[0]
    SLICE_X55Y55         FDCE                                         f  u0/u0/sum_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    C9                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.730    20.730 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.663    22.392    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    22.464 r  clock_IBUF_BUFG_inst/O
                         net (fo=1003, routed)        1.124    23.589    u0/u0/CLK
    SLICE_X55Y55         FDCE                                         r  u0/u0/sum_reg[28]/C
                         clock pessimism              0.000    23.589    
                         clock uncertainty           -0.135    23.453    
    SLICE_X55Y55         FDCE (Recov_fdce_C_CLR)     -0.293    23.160    u0/u0/sum_reg[28]
  -------------------------------------------------------------------
                         required time                         23.160    
                         arrival time                         -13.867    
  -------------------------------------------------------------------
                         slack                                  9.294    

Slack (MET) :             9.294ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/u0/sum_reg[29]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        13.367ns  (logic 0.825ns (6.170%)  route 12.542ns (93.830%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        3.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.589ns = ( 23.589 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    D14                                               0.000     0.500 f  reset (IN)
                         net (fo=0)                   0.000     0.500    reset
    D14                  IBUF (Prop_ibuf_I_O)         0.825     1.325 f  reset_IBUF_inst/O
                         net (fo=997, routed)        12.542    13.867    u0/u0/AR[0]
    SLICE_X55Y55         FDCE                                         f  u0/u0/sum_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    C9                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.730    20.730 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.663    22.392    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    22.464 r  clock_IBUF_BUFG_inst/O
                         net (fo=1003, routed)        1.124    23.589    u0/u0/CLK
    SLICE_X55Y55         FDCE                                         r  u0/u0/sum_reg[29]/C
                         clock pessimism              0.000    23.589    
                         clock uncertainty           -0.135    23.453    
    SLICE_X55Y55         FDCE (Recov_fdce_C_CLR)     -0.293    23.160    u0/u0/sum_reg[29]
  -------------------------------------------------------------------
                         required time                         23.160    
                         arrival time                         -13.867    
  -------------------------------------------------------------------
                         slack                                  9.294    

Slack (MET) :             9.294ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/u0/sum_reg[30]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        13.367ns  (logic 0.825ns (6.170%)  route 12.542ns (93.830%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        3.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.589ns = ( 23.589 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    D14                                               0.000     0.500 f  reset (IN)
                         net (fo=0)                   0.000     0.500    reset
    D14                  IBUF (Prop_ibuf_I_O)         0.825     1.325 f  reset_IBUF_inst/O
                         net (fo=997, routed)        12.542    13.867    u0/u0/AR[0]
    SLICE_X55Y55         FDCE                                         f  u0/u0/sum_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    C9                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.730    20.730 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.663    22.392    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    22.464 r  clock_IBUF_BUFG_inst/O
                         net (fo=1003, routed)        1.124    23.589    u0/u0/CLK
    SLICE_X55Y55         FDCE                                         r  u0/u0/sum_reg[30]/C
                         clock pessimism              0.000    23.589    
                         clock uncertainty           -0.135    23.453    
    SLICE_X55Y55         FDCE (Recov_fdce_C_CLR)     -0.293    23.160    u0/u0/sum_reg[30]
  -------------------------------------------------------------------
                         required time                         23.160    
                         arrival time                         -13.867    
  -------------------------------------------------------------------
                         slack                                  9.294    

Slack (MET) :             9.294ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/u0/sum_reg[31]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        13.367ns  (logic 0.825ns (6.170%)  route 12.542ns (93.830%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        3.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.589ns = ( 23.589 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    D14                                               0.000     0.500 f  reset (IN)
                         net (fo=0)                   0.000     0.500    reset
    D14                  IBUF (Prop_ibuf_I_O)         0.825     1.325 f  reset_IBUF_inst/O
                         net (fo=997, routed)        12.542    13.867    u0/u0/AR[0]
    SLICE_X55Y55         FDCE                                         f  u0/u0/sum_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    C9                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.730    20.730 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.663    22.392    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    22.464 r  clock_IBUF_BUFG_inst/O
                         net (fo=1003, routed)        1.124    23.589    u0/u0/CLK
    SLICE_X55Y55         FDCE                                         r  u0/u0/sum_reg[31]/C
                         clock pessimism              0.000    23.589    
                         clock uncertainty           -0.135    23.453    
    SLICE_X55Y55         FDCE (Recov_fdce_C_CLR)     -0.293    23.160    u0/u0/sum_reg[31]
  -------------------------------------------------------------------
                         required time                         23.160    
                         arrival time                         -13.867    
  -------------------------------------------------------------------
                         slack                                  9.294    

Slack (MET) :             9.391ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/u0/sum_reg[24]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        13.269ns  (logic 0.825ns (6.216%)  route 12.444ns (93.784%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        3.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.589ns = ( 23.589 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    D14                                               0.000     0.500 f  reset (IN)
                         net (fo=0)                   0.000     0.500    reset
    D14                  IBUF (Prop_ibuf_I_O)         0.825     1.325 f  reset_IBUF_inst/O
                         net (fo=997, routed)        12.444    13.769    u0/u0/AR[0]
    SLICE_X55Y54         FDCE                                         f  u0/u0/sum_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    C9                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.730    20.730 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.663    22.392    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    22.464 r  clock_IBUF_BUFG_inst/O
                         net (fo=1003, routed)        1.124    23.589    u0/u0/CLK
    SLICE_X55Y54         FDCE                                         r  u0/u0/sum_reg[24]/C
                         clock pessimism              0.000    23.589    
                         clock uncertainty           -0.135    23.453    
    SLICE_X55Y54         FDCE (Recov_fdce_C_CLR)     -0.293    23.160    u0/u0/sum_reg[24]
  -------------------------------------------------------------------
                         required time                         23.160    
                         arrival time                         -13.769    
  -------------------------------------------------------------------
                         slack                                  9.391    

Slack (MET) :             9.391ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/u0/sum_reg[25]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        13.269ns  (logic 0.825ns (6.216%)  route 12.444ns (93.784%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        3.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.589ns = ( 23.589 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    D14                                               0.000     0.500 f  reset (IN)
                         net (fo=0)                   0.000     0.500    reset
    D14                  IBUF (Prop_ibuf_I_O)         0.825     1.325 f  reset_IBUF_inst/O
                         net (fo=997, routed)        12.444    13.769    u0/u0/AR[0]
    SLICE_X55Y54         FDCE                                         f  u0/u0/sum_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    C9                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.730    20.730 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.663    22.392    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    22.464 r  clock_IBUF_BUFG_inst/O
                         net (fo=1003, routed)        1.124    23.589    u0/u0/CLK
    SLICE_X55Y54         FDCE                                         r  u0/u0/sum_reg[25]/C
                         clock pessimism              0.000    23.589    
                         clock uncertainty           -0.135    23.453    
    SLICE_X55Y54         FDCE (Recov_fdce_C_CLR)     -0.293    23.160    u0/u0/sum_reg[25]
  -------------------------------------------------------------------
                         required time                         23.160    
                         arrival time                         -13.769    
  -------------------------------------------------------------------
                         slack                                  9.391    

Slack (MET) :             9.391ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/u0/sum_reg[26]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        13.269ns  (logic 0.825ns (6.216%)  route 12.444ns (93.784%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        3.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.589ns = ( 23.589 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    D14                                               0.000     0.500 f  reset (IN)
                         net (fo=0)                   0.000     0.500    reset
    D14                  IBUF (Prop_ibuf_I_O)         0.825     1.325 f  reset_IBUF_inst/O
                         net (fo=997, routed)        12.444    13.769    u0/u0/AR[0]
    SLICE_X55Y54         FDCE                                         f  u0/u0/sum_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    C9                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.730    20.730 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.663    22.392    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    22.464 r  clock_IBUF_BUFG_inst/O
                         net (fo=1003, routed)        1.124    23.589    u0/u0/CLK
    SLICE_X55Y54         FDCE                                         r  u0/u0/sum_reg[26]/C
                         clock pessimism              0.000    23.589    
                         clock uncertainty           -0.135    23.453    
    SLICE_X55Y54         FDCE (Recov_fdce_C_CLR)     -0.293    23.160    u0/u0/sum_reg[26]
  -------------------------------------------------------------------
                         required time                         23.160    
                         arrival time                         -13.769    
  -------------------------------------------------------------------
                         slack                                  9.391    

Slack (MET) :             9.391ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/u0/sum_reg[27]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        13.269ns  (logic 0.825ns (6.216%)  route 12.444ns (93.784%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        3.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.589ns = ( 23.589 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    D14                                               0.000     0.500 f  reset (IN)
                         net (fo=0)                   0.000     0.500    reset
    D14                  IBUF (Prop_ibuf_I_O)         0.825     1.325 f  reset_IBUF_inst/O
                         net (fo=997, routed)        12.444    13.769    u0/u0/AR[0]
    SLICE_X55Y54         FDCE                                         f  u0/u0/sum_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    C9                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.730    20.730 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.663    22.392    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    22.464 r  clock_IBUF_BUFG_inst/O
                         net (fo=1003, routed)        1.124    23.589    u0/u0/CLK
    SLICE_X55Y54         FDCE                                         r  u0/u0/sum_reg[27]/C
                         clock pessimism              0.000    23.589    
                         clock uncertainty           -0.135    23.453    
    SLICE_X55Y54         FDCE (Recov_fdce_C_CLR)     -0.293    23.160    u0/u0/sum_reg[27]
  -------------------------------------------------------------------
                         required time                         23.160    
                         arrival time                         -13.769    
  -------------------------------------------------------------------
                         slack                                  9.391    

Slack (MET) :             9.497ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/u0/sum_reg[20]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        13.163ns  (logic 0.825ns (6.266%)  route 12.338ns (93.734%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        3.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.589ns = ( 23.589 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    D14                                               0.000     0.500 f  reset (IN)
                         net (fo=0)                   0.000     0.500    reset
    D14                  IBUF (Prop_ibuf_I_O)         0.825     1.325 f  reset_IBUF_inst/O
                         net (fo=997, routed)        12.338    13.663    u0/u0/AR[0]
    SLICE_X55Y53         FDCE                                         f  u0/u0/sum_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    C9                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.730    20.730 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.663    22.392    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    22.464 r  clock_IBUF_BUFG_inst/O
                         net (fo=1003, routed)        1.124    23.589    u0/u0/CLK
    SLICE_X55Y53         FDCE                                         r  u0/u0/sum_reg[20]/C
                         clock pessimism              0.000    23.589    
                         clock uncertainty           -0.135    23.453    
    SLICE_X55Y53         FDCE (Recov_fdce_C_CLR)     -0.293    23.160    u0/u0/sum_reg[20]
  -------------------------------------------------------------------
                         required time                         23.160    
                         arrival time                         -13.663    
  -------------------------------------------------------------------
                         slack                                  9.497    

Slack (MET) :             9.497ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u0/u0/sum_reg[21]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        13.163ns  (logic 0.825ns (6.266%)  route 12.338ns (93.734%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        3.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.589ns = ( 23.589 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    D14                                               0.000     0.500 f  reset (IN)
                         net (fo=0)                   0.000     0.500    reset
    D14                  IBUF (Prop_ibuf_I_O)         0.825     1.325 f  reset_IBUF_inst/O
                         net (fo=997, routed)        12.338    13.663    u0/u0/AR[0]
    SLICE_X55Y53         FDCE                                         f  u0/u0/sum_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    C9                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.730    20.730 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.663    22.392    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    22.464 r  clock_IBUF_BUFG_inst/O
                         net (fo=1003, routed)        1.124    23.589    u0/u0/CLK
    SLICE_X55Y53         FDCE                                         r  u0/u0/sum_reg[21]/C
                         clock pessimism              0.000    23.589    
                         clock uncertainty           -0.135    23.453    
    SLICE_X55Y53         FDCE (Recov_fdce_C_CLR)     -0.293    23.160    u0/u0/sum_reg[21]
  -------------------------------------------------------------------
                         required time                         23.160    
                         arrival time                         -13.663    
  -------------------------------------------------------------------
                         slack                                  9.497    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            f0/gen_ff[0].dff/q_reg/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        3.579ns  (logic 0.694ns (19.382%)  route 2.885ns (80.618%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        3.969ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.969ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    D14                                               0.000     0.500 f  reset (IN)
                         net (fo=0)                   0.000     0.500    reset
    D14                  IBUF (Prop_ibuf_I_O)         0.694     1.194 f  reset_IBUF_inst/O
                         net (fo=997, routed)         2.885     4.079    f0/gen_ff[0].dff/AR[0]
    SLICE_X0Y83          FDCE                                         f  f0/gen_ff[0].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.861     0.861 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.757     2.618    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.694 r  clock_IBUF_BUFG_inst/O
                         net (fo=1003, routed)        1.275     3.969    f0/gen_ff[0].dff/CLK
    SLICE_X0Y83          FDCE                                         r  f0/gen_ff[0].dff/q_reg/C
                         clock pessimism              0.000     3.969    
                         clock uncertainty            0.135     4.104    
    SLICE_X0Y83          FDCE (Remov_fdce_C_CLR)     -0.172     3.932    f0/gen_ff[0].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -3.932    
                         arrival time                           4.079    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.611ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/f1/gen_ff[15].dff/q_reg_lopt_replica/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        2.329ns  (logic 0.204ns (8.776%)  route 2.125ns (91.224%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        2.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.150ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    D14                                               0.000     0.500 f  reset (IN)
                         net (fo=0)                   0.000     0.500    reset
    D14                  IBUF (Prop_ibuf_I_O)         0.204     0.704 f  reset_IBUF_inst/O
                         net (fo=997, routed)         2.125     2.829    u1/f1/gen_ff[15].dff/AR[0]
    SLICE_X8Y64          FDCE                                         f  u1/f1/gen_ff[15].dff/q_reg_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.430     0.430 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.295    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.324 r  clock_IBUF_BUFG_inst/O
                         net (fo=1003, routed)        0.826     2.150    u1/f1/gen_ff[15].dff/CLK
    SLICE_X8Y64          FDCE                                         r  u1/f1/gen_ff[15].dff/q_reg_lopt_replica/C
                         clock pessimism              0.000     2.150    
                         clock uncertainty            0.135     2.285    
    SLICE_X8Y64          FDCE (Remov_fdce_C_CLR)     -0.067     2.218    u1/f1/gen_ff[15].dff/q_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         -2.218    
                         arrival time                           2.829    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.702ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            f0/gen_ff[1].dff/q_reg/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        2.420ns  (logic 0.204ns (8.447%)  route 2.216ns (91.553%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        2.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.150ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    D14                                               0.000     0.500 f  reset (IN)
                         net (fo=0)                   0.000     0.500    reset
    D14                  IBUF (Prop_ibuf_I_O)         0.204     0.704 f  reset_IBUF_inst/O
                         net (fo=997, routed)         2.216     2.920    f0/gen_ff[1].dff/AR[0]
    SLICE_X14Y64         FDCE                                         f  f0/gen_ff[1].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.430     0.430 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.295    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.324 r  clock_IBUF_BUFG_inst/O
                         net (fo=1003, routed)        0.826     2.150    f0/gen_ff[1].dff/CLK
    SLICE_X14Y64         FDCE                                         r  f0/gen_ff[1].dff/q_reg/C
                         clock pessimism              0.000     2.150    
                         clock uncertainty            0.135     2.285    
    SLICE_X14Y64         FDCE (Remov_fdce_C_CLR)     -0.067     2.218    f0/gen_ff[1].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -2.218    
                         arrival time                           2.920    
  -------------------------------------------------------------------
                         slack                                  0.702    

Slack (MET) :             0.880ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/r0/q_reg[23]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        2.605ns  (logic 0.204ns (7.847%)  route 2.400ns (92.153%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        2.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    D14                                               0.000     0.500 f  reset (IN)
                         net (fo=0)                   0.000     0.500    reset
    D14                  IBUF (Prop_ibuf_I_O)         0.204     0.704 f  reset_IBUF_inst/O
                         net (fo=997, routed)         2.400     3.105    u1/r0/AR[0]
    SLICE_X14Y52         FDCE                                         f  u1/r0/q_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.430     0.430 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.295    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.324 r  clock_IBUF_BUFG_inst/O
                         net (fo=1003, routed)        0.833     2.156    u1/r0/CLK
    SLICE_X14Y52         FDCE                                         r  u1/r0/q_reg[23]/C
                         clock pessimism              0.000     2.156    
                         clock uncertainty            0.135     2.291    
    SLICE_X14Y52         FDCE (Remov_fdce_C_CLR)     -0.067     2.224    u1/r0/q_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.224    
                         arrival time                           3.105    
  -------------------------------------------------------------------
                         slack                                  0.880    

Slack (MET) :             0.905ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/r1/q_reg[31]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        2.605ns  (logic 0.204ns (7.847%)  route 2.400ns (92.153%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        2.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    D14                                               0.000     0.500 f  reset (IN)
                         net (fo=0)                   0.000     0.500    reset
    D14                  IBUF (Prop_ibuf_I_O)         0.204     0.704 f  reset_IBUF_inst/O
                         net (fo=997, routed)         2.400     3.105    u1/r1/AR[0]
    SLICE_X15Y52         FDCE                                         f  u1/r1/q_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.430     0.430 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.295    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.324 r  clock_IBUF_BUFG_inst/O
                         net (fo=1003, routed)        0.833     2.156    u1/r1/CLK
    SLICE_X15Y52         FDCE                                         r  u1/r1/q_reg[31]/C
                         clock pessimism              0.000     2.156    
                         clock uncertainty            0.135     2.291    
    SLICE_X15Y52         FDCE (Remov_fdce_C_CLR)     -0.092     2.199    u1/r1/q_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.199    
                         arrival time                           3.105    
  -------------------------------------------------------------------
                         slack                                  0.905    

Slack (MET) :             0.963ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/r1/q_reg[22]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        2.687ns  (logic 0.204ns (7.608%)  route 2.482ns (92.392%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        2.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    D14                                               0.000     0.500 f  reset (IN)
                         net (fo=0)                   0.000     0.500    reset
    D14                  IBUF (Prop_ibuf_I_O)         0.204     0.704 f  reset_IBUF_inst/O
                         net (fo=997, routed)         2.482     3.187    u1/r1/AR[0]
    SLICE_X14Y53         FDCE                                         f  u1/r1/q_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.430     0.430 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.295    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.324 r  clock_IBUF_BUFG_inst/O
                         net (fo=1003, routed)        0.831     2.155    u1/r1/CLK
    SLICE_X14Y53         FDCE                                         r  u1/r1/q_reg[22]/C
                         clock pessimism              0.000     2.155    
                         clock uncertainty            0.135     2.290    
    SLICE_X14Y53         FDCE (Remov_fdce_C_CLR)     -0.067     2.223    u1/r1/q_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.223    
                         arrival time                           3.187    
  -------------------------------------------------------------------
                         slack                                  0.963    

Slack (MET) :             0.988ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/r0/q_reg[22]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        2.687ns  (logic 0.204ns (7.608%)  route 2.482ns (92.392%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        2.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    D14                                               0.000     0.500 f  reset (IN)
                         net (fo=0)                   0.000     0.500    reset
    D14                  IBUF (Prop_ibuf_I_O)         0.204     0.704 f  reset_IBUF_inst/O
                         net (fo=997, routed)         2.482     3.187    u1/r0/AR[0]
    SLICE_X15Y53         FDCE                                         f  u1/r0/q_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.430     0.430 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.295    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.324 r  clock_IBUF_BUFG_inst/O
                         net (fo=1003, routed)        0.831     2.155    u1/r0/CLK
    SLICE_X15Y53         FDCE                                         r  u1/r0/q_reg[22]/C
                         clock pessimism              0.000     2.155    
                         clock uncertainty            0.135     2.290    
    SLICE_X15Y53         FDCE (Remov_fdce_C_CLR)     -0.092     2.198    u1/r0/q_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.198    
                         arrival time                           3.187    
  -------------------------------------------------------------------
                         slack                                  0.988    

Slack (MET) :             1.015ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/r3/q_reg[22]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        2.739ns  (logic 0.204ns (7.464%)  route 2.534ns (92.536%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        2.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    D14                                               0.000     0.500 f  reset (IN)
                         net (fo=0)                   0.000     0.500    reset
    D14                  IBUF (Prop_ibuf_I_O)         0.204     0.704 f  reset_IBUF_inst/O
                         net (fo=997, routed)         2.534     3.239    u1/r3/AR[0]
    SLICE_X14Y54         FDCE                                         f  u1/r3/q_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.430     0.430 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.295    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.324 r  clock_IBUF_BUFG_inst/O
                         net (fo=1003, routed)        0.831     2.155    u1/r3/CLK
    SLICE_X14Y54         FDCE                                         r  u1/r3/q_reg[22]/C
                         clock pessimism              0.000     2.155    
                         clock uncertainty            0.135     2.290    
    SLICE_X14Y54         FDCE (Remov_fdce_C_CLR)     -0.067     2.223    u1/r3/q_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.223    
                         arrival time                           3.239    
  -------------------------------------------------------------------
                         slack                                  1.015    

Slack (MET) :             1.015ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/r3/q_reg[29]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        2.739ns  (logic 0.204ns (7.464%)  route 2.534ns (92.536%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        2.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    D14                                               0.000     0.500 f  reset (IN)
                         net (fo=0)                   0.000     0.500    reset
    D14                  IBUF (Prop_ibuf_I_O)         0.204     0.704 f  reset_IBUF_inst/O
                         net (fo=997, routed)         2.534     3.239    u1/r3/AR[0]
    SLICE_X14Y54         FDCE                                         f  u1/r3/q_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.430     0.430 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.295    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.324 r  clock_IBUF_BUFG_inst/O
                         net (fo=1003, routed)        0.831     2.155    u1/r3/CLK
    SLICE_X14Y54         FDCE                                         r  u1/r3/q_reg[29]/C
                         clock pessimism              0.000     2.155    
                         clock uncertainty            0.135     2.290    
    SLICE_X14Y54         FDCE (Remov_fdce_C_CLR)     -0.067     2.223    u1/r3/q_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.223    
                         arrival time                           3.239    
  -------------------------------------------------------------------
                         slack                                  1.015    

Slack (MET) :             1.015ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/r3/q_reg[30]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        2.739ns  (logic 0.204ns (7.464%)  route 2.534ns (92.536%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        2.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    D14                                               0.000     0.500 f  reset (IN)
                         net (fo=0)                   0.000     0.500    reset
    D14                  IBUF (Prop_ibuf_I_O)         0.204     0.704 f  reset_IBUF_inst/O
                         net (fo=997, routed)         2.534     3.239    u1/r3/AR[0]
    SLICE_X14Y54         FDCE                                         f  u1/r3/q_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.430     0.430 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.295    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.324 r  clock_IBUF_BUFG_inst/O
                         net (fo=1003, routed)        0.831     2.155    u1/r3/CLK
    SLICE_X14Y54         FDCE                                         r  u1/r3/q_reg[30]/C
                         clock pessimism              0.000     2.155    
                         clock uncertainty            0.135     2.290    
    SLICE_X14Y54         FDCE (Remov_fdce_C_CLR)     -0.067     2.223    u1/r3/q_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.223    
                         arrival time                           3.239    
  -------------------------------------------------------------------
                         slack                                  1.015    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clock

Max Delay            93 Endpoints
Min Delay            93 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u0/u1/mul__1/ACOUT[16]
                            (internal pin)
  Destination:            u0/u1/sum_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.359ns  (logic 4.607ns (72.447%)  route 1.752ns (27.553%))
  Logic Levels:           12  (CARRY4=9 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y14          DSP48E1                      0.000     0.000 r  u0/u1/mul__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    u0/u1/mul__1_n_37
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      2.659     2.661 r  u0/u1/mul__2/P[0]
                         net (fo=2, routed)           0.845     3.506    u0/u1/mul__2_n_105
    SLICE_X54Y32         LUT2 (Prop_lut2_I0_O)        0.097     3.603 r  u0/u1/mul_carry_i_3__0/O
                         net (fo=1, routed)           0.000     3.603    u0/u1/mul_carry_i_3__0_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.005 r  u0/u1/mul_carry/CO[3]
                         net (fo=1, routed)           0.000     4.005    u0/u1/mul_carry_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.097 r  u0/u1/mul_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.097    u0/u1/mul_carry__0_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.189 r  u0/u1/mul_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.189    u0/u1/mul_carry__1_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.281 r  u0/u1/mul_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.281    u0/u1/mul_carry__2_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.373 r  u0/u1/mul_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.373    u0/u1/mul_carry__3_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     4.610 r  u0/u1/mul_carry__4/O[3]
                         net (fo=2, routed)           0.905     5.515    u0/u1/mul__3[39]
    SLICE_X53Y42         LUT4 (Prop_lut4_I0_O)        0.222     5.737 r  u0/u1/sum0_carry__4_i_1__0/O
                         net (fo=1, routed)           0.000     5.737    u0/u1/sum0_carry__4_i_1__0_n_0
    SLICE_X53Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.036 r  u0/u1/sum0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.036    u0/u1/sum0_carry__4_n_0
    SLICE_X53Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.125 r  u0/u1/sum0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.125    u0/u1/sum0_carry__5_n_0
    SLICE_X53Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     6.359 r  u0/u1/sum0_carry__6/O[3]
                         net (fo=1, routed)           0.000     6.359    u0/u1/sum0_carry__6_n_4
    SLICE_X53Y44         FDCE                                         r  u0/u1/sum_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.730     0.730 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.663     2.392    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.464 r  clock_IBUF_BUFG_inst/O
                         net (fo=1003, routed)        1.144     3.608    u0/u1/CLK
    SLICE_X53Y44         FDCE                                         r  u0/u1/sum_reg[31]/C

Slack:                    inf
  Source:                 u0/u1/mul__1/ACOUT[16]
                            (internal pin)
  Destination:            u0/u1/sum_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.355ns  (logic 4.603ns (72.430%)  route 1.752ns (27.570%))
  Logic Levels:           12  (CARRY4=9 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y14          DSP48E1                      0.000     0.000 r  u0/u1/mul__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    u0/u1/mul__1_n_37
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      2.659     2.661 r  u0/u1/mul__2/P[0]
                         net (fo=2, routed)           0.845     3.506    u0/u1/mul__2_n_105
    SLICE_X54Y32         LUT2 (Prop_lut2_I0_O)        0.097     3.603 r  u0/u1/mul_carry_i_3__0/O
                         net (fo=1, routed)           0.000     3.603    u0/u1/mul_carry_i_3__0_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.005 r  u0/u1/mul_carry/CO[3]
                         net (fo=1, routed)           0.000     4.005    u0/u1/mul_carry_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.097 r  u0/u1/mul_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.097    u0/u1/mul_carry__0_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.189 r  u0/u1/mul_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.189    u0/u1/mul_carry__1_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.281 r  u0/u1/mul_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.281    u0/u1/mul_carry__2_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.373 r  u0/u1/mul_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.373    u0/u1/mul_carry__3_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     4.610 r  u0/u1/mul_carry__4/O[3]
                         net (fo=2, routed)           0.905     5.515    u0/u1/mul__3[39]
    SLICE_X53Y42         LUT4 (Prop_lut4_I0_O)        0.222     5.737 r  u0/u1/sum0_carry__4_i_1__0/O
                         net (fo=1, routed)           0.000     5.737    u0/u1/sum0_carry__4_i_1__0_n_0
    SLICE_X53Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.036 r  u0/u1/sum0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.036    u0/u1/sum0_carry__4_n_0
    SLICE_X53Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.125 r  u0/u1/sum0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.125    u0/u1/sum0_carry__5_n_0
    SLICE_X53Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.355 r  u0/u1/sum0_carry__6/O[1]
                         net (fo=1, routed)           0.000     6.355    u0/u1/sum0_carry__6_n_6
    SLICE_X53Y44         FDCE                                         r  u0/u1/sum_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.730     0.730 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.663     2.392    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.464 r  clock_IBUF_BUFG_inst/O
                         net (fo=1003, routed)        1.144     3.608    u0/u1/CLK
    SLICE_X53Y44         FDCE                                         r  u0/u1/sum_reg[29]/C

Slack:                    inf
  Source:                 u1/u0/mul__1/ACOUT[16]
                            (internal pin)
  Destination:            u1/u0/sum_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.343ns  (logic 4.501ns (70.956%)  route 1.842ns (29.044%))
  Logic Levels:           12  (CARRY4=9 DSP48E1=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y18          DSP48E1                      0.000     0.000 r  u1/u0/mul__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    u1/u0/mul__1_n_37
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[1])
                                                      2.659     2.661 r  u1/u0/mul__2/P[1]
                         net (fo=2, routed)           1.048     3.709    u1/u0/mul__2_n_104
    SLICE_X11Y46         LUT2 (Prop_lut2_I0_O)        0.097     3.806 r  u1/u0/mul_carry_i_2__1/O
                         net (fo=1, routed)           0.000     3.806    u1/u0/mul_carry_i_2__1_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     4.107 r  u1/u0/mul_carry/CO[3]
                         net (fo=1, routed)           0.000     4.107    u1/u0/mul_carry_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.196 r  u1/u0/mul_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.196    u1/u0/mul_carry__0_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.285 r  u1/u0/mul_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.285    u1/u0/mul_carry__1_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.374 r  u1/u0/mul_carry__2/CO[3]
                         net (fo=1, routed)           0.001     4.375    u1/u0/mul_carry__2_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.464 r  u1/u0/mul_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.464    u1/u0/mul_carry__3_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.553 r  u1/u0/mul_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.553    u1/u0/mul_carry__4_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     4.712 r  u1/u0/mul_carry__5/O[0]
                         net (fo=2, routed)           0.791     5.503    u1/f1/gen_ff[0].dff/p_0_in[24]
    SLICE_X10Y52         LUT6 (Prop_lut6_I0_O)        0.224     5.727 r  u1/f1/gen_ff[0].dff/sum0_carry__5_i_4__1/O
                         net (fo=1, routed)           0.000     5.727    u1/u0/sum_reg[27]_0[0]
    SLICE_X10Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     6.106 r  u1/u0/sum0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.106    u1/u0/sum0_carry__5_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     6.343 r  u1/u0/sum0_carry__6/O[3]
                         net (fo=1, routed)           0.000     6.343    u1/u0/sum0_carry__6_n_4
    SLICE_X10Y53         FDCE                                         r  u1/u0/sum_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.730     0.730 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.663     2.392    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.464 r  clock_IBUF_BUFG_inst/O
                         net (fo=1003, routed)        1.123     3.588    u1/u0/CLK
    SLICE_X10Y53         FDCE                                         r  u1/u0/sum_reg[31]/C

Slack:                    inf
  Source:                 u1/u0/mul__1/ACOUT[16]
                            (internal pin)
  Destination:            u1/u0/sum_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.329ns  (logic 4.487ns (70.892%)  route 1.842ns (29.108%))
  Logic Levels:           12  (CARRY4=9 DSP48E1=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y18          DSP48E1                      0.000     0.000 r  u1/u0/mul__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    u1/u0/mul__1_n_37
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[1])
                                                      2.659     2.661 r  u1/u0/mul__2/P[1]
                         net (fo=2, routed)           1.048     3.709    u1/u0/mul__2_n_104
    SLICE_X11Y46         LUT2 (Prop_lut2_I0_O)        0.097     3.806 r  u1/u0/mul_carry_i_2__1/O
                         net (fo=1, routed)           0.000     3.806    u1/u0/mul_carry_i_2__1_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     4.107 r  u1/u0/mul_carry/CO[3]
                         net (fo=1, routed)           0.000     4.107    u1/u0/mul_carry_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.196 r  u1/u0/mul_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.196    u1/u0/mul_carry__0_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.285 r  u1/u0/mul_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.285    u1/u0/mul_carry__1_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.374 r  u1/u0/mul_carry__2/CO[3]
                         net (fo=1, routed)           0.001     4.375    u1/u0/mul_carry__2_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.464 r  u1/u0/mul_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.464    u1/u0/mul_carry__3_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.553 r  u1/u0/mul_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.553    u1/u0/mul_carry__4_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     4.712 r  u1/u0/mul_carry__5/O[0]
                         net (fo=2, routed)           0.791     5.503    u1/f1/gen_ff[0].dff/p_0_in[24]
    SLICE_X10Y52         LUT6 (Prop_lut6_I0_O)        0.224     5.727 r  u1/f1/gen_ff[0].dff/sum0_carry__5_i_4__1/O
                         net (fo=1, routed)           0.000     5.727    u1/u0/sum_reg[27]_0[0]
    SLICE_X10Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     6.106 r  u1/u0/sum0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.106    u1/u0/sum0_carry__5_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     6.329 r  u1/u0/sum0_carry__6/O[1]
                         net (fo=1, routed)           0.000     6.329    u1/u0/sum0_carry__6_n_6
    SLICE_X10Y53         FDCE                                         r  u1/u0/sum_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.730     0.730 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.663     2.392    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.464 r  clock_IBUF_BUFG_inst/O
                         net (fo=1003, routed)        1.123     3.588    u1/u0/CLK
    SLICE_X10Y53         FDCE                                         r  u1/u0/sum_reg[29]/C

Slack:                    inf
  Source:                 u0/u1/mul__1/ACOUT[16]
                            (internal pin)
  Destination:            u0/u1/sum_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.306ns  (logic 4.554ns (72.215%)  route 1.752ns (27.785%))
  Logic Levels:           12  (CARRY4=9 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y14          DSP48E1                      0.000     0.000 r  u0/u1/mul__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    u0/u1/mul__1_n_37
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      2.659     2.661 r  u0/u1/mul__2/P[0]
                         net (fo=2, routed)           0.845     3.506    u0/u1/mul__2_n_105
    SLICE_X54Y32         LUT2 (Prop_lut2_I0_O)        0.097     3.603 r  u0/u1/mul_carry_i_3__0/O
                         net (fo=1, routed)           0.000     3.603    u0/u1/mul_carry_i_3__0_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.005 r  u0/u1/mul_carry/CO[3]
                         net (fo=1, routed)           0.000     4.005    u0/u1/mul_carry_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.097 r  u0/u1/mul_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.097    u0/u1/mul_carry__0_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.189 r  u0/u1/mul_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.189    u0/u1/mul_carry__1_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.281 r  u0/u1/mul_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.281    u0/u1/mul_carry__2_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.373 r  u0/u1/mul_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.373    u0/u1/mul_carry__3_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     4.610 r  u0/u1/mul_carry__4/O[3]
                         net (fo=2, routed)           0.905     5.515    u0/u1/mul__3[39]
    SLICE_X53Y42         LUT4 (Prop_lut4_I0_O)        0.222     5.737 r  u0/u1/sum0_carry__4_i_1__0/O
                         net (fo=1, routed)           0.000     5.737    u0/u1/sum0_carry__4_i_1__0_n_0
    SLICE_X53Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.036 r  u0/u1/sum0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.036    u0/u1/sum0_carry__4_n_0
    SLICE_X53Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.125 r  u0/u1/sum0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.125    u0/u1/sum0_carry__5_n_0
    SLICE_X53Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     6.306 r  u0/u1/sum0_carry__6/O[2]
                         net (fo=1, routed)           0.000     6.306    u0/u1/sum0_carry__6_n_5
    SLICE_X53Y44         FDCE                                         r  u0/u1/sum_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.730     0.730 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.663     2.392    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.464 r  clock_IBUF_BUFG_inst/O
                         net (fo=1003, routed)        1.144     3.608    u0/u1/CLK
    SLICE_X53Y44         FDCE                                         r  u0/u1/sum_reg[30]/C

Slack:                    inf
  Source:                 u1/u0/mul__1/ACOUT[16]
                            (internal pin)
  Destination:            u1/u0/sum_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.286ns  (logic 4.444ns (70.693%)  route 1.842ns (29.307%))
  Logic Levels:           12  (CARRY4=9 DSP48E1=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y18          DSP48E1                      0.000     0.000 r  u1/u0/mul__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    u1/u0/mul__1_n_37
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[1])
                                                      2.659     2.661 r  u1/u0/mul__2/P[1]
                         net (fo=2, routed)           1.048     3.709    u1/u0/mul__2_n_104
    SLICE_X11Y46         LUT2 (Prop_lut2_I0_O)        0.097     3.806 r  u1/u0/mul_carry_i_2__1/O
                         net (fo=1, routed)           0.000     3.806    u1/u0/mul_carry_i_2__1_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     4.107 r  u1/u0/mul_carry/CO[3]
                         net (fo=1, routed)           0.000     4.107    u1/u0/mul_carry_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.196 r  u1/u0/mul_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.196    u1/u0/mul_carry__0_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.285 r  u1/u0/mul_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.285    u1/u0/mul_carry__1_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.374 r  u1/u0/mul_carry__2/CO[3]
                         net (fo=1, routed)           0.001     4.375    u1/u0/mul_carry__2_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.464 r  u1/u0/mul_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.464    u1/u0/mul_carry__3_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.553 r  u1/u0/mul_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.553    u1/u0/mul_carry__4_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     4.712 r  u1/u0/mul_carry__5/O[0]
                         net (fo=2, routed)           0.791     5.503    u1/f1/gen_ff[0].dff/p_0_in[24]
    SLICE_X10Y52         LUT6 (Prop_lut6_I0_O)        0.224     5.727 r  u1/f1/gen_ff[0].dff/sum0_carry__5_i_4__1/O
                         net (fo=1, routed)           0.000     5.727    u1/u0/sum_reg[27]_0[0]
    SLICE_X10Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     6.106 r  u1/u0/sum0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.106    u1/u0/sum0_carry__5_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     6.286 r  u1/u0/sum0_carry__6/O[2]
                         net (fo=1, routed)           0.000     6.286    u1/u0/sum0_carry__6_n_5
    SLICE_X10Y53         FDCE                                         r  u1/u0/sum_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.730     0.730 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.663     2.392    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.464 r  clock_IBUF_BUFG_inst/O
                         net (fo=1003, routed)        1.123     3.588    u1/u0/CLK
    SLICE_X10Y53         FDCE                                         r  u1/u0/sum_reg[30]/C

Slack:                    inf
  Source:                 u0/u1/mul__1/ACOUT[16]
                            (internal pin)
  Destination:            u0/u1/sum_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.284ns  (logic 4.532ns (72.118%)  route 1.752ns (27.882%))
  Logic Levels:           12  (CARRY4=9 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y14          DSP48E1                      0.000     0.000 r  u0/u1/mul__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    u0/u1/mul__1_n_37
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      2.659     2.661 r  u0/u1/mul__2/P[0]
                         net (fo=2, routed)           0.845     3.506    u0/u1/mul__2_n_105
    SLICE_X54Y32         LUT2 (Prop_lut2_I0_O)        0.097     3.603 r  u0/u1/mul_carry_i_3__0/O
                         net (fo=1, routed)           0.000     3.603    u0/u1/mul_carry_i_3__0_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.005 r  u0/u1/mul_carry/CO[3]
                         net (fo=1, routed)           0.000     4.005    u0/u1/mul_carry_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.097 r  u0/u1/mul_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.097    u0/u1/mul_carry__0_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.189 r  u0/u1/mul_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.189    u0/u1/mul_carry__1_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.281 r  u0/u1/mul_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.281    u0/u1/mul_carry__2_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.373 r  u0/u1/mul_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.373    u0/u1/mul_carry__3_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     4.610 r  u0/u1/mul_carry__4/O[3]
                         net (fo=2, routed)           0.905     5.515    u0/u1/mul__3[39]
    SLICE_X53Y42         LUT4 (Prop_lut4_I0_O)        0.222     5.737 r  u0/u1/sum0_carry__4_i_1__0/O
                         net (fo=1, routed)           0.000     5.737    u0/u1/sum0_carry__4_i_1__0_n_0
    SLICE_X53Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.036 r  u0/u1/sum0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.036    u0/u1/sum0_carry__4_n_0
    SLICE_X53Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.125 r  u0/u1/sum0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.125    u0/u1/sum0_carry__5_n_0
    SLICE_X53Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     6.284 r  u0/u1/sum0_carry__6/O[0]
                         net (fo=1, routed)           0.000     6.284    u0/u1/sum0_carry__6_n_7
    SLICE_X53Y44         FDCE                                         r  u0/u1/sum_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.730     0.730 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.663     2.392    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.464 r  clock_IBUF_BUFG_inst/O
                         net (fo=1003, routed)        1.144     3.608    u0/u1/CLK
    SLICE_X53Y44         FDCE                                         r  u0/u1/sum_reg[28]/C

Slack:                    inf
  Source:                 u0/u1/mul__1/ACOUT[16]
                            (internal pin)
  Destination:            u0/u1/sum_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.270ns  (logic 4.518ns (72.056%)  route 1.752ns (27.944%))
  Logic Levels:           11  (CARRY4=8 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y14          DSP48E1                      0.000     0.000 r  u0/u1/mul__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    u0/u1/mul__1_n_37
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      2.659     2.661 r  u0/u1/mul__2/P[0]
                         net (fo=2, routed)           0.845     3.506    u0/u1/mul__2_n_105
    SLICE_X54Y32         LUT2 (Prop_lut2_I0_O)        0.097     3.603 r  u0/u1/mul_carry_i_3__0/O
                         net (fo=1, routed)           0.000     3.603    u0/u1/mul_carry_i_3__0_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.005 r  u0/u1/mul_carry/CO[3]
                         net (fo=1, routed)           0.000     4.005    u0/u1/mul_carry_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.097 r  u0/u1/mul_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.097    u0/u1/mul_carry__0_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.189 r  u0/u1/mul_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.189    u0/u1/mul_carry__1_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.281 r  u0/u1/mul_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.281    u0/u1/mul_carry__2_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.373 r  u0/u1/mul_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.373    u0/u1/mul_carry__3_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     4.610 r  u0/u1/mul_carry__4/O[3]
                         net (fo=2, routed)           0.905     5.515    u0/u1/mul__3[39]
    SLICE_X53Y42         LUT4 (Prop_lut4_I0_O)        0.222     5.737 r  u0/u1/sum0_carry__4_i_1__0/O
                         net (fo=1, routed)           0.000     5.737    u0/u1/sum0_carry__4_i_1__0_n_0
    SLICE_X53Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.036 r  u0/u1/sum0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.036    u0/u1/sum0_carry__4_n_0
    SLICE_X53Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     6.270 r  u0/u1/sum0_carry__5/O[3]
                         net (fo=1, routed)           0.000     6.270    u0/u1/sum0_carry__5_n_4
    SLICE_X53Y43         FDCE                                         r  u0/u1/sum_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.730     0.730 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.663     2.392    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.464 r  clock_IBUF_BUFG_inst/O
                         net (fo=1003, routed)        1.144     3.608    u0/u1/CLK
    SLICE_X53Y43         FDCE                                         r  u0/u1/sum_reg[27]/C

Slack:                    inf
  Source:                 u0/u1/mul__1/ACOUT[16]
                            (internal pin)
  Destination:            u0/u1/sum_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.266ns  (logic 4.514ns (72.038%)  route 1.752ns (27.962%))
  Logic Levels:           11  (CARRY4=8 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y14          DSP48E1                      0.000     0.000 r  u0/u1/mul__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    u0/u1/mul__1_n_37
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      2.659     2.661 r  u0/u1/mul__2/P[0]
                         net (fo=2, routed)           0.845     3.506    u0/u1/mul__2_n_105
    SLICE_X54Y32         LUT2 (Prop_lut2_I0_O)        0.097     3.603 r  u0/u1/mul_carry_i_3__0/O
                         net (fo=1, routed)           0.000     3.603    u0/u1/mul_carry_i_3__0_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.005 r  u0/u1/mul_carry/CO[3]
                         net (fo=1, routed)           0.000     4.005    u0/u1/mul_carry_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.097 r  u0/u1/mul_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.097    u0/u1/mul_carry__0_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.189 r  u0/u1/mul_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.189    u0/u1/mul_carry__1_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.281 r  u0/u1/mul_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.281    u0/u1/mul_carry__2_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.373 r  u0/u1/mul_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.373    u0/u1/mul_carry__3_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     4.610 r  u0/u1/mul_carry__4/O[3]
                         net (fo=2, routed)           0.905     5.515    u0/u1/mul__3[39]
    SLICE_X53Y42         LUT4 (Prop_lut4_I0_O)        0.222     5.737 r  u0/u1/sum0_carry__4_i_1__0/O
                         net (fo=1, routed)           0.000     5.737    u0/u1/sum0_carry__4_i_1__0_n_0
    SLICE_X53Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.036 r  u0/u1/sum0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.036    u0/u1/sum0_carry__4_n_0
    SLICE_X53Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.266 r  u0/u1/sum0_carry__5/O[1]
                         net (fo=1, routed)           0.000     6.266    u0/u1/sum0_carry__5_n_6
    SLICE_X53Y43         FDCE                                         r  u0/u1/sum_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.730     0.730 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.663     2.392    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.464 r  clock_IBUF_BUFG_inst/O
                         net (fo=1003, routed)        1.144     3.608    u0/u1/CLK
    SLICE_X53Y43         FDCE                                         r  u0/u1/sum_reg[25]/C

Slack:                    inf
  Source:                 u1/u0/mul__1/ACOUT[16]
                            (internal pin)
  Destination:            u1/u0/sum_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.263ns  (logic 4.421ns (70.585%)  route 1.842ns (29.415%))
  Logic Levels:           12  (CARRY4=9 DSP48E1=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y18          DSP48E1                      0.000     0.000 r  u1/u0/mul__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    u1/u0/mul__1_n_37
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[1])
                                                      2.659     2.661 r  u1/u0/mul__2/P[1]
                         net (fo=2, routed)           1.048     3.709    u1/u0/mul__2_n_104
    SLICE_X11Y46         LUT2 (Prop_lut2_I0_O)        0.097     3.806 r  u1/u0/mul_carry_i_2__1/O
                         net (fo=1, routed)           0.000     3.806    u1/u0/mul_carry_i_2__1_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     4.107 r  u1/u0/mul_carry/CO[3]
                         net (fo=1, routed)           0.000     4.107    u1/u0/mul_carry_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.196 r  u1/u0/mul_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.196    u1/u0/mul_carry__0_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.285 r  u1/u0/mul_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.285    u1/u0/mul_carry__1_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.374 r  u1/u0/mul_carry__2/CO[3]
                         net (fo=1, routed)           0.001     4.375    u1/u0/mul_carry__2_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.464 r  u1/u0/mul_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.464    u1/u0/mul_carry__3_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.553 r  u1/u0/mul_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.553    u1/u0/mul_carry__4_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     4.712 r  u1/u0/mul_carry__5/O[0]
                         net (fo=2, routed)           0.791     5.503    u1/f1/gen_ff[0].dff/p_0_in[24]
    SLICE_X10Y52         LUT6 (Prop_lut6_I0_O)        0.224     5.727 r  u1/f1/gen_ff[0].dff/sum0_carry__5_i_4__1/O
                         net (fo=1, routed)           0.000     5.727    u1/u0/sum_reg[27]_0[0]
    SLICE_X10Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     6.106 r  u1/u0/sum0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.106    u1/u0/sum0_carry__5_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     6.263 r  u1/u0/sum0_carry__6/O[0]
                         net (fo=1, routed)           0.000     6.263    u1/u0/sum0_carry__6_n_7
    SLICE_X10Y53         FDCE                                         r  u1/u0/sum_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.730     0.730 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.663     2.392    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.464 r  clock_IBUF_BUFG_inst/O
                         net (fo=1003, routed)        1.123     3.588    u1/u0/CLK
    SLICE_X10Y53         FDCE                                         r  u1/u0/sum_reg[28]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u0/u0/mul__1/ACOUT[16]
                            (internal pin)
  Destination:            u0/u0/sum_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.100ns  (logic 0.821ns (74.623%)  route 0.279ns (25.377%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT2=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y20          DSP48E1                      0.000     0.000 r  u0/u0/mul__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    u0/u0/mul__1_n_37
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[13])
                                                      0.521     0.523 r  u0/u0/mul__2/P[13]
                         net (fo=2, routed)           0.167     0.690    u0/u0/mul__2_n_92
    SLICE_X54Y52         LUT2 (Prop_lut2_I0_O)        0.045     0.735 r  u0/u0/mul_carry__2_i_2/O
                         net (fo=1, routed)           0.000     0.735    u0/u0/mul_carry__2_i_2_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.800 r  u0/u0/mul_carry__2/O[2]
                         net (fo=2, routed)           0.110     0.910    u0/u0/p_0_in[14]
    SLICE_X55Y51         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.190     1.100 r  u0/u0/sum0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.100    u0/u0/sum0_carry__2_n_4
    SLICE_X55Y51         FDCE                                         r  u0/u0/sum_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.430     0.430 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.295    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.324 r  clock_IBUF_BUFG_inst/O
                         net (fo=1003, routed)        0.833     2.157    u0/u0/CLK
    SLICE_X55Y51         FDCE                                         r  u0/u0/sum_reg[15]/C

Slack:                    inf
  Source:                 u0/u0/mul__1/ACOUT[16]
                            (internal pin)
  Destination:            u0/u0/sum_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.103ns  (logic 0.821ns (74.430%)  route 0.282ns (25.570%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT2=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y20          DSP48E1                      0.000     0.000 r  u0/u0/mul__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    u0/u0/mul__1_n_37
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[9])
                                                      0.521     0.523 r  u0/u0/mul__2/P[9]
                         net (fo=2, routed)           0.167     0.690    u0/u0/mul__2_n_96
    SLICE_X54Y51         LUT2 (Prop_lut2_I0_O)        0.045     0.735 r  u0/u0/mul_carry__1_i_2/O
                         net (fo=1, routed)           0.000     0.735    u0/u0/mul_carry__1_i_2_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.800 r  u0/u0/mul_carry__1/O[2]
                         net (fo=2, routed)           0.113     0.913    u0/u0/p_0_in[10]
    SLICE_X55Y50         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.190     1.103 r  u0/u0/sum0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.103    u0/u0/sum0_carry__1_n_4
    SLICE_X55Y50         FDCE                                         r  u0/u0/sum_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.430     0.430 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.295    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.324 r  clock_IBUF_BUFG_inst/O
                         net (fo=1003, routed)        0.833     2.157    u0/u0/CLK
    SLICE_X55Y50         FDCE                                         r  u0/u0/sum_reg[11]/C

Slack:                    inf
  Source:                 u0/u0/mul__1/ACOUT[16]
                            (internal pin)
  Destination:            u0/u0/sum_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.112ns  (logic 0.821ns (73.798%)  route 0.291ns (26.202%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT2=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y20          DSP48E1                      0.000     0.000 r  u0/u0/mul__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    u0/u0/mul__1_n_37
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[17])
                                                      0.521     0.523 r  u0/u0/mul__2/P[17]
                         net (fo=2, routed)           0.168     0.691    u0/u0/mul__2_n_88
    SLICE_X54Y53         LUT2 (Prop_lut2_I0_O)        0.045     0.736 r  u0/u0/mul_carry__3_i_2/O
                         net (fo=1, routed)           0.000     0.736    u0/u0/mul_carry__3_i_2_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.801 r  u0/u0/mul_carry__3/O[2]
                         net (fo=2, routed)           0.121     0.922    u0/u0/p_0_in[18]
    SLICE_X55Y52         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.190     1.112 r  u0/u0/sum0_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.112    u0/u0/sum0_carry__3_n_4
    SLICE_X55Y52         FDCE                                         r  u0/u0/sum_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.430     0.430 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.295    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.324 r  clock_IBUF_BUFG_inst/O
                         net (fo=1003, routed)        0.833     2.157    u0/u0/CLK
    SLICE_X55Y52         FDCE                                         r  u0/u0/sum_reg[19]/C

Slack:                    inf
  Source:                 u0/u0/mul__1/ACOUT[16]
                            (internal pin)
  Destination:            u0/u0/sum_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.113ns  (logic 0.821ns (73.777%)  route 0.292ns (26.223%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT2=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y20          DSP48E1                      0.000     0.000 r  u0/u0/mul__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    u0/u0/mul__1_n_37
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[1])
                                                      0.521     0.523 r  u0/u0/mul__2/P[1]
                         net (fo=2, routed)           0.168     0.691    u0/u0/mul__2_n_104
    SLICE_X54Y49         LUT2 (Prop_lut2_I0_O)        0.045     0.736 r  u0/u0/mul_carry_i_2/O
                         net (fo=1, routed)           0.000     0.736    u0/u0/mul_carry_i_2_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.801 r  u0/u0/mul_carry/O[2]
                         net (fo=2, routed)           0.121     0.923    u0/u0/p_0_in[2]
    SLICE_X55Y48         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.190     1.113 r  u0/u0/sum0_carry/O[3]
                         net (fo=1, routed)           0.000     1.113    u0/u0/sum0_carry_n_4
    SLICE_X55Y48         FDCE                                         r  u0/u0/sum_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.430     0.430 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.295    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.324 r  clock_IBUF_BUFG_inst/O
                         net (fo=1003, routed)        0.840     2.163    u0/u0/CLK
    SLICE_X55Y48         FDCE                                         r  u0/u0/sum_reg[3]/C

Slack:                    inf
  Source:                 u0/u0/mul__1/ACOUT[16]
                            (internal pin)
  Destination:            u0/u0/sum_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.114ns  (logic 0.821ns (73.721%)  route 0.293ns (26.279%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT2=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y20          DSP48E1                      0.000     0.000 r  u0/u0/mul__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    u0/u0/mul__1_n_37
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[5])
                                                      0.521     0.523 r  u0/u0/mul__2/P[5]
                         net (fo=2, routed)           0.168     0.691    u0/u0/mul__2_n_100
    SLICE_X54Y50         LUT2 (Prop_lut2_I0_O)        0.045     0.736 r  u0/u0/mul_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.736    u0/u0/mul_carry__0_i_2_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.801 r  u0/u0/mul_carry__0/O[2]
                         net (fo=2, routed)           0.123     0.924    u0/u0/p_0_in[6]
    SLICE_X55Y49         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.190     1.114 r  u0/u0/sum0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.114    u0/u0/sum0_carry__0_n_4
    SLICE_X55Y49         FDCE                                         r  u0/u0/sum_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.430     0.430 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.295    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.324 r  clock_IBUF_BUFG_inst/O
                         net (fo=1003, routed)        0.840     2.163    u0/u0/CLK
    SLICE_X55Y49         FDCE                                         r  u0/u0/sum_reg[7]/C

Slack:                    inf
  Source:                 u0/u0/mul__1/ACOUT[16]
                            (internal pin)
  Destination:            u0/u0/sum_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.122ns  (logic 0.805ns (71.715%)  route 0.317ns (28.285%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y20          DSP48E1                      0.000     0.000 r  u0/u0/mul__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    u0/u0/mul__1_n_37
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[17])
                                                      0.521     0.523 r  u0/u0/mul__2/P[17]
                         net (fo=2, routed)           0.168     0.691    u0/u0/mul__2_n_88
    SLICE_X54Y53         LUT2 (Prop_lut2_I0_O)        0.045     0.736 r  u0/u0/mul_carry__3_i_2/O
                         net (fo=1, routed)           0.000     0.736    u0/u0/mul_carry__3_i_2_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.801 r  u0/u0/mul_carry__3/O[2]
                         net (fo=2, routed)           0.147     0.948    u0/u0/p_0_in[18]
    SLICE_X55Y52         LUT3 (Prop_lut3_I0_O)        0.108     1.056 r  u0/u0/sum0_carry__3_i_2/O
                         net (fo=1, routed)           0.000     1.056    u0/u0/sum0_carry__3_i_2_n_0
    SLICE_X55Y52         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.122 r  u0/u0/sum0_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.122    u0/u0/sum0_carry__3_n_5
    SLICE_X55Y52         FDCE                                         r  u0/u0/sum_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.430     0.430 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.295    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.324 r  clock_IBUF_BUFG_inst/O
                         net (fo=1003, routed)        0.833     2.157    u0/u0/CLK
    SLICE_X55Y52         FDCE                                         r  u0/u0/sum_reg[18]/C

Slack:                    inf
  Source:                 u0/u0/mul__1/ACOUT[16]
                            (internal pin)
  Destination:            u0/u0/sum_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.123ns  (logic 0.805ns (71.695%)  route 0.318ns (28.305%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y20          DSP48E1                      0.000     0.000 r  u0/u0/mul__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    u0/u0/mul__1_n_37
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[1])
                                                      0.521     0.523 r  u0/u0/mul__2/P[1]
                         net (fo=2, routed)           0.168     0.691    u0/u0/mul__2_n_104
    SLICE_X54Y49         LUT2 (Prop_lut2_I0_O)        0.045     0.736 r  u0/u0/mul_carry_i_2/O
                         net (fo=1, routed)           0.000     0.736    u0/u0/mul_carry_i_2_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.801 r  u0/u0/mul_carry/O[2]
                         net (fo=2, routed)           0.147     0.949    u0/u0/p_0_in[2]
    SLICE_X55Y48         LUT3 (Prop_lut3_I0_O)        0.108     1.057 r  u0/u0/sum0_carry_i_2/O
                         net (fo=1, routed)           0.000     1.057    u0/u0/sum0_carry_i_2_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.123 r  u0/u0/sum0_carry/O[2]
                         net (fo=1, routed)           0.000     1.123    u0/u0/sum0_carry_n_5
    SLICE_X55Y48         FDCE                                         r  u0/u0/sum_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.430     0.430 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.295    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.324 r  clock_IBUF_BUFG_inst/O
                         net (fo=1003, routed)        0.840     2.163    u0/u0/CLK
    SLICE_X55Y48         FDCE                                         r  u0/u0/sum_reg[2]/C

Slack:                    inf
  Source:                 u0/u0/mul__1/ACOUT[16]
                            (internal pin)
  Destination:            u0/u0/sum_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.124ns  (logic 0.805ns (71.641%)  route 0.319ns (28.359%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y20          DSP48E1                      0.000     0.000 r  u0/u0/mul__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    u0/u0/mul__1_n_37
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[5])
                                                      0.521     0.523 r  u0/u0/mul__2/P[5]
                         net (fo=2, routed)           0.168     0.691    u0/u0/mul__2_n_100
    SLICE_X54Y50         LUT2 (Prop_lut2_I0_O)        0.045     0.736 r  u0/u0/mul_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.736    u0/u0/mul_carry__0_i_2_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.801 r  u0/u0/mul_carry__0/O[2]
                         net (fo=2, routed)           0.149     0.950    u0/u0/p_0_in[6]
    SLICE_X55Y49         LUT3 (Prop_lut3_I0_O)        0.108     1.058 r  u0/u0/sum0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.058    u0/u0/sum0_carry__0_i_2_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.124 r  u0/u0/sum0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.124    u0/u0/sum0_carry__0_n_5
    SLICE_X55Y49         FDCE                                         r  u0/u0/sum_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.430     0.430 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.295    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.324 r  clock_IBUF_BUFG_inst/O
                         net (fo=1003, routed)        0.840     2.163    u0/u0/CLK
    SLICE_X55Y49         FDCE                                         r  u0/u0/sum_reg[6]/C

Slack:                    inf
  Source:                 u0/u0/mul__1/ACOUT[16]
                            (internal pin)
  Destination:            u0/u0/sum_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.144ns  (logic 0.865ns (75.599%)  route 0.279ns (24.401%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y20          DSP48E1                      0.000     0.000 r  u0/u0/mul__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    u0/u0/mul__1_n_37
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[13])
                                                      0.521     0.523 r  u0/u0/mul__2/P[13]
                         net (fo=2, routed)           0.167     0.690    u0/u0/mul__2_n_92
    SLICE_X54Y52         LUT2 (Prop_lut2_I0_O)        0.045     0.735 r  u0/u0/mul_carry__2_i_2/O
                         net (fo=1, routed)           0.000     0.735    u0/u0/mul_carry__2_i_2_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.800 r  u0/u0/mul_carry__2/O[2]
                         net (fo=2, routed)           0.110     0.910    u0/u0/p_0_in[14]
    SLICE_X55Y51         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.180     1.090 r  u0/u0/sum0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.090    u0/u0/sum0_carry__2_n_0
    SLICE_X55Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.144 r  u0/u0/sum0_carry__3/O[0]
                         net (fo=1, routed)           0.000     1.144    u0/u0/sum0_carry__3_n_7
    SLICE_X55Y52         FDCE                                         r  u0/u0/sum_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.430     0.430 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.295    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.324 r  clock_IBUF_BUFG_inst/O
                         net (fo=1003, routed)        0.833     2.157    u0/u0/CLK
    SLICE_X55Y52         FDCE                                         r  u0/u0/sum_reg[16]/C

Slack:                    inf
  Source:                 u0/u0/mul__1/ACOUT[16]
                            (internal pin)
  Destination:            u0/u0/sum_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.147ns  (logic 0.865ns (75.411%)  route 0.282ns (24.589%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y20          DSP48E1                      0.000     0.000 r  u0/u0/mul__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    u0/u0/mul__1_n_37
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[9])
                                                      0.521     0.523 r  u0/u0/mul__2/P[9]
                         net (fo=2, routed)           0.167     0.690    u0/u0/mul__2_n_96
    SLICE_X54Y51         LUT2 (Prop_lut2_I0_O)        0.045     0.735 r  u0/u0/mul_carry__1_i_2/O
                         net (fo=1, routed)           0.000     0.735    u0/u0/mul_carry__1_i_2_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.800 r  u0/u0/mul_carry__1/O[2]
                         net (fo=2, routed)           0.113     0.913    u0/u0/p_0_in[10]
    SLICE_X55Y50         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.180     1.093 r  u0/u0/sum0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.093    u0/u0/sum0_carry__1_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.147 r  u0/u0/sum0_carry__2/O[0]
                         net (fo=1, routed)           0.000     1.147    u0/u0/sum0_carry__2_n_7
    SLICE_X55Y51         FDCE                                         r  u0/u0/sum_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    C9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C9                   IBUF (Prop_ibuf_I_O)         0.430     0.430 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.295    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.324 r  clock_IBUF_BUFG_inst/O
                         net (fo=1003, routed)        0.833     2.157    u0/u0/CLK
    SLICE_X55Y51         FDCE                                         r  u0/u0/sum_reg[12]/C





