/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/apbtoaes_submodules/host_interface,0.25,0.21,0.00,0,0.00,0.00,0.00,0.520
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/apbtoaes_submodules/data_swap,0.08,0.06,0.00,0,0.00,0.00,0.00,0.000
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/apbtoaes_submodules/control_unit,0.14,0.11,0.00,0,0.00,0.00,0.00,0.554
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/apbtoaes_submodules/key_expander,0.37,0.31,0.00,0,0.00,0.00,0.00,0.077
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath,4.50,3.37,0.00,0,0.00,0.00,0.00,51.751
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/apbtoaes_submodules/aes_core,4.35,3.39,0.00,0,0.00,0.00,0.00,48.037
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/apbtoaes,4.59,3.75,0.00,0,0.00,0.00,0.00,47.395
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/apbtoaes_submodules/mix_columns,0.22,0.18,0.00,0,0.00,0.00,0.00,0.592
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8,0.11,0.10,0.00,0,0.00,0.00,0.00,2.074
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox,0.41,0.36,0.00,0,0.00,0.00,0.00,8.061
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/cavlc_submodules/cavlc_len_gen,0.02,0.02,0.00,0,0.00,0.00,0.00,0.016
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/ca_prng,0.21,0.18,0.00,0,0.00,0.00,0.00,1.398
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/cavlc_submodules/cavlc_fsm,0.10,0.08,0.00,0,0.00,0.00,0.00,0.234
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/cavlc,1.73,1.28,0.00,0,0.00,0.00,0.00,4.354
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/cavlc_submodules/cavlc_read_run_befores,0.57,0.48,0.00,0,0.00,0.00,0.00,2.488
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/cavlc_submodules/cavlc_read_levels,0.62,0.39,0.00,0,0.00,0.00,0.00,2.435
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/cavlc_submodules/cavlc_read_total_coeffs,0.35,0.29,0.00,0,0.00,0.00,0.00,0.564
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/cfg_crc,0,0,0.00,0,0.00,0.00,0.00,0.013
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/cavlc_submodules/cavlc_read_total_zeros,0.21,0.18,0.00,0,0.00,0.00,0.00,0.245
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/cr_div_submodules/cr_div,0.67,0.48,0.37,0,0.00,3.18,0.00,6.912
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/crcahb_submodules/crc_comb,0.02,0.02,0.00,0,0.00,0.00,0.00,0.000
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/crcahb_submodules/crc_control_unit,0.06,0.05,0.00,0,0.00,0.00,0.00,0.331
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/crcahb,0.92,0.75,0.00,0,0.00,0.00,0.00,4.761
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath,0.74,0.59,0.00,0,0.00,0.00,0.00,9.231
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/crcahb_submodules/crc_parallel,0.25,0.21,0.00,0,0.00,0.00,0.00,2.351
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/crcahb_submodules/host_interface,0.11,0.10,0.00,0,0.00,0.00,0.00,0.319
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/double_fpu_submodules/fpu_add,1.15,0.69,0.00,0,0.00,0.00,0.00,16.437
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/double_fpu_submodules/fpu_div,2.83,2.32,0.00,0,0.00,0.00,0.00,23.892
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/double_fpu_submodules/fpu_exceptions,0.82,0.55,0.00,0,0.00,0.00,0.00,6.794
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/double_fpu_submodules/fpu_mul,3.17,2.63,0.00,0,0.00,4.09,0.00,62.895
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/double_fpu,10.70,8.15,0.00,0,0.00,4.09,0.00,41.607
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/double_fpu_submodules/fpu_round,0.32,0.11,0.00,0,0.00,0.00,0.00,3.858
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/dpll-isdn,0.11,0.08,0.00,0,0.00,0.00,0.00,0.782
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/dpll-isdn_submodules/freqdivider,0.03,0.02,0.00,0,0.00,0.00,0.00,0.216
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/double_fpu_submodules/fpu_sub,1.95,1.55,0.00,0,0.00,0.00,0.00,26.147
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/dpll-isdn_submodules/phasecomparator,0,0,0.00,0,0.00,0.00,0.00,0.009
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/dpll-isdn_submodules/randomwalkfilter,0.03,0.02,0.00,0,0.00,0.00,0.00,0.332
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/dpll-isdn_submodules/variableresetrandomwalkfilter,0.08,0.07,0.00,0,0.00,0.00,0.00,0.751
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_cn,0.53,0.29,0.00,0,0.00,0.00,0.00,4.650
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_edgetable,0.09,0.03,0.00,0,3.21,0.00,0.00,8.793
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_muxreg,0,0,0.00,0,0.00,0.00,0.00,0.002
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol,0.62,0.39,0.11,0,0.00,0.00,0.00,4.642
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_ram_behav,0.02,0,0.02,0,0.00,0.00,0.00,0.265
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/ecg_submodules/f3_add,0,0,0.00,0,0.00,0.00,0.00,0.000
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vn,0.35,0.15,0.00,0,0.00,0.00,0.00,2.324
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster,0.73,0.41,0.00,0,0.71,0.00,0.00,12.774
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle,4.45,4.07,0.00,0,0.00,0.00,0.00,31.440
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/ecg_submodules/f3_mult,0,0,0.00,0,0.00,0.00,0.00,0.000
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/ecg_submodules/f3_sub,0,0,0.00,0,0.00,0.00,0.00,0.000
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/ecg_submodules/f3m_add,0.22,0.18,0.00,0,0.00,0.00,0.00,0.000
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/ecg_submodules/f3m_cubic,0.23,0.20,0.00,0,0.00,0.00,0.00,0.000
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/ecg_submodules/f3m_inv,4.10,2.98,0.00,0,0.00,0.00,0.00,16.764
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/ecg_submodules/f3m_mult,2.17,1.48,0.00,0,0.00,0.00,0.00,19.827
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/ecg_submodules/f3m_sub,0.22,0.18,0.00,0,0.00,0.00,0.00,0.000
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/ecg_submodules/func1,0.41,0.37,0.00,0,0.00,0.00,0.00,0.873
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/ecg,19.59,14.91,0.07,0,0.00,0.00,0.00,96.282
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/ecg_submodules/func2,0.00,0.00,0.00,0,0.00,0.00,0.00,0.000
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/ecg_submodules/func3,0,0,0.00,0,0.00,0.00,0.00,0.000
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/ecg_submodules/func5,0,0,0.00,0,0.00,0.00,0.00,0.000
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/ecg_submodules/func4,0.43,0.37,0.00,0,0.00,0.00,0.00,0.000
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/ecg_submodules/func10,6.69,5.02,0.00,0,0.00,0.00,0.00,35.352
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/ecg_submodules/func6,0,0,0.00,0,0.00,0.00,0.00,0.004
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/ecg_submodules/func7,0,0,0.00,0,0.00,0.00,0.00,0.000
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/ecg_submodules/func11,9.67,7.06,0.00,0,0.00,0.00,0.00,34.352
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/ecg_submodules/func9,0.80,0.73,0.00,0,0.00,0.00,0.00,0.000
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/ecg_submodules/func8,1.17,0.93,0.00,0,0.00,0.00,0.00,3.417
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/fast_antilog,0.10,0.08,0.00,0,0.36,0.00,0.00,3.122
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/fpga-median,1.62,1.42,0.00,0,0.00,0.00,0.00,21.588
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/fpga-median_submodules/state_machine,0.24,0.17,0.00,0,0.00,0.00,0.00,1.626
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/gng,0.72,0.43,0.11,0,0.71,0.91,0.00,18.421
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/gng_submodules/gng_coef,0.38,0.37,0.00,0,0.00,0.00,0.00,0.967
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/gng_submodules/gng_ctg,0.35,0.19,0.00,0,0.00,0.00,0.00,6.110
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/ecg_submodules/point_add,18.47,13.92,0.07,0,0.00,0.00,0.00,55.056
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/gng_submodules/gng_interp,0.42,0.24,0.11,0,0.71,0.91,0.00,8.763
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/gng_submodules/gng_smul_16_18,0.00,0.00,0.00,0,0.00,0.45,0.00,1.074
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/gng_submodules/gng_lzd,0.13,0.10,0.00,0,0.00,0.00,0.00,0.109
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/gng_submodules/gng_smul_16_18_sadd_37,0.00,0.00,0.00,0,0.00,0.45,0.00,0.987
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_basic_fifo,0.46,0.20,0.00,0,0.00,0.00,0.00,1.926
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_breq_fifos,1.27,0.56,0.00,0,0.00,0.00,0.00,7.720
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_breq_fifos_cntl,0.35,0.30,0.00,0,0.00,0.00,0.00,1.318
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/mod3_calc,0,0,0.00,0,0.00,0.00,0.00,0.018
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/mod3_calc_submodules/mod3_adder,0,0,0.00,0,0.00,0.00,0.00,0.000
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_broad_cntl,0.07,0.05,0.00,0,0.00,0.00,0.00,0.248
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/mod3_calc_submodules/type_conv,0,0,0.00,0,0.00,0.00,0.00,0.000
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/nlprg,0.02,0,0.00,0,0.00,0.00,0.00,0.128
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/pairing_submodules/f32m_add,0.41,0.36,0.00,0,0.00,0.00,0.00,0.000
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/pairing_submodules/f32m_add3,0.80,0.73,0.00,0,0.00,0.00,0.00,0.000
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/pairing_submodules/f32m_add4,1.46,1.09,0.00,0,0.00,0.00,0.00,2.412
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/pairing_submodules/f32m_cubic,0.68,0.39,0.00,0,0.00,0.00,0.00,5.393
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/pairing_submodules/f32m_mux6,2.92,2.19,0.00,0,0.00,0.00,0.00,2.387
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/pairing_submodules/f32m_mult,5.21,3.14,0.00,0,0.00,0.00,0.00,9.099
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/pairing_submodules/f32m_sub,0.41,0.36,0.00,0,0.00,0.00,0.00,0.000
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/pairing_submodules/f33m_add,1.21,1.09,0.00,0,0.00,0.00,0.00,0.000
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mux2,1.21,1.09,0.00,0,0.00,0.00,0.00,0.000
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/pairing_submodules/duursma_lee_algo,29.77,18.07,0.01,0,0.00,0.00,0.00,81.908
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult,8.49,5.87,0.00,0,0.00,0.00,0.00,11.052
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2,12.88,8.07,0.00,0,0.00,0.00,0.00,22.650
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult3,13.98,8.07,0.00,0,0.00,0.00,0.00,12.996
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mux3,1.21,1.09,0.00,0,0.00,0.00,0.00,0.000
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/pairing_submodules/f33m_inv,21.42,13.38,0.00,0,0.00,0.00,0.00,45.647
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/pairing_submodules/f3_add1,0,0,0.00,0,0.00,0.00,0.00,0.000
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/pairing_submodules/f36m_cubic,3.86,2.27,0.00,0,0.00,0.00,0.00,26.072
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/pairing_submodules/f3m_add3,0.41,0.36,0.00,0,0.00,0.00,0.00,0.000
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/pairing_submodules/f3m_add4,0.73,0.55,0.00,0,0.00,0.00,0.00,1.243
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/pairing_submodules/f3m_mux3,0.41,0.36,0.00,0,0.00,0.00,0.00,0.000
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/pairing_submodules/f3m_mult3,3.93,2.22,0.00,0,0.00,0.00,0.00,7.741
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/pairing_submodules/f3m_mux6,1.46,1.09,0.00,0,0.00,0.00,0.00,1.194
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/pairing_submodules/f3m_nine,0.56,0.43,0.00,0,0.00,0.00,0.00,3.247
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/pairing_submodules/f36m_mult,19.89,12.63,0.00,0,0.00,0.00,0.00,22.597
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/FSM,0.86,0.09,0.00,0,0.00,0.00,0.00,5.601
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/const_,0.02,0.01,0.00,0,0.00,0.00,0.00,0.105
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/PPG,1.23,1.11,0.00,0,0.00,0.00,0.00,0.000
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/f3m_add,1.23,1.11,0.00,0,0.00,0.00,0.00,0.000
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/mod_p,0,0,0.00,0,0.00,0.00,0.00,0.000
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/muxer,2.42,2.23,0.00,0,0.00,0.00,0.00,0.000
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/rom,0.00,0.00,0.00,0,0.36,0.00,0.00,2.044
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/ram,0.00,0.00,0.00,0,23.57,0.00,0.00,157.936
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/select,0.02,0.01,0.00,0,0.00,0.00,0.00,0.000
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing,25.20,18.80,0.00,0,23.93,0.00,0.00,358.782
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/trigonometric_functions_in_double_fpu_submodules/cosecant_lut,0.26,0.22,0.00,0,0.00,0.00,0.00,0.910
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/trigonometric_functions_in_double_fpu,2.92,2.28,0.00,0,0.00,0.00,0.00,29.206
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/trigonometric_functions_in_double_fpu_submodules/dividor,0.41,0.34,0.00,0,0.00,0.00,0.00,3.256
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/pairing_submodules/second_part,43.74,28.45,0.00,0,0.00,0.00,0.00,62.454
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly,0.06,0.05,0.00,0,0.00,0.00,0.00,0.427
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly_noFF,0.07,0.05,0.00,0,0.00,0.00,0.00,0.096
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_1d_x8,0.66,0.41,0.00,0,0.00,0.00,0.00,3.991
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/vedic8x8,0.25,0.20,0.00,0,0.00,0.00,0.00,1.180
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/tiny,22.31,17.69,0.00,0,23.93,0.00,0.00,333.698
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/vedic8x8_submodules/full_adder,0,0,0.00,0,0.00,0.00,0.00,0.000
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/vedic8x8_submodules/half_adder,0,0,0.00,0,0.00,0.00,0.00,0.000
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/vedic8x8_submodules/ripple_adder_12bit,0.05,0.05,0.00,0,0.00,0.00,0.00,0.108
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/vedic8x8_submodules/ripple_adder_4bit,0.02,0.01,0.00,0,0.00,0.00,0.00,0.019
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/vedic8x8_submodules/ripple_adder_6bit,0.03,0.02,0.00,0,0.00,0.00,0.00,0.034
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/vedic8x8_submodules/vedic2x2,0,0,0.00,0,0.00,0.00,0.00,0.000
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/vedic8x8_submodules/ripple_adder_8bit,0.03,0.02,0.00,0,0.00,0.00,0.00,0.046
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/vedic8x8_submodules/vedic4x4,0.04,0.04,0.00,0,0.00,0.00,0.00,0.061
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder_submodules/bmc000,0,0,0.00,0,0.00,0.00,0.00,0.000
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder_submodules/ACS,0.06,0.05,0.00,0,0.00,0.00,0.00,0.152
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder_submodules/encoder,0.02,0,0.00,0,0.00,0.00,0.00,0.016
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder_submodules/mem,0.00,0.00,0.00,0,0.36,0.00,0.00,1.239
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder_submodules/mem_disp,0.00,0.00,0.00,0,0.36,0.00,0.00,1.096
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder_submodules/tbu,0.03,0.02,0.00,0,0.00,0.00,0.00,0.132
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/DataTransferUnit,2.86,0.82,0.09,0,22.86,0.00,0.00,96.608
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl,1.32,0.76,0.45,0,0.00,0.00,0.00,8.777
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/MarshallerController,1.16,0.59,0.00,0,0.00,0.00,0.00,7.277
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/addr_fifo,0.04,0.02,0.00,0,0.36,0.00,0.00,2.121
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/assemble,0.08,0.06,0.00,0,0.00,0.00,0.00,0.102
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/div_24b,3.97,3.54,0.00,0,0.00,0.00,0.00,55.353
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/dual_port_ram,0.00,0.00,0.00,0,5.36,0.00,0.00,31.014
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/exponent,0.03,0.02,0.00,0,0.00,0.00,0.00,0.062
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/flag,0,0,0.00,0,0.00,0.00,0.00,0.000
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/fpu_add,1.38,1.24,0.00,0,0.00,0.00,0.00,13.572
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/fpmul,1.42,1.28,0.00,0,0.00,0.91,0.00,19.068
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/fpu_div,4.62,4.17,0.00,0,0.00,0.00,0.00,63.389
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/memcmd_fifo,0.04,0.02,0.00,0,0.71,0.00,0.00,4.105
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/multiply_a,0.00,0.00,0.00,0,0.00,0.91,0.00,1.724
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/mult_add,2.77,2.35,0.00,0,0.00,0.91,0.00,33.311
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/normalize,0.12,0.09,0.00,0,0.00,0.00,0.00,0.000
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/prenorm,0.45,0.38,0.00,0,0.00,0.00,0.00,1.206
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/preprocess,0.07,0.05,0.00,0,0.00,0.00,0.00,0.018
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/ram,0.00,0.00,0.00,0,10.36,0.00,0.00,62.188
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/rfifo,1.54,0.05,0.00,0,1.43,0.00,0.00,9.753
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/round,0.21,0.13,0.00,0,0.00,0.00,0.00,0.220
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/shift,0.47,0.43,0.00,0,0.00,0.00,0.00,2.301
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/special,0.11,0.09,0.00,0,0.00,0.00,0.00,0.162
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/top_ram,0.05,0.00,0.14,0,0.00,0.00,0.00,1.239
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/wfifo,0.53,0.51,0.00,0,20.36,0.00,0.00,87.846
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/DataTransferUnit,6.83,1.54,0.09,0,43.21,0.00,0.00,174.446
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU,93.14,87.29,0.52,0,41.43,29.09,0.00,1924.709
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/LU32PEEng,96.81,89.89,0.60,0,64.29,29.09,0.00,2007.674
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/MarshallerController,1.11,0.60,0.00,0,0.00,0.00,0.00,7.124
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/addr_fifo,0.04,0.02,0.00,0,0.36,0.00,0.00,2.131
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/ram,0.00,0.00,0.00,0,20.36,0.00,0.00,122.240
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/rfifo,2.92,0.08,0.00,0,1.43,0.00,0.00,11.408
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/top_ram,0.05,0.00,0.14,0,0.00,0.00,0.00,1.239
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/wfifo,1.32,1.13,0.00,0,40.71,0.00,0.00,180.413
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/DataTransferUnit,1.20,0.37,0.09,0,7.86,0.00,0.00,52.669
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LUControl,0.97,0.66,0.28,0,0.00,0.00,0.00,6.150
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/MarshallerController,1.14,0.57,0.00,0,0.00,0.00,0.00,7.516
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/addr_fifo,0.04,0.02,0.00,0,0.36,0.00,0.00,2.097
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/fpmul,1.35,1.25,0.00,0,0.00,0.91,0.00,18.439
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/mult_add,2.77,2.35,0.00,0,0.00,0.91,0.00,33.311
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/ram,0.00,0.00,0.00,0,2.86,0.00,0.00,17.179
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/LU8PEEng,31.99,26.97,0.55,0,19.29,7.27,0.00,605.495
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/rfifo,0.36,0.03,0.00,0,1.43,0.00,0.00,9.715
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/top_ram,0.05,0.00,0.14,0,0.00,0.00,0.00,1.239
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU,30.08,25.54,0.48,0,11.43,7.27,0.00,540.864
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/wfifo,0.18,0.14,0.00,0,5.36,0.00,0.00,30.574
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_alu,0.39,0.32,0.00,0,0.00,0.00,0.00,0.977
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_barrel_shift,1.02,0.84,0.00,0,0.00,0.00,0.00,4.080
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_coprocessor,0.40,0.14,0.00,0,0.00,0.00,0.00,1.339
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_dcache,2.62,2.15,0,0,7.14,0.00,0.00,9.021
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_multiply,0.35,0.29,0.00,0,0.00,0.00,0.00,1.279
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode,1.88,1.28,0.00,0,0.00,0.00,0.00,10.964
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem,3.03,2.46,0,0,7.14,0.00,0.00,9.380
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute,6.60,5.52,0.00,0,0.00,0.00,0.00,40.921
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_shifter_full,0.68,0.59,0.00,0,0.00,0.00,0.00,1.891
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank,5.96,3.28,0.00,0,0.00,0.00,0.00,14.479
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_shifter_quick,0.36,0.30,0.00,0,0.00,0.00,0.00,0.608
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/arm_core_submodules/single_port_ram_128_8,0.00,0.00,0.00,0,1.43,0.00,0.00,5.677
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/arm_core_submodules/single_port_ram_21_8,0.00,0.00,0.00,0,0.36,0.00,0.00,1.405
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_write_back,0.08,0,0.00,0,0.00,0.00,0.00,0.660
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/bgm_submodules/add_sub27,0.05,0.05,0.00,0,0.00,0.00,0.00,0.042
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/bgm_submodules/b_left_shifter,0.30,0.24,0.00,0,0.00,0.00,0.00,0.868
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/bgm_submodules/b_left_shifter_new,0.36,0.29,0.00,0,0.00,0.00,0.00,1.106
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/bgm_submodules/delay5,0.08,0.00,0.00,0,0.00,0.00,0.00,0.514
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/bgm_submodules/b_right_shifter_new,0.17,0.12,0.00,0,0.00,0.00,0.00,0.376
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/bgm_submodules/except,0.06,0.05,0.00,0,0.00,0.00,0.00,0.422
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/bgm,25.61,19.73,0.39,0,0.00,10.00,0.00,278.439
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/bgm_submodules/mul_r2,0.04,0.00,0.00,0,0.00,0.91,0.00,2.021
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/bgm_submodules/fpu_add,1.38,1.05,0.00,0,0.00,0.00,0.00,12.264
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/bgm_submodules/pre_norm,0.56,0.48,0.00,0,0.00,0.00,0.00,3.402
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/bgm_submodules/pre_norm_fmul,0.20,0.14,0.00,0,0.00,0.00,0.00,1.017
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/bgm_submodules/post_norm,2.19,1.86,0.00,0,0.00,0.00,0.00,9.983
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/bgm_submodules/pri_encoder,0.09,0.08,0.00,0,0.00,0.00,0.00,0.097
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/blob_merge_submodules/divider,0.38,0.30,0.00,0,0.00,0.00,0.00,3.787
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/blob_merge,11.52,10.26,0.00,0,0.00,0.00,0.00,7.199
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/boundtop,1.07,0.41,0.00,0,0.00,0.00,0.00,2.320
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller,1.41,0.38,0.00,0,0.00,0.00,0.00,3.974
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/boundtop_submodules/listhandler,0.27,0.15,0.00,0,0.00,0.00,0.00,0.712
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/boundtop_submodules/onlyonecycle,0.02,0,0.00,0,0.00,0.00,0.00,0.011
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/boundtop_submodules/rayinterface,0.15,0.02,0.00,0,0.00,0.00,0.00,1.161
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/boundtop_submodules/resultcounter,0.02,0.01,0.00,0,0.00,0.00,0.00,0.098
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/boundtop_submodules/resultinterface,0.99,0.02,0.00,0,0.00,0.00,0.00,3.453
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/boundtop_submodules/single_port_ram,0.00,0.00,0.00,0,2.86,0.00,0.00,16.041
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/boundtop_submodules/resulttransmit,0.29,0.19,0.00,0,0.00,0.00,0.00,0.885
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/boundtop_submodules/spram,0.05,0.00,0.00,0,0.00,0.00,0.00,0.458
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/boundtop_submodules/spramblock,0.07,0,0.18,0,0.00,0.00,0.00,0.690
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/boundtop_submodules/sortedstack,1.02,0.90,0.00,0,0.00,0.00,0.00,6.055
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/boundtop_submodules/sramcontroller,0.58,0.15,0.00,0,0.00,0.00,0.00,1.647
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/boundtop_submodules/vblockramcontroller,0.25,0.03,0.18,0,0.00,0.00,0.00,1.136
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/ch_intrinsics,0.19,0.05,0.00,0,0.00,0.00,0.00,0.811
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/ch_intrinsics_submodules/memory_controller,0.08,0.04,0.05,0,0.00,0.00,0.00,0.240
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/diffeq2,0.56,0.41,0.00,0,0.00,4.09,0.00,14.702
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/diffeq1,0.85,0.72,0.00,0,0.00,4.09,0.00,20.306
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/ExpLUT,0.11,0.09,0.00,0,0.00,0.00,0.00,0.039
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FP8LUT2,0.11,0.09,0.00,0,0.00,0.00,0.00,0.042
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub,0.41,0.30,0.02,0,0.00,0.00,0.00,3.382
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_AlignModule,0.08,0.07,0.00,0,0.00,0.00,0.00,0.122
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/attention_layer,20.01,16.19,0,0,64.64,47.27,0.00,509.021
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_AlignShift1,0.03,0.02,0.00,0,0.00,0.00,0.00,0.000
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_AlignShift2,0.03,0.02,0.00,0,0.00,0.00,0.00,0.000
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_ExceptionModule,0,0,0.00,0,0.00,0.00,0.00,0.000
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeModule,0.02,0.02,0.00,0,0.00,0.00,0.00,0.019
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_ExecutionModule,0.07,0.05,0.00,0,0.00,0.00,0.00,0.120
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1,0.07,0.05,0.00,0,0.00,0.00,0.00,0.075
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift2,0.05,0.03,0.00,0,0.00,0.00,0.00,0.051
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_PrealignModule,0.07,0.04,0.00,0,0.00,0.00,0.00,0.034
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_RoundModule,0.05,0.04,0.00,0,0.00,0.00,0.00,0.048
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPLUT1,0.04,0.03,0.00,0,0.00,0.00,0.00,0.000
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/align,0.03,0.03,0.00,0,0.00,0.00,0.00,0.010
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/align_t,0.02,0.01,0.00,0,0.00,0.00,0.00,0.000
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/am_shift,0.08,0.06,0.00,0,0.00,0.00,0.00,0.130
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/am_shift_t,0.16,0.13,0.00,0,0.00,0.00,0.00,0.270
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/comparator,0.17,0.15,0.00,0,0.00,0.00,0.00,0.287
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/dpram_small,0.00,0.00,0.00,0,0.36,0.00,0.00,2.077
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/dpram,0.00,0.00,0.00,0,20.36,0.00,0.00,118.222
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/dpram_t,0.00,0.00,0.00,0,10.36,0.00,0.00,60.151
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/exception,0.05,0.02,0.00,0,0.00,0.00,0.00,0.023
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/expunit,0.23,0.17,0.00,0,0.00,0.45,0.00,2.300
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/final_out,0.05,0.04,0.00,0,0.00,0.00,0.00,0.053
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/final_out_t,0.04,0.03,0.00,0,0.00,0.00,0.00,0.034
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/fixed_point_addsub,0.10,0.09,0.00,0,0.00,0.00,0.00,0.289
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/float_to_int_fp16,0.17,0.14,0.00,0,0.00,0.00,0.00,0.307
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/lzc,0.04,0.03,0.00,0,0.00,0.00,0.00,0.038
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/int_to_float_fp16,0.21,0.18,0.00,0,0.00,0.00,0.00,0.857
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit,0.77,0.58,0,0,0.36,0.00,0.00,7.396
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/mode2_sub,0.26,0.21,0.00,0,0.00,0.00,0.00,0.928
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/mode1_max_tree,0.70,0.63,0.00,0,0.00,0.00,0.00,3.267
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/mode3_exp,0.86,0.69,0.00,0,0.00,1.82,0.00,8.484
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/mode4_adder_tree,0.25,0.18,0.00,0,0.00,0.00,0.00,2.106
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/mode5_ln,0.78,0.57,0,0,0.36,0.00,0.00,7.384
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/qadd2,0.03,0.03,0.00,0,0.00,0.00,0.00,0.020
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/signedmul,0.14,0.11,0.00,0,0.00,0.45,0.00,1.743
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/sub2,0,0,0.00,0,0.00,0.00,0.00,0.000
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax,4.50,3.41,0,0,0.36,3.64,0.00,42.906
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/sub_t,0.02,0,0.00,0,0.00,0.00,0.00,0.000
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/two_comp_t,0.05,0.05,0.00,0,0.00,0.00,0.00,0.018
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/vecmat_add,1.90,1.90,0.00,0,0.00,0.00,0.00,14.010
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/vecmat_add_32,0.94,0.93,0.00,0,0.00,0.00,0.00,6.829
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/vecmat_mul_32,4.11,3.43,0.00,0,0.00,14.55,0.00,54.135
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/vecmat_mul,8.14,6.86,0.00,0,0.00,29.09,0.00,109.053
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram,0.26,0.24,0.00,0,1.43,0.00,0.00,11.438
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram_2,2.28,1.95,0.00,0,11.43,0.00,0.00,86.296
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1,16.68,15.51,0.64,0,0.00,0.00,0.00,262.704
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2,19.04,17.57,1.10,0,0.00,0.00,0.00,312.791
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0,4.75,3.33,0.92,0,0.00,0.00,0.00,67.031
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/bnn_submodules/myproject_mul_16s_10ns_26_2_0,0,0,0.00,0,0.00,0.00,0.00,0.005
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s,41.11,35.03,2.71,0,0.00,0.00,0.00,636.335
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/bnn_submodules/myproject_mul_16s_10ns_26_2_0_MulnS_4,0.00,0.00,0.00,0,0.00,0.45,0.00,0.980
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/bnn,82.41,67.94,4.79,0,0.00,56.82,0.00,1457.979
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/bnn_submodules/myproject_mul_16s_11ns_26_2_0,0,0,0.00,0,0.00,0.00,0.00,0.005
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/bnn_submodules/myproject_mul_16s_11ns_26_2_0_MulnS_1,0.00,0.00,0.00,0,0.00,0.45,0.00,1.015
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/bnn_submodules/myproject_mul_16s_12ns_26_2_0,0,0,0.00,0,0.00,0.00,0.00,0.005
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/bnn_submodules/myproject_mul_16s_12ns_26_2_0_MulnS_0,0.00,0.00,0.00,0,0.00,0.45,0.00,1.030
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/bnn_submodules/myproject_mul_16s_13ns_26_2_0,0,0,0.00,0,0.00,0.00,0.00,0.005
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/bnn_submodules/myproject_mul_16s_13ns_26_2_0_MulnS_2,0.00,0.00,0.00,0,0.00,0.45,0.00,1.035
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/bnn_submodules/myproject_mul_16s_8ns_24_2_0,0,0,0.00,0,0.00,0.00,0.00,0.005
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/bnn_submodules/myproject_mul_16s_8ns_24_2_0_MulnS_5,0.00,0.00,0.00,0,0.00,0.45,0.00,0.966
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/bnn_submodules/myproject_mul_16s_9ns_25_2_0,0,0,0.00,0,0.00,0.00,0.00,0.005
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/bnn_submodules/myproject_mul_16s_9ns_25_2_0_MulnS_3,0.00,0.00,0.00,0,0.00,0.45,0.00,0.973
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1,4.29,2.08,0.00,0,0.00,27.73,0.00,93.952
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2,2.07,0.99,0.00,0,0.00,14.09,0.00,49.990
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s,2.17,1.03,0.00,0,0.00,13.18,0.00,48.941
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_ap_fixed_ap_fixed_config16_0_0_0_0_0_0_0_0_0_0,0.36,0.16,0.00,0,0.00,1.82,0.00,6.689
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/bnn_submodules/relu_max_ap_fixed_ap_fixed_1_relu1_config13_s,0.58,0.53,0.00,0,0.00,0.00,0.00,0.170
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/bnn_submodules/relu_max_ap_fixed_ap_fixed_1_relu1_config5_s,1.12,1.05,0.00,0,0.00,0.00,0.00,0.344
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/abs_unit_18,0.05,0.03,0.00,0,0.00,0.00,0.00,0.300
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/addfxp_18_1,0.04,0.03,0.00,0,0.00,0.00,0.00,0.315
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1,34.02,14.84,1.79,0,0.00,66.36,0.00,297.690
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock88206_18,2.53,1.45,0.57,0,0.00,6.36,0.00,43.713
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock89324_18,1.95,1.08,0.00,0,0.00,0.00,0.00,16.817
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1,24.94,7.77,3.51,0,0.00,55.45,0.00,373.009
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/counter_20_1,0.08,0,0.00,0,0.00,0.00,0.00,0.305
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18,3.92,2.54,0.63,0,0.00,6.36,0.00,65.577
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dsp_signed_mac_18_13_23_32,0,0.00,0.00,0,0.00,0.45,0.00,1.096
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dsp_signed_mult_18x18_unit_18_18_1,0.02,0.00,0.00,0,0.00,0.91,0.00,2.211
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dsp_signed_mult_18x18_unit_18_36_0,0,0.00,0.00,0,0.00,0.91,0.00,2.146
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dual_port_ram,0.00,0.00,0.00,0,5.71,0.00,0.00,33.193
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_9,0.70,0.31,0.00,0,0.00,0.00,0.00,8.138
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48,3.65,1.63,0.00,0,0.00,0.00,0.00,26.348
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_1810_9_1,1.12,0.17,0.00,0,0.00,4.09,0.00,26.006
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_sub_core_18_18_9,0.70,0.31,0.00,0,0.00,0.00,0.00,8.138
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1,5.68,0.90,0.00,0,0.00,21.82,0.00,113.741
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/fp_rounding_unit_1_32_11,0.10,0.02,0.00,0,0.00,0.00,0.00,1.103
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/fp_rounding_unit_1_37_10,0.14,0.03,0.00,0,0.00,0.00,0.00,1.446
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/multfix_alt_dsp_18,0.00,0.00,0.00,0,0.00,0.91,0.00,2.130
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1,27.53,14.35,4.98,0,0.00,43.64,0.00,319.167
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1,39.51,16.41,4.87,0,0.00,69.09,0.00,584.841
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/pipelined_input_18_3_16,1.83,1.36,0.00,0,0.00,0.00,0.00,17.637
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42,39.30,16.38,4.87,0,0.00,69.09,0.00,590.798
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1,15.62,10.99,0.00,0,0.00,21.82,0.00,150.649
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/ram_288_0_42,0.00,0.00,0.00,0,2.86,0.00,0.00,17.179
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shiftRegFIFO_2_1,0,0,0.00,0,0.00,0.00,0.00,0.002
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shiftRegFIFO_5_1,0.02,0.00,0.00,0,0.00,0.00,0.00,0.091
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_16_1,0.56,0.00,0.00,0,0.00,0.00,0.00,3.610
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_16_3,1.55,0.00,0.00,0,0.00,0.00,0.00,16.508
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_48_10,2.21,0.81,2.76,0,0.00,0.00,0.00,23.962
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_48_14,2.22,0.81,2.76,0,0.00,0.00,0.00,23.964
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_48_3,4.68,0.00,0.00,0,0.00,0.00,0.00,27.716
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_48_6,2.20,0.81,2.76,0,0.00,0.00,0.00,23.882
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_910,0.43,0.15,0.52,0,0.00,0.00,0.00,7.715
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_unit_12,0,0,0.00,0,0.00,0.00,0.00,0.006
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_unit_18_1,0.03,0.00,0.00,0,0.00,0.00,0.00,0.276
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_unit_18_10,0.06,0.02,0.06,0,0.00,0.00,0.00,0.964
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_unit_18_14,0.06,0.02,0.06,0,0.00,0.00,0.00,1.020
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_unit_18_18,0.08,0.02,0.06,0,0.00,0.00,0.00,1.092
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_unit_18_3,0.12,0.00,0.00,0,0.00,0.00,0.00,0.832
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_unit_18_6,0.05,0.02,0.06,0,0.00,0.00,0.00,0.910
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_unit_1_3,0,0.00,0.00,0,0.00,0.00,0.00,0.004
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/single_port_ram,0.00,0.00,0.00,0,2.86,0.00,0.00,16.697
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/sigmoid_core_18_18_10_32_1,0.28,0.20,0.00,0,0.00,0.45,0.00,2.491
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/stage1_parameter_buffer_18_3_16_42_2688,0.00,0.00,0.00,0,0.00,0.00,0.00,0.000
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/stage2_Ct_buffer_18_3_16_64,0.13,0.02,0.00,0,8.57,0.00,0.00,78.441
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/stage2_mt_buffer_18_3_16_64_32,0.28,0.06,0.00,0,2.86,0.00,0.00,26.989
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/stage2_parameter_buffer_18_3_16_64,0.00,0.00,0.00,0,0.00,0.00,0.00,0.000
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/stage3_parameter_buffer_18_3_16_64_2048,0.00,0.00,0.00,0,0.00,0.00,0.00,0.000
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/stage3_X_Y_buffer_18_16_3_10_32_64,0.91,0.62,0.00,0,2.86,0.00,0.00,19.284
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/sum_complex_vector_unit_18_18_16_42,1.29,1.12,0.00,0,0.00,0.00,0.00,8.948
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/weight_buffer_18_16_3_64_Wfc_0,0.00,0.00,0.00,0,0.00,0.00,0.00,0.000
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/weight_buffer_18_9_3_64_2048_Wym_imag_half_0,0.00,0.00,0.00,0,0.00,0.00,0.00,0.000
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/weight_buffer_18_9_42_3_2688Wcxr_imag_half_0,0.00,0.00,0.00,0,0.00,0.00,0.00,0.000
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1,17.90,5.69,2.48,0,0.00,39.09,0.00,266.259
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_3_18_10_64_2048_2_16_1,25.42,10.43,1.33,0,0.00,46.36,0.00,223.467
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32,2.45,1.08,0.00,0,0.00,0.00,0.00,17.996
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_mult_core_18_18_10_32_1,4.11,0.60,0.00,0,0.00,14.55,0.00,71.650
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1,18.38,9.57,3.32,0,0.00,29.09,0.00,215.270
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/matrix_times_two_vectors_18_10_2_672_16_1,27.41,11.57,3.39,0,0.00,48.18,0.00,415.378
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/output_activation_18_10_32_1,10.90,7.33,0.00,0,0.00,14.55,0.00,104.057
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42,27.41,11.57,3.39,0,0.00,48.18,0.00,415.378
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/pipelined_input_18_2_16,1.09,0.82,0.00,0,0.00,0.00,0.00,18.189
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/shift_register_group_18_32_10,1.47,0.54,1.84,0,0.00,0.00,0.00,16.461
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/shift_register_group_18_32_3,3.33,0.00,0.00,0,0.00,0.00,0.00,18.931
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/shift_register_group_18_32_14,1.48,0.54,1.84,0,0.00,0.00,0.00,16.427
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/shift_register_group_18_32_6,1.44,0.54,1.84,0,0.00,0.00,0.00,16.382
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/stage1_parameter_buffer_18_2_16_42_2688,0.00,0.00,0.00,0,0.00,0.00,0.00,0.000
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/stage2_Ct_buffer_18_2_16_64,0.08,0.02,0.00,0,5.71,0.00,0.00,52.182
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/stage2_parameter_buffer_18_2_16_64,0.00,0.00,0.00,0,0.00,0.00,0.00,0.000
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/stage3_parameter_buffer_18_2_16_64_2048,0.00,0.00,0.00,0,0.00,0.00,0.00,0.000
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/weight_buffer_18_16_2_64_Wfc_0,0.00,0.00,0.00,0,0.00,0.00,0.00,0.000
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/weight_buffer_18_9_2_64_2048_Wym_imag_half_0,0.00,0.00,0.00,0,0.00,0.00,0.00,0.000
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/weight_buffer_18_9_42_2_2688Wcxr_imag_half_0,0.00,0.00,0.00,0,0.00,0.00,0.00,0.000
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1,49.13,23.95,9.50,0,0.00,80.00,0.00,601.064
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_1_18_10_160_512_1_16_1,69.20,34.35,7.57,0,0.00,90.91,0.00,960.054
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1,15.26,6.01,0.86,0,0.00,26.36,0.00,142.579
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_add_core_18_18_16,1.21,0.54,0.00,0,0.00,0.00,0.00,17.500
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1,10.75,3.67,1.44,0,0.00,22.73,0.00,163.457
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_mult_core_18_18_10_16_1,1.98,0.30,0.00,0,0.00,7.27,0.00,38.458
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1,9.36,4.78,1.66,0,0.00,14.55,0.00,111.456
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/matrix_times_two_vectors_18_10_1_672_16_1,15.80,6.59,1.90,0,0.00,27.27,0.00,236.012
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_42,15.80,6.59,1.90,0,0.00,27.27,0.00,236.012
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1,5.50,3.67,0.00,0,0.00,7.27,0.00,53.718
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/pipelined_input_18_1_16,0.32,0.27,0.00,0,0.00,0.00,0.00,3.706
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/shift_register_group_18_16_10,0.74,0.27,0.92,0,0.00,0.00,0.00,16.953
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/shift_register_group_18_16_14,0.75,0.27,0.92,0,0.00,0.00,0.00,16.849
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/shift_register_group_18_16_6,0.74,0.27,0.92,0,0.00,0.00,0.00,16.634
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage1_parameter_buffer_18_1_16_42_2688,0.00,0.00,0.00,0,0.00,0.00,0.00,0.000
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage2_Ct_buffer_18_1_16_64,0.08,0.01,0.00,0,2.86,0.00,0.00,25.935
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage2_parameter_buffer_18_1_16_64,0.00,0.00,0.00,0,0.00,0.00,0.00,0.000
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_parameter_buffer_18_1_16_64_2048,0.00,0.00,0.00,0,0.00,0.00,0.00,0.000
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/weight_buffer_18_9_1_64_2048_Wym_imag_half_0,0.00,0.00,0.00,0,0.00,0.00,0.00,0.000
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/weight_buffer_18_16_1_64_Wfc_0,0.00,0.00,0.00,0,0.00,0.00,0.00,0.000
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/weight_buffer_18_9_42_1_2688Wcxr_imag_half_0,0.00,0.00,0.00,0,0.00,0.00,0.00,0.000
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/FPAddSub_AlignShift1,0.03,0.02,0.00,0,0.00,0.00,0.00,0.000
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/FPAddSub,0.35,0.30,0.00,0,0.00,0.00,0.00,1.953
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/FPAddSub_ExecutionModule,0.07,0.05,0.00,0,0.00,0.00,0.00,0.120
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/FPAddSub_NormalizeShift1,0.06,0.04,0.00,0,0.00,0.00,0.00,0.031
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/FPAddSub_RoundModule,0.05,0.04,0.00,0,0.00,0.00,0.00,0.048
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/FPMult_16,0.10,0.08,0.00,0,0.00,0.45,0.00,0.975
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/FPMult_NormalizeModule,0.03,0.02,0.00,0,0.00,0.00,0.00,0.000
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/FPMult_ExecuteModule,0.06,0.04,0.00,0,0.00,0.00,0.00,0.031
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/FPMult_PrepModule,0.02,0.01,0.00,0,0.00,0.45,0.00,0.950
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/FPMult_RoundModule,0.04,0.03,0.00,0,0.00,0.00,0.00,0.043
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/dpram,0.00,0.00,0.00,0,0.71,0.00,0.00,4.139
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_Block_entry_proc_proc505,0.05,0.04,0.00,0,0.00,0.00,0.00,0.229
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_ap_hadd_0_full_dsp_16,0.29,0.23,0.00,0,0.00,0.00,0.00,2.126
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_ap_hmul_0_max_dsp_16,0.04,0.03,0.00,0,0.00,0.45,0.00,1.277
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0_memcore,0,0,0.00,0,0.36,0.00,0.00,1.296
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0,0.23,0.21,0.00,0,0.71,0.00,0.00,3.596
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0_memcore,0,0,0.00,0,0.36,0.00,0.00,1.296
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0,0.26,0.23,0.00,0,0.71,0.00,0.00,3.764
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0_memcore,0,0,0.00,0,0.36,0.00,0.00,2.048
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0,0.25,0.21,0.00,0,0.71,0.00,0.00,5.825
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0_memcore,0,0,0.00,0,0.36,0.00,0.00,2.061
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0,0.02,0.02,0.00,0,0.36,0.00,0.00,2.208
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1,0.33,0.29,0.00,0,0.00,0.00,0.00,3.993
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1,0.12,0.05,0.00,0,0.00,0.45,0.00,2.307
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_accum_2,0.38,0.28,0.00,0,0.00,0.00,0.00,5.101
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_accum_1,1.10,0.77,0.00,0,0.00,0.00,0.00,9.098
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product,0.12,0.06,0.00,0,0.00,0.45,0.00,2.184
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_get_next_ijk,0.26,0.05,0.00,0,0.00,0.00,0.00,0.538
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readFilters30,0.10,0.06,0.00,0,0.00,0.00,0.00,0.577
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs,0.21,0.16,0.00,0,0.00,0.00,0.00,1.175
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_writeOutputs_unaligned,0.67,0.54,0.00,0,0.00,0.00,0.00,1.062
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/conv_layer_submodules/output_logic,0.77,0.62,0.00,0,0.00,0.00,0.00,18.169
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/conv_layer_submodules/qmult,0.00,0.00,0.00,0,0.00,0.45,0.00,0.961
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/conv_layer_submodules/qadd,0.06,0.06,0.00,0,0.00,0.00,0.00,0.043
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/conv_layer_submodules/systolic_data_setup,0.70,0.57,0.00,0,0.00,0.00,0.00,5.660
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/accumulator_24_30_4,0.32,0.06,0.00,0,0.00,0.00,0.00,2.367
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/buffer_16_12100_buffer_init_00,0.05,0.00,0.11,0,0.00,0.00,0.00,0.955
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/dot_product_16_8_30_4,0.24,0.05,0.00,0,0.00,1.82,0.00,5.855
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/dsp_block_16_8_false,0.05,0.05,0.00,0,0.00,0.91,0.00,2.200
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/dual_port_ram,0.00,0.00,0.00,0,0.36,0.00,0.00,2.077
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_0,5.35,3.07,0.40,0,0.00,0.00,0.00,36.532
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_1,5.35,3.07,0.40,0,0.00,0.00,0.00,36.532
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_10,5.35,3.07,0.40,0,0.00,0.00,0.00,36.532
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_11,5.53,3.03,0.21,0,0.00,0.00,0.00,36.344
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_12,5.53,3.03,0.21,0,0.00,0.00,0.00,36.346
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_13,5.53,3.03,0.21,0,0.00,0.00,0.00,36.346
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_14,5.53,3.03,0.21,0,0.00,0.00,0.00,36.365
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_15,5.53,3.03,0.21,0,0.00,0.00,0.00,36.346
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_16,5.53,3.03,0.21,0,0.00,0.00,0.00,36.365
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_17,5.53,3.03,0.21,0,0.00,0.00,0.00,36.365
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_18,5.44,3.04,0.21,0,0.00,0.00,0.00,37.087
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_19,5.53,3.03,0.21,0,0.00,0.00,0.00,36.346
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_2,5.35,3.07,0.40,0,0.00,0.00,0.00,36.532
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_20,5.53,3.03,0.21,0,0.00,0.00,0.00,36.365
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_21,5.53,3.03,0.21,0,0.00,0.00,0.00,36.365
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_22,5.53,3.03,0.21,0,0.00,0.00,0.00,36.361
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_23,5.53,3.03,0.21,0,0.00,0.00,0.00,36.365
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_3,5.35,3.07,0.40,0,0.00,0.00,0.00,36.532
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_4,5.35,3.07,0.40,0,0.00,0.00,0.00,36.532
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_5,5.35,3.07,0.40,0,0.00,0.00,0.00,36.532
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_6,5.35,3.07,0.40,0,0.00,0.00,0.00,36.532
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_7,5.35,3.07,0.40,0,0.00,0.00,0.00,36.532
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_8,5.35,3.07,0.40,0,0.00,0.00,0.00,36.532
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_9,5.35,3.07,0.40,0,0.00,0.00,0.00,36.532
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_adder_30_3,0.36,0.28,0.00,0,0.00,0.00,0.00,3.623
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/pipelined_xor_tree_16,0.03,0,0.00,0,0.00,0.00,0.00,0.453
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/pooling,0.19,0.14,0.00,0,0.00,0.00,0.00,1.613
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/signal_width_reducer,0.77,0.23,0.00,0,0.00,0.00,0.00,8.841
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/store_output,0.83,0.05,0.00,0,0.00,0.00,0.00,6.351
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/stream_buffer_0_0,0.21,0.08,0.23,0,0.00,0.00,0.00,2.504
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/winograd_adder_16_20_4,0.56,0.47,0.00,0,0.00,0.00,0.00,6.024
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/winograd_dsp_16,0.03,0.02,0.00,0,0.00,0.91,0.00,2.295
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/accumulator_24_30_3,0.23,0.06,0.00,0,0.00,0.00,0.00,2.007
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/winograd_transform_0,18.29,14.87,0.01,0,0.00,25.45,0.00,190.443
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/buffer_16_24200_buffer_init_00,0.05,0.00,0.11,0,0.00,0.00,0.00,0.955
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/dot_product_16_8_30_2,0.07,0.00,0.00,0,0.00,0.91,0.00,2.352
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/signal_width_reducer,0.43,0.11,0.00,0,0.00,0.00,0.00,3.835
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/store_output,0.44,0.05,0.00,0,0.00,0.00,0.00,3.223
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/stream_buffer_0_0,0.21,0.07,0.23,0,0.00,0.00,0.00,2.274
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0,18.29,14.87,0.01,0,0.00,25.45,0.00,190.443
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/FPMult_16,0.17,0.04,0.02,0,0.00,0.45,0.00,2.785
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/FPMult_NormalizeModule,0.03,0.02,0.00,0,0.00,0.00,0.00,0.000
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/input_logic,0.40,0.34,0.00,0,0.00,0.00,0.00,1.081
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/output_logic,0.17,0.04,0.00,0,0.00,0.00,0.00,1.143
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/seq_add,0.45,0.25,0,0,0.00,0.00,0.00,3.504
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/seq_mul,0.23,0.03,0.04,0,0.00,0.45,0.00,2.980
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/FPAddSub_a,0.31,0.27,0.00,0,0.00,0.00,0.00,1.540
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/FPAddSub_c,0.23,0.20,0.00,0,0.00,0.00,0.00,0.539
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/FPAddSub_d,0.14,0.08,0.00,0,0.00,0.00,0.00,0.164
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/FPAddSub_single,0.72,0.57,0.00,0,0.00,0.00,0.00,7.484
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/FpAddSub_b,0.20,0.17,0.00,0,0.00,0.00,0.00,0.838
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/fp16_to_fp32,0.11,0.10,0.00,0,0.00,0.00,0.00,0.130
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/fp32_to_fp16,0.11,0.07,0.00,0,0.00,0.00,0.00,0.104
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/output_logic,13.61,12.15,0.00,0,0.00,0.00,0.00,39.938
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/processing_element,1.02,0.74,0.00,0,0.00,0.45,0.00,17.768
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/qadd,0.69,0.53,0.00,0,0.00,0.00,0.00,7.175
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/qmult,0.29,0.12,0.00,0,0.00,0.45,0.00,4.101
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/seq_mac,1.01,0.75,0.00,0,0.00,0.45,0.00,17.698
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/systolic_data_setup,2.90,1.89,1.56,0,0.00,0.00,0.00,7.606
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/lstm,31.98,16.83,0.05,0,0.71,0.45,0.00,124.047
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/lstm_submodules/sigmoid,0.08,0.07,0.00,0,0.00,0.00,0.00,0.231
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/lstm_submodules/spram_b,0.00,0.00,0.00,0,0.36,0.00,0.00,1.038
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/lstm_submodules/spram_u,0.00,0.00,0.00,0,10.36,0.00,0.00,59.976
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/lstm_submodules/spram_v,0.00,0.00,0.00,0,16.07,0.00,0.00,93.274
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/lstm_submodules/tanh,0.17,0.16,0.00,0,0.00,0.00,0.00,0.545
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/lstm_submodules/vecmat_add_x,2.98,2.98,0.00,0,0.00,0.00,0.00,19.943
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/lstm_submodules/vecmat_mul_h,9.36,6.86,0.00,0,0.00,29.09,0.00,131.041
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/lstm_submodules/vecmat_mul_x,15.05,10.72,0.00,0,0.00,45.45,0.00,204.688
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/reduction_layer,15.74,12.68,0.00,0,1.79,0.00,0.00,152.969
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/processing_element,0.05,0.05,0.00,0,0.00,0.00,0.00,0.059
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit,15.95,12.62,0.00,0,0.00,0.00,0.00,107.111
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/rounding,0.06,0.06,0.00,0,0.00,0.00,0.00,0.025
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/spram,0.00,0.00,0.00,0,20.36,0.00,0.00,118.776
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/softmax,21.44,14.69,0.69,0,5.71,7.27,0.00,128.546
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/softmax_submodules/FPAddSub,0.33,0.24,0.00,0,0.00,0.00,0.00,2.949
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/softmax_submodules/FPMult,0.14,0.03,0.04,0,0.00,0.45,0.00,2.803
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/softmax_submodules/LUT,0.08,0.05,0.00,0,0.00,0.00,0.00,0.000
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/softmax_submodules/LUT2,0.04,0.03,0.00,0,0.00,0.00,0.00,0.000
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/softmax_submodules/comparator,0.26,0.22,0.00,0,0.00,0.00,0.00,0.547
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/softmax_submodules/compareRecFN_Fp16,0.08,0.05,0.00,0,0.00,0.00,0.00,0.050
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/softmax_submodules/countLeadingZerosfp16,0.02,0.01,0.00,0,0.00,0.00,0.00,0.015
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/softmax_submodules/expunit,0.50,0.28,0.05,0,0.36,0.45,0.00,6.035
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/softmax_submodules/fNToRecFN,0.02,0.01,0.00,0,0.00,0.00,0.00,0.000
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/softmax_submodules/fptofixed_para,0.03,0.01,0.00,0,0.00,0.00,0.00,0.011
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/softmax_submodules/isSigNaNRecFN,0,0,0.00,0,0.00,0.00,0.00,0.000
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/softmax_submodules/logunit,0.32,0.26,0.00,0,0.00,0.00,0.00,3.052
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode1_max_tree,2.23,1.90,0.00,0,0.00,0.00,0.00,7.306
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode2_sub,2.44,1.90,0.00,0,0.00,0.00,0.00,26.340
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode3_exp,4.83,2.23,0.33,0,2.86,3.64,0.00,42.378
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode5_ln,0.36,0.26,0.00,0,0.00,0.00,0.00,3.063
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/softmax_submodules/recFNToRawFN,0,0,0.00,0,0.00,0.00,0.00,0.000
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/spmv,18.02,10.34,8.09,0,0.36,0.00,0.00,65.603
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/spmv_submodules/Accumulator,0.20,0.08,0.11,0,0.00,0.00,0.00,1.408
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/spmv_submodules/Big_Channel,14.02,7.06,5.89,0,0.00,0.00,0.00,64.434
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/spmv_submodules/Channel,0.23,0.15,0.07,0,0.00,0.00,0.00,1.385
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/spmv_submodules/Channel_Accumulator,0.47,0.22,0.18,0,0.00,0.00,0.00,2.668
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/spmv_submodules/bvb,1.20,0.56,0.74,0,0.00,0.00,0.00,11.881
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher,3.68,1.58,2.21,0,0.00,0.00,0.00,14.567
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/spmv_submodules/generic_fifo_sc_a,0.06,0.05,0.00,0,0.36,0.00,0.00,1.898
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/spmv_submodules/spram,0.04,0,0.09,0,0.00,0.00,0.00,0.379
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/test,0.70,0.20,0.03,0,0.00,1.82,0.00,9.437
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_ap_hcmp_0_no_dsp_16,0.17,0.13,0.00,0,0.00,0.00,0.00,0.995
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum1_out_0,0.32,0.21,0.18,0,0.00,0.00,0.00,2.234
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum1_out_0_memcore,0.06,0,0.09,0,0.00,0.00,0.00,0.892
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum1_out_0_memcore_ram,0.06,0,0.09,0,0.00,0.00,0.00,0.892
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0,0.32,0.21,0.18,0,0.00,0.00,0.00,2.182
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore,0.06,0,0.09,0,0.00,0.00,0.00,0.892
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram,0.06,0,0.09,0,0.00,0.00,0.00,0.892
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP16_ifmap_vec,0.02,0.01,0.00,0,0.36,0.00,0.00,1.387
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP16_ifmap_vec_memcore,0.00,0.00,0.00,0,0.36,0.00,0.00,1.239
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP16_ifmap_vec_memcore_ram,0.00,0.00,0.00,0,0.36,0.00,0.00,1.239
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP16_products_0,0.56,0.34,0.37,0,0.00,0.00,0.00,3.574
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP16_products_0_memcore,0.12,0.03,0.18,0,0.00,0.00,0.00,1.381
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP16_products_0_memcore_ram,0.12,0.03,0.18,0,0.00,0.00,0.00,1.381
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum1_out_0,0.38,0.27,0.00,0,0.71,0.00,0.00,3.141
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum1_out_0_memcore,0.00,0.00,0.00,0,0.36,0.00,0.00,1.239
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum1_out_0_memcore_ram,0.00,0.00,0.00,0,0.36,0.00,0.00,1.239
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum2_out_0,0.02,0.01,0.00,0,0.36,0.00,0.00,1.387
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47680_ifmap_vec_0_0_0,0.02,0.01,0.00,0,0.36,0.00,0.00,1.387
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47680_ifmap_vec_0_0_0_memcore,0.00,0.00,0.00,0,0.36,0.00,0.00,1.239
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47680_ifmap_vec_0_0_0_memcore_ram,0.00,0.00,0.00,0,0.36,0.00,0.00,1.239
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47680_products_0_0,0.26,0.23,0.00,0,0.71,0.00,0.00,2.912
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47680_products_0_0_memcore,0.00,0.00,0.00,0,0.36,0.00,0.00,1.131
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47680_products_0_0_memcore_ram,0.00,0.00,0.00,0,0.36,0.00,0.00,1.131
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0,0.33,0.28,0.00,0,0.71,0.00,0.00,3.184
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0_memcore,0.00,0.00,0.00,0,0.36,0.00,0.00,1.239
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0_memcore_ram,0.00,0.00,0.00,0,0.36,0.00,0.00,1.239
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum2_out_0,0.25,0.22,0.00,0,0.71,0.00,0.00,2.175
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum2_out_0_memcore,0,0,0.00,0,0.36,0.00,0.00,0.930
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum2_out_0_memcore_ram,0,0,0.00,0,0.36,0.00,0.00,0.930
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_ifmap_vec_0,0.02,0.01,0.00,0,0.36,0.00,0.00,1.387
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_ifmap_vec_0_memcore,0.00,0.00,0.00,0,0.36,0.00,0.00,1.239
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_ifmap_vec_0_memcore_ram,0.00,0.00,0.00,0,0.36,0.00,0.00,1.239
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_products_0_0,0.27,0.24,0.00,0,0.71,0.00,0.00,2.983
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_products_0_0_memcore,0.00,0.00,0.00,0,0.36,0.00,0.00,1.131
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_products_0_0_memcore_ram,0.00,0.00,0.00,0,0.36,0.00,0.00,1.131
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47866_l2_partial_sums_0,0.26,0.23,0.00,0,0.71,0.00,0.00,2.244
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47866_l2_partial_sums_0_memcore,0,0,0.00,0,0.36,0.00,0.00,0.930
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47866_l2_partial_sums_0_memcore_ram,0,0,0.00,0,0.36,0.00,0.00,0.930
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48049_ifmap_vec_0,0.02,0.01,0.00,0,0.36,0.00,0.00,1.387
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48049_ifmap_vec_0_memcore,0.00,0.00,0.00,0,0.36,0.00,0.00,1.239
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48049_ifmap_vec_0_memcore_ram,0.00,0.00,0.00,0,0.36,0.00,0.00,1.239
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_products_0,0.37,0.22,0.18,0,0.00,0.00,0.00,2.306
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_products_0_memcore,0.06,0,0.09,0,0.00,0.00,0.00,0.892
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_products_0_memcore_ram,0.06,0,0.09,0,0.00,0.00,0.00,0.892
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48049_products_0_0,0.27,0.23,0.00,0,0.71,0.00,0.00,2.918
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48049_products_0_0_memcore,0.00,0.00,0.00,0,0.36,0.00,0.00,1.131
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48049_products_0_0_memcore_ram,0.00,0.00,0.00,0,0.36,0.00,0.00,1.131
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_accum2_out_0,0.29,0.27,0.00,0,0.71,0.00,0.00,3.045
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_accum2_out_0_memcore,0.00,0.00,0.00,0,0.36,0.00,0.00,1.239
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_accum2_out_0_memcore_ram,0.00,0.00,0.00,0,0.36,0.00,0.00,1.239
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_ifmap_vec_0,0.02,0.01,0.00,0,0.36,0.00,0.00,1.387
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_ifmap_vec_0_memcore,0.00,0.00,0.00,0,0.36,0.00,0.00,1.239
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_ifmap_vec_0_memcore_ram,0.00,0.00,0.00,0,0.36,0.00,0.00,1.239
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_partial_sums_0,0.23,0.21,0.00,0,0.71,0.00,0.00,2.140
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_partial_sums_0_memcore,0,0,0.00,0,0.36,0.00,0.00,0.930
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_partial_sums_0_memcore_ram,0,0,0.00,0,0.36,0.00,0.00,0.930
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_products_0,0.32,0.21,0.18,0,0.00,0.00,0.00,2.234
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_products_0_memcore,0.06,0,0.09,0,0.00,0.00,0.00,0.892
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_products_0_memcore_ram,0.06,0,0.09,0,0.00,0.00,0.00,0.892
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_products_0_0,0.26,0.23,0.00,0,0.71,0.00,0.00,2.912
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_products_0_0_memcore,0.00,0.00,0.00,0,0.36,0.00,0.00,1.131
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_products_0_0_memcore_ram,0.00,0.00,0.00,0,0.36,0.00,0.00,1.131
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore,0,0,0.00,0,0.36,0.00,0.00,0.930
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0,0.29,0.26,0.00,0,0.71,0.00,0.00,2.333
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram,0,0,0.00,0,0.36,0.00,0.00,0.930
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0,0.27,0.24,0.00,0,0.71,0.00,0.00,2.983
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore,0.00,0.00,0.00,0,0.36,0.00,0.00,1.131
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore_ram,0.00,0.00,0.00,0,0.36,0.00,0.00,1.131
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore,0.00,0.00,0.00,0,0.36,0.00,0.00,1.239
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0,0.02,0.01,0.00,0,0.36,0.00,0.00,1.387
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram,0.00,0.00,0.00,0,0.36,0.00,0.00,1.239
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0,0.29,0.25,0.00,0,0.71,0.00,0.00,2.313
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore,0,0,0.00,0,0.36,0.00,0.00,0.930
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore_ram,0,0,0.00,0,0.36,0.00,0.00,0.930
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0,0.27,0.23,0.00,0,0.71,0.00,0.00,2.918
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0_memcore,0.00,0.00,0.00,0,0.36,0.00,0.00,1.131
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0_memcore_ram,0.00,0.00,0.00,0,0.36,0.00,0.00,1.131
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0,0.02,0.01,0.00,0,0.36,0.00,0.00,1.387
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore,0.00,0.00,0.00,0,0.36,0.00,0.00,1.239
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore_ram,0.00,0.00,0.00,0,0.36,0.00,0.00,1.239
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore,0,0,0.00,0,0.36,0.00,0.00,0.930
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0,0.28,0.23,0.00,0,0.71,0.00,0.00,2.260
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram,0,0,0.00,0,0.36,0.00,0.00,0.930
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0,0.02,0.01,0.00,0,0.36,0.00,0.00,1.387
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore,0.00,0.00,0.00,0,0.36,0.00,0.00,1.239
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram,0.00,0.00,0.00,0,0.36,0.00,0.00,1.239
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1,0.20,0.16,0.00,0,0.00,0.00,0.00,2.024
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1,0,0,0.00,0,0.00,0.00,0.00,0.007
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0,0.00,0.00,0.00,0,0.00,0.45,0.00,0.915
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_mul_10s_9ns_16_1_1,0,0,0.00,0,0.00,0.00,0.00,0.000
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_mul_10s_9ns_16_1_1_Multiplier_0,0.00,0.00,0.00,0,0.00,0.45,0.00,0.927
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_mux_416_16_1_1,0.04,0.03,0.00,0,0.00,0.00,0.00,0.000
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_mux_416_32_1_1,0.08,0.06,0.00,0,0.00,0.00,0.00,0.000
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_mux_416_64_1_1,0.15,0.12,0.00,0,0.00,0.00,0.00,0.000
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_mux_42_16_1_1,0.04,0.03,0.00,0,0.00,0.00,0.00,0.000
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_mux_42_1_1_1,0,0,0.00,0,0.00,0.00,0.00,0.000
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_mux_464_16_1_1,0.04,0.03,0.00,0,0.00,0.00,0.00,0.000
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_mux_816_16_1_1,0.08,0.06,0.00,0,0.00,0.00,0.00,0.010
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_regslice_both,0.15,0.07,0.00,0,0.00,0.00,0.00,0.801
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_axi_in_p,0.10,0,0.28,0,0.00,0.00,0.00,1.418
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_axi_in_p_ram,0.10,0,0.28,0,0.00,0.00,0.00,1.418
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_axi_out,0.47,0.33,0.00,0,0.00,0.45,0.00,2.356
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_final_fmaps_memcore,1.38,0.48,0.00,0,91.43,0.00,0.00,129.030
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_final_fmaps_memcore_ram,1.33,0.48,0.00,0,91.43,0.00,0.00,128.962
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf10_fmaps,0.90,0.63,0.00,0,10.71,0.00,0.00,18.056
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf10_fmaps_memcore,0.06,0.02,0.00,0,5.36,0.00,0.00,11.681
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf10_fmaps_memcore_ram,0.06,0.02,0.00,0,5.36,0.00,0.00,11.681
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps_memcore,1.38,0.48,0.00,0,91.43,0.00,0.00,129.030
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps_memcore_ram,1.33,0.48,0.00,0,91.43,0.00,0.00,128.962
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf3_fmaps,3.69,1.68,0.00,0,91.43,0.00,0.00,128.073
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf3_fmaps_memcore,0.48,0.12,0.00,0,45.71,0.00,0.00,92.463
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf3_fmaps_memcore_ram,0.48,0.12,0.00,0,45.71,0.00,0.00,92.463
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf4_fmaps,2.05,1.12,0.00,0,45.71,0.00,0.00,66.297
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf4_fmaps_memcore,0.24,0.06,0.00,0,22.86,0.00,0.00,47.242
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf4_fmaps_memcore_ram,0.24,0.06,0.00,0,22.86,0.00,0.00,47.242
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf7_fmaps,1.50,0.69,0.00,0,22.86,0.00,0.00,33.898
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf7_fmaps_memcore,0.12,0.03,0.00,0,11.43,0.00,0.00,24.344
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf7_fmaps_memcore_ram,0.12,0.03,0.00,0,11.43,0.00,0.00,24.344
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_adjustments,0,0,0.00,0,0.71,0.00,0.00,2.141
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_adjustments_ram,0,0,0.00,0,0.71,0.00,0.00,2.141
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_0,0.48,0.12,0.00,0,45.71,0.00,0.00,92.463
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_0_ram,0.48,0.12,0.00,0,45.71,0.00,0.00,92.463
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1,0.00,0.00,0.00,0,0.00,0.00,0.00,0.000
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom,0.00,0.00,0.00,0,0.00,0.00,0.00,0.000
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_get_next_ijk,0.30,0.06,0.00,0,0.00,0.00,0.00,0.537
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_0,0.00,0.00,0.00,0,5.71,0.00,0.00,16.369
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_0_ram,0.00,0.00,0.00,0,5.71,0.00,0.00,16.369
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1,0.00,0.00,0.00,0,0.00,0.00,0.00,0.000
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1_rom,0.00,0.00,0.00,0,0.00,0.00,0.00,0.000
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_writeOutputs_1_running_sums_3,0,0,0.00,0,0.36,0.00,0.00,0.821
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_writeOutputs_1_running_sums_3_ram,0,0,0.00,0,0.36,0.00,0.00,0.821
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readFilters70,0.76,0.14,0.00,0,0.00,0.00,0.00,4.573
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71,0.74,0.31,0.00,0,0.00,0.00,0.00,2.440
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf11_l2_writeOutputs_1_running_sums_2,0,0,0.00,0,0.36,0.00,0.00,0.821
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf11_l2_writeOutputs_1_running_sums_2_ram,0,0,0.00,0,0.36,0.00,0.00,0.821
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_adjustments,0.02,0,0.00,0,1.07,0.00,0.00,2.519
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_adjustments_ram,0.02,0,0.00,0,1.07,0.00,0.00,2.519
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_filters_0,0.24,0.06,0.00,0,22.86,0.00,0.00,46.275
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_filters_0_ram,0.24,0.06,0.00,0,22.86,0.00,0.00,46.275
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_filters_1,0.00,0.00,0.00,0,0.00,0.00,0.00,0.000
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_filters_1_rom,0.00,0.00,0.00,0,0.00,0.00,0.00,0.000
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_get_next_ijk,0.26,0.05,0.00,0,0.00,0.00,0.00,0.547
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82,0.07,0.04,0.00,0,0.00,0.00,0.00,0.455
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs,0.25,0.16,0.00,0,0.00,0.00,0.00,0.702
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_writeOutputs_unaligned,0.33,0.12,0.00,0,0.00,0.45,0.00,1.956
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_adjustments,0.07,0,0.18,0,0.00,0.00,0.00,0.977
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_adjustments_ram,0.07,0,0.18,0,0.00,0.00,0.00,0.977
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_filters_0,0,0,0.00,0,0.36,0.00,0.00,0.821
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_filters_0_ram,0,0,0.00,0,0.36,0.00,0.00,0.821
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_filters_1,0.00,0.00,0.00,0,0.00,0.00,0.00,0.000
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_filters_1_rom,0.00,0.00,0.00,0,0.00,0.00,0.00,0.000
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk,0.44,0.08,0.00,0,0.00,0.00,0.00,0.905
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_poolOutputs,0.88,0.63,0.00,0,0.00,0.00,0.00,2.690
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18,0.14,0.11,0.00,0,0.00,0.00,0.00,0.756
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readInputs19,0.91,0.50,0.00,0,0.00,0.00,0.00,2.592
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_writeOutputs_aligned,0.08,0.05,0.00,0,0.00,0.00,0.00,0.436
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_adjustments,0,0,0.00,0,0.71,0.00,0.00,2.141
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_adjustments_ram,0,0,0.00,0,0.71,0.00,0.00,2.141
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_filters_0,0,0,0.00,0,0.71,0.00,0.00,1.672
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_filters_0_ram,0,0,0.00,0,0.71,0.00,0.00,1.672
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_filters_1,0.00,0.00,0.00,0,0.00,0.00,0.00,0.000
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_filters_1_rom,0.00,0.00,0.00,0,0.00,0.00,0.00,0.000
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_get_next_ijk,0.43,0.08,0.00,0,0.00,0.00,0.00,0.922
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_poolOutputs,0.92,0.61,0.00,0,0.00,0.00,0.00,2.552
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readFilters24,0.38,0.11,0.00,0,0.00,0.00,0.00,2.278
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25,0.89,0.44,0.00,0,0.00,0.00,0.00,2.525
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_writeOutputs_aligned,0.07,0.03,0.00,0,0.00,0.00,0.00,0.334
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_filters,0,0,0.00,0,0.36,0.00,0.00,0.821
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_filters_ram,0,0,0.00,0,0.36,0.00,0.00,0.821
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_get_next_ijk,0.28,0.05,0.00,0,0.00,0.00,0.00,0.534
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readFilters30,0.09,0.06,0.00,0,0.00,0.00,0.00,0.570
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs,0.23,0.16,0.00,0,0.00,0.00,0.00,1.080
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_writeOutputs_unaligned,0.29,0.08,0.00,0,0.00,0.00,0.00,1.015
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_adjustments,0,0,0.00,0,0.71,0.00,0.00,2.141
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_adjustments_ram,0,0,0.00,0,0.71,0.00,0.00,2.141
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_filters_0,0.03,0,0.00,0,2.86,0.00,0.00,6.549
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_filters_0_ram,0.03,0,0.00,0,2.86,0.00,0.00,6.549
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_filters_1,0.00,0.00,0.00,0,0.00,0.00,0.00,0.000
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_filters_1_rom,0.00,0.00,0.00,0,0.00,0.00,0.00,0.000
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_get_next_ijk,0.28,0.06,0.00,0,0.00,0.00,0.00,0.534
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_filters_0,0.00,0.00,0.00,0,0.36,0.00,0.00,1.131
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_filters_0_ram,0.00,0.00,0.00,0,0.36,0.00,0.00,1.131
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_filters_1,0.00,0.00,0.00,0,0.00,0.00,0.00,0.000
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_filters_1_rom,0.00,0.00,0.00,0,0.00,0.00,0.00,0.000
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1_running_sums_1,0.03,0,0.07,0,0.00,0.00,0.00,0.496
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1_running_sums_1_ram,0.03,0,0.07,0,0.00,0.00,0.00,0.496
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36,0.16,0.11,0.00,0,0.00,0.00,0.00,0.926
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readInputs37,0.73,0.45,0.00,0,0.00,0.00,0.00,1.339
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_filters_0,0.03,0,0.00,0,2.86,0.00,0.00,6.246
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_filters_0_ram,0.03,0,0.00,0,2.86,0.00,0.00,6.246
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_filters_1,0.00,0.00,0.00,0,0.00,0.00,0.00,0.000
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_filters_1_rom,0.00,0.00,0.00,0,0.00,0.00,0.00,0.000
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_poolOutputs,0.92,0.61,0.00,0,0.00,0.00,0.00,2.513
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41,0.40,0.12,0.00,0,0.00,0.00,0.00,2.363
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42,0.70,0.41,0.00,0,0.00,0.00,0.00,2.966
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_writeOutputs_aligned,0.05,0.03,0.00,0,0.00,0.00,0.00,0.282
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_filters,0.02,0,0.00,0,1.43,0.00,0.00,3.127
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_filters_ram,0.02,0,0.00,0,1.43,0.00,0.00,3.127
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_get_next_ijk,0.26,0.05,0.00,0,0.00,0.00,0.00,0.541
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_readFilters47,0.12,0.08,0.00,0,0.00,0.00,0.00,0.654
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_readInputs,0.23,0.16,0.00,0,0.00,0.00,0.00,1.180
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_writeOutputs_unaligned,0.34,0.06,0.00,0,0.00,0.00,0.00,0.817
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/crcahb_submodules/crc_unit,0.75,0.62,0.00,0,0.00,0.00,0.00,9.580
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode4_adder_tree,2.56,1.91,0.00,0,0.00,0.00,0.00,21.781
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LUControl,1.57,0.88,0.61,0,0.00,0.00,0.00,11.185
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/bgm_submodules/fpu_mul,1.43,1.08,0.00,0,0.00,0.91,0.00,23.186
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_adjustments,0,0,0.00,0,0.71,0.00,0.00,2.141
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_adjustments_ram,0,0,0.00,0,0.71,0.00,0.00,2.141
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_axi_in,0.40,0.20,0.28,0,0.00,0.00,0.00,3.695
/misc/scratch/zwei1/reports_Jan16/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/PE,19.08,16.21,0.00,0,0.00,0.00,0.00,163.144
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_filters_0,0.12,0.03,0.00,0,11.43,0.00,0.00,24.344
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_filters_0_ram,0.12,0.03,0.00,0,11.43,0.00,0.00,24.344
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_filters_1_rom,0.00,0.00,0.00,0,0.00,0.00,0.00,0.000
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_filters_1,0.00,0.00,0.00,0,0.00,0.00,0.00,0.000
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_get_next_ijk,0.30,0.06,0.00,0,0.00,0.00,0.00,0.538
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_filters_0,0.00,0.00,0.00,0,1.43,0.00,0.00,4.411
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_filters_0_ram,0.00,0.00,0.00,0,1.43,0.00,0.00,4.411
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_filters_1_rom,0.00,0.00,0.00,0,0.00,0.00,0.00,0.000
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_filters_1,0.00,0.00,0.00,0,0.00,0.00,0.00,0.000
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_writeOutputs_1_running_sums,0.03,0,0.07,0,0.00,0.00,0.00,0.496
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_writeOutputs_1_running_sums_ram,0.03,0,0.07,0,0.00,0.00,0.00,0.496
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53,0.66,0.13,0.00,0,0.00,0.00,0.00,4.371
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readInputs54,0.85,0.30,0.00,0,0.00,0.00,0.00,2.401
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_filters_0,0.12,0.03,0.00,0,11.43,0.00,0.00,23.622
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_filters_0_ram,0.12,0.03,0.00,0,11.43,0.00,0.00,23.622
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_filters_1_rom,0.00,0.00,0.00,0,0.00,0.00,0.00,0.000
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_poolOutputs,0.89,0.61,0.00,0,0.00,0.00,0.00,2.436
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_filters_1,0.00,0.00,0.00,0,0.00,0.00,0.00,0.000
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readFilters58,0.47,0.13,0.00,0,0.00,0.00,0.00,2.517
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59,0.82,0.40,0.00,0,0.00,0.00,0.00,2.663
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_writeOutputs_aligned,0.05,0.02,0.00,0,0.00,0.00,0.00,0.235
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_adjustments,0,0,0.00,0,0.71,0.00,0.00,2.141
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_adjustments_ram,0,0,0.00,0,0.71,0.00,0.00,2.141
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_filters,0.06,0.02,0.00,0,5.71,0.00,0.00,11.826
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_filters_ram,0.06,0.02,0.00,0,5.71,0.00,0.00,11.826
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_get_next_ijk,0.26,0.05,0.00,0,0.00,0.00,0.00,0.549
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_readFilters64,0.13,0.07,0.00,0,0.00,0.00,0.00,0.591
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_readInputs,0.24,0.16,0.00,0,0.00,0.00,0.00,1.175
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_writeOutputs_unaligned,0.29,0.06,0.00,0,0.00,0.00,0.00,0.759
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore,0,0,0.00,0,0.36,0.00,0.00,0.930
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram,0,0,0.00,0,0.36,0.00,0.00,0.930
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec,0.30,0.26,0.00,0,0.71,0.00,0.00,2.417
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0,0.28,0.25,0.00,0,0.71,0.00,0.00,3.034
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore,0.00,0.00,0.00,0,0.36,0.00,0.00,1.131
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram,0.00,0.00,0.00,0,0.36,0.00,0.00,1.131
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore,0.00,0.00,0.00,0,0.36,0.00,0.00,1.239
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0,0.02,0.01,0.00,0,0.36,0.00,0.00,1.387
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram,0.00,0.00,0.00,0,0.36,0.00,0.00,1.239
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37738_ifmap_vec_memcore_ram,0,0,0.00,0,0.36,0.00,0.00,0.930
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37738_ifmap_vec_memcore,0,0,0.00,0,0.36,0.00,0.00,0.930
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37738_ifmap_vec,0.29,0.26,0.00,0,0.71,0.00,0.00,2.333
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37832_l2_products,0.02,0.01,0.00,0,0.36,0.00,0.00,1.387
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38116_accum2_out_0_memcore,0.00,0.00,0.00,0,0.36,0.00,0.00,1.239
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38116_accum2_out_0_memcore_ram,0.00,0.00,0.00,0,0.36,0.00,0.00,1.239
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38116_accum2_out_0,0.02,0.01,0.00,0,0.36,0.00,0.00,1.387
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38270_ifmap_vec_memcore,0,0,0.00,0,0.36,0.00,0.00,0.930
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38270_ifmap_vec,0.30,0.27,0.00,0,0.71,0.00,0.00,2.418
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38270_ifmap_vec_memcore_ram,0,0,0.00,0,0.36,0.00,0.00,0.930
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38270_products_0_memcore,0.00,0.00,0.00,0,0.36,0.00,0.00,1.131
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38270_products_0,0.29,0.26,0.00,0,0.71,0.00,0.00,3.066
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38270_products_0_memcore_ram,0.00,0.00,0.00,0,0.36,0.00,0.00,1.131
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_in,0.45,0.22,0.28,0,0.00,0.00,0.00,3.226
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out,0.47,0.36,0.00,0,0.00,0.45,0.00,2.749
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_final_fmaps_memcore_ram,2.36,0.60,0.00,0,91.43,0.00,0.00,239.352
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_final_fmaps_memcore,2.34,0.60,0.00,0,91.43,0.00,0.00,238.998
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf10_fmaps_memcore,0.44,0.02,0.00,0,5.36,0.00,0.00,26.327
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf10_fmaps,1.05,0.66,0.00,0,10.71,0.00,0.00,14.907
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf10_fmaps_memcore_ram,0.44,0.02,0.00,0,5.36,0.00,0.00,26.327
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf1_fmaps_memcore,2.34,0.60,0.00,0,91.43,0.00,0.00,238.998
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf1_fmaps_memcore_ram,2.36,0.60,0.00,0,91.43,0.00,0.00,239.352
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf3_fmaps,5.18,2.43,0.00,0,91.43,0.00,0.00,101.427
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf3_fmaps_memcore,1.62,0.12,0.00,0,45.71,0.00,0.00,194.799
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf3_fmaps_memcore_ram,1.62,0.12,0.00,0,45.71,0.00,0.00,194.799
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf4_fmaps,2.90,1.50,0.00,0,45.71,0.00,0.00,51.679
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf4_fmaps_memcore,0.74,0.06,0.00,0,22.86,0.00,0.00,99.745
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf4_fmaps_memcore_ram,0.74,0.06,0.00,0,22.86,0.00,0.00,99.745
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf7_fmaps,1.83,0.89,0.00,0,22.86,0.00,0.00,25.603
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf7_fmaps_memcore,0.54,0.03,0.00,0,11.43,0.00,0.00,52.128
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf7_fmaps_memcore_ram,0.54,0.03,0.00,0,11.43,0.00,0.00,52.128
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_adjustments,0.11,0,0.00,0,0.71,0.00,0.00,6.086
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_adjustments_ram,0.11,0,0.00,0,0.71,0.00,0.00,6.086
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_get_next_ijk,0.30,0.06,0.00,0,0.00,0.00,0.00,0.533
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_l2_filters,0.35,0.03,0.00,0,11.43,0.00,0.00,48.486
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_l2_filters_ram,0.35,0.03,0.00,0,11.43,0.00,0.00,48.486
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68,0.44,0.30,0.00,0,0.00,0.00,0.00,1.875
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readInputs69,0.76,0.45,0.00,0,0.00,0.00,0.00,2.153
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_get_next_ijk,0.30,0.06,0.00,0,0.00,0.00,0.00,0.533
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_l2_filters,0.63,0.15,0.00,0,22.86,0.00,0.00,59.217
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_l2_filters_ram,0.60,0.15,0.00,0,22.86,0.00,0.00,59.228
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_adjustments,0.11,0,0.00,0,1.07,0.00,0.00,6.294
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_adjustments_ram,0.11,0,0.00,0,1.07,0.00,0.00,6.294
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_filters,1.82,0.72,0.00,0,45.71,0.00,0.00,62.032
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_get_next_ijk,0.28,0.05,0.00,0,0.00,0.00,0.00,0.543
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_filters_ram,1.83,0.73,0.00,0,45.71,0.00,0.00,60.651
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78,0.15,0.08,0.00,0,0.00,0.00,0.00,0.868
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readInputs,0.20,0.16,0.00,0,0.00,0.00,0.00,1.115
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_writeOutputs_unaligned,0.34,0.18,0.00,0,0.00,0.45,0.00,1.667
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_adjustments,0.24,0,0.18,0,0.00,0.00,0.00,2.713
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_adjustments_ram,0.24,0,0.18,0,0.00,0.00,0.00,2.713
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_filters,0.05,0,0.00,0,0.36,0.00,0.00,2.299
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_filters_ram,0.05,0,0.00,0,0.36,0.00,0.00,2.299
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_get_next_ijk,0.44,0.08,0.00,0,0.00,0.00,0.00,0.906
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18,0.21,0.14,0.00,0,0.00,0.00,0.00,0.949
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_poolOutputs,0.74,0.36,0.00,0,0.00,0.00,0.00,1.544
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19,0.74,0.45,0.00,0,0.00,0.00,0.00,2.487
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_writeOutputs_unaligned,0.41,0.21,0.00,0,0.00,0.00,0.00,1.092
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_adjustments,0.09,0,0.00,0,0.71,0.00,0.00,5.929
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_adjustments_ram,0.09,0,0.00,0,0.71,0.00,0.00,5.929
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_filters_ram,0.19,0,0.00,0,2.86,0.00,0.00,13.435
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_filters,0.19,0,0.00,0,2.86,0.00,0.00,13.435
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_poolOutputs,0.62,0.34,0.00,0,0.00,0.00,0.00,1.386
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24,0.22,0.14,0.00,0,0.00,0.00,0.00,1.130
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readInputs25,0.83,0.49,0.00,0,0.00,0.00,0.00,2.691
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_writeOutputs_unaligned,0.36,0.19,0.00,0,0.00,0.00,0.00,1.097
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf3_filters,0.05,0,0.00,0,0.36,0.00,0.00,2.299
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf3_filters_ram,0.05,0,0.00,0,0.36,0.00,0.00,2.299
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf3_readFilters30,0.13,0.07,0.00,0,0.00,0.00,0.00,0.730
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf3_readInputs,0.21,0.16,0.00,0,0.00,0.00,0.00,1.150
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf3_writeOutputs_unaligned,0.40,0.21,0.00,0,0.00,0.00,0.00,0.985
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_adjustments,0.08,0,0.00,0,0.71,0.00,0.00,6.023
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_adjustments_ram,0.08,0,0.00,0,0.71,0.00,0.00,6.023
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_filters,0.35,0.03,0.00,0,11.43,0.00,0.00,48.486
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_filters_ram,0.35,0.03,0.00,0,11.43,0.00,0.00,48.486
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk,0.28,0.06,0.00,0,0.00,0.00,0.00,0.535
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_l2_filters,0.06,0,0.00,0,0.71,0.00,0.00,4.099
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_l2_filters_ram,0.06,0,0.00,0,0.71,0.00,0.00,4.099
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readFilters36,0.26,0.15,0.00,0,0.00,0.00,0.00,1.210
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37,0.80,0.47,0.00,0,0.00,0.00,0.00,2.407
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_get_next_ijk,0.44,0.08,0.00,0,0.00,0.00,0.00,0.900
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_poolOutputs,0.65,0.34,0.00,0,0.00,0.00,0.00,1.605
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41,0.89,0.47,0.00,0,0.00,0.00,0.00,2.532
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_writeOutputs_unaligned,0.35,0.18,0.00,0,0.00,0.00,0.00,1.063
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_filters,0.09,0,0.00,0,1.43,0.00,0.00,7.268
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_filters_ram,0.09,0,0.00,0,1.43,0.00,0.00,7.268
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readFilters46,0.13,0.08,0.00,0,0.00,0.00,0.00,0.819
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs,0.22,0.16,0.00,0,0.00,0.00,0.00,1.165
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_writeOutputs_unaligned,0.36,0.19,0.00,0,0.00,0.00,0.00,0.867
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_adjustments,0.09,0,0.00,0,0.71,0.00,0.00,6.044
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_adjustments_ram,0.09,0,0.00,0,0.71,0.00,0.00,6.044
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_filters,1.41,0.52,0.00,0,34.29,0.00,0.00,41.046
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_get_next_ijk,0.30,0.06,0.00,0,0.00,0.00,0.00,0.538
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_filters_ram,1.34,0.52,0.00,0,34.29,0.00,0.00,39.153
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_l2_filters,0.19,0,0.00,0,2.86,0.00,0.00,13.435
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_l2_filters_ram,0.19,0,0.00,0,2.86,0.00,0.00,13.435
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_readFilters52,0.32,0.16,0.00,0,0.00,0.00,0.00,1.416
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_readInputs53,0.77,0.45,0.00,0,0.00,0.00,0.00,2.071
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_readInputs57,0.77,0.44,0.00,0,0.00,0.00,0.00,2.712
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_poolOutputs,0.62,0.34,0.00,0,0.00,0.00,0.00,1.320
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_writeOutputs_unaligned,0.34,0.18,0.00,0,0.00,0.00,0.00,1.065
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_adjustments,0.10,0,0.00,0,0.71,0.00,0.00,5.974
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_adjustments_ram,0.10,0,0.00,0,0.71,0.00,0.00,5.974
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_filters,0.19,0.02,0.00,0,5.71,0.00,0.00,25.120
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_filters_ram,0.19,0.02,0.00,0,5.71,0.00,0.00,25.120
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_readFilters62,0.16,0.09,0.00,0,0.00,0.00,0.00,0.871
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_readInputs,0.23,0.17,0.00,0,0.00,0.00,0.00,1.195
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned,0.36,0.19,0.00,0,0.00,0.00,0.00,0.826
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/cfg,1.41,0.44,0.00,0,0.00,0.00,0.00,3.696
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/activation,3.57,2.70,0.00,0,0.00,0.00,0.00,15.567
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/control,0.03,0.03,0.00,0,0.00,0.00,0.00,0.117
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/norm,4.52,3.08,0.00,0,0.00,0.00,0.00,22.016
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/pool,1.19,0.58,0.00,0,0.00,0.00,0.00,7.620
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/processing_element,0.23,0.18,0.00,0,0.00,0.00,0.00,2.280
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/qmult,0.17,0.13,0.00,0,0.00,0.00,0.00,0.571
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/ram,0.60,0.51,0.00,0,5.36,0.00,0.00,37.783
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/seq_mac,0.23,0.18,0.00,0,0.00,0.00,0.00,2.070
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/output_logic,17.08,15.52,0.00,0,0.00,0.00,0.00,59.791
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/systolic_data_setup,2.30,1.13,1.89,0,0.00,0.00,0.00,7.231
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/activation,2.01,1.38,0.00,0,0.00,0.00,0.00,14.137
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/cfg,1.02,0.41,0.00,0,0.00,0.00,0.00,3.099
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/norm,2.57,1.72,0.00,0,0.00,0.00,0.00,10.093
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/output_logic,4.50,3.99,0.00,0,0.00,0.00,0.00,15.811
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/pool,0.77,0.31,0.00,0,0.00,0.00,0.00,3.524
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup,1.26,0.84,0.55,0,0.00,0.00,0.00,4.940
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/matmul_16x16_systolic,62.53,48.49,0.55,0,0.00,0.00,0.00,273.095
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_pe_matrix,59.29,46.41,0.00,0,0.00,0.00,0.00,277.848
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/mcml_submodules/Absorber,21.17,14.31,0.39,0,0.00,5.45,0.00,269.282
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/mcml,96.25,79.42,9.68,0,0.00,47.73,0.00,1464.816
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary,24.77,20.32,5.11,0,0.00,5.45,0.00,301.521
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/mcml_submodules/Div_64b,19.59,17.51,0.64,0,0.00,0.00,0.00,250.742
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/mcml_submodules/Div_64b_unsigned,19.18,17.45,0.64,0,0.00,0.00,0.00,252.339
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/mcml_submodules/Hop,2.26,1.59,0.00,0,0.00,5.45,0.00,24.949
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/mcml_submodules/InternalsBlock,1.47,0.00,0.00,0,0.00,0.00,0.00,14.683
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/mcml_submodules/InternalsBlock_Reflector,0.69,0.00,0.00,0,0.00,0.00,0.00,4.626
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/mcml_submodules/LogCalc,0.22,0.17,0.00,0,0.00,0.45,0.00,1.871
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/mcml_submodules/Memory_Wrapper,0.00,0.00,0.00,0,0.00,0.00,0.00,0.000
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/mcml_submodules/Move,1.56,1.01,0.00,0,0.00,3.64,0.00,15.550
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/mcml_submodules/Mult_32b,0.61,0.56,0.00,0,0.00,1.82,0.00,6.458
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper,71.15,55.20,4.41,0,0.00,32.73,0.00,1041.253
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonBlock1,0.21,0.00,0.00,0,0.00,0.00,0.00,1.447
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonBlock2,0.08,0.00,0.00,0,0.00,0.00,0.00,0.523
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonBlock5,0.69,0.00,0.00,0,0.00,0.00,0.00,4.710
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector,2.03,1.49,0.18,0,0.00,0.00,0.00,10.682
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/mcml_submodules/Roulette,0.67,0.04,0.00,0,0.00,0.00,0.00,4.743
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer,1.84,0.70,0.37,0,0.00,0.00,0.00,16.577
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper,48.67,40.63,0.87,0,0.00,27.27,0.00,762.934
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator,94.32,78.95,8.70,0,0.00,47.73,0.00,1480.012
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/mcml_submodules/add_32b,0.07,0.06,0.00,0,0.00,0.00,0.00,0.046
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/mcml_submodules/dual,0.05,0.00,0.14,0,0.00,0.00,0.00,1.317
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/mcml_submodules/Sqrt_64b,20.21,13.94,0.00,0,0.00,0.00,0.00,232.157
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/mcml_submodules/dual2,0.02,0.00,0.07,0,0.00,0.00,0.00,0.660
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/mcml_submodules/dual3,0.02,0.00,0.05,0,0.00,0.00,0.00,0.425
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/mcml_submodules/dual_port_mem_ww,0.05,0.00,0.14,0,0.00,0.00,0.00,1.239
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/mcml_submodules/mult_signed_32,0.66,0.56,0.00,0,0.00,1.82,0.00,6.391
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/mcml_submodules/mult_signed_32_bc,0.65,0.56,0.00,0,0.00,1.82,0.00,7.448
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/mcml_submodules/rng,0.17,0.16,0.00,0,0.00,0.00,0.00,2.498
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/mcml_submodules/sub_32b,0.07,0.06,0.00,0,0.00,0.00,0.00,0.046
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/mcml_submodules/sub_64b,0.12,0.12,0.00,0,0.00,0.00,0.00,0.089
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/mcml_submodules/signed_div_30,19.78,17.76,0.64,0,0.00,0.00,0.00,251.897
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/mkDelayWorker32B,7.36,4.54,0.00,0,15.71,0.00,0.00,27.859
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/ResetToBool,0.00,0.00,0.00,0,0.00,0.00,0.00,0.000
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/SizedFIFO_a,0.04,0.02,0.00,0,1.43,0.00,0.00,4.387
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/SizedFIFO_b,0.03,0.02,0.00,0,3.21,0.00,0.00,19.289
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/SizedFIFO_x,0.02,0.02,0.00,0,2.86,0.00,0.00,8.183
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/arSRLFIFO_a,0.04,0.03,0.00,0,0.71,0.00,0.00,2.258
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/arSRLFIFO_c,0.03,0.03,0.00,0,1.43,0.00,0.00,4.203
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/arSRLFIFO_d,0.05,0.03,0.00,0,2.86,0.00,0.00,8.125
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/generic_fifo_sc_a,0.07,0.06,0.00,0,0.71,0.00,0.00,2.400
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/generic_fifo_sc_c,0.08,0.06,0.00,0,1.43,0.00,0.00,4.419
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/generic_fifo_sc_d,0.07,0.06,0.00,0,2.86,0.00,0.00,8.325
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/generic_fifo_sc_f,0.05,0.04,0.00,0,1.43,0.00,0.00,4.228
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/generic_fifo_sc_g,0.05,0.04,0.00,0,3.21,0.00,0.00,19.168
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/generic_fifo_sc_x,0.04,0.03,0.00,0,2.86,0.00,0.00,8.118
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/mkPktMerge,0.05,0.04,0.00,0,6.43,0.00,0.00,18.617
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/mkPktMerge_submodules/arSRLFIFO_a,0.04,0.03,0.00,0,3.21,0.00,0.00,9.149
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/mkPktMerge_submodules/generic_fifo_sc_a,0.08,0.06,0.00,0,3.21,0.00,0.00,9.351
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/mkSMAdapter4B_submodules/SizedFIFO_a,0.00,0.00,0.00,0,1.43,0.00,0.00,3.874
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/mkSMAdapter4B,2.71,1.75,0.00,0,3.57,0.00,0.00,15.967
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/mkSMAdapter4B_submodules/SizedFIFO_b,0.00,0.00,0.00,0,0.71,0.00,0.00,1.938
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/mkSMAdapter4B_submodules/SizedFIFO_c,0.04,0.02,0.00,0,1.43,0.00,0.00,4.391
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/mkSMAdapter4B_submodules/generic_fifo_sc_a,0.10,0.08,0.00,0,1.43,0.00,0.00,4.492
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/mkSMAdapter4B_submodules/generic_fifo_sc_b,0.03,0.03,0.00,0,0.71,0.00,0.00,2.246
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/mkSMAdapter4B_submodules/generic_fifo_sc_c,0.05,0.04,0.00,0,1.43,0.00,0.00,4.235
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_alu,0.97,0.75,0.00,0,0.00,0.00,0.00,2.025
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/or1200,5.06,4.00,0.28,0,0.00,1.82,0.00,18.711
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_cfgr,0.03,0.02,0.00,0,0.00,0.00,0.00,0.013
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl,0.31,0.13,0.00,0,0.00,0.00,0.00,2.075
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_freeze,0.02,0.02,0.00,0,0.00,0.00,0.00,0.068
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_except,0.56,0.28,0.00,0,0.00,0.00,0.00,2.615
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_genpc,0.56,0.40,0.00,0,0.00,0.00,0.00,1.844
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_if,0.20,0.17,0.00,0,0.00,0.00,0.00,1.100
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_mem2reg,0.10,0.09,0.00,0,0.00,0.00,0.00,0.178
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_lsu,0.23,0.22,0.00,0,0.00,0.00,0.00,0.457
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_operandmuxes,0.14,0.13,0.00,0,0.00,0.00,0.00,0.612
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_mult_mac,1.30,1.17,0.00,0,0.00,1.82,0.00,11.950
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_reg2mem,0.06,0.05,0.00,0,0.00,0.00,0.00,0.050
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_rf,0.35,0.21,0.28,0,0.00,0.00,0.00,2.838
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_sprs,0.72,0.64,0.00,0,0.00,0.00,0.00,1.421
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_wbmux,0.13,0.06,0.00,0,0.00,0.00,0.00,0.692
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/raygentop_submodules/bilinearintrp,0.71,0.58,0.00,0,0.00,0.00,0.00,5.922
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/raygentop,4.52,1.77,0.13,0,0.00,4.09,0.00,28.629
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/raygentop_submodules/delay1x3,0,0.00,0.00,0,0.00,0.00,0.00,0.004
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/raygentop_submodules/col16to21,0.04,0.03,0.00,0,0.00,0.00,0.00,0.000
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/raygentop_submodules/fifo3,0.11,0.09,0.00,0,0.00,0.00,0.00,1.161
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/raygentop_submodules/linearmap,0.09,0.07,0.00,0,0.00,0.00,0.00,0.817
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/raygentop_submodules/matmult,0.09,0.09,0.00,0,0.00,4.09,0.00,12.982
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/raygentop_submodules/raygencont,0.56,0.15,0.00,0,0.00,0.00,0.00,1.365
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/raygentop_submodules/raysend,0.24,0.11,0.00,0,0.00,0.00,0.00,0.887
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/raygentop_submodules/resultrecieve,0.65,0.01,0.00,0,0.00,0.00,0.00,2.033
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/raygentop_submodules/rgconfigmemory,0.93,0.03,0.12,0,0.00,0.00,0.00,3.702
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/raygentop_submodules/resultwriter,1.90,1.20,0.00,0,0.00,0.00,0.00,11.309
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/raygentop_submodules/rgsramcontroller,0.65,0.31,0.00,0,0.00,0.00,0.00,1.721
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/raygentop_submodules/spram21x4,0.06,0,0.12,0,0.00,0.00,0.00,0.500
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/single_ff,0,0.00,0.00,0,0.00,0.00,0.00,0.000
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/sha,2.27,1.75,0.00,0,0.00,0.00,0.00,22.250
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/spree,1.35,0.97,0.51,0,0.00,0.45,0.00,9.581
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/spree_submodules/addersub,0.13,0.09,0.00,0,0.00,0.00,0.00,0.248
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/spree_submodules/branchresolve,0.06,0.05,0.00,0,0.00,0.00,0.00,0.017
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/spree_submodules/data_mem,0.14,0.07,0.18,0,0.00,0.00,0.00,0.818
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/spree_submodules/dummy_add_sub,0.11,0.09,0.00,0,0.00,0.00,0.00,0.253
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/spree_submodules/dummy_counter,0.14,0.06,0.00,0,0.00,0.00,0.00,0.368
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/spree_submodules/dummy_mult,0.06,0.03,0.00,0,0.00,1.36,0.00,3.315
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/spree_submodules/full_adder,0,0,0.00,0,0.00,0.00,0.00,0.000
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/spree_submodules/hi_reg,0.05,0,0.00,0,0.00,0.00,0.00,0.511
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/spree_submodules/ifetch,0.23,0.12,0.14,0,0.00,0.00,0.00,1.439
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/spree_submodules/merge26lo,0.00,0.00,0.00,0,0.00,0.00,0.00,0.000
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/spree_submodules/logic_unit,0.08,0.06,0.00,0,0.00,0.00,0.00,0.000
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/spree_submodules/mul,0.02,0.01,0.00,0,0.00,0.45,0.00,1.119
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/spree_submodules/onecyclestall,0,0,0.00,0,0.00,0.00,0.00,0.007
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/spree_submodules/pcadder,0.06,0.06,0.00,0,0.00,0.00,0.00,0.041
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/spree_submodules/pipereg_w1,0,0,0.00,0,0.00,0.00,0.00,0.005
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/spree_submodules/pipereg_w32,0.05,0,0.00,0,0.00,0.00,0.00,0.514
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/spree_submodules/pipereg_w26,0.05,0,0.00,0,0.00,0.00,0.00,0.438
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/spree_submodules/register_1bit,0,0,0.00,0,0.00,0.00,0.00,0.004
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/spree_submodules/reg_file,0.08,0.02,0.18,0,0.00,0.00,0.00,0.718
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/spree_submodules/zeroer,0.02,0,0.00,0,0.00,0.00,0.00,0.000
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/spree_submodules/store_data_translator,0.08,0.07,0.00,0,0.00,0.00,0.00,0.030
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/stereovision0_submodules/combine_res,0.09,0.04,0.00,0,0.00,0.00,0.00,1.111
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/stereovision0,14.60,5.36,3.86,0,0.00,0.00,0.00,27.545
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/stereovision0_submodules/find_max,0.68,0.48,0.00,0,0.00,0.00,0.00,7.387
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/stereovision0_submodules/lp_fltr,0.13,0.04,0.00,0,0.00,0.00,0.00,1.354
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/stereovision0_submodules/lp_fltr_v1,0.08,0.03,0.05,0,0.00,0.00,0.00,1.198
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/stereovision0_submodules/my_fifo_1,0.06,0.00,0.00,0,0.00,0.00,0.00,0.441
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/stereovision0_submodules/my_fifo_2,0.05,0.00,0.00,0,0.00,0.00,0.00,0.483
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1,1.89,0.02,0.00,0,0.00,0.00,0.00,7.834
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_10_20,1.29,0.59,0.00,0,0.00,0.00,0.00,15.602
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_5_20,1.84,0.91,0.00,0,0.00,0.00,0.00,24.686
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/stereovision0_submodules/scaler,0.80,0.33,0.21,0,0.00,0.00,0.00,10.573
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/stereovision0_submodules/scl_h_fltr,0.43,0.16,0.00,0,0.00,0.00,0.00,4.040
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/stereovision0_submodules/sh_reg_1,0.02,0.00,0.00,0,0.00,0.00,0.00,0.136
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/stereovision0_submodules/scl_v_fltr,0.38,0.16,0.14,0,0.00,0.00,0.00,4.469
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/stereovision0_submodules/v_fltr_316,0.02,0.00,0.02,0,0.00,0.00,0.00,0.428
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/stereovision0_submodules/v_fltr_496,0.12,0.00,0.09,0,0.00,0.00,0.00,0.521
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20,1.32,0.59,0.54,0,0.00,0.00,0.00,20.770
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_5_20,1.69,0.91,0.57,0,0.00,0.00,0.00,20.798
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/stereovision1_submodules/corr,0.37,0.30,0.00,0,0.00,0.00,0.00,2.589
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/stereovision1_submodules/corr_seq,0.36,0.30,0.00,0,0.00,0.00,0.00,3.644
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/stereovision1_submodules/my_divider,0.07,0.05,0.00,0,0.00,0.00,0.00,0.706
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/stereovision1_submodules/my_wrapper_divider,0.05,0.04,0.00,0,0.00,0.00,0.00,0.435
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/stereovision1,36.86,25.69,0.00,0,0.00,0.00,0.00,113.438
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_1to0,0.77,0.19,0.00,0,0.00,0.00,0.00,6.624
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_2to1_1,2.08,0.03,0.00,0,0.00,0.00,0.00,11.388
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/stereovision1_submodules/sh_reg,0.03,0.00,0.00,0,0.00,0.00,0.00,0.257
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_corr_10,4.86,3.33,0.00,0,0.00,0.00,0.00,34.411
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_corr_20,8.41,6.36,0.00,0,0.00,0.00,0.00,65.128
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_corr_5_seq,2.57,1.81,0.00,0,0.00,0.00,0.00,23.551
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_norm,0.26,0.08,0.00,0,0.00,0.00,0.00,1.666
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_norm_corr_10,5.16,3.49,0.00,0,0.00,0.00,0.00,38.441
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_norm_corr_5_seq,3.25,1.97,0.00,0,0.00,0.00,0.00,32.000
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_norm_corr_20,9.14,6.52,0.00,0,0.00,0.00,0.00,70.329
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/stereovision2_submodules/fltr_compute_f1,0.58,0.36,0.00,0,0.00,0.00,0.00,4.029
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/stereovision2_submodules/fltr_compute_f2,0.49,0.34,0.00,0,0.00,0.00,0.00,4.052
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/stereovision2_submodules/fltr_compute_f3,0.56,0.37,0.00,0,0.00,0.00,0.00,4.085
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/stereovision2_submodules/h_fltr,2.37,0.61,0.18,0,0.00,18.64,0.00,57.951
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/stereovision2_submodules/my_fir_f1,0.16,0.00,0.00,0,0.00,3.18,0.00,6.324
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/stereovision2_submodules/my_fir_f2,0.19,0.03,0.05,0,0.00,2.27,0.00,4.682
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/stereovision2,37.89,18.56,2.62,0,0.00,95.45,0.00,545.657
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/stereovision2_submodules/my_fir_f3,0.14,0.00,0.00,0,0.00,2.73,0.00,5.304
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/stereovision2_submodules/port_bus_2to1,0.95,0.25,0.00,0,0.00,0.00,0.00,7.000
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/stereovision2_submodules/steer_fltr,1.25,0.59,0.05,0,0.00,0.00,0.00,15.691
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/stereovision2_submodules/v_fltr_226x7,2.89,1.90,0.14,0,0.00,0.00,0.00,29.363
/misc/scratch/zwei1/reports_Jan16/raw_designs/vtr_designs/verilog/stereovision3,0.25,0.11,0.00,0,0.00,0.00,0.00,0.608
