# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 15:09:48 on Nov 09,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-125-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.register
# ** Error: (vsim-3033) Instantiation of 'dff' failed. The design unit was not found.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/fetch0/pc_reg File: register.v Line: 13
#         Searched libraries:
#             /home/ahuang62/private/ECE552/mips-r2000-microprocessor/project/demo2/verilog/__work
# Loading __work.memory2c
# Loading __work.cla_16b
# Loading __work.IFID_latch
# ** Error: (vsim-3033) Instantiation of 'dff' failed. The design unit was not found.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IFID/dff_f_pc File: register.v Line: 13
#         Searched libraries:
#             /home/ahuang62/private/ECE552/mips-r2000-microprocessor/project/demo2/verilog/__work
# ** Error: (vsim-3033) Instantiation of 'dff' failed. The design unit was not found.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IFID/dff_f_instr File: register.v Line: 13
#         Searched libraries:
#             /home/ahuang62/private/ECE552/mips-r2000-microprocessor/project/demo2/verilog/__work
# Loading __work.stall_mech
# Loading __work.decode
# ** Error: (vsim-3033) Instantiation of 'dff' failed. The design unit was not found.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/decode0 File: decode.v Line: 84
#         Searched libraries:
#             /home/ahuang62/private/ECE552/mips-r2000-microprocessor/project/demo2/verilog/__work
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.shifter
# Loading __work.bit_shift
# Loading __work.bit_2shift
# Loading __work.bit_4shift
# Loading __work.bit_8shift
# Loading __work.alu_control
# ** Error: (vsim-3033) Instantiation of 'dff' failed. The design unit was not found.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/decode0 File: decode.v Line: 97
#         Searched libraries:
#             /home/ahuang62/private/ECE552/mips-r2000-microprocessor/project/demo2/verilog/__work
# Loading __work.control
# Loading __work.IDEX_latch
# ** Error: (vsim-3033) Instantiation of 'dff' failed. The design unit was not found.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: IDEX_latch.v Line: 77
#         Searched libraries:
#             /home/ahuang62/private/ECE552/mips-r2000-microprocessor/project/demo2/verilog/__work
# ** Error: (vsim-3033) Instantiation of 'dff' failed. The design unit was not found.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: IDEX_latch.v Line: 78
#         Searched libraries:
#             /home/ahuang62/private/ECE552/mips-r2000-microprocessor/project/demo2/verilog/__work
# ** Error: (vsim-3033) Instantiation of 'dff' failed. The design unit was not found.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: IDEX_latch.v Line: 79
#         Searched libraries:
#             /home/ahuang62/private/ECE552/mips-r2000-microprocessor/project/demo2/verilog/__work
# ** Error: (vsim-3033) Instantiation of 'dff' failed. The design unit was not found.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: IDEX_latch.v Line: 80
#         Searched libraries:
#             /home/ahuang62/private/ECE552/mips-r2000-microprocessor/project/demo2/verilog/__work
# ** Error: (vsim-3033) Instantiation of 'dff' failed. The design unit was not found.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: IDEX_latch.v Line: 81
#         Searched libraries:
#             /home/ahuang62/private/ECE552/mips-r2000-microprocessor/project/demo2/verilog/__work
# ** Error: (vsim-3033) Instantiation of 'dff' failed. The design unit was not found.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: IDEX_latch.v Line: 82
#         Searched libraries:
#             /home/ahuang62/private/ECE552/mips-r2000-microprocessor/project/demo2/verilog/__work
# ** Error: (vsim-3033) Instantiation of 'dff' failed. The design unit was not found.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: IDEX_latch.v Line: 83
#         Searched libraries:
#             /home/ahuang62/private/ECE552/mips-r2000-microprocessor/project/demo2/verilog/__work
# ** Error: (vsim-3033) Instantiation of 'dff' failed. The design unit was not found.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: IDEX_latch.v Line: 84
#         Searched libraries:
#             /home/ahuang62/private/ECE552/mips-r2000-microprocessor/project/demo2/verilog/__work
# ** Error: (vsim-3033) Instantiation of 'dff' failed. The design unit was not found.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: IDEX_latch.v Line: 85
#         Searched libraries:
#             /home/ahuang62/private/ECE552/mips-r2000-microprocessor/project/demo2/verilog/__work
# ** Error: (vsim-3033) Instantiation of 'dff' failed. The design unit was not found.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX/dff_IDEX_d_RSData File: register.v Line: 13
#         Searched libraries:
#             /home/ahuang62/private/ECE552/mips-r2000-microprocessor/project/demo2/verilog/__work
# ** Error: (vsim-3033) Instantiation of 'dff' failed. The design unit was not found.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX/dff_IDEX_d_RTData File: register.v Line: 13
#         Searched libraries:
#             /home/ahuang62/private/ECE552/mips-r2000-microprocessor/project/demo2/verilog/__work
# ** Error: (vsim-3033) Instantiation of 'dff' failed. The design unit was not found.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX/dff_IDEX_d_Imm5 File: register.v Line: 13
#         Searched libraries:
#             /home/ahuang62/private/ECE552/mips-r2000-microprocessor/project/demo2/verilog/__work
# ** Error: (vsim-3033) Instantiation of 'dff' failed. The design unit was not found.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX/dff_IDEX_d_Imm8 File: register.v Line: 13
#         Searched libraries:
#             /home/ahuang62/private/ECE552/mips-r2000-microprocessor/project/demo2/verilog/__work
# ** Error: (vsim-3033) Instantiation of 'dff' failed. The design unit was not found.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX/dff_IDEX_d_sImm8 File: register.v Line: 13
#         Searched libraries:
#             /home/ahuang62/private/ECE552/mips-r2000-microprocessor/project/demo2/verilog/__work
# ** Error: (vsim-3033) Instantiation of 'dff' failed. The design unit was not found.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX/dff_IDEX_d_sImm11 File: register.v Line: 13
#         Searched libraries:
#             /home/ahuang62/private/ECE552/mips-r2000-microprocessor/project/demo2/verilog/__work
# ** Error: (vsim-3033) Instantiation of 'dff' failed. The design unit was not found.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX/dff_IDEX_d_PC File: register.v Line: 13
#         Searched libraries:
#             /home/ahuang62/private/ECE552/mips-r2000-microprocessor/project/demo2/verilog/__work
# ** Error: (vsim-3033) Instantiation of 'dff' failed. The design unit was not found.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: IDEX_latch.v Line: 93
#         Searched libraries:
#             /home/ahuang62/private/ECE552/mips-r2000-microprocessor/project/demo2/verilog/__work
# ** Error: (vsim-3033) Instantiation of 'dff' failed. The design unit was not found.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: IDEX_latch.v Line: 94
#         Searched libraries:
#             /home/ahuang62/private/ECE552/mips-r2000-microprocessor/project/demo2/verilog/__work
# ** Error: (vsim-3033) Instantiation of 'dff' failed. The design unit was not found.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: IDEX_latch.v Line: 95
#         Searched libraries:
#             /home/ahuang62/private/ECE552/mips-r2000-microprocessor/project/demo2/verilog/__work
# ** Error: (vsim-3033) Instantiation of 'dff' failed. The design unit was not found.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: IDEX_latch.v Line: 96
#         Searched libraries:
#             /home/ahuang62/private/ECE552/mips-r2000-microprocessor/project/demo2/verilog/__work
# ** Error: (vsim-3033) Instantiation of 'dff' failed. The design unit was not found.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: IDEX_latch.v Line: 97
#         Searched libraries:
#             /home/ahuang62/private/ECE552/mips-r2000-microprocessor/project/demo2/verilog/__work
# ** Error: (vsim-3033) Instantiation of 'execute' failed. The design unit was not found.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0 File: proc.v Line: 208
#         Searched libraries:
#             /home/ahuang62/private/ECE552/mips-r2000-microprocessor/project/demo2/verilog/__work
# ** Error: (vsim-3033) Instantiation of 'dff' failed. The design unit was not found.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0 File: proc.v Line: 241
#         Searched libraries:
#             /home/ahuang62/private/ECE552/mips-r2000-microprocessor/project/demo2/verilog/__work
# ** Error: (vsim-3033) Instantiation of 'dff' failed. The design unit was not found.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0 File: proc.v Line: 242
#         Searched libraries:
#             /home/ahuang62/private/ECE552/mips-r2000-microprocessor/project/demo2/verilog/__work
# Loading __work.memory
# ** Error: (vsim-3033) Instantiation of 'dff' failed. The design unit was not found.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/memory0/dff_d_PC2 File: register.v Line: 13
#         Searched libraries:
#             /home/ahuang62/private/ECE552/mips-r2000-microprocessor/project/demo2/verilog/__work
# ** Error: (vsim-3033) Instantiation of 'dff' failed. The design unit was not found.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/memory0/dff_e_ALU2 File: register.v Line: 13
#         Searched libraries:
#             /home/ahuang62/private/ECE552/mips-r2000-microprocessor/project/demo2/verilog/__work
# ** Error: (vsim-3033) Instantiation of 'dff' failed. The design unit was not found.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/memory0/dff_memory File: register.v Line: 13
#         Searched libraries:
#             /home/ahuang62/private/ECE552/mips-r2000-microprocessor/project/demo2/verilog/__work
# Loading __work.wb
# Error loading design
# End time: 15:09:48 on Nov 09,2024, Elapsed time: 0:00:00
# Errors: 32, Warnings: 0
