--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/backup/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -filter
../ise/iseconfig/filter.filter -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml
hdmi2usb.twx hdmi2usb.ncd -o hdmi2usb.twr hdmi2usb.pcf

Design file:              hdmi2usb.ncd
Physical constraint file: hdmi2usb.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1760 paths analyzed, 241 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Paths for end point debug_module/clk_1hz (SLICE_X40Y84.D2), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.705ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debug_module/prescaler_4 (FF)
  Destination:          debug_module/clk_1hz (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.390ns (Levels of Logic = 3)
  Clock Path Skew:      0.130ns (1.033 - 0.903)
  Source Clock:         clk_IBUFG rising at 0.000ns
  Destination Clock:    clk_IBUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: debug_module/prescaler_4 to debug_module/clk_1hz
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y88.CMUX    Tshcko                0.461   debug_module/prescaler<7>
                                                       debug_module/prescaler_4
    SLICE_X49Y88.A2      net (fanout=2)        0.799   debug_module/prescaler<4>
    SLICE_X49Y88.A       Tilo                  0.259   debug_module/PWR_250_o_prescaler[25]_equal_1_o<25>2
                                                       debug_module/PWR_250_o_prescaler[25]_equal_1_o<25>3
    SLICE_X49Y91.A1      net (fanout=1)        1.020   debug_module/PWR_250_o_prescaler[25]_equal_1_o<25>2
    SLICE_X49Y91.A       Tilo                  0.259   debug_module/prescaler<25>
                                                       debug_module/PWR_250_o_prescaler[25]_equal_1_o<25>5
    SLICE_X40Y84.D2      net (fanout=14)       1.379   debug_module/PWR_250_o_prescaler[25]_equal_1_o
    SLICE_X40Y84.CLK     Tas                   0.213   debug_module/device_state<5>
                                                       debug_module/clk_1hz_rstpot
                                                       debug_module/clk_1hz
    -------------------------------------------------  ---------------------------
    Total                                      4.390ns (1.192ns logic, 3.198ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.887ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debug_module/prescaler_16 (FF)
  Destination:          debug_module/clk_1hz (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.856ns (Levels of Logic = 3)
  Clock Path Skew:      -0.222ns (1.033 - 1.255)
  Source Clock:         clk_IBUFG rising at 0.000ns
  Destination Clock:    clk_IBUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: debug_module/prescaler_16 to debug_module/clk_1hz
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y91.AMUX    Tshcko                0.461   debug_module/prescaler<23>
                                                       debug_module/prescaler_16
    SLICE_X51Y89.A6      net (fanout=2)        0.478   debug_module/prescaler<16>
    SLICE_X51Y89.A       Tilo                  0.259   debug_module/PWR_250_o_prescaler[25]_equal_1_o<25>3
                                                       debug_module/PWR_250_o_prescaler[25]_equal_1_o<25>4
    SLICE_X49Y91.A2      net (fanout=1)        0.807   debug_module/PWR_250_o_prescaler[25]_equal_1_o<25>3
    SLICE_X49Y91.A       Tilo                  0.259   debug_module/prescaler<25>
                                                       debug_module/PWR_250_o_prescaler[25]_equal_1_o<25>5
    SLICE_X40Y84.D2      net (fanout=14)       1.379   debug_module/PWR_250_o_prescaler[25]_equal_1_o
    SLICE_X40Y84.CLK     Tas                   0.213   debug_module/device_state<5>
                                                       debug_module/clk_1hz_rstpot
                                                       debug_module/clk_1hz
    -------------------------------------------------  ---------------------------
    Total                                      3.856ns (1.192ns logic, 2.664ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.920ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debug_module/prescaler_8 (FF)
  Destination:          debug_module/clk_1hz (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.983ns (Levels of Logic = 3)
  Clock Path Skew:      -0.062ns (1.033 - 1.095)
  Source Clock:         clk_IBUFG rising at 0.000ns
  Destination Clock:    clk_IBUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: debug_module/prescaler_8 to debug_module/clk_1hz
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y90.AMUX    Tshcko                0.461   debug_module/prescaler<15>
                                                       debug_module/prescaler_8
    SLICE_X51Y89.A2      net (fanout=2)        0.605   debug_module/prescaler<8>
    SLICE_X51Y89.A       Tilo                  0.259   debug_module/PWR_250_o_prescaler[25]_equal_1_o<25>3
                                                       debug_module/PWR_250_o_prescaler[25]_equal_1_o<25>4
    SLICE_X49Y91.A2      net (fanout=1)        0.807   debug_module/PWR_250_o_prescaler[25]_equal_1_o<25>3
    SLICE_X49Y91.A       Tilo                  0.259   debug_module/prescaler<25>
                                                       debug_module/PWR_250_o_prescaler[25]_equal_1_o<25>5
    SLICE_X40Y84.D2      net (fanout=14)       1.379   debug_module/PWR_250_o_prescaler[25]_equal_1_o
    SLICE_X40Y84.CLK     Tas                   0.213   debug_module/device_state<5>
                                                       debug_module/clk_1hz_rstpot
                                                       debug_module/clk_1hz
    -------------------------------------------------  ---------------------------
    Total                                      3.983ns (1.192ns logic, 2.791ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------

Paths for end point debug_module/prescaler_7 (SLICE_X51Y88.D4), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.994ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debug_module/prescaler_4 (FF)
  Destination:          debug_module/prescaler_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.971ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_IBUFG rising at 0.000ns
  Destination Clock:    clk_IBUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: debug_module/prescaler_4 to debug_module/prescaler_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y88.CMUX    Tshcko                0.461   debug_module/prescaler<7>
                                                       debug_module/prescaler_4
    SLICE_X49Y88.A2      net (fanout=2)        0.799   debug_module/prescaler<4>
    SLICE_X49Y88.A       Tilo                  0.259   debug_module/PWR_250_o_prescaler[25]_equal_1_o<25>2
                                                       debug_module/PWR_250_o_prescaler[25]_equal_1_o<25>3
    SLICE_X49Y91.A1      net (fanout=1)        1.020   debug_module/PWR_250_o_prescaler[25]_equal_1_o<25>2
    SLICE_X49Y91.A       Tilo                  0.259   debug_module/prescaler<25>
                                                       debug_module/PWR_250_o_prescaler[25]_equal_1_o<25>5
    SLICE_X51Y88.D4      net (fanout=14)       0.851   debug_module/PWR_250_o_prescaler[25]_equal_1_o
    SLICE_X51Y88.CLK     Tas                   0.322   debug_module/prescaler<7>
                                                       debug_module/Mcount_prescaler_eqn_71
                                                       debug_module/prescaler_7
    -------------------------------------------------  ---------------------------
    Total                                      3.971ns (1.301ns logic, 2.670ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debug_module/prescaler_16 (FF)
  Destination:          debug_module/prescaler_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.437ns (Levels of Logic = 3)
  Clock Path Skew:      -0.368ns (0.278 - 0.646)
  Source Clock:         clk_IBUFG rising at 0.000ns
  Destination Clock:    clk_IBUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: debug_module/prescaler_16 to debug_module/prescaler_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y91.AMUX    Tshcko                0.461   debug_module/prescaler<23>
                                                       debug_module/prescaler_16
    SLICE_X51Y89.A6      net (fanout=2)        0.478   debug_module/prescaler<16>
    SLICE_X51Y89.A       Tilo                  0.259   debug_module/PWR_250_o_prescaler[25]_equal_1_o<25>3
                                                       debug_module/PWR_250_o_prescaler[25]_equal_1_o<25>4
    SLICE_X49Y91.A2      net (fanout=1)        0.807   debug_module/PWR_250_o_prescaler[25]_equal_1_o<25>3
    SLICE_X49Y91.A       Tilo                  0.259   debug_module/prescaler<25>
                                                       debug_module/PWR_250_o_prescaler[25]_equal_1_o<25>5
    SLICE_X51Y88.D4      net (fanout=14)       0.851   debug_module/PWR_250_o_prescaler[25]_equal_1_o
    SLICE_X51Y88.CLK     Tas                   0.322   debug_module/prescaler<7>
                                                       debug_module/Mcount_prescaler_eqn_71
                                                       debug_module/prescaler_7
    -------------------------------------------------  ---------------------------
    Total                                      3.437ns (1.301ns logic, 2.136ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.193ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debug_module/prescaler_8 (FF)
  Destination:          debug_module/prescaler_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.564ns (Levels of Logic = 3)
  Clock Path Skew:      -0.208ns (0.278 - 0.486)
  Source Clock:         clk_IBUFG rising at 0.000ns
  Destination Clock:    clk_IBUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: debug_module/prescaler_8 to debug_module/prescaler_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y90.AMUX    Tshcko                0.461   debug_module/prescaler<15>
                                                       debug_module/prescaler_8
    SLICE_X51Y89.A2      net (fanout=2)        0.605   debug_module/prescaler<8>
    SLICE_X51Y89.A       Tilo                  0.259   debug_module/PWR_250_o_prescaler[25]_equal_1_o<25>3
                                                       debug_module/PWR_250_o_prescaler[25]_equal_1_o<25>4
    SLICE_X49Y91.A2      net (fanout=1)        0.807   debug_module/PWR_250_o_prescaler[25]_equal_1_o<25>3
    SLICE_X49Y91.A       Tilo                  0.259   debug_module/prescaler<25>
                                                       debug_module/PWR_250_o_prescaler[25]_equal_1_o<25>5
    SLICE_X51Y88.D4      net (fanout=14)       0.851   debug_module/PWR_250_o_prescaler[25]_equal_1_o
    SLICE_X51Y88.CLK     Tas                   0.322   debug_module/prescaler<7>
                                                       debug_module/Mcount_prescaler_eqn_71
                                                       debug_module/prescaler_7
    -------------------------------------------------  ---------------------------
    Total                                      3.564ns (1.301ns logic, 2.263ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------

Paths for end point debug_module/prescaler_3 (SLICE_X51Y88.B5), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.038ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debug_module/prescaler_4 (FF)
  Destination:          debug_module/prescaler_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.927ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_IBUFG rising at 0.000ns
  Destination Clock:    clk_IBUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: debug_module/prescaler_4 to debug_module/prescaler_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y88.CMUX    Tshcko                0.461   debug_module/prescaler<7>
                                                       debug_module/prescaler_4
    SLICE_X49Y88.A2      net (fanout=2)        0.799   debug_module/prescaler<4>
    SLICE_X49Y88.A       Tilo                  0.259   debug_module/PWR_250_o_prescaler[25]_equal_1_o<25>2
                                                       debug_module/PWR_250_o_prescaler[25]_equal_1_o<25>3
    SLICE_X49Y91.A1      net (fanout=1)        1.020   debug_module/PWR_250_o_prescaler[25]_equal_1_o<25>2
    SLICE_X49Y91.A       Tilo                  0.259   debug_module/prescaler<25>
                                                       debug_module/PWR_250_o_prescaler[25]_equal_1_o<25>5
    SLICE_X51Y88.B5      net (fanout=14)       0.807   debug_module/PWR_250_o_prescaler[25]_equal_1_o
    SLICE_X51Y88.CLK     Tas                   0.322   debug_module/prescaler<7>
                                                       debug_module/Mcount_prescaler_eqn_31
                                                       debug_module/prescaler_3
    -------------------------------------------------  ---------------------------
    Total                                      3.927ns (1.301ns logic, 2.626ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.204ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debug_module/prescaler_16 (FF)
  Destination:          debug_module/prescaler_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.393ns (Levels of Logic = 3)
  Clock Path Skew:      -0.368ns (0.278 - 0.646)
  Source Clock:         clk_IBUFG rising at 0.000ns
  Destination Clock:    clk_IBUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: debug_module/prescaler_16 to debug_module/prescaler_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y91.AMUX    Tshcko                0.461   debug_module/prescaler<23>
                                                       debug_module/prescaler_16
    SLICE_X51Y89.A6      net (fanout=2)        0.478   debug_module/prescaler<16>
    SLICE_X51Y89.A       Tilo                  0.259   debug_module/PWR_250_o_prescaler[25]_equal_1_o<25>3
                                                       debug_module/PWR_250_o_prescaler[25]_equal_1_o<25>4
    SLICE_X49Y91.A2      net (fanout=1)        0.807   debug_module/PWR_250_o_prescaler[25]_equal_1_o<25>3
    SLICE_X49Y91.A       Tilo                  0.259   debug_module/prescaler<25>
                                                       debug_module/PWR_250_o_prescaler[25]_equal_1_o<25>5
    SLICE_X51Y88.B5      net (fanout=14)       0.807   debug_module/PWR_250_o_prescaler[25]_equal_1_o
    SLICE_X51Y88.CLK     Tas                   0.322   debug_module/prescaler<7>
                                                       debug_module/Mcount_prescaler_eqn_31
                                                       debug_module/prescaler_3
    -------------------------------------------------  ---------------------------
    Total                                      3.393ns (1.301ns logic, 2.092ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.237ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debug_module/prescaler_8 (FF)
  Destination:          debug_module/prescaler_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.520ns (Levels of Logic = 3)
  Clock Path Skew:      -0.208ns (0.278 - 0.486)
  Source Clock:         clk_IBUFG rising at 0.000ns
  Destination Clock:    clk_IBUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: debug_module/prescaler_8 to debug_module/prescaler_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y90.AMUX    Tshcko                0.461   debug_module/prescaler<15>
                                                       debug_module/prescaler_8
    SLICE_X51Y89.A2      net (fanout=2)        0.605   debug_module/prescaler<8>
    SLICE_X51Y89.A       Tilo                  0.259   debug_module/PWR_250_o_prescaler[25]_equal_1_o<25>3
                                                       debug_module/PWR_250_o_prescaler[25]_equal_1_o<25>4
    SLICE_X49Y91.A2      net (fanout=1)        0.807   debug_module/PWR_250_o_prescaler[25]_equal_1_o<25>3
    SLICE_X49Y91.A       Tilo                  0.259   debug_module/prescaler<25>
                                                       debug_module/PWR_250_o_prescaler[25]_equal_1_o<25>5
    SLICE_X51Y88.B5      net (fanout=14)       0.807   debug_module/PWR_250_o_prescaler[25]_equal_1_o
    SLICE_X51Y88.CLK     Tas                   0.322   debug_module/prescaler<7>
                                                       debug_module/Mcount_prescaler_eqn_31
                                                       debug_module/prescaler_3
    -------------------------------------------------  ---------------------------
    Total                                      3.520ns (1.301ns logic, 2.219ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point debug_module/Inst_counters/frame_rate_cnt_4 (SLICE_X38Y90.CIN), 14 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.364ns (requirement - (clock path skew + uncertainty - data path))
  Source:               debug_module/Inst_counters/frame_rate_cnt_2 (FF)
  Destination:          debug_module/Inst_counters/frame_rate_cnt_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.624ns (Levels of Logic = 2)
  Clock Path Skew:      0.260ns (0.407 - 0.147)
  Source Clock:         clk_IBUFG rising at 10.000ns
  Destination Clock:    clk_IBUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: debug_module/Inst_counters/frame_rate_cnt_2 to debug_module/Inst_counters/frame_rate_cnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y89.CQ      Tcko                  0.234   debug_module/Inst_counters/frame_rate_cnt<3>
                                                       debug_module/Inst_counters/frame_rate_cnt_2
    SLICE_X38Y89.C5      net (fanout=2)        0.067   debug_module/Inst_counters/frame_rate_cnt<2>
    SLICE_X38Y89.COUT    Topcyc                0.203   debug_module/Inst_counters/frame_rate_cnt<3>
                                                       debug_module/Inst_counters/Mcount_frame_rate_cnt_lut<2>
                                                       debug_module/Inst_counters/Mcount_frame_rate_cnt_cy<3>
    SLICE_X38Y90.CIN     net (fanout=1)        0.001   debug_module/Inst_counters/Mcount_frame_rate_cnt_cy<3>
    SLICE_X38Y90.CLK     Tckcin      (-Th)    -0.119   debug_module/Inst_counters/frame_rate_cnt<7>
                                                       debug_module/Inst_counters/Mcount_frame_rate_cnt_xor<7>
                                                       debug_module/Inst_counters/frame_rate_cnt_4
    -------------------------------------------------  ---------------------------
    Total                                      0.624ns (0.556ns logic, 0.068ns route)
                                                       (89.1% logic, 10.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.467ns (requirement - (clock path skew + uncertainty - data path))
  Source:               debug_module/clk_1hz (FF)
  Destination:          debug_module/Inst_counters/frame_rate_cnt_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.003ns (Levels of Logic = 2)
  Clock Path Skew:      0.536ns (0.683 - 0.147)
  Source Clock:         clk_IBUFG rising at 10.000ns
  Destination Clock:    clk_IBUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: debug_module/clk_1hz to debug_module/Inst_counters/frame_rate_cnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y84.DMUX    Tshcko                0.238   debug_module/device_state<5>
                                                       debug_module/clk_1hz
    SLICE_X38Y89.D4      net (fanout=36)       0.458   debug_module/clk_1hz
    SLICE_X38Y89.COUT    Topcyd                0.187   debug_module/Inst_counters/frame_rate_cnt<3>
                                                       debug_module/Inst_counters/Mcount_frame_rate_cnt_lut<3>
                                                       debug_module/Inst_counters/Mcount_frame_rate_cnt_cy<3>
    SLICE_X38Y90.CIN     net (fanout=1)        0.001   debug_module/Inst_counters/Mcount_frame_rate_cnt_cy<3>
    SLICE_X38Y90.CLK     Tckcin      (-Th)    -0.119   debug_module/Inst_counters/frame_rate_cnt<7>
                                                       debug_module/Inst_counters/Mcount_frame_rate_cnt_xor<7>
                                                       debug_module/Inst_counters/frame_rate_cnt_4
    -------------------------------------------------  ---------------------------
    Total                                      1.003ns (0.544ns logic, 0.459ns route)
                                                       (54.2% logic, 45.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.492ns (requirement - (clock path skew + uncertainty - data path))
  Source:               debug_module/Inst_counters/frame_rate_cnt_3 (FF)
  Destination:          debug_module/Inst_counters/frame_rate_cnt_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.752ns (Levels of Logic = 2)
  Clock Path Skew:      0.260ns (0.407 - 0.147)
  Source Clock:         clk_IBUFG rising at 10.000ns
  Destination Clock:    clk_IBUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: debug_module/Inst_counters/frame_rate_cnt_3 to debug_module/Inst_counters/frame_rate_cnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y89.DQ      Tcko                  0.234   debug_module/Inst_counters/frame_rate_cnt<3>
                                                       debug_module/Inst_counters/frame_rate_cnt_3
    SLICE_X38Y89.D5      net (fanout=2)        0.211   debug_module/Inst_counters/frame_rate_cnt<3>
    SLICE_X38Y89.COUT    Topcyd                0.187   debug_module/Inst_counters/frame_rate_cnt<3>
                                                       debug_module/Inst_counters/Mcount_frame_rate_cnt_lut<3>
                                                       debug_module/Inst_counters/Mcount_frame_rate_cnt_cy<3>
    SLICE_X38Y90.CIN     net (fanout=1)        0.001   debug_module/Inst_counters/Mcount_frame_rate_cnt_cy<3>
    SLICE_X38Y90.CLK     Tckcin      (-Th)    -0.119   debug_module/Inst_counters/frame_rate_cnt<7>
                                                       debug_module/Inst_counters/Mcount_frame_rate_cnt_xor<7>
                                                       debug_module/Inst_counters/frame_rate_cnt_4
    -------------------------------------------------  ---------------------------
    Total                                      0.752ns (0.540ns logic, 0.212ns route)
                                                       (71.8% logic, 28.2% route)

--------------------------------------------------------------------------------

Paths for end point debug_module/Inst_counters/frame_rate_cnt_6 (SLICE_X38Y90.CIN), 14 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.387ns (requirement - (clock path skew + uncertainty - data path))
  Source:               debug_module/Inst_counters/frame_rate_cnt_2 (FF)
  Destination:          debug_module/Inst_counters/frame_rate_cnt_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.647ns (Levels of Logic = 2)
  Clock Path Skew:      0.260ns (0.407 - 0.147)
  Source Clock:         clk_IBUFG rising at 10.000ns
  Destination Clock:    clk_IBUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: debug_module/Inst_counters/frame_rate_cnt_2 to debug_module/Inst_counters/frame_rate_cnt_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y89.CQ      Tcko                  0.234   debug_module/Inst_counters/frame_rate_cnt<3>
                                                       debug_module/Inst_counters/frame_rate_cnt_2
    SLICE_X38Y89.C5      net (fanout=2)        0.067   debug_module/Inst_counters/frame_rate_cnt<2>
    SLICE_X38Y89.COUT    Topcyc                0.203   debug_module/Inst_counters/frame_rate_cnt<3>
                                                       debug_module/Inst_counters/Mcount_frame_rate_cnt_lut<2>
                                                       debug_module/Inst_counters/Mcount_frame_rate_cnt_cy<3>
    SLICE_X38Y90.CIN     net (fanout=1)        0.001   debug_module/Inst_counters/Mcount_frame_rate_cnt_cy<3>
    SLICE_X38Y90.CLK     Tckcin      (-Th)    -0.142   debug_module/Inst_counters/frame_rate_cnt<7>
                                                       debug_module/Inst_counters/Mcount_frame_rate_cnt_xor<7>
                                                       debug_module/Inst_counters/frame_rate_cnt_6
    -------------------------------------------------  ---------------------------
    Total                                      0.647ns (0.579ns logic, 0.068ns route)
                                                       (89.5% logic, 10.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.490ns (requirement - (clock path skew + uncertainty - data path))
  Source:               debug_module/clk_1hz (FF)
  Destination:          debug_module/Inst_counters/frame_rate_cnt_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.026ns (Levels of Logic = 2)
  Clock Path Skew:      0.536ns (0.683 - 0.147)
  Source Clock:         clk_IBUFG rising at 10.000ns
  Destination Clock:    clk_IBUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: debug_module/clk_1hz to debug_module/Inst_counters/frame_rate_cnt_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y84.DMUX    Tshcko                0.238   debug_module/device_state<5>
                                                       debug_module/clk_1hz
    SLICE_X38Y89.D4      net (fanout=36)       0.458   debug_module/clk_1hz
    SLICE_X38Y89.COUT    Topcyd                0.187   debug_module/Inst_counters/frame_rate_cnt<3>
                                                       debug_module/Inst_counters/Mcount_frame_rate_cnt_lut<3>
                                                       debug_module/Inst_counters/Mcount_frame_rate_cnt_cy<3>
    SLICE_X38Y90.CIN     net (fanout=1)        0.001   debug_module/Inst_counters/Mcount_frame_rate_cnt_cy<3>
    SLICE_X38Y90.CLK     Tckcin      (-Th)    -0.142   debug_module/Inst_counters/frame_rate_cnt<7>
                                                       debug_module/Inst_counters/Mcount_frame_rate_cnt_xor<7>
                                                       debug_module/Inst_counters/frame_rate_cnt_6
    -------------------------------------------------  ---------------------------
    Total                                      1.026ns (0.567ns logic, 0.459ns route)
                                                       (55.3% logic, 44.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.515ns (requirement - (clock path skew + uncertainty - data path))
  Source:               debug_module/Inst_counters/frame_rate_cnt_3 (FF)
  Destination:          debug_module/Inst_counters/frame_rate_cnt_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.775ns (Levels of Logic = 2)
  Clock Path Skew:      0.260ns (0.407 - 0.147)
  Source Clock:         clk_IBUFG rising at 10.000ns
  Destination Clock:    clk_IBUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: debug_module/Inst_counters/frame_rate_cnt_3 to debug_module/Inst_counters/frame_rate_cnt_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y89.DQ      Tcko                  0.234   debug_module/Inst_counters/frame_rate_cnt<3>
                                                       debug_module/Inst_counters/frame_rate_cnt_3
    SLICE_X38Y89.D5      net (fanout=2)        0.211   debug_module/Inst_counters/frame_rate_cnt<3>
    SLICE_X38Y89.COUT    Topcyd                0.187   debug_module/Inst_counters/frame_rate_cnt<3>
                                                       debug_module/Inst_counters/Mcount_frame_rate_cnt_lut<3>
                                                       debug_module/Inst_counters/Mcount_frame_rate_cnt_cy<3>
    SLICE_X38Y90.CIN     net (fanout=1)        0.001   debug_module/Inst_counters/Mcount_frame_rate_cnt_cy<3>
    SLICE_X38Y90.CLK     Tckcin      (-Th)    -0.142   debug_module/Inst_counters/frame_rate_cnt<7>
                                                       debug_module/Inst_counters/Mcount_frame_rate_cnt_xor<7>
                                                       debug_module/Inst_counters/frame_rate_cnt_6
    -------------------------------------------------  ---------------------------
    Total                                      0.775ns (0.563ns logic, 0.212ns route)
                                                       (72.6% logic, 27.4% route)

--------------------------------------------------------------------------------

Paths for end point debug_module/Inst_counters/frame_rate_cnt_5 (SLICE_X38Y90.CIN), 14 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.391ns (requirement - (clock path skew + uncertainty - data path))
  Source:               debug_module/Inst_counters/frame_rate_cnt_2 (FF)
  Destination:          debug_module/Inst_counters/frame_rate_cnt_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.651ns (Levels of Logic = 2)
  Clock Path Skew:      0.260ns (0.407 - 0.147)
  Source Clock:         clk_IBUFG rising at 10.000ns
  Destination Clock:    clk_IBUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: debug_module/Inst_counters/frame_rate_cnt_2 to debug_module/Inst_counters/frame_rate_cnt_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y89.CQ      Tcko                  0.234   debug_module/Inst_counters/frame_rate_cnt<3>
                                                       debug_module/Inst_counters/frame_rate_cnt_2
    SLICE_X38Y89.C5      net (fanout=2)        0.067   debug_module/Inst_counters/frame_rate_cnt<2>
    SLICE_X38Y89.COUT    Topcyc                0.203   debug_module/Inst_counters/frame_rate_cnt<3>
                                                       debug_module/Inst_counters/Mcount_frame_rate_cnt_lut<2>
                                                       debug_module/Inst_counters/Mcount_frame_rate_cnt_cy<3>
    SLICE_X38Y90.CIN     net (fanout=1)        0.001   debug_module/Inst_counters/Mcount_frame_rate_cnt_cy<3>
    SLICE_X38Y90.CLK     Tckcin      (-Th)    -0.146   debug_module/Inst_counters/frame_rate_cnt<7>
                                                       debug_module/Inst_counters/Mcount_frame_rate_cnt_xor<7>
                                                       debug_module/Inst_counters/frame_rate_cnt_5
    -------------------------------------------------  ---------------------------
    Total                                      0.651ns (0.583ns logic, 0.068ns route)
                                                       (89.6% logic, 10.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.494ns (requirement - (clock path skew + uncertainty - data path))
  Source:               debug_module/clk_1hz (FF)
  Destination:          debug_module/Inst_counters/frame_rate_cnt_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.030ns (Levels of Logic = 2)
  Clock Path Skew:      0.536ns (0.683 - 0.147)
  Source Clock:         clk_IBUFG rising at 10.000ns
  Destination Clock:    clk_IBUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: debug_module/clk_1hz to debug_module/Inst_counters/frame_rate_cnt_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y84.DMUX    Tshcko                0.238   debug_module/device_state<5>
                                                       debug_module/clk_1hz
    SLICE_X38Y89.D4      net (fanout=36)       0.458   debug_module/clk_1hz
    SLICE_X38Y89.COUT    Topcyd                0.187   debug_module/Inst_counters/frame_rate_cnt<3>
                                                       debug_module/Inst_counters/Mcount_frame_rate_cnt_lut<3>
                                                       debug_module/Inst_counters/Mcount_frame_rate_cnt_cy<3>
    SLICE_X38Y90.CIN     net (fanout=1)        0.001   debug_module/Inst_counters/Mcount_frame_rate_cnt_cy<3>
    SLICE_X38Y90.CLK     Tckcin      (-Th)    -0.146   debug_module/Inst_counters/frame_rate_cnt<7>
                                                       debug_module/Inst_counters/Mcount_frame_rate_cnt_xor<7>
                                                       debug_module/Inst_counters/frame_rate_cnt_5
    -------------------------------------------------  ---------------------------
    Total                                      1.030ns (0.571ns logic, 0.459ns route)
                                                       (55.4% logic, 44.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.519ns (requirement - (clock path skew + uncertainty - data path))
  Source:               debug_module/Inst_counters/frame_rate_cnt_3 (FF)
  Destination:          debug_module/Inst_counters/frame_rate_cnt_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.779ns (Levels of Logic = 2)
  Clock Path Skew:      0.260ns (0.407 - 0.147)
  Source Clock:         clk_IBUFG rising at 10.000ns
  Destination Clock:    clk_IBUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: debug_module/Inst_counters/frame_rate_cnt_3 to debug_module/Inst_counters/frame_rate_cnt_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y89.DQ      Tcko                  0.234   debug_module/Inst_counters/frame_rate_cnt<3>
                                                       debug_module/Inst_counters/frame_rate_cnt_3
    SLICE_X38Y89.D5      net (fanout=2)        0.211   debug_module/Inst_counters/frame_rate_cnt<3>
    SLICE_X38Y89.COUT    Topcyd                0.187   debug_module/Inst_counters/frame_rate_cnt<3>
                                                       debug_module/Inst_counters/Mcount_frame_rate_cnt_lut<3>
                                                       debug_module/Inst_counters/Mcount_frame_rate_cnt_cy<3>
    SLICE_X38Y90.CIN     net (fanout=1)        0.001   debug_module/Inst_counters/Mcount_frame_rate_cnt_cy<3>
    SLICE_X38Y90.CLK     Tckcin      (-Th)    -0.146   debug_module/Inst_counters/frame_rate_cnt<7>
                                                       debug_module/Inst_counters/Mcount_frame_rate_cnt_xor<7>
                                                       debug_module/Inst_counters/frame_rate_cnt_5
    -------------------------------------------------  ---------------------------
    Total                                      0.779ns (0.567ns logic, 0.212ns route)
                                                       (72.8% logic, 27.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.675ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: ddr2_comp/ramComp/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Logical resource: ddr2_comp/ramComp/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Location pin: PLL_ADV_X0Y1.CLKOUT0
  Clock network: ddr2_comp/ramComp/memc3_infrastructure_inst/clk_2x_0
--------------------------------------------------------------------------------
Slack: 0.675ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: ddr2_comp/ramComp/memc3_infrastructure_inst/u_pll_adv/CLKOUT1
  Logical resource: ddr2_comp/ramComp/memc3_infrastructure_inst/u_pll_adv/CLKOUT1
  Location pin: PLL_ADV_X0Y1.CLKOUT1
  Clock network: ddr2_comp/ramComp/memc3_infrastructure_inst/clk_2x_180
--------------------------------------------------------------------------------
Slack: 3.901ns (period - min period limit)
  Period: 6.400ns
  Min period limit: 2.499ns (400.160MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: ddr2_comp/ramComp/memc3_infrastructure_inst/u_pll_adv/CLKOUT3
  Logical resource: ddr2_comp/ramComp/memc3_infrastructure_inst/u_pll_adv/CLKOUT3
  Location pin: PLL_ADV_X0Y1.CLKOUT3
  Clock network: ddr2_comp/ramComp/memc3_infrastructure_inst/mcb_drp_clk_bufg_in
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DVI_CLOCK0 = PERIOD TIMEGRP "DVI_CLOCK0" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.334ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_DVI_CLOCK0 = PERIOD TIMEGRP "DVI_CLOCK0" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.075ns (period - min period limit)
  Period: 1.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: hdmiMatri_Comp/dvi_rx0/PLL_ISERDES/PLL_ADV/CLKOUT0
  Logical resource: hdmiMatri_Comp/dvi_rx0/PLL_ISERDES/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y0.CLKOUT0
  Clock network: hdmiMatri_Comp/dvi_rx0/pllclk0
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: hdmiMatri_Comp/dvi_rx0/PLL_ISERDES/PLL_ADV/CLKIN1
  Logical resource: hdmiMatri_Comp/dvi_rx0/PLL_ISERDES/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: hdmiMatri_Comp/dvi_rx0/rxclk
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: hdmiMatri_Comp/dvi_rx0/PLL_ISERDES/PLL_ADV/CLKIN1
  Logical resource: hdmiMatri_Comp/dvi_rx0/PLL_ISERDES/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: hdmiMatri_Comp/dvi_rx0/rxclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DVI_CLOCK1 = PERIOD TIMEGRP "DVI_CLOCK1" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.334ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_DVI_CLOCK1 = PERIOD TIMEGRP "DVI_CLOCK1" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.075ns (period - min period limit)
  Period: 1.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: hdmiMatri_Comp/dvi_rx1/PLL_ISERDES/PLL_ADV/CLKOUT0
  Logical resource: hdmiMatri_Comp/dvi_rx1/PLL_ISERDES/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y2.CLKOUT0
  Clock network: hdmiMatri_Comp/dvi_rx1/pllclk0
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: hdmiMatri_Comp/dvi_rx1/PLL_ISERDES/PLL_ADV/CLKIN1
  Logical resource: hdmiMatri_Comp/dvi_rx1/PLL_ISERDES/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: hdmiMatri_Comp/dvi_rx1/rxclk
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: hdmiMatri_Comp/dvi_rx1/PLL_ISERDES/PLL_ADV/CLKIN1
  Logical resource: hdmiMatri_Comp/dvi_rx1/PLL_ISERDES/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: hdmiMatri_Comp/dvi_rx1/rxclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ramdo_0 = MAXDELAY FROM TIMEGRP "bramgrp_0" TO TIMEGRP 
"fddbgrp_0"         TS_DVI_CLOCK0;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 30 paths analyzed, 30 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.661ns.
--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db18 (SLICE_X12Y105.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    5.339ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmiMatri_Comp/dvi_tx0/pixel2x/fifo_u/dram16s[18].i_RAM16X1D_U/DP (RAM)
  Destination:          hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.190ns (Levels of Logic = 0)
  Clock Path Skew:      -0.057ns (1.166 - 1.223)
  Source Clock:         pclk_H rising at 0.000ns
  Destination Clock:    hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.304ns
    Phase Error (PE):           0.226ns

  Maximum Data Path at Slow Process Corner: hdmiMatri_Comp/dvi_tx0/pixel2x/fifo_u/dram16s[18].i_RAM16X1D_U/DP to hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y105.A      Tshcko                0.854   hdmiMatri_Comp/dvi_tx0/pixel2x/dataint<16>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fifo_u/dram16s[18].i_RAM16X1D_U/DP
    SLICE_X12Y105.CX     net (fanout=1)        3.200   hdmiMatri_Comp/dvi_tx0/pixel2x/dataint<18>
    SLICE_X12Y105.CLK    Tdick                 0.136   hdmiMatri_Comp/dvi_tx0/pixel2x/db<19>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db18
    -------------------------------------------------  ---------------------------
    Total                                      4.190ns (0.990ns logic, 3.200ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db19 (SLICE_X12Y105.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    5.683ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmiMatri_Comp/dvi_tx0/pixel2x/fifo_u/dram16s[19].i_RAM16X1D_U/DP (RAM)
  Destination:          hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db19 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.846ns (Levels of Logic = 0)
  Clock Path Skew:      -0.057ns (1.166 - 1.223)
  Source Clock:         pclk_H rising at 0.000ns
  Destination Clock:    hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.304ns
    Phase Error (PE):           0.226ns

  Maximum Data Path at Slow Process Corner: hdmiMatri_Comp/dvi_tx0/pixel2x/fifo_u/dram16s[19].i_RAM16X1D_U/DP to hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y105.AMUX   Tshcko                0.910   hdmiMatri_Comp/dvi_tx0/pixel2x/dataint<16>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fifo_u/dram16s[19].i_RAM16X1D_U/DP
    SLICE_X12Y105.DX     net (fanout=1)        2.800   hdmiMatri_Comp/dvi_tx0/pixel2x/dataint<19>
    SLICE_X12Y105.CLK    Tdick                 0.136   hdmiMatri_Comp/dvi_tx0/pixel2x/db<19>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db19
    -------------------------------------------------  ---------------------------
    Total                                      3.846ns (1.046ns logic, 2.800ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db16 (SLICE_X12Y105.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmiMatri_Comp/dvi_tx0/pixel2x/fifo_u/dram16s[16].i_RAM16X1D_U/DP (RAM)
  Destination:          hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db16 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.498ns (Levels of Logic = 0)
  Clock Path Skew:      -0.057ns (1.166 - 1.223)
  Source Clock:         pclk_H rising at 0.000ns
  Destination Clock:    hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.304ns
    Phase Error (PE):           0.226ns

  Maximum Data Path at Slow Process Corner: hdmiMatri_Comp/dvi_tx0/pixel2x/fifo_u/dram16s[16].i_RAM16X1D_U/DP to hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y105.B      Tshcko                0.885   hdmiMatri_Comp/dvi_tx0/pixel2x/dataint<16>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fifo_u/dram16s[16].i_RAM16X1D_U/DP
    SLICE_X12Y105.AX     net (fanout=1)        2.477   hdmiMatri_Comp/dvi_tx0/pixel2x/dataint<16>
    SLICE_X12Y105.CLK    Tdick                 0.136   hdmiMatri_Comp/dvi_tx0/pixel2x/db<19>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db16
    -------------------------------------------------  ---------------------------
    Total                                      3.498ns (1.021ns logic, 2.477ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_ramdo_0 = MAXDELAY FROM TIMEGRP "bramgrp_0" TO TIMEGRP "fddbgrp_0"         TS_DVI_CLOCK0;
--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db2 (SLICE_X26Y103.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.258ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmiMatri_Comp/dvi_tx0/pixel2x/fifo_u/dram16s[2].i_RAM16X1D_U/DP (RAM)
  Destination:          hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.690ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.018ns (0.693 - 0.675)
  Source Clock:         pclk_H rising at 0.000ns
  Destination Clock:    hdmiMatri_Comp/tx_pclkx2 rising at 0.000ns
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.304ns
    Phase Error (PE):           0.226ns

  Minimum Data Path at Fast Process Corner: hdmiMatri_Comp/dvi_tx0/pixel2x/fifo_u/dram16s[2].i_RAM16X1D_U/DP to hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y102.A      Tshcko                0.441   hdmiMatri_Comp/dvi_tx0/pixel2x/dataint<0>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fifo_u/dram16s[2].i_RAM16X1D_U/DP
    SLICE_X26Y103.CX     net (fanout=1)        0.208   hdmiMatri_Comp/dvi_tx0/pixel2x/dataint<2>
    SLICE_X26Y103.CLK    Tckdi       (-Th)    -0.041   hdmiMatri_Comp/dvi_tx0/pixel2x/db<3>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db2
    -------------------------------------------------  ---------------------------
    Total                                      0.690ns (0.482ns logic, 0.208ns route)
                                                       (69.9% logic, 30.1% route)
--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db0 (SLICE_X26Y103.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.336ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmiMatri_Comp/dvi_tx0/pixel2x/fifo_u/dram16s[0].i_RAM16X1D_U/DP (RAM)
  Destination:          hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.768ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.018ns (0.693 - 0.675)
  Source Clock:         pclk_H rising at 0.000ns
  Destination Clock:    hdmiMatri_Comp/tx_pclkx2 rising at 0.000ns
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.304ns
    Phase Error (PE):           0.226ns

  Minimum Data Path at Fast Process Corner: hdmiMatri_Comp/dvi_tx0/pixel2x/fifo_u/dram16s[0].i_RAM16X1D_U/DP to hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y102.B      Tshcko                0.449   hdmiMatri_Comp/dvi_tx0/pixel2x/dataint<0>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fifo_u/dram16s[0].i_RAM16X1D_U/DP
    SLICE_X26Y103.AX     net (fanout=1)        0.278   hdmiMatri_Comp/dvi_tx0/pixel2x/dataint<0>
    SLICE_X26Y103.CLK    Tckdi       (-Th)    -0.041   hdmiMatri_Comp/dvi_tx0/pixel2x/db<3>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db0
    -------------------------------------------------  ---------------------------
    Total                                      0.768ns (0.490ns logic, 0.278ns route)
                                                       (63.8% logic, 36.2% route)
--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db10 (SLICE_X24Y103.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.368ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmiMatri_Comp/dvi_tx0/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/DP (RAM)
  Destination:          hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.801ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.019ns (0.692 - 0.673)
  Source Clock:         pclk_H rising at 0.000ns
  Destination Clock:    hdmiMatri_Comp/tx_pclkx2 rising at 0.000ns
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.304ns
    Phase Error (PE):           0.226ns

  Minimum Data Path at Fast Process Corner: hdmiMatri_Comp/dvi_tx0/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/DP to hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y104.A      Tshcko                0.441   hdmiMatri_Comp/dvi_tx0/pixel2x/dataint<8>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/DP
    SLICE_X24Y103.CX     net (fanout=1)        0.312   hdmiMatri_Comp/dvi_tx0/pixel2x/dataint<10>
    SLICE_X24Y103.CLK    Tckdi       (-Th)    -0.048   hdmiMatri_Comp/dvi_tx0/pixel2x/db<11>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db10
    -------------------------------------------------  ---------------------------
    Total                                      0.801ns (0.489ns logic, 0.312ns route)
                                                       (61.0% logic, 39.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ramra_0 = MAXDELAY FROM TIMEGRP "bramra_0" TO TIMEGRP 
"fddbgrp_0"         TS_DVI_CLOCK0;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 120 paths analyzed, 30 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.468ns.
--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db18 (SLICE_X12Y105.CX), 4 paths
--------------------------------------------------------------------------------
Slack (setup paths):    4.532ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra2 (FF)
  Destination:          hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.273ns (Levels of Logic = 1)
  Clock Path Skew:      -0.028ns (0.457 - 0.485)
  Source Clock:         hdmiMatri_Comp/tx_pclkx2 rising at 0.000ns
  Destination Clock:    hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.167ns

  Clock Uncertainty:          0.167ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.262ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra2 to hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y108.CMUX   Tshcko                0.461   hdmiMatri_Comp/dvi_tx0/pixel2x/ra<3>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra2
    SLICE_X26Y105.A4     net (fanout=17)       1.273   hdmiMatri_Comp/dvi_tx0/pixel2x/ra<2>
    SLICE_X26Y105.A      Tilo                  0.203   hdmiMatri_Comp/dvi_tx0/pixel2x/dataint<16>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fifo_u/dram16s[18].i_RAM16X1D_U/DP
    SLICE_X12Y105.CX     net (fanout=1)        3.200   hdmiMatri_Comp/dvi_tx0/pixel2x/dataint<18>
    SLICE_X12Y105.CLK    Tdick                 0.136   hdmiMatri_Comp/dvi_tx0/pixel2x/db<19>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db18
    -------------------------------------------------  ---------------------------
    Total                                      5.273ns (0.800ns logic, 4.473ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.571ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra0 (FF)
  Destination:          hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.234ns (Levels of Logic = 1)
  Clock Path Skew:      -0.028ns (0.457 - 0.485)
  Source Clock:         hdmiMatri_Comp/tx_pclkx2 rising at 0.000ns
  Destination Clock:    hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.167ns

  Clock Uncertainty:          0.167ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.262ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra0 to hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y108.AQ     Tcko                  0.391   hdmiMatri_Comp/dvi_tx0/pixel2x/ra<3>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra0
    SLICE_X26Y105.A2     net (fanout=19)       1.304   hdmiMatri_Comp/dvi_tx0/pixel2x/ra<0>
    SLICE_X26Y105.A      Tilo                  0.203   hdmiMatri_Comp/dvi_tx0/pixel2x/dataint<16>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fifo_u/dram16s[18].i_RAM16X1D_U/DP
    SLICE_X12Y105.CX     net (fanout=1)        3.200   hdmiMatri_Comp/dvi_tx0/pixel2x/dataint<18>
    SLICE_X12Y105.CLK    Tdick                 0.136   hdmiMatri_Comp/dvi_tx0/pixel2x/db<19>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db18
    -------------------------------------------------  ---------------------------
    Total                                      5.234ns (0.730ns logic, 4.504ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.633ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra3 (FF)
  Destination:          hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.172ns (Levels of Logic = 1)
  Clock Path Skew:      -0.028ns (0.457 - 0.485)
  Source Clock:         hdmiMatri_Comp/tx_pclkx2 rising at 0.000ns
  Destination Clock:    hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.167ns

  Clock Uncertainty:          0.167ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.262ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra3 to hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y108.CQ     Tcko                  0.391   hdmiMatri_Comp/dvi_tx0/pixel2x/ra<3>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra3
    SLICE_X26Y105.A5     net (fanout=17)       1.242   hdmiMatri_Comp/dvi_tx0/pixel2x/ra<3>
    SLICE_X26Y105.A      Tilo                  0.203   hdmiMatri_Comp/dvi_tx0/pixel2x/dataint<16>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fifo_u/dram16s[18].i_RAM16X1D_U/DP
    SLICE_X12Y105.CX     net (fanout=1)        3.200   hdmiMatri_Comp/dvi_tx0/pixel2x/dataint<18>
    SLICE_X12Y105.CLK    Tdick                 0.136   hdmiMatri_Comp/dvi_tx0/pixel2x/db<19>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db18
    -------------------------------------------------  ---------------------------
    Total                                      5.172ns (0.730ns logic, 4.442ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db19 (SLICE_X12Y105.DX), 4 paths
--------------------------------------------------------------------------------
Slack (setup paths):    4.874ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra2 (FF)
  Destination:          hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db19 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.931ns (Levels of Logic = 1)
  Clock Path Skew:      -0.028ns (0.457 - 0.485)
  Source Clock:         hdmiMatri_Comp/tx_pclkx2 rising at 0.000ns
  Destination Clock:    hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.167ns

  Clock Uncertainty:          0.167ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.262ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra2 to hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y108.CMUX   Tshcko                0.461   hdmiMatri_Comp/dvi_tx0/pixel2x/ra<3>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra2
    SLICE_X26Y105.A4     net (fanout=17)       1.273   hdmiMatri_Comp/dvi_tx0/pixel2x/ra<2>
    SLICE_X26Y105.AMUX   Tilo                  0.261   hdmiMatri_Comp/dvi_tx0/pixel2x/dataint<16>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fifo_u/dram16s[19].i_RAM16X1D_U/DP
    SLICE_X12Y105.DX     net (fanout=1)        2.800   hdmiMatri_Comp/dvi_tx0/pixel2x/dataint<19>
    SLICE_X12Y105.CLK    Tdick                 0.136   hdmiMatri_Comp/dvi_tx0/pixel2x/db<19>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db19
    -------------------------------------------------  ---------------------------
    Total                                      4.931ns (0.858ns logic, 4.073ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.913ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra0 (FF)
  Destination:          hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db19 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.892ns (Levels of Logic = 1)
  Clock Path Skew:      -0.028ns (0.457 - 0.485)
  Source Clock:         hdmiMatri_Comp/tx_pclkx2 rising at 0.000ns
  Destination Clock:    hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.167ns

  Clock Uncertainty:          0.167ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.262ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra0 to hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y108.AQ     Tcko                  0.391   hdmiMatri_Comp/dvi_tx0/pixel2x/ra<3>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra0
    SLICE_X26Y105.A2     net (fanout=19)       1.304   hdmiMatri_Comp/dvi_tx0/pixel2x/ra<0>
    SLICE_X26Y105.AMUX   Tilo                  0.261   hdmiMatri_Comp/dvi_tx0/pixel2x/dataint<16>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fifo_u/dram16s[19].i_RAM16X1D_U/DP
    SLICE_X12Y105.DX     net (fanout=1)        2.800   hdmiMatri_Comp/dvi_tx0/pixel2x/dataint<19>
    SLICE_X12Y105.CLK    Tdick                 0.136   hdmiMatri_Comp/dvi_tx0/pixel2x/db<19>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db19
    -------------------------------------------------  ---------------------------
    Total                                      4.892ns (0.788ns logic, 4.104ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.975ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra3 (FF)
  Destination:          hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db19 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.830ns (Levels of Logic = 1)
  Clock Path Skew:      -0.028ns (0.457 - 0.485)
  Source Clock:         hdmiMatri_Comp/tx_pclkx2 rising at 0.000ns
  Destination Clock:    hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.167ns

  Clock Uncertainty:          0.167ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.262ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra3 to hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y108.CQ     Tcko                  0.391   hdmiMatri_Comp/dvi_tx0/pixel2x/ra<3>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra3
    SLICE_X26Y105.A5     net (fanout=17)       1.242   hdmiMatri_Comp/dvi_tx0/pixel2x/ra<3>
    SLICE_X26Y105.AMUX   Tilo                  0.261   hdmiMatri_Comp/dvi_tx0/pixel2x/dataint<16>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fifo_u/dram16s[19].i_RAM16X1D_U/DP
    SLICE_X12Y105.DX     net (fanout=1)        2.800   hdmiMatri_Comp/dvi_tx0/pixel2x/dataint<19>
    SLICE_X12Y105.CLK    Tdick                 0.136   hdmiMatri_Comp/dvi_tx0/pixel2x/db<19>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db19
    -------------------------------------------------  ---------------------------
    Total                                      4.830ns (0.788ns logic, 4.042ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db16 (SLICE_X12Y105.AX), 4 paths
--------------------------------------------------------------------------------
Slack (setup paths):    5.094ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra2 (FF)
  Destination:          hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db16 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.711ns (Levels of Logic = 1)
  Clock Path Skew:      -0.028ns (0.457 - 0.485)
  Source Clock:         hdmiMatri_Comp/tx_pclkx2 rising at 0.000ns
  Destination Clock:    hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.167ns

  Clock Uncertainty:          0.167ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.262ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra2 to hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y108.CMUX   Tshcko                0.461   hdmiMatri_Comp/dvi_tx0/pixel2x/ra<3>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra2
    SLICE_X26Y105.B4     net (fanout=17)       1.434   hdmiMatri_Comp/dvi_tx0/pixel2x/ra<2>
    SLICE_X26Y105.B      Tilo                  0.203   hdmiMatri_Comp/dvi_tx0/pixel2x/dataint<16>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fifo_u/dram16s[16].i_RAM16X1D_U/DP
    SLICE_X12Y105.AX     net (fanout=1)        2.477   hdmiMatri_Comp/dvi_tx0/pixel2x/dataint<16>
    SLICE_X12Y105.CLK    Tdick                 0.136   hdmiMatri_Comp/dvi_tx0/pixel2x/db<19>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db16
    -------------------------------------------------  ---------------------------
    Total                                      4.711ns (0.800ns logic, 3.911ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.271ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra0 (FF)
  Destination:          hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db16 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.534ns (Levels of Logic = 1)
  Clock Path Skew:      -0.028ns (0.457 - 0.485)
  Source Clock:         hdmiMatri_Comp/tx_pclkx2 rising at 0.000ns
  Destination Clock:    hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.167ns

  Clock Uncertainty:          0.167ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.262ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra0 to hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y108.AQ     Tcko                  0.391   hdmiMatri_Comp/dvi_tx0/pixel2x/ra<3>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra0
    SLICE_X26Y105.B2     net (fanout=19)       1.327   hdmiMatri_Comp/dvi_tx0/pixel2x/ra<0>
    SLICE_X26Y105.B      Tilo                  0.203   hdmiMatri_Comp/dvi_tx0/pixel2x/dataint<16>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fifo_u/dram16s[16].i_RAM16X1D_U/DP
    SLICE_X12Y105.AX     net (fanout=1)        2.477   hdmiMatri_Comp/dvi_tx0/pixel2x/dataint<16>
    SLICE_X12Y105.CLK    Tdick                 0.136   hdmiMatri_Comp/dvi_tx0/pixel2x/db<19>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db16
    -------------------------------------------------  ---------------------------
    Total                                      4.534ns (0.730ns logic, 3.804ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.345ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra1 (FF)
  Destination:          hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db16 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.460ns (Levels of Logic = 1)
  Clock Path Skew:      -0.028ns (0.457 - 0.485)
  Source Clock:         hdmiMatri_Comp/tx_pclkx2 rising at 0.000ns
  Destination Clock:    hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.167ns

  Clock Uncertainty:          0.167ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.262ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra1 to hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y108.BQ     Tcko                  0.391   hdmiMatri_Comp/dvi_tx0/pixel2x/ra<3>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra1
    SLICE_X26Y105.B3     net (fanout=18)       1.253   hdmiMatri_Comp/dvi_tx0/pixel2x/ra<1>
    SLICE_X26Y105.B      Tilo                  0.203   hdmiMatri_Comp/dvi_tx0/pixel2x/dataint<16>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fifo_u/dram16s[16].i_RAM16X1D_U/DP
    SLICE_X12Y105.AX     net (fanout=1)        2.477   hdmiMatri_Comp/dvi_tx0/pixel2x/dataint<16>
    SLICE_X12Y105.CLK    Tdick                 0.136   hdmiMatri_Comp/dvi_tx0/pixel2x/db<19>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db16
    -------------------------------------------------  ---------------------------
    Total                                      4.460ns (0.730ns logic, 3.730ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_ramra_0 = MAXDELAY FROM TIMEGRP "bramra_0" TO TIMEGRP "fddbgrp_0"         TS_DVI_CLOCK0;
--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db23 (SLICE_X24Y105.D5), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.389ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra3 (FF)
  Destination:          hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.395ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.006ns (0.193 - 0.187)
  Source Clock:         hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Destination Clock:    hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra3 to hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y108.CQ     Tcko                  0.198   hdmiMatri_Comp/dvi_tx0/pixel2x/ra<3>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra3
    SLICE_X26Y109.A5     net (fanout=17)       0.575   hdmiMatri_Comp/dvi_tx0/pixel2x/ra<3>
    SLICE_X26Y109.AMUX   Tilo                  0.191   hdmiMatri_Comp/dvi_tx0/pixel2x/dataint<20>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fifo_u/dram16s[23].i_RAM16X1D_U/DP
    SLICE_X24Y105.D5     net (fanout=1)        0.310   hdmiMatri_Comp/dvi_tx0/pixel2x/dataint<23>
    SLICE_X24Y105.CLK    Tah         (-Th)    -0.121   hdmiMatri_Comp/dvi_tx0/pixel2x/db<7>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/dataint<23>_rt
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db23
    -------------------------------------------------  ---------------------------
    Total                                      1.395ns (0.510ns logic, 0.885ns route)
                                                       (36.6% logic, 63.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.488ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra1 (FF)
  Destination:          hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.494ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.006ns (0.193 - 0.187)
  Source Clock:         hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Destination Clock:    hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra1 to hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y108.BQ     Tcko                  0.198   hdmiMatri_Comp/dvi_tx0/pixel2x/ra<3>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra1
    SLICE_X26Y109.A3     net (fanout=18)       0.674   hdmiMatri_Comp/dvi_tx0/pixel2x/ra<1>
    SLICE_X26Y109.AMUX   Tilo                  0.191   hdmiMatri_Comp/dvi_tx0/pixel2x/dataint<20>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fifo_u/dram16s[23].i_RAM16X1D_U/DP
    SLICE_X24Y105.D5     net (fanout=1)        0.310   hdmiMatri_Comp/dvi_tx0/pixel2x/dataint<23>
    SLICE_X24Y105.CLK    Tah         (-Th)    -0.121   hdmiMatri_Comp/dvi_tx0/pixel2x/db<7>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/dataint<23>_rt
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db23
    -------------------------------------------------  ---------------------------
    Total                                      1.494ns (0.510ns logic, 0.984ns route)
                                                       (34.1% logic, 65.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.510ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra0 (FF)
  Destination:          hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.516ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.006ns (0.193 - 0.187)
  Source Clock:         hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Destination Clock:    hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra0 to hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y108.AQ     Tcko                  0.198   hdmiMatri_Comp/dvi_tx0/pixel2x/ra<3>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra0
    SLICE_X26Y109.A2     net (fanout=19)       0.696   hdmiMatri_Comp/dvi_tx0/pixel2x/ra<0>
    SLICE_X26Y109.AMUX   Tilo                  0.191   hdmiMatri_Comp/dvi_tx0/pixel2x/dataint<20>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fifo_u/dram16s[23].i_RAM16X1D_U/DP
    SLICE_X24Y105.D5     net (fanout=1)        0.310   hdmiMatri_Comp/dvi_tx0/pixel2x/dataint<23>
    SLICE_X24Y105.CLK    Tah         (-Th)    -0.121   hdmiMatri_Comp/dvi_tx0/pixel2x/db<7>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/dataint<23>_rt
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db23
    -------------------------------------------------  ---------------------------
    Total                                      1.516ns (0.510ns logic, 1.006ns route)
                                                       (33.6% logic, 66.4% route)
--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db4 (SLICE_X24Y105.AX), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.408ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra3 (FF)
  Destination:          hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.414ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.006ns (0.193 - 0.187)
  Source Clock:         hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Destination Clock:    hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra3 to hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y108.CQ     Tcko                  0.198   hdmiMatri_Comp/dvi_tx0/pixel2x/ra<3>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra3
    SLICE_X30Y105.B5     net (fanout=17)       0.467   hdmiMatri_Comp/dvi_tx0/pixel2x/ra<3>
    SLICE_X30Y105.B      Tilo                  0.156   hdmiMatri_Comp/dvi_tx0/pixel2x/dataint<4>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/DP
    SLICE_X24Y105.AX     net (fanout=1)        0.545   hdmiMatri_Comp/dvi_tx0/pixel2x/dataint<4>
    SLICE_X24Y105.CLK    Tckdi       (-Th)    -0.048   hdmiMatri_Comp/dvi_tx0/pixel2x/db<7>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db4
    -------------------------------------------------  ---------------------------
    Total                                      1.414ns (0.402ns logic, 1.012ns route)
                                                       (28.4% logic, 71.6% route)
--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db4 (SLICE_X24Y105.AX), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.426ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra2 (FF)
  Destination:          hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.432ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.006ns (0.193 - 0.187)
  Source Clock:         hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Destination Clock:    hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra2 to hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y108.CMUX   Tshcko                0.244   hdmiMatri_Comp/dvi_tx0/pixel2x/ra<3>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra2
    SLICE_X30Y105.B4     net (fanout=17)       0.439   hdmiMatri_Comp/dvi_tx0/pixel2x/ra<2>
    SLICE_X30Y105.B      Tilo                  0.156   hdmiMatri_Comp/dvi_tx0/pixel2x/dataint<4>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/DP
    SLICE_X24Y105.AX     net (fanout=1)        0.545   hdmiMatri_Comp/dvi_tx0/pixel2x/dataint<4>
    SLICE_X24Y105.CLK    Tckdi       (-Th)    -0.048   hdmiMatri_Comp/dvi_tx0/pixel2x/db<7>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db4
    -------------------------------------------------  ---------------------------
    Total                                      1.432ns (0.448ns logic, 0.984ns route)
                                                       (31.3% logic, 68.7% route)
--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db4 (SLICE_X24Y105.AX), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.432ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra0 (FF)
  Destination:          hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.438ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.006ns (0.193 - 0.187)
  Source Clock:         hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Destination Clock:    hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra0 to hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y108.AQ     Tcko                  0.198   hdmiMatri_Comp/dvi_tx0/pixel2x/ra<3>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra0
    SLICE_X30Y105.B2     net (fanout=19)       0.491   hdmiMatri_Comp/dvi_tx0/pixel2x/ra<0>
    SLICE_X30Y105.B      Tilo                  0.156   hdmiMatri_Comp/dvi_tx0/pixel2x/dataint<4>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/DP
    SLICE_X24Y105.AX     net (fanout=1)        0.545   hdmiMatri_Comp/dvi_tx0/pixel2x/dataint<4>
    SLICE_X24Y105.CLK    Tckdi       (-Th)    -0.048   hdmiMatri_Comp/dvi_tx0/pixel2x/db<7>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db4
    -------------------------------------------------  ---------------------------
    Total                                      1.438ns (0.402ns logic, 1.036ns route)
                                                       (28.0% logic, 72.0% route)
--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db6 (SLICE_X24Y105.CX), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.477ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra3 (FF)
  Destination:          hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.483ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.006ns (0.193 - 0.187)
  Source Clock:         hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Destination Clock:    hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra3 to hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y108.CQ     Tcko                  0.198   hdmiMatri_Comp/dvi_tx0/pixel2x/ra<3>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra3
    SLICE_X30Y105.A5     net (fanout=17)       0.478   hdmiMatri_Comp/dvi_tx0/pixel2x/ra<3>
    SLICE_X30Y105.A      Tilo                  0.156   hdmiMatri_Comp/dvi_tx0/pixel2x/dataint<4>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/DP
    SLICE_X24Y105.CX     net (fanout=1)        0.603   hdmiMatri_Comp/dvi_tx0/pixel2x/dataint<6>
    SLICE_X24Y105.CLK    Tckdi       (-Th)    -0.048   hdmiMatri_Comp/dvi_tx0/pixel2x/db<7>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db6
    -------------------------------------------------  ---------------------------
    Total                                      1.483ns (0.402ns logic, 1.081ns route)
                                                       (27.1% logic, 72.9% route)
--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db6 (SLICE_X24Y105.CX), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.478ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra2 (FF)
  Destination:          hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.484ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.006ns (0.193 - 0.187)
  Source Clock:         hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Destination Clock:    hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra2 to hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y108.CMUX   Tshcko                0.244   hdmiMatri_Comp/dvi_tx0/pixel2x/ra<3>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra2
    SLICE_X30Y105.A4     net (fanout=17)       0.433   hdmiMatri_Comp/dvi_tx0/pixel2x/ra<2>
    SLICE_X30Y105.A      Tilo                  0.156   hdmiMatri_Comp/dvi_tx0/pixel2x/dataint<4>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/DP
    SLICE_X24Y105.CX     net (fanout=1)        0.603   hdmiMatri_Comp/dvi_tx0/pixel2x/dataint<6>
    SLICE_X24Y105.CLK    Tckdi       (-Th)    -0.048   hdmiMatri_Comp/dvi_tx0/pixel2x/db<7>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db6
    -------------------------------------------------  ---------------------------
    Total                                      1.484ns (0.448ns logic, 1.036ns route)
                                                       (30.2% logic, 69.8% route)
--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db6 (SLICE_X24Y105.CX), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.480ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra1 (FF)
  Destination:          hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.486ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.006ns (0.193 - 0.187)
  Source Clock:         hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Destination Clock:    hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra1 to hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y108.BQ     Tcko                  0.198   hdmiMatri_Comp/dvi_tx0/pixel2x/ra<3>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra1
    SLICE_X30Y105.A3     net (fanout=18)       0.481   hdmiMatri_Comp/dvi_tx0/pixel2x/ra<1>
    SLICE_X30Y105.A      Tilo                  0.156   hdmiMatri_Comp/dvi_tx0/pixel2x/dataint<4>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/DP
    SLICE_X24Y105.CX     net (fanout=1)        0.603   hdmiMatri_Comp/dvi_tx0/pixel2x/dataint<6>
    SLICE_X24Y105.CLK    Tckdi       (-Th)    -0.048   hdmiMatri_Comp/dvi_tx0/pixel2x/db<7>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db6
    -------------------------------------------------  ---------------------------
    Total                                      1.486ns (0.402ns logic, 1.084ns route)
                                                       (27.1% logic, 72.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ramdo_1 = MAXDELAY FROM TIMEGRP "bramgrp_1" TO TIMEGRP 
"fddbgrp_1"         TS_DVI_CLOCK1;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 30 paths analyzed, 30 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.468ns.
--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db4 (SLICE_X3Y34.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.532ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmiMatri_Comp/dvi_tx1/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/DP (RAM)
  Destination:          hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.006ns (Levels of Logic = 0)
  Clock Path Skew:      -0.048ns (1.189 - 1.237)
  Source Clock:         pclk_H rising at 0.000ns
  Destination Clock:    hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.304ns
    Phase Error (PE):           0.226ns

  Maximum Data Path at Slow Process Corner: hdmiMatri_Comp/dvi_tx1/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/DP to hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y41.B       Tshcko                0.885   hdmiMatri_Comp/dvi_tx1/pixel2x/dataint<4>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/DP
    SLICE_X3Y34.AX       net (fanout=1)        2.058   hdmiMatri_Comp/dvi_tx1/pixel2x/dataint<4>
    SLICE_X3Y34.CLK      Tdick                 0.063   hdmiMatri_Comp/dvi_tx1/pixel2x/db<7>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db4
    -------------------------------------------------  ---------------------------
    Total                                      3.006ns (0.948ns logic, 2.058ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db6 (SLICE_X3Y34.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.589ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmiMatri_Comp/dvi_tx1/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/DP (RAM)
  Destination:          hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.949ns (Levels of Logic = 0)
  Clock Path Skew:      -0.048ns (1.189 - 1.237)
  Source Clock:         pclk_H rising at 0.000ns
  Destination Clock:    hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.304ns
    Phase Error (PE):           0.226ns

  Maximum Data Path at Slow Process Corner: hdmiMatri_Comp/dvi_tx1/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/DP to hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y41.A       Tshcko                0.854   hdmiMatri_Comp/dvi_tx1/pixel2x/dataint<4>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/DP
    SLICE_X3Y34.CX       net (fanout=1)        2.032   hdmiMatri_Comp/dvi_tx1/pixel2x/dataint<6>
    SLICE_X3Y34.CLK      Tdick                 0.063   hdmiMatri_Comp/dvi_tx1/pixel2x/db<7>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db6
    -------------------------------------------------  ---------------------------
    Total                                      2.949ns (0.917ns logic, 2.032ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db5 (SLICE_X3Y34.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.644ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmiMatri_Comp/dvi_tx1/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/DP (RAM)
  Destination:          hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.894ns (Levels of Logic = 0)
  Clock Path Skew:      -0.048ns (1.189 - 1.237)
  Source Clock:         pclk_H rising at 0.000ns
  Destination Clock:    hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.304ns
    Phase Error (PE):           0.226ns

  Maximum Data Path at Slow Process Corner: hdmiMatri_Comp/dvi_tx1/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/DP to hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y41.BMUX    Tshcko                0.920   hdmiMatri_Comp/dvi_tx1/pixel2x/dataint<4>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/DP
    SLICE_X3Y34.BX       net (fanout=1)        1.911   hdmiMatri_Comp/dvi_tx1/pixel2x/dataint<5>
    SLICE_X3Y34.CLK      Tdick                 0.063   hdmiMatri_Comp/dvi_tx1/pixel2x/db<7>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db5
    -------------------------------------------------  ---------------------------
    Total                                      2.894ns (0.983ns logic, 1.911ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_ramdo_1 = MAXDELAY FROM TIMEGRP "bramgrp_1" TO TIMEGRP "fddbgrp_1"         TS_DVI_CLOCK1;
--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db29 (SLICE_X6Y35.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.461ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmiMatri_Comp/dvi_tx1/pixel2x/fifo_u/dram16s[29].i_RAM16X1D_U/DP (RAM)
  Destination:          hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.903ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.028ns (0.714 - 0.686)
  Source Clock:         pclk_H rising at 0.000ns
  Destination Clock:    hdmiMatri_Comp/tx_pclkx2 rising at 0.000ns
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.304ns
    Phase Error (PE):           0.226ns

  Minimum Data Path at Fast Process Corner: hdmiMatri_Comp/dvi_tx1/pixel2x/fifo_u/dram16s[29].i_RAM16X1D_U/DP to hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y39.A        Tshcko                0.441   hdmiMatri_Comp/dvi_tx1/pixel2x/dataint<28>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fifo_u/dram16s[29].i_RAM16X1D_U/DP
    SLICE_X6Y35.BX       net (fanout=1)        0.421   hdmiMatri_Comp/dvi_tx1/pixel2x/dataint<29>
    SLICE_X6Y35.CLK      Tckdi       (-Th)    -0.041   hdmiMatri_Comp/dvi_tx1/pixel2x/db<29>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db29
    -------------------------------------------------  ---------------------------
    Total                                      0.903ns (0.482ns logic, 0.421ns route)
                                                       (53.4% logic, 46.6% route)
--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db20 (SLICE_X8Y38.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.498ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmiMatri_Comp/dvi_tx1/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/DP (RAM)
  Destination:          hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.926ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.014ns (0.707 - 0.693)
  Source Clock:         pclk_H rising at 0.000ns
  Destination Clock:    hdmiMatri_Comp/tx_pclkx2 rising at 0.000ns
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.304ns
    Phase Error (PE):           0.226ns

  Minimum Data Path at Fast Process Corner: hdmiMatri_Comp/dvi_tx1/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/DP to hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y43.B       Tshcko                0.449   hdmiMatri_Comp/dvi_tx1/pixel2x/dataint<20>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/DP
    SLICE_X8Y38.AX       net (fanout=1)        0.429   hdmiMatri_Comp/dvi_tx1/pixel2x/dataint<20>
    SLICE_X8Y38.CLK      Tckdi       (-Th)    -0.048   hdmiMatri_Comp/dvi_tx1/pixel2x/db<23>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db20
    -------------------------------------------------  ---------------------------
    Total                                      0.926ns (0.497ns logic, 0.429ns route)
                                                       (53.7% logic, 46.3% route)
--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db23 (SLICE_X8Y38.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.543ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmiMatri_Comp/dvi_tx1/pixel2x/fifo_u/dram16s[23].i_RAM16X1D_U/DP (RAM)
  Destination:          hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.971ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.014ns (0.707 - 0.693)
  Source Clock:         pclk_H rising at 0.000ns
  Destination Clock:    hdmiMatri_Comp/tx_pclkx2 rising at 0.000ns
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.304ns
    Phase Error (PE):           0.226ns

  Minimum Data Path at Fast Process Corner: hdmiMatri_Comp/dvi_tx1/pixel2x/fifo_u/dram16s[23].i_RAM16X1D_U/DP to hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y43.AMUX    Tshcko                0.490   hdmiMatri_Comp/dvi_tx1/pixel2x/dataint<20>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fifo_u/dram16s[23].i_RAM16X1D_U/DP
    SLICE_X8Y38.DX       net (fanout=1)        0.433   hdmiMatri_Comp/dvi_tx1/pixel2x/dataint<23>
    SLICE_X8Y38.CLK      Tckdi       (-Th)    -0.048   hdmiMatri_Comp/dvi_tx1/pixel2x/db<23>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db23
    -------------------------------------------------  ---------------------------
    Total                                      0.971ns (0.538ns logic, 0.433ns route)
                                                       (55.4% logic, 44.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ramra_1 = MAXDELAY FROM TIMEGRP "bramra_1" TO TIMEGRP 
"fddbgrp_1"         TS_DVI_CLOCK1;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 120 paths analyzed, 30 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.690ns.
--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db4 (SLICE_X3Y34.AX), 4 paths
--------------------------------------------------------------------------------
Slack (setup paths):    5.310ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra2 (FF)
  Destination:          hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.519ns (Levels of Logic = 1)
  Clock Path Skew:      -0.004ns (0.243 - 0.247)
  Source Clock:         hdmiMatri_Comp/tx_pclkx2 rising at 0.000ns
  Destination Clock:    hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.167ns

  Clock Uncertainty:          0.167ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.262ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra2 to hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y38.CMUX    Tshcko                0.455   hdmiMatri_Comp/dvi_tx1/pixel2x/ra<3>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra2
    SLICE_X22Y41.B4      net (fanout=17)       1.740   hdmiMatri_Comp/dvi_tx1/pixel2x/ra<2>
    SLICE_X22Y41.B       Tilo                  0.203   hdmiMatri_Comp/dvi_tx1/pixel2x/dataint<4>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/DP
    SLICE_X3Y34.AX       net (fanout=1)        2.058   hdmiMatri_Comp/dvi_tx1/pixel2x/dataint<4>
    SLICE_X3Y34.CLK      Tdick                 0.063   hdmiMatri_Comp/dvi_tx1/pixel2x/db<7>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db4
    -------------------------------------------------  ---------------------------
    Total                                      4.519ns (0.721ns logic, 3.798ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.454ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra1 (FF)
  Destination:          hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.375ns (Levels of Logic = 1)
  Clock Path Skew:      -0.004ns (0.243 - 0.247)
  Source Clock:         hdmiMatri_Comp/tx_pclkx2 rising at 0.000ns
  Destination Clock:    hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.167ns

  Clock Uncertainty:          0.167ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.262ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra1 to hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y38.BQ      Tcko                  0.408   hdmiMatri_Comp/dvi_tx1/pixel2x/ra<3>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra1
    SLICE_X22Y41.B3      net (fanout=18)       1.643   hdmiMatri_Comp/dvi_tx1/pixel2x/ra<1>
    SLICE_X22Y41.B       Tilo                  0.203   hdmiMatri_Comp/dvi_tx1/pixel2x/dataint<4>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/DP
    SLICE_X3Y34.AX       net (fanout=1)        2.058   hdmiMatri_Comp/dvi_tx1/pixel2x/dataint<4>
    SLICE_X3Y34.CLK      Tdick                 0.063   hdmiMatri_Comp/dvi_tx1/pixel2x/db<7>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db4
    -------------------------------------------------  ---------------------------
    Total                                      4.375ns (0.674ns logic, 3.701ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.513ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra0 (FF)
  Destination:          hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.316ns (Levels of Logic = 1)
  Clock Path Skew:      -0.004ns (0.243 - 0.247)
  Source Clock:         hdmiMatri_Comp/tx_pclkx2 rising at 0.000ns
  Destination Clock:    hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.167ns

  Clock Uncertainty:          0.167ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.262ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra0 to hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y38.AQ      Tcko                  0.408   hdmiMatri_Comp/dvi_tx1/pixel2x/ra<3>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra0
    SLICE_X22Y41.B2      net (fanout=19)       1.584   hdmiMatri_Comp/dvi_tx1/pixel2x/ra<0>
    SLICE_X22Y41.B       Tilo                  0.203   hdmiMatri_Comp/dvi_tx1/pixel2x/dataint<4>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/DP
    SLICE_X3Y34.AX       net (fanout=1)        2.058   hdmiMatri_Comp/dvi_tx1/pixel2x/dataint<4>
    SLICE_X3Y34.CLK      Tdick                 0.063   hdmiMatri_Comp/dvi_tx1/pixel2x/db<7>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db4
    -------------------------------------------------  ---------------------------
    Total                                      4.316ns (0.674ns logic, 3.642ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db5 (SLICE_X3Y34.BX), 4 paths
--------------------------------------------------------------------------------
Slack (setup paths):    5.399ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra2 (FF)
  Destination:          hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.430ns (Levels of Logic = 1)
  Clock Path Skew:      -0.004ns (0.243 - 0.247)
  Source Clock:         hdmiMatri_Comp/tx_pclkx2 rising at 0.000ns
  Destination Clock:    hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.167ns

  Clock Uncertainty:          0.167ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.262ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra2 to hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y38.CMUX    Tshcko                0.455   hdmiMatri_Comp/dvi_tx1/pixel2x/ra<3>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra2
    SLICE_X22Y41.B4      net (fanout=17)       1.740   hdmiMatri_Comp/dvi_tx1/pixel2x/ra<2>
    SLICE_X22Y41.BMUX    Tilo                  0.261   hdmiMatri_Comp/dvi_tx1/pixel2x/dataint<4>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/DP
    SLICE_X3Y34.BX       net (fanout=1)        1.911   hdmiMatri_Comp/dvi_tx1/pixel2x/dataint<5>
    SLICE_X3Y34.CLK      Tdick                 0.063   hdmiMatri_Comp/dvi_tx1/pixel2x/db<7>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db5
    -------------------------------------------------  ---------------------------
    Total                                      4.430ns (0.779ns logic, 3.651ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.543ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra1 (FF)
  Destination:          hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.286ns (Levels of Logic = 1)
  Clock Path Skew:      -0.004ns (0.243 - 0.247)
  Source Clock:         hdmiMatri_Comp/tx_pclkx2 rising at 0.000ns
  Destination Clock:    hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.167ns

  Clock Uncertainty:          0.167ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.262ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra1 to hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y38.BQ      Tcko                  0.408   hdmiMatri_Comp/dvi_tx1/pixel2x/ra<3>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra1
    SLICE_X22Y41.B3      net (fanout=18)       1.643   hdmiMatri_Comp/dvi_tx1/pixel2x/ra<1>
    SLICE_X22Y41.BMUX    Tilo                  0.261   hdmiMatri_Comp/dvi_tx1/pixel2x/dataint<4>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/DP
    SLICE_X3Y34.BX       net (fanout=1)        1.911   hdmiMatri_Comp/dvi_tx1/pixel2x/dataint<5>
    SLICE_X3Y34.CLK      Tdick                 0.063   hdmiMatri_Comp/dvi_tx1/pixel2x/db<7>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db5
    -------------------------------------------------  ---------------------------
    Total                                      4.286ns (0.732ns logic, 3.554ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.602ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra0 (FF)
  Destination:          hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.227ns (Levels of Logic = 1)
  Clock Path Skew:      -0.004ns (0.243 - 0.247)
  Source Clock:         hdmiMatri_Comp/tx_pclkx2 rising at 0.000ns
  Destination Clock:    hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.167ns

  Clock Uncertainty:          0.167ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.262ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra0 to hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y38.AQ      Tcko                  0.408   hdmiMatri_Comp/dvi_tx1/pixel2x/ra<3>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra0
    SLICE_X22Y41.B2      net (fanout=19)       1.584   hdmiMatri_Comp/dvi_tx1/pixel2x/ra<0>
    SLICE_X22Y41.BMUX    Tilo                  0.261   hdmiMatri_Comp/dvi_tx1/pixel2x/dataint<4>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/DP
    SLICE_X3Y34.BX       net (fanout=1)        1.911   hdmiMatri_Comp/dvi_tx1/pixel2x/dataint<5>
    SLICE_X3Y34.CLK      Tdick                 0.063   hdmiMatri_Comp/dvi_tx1/pixel2x/db<7>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db5
    -------------------------------------------------  ---------------------------
    Total                                      4.227ns (0.732ns logic, 3.495ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db6 (SLICE_X3Y34.CX), 4 paths
--------------------------------------------------------------------------------
Slack (setup paths):    5.497ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra2 (FF)
  Destination:          hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.332ns (Levels of Logic = 1)
  Clock Path Skew:      -0.004ns (0.243 - 0.247)
  Source Clock:         hdmiMatri_Comp/tx_pclkx2 rising at 0.000ns
  Destination Clock:    hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.167ns

  Clock Uncertainty:          0.167ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.262ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra2 to hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y38.CMUX    Tshcko                0.455   hdmiMatri_Comp/dvi_tx1/pixel2x/ra<3>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra2
    SLICE_X22Y41.A4      net (fanout=17)       1.579   hdmiMatri_Comp/dvi_tx1/pixel2x/ra<2>
    SLICE_X22Y41.A       Tilo                  0.203   hdmiMatri_Comp/dvi_tx1/pixel2x/dataint<4>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/DP
    SLICE_X3Y34.CX       net (fanout=1)        2.032   hdmiMatri_Comp/dvi_tx1/pixel2x/dataint<6>
    SLICE_X3Y34.CLK      Tdick                 0.063   hdmiMatri_Comp/dvi_tx1/pixel2x/db<7>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db6
    -------------------------------------------------  ---------------------------
    Total                                      4.332ns (0.721ns logic, 3.611ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.540ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra1 (FF)
  Destination:          hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.289ns (Levels of Logic = 1)
  Clock Path Skew:      -0.004ns (0.243 - 0.247)
  Source Clock:         hdmiMatri_Comp/tx_pclkx2 rising at 0.000ns
  Destination Clock:    hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.167ns

  Clock Uncertainty:          0.167ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.262ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra1 to hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y38.BQ      Tcko                  0.408   hdmiMatri_Comp/dvi_tx1/pixel2x/ra<3>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra1
    SLICE_X22Y41.A3      net (fanout=18)       1.583   hdmiMatri_Comp/dvi_tx1/pixel2x/ra<1>
    SLICE_X22Y41.A       Tilo                  0.203   hdmiMatri_Comp/dvi_tx1/pixel2x/dataint<4>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/DP
    SLICE_X3Y34.CX       net (fanout=1)        2.032   hdmiMatri_Comp/dvi_tx1/pixel2x/dataint<6>
    SLICE_X3Y34.CLK      Tdick                 0.063   hdmiMatri_Comp/dvi_tx1/pixel2x/db<7>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db6
    -------------------------------------------------  ---------------------------
    Total                                      4.289ns (0.674ns logic, 3.615ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.687ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra0 (FF)
  Destination:          hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.142ns (Levels of Logic = 1)
  Clock Path Skew:      -0.004ns (0.243 - 0.247)
  Source Clock:         hdmiMatri_Comp/tx_pclkx2 rising at 0.000ns
  Destination Clock:    hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.167ns

  Clock Uncertainty:          0.167ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.262ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra0 to hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y38.AQ      Tcko                  0.408   hdmiMatri_Comp/dvi_tx1/pixel2x/ra<3>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra0
    SLICE_X22Y41.A2      net (fanout=19)       1.436   hdmiMatri_Comp/dvi_tx1/pixel2x/ra<0>
    SLICE_X22Y41.A       Tilo                  0.203   hdmiMatri_Comp/dvi_tx1/pixel2x/dataint<4>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/DP
    SLICE_X3Y34.CX       net (fanout=1)        2.032   hdmiMatri_Comp/dvi_tx1/pixel2x/dataint<6>
    SLICE_X3Y34.CLK      Tdick                 0.063   hdmiMatri_Comp/dvi_tx1/pixel2x/db<7>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db6
    -------------------------------------------------  ---------------------------
    Total                                      4.142ns (0.674ns logic, 3.468ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_ramra_1 = MAXDELAY FROM TIMEGRP "bramra_1" TO TIMEGRP "fddbgrp_1"         TS_DVI_CLOCK1;
--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db29 (SLICE_X6Y35.BX), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.144ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra3 (FF)
  Destination:          hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.155ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.011ns (0.074 - 0.063)
  Source Clock:         hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Destination Clock:    hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra3 to hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y38.CQ      Tcko                  0.200   hdmiMatri_Comp/dvi_tx1/pixel2x/ra<3>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra3
    SLICE_X6Y39.A6       net (fanout=17)       0.337   hdmiMatri_Comp/dvi_tx1/pixel2x/ra<3>
    SLICE_X6Y39.A        Tilo                  0.156   hdmiMatri_Comp/dvi_tx1/pixel2x/dataint<28>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fifo_u/dram16s[29].i_RAM16X1D_U/DP
    SLICE_X6Y35.BX       net (fanout=1)        0.421   hdmiMatri_Comp/dvi_tx1/pixel2x/dataint<29>
    SLICE_X6Y35.CLK      Tckdi       (-Th)    -0.041   hdmiMatri_Comp/dvi_tx1/pixel2x/db<29>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db29
    -------------------------------------------------  ---------------------------
    Total                                      1.155ns (0.397ns logic, 0.758ns route)
                                                       (34.4% logic, 65.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.339ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra0 (FF)
  Destination:          hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.350ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.011ns (0.074 - 0.063)
  Source Clock:         hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Destination Clock:    hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra0 to hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y38.AQ      Tcko                  0.200   hdmiMatri_Comp/dvi_tx1/pixel2x/ra<3>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra0
    SLICE_X6Y39.A3       net (fanout=19)       0.532   hdmiMatri_Comp/dvi_tx1/pixel2x/ra<0>
    SLICE_X6Y39.A        Tilo                  0.156   hdmiMatri_Comp/dvi_tx1/pixel2x/dataint<28>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fifo_u/dram16s[29].i_RAM16X1D_U/DP
    SLICE_X6Y35.BX       net (fanout=1)        0.421   hdmiMatri_Comp/dvi_tx1/pixel2x/dataint<29>
    SLICE_X6Y35.CLK      Tckdi       (-Th)    -0.041   hdmiMatri_Comp/dvi_tx1/pixel2x/db<29>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db29
    -------------------------------------------------  ---------------------------
    Total                                      1.350ns (0.397ns logic, 0.953ns route)
                                                       (29.4% logic, 70.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.346ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra2 (FF)
  Destination:          hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.357ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.011ns (0.074 - 0.063)
  Source Clock:         hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Destination Clock:    hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra2 to hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y38.CMUX    Tshcko                0.238   hdmiMatri_Comp/dvi_tx1/pixel2x/ra<3>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra2
    SLICE_X6Y39.A5       net (fanout=17)       0.501   hdmiMatri_Comp/dvi_tx1/pixel2x/ra<2>
    SLICE_X6Y39.A        Tilo                  0.156   hdmiMatri_Comp/dvi_tx1/pixel2x/dataint<28>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fifo_u/dram16s[29].i_RAM16X1D_U/DP
    SLICE_X6Y35.BX       net (fanout=1)        0.421   hdmiMatri_Comp/dvi_tx1/pixel2x/dataint<29>
    SLICE_X6Y35.CLK      Tckdi       (-Th)    -0.041   hdmiMatri_Comp/dvi_tx1/pixel2x/db<29>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db29
    -------------------------------------------------  ---------------------------
    Total                                      1.357ns (0.435ns logic, 0.922ns route)
                                                       (32.1% logic, 67.9% route)
--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db23 (SLICE_X8Y38.DX), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.246ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra3 (FF)
  Destination:          hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.250ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.004ns (0.067 - 0.063)
  Source Clock:         hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Destination Clock:    hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra3 to hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y38.CQ      Tcko                  0.200   hdmiMatri_Comp/dvi_tx1/pixel2x/ra<3>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra3
    SLICE_X10Y43.A5      net (fanout=17)       0.378   hdmiMatri_Comp/dvi_tx1/pixel2x/ra<3>
    SLICE_X10Y43.AMUX    Tilo                  0.191   hdmiMatri_Comp/dvi_tx1/pixel2x/dataint<20>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fifo_u/dram16s[23].i_RAM16X1D_U/DP
    SLICE_X8Y38.DX       net (fanout=1)        0.433   hdmiMatri_Comp/dvi_tx1/pixel2x/dataint<23>
    SLICE_X8Y38.CLK      Tckdi       (-Th)    -0.048   hdmiMatri_Comp/dvi_tx1/pixel2x/db<23>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db23
    -------------------------------------------------  ---------------------------
    Total                                      1.250ns (0.439ns logic, 0.811ns route)
                                                       (35.1% logic, 64.9% route)
--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db23 (SLICE_X8Y38.DX), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.419ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra1 (FF)
  Destination:          hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.423ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.004ns (0.067 - 0.063)
  Source Clock:         hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Destination Clock:    hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra1 to hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y38.BQ      Tcko                  0.200   hdmiMatri_Comp/dvi_tx1/pixel2x/ra<3>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra1
    SLICE_X10Y43.A3      net (fanout=18)       0.551   hdmiMatri_Comp/dvi_tx1/pixel2x/ra<1>
    SLICE_X10Y43.AMUX    Tilo                  0.191   hdmiMatri_Comp/dvi_tx1/pixel2x/dataint<20>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fifo_u/dram16s[23].i_RAM16X1D_U/DP
    SLICE_X8Y38.DX       net (fanout=1)        0.433   hdmiMatri_Comp/dvi_tx1/pixel2x/dataint<23>
    SLICE_X8Y38.CLK      Tckdi       (-Th)    -0.048   hdmiMatri_Comp/dvi_tx1/pixel2x/db<23>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db23
    -------------------------------------------------  ---------------------------
    Total                                      1.423ns (0.439ns logic, 0.984ns route)
                                                       (30.9% logic, 69.1% route)
--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db23 (SLICE_X8Y38.DX), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.503ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra0 (FF)
  Destination:          hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.507ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.004ns (0.067 - 0.063)
  Source Clock:         hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Destination Clock:    hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra0 to hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y38.AQ      Tcko                  0.200   hdmiMatri_Comp/dvi_tx1/pixel2x/ra<3>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra0
    SLICE_X10Y43.A2      net (fanout=19)       0.635   hdmiMatri_Comp/dvi_tx1/pixel2x/ra<0>
    SLICE_X10Y43.AMUX    Tilo                  0.191   hdmiMatri_Comp/dvi_tx1/pixel2x/dataint<20>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fifo_u/dram16s[23].i_RAM16X1D_U/DP
    SLICE_X8Y38.DX       net (fanout=1)        0.433   hdmiMatri_Comp/dvi_tx1/pixel2x/dataint<23>
    SLICE_X8Y38.CLK      Tckdi       (-Th)    -0.048   hdmiMatri_Comp/dvi_tx1/pixel2x/db<23>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db23
    -------------------------------------------------  ---------------------------
    Total                                      1.507ns (0.439ns logic, 1.068ns route)
                                                       (29.1% logic, 70.9% route)
--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db22 (SLICE_X8Y38.CX), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.327ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra3 (FF)
  Destination:          hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.331ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.004ns (0.067 - 0.063)
  Source Clock:         hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Destination Clock:    hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra3 to hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y38.CQ      Tcko                  0.200   hdmiMatri_Comp/dvi_tx1/pixel2x/ra<3>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra3
    SLICE_X10Y43.A5      net (fanout=17)       0.378   hdmiMatri_Comp/dvi_tx1/pixel2x/ra<3>
    SLICE_X10Y43.A       Tilo                  0.156   hdmiMatri_Comp/dvi_tx1/pixel2x/dataint<20>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/DP
    SLICE_X8Y38.CX       net (fanout=1)        0.549   hdmiMatri_Comp/dvi_tx1/pixel2x/dataint<22>
    SLICE_X8Y38.CLK      Tckdi       (-Th)    -0.048   hdmiMatri_Comp/dvi_tx1/pixel2x/db<23>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db22
    -------------------------------------------------  ---------------------------
    Total                                      1.331ns (0.404ns logic, 0.927ns route)
                                                       (30.4% logic, 69.6% route)
--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db22 (SLICE_X8Y38.CX), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.500ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra1 (FF)
  Destination:          hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.504ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.004ns (0.067 - 0.063)
  Source Clock:         hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Destination Clock:    hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra1 to hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y38.BQ      Tcko                  0.200   hdmiMatri_Comp/dvi_tx1/pixel2x/ra<3>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra1
    SLICE_X10Y43.A3      net (fanout=18)       0.551   hdmiMatri_Comp/dvi_tx1/pixel2x/ra<1>
    SLICE_X10Y43.A       Tilo                  0.156   hdmiMatri_Comp/dvi_tx1/pixel2x/dataint<20>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/DP
    SLICE_X8Y38.CX       net (fanout=1)        0.549   hdmiMatri_Comp/dvi_tx1/pixel2x/dataint<22>
    SLICE_X8Y38.CLK      Tckdi       (-Th)    -0.048   hdmiMatri_Comp/dvi_tx1/pixel2x/db<23>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db22
    -------------------------------------------------  ---------------------------
    Total                                      1.504ns (0.404ns logic, 1.100ns route)
                                                       (26.9% logic, 73.1% route)
--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db22 (SLICE_X8Y38.CX), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.584ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra0 (FF)
  Destination:          hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.588ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.004ns (0.067 - 0.063)
  Source Clock:         hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Destination Clock:    hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra0 to hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y38.AQ      Tcko                  0.200   hdmiMatri_Comp/dvi_tx1/pixel2x/ra<3>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra0
    SLICE_X10Y43.A2      net (fanout=19)       0.635   hdmiMatri_Comp/dvi_tx1/pixel2x/ra<0>
    SLICE_X10Y43.A       Tilo                  0.156   hdmiMatri_Comp/dvi_tx1/pixel2x/dataint<20>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/DP
    SLICE_X8Y38.CX       net (fanout=1)        0.549   hdmiMatri_Comp/dvi_tx1/pixel2x/dataint<22>
    SLICE_X8Y38.CLK      Tckdi       (-Th)    -0.048   hdmiMatri_Comp/dvi_tx1/pixel2x/db<23>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db22
    -------------------------------------------------  ---------------------------
    Total                                      1.588ns (0.404ns logic, 1.184ns route)
                                                       (25.4% logic, 74.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ifclk = PERIOD TIMEGRP "ifclk" 48 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 11831 paths analyzed, 2937 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.702ns.
--------------------------------------------------------------------------------

Paths for end point usb_comp/jpg_uvc_comp/wrightcount_2 (SLICE_X27Y108.CE), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.565ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usb_comp/jpg_uvc_comp/bytefifo_usb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i (FF)
  Destination:          usb_comp/jpg_uvc_comp/wrightcount_2 (FF)
  Requirement:          10.416ns
  Data Path Delay:      4.403ns (Levels of Logic = 1)
  Clock Path Skew:      -2.413ns (1.007 - 3.420)
  Source Clock:         ifclk_IBUF rising at 0.000ns
  Destination Clock:    ifclk_IBUF falling at 10.416ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usb_comp/jpg_uvc_comp/bytefifo_usb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i to usb_comp/jpg_uvc_comp/wrightcount_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y110.CQ     Tcko                  0.408   usb_comp/jpg_uvc_comp/jpeg_fifo_empty_i
                                                       usb_comp/jpg_uvc_comp/bytefifo_usb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i
    SLICE_X22Y110.D5     net (fanout=24)       2.765   usb_comp/jpg_uvc_comp/jpeg_fifo_empty_i
    SLICE_X22Y110.D      Tilo                  0.203   usb_comp/jpg_uvc_comp/wrightcount<10>
                                                       usb_comp/jpg_uvc_comp/_n0347_inv1
    SLICE_X27Y108.CE     net (fanout=3)        0.687   usb_comp/jpg_uvc_comp/_n0347_inv
    SLICE_X27Y108.CLK    Tceck                 0.340   usb_comp/jpg_uvc_comp/wrightcount<3>
                                                       usb_comp/jpg_uvc_comp/wrightcount_2
    -------------------------------------------------  ---------------------------
    Total                                      4.403ns (0.951ns logic, 3.452ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.463ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usb_comp/jpg_uvc_comp/ps_FSM_FFd1_C (FF)
  Destination:          usb_comp/jpg_uvc_comp/wrightcount_2 (FF)
  Requirement:          20.833ns
  Data Path Delay:      3.095ns (Levels of Logic = 2)
  Clock Path Skew:      -0.240ns (1.007 - 1.247)
  Source Clock:         ifclk_IBUF falling at 10.416ns
  Destination Clock:    ifclk_IBUF falling at 31.249ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usb_comp/jpg_uvc_comp/ps_FSM_FFd1_C to usb_comp/jpg_uvc_comp/wrightcount_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y108.CQ     Tcko                  0.391   usb_comp/jpg_uvc_comp/ps_FSM_FFd1_C
                                                       usb_comp/jpg_uvc_comp/ps_FSM_FFd1_C
    SLICE_X24Y107.D2     net (fanout=8)        0.680   usb_comp/jpg_uvc_comp/ps_FSM_FFd1_C
    SLICE_X24Y107.D      Tilo                  0.205   usb_comp/jpg_uvc_comp/watchdog<5>
                                                       usb_comp/jpg_uvc_comp/ps_FSM_FFd11
    SLICE_X22Y110.D6     net (fanout=24)       0.589   usb_comp/jpg_uvc_comp/ps_FSM_FFd1
    SLICE_X22Y110.D      Tilo                  0.203   usb_comp/jpg_uvc_comp/wrightcount<10>
                                                       usb_comp/jpg_uvc_comp/_n0347_inv1
    SLICE_X27Y108.CE     net (fanout=3)        0.687   usb_comp/jpg_uvc_comp/_n0347_inv
    SLICE_X27Y108.CLK    Tceck                 0.340   usb_comp/jpg_uvc_comp/wrightcount<3>
                                                       usb_comp/jpg_uvc_comp/wrightcount_2
    -------------------------------------------------  ---------------------------
    Total                                      3.095ns (1.139ns logic, 1.956ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.510ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usb_comp/jpg_uvc_comp/ps_FSM_FFd1_P (FF)
  Destination:          usb_comp/jpg_uvc_comp/wrightcount_2 (FF)
  Requirement:          20.833ns
  Data Path Delay:      2.825ns (Levels of Logic = 2)
  Clock Path Skew:      -0.463ns (1.007 - 1.470)
  Source Clock:         ifclk_IBUF falling at 10.416ns
  Destination Clock:    ifclk_IBUF falling at 31.249ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usb_comp/jpg_uvc_comp/ps_FSM_FFd1_P to usb_comp/jpg_uvc_comp/wrightcount_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y107.AQ     Tcko                  0.391   usb_comp/jpg_uvc_comp/temp<7>
                                                       usb_comp/jpg_uvc_comp/ps_FSM_FFd1_P
    SLICE_X24Y107.D5     net (fanout=8)        0.410   usb_comp/jpg_uvc_comp/ps_FSM_FFd1_P
    SLICE_X24Y107.D      Tilo                  0.205   usb_comp/jpg_uvc_comp/watchdog<5>
                                                       usb_comp/jpg_uvc_comp/ps_FSM_FFd11
    SLICE_X22Y110.D6     net (fanout=24)       0.589   usb_comp/jpg_uvc_comp/ps_FSM_FFd1
    SLICE_X22Y110.D      Tilo                  0.203   usb_comp/jpg_uvc_comp/wrightcount<10>
                                                       usb_comp/jpg_uvc_comp/_n0347_inv1
    SLICE_X27Y108.CE     net (fanout=3)        0.687   usb_comp/jpg_uvc_comp/_n0347_inv
    SLICE_X27Y108.CLK    Tceck                 0.340   usb_comp/jpg_uvc_comp/wrightcount<3>
                                                       usb_comp/jpg_uvc_comp/wrightcount_2
    -------------------------------------------------  ---------------------------
    Total                                      2.825ns (1.139ns logic, 1.686ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------

Paths for end point usb_comp/jpg_uvc_comp/wrightcount_1 (SLICE_X27Y108.CE), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.581ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usb_comp/jpg_uvc_comp/bytefifo_usb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i (FF)
  Destination:          usb_comp/jpg_uvc_comp/wrightcount_1 (FF)
  Requirement:          10.416ns
  Data Path Delay:      4.387ns (Levels of Logic = 1)
  Clock Path Skew:      -2.413ns (1.007 - 3.420)
  Source Clock:         ifclk_IBUF rising at 0.000ns
  Destination Clock:    ifclk_IBUF falling at 10.416ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usb_comp/jpg_uvc_comp/bytefifo_usb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i to usb_comp/jpg_uvc_comp/wrightcount_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y110.CQ     Tcko                  0.408   usb_comp/jpg_uvc_comp/jpeg_fifo_empty_i
                                                       usb_comp/jpg_uvc_comp/bytefifo_usb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i
    SLICE_X22Y110.D5     net (fanout=24)       2.765   usb_comp/jpg_uvc_comp/jpeg_fifo_empty_i
    SLICE_X22Y110.D      Tilo                  0.203   usb_comp/jpg_uvc_comp/wrightcount<10>
                                                       usb_comp/jpg_uvc_comp/_n0347_inv1
    SLICE_X27Y108.CE     net (fanout=3)        0.687   usb_comp/jpg_uvc_comp/_n0347_inv
    SLICE_X27Y108.CLK    Tceck                 0.324   usb_comp/jpg_uvc_comp/wrightcount<3>
                                                       usb_comp/jpg_uvc_comp/wrightcount_1
    -------------------------------------------------  ---------------------------
    Total                                      4.387ns (0.935ns logic, 3.452ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.479ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usb_comp/jpg_uvc_comp/ps_FSM_FFd1_C (FF)
  Destination:          usb_comp/jpg_uvc_comp/wrightcount_1 (FF)
  Requirement:          20.833ns
  Data Path Delay:      3.079ns (Levels of Logic = 2)
  Clock Path Skew:      -0.240ns (1.007 - 1.247)
  Source Clock:         ifclk_IBUF falling at 10.416ns
  Destination Clock:    ifclk_IBUF falling at 31.249ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usb_comp/jpg_uvc_comp/ps_FSM_FFd1_C to usb_comp/jpg_uvc_comp/wrightcount_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y108.CQ     Tcko                  0.391   usb_comp/jpg_uvc_comp/ps_FSM_FFd1_C
                                                       usb_comp/jpg_uvc_comp/ps_FSM_FFd1_C
    SLICE_X24Y107.D2     net (fanout=8)        0.680   usb_comp/jpg_uvc_comp/ps_FSM_FFd1_C
    SLICE_X24Y107.D      Tilo                  0.205   usb_comp/jpg_uvc_comp/watchdog<5>
                                                       usb_comp/jpg_uvc_comp/ps_FSM_FFd11
    SLICE_X22Y110.D6     net (fanout=24)       0.589   usb_comp/jpg_uvc_comp/ps_FSM_FFd1
    SLICE_X22Y110.D      Tilo                  0.203   usb_comp/jpg_uvc_comp/wrightcount<10>
                                                       usb_comp/jpg_uvc_comp/_n0347_inv1
    SLICE_X27Y108.CE     net (fanout=3)        0.687   usb_comp/jpg_uvc_comp/_n0347_inv
    SLICE_X27Y108.CLK    Tceck                 0.324   usb_comp/jpg_uvc_comp/wrightcount<3>
                                                       usb_comp/jpg_uvc_comp/wrightcount_1
    -------------------------------------------------  ---------------------------
    Total                                      3.079ns (1.123ns logic, 1.956ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.526ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usb_comp/jpg_uvc_comp/ps_FSM_FFd1_P (FF)
  Destination:          usb_comp/jpg_uvc_comp/wrightcount_1 (FF)
  Requirement:          20.833ns
  Data Path Delay:      2.809ns (Levels of Logic = 2)
  Clock Path Skew:      -0.463ns (1.007 - 1.470)
  Source Clock:         ifclk_IBUF falling at 10.416ns
  Destination Clock:    ifclk_IBUF falling at 31.249ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usb_comp/jpg_uvc_comp/ps_FSM_FFd1_P to usb_comp/jpg_uvc_comp/wrightcount_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y107.AQ     Tcko                  0.391   usb_comp/jpg_uvc_comp/temp<7>
                                                       usb_comp/jpg_uvc_comp/ps_FSM_FFd1_P
    SLICE_X24Y107.D5     net (fanout=8)        0.410   usb_comp/jpg_uvc_comp/ps_FSM_FFd1_P
    SLICE_X24Y107.D      Tilo                  0.205   usb_comp/jpg_uvc_comp/watchdog<5>
                                                       usb_comp/jpg_uvc_comp/ps_FSM_FFd11
    SLICE_X22Y110.D6     net (fanout=24)       0.589   usb_comp/jpg_uvc_comp/ps_FSM_FFd1
    SLICE_X22Y110.D      Tilo                  0.203   usb_comp/jpg_uvc_comp/wrightcount<10>
                                                       usb_comp/jpg_uvc_comp/_n0347_inv1
    SLICE_X27Y108.CE     net (fanout=3)        0.687   usb_comp/jpg_uvc_comp/_n0347_inv
    SLICE_X27Y108.CLK    Tceck                 0.324   usb_comp/jpg_uvc_comp/wrightcount<3>
                                                       usb_comp/jpg_uvc_comp/wrightcount_1
    -------------------------------------------------  ---------------------------
    Total                                      2.809ns (1.123ns logic, 1.686ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------

Paths for end point usb_comp/jpg_uvc_comp/wrightcount_3 (SLICE_X27Y108.CE), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.589ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usb_comp/jpg_uvc_comp/bytefifo_usb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i (FF)
  Destination:          usb_comp/jpg_uvc_comp/wrightcount_3 (FF)
  Requirement:          10.416ns
  Data Path Delay:      4.379ns (Levels of Logic = 1)
  Clock Path Skew:      -2.413ns (1.007 - 3.420)
  Source Clock:         ifclk_IBUF rising at 0.000ns
  Destination Clock:    ifclk_IBUF falling at 10.416ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usb_comp/jpg_uvc_comp/bytefifo_usb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i to usb_comp/jpg_uvc_comp/wrightcount_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y110.CQ     Tcko                  0.408   usb_comp/jpg_uvc_comp/jpeg_fifo_empty_i
                                                       usb_comp/jpg_uvc_comp/bytefifo_usb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i
    SLICE_X22Y110.D5     net (fanout=24)       2.765   usb_comp/jpg_uvc_comp/jpeg_fifo_empty_i
    SLICE_X22Y110.D      Tilo                  0.203   usb_comp/jpg_uvc_comp/wrightcount<10>
                                                       usb_comp/jpg_uvc_comp/_n0347_inv1
    SLICE_X27Y108.CE     net (fanout=3)        0.687   usb_comp/jpg_uvc_comp/_n0347_inv
    SLICE_X27Y108.CLK    Tceck                 0.316   usb_comp/jpg_uvc_comp/wrightcount<3>
                                                       usb_comp/jpg_uvc_comp/wrightcount_3
    -------------------------------------------------  ---------------------------
    Total                                      4.379ns (0.927ns logic, 3.452ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.487ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usb_comp/jpg_uvc_comp/ps_FSM_FFd1_C (FF)
  Destination:          usb_comp/jpg_uvc_comp/wrightcount_3 (FF)
  Requirement:          20.833ns
  Data Path Delay:      3.071ns (Levels of Logic = 2)
  Clock Path Skew:      -0.240ns (1.007 - 1.247)
  Source Clock:         ifclk_IBUF falling at 10.416ns
  Destination Clock:    ifclk_IBUF falling at 31.249ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usb_comp/jpg_uvc_comp/ps_FSM_FFd1_C to usb_comp/jpg_uvc_comp/wrightcount_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y108.CQ     Tcko                  0.391   usb_comp/jpg_uvc_comp/ps_FSM_FFd1_C
                                                       usb_comp/jpg_uvc_comp/ps_FSM_FFd1_C
    SLICE_X24Y107.D2     net (fanout=8)        0.680   usb_comp/jpg_uvc_comp/ps_FSM_FFd1_C
    SLICE_X24Y107.D      Tilo                  0.205   usb_comp/jpg_uvc_comp/watchdog<5>
                                                       usb_comp/jpg_uvc_comp/ps_FSM_FFd11
    SLICE_X22Y110.D6     net (fanout=24)       0.589   usb_comp/jpg_uvc_comp/ps_FSM_FFd1
    SLICE_X22Y110.D      Tilo                  0.203   usb_comp/jpg_uvc_comp/wrightcount<10>
                                                       usb_comp/jpg_uvc_comp/_n0347_inv1
    SLICE_X27Y108.CE     net (fanout=3)        0.687   usb_comp/jpg_uvc_comp/_n0347_inv
    SLICE_X27Y108.CLK    Tceck                 0.316   usb_comp/jpg_uvc_comp/wrightcount<3>
                                                       usb_comp/jpg_uvc_comp/wrightcount_3
    -------------------------------------------------  ---------------------------
    Total                                      3.071ns (1.115ns logic, 1.956ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.534ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usb_comp/jpg_uvc_comp/ps_FSM_FFd1_P (FF)
  Destination:          usb_comp/jpg_uvc_comp/wrightcount_3 (FF)
  Requirement:          20.833ns
  Data Path Delay:      2.801ns (Levels of Logic = 2)
  Clock Path Skew:      -0.463ns (1.007 - 1.470)
  Source Clock:         ifclk_IBUF falling at 10.416ns
  Destination Clock:    ifclk_IBUF falling at 31.249ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usb_comp/jpg_uvc_comp/ps_FSM_FFd1_P to usb_comp/jpg_uvc_comp/wrightcount_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y107.AQ     Tcko                  0.391   usb_comp/jpg_uvc_comp/temp<7>
                                                       usb_comp/jpg_uvc_comp/ps_FSM_FFd1_P
    SLICE_X24Y107.D5     net (fanout=8)        0.410   usb_comp/jpg_uvc_comp/ps_FSM_FFd1_P
    SLICE_X24Y107.D      Tilo                  0.205   usb_comp/jpg_uvc_comp/watchdog<5>
                                                       usb_comp/jpg_uvc_comp/ps_FSM_FFd11
    SLICE_X22Y110.D6     net (fanout=24)       0.589   usb_comp/jpg_uvc_comp/ps_FSM_FFd1
    SLICE_X22Y110.D      Tilo                  0.203   usb_comp/jpg_uvc_comp/wrightcount<10>
                                                       usb_comp/jpg_uvc_comp/_n0347_inv1
    SLICE_X27Y108.CE     net (fanout=3)        0.687   usb_comp/jpg_uvc_comp/_n0347_inv
    SLICE_X27Y108.CLK    Tceck                 0.316   usb_comp/jpg_uvc_comp/wrightcount<3>
                                                       usb_comp/jpg_uvc_comp/wrightcount_3
    -------------------------------------------------  ---------------------------
    Total                                      2.801ns (1.115ns logic, 1.686ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ifclk = PERIOD TIMEGRP "ifclk" 48 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point controller_comp/cmdfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3 (SLICE_X19Y85.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.057ns (requirement - (clock path skew + uncertainty - data path))
  Source:               controller_comp/cmdfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0 (FF)
  Destination:          controller_comp/cmdfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.085ns (Levels of Logic = 0)
  Clock Path Skew:      1.028ns (1.138 - 0.110)
  Source Clock:         controller_comp/fifo_clk rising at 20.833ns
  Destination Clock:    controller_comp/fifo_clk rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: controller_comp/cmdfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0 to controller_comp/cmdfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y95.AQ      Tcko                  0.198   controller_comp/cmdfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>
                                                       controller_comp/cmdfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0
    SLICE_X19Y85.SR      net (fanout=7)        0.749   controller_comp/cmdfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>
    SLICE_X19Y85.CLK     Tremck      (-Th)    -0.138   controller_comp/cmdfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_q<0><6>
                                                       controller_comp/cmdfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3
    -------------------------------------------------  ---------------------------
    Total                                      1.085ns (0.336ns logic, 0.749ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------

Paths for end point controller_comp/cmdfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7 (SLICE_X19Y85.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.058ns (requirement - (clock path skew + uncertainty - data path))
  Source:               controller_comp/cmdfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0 (FF)
  Destination:          controller_comp/cmdfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.086ns (Levels of Logic = 0)
  Clock Path Skew:      1.028ns (1.138 - 0.110)
  Source Clock:         controller_comp/fifo_clk rising at 20.833ns
  Destination Clock:    controller_comp/fifo_clk rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: controller_comp/cmdfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0 to controller_comp/cmdfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y95.AQ      Tcko                  0.198   controller_comp/cmdfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>
                                                       controller_comp/cmdfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0
    SLICE_X19Y85.SR      net (fanout=7)        0.749   controller_comp/cmdfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>
    SLICE_X19Y85.CLK     Tremck      (-Th)    -0.139   controller_comp/cmdfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_q<0><6>
                                                       controller_comp/cmdfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7
    -------------------------------------------------  ---------------------------
    Total                                      1.086ns (0.337ns logic, 0.749ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------

Paths for end point controller_comp/cmdfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5 (SLICE_X19Y85.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.064ns (requirement - (clock path skew + uncertainty - data path))
  Source:               controller_comp/cmdfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0 (FF)
  Destination:          controller_comp/cmdfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.092ns (Levels of Logic = 0)
  Clock Path Skew:      1.028ns (1.138 - 0.110)
  Source Clock:         controller_comp/fifo_clk rising at 20.833ns
  Destination Clock:    controller_comp/fifo_clk rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: controller_comp/cmdfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0 to controller_comp/cmdfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y95.AQ      Tcko                  0.198   controller_comp/cmdfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>
                                                       controller_comp/cmdfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0
    SLICE_X19Y85.SR      net (fanout=7)        0.749   controller_comp/cmdfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>
    SLICE_X19Y85.CLK     Tremck      (-Th)    -0.145   controller_comp/cmdfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_q<0><6>
                                                       controller_comp/cmdfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5
    -------------------------------------------------  ---------------------------
    Total                                      1.092ns (0.343ns logic, 0.749ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ifclk = PERIOD TIMEGRP "ifclk" 48 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.709ns (period - min period limit)
  Period: 20.833ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: usb_comp/jpg_uvc_comp/bytefifo_usb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: usb_comp/jpg_uvc_comp/bytefifo_usb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y47.CLKAWRCLK
  Clock network: ifclk_IBUF
--------------------------------------------------------------------------------
Slack: 17.709ns (period - min period limit)
  Period: 20.833ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: usb_comp/jpg_uvc_comp/bytefifo_usb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Logical resource: usb_comp/jpg_uvc_comp/bytefifo_usb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X1Y47.CLKBRDCLK
  Clock network: ifclk_IBUF
--------------------------------------------------------------------------------
Slack: 17.709ns (period - min period limit)
  Period: 20.833ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: usb_comp/jpg_uvc_comp/bytefifo_encoder/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: usb_comp/jpg_uvc_comp/bytefifo_encoder/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X3Y44.CLKB
  Clock network: ifclk_IBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_pclk_tp = PERIOD TIMEGRP "pclk_tp" TS_clk / 0.65 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3338 paths analyzed, 408 endpoints analyzed, 1 failing endpoint
 1 timing error detected. (1 setup error, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.534ns.
--------------------------------------------------------------------------------

Paths for end point img_sel_comp/BUFGMUX_PCLK (BUFGMUX_X3Y13.S), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.225ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controller_comp/selector_cmd_i_1 (FF)
  Destination:          img_sel_comp/BUFGMUX_PCLK (OTHER)
  Requirement:          0.123ns
  Data Path Delay:      0.900ns (Levels of Logic = 1)
  Clock Path Skew:      1.147ns (4.066 - 2.919)
  Source Clock:         img_clk rising at 76.800ns
  Destination Clock:    img_sel_comp/hdmi_clk rising at 76.923ns
  Clock Uncertainty:    0.595ns

  Clock Uncertainty:          0.595ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.630ns
    Phase Error (PE):           0.277ns

  Maximum Data Path at Fast Process Corner: controller_comp/selector_cmd_i_1 to img_sel_comp/BUFGMUX_PCLK
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y65.AQ      Tcko                  0.210   LED_7_OBUF
                                                       controller_comp/selector_cmd_i_1
    BUFGMUX_X3Y13.S      net (fanout=10)       0.427   LED_7_OBUF
    BUFGMUX_X3Y13.I0     Tgsi0                 0.263   img_sel_comp/BUFGMUX_PCLK
                                                       img_sel_comp/BUFGMUX_PCLK
    -------------------------------------------------  ---------------------------
    Total                                      0.900ns (0.473ns logic, 0.427ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.594ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controller_comp/selector_cmd_i_1 (FF)
  Destination:          img_sel_comp/BUFGMUX_PCLK (OTHER)
  Requirement:          0.123ns
  Data Path Delay:      0.900ns (Levels of Logic = 1)
  Clock Path Skew:      2.809ns (4.841 - 2.032)
  Source Clock:         img_clk rising at 76.800ns
  Destination Clock:    pclk_tp rising at 76.923ns
  Clock Uncertainty:    0.438ns

  Clock Uncertainty:          0.438ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.262ns
    Phase Error (PE):           0.271ns

  Maximum Data Path at Fast Process Corner: controller_comp/selector_cmd_i_1 to img_sel_comp/BUFGMUX_PCLK
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y65.AQ      Tcko                  0.210   LED_7_OBUF
                                                       controller_comp/selector_cmd_i_1
    BUFGMUX_X3Y13.S      net (fanout=10)       0.427   LED_7_OBUF
    BUFGMUX_X3Y13.I1     Tgsi1                 0.263   img_sel_comp/BUFGMUX_PCLK
                                                       img_sel_comp/BUFGMUX_PCLK
    -------------------------------------------------  ---------------------------
    Total                                      0.900ns (0.473ns logic, 0.427ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_tx1/encr/n1d_3 (SLICE_X32Y73.C3), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.207ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controller_comp/HB_on_i (FF)
  Destination:          hdmiMatri_Comp/dvi_tx1/encr/n1d_3 (FF)
  Requirement:          0.123ns
  Data Path Delay:      4.571ns (Levels of Logic = 5)
  Clock Path Skew:      5.099ns (8.742 - 3.643)
  Source Clock:         img_clk rising at 76.800ns
  Destination Clock:    pclk_H rising at 76.923ns
  Clock Uncertainty:    0.444ns

  Clock Uncertainty:          0.444ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.262ns
    Phase Error (PE):           0.277ns

  Maximum Data Path at Slow Process Corner: controller_comp/HB_on_i to hdmiMatri_Comp/dvi_tx1/encr/n1d_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y77.AQ      Tcko                  0.391   HB_on
                                                       controller_comp/HB_on_i
    SLICE_X37Y75.B5      net (fanout=3)        0.626   HB_on
    SLICE_X37Y75.B       Tilo                  0.259   img_sel_comp/Inst_heart_beater/Mmux_dout110
                                                       img_sel_comp/Inst_heart_beater/Mmux_dout1101
    SLICE_X33Y76.D4      net (fanout=12)       0.687   img_sel_comp/Inst_heart_beater/Mmux_dout110
    SLICE_X33Y76.DMUX    Tilo                  0.313   rgb_H<18>
                                                       img_sel_comp/Inst_heart_beater/Mmux_dout121
    SLICE_X33Y74.C4      net (fanout=7)        0.673   rgb_H<1>
    SLICE_X33Y74.C       Tilo                  0.259   hdmiMatri_Comp/dvi_tx1/encr/n1d<2>
                                                       hdmiMatri_Comp/dvi_tx1/encr/ADDERTREE_INTERNAL_Madd3_lut<0>1
    SLICE_X33Y73.A4      net (fanout=2)        0.438   hdmiMatri_Comp/dvi_tx1/encr/ADDERTREE_INTERNAL_Madd3_lut<0>
    SLICE_X33Y73.A       Tilo                  0.259   hdmiMatri_Comp/dvi_tx1/encr/n1d<1>
                                                       hdmiMatri_Comp/dvi_tx1/encr/ADDERTREE_INTERNAL_Madd4_cy<0>11
    SLICE_X32Y73.C3      net (fanout=3)        0.325   hdmiMatri_Comp/dvi_tx1/encr/ADDERTREE_INTERNAL_Madd4_cy<0>
    SLICE_X32Y73.CLK     Tas                   0.341   hdmiMatri_Comp/dvi_tx1/encr/n1d<3>
                                                       hdmiMatri_Comp/dvi_tx1/encr/ADDERTREE_INTERNAL_Madd4_cy<0>31
                                                       hdmiMatri_Comp/dvi_tx1/encr/n1d_3
    -------------------------------------------------  ---------------------------
    Total                                      4.571ns (1.822ns logic, 2.749ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.233ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controller_comp/HB_on_i (FF)
  Destination:          hdmiMatri_Comp/dvi_tx1/encr/n1d_3 (FF)
  Requirement:          0.123ns
  Data Path Delay:      4.545ns (Levels of Logic = 5)
  Clock Path Skew:      5.099ns (8.742 - 3.643)
  Source Clock:         img_clk rising at 76.800ns
  Destination Clock:    pclk_H rising at 76.923ns
  Clock Uncertainty:    0.444ns

  Clock Uncertainty:          0.444ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.262ns
    Phase Error (PE):           0.277ns

  Maximum Data Path at Slow Process Corner: controller_comp/HB_on_i to hdmiMatri_Comp/dvi_tx1/encr/n1d_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y77.AQ      Tcko                  0.391   HB_on
                                                       controller_comp/HB_on_i
    SLICE_X36Y75.A5      net (fanout=3)        0.604   HB_on
    SLICE_X36Y75.A       Tilo                  0.205   rgb_H<12>
                                                       img_sel_comp/Inst_heart_beater/Mmux_dout1111
    SLICE_X33Y76.D3      net (fanout=12)       0.737   img_sel_comp/Inst_heart_beater/Mmux_dout111
    SLICE_X33Y76.DMUX    Tilo                  0.313   rgb_H<18>
                                                       img_sel_comp/Inst_heart_beater/Mmux_dout121
    SLICE_X33Y74.C4      net (fanout=7)        0.673   rgb_H<1>
    SLICE_X33Y74.C       Tilo                  0.259   hdmiMatri_Comp/dvi_tx1/encr/n1d<2>
                                                       hdmiMatri_Comp/dvi_tx1/encr/ADDERTREE_INTERNAL_Madd3_lut<0>1
    SLICE_X33Y73.A4      net (fanout=2)        0.438   hdmiMatri_Comp/dvi_tx1/encr/ADDERTREE_INTERNAL_Madd3_lut<0>
    SLICE_X33Y73.A       Tilo                  0.259   hdmiMatri_Comp/dvi_tx1/encr/n1d<1>
                                                       hdmiMatri_Comp/dvi_tx1/encr/ADDERTREE_INTERNAL_Madd4_cy<0>11
    SLICE_X32Y73.C3      net (fanout=3)        0.325   hdmiMatri_Comp/dvi_tx1/encr/ADDERTREE_INTERNAL_Madd4_cy<0>
    SLICE_X32Y73.CLK     Tas                   0.341   hdmiMatri_Comp/dvi_tx1/encr/n1d<3>
                                                       hdmiMatri_Comp/dvi_tx1/encr/ADDERTREE_INTERNAL_Madd4_cy<0>31
                                                       hdmiMatri_Comp/dvi_tx1/encr/n1d_3
    -------------------------------------------------  ---------------------------
    Total                                      4.545ns (1.768ns logic, 2.777ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.244ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controller_comp/HB_on_i (FF)
  Destination:          hdmiMatri_Comp/dvi_tx1/encr/n1d_3 (FF)
  Requirement:          0.123ns
  Data Path Delay:      4.534ns (Levels of Logic = 5)
  Clock Path Skew:      5.099ns (8.742 - 3.643)
  Source Clock:         img_clk rising at 76.800ns
  Destination Clock:    pclk_H rising at 76.923ns
  Clock Uncertainty:    0.444ns

  Clock Uncertainty:          0.444ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.262ns
    Phase Error (PE):           0.277ns

  Maximum Data Path at Slow Process Corner: controller_comp/HB_on_i to hdmiMatri_Comp/dvi_tx1/encr/n1d_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y77.AQ      Tcko                  0.391   HB_on
                                                       controller_comp/HB_on_i
    SLICE_X37Y75.B5      net (fanout=3)        0.626   HB_on
    SLICE_X37Y75.B       Tilo                  0.259   img_sel_comp/Inst_heart_beater/Mmux_dout110
                                                       img_sel_comp/Inst_heart_beater/Mmux_dout1101
    SLICE_X33Y76.A4      net (fanout=12)       0.757   img_sel_comp/Inst_heart_beater/Mmux_dout110
    SLICE_X33Y76.AMUX    Tilo                  0.313   rgb_H<18>
                                                       img_sel_comp/Inst_heart_beater/Mmux_dout191
    SLICE_X33Y74.C5      net (fanout=7)        0.566   rgb_H<4>
    SLICE_X33Y74.C       Tilo                  0.259   hdmiMatri_Comp/dvi_tx1/encr/n1d<2>
                                                       hdmiMatri_Comp/dvi_tx1/encr/ADDERTREE_INTERNAL_Madd3_lut<0>1
    SLICE_X33Y73.A4      net (fanout=2)        0.438   hdmiMatri_Comp/dvi_tx1/encr/ADDERTREE_INTERNAL_Madd3_lut<0>
    SLICE_X33Y73.A       Tilo                  0.259   hdmiMatri_Comp/dvi_tx1/encr/n1d<1>
                                                       hdmiMatri_Comp/dvi_tx1/encr/ADDERTREE_INTERNAL_Madd4_cy<0>11
    SLICE_X32Y73.C3      net (fanout=3)        0.325   hdmiMatri_Comp/dvi_tx1/encr/ADDERTREE_INTERNAL_Madd4_cy<0>
    SLICE_X32Y73.CLK     Tas                   0.341   hdmiMatri_Comp/dvi_tx1/encr/n1d<3>
                                                       hdmiMatri_Comp/dvi_tx1/encr/ADDERTREE_INTERNAL_Madd4_cy<0>31
                                                       hdmiMatri_Comp/dvi_tx1/encr/n1d_3
    -------------------------------------------------  ---------------------------
    Total                                      4.534ns (1.822ns logic, 2.712ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_tx1/encr/n1d_2 (SLICE_X33Y74.B1), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.217ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controller_comp/HB_on_i (FF)
  Destination:          hdmiMatri_Comp/dvi_tx1/encr/n1d_2 (FF)
  Requirement:          0.123ns
  Data Path Delay:      4.563ns (Levels of Logic = 4)
  Clock Path Skew:      5.101ns (8.744 - 3.643)
  Source Clock:         img_clk rising at 76.800ns
  Destination Clock:    pclk_H rising at 76.923ns
  Clock Uncertainty:    0.444ns

  Clock Uncertainty:          0.444ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.262ns
    Phase Error (PE):           0.277ns

  Maximum Data Path at Slow Process Corner: controller_comp/HB_on_i to hdmiMatri_Comp/dvi_tx1/encr/n1d_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y77.AQ      Tcko                  0.391   HB_on
                                                       controller_comp/HB_on_i
    SLICE_X37Y75.B5      net (fanout=3)        0.626   HB_on
    SLICE_X37Y75.B       Tilo                  0.259   img_sel_comp/Inst_heart_beater/Mmux_dout110
                                                       img_sel_comp/Inst_heart_beater/Mmux_dout1101
    SLICE_X33Y76.A4      net (fanout=12)       0.757   img_sel_comp/Inst_heart_beater/Mmux_dout110
    SLICE_X33Y76.AMUX    Tilo                  0.313   rgb_H<18>
                                                       img_sel_comp/Inst_heart_beater/Mmux_dout191
    SLICE_X32Y73.A3      net (fanout=7)        0.935   rgb_H<4>
    SLICE_X32Y73.A       Tilo                  0.205   hdmiMatri_Comp/dvi_tx1/encr/n1d<3>
                                                       hdmiMatri_Comp/dvi_tx1/encr/ADDERTREE_INTERNAL_Madd41
    SLICE_X33Y74.B1      net (fanout=3)        0.755   hdmiMatri_Comp/dvi_tx1/encr/ADDERTREE_INTERNAL_Madd4
    SLICE_X33Y74.CLK     Tas                   0.322   hdmiMatri_Comp/dvi_tx1/encr/n1d<2>
                                                       hdmiMatri_Comp/dvi_tx1/encr/ADDERTREE_INTERNAL_Madd4_xor<0>31
                                                       hdmiMatri_Comp/dvi_tx1/encr/n1d_2
    -------------------------------------------------  ---------------------------
    Total                                      4.563ns (1.490ns logic, 3.073ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.246ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controller_comp/HB_on_i (FF)
  Destination:          hdmiMatri_Comp/dvi_tx1/encr/n1d_2 (FF)
  Requirement:          0.123ns
  Data Path Delay:      4.534ns (Levels of Logic = 5)
  Clock Path Skew:      5.101ns (8.744 - 3.643)
  Source Clock:         img_clk rising at 76.800ns
  Destination Clock:    pclk_H rising at 76.923ns
  Clock Uncertainty:    0.444ns

  Clock Uncertainty:          0.444ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.262ns
    Phase Error (PE):           0.277ns

  Maximum Data Path at Slow Process Corner: controller_comp/HB_on_i to hdmiMatri_Comp/dvi_tx1/encr/n1d_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y77.AQ      Tcko                  0.391   HB_on
                                                       controller_comp/HB_on_i
    SLICE_X36Y75.A5      net (fanout=3)        0.604   HB_on
    SLICE_X36Y75.A       Tilo                  0.205   rgb_H<12>
                                                       img_sel_comp/Inst_heart_beater/Mmux_dout1111
    SLICE_X32Y75.A4      net (fanout=12)       0.641   img_sel_comp/Inst_heart_beater/Mmux_dout111
    SLICE_X32Y75.A       Tilo                  0.205   rgb_H<6>
                                                       img_sel_comp/Inst_heart_beater/Mmux_dout201
    SLICE_X32Y73.B6      net (fanout=15)       0.832   rgb_H<5>
    SLICE_X32Y73.B       Tilo                  0.205   hdmiMatri_Comp/dvi_tx1/encr/n1d<3>
                                                       hdmiMatri_Comp/dvi_tx1/encr/ADDERTREE_INTERNAL_Madd_lut<0>1
    SLICE_X32Y73.A5      net (fanout=1)        0.169   hdmiMatri_Comp/dvi_tx1/encr/ADDERTREE_INTERNAL_Madd_lut<0>
    SLICE_X32Y73.A       Tilo                  0.205   hdmiMatri_Comp/dvi_tx1/encr/n1d<3>
                                                       hdmiMatri_Comp/dvi_tx1/encr/ADDERTREE_INTERNAL_Madd41
    SLICE_X33Y74.B1      net (fanout=3)        0.755   hdmiMatri_Comp/dvi_tx1/encr/ADDERTREE_INTERNAL_Madd4
    SLICE_X33Y74.CLK     Tas                   0.322   hdmiMatri_Comp/dvi_tx1/encr/n1d<2>
                                                       hdmiMatri_Comp/dvi_tx1/encr/ADDERTREE_INTERNAL_Madd4_xor<0>31
                                                       hdmiMatri_Comp/dvi_tx1/encr/n1d_2
    -------------------------------------------------  ---------------------------
    Total                                      4.534ns (1.533ns logic, 3.001ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.256ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controller_comp/HB_on_i (FF)
  Destination:          hdmiMatri_Comp/dvi_tx1/encr/n1d_2 (FF)
  Requirement:          0.123ns
  Data Path Delay:      4.524ns (Levels of Logic = 5)
  Clock Path Skew:      5.101ns (8.744 - 3.643)
  Source Clock:         img_clk rising at 76.800ns
  Destination Clock:    pclk_H rising at 76.923ns
  Clock Uncertainty:    0.444ns

  Clock Uncertainty:          0.444ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.262ns
    Phase Error (PE):           0.277ns

  Maximum Data Path at Slow Process Corner: controller_comp/HB_on_i to hdmiMatri_Comp/dvi_tx1/encr/n1d_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y77.AQ      Tcko                  0.391   HB_on
                                                       controller_comp/HB_on_i
    SLICE_X37Y75.B5      net (fanout=3)        0.626   HB_on
    SLICE_X37Y75.B       Tilo                  0.259   img_sel_comp/Inst_heart_beater/Mmux_dout110
                                                       img_sel_comp/Inst_heart_beater/Mmux_dout1101
    SLICE_X32Y75.C5      net (fanout=12)       0.635   img_sel_comp/Inst_heart_beater/Mmux_dout110
    SLICE_X32Y75.C       Tilo                  0.205   rgb_H<6>
                                                       img_sel_comp/Inst_heart_beater/Mmux_dout211
    SLICE_X32Y73.B4      net (fanout=15)       0.752   rgb_H<6>
    SLICE_X32Y73.B       Tilo                  0.205   hdmiMatri_Comp/dvi_tx1/encr/n1d<3>
                                                       hdmiMatri_Comp/dvi_tx1/encr/ADDERTREE_INTERNAL_Madd_lut<0>1
    SLICE_X32Y73.A5      net (fanout=1)        0.169   hdmiMatri_Comp/dvi_tx1/encr/ADDERTREE_INTERNAL_Madd_lut<0>
    SLICE_X32Y73.A       Tilo                  0.205   hdmiMatri_Comp/dvi_tx1/encr/n1d<3>
                                                       hdmiMatri_Comp/dvi_tx1/encr/ADDERTREE_INTERNAL_Madd41
    SLICE_X33Y74.B1      net (fanout=3)        0.755   hdmiMatri_Comp/dvi_tx1/encr/ADDERTREE_INTERNAL_Madd4
    SLICE_X33Y74.CLK     Tas                   0.322   hdmiMatri_Comp/dvi_tx1/encr/n1d<2>
                                                       hdmiMatri_Comp/dvi_tx1/encr/ADDERTREE_INTERNAL_Madd4_xor<0>31
                                                       hdmiMatri_Comp/dvi_tx1/encr/n1d_2
    -------------------------------------------------  ---------------------------
    Total                                      4.524ns (1.587ns logic, 2.937ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_pclk_tp = PERIOD TIMEGRP "pclk_tp" TS_clk / 0.65 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point img_sel_comp/rgb_i_12_BRB4 (SLICE_X46Y34.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.022ns (requirement - (clock path skew + uncertainty - data path))
  Source:               img_sel_comp/rgb_tp_q_12 (FF)
  Destination:          img_sel_comp/rgb_i_12_BRB4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.366ns (Levels of Logic = 0)
  Clock Path Skew:      0.908ns (1.194 - 0.286)
  Source Clock:         pclk_tp rising at 0.000ns
  Destination Clock:    pclk_H rising at 0.000ns
  Clock Uncertainty:    0.436ns

  Clock Uncertainty:          0.436ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.362ns
    Phase Error (PE):           0.219ns

  Minimum Data Path at Fast Process Corner: img_sel_comp/rgb_tp_q_12 to img_sel_comp/rgb_i_12_BRB4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y15.AMUX    Tshcko                0.266   img_sel_comp/rgb_tp_q<23>
                                                       img_sel_comp/rgb_tp_q_12
    SLICE_X46Y34.AX      net (fanout=1)        1.052   img_sel_comp/rgb_tp_q<12>
    SLICE_X46Y34.CLK     Tckdi       (-Th)    -0.048   img_sel_comp/rgb_i_0_BRB4
                                                       img_sel_comp/rgb_i_12_BRB4
    -------------------------------------------------  ---------------------------
    Total                                      1.366ns (0.314ns logic, 1.052ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------

Paths for end point img_sel_comp/rgb_i_18_BRB4 (SLICE_X46Y34.B3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.050ns (requirement - (clock path skew + uncertainty - data path))
  Source:               img_sel_comp/rgb_tp_q_18 (FF)
  Destination:          img_sel_comp/rgb_i_18_BRB4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.393ns (Levels of Logic = 1)
  Clock Path Skew:      0.907ns (1.194 - 0.287)
  Source Clock:         pclk_tp rising at 0.000ns
  Destination Clock:    pclk_H rising at 0.000ns
  Clock Uncertainty:    0.436ns

  Clock Uncertainty:          0.436ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.362ns
    Phase Error (PE):           0.219ns

  Minimum Data Path at Fast Process Corner: img_sel_comp/rgb_tp_q_18 to img_sel_comp/rgb_i_18_BRB4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y15.CQ      Tcko                  0.200   img_sel_comp/rgb_tp_q<19>
                                                       img_sel_comp/rgb_tp_q_18
    SLICE_X46Y34.B3      net (fanout=1)        1.072   img_sel_comp/rgb_tp_q<18>
    SLICE_X46Y34.CLK     Tah         (-Th)    -0.121   img_sel_comp/rgb_i_0_BRB4
                                                       img_sel_comp/rgb_tp_q<18>_rt
                                                       img_sel_comp/rgb_i_18_BRB4
    -------------------------------------------------  ---------------------------
    Total                                      1.393ns (0.321ns logic, 1.072ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------

Paths for end point img_sel_comp/rgb_i_16_BRB4 (SLICE_X46Y34.A2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.084ns (requirement - (clock path skew + uncertainty - data path))
  Source:               img_sel_comp/rgb_tp_q_16 (FF)
  Destination:          img_sel_comp/rgb_i_16_BRB4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.427ns (Levels of Logic = 1)
  Clock Path Skew:      0.907ns (1.194 - 0.287)
  Source Clock:         pclk_tp rising at 0.000ns
  Destination Clock:    pclk_H rising at 0.000ns
  Clock Uncertainty:    0.436ns

  Clock Uncertainty:          0.436ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.362ns
    Phase Error (PE):           0.219ns

  Minimum Data Path at Fast Process Corner: img_sel_comp/rgb_tp_q_16 to img_sel_comp/rgb_i_16_BRB4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y15.AQ      Tcko                  0.200   img_sel_comp/rgb_tp_q<19>
                                                       img_sel_comp/rgb_tp_q_16
    SLICE_X46Y34.A2      net (fanout=1)        1.106   img_sel_comp/rgb_tp_q<16>
    SLICE_X46Y34.CLK     Tah         (-Th)    -0.121   img_sel_comp/rgb_i_0_BRB4
                                                       img_sel_comp/rgb_tp_q<16>_rt
                                                       img_sel_comp/rgb_i_16_BRB4
    -------------------------------------------------  ---------------------------
    Total                                      1.427ns (0.321ns logic, 1.106ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_pclk_tp = PERIOD TIMEGRP "pclk_tp" TS_clk / 0.65 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.613ns (period - min period limit)
  Period: 1.538ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: hdmiMatri_Comp/PLL_OSERDES_0/PLL_ADV/CLKOUT0
  Logical resource: hdmiMatri_Comp/PLL_OSERDES_0/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y3.CLKOUT0
  Clock network: hdmiMatri_Comp/tx_pllclk0
--------------------------------------------------------------------------------
Slack: 10.384ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.384ns
  Low pulse: 7.692ns
  Low pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: hdmiMatri_Comp/PLL_OSERDES_0/PLL_ADV/CLKIN1
  Logical resource: hdmiMatri_Comp/PLL_OSERDES_0/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y3.CLKIN2
  Clock network: pclk_H
--------------------------------------------------------------------------------
Slack: 10.384ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.384ns
  High pulse: 7.692ns
  High pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: hdmiMatri_Comp/PLL_OSERDES_0/PLL_ADV/CLKIN1
  Logical resource: hdmiMatri_Comp/PLL_OSERDES_0/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y3.CLKIN2
  Clock network: pclk_H
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_ddr2_comp_ramComp_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD     
    TIMEGRP         
"ddr2_comp_ramComp_memc3_infrastructure_inst_mcb_drp_clk_bufg_in"         
TS_clk / 1.5625 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 33703 paths analyzed, 1946 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.002ns.
--------------------------------------------------------------------------------

Paths for end point ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 (SLICE_X4Y86.A3), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.398ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0_BRB3 (FF)
  Destination:          ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 (FF)
  Requirement:          6.400ns
  Data Path Delay:      5.861ns (Levels of Logic = 4)
  Clock Path Skew:      -0.014ns (0.233 - 0.247)
  Source Clock:         ddr2_comp/ramComp/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    ddr2_comp/ramComp/c3_mcb_drp_clk rising at 6.400ns
  Clock Uncertainty:    0.127ns

  Clock Uncertainty:          0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.244ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0_BRB3 to ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y89.AQ       Tcko                  0.391   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0_BRB3
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0_BRB3
    SLICE_X2Y87.B2       net (fanout=4)        1.228   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0_BRB3
    SLICE_X2Y87.B        Tilo                  0.203   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_5_BRB5
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_5_rstpot
    SLICE_X5Y86.C2       net (fanout=3)        0.973   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<5>
    SLICE_X5Y86.C        Tilo                  0.259   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1703_inv3_SW1
    SLICE_X5Y86.D2       net (fanout=2)        1.695   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N146
    SLICE_X5Y86.DMUX     Tilo                  0.313   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1703_inv1_SW1
    SLICE_X4Y86.A3       net (fanout=1)        0.458   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N170
    SLICE_X4Y86.CLK      Tas                   0.341   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<0>
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0_rstpot
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      5.861ns (1.507ns logic, 4.354ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.631ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0_BRB4 (FF)
  Destination:          ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 (FF)
  Requirement:          6.400ns
  Data Path Delay:      5.627ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.233 - 0.248)
  Source Clock:         ddr2_comp/ramComp/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    ddr2_comp/ramComp/c3_mcb_drp_clk rising at 6.400ns
  Clock Uncertainty:    0.127ns

  Clock Uncertainty:          0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.244ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0_BRB4 to ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y89.DQ       Tcko                  0.408   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0_BRB4
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0_BRB4
    SLICE_X2Y87.B3       net (fanout=4)        0.977   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0_BRB4
    SLICE_X2Y87.B        Tilo                  0.203   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_5_BRB5
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_5_rstpot
    SLICE_X5Y86.C2       net (fanout=3)        0.973   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<5>
    SLICE_X5Y86.C        Tilo                  0.259   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1703_inv3_SW1
    SLICE_X5Y86.D2       net (fanout=2)        1.695   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N146
    SLICE_X5Y86.DMUX     Tilo                  0.313   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1703_inv1_SW1
    SLICE_X4Y86.A3       net (fanout=1)        0.458   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N170
    SLICE_X4Y86.CLK      Tas                   0.341   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<0>
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0_rstpot
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      5.627ns (1.524ns logic, 4.103ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.654ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0_BRB1 (FF)
  Destination:          ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 (FF)
  Requirement:          6.400ns
  Data Path Delay:      5.612ns (Levels of Logic = 4)
  Clock Path Skew:      -0.007ns (0.144 - 0.151)
  Source Clock:         ddr2_comp/ramComp/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    ddr2_comp/ramComp/c3_mcb_drp_clk rising at 6.400ns
  Clock Uncertainty:    0.127ns

  Clock Uncertainty:          0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.244ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0_BRB1 to ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y87.BQ       Tcko                  0.391   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<4>
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0_BRB1
    SLICE_X2Y87.B1       net (fanout=4)        0.979   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0_BRB1
    SLICE_X2Y87.B        Tilo                  0.203   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_5_BRB5
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_5_rstpot
    SLICE_X5Y86.C2       net (fanout=3)        0.973   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<5>
    SLICE_X5Y86.C        Tilo                  0.259   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1703_inv3_SW1
    SLICE_X5Y86.D2       net (fanout=2)        1.695   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N146
    SLICE_X5Y86.DMUX     Tilo                  0.313   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_inc
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1703_inv1_SW1
    SLICE_X4Y86.A3       net (fanout=1)        0.458   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N170
    SLICE_X4Y86.CLK      Tas                   0.341   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<0>
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0_rstpot
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      5.612ns (1.507ns logic, 4.105ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------

Paths for end point ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7 (SLICE_X3Y87.B1), 71 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.472ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd41 (FF)
  Destination:          ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7 (FF)
  Requirement:          6.400ns
  Data Path Delay:      5.780ns (Levels of Logic = 5)
  Clock Path Skew:      -0.021ns (0.232 - 0.253)
  Source Clock:         ddr2_comp/ramComp/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    ddr2_comp/ramComp/c3_mcb_drp_clk rising at 6.400ns
  Clock Uncertainty:    0.127ns

  Clock Uncertainty:          0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.244ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd41 to ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y91.BQ       Tcko                  0.391   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd42
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd41
    SLICE_X13Y95.B6      net (fanout=12)       1.018   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd41
    SLICE_X13Y95.B       Tilo                  0.259   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>2
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>21
    SLICE_X13Y95.A5      net (fanout=3)        0.195   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>2
    SLICE_X13Y95.A       Tilo                  0.259   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>2
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>21
    SLICE_X4Y91.A5       net (fanout=12)       1.324   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>2
    SLICE_X4Y91.A        Tilo                  0.205   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N32
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X4Y89.D4       net (fanout=9)        0.424   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv_inv
    SLICE_X4Y89.D        Tilo                  0.205   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0_BRB4
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0_rstpot_SW0
    SLICE_X3Y87.B1       net (fanout=5)        1.178   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N128
    SLICE_X3Y87.CLK      Tas                   0.322   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7_rstpot
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    -------------------------------------------------  ---------------------------
    Total                                      5.780ns (1.641ns logic, 4.139ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.620ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd47 (FF)
  Destination:          ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7 (FF)
  Requirement:          6.400ns
  Data Path Delay:      5.632ns (Levels of Logic = 5)
  Clock Path Skew:      -0.021ns (0.469 - 0.490)
  Source Clock:         ddr2_comp/ramComp/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    ddr2_comp/ramComp/c3_mcb_drp_clk rising at 6.400ns
  Clock Uncertainty:    0.127ns

  Clock Uncertainty:          0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.244ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd47 to ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y99.CQ      Tcko                  0.391   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd47
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd47
    SLICE_X13Y95.B3      net (fanout=4)        0.870   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd47
    SLICE_X13Y95.B       Tilo                  0.259   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>2
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>21
    SLICE_X13Y95.A5      net (fanout=3)        0.195   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>2
    SLICE_X13Y95.A       Tilo                  0.259   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>2
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>21
    SLICE_X4Y91.A5       net (fanout=12)       1.324   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>2
    SLICE_X4Y91.A        Tilo                  0.205   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N32
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X4Y89.D4       net (fanout=9)        0.424   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv_inv
    SLICE_X4Y89.D        Tilo                  0.205   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0_BRB4
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0_rstpot_SW0
    SLICE_X3Y87.B1       net (fanout=5)        1.178   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N128
    SLICE_X3Y87.CLK      Tas                   0.322   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7_rstpot
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    -------------------------------------------------  ---------------------------
    Total                                      5.632ns (1.641ns logic, 3.991ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.710ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd32 (FF)
  Destination:          ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7 (FF)
  Requirement:          6.400ns
  Data Path Delay:      5.539ns (Levels of Logic = 4)
  Clock Path Skew:      -0.024ns (0.469 - 0.493)
  Source Clock:         ddr2_comp/ramComp/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    ddr2_comp/ramComp/c3_mcb_drp_clk rising at 6.400ns
  Clock Uncertainty:    0.127ns

  Clock Uncertainty:          0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.244ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd32 to ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y97.DQ       Tcko                  0.391   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd32
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd32
    SLICE_X13Y95.A3      net (fanout=7)        1.231   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd32
    SLICE_X13Y95.A       Tilo                  0.259   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>2
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>21
    SLICE_X4Y91.A5       net (fanout=12)       1.324   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>2
    SLICE_X4Y91.A        Tilo                  0.205   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N32
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>1
    SLICE_X4Y89.D4       net (fanout=9)        0.424   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv_inv
    SLICE_X4Y89.D        Tilo                  0.205   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0_BRB4
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0_rstpot_SW0
    SLICE_X3Y87.B1       net (fanout=5)        1.178   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N128
    SLICE_X3Y87.CLK      Tas                   0.322   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7_rstpot
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
    -------------------------------------------------  ---------------------------
    Total                                      5.539ns (1.382ns logic, 4.157ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------

Paths for end point ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 (SLICE_X4Y86.A6), 94 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.587ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2 (FF)
  Destination:          ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 (FF)
  Requirement:          6.400ns
  Data Path Delay:      5.670ns (Levels of Logic = 5)
  Clock Path Skew:      -0.016ns (0.233 - 0.249)
  Source Clock:         ddr2_comp/ramComp/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    ddr2_comp/ramComp/c3_mcb_drp_clk rising at 6.400ns
  Clock Uncertainty:    0.127ns

  Clock Uncertainty:          0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.244ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2 to ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y85.AQ       Tcko                  0.408   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<3>
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2
    SLICE_X5Y85.B3       net (fanout=5)        0.977   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<2>
    SLICE_X5Y85.B        Tilo                  0.259   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_dec
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag13
    SLICE_X5Y85.A5       net (fanout=2)        0.192   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag12
    SLICE_X5Y85.A        Tilo                  0.259   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_dec
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag14
    SLICE_X5Y90.A2       net (fanout=5)        1.154   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag13
    SLICE_X5Y90.A        Tilo                  0.259   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0_BRB1
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In21
    SLICE_X4Y86.B2       net (fanout=6)        1.276   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In2
    SLICE_X4Y86.B        Tilo                  0.205   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<0>
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1703_inv4
    SLICE_X4Y86.A6       net (fanout=1)        0.340   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1703_inv4
    SLICE_X4Y86.CLK      Tas                   0.341   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<0>
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0_rstpot
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      5.670ns (1.731ns logic, 3.939ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.634ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5 (FF)
  Destination:          ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 (FF)
  Requirement:          6.400ns
  Data Path Delay:      5.620ns (Levels of Logic = 5)
  Clock Path Skew:      -0.019ns (0.233 - 0.252)
  Source Clock:         ddr2_comp/ramComp/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    ddr2_comp/ramComp/c3_mcb_drp_clk rising at 6.400ns
  Clock Uncertainty:    0.127ns

  Clock Uncertainty:          0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.244ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5 to ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y84.DQ      Tcko                  0.391   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5
    SLICE_X5Y85.C5       net (fanout=10)       0.857   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
    SLICE_X5Y85.C        Tilo                  0.259   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_dec
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag151
    SLICE_X5Y85.A6       net (fanout=1)        0.279   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15
    SLICE_X5Y85.A        Tilo                  0.259   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_dec
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag14
    SLICE_X5Y90.A2       net (fanout=5)        1.154   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag13
    SLICE_X5Y90.A        Tilo                  0.259   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0_BRB1
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In21
    SLICE_X4Y86.B2       net (fanout=6)        1.276   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In2
    SLICE_X4Y86.B        Tilo                  0.205   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<0>
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1703_inv4
    SLICE_X4Y86.A6       net (fanout=1)        0.340   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1703_inv4
    SLICE_X4Y86.CLK      Tas                   0.341   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<0>
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0_rstpot
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      5.620ns (1.714ns logic, 3.906ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.751ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1 (FF)
  Destination:          ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 (FF)
  Requirement:          6.400ns
  Data Path Delay:      5.515ns (Levels of Logic = 5)
  Clock Path Skew:      -0.007ns (0.144 - 0.151)
  Source Clock:         ddr2_comp/ramComp/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    ddr2_comp/ramComp/c3_mcb_drp_clk rising at 6.400ns
  Clock Uncertainty:    0.127ns

  Clock Uncertainty:          0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.244ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1 to ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y87.BQ       Tcko                  0.408   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1
    SLICE_X5Y85.B2       net (fanout=7)        0.822   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<1>
    SLICE_X5Y85.B        Tilo                  0.259   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_dec
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag13
    SLICE_X5Y85.A5       net (fanout=2)        0.192   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag12
    SLICE_X5Y85.A        Tilo                  0.259   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_dec
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag14
    SLICE_X5Y90.A2       net (fanout=5)        1.154   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag13
    SLICE_X5Y90.A        Tilo                  0.259   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0_BRB1
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In21
    SLICE_X4Y86.B2       net (fanout=6)        1.276   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In2
    SLICE_X4Y86.B        Tilo                  0.205   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<0>
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1703_inv4
    SLICE_X4Y86.A6       net (fanout=1)        0.340   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1703_inv4
    SLICE_X4Y86.CLK      Tas                   0.341   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<0>
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0_rstpot
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      5.515ns (1.731ns logic, 3.784ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ddr2_comp_ramComp_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD
        TIMEGRP
        "ddr2_comp_ramComp_memc3_infrastructure_inst_mcb_drp_clk_bufg_in"
        TS_clk / 1.5625 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDRPUPDATE (SLICE_X4Y93.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.417ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDRPUPDATE (FF)
  Destination:          ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDRPUPDATE (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.417ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ddr2_comp/ramComp/c3_mcb_drp_clk rising at 6.400ns
  Destination Clock:    ddr2_comp/ramComp/c3_mcb_drp_clk rising at 6.400ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDRPUPDATE to ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDRPUPDATE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y93.AQ       Tcko                  0.200   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDRPUPDATE
    SLICE_X4Y93.A6       net (fanout=2)        0.027   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/mcb_ui_drp_update
    SLICE_X4Y93.CLK      Tah         (-Th)    -0.190   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDRPUPDATE_rstpot
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDRPUPDATE
    -------------------------------------------------  ---------------------------
    Total                                      0.417ns (0.390ns logic, 0.027ns route)
                                                       (93.5% logic, 6.5% route)

--------------------------------------------------------------------------------

Paths for end point ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd16 (SLICE_X8Y90.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.424ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd16 (FF)
  Destination:          ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.424ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ddr2_comp/ramComp/c3_mcb_drp_clk rising at 6.400ns
  Destination Clock:    ddr2_comp/ramComp/c3_mcb_drp_clk rising at 6.400ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd16 to ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y90.AQ       Tcko                  0.200   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd19
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd16
    SLICE_X8Y90.A6       net (fanout=7)        0.034   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd16
    SLICE_X8Y90.CLK      Tah         (-Th)    -0.190   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd19
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd16-In1
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      0.424ns (0.390ns logic, 0.034ns route)
                                                       (92.0% logic, 8.0% route)

--------------------------------------------------------------------------------

Paths for end point ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/bit_cnt_2 (SLICE_X1Y93.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.430ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/bit_cnt_1 (FF)
  Destination:          ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/bit_cnt_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.430ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ddr2_comp/ramComp/c3_mcb_drp_clk rising at 6.400ns
  Destination Clock:    ddr2_comp/ramComp/c3_mcb_drp_clk rising at 6.400ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/bit_cnt_1 to ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/bit_cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y93.BQ       Tcko                  0.198   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/bit_cnt<1>
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/bit_cnt_1
    SLICE_X1Y93.B5       net (fanout=4)        0.077   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/bit_cnt<1>
    SLICE_X1Y93.CLK      Tah         (-Th)    -0.155   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/bit_cnt<1>
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/Mcount_bit_cnt_xor<2>11
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/bit_cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      0.430ns (0.353ns logic, 0.077ns route)
                                                       (82.1% logic, 17.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ddr2_comp_ramComp_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD
        TIMEGRP
        "ddr2_comp_ramComp_memc3_infrastructure_inst_mcb_drp_clk_bufg_in"
        TS_clk / 1.5625 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.670ns (period - min period limit)
  Period: 6.400ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: ddr2_comp/ramComp/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Logical resource: ddr2_comp/ramComp/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Location pin: BUFGMUX_X2Y12.I0
  Clock network: ddr2_comp/ramComp/memc3_infrastructure_inst/mcb_drp_clk_bufg_in
--------------------------------------------------------------------------------
Slack: 5.340ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.400ns
  High pulse: 3.200ns
  High pulse limit: 0.530ns (Tispwh)
  Physical resource: ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1/SR
  Logical resource: ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1/SR
  Location pin: ILOGIC_X0Y117.SR
  Clock network: ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst
--------------------------------------------------------------------------------
Slack: 5.340ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.400ns
  High pulse: 3.200ns
  High pulse limit: 0.530ns (Tispwh)
  Physical resource: ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1/SR
  Logical resource: ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1/SR
  Location pin: ILOGIC_X0Y37.SR
  Clock network: ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ddr2_comp_ramComp_memc3_infrastructure_inst_clk_2x_180 = 
PERIOD TIMEGRP         "ddr2_comp_ramComp_memc3_infrastructure_inst_clk_2x_180" 
TS_clk / 6.25         PHASE 0.8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.499ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ddr2_comp_ramComp_memc3_infrastructure_inst_clk_2x_180 = PERIOD TIMEGRP
        "ddr2_comp_ramComp_memc3_infrastructure_inst_clk_2x_180" TS_clk / 6.25
        PHASE 0.8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.101ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.499ns (667.111MHz) (Tmcbcper_PLLCLK)
  Physical resource: ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Logical resource: ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Location pin: MCB_X0Y1.PLLCLK1
  Clock network: ddr2_comp/ramComp/c3_sysclk_2x_180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ddr2_comp_ramComp_memc3_infrastructure_inst_clk_2x_0 = 
PERIOD TIMEGRP         "ddr2_comp_ramComp_memc3_infrastructure_inst_clk_2x_0" 
TS_clk / 6.25         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.499ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ddr2_comp_ramComp_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP
        "ddr2_comp_ramComp_memc3_infrastructure_inst_clk_2x_0" TS_clk / 6.25
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.101ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.499ns (667.111MHz) (Tmcbcper_PLLCLK)
  Physical resource: ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Logical resource: ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Location pin: MCB_X0Y1.PLLCLK0
  Clock network: ddr2_comp/ramComp/c3_sysclk_2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ddr2_comp_ramComp_memc3_infrastructure_inst_clk0_bufg_in 
= PERIOD TIMEGRP         
"ddr2_comp_ramComp_memc3_infrastructure_inst_clk0_bufg_in" TS_clk /         
0.78125 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 202774 paths analyzed, 29466 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.718ns.
--------------------------------------------------------------------------------

Paths for end point jpeg_encoder/jpegencoder/U_Huffman/word_reg_15 (SLICE_X46Y24.C6), 1991 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.082ns (requirement - (data path - clock path skew + uncertainty))
  Source:               jpeg_encoder/jpegencoder/U_Huffman/VLC_size_3 (FF)
  Destination:          jpeg_encoder/jpegencoder/U_Huffman/word_reg_15 (FF)
  Requirement:          12.800ns
  Data Path Delay:      12.551ns (Levels of Logic = 9)
  Clock Path Skew:      -0.024ns (0.449 - 0.473)
  Source Clock:         img_clk rising at 0.000ns
  Destination Clock:    img_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: jpeg_encoder/jpegencoder/U_Huffman/VLC_size_3 to jpeg_encoder/jpegencoder/U_Huffman/word_reg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y39.CQ      Tcko                  0.447   jpeg_encoder/jpegencoder/U_Huffman/VLC_size<3>
                                                       jpeg_encoder/jpegencoder/U_Huffman/VLC_size_3
    SLICE_X51Y43.B4      net (fanout=267)      1.859   jpeg_encoder/jpegencoder/U_Huffman/VLC_size<3>
    SLICE_X51Y43.B       Tilo                  0.259   jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT656
                                                       jpeg_encoder/jpegencoder/U_Huffman/Msub_GND_52_o_GND_52_o_sub_134_OUT<3:0>_xor<3>11
    SLICE_X48Y40.BX      net (fanout=1)        0.648   jpeg_encoder/jpegencoder/U_Huffman/GND_52_o_GND_52_o_sub_134_OUT<3>
    SLICE_X48Y40.BMUX    Tbxb                  0.157   jpeg_encoder/jpegencoder/U_Huffman/GND_52_o_VLC[15]_Mux_134_o
                                                       jpeg_encoder/jpegencoder/U_Huffman/Mmux_GND_52_o_VLC[15]_Mux_134_o_2_f8
    SLICE_X55Y20.B2      net (fanout=23)       3.504   jpeg_encoder/jpegencoder/U_Huffman/GND_52_o_VLC[15]_Mux_134_o
    SLICE_X55Y20.B       Tilo                  0.259   jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT269
                                                       jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT750
    SLICE_X58Y18.D4      net (fanout=3)        1.242   jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT749
    SLICE_X58Y18.CMUX    Topdc                 0.338   jpeg_encoder/jpegencoder/U_Huffman/N805
                                                       jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT772_SW1_F
                                                       jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT772_SW1
    SLICE_X54Y23.A1      net (fanout=1)        1.447   jpeg_encoder/jpegencoder/U_Huffman/N232
    SLICE_X54Y23.A       Tilo                  0.205   jpeg_encoder/jpegencoder/U_Huffman/N913
                                                       jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT774
    SLICE_X54Y23.D3      net (fanout=1)        0.277   jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT773
    SLICE_X54Y23.D       Tilo                  0.205   jpeg_encoder/jpegencoder/U_Huffman/N913
                                                       jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT777_SW1
    SLICE_X54Y23.C6      net (fanout=1)        0.118   jpeg_encoder/jpegencoder/U_Huffman/N913
    SLICE_X54Y23.C       Tilo                  0.205   jpeg_encoder/jpegencoder/U_Huffman/N913
                                                       jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT777
    SLICE_X46Y24.D5      net (fanout=1)        0.717   jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT776
    SLICE_X46Y24.D       Tilo                  0.205   jpeg_encoder/jpegencoder/U_Huffman/word_reg<15>
                                                       jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT779_SW0
    SLICE_X46Y24.C6      net (fanout=1)        0.118   jpeg_encoder/jpegencoder/U_Huffman/N851
    SLICE_X46Y24.CLK     Tas                   0.341   jpeg_encoder/jpegencoder/U_Huffman/word_reg<15>
                                                       jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT779
                                                       jpeg_encoder/jpegencoder/U_Huffman/word_reg_15
    -------------------------------------------------  ---------------------------
    Total                                     12.551ns (2.621ns logic, 9.930ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.165ns (requirement - (data path - clock path skew + uncertainty))
  Source:               jpeg_encoder/jpegencoder/U_Huffman/bit_ptr_1_3 (FF)
  Destination:          jpeg_encoder/jpegencoder/U_Huffman/word_reg_15 (FF)
  Requirement:          12.800ns
  Data Path Delay:      12.465ns (Levels of Logic = 10)
  Clock Path Skew:      -0.027ns (0.449 - 0.476)
  Source Clock:         img_clk rising at 0.000ns
  Destination Clock:    img_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: jpeg_encoder/jpegencoder/U_Huffman/bit_ptr_1_3 to jpeg_encoder/jpegencoder/U_Huffman/word_reg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y38.CQ      Tcko                  0.391   jpeg_encoder/jpegencoder/U_Huffman/bit_ptr_1_3
                                                       jpeg_encoder/jpegencoder/U_Huffman/bit_ptr_1_3
    SLICE_X48Y39.A2      net (fanout=18)       1.599   jpeg_encoder/jpegencoder/U_Huffman/bit_ptr_1_3
    SLICE_X48Y39.A       Tilo                  0.203   jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT1759
                                                       jpeg_encoder/jpegencoder/U_Huffman/Msub_GND_52_o_GND_52_o_sub_269_OUT<4:0>_cy<2>1
    SLICE_X55Y20.A3      net (fanout=128)      3.393   jpeg_encoder/jpegencoder/U_Huffman/Msub_GND_52_o_GND_52_o_sub_269_OUT<4:0>_cy<2>
    SLICE_X55Y20.A       Tilo                  0.259   jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT269
                                                       jpeg_encoder/jpegencoder/U_Huffman/GND_52_o_Decoder_333_OUT<15><4>1
    SLICE_X55Y20.B5      net (fanout=3)        0.366   jpeg_encoder/jpegencoder/U_Huffman/GND_52_o_Decoder_333_OUT<15>
    SLICE_X55Y20.BMUX    Tilo                  0.313   jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT269
                                                       jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT773
    SLICE_X58Y18.B3      net (fanout=3)        1.117   jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT772
    SLICE_X58Y18.B       Tilo                  0.205   jpeg_encoder/jpegencoder/U_Huffman/N805
                                                       jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT772_SW1_F_SW0
    SLICE_X58Y18.D1      net (fanout=1)        0.443   jpeg_encoder/jpegencoder/U_Huffman/N805
    SLICE_X58Y18.CMUX    Topdc                 0.338   jpeg_encoder/jpegencoder/U_Huffman/N805
                                                       jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT772_SW1_F
                                                       jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT772_SW1
    SLICE_X54Y23.A1      net (fanout=1)        1.447   jpeg_encoder/jpegencoder/U_Huffman/N232
    SLICE_X54Y23.A       Tilo                  0.205   jpeg_encoder/jpegencoder/U_Huffman/N913
                                                       jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT774
    SLICE_X54Y23.D3      net (fanout=1)        0.277   jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT773
    SLICE_X54Y23.D       Tilo                  0.205   jpeg_encoder/jpegencoder/U_Huffman/N913
                                                       jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT777_SW1
    SLICE_X54Y23.C6      net (fanout=1)        0.118   jpeg_encoder/jpegencoder/U_Huffman/N913
    SLICE_X54Y23.C       Tilo                  0.205   jpeg_encoder/jpegencoder/U_Huffman/N913
                                                       jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT777
    SLICE_X46Y24.D5      net (fanout=1)        0.717   jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT776
    SLICE_X46Y24.D       Tilo                  0.205   jpeg_encoder/jpegencoder/U_Huffman/word_reg<15>
                                                       jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT779_SW0
    SLICE_X46Y24.C6      net (fanout=1)        0.118   jpeg_encoder/jpegencoder/U_Huffman/N851
    SLICE_X46Y24.CLK     Tas                   0.341   jpeg_encoder/jpegencoder/U_Huffman/word_reg<15>
                                                       jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT779
                                                       jpeg_encoder/jpegencoder/U_Huffman/word_reg_15
    -------------------------------------------------  ---------------------------
    Total                                     12.465ns (2.870ns logic, 9.595ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.231ns (requirement - (data path - clock path skew + uncertainty))
  Source:               jpeg_encoder/jpegencoder/U_Huffman/VLC_size_2 (FF)
  Destination:          jpeg_encoder/jpegencoder/U_Huffman/word_reg_15 (FF)
  Requirement:          12.800ns
  Data Path Delay:      12.402ns (Levels of Logic = 9)
  Clock Path Skew:      -0.024ns (0.449 - 0.473)
  Source Clock:         img_clk rising at 0.000ns
  Destination Clock:    img_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: jpeg_encoder/jpegencoder/U_Huffman/VLC_size_2 to jpeg_encoder/jpegencoder/U_Huffman/word_reg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y39.AQ      Tcko                  0.447   jpeg_encoder/jpegencoder/U_Huffman/VLC_size<3>
                                                       jpeg_encoder/jpegencoder/U_Huffman/VLC_size_2
    SLICE_X51Y43.B1      net (fanout=231)      1.710   jpeg_encoder/jpegencoder/U_Huffman/VLC_size<2>
    SLICE_X51Y43.B       Tilo                  0.259   jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT656
                                                       jpeg_encoder/jpegencoder/U_Huffman/Msub_GND_52_o_GND_52_o_sub_134_OUT<3:0>_xor<3>11
    SLICE_X48Y40.BX      net (fanout=1)        0.648   jpeg_encoder/jpegencoder/U_Huffman/GND_52_o_GND_52_o_sub_134_OUT<3>
    SLICE_X48Y40.BMUX    Tbxb                  0.157   jpeg_encoder/jpegencoder/U_Huffman/GND_52_o_VLC[15]_Mux_134_o
                                                       jpeg_encoder/jpegencoder/U_Huffman/Mmux_GND_52_o_VLC[15]_Mux_134_o_2_f8
    SLICE_X55Y20.B2      net (fanout=23)       3.504   jpeg_encoder/jpegencoder/U_Huffman/GND_52_o_VLC[15]_Mux_134_o
    SLICE_X55Y20.B       Tilo                  0.259   jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT269
                                                       jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT750
    SLICE_X58Y18.D4      net (fanout=3)        1.242   jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT749
    SLICE_X58Y18.CMUX    Topdc                 0.338   jpeg_encoder/jpegencoder/U_Huffman/N805
                                                       jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT772_SW1_F
                                                       jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT772_SW1
    SLICE_X54Y23.A1      net (fanout=1)        1.447   jpeg_encoder/jpegencoder/U_Huffman/N232
    SLICE_X54Y23.A       Tilo                  0.205   jpeg_encoder/jpegencoder/U_Huffman/N913
                                                       jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT774
    SLICE_X54Y23.D3      net (fanout=1)        0.277   jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT773
    SLICE_X54Y23.D       Tilo                  0.205   jpeg_encoder/jpegencoder/U_Huffman/N913
                                                       jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT777_SW1
    SLICE_X54Y23.C6      net (fanout=1)        0.118   jpeg_encoder/jpegencoder/U_Huffman/N913
    SLICE_X54Y23.C       Tilo                  0.205   jpeg_encoder/jpegencoder/U_Huffman/N913
                                                       jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT777
    SLICE_X46Y24.D5      net (fanout=1)        0.717   jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT776
    SLICE_X46Y24.D       Tilo                  0.205   jpeg_encoder/jpegencoder/U_Huffman/word_reg<15>
                                                       jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT779_SW0
    SLICE_X46Y24.C6      net (fanout=1)        0.118   jpeg_encoder/jpegencoder/U_Huffman/N851
    SLICE_X46Y24.CLK     Tas                   0.341   jpeg_encoder/jpegencoder/U_Huffman/word_reg<15>
                                                       jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT779
                                                       jpeg_encoder/jpegencoder/U_Huffman/word_reg_15
    -------------------------------------------------  ---------------------------
    Total                                     12.402ns (2.621ns logic, 9.781ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------

Paths for end point jpeg_encoder/jpegencoder/U_Huffman/word_reg_4 (SLICE_X48Y30.A4), 1679 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.332ns (requirement - (data path - clock path skew + uncertainty))
  Source:               jpeg_encoder/jpegencoder/U_Huffman/bit_ptr_2 (FF)
  Destination:          jpeg_encoder/jpegencoder/U_Huffman/word_reg_4 (FF)
  Requirement:          12.800ns
  Data Path Delay:      12.312ns (Levels of Logic = 9)
  Clock Path Skew:      -0.013ns (0.461 - 0.474)
  Source Clock:         img_clk rising at 0.000ns
  Destination Clock:    img_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: jpeg_encoder/jpegencoder/U_Huffman/bit_ptr_2 to jpeg_encoder/jpegencoder/U_Huffman/word_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y38.CQ      Tcko                  0.391   jpeg_encoder/jpegencoder/U_Huffman/bit_ptr<2>
                                                       jpeg_encoder/jpegencoder/U_Huffman/bit_ptr_2
    SLICE_X55Y43.A6      net (fanout=161)      1.876   jpeg_encoder/jpegencoder/U_Huffman/bit_ptr<2>
    SLICE_X55Y43.A       Tilo                  0.259   jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT457
                                                       jpeg_encoder/jpegencoder/U_Huffman/Msub_GND_52_o_GND_52_o_sub_285_OUT<4:0>_cy<2>1
    SLICE_X51Y26.C2      net (fanout=106)      3.109   jpeg_encoder/jpegencoder/U_Huffman/Msub_GND_52_o_GND_52_o_sub_285_OUT<4:0>_cy<2>
    SLICE_X51Y26.C       Tilo                  0.259   jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT1946
                                                       jpeg_encoder/jpegencoder/U_Huffman/GND_52_o_Decoder_349_OUT<4><4>1
    SLICE_X51Y26.A2      net (fanout=3)        0.445   jpeg_encoder/jpegencoder/U_Huffman/GND_52_o_Decoder_349_OUT<4>
    SLICE_X51Y26.A       Tilo                  0.259   jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT1946
                                                       jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT1846
    SLICE_X50Y26.D2      net (fanout=3)        0.618   jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT1845
    SLICE_X50Y26.CMUX    Topdc                 0.338   jpeg_encoder/jpegencoder/U_Huffman/N789
                                                       jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT1871_SW1_F
                                                       jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT1871_SW1
    SLICE_X49Y31.C3      net (fanout=1)        0.749   jpeg_encoder/jpegencoder/U_Huffman/N208
    SLICE_X49Y31.C       Tilo                  0.259   jpeg_encoder/jpegencoder/U_Huffman/N575
                                                       jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT1873
    SLICE_X49Y31.D5      net (fanout=1)        0.209   jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT1872
    SLICE_X49Y31.D       Tilo                  0.259   jpeg_encoder/jpegencoder/U_Huffman/N575
                                                       jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT1876_SW0
    SLICE_X47Y26.D2      net (fanout=1)        1.507   jpeg_encoder/jpegencoder/U_Huffman/N575
    SLICE_X47Y26.D       Tilo                  0.259   jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT1875
                                                       jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT1876
    SLICE_X47Y26.C6      net (fanout=1)        0.118   jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT1875
    SLICE_X47Y26.C       Tilo                  0.259   jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT1875
                                                       jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT1878_SW0
    SLICE_X48Y30.A4      net (fanout=1)        0.850   jpeg_encoder/jpegencoder/U_Huffman/N835
    SLICE_X48Y30.CLK     Tas                   0.289   jpeg_encoder/jpegencoder/U_Huffman/word_reg<5>
                                                       jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT1878
                                                       jpeg_encoder/jpegencoder/U_Huffman/word_reg_4
    -------------------------------------------------  ---------------------------
    Total                                     12.312ns (2.831ns logic, 9.481ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.354ns (requirement - (data path - clock path skew + uncertainty))
  Source:               jpeg_encoder/jpegencoder/U_Huffman/bit_ptr_0 (FF)
  Destination:          jpeg_encoder/jpegencoder/U_Huffman/word_reg_4 (FF)
  Requirement:          12.800ns
  Data Path Delay:      12.290ns (Levels of Logic = 9)
  Clock Path Skew:      -0.013ns (0.461 - 0.474)
  Source Clock:         img_clk rising at 0.000ns
  Destination Clock:    img_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: jpeg_encoder/jpegencoder/U_Huffman/bit_ptr_0 to jpeg_encoder/jpegencoder/U_Huffman/word_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y38.AQ      Tcko                  0.447   jpeg_encoder/jpegencoder/U_Huffman/bit_ptr<0>
                                                       jpeg_encoder/jpegencoder/U_Huffman/bit_ptr_0
    SLICE_X55Y43.A4      net (fanout=158)      1.798   jpeg_encoder/jpegencoder/U_Huffman/bit_ptr<0>
    SLICE_X55Y43.A       Tilo                  0.259   jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT457
                                                       jpeg_encoder/jpegencoder/U_Huffman/Msub_GND_52_o_GND_52_o_sub_285_OUT<4:0>_cy<2>1
    SLICE_X51Y26.C2      net (fanout=106)      3.109   jpeg_encoder/jpegencoder/U_Huffman/Msub_GND_52_o_GND_52_o_sub_285_OUT<4:0>_cy<2>
    SLICE_X51Y26.C       Tilo                  0.259   jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT1946
                                                       jpeg_encoder/jpegencoder/U_Huffman/GND_52_o_Decoder_349_OUT<4><4>1
    SLICE_X51Y26.A2      net (fanout=3)        0.445   jpeg_encoder/jpegencoder/U_Huffman/GND_52_o_Decoder_349_OUT<4>
    SLICE_X51Y26.A       Tilo                  0.259   jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT1946
                                                       jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT1846
    SLICE_X50Y26.D2      net (fanout=3)        0.618   jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT1845
    SLICE_X50Y26.CMUX    Topdc                 0.338   jpeg_encoder/jpegencoder/U_Huffman/N789
                                                       jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT1871_SW1_F
                                                       jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT1871_SW1
    SLICE_X49Y31.C3      net (fanout=1)        0.749   jpeg_encoder/jpegencoder/U_Huffman/N208
    SLICE_X49Y31.C       Tilo                  0.259   jpeg_encoder/jpegencoder/U_Huffman/N575
                                                       jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT1873
    SLICE_X49Y31.D5      net (fanout=1)        0.209   jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT1872
    SLICE_X49Y31.D       Tilo                  0.259   jpeg_encoder/jpegencoder/U_Huffman/N575
                                                       jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT1876_SW0
    SLICE_X47Y26.D2      net (fanout=1)        1.507   jpeg_encoder/jpegencoder/U_Huffman/N575
    SLICE_X47Y26.D       Tilo                  0.259   jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT1875
                                                       jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT1876
    SLICE_X47Y26.C6      net (fanout=1)        0.118   jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT1875
    SLICE_X47Y26.C       Tilo                  0.259   jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT1875
                                                       jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT1878_SW0
    SLICE_X48Y30.A4      net (fanout=1)        0.850   jpeg_encoder/jpegencoder/U_Huffman/N835
    SLICE_X48Y30.CLK     Tas                   0.289   jpeg_encoder/jpegencoder/U_Huffman/word_reg<5>
                                                       jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT1878
                                                       jpeg_encoder/jpegencoder/U_Huffman/word_reg_4
    -------------------------------------------------  ---------------------------
    Total                                     12.290ns (2.887ns logic, 9.403ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.580ns (requirement - (data path - clock path skew + uncertainty))
  Source:               jpeg_encoder/jpegencoder/U_Huffman/VLC_size_1 (FF)
  Destination:          jpeg_encoder/jpegencoder/U_Huffman/word_reg_4 (FF)
  Requirement:          12.800ns
  Data Path Delay:      12.061ns (Levels of Logic = 9)
  Clock Path Skew:      -0.016ns (0.461 - 0.477)
  Source Clock:         img_clk rising at 0.000ns
  Destination Clock:    img_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: jpeg_encoder/jpegencoder/U_Huffman/VLC_size_1 to jpeg_encoder/jpegencoder/U_Huffman/word_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y37.BQ      Tcko                  0.447   jpeg_encoder/jpegencoder/U_Huffman/Msub_GND_52_o_GND_52_o_sub_45_OUT_Madd_xor<2>11_FRB
                                                       jpeg_encoder/jpegencoder/U_Huffman/VLC_size_1
    SLICE_X57Y39.C4      net (fanout=227)      1.458   jpeg_encoder/jpegencoder/U_Huffman/VLC_size<1>
    SLICE_X57Y39.C       Tilo                  0.259   jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT2362
                                                       jpeg_encoder/jpegencoder/U_Huffman/GND_52_o_GND_52_o_sub_126_OUT<2>1
    SLICE_X58Y36.CX      net (fanout=4)        1.485   jpeg_encoder/jpegencoder/U_Huffman/GND_52_o_GND_52_o_sub_126_OUT<2>
    SLICE_X58Y36.BMUX    Tcxb                  0.191   jpeg_encoder/jpegencoder/U_Huffman/GND_52_o_VLC[15]_Mux_126_o
                                                       jpeg_encoder/jpegencoder/U_Huffman/Mmux_GND_52_o_VLC[15]_Mux_126_o_4_f7
                                                       jpeg_encoder/jpegencoder/U_Huffman/Mmux_GND_52_o_VLC[15]_Mux_126_o_2_f8
    SLICE_X50Y26.A1      net (fanout=23)       2.565   jpeg_encoder/jpegencoder/U_Huffman/GND_52_o_VLC[15]_Mux_126_o
    SLICE_X50Y26.A       Tilo                  0.205   jpeg_encoder/jpegencoder/U_Huffman/N789
                                                       jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT1850
    SLICE_X50Y26.CX      net (fanout=2)        0.530   jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT1849
    SLICE_X50Y26.CMUX    Tcxc                  0.163   jpeg_encoder/jpegencoder/U_Huffman/N789
                                                       jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT1871_SW1
    SLICE_X49Y31.C3      net (fanout=1)        0.749   jpeg_encoder/jpegencoder/U_Huffman/N208
    SLICE_X49Y31.C       Tilo                  0.259   jpeg_encoder/jpegencoder/U_Huffman/N575
                                                       jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT1873
    SLICE_X49Y31.D5      net (fanout=1)        0.209   jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT1872
    SLICE_X49Y31.D       Tilo                  0.259   jpeg_encoder/jpegencoder/U_Huffman/N575
                                                       jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT1876_SW0
    SLICE_X47Y26.D2      net (fanout=1)        1.507   jpeg_encoder/jpegencoder/U_Huffman/N575
    SLICE_X47Y26.D       Tilo                  0.259   jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT1875
                                                       jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT1876
    SLICE_X47Y26.C6      net (fanout=1)        0.118   jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT1875
    SLICE_X47Y26.C       Tilo                  0.259   jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT1875
                                                       jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT1878_SW0
    SLICE_X48Y30.A4      net (fanout=1)        0.850   jpeg_encoder/jpegencoder/U_Huffman/N835
    SLICE_X48Y30.CLK     Tas                   0.289   jpeg_encoder/jpegencoder/U_Huffman/word_reg<5>
                                                       jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT1878
                                                       jpeg_encoder/jpegencoder/U_Huffman/word_reg_4
    -------------------------------------------------  ---------------------------
    Total                                     12.061ns (2.590ns logic, 9.471ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------

Paths for end point jpeg_encoder/jpegencoder/U_Huffman/word_reg_14 (SLICE_X46Y24.A5), 1977 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.438ns (requirement - (data path - clock path skew + uncertainty))
  Source:               jpeg_encoder/jpegencoder/U_Huffman/VLC_15 (FF)
  Destination:          jpeg_encoder/jpegencoder/U_Huffman/word_reg_14 (FF)
  Requirement:          12.800ns
  Data Path Delay:      12.191ns (Levels of Logic = 8)
  Clock Path Skew:      -0.028ns (0.449 - 0.477)
  Source Clock:         img_clk rising at 0.000ns
  Destination Clock:    img_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: jpeg_encoder/jpegencoder/U_Huffman/VLC_15 to jpeg_encoder/jpegencoder/U_Huffman/word_reg_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y37.BQ      Tcko                  0.391   jpeg_encoder/jpegencoder/U_Huffman/VLC<15>
                                                       jpeg_encoder/jpegencoder/U_Huffman/VLC_15
    SLICE_X57Y40.C3      net (fanout=16)       0.734   jpeg_encoder/jpegencoder/U_Huffman/VLC<15>
    SLICE_X57Y40.C       Tilo                  0.259   jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT276
                                                       jpeg_encoder/jpegencoder/U_Huffman/Mmux_GND_52_o_VLC[15]_Mux_46_o_3_f74
    SLICE_X57Y36.A2      net (fanout=2)        1.097   jpeg_encoder/jpegencoder/U_Huffman/Mmux_GND_52_o_VLC[15]_Mux_46_o_3_f74
    SLICE_X57Y36.A       Tilo                  0.259   jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT440
                                                       jpeg_encoder/jpegencoder/U_Huffman/Mmux_GND_52_o_VLC[15]_Mux_46_o_2_f8
    SLICE_X56Y16.A1      net (fanout=15)       4.708   jpeg_encoder/jpegencoder/U_Huffman/GND_52_o_VLC[15]_Mux_46_o
    SLICE_X56Y16.A       Tilo                  0.203   jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT640
                                                       jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT641
    SLICE_X56Y15.C2      net (fanout=3)        0.641   jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT640
    SLICE_X56Y15.CMUX    Tilo                  0.361   jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT641
                                                       jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT675_SW0_G
                                                       jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT675_SW0
    SLICE_X52Y28.D6      net (fanout=1)        1.453   jpeg_encoder/jpegencoder/U_Huffman/N174
    SLICE_X52Y28.D       Tilo                  0.203   jpeg_encoder/jpegencoder/U_Huffman/N917
                                                       jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT677_SW1
    SLICE_X52Y28.C6      net (fanout=1)        0.118   jpeg_encoder/jpegencoder/U_Huffman/N917
    SLICE_X52Y28.C       Tilo                  0.204   jpeg_encoder/jpegencoder/U_Huffman/N917
                                                       jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT677
    SLICE_X46Y24.B6      net (fanout=1)        0.845   jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT676
    SLICE_X46Y24.B       Tilo                  0.205   jpeg_encoder/jpegencoder/U_Huffman/word_reg<15>
                                                       jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT679_SW0
    SLICE_X46Y24.A5      net (fanout=1)        0.169   jpeg_encoder/jpegencoder/U_Huffman/N859
    SLICE_X46Y24.CLK     Tas                   0.341   jpeg_encoder/jpegencoder/U_Huffman/word_reg<15>
                                                       jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT679
                                                       jpeg_encoder/jpegencoder/U_Huffman/word_reg_14
    -------------------------------------------------  ---------------------------
    Total                                     12.191ns (2.426ns logic, 9.765ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.456ns (requirement - (data path - clock path skew + uncertainty))
  Source:               jpeg_encoder/jpegencoder/U_Huffman/VLC_14 (FF)
  Destination:          jpeg_encoder/jpegencoder/U_Huffman/word_reg_14 (FF)
  Requirement:          12.800ns
  Data Path Delay:      12.173ns (Levels of Logic = 8)
  Clock Path Skew:      -0.028ns (0.449 - 0.477)
  Source Clock:         img_clk rising at 0.000ns
  Destination Clock:    img_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: jpeg_encoder/jpegencoder/U_Huffman/VLC_14 to jpeg_encoder/jpegencoder/U_Huffman/word_reg_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y37.AQ      Tcko                  0.391   jpeg_encoder/jpegencoder/U_Huffman/VLC<15>
                                                       jpeg_encoder/jpegencoder/U_Huffman/VLC_14
    SLICE_X57Y40.C5      net (fanout=16)       0.716   jpeg_encoder/jpegencoder/U_Huffman/VLC<14>
    SLICE_X57Y40.C       Tilo                  0.259   jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT276
                                                       jpeg_encoder/jpegencoder/U_Huffman/Mmux_GND_52_o_VLC[15]_Mux_46_o_3_f74
    SLICE_X57Y36.A2      net (fanout=2)        1.097   jpeg_encoder/jpegencoder/U_Huffman/Mmux_GND_52_o_VLC[15]_Mux_46_o_3_f74
    SLICE_X57Y36.A       Tilo                  0.259   jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT440
                                                       jpeg_encoder/jpegencoder/U_Huffman/Mmux_GND_52_o_VLC[15]_Mux_46_o_2_f8
    SLICE_X56Y16.A1      net (fanout=15)       4.708   jpeg_encoder/jpegencoder/U_Huffman/GND_52_o_VLC[15]_Mux_46_o
    SLICE_X56Y16.A       Tilo                  0.203   jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT640
                                                       jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT641
    SLICE_X56Y15.C2      net (fanout=3)        0.641   jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT640
    SLICE_X56Y15.CMUX    Tilo                  0.361   jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT641
                                                       jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT675_SW0_G
                                                       jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT675_SW0
    SLICE_X52Y28.D6      net (fanout=1)        1.453   jpeg_encoder/jpegencoder/U_Huffman/N174
    SLICE_X52Y28.D       Tilo                  0.203   jpeg_encoder/jpegencoder/U_Huffman/N917
                                                       jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT677_SW1
    SLICE_X52Y28.C6      net (fanout=1)        0.118   jpeg_encoder/jpegencoder/U_Huffman/N917
    SLICE_X52Y28.C       Tilo                  0.204   jpeg_encoder/jpegencoder/U_Huffman/N917
                                                       jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT677
    SLICE_X46Y24.B6      net (fanout=1)        0.845   jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT676
    SLICE_X46Y24.B       Tilo                  0.205   jpeg_encoder/jpegencoder/U_Huffman/word_reg<15>
                                                       jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT679_SW0
    SLICE_X46Y24.A5      net (fanout=1)        0.169   jpeg_encoder/jpegencoder/U_Huffman/N859
    SLICE_X46Y24.CLK     Tas                   0.341   jpeg_encoder/jpegencoder/U_Huffman/word_reg<15>
                                                       jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT679
                                                       jpeg_encoder/jpegencoder/U_Huffman/word_reg_14
    -------------------------------------------------  ---------------------------
    Total                                     12.173ns (2.426ns logic, 9.747ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.470ns (requirement - (data path - clock path skew + uncertainty))
  Source:               jpeg_encoder/jpegencoder/U_Huffman/VLC_15 (FF)
  Destination:          jpeg_encoder/jpegencoder/U_Huffman/word_reg_14 (FF)
  Requirement:          12.800ns
  Data Path Delay:      12.159ns (Levels of Logic = 8)
  Clock Path Skew:      -0.028ns (0.449 - 0.477)
  Source Clock:         img_clk rising at 0.000ns
  Destination Clock:    img_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: jpeg_encoder/jpegencoder/U_Huffman/VLC_15 to jpeg_encoder/jpegencoder/U_Huffman/word_reg_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y37.BQ      Tcko                  0.391   jpeg_encoder/jpegencoder/U_Huffman/VLC<15>
                                                       jpeg_encoder/jpegencoder/U_Huffman/VLC_15
    SLICE_X57Y40.C3      net (fanout=16)       0.734   jpeg_encoder/jpegencoder/U_Huffman/VLC<15>
    SLICE_X57Y40.C       Tilo                  0.259   jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT276
                                                       jpeg_encoder/jpegencoder/U_Huffman/Mmux_GND_52_o_VLC[15]_Mux_46_o_3_f74
    SLICE_X57Y36.A2      net (fanout=2)        1.097   jpeg_encoder/jpegencoder/U_Huffman/Mmux_GND_52_o_VLC[15]_Mux_46_o_3_f74
    SLICE_X57Y36.A       Tilo                  0.259   jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT440
                                                       jpeg_encoder/jpegencoder/U_Huffman/Mmux_GND_52_o_VLC[15]_Mux_46_o_2_f8
    SLICE_X56Y16.A1      net (fanout=15)       4.708   jpeg_encoder/jpegencoder/U_Huffman/GND_52_o_VLC[15]_Mux_46_o
    SLICE_X56Y16.A       Tilo                  0.203   jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT640
                                                       jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT641
    SLICE_X56Y14.D2      net (fanout=3)        0.765   jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT640
    SLICE_X56Y14.D       Tilo                  0.203   jpeg_encoder/jpegencoder/U_Huffman/N175
                                                       jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT675_SW1
    SLICE_X52Y28.D3      net (fanout=1)        1.455   jpeg_encoder/jpegencoder/U_Huffman/N175
    SLICE_X52Y28.D       Tilo                  0.203   jpeg_encoder/jpegencoder/U_Huffman/N917
                                                       jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT677_SW1
    SLICE_X52Y28.C6      net (fanout=1)        0.118   jpeg_encoder/jpegencoder/U_Huffman/N917
    SLICE_X52Y28.C       Tilo                  0.204   jpeg_encoder/jpegencoder/U_Huffman/N917
                                                       jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT677
    SLICE_X46Y24.B6      net (fanout=1)        0.845   jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT676
    SLICE_X46Y24.B       Tilo                  0.205   jpeg_encoder/jpegencoder/U_Huffman/word_reg<15>
                                                       jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT679_SW0
    SLICE_X46Y24.A5      net (fanout=1)        0.169   jpeg_encoder/jpegencoder/U_Huffman/N859
    SLICE_X46Y24.CLK     Tas                   0.341   jpeg_encoder/jpegencoder/U_Huffman/word_reg<15>
                                                       jpeg_encoder/jpegencoder/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT679
                                                       jpeg_encoder/jpegencoder/U_Huffman/word_reg_14
    -------------------------------------------------  ---------------------------
    Total                                     12.159ns (2.268ns logic, 9.891ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ddr2_comp_ramComp_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP
        "ddr2_comp_ramComp_memc3_infrastructure_inst_clk0_bufg_in" TS_clk /
        0.78125 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point jpeg_encoder/jpegencoder/U_FDCT/U_MDCT/U_DCT2D/Mshreg_romedatao_d4_9_9 (SLICE_X6Y41.DI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.246ns (requirement - (clock path skew + uncertainty - data path))
  Source:               jpeg_encoder/jpegencoder/U_FDCT/U_MDCT/G_ROM_ST2[9].U2_ROME/datao_9 (FF)
  Destination:          jpeg_encoder/jpegencoder/U_FDCT/U_MDCT/U_DCT2D/Mshreg_romedatao_d4_9_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.248ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.033 - 0.031)
  Source Clock:         img_clk rising at 12.800ns
  Destination Clock:    img_clk rising at 12.800ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: jpeg_encoder/jpegencoder/U_FDCT/U_MDCT/G_ROM_ST2[9].U2_ROME/datao_9 to jpeg_encoder/jpegencoder/U_FDCT/U_MDCT/U_DCT2D/Mshreg_romedatao_d4_9_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y41.DQ       Tcko                  0.198   jpeg_encoder/jpegencoder/U_FDCT/U_MDCT/rome2datao_s<9><9>
                                                       jpeg_encoder/jpegencoder/U_FDCT/U_MDCT/G_ROM_ST2[9].U2_ROME/datao_9
    SLICE_X6Y41.DI       net (fanout=1)        0.017   jpeg_encoder/jpegencoder/U_FDCT/U_MDCT/rome2datao_s<9><9>
    SLICE_X6Y41.CLK      Tdh         (-Th)    -0.033   jpeg_encoder/jpegencoder/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_91
                                                       jpeg_encoder/jpegencoder/U_FDCT/U_MDCT/U_DCT2D/Mshreg_romedatao_d4_9_9
    -------------------------------------------------  ---------------------------
    Total                                      0.248ns (0.231ns logic, 0.017ns route)
                                                       (93.1% logic, 6.9% route)

--------------------------------------------------------------------------------

Paths for end point jpeg_encoder/jpegencoder/U_FDCT/U_MDCT/U_DCT2D/Mshreg_romedatao_d4_10_5 (SLICE_X10Y41.DI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.246ns (requirement - (clock path skew + uncertainty - data path))
  Source:               jpeg_encoder/jpegencoder/U_FDCT/U_MDCT/G_ROM_ST2[10].U2_ROME/datao_5 (FF)
  Destination:          jpeg_encoder/jpegencoder/U_FDCT/U_MDCT/U_DCT2D/Mshreg_romedatao_d4_10_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.248ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.033 - 0.031)
  Source Clock:         img_clk rising at 12.800ns
  Destination Clock:    img_clk rising at 12.800ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: jpeg_encoder/jpegencoder/U_FDCT/U_MDCT/G_ROM_ST2[10].U2_ROME/datao_5 to jpeg_encoder/jpegencoder/U_FDCT/U_MDCT/U_DCT2D/Mshreg_romedatao_d4_10_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y41.DQ      Tcko                  0.198   jpeg_encoder/jpegencoder/U_FDCT/U_MDCT/rome2datao_s<10><5>
                                                       jpeg_encoder/jpegencoder/U_FDCT/U_MDCT/G_ROM_ST2[10].U2_ROME/datao_5
    SLICE_X10Y41.DI      net (fanout=1)        0.017   jpeg_encoder/jpegencoder/U_FDCT/U_MDCT/rome2datao_s<10><5>
    SLICE_X10Y41.CLK     Tdh         (-Th)    -0.033   jpeg_encoder/jpegencoder/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_51
                                                       jpeg_encoder/jpegencoder/U_FDCT/U_MDCT/U_DCT2D/Mshreg_romedatao_d4_10_5
    -------------------------------------------------  ---------------------------
    Total                                      0.248ns (0.231ns logic, 0.017ns route)
                                                       (93.1% logic, 6.9% route)

--------------------------------------------------------------------------------

Paths for end point usb_comp/cdc_in_comp/edidram_comp/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X2Y34.ADDRBRDADDR6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.249ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usb_comp/cdc_in_comp/edid_read_add_1 (FF)
  Destination:          usb_comp/cdc_in_comp/edidram_comp/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.255ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.071 - 0.065)
  Source Clock:         img_clk rising at 12.800ns
  Destination Clock:    img_clk rising at 12.800ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usb_comp/cdc_in_comp/edid_read_add_1 to usb_comp/cdc_in_comp/edidram_comp/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X41Y70.BQ          Tcko                  0.198   usb_comp/cdc_in_comp/edid_read_add<3>
                                                           usb_comp/cdc_in_comp/edid_read_add_1
    RAMB8_X2Y34.ADDRBRDADDR6 net (fanout=1)        0.123   usb_comp/cdc_in_comp/edid_read_add<1>
    RAMB8_X2Y34.CLKBRDCLK    Trckc_ADDRB (-Th)     0.066   usb_comp/cdc_in_comp/edidram_comp/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                           usb_comp/cdc_in_comp/edidram_comp/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -----------------------------------------------------  ---------------------------
    Total                                          0.255ns (0.132ns logic, 0.123ns route)
                                                           (51.8% logic, 48.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ddr2_comp_ramComp_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP
        "ddr2_comp_ramComp_memc3_infrastructure_inst_clk0_bufg_in" TS_clk /
        0.78125 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.676ns (period - min period limit)
  Period: 12.800ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: edid_hack1/edid_slave/edid_rom/Mram_mem/CLKAWRCLK
  Logical resource: edid_hack1/edid_slave/edid_rom/Mram_mem/CLKAWRCLK
  Location pin: RAMB8_X1Y44.CLKAWRCLK
  Clock network: img_clk
--------------------------------------------------------------------------------
Slack: 9.676ns (period - min period limit)
  Period: 12.800ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: edid_hack1/edid_slave/hdmi_rom/Mram_mem/CLKAWRCLK
  Logical resource: edid_hack1/edid_slave/hdmi_rom/Mram_mem/CLKAWRCLK
  Location pin: RAMB8_X1Y45.CLKAWRCLK
  Clock network: img_clk
--------------------------------------------------------------------------------
Slack: 9.676ns (period - min period limit)
  Period: 12.800ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: edid_hack0/edid_slave/edid_rom/Mram_mem/CLKAWRCLK
  Logical resource: edid_hack0/edid_slave/edid_rom/Mram_mem/CLKAWRCLK
  Location pin: RAMB8_X1Y34.CLKAWRCLK
  Clock network: img_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hdmiMatri_Comp_dvi_rx0_pllclk1 = PERIOD TIMEGRP         
"hdmiMatri_Comp_dvi_rx0_pllclk1" TS_DVI_CLOCK0 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3760 paths analyzed, 1661 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.438ns.
--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/rcvd_ctkn (SLICE_X57Y46.A3), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.281ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmiMatri_Comp/dvi_rx0/dec_g/rawword_3 (FF)
  Destination:          hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/rcvd_ctkn (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.365ns (Levels of Logic = 2)
  Clock Path Skew:      -0.139ns (1.958 - 2.097)
  Source Clock:         hdmiMatri_Comp/dvi_rx0/pclkx2 rising at 5.000ns
  Destination Clock:    pclk_H0 rising at 10.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: hdmiMatri_Comp/dvi_rx0/dec_g/rawword_3 to hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/rcvd_ctkn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y47.DQ      Tcko                  0.408   hdmiMatri_Comp/dvi_rx0/dec_g/rawword<3>
                                                       hdmiMatri_Comp/dvi_rx0/dec_g/rawword_3
    SLICE_X57Y46.B1      net (fanout=3)        1.030   hdmiMatri_Comp/dvi_rx0/dec_g/rawword<3>
    SLICE_X57Y46.BMUX    Tilo                  0.313   hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/rcvd_ctkn
                                                       hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/sdata[9]_sdata[9]_OR_360_o2
    SLICE_X57Y46.A3      net (fanout=1)        0.292   hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/sdata[9]_sdata[9]_OR_360_o2
    SLICE_X57Y46.CLK     Tas                   0.322   hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/rcvd_ctkn
                                                       hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/sdata[9]_sdata[9]_OR_360_o3
                                                       hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/rcvd_ctkn
    -------------------------------------------------  ---------------------------
    Total                                      2.365ns (1.043ns logic, 1.322ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.391ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmiMatri_Comp/dvi_rx0/dec_g/rawword_4 (FF)
  Destination:          hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/rcvd_ctkn (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.255ns (Levels of Logic = 2)
  Clock Path Skew:      -0.139ns (1.958 - 2.097)
  Source Clock:         hdmiMatri_Comp/dvi_rx0/pclkx2 rising at 5.000ns
  Destination Clock:    pclk_H0 rising at 10.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: hdmiMatri_Comp/dvi_rx0/dec_g/rawword_4 to hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/rcvd_ctkn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y47.AMUX    Tshcko                0.455   hdmiMatri_Comp/dvi_rx0/dec_g/rawword<3>
                                                       hdmiMatri_Comp/dvi_rx0/dec_g/rawword_4
    SLICE_X57Y46.B4      net (fanout=3)        0.873   hdmiMatri_Comp/dvi_rx0/dec_g/rawword<4>
    SLICE_X57Y46.BMUX    Tilo                  0.313   hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/rcvd_ctkn
                                                       hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/sdata[9]_sdata[9]_OR_360_o2
    SLICE_X57Y46.A3      net (fanout=1)        0.292   hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/sdata[9]_sdata[9]_OR_360_o2
    SLICE_X57Y46.CLK     Tas                   0.322   hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/rcvd_ctkn
                                                       hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/sdata[9]_sdata[9]_OR_360_o3
                                                       hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/rcvd_ctkn
    -------------------------------------------------  ---------------------------
    Total                                      2.255ns (1.090ns logic, 1.165ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.643ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmiMatri_Comp/dvi_rx0/dec_g/rawword_2 (FF)
  Destination:          hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/rcvd_ctkn (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.003ns (Levels of Logic = 2)
  Clock Path Skew:      -0.139ns (1.958 - 2.097)
  Source Clock:         hdmiMatri_Comp/dvi_rx0/pclkx2 rising at 5.000ns
  Destination Clock:    pclk_H0 rising at 10.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: hdmiMatri_Comp/dvi_rx0/dec_g/rawword_2 to hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/rcvd_ctkn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y47.CQ      Tcko                  0.408   hdmiMatri_Comp/dvi_rx0/dec_g/rawword<3>
                                                       hdmiMatri_Comp/dvi_rx0/dec_g/rawword_2
    SLICE_X57Y46.B2      net (fanout=3)        0.668   hdmiMatri_Comp/dvi_rx0/dec_g/rawword<2>
    SLICE_X57Y46.BMUX    Tilo                  0.313   hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/rcvd_ctkn
                                                       hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/sdata[9]_sdata[9]_OR_360_o2
    SLICE_X57Y46.A3      net (fanout=1)        0.292   hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/sdata[9]_sdata[9]_OR_360_o2
    SLICE_X57Y46.CLK     Tas                   0.322   hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/rcvd_ctkn
                                                       hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/sdata[9]_sdata[9]_OR_360_o3
                                                       hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/rcvd_ctkn
    -------------------------------------------------  ---------------------------
    Total                                      2.003ns (1.043ns logic, 0.960ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/rcvd_ctkn (SLICE_X57Y46.A1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.340ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmiMatri_Comp/dvi_rx0/dec_g/rawword_6 (FF)
  Destination:          hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/rcvd_ctkn (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.306ns (Levels of Logic = 1)
  Clock Path Skew:      -0.139ns (1.958 - 2.097)
  Source Clock:         hdmiMatri_Comp/dvi_rx0/pclkx2 rising at 5.000ns
  Destination Clock:    pclk_H0 rising at 10.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: hdmiMatri_Comp/dvi_rx0/dec_g/rawword_6 to hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/rcvd_ctkn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y47.CMUX    Tshcko                0.455   hdmiMatri_Comp/dvi_rx0/dec_g/rawword<3>
                                                       hdmiMatri_Comp/dvi_rx0/dec_g/rawword_6
    SLICE_X57Y46.A1      net (fanout=3)        1.529   hdmiMatri_Comp/dvi_rx0/dec_g/rawword<6>
    SLICE_X57Y46.CLK     Tas                   0.322   hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/rcvd_ctkn
                                                       hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/sdata[9]_sdata[9]_OR_360_o3
                                                       hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/rcvd_ctkn
    -------------------------------------------------  ---------------------------
    Total                                      2.306ns (0.777ns logic, 1.529ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_rx0/dec_b/phsalgn_0/rcvd_ctkn (SLICE_X55Y50.A3), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.350ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmiMatri_Comp/dvi_rx0/dec_b/rawword_2 (FF)
  Destination:          hdmiMatri_Comp/dvi_rx0/dec_b/phsalgn_0/rcvd_ctkn (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.298ns (Levels of Logic = 2)
  Clock Path Skew:      -0.137ns (1.981 - 2.118)
  Source Clock:         hdmiMatri_Comp/dvi_rx0/pclkx2 rising at 5.000ns
  Destination Clock:    pclk_H0 rising at 10.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: hdmiMatri_Comp/dvi_rx0/dec_b/rawword_2 to hdmiMatri_Comp/dvi_rx0/dec_b/phsalgn_0/rcvd_ctkn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y51.CQ      Tcko                  0.391   hdmiMatri_Comp/dvi_rx0/dec_b/rawword<3>
                                                       hdmiMatri_Comp/dvi_rx0/dec_b/rawword_2
    SLICE_X55Y50.B2      net (fanout=3)        0.980   hdmiMatri_Comp/dvi_rx0/dec_b/rawword<2>
    SLICE_X55Y50.BMUX    Tilo                  0.313   hdmiMatri_Comp/dvi_rx0/dec_b/phsalgn_0/rcvd_ctkn
                                                       hdmiMatri_Comp/dvi_rx0/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_360_o2
    SLICE_X55Y50.A3      net (fanout=1)        0.292   hdmiMatri_Comp/dvi_rx0/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_360_o2
    SLICE_X55Y50.CLK     Tas                   0.322   hdmiMatri_Comp/dvi_rx0/dec_b/phsalgn_0/rcvd_ctkn
                                                       hdmiMatri_Comp/dvi_rx0/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_360_o3
                                                       hdmiMatri_Comp/dvi_rx0/dec_b/phsalgn_0/rcvd_ctkn
    -------------------------------------------------  ---------------------------
    Total                                      2.298ns (1.026ns logic, 1.272ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.476ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmiMatri_Comp/dvi_rx0/dec_b/rawword_4 (FF)
  Destination:          hdmiMatri_Comp/dvi_rx0/dec_b/phsalgn_0/rcvd_ctkn (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.170ns (Levels of Logic = 2)
  Clock Path Skew:      -0.139ns (1.981 - 2.120)
  Source Clock:         hdmiMatri_Comp/dvi_rx0/pclkx2 rising at 5.000ns
  Destination Clock:    pclk_H0 rising at 10.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: hdmiMatri_Comp/dvi_rx0/dec_b/rawword_4 to hdmiMatri_Comp/dvi_rx0/dec_b/phsalgn_0/rcvd_ctkn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y50.AQ      Tcko                  0.408   hdmiMatri_Comp/dvi_rx0/dec_b/rawword<7>
                                                       hdmiMatri_Comp/dvi_rx0/dec_b/rawword_4
    SLICE_X55Y50.B3      net (fanout=3)        0.835   hdmiMatri_Comp/dvi_rx0/dec_b/rawword<4>
    SLICE_X55Y50.BMUX    Tilo                  0.313   hdmiMatri_Comp/dvi_rx0/dec_b/phsalgn_0/rcvd_ctkn
                                                       hdmiMatri_Comp/dvi_rx0/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_360_o2
    SLICE_X55Y50.A3      net (fanout=1)        0.292   hdmiMatri_Comp/dvi_rx0/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_360_o2
    SLICE_X55Y50.CLK     Tas                   0.322   hdmiMatri_Comp/dvi_rx0/dec_b/phsalgn_0/rcvd_ctkn
                                                       hdmiMatri_Comp/dvi_rx0/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_360_o3
                                                       hdmiMatri_Comp/dvi_rx0/dec_b/phsalgn_0/rcvd_ctkn
    -------------------------------------------------  ---------------------------
    Total                                      2.170ns (1.043ns logic, 1.127ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.714ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmiMatri_Comp/dvi_rx0/dec_b/rawword_3 (FF)
  Destination:          hdmiMatri_Comp/dvi_rx0/dec_b/phsalgn_0/rcvd_ctkn (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.934ns (Levels of Logic = 2)
  Clock Path Skew:      -0.137ns (1.981 - 2.118)
  Source Clock:         hdmiMatri_Comp/dvi_rx0/pclkx2 rising at 5.000ns
  Destination Clock:    pclk_H0 rising at 10.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: hdmiMatri_Comp/dvi_rx0/dec_b/rawword_3 to hdmiMatri_Comp/dvi_rx0/dec_b/phsalgn_0/rcvd_ctkn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y51.DQ      Tcko                  0.391   hdmiMatri_Comp/dvi_rx0/dec_b/rawword<3>
                                                       hdmiMatri_Comp/dvi_rx0/dec_b/rawword_3
    SLICE_X55Y50.B1      net (fanout=3)        0.616   hdmiMatri_Comp/dvi_rx0/dec_b/rawword<3>
    SLICE_X55Y50.BMUX    Tilo                  0.313   hdmiMatri_Comp/dvi_rx0/dec_b/phsalgn_0/rcvd_ctkn
                                                       hdmiMatri_Comp/dvi_rx0/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_360_o2
    SLICE_X55Y50.A3      net (fanout=1)        0.292   hdmiMatri_Comp/dvi_rx0/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_360_o2
    SLICE_X55Y50.CLK     Tas                   0.322   hdmiMatri_Comp/dvi_rx0/dec_b/phsalgn_0/rcvd_ctkn
                                                       hdmiMatri_Comp/dvi_rx0/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_360_o3
                                                       hdmiMatri_Comp/dvi_rx0/dec_b/phsalgn_0/rcvd_ctkn
    -------------------------------------------------  ---------------------------
    Total                                      1.934ns (1.026ns logic, 0.908ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_hdmiMatri_Comp_dvi_rx0_pllclk1 = PERIOD TIMEGRP
        "hdmiMatri_Comp_dvi_rx0_pllclk1" TS_DVI_CLOCK0 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_rx0/dec_g/cbnd/cbfifo_i/dram16s[5].i_RAM16X1D_U/SP (SLICE_X56Y46.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.151ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmiMatri_Comp/dvi_rx0/dec_g/rawword_5 (FF)
  Destination:          hdmiMatri_Comp/dvi_rx0/dec_g/cbnd/cbfifo_i/dram16s[5].i_RAM16X1D_U/SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.416ns (Levels of Logic = 0)
  Clock Path Skew:      0.050ns (1.046 - 0.996)
  Source Clock:         hdmiMatri_Comp/dvi_rx0/pclkx2 rising at 10.000ns
  Destination Clock:    pclk_H0 rising at 10.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: hdmiMatri_Comp/dvi_rx0/dec_g/rawword_5 to hdmiMatri_Comp/dvi_rx0/dec_g/cbnd/cbfifo_i/dram16s[5].i_RAM16X1D_U/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y47.BMUX    Tshcko                0.238   hdmiMatri_Comp/dvi_rx0/dec_g/rawword<3>
                                                       hdmiMatri_Comp/dvi_rx0/dec_g/rawword_5
    SLICE_X56Y46.DX      net (fanout=2)        0.259   hdmiMatri_Comp/dvi_rx0/dec_g/rawword<5>
    SLICE_X56Y46.CLK     Tdh         (-Th)     0.081   hdmiMatri_Comp/dvi_rx0/dec_g/cbnd/dpfo_dout<4>
                                                       hdmiMatri_Comp/dvi_rx0/dec_g/cbnd/cbfifo_i/dram16s[5].i_RAM16X1D_U/SP
    -------------------------------------------------  ---------------------------
    Total                                      0.416ns (0.157ns logic, 0.259ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_rx0/dec_g/cbnd/cbfifo_i/dram16s[5].i_RAM16X1D_U/DP (SLICE_X56Y46.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.160ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmiMatri_Comp/dvi_rx0/dec_g/rawword_5 (FF)
  Destination:          hdmiMatri_Comp/dvi_rx0/dec_g/cbnd/cbfifo_i/dram16s[5].i_RAM16X1D_U/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.425ns (Levels of Logic = 0)
  Clock Path Skew:      0.050ns (1.046 - 0.996)
  Source Clock:         hdmiMatri_Comp/dvi_rx0/pclkx2 rising at 10.000ns
  Destination Clock:    pclk_H0 rising at 10.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: hdmiMatri_Comp/dvi_rx0/dec_g/rawword_5 to hdmiMatri_Comp/dvi_rx0/dec_g/cbnd/cbfifo_i/dram16s[5].i_RAM16X1D_U/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y47.BMUX    Tshcko                0.238   hdmiMatri_Comp/dvi_rx0/dec_g/rawword<3>
                                                       hdmiMatri_Comp/dvi_rx0/dec_g/rawword_5
    SLICE_X56Y46.DX      net (fanout=2)        0.259   hdmiMatri_Comp/dvi_rx0/dec_g/rawword<5>
    SLICE_X56Y46.CLK     Tdh         (-Th)     0.072   hdmiMatri_Comp/dvi_rx0/dec_g/cbnd/dpfo_dout<4>
                                                       hdmiMatri_Comp/dvi_rx0/dec_g/cbnd/cbfifo_i/dram16s[5].i_RAM16X1D_U/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.425ns (0.166ns logic, 0.259ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_rx0/dec_g/cbnd/cbfifo_i/dram16s[9].i_RAM16X1D_U/SP (SLICE_X56Y45.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.177ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmiMatri_Comp/dvi_rx0/dec_g/rawword_9 (FF)
  Destination:          hdmiMatri_Comp/dvi_rx0/dec_g/cbnd/cbfifo_i/dram16s[9].i_RAM16X1D_U/SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.443ns (Levels of Logic = 0)
  Clock Path Skew:      0.051ns (1.045 - 0.994)
  Source Clock:         hdmiMatri_Comp/dvi_rx0/pclkx2 rising at 10.000ns
  Destination Clock:    pclk_H0 rising at 10.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: hdmiMatri_Comp/dvi_rx0/dec_g/rawword_9 to hdmiMatri_Comp/dvi_rx0/dec_g/cbnd/cbfifo_i/dram16s[9].i_RAM16X1D_U/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y45.BQ      Tcko                  0.198   hdmiMatri_Comp/dvi_rx0/dec_g/rawword<9>
                                                       hdmiMatri_Comp/dvi_rx0/dec_g/rawword_9
    SLICE_X56Y45.CX      net (fanout=2)        0.343   hdmiMatri_Comp/dvi_rx0/dec_g/rawword<9>
    SLICE_X56Y45.CLK     Tdh         (-Th)     0.098   hdmiMatri_Comp/dvi_rx0/dec_g/cbnd/dpfo_dout<8>
                                                       hdmiMatri_Comp/dvi_rx0/dec_g/cbnd/cbfifo_i/dram16s[9].i_RAM16X1D_U/SP
    -------------------------------------------------  ---------------------------
    Total                                      0.443ns (0.100ns logic, 0.343ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_hdmiMatri_Comp_dvi_rx0_pllclk1 = PERIOD TIMEGRP
        "hdmiMatri_Comp_dvi_rx0_pllclk1" TS_DVI_CLOCK0 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.075ns (period - min period limit)
  Period: 1.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: hdmiMatri_Comp/PLL_OSERDES_0/PLL_ADV/CLKOUT0
  Logical resource: hdmiMatri_Comp/PLL_OSERDES_0/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y3.CLKOUT0
  Clock network: hdmiMatri_Comp/tx_pllclk0
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: hdmiMatri_Comp/PLL_OSERDES_0/PLL_ADV/CLKIN1
  Logical resource: hdmiMatri_Comp/PLL_OSERDES_0/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y3.CLKIN2
  Clock network: pclk_H
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: hdmiMatri_Comp/PLL_OSERDES_0/PLL_ADV/CLKIN1
  Logical resource: hdmiMatri_Comp/PLL_OSERDES_0/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y3.CLKIN2
  Clock network: pclk_H
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hdmiMatri_Comp_dvi_rx0_pllclk0 = PERIOD TIMEGRP         
"hdmiMatri_Comp_dvi_rx0_pllclk0" TS_DVI_CLOCK0 / 10 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hdmiMatri_Comp_dvi_rx0_pllclk2 = PERIOD TIMEGRP         
"hdmiMatri_Comp_dvi_rx0_pllclk2" TS_DVI_CLOCK0 / 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1548 paths analyzed, 525 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.381ns.
--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_rx0/dec_b/des_0/pdcounter_3 (SLICE_X46Y60.C2), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.619ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmiMatri_Comp/dvi_rx0/dec_b/des_0/incdec_data_d (FF)
  Destination:          hdmiMatri_Comp/dvi_rx0/dec_b/des_0/pdcounter_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.282ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.239 - 0.253)
  Source Clock:         hdmiMatri_Comp/dvi_rx0/pclkx2 rising at 0.000ns
  Destination Clock:    hdmiMatri_Comp/dvi_rx0/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmiMatri_Comp/dvi_rx0/dec_b/des_0/incdec_data_d to hdmiMatri_Comp/dvi_rx0/dec_b/des_0/pdcounter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y60.AQ      Tcko                  0.447   hdmiMatri_Comp/dvi_rx0/dec_b/des_0/incdec_data_d
                                                       hdmiMatri_Comp/dvi_rx0/dec_b/des_0/incdec_data_d
    SLICE_X47Y60.A1      net (fanout=17)       1.257   hdmiMatri_Comp/dvi_rx0/dec_b/des_0/incdec_data_d
    SLICE_X47Y60.A       Tilo                  0.259   hdmiMatri_Comp/dvi_rx0/dec_b/des_0/pdcounter[4]_PWR_196_o_mux_63_OUT<3>2
                                                       hdmiMatri_Comp/dvi_rx0/dec_b/des_0/pdcounter[4]_PWR_196_o_mux_63_OUT<3>1
    SLICE_X47Y60.B2      net (fanout=1)        1.144   hdmiMatri_Comp/dvi_rx0/dec_b/des_0/pdcounter[4]_PWR_196_o_mux_63_OUT<3>1
    SLICE_X47Y60.B       Tilo                  0.259   hdmiMatri_Comp/dvi_rx0/dec_b/des_0/pdcounter[4]_PWR_196_o_mux_63_OUT<3>2
                                                       hdmiMatri_Comp/dvi_rx0/dec_b/des_0/pdcounter[4]_PWR_196_o_mux_63_OUT<3>3
    SLICE_X46Y60.C2      net (fanout=1)        0.575   hdmiMatri_Comp/dvi_rx0/dec_b/des_0/pdcounter[4]_PWR_196_o_mux_63_OUT<3>3
    SLICE_X46Y60.CLK     Tas                   0.341   hdmiMatri_Comp/dvi_rx0/dec_b/des_0/pdcounter<3>
                                                       hdmiMatri_Comp/dvi_rx0/dec_b/des_0/pdcounter[4]_PWR_196_o_mux_63_OUT<3>7
                                                       hdmiMatri_Comp/dvi_rx0/dec_b/des_0/pdcounter_3
    -------------------------------------------------  ---------------------------
    Total                                      4.282ns (1.306ns logic, 2.976ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.811ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmiMatri_Comp/dvi_rx0/dec_b/des_0/busy_data_d (FF)
  Destination:          hdmiMatri_Comp/dvi_rx0/dec_b/des_0/pdcounter_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.090ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.239 - 0.253)
  Source Clock:         hdmiMatri_Comp/dvi_rx0/pclkx2 rising at 0.000ns
  Destination Clock:    hdmiMatri_Comp/dvi_rx0/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmiMatri_Comp/dvi_rx0/dec_b/des_0/busy_data_d to hdmiMatri_Comp/dvi_rx0/dec_b/des_0/pdcounter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y60.AQ      Tcko                  0.391   hdmiMatri_Comp/dvi_rx0/dec_b/des_0/busy_data_d
                                                       hdmiMatri_Comp/dvi_rx0/dec_b/des_0/busy_data_d
    SLICE_X47Y60.A5      net (fanout=25)       1.121   hdmiMatri_Comp/dvi_rx0/dec_b/des_0/busy_data_d
    SLICE_X47Y60.A       Tilo                  0.259   hdmiMatri_Comp/dvi_rx0/dec_b/des_0/pdcounter[4]_PWR_196_o_mux_63_OUT<3>2
                                                       hdmiMatri_Comp/dvi_rx0/dec_b/des_0/pdcounter[4]_PWR_196_o_mux_63_OUT<3>1
    SLICE_X47Y60.B2      net (fanout=1)        1.144   hdmiMatri_Comp/dvi_rx0/dec_b/des_0/pdcounter[4]_PWR_196_o_mux_63_OUT<3>1
    SLICE_X47Y60.B       Tilo                  0.259   hdmiMatri_Comp/dvi_rx0/dec_b/des_0/pdcounter[4]_PWR_196_o_mux_63_OUT<3>2
                                                       hdmiMatri_Comp/dvi_rx0/dec_b/des_0/pdcounter[4]_PWR_196_o_mux_63_OUT<3>3
    SLICE_X46Y60.C2      net (fanout=1)        0.575   hdmiMatri_Comp/dvi_rx0/dec_b/des_0/pdcounter[4]_PWR_196_o_mux_63_OUT<3>3
    SLICE_X46Y60.CLK     Tas                   0.341   hdmiMatri_Comp/dvi_rx0/dec_b/des_0/pdcounter<3>
                                                       hdmiMatri_Comp/dvi_rx0/dec_b/des_0/pdcounter[4]_PWR_196_o_mux_63_OUT<3>7
                                                       hdmiMatri_Comp/dvi_rx0/dec_b/des_0/pdcounter_3
    -------------------------------------------------  ---------------------------
    Total                                      4.090ns (1.250ns logic, 2.840ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.282ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmiMatri_Comp/dvi_rx0/dec_b/des_0/pdcounter_2 (FF)
  Destination:          hdmiMatri_Comp/dvi_rx0/dec_b/des_0/pdcounter_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.633ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         hdmiMatri_Comp/dvi_rx0/pclkx2 rising at 0.000ns
  Destination Clock:    hdmiMatri_Comp/dvi_rx0/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmiMatri_Comp/dvi_rx0/dec_b/des_0/pdcounter_2 to hdmiMatri_Comp/dvi_rx0/dec_b/des_0/pdcounter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y60.AQ      Tcko                  0.408   hdmiMatri_Comp/dvi_rx0/dec_b/des_0/pdcounter<3>
                                                       hdmiMatri_Comp/dvi_rx0/dec_b/des_0/pdcounter_2
    SLICE_X47Y60.A2      net (fanout=20)       0.647   hdmiMatri_Comp/dvi_rx0/dec_b/des_0/pdcounter<2>
    SLICE_X47Y60.A       Tilo                  0.259   hdmiMatri_Comp/dvi_rx0/dec_b/des_0/pdcounter[4]_PWR_196_o_mux_63_OUT<3>2
                                                       hdmiMatri_Comp/dvi_rx0/dec_b/des_0/pdcounter[4]_PWR_196_o_mux_63_OUT<3>1
    SLICE_X47Y60.B2      net (fanout=1)        1.144   hdmiMatri_Comp/dvi_rx0/dec_b/des_0/pdcounter[4]_PWR_196_o_mux_63_OUT<3>1
    SLICE_X47Y60.B       Tilo                  0.259   hdmiMatri_Comp/dvi_rx0/dec_b/des_0/pdcounter[4]_PWR_196_o_mux_63_OUT<3>2
                                                       hdmiMatri_Comp/dvi_rx0/dec_b/des_0/pdcounter[4]_PWR_196_o_mux_63_OUT<3>3
    SLICE_X46Y60.C2      net (fanout=1)        0.575   hdmiMatri_Comp/dvi_rx0/dec_b/des_0/pdcounter[4]_PWR_196_o_mux_63_OUT<3>3
    SLICE_X46Y60.CLK     Tas                   0.341   hdmiMatri_Comp/dvi_rx0/dec_b/des_0/pdcounter<3>
                                                       hdmiMatri_Comp/dvi_rx0/dec_b/des_0/pdcounter[4]_PWR_196_o_mux_63_OUT<3>7
                                                       hdmiMatri_Comp/dvi_rx0/dec_b/des_0/pdcounter_3
    -------------------------------------------------  ---------------------------
    Total                                      3.633ns (1.267ns logic, 2.366ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_rx0/dec_r/des_0/pdcounter_2 (SLICE_X50Y71.CE), 31 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.994ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmiMatri_Comp/dvi_rx0/dec_r/des_0/incdec_data_d (FF)
  Destination:          hdmiMatri_Comp/dvi_rx0/dec_r/des_0/pdcounter_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.900ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.230 - 0.251)
  Source Clock:         hdmiMatri_Comp/dvi_rx0/pclkx2 rising at 0.000ns
  Destination Clock:    hdmiMatri_Comp/dvi_rx0/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmiMatri_Comp/dvi_rx0/dec_r/des_0/incdec_data_d to hdmiMatri_Comp/dvi_rx0/dec_r/des_0/pdcounter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y68.DQ      Tcko                  0.408   hdmiMatri_Comp/dvi_rx0/dec_r/des_0/incdec_data_d
                                                       hdmiMatri_Comp/dvi_rx0/dec_r/des_0/incdec_data_d
    SLICE_X49Y70.A3      net (fanout=17)       1.195   hdmiMatri_Comp/dvi_rx0/dec_r/des_0/incdec_data_d
    SLICE_X49Y70.AMUX    Tilo                  0.313   hdmiMatri_Comp/dvi_rx0/dec_r/des_0/N8
                                                       hdmiMatri_Comp/dvi_rx0/dec_r/des_0/_n0276_inv18_SW0
    SLICE_X50Y70.A3      net (fanout=1)        0.484   hdmiMatri_Comp/dvi_rx0/dec_r/des_0/N14
    SLICE_X50Y70.A       Tilo                  0.205   hdmiMatri_Comp/dvi_rx0/dec_r/des_0/pdcounter[4]_PWR_196_o_mux_63_OUT<1>3
                                                       hdmiMatri_Comp/dvi_rx0/dec_r/des_0/_n0276_inv18
    SLICE_X50Y70.B5      net (fanout=1)        0.358   hdmiMatri_Comp/dvi_rx0/dec_r/des_0/_n0276_inv17
    SLICE_X50Y70.B       Tilo                  0.205   hdmiMatri_Comp/dvi_rx0/dec_r/des_0/pdcounter[4]_PWR_196_o_mux_63_OUT<1>3
                                                       hdmiMatri_Comp/dvi_rx0/dec_r/des_0/_n0276_inv19
    SLICE_X50Y71.CE      net (fanout=3)        0.397   hdmiMatri_Comp/dvi_rx0/dec_r/des_0/_n0276_inv
    SLICE_X50Y71.CLK     Tceck                 0.335   hdmiMatri_Comp/dvi_rx0/dec_r/des_0/pdcounter<3>
                                                       hdmiMatri_Comp/dvi_rx0/dec_r/des_0/pdcounter_2
    -------------------------------------------------  ---------------------------
    Total                                      3.900ns (1.466ns logic, 2.434ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.126ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmiMatri_Comp/dvi_rx0/dec_r/des_0/pdcounter_4 (FF)
  Destination:          hdmiMatri_Comp/dvi_rx0/dec_r/des_0/pdcounter_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.778ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.142 - 0.153)
  Source Clock:         hdmiMatri_Comp/dvi_rx0/pclkx2 rising at 0.000ns
  Destination Clock:    hdmiMatri_Comp/dvi_rx0/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmiMatri_Comp/dvi_rx0/dec_r/des_0/pdcounter_4 to hdmiMatri_Comp/dvi_rx0/dec_r/des_0/pdcounter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y70.BQ      Tcko                  0.391   hdmiMatri_Comp/dvi_rx0/dec_r/des_0/pdcounter<1>
                                                       hdmiMatri_Comp/dvi_rx0/dec_r/des_0/pdcounter_4
    SLICE_X49Y71.B1      net (fanout=18)       0.787   hdmiMatri_Comp/dvi_rx0/dec_r/des_0/pdcounter<4>
    SLICE_X49Y71.B       Tilo                  0.259   hdmiMatri_Comp/dvi_rx0/dec_r/des_0/N12
                                                       hdmiMatri_Comp/dvi_rx0/dec_r/des_0/_n0276_inv13_SW0
    SLICE_X49Y71.A1      net (fanout=1)        0.817   hdmiMatri_Comp/dvi_rx0/dec_r/des_0/N12
    SLICE_X49Y71.A       Tilo                  0.259   hdmiMatri_Comp/dvi_rx0/dec_r/des_0/N12
                                                       hdmiMatri_Comp/dvi_rx0/dec_r/des_0/_n0276_inv13
    SLICE_X50Y70.B6      net (fanout=1)        0.328   hdmiMatri_Comp/dvi_rx0/dec_r/des_0/_n0276_inv12
    SLICE_X50Y70.B       Tilo                  0.205   hdmiMatri_Comp/dvi_rx0/dec_r/des_0/pdcounter[4]_PWR_196_o_mux_63_OUT<1>3
                                                       hdmiMatri_Comp/dvi_rx0/dec_r/des_0/_n0276_inv19
    SLICE_X50Y71.CE      net (fanout=3)        0.397   hdmiMatri_Comp/dvi_rx0/dec_r/des_0/_n0276_inv
    SLICE_X50Y71.CLK     Tceck                 0.335   hdmiMatri_Comp/dvi_rx0/dec_r/des_0/pdcounter<3>
                                                       hdmiMatri_Comp/dvi_rx0/dec_r/des_0/pdcounter_2
    -------------------------------------------------  ---------------------------
    Total                                      3.778ns (1.449ns logic, 2.329ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.203ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmiMatri_Comp/dvi_rx0/dec_r/des_0/state_FSM_FFd2 (FF)
  Destination:          hdmiMatri_Comp/dvi_rx0/dec_r/des_0/pdcounter_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.696ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.142 - 0.158)
  Source Clock:         hdmiMatri_Comp/dvi_rx0/pclkx2 rising at 0.000ns
  Destination Clock:    hdmiMatri_Comp/dvi_rx0/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmiMatri_Comp/dvi_rx0/dec_r/des_0/state_FSM_FFd2 to hdmiMatri_Comp/dvi_rx0/dec_r/des_0/pdcounter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y68.BQ      Tcko                  0.391   hdmiMatri_Comp/dvi_rx0/dec_r/des_0/state_FSM_FFd4
                                                       hdmiMatri_Comp/dvi_rx0/dec_r/des_0/state_FSM_FFd2
    SLICE_X51Y71.B2      net (fanout=20)       1.208   hdmiMatri_Comp/dvi_rx0/dec_r/des_0/state_FSM_FFd2
    SLICE_X51Y71.BMUX    Tilo                  0.313   hdmiMatri_Comp/dvi_rx0/dec_r/des_0/pdcounter<0>
                                                       hdmiMatri_Comp/dvi_rx0/dec_r/des_0/pdcounter[4]_PWR_196_o_mux_63_OUT<4>2
    SLICE_X50Y70.A6      net (fanout=2)        0.284   hdmiMatri_Comp/dvi_rx0/dec_r/des_0/pdcounter[4]_PWR_196_o_mux_63_OUT<4>2
    SLICE_X50Y70.A       Tilo                  0.205   hdmiMatri_Comp/dvi_rx0/dec_r/des_0/pdcounter[4]_PWR_196_o_mux_63_OUT<1>3
                                                       hdmiMatri_Comp/dvi_rx0/dec_r/des_0/_n0276_inv18
    SLICE_X50Y70.B5      net (fanout=1)        0.358   hdmiMatri_Comp/dvi_rx0/dec_r/des_0/_n0276_inv17
    SLICE_X50Y70.B       Tilo                  0.205   hdmiMatri_Comp/dvi_rx0/dec_r/des_0/pdcounter[4]_PWR_196_o_mux_63_OUT<1>3
                                                       hdmiMatri_Comp/dvi_rx0/dec_r/des_0/_n0276_inv19
    SLICE_X50Y71.CE      net (fanout=3)        0.397   hdmiMatri_Comp/dvi_rx0/dec_r/des_0/_n0276_inv
    SLICE_X50Y71.CLK     Tceck                 0.335   hdmiMatri_Comp/dvi_rx0/dec_r/des_0/pdcounter<3>
                                                       hdmiMatri_Comp/dvi_rx0/dec_r/des_0/pdcounter_2
    -------------------------------------------------  ---------------------------
    Total                                      3.696ns (1.449ns logic, 2.247ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_rx0/dec_r/des_0/pdcounter_3 (SLICE_X50Y71.CE), 31 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmiMatri_Comp/dvi_rx0/dec_r/des_0/incdec_data_d (FF)
  Destination:          hdmiMatri_Comp/dvi_rx0/dec_r/des_0/pdcounter_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.879ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.230 - 0.251)
  Source Clock:         hdmiMatri_Comp/dvi_rx0/pclkx2 rising at 0.000ns
  Destination Clock:    hdmiMatri_Comp/dvi_rx0/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmiMatri_Comp/dvi_rx0/dec_r/des_0/incdec_data_d to hdmiMatri_Comp/dvi_rx0/dec_r/des_0/pdcounter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y68.DQ      Tcko                  0.408   hdmiMatri_Comp/dvi_rx0/dec_r/des_0/incdec_data_d
                                                       hdmiMatri_Comp/dvi_rx0/dec_r/des_0/incdec_data_d
    SLICE_X49Y70.A3      net (fanout=17)       1.195   hdmiMatri_Comp/dvi_rx0/dec_r/des_0/incdec_data_d
    SLICE_X49Y70.AMUX    Tilo                  0.313   hdmiMatri_Comp/dvi_rx0/dec_r/des_0/N8
                                                       hdmiMatri_Comp/dvi_rx0/dec_r/des_0/_n0276_inv18_SW0
    SLICE_X50Y70.A3      net (fanout=1)        0.484   hdmiMatri_Comp/dvi_rx0/dec_r/des_0/N14
    SLICE_X50Y70.A       Tilo                  0.205   hdmiMatri_Comp/dvi_rx0/dec_r/des_0/pdcounter[4]_PWR_196_o_mux_63_OUT<1>3
                                                       hdmiMatri_Comp/dvi_rx0/dec_r/des_0/_n0276_inv18
    SLICE_X50Y70.B5      net (fanout=1)        0.358   hdmiMatri_Comp/dvi_rx0/dec_r/des_0/_n0276_inv17
    SLICE_X50Y70.B       Tilo                  0.205   hdmiMatri_Comp/dvi_rx0/dec_r/des_0/pdcounter[4]_PWR_196_o_mux_63_OUT<1>3
                                                       hdmiMatri_Comp/dvi_rx0/dec_r/des_0/_n0276_inv19
    SLICE_X50Y71.CE      net (fanout=3)        0.397   hdmiMatri_Comp/dvi_rx0/dec_r/des_0/_n0276_inv
    SLICE_X50Y71.CLK     Tceck                 0.314   hdmiMatri_Comp/dvi_rx0/dec_r/des_0/pdcounter<3>
                                                       hdmiMatri_Comp/dvi_rx0/dec_r/des_0/pdcounter_3
    -------------------------------------------------  ---------------------------
    Total                                      3.879ns (1.445ns logic, 2.434ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.147ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmiMatri_Comp/dvi_rx0/dec_r/des_0/pdcounter_4 (FF)
  Destination:          hdmiMatri_Comp/dvi_rx0/dec_r/des_0/pdcounter_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.757ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.142 - 0.153)
  Source Clock:         hdmiMatri_Comp/dvi_rx0/pclkx2 rising at 0.000ns
  Destination Clock:    hdmiMatri_Comp/dvi_rx0/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmiMatri_Comp/dvi_rx0/dec_r/des_0/pdcounter_4 to hdmiMatri_Comp/dvi_rx0/dec_r/des_0/pdcounter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y70.BQ      Tcko                  0.391   hdmiMatri_Comp/dvi_rx0/dec_r/des_0/pdcounter<1>
                                                       hdmiMatri_Comp/dvi_rx0/dec_r/des_0/pdcounter_4
    SLICE_X49Y71.B1      net (fanout=18)       0.787   hdmiMatri_Comp/dvi_rx0/dec_r/des_0/pdcounter<4>
    SLICE_X49Y71.B       Tilo                  0.259   hdmiMatri_Comp/dvi_rx0/dec_r/des_0/N12
                                                       hdmiMatri_Comp/dvi_rx0/dec_r/des_0/_n0276_inv13_SW0
    SLICE_X49Y71.A1      net (fanout=1)        0.817   hdmiMatri_Comp/dvi_rx0/dec_r/des_0/N12
    SLICE_X49Y71.A       Tilo                  0.259   hdmiMatri_Comp/dvi_rx0/dec_r/des_0/N12
                                                       hdmiMatri_Comp/dvi_rx0/dec_r/des_0/_n0276_inv13
    SLICE_X50Y70.B6      net (fanout=1)        0.328   hdmiMatri_Comp/dvi_rx0/dec_r/des_0/_n0276_inv12
    SLICE_X50Y70.B       Tilo                  0.205   hdmiMatri_Comp/dvi_rx0/dec_r/des_0/pdcounter[4]_PWR_196_o_mux_63_OUT<1>3
                                                       hdmiMatri_Comp/dvi_rx0/dec_r/des_0/_n0276_inv19
    SLICE_X50Y71.CE      net (fanout=3)        0.397   hdmiMatri_Comp/dvi_rx0/dec_r/des_0/_n0276_inv
    SLICE_X50Y71.CLK     Tceck                 0.314   hdmiMatri_Comp/dvi_rx0/dec_r/des_0/pdcounter<3>
                                                       hdmiMatri_Comp/dvi_rx0/dec_r/des_0/pdcounter_3
    -------------------------------------------------  ---------------------------
    Total                                      3.757ns (1.428ns logic, 2.329ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.224ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmiMatri_Comp/dvi_rx0/dec_r/des_0/state_FSM_FFd2 (FF)
  Destination:          hdmiMatri_Comp/dvi_rx0/dec_r/des_0/pdcounter_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.675ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.142 - 0.158)
  Source Clock:         hdmiMatri_Comp/dvi_rx0/pclkx2 rising at 0.000ns
  Destination Clock:    hdmiMatri_Comp/dvi_rx0/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmiMatri_Comp/dvi_rx0/dec_r/des_0/state_FSM_FFd2 to hdmiMatri_Comp/dvi_rx0/dec_r/des_0/pdcounter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y68.BQ      Tcko                  0.391   hdmiMatri_Comp/dvi_rx0/dec_r/des_0/state_FSM_FFd4
                                                       hdmiMatri_Comp/dvi_rx0/dec_r/des_0/state_FSM_FFd2
    SLICE_X51Y71.B2      net (fanout=20)       1.208   hdmiMatri_Comp/dvi_rx0/dec_r/des_0/state_FSM_FFd2
    SLICE_X51Y71.BMUX    Tilo                  0.313   hdmiMatri_Comp/dvi_rx0/dec_r/des_0/pdcounter<0>
                                                       hdmiMatri_Comp/dvi_rx0/dec_r/des_0/pdcounter[4]_PWR_196_o_mux_63_OUT<4>2
    SLICE_X50Y70.A6      net (fanout=2)        0.284   hdmiMatri_Comp/dvi_rx0/dec_r/des_0/pdcounter[4]_PWR_196_o_mux_63_OUT<4>2
    SLICE_X50Y70.A       Tilo                  0.205   hdmiMatri_Comp/dvi_rx0/dec_r/des_0/pdcounter[4]_PWR_196_o_mux_63_OUT<1>3
                                                       hdmiMatri_Comp/dvi_rx0/dec_r/des_0/_n0276_inv18
    SLICE_X50Y70.B5      net (fanout=1)        0.358   hdmiMatri_Comp/dvi_rx0/dec_r/des_0/_n0276_inv17
    SLICE_X50Y70.B       Tilo                  0.205   hdmiMatri_Comp/dvi_rx0/dec_r/des_0/pdcounter[4]_PWR_196_o_mux_63_OUT<1>3
                                                       hdmiMatri_Comp/dvi_rx0/dec_r/des_0/_n0276_inv19
    SLICE_X50Y71.CE      net (fanout=3)        0.397   hdmiMatri_Comp/dvi_rx0/dec_r/des_0/_n0276_inv
    SLICE_X50Y71.CLK     Tceck                 0.314   hdmiMatri_Comp/dvi_rx0/dec_r/des_0/pdcounter<3>
                                                       hdmiMatri_Comp/dvi_rx0/dec_r/des_0/pdcounter_3
    -------------------------------------------------  ---------------------------
    Total                                      3.675ns (1.428ns logic, 2.247ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_hdmiMatri_Comp_dvi_rx0_pllclk2 = PERIOD TIMEGRP
        "hdmiMatri_Comp_dvi_rx0_pllclk2" TS_DVI_CLOCK0 / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_rx0/dec_r/flipgearx2 (SLICE_X58Y67.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.181ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmiMatri_Comp/dvi_rx0/dec_r/phsalgn_0/flipgear (FF)
  Destination:          hdmiMatri_Comp/dvi_rx0/dec_r/flipgearx2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.448ns (Levels of Logic = 0)
  Clock Path Skew:      0.052ns (1.069 - 1.017)
  Source Clock:         pclk_H0 rising at 0.000ns
  Destination Clock:    hdmiMatri_Comp/dvi_rx0/pclkx2 rising at 0.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: hdmiMatri_Comp/dvi_rx0/dec_r/phsalgn_0/flipgear to hdmiMatri_Comp/dvi_rx0/dec_r/flipgearx2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y68.DQ      Tcko                  0.200   hdmiMatri_Comp/dvi_rx0/dec_r/flipgear
                                                       hdmiMatri_Comp/dvi_rx0/dec_r/phsalgn_0/flipgear
    SLICE_X58Y67.BX      net (fanout=2)        0.200   hdmiMatri_Comp/dvi_rx0/dec_r/flipgear
    SLICE_X58Y67.CLK     Tckdi       (-Th)    -0.048   hdmiMatri_Comp/dvi_rx0/dec_r/flipgearx2
                                                       hdmiMatri_Comp/dvi_rx0/dec_r/flipgearx2
    -------------------------------------------------  ---------------------------
    Total                                      0.448ns (0.248ns logic, 0.200ns route)
                                                       (55.4% logic, 44.6% route)

--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_rx0/dec_b/bitslip_q (SLICE_X59Y35.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.310ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmiMatri_Comp/dvi_rx0/dec_b/phsalgn_0/bitslip (FF)
  Destination:          hdmiMatri_Comp/dvi_rx0/dec_b/bitslip_q (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.575ns (Levels of Logic = 0)
  Clock Path Skew:      0.050ns (1.042 - 0.992)
  Source Clock:         pclk_H0 rising at 0.000ns
  Destination Clock:    hdmiMatri_Comp/dvi_rx0/pclkx2 rising at 0.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: hdmiMatri_Comp/dvi_rx0/dec_b/phsalgn_0/bitslip to hdmiMatri_Comp/dvi_rx0/dec_b/bitslip_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y35.AQ      Tcko                  0.234   hdmiMatri_Comp/dvi_rx0/dec_b/bitslip
                                                       hdmiMatri_Comp/dvi_rx0/dec_b/phsalgn_0/bitslip
    SLICE_X59Y35.AX      net (fanout=3)        0.282   hdmiMatri_Comp/dvi_rx0/dec_b/bitslip
    SLICE_X59Y35.CLK     Tckdi       (-Th)    -0.059   hdmiMatri_Comp/dvi_rx0/dec_b/bitslip_q
                                                       hdmiMatri_Comp/dvi_rx0/dec_b/bitslip_q
    -------------------------------------------------  ---------------------------
    Total                                      0.575ns (0.293ns logic, 0.282ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_rx0/dec_g/flipgearx2 (SLICE_X58Y22.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.347ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/flipgear (FF)
  Destination:          hdmiMatri_Comp/dvi_rx0/dec_g/flipgearx2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.612ns (Levels of Logic = 0)
  Clock Path Skew:      0.050ns (1.038 - 0.988)
  Source Clock:         pclk_H0 rising at 0.000ns
  Destination Clock:    hdmiMatri_Comp/dvi_rx0/pclkx2 rising at 0.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/flipgear to hdmiMatri_Comp/dvi_rx0/dec_g/flipgearx2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y22.DQ      Tcko                  0.198   hdmiMatri_Comp/dvi_rx0/dec_g/flipgear
                                                       hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/flipgear
    SLICE_X58Y22.AX      net (fanout=2)        0.366   hdmiMatri_Comp/dvi_rx0/dec_g/flipgear
    SLICE_X58Y22.CLK     Tckdi       (-Th)    -0.048   hdmiMatri_Comp/dvi_rx0/dec_g/flipgearx2
                                                       hdmiMatri_Comp/dvi_rx0/dec_g/flipgearx2
    -------------------------------------------------  ---------------------------
    Total                                      0.612ns (0.246ns logic, 0.366ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_hdmiMatri_Comp_dvi_rx0_pllclk2 = PERIOD TIMEGRP
        "hdmiMatri_Comp_dvi_rx0_pllclk2" TS_DVI_CLOCK0 / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.270ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: hdmiMatri_Comp/dvi_rx0/pclkx2bufg/I0
  Logical resource: hdmiMatri_Comp/dvi_rx0/pclkx2bufg/I0
  Location pin: BUFGMUX_X3Y8.I0
  Clock network: hdmiMatri_Comp/dvi_rx0/pllclk2
--------------------------------------------------------------------------------
Slack: 4.570ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: hdmiMatri_Comp/dvi_rx0/dec_r/des_0/counter<3>/CLK
  Logical resource: hdmiMatri_Comp/dvi_rx0/dec_r/des_0/counter_0/CK
  Location pin: SLICE_X58Y59.CLK
  Clock network: hdmiMatri_Comp/dvi_rx0/pclkx2
--------------------------------------------------------------------------------
Slack: 4.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: hdmiMatri_Comp/dvi_rx0/dec_r/des_0/counter<3>/SR
  Logical resource: hdmiMatri_Comp/dvi_rx0/dec_r/des_0/counter_0/SR
  Location pin: SLICE_X58Y59.SR
  Clock network: hdmiMatri_Comp/dvi_rx0/reset
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hdmiMatri_Comp_dvi_rx1_pllclk1 = PERIOD TIMEGRP         
"hdmiMatri_Comp_dvi_rx1_pllclk1" TS_DVI_CLOCK1 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 597121 paths analyzed, 4362 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.557ns.
--------------------------------------------------------------------------------

Paths for end point img_sel_comp/red_i_5_BRB1 (SLICE_X49Y74.A4), 834 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.443ns (requirement - (data path - clock path skew + uncertainty))
  Source:               img_sel_comp/Maddsub_PWR_184_o_blue_qqq[7]_MuLt_34_OUT (DSP)
  Destination:          img_sel_comp/red_i_5_BRB1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.377ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.235 - 0.249)
  Source Clock:         pclk_H rising at 0.000ns
  Destination Clock:    pclk_H rising at 10.000ns
  Clock Uncertainty:    0.166ns

  Clock Uncertainty:          0.166ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.262ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: img_sel_comp/Maddsub_PWR_184_o_blue_qqq[7]_MuLt_34_OUT to img_sel_comp/red_i_5_BRB1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y18.P8       Tdspcko_P_MREG        3.373   img_sel_comp/Maddsub_PWR_184_o_blue_qqq[7]_MuLt_34_OUT
                                                       img_sel_comp/Maddsub_PWR_184_o_blue_qqq[7]_MuLt_34_OUT
    DSP48_X1Y19.C8       net (fanout=1)        1.042   img_sel_comp/GND_1052_o_Y2[16]_add_31_OUT<8>
    DSP48_X1Y19.P15      Tdspdo_C_P            2.687   img_sel_comp/Maddsub_PWR_184_o_green_qqq[7]_MuLt_36_OUT
                                                       img_sel_comp/Maddsub_PWR_184_o_green_qqq[7]_MuLt_36_OUT
    SLICE_X49Y74.A4      net (fanout=1)        1.048   img_sel_comp/Y<15>
    SLICE_X49Y74.CLK     Tas                   0.227   img_sel_comp/red_i_6_BRB1
                                                       img_sel_comp/Y<15>_rt
                                                       img_sel_comp/red_i_5_BRB1
    -------------------------------------------------  ---------------------------
    Total                                      8.377ns (6.287ns logic, 2.090ns route)
                                                       (75.1% logic, 24.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.474ns (requirement - (data path - clock path skew + uncertainty))
  Source:               img_sel_comp/Maddsub_PWR_184_o_blue_qqq[7]_MuLt_34_OUT (DSP)
  Destination:          img_sel_comp/red_i_5_BRB1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.346ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.235 - 0.249)
  Source Clock:         pclk_H rising at 0.000ns
  Destination Clock:    pclk_H rising at 10.000ns
  Clock Uncertainty:    0.166ns

  Clock Uncertainty:          0.166ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.262ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: img_sel_comp/Maddsub_PWR_184_o_blue_qqq[7]_MuLt_34_OUT to img_sel_comp/red_i_5_BRB1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y18.P10      Tdspcko_P_MREG        3.373   img_sel_comp/Maddsub_PWR_184_o_blue_qqq[7]_MuLt_34_OUT
                                                       img_sel_comp/Maddsub_PWR_184_o_blue_qqq[7]_MuLt_34_OUT
    DSP48_X1Y19.C10      net (fanout=1)        1.011   img_sel_comp/GND_1052_o_Y2[16]_add_31_OUT<10>
    DSP48_X1Y19.P15      Tdspdo_C_P            2.687   img_sel_comp/Maddsub_PWR_184_o_green_qqq[7]_MuLt_36_OUT
                                                       img_sel_comp/Maddsub_PWR_184_o_green_qqq[7]_MuLt_36_OUT
    SLICE_X49Y74.A4      net (fanout=1)        1.048   img_sel_comp/Y<15>
    SLICE_X49Y74.CLK     Tas                   0.227   img_sel_comp/red_i_6_BRB1
                                                       img_sel_comp/Y<15>_rt
                                                       img_sel_comp/red_i_5_BRB1
    -------------------------------------------------  ---------------------------
    Total                                      8.346ns (6.287ns logic, 2.059ns route)
                                                       (75.3% logic, 24.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.507ns (requirement - (data path - clock path skew + uncertainty))
  Source:               img_sel_comp/Maddsub_PWR_184_o_blue_qqq[7]_MuLt_34_OUT (DSP)
  Destination:          img_sel_comp/red_i_5_BRB1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.313ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.235 - 0.249)
  Source Clock:         pclk_H rising at 0.000ns
  Destination Clock:    pclk_H rising at 10.000ns
  Clock Uncertainty:    0.166ns

  Clock Uncertainty:          0.166ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.262ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: img_sel_comp/Maddsub_PWR_184_o_blue_qqq[7]_MuLt_34_OUT to img_sel_comp/red_i_5_BRB1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y18.P9       Tdspcko_P_MREG        3.373   img_sel_comp/Maddsub_PWR_184_o_blue_qqq[7]_MuLt_34_OUT
                                                       img_sel_comp/Maddsub_PWR_184_o_blue_qqq[7]_MuLt_34_OUT
    DSP48_X1Y19.C9       net (fanout=1)        0.978   img_sel_comp/GND_1052_o_Y2[16]_add_31_OUT<9>
    DSP48_X1Y19.P15      Tdspdo_C_P            2.687   img_sel_comp/Maddsub_PWR_184_o_green_qqq[7]_MuLt_36_OUT
                                                       img_sel_comp/Maddsub_PWR_184_o_green_qqq[7]_MuLt_36_OUT
    SLICE_X49Y74.A4      net (fanout=1)        1.048   img_sel_comp/Y<15>
    SLICE_X49Y74.CLK     Tas                   0.227   img_sel_comp/red_i_6_BRB1
                                                       img_sel_comp/Y<15>_rt
                                                       img_sel_comp/red_i_5_BRB1
    -------------------------------------------------  ---------------------------
    Total                                      8.313ns (6.287ns logic, 2.026ns route)
                                                       (75.6% logic, 24.4% route)

--------------------------------------------------------------------------------

Paths for end point img_sel_comp/red_i_7_BRB1 (SLICE_X49Y74.B4), 834 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.564ns (requirement - (data path - clock path skew + uncertainty))
  Source:               img_sel_comp/Maddsub_PWR_184_o_blue_qqq[7]_MuLt_34_OUT (DSP)
  Destination:          img_sel_comp/red_i_7_BRB1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.256ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.235 - 0.249)
  Source Clock:         pclk_H rising at 0.000ns
  Destination Clock:    pclk_H rising at 10.000ns
  Clock Uncertainty:    0.166ns

  Clock Uncertainty:          0.166ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.262ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: img_sel_comp/Maddsub_PWR_184_o_blue_qqq[7]_MuLt_34_OUT to img_sel_comp/red_i_7_BRB1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y18.P8       Tdspcko_P_MREG        3.373   img_sel_comp/Maddsub_PWR_184_o_blue_qqq[7]_MuLt_34_OUT
                                                       img_sel_comp/Maddsub_PWR_184_o_blue_qqq[7]_MuLt_34_OUT
    DSP48_X1Y19.C8       net (fanout=1)        1.042   img_sel_comp/GND_1052_o_Y2[16]_add_31_OUT<8>
    DSP48_X1Y19.P17      Tdspdo_C_P            2.687   img_sel_comp/Maddsub_PWR_184_o_green_qqq[7]_MuLt_36_OUT
                                                       img_sel_comp/Maddsub_PWR_184_o_green_qqq[7]_MuLt_36_OUT
    SLICE_X49Y74.B4      net (fanout=1)        0.927   img_sel_comp/Y<17>
    SLICE_X49Y74.CLK     Tas                   0.227   img_sel_comp/red_i_6_BRB1
                                                       img_sel_comp/Y<17>_rt
                                                       img_sel_comp/red_i_7_BRB1
    -------------------------------------------------  ---------------------------
    Total                                      8.256ns (6.287ns logic, 1.969ns route)
                                                       (76.2% logic, 23.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.595ns (requirement - (data path - clock path skew + uncertainty))
  Source:               img_sel_comp/Maddsub_PWR_184_o_blue_qqq[7]_MuLt_34_OUT (DSP)
  Destination:          img_sel_comp/red_i_7_BRB1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.225ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.235 - 0.249)
  Source Clock:         pclk_H rising at 0.000ns
  Destination Clock:    pclk_H rising at 10.000ns
  Clock Uncertainty:    0.166ns

  Clock Uncertainty:          0.166ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.262ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: img_sel_comp/Maddsub_PWR_184_o_blue_qqq[7]_MuLt_34_OUT to img_sel_comp/red_i_7_BRB1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y18.P10      Tdspcko_P_MREG        3.373   img_sel_comp/Maddsub_PWR_184_o_blue_qqq[7]_MuLt_34_OUT
                                                       img_sel_comp/Maddsub_PWR_184_o_blue_qqq[7]_MuLt_34_OUT
    DSP48_X1Y19.C10      net (fanout=1)        1.011   img_sel_comp/GND_1052_o_Y2[16]_add_31_OUT<10>
    DSP48_X1Y19.P17      Tdspdo_C_P            2.687   img_sel_comp/Maddsub_PWR_184_o_green_qqq[7]_MuLt_36_OUT
                                                       img_sel_comp/Maddsub_PWR_184_o_green_qqq[7]_MuLt_36_OUT
    SLICE_X49Y74.B4      net (fanout=1)        0.927   img_sel_comp/Y<17>
    SLICE_X49Y74.CLK     Tas                   0.227   img_sel_comp/red_i_6_BRB1
                                                       img_sel_comp/Y<17>_rt
                                                       img_sel_comp/red_i_7_BRB1
    -------------------------------------------------  ---------------------------
    Total                                      8.225ns (6.287ns logic, 1.938ns route)
                                                       (76.4% logic, 23.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.628ns (requirement - (data path - clock path skew + uncertainty))
  Source:               img_sel_comp/Maddsub_PWR_184_o_blue_qqq[7]_MuLt_34_OUT (DSP)
  Destination:          img_sel_comp/red_i_7_BRB1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.192ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.235 - 0.249)
  Source Clock:         pclk_H rising at 0.000ns
  Destination Clock:    pclk_H rising at 10.000ns
  Clock Uncertainty:    0.166ns

  Clock Uncertainty:          0.166ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.262ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: img_sel_comp/Maddsub_PWR_184_o_blue_qqq[7]_MuLt_34_OUT to img_sel_comp/red_i_7_BRB1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y18.P9       Tdspcko_P_MREG        3.373   img_sel_comp/Maddsub_PWR_184_o_blue_qqq[7]_MuLt_34_OUT
                                                       img_sel_comp/Maddsub_PWR_184_o_blue_qqq[7]_MuLt_34_OUT
    DSP48_X1Y19.C9       net (fanout=1)        0.978   img_sel_comp/GND_1052_o_Y2[16]_add_31_OUT<9>
    DSP48_X1Y19.P17      Tdspdo_C_P            2.687   img_sel_comp/Maddsub_PWR_184_o_green_qqq[7]_MuLt_36_OUT
                                                       img_sel_comp/Maddsub_PWR_184_o_green_qqq[7]_MuLt_36_OUT
    SLICE_X49Y74.B4      net (fanout=1)        0.927   img_sel_comp/Y<17>
    SLICE_X49Y74.CLK     Tas                   0.227   img_sel_comp/red_i_6_BRB1
                                                       img_sel_comp/Y<17>_rt
                                                       img_sel_comp/red_i_7_BRB1
    -------------------------------------------------  ---------------------------
    Total                                      8.192ns (6.287ns logic, 1.905ns route)
                                                       (76.7% logic, 23.3% route)

--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_tx0/encg/n1d_3 (SLICE_X38Y78.A6), 8688 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.567ns (requirement - (data path - clock path skew + uncertainty))
  Source:               img_sel_comp/resX_signal_5 (FF)
  Destination:          hdmiMatri_Comp/dvi_tx0/encg/n1d_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.255ns (Levels of Logic = 9)
  Clock Path Skew:      -0.012ns (0.244 - 0.256)
  Source Clock:         pclk_H rising at 0.000ns
  Destination Clock:    pclk_H rising at 10.000ns
  Clock Uncertainty:    0.166ns

  Clock Uncertainty:          0.166ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.262ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: img_sel_comp/resX_signal_5 to hdmiMatri_Comp/dvi_tx0/encg/n1d_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y78.BQ      Tcko                  0.391   resx<7>
                                                       img_sel_comp/resX_signal_5
    SLICE_X38Y75.B2      net (fanout=7)        1.530   resx<5>
    SLICE_X38Y75.COUT    Topcyb                0.380   img_sel_comp/Inst_heart_beater/Msub_GND_1057_o_GND_1057_o_sub_19_OUT<15:0>_cy<7>
                                                       img_sel_comp/Inst_heart_beater/Msub_GND_1057_o_GND_1057_o_sub_19_OUT<15:0>_lut<5>_INV_0
                                                       img_sel_comp/Inst_heart_beater/Msub_GND_1057_o_GND_1057_o_sub_19_OUT<15:0>_cy<7>
    SLICE_X38Y76.CIN     net (fanout=1)        0.003   img_sel_comp/Inst_heart_beater/Msub_GND_1057_o_GND_1057_o_sub_19_OUT<15:0>_cy<7>
    SLICE_X38Y76.BMUX    Tcinb                 0.292   img_sel_comp/Inst_heart_beater/Msub_GND_1057_o_GND_1057_o_sub_19_OUT<15:0>_cy<11>
                                                       img_sel_comp/Inst_heart_beater/Msub_GND_1057_o_GND_1057_o_sub_19_OUT<15:0>_cy<11>
    SLICE_X36Y74.A4      net (fanout=1)        0.857   img_sel_comp/Inst_heart_beater/GND_1057_o_GND_1057_o_sub_19_OUT<9>
    SLICE_X36Y74.CMUX    Topac                 0.538   img_sel_comp/Inst_heart_beater/Mcompar_GND_1057_o_pixel_cnt[15]_LessThan_20_o_cy<6>
                                                       img_sel_comp/Inst_heart_beater/Mcompar_GND_1057_o_pixel_cnt[15]_LessThan_20_o_lutdi4
                                                       img_sel_comp/Inst_heart_beater/Mcompar_GND_1057_o_pixel_cnt[15]_LessThan_20_o_cy<6>
    SLICE_X37Y75.A6      net (fanout=1)        0.307   img_sel_comp/Inst_heart_beater/Mcompar_GND_1057_o_pixel_cnt[15]_LessThan_20_o_cy<6>
    SLICE_X37Y75.A       Tilo                  0.259   img_sel_comp/Inst_heart_beater/Mmux_dout110
                                                       img_sel_comp/Inst_heart_beater/Mcompar_GND_1057_o_pixel_cnt[15]_LessThan_20_o_cy<7>
    SLICE_X36Y75.A6      net (fanout=2)        0.124   img_sel_comp/Inst_heart_beater/Mcompar_GND_1057_o_pixel_cnt[15]_LessThan_20_o_cy<7>
    SLICE_X36Y75.A       Tilo                  0.205   rgb_H<12>
                                                       img_sel_comp/Inst_heart_beater/Mmux_dout1111
    SLICE_X36Y75.B4      net (fanout=12)       0.420   img_sel_comp/Inst_heart_beater/Mmux_dout111
    SLICE_X36Y75.B       Tilo                  0.205   rgb_H<12>
                                                       img_sel_comp/Inst_heart_beater/Mmux_dout41
    SLICE_X36Y78.C3      net (fanout=7)        1.064   rgb_H<12>
    SLICE_X36Y78.C       Tilo                  0.205   hdmiMatri_Comp/dvi_tx0/encg/n1d<2>
                                                       hdmiMatri_Comp/dvi_tx0/encg/ADDERTREE_INTERNAL_Madd3_lut<0>1
    SLICE_X36Y77.A4      net (fanout=2)        0.405   hdmiMatri_Comp/dvi_tx0/encg/ADDERTREE_INTERNAL_Madd3_lut<0>
    SLICE_X36Y77.A       Tilo                  0.205   hdmiMatri_Comp/dvi_tx0/encg/n1d<1>
                                                       hdmiMatri_Comp/dvi_tx0/encg/ADDERTREE_INTERNAL_Madd4_cy<0>11
    SLICE_X38Y78.A6      net (fanout=3)        0.576   hdmiMatri_Comp/dvi_tx0/encg/ADDERTREE_INTERNAL_Madd4_cy<0>
    SLICE_X38Y78.CLK     Tas                   0.289   hdmiMatri_Comp/dvi_tx0/encg/n1d<3>
                                                       hdmiMatri_Comp/dvi_tx0/encg/ADDERTREE_INTERNAL_Madd4_cy<0>31
                                                       hdmiMatri_Comp/dvi_tx0/encg/n1d_3
    -------------------------------------------------  ---------------------------
    Total                                      8.255ns (2.969ns logic, 5.286ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.575ns (requirement - (data path - clock path skew + uncertainty))
  Source:               img_sel_comp/resX_signal_5 (FF)
  Destination:          hdmiMatri_Comp/dvi_tx0/encg/n1d_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.247ns (Levels of Logic = 9)
  Clock Path Skew:      -0.012ns (0.244 - 0.256)
  Source Clock:         pclk_H rising at 0.000ns
  Destination Clock:    pclk_H rising at 10.000ns
  Clock Uncertainty:    0.166ns

  Clock Uncertainty:          0.166ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.262ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: img_sel_comp/resX_signal_5 to hdmiMatri_Comp/dvi_tx0/encg/n1d_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y78.BQ      Tcko                  0.391   resx<7>
                                                       img_sel_comp/resX_signal_5
    SLICE_X38Y75.B2      net (fanout=7)        1.530   resx<5>
    SLICE_X38Y75.COUT    Topcyb                0.380   img_sel_comp/Inst_heart_beater/Msub_GND_1057_o_GND_1057_o_sub_19_OUT<15:0>_cy<7>
                                                       img_sel_comp/Inst_heart_beater/Msub_GND_1057_o_GND_1057_o_sub_19_OUT<15:0>_lut<5>_INV_0
                                                       img_sel_comp/Inst_heart_beater/Msub_GND_1057_o_GND_1057_o_sub_19_OUT<15:0>_cy<7>
    SLICE_X38Y76.CIN     net (fanout=1)        0.003   img_sel_comp/Inst_heart_beater/Msub_GND_1057_o_GND_1057_o_sub_19_OUT<15:0>_cy<7>
    SLICE_X38Y76.BMUX    Tcinb                 0.292   img_sel_comp/Inst_heart_beater/Msub_GND_1057_o_GND_1057_o_sub_19_OUT<15:0>_cy<11>
                                                       img_sel_comp/Inst_heart_beater/Msub_GND_1057_o_GND_1057_o_sub_19_OUT<15:0>_cy<11>
    SLICE_X36Y74.A4      net (fanout=1)        0.857   img_sel_comp/Inst_heart_beater/GND_1057_o_GND_1057_o_sub_19_OUT<9>
    SLICE_X36Y74.CMUX    Topac                 0.530   img_sel_comp/Inst_heart_beater/Mcompar_GND_1057_o_pixel_cnt[15]_LessThan_20_o_cy<6>
                                                       img_sel_comp/Inst_heart_beater/Mcompar_GND_1057_o_pixel_cnt[15]_LessThan_20_o_lut<4>
                                                       img_sel_comp/Inst_heart_beater/Mcompar_GND_1057_o_pixel_cnt[15]_LessThan_20_o_cy<6>
    SLICE_X37Y75.A6      net (fanout=1)        0.307   img_sel_comp/Inst_heart_beater/Mcompar_GND_1057_o_pixel_cnt[15]_LessThan_20_o_cy<6>
    SLICE_X37Y75.A       Tilo                  0.259   img_sel_comp/Inst_heart_beater/Mmux_dout110
                                                       img_sel_comp/Inst_heart_beater/Mcompar_GND_1057_o_pixel_cnt[15]_LessThan_20_o_cy<7>
    SLICE_X36Y75.A6      net (fanout=2)        0.124   img_sel_comp/Inst_heart_beater/Mcompar_GND_1057_o_pixel_cnt[15]_LessThan_20_o_cy<7>
    SLICE_X36Y75.A       Tilo                  0.205   rgb_H<12>
                                                       img_sel_comp/Inst_heart_beater/Mmux_dout1111
    SLICE_X36Y75.B4      net (fanout=12)       0.420   img_sel_comp/Inst_heart_beater/Mmux_dout111
    SLICE_X36Y75.B       Tilo                  0.205   rgb_H<12>
                                                       img_sel_comp/Inst_heart_beater/Mmux_dout41
    SLICE_X36Y78.C3      net (fanout=7)        1.064   rgb_H<12>
    SLICE_X36Y78.C       Tilo                  0.205   hdmiMatri_Comp/dvi_tx0/encg/n1d<2>
                                                       hdmiMatri_Comp/dvi_tx0/encg/ADDERTREE_INTERNAL_Madd3_lut<0>1
    SLICE_X36Y77.A4      net (fanout=2)        0.405   hdmiMatri_Comp/dvi_tx0/encg/ADDERTREE_INTERNAL_Madd3_lut<0>
    SLICE_X36Y77.A       Tilo                  0.205   hdmiMatri_Comp/dvi_tx0/encg/n1d<1>
                                                       hdmiMatri_Comp/dvi_tx0/encg/ADDERTREE_INTERNAL_Madd4_cy<0>11
    SLICE_X38Y78.A6      net (fanout=3)        0.576   hdmiMatri_Comp/dvi_tx0/encg/ADDERTREE_INTERNAL_Madd4_cy<0>
    SLICE_X38Y78.CLK     Tas                   0.289   hdmiMatri_Comp/dvi_tx0/encg/n1d<3>
                                                       hdmiMatri_Comp/dvi_tx0/encg/ADDERTREE_INTERNAL_Madd4_cy<0>31
                                                       hdmiMatri_Comp/dvi_tx0/encg/n1d_3
    -------------------------------------------------  ---------------------------
    Total                                      8.247ns (2.961ns logic, 5.286ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.696ns (requirement - (data path - clock path skew + uncertainty))
  Source:               img_sel_comp/resX_signal_5 (FF)
  Destination:          hdmiMatri_Comp/dvi_tx0/encg/n1d_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.126ns (Levels of Logic = 9)
  Clock Path Skew:      -0.012ns (0.244 - 0.256)
  Source Clock:         pclk_H rising at 0.000ns
  Destination Clock:    pclk_H rising at 10.000ns
  Clock Uncertainty:    0.166ns

  Clock Uncertainty:          0.166ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.262ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: img_sel_comp/resX_signal_5 to hdmiMatri_Comp/dvi_tx0/encg/n1d_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y78.BQ      Tcko                  0.391   resx<7>
                                                       img_sel_comp/resX_signal_5
    SLICE_X38Y75.B2      net (fanout=7)        1.530   resx<5>
    SLICE_X38Y75.COUT    Topcyb                0.380   img_sel_comp/Inst_heart_beater/Msub_GND_1057_o_GND_1057_o_sub_19_OUT<15:0>_cy<7>
                                                       img_sel_comp/Inst_heart_beater/Msub_GND_1057_o_GND_1057_o_sub_19_OUT<15:0>_lut<5>_INV_0
                                                       img_sel_comp/Inst_heart_beater/Msub_GND_1057_o_GND_1057_o_sub_19_OUT<15:0>_cy<7>
    SLICE_X38Y76.CIN     net (fanout=1)        0.003   img_sel_comp/Inst_heart_beater/Msub_GND_1057_o_GND_1057_o_sub_19_OUT<15:0>_cy<7>
    SLICE_X38Y76.BMUX    Tcinb                 0.292   img_sel_comp/Inst_heart_beater/Msub_GND_1057_o_GND_1057_o_sub_19_OUT<15:0>_cy<11>
                                                       img_sel_comp/Inst_heart_beater/Msub_GND_1057_o_GND_1057_o_sub_19_OUT<15:0>_cy<11>
    SLICE_X36Y74.A4      net (fanout=1)        0.857   img_sel_comp/Inst_heart_beater/GND_1057_o_GND_1057_o_sub_19_OUT<9>
    SLICE_X36Y74.CMUX    Topac                 0.538   img_sel_comp/Inst_heart_beater/Mcompar_GND_1057_o_pixel_cnt[15]_LessThan_20_o_cy<6>
                                                       img_sel_comp/Inst_heart_beater/Mcompar_GND_1057_o_pixel_cnt[15]_LessThan_20_o_lutdi4
                                                       img_sel_comp/Inst_heart_beater/Mcompar_GND_1057_o_pixel_cnt[15]_LessThan_20_o_cy<6>
    SLICE_X37Y75.A6      net (fanout=1)        0.307   img_sel_comp/Inst_heart_beater/Mcompar_GND_1057_o_pixel_cnt[15]_LessThan_20_o_cy<6>
    SLICE_X37Y75.A       Tilo                  0.259   img_sel_comp/Inst_heart_beater/Mmux_dout110
                                                       img_sel_comp/Inst_heart_beater/Mcompar_GND_1057_o_pixel_cnt[15]_LessThan_20_o_cy<7>
    SLICE_X37Y75.B6      net (fanout=2)        0.124   img_sel_comp/Inst_heart_beater/Mcompar_GND_1057_o_pixel_cnt[15]_LessThan_20_o_cy<7>
    SLICE_X37Y75.B       Tilo                  0.259   img_sel_comp/Inst_heart_beater/Mmux_dout110
                                                       img_sel_comp/Inst_heart_beater/Mmux_dout1101
    SLICE_X36Y75.B5      net (fanout=12)       0.237   img_sel_comp/Inst_heart_beater/Mmux_dout110
    SLICE_X36Y75.B       Tilo                  0.205   rgb_H<12>
                                                       img_sel_comp/Inst_heart_beater/Mmux_dout41
    SLICE_X36Y78.C3      net (fanout=7)        1.064   rgb_H<12>
    SLICE_X36Y78.C       Tilo                  0.205   hdmiMatri_Comp/dvi_tx0/encg/n1d<2>
                                                       hdmiMatri_Comp/dvi_tx0/encg/ADDERTREE_INTERNAL_Madd3_lut<0>1
    SLICE_X36Y77.A4      net (fanout=2)        0.405   hdmiMatri_Comp/dvi_tx0/encg/ADDERTREE_INTERNAL_Madd3_lut<0>
    SLICE_X36Y77.A       Tilo                  0.205   hdmiMatri_Comp/dvi_tx0/encg/n1d<1>
                                                       hdmiMatri_Comp/dvi_tx0/encg/ADDERTREE_INTERNAL_Madd4_cy<0>11
    SLICE_X38Y78.A6      net (fanout=3)        0.576   hdmiMatri_Comp/dvi_tx0/encg/ADDERTREE_INTERNAL_Madd4_cy<0>
    SLICE_X38Y78.CLK     Tas                   0.289   hdmiMatri_Comp/dvi_tx0/encg/n1d<3>
                                                       hdmiMatri_Comp/dvi_tx0/encg/ADDERTREE_INTERNAL_Madd4_cy<0>31
                                                       hdmiMatri_Comp/dvi_tx0/encg/n1d_3
    -------------------------------------------------  ---------------------------
    Total                                      8.126ns (3.023ns logic, 5.103ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_hdmiMatri_Comp_dvi_rx1_pllclk1 = PERIOD TIMEGRP
        "hdmiMatri_Comp_dvi_rx1_pllclk1" TS_DVI_CLOCK1 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[4].i_RAM16X1D_U/DP (SLICE_X56Y105.BI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.083ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmiMatri_Comp/dvi_rx1/dec_g/rawword_4 (FF)
  Destination:          hdmiMatri_Comp/dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[4].i_RAM16X1D_U/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.337ns (Levels of Logic = 0)
  Clock Path Skew:      0.039ns (0.964 - 0.925)
  Source Clock:         hdmiMatri_Comp/dvi_rx1/pclkx2 rising at 10.000ns
  Destination Clock:    pclk_H1 rising at 10.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: hdmiMatri_Comp/dvi_rx1/dec_g/rawword_4 to hdmiMatri_Comp/dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[4].i_RAM16X1D_U/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y107.AQ     Tcko                  0.198   hdmiMatri_Comp/dvi_rx1/dec_g/rawword<7>
                                                       hdmiMatri_Comp/dvi_rx1/dec_g/rawword_4
    SLICE_X56Y105.BI     net (fanout=3)        0.139   hdmiMatri_Comp/dvi_rx1/dec_g/rawword<4>
    SLICE_X56Y105.CLK    Tdh         (-Th)     0.000   hdmiMatri_Comp/dvi_rx1/dec_g/cbnd/dpfo_dout<4>
                                                       hdmiMatri_Comp/dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[4].i_RAM16X1D_U/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.337ns (0.198ns logic, 0.139ns route)
                                                       (58.8% logic, 41.2% route)

--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[6].i_RAM16X1D_U/SP (SLICE_X56Y105.CI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.110ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmiMatri_Comp/dvi_rx1/dec_g/rawword_6 (FF)
  Destination:          hdmiMatri_Comp/dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[6].i_RAM16X1D_U/SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.364ns (Levels of Logic = 0)
  Clock Path Skew:      0.039ns (0.964 - 0.925)
  Source Clock:         hdmiMatri_Comp/dvi_rx1/pclkx2 rising at 10.000ns
  Destination Clock:    pclk_H1 rising at 10.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: hdmiMatri_Comp/dvi_rx1/dec_g/rawword_6 to hdmiMatri_Comp/dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[6].i_RAM16X1D_U/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y107.CQ     Tcko                  0.198   hdmiMatri_Comp/dvi_rx1/dec_g/rawword<7>
                                                       hdmiMatri_Comp/dvi_rx1/dec_g/rawword_6
    SLICE_X56Y105.CI     net (fanout=3)        0.142   hdmiMatri_Comp/dvi_rx1/dec_g/rawword<6>
    SLICE_X56Y105.CLK    Tdh         (-Th)    -0.024   hdmiMatri_Comp/dvi_rx1/dec_g/cbnd/dpfo_dout<4>
                                                       hdmiMatri_Comp/dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[6].i_RAM16X1D_U/SP
    -------------------------------------------------  ---------------------------
    Total                                      0.364ns (0.222ns logic, 0.142ns route)
                                                       (61.0% logic, 39.0% route)

--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[7].i_RAM16X1D_U/DP (SLICE_X56Y105.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.142ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmiMatri_Comp/dvi_rx1/dec_g/rawword_7 (FF)
  Destination:          hdmiMatri_Comp/dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[7].i_RAM16X1D_U/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Clock Path Skew:      0.039ns (0.964 - 0.925)
  Source Clock:         hdmiMatri_Comp/dvi_rx1/pclkx2 rising at 10.000ns
  Destination Clock:    pclk_H1 rising at 10.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: hdmiMatri_Comp/dvi_rx1/dec_g/rawword_7 to hdmiMatri_Comp/dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[7].i_RAM16X1D_U/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y107.DQ     Tcko                  0.198   hdmiMatri_Comp/dvi_rx1/dec_g/rawword<7>
                                                       hdmiMatri_Comp/dvi_rx1/dec_g/rawword_7
    SLICE_X56Y105.AX     net (fanout=3)        0.318   hdmiMatri_Comp/dvi_rx1/dec_g/rawword<7>
    SLICE_X56Y105.CLK    Tdh         (-Th)     0.120   hdmiMatri_Comp/dvi_rx1/dec_g/cbnd/dpfo_dout<4>
                                                       hdmiMatri_Comp/dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[7].i_RAM16X1D_U/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.078ns logic, 0.318ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_hdmiMatri_Comp_dvi_rx1_pllclk1 = PERIOD TIMEGRP
        "hdmiMatri_Comp_dvi_rx1_pllclk1" TS_DVI_CLOCK1 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.075ns (period - min period limit)
  Period: 1.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: hdmiMatri_Comp/PLL_OSERDES_0/PLL_ADV/CLKOUT0
  Logical resource: hdmiMatri_Comp/PLL_OSERDES_0/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y3.CLKOUT0
  Clock network: hdmiMatri_Comp/tx_pllclk0
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: hdmiMatri_Comp/PLL_OSERDES_0/PLL_ADV/CLKIN1
  Logical resource: hdmiMatri_Comp/PLL_OSERDES_0/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y3.CLKIN2
  Clock network: pclk_H
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: hdmiMatri_Comp/PLL_OSERDES_0/PLL_ADV/CLKIN1
  Logical resource: hdmiMatri_Comp/PLL_OSERDES_0/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y3.CLKIN2
  Clock network: pclk_H
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hdmiMatri_Comp_dvi_rx1_pllclk0 = PERIOD TIMEGRP         
"hdmiMatri_Comp_dvi_rx1_pllclk0" TS_DVI_CLOCK1 / 10 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hdmiMatri_Comp_dvi_rx1_pllclk2 = PERIOD TIMEGRP         
"hdmiMatri_Comp_dvi_rx1_pllclk2" TS_DVI_CLOCK1 / 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1548 paths analyzed, 542 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.001ns.
--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter_2 (SLICE_X59Y110.A1), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.999ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter_4 (FF)
  Destination:          hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.907ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.155 - 0.164)
  Source Clock:         hdmiMatri_Comp/dvi_rx1/pclkx2 rising at 0.000ns
  Destination Clock:    hdmiMatri_Comp/dvi_rx1/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter_4 to hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y110.BQ     Tcko                  0.408   hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter<4>
                                                       hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter_4
    SLICE_X59Y106.B4     net (fanout=18)       0.899   hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter<4>
    SLICE_X59Y106.B      Tilo                  0.259   hdmiMatri_Comp/dvi_rx1/dec_g/des_0/ce_data
                                                       hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter[4]_PWR_196_o_mux_63_OUT<2>4
    SLICE_X59Y106.A3     net (fanout=1)        0.458   hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter[4]_PWR_196_o_mux_63_OUT<2>4
    SLICE_X59Y106.A      Tilo                  0.259   hdmiMatri_Comp/dvi_rx1/dec_g/des_0/ce_data
                                                       hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter[4]_PWR_196_o_mux_63_OUT<2>7_SW0
    SLICE_X59Y110.A1     net (fanout=1)        1.302   hdmiMatri_Comp/dvi_rx1/dec_g/des_0/N10
    SLICE_X59Y110.CLK    Tas                   0.322   hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter<3>
                                                       hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter[4]_PWR_196_o_mux_63_OUT<2>7
                                                       hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter_2
    -------------------------------------------------  ---------------------------
    Total                                      3.907ns (1.248ns logic, 2.659ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.064ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter_3 (FF)
  Destination:          hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.851ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         hdmiMatri_Comp/dvi_rx1/pclkx2 rising at 0.000ns
  Destination Clock:    hdmiMatri_Comp/dvi_rx1/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter_3 to hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y110.CQ     Tcko                  0.391   hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter<3>
                                                       hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter_3
    SLICE_X59Y106.B1     net (fanout=19)       0.860   hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter<3>
    SLICE_X59Y106.B      Tilo                  0.259   hdmiMatri_Comp/dvi_rx1/dec_g/des_0/ce_data
                                                       hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter[4]_PWR_196_o_mux_63_OUT<2>4
    SLICE_X59Y106.A3     net (fanout=1)        0.458   hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter[4]_PWR_196_o_mux_63_OUT<2>4
    SLICE_X59Y106.A      Tilo                  0.259   hdmiMatri_Comp/dvi_rx1/dec_g/des_0/ce_data
                                                       hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter[4]_PWR_196_o_mux_63_OUT<2>7_SW0
    SLICE_X59Y110.A1     net (fanout=1)        1.302   hdmiMatri_Comp/dvi_rx1/dec_g/des_0/N10
    SLICE_X59Y110.CLK    Tas                   0.322   hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter<3>
                                                       hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter[4]_PWR_196_o_mux_63_OUT<2>7
                                                       hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter_2
    -------------------------------------------------  ---------------------------
    Total                                      3.851ns (1.231ns logic, 2.620ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.191ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter_1 (FF)
  Destination:          hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.716ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         hdmiMatri_Comp/dvi_rx1/pclkx2 rising at 0.000ns
  Destination Clock:    hdmiMatri_Comp/dvi_rx1/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter_1 to hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y109.CQ     Tcko                  0.408   hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter<1>
                                                       hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter_1
    SLICE_X59Y106.B3     net (fanout=22)       0.708   hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter<1>
    SLICE_X59Y106.B      Tilo                  0.259   hdmiMatri_Comp/dvi_rx1/dec_g/des_0/ce_data
                                                       hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter[4]_PWR_196_o_mux_63_OUT<2>4
    SLICE_X59Y106.A3     net (fanout=1)        0.458   hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter[4]_PWR_196_o_mux_63_OUT<2>4
    SLICE_X59Y106.A      Tilo                  0.259   hdmiMatri_Comp/dvi_rx1/dec_g/des_0/ce_data
                                                       hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter[4]_PWR_196_o_mux_63_OUT<2>7_SW0
    SLICE_X59Y110.A1     net (fanout=1)        1.302   hdmiMatri_Comp/dvi_rx1/dec_g/des_0/N10
    SLICE_X59Y110.CLK    Tas                   0.322   hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter<3>
                                                       hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter[4]_PWR_196_o_mux_63_OUT<2>7
                                                       hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter_2
    -------------------------------------------------  ---------------------------
    Total                                      3.716ns (1.248ns logic, 2.468ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_rx1/dec_r/des_0/ce_data_inta (SLICE_X55Y109.A2), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.075ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmiMatri_Comp/dvi_rx1/dec_r/des_0/busy_data_d (FF)
  Destination:          hdmiMatri_Comp/dvi_rx1/dec_r/des_0/ce_data_inta (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.826ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.242 - 0.256)
  Source Clock:         hdmiMatri_Comp/dvi_rx1/pclkx2 rising at 0.000ns
  Destination Clock:    hdmiMatri_Comp/dvi_rx1/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmiMatri_Comp/dvi_rx1/dec_r/des_0/busy_data_d to hdmiMatri_Comp/dvi_rx1/dec_r/des_0/ce_data_inta
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y110.AQ     Tcko                  0.447   hdmiMatri_Comp/dvi_rx1/dec_r/des_0/busy_data_d
                                                       hdmiMatri_Comp/dvi_rx1/dec_r/des_0/busy_data_d
    SLICE_X49Y108.C6     net (fanout=25)       0.897   hdmiMatri_Comp/dvi_rx1/dec_r/des_0/busy_data_d
    SLICE_X49Y108.C      Tilo                  0.259   hdmiMatri_Comp/dvi_rx1/dec_r/des_0/state_FSM_FFd4
                                                       hdmiMatri_Comp/dvi_rx1/dec_r/des_0/_n0325_inv2_SW0
    SLICE_X50Y107.B6     net (fanout=1)        0.699   hdmiMatri_Comp/dvi_rx1/dec_r/des_0/N2
    SLICE_X50Y107.B      Tilo                  0.205   hdmiMatri_Comp/dvi_rx1/dec_r/des_0/flag
                                                       hdmiMatri_Comp/dvi_rx1/dec_r/des_0/_n0325_inv2
    SLICE_X55Y109.A2     net (fanout=2)        0.997   hdmiMatri_Comp/dvi_rx1/dec_r/des_0/_n0325_inv_bdd0
    SLICE_X55Y109.CLK    Tas                   0.322   hdmiMatri_Comp/dvi_rx1/dec_r/des_0/ce_data_inta
                                                       hdmiMatri_Comp/dvi_rx1/dec_r/des_0/ce_data_inta_rstpot
                                                       hdmiMatri_Comp/dvi_rx1/dec_r/des_0/ce_data_inta
    -------------------------------------------------  ---------------------------
    Total                                      3.826ns (1.233ns logic, 2.593ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.447ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmiMatri_Comp/dvi_rx1/dec_r/des_0/state_FSM_FFd3 (FF)
  Destination:          hdmiMatri_Comp/dvi_rx1/dec_r/des_0/ce_data_inta (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.457ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.242 - 0.253)
  Source Clock:         hdmiMatri_Comp/dvi_rx1/pclkx2 rising at 0.000ns
  Destination Clock:    hdmiMatri_Comp/dvi_rx1/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmiMatri_Comp/dvi_rx1/dec_r/des_0/state_FSM_FFd3 to hdmiMatri_Comp/dvi_rx1/dec_r/des_0/ce_data_inta
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y108.AMUX   Tshcko                0.461   hdmiMatri_Comp/dvi_rx1/dec_r/des_0/state_FSM_FFd4
                                                       hdmiMatri_Comp/dvi_rx1/dec_r/des_0/state_FSM_FFd3
    SLICE_X49Y108.C3     net (fanout=20)       0.514   hdmiMatri_Comp/dvi_rx1/dec_r/des_0/state_FSM_FFd3
    SLICE_X49Y108.C      Tilo                  0.259   hdmiMatri_Comp/dvi_rx1/dec_r/des_0/state_FSM_FFd4
                                                       hdmiMatri_Comp/dvi_rx1/dec_r/des_0/_n0325_inv2_SW0
    SLICE_X50Y107.B6     net (fanout=1)        0.699   hdmiMatri_Comp/dvi_rx1/dec_r/des_0/N2
    SLICE_X50Y107.B      Tilo                  0.205   hdmiMatri_Comp/dvi_rx1/dec_r/des_0/flag
                                                       hdmiMatri_Comp/dvi_rx1/dec_r/des_0/_n0325_inv2
    SLICE_X55Y109.A2     net (fanout=2)        0.997   hdmiMatri_Comp/dvi_rx1/dec_r/des_0/_n0325_inv_bdd0
    SLICE_X55Y109.CLK    Tas                   0.322   hdmiMatri_Comp/dvi_rx1/dec_r/des_0/ce_data_inta
                                                       hdmiMatri_Comp/dvi_rx1/dec_r/des_0/ce_data_inta_rstpot
                                                       hdmiMatri_Comp/dvi_rx1/dec_r/des_0/ce_data_inta
    -------------------------------------------------  ---------------------------
    Total                                      3.457ns (1.247ns logic, 2.210ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.633ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmiMatri_Comp/dvi_rx1/dec_r/des_0/pdcounter_3 (FF)
  Destination:          hdmiMatri_Comp/dvi_rx1/dec_r/des_0/ce_data_inta (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.272ns (Levels of Logic = 2)
  Clock Path Skew:      -0.010ns (0.154 - 0.164)
  Source Clock:         hdmiMatri_Comp/dvi_rx1/pclkx2 rising at 0.000ns
  Destination Clock:    hdmiMatri_Comp/dvi_rx1/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmiMatri_Comp/dvi_rx1/dec_r/des_0/pdcounter_3 to hdmiMatri_Comp/dvi_rx1/dec_r/des_0/ce_data_inta
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y110.CQ     Tcko                  0.408   hdmiMatri_Comp/dvi_rx1/dec_r/des_0/pdcounter<3>
                                                       hdmiMatri_Comp/dvi_rx1/dec_r/des_0/pdcounter_3
    SLICE_X50Y107.B2     net (fanout=20)       1.340   hdmiMatri_Comp/dvi_rx1/dec_r/des_0/pdcounter<3>
    SLICE_X50Y107.B      Tilo                  0.205   hdmiMatri_Comp/dvi_rx1/dec_r/des_0/flag
                                                       hdmiMatri_Comp/dvi_rx1/dec_r/des_0/_n0325_inv2
    SLICE_X55Y109.A2     net (fanout=2)        0.997   hdmiMatri_Comp/dvi_rx1/dec_r/des_0/_n0325_inv_bdd0
    SLICE_X55Y109.CLK    Tas                   0.322   hdmiMatri_Comp/dvi_rx1/dec_r/des_0/ce_data_inta
                                                       hdmiMatri_Comp/dvi_rx1/dec_r/des_0/ce_data_inta_rstpot
                                                       hdmiMatri_Comp/dvi_rx1/dec_r/des_0/ce_data_inta
    -------------------------------------------------  ---------------------------
    Total                                      3.272ns (0.935ns logic, 2.337ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_rx1/dec_r/des_0/pdcounter_2 (SLICE_X51Y107.A3), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.081ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmiMatri_Comp/dvi_rx1/dec_r/des_0/pdcounter_2 (FF)
  Destination:          hdmiMatri_Comp/dvi_rx1/dec_r/des_0/pdcounter_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.834ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         hdmiMatri_Comp/dvi_rx1/pclkx2 rising at 0.000ns
  Destination Clock:    hdmiMatri_Comp/dvi_rx1/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmiMatri_Comp/dvi_rx1/dec_r/des_0/pdcounter_2 to hdmiMatri_Comp/dvi_rx1/dec_r/des_0/pdcounter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y107.AQ     Tcko                  0.391   hdmiMatri_Comp/dvi_rx1/dec_r/des_0/pdcounter<2>
                                                       hdmiMatri_Comp/dvi_rx1/dec_r/des_0/pdcounter_2
    SLICE_X48Y109.B1     net (fanout=21)       1.380   hdmiMatri_Comp/dvi_rx1/dec_r/des_0/pdcounter<2>
    SLICE_X48Y109.B      Tilo                  0.203   hdmiMatri_Comp/dvi_rx1/dec_r/des_0/pdcounter[4]_PWR_196_o_mux_63_OUT<2>1
                                                       hdmiMatri_Comp/dvi_rx1/dec_r/des_0/pdcounter[4]_PWR_196_o_mux_63_OUT<2>1
    SLICE_X51Y107.B3     net (fanout=1)        0.821   hdmiMatri_Comp/dvi_rx1/dec_r/des_0/pdcounter[4]_PWR_196_o_mux_63_OUT<2>1
    SLICE_X51Y107.B      Tilo                  0.259   hdmiMatri_Comp/dvi_rx1/dec_r/des_0/pdcounter<2>
                                                       hdmiMatri_Comp/dvi_rx1/dec_r/des_0/pdcounter[4]_PWR_196_o_mux_63_OUT<2>3
    SLICE_X51Y107.A3     net (fanout=1)        0.458   hdmiMatri_Comp/dvi_rx1/dec_r/des_0/pdcounter[4]_PWR_196_o_mux_63_OUT<2>3
    SLICE_X51Y107.CLK    Tas                   0.322   hdmiMatri_Comp/dvi_rx1/dec_r/des_0/pdcounter<2>
                                                       hdmiMatri_Comp/dvi_rx1/dec_r/des_0/pdcounter[4]_PWR_196_o_mux_63_OUT<2>7
                                                       hdmiMatri_Comp/dvi_rx1/dec_r/des_0/pdcounter_2
    -------------------------------------------------  ---------------------------
    Total                                      3.834ns (1.175ns logic, 2.659ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.290ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmiMatri_Comp/dvi_rx1/dec_r/des_0/pdcounter_3 (FF)
  Destination:          hdmiMatri_Comp/dvi_rx1/dec_r/des_0/pdcounter_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.606ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.238 - 0.257)
  Source Clock:         hdmiMatri_Comp/dvi_rx1/pclkx2 rising at 0.000ns
  Destination Clock:    hdmiMatri_Comp/dvi_rx1/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmiMatri_Comp/dvi_rx1/dec_r/des_0/pdcounter_3 to hdmiMatri_Comp/dvi_rx1/dec_r/des_0/pdcounter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y110.CQ     Tcko                  0.408   hdmiMatri_Comp/dvi_rx1/dec_r/des_0/pdcounter<3>
                                                       hdmiMatri_Comp/dvi_rx1/dec_r/des_0/pdcounter_3
    SLICE_X51Y107.C2     net (fanout=20)       1.319   hdmiMatri_Comp/dvi_rx1/dec_r/des_0/pdcounter<3>
    SLICE_X51Y107.C      Tilo                  0.259   hdmiMatri_Comp/dvi_rx1/dec_r/des_0/pdcounter<2>
                                                       hdmiMatri_Comp/dvi_rx1/dec_r/des_0/pdcounter[4]_PWR_196_o_mux_63_OUT<2>2
    SLICE_X51Y107.B1     net (fanout=1)        0.581   hdmiMatri_Comp/dvi_rx1/dec_r/des_0/pdcounter[4]_PWR_196_o_mux_63_OUT<2>2
    SLICE_X51Y107.B      Tilo                  0.259   hdmiMatri_Comp/dvi_rx1/dec_r/des_0/pdcounter<2>
                                                       hdmiMatri_Comp/dvi_rx1/dec_r/des_0/pdcounter[4]_PWR_196_o_mux_63_OUT<2>3
    SLICE_X51Y107.A3     net (fanout=1)        0.458   hdmiMatri_Comp/dvi_rx1/dec_r/des_0/pdcounter[4]_PWR_196_o_mux_63_OUT<2>3
    SLICE_X51Y107.CLK    Tas                   0.322   hdmiMatri_Comp/dvi_rx1/dec_r/des_0/pdcounter<2>
                                                       hdmiMatri_Comp/dvi_rx1/dec_r/des_0/pdcounter[4]_PWR_196_o_mux_63_OUT<2>7
                                                       hdmiMatri_Comp/dvi_rx1/dec_r/des_0/pdcounter_2
    -------------------------------------------------  ---------------------------
    Total                                      3.606ns (1.248ns logic, 2.358ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.526ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmiMatri_Comp/dvi_rx1/dec_r/des_0/pdcounter_3 (FF)
  Destination:          hdmiMatri_Comp/dvi_rx1/dec_r/des_0/pdcounter_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.370ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.238 - 0.257)
  Source Clock:         hdmiMatri_Comp/dvi_rx1/pclkx2 rising at 0.000ns
  Destination Clock:    hdmiMatri_Comp/dvi_rx1/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmiMatri_Comp/dvi_rx1/dec_r/des_0/pdcounter_3 to hdmiMatri_Comp/dvi_rx1/dec_r/des_0/pdcounter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y110.CQ     Tcko                  0.408   hdmiMatri_Comp/dvi_rx1/dec_r/des_0/pdcounter<3>
                                                       hdmiMatri_Comp/dvi_rx1/dec_r/des_0/pdcounter_3
    SLICE_X48Y109.B5     net (fanout=20)       0.899   hdmiMatri_Comp/dvi_rx1/dec_r/des_0/pdcounter<3>
    SLICE_X48Y109.B      Tilo                  0.203   hdmiMatri_Comp/dvi_rx1/dec_r/des_0/pdcounter[4]_PWR_196_o_mux_63_OUT<2>1
                                                       hdmiMatri_Comp/dvi_rx1/dec_r/des_0/pdcounter[4]_PWR_196_o_mux_63_OUT<2>1
    SLICE_X51Y107.B3     net (fanout=1)        0.821   hdmiMatri_Comp/dvi_rx1/dec_r/des_0/pdcounter[4]_PWR_196_o_mux_63_OUT<2>1
    SLICE_X51Y107.B      Tilo                  0.259   hdmiMatri_Comp/dvi_rx1/dec_r/des_0/pdcounter<2>
                                                       hdmiMatri_Comp/dvi_rx1/dec_r/des_0/pdcounter[4]_PWR_196_o_mux_63_OUT<2>3
    SLICE_X51Y107.A3     net (fanout=1)        0.458   hdmiMatri_Comp/dvi_rx1/dec_r/des_0/pdcounter[4]_PWR_196_o_mux_63_OUT<2>3
    SLICE_X51Y107.CLK    Tas                   0.322   hdmiMatri_Comp/dvi_rx1/dec_r/des_0/pdcounter<2>
                                                       hdmiMatri_Comp/dvi_rx1/dec_r/des_0/pdcounter[4]_PWR_196_o_mux_63_OUT<2>7
                                                       hdmiMatri_Comp/dvi_rx1/dec_r/des_0/pdcounter_2
    -------------------------------------------------  ---------------------------
    Total                                      3.370ns (1.192ns logic, 2.178ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_hdmiMatri_Comp_dvi_rx1_pllclk2 = PERIOD TIMEGRP
        "hdmiMatri_Comp_dvi_rx1_pllclk2" TS_DVI_CLOCK1 / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_rx1/dec_g/flipgearx2 (SLICE_X53Y107.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.324ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmiMatri_Comp/dvi_rx1/dec_g/phsalgn_0/flipgear (FF)
  Destination:          hdmiMatri_Comp/dvi_rx1/dec_g/flipgearx2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.589ns (Levels of Logic = 0)
  Clock Path Skew:      0.050ns (0.968 - 0.918)
  Source Clock:         pclk_H1 rising at 0.000ns
  Destination Clock:    hdmiMatri_Comp/dvi_rx1/pclkx2 rising at 0.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: hdmiMatri_Comp/dvi_rx1/dec_g/phsalgn_0/flipgear to hdmiMatri_Comp/dvi_rx1/dec_g/flipgearx2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y105.DQ     Tcko                  0.200   hdmiMatri_Comp/dvi_rx1/dec_g/flipgear
                                                       hdmiMatri_Comp/dvi_rx1/dec_g/phsalgn_0/flipgear
    SLICE_X53Y107.BX     net (fanout=2)        0.330   hdmiMatri_Comp/dvi_rx1/dec_g/flipgear
    SLICE_X53Y107.CLK    Tckdi       (-Th)    -0.059   hdmiMatri_Comp/dvi_rx1/dec_g/raw5bit_q<4>
                                                       hdmiMatri_Comp/dvi_rx1/dec_g/flipgearx2
    -------------------------------------------------  ---------------------------
    Total                                      0.589ns (0.259ns logic, 0.330ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_rx1/dec_b/bitslip_q (SLICE_X39Y110.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.369ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmiMatri_Comp/dvi_rx1/dec_b/phsalgn_0/bitslip (FF)
  Destination:          hdmiMatri_Comp/dvi_rx1/dec_b/bitslip_q (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.631ns (Levels of Logic = 0)
  Clock Path Skew:      0.047ns (0.975 - 0.928)
  Source Clock:         pclk_H1 rising at 0.000ns
  Destination Clock:    hdmiMatri_Comp/dvi_rx1/pclkx2 rising at 0.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: hdmiMatri_Comp/dvi_rx1/dec_b/phsalgn_0/bitslip to hdmiMatri_Comp/dvi_rx1/dec_b/bitslip_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y109.AQ     Tcko                  0.198   hdmiMatri_Comp/dvi_rx1/dec_b/bitslip
                                                       hdmiMatri_Comp/dvi_rx1/dec_b/phsalgn_0/bitslip
    SLICE_X39Y110.DX     net (fanout=3)        0.374   hdmiMatri_Comp/dvi_rx1/dec_b/bitslip
    SLICE_X39Y110.CLK    Tckdi       (-Th)    -0.059   hdmiMatri_Comp/dvi_rx1/dec_b/bitslip_q
                                                       hdmiMatri_Comp/dvi_rx1/dec_b/bitslip_q
    -------------------------------------------------  ---------------------------
    Total                                      0.631ns (0.257ns logic, 0.374ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_rx1/dec_r/flipgearx2 (SLICE_X55Y108.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.391ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmiMatri_Comp/dvi_rx1/dec_r/phsalgn_0/flipgear (FF)
  Destination:          hdmiMatri_Comp/dvi_rx1/dec_r/flipgearx2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.650ns (Levels of Logic = 0)
  Clock Path Skew:      0.044ns (0.971 - 0.927)
  Source Clock:         pclk_H1 rising at 0.000ns
  Destination Clock:    hdmiMatri_Comp/dvi_rx1/pclkx2 rising at 0.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: hdmiMatri_Comp/dvi_rx1/dec_r/phsalgn_0/flipgear to hdmiMatri_Comp/dvi_rx1/dec_r/flipgearx2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y109.DQ     Tcko                  0.200   hdmiMatri_Comp/dvi_rx1/dec_r/flipgear
                                                       hdmiMatri_Comp/dvi_rx1/dec_r/phsalgn_0/flipgear
    SLICE_X55Y108.DX     net (fanout=2)        0.391   hdmiMatri_Comp/dvi_rx1/dec_r/flipgear
    SLICE_X55Y108.CLK    Tckdi       (-Th)    -0.059   hdmiMatri_Comp/dvi_rx1/dec_r/flipgearx2
                                                       hdmiMatri_Comp/dvi_rx1/dec_r/flipgearx2
    -------------------------------------------------  ---------------------------
    Total                                      0.650ns (0.259ns logic, 0.391ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_hdmiMatri_Comp_dvi_rx1_pllclk2 = PERIOD TIMEGRP
        "hdmiMatri_Comp_dvi_rx1_pllclk2" TS_DVI_CLOCK1 / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.270ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: hdmiMatri_Comp/dvi_rx1/pclkx2bufg/I0
  Logical resource: hdmiMatri_Comp/dvi_rx1/pclkx2bufg/I0
  Location pin: BUFGMUX_X3Y16.I0
  Clock network: hdmiMatri_Comp/dvi_rx1/pllclk2
--------------------------------------------------------------------------------
Slack: 4.570ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: hdmiMatri_Comp/dvi_rx1/dec_r/des_0/counter<3>/CLK
  Logical resource: hdmiMatri_Comp/dvi_rx1/dec_r/des_0/counter_0/CK
  Location pin: SLICE_X54Y107.CLK
  Clock network: hdmiMatri_Comp/dvi_rx1/pclkx2
--------------------------------------------------------------------------------
Slack: 4.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: hdmiMatri_Comp/dvi_rx1/dec_r/des_0/counter<3>/SR
  Logical resource: hdmiMatri_Comp/dvi_rx1/dec_r/des_0/counter_0/SR
  Location pin: SLICE_X54Y107.SR
  Clock network: hdmiMatri_Comp/dvi_rx1/reset
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hdmiMatri_Comp_tx_pllclk0 = PERIOD TIMEGRP 
"hdmiMatri_Comp_tx_pllclk0"         TS_pclk_tp / 10 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hdmiMatri_Comp_tx_pllclk2 = PERIOD TIMEGRP 
"hdmiMatri_Comp_tx_pllclk2"         TS_pclk_tp / 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_hdmiMatri_Comp_tx_pllclk2 = PERIOD TIMEGRP "hdmiMatri_Comp_tx_pllclk2"
        TS_pclk_tp / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.962ns (period - min period limit)
  Period: 7.692ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: hdmiMatri_Comp/tx_pclkx2_buf/I0
  Logical resource: hdmiMatri_Comp/tx_pclkx2_buf/I0
  Location pin: BUFGMUX_X2Y9.I0
  Clock network: hdmiMatri_Comp/tx_pllclk2
--------------------------------------------------------------------------------
Slack: 7.262ns (period - min period limit)
  Period: 7.692ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: hdmiMatri_Comp/dvi_tx1/pixel2x/db<19>/CLK
  Logical resource: hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db16/CK
  Location pin: SLICE_X8Y37.CLK
  Clock network: hdmiMatri_Comp/tx_pclkx2
--------------------------------------------------------------------------------
Slack: 7.262ns (period - min period limit)
  Period: 7.692ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: hdmiMatri_Comp/dvi_tx1/pixel2x/db<19>/CLK
  Logical resource: hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db17/CK
  Location pin: SLICE_X8Y37.CLK
  Clock network: hdmiMatri_Comp/tx_pclkx2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hdmiMatri_Comp_tx_pllclk0_0 = PERIOD TIMEGRP 
"hdmiMatri_Comp_tx_pllclk0_0"         TS_hdmiMatri_Comp_dvi_rx0_pllclk1 / 10 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hdmiMatri_Comp_tx_pllclk2_0 = PERIOD TIMEGRP 
"hdmiMatri_Comp_tx_pllclk2_0"         TS_hdmiMatri_Comp_dvi_rx0_pllclk1 / 2 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_hdmiMatri_Comp_tx_pllclk2_0 = PERIOD TIMEGRP "hdmiMatri_Comp_tx_pllclk2_0"
        TS_hdmiMatri_Comp_dvi_rx0_pllclk1 / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.270ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: hdmiMatri_Comp/tx_pclkx2_buf/I0
  Logical resource: hdmiMatri_Comp/tx_pclkx2_buf/I0
  Location pin: BUFGMUX_X2Y9.I0
  Clock network: hdmiMatri_Comp/tx_pllclk2
--------------------------------------------------------------------------------
Slack: 4.570ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: hdmiMatri_Comp/dvi_tx1/pixel2x/db<19>/CLK
  Logical resource: hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db16/CK
  Location pin: SLICE_X8Y37.CLK
  Clock network: hdmiMatri_Comp/tx_pclkx2
--------------------------------------------------------------------------------
Slack: 4.570ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: hdmiMatri_Comp/dvi_tx1/pixel2x/db<19>/CLK
  Logical resource: hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db17/CK
  Location pin: SLICE_X8Y37.CLK
  Clock network: hdmiMatri_Comp/tx_pclkx2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hdmiMatri_Comp_tx_pllclk0_1 = PERIOD TIMEGRP 
"hdmiMatri_Comp_tx_pllclk0_1"         TS_hdmiMatri_Comp_dvi_rx1_pllclk1 / 10 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hdmiMatri_Comp_tx_pllclk2_1 = PERIOD TIMEGRP 
"hdmiMatri_Comp_tx_pllclk2_1"         TS_hdmiMatri_Comp_dvi_rx1_pllclk1 / 2 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 238 paths analyzed, 238 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.825ns.
--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_tx0/pixel2x/fd_out5 (SLICE_X13Y103.C3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.175ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmiMatri_Comp/dvi_tx0/pixel2x/sync_gen (FF)
  Destination:          hdmiMatri_Comp/dvi_tx0/pixel2x/fd_out5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.639ns (Levels of Logic = 1)
  Clock Path Skew:      -0.019ns (0.230 - 0.249)
  Source Clock:         hdmiMatri_Comp/tx_pclkx2 rising at 0.000ns
  Destination Clock:    hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.167ns

  Clock Uncertainty:          0.167ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.262ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmiMatri_Comp/dvi_tx0/pixel2x/sync_gen to hdmiMatri_Comp/dvi_tx0/pixel2x/fd_out5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y106.AQ     Tcko                  0.391   hdmiMatri_Comp/dvi_tx0/pixel2x/sync
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/sync_gen
    SLICE_X13Y103.C3     net (fanout=15)       3.926   hdmiMatri_Comp/dvi_tx0/pixel2x/sync
    SLICE_X13Y103.CLK    Tas                   0.322   hdmiMatri_Comp/dvi_tx0/n0011<5>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/Mmux_mux111
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fd_out5
    -------------------------------------------------  ---------------------------
    Total                                      4.639ns (0.713ns logic, 3.926ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_tx0/pixel2x/fd_out2 (SLICE_X13Y103.A2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.189ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmiMatri_Comp/dvi_tx0/pixel2x/sync_gen (FF)
  Destination:          hdmiMatri_Comp/dvi_tx0/pixel2x/fd_out2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.625ns (Levels of Logic = 1)
  Clock Path Skew:      -0.019ns (0.230 - 0.249)
  Source Clock:         hdmiMatri_Comp/tx_pclkx2 rising at 0.000ns
  Destination Clock:    hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.167ns

  Clock Uncertainty:          0.167ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.262ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmiMatri_Comp/dvi_tx0/pixel2x/sync_gen to hdmiMatri_Comp/dvi_tx0/pixel2x/fd_out2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y106.AQ     Tcko                  0.391   hdmiMatri_Comp/dvi_tx0/pixel2x/sync
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/sync_gen
    SLICE_X13Y103.A2     net (fanout=15)       3.912   hdmiMatri_Comp/dvi_tx0/pixel2x/sync
    SLICE_X13Y103.CLK    Tas                   0.322   hdmiMatri_Comp/dvi_tx0/n0011<5>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/Mmux_mux81
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fd_out2
    -------------------------------------------------  ---------------------------
    Total                                      4.625ns (0.713ns logic, 3.912ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_tx0/pixel2x/fd_out3 (SLICE_X13Y105.B1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.252ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmiMatri_Comp/dvi_tx0/pixel2x/sync_gen (FF)
  Destination:          hdmiMatri_Comp/dvi_tx0/pixel2x/fd_out3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.564ns (Levels of Logic = 1)
  Clock Path Skew:      -0.017ns (0.232 - 0.249)
  Source Clock:         hdmiMatri_Comp/tx_pclkx2 rising at 0.000ns
  Destination Clock:    hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.167ns

  Clock Uncertainty:          0.167ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.262ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmiMatri_Comp/dvi_tx0/pixel2x/sync_gen to hdmiMatri_Comp/dvi_tx0/pixel2x/fd_out3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y106.AQ     Tcko                  0.391   hdmiMatri_Comp/dvi_tx0/pixel2x/sync
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/sync_gen
    SLICE_X13Y105.B1     net (fanout=15)       3.851   hdmiMatri_Comp/dvi_tx0/pixel2x/sync
    SLICE_X13Y105.CLK    Tas                   0.322   hdmiMatri_Comp/dvi_tx0/n0011<7>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/Mmux_mux91
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fd_out3
    -------------------------------------------------  ---------------------------
    Total                                      4.564ns (0.713ns logic, 3.851ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_hdmiMatri_Comp_tx_pllclk2_1 = PERIOD TIMEGRP "hdmiMatri_Comp_tx_pllclk2_1"
        TS_hdmiMatri_Comp_dvi_rx1_pllclk1 / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_tx0/clkout/oserdes_s (OLOGIC_X4Y116.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.103ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmiMatri_Comp/dvi_tx0/tmdsclkint_0 (FF)
  Destination:          hdmiMatri_Comp/dvi_tx0/clkout/oserdes_s (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.157ns (Levels of Logic = 0)
  Clock Path Skew:      0.054ns (0.520 - 0.466)
  Source Clock:         hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Destination Clock:    hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: hdmiMatri_Comp/dvi_tx0/tmdsclkint_0 to hdmiMatri_Comp/dvi_tx0/clkout/oserdes_s
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y110.AQ      Tcko                  0.368   hdmiMatri_Comp/dvi_tx0/tmdsclkint<0>
                                                       hdmiMatri_Comp/dvi_tx0/tmdsclkint_0
    OLOGIC_X4Y116.D2     net (fanout=5)        1.111   hdmiMatri_Comp/dvi_tx0/tmdsclkint<0>
    OLOGIC_X4Y116.CLKDIV Tosckd_D    (-Th)     1.322   hdmiMatri_Comp/dvi_tx0/clkout/oserdes_s
                                                       hdmiMatri_Comp/dvi_tx0/clkout/oserdes_s
    -------------------------------------------------  ---------------------------
    Total                                      0.157ns (-0.954ns logic, 1.111ns route)
                                                       (-607.6% logic, 707.6% route)

--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_tx0/clkout/oserdes_s (OLOGIC_X4Y116.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.230ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmiMatri_Comp/dvi_tx0/tmdsclkint_0 (FF)
  Destination:          hdmiMatri_Comp/dvi_tx0/clkout/oserdes_s (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.284ns (Levels of Logic = 0)
  Clock Path Skew:      0.054ns (0.520 - 0.466)
  Source Clock:         hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Destination Clock:    hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: hdmiMatri_Comp/dvi_tx0/tmdsclkint_0 to hdmiMatri_Comp/dvi_tx0/clkout/oserdes_s
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y110.AQ      Tcko                  0.368   hdmiMatri_Comp/dvi_tx0/tmdsclkint<0>
                                                       hdmiMatri_Comp/dvi_tx0/tmdsclkint_0
    OLOGIC_X4Y116.D4     net (fanout=5)        1.232   hdmiMatri_Comp/dvi_tx0/tmdsclkint<0>
    OLOGIC_X4Y116.CLKDIV Tosckd_D    (-Th)     1.316   hdmiMatri_Comp/dvi_tx0/clkout/oserdes_s
                                                       hdmiMatri_Comp/dvi_tx0/clkout/oserdes_s
    -------------------------------------------------  ---------------------------
    Total                                      0.284ns (-0.948ns logic, 1.232ns route)
                                                       (-333.8% logic, 433.8% route)

--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_tx0/clkout/oserdes_s (OLOGIC_X4Y116.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.242ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmiMatri_Comp/dvi_tx0/tmdsclkint_0 (FF)
  Destination:          hdmiMatri_Comp/dvi_tx0/clkout/oserdes_s (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.296ns (Levels of Logic = 0)
  Clock Path Skew:      0.054ns (0.520 - 0.466)
  Source Clock:         hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Destination Clock:    hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: hdmiMatri_Comp/dvi_tx0/tmdsclkint_0 to hdmiMatri_Comp/dvi_tx0/clkout/oserdes_s
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y110.AQ      Tcko                  0.368   hdmiMatri_Comp/dvi_tx0/tmdsclkint<0>
                                                       hdmiMatri_Comp/dvi_tx0/tmdsclkint_0
    OLOGIC_X4Y116.D1     net (fanout=5)        1.241   hdmiMatri_Comp/dvi_tx0/tmdsclkint<0>
    OLOGIC_X4Y116.CLKDIV Tosckd_D    (-Th)     1.313   hdmiMatri_Comp/dvi_tx0/clkout/oserdes_s
                                                       hdmiMatri_Comp/dvi_tx0/clkout/oserdes_s
    -------------------------------------------------  ---------------------------
    Total                                      0.296ns (-0.945ns logic, 1.241ns route)
                                                       (-319.3% logic, 419.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_hdmiMatri_Comp_tx_pllclk2_1 = PERIOD TIMEGRP "hdmiMatri_Comp_tx_pllclk2_1"
        TS_hdmiMatri_Comp_dvi_rx1_pllclk1 / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.270ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: hdmiMatri_Comp/tx_pclkx2_buf/I0
  Logical resource: hdmiMatri_Comp/tx_pclkx2_buf/I0
  Location pin: BUFGMUX_X2Y9.I0
  Clock network: hdmiMatri_Comp/tx_pllclk2
--------------------------------------------------------------------------------
Slack: 4.570ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: hdmiMatri_Comp/dvi_tx1/pixel2x/db<19>/CLK
  Logical resource: hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db16/CK
  Location pin: SLICE_X8Y37.CLK
  Clock network: hdmiMatri_Comp/tx_pclkx2
--------------------------------------------------------------------------------
Slack: 4.570ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: hdmiMatri_Comp/dvi_tx1/pixel2x/db<19>/CLK
  Logical resource: hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db17/CK
  Location pin: SLICE_X8Y37.CLK
  Clock network: hdmiMatri_Comp/tx_pclkx2
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk                         |     10.000ns|      5.340ns|      9.936ns|            0|            1|         1760|       239815|
| TS_pclk_tp                    |     15.385ns|      6.534ns|      3.460ns|            1|            0|         3338|            0|
|  TS_hdmiMatri_Comp_tx_pllclk0 |      1.538ns|          N/A|          N/A|            0|            0|            0|            0|
|  TS_hdmiMatri_Comp_tx_pllclk2 |      7.692ns|      1.730ns|          N/A|            0|            0|            0|            0|
| TS_ddr2_comp_ramComp_memc3_inf|      6.400ns|      6.002ns|          N/A|            0|            0|        33703|            0|
| rastructure_inst_mcb_drp_clk_b|             |             |             |             |             |             |             |
| ufg_in                        |             |             |             |             |             |             |             |
| TS_ddr2_comp_ramComp_memc3_inf|      1.600ns|      1.499ns|          N/A|            0|            0|            0|            0|
| rastructure_inst_clk_2x_180   |             |             |             |             |             |             |             |
| TS_ddr2_comp_ramComp_memc3_inf|      1.600ns|      1.499ns|          N/A|            0|            0|            0|            0|
| rastructure_inst_clk_2x_0     |             |             |             |             |             |             |             |
| TS_ddr2_comp_ramComp_memc3_inf|     12.800ns|     12.718ns|          N/A|            0|            0|       202774|            0|
| rastructure_inst_clk0_bufg_in |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_DVI_CLOCK0
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_DVI_CLOCK0                  |     10.000ns|      3.334ns|      8.762ns|            0|            0|            0|         5458|
| TS_ramdo_0                    |     10.000ns|      4.661ns|          N/A|            0|            0|           30|            0|
| TS_ramra_0                    |     10.000ns|      5.468ns|          N/A|            0|            0|          120|            0|
| TS_hdmiMatri_Comp_dvi_rx0_pllc|     10.000ns|      5.438ns|      3.460ns|            0|            0|         3760|            0|
| lk1                           |             |             |             |             |             |             |             |
|  TS_hdmiMatri_Comp_tx_pllclk0_|      1.000ns|          N/A|          N/A|            0|            0|            0|            0|
|  0                            |             |             |             |             |             |             |             |
|  TS_hdmiMatri_Comp_tx_pllclk2_|      5.000ns|      1.730ns|          N/A|            0|            0|            0|            0|
|  0                            |             |             |             |             |             |             |             |
| TS_hdmiMatri_Comp_dvi_rx0_pllc|      1.000ns|          N/A|          N/A|            0|            0|            0|            0|
| lk0                           |             |             |             |             |             |             |             |
| TS_hdmiMatri_Comp_dvi_rx0_pllc|      5.000ns|      4.381ns|          N/A|            0|            0|         1548|            0|
| lk2                           |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_DVI_CLOCK1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_DVI_CLOCK1                  |     10.000ns|      3.334ns|      9.650ns|            0|            0|            0|       599057|
| TS_ramdo_1                    |     10.000ns|      3.468ns|          N/A|            0|            0|           30|            0|
| TS_ramra_1                    |     10.000ns|      4.690ns|          N/A|            0|            0|          120|            0|
| TS_hdmiMatri_Comp_dvi_rx1_pllc|     10.000ns|      8.557ns|      9.650ns|            0|            0|       597121|          238|
| lk1                           |             |             |             |             |             |             |             |
|  TS_hdmiMatri_Comp_tx_pllclk0_|      1.000ns|          N/A|          N/A|            0|            0|            0|            0|
|  1                            |             |             |             |             |             |             |             |
|  TS_hdmiMatri_Comp_tx_pllclk2_|      5.000ns|      4.825ns|          N/A|            0|            0|          238|            0|
|  1                            |             |             |             |             |             |             |             |
| TS_hdmiMatri_Comp_dvi_rx1_pllc|      1.000ns|          N/A|          N/A|            0|            0|            0|            0|
| lk0                           |             |             |             |             |             |             |             |
| TS_hdmiMatri_Comp_dvi_rx1_pllc|      5.000ns|      4.001ns|          N/A|            0|            0|         1548|            0|
| lk2                           |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock RX0_TMDS<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
RX0_TMDS<3>    |    8.557|         |         |         |
RX0_TMDSB<3>   |    8.557|         |         |         |
RX1_TMDS<3>    |    8.557|         |         |         |
RX1_TMDSB<3>   |    8.557|         |         |         |
clk            |    8.557|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RX0_TMDSB<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
RX0_TMDS<3>    |    8.557|         |         |         |
RX0_TMDSB<3>   |    8.557|         |         |         |
RX1_TMDS<3>    |    8.557|         |         |         |
RX1_TMDSB<3>   |    8.557|         |         |         |
clk            |    8.557|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RX1_TMDS<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
RX0_TMDS<3>    |    8.557|         |         |         |
RX0_TMDSB<3>   |    8.557|         |         |         |
RX1_TMDS<3>    |    8.557|         |         |         |
RX1_TMDSB<3>   |    8.557|         |         |         |
clk            |    8.557|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RX1_TMDSB<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
RX0_TMDS<3>    |    8.557|         |         |         |
RX0_TMDSB<3>   |    8.557|         |         |         |
RX1_TMDS<3>    |    8.557|         |         |         |
RX1_TMDSB<3>   |    8.557|         |         |         |
clk            |    8.557|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
RX0_TMDS<3>    |    8.557|         |         |         |
RX0_TMDSB<3>   |    8.557|         |         |         |
RX1_TMDS<3>    |    8.557|         |         |         |
RX1_TMDSB<3>   |    8.557|         |         |         |
clk            |   12.718|    4.110|    5.256|    4.876|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ifclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ifclk          |   11.608|    6.464|    6.851|   11.256|
sw<1>          |    4.143|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sw<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ifclk          |    4.143|    4.799|         |         |
sw<1>          |    4.143|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 1  Score: 225  (Setup/Max: 225, Hold: 0)

Constraints cover 857921 paths, 0 nets, and 57169 connections

Design statistics:
   Minimum period:  13.702ns{1}   (Maximum frequency:  72.982MHz)
   Maximum path delay from/to any node:   5.468ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Mar 31 00:43:25 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 682 MB



