Running in Lattice mode

Starting:    C:\lscc\diamond\3.12\synpbase\bin64\mbin\synbatch.exe
Install:     C:\lscc\diamond\3.12\synpbase
Hostname:    LAPTOP-GVTSPVCV
Date:        Fri Feb 11 19:12:45 2022
Version:     Q-2020.03L-SP1

Arguments:   -product synplify_pro -batch xo3l_verilog_xo3l_verilog_synplify.tcl
ProductType: synplify_pro




log file: "C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\project\xo3l\verilog\xo3l_verilog\xo3l_verilog_xo3l_verilog.srr"
Running: xo3l_verilog in foreground

Running proj_1|xo3l_verilog

Running Flow: compile (Compile) on proj_1|xo3l_verilog
# Fri Feb 11 19:12:45 2022

Running Flow: compile_flow (Compile Process) on proj_1|xo3l_verilog
# Fri Feb 11 19:12:45 2022

Running: compiler (Compile Input) on proj_1|xo3l_verilog
# Fri Feb 11 19:12:45 2022
Copied C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\project\xo3l\verilog\xo3l_verilog\synwork\xo3l_verilog_xo3l_verilog_comp.srs to C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\project\xo3l\verilog\xo3l_verilog\xo3l_verilog_xo3l_verilog.srs

compiler completed
# Fri Feb 11 19:12:51 2022

Return Code: 0
Run Time:00h:00m:06s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|xo3l_verilog
# Fri Feb 11 19:12:51 2022

multi_srs_gen completed
# Fri Feb 11 19:12:52 2022

Return Code: 0
Run Time:00h:00m:01s
Copied C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\project\xo3l\verilog\xo3l_verilog\synwork\xo3l_verilog_xo3l_verilog_mult.srs to C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\project\xo3l\verilog\xo3l_verilog\xo3l_verilog_xo3l_verilog.srs
Copied C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\project\xo3l\verilog\xo3l_verilog\xo3l_verilog_xo3l_verilog.srr to C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\project\xo3l\verilog\xo3l_verilog\xo3l_verilog_xo3l_verilog.srf
Complete: Compile Process on proj_1|xo3l_verilog

Running: premap (Premap) on proj_1|xo3l_verilog
# Fri Feb 11 19:12:52 2022

premap completed with warnings
# Fri Feb 11 19:12:54 2022

Return Code: 1
Run Time:00h:00m:02s
Complete: Compile on proj_1|xo3l_verilog

Running Flow: map (Map) on proj_1|xo3l_verilog
# Fri Feb 11 19:12:54 2022

Running: fpga_mapper (Map & Optimize) on proj_1|xo3l_verilog
# Fri Feb 11 19:12:54 2022
Copied C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\project\xo3l\verilog\xo3l_verilog\synwork\xo3l_verilog_xo3l_verilog_m.srm to C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\project\xo3l\verilog\xo3l_verilog\xo3l_verilog_xo3l_verilog.srm

fpga_mapper completed with warnings
# Fri Feb 11 19:13:00 2022

Return Code: 1
Run Time:00h:00m:06s
Complete: Map on proj_1|xo3l_verilog
Copied C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\project\xo3l\verilog\xo3l_verilog\xo3l_verilog_xo3l_verilog.srr to C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\project\xo3l\verilog\xo3l_verilog\xo3l_verilog_xo3l_verilog.srf
Complete: Logic Synthesis on proj_1|xo3l_verilog
TCL script complete: "xo3l_verilog_xo3l_verilog_synplify.tcl"
exit status=0
exit status=0
Save changes for project:
C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\project\xo3l\verilog\xo3l_verilog\proj_1.prj
batch mode default:no
