	component nios_system is
		port (
			a_export        : out std_logic_vector(7 downto 0);                     -- export
			clk_clk         : in  std_logic                     := 'X';             -- clk
			leds_export     : out std_logic_vector(7 downto 0);                     -- export
			reset_reset_n   : in  std_logic                     := 'X';             -- reset_n
			switches_export : in  std_logic_vector(7 downto 0)  := (others => 'X'); -- export
			x_export        : out std_logic_vector(31 downto 0)                     -- export
		);
	end component nios_system;

