# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Esercizio_5_3_CronometroIntertempiOnBoard.srcs/sources_1/imports/new/Reg_sp.vhd" \
"../../../../Esercizio_5_3_CronometroIntertempiOnBoard.srcs/sim_1/imports/new/TB_Reg_sp.vhd" \

# Do not sort compile order
nosort
