// Seed: 2244389366
module module_0 (
    output wor  id_0,
    input  tri1 id_1,
    input  wire id_2
    , id_6,
    output wor  id_3,
    input  wire id_4
);
  assign id_0 = id_6;
  assign module_1.id_13 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input wire id_1,
    input wand id_2,
    input wire id_3,
    input tri id_4,
    input supply1 id_5,
    input tri0 id_6,
    output tri id_7,
    output uwire id_8,
    output supply1 id_9,
    input wire id_10,
    input supply1 id_11,
    output uwire id_12,
    input tri1 id_13
    , id_21,
    input tri id_14,
    input wor id_15,
    output wor id_16,
    output wor id_17,
    input supply1 id_18,
    output wire id_19
    , id_22
);
  logic id_23;
  ;
  and primCall (id_7, id_10, id_22, id_15, id_0, id_23, id_14, id_6, id_18, id_13);
  module_0 modCall_1 (
      id_19,
      id_11,
      id_13,
      id_12,
      id_11
  );
endmodule
