Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "D:/project/ISE/project/SimpleOS/test_top_isim_beh.exe" -prj "D:/project/ISE/project/SimpleOS/test_top_beh.prj" "test_top" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "D:/project/ISE/project/SimpleOS/ipcore_dir/dsp.v" into library work
Analyzing Verilog file "D:/project/ISE/project/SimpleOS/src/xor32.v" into library work
Analyzing Verilog file "D:/project/ISE/project/SimpleOS/src/srlv32.v" into library work
Analyzing Verilog file "D:/project/ISE/project/SimpleOS/src/srl32.v" into library work
Analyzing Verilog file "D:/project/ISE/project/SimpleOS/src/sllv32.v" into library work
Analyzing Verilog file "D:/project/ISE/project/SimpleOS/src/sll32.v" into library work
Analyzing Verilog file "D:/project/ISE/project/SimpleOS/src/SignalExt_32.v" into library work
Analyzing Verilog file "D:/project/ISE/project/SimpleOS/src/or_bit_32.v" into library work
Analyzing Verilog file "D:/project/ISE/project/SimpleOS/src/or32.v" into library work
Analyzing Verilog file "D:/project/ISE/project/SimpleOS/src/nor32.v" into library work
Analyzing Verilog file "D:/project/ISE/project/SimpleOS/src/mux16to1_32.v" into library work
Analyzing Verilog file "D:/project/ISE/project/SimpleOS/src/and32.v" into library work
Analyzing Verilog file "D:/project/ISE/project/SimpleOS/src/ADC32.v" into library work
Analyzing Verilog file "D:/project/ISE/project/SimpleOS/src/Regs.v" into library work
Analyzing Verilog file "D:/project/ISE/project/SimpleOS/src/REG32.v" into library work
Analyzing Verilog file "D:/project/ISE/project/SimpleOS/src/mux4to1_5.v" into library work
Analyzing Verilog file "D:/project/ISE/project/SimpleOS/src/mux4to1_32.v" into library work
Analyzing Verilog file "D:/project/ISE/project/SimpleOS/src/mux2to1_32.v" into library work
Analyzing Verilog file "D:/project/ISE/project/SimpleOS/src/MDR_HALF.v" into library work
Analyzing Verilog file "D:/project/ISE/project/SimpleOS/src/MDR_BYTE.v" into library work
Analyzing Verilog file "D:/project/ISE/project/SimpleOS/src/MdrHalfStore.v" into library work
Analyzing Verilog file "D:/project/ISE/project/SimpleOS/src/MdrByteSotre.v" into library work
Analyzing Verilog file "D:/project/ISE/project/SimpleOS/src/Ext_32.v" into library work
Analyzing Verilog file "D:/project/ISE/project/SimpleOS/src/ALU.v" into library work
Analyzing Verilog file "D:/project/ISE/project/SimpleOS/src/vgac.v" into library work
Analyzing Verilog file "D:/project/ISE/project/SimpleOS/src/ROM_127.v" into library work
Analyzing Verilog file "D:/project/ISE/project/SimpleOS/src/ps2_kbd.v" into library work
Analyzing Verilog file "D:/project/ISE/project/SimpleOS/src/parallel2serial.v" into library work
Analyzing Verilog file "D:/project/ISE/project/SimpleOS/src/dec4to16.v" into library work
Analyzing Verilog file "D:/project/ISE/project/SimpleOS/src/data_path.v" into library work
Analyzing Verilog file "D:/project/ISE/project/SimpleOS/src/ctrl.v" into library work
Analyzing Verilog file "D:/project/ISE/project/SimpleOS/src/CP0.v" into library work
Analyzing Verilog file "D:/project/ISE/project/SimpleOS/src/WB_intercon.v" into library work
Analyzing Verilog file "D:/project/ISE/project/SimpleOS/src/vga_display.v" into library work
Analyzing Verilog file "D:/project/ISE/project/SimpleOS/src/uart.v" into library work
Analyzing Verilog file "D:/project/ISE/project/SimpleOS/src/static_ram.v" into library work
Analyzing Verilog file "D:/project/ISE/project/SimpleOS/src/SRAM.v" into library work
Analyzing Verilog file "D:/project/ISE/project/SimpleOS/src/slower.v" into library work
Analyzing Verilog file "D:/project/ISE/project/SimpleOS/src/pause_gen.v" into library work
Analyzing Verilog file "D:/project/ISE/project/SimpleOS/src/muliti_cpu.v" into library work
Analyzing Verilog file "D:/project/ISE/project/SimpleOS/src/keyboard.v" into library work
Analyzing Verilog file "D:/project/ISE/project/SimpleOS/src/display_select.v" into library work
Analyzing Verilog file "D:/project/ISE/project/SimpleOS/src/disk_dev.v" into library work
Analyzing Verilog file "D:/project/ISE/project/SimpleOS/src/disk_addr_gen.v" into library work
Analyzing Verilog file "D:/project/ISE/project/SimpleOS/src/disk.v" into library work
Analyzing Verilog file "D:/project/ISE/project/SimpleOS/src/counter.v" into library work
Analyzing Verilog file "D:/project/ISE/project/SimpleOS/src/btn_scan_sword.v" into library work
Analyzing Verilog file "D:/project/ISE/project/SimpleOS/src/board_disp_sword.v" into library work
Analyzing Verilog file "D:/project/ISE/project/SimpleOS/src/SimpleOS.v" into library work
Analyzing Verilog file "D:/project/ISE/project/SimpleOS/tests/top_test.v" into library work
Analyzing Verilog file "D:/program/ISE/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "D:/project/ISE/project/SimpleOS/tests/top_test.v" Line 65: Port BTN_X0 is not connected to this instance
WARNING:HDLCompiler:1016 - "D:/project/ISE/project/SimpleOS/src/SimpleOS.v" Line 180: Port LOCKED is not connected to this instance
WARNING:HDLCompiler:189 - "D:/project/ISE/project/SimpleOS/src/SimpleOS.v" Line 172: Size mismatch in connection of port <slave_STB>. Formal port size is 8-bit while actual signal size is 17-bit.
WARNING:HDLCompiler:189 - "D:/project/ISE/project/SimpleOS/src/SimpleOS.v" Line 173: Size mismatch in connection of port <slave_ACK>. Formal port size is 8-bit while actual signal size is 17-bit.
WARNING:HDLCompiler:189 - "D:/project/ISE/project/SimpleOS/src/SimpleOS.v" Line 175: Size mismatch in connection of port <slave_DAT_I>. Formal port size is 256-bit while actual signal size is 512-bit.
WARNING:HDLCompiler:189 - "D:/project/ISE/project/SimpleOS/src/SimpleOS.v" Line 233: Size mismatch in connection of port <addra>. Formal port size is 20-bit while actual signal size is 30-bit.
WARNING:HDLCompiler:189 - "D:/project/ISE/project/SimpleOS/src/SimpleOS.v" Line 236: Size mismatch in connection of port <douta>. Formal port size is 48-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:/project/ISE/project/SimpleOS/src/SimpleOS.v" Line 391: Size mismatch in connection of port <data3>. Formal port size is 32-bit while actual signal size is 6-bit.
WARNING:HDLCompiler:189 - "D:/project/ISE/project/SimpleOS/src/SimpleOS.v" Line 394: Size mismatch in connection of port <data6>. Formal port size is 32-bit while actual signal size is 9-bit.
WARNING:HDLCompiler:1330 - "function.vh" Line 1: Function GET_WIDTH has no return value assignment
Completed static elaboration
Compiling module WB_intercon
Compiling module IBUFG
Compiling module MMCME2_ADV(CLKOUT1_DIVIDE=16,CLK...
Compiling module BUFG
Compiling module dsp
Compiling module slower
Compiling module dec4to16
Compiling module ctrl
Compiling module VCC
Compiling module GND
Compiling module REG32
Compiling module MDR_BYTE
Compiling module MDR_HALF
Compiling module MdrByteStore
Compiling module MdrHalfStore
Compiling module mux4to1_32
Compiling module mux4to1_5
Compiling module mux2to1_32
Compiling module Regs
Compiling module ADC32
Compiling module mux16to1_32
Compiling module and32
Compiling module or32
Compiling module xor32
Compiling module nor32
Compiling module srl32
Compiling module sll32
Compiling module srlv32
Compiling module sllv32
Compiling module or_bit_32
Compiling module SignalExt_32
Compiling module ALU
Compiling module Ext_32
Compiling module data_path
Compiling module CP0
Compiling module Muliti_CPU
Compiling module ROM_127
Compiling module SRAM
Compiling module static_ram
Compiling module vgac
Compiling module vga_display
Compiling module counter_default
Compiling module disk
Compiling module disk_dev
Compiling module uart_default
Compiling module ps2_kbd
Compiling module keyboard
Compiling module display_select
Compiling module parallel2serial(P_CLK_FREQ=100,S...
Compiling module parallel2serial(P_CLK_FREQ=100,S...
Compiling module board_disp_sword_default
Compiling module btn_scan_sword_default
Compiling module pause_gen
Compiling module disk_addr_gen
Compiling module SimpleOS
Compiling module test_top
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 57 Verilog Units
Built simulation executable D:/project/ISE/project/SimpleOS/test_top_isim_beh.exe
Fuse Memory Usage: 44532 KB
Fuse CPU Usage: 4077 ms
