
stm32f405-m24m01.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004a5c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002e8  08004bec  08004bec  00014bec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004ed4  08004ed4  00020068  2**0
                  CONTENTS
  4 .ARM          00000008  08004ed4  08004ed4  00014ed4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004edc  08004edc  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004edc  08004edc  00014edc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004ee0  08004ee0  00014ee0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  08004ee4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020068  2**0
                  CONTENTS
 10 .bss          00000614  20000068  20000068  00020068  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000067c  2000067c  00020068  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY
 14 .debug_info   0000b214  00000000  00000000  000200db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00001a91  00000000  00000000  0002b2ef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000a00  00000000  00000000  0002cd80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 000007ca  00000000  00000000  0002d780  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0001fc27  00000000  00000000  0002df4a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0000cc9e  00000000  00000000  0004db71  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000bc3a8  00000000  00000000  0005a80f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00003110  00000000  00000000  00116bb8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000063  00000000  00000000  00119cc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000068 	.word	0x20000068
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08004bd4 	.word	0x08004bd4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000006c 	.word	0x2000006c
 80001cc:	08004bd4 	.word	0x08004bd4

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000280:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000284:	f000 b970 	b.w	8000568 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9e08      	ldr	r6, [sp, #32]
 80002a6:	460d      	mov	r5, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	460f      	mov	r7, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4694      	mov	ip, r2
 80002b4:	d965      	bls.n	8000382 <__udivmoddi4+0xe2>
 80002b6:	fab2 f382 	clz	r3, r2
 80002ba:	b143      	cbz	r3, 80002ce <__udivmoddi4+0x2e>
 80002bc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002c0:	f1c3 0220 	rsb	r2, r3, #32
 80002c4:	409f      	lsls	r7, r3
 80002c6:	fa20 f202 	lsr.w	r2, r0, r2
 80002ca:	4317      	orrs	r7, r2
 80002cc:	409c      	lsls	r4, r3
 80002ce:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002d2:	fa1f f58c 	uxth.w	r5, ip
 80002d6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002da:	0c22      	lsrs	r2, r4, #16
 80002dc:	fb0e 7711 	mls	r7, lr, r1, r7
 80002e0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002e4:	fb01 f005 	mul.w	r0, r1, r5
 80002e8:	4290      	cmp	r0, r2
 80002ea:	d90a      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ec:	eb1c 0202 	adds.w	r2, ip, r2
 80002f0:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 80002f4:	f080 811c 	bcs.w	8000530 <__udivmoddi4+0x290>
 80002f8:	4290      	cmp	r0, r2
 80002fa:	f240 8119 	bls.w	8000530 <__udivmoddi4+0x290>
 80002fe:	3902      	subs	r1, #2
 8000300:	4462      	add	r2, ip
 8000302:	1a12      	subs	r2, r2, r0
 8000304:	b2a4      	uxth	r4, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000312:	fb00 f505 	mul.w	r5, r0, r5
 8000316:	42a5      	cmp	r5, r4
 8000318:	d90a      	bls.n	8000330 <__udivmoddi4+0x90>
 800031a:	eb1c 0404 	adds.w	r4, ip, r4
 800031e:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000322:	f080 8107 	bcs.w	8000534 <__udivmoddi4+0x294>
 8000326:	42a5      	cmp	r5, r4
 8000328:	f240 8104 	bls.w	8000534 <__udivmoddi4+0x294>
 800032c:	4464      	add	r4, ip
 800032e:	3802      	subs	r0, #2
 8000330:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000334:	1b64      	subs	r4, r4, r5
 8000336:	2100      	movs	r1, #0
 8000338:	b11e      	cbz	r6, 8000342 <__udivmoddi4+0xa2>
 800033a:	40dc      	lsrs	r4, r3
 800033c:	2300      	movs	r3, #0
 800033e:	e9c6 4300 	strd	r4, r3, [r6]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d908      	bls.n	800035c <__udivmoddi4+0xbc>
 800034a:	2e00      	cmp	r6, #0
 800034c:	f000 80ed 	beq.w	800052a <__udivmoddi4+0x28a>
 8000350:	2100      	movs	r1, #0
 8000352:	e9c6 0500 	strd	r0, r5, [r6]
 8000356:	4608      	mov	r0, r1
 8000358:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035c:	fab3 f183 	clz	r1, r3
 8000360:	2900      	cmp	r1, #0
 8000362:	d149      	bne.n	80003f8 <__udivmoddi4+0x158>
 8000364:	42ab      	cmp	r3, r5
 8000366:	d302      	bcc.n	800036e <__udivmoddi4+0xce>
 8000368:	4282      	cmp	r2, r0
 800036a:	f200 80f8 	bhi.w	800055e <__udivmoddi4+0x2be>
 800036e:	1a84      	subs	r4, r0, r2
 8000370:	eb65 0203 	sbc.w	r2, r5, r3
 8000374:	2001      	movs	r0, #1
 8000376:	4617      	mov	r7, r2
 8000378:	2e00      	cmp	r6, #0
 800037a:	d0e2      	beq.n	8000342 <__udivmoddi4+0xa2>
 800037c:	e9c6 4700 	strd	r4, r7, [r6]
 8000380:	e7df      	b.n	8000342 <__udivmoddi4+0xa2>
 8000382:	b902      	cbnz	r2, 8000386 <__udivmoddi4+0xe6>
 8000384:	deff      	udf	#255	; 0xff
 8000386:	fab2 f382 	clz	r3, r2
 800038a:	2b00      	cmp	r3, #0
 800038c:	f040 8090 	bne.w	80004b0 <__udivmoddi4+0x210>
 8000390:	1a8a      	subs	r2, r1, r2
 8000392:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000396:	fa1f fe8c 	uxth.w	lr, ip
 800039a:	2101      	movs	r1, #1
 800039c:	fbb2 f5f7 	udiv	r5, r2, r7
 80003a0:	fb07 2015 	mls	r0, r7, r5, r2
 80003a4:	0c22      	lsrs	r2, r4, #16
 80003a6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003aa:	fb0e f005 	mul.w	r0, lr, r5
 80003ae:	4290      	cmp	r0, r2
 80003b0:	d908      	bls.n	80003c4 <__udivmoddi4+0x124>
 80003b2:	eb1c 0202 	adds.w	r2, ip, r2
 80003b6:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 80003ba:	d202      	bcs.n	80003c2 <__udivmoddi4+0x122>
 80003bc:	4290      	cmp	r0, r2
 80003be:	f200 80cb 	bhi.w	8000558 <__udivmoddi4+0x2b8>
 80003c2:	4645      	mov	r5, r8
 80003c4:	1a12      	subs	r2, r2, r0
 80003c6:	b2a4      	uxth	r4, r4
 80003c8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003cc:	fb07 2210 	mls	r2, r7, r0, r2
 80003d0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003d4:	fb0e fe00 	mul.w	lr, lr, r0
 80003d8:	45a6      	cmp	lr, r4
 80003da:	d908      	bls.n	80003ee <__udivmoddi4+0x14e>
 80003dc:	eb1c 0404 	adds.w	r4, ip, r4
 80003e0:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 80003e4:	d202      	bcs.n	80003ec <__udivmoddi4+0x14c>
 80003e6:	45a6      	cmp	lr, r4
 80003e8:	f200 80bb 	bhi.w	8000562 <__udivmoddi4+0x2c2>
 80003ec:	4610      	mov	r0, r2
 80003ee:	eba4 040e 	sub.w	r4, r4, lr
 80003f2:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 80003f6:	e79f      	b.n	8000338 <__udivmoddi4+0x98>
 80003f8:	f1c1 0720 	rsb	r7, r1, #32
 80003fc:	408b      	lsls	r3, r1
 80003fe:	fa22 fc07 	lsr.w	ip, r2, r7
 8000402:	ea4c 0c03 	orr.w	ip, ip, r3
 8000406:	fa05 f401 	lsl.w	r4, r5, r1
 800040a:	fa20 f307 	lsr.w	r3, r0, r7
 800040e:	40fd      	lsrs	r5, r7
 8000410:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000414:	4323      	orrs	r3, r4
 8000416:	fbb5 f8f9 	udiv	r8, r5, r9
 800041a:	fa1f fe8c 	uxth.w	lr, ip
 800041e:	fb09 5518 	mls	r5, r9, r8, r5
 8000422:	0c1c      	lsrs	r4, r3, #16
 8000424:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000428:	fb08 f50e 	mul.w	r5, r8, lr
 800042c:	42a5      	cmp	r5, r4
 800042e:	fa02 f201 	lsl.w	r2, r2, r1
 8000432:	fa00 f001 	lsl.w	r0, r0, r1
 8000436:	d90b      	bls.n	8000450 <__udivmoddi4+0x1b0>
 8000438:	eb1c 0404 	adds.w	r4, ip, r4
 800043c:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000440:	f080 8088 	bcs.w	8000554 <__udivmoddi4+0x2b4>
 8000444:	42a5      	cmp	r5, r4
 8000446:	f240 8085 	bls.w	8000554 <__udivmoddi4+0x2b4>
 800044a:	f1a8 0802 	sub.w	r8, r8, #2
 800044e:	4464      	add	r4, ip
 8000450:	1b64      	subs	r4, r4, r5
 8000452:	b29d      	uxth	r5, r3
 8000454:	fbb4 f3f9 	udiv	r3, r4, r9
 8000458:	fb09 4413 	mls	r4, r9, r3, r4
 800045c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000460:	fb03 fe0e 	mul.w	lr, r3, lr
 8000464:	45a6      	cmp	lr, r4
 8000466:	d908      	bls.n	800047a <__udivmoddi4+0x1da>
 8000468:	eb1c 0404 	adds.w	r4, ip, r4
 800046c:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 8000470:	d26c      	bcs.n	800054c <__udivmoddi4+0x2ac>
 8000472:	45a6      	cmp	lr, r4
 8000474:	d96a      	bls.n	800054c <__udivmoddi4+0x2ac>
 8000476:	3b02      	subs	r3, #2
 8000478:	4464      	add	r4, ip
 800047a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800047e:	fba3 9502 	umull	r9, r5, r3, r2
 8000482:	eba4 040e 	sub.w	r4, r4, lr
 8000486:	42ac      	cmp	r4, r5
 8000488:	46c8      	mov	r8, r9
 800048a:	46ae      	mov	lr, r5
 800048c:	d356      	bcc.n	800053c <__udivmoddi4+0x29c>
 800048e:	d053      	beq.n	8000538 <__udivmoddi4+0x298>
 8000490:	b156      	cbz	r6, 80004a8 <__udivmoddi4+0x208>
 8000492:	ebb0 0208 	subs.w	r2, r0, r8
 8000496:	eb64 040e 	sbc.w	r4, r4, lr
 800049a:	fa04 f707 	lsl.w	r7, r4, r7
 800049e:	40ca      	lsrs	r2, r1
 80004a0:	40cc      	lsrs	r4, r1
 80004a2:	4317      	orrs	r7, r2
 80004a4:	e9c6 7400 	strd	r7, r4, [r6]
 80004a8:	4618      	mov	r0, r3
 80004aa:	2100      	movs	r1, #0
 80004ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004b0:	f1c3 0120 	rsb	r1, r3, #32
 80004b4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004b8:	fa20 f201 	lsr.w	r2, r0, r1
 80004bc:	fa25 f101 	lsr.w	r1, r5, r1
 80004c0:	409d      	lsls	r5, r3
 80004c2:	432a      	orrs	r2, r5
 80004c4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004c8:	fa1f fe8c 	uxth.w	lr, ip
 80004cc:	fbb1 f0f7 	udiv	r0, r1, r7
 80004d0:	fb07 1510 	mls	r5, r7, r0, r1
 80004d4:	0c11      	lsrs	r1, r2, #16
 80004d6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004da:	fb00 f50e 	mul.w	r5, r0, lr
 80004de:	428d      	cmp	r5, r1
 80004e0:	fa04 f403 	lsl.w	r4, r4, r3
 80004e4:	d908      	bls.n	80004f8 <__udivmoddi4+0x258>
 80004e6:	eb1c 0101 	adds.w	r1, ip, r1
 80004ea:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 80004ee:	d22f      	bcs.n	8000550 <__udivmoddi4+0x2b0>
 80004f0:	428d      	cmp	r5, r1
 80004f2:	d92d      	bls.n	8000550 <__udivmoddi4+0x2b0>
 80004f4:	3802      	subs	r0, #2
 80004f6:	4461      	add	r1, ip
 80004f8:	1b49      	subs	r1, r1, r5
 80004fa:	b292      	uxth	r2, r2
 80004fc:	fbb1 f5f7 	udiv	r5, r1, r7
 8000500:	fb07 1115 	mls	r1, r7, r5, r1
 8000504:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000508:	fb05 f10e 	mul.w	r1, r5, lr
 800050c:	4291      	cmp	r1, r2
 800050e:	d908      	bls.n	8000522 <__udivmoddi4+0x282>
 8000510:	eb1c 0202 	adds.w	r2, ip, r2
 8000514:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000518:	d216      	bcs.n	8000548 <__udivmoddi4+0x2a8>
 800051a:	4291      	cmp	r1, r2
 800051c:	d914      	bls.n	8000548 <__udivmoddi4+0x2a8>
 800051e:	3d02      	subs	r5, #2
 8000520:	4462      	add	r2, ip
 8000522:	1a52      	subs	r2, r2, r1
 8000524:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000528:	e738      	b.n	800039c <__udivmoddi4+0xfc>
 800052a:	4631      	mov	r1, r6
 800052c:	4630      	mov	r0, r6
 800052e:	e708      	b.n	8000342 <__udivmoddi4+0xa2>
 8000530:	4639      	mov	r1, r7
 8000532:	e6e6      	b.n	8000302 <__udivmoddi4+0x62>
 8000534:	4610      	mov	r0, r2
 8000536:	e6fb      	b.n	8000330 <__udivmoddi4+0x90>
 8000538:	4548      	cmp	r0, r9
 800053a:	d2a9      	bcs.n	8000490 <__udivmoddi4+0x1f0>
 800053c:	ebb9 0802 	subs.w	r8, r9, r2
 8000540:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000544:	3b01      	subs	r3, #1
 8000546:	e7a3      	b.n	8000490 <__udivmoddi4+0x1f0>
 8000548:	4645      	mov	r5, r8
 800054a:	e7ea      	b.n	8000522 <__udivmoddi4+0x282>
 800054c:	462b      	mov	r3, r5
 800054e:	e794      	b.n	800047a <__udivmoddi4+0x1da>
 8000550:	4640      	mov	r0, r8
 8000552:	e7d1      	b.n	80004f8 <__udivmoddi4+0x258>
 8000554:	46d0      	mov	r8, sl
 8000556:	e77b      	b.n	8000450 <__udivmoddi4+0x1b0>
 8000558:	3d02      	subs	r5, #2
 800055a:	4462      	add	r2, ip
 800055c:	e732      	b.n	80003c4 <__udivmoddi4+0x124>
 800055e:	4608      	mov	r0, r1
 8000560:	e70a      	b.n	8000378 <__udivmoddi4+0xd8>
 8000562:	4464      	add	r4, ip
 8000564:	3802      	subs	r0, #2
 8000566:	e742      	b.n	80003ee <__udivmoddi4+0x14e>

08000568 <__aeabi_idiv0>:
 8000568:	4770      	bx	lr
 800056a:	bf00      	nop

0800056c <_write>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

// Send printf to uart1
int _write(int fd, char *ptr, int len) {
 800056c:	b580      	push	{r7, lr}
 800056e:	b086      	sub	sp, #24
 8000570:	af00      	add	r7, sp, #0
 8000572:	60f8      	str	r0, [r7, #12]
 8000574:	60b9      	str	r1, [r7, #8]
 8000576:	607a      	str	r2, [r7, #4]
    HAL_StatusTypeDef hstatus;

    if (fd == 1 || fd == 2) {
 8000578:	68fb      	ldr	r3, [r7, #12]
 800057a:	2b01      	cmp	r3, #1
 800057c:	d002      	beq.n	8000584 <_write+0x18>
 800057e:	68fb      	ldr	r3, [r7, #12]
 8000580:	2b02      	cmp	r3, #2
 8000582:	d111      	bne.n	80005a8 <_write+0x3c>
        hstatus = HAL_UART_Transmit(&huart1, (uint8_t*) ptr, len, HAL_MAX_DELAY);
 8000584:	687b      	ldr	r3, [r7, #4]
 8000586:	b29a      	uxth	r2, r3
 8000588:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800058c:	68b9      	ldr	r1, [r7, #8]
 800058e:	4809      	ldr	r0, [pc, #36]	; (80005b4 <_write+0x48>)
 8000590:	f002 fe5d 	bl	800324e <HAL_UART_Transmit>
 8000594:	4603      	mov	r3, r0
 8000596:	75fb      	strb	r3, [r7, #23]
        if (hstatus == HAL_OK)
 8000598:	7dfb      	ldrb	r3, [r7, #23]
 800059a:	2b00      	cmp	r3, #0
 800059c:	d101      	bne.n	80005a2 <_write+0x36>
            return len;
 800059e:	687b      	ldr	r3, [r7, #4]
 80005a0:	e004      	b.n	80005ac <_write+0x40>
        else
            return -1;
 80005a2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80005a6:	e001      	b.n	80005ac <_write+0x40>
    }
    return -1;
 80005a8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80005ac:	4618      	mov	r0, r3
 80005ae:	3718      	adds	r7, #24
 80005b0:	46bd      	mov	sp, r7
 80005b2:	bd80      	pop	{r7, pc}
 80005b4:	200000d8 	.word	0x200000d8

080005b8 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 80005b8:	b480      	push	{r7}
 80005ba:	b083      	sub	sp, #12
 80005bc:	af00      	add	r7, sp, #0
 80005be:	4603      	mov	r3, r0
 80005c0:	80fb      	strh	r3, [r7, #6]
    if (GPIO_Pin == BTN_Pin) // If the button
 80005c2:	88fb      	ldrh	r3, [r7, #6]
 80005c4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80005c8:	d102      	bne.n	80005d0 <HAL_GPIO_EXTI_Callback+0x18>
    {
        do_action = 1;
 80005ca:	4b04      	ldr	r3, [pc, #16]	; (80005dc <HAL_GPIO_EXTI_Callback+0x24>)
 80005cc:	2201      	movs	r2, #1
 80005ce:	701a      	strb	r2, [r3, #0]
    }
}
 80005d0:	bf00      	nop
 80005d2:	370c      	adds	r7, #12
 80005d4:	46bd      	mov	sp, r7
 80005d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005da:	4770      	bx	lr
 80005dc:	20000524 	.word	0x20000524

080005e0 <dump_buf>:

void dump_buf(uint8_t *buf, uint32_t size) {
 80005e0:	b580      	push	{r7, lr}
 80005e2:	b084      	sub	sp, #16
 80005e4:	af00      	add	r7, sp, #0
 80005e6:	6078      	str	r0, [r7, #4]
 80005e8:	6039      	str	r1, [r7, #0]
    for (uint32_t i = 0; i < size; ++i) {
 80005ea:	2300      	movs	r3, #0
 80005ec:	60fb      	str	r3, [r7, #12]
 80005ee:	e01c      	b.n	800062a <dump_buf+0x4a>
        if (i % 16 == 0) {
 80005f0:	68fb      	ldr	r3, [r7, #12]
 80005f2:	f003 030f 	and.w	r3, r3, #15
 80005f6:	2b00      	cmp	r3, #0
 80005f8:	d103      	bne.n	8000602 <dump_buf+0x22>
            printf("0x%08lx: ", i);
 80005fa:	68f9      	ldr	r1, [r7, #12]
 80005fc:	480f      	ldr	r0, [pc, #60]	; (800063c <dump_buf+0x5c>)
 80005fe:	f003 fc39 	bl	8003e74 <iprintf>
        }
        printf("%02x ", buf[i]);
 8000602:	687a      	ldr	r2, [r7, #4]
 8000604:	68fb      	ldr	r3, [r7, #12]
 8000606:	4413      	add	r3, r2
 8000608:	781b      	ldrb	r3, [r3, #0]
 800060a:	4619      	mov	r1, r3
 800060c:	480c      	ldr	r0, [pc, #48]	; (8000640 <dump_buf+0x60>)
 800060e:	f003 fc31 	bl	8003e74 <iprintf>
        if ((i + 1) % 16 == 0)
 8000612:	68fb      	ldr	r3, [r7, #12]
 8000614:	3301      	adds	r3, #1
 8000616:	f003 030f 	and.w	r3, r3, #15
 800061a:	2b00      	cmp	r3, #0
 800061c:	d102      	bne.n	8000624 <dump_buf+0x44>
            printf("\n");
 800061e:	200a      	movs	r0, #10
 8000620:	f003 fc3a 	bl	8003e98 <putchar>
    for (uint32_t i = 0; i < size; ++i) {
 8000624:	68fb      	ldr	r3, [r7, #12]
 8000626:	3301      	adds	r3, #1
 8000628:	60fb      	str	r3, [r7, #12]
 800062a:	68fa      	ldr	r2, [r7, #12]
 800062c:	683b      	ldr	r3, [r7, #0]
 800062e:	429a      	cmp	r2, r3
 8000630:	d3de      	bcc.n	80005f0 <dump_buf+0x10>
    }
}
 8000632:	bf00      	nop
 8000634:	bf00      	nop
 8000636:	3710      	adds	r7, #16
 8000638:	46bd      	mov	sp, r7
 800063a:	bd80      	pop	{r7, pc}
 800063c:	08004bec 	.word	0x08004bec
 8000640:	08004bf8 	.word	0x08004bf8

08000644 <fill_buffer>:

void fill_buffer(uint8_t *buf, uint32_t size, uint8_t type) {
 8000644:	b580      	push	{r7, lr}
 8000646:	b086      	sub	sp, #24
 8000648:	af00      	add	r7, sp, #0
 800064a:	60f8      	str	r0, [r7, #12]
 800064c:	60b9      	str	r1, [r7, #8]
 800064e:	4613      	mov	r3, r2
 8000650:	71fb      	strb	r3, [r7, #7]
    switch (type) {
 8000652:	79fb      	ldrb	r3, [r7, #7]
 8000654:	2b03      	cmp	r3, #3
 8000656:	d82e      	bhi.n	80006b6 <fill_buffer+0x72>
 8000658:	a201      	add	r2, pc, #4	; (adr r2, 8000660 <fill_buffer+0x1c>)
 800065a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800065e:	bf00      	nop
 8000660:	08000671 	.word	0x08000671
 8000664:	0800067d 	.word	0x0800067d
 8000668:	08000689 	.word	0x08000689
 800066c:	08000695 	.word	0x08000695
    case 0:
        memset(buf, 0x00, size);
 8000670:	68ba      	ldr	r2, [r7, #8]
 8000672:	2100      	movs	r1, #0
 8000674:	68f8      	ldr	r0, [r7, #12]
 8000676:	f003 fc5a 	bl	8003f2e <memset>
        break;
 800067a:	e01c      	b.n	80006b6 <fill_buffer+0x72>
    case 1:
        memset(buf, 0xff, size);
 800067c:	68ba      	ldr	r2, [r7, #8]
 800067e:	21ff      	movs	r1, #255	; 0xff
 8000680:	68f8      	ldr	r0, [r7, #12]
 8000682:	f003 fc54 	bl	8003f2e <memset>
        break;
 8000686:	e016      	b.n	80006b6 <fill_buffer+0x72>
    case 2:
        memset(buf, 0xaa, size);
 8000688:	68ba      	ldr	r2, [r7, #8]
 800068a:	21aa      	movs	r1, #170	; 0xaa
 800068c:	68f8      	ldr	r0, [r7, #12]
 800068e:	f003 fc4e 	bl	8003f2e <memset>
        break;
 8000692:	e010      	b.n	80006b6 <fill_buffer+0x72>
    case 3:
        for (uint32_t i = 0; i < size; ++i) {
 8000694:	2300      	movs	r3, #0
 8000696:	617b      	str	r3, [r7, #20]
 8000698:	e008      	b.n	80006ac <fill_buffer+0x68>
            buf[i] = (uint8_t)i;
 800069a:	68fa      	ldr	r2, [r7, #12]
 800069c:	697b      	ldr	r3, [r7, #20]
 800069e:	4413      	add	r3, r2
 80006a0:	697a      	ldr	r2, [r7, #20]
 80006a2:	b2d2      	uxtb	r2, r2
 80006a4:	701a      	strb	r2, [r3, #0]
        for (uint32_t i = 0; i < size; ++i) {
 80006a6:	697b      	ldr	r3, [r7, #20]
 80006a8:	3301      	adds	r3, #1
 80006aa:	617b      	str	r3, [r7, #20]
 80006ac:	697a      	ldr	r2, [r7, #20]
 80006ae:	68bb      	ldr	r3, [r7, #8]
 80006b0:	429a      	cmp	r2, r3
 80006b2:	d3f2      	bcc.n	800069a <fill_buffer+0x56>
        }
        break;
 80006b4:	bf00      	nop
    }
}
 80006b6:	bf00      	nop
 80006b8:	3718      	adds	r7, #24
 80006ba:	46bd      	mov	sp, r7
 80006bc:	bd80      	pop	{r7, pc}
 80006be:	bf00      	nop

080006c0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006c0:	b580      	push	{r7, lr}
 80006c2:	b084      	sub	sp, #16
 80006c4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006c6:	f000 fc61 	bl	8000f8c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006ca:	f000 f985 	bl	80009d8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006ce:	f000 fa43 	bl	8000b58 <MX_GPIO_Init>
  MX_I2C1_Init();
 80006d2:	f000 f9e9 	bl	8000aa8 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 80006d6:	f000 fa15 	bl	8000b04 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  DBG("\n\n\n--------\nStarting");
 80006da:	48b3      	ldr	r0, [pc, #716]	; (80009a8 <main+0x2e8>)
 80006dc:	f003 fbca 	bl	8003e74 <iprintf>
 80006e0:	200a      	movs	r0, #10
 80006e2:	f003 fbd9 	bl	8003e98 <putchar>

  // Wait a few ms to get ready
  HAL_Delay(10);
 80006e6:	200a      	movs	r0, #10
 80006e8:	f000 fcc2 	bl	8001070 <HAL_Delay>

  DBG("Scanning I2C bus:");
 80006ec:	48af      	ldr	r0, [pc, #700]	; (80009ac <main+0x2ec>)
 80006ee:	f003 fbc1 	bl	8003e74 <iprintf>
 80006f2:	200a      	movs	r0, #10
 80006f4:	f003 fbd0 	bl	8003e98 <putchar>
  // Go through all possible i2c addresses
  for (uint8_t i = 0; i < 128; i++) {
 80006f8:	2300      	movs	r3, #0
 80006fa:	73fb      	strb	r3, [r7, #15]
 80006fc:	e023      	b.n	8000746 <main+0x86>

      if (HAL_I2C_IsDeviceReady(&hi2c1, (uint16_t) (i << 1), 3, 100) == HAL_OK) {
 80006fe:	7bfb      	ldrb	r3, [r7, #15]
 8000700:	b29b      	uxth	r3, r3
 8000702:	005b      	lsls	r3, r3, #1
 8000704:	b299      	uxth	r1, r3
 8000706:	2364      	movs	r3, #100	; 0x64
 8000708:	2203      	movs	r2, #3
 800070a:	48a9      	ldr	r0, [pc, #676]	; (80009b0 <main+0x2f0>)
 800070c:	f001 fc32 	bl	8001f74 <HAL_I2C_IsDeviceReady>
 8000710:	4603      	mov	r3, r0
 8000712:	2b00      	cmp	r3, #0
 8000714:	d105      	bne.n	8000722 <main+0x62>
          // We got an ack
          printf("%2x ", i);
 8000716:	7bfb      	ldrb	r3, [r7, #15]
 8000718:	4619      	mov	r1, r3
 800071a:	48a6      	ldr	r0, [pc, #664]	; (80009b4 <main+0x2f4>)
 800071c:	f003 fbaa 	bl	8003e74 <iprintf>
 8000720:	e002      	b.n	8000728 <main+0x68>
      } else {
          printf("-- ");
 8000722:	48a5      	ldr	r0, [pc, #660]	; (80009b8 <main+0x2f8>)
 8000724:	f003 fba6 	bl	8003e74 <iprintf>
      }

      if (i > 0 && (i + 1) % 16 == 0)
 8000728:	7bfb      	ldrb	r3, [r7, #15]
 800072a:	2b00      	cmp	r3, #0
 800072c:	d008      	beq.n	8000740 <main+0x80>
 800072e:	7bfb      	ldrb	r3, [r7, #15]
 8000730:	3301      	adds	r3, #1
 8000732:	f003 030f 	and.w	r3, r3, #15
 8000736:	2b00      	cmp	r3, #0
 8000738:	d102      	bne.n	8000740 <main+0x80>
          printf("\n");
 800073a:	200a      	movs	r0, #10
 800073c:	f003 fbac 	bl	8003e98 <putchar>
  for (uint8_t i = 0; i < 128; i++) {
 8000740:	7bfb      	ldrb	r3, [r7, #15]
 8000742:	3301      	adds	r3, #1
 8000744:	73fb      	strb	r3, [r7, #15]
 8000746:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800074a:	2b00      	cmp	r3, #0
 800074c:	dad7      	bge.n	80006fe <main+0x3e>

  }

  printf("\n");
 800074e:	200a      	movs	r0, #10
 8000750:	f003 fba2 	bl	8003e98 <putchar>

  if (m24cxx_init(&m24cxx, &hi2c1, 0x50) != M24CXX_Ok) {
 8000754:	2250      	movs	r2, #80	; 0x50
 8000756:	4996      	ldr	r1, [pc, #600]	; (80009b0 <main+0x2f0>)
 8000758:	4898      	ldr	r0, [pc, #608]	; (80009bc <main+0x2fc>)
 800075a:	f003 f8ed 	bl	8003938 <m24cxx_init>
 800075e:	4603      	mov	r3, r0
 8000760:	2b00      	cmp	r3, #0
 8000762:	d007      	beq.n	8000774 <main+0xb4>
      DBG("M24CXX Failed to initialize");
 8000764:	4896      	ldr	r0, [pc, #600]	; (80009c0 <main+0x300>)
 8000766:	f003 fb85 	bl	8003e74 <iprintf>
 800076a:	200a      	movs	r0, #10
 800076c:	f003 fb94 	bl	8003e98 <putchar>
      Error_Handler();
 8000770:	f000 fa58 	bl	8000c24 <Error_Handler>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  uint32_t now = 0, last_blink = 0;
 8000774:	2300      	movs	r3, #0
 8000776:	607b      	str	r3, [r7, #4]
 8000778:	2300      	movs	r3, #0
 800077a:	60bb      	str	r3, [r7, #8]

  while (1)
  {
      now = HAL_GetTick();
 800077c:	f000 fc6c 	bl	8001058 <HAL_GetTick>
 8000780:	6078      	str	r0, [r7, #4]

      if (now - last_blink >= 500) {
 8000782:	687a      	ldr	r2, [r7, #4]
 8000784:	68bb      	ldr	r3, [r7, #8]
 8000786:	1ad3      	subs	r3, r2, r3
 8000788:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800078c:	d305      	bcc.n	800079a <main+0xda>
          HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 800078e:	2110      	movs	r1, #16
 8000790:	488c      	ldr	r0, [pc, #560]	; (80009c4 <main+0x304>)
 8000792:	f000 ff58 	bl	8001646 <HAL_GPIO_TogglePin>
          last_blink = now;
 8000796:	687b      	ldr	r3, [r7, #4]
 8000798:	60bb      	str	r3, [r7, #8]
      }

      if (do_action) {
 800079a:	4b8b      	ldr	r3, [pc, #556]	; (80009c8 <main+0x308>)
 800079c:	781b      	ldrb	r3, [r3, #0]
 800079e:	2b00      	cmp	r3, #0
 80007a0:	d0ec      	beq.n	800077c <main+0xbc>
          do_action = 0;
 80007a2:	4b89      	ldr	r3, [pc, #548]	; (80009c8 <main+0x308>)
 80007a4:	2200      	movs	r2, #0
 80007a6:	701a      	strb	r2, [r3, #0]
          DBG("Do action!");
 80007a8:	4888      	ldr	r0, [pc, #544]	; (80009cc <main+0x30c>)
 80007aa:	f003 fb63 	bl	8003e74 <iprintf>
 80007ae:	200a      	movs	r0, #10
 80007b0:	f003 fb72 	bl	8003e98 <putchar>

          if (m24cxx_read(&m24cxx, 0x0, (uint8_t*) &buf, sizeof(buf)) != M24CXX_Ok) {
 80007b4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80007b8:	4a85      	ldr	r2, [pc, #532]	; (80009d0 <main+0x310>)
 80007ba:	2100      	movs	r1, #0
 80007bc:	487f      	ldr	r0, [pc, #508]	; (80009bc <main+0x2fc>)
 80007be:	f003 f919 	bl	80039f4 <m24cxx_read>
 80007c2:	4603      	mov	r3, r0
 80007c4:	2b00      	cmp	r3, #0
 80007c6:	d007      	beq.n	80007d8 <main+0x118>
              DBG("Returned err");
 80007c8:	4882      	ldr	r0, [pc, #520]	; (80009d4 <main+0x314>)
 80007ca:	f003 fb53 	bl	8003e74 <iprintf>
 80007ce:	200a      	movs	r0, #10
 80007d0:	f003 fb62 	bl	8003e98 <putchar>
              Error_Handler();
 80007d4:	f000 fa26 	bl	8000c24 <Error_Handler>
          }

          dump_buf(buf, sizeof(buf));
 80007d8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80007dc:	487c      	ldr	r0, [pc, #496]	; (80009d0 <main+0x310>)
 80007de:	f7ff feff 	bl	80005e0 <dump_buf>

          fill_buffer(buf, sizeof(buf), 0);
 80007e2:	2200      	movs	r2, #0
 80007e4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80007e8:	4879      	ldr	r0, [pc, #484]	; (80009d0 <main+0x310>)
 80007ea:	f7ff ff2b 	bl	8000644 <fill_buffer>

          if (m24cxx_write(&m24cxx, 0x0, (uint8_t*) &buf, sizeof(buf)) != M24CXX_Ok) {
 80007ee:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80007f2:	4a77      	ldr	r2, [pc, #476]	; (80009d0 <main+0x310>)
 80007f4:	2100      	movs	r1, #0
 80007f6:	4871      	ldr	r0, [pc, #452]	; (80009bc <main+0x2fc>)
 80007f8:	f003 f994 	bl	8003b24 <m24cxx_write>
 80007fc:	4603      	mov	r3, r0
 80007fe:	2b00      	cmp	r3, #0
 8000800:	d007      	beq.n	8000812 <main+0x152>
              DBG("Returned err");
 8000802:	4874      	ldr	r0, [pc, #464]	; (80009d4 <main+0x314>)
 8000804:	f003 fb36 	bl	8003e74 <iprintf>
 8000808:	200a      	movs	r0, #10
 800080a:	f003 fb45 	bl	8003e98 <putchar>
              Error_Handler();
 800080e:	f000 fa09 	bl	8000c24 <Error_Handler>
          }

          if (m24cxx_read(&m24cxx, 0x0, (uint8_t*) &buf, sizeof(buf)) != M24CXX_Ok) {
 8000812:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000816:	4a6e      	ldr	r2, [pc, #440]	; (80009d0 <main+0x310>)
 8000818:	2100      	movs	r1, #0
 800081a:	4868      	ldr	r0, [pc, #416]	; (80009bc <main+0x2fc>)
 800081c:	f003 f8ea 	bl	80039f4 <m24cxx_read>
 8000820:	4603      	mov	r3, r0
 8000822:	2b00      	cmp	r3, #0
 8000824:	d007      	beq.n	8000836 <main+0x176>
              DBG("Returned err");
 8000826:	486b      	ldr	r0, [pc, #428]	; (80009d4 <main+0x314>)
 8000828:	f003 fb24 	bl	8003e74 <iprintf>
 800082c:	200a      	movs	r0, #10
 800082e:	f003 fb33 	bl	8003e98 <putchar>
              Error_Handler();
 8000832:	f000 f9f7 	bl	8000c24 <Error_Handler>
          }

          dump_buf(buf, sizeof(buf));
 8000836:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800083a:	4865      	ldr	r0, [pc, #404]	; (80009d0 <main+0x310>)
 800083c:	f7ff fed0 	bl	80005e0 <dump_buf>

          fill_buffer(buf, sizeof(buf), 1);
 8000840:	2201      	movs	r2, #1
 8000842:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000846:	4862      	ldr	r0, [pc, #392]	; (80009d0 <main+0x310>)
 8000848:	f7ff fefc 	bl	8000644 <fill_buffer>

          if (m24cxx_write(&m24cxx, 0x0, (uint8_t*) &buf, sizeof(buf)) != M24CXX_Ok) {
 800084c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000850:	4a5f      	ldr	r2, [pc, #380]	; (80009d0 <main+0x310>)
 8000852:	2100      	movs	r1, #0
 8000854:	4859      	ldr	r0, [pc, #356]	; (80009bc <main+0x2fc>)
 8000856:	f003 f965 	bl	8003b24 <m24cxx_write>
 800085a:	4603      	mov	r3, r0
 800085c:	2b00      	cmp	r3, #0
 800085e:	d007      	beq.n	8000870 <main+0x1b0>
              DBG("Returned err");
 8000860:	485c      	ldr	r0, [pc, #368]	; (80009d4 <main+0x314>)
 8000862:	f003 fb07 	bl	8003e74 <iprintf>
 8000866:	200a      	movs	r0, #10
 8000868:	f003 fb16 	bl	8003e98 <putchar>
              Error_Handler();
 800086c:	f000 f9da 	bl	8000c24 <Error_Handler>
          }

          if (m24cxx_read(&m24cxx, 0x0, (uint8_t*) &buf, sizeof(buf)) != M24CXX_Ok) {
 8000870:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000874:	4a56      	ldr	r2, [pc, #344]	; (80009d0 <main+0x310>)
 8000876:	2100      	movs	r1, #0
 8000878:	4850      	ldr	r0, [pc, #320]	; (80009bc <main+0x2fc>)
 800087a:	f003 f8bb 	bl	80039f4 <m24cxx_read>
 800087e:	4603      	mov	r3, r0
 8000880:	2b00      	cmp	r3, #0
 8000882:	d007      	beq.n	8000894 <main+0x1d4>
              DBG("Returned err");
 8000884:	4853      	ldr	r0, [pc, #332]	; (80009d4 <main+0x314>)
 8000886:	f003 faf5 	bl	8003e74 <iprintf>
 800088a:	200a      	movs	r0, #10
 800088c:	f003 fb04 	bl	8003e98 <putchar>
              Error_Handler();
 8000890:	f000 f9c8 	bl	8000c24 <Error_Handler>
          }

          dump_buf(buf, sizeof(buf));
 8000894:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000898:	484d      	ldr	r0, [pc, #308]	; (80009d0 <main+0x310>)
 800089a:	f7ff fea1 	bl	80005e0 <dump_buf>

          fill_buffer(buf, sizeof(buf), 2);
 800089e:	2202      	movs	r2, #2
 80008a0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80008a4:	484a      	ldr	r0, [pc, #296]	; (80009d0 <main+0x310>)
 80008a6:	f7ff fecd 	bl	8000644 <fill_buffer>

          if (m24cxx_write(&m24cxx, 0x0, (uint8_t*) &buf, sizeof(buf)) != M24CXX_Ok) {
 80008aa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80008ae:	4a48      	ldr	r2, [pc, #288]	; (80009d0 <main+0x310>)
 80008b0:	2100      	movs	r1, #0
 80008b2:	4842      	ldr	r0, [pc, #264]	; (80009bc <main+0x2fc>)
 80008b4:	f003 f936 	bl	8003b24 <m24cxx_write>
 80008b8:	4603      	mov	r3, r0
 80008ba:	2b00      	cmp	r3, #0
 80008bc:	d007      	beq.n	80008ce <main+0x20e>
              DBG("Returned err");
 80008be:	4845      	ldr	r0, [pc, #276]	; (80009d4 <main+0x314>)
 80008c0:	f003 fad8 	bl	8003e74 <iprintf>
 80008c4:	200a      	movs	r0, #10
 80008c6:	f003 fae7 	bl	8003e98 <putchar>
              Error_Handler();
 80008ca:	f000 f9ab 	bl	8000c24 <Error_Handler>
          }

          if (m24cxx_read(&m24cxx, 0x0, (uint8_t*) &buf, sizeof(buf)) != M24CXX_Ok) {
 80008ce:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80008d2:	4a3f      	ldr	r2, [pc, #252]	; (80009d0 <main+0x310>)
 80008d4:	2100      	movs	r1, #0
 80008d6:	4839      	ldr	r0, [pc, #228]	; (80009bc <main+0x2fc>)
 80008d8:	f003 f88c 	bl	80039f4 <m24cxx_read>
 80008dc:	4603      	mov	r3, r0
 80008de:	2b00      	cmp	r3, #0
 80008e0:	d007      	beq.n	80008f2 <main+0x232>
              DBG("Returned err");
 80008e2:	483c      	ldr	r0, [pc, #240]	; (80009d4 <main+0x314>)
 80008e4:	f003 fac6 	bl	8003e74 <iprintf>
 80008e8:	200a      	movs	r0, #10
 80008ea:	f003 fad5 	bl	8003e98 <putchar>
              Error_Handler();
 80008ee:	f000 f999 	bl	8000c24 <Error_Handler>
          }

          dump_buf(buf, sizeof(buf));
 80008f2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80008f6:	4836      	ldr	r0, [pc, #216]	; (80009d0 <main+0x310>)
 80008f8:	f7ff fe72 	bl	80005e0 <dump_buf>

          fill_buffer(buf, sizeof(buf), 3);
 80008fc:	2203      	movs	r2, #3
 80008fe:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000902:	4833      	ldr	r0, [pc, #204]	; (80009d0 <main+0x310>)
 8000904:	f7ff fe9e 	bl	8000644 <fill_buffer>

          if (m24cxx_write(&m24cxx, 0x0, (uint8_t*) &buf, sizeof(buf)) != M24CXX_Ok) {
 8000908:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800090c:	4a30      	ldr	r2, [pc, #192]	; (80009d0 <main+0x310>)
 800090e:	2100      	movs	r1, #0
 8000910:	482a      	ldr	r0, [pc, #168]	; (80009bc <main+0x2fc>)
 8000912:	f003 f907 	bl	8003b24 <m24cxx_write>
 8000916:	4603      	mov	r3, r0
 8000918:	2b00      	cmp	r3, #0
 800091a:	d007      	beq.n	800092c <main+0x26c>
              DBG("Returned err");
 800091c:	482d      	ldr	r0, [pc, #180]	; (80009d4 <main+0x314>)
 800091e:	f003 faa9 	bl	8003e74 <iprintf>
 8000922:	200a      	movs	r0, #10
 8000924:	f003 fab8 	bl	8003e98 <putchar>
              Error_Handler();
 8000928:	f000 f97c 	bl	8000c24 <Error_Handler>
          }

          if (m24cxx_read(&m24cxx, 0x0, (uint8_t*) &buf, sizeof(buf)) != M24CXX_Ok) {
 800092c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000930:	4a27      	ldr	r2, [pc, #156]	; (80009d0 <main+0x310>)
 8000932:	2100      	movs	r1, #0
 8000934:	4821      	ldr	r0, [pc, #132]	; (80009bc <main+0x2fc>)
 8000936:	f003 f85d 	bl	80039f4 <m24cxx_read>
 800093a:	4603      	mov	r3, r0
 800093c:	2b00      	cmp	r3, #0
 800093e:	d007      	beq.n	8000950 <main+0x290>
              DBG("Returned err");
 8000940:	4824      	ldr	r0, [pc, #144]	; (80009d4 <main+0x314>)
 8000942:	f003 fa97 	bl	8003e74 <iprintf>
 8000946:	200a      	movs	r0, #10
 8000948:	f003 faa6 	bl	8003e98 <putchar>
              Error_Handler();
 800094c:	f000 f96a 	bl	8000c24 <Error_Handler>
          }

          dump_buf(buf, sizeof(buf));
 8000950:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000954:	481e      	ldr	r0, [pc, #120]	; (80009d0 <main+0x310>)
 8000956:	f7ff fe43 	bl	80005e0 <dump_buf>

          if (m24cxx_erase_all(&m24cxx) != M24CXX_Ok) {
 800095a:	4818      	ldr	r0, [pc, #96]	; (80009bc <main+0x2fc>)
 800095c:	f003 f996 	bl	8003c8c <m24cxx_erase_all>
 8000960:	4603      	mov	r3, r0
 8000962:	2b00      	cmp	r3, #0
 8000964:	d007      	beq.n	8000976 <main+0x2b6>
              DBG("Returned err");
 8000966:	481b      	ldr	r0, [pc, #108]	; (80009d4 <main+0x314>)
 8000968:	f003 fa84 	bl	8003e74 <iprintf>
 800096c:	200a      	movs	r0, #10
 800096e:	f003 fa93 	bl	8003e98 <putchar>
              Error_Handler();
 8000972:	f000 f957 	bl	8000c24 <Error_Handler>
          }

          if (m24cxx_read(&m24cxx, 0x0, (uint8_t*) &buf, sizeof(buf)) != M24CXX_Ok) {
 8000976:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800097a:	4a15      	ldr	r2, [pc, #84]	; (80009d0 <main+0x310>)
 800097c:	2100      	movs	r1, #0
 800097e:	480f      	ldr	r0, [pc, #60]	; (80009bc <main+0x2fc>)
 8000980:	f003 f838 	bl	80039f4 <m24cxx_read>
 8000984:	4603      	mov	r3, r0
 8000986:	2b00      	cmp	r3, #0
 8000988:	d007      	beq.n	800099a <main+0x2da>
              DBG("Returned err");
 800098a:	4812      	ldr	r0, [pc, #72]	; (80009d4 <main+0x314>)
 800098c:	f003 fa72 	bl	8003e74 <iprintf>
 8000990:	200a      	movs	r0, #10
 8000992:	f003 fa81 	bl	8003e98 <putchar>
              Error_Handler();
 8000996:	f000 f945 	bl	8000c24 <Error_Handler>
          }

          dump_buf(buf, sizeof(buf));
 800099a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800099e:	480c      	ldr	r0, [pc, #48]	; (80009d0 <main+0x310>)
 80009a0:	f7ff fe1e 	bl	80005e0 <dump_buf>
      now = HAL_GetTick();
 80009a4:	e6ea      	b.n	800077c <main+0xbc>
 80009a6:	bf00      	nop
 80009a8:	08004c00 	.word	0x08004c00
 80009ac:	08004c18 	.word	0x08004c18
 80009b0:	20000084 	.word	0x20000084
 80009b4:	08004c2c 	.word	0x08004c2c
 80009b8:	08004c34 	.word	0x08004c34
 80009bc:	2000011c 	.word	0x2000011c
 80009c0:	08004c38 	.word	0x08004c38
 80009c4:	40020400 	.word	0x40020400
 80009c8:	20000524 	.word	0x20000524
 80009cc:	08004c54 	.word	0x08004c54
 80009d0:	20000124 	.word	0x20000124
 80009d4:	08004c60 	.word	0x08004c60

080009d8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80009d8:	b580      	push	{r7, lr}
 80009da:	b094      	sub	sp, #80	; 0x50
 80009dc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80009de:	f107 0320 	add.w	r3, r7, #32
 80009e2:	2230      	movs	r2, #48	; 0x30
 80009e4:	2100      	movs	r1, #0
 80009e6:	4618      	mov	r0, r3
 80009e8:	f003 faa1 	bl	8003f2e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80009ec:	f107 030c 	add.w	r3, r7, #12
 80009f0:	2200      	movs	r2, #0
 80009f2:	601a      	str	r2, [r3, #0]
 80009f4:	605a      	str	r2, [r3, #4]
 80009f6:	609a      	str	r2, [r3, #8]
 80009f8:	60da      	str	r2, [r3, #12]
 80009fa:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80009fc:	2300      	movs	r3, #0
 80009fe:	60bb      	str	r3, [r7, #8]
 8000a00:	4b27      	ldr	r3, [pc, #156]	; (8000aa0 <SystemClock_Config+0xc8>)
 8000a02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a04:	4a26      	ldr	r2, [pc, #152]	; (8000aa0 <SystemClock_Config+0xc8>)
 8000a06:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a0a:	6413      	str	r3, [r2, #64]	; 0x40
 8000a0c:	4b24      	ldr	r3, [pc, #144]	; (8000aa0 <SystemClock_Config+0xc8>)
 8000a0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a10:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a14:	60bb      	str	r3, [r7, #8]
 8000a16:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000a18:	2300      	movs	r3, #0
 8000a1a:	607b      	str	r3, [r7, #4]
 8000a1c:	4b21      	ldr	r3, [pc, #132]	; (8000aa4 <SystemClock_Config+0xcc>)
 8000a1e:	681b      	ldr	r3, [r3, #0]
 8000a20:	4a20      	ldr	r2, [pc, #128]	; (8000aa4 <SystemClock_Config+0xcc>)
 8000a22:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000a26:	6013      	str	r3, [r2, #0]
 8000a28:	4b1e      	ldr	r3, [pc, #120]	; (8000aa4 <SystemClock_Config+0xcc>)
 8000a2a:	681b      	ldr	r3, [r3, #0]
 8000a2c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000a30:	607b      	str	r3, [r7, #4]
 8000a32:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000a34:	2301      	movs	r3, #1
 8000a36:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000a38:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000a3c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a3e:	2302      	movs	r3, #2
 8000a40:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000a42:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000a46:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000a48:	2308      	movs	r3, #8
 8000a4a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 50;
 8000a4c:	2332      	movs	r3, #50	; 0x32
 8000a4e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000a50:	2302      	movs	r3, #2
 8000a52:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000a54:	2304      	movs	r3, #4
 8000a56:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a58:	f107 0320 	add.w	r3, r7, #32
 8000a5c:	4618      	mov	r0, r3
 8000a5e:	f001 ff13 	bl	8002888 <HAL_RCC_OscConfig>
 8000a62:	4603      	mov	r3, r0
 8000a64:	2b00      	cmp	r3, #0
 8000a66:	d001      	beq.n	8000a6c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000a68:	f000 f8dc 	bl	8000c24 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a6c:	230f      	movs	r3, #15
 8000a6e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a70:	2302      	movs	r3, #2
 8000a72:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a74:	2300      	movs	r3, #0
 8000a76:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000a78:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000a7c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000a7e:	2300      	movs	r3, #0
 8000a80:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000a82:	f107 030c 	add.w	r3, r7, #12
 8000a86:	2101      	movs	r1, #1
 8000a88:	4618      	mov	r0, r3
 8000a8a:	f002 f975 	bl	8002d78 <HAL_RCC_ClockConfig>
 8000a8e:	4603      	mov	r3, r0
 8000a90:	2b00      	cmp	r3, #0
 8000a92:	d001      	beq.n	8000a98 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8000a94:	f000 f8c6 	bl	8000c24 <Error_Handler>
  }
}
 8000a98:	bf00      	nop
 8000a9a:	3750      	adds	r7, #80	; 0x50
 8000a9c:	46bd      	mov	sp, r7
 8000a9e:	bd80      	pop	{r7, pc}
 8000aa0:	40023800 	.word	0x40023800
 8000aa4:	40007000 	.word	0x40007000

08000aa8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000aac:	4b12      	ldr	r3, [pc, #72]	; (8000af8 <MX_I2C1_Init+0x50>)
 8000aae:	4a13      	ldr	r2, [pc, #76]	; (8000afc <MX_I2C1_Init+0x54>)
 8000ab0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8000ab2:	4b11      	ldr	r3, [pc, #68]	; (8000af8 <MX_I2C1_Init+0x50>)
 8000ab4:	4a12      	ldr	r2, [pc, #72]	; (8000b00 <MX_I2C1_Init+0x58>)
 8000ab6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000ab8:	4b0f      	ldr	r3, [pc, #60]	; (8000af8 <MX_I2C1_Init+0x50>)
 8000aba:	2200      	movs	r2, #0
 8000abc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000abe:	4b0e      	ldr	r3, [pc, #56]	; (8000af8 <MX_I2C1_Init+0x50>)
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000ac4:	4b0c      	ldr	r3, [pc, #48]	; (8000af8 <MX_I2C1_Init+0x50>)
 8000ac6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000aca:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000acc:	4b0a      	ldr	r3, [pc, #40]	; (8000af8 <MX_I2C1_Init+0x50>)
 8000ace:	2200      	movs	r2, #0
 8000ad0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000ad2:	4b09      	ldr	r3, [pc, #36]	; (8000af8 <MX_I2C1_Init+0x50>)
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000ad8:	4b07      	ldr	r3, [pc, #28]	; (8000af8 <MX_I2C1_Init+0x50>)
 8000ada:	2200      	movs	r2, #0
 8000adc:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000ade:	4b06      	ldr	r3, [pc, #24]	; (8000af8 <MX_I2C1_Init+0x50>)
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000ae4:	4804      	ldr	r0, [pc, #16]	; (8000af8 <MX_I2C1_Init+0x50>)
 8000ae6:	f000 fde1 	bl	80016ac <HAL_I2C_Init>
 8000aea:	4603      	mov	r3, r0
 8000aec:	2b00      	cmp	r3, #0
 8000aee:	d001      	beq.n	8000af4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000af0:	f000 f898 	bl	8000c24 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000af4:	bf00      	nop
 8000af6:	bd80      	pop	{r7, pc}
 8000af8:	20000084 	.word	0x20000084
 8000afc:	40005400 	.word	0x40005400
 8000b00:	00061a80 	.word	0x00061a80

08000b04 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000b04:	b580      	push	{r7, lr}
 8000b06:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000b08:	4b11      	ldr	r3, [pc, #68]	; (8000b50 <MX_USART1_UART_Init+0x4c>)
 8000b0a:	4a12      	ldr	r2, [pc, #72]	; (8000b54 <MX_USART1_UART_Init+0x50>)
 8000b0c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 921600;
 8000b0e:	4b10      	ldr	r3, [pc, #64]	; (8000b50 <MX_USART1_UART_Init+0x4c>)
 8000b10:	f44f 2261 	mov.w	r2, #921600	; 0xe1000
 8000b14:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000b16:	4b0e      	ldr	r3, [pc, #56]	; (8000b50 <MX_USART1_UART_Init+0x4c>)
 8000b18:	2200      	movs	r2, #0
 8000b1a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000b1c:	4b0c      	ldr	r3, [pc, #48]	; (8000b50 <MX_USART1_UART_Init+0x4c>)
 8000b1e:	2200      	movs	r2, #0
 8000b20:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000b22:	4b0b      	ldr	r3, [pc, #44]	; (8000b50 <MX_USART1_UART_Init+0x4c>)
 8000b24:	2200      	movs	r2, #0
 8000b26:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000b28:	4b09      	ldr	r3, [pc, #36]	; (8000b50 <MX_USART1_UART_Init+0x4c>)
 8000b2a:	220c      	movs	r2, #12
 8000b2c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b2e:	4b08      	ldr	r3, [pc, #32]	; (8000b50 <MX_USART1_UART_Init+0x4c>)
 8000b30:	2200      	movs	r2, #0
 8000b32:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b34:	4b06      	ldr	r3, [pc, #24]	; (8000b50 <MX_USART1_UART_Init+0x4c>)
 8000b36:	2200      	movs	r2, #0
 8000b38:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000b3a:	4805      	ldr	r0, [pc, #20]	; (8000b50 <MX_USART1_UART_Init+0x4c>)
 8000b3c:	f002 fb3a 	bl	80031b4 <HAL_UART_Init>
 8000b40:	4603      	mov	r3, r0
 8000b42:	2b00      	cmp	r3, #0
 8000b44:	d001      	beq.n	8000b4a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000b46:	f000 f86d 	bl	8000c24 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000b4a:	bf00      	nop
 8000b4c:	bd80      	pop	{r7, pc}
 8000b4e:	bf00      	nop
 8000b50:	200000d8 	.word	0x200000d8
 8000b54:	40011000 	.word	0x40011000

08000b58 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	b088      	sub	sp, #32
 8000b5c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b5e:	f107 030c 	add.w	r3, r7, #12
 8000b62:	2200      	movs	r2, #0
 8000b64:	601a      	str	r2, [r3, #0]
 8000b66:	605a      	str	r2, [r3, #4]
 8000b68:	609a      	str	r2, [r3, #8]
 8000b6a:	60da      	str	r2, [r3, #12]
 8000b6c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000b6e:	2300      	movs	r3, #0
 8000b70:	60bb      	str	r3, [r7, #8]
 8000b72:	4b2a      	ldr	r3, [pc, #168]	; (8000c1c <MX_GPIO_Init+0xc4>)
 8000b74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b76:	4a29      	ldr	r2, [pc, #164]	; (8000c1c <MX_GPIO_Init+0xc4>)
 8000b78:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000b7c:	6313      	str	r3, [r2, #48]	; 0x30
 8000b7e:	4b27      	ldr	r3, [pc, #156]	; (8000c1c <MX_GPIO_Init+0xc4>)
 8000b80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b82:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000b86:	60bb      	str	r3, [r7, #8]
 8000b88:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b8a:	2300      	movs	r3, #0
 8000b8c:	607b      	str	r3, [r7, #4]
 8000b8e:	4b23      	ldr	r3, [pc, #140]	; (8000c1c <MX_GPIO_Init+0xc4>)
 8000b90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b92:	4a22      	ldr	r2, [pc, #136]	; (8000c1c <MX_GPIO_Init+0xc4>)
 8000b94:	f043 0301 	orr.w	r3, r3, #1
 8000b98:	6313      	str	r3, [r2, #48]	; 0x30
 8000b9a:	4b20      	ldr	r3, [pc, #128]	; (8000c1c <MX_GPIO_Init+0xc4>)
 8000b9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b9e:	f003 0301 	and.w	r3, r3, #1
 8000ba2:	607b      	str	r3, [r7, #4]
 8000ba4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ba6:	2300      	movs	r3, #0
 8000ba8:	603b      	str	r3, [r7, #0]
 8000baa:	4b1c      	ldr	r3, [pc, #112]	; (8000c1c <MX_GPIO_Init+0xc4>)
 8000bac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bae:	4a1b      	ldr	r2, [pc, #108]	; (8000c1c <MX_GPIO_Init+0xc4>)
 8000bb0:	f043 0302 	orr.w	r3, r3, #2
 8000bb4:	6313      	str	r3, [r2, #48]	; 0x30
 8000bb6:	4b19      	ldr	r3, [pc, #100]	; (8000c1c <MX_GPIO_Init+0xc4>)
 8000bb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bba:	f003 0302 	and.w	r3, r3, #2
 8000bbe:	603b      	str	r3, [r7, #0]
 8000bc0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 8000bc2:	2201      	movs	r2, #1
 8000bc4:	2110      	movs	r1, #16
 8000bc6:	4816      	ldr	r0, [pc, #88]	; (8000c20 <MX_GPIO_Init+0xc8>)
 8000bc8:	f000 fd24 	bl	8001614 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8000bcc:	2310      	movs	r3, #16
 8000bce:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8000bd0:	2311      	movs	r3, #17
 8000bd2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bd4:	2300      	movs	r3, #0
 8000bd6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bd8:	2300      	movs	r3, #0
 8000bda:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8000bdc:	f107 030c 	add.w	r3, r7, #12
 8000be0:	4619      	mov	r1, r3
 8000be2:	480f      	ldr	r0, [pc, #60]	; (8000c20 <MX_GPIO_Init+0xc8>)
 8000be4:	f000 fb7a 	bl	80012dc <HAL_GPIO_Init>

  /*Configure GPIO pin : BTN_Pin */
  GPIO_InitStruct.Pin = BTN_Pin;
 8000be8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000bec:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8000bee:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 8000bf2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bf4:	2300      	movs	r3, #0
 8000bf6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BTN_GPIO_Port, &GPIO_InitStruct);
 8000bf8:	f107 030c 	add.w	r3, r7, #12
 8000bfc:	4619      	mov	r1, r3
 8000bfe:	4808      	ldr	r0, [pc, #32]	; (8000c20 <MX_GPIO_Init+0xc8>)
 8000c00:	f000 fb6c 	bl	80012dc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8000c04:	2200      	movs	r2, #0
 8000c06:	2100      	movs	r1, #0
 8000c08:	2017      	movs	r0, #23
 8000c0a:	f000 fb30 	bl	800126e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000c0e:	2017      	movs	r0, #23
 8000c10:	f000 fb49 	bl	80012a6 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000c14:	bf00      	nop
 8000c16:	3720      	adds	r7, #32
 8000c18:	46bd      	mov	sp, r7
 8000c1a:	bd80      	pop	{r7, pc}
 8000c1c:	40023800 	.word	0x40023800
 8000c20:	40020400 	.word	0x40020400

08000c24 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c24:	b480      	push	{r7}
 8000c26:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c28:	b672      	cpsid	i
}
 8000c2a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c2c:	e7fe      	b.n	8000c2c <Error_Handler+0x8>
	...

08000c30 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c30:	b480      	push	{r7}
 8000c32:	b083      	sub	sp, #12
 8000c34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c36:	2300      	movs	r3, #0
 8000c38:	607b      	str	r3, [r7, #4]
 8000c3a:	4b10      	ldr	r3, [pc, #64]	; (8000c7c <HAL_MspInit+0x4c>)
 8000c3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c3e:	4a0f      	ldr	r2, [pc, #60]	; (8000c7c <HAL_MspInit+0x4c>)
 8000c40:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000c44:	6453      	str	r3, [r2, #68]	; 0x44
 8000c46:	4b0d      	ldr	r3, [pc, #52]	; (8000c7c <HAL_MspInit+0x4c>)
 8000c48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c4a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000c4e:	607b      	str	r3, [r7, #4]
 8000c50:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c52:	2300      	movs	r3, #0
 8000c54:	603b      	str	r3, [r7, #0]
 8000c56:	4b09      	ldr	r3, [pc, #36]	; (8000c7c <HAL_MspInit+0x4c>)
 8000c58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c5a:	4a08      	ldr	r2, [pc, #32]	; (8000c7c <HAL_MspInit+0x4c>)
 8000c5c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000c60:	6413      	str	r3, [r2, #64]	; 0x40
 8000c62:	4b06      	ldr	r3, [pc, #24]	; (8000c7c <HAL_MspInit+0x4c>)
 8000c64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c66:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c6a:	603b      	str	r3, [r7, #0]
 8000c6c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c6e:	bf00      	nop
 8000c70:	370c      	adds	r7, #12
 8000c72:	46bd      	mov	sp, r7
 8000c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c78:	4770      	bx	lr
 8000c7a:	bf00      	nop
 8000c7c:	40023800 	.word	0x40023800

08000c80 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000c80:	b580      	push	{r7, lr}
 8000c82:	b08a      	sub	sp, #40	; 0x28
 8000c84:	af00      	add	r7, sp, #0
 8000c86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c88:	f107 0314 	add.w	r3, r7, #20
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	601a      	str	r2, [r3, #0]
 8000c90:	605a      	str	r2, [r3, #4]
 8000c92:	609a      	str	r2, [r3, #8]
 8000c94:	60da      	str	r2, [r3, #12]
 8000c96:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	681b      	ldr	r3, [r3, #0]
 8000c9c:	4a19      	ldr	r2, [pc, #100]	; (8000d04 <HAL_I2C_MspInit+0x84>)
 8000c9e:	4293      	cmp	r3, r2
 8000ca0:	d12b      	bne.n	8000cfa <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ca2:	2300      	movs	r3, #0
 8000ca4:	613b      	str	r3, [r7, #16]
 8000ca6:	4b18      	ldr	r3, [pc, #96]	; (8000d08 <HAL_I2C_MspInit+0x88>)
 8000ca8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000caa:	4a17      	ldr	r2, [pc, #92]	; (8000d08 <HAL_I2C_MspInit+0x88>)
 8000cac:	f043 0302 	orr.w	r3, r3, #2
 8000cb0:	6313      	str	r3, [r2, #48]	; 0x30
 8000cb2:	4b15      	ldr	r3, [pc, #84]	; (8000d08 <HAL_I2C_MspInit+0x88>)
 8000cb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cb6:	f003 0302 	and.w	r3, r3, #2
 8000cba:	613b      	str	r3, [r7, #16]
 8000cbc:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000cbe:	23c0      	movs	r3, #192	; 0xc0
 8000cc0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000cc2:	2312      	movs	r3, #18
 8000cc4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000cc6:	2301      	movs	r3, #1
 8000cc8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cca:	2303      	movs	r3, #3
 8000ccc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000cce:	2304      	movs	r3, #4
 8000cd0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cd2:	f107 0314 	add.w	r3, r7, #20
 8000cd6:	4619      	mov	r1, r3
 8000cd8:	480c      	ldr	r0, [pc, #48]	; (8000d0c <HAL_I2C_MspInit+0x8c>)
 8000cda:	f000 faff 	bl	80012dc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000cde:	2300      	movs	r3, #0
 8000ce0:	60fb      	str	r3, [r7, #12]
 8000ce2:	4b09      	ldr	r3, [pc, #36]	; (8000d08 <HAL_I2C_MspInit+0x88>)
 8000ce4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ce6:	4a08      	ldr	r2, [pc, #32]	; (8000d08 <HAL_I2C_MspInit+0x88>)
 8000ce8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000cec:	6413      	str	r3, [r2, #64]	; 0x40
 8000cee:	4b06      	ldr	r3, [pc, #24]	; (8000d08 <HAL_I2C_MspInit+0x88>)
 8000cf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cf2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000cf6:	60fb      	str	r3, [r7, #12]
 8000cf8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000cfa:	bf00      	nop
 8000cfc:	3728      	adds	r7, #40	; 0x28
 8000cfe:	46bd      	mov	sp, r7
 8000d00:	bd80      	pop	{r7, pc}
 8000d02:	bf00      	nop
 8000d04:	40005400 	.word	0x40005400
 8000d08:	40023800 	.word	0x40023800
 8000d0c:	40020400 	.word	0x40020400

08000d10 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000d10:	b580      	push	{r7, lr}
 8000d12:	b08a      	sub	sp, #40	; 0x28
 8000d14:	af00      	add	r7, sp, #0
 8000d16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d18:	f107 0314 	add.w	r3, r7, #20
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	601a      	str	r2, [r3, #0]
 8000d20:	605a      	str	r2, [r3, #4]
 8000d22:	609a      	str	r2, [r3, #8]
 8000d24:	60da      	str	r2, [r3, #12]
 8000d26:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	4a19      	ldr	r2, [pc, #100]	; (8000d94 <HAL_UART_MspInit+0x84>)
 8000d2e:	4293      	cmp	r3, r2
 8000d30:	d12c      	bne.n	8000d8c <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000d32:	2300      	movs	r3, #0
 8000d34:	613b      	str	r3, [r7, #16]
 8000d36:	4b18      	ldr	r3, [pc, #96]	; (8000d98 <HAL_UART_MspInit+0x88>)
 8000d38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d3a:	4a17      	ldr	r2, [pc, #92]	; (8000d98 <HAL_UART_MspInit+0x88>)
 8000d3c:	f043 0310 	orr.w	r3, r3, #16
 8000d40:	6453      	str	r3, [r2, #68]	; 0x44
 8000d42:	4b15      	ldr	r3, [pc, #84]	; (8000d98 <HAL_UART_MspInit+0x88>)
 8000d44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d46:	f003 0310 	and.w	r3, r3, #16
 8000d4a:	613b      	str	r3, [r7, #16]
 8000d4c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d4e:	2300      	movs	r3, #0
 8000d50:	60fb      	str	r3, [r7, #12]
 8000d52:	4b11      	ldr	r3, [pc, #68]	; (8000d98 <HAL_UART_MspInit+0x88>)
 8000d54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d56:	4a10      	ldr	r2, [pc, #64]	; (8000d98 <HAL_UART_MspInit+0x88>)
 8000d58:	f043 0301 	orr.w	r3, r3, #1
 8000d5c:	6313      	str	r3, [r2, #48]	; 0x30
 8000d5e:	4b0e      	ldr	r3, [pc, #56]	; (8000d98 <HAL_UART_MspInit+0x88>)
 8000d60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d62:	f003 0301 	and.w	r3, r3, #1
 8000d66:	60fb      	str	r3, [r7, #12]
 8000d68:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000d6a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8000d6e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d70:	2302      	movs	r3, #2
 8000d72:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d74:	2300      	movs	r3, #0
 8000d76:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d78:	2303      	movs	r3, #3
 8000d7a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000d7c:	2307      	movs	r3, #7
 8000d7e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d80:	f107 0314 	add.w	r3, r7, #20
 8000d84:	4619      	mov	r1, r3
 8000d86:	4805      	ldr	r0, [pc, #20]	; (8000d9c <HAL_UART_MspInit+0x8c>)
 8000d88:	f000 faa8 	bl	80012dc <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000d8c:	bf00      	nop
 8000d8e:	3728      	adds	r7, #40	; 0x28
 8000d90:	46bd      	mov	sp, r7
 8000d92:	bd80      	pop	{r7, pc}
 8000d94:	40011000 	.word	0x40011000
 8000d98:	40023800 	.word	0x40023800
 8000d9c:	40020000 	.word	0x40020000

08000da0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000da0:	b480      	push	{r7}
 8000da2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000da4:	e7fe      	b.n	8000da4 <NMI_Handler+0x4>

08000da6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000da6:	b480      	push	{r7}
 8000da8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000daa:	e7fe      	b.n	8000daa <HardFault_Handler+0x4>

08000dac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000dac:	b480      	push	{r7}
 8000dae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000db0:	e7fe      	b.n	8000db0 <MemManage_Handler+0x4>

08000db2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000db2:	b480      	push	{r7}
 8000db4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000db6:	e7fe      	b.n	8000db6 <BusFault_Handler+0x4>

08000db8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000db8:	b480      	push	{r7}
 8000dba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000dbc:	e7fe      	b.n	8000dbc <UsageFault_Handler+0x4>

08000dbe <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000dbe:	b480      	push	{r7}
 8000dc0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000dc2:	bf00      	nop
 8000dc4:	46bd      	mov	sp, r7
 8000dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dca:	4770      	bx	lr

08000dcc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000dcc:	b480      	push	{r7}
 8000dce:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000dd0:	bf00      	nop
 8000dd2:	46bd      	mov	sp, r7
 8000dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd8:	4770      	bx	lr

08000dda <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000dda:	b480      	push	{r7}
 8000ddc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000dde:	bf00      	nop
 8000de0:	46bd      	mov	sp, r7
 8000de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de6:	4770      	bx	lr

08000de8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000de8:	b580      	push	{r7, lr}
 8000dea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000dec:	f000 f920 	bl	8001030 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000df0:	bf00      	nop
 8000df2:	bd80      	pop	{r7, pc}

08000df4 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8000df4:	b580      	push	{r7, lr}
 8000df6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BTN_Pin);
 8000df8:	f44f 7080 	mov.w	r0, #256	; 0x100
 8000dfc:	f000 fc3e 	bl	800167c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8000e00:	bf00      	nop
 8000e02:	bd80      	pop	{r7, pc}

08000e04 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000e04:	b580      	push	{r7, lr}
 8000e06:	b086      	sub	sp, #24
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	60f8      	str	r0, [r7, #12]
 8000e0c:	60b9      	str	r1, [r7, #8]
 8000e0e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e10:	2300      	movs	r3, #0
 8000e12:	617b      	str	r3, [r7, #20]
 8000e14:	e00a      	b.n	8000e2c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000e16:	f3af 8000 	nop.w
 8000e1a:	4601      	mov	r1, r0
 8000e1c:	68bb      	ldr	r3, [r7, #8]
 8000e1e:	1c5a      	adds	r2, r3, #1
 8000e20:	60ba      	str	r2, [r7, #8]
 8000e22:	b2ca      	uxtb	r2, r1
 8000e24:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e26:	697b      	ldr	r3, [r7, #20]
 8000e28:	3301      	adds	r3, #1
 8000e2a:	617b      	str	r3, [r7, #20]
 8000e2c:	697a      	ldr	r2, [r7, #20]
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	429a      	cmp	r2, r3
 8000e32:	dbf0      	blt.n	8000e16 <_read+0x12>
  }

  return len;
 8000e34:	687b      	ldr	r3, [r7, #4]
}
 8000e36:	4618      	mov	r0, r3
 8000e38:	3718      	adds	r7, #24
 8000e3a:	46bd      	mov	sp, r7
 8000e3c:	bd80      	pop	{r7, pc}

08000e3e <_close>:
  }
  return len;
}

int _close(int file)
{
 8000e3e:	b480      	push	{r7}
 8000e40:	b083      	sub	sp, #12
 8000e42:	af00      	add	r7, sp, #0
 8000e44:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000e46:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8000e4a:	4618      	mov	r0, r3
 8000e4c:	370c      	adds	r7, #12
 8000e4e:	46bd      	mov	sp, r7
 8000e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e54:	4770      	bx	lr

08000e56 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000e56:	b480      	push	{r7}
 8000e58:	b083      	sub	sp, #12
 8000e5a:	af00      	add	r7, sp, #0
 8000e5c:	6078      	str	r0, [r7, #4]
 8000e5e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000e60:	683b      	ldr	r3, [r7, #0]
 8000e62:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000e66:	605a      	str	r2, [r3, #4]
  return 0;
 8000e68:	2300      	movs	r3, #0
}
 8000e6a:	4618      	mov	r0, r3
 8000e6c:	370c      	adds	r7, #12
 8000e6e:	46bd      	mov	sp, r7
 8000e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e74:	4770      	bx	lr

08000e76 <_isatty>:

int _isatty(int file)
{
 8000e76:	b480      	push	{r7}
 8000e78:	b083      	sub	sp, #12
 8000e7a:	af00      	add	r7, sp, #0
 8000e7c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000e7e:	2301      	movs	r3, #1
}
 8000e80:	4618      	mov	r0, r3
 8000e82:	370c      	adds	r7, #12
 8000e84:	46bd      	mov	sp, r7
 8000e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e8a:	4770      	bx	lr

08000e8c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000e8c:	b480      	push	{r7}
 8000e8e:	b085      	sub	sp, #20
 8000e90:	af00      	add	r7, sp, #0
 8000e92:	60f8      	str	r0, [r7, #12]
 8000e94:	60b9      	str	r1, [r7, #8]
 8000e96:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000e98:	2300      	movs	r3, #0
}
 8000e9a:	4618      	mov	r0, r3
 8000e9c:	3714      	adds	r7, #20
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea4:	4770      	bx	lr
	...

08000ea8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b086      	sub	sp, #24
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000eb0:	4a14      	ldr	r2, [pc, #80]	; (8000f04 <_sbrk+0x5c>)
 8000eb2:	4b15      	ldr	r3, [pc, #84]	; (8000f08 <_sbrk+0x60>)
 8000eb4:	1ad3      	subs	r3, r2, r3
 8000eb6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000eb8:	697b      	ldr	r3, [r7, #20]
 8000eba:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ebc:	4b13      	ldr	r3, [pc, #76]	; (8000f0c <_sbrk+0x64>)
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	d102      	bne.n	8000eca <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000ec4:	4b11      	ldr	r3, [pc, #68]	; (8000f0c <_sbrk+0x64>)
 8000ec6:	4a12      	ldr	r2, [pc, #72]	; (8000f10 <_sbrk+0x68>)
 8000ec8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000eca:	4b10      	ldr	r3, [pc, #64]	; (8000f0c <_sbrk+0x64>)
 8000ecc:	681a      	ldr	r2, [r3, #0]
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	4413      	add	r3, r2
 8000ed2:	693a      	ldr	r2, [r7, #16]
 8000ed4:	429a      	cmp	r2, r3
 8000ed6:	d207      	bcs.n	8000ee8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000ed8:	f003 f878 	bl	8003fcc <__errno>
 8000edc:	4603      	mov	r3, r0
 8000ede:	220c      	movs	r2, #12
 8000ee0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000ee2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000ee6:	e009      	b.n	8000efc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000ee8:	4b08      	ldr	r3, [pc, #32]	; (8000f0c <_sbrk+0x64>)
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000eee:	4b07      	ldr	r3, [pc, #28]	; (8000f0c <_sbrk+0x64>)
 8000ef0:	681a      	ldr	r2, [r3, #0]
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	4413      	add	r3, r2
 8000ef6:	4a05      	ldr	r2, [pc, #20]	; (8000f0c <_sbrk+0x64>)
 8000ef8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000efa:	68fb      	ldr	r3, [r7, #12]
}
 8000efc:	4618      	mov	r0, r3
 8000efe:	3718      	adds	r7, #24
 8000f00:	46bd      	mov	sp, r7
 8000f02:	bd80      	pop	{r7, pc}
 8000f04:	20020000 	.word	0x20020000
 8000f08:	00000400 	.word	0x00000400
 8000f0c:	20000528 	.word	0x20000528
 8000f10:	20000680 	.word	0x20000680

08000f14 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000f14:	b480      	push	{r7}
 8000f16:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000f18:	4b06      	ldr	r3, [pc, #24]	; (8000f34 <SystemInit+0x20>)
 8000f1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000f1e:	4a05      	ldr	r2, [pc, #20]	; (8000f34 <SystemInit+0x20>)
 8000f20:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000f24:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000f28:	bf00      	nop
 8000f2a:	46bd      	mov	sp, r7
 8000f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f30:	4770      	bx	lr
 8000f32:	bf00      	nop
 8000f34:	e000ed00 	.word	0xe000ed00

08000f38 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000f38:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000f70 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000f3c:	480d      	ldr	r0, [pc, #52]	; (8000f74 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000f3e:	490e      	ldr	r1, [pc, #56]	; (8000f78 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000f40:	4a0e      	ldr	r2, [pc, #56]	; (8000f7c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000f42:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000f44:	e002      	b.n	8000f4c <LoopCopyDataInit>

08000f46 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000f46:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000f48:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000f4a:	3304      	adds	r3, #4

08000f4c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000f4c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000f4e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000f50:	d3f9      	bcc.n	8000f46 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000f52:	4a0b      	ldr	r2, [pc, #44]	; (8000f80 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000f54:	4c0b      	ldr	r4, [pc, #44]	; (8000f84 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000f56:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000f58:	e001      	b.n	8000f5e <LoopFillZerobss>

08000f5a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000f5a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000f5c:	3204      	adds	r2, #4

08000f5e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000f5e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f60:	d3fb      	bcc.n	8000f5a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000f62:	f7ff ffd7 	bl	8000f14 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000f66:	f003 f837 	bl	8003fd8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000f6a:	f7ff fba9 	bl	80006c0 <main>
  bx  lr    
 8000f6e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000f70:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000f74:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000f78:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000f7c:	08004ee4 	.word	0x08004ee4
  ldr r2, =_sbss
 8000f80:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000f84:	2000067c 	.word	0x2000067c

08000f88 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000f88:	e7fe      	b.n	8000f88 <ADC_IRQHandler>
	...

08000f8c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000f90:	4b0e      	ldr	r3, [pc, #56]	; (8000fcc <HAL_Init+0x40>)
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	4a0d      	ldr	r2, [pc, #52]	; (8000fcc <HAL_Init+0x40>)
 8000f96:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000f9a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000f9c:	4b0b      	ldr	r3, [pc, #44]	; (8000fcc <HAL_Init+0x40>)
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	4a0a      	ldr	r2, [pc, #40]	; (8000fcc <HAL_Init+0x40>)
 8000fa2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000fa6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000fa8:	4b08      	ldr	r3, [pc, #32]	; (8000fcc <HAL_Init+0x40>)
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	4a07      	ldr	r2, [pc, #28]	; (8000fcc <HAL_Init+0x40>)
 8000fae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000fb2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000fb4:	2003      	movs	r0, #3
 8000fb6:	f000 f94f 	bl	8001258 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000fba:	200f      	movs	r0, #15
 8000fbc:	f000 f808 	bl	8000fd0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000fc0:	f7ff fe36 	bl	8000c30 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000fc4:	2300      	movs	r3, #0
}
 8000fc6:	4618      	mov	r0, r3
 8000fc8:	bd80      	pop	{r7, pc}
 8000fca:	bf00      	nop
 8000fcc:	40023c00 	.word	0x40023c00

08000fd0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b082      	sub	sp, #8
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000fd8:	4b12      	ldr	r3, [pc, #72]	; (8001024 <HAL_InitTick+0x54>)
 8000fda:	681a      	ldr	r2, [r3, #0]
 8000fdc:	4b12      	ldr	r3, [pc, #72]	; (8001028 <HAL_InitTick+0x58>)
 8000fde:	781b      	ldrb	r3, [r3, #0]
 8000fe0:	4619      	mov	r1, r3
 8000fe2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000fe6:	fbb3 f3f1 	udiv	r3, r3, r1
 8000fea:	fbb2 f3f3 	udiv	r3, r2, r3
 8000fee:	4618      	mov	r0, r3
 8000ff0:	f000 f967 	bl	80012c2 <HAL_SYSTICK_Config>
 8000ff4:	4603      	mov	r3, r0
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d001      	beq.n	8000ffe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000ffa:	2301      	movs	r3, #1
 8000ffc:	e00e      	b.n	800101c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	2b0f      	cmp	r3, #15
 8001002:	d80a      	bhi.n	800101a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001004:	2200      	movs	r2, #0
 8001006:	6879      	ldr	r1, [r7, #4]
 8001008:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800100c:	f000 f92f 	bl	800126e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001010:	4a06      	ldr	r2, [pc, #24]	; (800102c <HAL_InitTick+0x5c>)
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001016:	2300      	movs	r3, #0
 8001018:	e000      	b.n	800101c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800101a:	2301      	movs	r3, #1
}
 800101c:	4618      	mov	r0, r3
 800101e:	3708      	adds	r7, #8
 8001020:	46bd      	mov	sp, r7
 8001022:	bd80      	pop	{r7, pc}
 8001024:	20000000 	.word	0x20000000
 8001028:	20000008 	.word	0x20000008
 800102c:	20000004 	.word	0x20000004

08001030 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001030:	b480      	push	{r7}
 8001032:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001034:	4b06      	ldr	r3, [pc, #24]	; (8001050 <HAL_IncTick+0x20>)
 8001036:	781b      	ldrb	r3, [r3, #0]
 8001038:	461a      	mov	r2, r3
 800103a:	4b06      	ldr	r3, [pc, #24]	; (8001054 <HAL_IncTick+0x24>)
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	4413      	add	r3, r2
 8001040:	4a04      	ldr	r2, [pc, #16]	; (8001054 <HAL_IncTick+0x24>)
 8001042:	6013      	str	r3, [r2, #0]
}
 8001044:	bf00      	nop
 8001046:	46bd      	mov	sp, r7
 8001048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800104c:	4770      	bx	lr
 800104e:	bf00      	nop
 8001050:	20000008 	.word	0x20000008
 8001054:	2000052c 	.word	0x2000052c

08001058 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001058:	b480      	push	{r7}
 800105a:	af00      	add	r7, sp, #0
  return uwTick;
 800105c:	4b03      	ldr	r3, [pc, #12]	; (800106c <HAL_GetTick+0x14>)
 800105e:	681b      	ldr	r3, [r3, #0]
}
 8001060:	4618      	mov	r0, r3
 8001062:	46bd      	mov	sp, r7
 8001064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001068:	4770      	bx	lr
 800106a:	bf00      	nop
 800106c:	2000052c 	.word	0x2000052c

08001070 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	b084      	sub	sp, #16
 8001074:	af00      	add	r7, sp, #0
 8001076:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001078:	f7ff ffee 	bl	8001058 <HAL_GetTick>
 800107c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001082:	68fb      	ldr	r3, [r7, #12]
 8001084:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001088:	d005      	beq.n	8001096 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800108a:	4b0a      	ldr	r3, [pc, #40]	; (80010b4 <HAL_Delay+0x44>)
 800108c:	781b      	ldrb	r3, [r3, #0]
 800108e:	461a      	mov	r2, r3
 8001090:	68fb      	ldr	r3, [r7, #12]
 8001092:	4413      	add	r3, r2
 8001094:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001096:	bf00      	nop
 8001098:	f7ff ffde 	bl	8001058 <HAL_GetTick>
 800109c:	4602      	mov	r2, r0
 800109e:	68bb      	ldr	r3, [r7, #8]
 80010a0:	1ad3      	subs	r3, r2, r3
 80010a2:	68fa      	ldr	r2, [r7, #12]
 80010a4:	429a      	cmp	r2, r3
 80010a6:	d8f7      	bhi.n	8001098 <HAL_Delay+0x28>
  {
  }
}
 80010a8:	bf00      	nop
 80010aa:	bf00      	nop
 80010ac:	3710      	adds	r7, #16
 80010ae:	46bd      	mov	sp, r7
 80010b0:	bd80      	pop	{r7, pc}
 80010b2:	bf00      	nop
 80010b4:	20000008 	.word	0x20000008

080010b8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010b8:	b480      	push	{r7}
 80010ba:	b085      	sub	sp, #20
 80010bc:	af00      	add	r7, sp, #0
 80010be:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	f003 0307 	and.w	r3, r3, #7
 80010c6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80010c8:	4b0c      	ldr	r3, [pc, #48]	; (80010fc <__NVIC_SetPriorityGrouping+0x44>)
 80010ca:	68db      	ldr	r3, [r3, #12]
 80010cc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80010ce:	68ba      	ldr	r2, [r7, #8]
 80010d0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80010d4:	4013      	ands	r3, r2
 80010d6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80010d8:	68fb      	ldr	r3, [r7, #12]
 80010da:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80010dc:	68bb      	ldr	r3, [r7, #8]
 80010de:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80010e0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80010e4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80010e8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80010ea:	4a04      	ldr	r2, [pc, #16]	; (80010fc <__NVIC_SetPriorityGrouping+0x44>)
 80010ec:	68bb      	ldr	r3, [r7, #8]
 80010ee:	60d3      	str	r3, [r2, #12]
}
 80010f0:	bf00      	nop
 80010f2:	3714      	adds	r7, #20
 80010f4:	46bd      	mov	sp, r7
 80010f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010fa:	4770      	bx	lr
 80010fc:	e000ed00 	.word	0xe000ed00

08001100 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001100:	b480      	push	{r7}
 8001102:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001104:	4b04      	ldr	r3, [pc, #16]	; (8001118 <__NVIC_GetPriorityGrouping+0x18>)
 8001106:	68db      	ldr	r3, [r3, #12]
 8001108:	0a1b      	lsrs	r3, r3, #8
 800110a:	f003 0307 	and.w	r3, r3, #7
}
 800110e:	4618      	mov	r0, r3
 8001110:	46bd      	mov	sp, r7
 8001112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001116:	4770      	bx	lr
 8001118:	e000ed00 	.word	0xe000ed00

0800111c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800111c:	b480      	push	{r7}
 800111e:	b083      	sub	sp, #12
 8001120:	af00      	add	r7, sp, #0
 8001122:	4603      	mov	r3, r0
 8001124:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001126:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800112a:	2b00      	cmp	r3, #0
 800112c:	db0b      	blt.n	8001146 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800112e:	79fb      	ldrb	r3, [r7, #7]
 8001130:	f003 021f 	and.w	r2, r3, #31
 8001134:	4907      	ldr	r1, [pc, #28]	; (8001154 <__NVIC_EnableIRQ+0x38>)
 8001136:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800113a:	095b      	lsrs	r3, r3, #5
 800113c:	2001      	movs	r0, #1
 800113e:	fa00 f202 	lsl.w	r2, r0, r2
 8001142:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001146:	bf00      	nop
 8001148:	370c      	adds	r7, #12
 800114a:	46bd      	mov	sp, r7
 800114c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001150:	4770      	bx	lr
 8001152:	bf00      	nop
 8001154:	e000e100 	.word	0xe000e100

08001158 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001158:	b480      	push	{r7}
 800115a:	b083      	sub	sp, #12
 800115c:	af00      	add	r7, sp, #0
 800115e:	4603      	mov	r3, r0
 8001160:	6039      	str	r1, [r7, #0]
 8001162:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001164:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001168:	2b00      	cmp	r3, #0
 800116a:	db0a      	blt.n	8001182 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800116c:	683b      	ldr	r3, [r7, #0]
 800116e:	b2da      	uxtb	r2, r3
 8001170:	490c      	ldr	r1, [pc, #48]	; (80011a4 <__NVIC_SetPriority+0x4c>)
 8001172:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001176:	0112      	lsls	r2, r2, #4
 8001178:	b2d2      	uxtb	r2, r2
 800117a:	440b      	add	r3, r1
 800117c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001180:	e00a      	b.n	8001198 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001182:	683b      	ldr	r3, [r7, #0]
 8001184:	b2da      	uxtb	r2, r3
 8001186:	4908      	ldr	r1, [pc, #32]	; (80011a8 <__NVIC_SetPriority+0x50>)
 8001188:	79fb      	ldrb	r3, [r7, #7]
 800118a:	f003 030f 	and.w	r3, r3, #15
 800118e:	3b04      	subs	r3, #4
 8001190:	0112      	lsls	r2, r2, #4
 8001192:	b2d2      	uxtb	r2, r2
 8001194:	440b      	add	r3, r1
 8001196:	761a      	strb	r2, [r3, #24]
}
 8001198:	bf00      	nop
 800119a:	370c      	adds	r7, #12
 800119c:	46bd      	mov	sp, r7
 800119e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a2:	4770      	bx	lr
 80011a4:	e000e100 	.word	0xe000e100
 80011a8:	e000ed00 	.word	0xe000ed00

080011ac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80011ac:	b480      	push	{r7}
 80011ae:	b089      	sub	sp, #36	; 0x24
 80011b0:	af00      	add	r7, sp, #0
 80011b2:	60f8      	str	r0, [r7, #12]
 80011b4:	60b9      	str	r1, [r7, #8]
 80011b6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80011b8:	68fb      	ldr	r3, [r7, #12]
 80011ba:	f003 0307 	and.w	r3, r3, #7
 80011be:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80011c0:	69fb      	ldr	r3, [r7, #28]
 80011c2:	f1c3 0307 	rsb	r3, r3, #7
 80011c6:	2b04      	cmp	r3, #4
 80011c8:	bf28      	it	cs
 80011ca:	2304      	movcs	r3, #4
 80011cc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80011ce:	69fb      	ldr	r3, [r7, #28]
 80011d0:	3304      	adds	r3, #4
 80011d2:	2b06      	cmp	r3, #6
 80011d4:	d902      	bls.n	80011dc <NVIC_EncodePriority+0x30>
 80011d6:	69fb      	ldr	r3, [r7, #28]
 80011d8:	3b03      	subs	r3, #3
 80011da:	e000      	b.n	80011de <NVIC_EncodePriority+0x32>
 80011dc:	2300      	movs	r3, #0
 80011de:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011e0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80011e4:	69bb      	ldr	r3, [r7, #24]
 80011e6:	fa02 f303 	lsl.w	r3, r2, r3
 80011ea:	43da      	mvns	r2, r3
 80011ec:	68bb      	ldr	r3, [r7, #8]
 80011ee:	401a      	ands	r2, r3
 80011f0:	697b      	ldr	r3, [r7, #20]
 80011f2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80011f4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80011f8:	697b      	ldr	r3, [r7, #20]
 80011fa:	fa01 f303 	lsl.w	r3, r1, r3
 80011fe:	43d9      	mvns	r1, r3
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001204:	4313      	orrs	r3, r2
         );
}
 8001206:	4618      	mov	r0, r3
 8001208:	3724      	adds	r7, #36	; 0x24
 800120a:	46bd      	mov	sp, r7
 800120c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001210:	4770      	bx	lr
	...

08001214 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	b082      	sub	sp, #8
 8001218:	af00      	add	r7, sp, #0
 800121a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	3b01      	subs	r3, #1
 8001220:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001224:	d301      	bcc.n	800122a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001226:	2301      	movs	r3, #1
 8001228:	e00f      	b.n	800124a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800122a:	4a0a      	ldr	r2, [pc, #40]	; (8001254 <SysTick_Config+0x40>)
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	3b01      	subs	r3, #1
 8001230:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001232:	210f      	movs	r1, #15
 8001234:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001238:	f7ff ff8e 	bl	8001158 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800123c:	4b05      	ldr	r3, [pc, #20]	; (8001254 <SysTick_Config+0x40>)
 800123e:	2200      	movs	r2, #0
 8001240:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001242:	4b04      	ldr	r3, [pc, #16]	; (8001254 <SysTick_Config+0x40>)
 8001244:	2207      	movs	r2, #7
 8001246:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001248:	2300      	movs	r3, #0
}
 800124a:	4618      	mov	r0, r3
 800124c:	3708      	adds	r7, #8
 800124e:	46bd      	mov	sp, r7
 8001250:	bd80      	pop	{r7, pc}
 8001252:	bf00      	nop
 8001254:	e000e010 	.word	0xe000e010

08001258 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	b082      	sub	sp, #8
 800125c:	af00      	add	r7, sp, #0
 800125e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001260:	6878      	ldr	r0, [r7, #4]
 8001262:	f7ff ff29 	bl	80010b8 <__NVIC_SetPriorityGrouping>
}
 8001266:	bf00      	nop
 8001268:	3708      	adds	r7, #8
 800126a:	46bd      	mov	sp, r7
 800126c:	bd80      	pop	{r7, pc}

0800126e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800126e:	b580      	push	{r7, lr}
 8001270:	b086      	sub	sp, #24
 8001272:	af00      	add	r7, sp, #0
 8001274:	4603      	mov	r3, r0
 8001276:	60b9      	str	r1, [r7, #8]
 8001278:	607a      	str	r2, [r7, #4]
 800127a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800127c:	2300      	movs	r3, #0
 800127e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001280:	f7ff ff3e 	bl	8001100 <__NVIC_GetPriorityGrouping>
 8001284:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001286:	687a      	ldr	r2, [r7, #4]
 8001288:	68b9      	ldr	r1, [r7, #8]
 800128a:	6978      	ldr	r0, [r7, #20]
 800128c:	f7ff ff8e 	bl	80011ac <NVIC_EncodePriority>
 8001290:	4602      	mov	r2, r0
 8001292:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001296:	4611      	mov	r1, r2
 8001298:	4618      	mov	r0, r3
 800129a:	f7ff ff5d 	bl	8001158 <__NVIC_SetPriority>
}
 800129e:	bf00      	nop
 80012a0:	3718      	adds	r7, #24
 80012a2:	46bd      	mov	sp, r7
 80012a4:	bd80      	pop	{r7, pc}

080012a6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80012a6:	b580      	push	{r7, lr}
 80012a8:	b082      	sub	sp, #8
 80012aa:	af00      	add	r7, sp, #0
 80012ac:	4603      	mov	r3, r0
 80012ae:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80012b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012b4:	4618      	mov	r0, r3
 80012b6:	f7ff ff31 	bl	800111c <__NVIC_EnableIRQ>
}
 80012ba:	bf00      	nop
 80012bc:	3708      	adds	r7, #8
 80012be:	46bd      	mov	sp, r7
 80012c0:	bd80      	pop	{r7, pc}

080012c2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80012c2:	b580      	push	{r7, lr}
 80012c4:	b082      	sub	sp, #8
 80012c6:	af00      	add	r7, sp, #0
 80012c8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80012ca:	6878      	ldr	r0, [r7, #4]
 80012cc:	f7ff ffa2 	bl	8001214 <SysTick_Config>
 80012d0:	4603      	mov	r3, r0
}
 80012d2:	4618      	mov	r0, r3
 80012d4:	3708      	adds	r7, #8
 80012d6:	46bd      	mov	sp, r7
 80012d8:	bd80      	pop	{r7, pc}
	...

080012dc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80012dc:	b480      	push	{r7}
 80012de:	b089      	sub	sp, #36	; 0x24
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	6078      	str	r0, [r7, #4]
 80012e4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80012e6:	2300      	movs	r3, #0
 80012e8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80012ea:	2300      	movs	r3, #0
 80012ec:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80012ee:	2300      	movs	r3, #0
 80012f0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80012f2:	2300      	movs	r3, #0
 80012f4:	61fb      	str	r3, [r7, #28]
 80012f6:	e16b      	b.n	80015d0 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80012f8:	2201      	movs	r2, #1
 80012fa:	69fb      	ldr	r3, [r7, #28]
 80012fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001300:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001302:	683b      	ldr	r3, [r7, #0]
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	697a      	ldr	r2, [r7, #20]
 8001308:	4013      	ands	r3, r2
 800130a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800130c:	693a      	ldr	r2, [r7, #16]
 800130e:	697b      	ldr	r3, [r7, #20]
 8001310:	429a      	cmp	r2, r3
 8001312:	f040 815a 	bne.w	80015ca <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001316:	683b      	ldr	r3, [r7, #0]
 8001318:	685b      	ldr	r3, [r3, #4]
 800131a:	f003 0303 	and.w	r3, r3, #3
 800131e:	2b01      	cmp	r3, #1
 8001320:	d005      	beq.n	800132e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001322:	683b      	ldr	r3, [r7, #0]
 8001324:	685b      	ldr	r3, [r3, #4]
 8001326:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800132a:	2b02      	cmp	r3, #2
 800132c:	d130      	bne.n	8001390 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	689b      	ldr	r3, [r3, #8]
 8001332:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001334:	69fb      	ldr	r3, [r7, #28]
 8001336:	005b      	lsls	r3, r3, #1
 8001338:	2203      	movs	r2, #3
 800133a:	fa02 f303 	lsl.w	r3, r2, r3
 800133e:	43db      	mvns	r3, r3
 8001340:	69ba      	ldr	r2, [r7, #24]
 8001342:	4013      	ands	r3, r2
 8001344:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001346:	683b      	ldr	r3, [r7, #0]
 8001348:	68da      	ldr	r2, [r3, #12]
 800134a:	69fb      	ldr	r3, [r7, #28]
 800134c:	005b      	lsls	r3, r3, #1
 800134e:	fa02 f303 	lsl.w	r3, r2, r3
 8001352:	69ba      	ldr	r2, [r7, #24]
 8001354:	4313      	orrs	r3, r2
 8001356:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	69ba      	ldr	r2, [r7, #24]
 800135c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	685b      	ldr	r3, [r3, #4]
 8001362:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001364:	2201      	movs	r2, #1
 8001366:	69fb      	ldr	r3, [r7, #28]
 8001368:	fa02 f303 	lsl.w	r3, r2, r3
 800136c:	43db      	mvns	r3, r3
 800136e:	69ba      	ldr	r2, [r7, #24]
 8001370:	4013      	ands	r3, r2
 8001372:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001374:	683b      	ldr	r3, [r7, #0]
 8001376:	685b      	ldr	r3, [r3, #4]
 8001378:	091b      	lsrs	r3, r3, #4
 800137a:	f003 0201 	and.w	r2, r3, #1
 800137e:	69fb      	ldr	r3, [r7, #28]
 8001380:	fa02 f303 	lsl.w	r3, r2, r3
 8001384:	69ba      	ldr	r2, [r7, #24]
 8001386:	4313      	orrs	r3, r2
 8001388:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	69ba      	ldr	r2, [r7, #24]
 800138e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001390:	683b      	ldr	r3, [r7, #0]
 8001392:	685b      	ldr	r3, [r3, #4]
 8001394:	f003 0303 	and.w	r3, r3, #3
 8001398:	2b03      	cmp	r3, #3
 800139a:	d017      	beq.n	80013cc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	68db      	ldr	r3, [r3, #12]
 80013a0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80013a2:	69fb      	ldr	r3, [r7, #28]
 80013a4:	005b      	lsls	r3, r3, #1
 80013a6:	2203      	movs	r2, #3
 80013a8:	fa02 f303 	lsl.w	r3, r2, r3
 80013ac:	43db      	mvns	r3, r3
 80013ae:	69ba      	ldr	r2, [r7, #24]
 80013b0:	4013      	ands	r3, r2
 80013b2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80013b4:	683b      	ldr	r3, [r7, #0]
 80013b6:	689a      	ldr	r2, [r3, #8]
 80013b8:	69fb      	ldr	r3, [r7, #28]
 80013ba:	005b      	lsls	r3, r3, #1
 80013bc:	fa02 f303 	lsl.w	r3, r2, r3
 80013c0:	69ba      	ldr	r2, [r7, #24]
 80013c2:	4313      	orrs	r3, r2
 80013c4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	69ba      	ldr	r2, [r7, #24]
 80013ca:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80013cc:	683b      	ldr	r3, [r7, #0]
 80013ce:	685b      	ldr	r3, [r3, #4]
 80013d0:	f003 0303 	and.w	r3, r3, #3
 80013d4:	2b02      	cmp	r3, #2
 80013d6:	d123      	bne.n	8001420 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80013d8:	69fb      	ldr	r3, [r7, #28]
 80013da:	08da      	lsrs	r2, r3, #3
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	3208      	adds	r2, #8
 80013e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80013e4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80013e6:	69fb      	ldr	r3, [r7, #28]
 80013e8:	f003 0307 	and.w	r3, r3, #7
 80013ec:	009b      	lsls	r3, r3, #2
 80013ee:	220f      	movs	r2, #15
 80013f0:	fa02 f303 	lsl.w	r3, r2, r3
 80013f4:	43db      	mvns	r3, r3
 80013f6:	69ba      	ldr	r2, [r7, #24]
 80013f8:	4013      	ands	r3, r2
 80013fa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80013fc:	683b      	ldr	r3, [r7, #0]
 80013fe:	691a      	ldr	r2, [r3, #16]
 8001400:	69fb      	ldr	r3, [r7, #28]
 8001402:	f003 0307 	and.w	r3, r3, #7
 8001406:	009b      	lsls	r3, r3, #2
 8001408:	fa02 f303 	lsl.w	r3, r2, r3
 800140c:	69ba      	ldr	r2, [r7, #24]
 800140e:	4313      	orrs	r3, r2
 8001410:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001412:	69fb      	ldr	r3, [r7, #28]
 8001414:	08da      	lsrs	r2, r3, #3
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	3208      	adds	r2, #8
 800141a:	69b9      	ldr	r1, [r7, #24]
 800141c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001426:	69fb      	ldr	r3, [r7, #28]
 8001428:	005b      	lsls	r3, r3, #1
 800142a:	2203      	movs	r2, #3
 800142c:	fa02 f303 	lsl.w	r3, r2, r3
 8001430:	43db      	mvns	r3, r3
 8001432:	69ba      	ldr	r2, [r7, #24]
 8001434:	4013      	ands	r3, r2
 8001436:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001438:	683b      	ldr	r3, [r7, #0]
 800143a:	685b      	ldr	r3, [r3, #4]
 800143c:	f003 0203 	and.w	r2, r3, #3
 8001440:	69fb      	ldr	r3, [r7, #28]
 8001442:	005b      	lsls	r3, r3, #1
 8001444:	fa02 f303 	lsl.w	r3, r2, r3
 8001448:	69ba      	ldr	r2, [r7, #24]
 800144a:	4313      	orrs	r3, r2
 800144c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	69ba      	ldr	r2, [r7, #24]
 8001452:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001454:	683b      	ldr	r3, [r7, #0]
 8001456:	685b      	ldr	r3, [r3, #4]
 8001458:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800145c:	2b00      	cmp	r3, #0
 800145e:	f000 80b4 	beq.w	80015ca <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001462:	2300      	movs	r3, #0
 8001464:	60fb      	str	r3, [r7, #12]
 8001466:	4b60      	ldr	r3, [pc, #384]	; (80015e8 <HAL_GPIO_Init+0x30c>)
 8001468:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800146a:	4a5f      	ldr	r2, [pc, #380]	; (80015e8 <HAL_GPIO_Init+0x30c>)
 800146c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001470:	6453      	str	r3, [r2, #68]	; 0x44
 8001472:	4b5d      	ldr	r3, [pc, #372]	; (80015e8 <HAL_GPIO_Init+0x30c>)
 8001474:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001476:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800147a:	60fb      	str	r3, [r7, #12]
 800147c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800147e:	4a5b      	ldr	r2, [pc, #364]	; (80015ec <HAL_GPIO_Init+0x310>)
 8001480:	69fb      	ldr	r3, [r7, #28]
 8001482:	089b      	lsrs	r3, r3, #2
 8001484:	3302      	adds	r3, #2
 8001486:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800148a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800148c:	69fb      	ldr	r3, [r7, #28]
 800148e:	f003 0303 	and.w	r3, r3, #3
 8001492:	009b      	lsls	r3, r3, #2
 8001494:	220f      	movs	r2, #15
 8001496:	fa02 f303 	lsl.w	r3, r2, r3
 800149a:	43db      	mvns	r3, r3
 800149c:	69ba      	ldr	r2, [r7, #24]
 800149e:	4013      	ands	r3, r2
 80014a0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	4a52      	ldr	r2, [pc, #328]	; (80015f0 <HAL_GPIO_Init+0x314>)
 80014a6:	4293      	cmp	r3, r2
 80014a8:	d02b      	beq.n	8001502 <HAL_GPIO_Init+0x226>
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	4a51      	ldr	r2, [pc, #324]	; (80015f4 <HAL_GPIO_Init+0x318>)
 80014ae:	4293      	cmp	r3, r2
 80014b0:	d025      	beq.n	80014fe <HAL_GPIO_Init+0x222>
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	4a50      	ldr	r2, [pc, #320]	; (80015f8 <HAL_GPIO_Init+0x31c>)
 80014b6:	4293      	cmp	r3, r2
 80014b8:	d01f      	beq.n	80014fa <HAL_GPIO_Init+0x21e>
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	4a4f      	ldr	r2, [pc, #316]	; (80015fc <HAL_GPIO_Init+0x320>)
 80014be:	4293      	cmp	r3, r2
 80014c0:	d019      	beq.n	80014f6 <HAL_GPIO_Init+0x21a>
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	4a4e      	ldr	r2, [pc, #312]	; (8001600 <HAL_GPIO_Init+0x324>)
 80014c6:	4293      	cmp	r3, r2
 80014c8:	d013      	beq.n	80014f2 <HAL_GPIO_Init+0x216>
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	4a4d      	ldr	r2, [pc, #308]	; (8001604 <HAL_GPIO_Init+0x328>)
 80014ce:	4293      	cmp	r3, r2
 80014d0:	d00d      	beq.n	80014ee <HAL_GPIO_Init+0x212>
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	4a4c      	ldr	r2, [pc, #304]	; (8001608 <HAL_GPIO_Init+0x32c>)
 80014d6:	4293      	cmp	r3, r2
 80014d8:	d007      	beq.n	80014ea <HAL_GPIO_Init+0x20e>
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	4a4b      	ldr	r2, [pc, #300]	; (800160c <HAL_GPIO_Init+0x330>)
 80014de:	4293      	cmp	r3, r2
 80014e0:	d101      	bne.n	80014e6 <HAL_GPIO_Init+0x20a>
 80014e2:	2307      	movs	r3, #7
 80014e4:	e00e      	b.n	8001504 <HAL_GPIO_Init+0x228>
 80014e6:	2308      	movs	r3, #8
 80014e8:	e00c      	b.n	8001504 <HAL_GPIO_Init+0x228>
 80014ea:	2306      	movs	r3, #6
 80014ec:	e00a      	b.n	8001504 <HAL_GPIO_Init+0x228>
 80014ee:	2305      	movs	r3, #5
 80014f0:	e008      	b.n	8001504 <HAL_GPIO_Init+0x228>
 80014f2:	2304      	movs	r3, #4
 80014f4:	e006      	b.n	8001504 <HAL_GPIO_Init+0x228>
 80014f6:	2303      	movs	r3, #3
 80014f8:	e004      	b.n	8001504 <HAL_GPIO_Init+0x228>
 80014fa:	2302      	movs	r3, #2
 80014fc:	e002      	b.n	8001504 <HAL_GPIO_Init+0x228>
 80014fe:	2301      	movs	r3, #1
 8001500:	e000      	b.n	8001504 <HAL_GPIO_Init+0x228>
 8001502:	2300      	movs	r3, #0
 8001504:	69fa      	ldr	r2, [r7, #28]
 8001506:	f002 0203 	and.w	r2, r2, #3
 800150a:	0092      	lsls	r2, r2, #2
 800150c:	4093      	lsls	r3, r2
 800150e:	69ba      	ldr	r2, [r7, #24]
 8001510:	4313      	orrs	r3, r2
 8001512:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001514:	4935      	ldr	r1, [pc, #212]	; (80015ec <HAL_GPIO_Init+0x310>)
 8001516:	69fb      	ldr	r3, [r7, #28]
 8001518:	089b      	lsrs	r3, r3, #2
 800151a:	3302      	adds	r3, #2
 800151c:	69ba      	ldr	r2, [r7, #24]
 800151e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001522:	4b3b      	ldr	r3, [pc, #236]	; (8001610 <HAL_GPIO_Init+0x334>)
 8001524:	689b      	ldr	r3, [r3, #8]
 8001526:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001528:	693b      	ldr	r3, [r7, #16]
 800152a:	43db      	mvns	r3, r3
 800152c:	69ba      	ldr	r2, [r7, #24]
 800152e:	4013      	ands	r3, r2
 8001530:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001532:	683b      	ldr	r3, [r7, #0]
 8001534:	685b      	ldr	r3, [r3, #4]
 8001536:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800153a:	2b00      	cmp	r3, #0
 800153c:	d003      	beq.n	8001546 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800153e:	69ba      	ldr	r2, [r7, #24]
 8001540:	693b      	ldr	r3, [r7, #16]
 8001542:	4313      	orrs	r3, r2
 8001544:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001546:	4a32      	ldr	r2, [pc, #200]	; (8001610 <HAL_GPIO_Init+0x334>)
 8001548:	69bb      	ldr	r3, [r7, #24]
 800154a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800154c:	4b30      	ldr	r3, [pc, #192]	; (8001610 <HAL_GPIO_Init+0x334>)
 800154e:	68db      	ldr	r3, [r3, #12]
 8001550:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001552:	693b      	ldr	r3, [r7, #16]
 8001554:	43db      	mvns	r3, r3
 8001556:	69ba      	ldr	r2, [r7, #24]
 8001558:	4013      	ands	r3, r2
 800155a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800155c:	683b      	ldr	r3, [r7, #0]
 800155e:	685b      	ldr	r3, [r3, #4]
 8001560:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001564:	2b00      	cmp	r3, #0
 8001566:	d003      	beq.n	8001570 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001568:	69ba      	ldr	r2, [r7, #24]
 800156a:	693b      	ldr	r3, [r7, #16]
 800156c:	4313      	orrs	r3, r2
 800156e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001570:	4a27      	ldr	r2, [pc, #156]	; (8001610 <HAL_GPIO_Init+0x334>)
 8001572:	69bb      	ldr	r3, [r7, #24]
 8001574:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001576:	4b26      	ldr	r3, [pc, #152]	; (8001610 <HAL_GPIO_Init+0x334>)
 8001578:	685b      	ldr	r3, [r3, #4]
 800157a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800157c:	693b      	ldr	r3, [r7, #16]
 800157e:	43db      	mvns	r3, r3
 8001580:	69ba      	ldr	r2, [r7, #24]
 8001582:	4013      	ands	r3, r2
 8001584:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001586:	683b      	ldr	r3, [r7, #0]
 8001588:	685b      	ldr	r3, [r3, #4]
 800158a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800158e:	2b00      	cmp	r3, #0
 8001590:	d003      	beq.n	800159a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001592:	69ba      	ldr	r2, [r7, #24]
 8001594:	693b      	ldr	r3, [r7, #16]
 8001596:	4313      	orrs	r3, r2
 8001598:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800159a:	4a1d      	ldr	r2, [pc, #116]	; (8001610 <HAL_GPIO_Init+0x334>)
 800159c:	69bb      	ldr	r3, [r7, #24]
 800159e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80015a0:	4b1b      	ldr	r3, [pc, #108]	; (8001610 <HAL_GPIO_Init+0x334>)
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80015a6:	693b      	ldr	r3, [r7, #16]
 80015a8:	43db      	mvns	r3, r3
 80015aa:	69ba      	ldr	r2, [r7, #24]
 80015ac:	4013      	ands	r3, r2
 80015ae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80015b0:	683b      	ldr	r3, [r7, #0]
 80015b2:	685b      	ldr	r3, [r3, #4]
 80015b4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d003      	beq.n	80015c4 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80015bc:	69ba      	ldr	r2, [r7, #24]
 80015be:	693b      	ldr	r3, [r7, #16]
 80015c0:	4313      	orrs	r3, r2
 80015c2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80015c4:	4a12      	ldr	r2, [pc, #72]	; (8001610 <HAL_GPIO_Init+0x334>)
 80015c6:	69bb      	ldr	r3, [r7, #24]
 80015c8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80015ca:	69fb      	ldr	r3, [r7, #28]
 80015cc:	3301      	adds	r3, #1
 80015ce:	61fb      	str	r3, [r7, #28]
 80015d0:	69fb      	ldr	r3, [r7, #28]
 80015d2:	2b0f      	cmp	r3, #15
 80015d4:	f67f ae90 	bls.w	80012f8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80015d8:	bf00      	nop
 80015da:	bf00      	nop
 80015dc:	3724      	adds	r7, #36	; 0x24
 80015de:	46bd      	mov	sp, r7
 80015e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e4:	4770      	bx	lr
 80015e6:	bf00      	nop
 80015e8:	40023800 	.word	0x40023800
 80015ec:	40013800 	.word	0x40013800
 80015f0:	40020000 	.word	0x40020000
 80015f4:	40020400 	.word	0x40020400
 80015f8:	40020800 	.word	0x40020800
 80015fc:	40020c00 	.word	0x40020c00
 8001600:	40021000 	.word	0x40021000
 8001604:	40021400 	.word	0x40021400
 8001608:	40021800 	.word	0x40021800
 800160c:	40021c00 	.word	0x40021c00
 8001610:	40013c00 	.word	0x40013c00

08001614 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001614:	b480      	push	{r7}
 8001616:	b083      	sub	sp, #12
 8001618:	af00      	add	r7, sp, #0
 800161a:	6078      	str	r0, [r7, #4]
 800161c:	460b      	mov	r3, r1
 800161e:	807b      	strh	r3, [r7, #2]
 8001620:	4613      	mov	r3, r2
 8001622:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001624:	787b      	ldrb	r3, [r7, #1]
 8001626:	2b00      	cmp	r3, #0
 8001628:	d003      	beq.n	8001632 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800162a:	887a      	ldrh	r2, [r7, #2]
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001630:	e003      	b.n	800163a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001632:	887b      	ldrh	r3, [r7, #2]
 8001634:	041a      	lsls	r2, r3, #16
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	619a      	str	r2, [r3, #24]
}
 800163a:	bf00      	nop
 800163c:	370c      	adds	r7, #12
 800163e:	46bd      	mov	sp, r7
 8001640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001644:	4770      	bx	lr

08001646 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001646:	b480      	push	{r7}
 8001648:	b085      	sub	sp, #20
 800164a:	af00      	add	r7, sp, #0
 800164c:	6078      	str	r0, [r7, #4]
 800164e:	460b      	mov	r3, r1
 8001650:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	695b      	ldr	r3, [r3, #20]
 8001656:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001658:	887a      	ldrh	r2, [r7, #2]
 800165a:	68fb      	ldr	r3, [r7, #12]
 800165c:	4013      	ands	r3, r2
 800165e:	041a      	lsls	r2, r3, #16
 8001660:	68fb      	ldr	r3, [r7, #12]
 8001662:	43d9      	mvns	r1, r3
 8001664:	887b      	ldrh	r3, [r7, #2]
 8001666:	400b      	ands	r3, r1
 8001668:	431a      	orrs	r2, r3
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	619a      	str	r2, [r3, #24]
}
 800166e:	bf00      	nop
 8001670:	3714      	adds	r7, #20
 8001672:	46bd      	mov	sp, r7
 8001674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001678:	4770      	bx	lr
	...

0800167c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800167c:	b580      	push	{r7, lr}
 800167e:	b082      	sub	sp, #8
 8001680:	af00      	add	r7, sp, #0
 8001682:	4603      	mov	r3, r0
 8001684:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8001686:	4b08      	ldr	r3, [pc, #32]	; (80016a8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001688:	695a      	ldr	r2, [r3, #20]
 800168a:	88fb      	ldrh	r3, [r7, #6]
 800168c:	4013      	ands	r3, r2
 800168e:	2b00      	cmp	r3, #0
 8001690:	d006      	beq.n	80016a0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001692:	4a05      	ldr	r2, [pc, #20]	; (80016a8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001694:	88fb      	ldrh	r3, [r7, #6]
 8001696:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001698:	88fb      	ldrh	r3, [r7, #6]
 800169a:	4618      	mov	r0, r3
 800169c:	f7fe ff8c 	bl	80005b8 <HAL_GPIO_EXTI_Callback>
  }
}
 80016a0:	bf00      	nop
 80016a2:	3708      	adds	r7, #8
 80016a4:	46bd      	mov	sp, r7
 80016a6:	bd80      	pop	{r7, pc}
 80016a8:	40013c00 	.word	0x40013c00

080016ac <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	b084      	sub	sp, #16
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d101      	bne.n	80016be <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80016ba:	2301      	movs	r3, #1
 80016bc:	e12b      	b.n	8001916 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80016c4:	b2db      	uxtb	r3, r3
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d106      	bne.n	80016d8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	2200      	movs	r2, #0
 80016ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80016d2:	6878      	ldr	r0, [r7, #4]
 80016d4:	f7ff fad4 	bl	8000c80 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	2224      	movs	r2, #36	; 0x24
 80016dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	681a      	ldr	r2, [r3, #0]
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	f022 0201 	bic.w	r2, r2, #1
 80016ee:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	681a      	ldr	r2, [r3, #0]
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80016fe:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	681a      	ldr	r2, [r3, #0]
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800170e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001710:	f001 fd28 	bl	8003164 <HAL_RCC_GetPCLK1Freq>
 8001714:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	685b      	ldr	r3, [r3, #4]
 800171a:	4a81      	ldr	r2, [pc, #516]	; (8001920 <HAL_I2C_Init+0x274>)
 800171c:	4293      	cmp	r3, r2
 800171e:	d807      	bhi.n	8001730 <HAL_I2C_Init+0x84>
 8001720:	68fb      	ldr	r3, [r7, #12]
 8001722:	4a80      	ldr	r2, [pc, #512]	; (8001924 <HAL_I2C_Init+0x278>)
 8001724:	4293      	cmp	r3, r2
 8001726:	bf94      	ite	ls
 8001728:	2301      	movls	r3, #1
 800172a:	2300      	movhi	r3, #0
 800172c:	b2db      	uxtb	r3, r3
 800172e:	e006      	b.n	800173e <HAL_I2C_Init+0x92>
 8001730:	68fb      	ldr	r3, [r7, #12]
 8001732:	4a7d      	ldr	r2, [pc, #500]	; (8001928 <HAL_I2C_Init+0x27c>)
 8001734:	4293      	cmp	r3, r2
 8001736:	bf94      	ite	ls
 8001738:	2301      	movls	r3, #1
 800173a:	2300      	movhi	r3, #0
 800173c:	b2db      	uxtb	r3, r3
 800173e:	2b00      	cmp	r3, #0
 8001740:	d001      	beq.n	8001746 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001742:	2301      	movs	r3, #1
 8001744:	e0e7      	b.n	8001916 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001746:	68fb      	ldr	r3, [r7, #12]
 8001748:	4a78      	ldr	r2, [pc, #480]	; (800192c <HAL_I2C_Init+0x280>)
 800174a:	fba2 2303 	umull	r2, r3, r2, r3
 800174e:	0c9b      	lsrs	r3, r3, #18
 8001750:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	685b      	ldr	r3, [r3, #4]
 8001758:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	68ba      	ldr	r2, [r7, #8]
 8001762:	430a      	orrs	r2, r1
 8001764:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	6a1b      	ldr	r3, [r3, #32]
 800176c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	685b      	ldr	r3, [r3, #4]
 8001774:	4a6a      	ldr	r2, [pc, #424]	; (8001920 <HAL_I2C_Init+0x274>)
 8001776:	4293      	cmp	r3, r2
 8001778:	d802      	bhi.n	8001780 <HAL_I2C_Init+0xd4>
 800177a:	68bb      	ldr	r3, [r7, #8]
 800177c:	3301      	adds	r3, #1
 800177e:	e009      	b.n	8001794 <HAL_I2C_Init+0xe8>
 8001780:	68bb      	ldr	r3, [r7, #8]
 8001782:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8001786:	fb02 f303 	mul.w	r3, r2, r3
 800178a:	4a69      	ldr	r2, [pc, #420]	; (8001930 <HAL_I2C_Init+0x284>)
 800178c:	fba2 2303 	umull	r2, r3, r2, r3
 8001790:	099b      	lsrs	r3, r3, #6
 8001792:	3301      	adds	r3, #1
 8001794:	687a      	ldr	r2, [r7, #4]
 8001796:	6812      	ldr	r2, [r2, #0]
 8001798:	430b      	orrs	r3, r1
 800179a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	69db      	ldr	r3, [r3, #28]
 80017a2:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80017a6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	685b      	ldr	r3, [r3, #4]
 80017ae:	495c      	ldr	r1, [pc, #368]	; (8001920 <HAL_I2C_Init+0x274>)
 80017b0:	428b      	cmp	r3, r1
 80017b2:	d819      	bhi.n	80017e8 <HAL_I2C_Init+0x13c>
 80017b4:	68fb      	ldr	r3, [r7, #12]
 80017b6:	1e59      	subs	r1, r3, #1
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	685b      	ldr	r3, [r3, #4]
 80017bc:	005b      	lsls	r3, r3, #1
 80017be:	fbb1 f3f3 	udiv	r3, r1, r3
 80017c2:	1c59      	adds	r1, r3, #1
 80017c4:	f640 73fc 	movw	r3, #4092	; 0xffc
 80017c8:	400b      	ands	r3, r1
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d00a      	beq.n	80017e4 <HAL_I2C_Init+0x138>
 80017ce:	68fb      	ldr	r3, [r7, #12]
 80017d0:	1e59      	subs	r1, r3, #1
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	685b      	ldr	r3, [r3, #4]
 80017d6:	005b      	lsls	r3, r3, #1
 80017d8:	fbb1 f3f3 	udiv	r3, r1, r3
 80017dc:	3301      	adds	r3, #1
 80017de:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80017e2:	e051      	b.n	8001888 <HAL_I2C_Init+0x1dc>
 80017e4:	2304      	movs	r3, #4
 80017e6:	e04f      	b.n	8001888 <HAL_I2C_Init+0x1dc>
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	689b      	ldr	r3, [r3, #8]
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d111      	bne.n	8001814 <HAL_I2C_Init+0x168>
 80017f0:	68fb      	ldr	r3, [r7, #12]
 80017f2:	1e58      	subs	r0, r3, #1
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	6859      	ldr	r1, [r3, #4]
 80017f8:	460b      	mov	r3, r1
 80017fa:	005b      	lsls	r3, r3, #1
 80017fc:	440b      	add	r3, r1
 80017fe:	fbb0 f3f3 	udiv	r3, r0, r3
 8001802:	3301      	adds	r3, #1
 8001804:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001808:	2b00      	cmp	r3, #0
 800180a:	bf0c      	ite	eq
 800180c:	2301      	moveq	r3, #1
 800180e:	2300      	movne	r3, #0
 8001810:	b2db      	uxtb	r3, r3
 8001812:	e012      	b.n	800183a <HAL_I2C_Init+0x18e>
 8001814:	68fb      	ldr	r3, [r7, #12]
 8001816:	1e58      	subs	r0, r3, #1
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	6859      	ldr	r1, [r3, #4]
 800181c:	460b      	mov	r3, r1
 800181e:	009b      	lsls	r3, r3, #2
 8001820:	440b      	add	r3, r1
 8001822:	0099      	lsls	r1, r3, #2
 8001824:	440b      	add	r3, r1
 8001826:	fbb0 f3f3 	udiv	r3, r0, r3
 800182a:	3301      	adds	r3, #1
 800182c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001830:	2b00      	cmp	r3, #0
 8001832:	bf0c      	ite	eq
 8001834:	2301      	moveq	r3, #1
 8001836:	2300      	movne	r3, #0
 8001838:	b2db      	uxtb	r3, r3
 800183a:	2b00      	cmp	r3, #0
 800183c:	d001      	beq.n	8001842 <HAL_I2C_Init+0x196>
 800183e:	2301      	movs	r3, #1
 8001840:	e022      	b.n	8001888 <HAL_I2C_Init+0x1dc>
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	689b      	ldr	r3, [r3, #8]
 8001846:	2b00      	cmp	r3, #0
 8001848:	d10e      	bne.n	8001868 <HAL_I2C_Init+0x1bc>
 800184a:	68fb      	ldr	r3, [r7, #12]
 800184c:	1e58      	subs	r0, r3, #1
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	6859      	ldr	r1, [r3, #4]
 8001852:	460b      	mov	r3, r1
 8001854:	005b      	lsls	r3, r3, #1
 8001856:	440b      	add	r3, r1
 8001858:	fbb0 f3f3 	udiv	r3, r0, r3
 800185c:	3301      	adds	r3, #1
 800185e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001862:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001866:	e00f      	b.n	8001888 <HAL_I2C_Init+0x1dc>
 8001868:	68fb      	ldr	r3, [r7, #12]
 800186a:	1e58      	subs	r0, r3, #1
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	6859      	ldr	r1, [r3, #4]
 8001870:	460b      	mov	r3, r1
 8001872:	009b      	lsls	r3, r3, #2
 8001874:	440b      	add	r3, r1
 8001876:	0099      	lsls	r1, r3, #2
 8001878:	440b      	add	r3, r1
 800187a:	fbb0 f3f3 	udiv	r3, r0, r3
 800187e:	3301      	adds	r3, #1
 8001880:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001884:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001888:	6879      	ldr	r1, [r7, #4]
 800188a:	6809      	ldr	r1, [r1, #0]
 800188c:	4313      	orrs	r3, r2
 800188e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	69da      	ldr	r2, [r3, #28]
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	6a1b      	ldr	r3, [r3, #32]
 80018a2:	431a      	orrs	r2, r3
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	430a      	orrs	r2, r1
 80018aa:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	689b      	ldr	r3, [r3, #8]
 80018b2:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80018b6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80018ba:	687a      	ldr	r2, [r7, #4]
 80018bc:	6911      	ldr	r1, [r2, #16]
 80018be:	687a      	ldr	r2, [r7, #4]
 80018c0:	68d2      	ldr	r2, [r2, #12]
 80018c2:	4311      	orrs	r1, r2
 80018c4:	687a      	ldr	r2, [r7, #4]
 80018c6:	6812      	ldr	r2, [r2, #0]
 80018c8:	430b      	orrs	r3, r1
 80018ca:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	68db      	ldr	r3, [r3, #12]
 80018d2:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	695a      	ldr	r2, [r3, #20]
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	699b      	ldr	r3, [r3, #24]
 80018de:	431a      	orrs	r2, r3
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	430a      	orrs	r2, r1
 80018e6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	681a      	ldr	r2, [r3, #0]
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	f042 0201 	orr.w	r2, r2, #1
 80018f6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	2200      	movs	r2, #0
 80018fc:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	2220      	movs	r2, #32
 8001902:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	2200      	movs	r2, #0
 800190a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	2200      	movs	r2, #0
 8001910:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001914:	2300      	movs	r3, #0
}
 8001916:	4618      	mov	r0, r3
 8001918:	3710      	adds	r7, #16
 800191a:	46bd      	mov	sp, r7
 800191c:	bd80      	pop	{r7, pc}
 800191e:	bf00      	nop
 8001920:	000186a0 	.word	0x000186a0
 8001924:	001e847f 	.word	0x001e847f
 8001928:	003d08ff 	.word	0x003d08ff
 800192c:	431bde83 	.word	0x431bde83
 8001930:	10624dd3 	.word	0x10624dd3

08001934 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	b088      	sub	sp, #32
 8001938:	af02      	add	r7, sp, #8
 800193a:	60f8      	str	r0, [r7, #12]
 800193c:	4608      	mov	r0, r1
 800193e:	4611      	mov	r1, r2
 8001940:	461a      	mov	r2, r3
 8001942:	4603      	mov	r3, r0
 8001944:	817b      	strh	r3, [r7, #10]
 8001946:	460b      	mov	r3, r1
 8001948:	813b      	strh	r3, [r7, #8]
 800194a:	4613      	mov	r3, r2
 800194c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800194e:	f7ff fb83 	bl	8001058 <HAL_GetTick>
 8001952:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001954:	68fb      	ldr	r3, [r7, #12]
 8001956:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800195a:	b2db      	uxtb	r3, r3
 800195c:	2b20      	cmp	r3, #32
 800195e:	f040 80d9 	bne.w	8001b14 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001962:	697b      	ldr	r3, [r7, #20]
 8001964:	9300      	str	r3, [sp, #0]
 8001966:	2319      	movs	r3, #25
 8001968:	2201      	movs	r2, #1
 800196a:	496d      	ldr	r1, [pc, #436]	; (8001b20 <HAL_I2C_Mem_Write+0x1ec>)
 800196c:	68f8      	ldr	r0, [r7, #12]
 800196e:	f000 fdad 	bl	80024cc <I2C_WaitOnFlagUntilTimeout>
 8001972:	4603      	mov	r3, r0
 8001974:	2b00      	cmp	r3, #0
 8001976:	d001      	beq.n	800197c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8001978:	2302      	movs	r3, #2
 800197a:	e0cc      	b.n	8001b16 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800197c:	68fb      	ldr	r3, [r7, #12]
 800197e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001982:	2b01      	cmp	r3, #1
 8001984:	d101      	bne.n	800198a <HAL_I2C_Mem_Write+0x56>
 8001986:	2302      	movs	r3, #2
 8001988:	e0c5      	b.n	8001b16 <HAL_I2C_Mem_Write+0x1e2>
 800198a:	68fb      	ldr	r3, [r7, #12]
 800198c:	2201      	movs	r2, #1
 800198e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001992:	68fb      	ldr	r3, [r7, #12]
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	f003 0301 	and.w	r3, r3, #1
 800199c:	2b01      	cmp	r3, #1
 800199e:	d007      	beq.n	80019b0 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80019a0:	68fb      	ldr	r3, [r7, #12]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	681a      	ldr	r2, [r3, #0]
 80019a6:	68fb      	ldr	r3, [r7, #12]
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	f042 0201 	orr.w	r2, r2, #1
 80019ae:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80019b0:	68fb      	ldr	r3, [r7, #12]
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	681a      	ldr	r2, [r3, #0]
 80019b6:	68fb      	ldr	r3, [r7, #12]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80019be:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	2221      	movs	r2, #33	; 0x21
 80019c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80019c8:	68fb      	ldr	r3, [r7, #12]
 80019ca:	2240      	movs	r2, #64	; 0x40
 80019cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80019d0:	68fb      	ldr	r3, [r7, #12]
 80019d2:	2200      	movs	r2, #0
 80019d4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80019d6:	68fb      	ldr	r3, [r7, #12]
 80019d8:	6a3a      	ldr	r2, [r7, #32]
 80019da:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80019e0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80019e2:	68fb      	ldr	r3, [r7, #12]
 80019e4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80019e6:	b29a      	uxth	r2, r3
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80019ec:	68fb      	ldr	r3, [r7, #12]
 80019ee:	4a4d      	ldr	r2, [pc, #308]	; (8001b24 <HAL_I2C_Mem_Write+0x1f0>)
 80019f0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80019f2:	88f8      	ldrh	r0, [r7, #6]
 80019f4:	893a      	ldrh	r2, [r7, #8]
 80019f6:	8979      	ldrh	r1, [r7, #10]
 80019f8:	697b      	ldr	r3, [r7, #20]
 80019fa:	9301      	str	r3, [sp, #4]
 80019fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80019fe:	9300      	str	r3, [sp, #0]
 8001a00:	4603      	mov	r3, r0
 8001a02:	68f8      	ldr	r0, [r7, #12]
 8001a04:	f000 fbe4 	bl	80021d0 <I2C_RequestMemoryWrite>
 8001a08:	4603      	mov	r3, r0
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d052      	beq.n	8001ab4 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8001a0e:	2301      	movs	r3, #1
 8001a10:	e081      	b.n	8001b16 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001a12:	697a      	ldr	r2, [r7, #20]
 8001a14:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001a16:	68f8      	ldr	r0, [r7, #12]
 8001a18:	f000 fe2e 	bl	8002678 <I2C_WaitOnTXEFlagUntilTimeout>
 8001a1c:	4603      	mov	r3, r0
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d00d      	beq.n	8001a3e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001a22:	68fb      	ldr	r3, [r7, #12]
 8001a24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a26:	2b04      	cmp	r3, #4
 8001a28:	d107      	bne.n	8001a3a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001a2a:	68fb      	ldr	r3, [r7, #12]
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	681a      	ldr	r2, [r3, #0]
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001a38:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001a3a:	2301      	movs	r3, #1
 8001a3c:	e06b      	b.n	8001b16 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001a3e:	68fb      	ldr	r3, [r7, #12]
 8001a40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a42:	781a      	ldrb	r2, [r3, #0]
 8001a44:	68fb      	ldr	r3, [r7, #12]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001a4a:	68fb      	ldr	r3, [r7, #12]
 8001a4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a4e:	1c5a      	adds	r2, r3, #1
 8001a50:	68fb      	ldr	r3, [r7, #12]
 8001a52:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8001a54:	68fb      	ldr	r3, [r7, #12]
 8001a56:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001a58:	3b01      	subs	r3, #1
 8001a5a:	b29a      	uxth	r2, r3
 8001a5c:	68fb      	ldr	r3, [r7, #12]
 8001a5e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001a64:	b29b      	uxth	r3, r3
 8001a66:	3b01      	subs	r3, #1
 8001a68:	b29a      	uxth	r2, r3
 8001a6a:	68fb      	ldr	r3, [r7, #12]
 8001a6c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001a6e:	68fb      	ldr	r3, [r7, #12]
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	695b      	ldr	r3, [r3, #20]
 8001a74:	f003 0304 	and.w	r3, r3, #4
 8001a78:	2b04      	cmp	r3, #4
 8001a7a:	d11b      	bne.n	8001ab4 <HAL_I2C_Mem_Write+0x180>
 8001a7c:	68fb      	ldr	r3, [r7, #12]
 8001a7e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d017      	beq.n	8001ab4 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001a84:	68fb      	ldr	r3, [r7, #12]
 8001a86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a88:	781a      	ldrb	r2, [r3, #0]
 8001a8a:	68fb      	ldr	r3, [r7, #12]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8001a90:	68fb      	ldr	r3, [r7, #12]
 8001a92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a94:	1c5a      	adds	r2, r3, #1
 8001a96:	68fb      	ldr	r3, [r7, #12]
 8001a98:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8001a9a:	68fb      	ldr	r3, [r7, #12]
 8001a9c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001a9e:	3b01      	subs	r3, #1
 8001aa0:	b29a      	uxth	r2, r3
 8001aa2:	68fb      	ldr	r3, [r7, #12]
 8001aa4:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8001aa6:	68fb      	ldr	r3, [r7, #12]
 8001aa8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001aaa:	b29b      	uxth	r3, r3
 8001aac:	3b01      	subs	r3, #1
 8001aae:	b29a      	uxth	r2, r3
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8001ab4:	68fb      	ldr	r3, [r7, #12]
 8001ab6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d1aa      	bne.n	8001a12 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001abc:	697a      	ldr	r2, [r7, #20]
 8001abe:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001ac0:	68f8      	ldr	r0, [r7, #12]
 8001ac2:	f000 fe1a 	bl	80026fa <I2C_WaitOnBTFFlagUntilTimeout>
 8001ac6:	4603      	mov	r3, r0
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d00d      	beq.n	8001ae8 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001acc:	68fb      	ldr	r3, [r7, #12]
 8001ace:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ad0:	2b04      	cmp	r3, #4
 8001ad2:	d107      	bne.n	8001ae4 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001ad4:	68fb      	ldr	r3, [r7, #12]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	681a      	ldr	r2, [r3, #0]
 8001ada:	68fb      	ldr	r3, [r7, #12]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001ae2:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8001ae4:	2301      	movs	r3, #1
 8001ae6:	e016      	b.n	8001b16 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001ae8:	68fb      	ldr	r3, [r7, #12]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	681a      	ldr	r2, [r3, #0]
 8001aee:	68fb      	ldr	r3, [r7, #12]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001af6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001af8:	68fb      	ldr	r3, [r7, #12]
 8001afa:	2220      	movs	r2, #32
 8001afc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001b00:	68fb      	ldr	r3, [r7, #12]
 8001b02:	2200      	movs	r2, #0
 8001b04:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001b08:	68fb      	ldr	r3, [r7, #12]
 8001b0a:	2200      	movs	r2, #0
 8001b0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8001b10:	2300      	movs	r3, #0
 8001b12:	e000      	b.n	8001b16 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8001b14:	2302      	movs	r3, #2
  }
}
 8001b16:	4618      	mov	r0, r3
 8001b18:	3718      	adds	r7, #24
 8001b1a:	46bd      	mov	sp, r7
 8001b1c:	bd80      	pop	{r7, pc}
 8001b1e:	bf00      	nop
 8001b20:	00100002 	.word	0x00100002
 8001b24:	ffff0000 	.word	0xffff0000

08001b28 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b08c      	sub	sp, #48	; 0x30
 8001b2c:	af02      	add	r7, sp, #8
 8001b2e:	60f8      	str	r0, [r7, #12]
 8001b30:	4608      	mov	r0, r1
 8001b32:	4611      	mov	r1, r2
 8001b34:	461a      	mov	r2, r3
 8001b36:	4603      	mov	r3, r0
 8001b38:	817b      	strh	r3, [r7, #10]
 8001b3a:	460b      	mov	r3, r1
 8001b3c:	813b      	strh	r3, [r7, #8]
 8001b3e:	4613      	mov	r3, r2
 8001b40:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001b42:	f7ff fa89 	bl	8001058 <HAL_GetTick>
 8001b46:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001b4e:	b2db      	uxtb	r3, r3
 8001b50:	2b20      	cmp	r3, #32
 8001b52:	f040 8208 	bne.w	8001f66 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001b56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b58:	9300      	str	r3, [sp, #0]
 8001b5a:	2319      	movs	r3, #25
 8001b5c:	2201      	movs	r2, #1
 8001b5e:	497b      	ldr	r1, [pc, #492]	; (8001d4c <HAL_I2C_Mem_Read+0x224>)
 8001b60:	68f8      	ldr	r0, [r7, #12]
 8001b62:	f000 fcb3 	bl	80024cc <I2C_WaitOnFlagUntilTimeout>
 8001b66:	4603      	mov	r3, r0
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d001      	beq.n	8001b70 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8001b6c:	2302      	movs	r3, #2
 8001b6e:	e1fb      	b.n	8001f68 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001b76:	2b01      	cmp	r3, #1
 8001b78:	d101      	bne.n	8001b7e <HAL_I2C_Mem_Read+0x56>
 8001b7a:	2302      	movs	r3, #2
 8001b7c:	e1f4      	b.n	8001f68 <HAL_I2C_Mem_Read+0x440>
 8001b7e:	68fb      	ldr	r3, [r7, #12]
 8001b80:	2201      	movs	r2, #1
 8001b82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001b86:	68fb      	ldr	r3, [r7, #12]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	f003 0301 	and.w	r3, r3, #1
 8001b90:	2b01      	cmp	r3, #1
 8001b92:	d007      	beq.n	8001ba4 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	681a      	ldr	r2, [r3, #0]
 8001b9a:	68fb      	ldr	r3, [r7, #12]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	f042 0201 	orr.w	r2, r2, #1
 8001ba2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	681a      	ldr	r2, [r3, #0]
 8001baa:	68fb      	ldr	r3, [r7, #12]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001bb2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8001bb4:	68fb      	ldr	r3, [r7, #12]
 8001bb6:	2222      	movs	r2, #34	; 0x22
 8001bb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001bbc:	68fb      	ldr	r3, [r7, #12]
 8001bbe:	2240      	movs	r2, #64	; 0x40
 8001bc0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001bc4:	68fb      	ldr	r3, [r7, #12]
 8001bc6:	2200      	movs	r2, #0
 8001bc8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001bca:	68fb      	ldr	r3, [r7, #12]
 8001bcc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001bce:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8001bd4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001bd6:	68fb      	ldr	r3, [r7, #12]
 8001bd8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001bda:	b29a      	uxth	r2, r3
 8001bdc:	68fb      	ldr	r3, [r7, #12]
 8001bde:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001be0:	68fb      	ldr	r3, [r7, #12]
 8001be2:	4a5b      	ldr	r2, [pc, #364]	; (8001d50 <HAL_I2C_Mem_Read+0x228>)
 8001be4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001be6:	88f8      	ldrh	r0, [r7, #6]
 8001be8:	893a      	ldrh	r2, [r7, #8]
 8001bea:	8979      	ldrh	r1, [r7, #10]
 8001bec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bee:	9301      	str	r3, [sp, #4]
 8001bf0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001bf2:	9300      	str	r3, [sp, #0]
 8001bf4:	4603      	mov	r3, r0
 8001bf6:	68f8      	ldr	r0, [r7, #12]
 8001bf8:	f000 fb80 	bl	80022fc <I2C_RequestMemoryRead>
 8001bfc:	4603      	mov	r3, r0
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d001      	beq.n	8001c06 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8001c02:	2301      	movs	r3, #1
 8001c04:	e1b0      	b.n	8001f68 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8001c06:	68fb      	ldr	r3, [r7, #12]
 8001c08:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d113      	bne.n	8001c36 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001c0e:	2300      	movs	r3, #0
 8001c10:	623b      	str	r3, [r7, #32]
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	695b      	ldr	r3, [r3, #20]
 8001c18:	623b      	str	r3, [r7, #32]
 8001c1a:	68fb      	ldr	r3, [r7, #12]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	699b      	ldr	r3, [r3, #24]
 8001c20:	623b      	str	r3, [r7, #32]
 8001c22:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	681a      	ldr	r2, [r3, #0]
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001c32:	601a      	str	r2, [r3, #0]
 8001c34:	e184      	b.n	8001f40 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8001c36:	68fb      	ldr	r3, [r7, #12]
 8001c38:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001c3a:	2b01      	cmp	r3, #1
 8001c3c:	d11b      	bne.n	8001c76 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001c3e:	68fb      	ldr	r3, [r7, #12]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	681a      	ldr	r2, [r3, #0]
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001c4c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001c4e:	2300      	movs	r3, #0
 8001c50:	61fb      	str	r3, [r7, #28]
 8001c52:	68fb      	ldr	r3, [r7, #12]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	695b      	ldr	r3, [r3, #20]
 8001c58:	61fb      	str	r3, [r7, #28]
 8001c5a:	68fb      	ldr	r3, [r7, #12]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	699b      	ldr	r3, [r3, #24]
 8001c60:	61fb      	str	r3, [r7, #28]
 8001c62:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	681a      	ldr	r2, [r3, #0]
 8001c6a:	68fb      	ldr	r3, [r7, #12]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001c72:	601a      	str	r2, [r3, #0]
 8001c74:	e164      	b.n	8001f40 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8001c76:	68fb      	ldr	r3, [r7, #12]
 8001c78:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001c7a:	2b02      	cmp	r3, #2
 8001c7c:	d11b      	bne.n	8001cb6 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001c7e:	68fb      	ldr	r3, [r7, #12]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	681a      	ldr	r2, [r3, #0]
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001c8c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001c8e:	68fb      	ldr	r3, [r7, #12]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	681a      	ldr	r2, [r3, #0]
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001c9c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001c9e:	2300      	movs	r3, #0
 8001ca0:	61bb      	str	r3, [r7, #24]
 8001ca2:	68fb      	ldr	r3, [r7, #12]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	695b      	ldr	r3, [r3, #20]
 8001ca8:	61bb      	str	r3, [r7, #24]
 8001caa:	68fb      	ldr	r3, [r7, #12]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	699b      	ldr	r3, [r3, #24]
 8001cb0:	61bb      	str	r3, [r7, #24]
 8001cb2:	69bb      	ldr	r3, [r7, #24]
 8001cb4:	e144      	b.n	8001f40 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	617b      	str	r3, [r7, #20]
 8001cba:	68fb      	ldr	r3, [r7, #12]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	695b      	ldr	r3, [r3, #20]
 8001cc0:	617b      	str	r3, [r7, #20]
 8001cc2:	68fb      	ldr	r3, [r7, #12]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	699b      	ldr	r3, [r3, #24]
 8001cc8:	617b      	str	r3, [r7, #20]
 8001cca:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8001ccc:	e138      	b.n	8001f40 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8001cce:	68fb      	ldr	r3, [r7, #12]
 8001cd0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001cd2:	2b03      	cmp	r3, #3
 8001cd4:	f200 80f1 	bhi.w	8001eba <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001cdc:	2b01      	cmp	r3, #1
 8001cde:	d123      	bne.n	8001d28 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001ce0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001ce2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8001ce4:	68f8      	ldr	r0, [r7, #12]
 8001ce6:	f000 fd49 	bl	800277c <I2C_WaitOnRXNEFlagUntilTimeout>
 8001cea:	4603      	mov	r3, r0
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d001      	beq.n	8001cf4 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8001cf0:	2301      	movs	r3, #1
 8001cf2:	e139      	b.n	8001f68 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	691a      	ldr	r2, [r3, #16]
 8001cfa:	68fb      	ldr	r3, [r7, #12]
 8001cfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cfe:	b2d2      	uxtb	r2, r2
 8001d00:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d06:	1c5a      	adds	r2, r3, #1
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001d10:	3b01      	subs	r3, #1
 8001d12:	b29a      	uxth	r2, r3
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001d1c:	b29b      	uxth	r3, r3
 8001d1e:	3b01      	subs	r3, #1
 8001d20:	b29a      	uxth	r2, r3
 8001d22:	68fb      	ldr	r3, [r7, #12]
 8001d24:	855a      	strh	r2, [r3, #42]	; 0x2a
 8001d26:	e10b      	b.n	8001f40 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001d2c:	2b02      	cmp	r3, #2
 8001d2e:	d14e      	bne.n	8001dce <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001d30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d32:	9300      	str	r3, [sp, #0]
 8001d34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001d36:	2200      	movs	r2, #0
 8001d38:	4906      	ldr	r1, [pc, #24]	; (8001d54 <HAL_I2C_Mem_Read+0x22c>)
 8001d3a:	68f8      	ldr	r0, [r7, #12]
 8001d3c:	f000 fbc6 	bl	80024cc <I2C_WaitOnFlagUntilTimeout>
 8001d40:	4603      	mov	r3, r0
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d008      	beq.n	8001d58 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8001d46:	2301      	movs	r3, #1
 8001d48:	e10e      	b.n	8001f68 <HAL_I2C_Mem_Read+0x440>
 8001d4a:	bf00      	nop
 8001d4c:	00100002 	.word	0x00100002
 8001d50:	ffff0000 	.word	0xffff0000
 8001d54:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	681a      	ldr	r2, [r3, #0]
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001d66:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	691a      	ldr	r2, [r3, #16]
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d72:	b2d2      	uxtb	r2, r2
 8001d74:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d7a:	1c5a      	adds	r2, r3, #1
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001d80:	68fb      	ldr	r3, [r7, #12]
 8001d82:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001d84:	3b01      	subs	r3, #1
 8001d86:	b29a      	uxth	r2, r3
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001d90:	b29b      	uxth	r3, r3
 8001d92:	3b01      	subs	r3, #1
 8001d94:	b29a      	uxth	r2, r3
 8001d96:	68fb      	ldr	r3, [r7, #12]
 8001d98:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	691a      	ldr	r2, [r3, #16]
 8001da0:	68fb      	ldr	r3, [r7, #12]
 8001da2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001da4:	b2d2      	uxtb	r2, r2
 8001da6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001dac:	1c5a      	adds	r2, r3, #1
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001db2:	68fb      	ldr	r3, [r7, #12]
 8001db4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001db6:	3b01      	subs	r3, #1
 8001db8:	b29a      	uxth	r2, r3
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001dbe:	68fb      	ldr	r3, [r7, #12]
 8001dc0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001dc2:	b29b      	uxth	r3, r3
 8001dc4:	3b01      	subs	r3, #1
 8001dc6:	b29a      	uxth	r2, r3
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	855a      	strh	r2, [r3, #42]	; 0x2a
 8001dcc:	e0b8      	b.n	8001f40 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001dce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dd0:	9300      	str	r3, [sp, #0]
 8001dd2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	4966      	ldr	r1, [pc, #408]	; (8001f70 <HAL_I2C_Mem_Read+0x448>)
 8001dd8:	68f8      	ldr	r0, [r7, #12]
 8001dda:	f000 fb77 	bl	80024cc <I2C_WaitOnFlagUntilTimeout>
 8001dde:	4603      	mov	r3, r0
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d001      	beq.n	8001de8 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8001de4:	2301      	movs	r3, #1
 8001de6:	e0bf      	b.n	8001f68 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001de8:	68fb      	ldr	r3, [r7, #12]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	681a      	ldr	r2, [r3, #0]
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001df6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	691a      	ldr	r2, [r3, #16]
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e02:	b2d2      	uxtb	r2, r2
 8001e04:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e0a:	1c5a      	adds	r2, r3, #1
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001e14:	3b01      	subs	r3, #1
 8001e16:	b29a      	uxth	r2, r3
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001e20:	b29b      	uxth	r3, r3
 8001e22:	3b01      	subs	r3, #1
 8001e24:	b29a      	uxth	r2, r3
 8001e26:	68fb      	ldr	r3, [r7, #12]
 8001e28:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001e2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e2c:	9300      	str	r3, [sp, #0]
 8001e2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001e30:	2200      	movs	r2, #0
 8001e32:	494f      	ldr	r1, [pc, #316]	; (8001f70 <HAL_I2C_Mem_Read+0x448>)
 8001e34:	68f8      	ldr	r0, [r7, #12]
 8001e36:	f000 fb49 	bl	80024cc <I2C_WaitOnFlagUntilTimeout>
 8001e3a:	4603      	mov	r3, r0
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d001      	beq.n	8001e44 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8001e40:	2301      	movs	r3, #1
 8001e42:	e091      	b.n	8001f68 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	681a      	ldr	r2, [r3, #0]
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001e52:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	691a      	ldr	r2, [r3, #16]
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e5e:	b2d2      	uxtb	r2, r2
 8001e60:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e66:	1c5a      	adds	r2, r3, #1
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001e70:	3b01      	subs	r3, #1
 8001e72:	b29a      	uxth	r2, r3
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001e7c:	b29b      	uxth	r3, r3
 8001e7e:	3b01      	subs	r3, #1
 8001e80:	b29a      	uxth	r2, r3
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	691a      	ldr	r2, [r3, #16]
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e90:	b2d2      	uxtb	r2, r2
 8001e92:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e98:	1c5a      	adds	r2, r3, #1
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001ea2:	3b01      	subs	r3, #1
 8001ea4:	b29a      	uxth	r2, r3
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001eae:	b29b      	uxth	r3, r3
 8001eb0:	3b01      	subs	r3, #1
 8001eb2:	b29a      	uxth	r2, r3
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	855a      	strh	r2, [r3, #42]	; 0x2a
 8001eb8:	e042      	b.n	8001f40 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001eba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001ebc:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8001ebe:	68f8      	ldr	r0, [r7, #12]
 8001ec0:	f000 fc5c 	bl	800277c <I2C_WaitOnRXNEFlagUntilTimeout>
 8001ec4:	4603      	mov	r3, r0
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d001      	beq.n	8001ece <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8001eca:	2301      	movs	r3, #1
 8001ecc:	e04c      	b.n	8001f68 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001ece:	68fb      	ldr	r3, [r7, #12]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	691a      	ldr	r2, [r3, #16]
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ed8:	b2d2      	uxtb	r2, r2
 8001eda:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ee0:	1c5a      	adds	r2, r3, #1
 8001ee2:	68fb      	ldr	r3, [r7, #12]
 8001ee4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001eea:	3b01      	subs	r3, #1
 8001eec:	b29a      	uxth	r2, r3
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8001ef2:	68fb      	ldr	r3, [r7, #12]
 8001ef4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001ef6:	b29b      	uxth	r3, r3
 8001ef8:	3b01      	subs	r3, #1
 8001efa:	b29a      	uxth	r2, r3
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	695b      	ldr	r3, [r3, #20]
 8001f06:	f003 0304 	and.w	r3, r3, #4
 8001f0a:	2b04      	cmp	r3, #4
 8001f0c:	d118      	bne.n	8001f40 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	691a      	ldr	r2, [r3, #16]
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f18:	b2d2      	uxtb	r2, r2
 8001f1a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f20:	1c5a      	adds	r2, r3, #1
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001f2a:	3b01      	subs	r3, #1
 8001f2c:	b29a      	uxth	r2, r3
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001f36:	b29b      	uxth	r3, r3
 8001f38:	3b01      	subs	r3, #1
 8001f3a:	b29a      	uxth	r2, r3
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	f47f aec2 	bne.w	8001cce <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8001f4a:	68fb      	ldr	r3, [r7, #12]
 8001f4c:	2220      	movs	r2, #32
 8001f4e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	2200      	movs	r2, #0
 8001f56:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8001f62:	2300      	movs	r3, #0
 8001f64:	e000      	b.n	8001f68 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8001f66:	2302      	movs	r3, #2
  }
}
 8001f68:	4618      	mov	r0, r3
 8001f6a:	3728      	adds	r7, #40	; 0x28
 8001f6c:	46bd      	mov	sp, r7
 8001f6e:	bd80      	pop	{r7, pc}
 8001f70:	00010004 	.word	0x00010004

08001f74 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	b08a      	sub	sp, #40	; 0x28
 8001f78:	af02      	add	r7, sp, #8
 8001f7a:	60f8      	str	r0, [r7, #12]
 8001f7c:	607a      	str	r2, [r7, #4]
 8001f7e:	603b      	str	r3, [r7, #0]
 8001f80:	460b      	mov	r3, r1
 8001f82:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8001f84:	f7ff f868 	bl	8001058 <HAL_GetTick>
 8001f88:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8001f8a:	2300      	movs	r3, #0
 8001f8c:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001f94:	b2db      	uxtb	r3, r3
 8001f96:	2b20      	cmp	r3, #32
 8001f98:	f040 8111 	bne.w	80021be <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001f9c:	69fb      	ldr	r3, [r7, #28]
 8001f9e:	9300      	str	r3, [sp, #0]
 8001fa0:	2319      	movs	r3, #25
 8001fa2:	2201      	movs	r2, #1
 8001fa4:	4988      	ldr	r1, [pc, #544]	; (80021c8 <HAL_I2C_IsDeviceReady+0x254>)
 8001fa6:	68f8      	ldr	r0, [r7, #12]
 8001fa8:	f000 fa90 	bl	80024cc <I2C_WaitOnFlagUntilTimeout>
 8001fac:	4603      	mov	r3, r0
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d001      	beq.n	8001fb6 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8001fb2:	2302      	movs	r3, #2
 8001fb4:	e104      	b.n	80021c0 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001fb6:	68fb      	ldr	r3, [r7, #12]
 8001fb8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001fbc:	2b01      	cmp	r3, #1
 8001fbe:	d101      	bne.n	8001fc4 <HAL_I2C_IsDeviceReady+0x50>
 8001fc0:	2302      	movs	r3, #2
 8001fc2:	e0fd      	b.n	80021c0 <HAL_I2C_IsDeviceReady+0x24c>
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	2201      	movs	r2, #1
 8001fc8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	f003 0301 	and.w	r3, r3, #1
 8001fd6:	2b01      	cmp	r3, #1
 8001fd8:	d007      	beq.n	8001fea <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	681a      	ldr	r2, [r3, #0]
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	f042 0201 	orr.w	r2, r2, #1
 8001fe8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001fea:	68fb      	ldr	r3, [r7, #12]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	681a      	ldr	r2, [r3, #0]
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001ff8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	2224      	movs	r2, #36	; 0x24
 8001ffe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	2200      	movs	r2, #0
 8002006:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	4a70      	ldr	r2, [pc, #448]	; (80021cc <HAL_I2C_IsDeviceReady+0x258>)
 800200c:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	681a      	ldr	r2, [r3, #0]
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800201c:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 800201e:	69fb      	ldr	r3, [r7, #28]
 8002020:	9300      	str	r3, [sp, #0]
 8002022:	683b      	ldr	r3, [r7, #0]
 8002024:	2200      	movs	r2, #0
 8002026:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800202a:	68f8      	ldr	r0, [r7, #12]
 800202c:	f000 fa4e 	bl	80024cc <I2C_WaitOnFlagUntilTimeout>
 8002030:	4603      	mov	r3, r0
 8002032:	2b00      	cmp	r3, #0
 8002034:	d00d      	beq.n	8002052 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002040:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002044:	d103      	bne.n	800204e <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	f44f 7200 	mov.w	r2, #512	; 0x200
 800204c:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 800204e:	2303      	movs	r3, #3
 8002050:	e0b6      	b.n	80021c0 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002052:	897b      	ldrh	r3, [r7, #10]
 8002054:	b2db      	uxtb	r3, r3
 8002056:	461a      	mov	r2, r3
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002060:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8002062:	f7fe fff9 	bl	8001058 <HAL_GetTick>
 8002066:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	695b      	ldr	r3, [r3, #20]
 800206e:	f003 0302 	and.w	r3, r3, #2
 8002072:	2b02      	cmp	r3, #2
 8002074:	bf0c      	ite	eq
 8002076:	2301      	moveq	r3, #1
 8002078:	2300      	movne	r3, #0
 800207a:	b2db      	uxtb	r3, r3
 800207c:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	695b      	ldr	r3, [r3, #20]
 8002084:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002088:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800208c:	bf0c      	ite	eq
 800208e:	2301      	moveq	r3, #1
 8002090:	2300      	movne	r3, #0
 8002092:	b2db      	uxtb	r3, r3
 8002094:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8002096:	e025      	b.n	80020e4 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002098:	f7fe ffde 	bl	8001058 <HAL_GetTick>
 800209c:	4602      	mov	r2, r0
 800209e:	69fb      	ldr	r3, [r7, #28]
 80020a0:	1ad3      	subs	r3, r2, r3
 80020a2:	683a      	ldr	r2, [r7, #0]
 80020a4:	429a      	cmp	r2, r3
 80020a6:	d302      	bcc.n	80020ae <HAL_I2C_IsDeviceReady+0x13a>
 80020a8:	683b      	ldr	r3, [r7, #0]
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d103      	bne.n	80020b6 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	22a0      	movs	r2, #160	; 0xa0
 80020b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	695b      	ldr	r3, [r3, #20]
 80020bc:	f003 0302 	and.w	r3, r3, #2
 80020c0:	2b02      	cmp	r3, #2
 80020c2:	bf0c      	ite	eq
 80020c4:	2301      	moveq	r3, #1
 80020c6:	2300      	movne	r3, #0
 80020c8:	b2db      	uxtb	r3, r3
 80020ca:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	695b      	ldr	r3, [r3, #20]
 80020d2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80020d6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80020da:	bf0c      	ite	eq
 80020dc:	2301      	moveq	r3, #1
 80020de:	2300      	movne	r3, #0
 80020e0:	b2db      	uxtb	r3, r3
 80020e2:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80020ea:	b2db      	uxtb	r3, r3
 80020ec:	2ba0      	cmp	r3, #160	; 0xa0
 80020ee:	d005      	beq.n	80020fc <HAL_I2C_IsDeviceReady+0x188>
 80020f0:	7dfb      	ldrb	r3, [r7, #23]
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d102      	bne.n	80020fc <HAL_I2C_IsDeviceReady+0x188>
 80020f6:	7dbb      	ldrb	r3, [r7, #22]
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d0cd      	beq.n	8002098 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	2220      	movs	r2, #32
 8002100:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	695b      	ldr	r3, [r3, #20]
 800210a:	f003 0302 	and.w	r3, r3, #2
 800210e:	2b02      	cmp	r3, #2
 8002110:	d129      	bne.n	8002166 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	681a      	ldr	r2, [r3, #0]
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002120:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002122:	2300      	movs	r3, #0
 8002124:	613b      	str	r3, [r7, #16]
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	695b      	ldr	r3, [r3, #20]
 800212c:	613b      	str	r3, [r7, #16]
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	699b      	ldr	r3, [r3, #24]
 8002134:	613b      	str	r3, [r7, #16]
 8002136:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002138:	69fb      	ldr	r3, [r7, #28]
 800213a:	9300      	str	r3, [sp, #0]
 800213c:	2319      	movs	r3, #25
 800213e:	2201      	movs	r2, #1
 8002140:	4921      	ldr	r1, [pc, #132]	; (80021c8 <HAL_I2C_IsDeviceReady+0x254>)
 8002142:	68f8      	ldr	r0, [r7, #12]
 8002144:	f000 f9c2 	bl	80024cc <I2C_WaitOnFlagUntilTimeout>
 8002148:	4603      	mov	r3, r0
 800214a:	2b00      	cmp	r3, #0
 800214c:	d001      	beq.n	8002152 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 800214e:	2301      	movs	r3, #1
 8002150:	e036      	b.n	80021c0 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	2220      	movs	r2, #32
 8002156:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	2200      	movs	r2, #0
 800215e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 8002162:	2300      	movs	r3, #0
 8002164:	e02c      	b.n	80021c0 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	681a      	ldr	r2, [r3, #0]
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002174:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800217e:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002180:	69fb      	ldr	r3, [r7, #28]
 8002182:	9300      	str	r3, [sp, #0]
 8002184:	2319      	movs	r3, #25
 8002186:	2201      	movs	r2, #1
 8002188:	490f      	ldr	r1, [pc, #60]	; (80021c8 <HAL_I2C_IsDeviceReady+0x254>)
 800218a:	68f8      	ldr	r0, [r7, #12]
 800218c:	f000 f99e 	bl	80024cc <I2C_WaitOnFlagUntilTimeout>
 8002190:	4603      	mov	r3, r0
 8002192:	2b00      	cmp	r3, #0
 8002194:	d001      	beq.n	800219a <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8002196:	2301      	movs	r3, #1
 8002198:	e012      	b.n	80021c0 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 800219a:	69bb      	ldr	r3, [r7, #24]
 800219c:	3301      	adds	r3, #1
 800219e:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 80021a0:	69ba      	ldr	r2, [r7, #24]
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	429a      	cmp	r2, r3
 80021a6:	f4ff af32 	bcc.w	800200e <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	2220      	movs	r2, #32
 80021ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	2200      	movs	r2, #0
 80021b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80021ba:	2301      	movs	r3, #1
 80021bc:	e000      	b.n	80021c0 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 80021be:	2302      	movs	r3, #2
  }
}
 80021c0:	4618      	mov	r0, r3
 80021c2:	3720      	adds	r7, #32
 80021c4:	46bd      	mov	sp, r7
 80021c6:	bd80      	pop	{r7, pc}
 80021c8:	00100002 	.word	0x00100002
 80021cc:	ffff0000 	.word	0xffff0000

080021d0 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80021d0:	b580      	push	{r7, lr}
 80021d2:	b088      	sub	sp, #32
 80021d4:	af02      	add	r7, sp, #8
 80021d6:	60f8      	str	r0, [r7, #12]
 80021d8:	4608      	mov	r0, r1
 80021da:	4611      	mov	r1, r2
 80021dc:	461a      	mov	r2, r3
 80021de:	4603      	mov	r3, r0
 80021e0:	817b      	strh	r3, [r7, #10]
 80021e2:	460b      	mov	r3, r1
 80021e4:	813b      	strh	r3, [r7, #8]
 80021e6:	4613      	mov	r3, r2
 80021e8:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	681a      	ldr	r2, [r3, #0]
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80021f8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80021fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021fc:	9300      	str	r3, [sp, #0]
 80021fe:	6a3b      	ldr	r3, [r7, #32]
 8002200:	2200      	movs	r2, #0
 8002202:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002206:	68f8      	ldr	r0, [r7, #12]
 8002208:	f000 f960 	bl	80024cc <I2C_WaitOnFlagUntilTimeout>
 800220c:	4603      	mov	r3, r0
 800220e:	2b00      	cmp	r3, #0
 8002210:	d00d      	beq.n	800222e <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800221c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002220:	d103      	bne.n	800222a <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002228:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800222a:	2303      	movs	r3, #3
 800222c:	e05f      	b.n	80022ee <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800222e:	897b      	ldrh	r3, [r7, #10]
 8002230:	b2db      	uxtb	r3, r3
 8002232:	461a      	mov	r2, r3
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800223c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800223e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002240:	6a3a      	ldr	r2, [r7, #32]
 8002242:	492d      	ldr	r1, [pc, #180]	; (80022f8 <I2C_RequestMemoryWrite+0x128>)
 8002244:	68f8      	ldr	r0, [r7, #12]
 8002246:	f000 f998 	bl	800257a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800224a:	4603      	mov	r3, r0
 800224c:	2b00      	cmp	r3, #0
 800224e:	d001      	beq.n	8002254 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8002250:	2301      	movs	r3, #1
 8002252:	e04c      	b.n	80022ee <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002254:	2300      	movs	r3, #0
 8002256:	617b      	str	r3, [r7, #20]
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	695b      	ldr	r3, [r3, #20]
 800225e:	617b      	str	r3, [r7, #20]
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	699b      	ldr	r3, [r3, #24]
 8002266:	617b      	str	r3, [r7, #20]
 8002268:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800226a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800226c:	6a39      	ldr	r1, [r7, #32]
 800226e:	68f8      	ldr	r0, [r7, #12]
 8002270:	f000 fa02 	bl	8002678 <I2C_WaitOnTXEFlagUntilTimeout>
 8002274:	4603      	mov	r3, r0
 8002276:	2b00      	cmp	r3, #0
 8002278:	d00d      	beq.n	8002296 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800227e:	2b04      	cmp	r3, #4
 8002280:	d107      	bne.n	8002292 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	681a      	ldr	r2, [r3, #0]
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002290:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8002292:	2301      	movs	r3, #1
 8002294:	e02b      	b.n	80022ee <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002296:	88fb      	ldrh	r3, [r7, #6]
 8002298:	2b01      	cmp	r3, #1
 800229a:	d105      	bne.n	80022a8 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800229c:	893b      	ldrh	r3, [r7, #8]
 800229e:	b2da      	uxtb	r2, r3
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	611a      	str	r2, [r3, #16]
 80022a6:	e021      	b.n	80022ec <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80022a8:	893b      	ldrh	r3, [r7, #8]
 80022aa:	0a1b      	lsrs	r3, r3, #8
 80022ac:	b29b      	uxth	r3, r3
 80022ae:	b2da      	uxtb	r2, r3
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80022b6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80022b8:	6a39      	ldr	r1, [r7, #32]
 80022ba:	68f8      	ldr	r0, [r7, #12]
 80022bc:	f000 f9dc 	bl	8002678 <I2C_WaitOnTXEFlagUntilTimeout>
 80022c0:	4603      	mov	r3, r0
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d00d      	beq.n	80022e2 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022ca:	2b04      	cmp	r3, #4
 80022cc:	d107      	bne.n	80022de <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	681a      	ldr	r2, [r3, #0]
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80022dc:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80022de:	2301      	movs	r3, #1
 80022e0:	e005      	b.n	80022ee <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80022e2:	893b      	ldrh	r3, [r7, #8]
 80022e4:	b2da      	uxtb	r2, r3
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80022ec:	2300      	movs	r3, #0
}
 80022ee:	4618      	mov	r0, r3
 80022f0:	3718      	adds	r7, #24
 80022f2:	46bd      	mov	sp, r7
 80022f4:	bd80      	pop	{r7, pc}
 80022f6:	bf00      	nop
 80022f8:	00010002 	.word	0x00010002

080022fc <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80022fc:	b580      	push	{r7, lr}
 80022fe:	b088      	sub	sp, #32
 8002300:	af02      	add	r7, sp, #8
 8002302:	60f8      	str	r0, [r7, #12]
 8002304:	4608      	mov	r0, r1
 8002306:	4611      	mov	r1, r2
 8002308:	461a      	mov	r2, r3
 800230a:	4603      	mov	r3, r0
 800230c:	817b      	strh	r3, [r7, #10]
 800230e:	460b      	mov	r3, r1
 8002310:	813b      	strh	r3, [r7, #8]
 8002312:	4613      	mov	r3, r2
 8002314:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	681a      	ldr	r2, [r3, #0]
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002324:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	681a      	ldr	r2, [r3, #0]
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002334:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002336:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002338:	9300      	str	r3, [sp, #0]
 800233a:	6a3b      	ldr	r3, [r7, #32]
 800233c:	2200      	movs	r2, #0
 800233e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002342:	68f8      	ldr	r0, [r7, #12]
 8002344:	f000 f8c2 	bl	80024cc <I2C_WaitOnFlagUntilTimeout>
 8002348:	4603      	mov	r3, r0
 800234a:	2b00      	cmp	r3, #0
 800234c:	d00d      	beq.n	800236a <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002358:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800235c:	d103      	bne.n	8002366 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002364:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002366:	2303      	movs	r3, #3
 8002368:	e0aa      	b.n	80024c0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800236a:	897b      	ldrh	r3, [r7, #10]
 800236c:	b2db      	uxtb	r3, r3
 800236e:	461a      	mov	r2, r3
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002378:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800237a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800237c:	6a3a      	ldr	r2, [r7, #32]
 800237e:	4952      	ldr	r1, [pc, #328]	; (80024c8 <I2C_RequestMemoryRead+0x1cc>)
 8002380:	68f8      	ldr	r0, [r7, #12]
 8002382:	f000 f8fa 	bl	800257a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002386:	4603      	mov	r3, r0
 8002388:	2b00      	cmp	r3, #0
 800238a:	d001      	beq.n	8002390 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 800238c:	2301      	movs	r3, #1
 800238e:	e097      	b.n	80024c0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002390:	2300      	movs	r3, #0
 8002392:	617b      	str	r3, [r7, #20]
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	695b      	ldr	r3, [r3, #20]
 800239a:	617b      	str	r3, [r7, #20]
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	699b      	ldr	r3, [r3, #24]
 80023a2:	617b      	str	r3, [r7, #20]
 80023a4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80023a6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80023a8:	6a39      	ldr	r1, [r7, #32]
 80023aa:	68f8      	ldr	r0, [r7, #12]
 80023ac:	f000 f964 	bl	8002678 <I2C_WaitOnTXEFlagUntilTimeout>
 80023b0:	4603      	mov	r3, r0
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d00d      	beq.n	80023d2 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023ba:	2b04      	cmp	r3, #4
 80023bc:	d107      	bne.n	80023ce <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	681a      	ldr	r2, [r3, #0]
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80023cc:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80023ce:	2301      	movs	r3, #1
 80023d0:	e076      	b.n	80024c0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80023d2:	88fb      	ldrh	r3, [r7, #6]
 80023d4:	2b01      	cmp	r3, #1
 80023d6:	d105      	bne.n	80023e4 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80023d8:	893b      	ldrh	r3, [r7, #8]
 80023da:	b2da      	uxtb	r2, r3
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	611a      	str	r2, [r3, #16]
 80023e2:	e021      	b.n	8002428 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80023e4:	893b      	ldrh	r3, [r7, #8]
 80023e6:	0a1b      	lsrs	r3, r3, #8
 80023e8:	b29b      	uxth	r3, r3
 80023ea:	b2da      	uxtb	r2, r3
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80023f2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80023f4:	6a39      	ldr	r1, [r7, #32]
 80023f6:	68f8      	ldr	r0, [r7, #12]
 80023f8:	f000 f93e 	bl	8002678 <I2C_WaitOnTXEFlagUntilTimeout>
 80023fc:	4603      	mov	r3, r0
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d00d      	beq.n	800241e <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002406:	2b04      	cmp	r3, #4
 8002408:	d107      	bne.n	800241a <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	681a      	ldr	r2, [r3, #0]
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002418:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800241a:	2301      	movs	r3, #1
 800241c:	e050      	b.n	80024c0 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800241e:	893b      	ldrh	r3, [r7, #8]
 8002420:	b2da      	uxtb	r2, r3
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002428:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800242a:	6a39      	ldr	r1, [r7, #32]
 800242c:	68f8      	ldr	r0, [r7, #12]
 800242e:	f000 f923 	bl	8002678 <I2C_WaitOnTXEFlagUntilTimeout>
 8002432:	4603      	mov	r3, r0
 8002434:	2b00      	cmp	r3, #0
 8002436:	d00d      	beq.n	8002454 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800243c:	2b04      	cmp	r3, #4
 800243e:	d107      	bne.n	8002450 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	681a      	ldr	r2, [r3, #0]
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800244e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8002450:	2301      	movs	r3, #1
 8002452:	e035      	b.n	80024c0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	681a      	ldr	r2, [r3, #0]
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002462:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002464:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002466:	9300      	str	r3, [sp, #0]
 8002468:	6a3b      	ldr	r3, [r7, #32]
 800246a:	2200      	movs	r2, #0
 800246c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002470:	68f8      	ldr	r0, [r7, #12]
 8002472:	f000 f82b 	bl	80024cc <I2C_WaitOnFlagUntilTimeout>
 8002476:	4603      	mov	r3, r0
 8002478:	2b00      	cmp	r3, #0
 800247a:	d00d      	beq.n	8002498 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002486:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800248a:	d103      	bne.n	8002494 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002492:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002494:	2303      	movs	r3, #3
 8002496:	e013      	b.n	80024c0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8002498:	897b      	ldrh	r3, [r7, #10]
 800249a:	b2db      	uxtb	r3, r3
 800249c:	f043 0301 	orr.w	r3, r3, #1
 80024a0:	b2da      	uxtb	r2, r3
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80024a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024aa:	6a3a      	ldr	r2, [r7, #32]
 80024ac:	4906      	ldr	r1, [pc, #24]	; (80024c8 <I2C_RequestMemoryRead+0x1cc>)
 80024ae:	68f8      	ldr	r0, [r7, #12]
 80024b0:	f000 f863 	bl	800257a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80024b4:	4603      	mov	r3, r0
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d001      	beq.n	80024be <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80024ba:	2301      	movs	r3, #1
 80024bc:	e000      	b.n	80024c0 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80024be:	2300      	movs	r3, #0
}
 80024c0:	4618      	mov	r0, r3
 80024c2:	3718      	adds	r7, #24
 80024c4:	46bd      	mov	sp, r7
 80024c6:	bd80      	pop	{r7, pc}
 80024c8:	00010002 	.word	0x00010002

080024cc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80024cc:	b580      	push	{r7, lr}
 80024ce:	b084      	sub	sp, #16
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	60f8      	str	r0, [r7, #12]
 80024d4:	60b9      	str	r1, [r7, #8]
 80024d6:	603b      	str	r3, [r7, #0]
 80024d8:	4613      	mov	r3, r2
 80024da:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80024dc:	e025      	b.n	800252a <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80024de:	683b      	ldr	r3, [r7, #0]
 80024e0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80024e4:	d021      	beq.n	800252a <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80024e6:	f7fe fdb7 	bl	8001058 <HAL_GetTick>
 80024ea:	4602      	mov	r2, r0
 80024ec:	69bb      	ldr	r3, [r7, #24]
 80024ee:	1ad3      	subs	r3, r2, r3
 80024f0:	683a      	ldr	r2, [r7, #0]
 80024f2:	429a      	cmp	r2, r3
 80024f4:	d302      	bcc.n	80024fc <I2C_WaitOnFlagUntilTimeout+0x30>
 80024f6:	683b      	ldr	r3, [r7, #0]
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d116      	bne.n	800252a <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	2200      	movs	r2, #0
 8002500:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	2220      	movs	r2, #32
 8002506:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	2200      	movs	r2, #0
 800250e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002516:	f043 0220 	orr.w	r2, r3, #32
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	2200      	movs	r2, #0
 8002522:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002526:	2301      	movs	r3, #1
 8002528:	e023      	b.n	8002572 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800252a:	68bb      	ldr	r3, [r7, #8]
 800252c:	0c1b      	lsrs	r3, r3, #16
 800252e:	b2db      	uxtb	r3, r3
 8002530:	2b01      	cmp	r3, #1
 8002532:	d10d      	bne.n	8002550 <I2C_WaitOnFlagUntilTimeout+0x84>
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	695b      	ldr	r3, [r3, #20]
 800253a:	43da      	mvns	r2, r3
 800253c:	68bb      	ldr	r3, [r7, #8]
 800253e:	4013      	ands	r3, r2
 8002540:	b29b      	uxth	r3, r3
 8002542:	2b00      	cmp	r3, #0
 8002544:	bf0c      	ite	eq
 8002546:	2301      	moveq	r3, #1
 8002548:	2300      	movne	r3, #0
 800254a:	b2db      	uxtb	r3, r3
 800254c:	461a      	mov	r2, r3
 800254e:	e00c      	b.n	800256a <I2C_WaitOnFlagUntilTimeout+0x9e>
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	699b      	ldr	r3, [r3, #24]
 8002556:	43da      	mvns	r2, r3
 8002558:	68bb      	ldr	r3, [r7, #8]
 800255a:	4013      	ands	r3, r2
 800255c:	b29b      	uxth	r3, r3
 800255e:	2b00      	cmp	r3, #0
 8002560:	bf0c      	ite	eq
 8002562:	2301      	moveq	r3, #1
 8002564:	2300      	movne	r3, #0
 8002566:	b2db      	uxtb	r3, r3
 8002568:	461a      	mov	r2, r3
 800256a:	79fb      	ldrb	r3, [r7, #7]
 800256c:	429a      	cmp	r2, r3
 800256e:	d0b6      	beq.n	80024de <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002570:	2300      	movs	r3, #0
}
 8002572:	4618      	mov	r0, r3
 8002574:	3710      	adds	r7, #16
 8002576:	46bd      	mov	sp, r7
 8002578:	bd80      	pop	{r7, pc}

0800257a <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800257a:	b580      	push	{r7, lr}
 800257c:	b084      	sub	sp, #16
 800257e:	af00      	add	r7, sp, #0
 8002580:	60f8      	str	r0, [r7, #12]
 8002582:	60b9      	str	r1, [r7, #8]
 8002584:	607a      	str	r2, [r7, #4]
 8002586:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002588:	e051      	b.n	800262e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	695b      	ldr	r3, [r3, #20]
 8002590:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002594:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002598:	d123      	bne.n	80025e2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	681a      	ldr	r2, [r3, #0]
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80025a8:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80025b2:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	2200      	movs	r2, #0
 80025b8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	2220      	movs	r2, #32
 80025be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	2200      	movs	r2, #0
 80025c6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025ce:	f043 0204 	orr.w	r2, r3, #4
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	2200      	movs	r2, #0
 80025da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80025de:	2301      	movs	r3, #1
 80025e0:	e046      	b.n	8002670 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80025e8:	d021      	beq.n	800262e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80025ea:	f7fe fd35 	bl	8001058 <HAL_GetTick>
 80025ee:	4602      	mov	r2, r0
 80025f0:	683b      	ldr	r3, [r7, #0]
 80025f2:	1ad3      	subs	r3, r2, r3
 80025f4:	687a      	ldr	r2, [r7, #4]
 80025f6:	429a      	cmp	r2, r3
 80025f8:	d302      	bcc.n	8002600 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d116      	bne.n	800262e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	2200      	movs	r2, #0
 8002604:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	2220      	movs	r2, #32
 800260a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	2200      	movs	r2, #0
 8002612:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800261a:	f043 0220 	orr.w	r2, r3, #32
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	2200      	movs	r2, #0
 8002626:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800262a:	2301      	movs	r3, #1
 800262c:	e020      	b.n	8002670 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800262e:	68bb      	ldr	r3, [r7, #8]
 8002630:	0c1b      	lsrs	r3, r3, #16
 8002632:	b2db      	uxtb	r3, r3
 8002634:	2b01      	cmp	r3, #1
 8002636:	d10c      	bne.n	8002652 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	695b      	ldr	r3, [r3, #20]
 800263e:	43da      	mvns	r2, r3
 8002640:	68bb      	ldr	r3, [r7, #8]
 8002642:	4013      	ands	r3, r2
 8002644:	b29b      	uxth	r3, r3
 8002646:	2b00      	cmp	r3, #0
 8002648:	bf14      	ite	ne
 800264a:	2301      	movne	r3, #1
 800264c:	2300      	moveq	r3, #0
 800264e:	b2db      	uxtb	r3, r3
 8002650:	e00b      	b.n	800266a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	699b      	ldr	r3, [r3, #24]
 8002658:	43da      	mvns	r2, r3
 800265a:	68bb      	ldr	r3, [r7, #8]
 800265c:	4013      	ands	r3, r2
 800265e:	b29b      	uxth	r3, r3
 8002660:	2b00      	cmp	r3, #0
 8002662:	bf14      	ite	ne
 8002664:	2301      	movne	r3, #1
 8002666:	2300      	moveq	r3, #0
 8002668:	b2db      	uxtb	r3, r3
 800266a:	2b00      	cmp	r3, #0
 800266c:	d18d      	bne.n	800258a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800266e:	2300      	movs	r3, #0
}
 8002670:	4618      	mov	r0, r3
 8002672:	3710      	adds	r7, #16
 8002674:	46bd      	mov	sp, r7
 8002676:	bd80      	pop	{r7, pc}

08002678 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002678:	b580      	push	{r7, lr}
 800267a:	b084      	sub	sp, #16
 800267c:	af00      	add	r7, sp, #0
 800267e:	60f8      	str	r0, [r7, #12]
 8002680:	60b9      	str	r1, [r7, #8]
 8002682:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002684:	e02d      	b.n	80026e2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002686:	68f8      	ldr	r0, [r7, #12]
 8002688:	f000 f8ce 	bl	8002828 <I2C_IsAcknowledgeFailed>
 800268c:	4603      	mov	r3, r0
 800268e:	2b00      	cmp	r3, #0
 8002690:	d001      	beq.n	8002696 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002692:	2301      	movs	r3, #1
 8002694:	e02d      	b.n	80026f2 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002696:	68bb      	ldr	r3, [r7, #8]
 8002698:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800269c:	d021      	beq.n	80026e2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800269e:	f7fe fcdb 	bl	8001058 <HAL_GetTick>
 80026a2:	4602      	mov	r2, r0
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	1ad3      	subs	r3, r2, r3
 80026a8:	68ba      	ldr	r2, [r7, #8]
 80026aa:	429a      	cmp	r2, r3
 80026ac:	d302      	bcc.n	80026b4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80026ae:	68bb      	ldr	r3, [r7, #8]
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d116      	bne.n	80026e2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	2200      	movs	r2, #0
 80026b8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	2220      	movs	r2, #32
 80026be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	2200      	movs	r2, #0
 80026c6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026ce:	f043 0220 	orr.w	r2, r3, #32
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	2200      	movs	r2, #0
 80026da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80026de:	2301      	movs	r3, #1
 80026e0:	e007      	b.n	80026f2 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	695b      	ldr	r3, [r3, #20]
 80026e8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80026ec:	2b80      	cmp	r3, #128	; 0x80
 80026ee:	d1ca      	bne.n	8002686 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80026f0:	2300      	movs	r3, #0
}
 80026f2:	4618      	mov	r0, r3
 80026f4:	3710      	adds	r7, #16
 80026f6:	46bd      	mov	sp, r7
 80026f8:	bd80      	pop	{r7, pc}

080026fa <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80026fa:	b580      	push	{r7, lr}
 80026fc:	b084      	sub	sp, #16
 80026fe:	af00      	add	r7, sp, #0
 8002700:	60f8      	str	r0, [r7, #12]
 8002702:	60b9      	str	r1, [r7, #8]
 8002704:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002706:	e02d      	b.n	8002764 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002708:	68f8      	ldr	r0, [r7, #12]
 800270a:	f000 f88d 	bl	8002828 <I2C_IsAcknowledgeFailed>
 800270e:	4603      	mov	r3, r0
 8002710:	2b00      	cmp	r3, #0
 8002712:	d001      	beq.n	8002718 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002714:	2301      	movs	r3, #1
 8002716:	e02d      	b.n	8002774 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002718:	68bb      	ldr	r3, [r7, #8]
 800271a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800271e:	d021      	beq.n	8002764 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002720:	f7fe fc9a 	bl	8001058 <HAL_GetTick>
 8002724:	4602      	mov	r2, r0
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	1ad3      	subs	r3, r2, r3
 800272a:	68ba      	ldr	r2, [r7, #8]
 800272c:	429a      	cmp	r2, r3
 800272e:	d302      	bcc.n	8002736 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002730:	68bb      	ldr	r3, [r7, #8]
 8002732:	2b00      	cmp	r3, #0
 8002734:	d116      	bne.n	8002764 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	2200      	movs	r2, #0
 800273a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	2220      	movs	r2, #32
 8002740:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	2200      	movs	r2, #0
 8002748:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002750:	f043 0220 	orr.w	r2, r3, #32
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	2200      	movs	r2, #0
 800275c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002760:	2301      	movs	r3, #1
 8002762:	e007      	b.n	8002774 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	695b      	ldr	r3, [r3, #20]
 800276a:	f003 0304 	and.w	r3, r3, #4
 800276e:	2b04      	cmp	r3, #4
 8002770:	d1ca      	bne.n	8002708 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002772:	2300      	movs	r3, #0
}
 8002774:	4618      	mov	r0, r3
 8002776:	3710      	adds	r7, #16
 8002778:	46bd      	mov	sp, r7
 800277a:	bd80      	pop	{r7, pc}

0800277c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800277c:	b580      	push	{r7, lr}
 800277e:	b084      	sub	sp, #16
 8002780:	af00      	add	r7, sp, #0
 8002782:	60f8      	str	r0, [r7, #12]
 8002784:	60b9      	str	r1, [r7, #8]
 8002786:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002788:	e042      	b.n	8002810 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	695b      	ldr	r3, [r3, #20]
 8002790:	f003 0310 	and.w	r3, r3, #16
 8002794:	2b10      	cmp	r3, #16
 8002796:	d119      	bne.n	80027cc <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	f06f 0210 	mvn.w	r2, #16
 80027a0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	2200      	movs	r2, #0
 80027a6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	2220      	movs	r2, #32
 80027ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	2200      	movs	r2, #0
 80027b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	2200      	movs	r2, #0
 80027c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80027c8:	2301      	movs	r3, #1
 80027ca:	e029      	b.n	8002820 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80027cc:	f7fe fc44 	bl	8001058 <HAL_GetTick>
 80027d0:	4602      	mov	r2, r0
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	1ad3      	subs	r3, r2, r3
 80027d6:	68ba      	ldr	r2, [r7, #8]
 80027d8:	429a      	cmp	r2, r3
 80027da:	d302      	bcc.n	80027e2 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80027dc:	68bb      	ldr	r3, [r7, #8]
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d116      	bne.n	8002810 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	2200      	movs	r2, #0
 80027e6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	2220      	movs	r2, #32
 80027ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	2200      	movs	r2, #0
 80027f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027fc:	f043 0220 	orr.w	r2, r3, #32
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	2200      	movs	r2, #0
 8002808:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800280c:	2301      	movs	r3, #1
 800280e:	e007      	b.n	8002820 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	695b      	ldr	r3, [r3, #20]
 8002816:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800281a:	2b40      	cmp	r3, #64	; 0x40
 800281c:	d1b5      	bne.n	800278a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800281e:	2300      	movs	r3, #0
}
 8002820:	4618      	mov	r0, r3
 8002822:	3710      	adds	r7, #16
 8002824:	46bd      	mov	sp, r7
 8002826:	bd80      	pop	{r7, pc}

08002828 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002828:	b480      	push	{r7}
 800282a:	b083      	sub	sp, #12
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	695b      	ldr	r3, [r3, #20]
 8002836:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800283a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800283e:	d11b      	bne.n	8002878 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002848:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	2200      	movs	r2, #0
 800284e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	2220      	movs	r2, #32
 8002854:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	2200      	movs	r2, #0
 800285c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002864:	f043 0204 	orr.w	r2, r3, #4
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	2200      	movs	r2, #0
 8002870:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8002874:	2301      	movs	r3, #1
 8002876:	e000      	b.n	800287a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002878:	2300      	movs	r3, #0
}
 800287a:	4618      	mov	r0, r3
 800287c:	370c      	adds	r7, #12
 800287e:	46bd      	mov	sp, r7
 8002880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002884:	4770      	bx	lr
	...

08002888 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002888:	b580      	push	{r7, lr}
 800288a:	b086      	sub	sp, #24
 800288c:	af00      	add	r7, sp, #0
 800288e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	2b00      	cmp	r3, #0
 8002894:	d101      	bne.n	800289a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002896:	2301      	movs	r3, #1
 8002898:	e267      	b.n	8002d6a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	f003 0301 	and.w	r3, r3, #1
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d075      	beq.n	8002992 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80028a6:	4b88      	ldr	r3, [pc, #544]	; (8002ac8 <HAL_RCC_OscConfig+0x240>)
 80028a8:	689b      	ldr	r3, [r3, #8]
 80028aa:	f003 030c 	and.w	r3, r3, #12
 80028ae:	2b04      	cmp	r3, #4
 80028b0:	d00c      	beq.n	80028cc <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80028b2:	4b85      	ldr	r3, [pc, #532]	; (8002ac8 <HAL_RCC_OscConfig+0x240>)
 80028b4:	689b      	ldr	r3, [r3, #8]
 80028b6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80028ba:	2b08      	cmp	r3, #8
 80028bc:	d112      	bne.n	80028e4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80028be:	4b82      	ldr	r3, [pc, #520]	; (8002ac8 <HAL_RCC_OscConfig+0x240>)
 80028c0:	685b      	ldr	r3, [r3, #4]
 80028c2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80028c6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80028ca:	d10b      	bne.n	80028e4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80028cc:	4b7e      	ldr	r3, [pc, #504]	; (8002ac8 <HAL_RCC_OscConfig+0x240>)
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d05b      	beq.n	8002990 <HAL_RCC_OscConfig+0x108>
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	685b      	ldr	r3, [r3, #4]
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d157      	bne.n	8002990 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80028e0:	2301      	movs	r3, #1
 80028e2:	e242      	b.n	8002d6a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	685b      	ldr	r3, [r3, #4]
 80028e8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80028ec:	d106      	bne.n	80028fc <HAL_RCC_OscConfig+0x74>
 80028ee:	4b76      	ldr	r3, [pc, #472]	; (8002ac8 <HAL_RCC_OscConfig+0x240>)
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	4a75      	ldr	r2, [pc, #468]	; (8002ac8 <HAL_RCC_OscConfig+0x240>)
 80028f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80028f8:	6013      	str	r3, [r2, #0]
 80028fa:	e01d      	b.n	8002938 <HAL_RCC_OscConfig+0xb0>
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	685b      	ldr	r3, [r3, #4]
 8002900:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002904:	d10c      	bne.n	8002920 <HAL_RCC_OscConfig+0x98>
 8002906:	4b70      	ldr	r3, [pc, #448]	; (8002ac8 <HAL_RCC_OscConfig+0x240>)
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	4a6f      	ldr	r2, [pc, #444]	; (8002ac8 <HAL_RCC_OscConfig+0x240>)
 800290c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002910:	6013      	str	r3, [r2, #0]
 8002912:	4b6d      	ldr	r3, [pc, #436]	; (8002ac8 <HAL_RCC_OscConfig+0x240>)
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	4a6c      	ldr	r2, [pc, #432]	; (8002ac8 <HAL_RCC_OscConfig+0x240>)
 8002918:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800291c:	6013      	str	r3, [r2, #0]
 800291e:	e00b      	b.n	8002938 <HAL_RCC_OscConfig+0xb0>
 8002920:	4b69      	ldr	r3, [pc, #420]	; (8002ac8 <HAL_RCC_OscConfig+0x240>)
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	4a68      	ldr	r2, [pc, #416]	; (8002ac8 <HAL_RCC_OscConfig+0x240>)
 8002926:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800292a:	6013      	str	r3, [r2, #0]
 800292c:	4b66      	ldr	r3, [pc, #408]	; (8002ac8 <HAL_RCC_OscConfig+0x240>)
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	4a65      	ldr	r2, [pc, #404]	; (8002ac8 <HAL_RCC_OscConfig+0x240>)
 8002932:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002936:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	685b      	ldr	r3, [r3, #4]
 800293c:	2b00      	cmp	r3, #0
 800293e:	d013      	beq.n	8002968 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002940:	f7fe fb8a 	bl	8001058 <HAL_GetTick>
 8002944:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002946:	e008      	b.n	800295a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002948:	f7fe fb86 	bl	8001058 <HAL_GetTick>
 800294c:	4602      	mov	r2, r0
 800294e:	693b      	ldr	r3, [r7, #16]
 8002950:	1ad3      	subs	r3, r2, r3
 8002952:	2b64      	cmp	r3, #100	; 0x64
 8002954:	d901      	bls.n	800295a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002956:	2303      	movs	r3, #3
 8002958:	e207      	b.n	8002d6a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800295a:	4b5b      	ldr	r3, [pc, #364]	; (8002ac8 <HAL_RCC_OscConfig+0x240>)
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002962:	2b00      	cmp	r3, #0
 8002964:	d0f0      	beq.n	8002948 <HAL_RCC_OscConfig+0xc0>
 8002966:	e014      	b.n	8002992 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002968:	f7fe fb76 	bl	8001058 <HAL_GetTick>
 800296c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800296e:	e008      	b.n	8002982 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002970:	f7fe fb72 	bl	8001058 <HAL_GetTick>
 8002974:	4602      	mov	r2, r0
 8002976:	693b      	ldr	r3, [r7, #16]
 8002978:	1ad3      	subs	r3, r2, r3
 800297a:	2b64      	cmp	r3, #100	; 0x64
 800297c:	d901      	bls.n	8002982 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800297e:	2303      	movs	r3, #3
 8002980:	e1f3      	b.n	8002d6a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002982:	4b51      	ldr	r3, [pc, #324]	; (8002ac8 <HAL_RCC_OscConfig+0x240>)
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800298a:	2b00      	cmp	r3, #0
 800298c:	d1f0      	bne.n	8002970 <HAL_RCC_OscConfig+0xe8>
 800298e:	e000      	b.n	8002992 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002990:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	f003 0302 	and.w	r3, r3, #2
 800299a:	2b00      	cmp	r3, #0
 800299c:	d063      	beq.n	8002a66 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800299e:	4b4a      	ldr	r3, [pc, #296]	; (8002ac8 <HAL_RCC_OscConfig+0x240>)
 80029a0:	689b      	ldr	r3, [r3, #8]
 80029a2:	f003 030c 	and.w	r3, r3, #12
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d00b      	beq.n	80029c2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80029aa:	4b47      	ldr	r3, [pc, #284]	; (8002ac8 <HAL_RCC_OscConfig+0x240>)
 80029ac:	689b      	ldr	r3, [r3, #8]
 80029ae:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80029b2:	2b08      	cmp	r3, #8
 80029b4:	d11c      	bne.n	80029f0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80029b6:	4b44      	ldr	r3, [pc, #272]	; (8002ac8 <HAL_RCC_OscConfig+0x240>)
 80029b8:	685b      	ldr	r3, [r3, #4]
 80029ba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d116      	bne.n	80029f0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80029c2:	4b41      	ldr	r3, [pc, #260]	; (8002ac8 <HAL_RCC_OscConfig+0x240>)
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	f003 0302 	and.w	r3, r3, #2
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d005      	beq.n	80029da <HAL_RCC_OscConfig+0x152>
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	68db      	ldr	r3, [r3, #12]
 80029d2:	2b01      	cmp	r3, #1
 80029d4:	d001      	beq.n	80029da <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80029d6:	2301      	movs	r3, #1
 80029d8:	e1c7      	b.n	8002d6a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80029da:	4b3b      	ldr	r3, [pc, #236]	; (8002ac8 <HAL_RCC_OscConfig+0x240>)
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	691b      	ldr	r3, [r3, #16]
 80029e6:	00db      	lsls	r3, r3, #3
 80029e8:	4937      	ldr	r1, [pc, #220]	; (8002ac8 <HAL_RCC_OscConfig+0x240>)
 80029ea:	4313      	orrs	r3, r2
 80029ec:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80029ee:	e03a      	b.n	8002a66 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	68db      	ldr	r3, [r3, #12]
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d020      	beq.n	8002a3a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80029f8:	4b34      	ldr	r3, [pc, #208]	; (8002acc <HAL_RCC_OscConfig+0x244>)
 80029fa:	2201      	movs	r2, #1
 80029fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029fe:	f7fe fb2b 	bl	8001058 <HAL_GetTick>
 8002a02:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a04:	e008      	b.n	8002a18 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002a06:	f7fe fb27 	bl	8001058 <HAL_GetTick>
 8002a0a:	4602      	mov	r2, r0
 8002a0c:	693b      	ldr	r3, [r7, #16]
 8002a0e:	1ad3      	subs	r3, r2, r3
 8002a10:	2b02      	cmp	r3, #2
 8002a12:	d901      	bls.n	8002a18 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002a14:	2303      	movs	r3, #3
 8002a16:	e1a8      	b.n	8002d6a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a18:	4b2b      	ldr	r3, [pc, #172]	; (8002ac8 <HAL_RCC_OscConfig+0x240>)
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	f003 0302 	and.w	r3, r3, #2
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d0f0      	beq.n	8002a06 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a24:	4b28      	ldr	r3, [pc, #160]	; (8002ac8 <HAL_RCC_OscConfig+0x240>)
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	691b      	ldr	r3, [r3, #16]
 8002a30:	00db      	lsls	r3, r3, #3
 8002a32:	4925      	ldr	r1, [pc, #148]	; (8002ac8 <HAL_RCC_OscConfig+0x240>)
 8002a34:	4313      	orrs	r3, r2
 8002a36:	600b      	str	r3, [r1, #0]
 8002a38:	e015      	b.n	8002a66 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002a3a:	4b24      	ldr	r3, [pc, #144]	; (8002acc <HAL_RCC_OscConfig+0x244>)
 8002a3c:	2200      	movs	r2, #0
 8002a3e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a40:	f7fe fb0a 	bl	8001058 <HAL_GetTick>
 8002a44:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002a46:	e008      	b.n	8002a5a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002a48:	f7fe fb06 	bl	8001058 <HAL_GetTick>
 8002a4c:	4602      	mov	r2, r0
 8002a4e:	693b      	ldr	r3, [r7, #16]
 8002a50:	1ad3      	subs	r3, r2, r3
 8002a52:	2b02      	cmp	r3, #2
 8002a54:	d901      	bls.n	8002a5a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002a56:	2303      	movs	r3, #3
 8002a58:	e187      	b.n	8002d6a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002a5a:	4b1b      	ldr	r3, [pc, #108]	; (8002ac8 <HAL_RCC_OscConfig+0x240>)
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	f003 0302 	and.w	r3, r3, #2
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d1f0      	bne.n	8002a48 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	f003 0308 	and.w	r3, r3, #8
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d036      	beq.n	8002ae0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	695b      	ldr	r3, [r3, #20]
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d016      	beq.n	8002aa8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002a7a:	4b15      	ldr	r3, [pc, #84]	; (8002ad0 <HAL_RCC_OscConfig+0x248>)
 8002a7c:	2201      	movs	r2, #1
 8002a7e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a80:	f7fe faea 	bl	8001058 <HAL_GetTick>
 8002a84:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a86:	e008      	b.n	8002a9a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002a88:	f7fe fae6 	bl	8001058 <HAL_GetTick>
 8002a8c:	4602      	mov	r2, r0
 8002a8e:	693b      	ldr	r3, [r7, #16]
 8002a90:	1ad3      	subs	r3, r2, r3
 8002a92:	2b02      	cmp	r3, #2
 8002a94:	d901      	bls.n	8002a9a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002a96:	2303      	movs	r3, #3
 8002a98:	e167      	b.n	8002d6a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a9a:	4b0b      	ldr	r3, [pc, #44]	; (8002ac8 <HAL_RCC_OscConfig+0x240>)
 8002a9c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002a9e:	f003 0302 	and.w	r3, r3, #2
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d0f0      	beq.n	8002a88 <HAL_RCC_OscConfig+0x200>
 8002aa6:	e01b      	b.n	8002ae0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002aa8:	4b09      	ldr	r3, [pc, #36]	; (8002ad0 <HAL_RCC_OscConfig+0x248>)
 8002aaa:	2200      	movs	r2, #0
 8002aac:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002aae:	f7fe fad3 	bl	8001058 <HAL_GetTick>
 8002ab2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002ab4:	e00e      	b.n	8002ad4 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002ab6:	f7fe facf 	bl	8001058 <HAL_GetTick>
 8002aba:	4602      	mov	r2, r0
 8002abc:	693b      	ldr	r3, [r7, #16]
 8002abe:	1ad3      	subs	r3, r2, r3
 8002ac0:	2b02      	cmp	r3, #2
 8002ac2:	d907      	bls.n	8002ad4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002ac4:	2303      	movs	r3, #3
 8002ac6:	e150      	b.n	8002d6a <HAL_RCC_OscConfig+0x4e2>
 8002ac8:	40023800 	.word	0x40023800
 8002acc:	42470000 	.word	0x42470000
 8002ad0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002ad4:	4b88      	ldr	r3, [pc, #544]	; (8002cf8 <HAL_RCC_OscConfig+0x470>)
 8002ad6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002ad8:	f003 0302 	and.w	r3, r3, #2
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d1ea      	bne.n	8002ab6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	f003 0304 	and.w	r3, r3, #4
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	f000 8097 	beq.w	8002c1c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002aee:	2300      	movs	r3, #0
 8002af0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002af2:	4b81      	ldr	r3, [pc, #516]	; (8002cf8 <HAL_RCC_OscConfig+0x470>)
 8002af4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002af6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d10f      	bne.n	8002b1e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002afe:	2300      	movs	r3, #0
 8002b00:	60bb      	str	r3, [r7, #8]
 8002b02:	4b7d      	ldr	r3, [pc, #500]	; (8002cf8 <HAL_RCC_OscConfig+0x470>)
 8002b04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b06:	4a7c      	ldr	r2, [pc, #496]	; (8002cf8 <HAL_RCC_OscConfig+0x470>)
 8002b08:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002b0c:	6413      	str	r3, [r2, #64]	; 0x40
 8002b0e:	4b7a      	ldr	r3, [pc, #488]	; (8002cf8 <HAL_RCC_OscConfig+0x470>)
 8002b10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b12:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b16:	60bb      	str	r3, [r7, #8]
 8002b18:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002b1a:	2301      	movs	r3, #1
 8002b1c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b1e:	4b77      	ldr	r3, [pc, #476]	; (8002cfc <HAL_RCC_OscConfig+0x474>)
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d118      	bne.n	8002b5c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002b2a:	4b74      	ldr	r3, [pc, #464]	; (8002cfc <HAL_RCC_OscConfig+0x474>)
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	4a73      	ldr	r2, [pc, #460]	; (8002cfc <HAL_RCC_OscConfig+0x474>)
 8002b30:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002b34:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002b36:	f7fe fa8f 	bl	8001058 <HAL_GetTick>
 8002b3a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b3c:	e008      	b.n	8002b50 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b3e:	f7fe fa8b 	bl	8001058 <HAL_GetTick>
 8002b42:	4602      	mov	r2, r0
 8002b44:	693b      	ldr	r3, [r7, #16]
 8002b46:	1ad3      	subs	r3, r2, r3
 8002b48:	2b02      	cmp	r3, #2
 8002b4a:	d901      	bls.n	8002b50 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002b4c:	2303      	movs	r3, #3
 8002b4e:	e10c      	b.n	8002d6a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b50:	4b6a      	ldr	r3, [pc, #424]	; (8002cfc <HAL_RCC_OscConfig+0x474>)
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d0f0      	beq.n	8002b3e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	689b      	ldr	r3, [r3, #8]
 8002b60:	2b01      	cmp	r3, #1
 8002b62:	d106      	bne.n	8002b72 <HAL_RCC_OscConfig+0x2ea>
 8002b64:	4b64      	ldr	r3, [pc, #400]	; (8002cf8 <HAL_RCC_OscConfig+0x470>)
 8002b66:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b68:	4a63      	ldr	r2, [pc, #396]	; (8002cf8 <HAL_RCC_OscConfig+0x470>)
 8002b6a:	f043 0301 	orr.w	r3, r3, #1
 8002b6e:	6713      	str	r3, [r2, #112]	; 0x70
 8002b70:	e01c      	b.n	8002bac <HAL_RCC_OscConfig+0x324>
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	689b      	ldr	r3, [r3, #8]
 8002b76:	2b05      	cmp	r3, #5
 8002b78:	d10c      	bne.n	8002b94 <HAL_RCC_OscConfig+0x30c>
 8002b7a:	4b5f      	ldr	r3, [pc, #380]	; (8002cf8 <HAL_RCC_OscConfig+0x470>)
 8002b7c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b7e:	4a5e      	ldr	r2, [pc, #376]	; (8002cf8 <HAL_RCC_OscConfig+0x470>)
 8002b80:	f043 0304 	orr.w	r3, r3, #4
 8002b84:	6713      	str	r3, [r2, #112]	; 0x70
 8002b86:	4b5c      	ldr	r3, [pc, #368]	; (8002cf8 <HAL_RCC_OscConfig+0x470>)
 8002b88:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b8a:	4a5b      	ldr	r2, [pc, #364]	; (8002cf8 <HAL_RCC_OscConfig+0x470>)
 8002b8c:	f043 0301 	orr.w	r3, r3, #1
 8002b90:	6713      	str	r3, [r2, #112]	; 0x70
 8002b92:	e00b      	b.n	8002bac <HAL_RCC_OscConfig+0x324>
 8002b94:	4b58      	ldr	r3, [pc, #352]	; (8002cf8 <HAL_RCC_OscConfig+0x470>)
 8002b96:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b98:	4a57      	ldr	r2, [pc, #348]	; (8002cf8 <HAL_RCC_OscConfig+0x470>)
 8002b9a:	f023 0301 	bic.w	r3, r3, #1
 8002b9e:	6713      	str	r3, [r2, #112]	; 0x70
 8002ba0:	4b55      	ldr	r3, [pc, #340]	; (8002cf8 <HAL_RCC_OscConfig+0x470>)
 8002ba2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002ba4:	4a54      	ldr	r2, [pc, #336]	; (8002cf8 <HAL_RCC_OscConfig+0x470>)
 8002ba6:	f023 0304 	bic.w	r3, r3, #4
 8002baa:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	689b      	ldr	r3, [r3, #8]
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d015      	beq.n	8002be0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002bb4:	f7fe fa50 	bl	8001058 <HAL_GetTick>
 8002bb8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002bba:	e00a      	b.n	8002bd2 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002bbc:	f7fe fa4c 	bl	8001058 <HAL_GetTick>
 8002bc0:	4602      	mov	r2, r0
 8002bc2:	693b      	ldr	r3, [r7, #16]
 8002bc4:	1ad3      	subs	r3, r2, r3
 8002bc6:	f241 3288 	movw	r2, #5000	; 0x1388
 8002bca:	4293      	cmp	r3, r2
 8002bcc:	d901      	bls.n	8002bd2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002bce:	2303      	movs	r3, #3
 8002bd0:	e0cb      	b.n	8002d6a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002bd2:	4b49      	ldr	r3, [pc, #292]	; (8002cf8 <HAL_RCC_OscConfig+0x470>)
 8002bd4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002bd6:	f003 0302 	and.w	r3, r3, #2
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d0ee      	beq.n	8002bbc <HAL_RCC_OscConfig+0x334>
 8002bde:	e014      	b.n	8002c0a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002be0:	f7fe fa3a 	bl	8001058 <HAL_GetTick>
 8002be4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002be6:	e00a      	b.n	8002bfe <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002be8:	f7fe fa36 	bl	8001058 <HAL_GetTick>
 8002bec:	4602      	mov	r2, r0
 8002bee:	693b      	ldr	r3, [r7, #16]
 8002bf0:	1ad3      	subs	r3, r2, r3
 8002bf2:	f241 3288 	movw	r2, #5000	; 0x1388
 8002bf6:	4293      	cmp	r3, r2
 8002bf8:	d901      	bls.n	8002bfe <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002bfa:	2303      	movs	r3, #3
 8002bfc:	e0b5      	b.n	8002d6a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002bfe:	4b3e      	ldr	r3, [pc, #248]	; (8002cf8 <HAL_RCC_OscConfig+0x470>)
 8002c00:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c02:	f003 0302 	and.w	r3, r3, #2
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d1ee      	bne.n	8002be8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002c0a:	7dfb      	ldrb	r3, [r7, #23]
 8002c0c:	2b01      	cmp	r3, #1
 8002c0e:	d105      	bne.n	8002c1c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002c10:	4b39      	ldr	r3, [pc, #228]	; (8002cf8 <HAL_RCC_OscConfig+0x470>)
 8002c12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c14:	4a38      	ldr	r2, [pc, #224]	; (8002cf8 <HAL_RCC_OscConfig+0x470>)
 8002c16:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002c1a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	699b      	ldr	r3, [r3, #24]
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	f000 80a1 	beq.w	8002d68 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002c26:	4b34      	ldr	r3, [pc, #208]	; (8002cf8 <HAL_RCC_OscConfig+0x470>)
 8002c28:	689b      	ldr	r3, [r3, #8]
 8002c2a:	f003 030c 	and.w	r3, r3, #12
 8002c2e:	2b08      	cmp	r3, #8
 8002c30:	d05c      	beq.n	8002cec <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	699b      	ldr	r3, [r3, #24]
 8002c36:	2b02      	cmp	r3, #2
 8002c38:	d141      	bne.n	8002cbe <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c3a:	4b31      	ldr	r3, [pc, #196]	; (8002d00 <HAL_RCC_OscConfig+0x478>)
 8002c3c:	2200      	movs	r2, #0
 8002c3e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c40:	f7fe fa0a 	bl	8001058 <HAL_GetTick>
 8002c44:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c46:	e008      	b.n	8002c5a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002c48:	f7fe fa06 	bl	8001058 <HAL_GetTick>
 8002c4c:	4602      	mov	r2, r0
 8002c4e:	693b      	ldr	r3, [r7, #16]
 8002c50:	1ad3      	subs	r3, r2, r3
 8002c52:	2b02      	cmp	r3, #2
 8002c54:	d901      	bls.n	8002c5a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002c56:	2303      	movs	r3, #3
 8002c58:	e087      	b.n	8002d6a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c5a:	4b27      	ldr	r3, [pc, #156]	; (8002cf8 <HAL_RCC_OscConfig+0x470>)
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d1f0      	bne.n	8002c48 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	69da      	ldr	r2, [r3, #28]
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	6a1b      	ldr	r3, [r3, #32]
 8002c6e:	431a      	orrs	r2, r3
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c74:	019b      	lsls	r3, r3, #6
 8002c76:	431a      	orrs	r2, r3
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c7c:	085b      	lsrs	r3, r3, #1
 8002c7e:	3b01      	subs	r3, #1
 8002c80:	041b      	lsls	r3, r3, #16
 8002c82:	431a      	orrs	r2, r3
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c88:	061b      	lsls	r3, r3, #24
 8002c8a:	491b      	ldr	r1, [pc, #108]	; (8002cf8 <HAL_RCC_OscConfig+0x470>)
 8002c8c:	4313      	orrs	r3, r2
 8002c8e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002c90:	4b1b      	ldr	r3, [pc, #108]	; (8002d00 <HAL_RCC_OscConfig+0x478>)
 8002c92:	2201      	movs	r2, #1
 8002c94:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c96:	f7fe f9df 	bl	8001058 <HAL_GetTick>
 8002c9a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c9c:	e008      	b.n	8002cb0 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002c9e:	f7fe f9db 	bl	8001058 <HAL_GetTick>
 8002ca2:	4602      	mov	r2, r0
 8002ca4:	693b      	ldr	r3, [r7, #16]
 8002ca6:	1ad3      	subs	r3, r2, r3
 8002ca8:	2b02      	cmp	r3, #2
 8002caa:	d901      	bls.n	8002cb0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002cac:	2303      	movs	r3, #3
 8002cae:	e05c      	b.n	8002d6a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002cb0:	4b11      	ldr	r3, [pc, #68]	; (8002cf8 <HAL_RCC_OscConfig+0x470>)
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d0f0      	beq.n	8002c9e <HAL_RCC_OscConfig+0x416>
 8002cbc:	e054      	b.n	8002d68 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002cbe:	4b10      	ldr	r3, [pc, #64]	; (8002d00 <HAL_RCC_OscConfig+0x478>)
 8002cc0:	2200      	movs	r2, #0
 8002cc2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cc4:	f7fe f9c8 	bl	8001058 <HAL_GetTick>
 8002cc8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002cca:	e008      	b.n	8002cde <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002ccc:	f7fe f9c4 	bl	8001058 <HAL_GetTick>
 8002cd0:	4602      	mov	r2, r0
 8002cd2:	693b      	ldr	r3, [r7, #16]
 8002cd4:	1ad3      	subs	r3, r2, r3
 8002cd6:	2b02      	cmp	r3, #2
 8002cd8:	d901      	bls.n	8002cde <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002cda:	2303      	movs	r3, #3
 8002cdc:	e045      	b.n	8002d6a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002cde:	4b06      	ldr	r3, [pc, #24]	; (8002cf8 <HAL_RCC_OscConfig+0x470>)
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d1f0      	bne.n	8002ccc <HAL_RCC_OscConfig+0x444>
 8002cea:	e03d      	b.n	8002d68 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	699b      	ldr	r3, [r3, #24]
 8002cf0:	2b01      	cmp	r3, #1
 8002cf2:	d107      	bne.n	8002d04 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002cf4:	2301      	movs	r3, #1
 8002cf6:	e038      	b.n	8002d6a <HAL_RCC_OscConfig+0x4e2>
 8002cf8:	40023800 	.word	0x40023800
 8002cfc:	40007000 	.word	0x40007000
 8002d00:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002d04:	4b1b      	ldr	r3, [pc, #108]	; (8002d74 <HAL_RCC_OscConfig+0x4ec>)
 8002d06:	685b      	ldr	r3, [r3, #4]
 8002d08:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	699b      	ldr	r3, [r3, #24]
 8002d0e:	2b01      	cmp	r3, #1
 8002d10:	d028      	beq.n	8002d64 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002d1c:	429a      	cmp	r2, r3
 8002d1e:	d121      	bne.n	8002d64 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d2a:	429a      	cmp	r2, r3
 8002d2c:	d11a      	bne.n	8002d64 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002d2e:	68fa      	ldr	r2, [r7, #12]
 8002d30:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002d34:	4013      	ands	r3, r2
 8002d36:	687a      	ldr	r2, [r7, #4]
 8002d38:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002d3a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002d3c:	4293      	cmp	r3, r2
 8002d3e:	d111      	bne.n	8002d64 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d4a:	085b      	lsrs	r3, r3, #1
 8002d4c:	3b01      	subs	r3, #1
 8002d4e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002d50:	429a      	cmp	r2, r3
 8002d52:	d107      	bne.n	8002d64 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d5e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002d60:	429a      	cmp	r2, r3
 8002d62:	d001      	beq.n	8002d68 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002d64:	2301      	movs	r3, #1
 8002d66:	e000      	b.n	8002d6a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002d68:	2300      	movs	r3, #0
}
 8002d6a:	4618      	mov	r0, r3
 8002d6c:	3718      	adds	r7, #24
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	bd80      	pop	{r7, pc}
 8002d72:	bf00      	nop
 8002d74:	40023800 	.word	0x40023800

08002d78 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002d78:	b580      	push	{r7, lr}
 8002d7a:	b084      	sub	sp, #16
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	6078      	str	r0, [r7, #4]
 8002d80:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d101      	bne.n	8002d8c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002d88:	2301      	movs	r3, #1
 8002d8a:	e0cc      	b.n	8002f26 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002d8c:	4b68      	ldr	r3, [pc, #416]	; (8002f30 <HAL_RCC_ClockConfig+0x1b8>)
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	f003 0307 	and.w	r3, r3, #7
 8002d94:	683a      	ldr	r2, [r7, #0]
 8002d96:	429a      	cmp	r2, r3
 8002d98:	d90c      	bls.n	8002db4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d9a:	4b65      	ldr	r3, [pc, #404]	; (8002f30 <HAL_RCC_ClockConfig+0x1b8>)
 8002d9c:	683a      	ldr	r2, [r7, #0]
 8002d9e:	b2d2      	uxtb	r2, r2
 8002da0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002da2:	4b63      	ldr	r3, [pc, #396]	; (8002f30 <HAL_RCC_ClockConfig+0x1b8>)
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	f003 0307 	and.w	r3, r3, #7
 8002daa:	683a      	ldr	r2, [r7, #0]
 8002dac:	429a      	cmp	r2, r3
 8002dae:	d001      	beq.n	8002db4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002db0:	2301      	movs	r3, #1
 8002db2:	e0b8      	b.n	8002f26 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	f003 0302 	and.w	r3, r3, #2
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d020      	beq.n	8002e02 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	f003 0304 	and.w	r3, r3, #4
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d005      	beq.n	8002dd8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002dcc:	4b59      	ldr	r3, [pc, #356]	; (8002f34 <HAL_RCC_ClockConfig+0x1bc>)
 8002dce:	689b      	ldr	r3, [r3, #8]
 8002dd0:	4a58      	ldr	r2, [pc, #352]	; (8002f34 <HAL_RCC_ClockConfig+0x1bc>)
 8002dd2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002dd6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	f003 0308 	and.w	r3, r3, #8
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d005      	beq.n	8002df0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002de4:	4b53      	ldr	r3, [pc, #332]	; (8002f34 <HAL_RCC_ClockConfig+0x1bc>)
 8002de6:	689b      	ldr	r3, [r3, #8]
 8002de8:	4a52      	ldr	r2, [pc, #328]	; (8002f34 <HAL_RCC_ClockConfig+0x1bc>)
 8002dea:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002dee:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002df0:	4b50      	ldr	r3, [pc, #320]	; (8002f34 <HAL_RCC_ClockConfig+0x1bc>)
 8002df2:	689b      	ldr	r3, [r3, #8]
 8002df4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	689b      	ldr	r3, [r3, #8]
 8002dfc:	494d      	ldr	r1, [pc, #308]	; (8002f34 <HAL_RCC_ClockConfig+0x1bc>)
 8002dfe:	4313      	orrs	r3, r2
 8002e00:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	f003 0301 	and.w	r3, r3, #1
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d044      	beq.n	8002e98 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	685b      	ldr	r3, [r3, #4]
 8002e12:	2b01      	cmp	r3, #1
 8002e14:	d107      	bne.n	8002e26 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e16:	4b47      	ldr	r3, [pc, #284]	; (8002f34 <HAL_RCC_ClockConfig+0x1bc>)
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d119      	bne.n	8002e56 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002e22:	2301      	movs	r3, #1
 8002e24:	e07f      	b.n	8002f26 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	685b      	ldr	r3, [r3, #4]
 8002e2a:	2b02      	cmp	r3, #2
 8002e2c:	d003      	beq.n	8002e36 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002e32:	2b03      	cmp	r3, #3
 8002e34:	d107      	bne.n	8002e46 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002e36:	4b3f      	ldr	r3, [pc, #252]	; (8002f34 <HAL_RCC_ClockConfig+0x1bc>)
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d109      	bne.n	8002e56 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002e42:	2301      	movs	r3, #1
 8002e44:	e06f      	b.n	8002f26 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e46:	4b3b      	ldr	r3, [pc, #236]	; (8002f34 <HAL_RCC_ClockConfig+0x1bc>)
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	f003 0302 	and.w	r3, r3, #2
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d101      	bne.n	8002e56 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002e52:	2301      	movs	r3, #1
 8002e54:	e067      	b.n	8002f26 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002e56:	4b37      	ldr	r3, [pc, #220]	; (8002f34 <HAL_RCC_ClockConfig+0x1bc>)
 8002e58:	689b      	ldr	r3, [r3, #8]
 8002e5a:	f023 0203 	bic.w	r2, r3, #3
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	685b      	ldr	r3, [r3, #4]
 8002e62:	4934      	ldr	r1, [pc, #208]	; (8002f34 <HAL_RCC_ClockConfig+0x1bc>)
 8002e64:	4313      	orrs	r3, r2
 8002e66:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002e68:	f7fe f8f6 	bl	8001058 <HAL_GetTick>
 8002e6c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e6e:	e00a      	b.n	8002e86 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002e70:	f7fe f8f2 	bl	8001058 <HAL_GetTick>
 8002e74:	4602      	mov	r2, r0
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	1ad3      	subs	r3, r2, r3
 8002e7a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e7e:	4293      	cmp	r3, r2
 8002e80:	d901      	bls.n	8002e86 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002e82:	2303      	movs	r3, #3
 8002e84:	e04f      	b.n	8002f26 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e86:	4b2b      	ldr	r3, [pc, #172]	; (8002f34 <HAL_RCC_ClockConfig+0x1bc>)
 8002e88:	689b      	ldr	r3, [r3, #8]
 8002e8a:	f003 020c 	and.w	r2, r3, #12
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	685b      	ldr	r3, [r3, #4]
 8002e92:	009b      	lsls	r3, r3, #2
 8002e94:	429a      	cmp	r2, r3
 8002e96:	d1eb      	bne.n	8002e70 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002e98:	4b25      	ldr	r3, [pc, #148]	; (8002f30 <HAL_RCC_ClockConfig+0x1b8>)
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	f003 0307 	and.w	r3, r3, #7
 8002ea0:	683a      	ldr	r2, [r7, #0]
 8002ea2:	429a      	cmp	r2, r3
 8002ea4:	d20c      	bcs.n	8002ec0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ea6:	4b22      	ldr	r3, [pc, #136]	; (8002f30 <HAL_RCC_ClockConfig+0x1b8>)
 8002ea8:	683a      	ldr	r2, [r7, #0]
 8002eaa:	b2d2      	uxtb	r2, r2
 8002eac:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002eae:	4b20      	ldr	r3, [pc, #128]	; (8002f30 <HAL_RCC_ClockConfig+0x1b8>)
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	f003 0307 	and.w	r3, r3, #7
 8002eb6:	683a      	ldr	r2, [r7, #0]
 8002eb8:	429a      	cmp	r2, r3
 8002eba:	d001      	beq.n	8002ec0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002ebc:	2301      	movs	r3, #1
 8002ebe:	e032      	b.n	8002f26 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	f003 0304 	and.w	r3, r3, #4
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d008      	beq.n	8002ede <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002ecc:	4b19      	ldr	r3, [pc, #100]	; (8002f34 <HAL_RCC_ClockConfig+0x1bc>)
 8002ece:	689b      	ldr	r3, [r3, #8]
 8002ed0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	68db      	ldr	r3, [r3, #12]
 8002ed8:	4916      	ldr	r1, [pc, #88]	; (8002f34 <HAL_RCC_ClockConfig+0x1bc>)
 8002eda:	4313      	orrs	r3, r2
 8002edc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	f003 0308 	and.w	r3, r3, #8
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d009      	beq.n	8002efe <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002eea:	4b12      	ldr	r3, [pc, #72]	; (8002f34 <HAL_RCC_ClockConfig+0x1bc>)
 8002eec:	689b      	ldr	r3, [r3, #8]
 8002eee:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	691b      	ldr	r3, [r3, #16]
 8002ef6:	00db      	lsls	r3, r3, #3
 8002ef8:	490e      	ldr	r1, [pc, #56]	; (8002f34 <HAL_RCC_ClockConfig+0x1bc>)
 8002efa:	4313      	orrs	r3, r2
 8002efc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002efe:	f000 f821 	bl	8002f44 <HAL_RCC_GetSysClockFreq>
 8002f02:	4602      	mov	r2, r0
 8002f04:	4b0b      	ldr	r3, [pc, #44]	; (8002f34 <HAL_RCC_ClockConfig+0x1bc>)
 8002f06:	689b      	ldr	r3, [r3, #8]
 8002f08:	091b      	lsrs	r3, r3, #4
 8002f0a:	f003 030f 	and.w	r3, r3, #15
 8002f0e:	490a      	ldr	r1, [pc, #40]	; (8002f38 <HAL_RCC_ClockConfig+0x1c0>)
 8002f10:	5ccb      	ldrb	r3, [r1, r3]
 8002f12:	fa22 f303 	lsr.w	r3, r2, r3
 8002f16:	4a09      	ldr	r2, [pc, #36]	; (8002f3c <HAL_RCC_ClockConfig+0x1c4>)
 8002f18:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002f1a:	4b09      	ldr	r3, [pc, #36]	; (8002f40 <HAL_RCC_ClockConfig+0x1c8>)
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	4618      	mov	r0, r3
 8002f20:	f7fe f856 	bl	8000fd0 <HAL_InitTick>

  return HAL_OK;
 8002f24:	2300      	movs	r3, #0
}
 8002f26:	4618      	mov	r0, r3
 8002f28:	3710      	adds	r7, #16
 8002f2a:	46bd      	mov	sp, r7
 8002f2c:	bd80      	pop	{r7, pc}
 8002f2e:	bf00      	nop
 8002f30:	40023c00 	.word	0x40023c00
 8002f34:	40023800 	.word	0x40023800
 8002f38:	08004e88 	.word	0x08004e88
 8002f3c:	20000000 	.word	0x20000000
 8002f40:	20000004 	.word	0x20000004

08002f44 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002f44:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002f48:	b094      	sub	sp, #80	; 0x50
 8002f4a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002f4c:	2300      	movs	r3, #0
 8002f4e:	647b      	str	r3, [r7, #68]	; 0x44
 8002f50:	2300      	movs	r3, #0
 8002f52:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002f54:	2300      	movs	r3, #0
 8002f56:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8002f58:	2300      	movs	r3, #0
 8002f5a:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002f5c:	4b79      	ldr	r3, [pc, #484]	; (8003144 <HAL_RCC_GetSysClockFreq+0x200>)
 8002f5e:	689b      	ldr	r3, [r3, #8]
 8002f60:	f003 030c 	and.w	r3, r3, #12
 8002f64:	2b08      	cmp	r3, #8
 8002f66:	d00d      	beq.n	8002f84 <HAL_RCC_GetSysClockFreq+0x40>
 8002f68:	2b08      	cmp	r3, #8
 8002f6a:	f200 80e1 	bhi.w	8003130 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d002      	beq.n	8002f78 <HAL_RCC_GetSysClockFreq+0x34>
 8002f72:	2b04      	cmp	r3, #4
 8002f74:	d003      	beq.n	8002f7e <HAL_RCC_GetSysClockFreq+0x3a>
 8002f76:	e0db      	b.n	8003130 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002f78:	4b73      	ldr	r3, [pc, #460]	; (8003148 <HAL_RCC_GetSysClockFreq+0x204>)
 8002f7a:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8002f7c:	e0db      	b.n	8003136 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002f7e:	4b72      	ldr	r3, [pc, #456]	; (8003148 <HAL_RCC_GetSysClockFreq+0x204>)
 8002f80:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002f82:	e0d8      	b.n	8003136 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002f84:	4b6f      	ldr	r3, [pc, #444]	; (8003144 <HAL_RCC_GetSysClockFreq+0x200>)
 8002f86:	685b      	ldr	r3, [r3, #4]
 8002f88:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002f8c:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002f8e:	4b6d      	ldr	r3, [pc, #436]	; (8003144 <HAL_RCC_GetSysClockFreq+0x200>)
 8002f90:	685b      	ldr	r3, [r3, #4]
 8002f92:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d063      	beq.n	8003062 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002f9a:	4b6a      	ldr	r3, [pc, #424]	; (8003144 <HAL_RCC_GetSysClockFreq+0x200>)
 8002f9c:	685b      	ldr	r3, [r3, #4]
 8002f9e:	099b      	lsrs	r3, r3, #6
 8002fa0:	2200      	movs	r2, #0
 8002fa2:	63bb      	str	r3, [r7, #56]	; 0x38
 8002fa4:	63fa      	str	r2, [r7, #60]	; 0x3c
 8002fa6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002fa8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002fac:	633b      	str	r3, [r7, #48]	; 0x30
 8002fae:	2300      	movs	r3, #0
 8002fb0:	637b      	str	r3, [r7, #52]	; 0x34
 8002fb2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8002fb6:	4622      	mov	r2, r4
 8002fb8:	462b      	mov	r3, r5
 8002fba:	f04f 0000 	mov.w	r0, #0
 8002fbe:	f04f 0100 	mov.w	r1, #0
 8002fc2:	0159      	lsls	r1, r3, #5
 8002fc4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002fc8:	0150      	lsls	r0, r2, #5
 8002fca:	4602      	mov	r2, r0
 8002fcc:	460b      	mov	r3, r1
 8002fce:	4621      	mov	r1, r4
 8002fd0:	1a51      	subs	r1, r2, r1
 8002fd2:	6139      	str	r1, [r7, #16]
 8002fd4:	4629      	mov	r1, r5
 8002fd6:	eb63 0301 	sbc.w	r3, r3, r1
 8002fda:	617b      	str	r3, [r7, #20]
 8002fdc:	f04f 0200 	mov.w	r2, #0
 8002fe0:	f04f 0300 	mov.w	r3, #0
 8002fe4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002fe8:	4659      	mov	r1, fp
 8002fea:	018b      	lsls	r3, r1, #6
 8002fec:	4651      	mov	r1, sl
 8002fee:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002ff2:	4651      	mov	r1, sl
 8002ff4:	018a      	lsls	r2, r1, #6
 8002ff6:	4651      	mov	r1, sl
 8002ff8:	ebb2 0801 	subs.w	r8, r2, r1
 8002ffc:	4659      	mov	r1, fp
 8002ffe:	eb63 0901 	sbc.w	r9, r3, r1
 8003002:	f04f 0200 	mov.w	r2, #0
 8003006:	f04f 0300 	mov.w	r3, #0
 800300a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800300e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003012:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003016:	4690      	mov	r8, r2
 8003018:	4699      	mov	r9, r3
 800301a:	4623      	mov	r3, r4
 800301c:	eb18 0303 	adds.w	r3, r8, r3
 8003020:	60bb      	str	r3, [r7, #8]
 8003022:	462b      	mov	r3, r5
 8003024:	eb49 0303 	adc.w	r3, r9, r3
 8003028:	60fb      	str	r3, [r7, #12]
 800302a:	f04f 0200 	mov.w	r2, #0
 800302e:	f04f 0300 	mov.w	r3, #0
 8003032:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003036:	4629      	mov	r1, r5
 8003038:	028b      	lsls	r3, r1, #10
 800303a:	4621      	mov	r1, r4
 800303c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003040:	4621      	mov	r1, r4
 8003042:	028a      	lsls	r2, r1, #10
 8003044:	4610      	mov	r0, r2
 8003046:	4619      	mov	r1, r3
 8003048:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800304a:	2200      	movs	r2, #0
 800304c:	62bb      	str	r3, [r7, #40]	; 0x28
 800304e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003050:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003054:	f7fd f90c 	bl	8000270 <__aeabi_uldivmod>
 8003058:	4602      	mov	r2, r0
 800305a:	460b      	mov	r3, r1
 800305c:	4613      	mov	r3, r2
 800305e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003060:	e058      	b.n	8003114 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003062:	4b38      	ldr	r3, [pc, #224]	; (8003144 <HAL_RCC_GetSysClockFreq+0x200>)
 8003064:	685b      	ldr	r3, [r3, #4]
 8003066:	099b      	lsrs	r3, r3, #6
 8003068:	2200      	movs	r2, #0
 800306a:	4618      	mov	r0, r3
 800306c:	4611      	mov	r1, r2
 800306e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003072:	623b      	str	r3, [r7, #32]
 8003074:	2300      	movs	r3, #0
 8003076:	627b      	str	r3, [r7, #36]	; 0x24
 8003078:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800307c:	4642      	mov	r2, r8
 800307e:	464b      	mov	r3, r9
 8003080:	f04f 0000 	mov.w	r0, #0
 8003084:	f04f 0100 	mov.w	r1, #0
 8003088:	0159      	lsls	r1, r3, #5
 800308a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800308e:	0150      	lsls	r0, r2, #5
 8003090:	4602      	mov	r2, r0
 8003092:	460b      	mov	r3, r1
 8003094:	4641      	mov	r1, r8
 8003096:	ebb2 0a01 	subs.w	sl, r2, r1
 800309a:	4649      	mov	r1, r9
 800309c:	eb63 0b01 	sbc.w	fp, r3, r1
 80030a0:	f04f 0200 	mov.w	r2, #0
 80030a4:	f04f 0300 	mov.w	r3, #0
 80030a8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80030ac:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80030b0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80030b4:	ebb2 040a 	subs.w	r4, r2, sl
 80030b8:	eb63 050b 	sbc.w	r5, r3, fp
 80030bc:	f04f 0200 	mov.w	r2, #0
 80030c0:	f04f 0300 	mov.w	r3, #0
 80030c4:	00eb      	lsls	r3, r5, #3
 80030c6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80030ca:	00e2      	lsls	r2, r4, #3
 80030cc:	4614      	mov	r4, r2
 80030ce:	461d      	mov	r5, r3
 80030d0:	4643      	mov	r3, r8
 80030d2:	18e3      	adds	r3, r4, r3
 80030d4:	603b      	str	r3, [r7, #0]
 80030d6:	464b      	mov	r3, r9
 80030d8:	eb45 0303 	adc.w	r3, r5, r3
 80030dc:	607b      	str	r3, [r7, #4]
 80030de:	f04f 0200 	mov.w	r2, #0
 80030e2:	f04f 0300 	mov.w	r3, #0
 80030e6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80030ea:	4629      	mov	r1, r5
 80030ec:	028b      	lsls	r3, r1, #10
 80030ee:	4621      	mov	r1, r4
 80030f0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80030f4:	4621      	mov	r1, r4
 80030f6:	028a      	lsls	r2, r1, #10
 80030f8:	4610      	mov	r0, r2
 80030fa:	4619      	mov	r1, r3
 80030fc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80030fe:	2200      	movs	r2, #0
 8003100:	61bb      	str	r3, [r7, #24]
 8003102:	61fa      	str	r2, [r7, #28]
 8003104:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003108:	f7fd f8b2 	bl	8000270 <__aeabi_uldivmod>
 800310c:	4602      	mov	r2, r0
 800310e:	460b      	mov	r3, r1
 8003110:	4613      	mov	r3, r2
 8003112:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003114:	4b0b      	ldr	r3, [pc, #44]	; (8003144 <HAL_RCC_GetSysClockFreq+0x200>)
 8003116:	685b      	ldr	r3, [r3, #4]
 8003118:	0c1b      	lsrs	r3, r3, #16
 800311a:	f003 0303 	and.w	r3, r3, #3
 800311e:	3301      	adds	r3, #1
 8003120:	005b      	lsls	r3, r3, #1
 8003122:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8003124:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003126:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003128:	fbb2 f3f3 	udiv	r3, r2, r3
 800312c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800312e:	e002      	b.n	8003136 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003130:	4b05      	ldr	r3, [pc, #20]	; (8003148 <HAL_RCC_GetSysClockFreq+0x204>)
 8003132:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003134:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003136:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8003138:	4618      	mov	r0, r3
 800313a:	3750      	adds	r7, #80	; 0x50
 800313c:	46bd      	mov	sp, r7
 800313e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003142:	bf00      	nop
 8003144:	40023800 	.word	0x40023800
 8003148:	00f42400 	.word	0x00f42400

0800314c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800314c:	b480      	push	{r7}
 800314e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003150:	4b03      	ldr	r3, [pc, #12]	; (8003160 <HAL_RCC_GetHCLKFreq+0x14>)
 8003152:	681b      	ldr	r3, [r3, #0]
}
 8003154:	4618      	mov	r0, r3
 8003156:	46bd      	mov	sp, r7
 8003158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800315c:	4770      	bx	lr
 800315e:	bf00      	nop
 8003160:	20000000 	.word	0x20000000

08003164 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003164:	b580      	push	{r7, lr}
 8003166:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003168:	f7ff fff0 	bl	800314c <HAL_RCC_GetHCLKFreq>
 800316c:	4602      	mov	r2, r0
 800316e:	4b05      	ldr	r3, [pc, #20]	; (8003184 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003170:	689b      	ldr	r3, [r3, #8]
 8003172:	0a9b      	lsrs	r3, r3, #10
 8003174:	f003 0307 	and.w	r3, r3, #7
 8003178:	4903      	ldr	r1, [pc, #12]	; (8003188 <HAL_RCC_GetPCLK1Freq+0x24>)
 800317a:	5ccb      	ldrb	r3, [r1, r3]
 800317c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003180:	4618      	mov	r0, r3
 8003182:	bd80      	pop	{r7, pc}
 8003184:	40023800 	.word	0x40023800
 8003188:	08004e98 	.word	0x08004e98

0800318c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800318c:	b580      	push	{r7, lr}
 800318e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003190:	f7ff ffdc 	bl	800314c <HAL_RCC_GetHCLKFreq>
 8003194:	4602      	mov	r2, r0
 8003196:	4b05      	ldr	r3, [pc, #20]	; (80031ac <HAL_RCC_GetPCLK2Freq+0x20>)
 8003198:	689b      	ldr	r3, [r3, #8]
 800319a:	0b5b      	lsrs	r3, r3, #13
 800319c:	f003 0307 	and.w	r3, r3, #7
 80031a0:	4903      	ldr	r1, [pc, #12]	; (80031b0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80031a2:	5ccb      	ldrb	r3, [r1, r3]
 80031a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80031a8:	4618      	mov	r0, r3
 80031aa:	bd80      	pop	{r7, pc}
 80031ac:	40023800 	.word	0x40023800
 80031b0:	08004e98 	.word	0x08004e98

080031b4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80031b4:	b580      	push	{r7, lr}
 80031b6:	b082      	sub	sp, #8
 80031b8:	af00      	add	r7, sp, #0
 80031ba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d101      	bne.n	80031c6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80031c2:	2301      	movs	r3, #1
 80031c4:	e03f      	b.n	8003246 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80031cc:	b2db      	uxtb	r3, r3
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d106      	bne.n	80031e0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	2200      	movs	r2, #0
 80031d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80031da:	6878      	ldr	r0, [r7, #4]
 80031dc:	f7fd fd98 	bl	8000d10 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	2224      	movs	r2, #36	; 0x24
 80031e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	68da      	ldr	r2, [r3, #12]
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80031f6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80031f8:	6878      	ldr	r0, [r7, #4]
 80031fa:	f000 f929 	bl	8003450 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	691a      	ldr	r2, [r3, #16]
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800320c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	695a      	ldr	r2, [r3, #20]
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800321c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	68da      	ldr	r2, [r3, #12]
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800322c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	2200      	movs	r2, #0
 8003232:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	2220      	movs	r2, #32
 8003238:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	2220      	movs	r2, #32
 8003240:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003244:	2300      	movs	r3, #0
}
 8003246:	4618      	mov	r0, r3
 8003248:	3708      	adds	r7, #8
 800324a:	46bd      	mov	sp, r7
 800324c:	bd80      	pop	{r7, pc}

0800324e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800324e:	b580      	push	{r7, lr}
 8003250:	b08a      	sub	sp, #40	; 0x28
 8003252:	af02      	add	r7, sp, #8
 8003254:	60f8      	str	r0, [r7, #12]
 8003256:	60b9      	str	r1, [r7, #8]
 8003258:	603b      	str	r3, [r7, #0]
 800325a:	4613      	mov	r3, r2
 800325c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800325e:	2300      	movs	r3, #0
 8003260:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003268:	b2db      	uxtb	r3, r3
 800326a:	2b20      	cmp	r3, #32
 800326c:	d17c      	bne.n	8003368 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800326e:	68bb      	ldr	r3, [r7, #8]
 8003270:	2b00      	cmp	r3, #0
 8003272:	d002      	beq.n	800327a <HAL_UART_Transmit+0x2c>
 8003274:	88fb      	ldrh	r3, [r7, #6]
 8003276:	2b00      	cmp	r3, #0
 8003278:	d101      	bne.n	800327e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800327a:	2301      	movs	r3, #1
 800327c:	e075      	b.n	800336a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003284:	2b01      	cmp	r3, #1
 8003286:	d101      	bne.n	800328c <HAL_UART_Transmit+0x3e>
 8003288:	2302      	movs	r3, #2
 800328a:	e06e      	b.n	800336a <HAL_UART_Transmit+0x11c>
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	2201      	movs	r2, #1
 8003290:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	2200      	movs	r2, #0
 8003298:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	2221      	movs	r2, #33	; 0x21
 800329e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80032a2:	f7fd fed9 	bl	8001058 <HAL_GetTick>
 80032a6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	88fa      	ldrh	r2, [r7, #6]
 80032ac:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	88fa      	ldrh	r2, [r7, #6]
 80032b2:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	689b      	ldr	r3, [r3, #8]
 80032b8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80032bc:	d108      	bne.n	80032d0 <HAL_UART_Transmit+0x82>
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	691b      	ldr	r3, [r3, #16]
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d104      	bne.n	80032d0 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80032c6:	2300      	movs	r3, #0
 80032c8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80032ca:	68bb      	ldr	r3, [r7, #8]
 80032cc:	61bb      	str	r3, [r7, #24]
 80032ce:	e003      	b.n	80032d8 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80032d0:	68bb      	ldr	r3, [r7, #8]
 80032d2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80032d4:	2300      	movs	r3, #0
 80032d6:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	2200      	movs	r2, #0
 80032dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80032e0:	e02a      	b.n	8003338 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80032e2:	683b      	ldr	r3, [r7, #0]
 80032e4:	9300      	str	r3, [sp, #0]
 80032e6:	697b      	ldr	r3, [r7, #20]
 80032e8:	2200      	movs	r2, #0
 80032ea:	2180      	movs	r1, #128	; 0x80
 80032ec:	68f8      	ldr	r0, [r7, #12]
 80032ee:	f000 f840 	bl	8003372 <UART_WaitOnFlagUntilTimeout>
 80032f2:	4603      	mov	r3, r0
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d001      	beq.n	80032fc <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80032f8:	2303      	movs	r3, #3
 80032fa:	e036      	b.n	800336a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80032fc:	69fb      	ldr	r3, [r7, #28]
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d10b      	bne.n	800331a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003302:	69bb      	ldr	r3, [r7, #24]
 8003304:	881b      	ldrh	r3, [r3, #0]
 8003306:	461a      	mov	r2, r3
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003310:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003312:	69bb      	ldr	r3, [r7, #24]
 8003314:	3302      	adds	r3, #2
 8003316:	61bb      	str	r3, [r7, #24]
 8003318:	e007      	b.n	800332a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800331a:	69fb      	ldr	r3, [r7, #28]
 800331c:	781a      	ldrb	r2, [r3, #0]
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003324:	69fb      	ldr	r3, [r7, #28]
 8003326:	3301      	adds	r3, #1
 8003328:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800332e:	b29b      	uxth	r3, r3
 8003330:	3b01      	subs	r3, #1
 8003332:	b29a      	uxth	r2, r3
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800333c:	b29b      	uxth	r3, r3
 800333e:	2b00      	cmp	r3, #0
 8003340:	d1cf      	bne.n	80032e2 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003342:	683b      	ldr	r3, [r7, #0]
 8003344:	9300      	str	r3, [sp, #0]
 8003346:	697b      	ldr	r3, [r7, #20]
 8003348:	2200      	movs	r2, #0
 800334a:	2140      	movs	r1, #64	; 0x40
 800334c:	68f8      	ldr	r0, [r7, #12]
 800334e:	f000 f810 	bl	8003372 <UART_WaitOnFlagUntilTimeout>
 8003352:	4603      	mov	r3, r0
 8003354:	2b00      	cmp	r3, #0
 8003356:	d001      	beq.n	800335c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8003358:	2303      	movs	r3, #3
 800335a:	e006      	b.n	800336a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	2220      	movs	r2, #32
 8003360:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8003364:	2300      	movs	r3, #0
 8003366:	e000      	b.n	800336a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8003368:	2302      	movs	r3, #2
  }
}
 800336a:	4618      	mov	r0, r3
 800336c:	3720      	adds	r7, #32
 800336e:	46bd      	mov	sp, r7
 8003370:	bd80      	pop	{r7, pc}

08003372 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003372:	b580      	push	{r7, lr}
 8003374:	b090      	sub	sp, #64	; 0x40
 8003376:	af00      	add	r7, sp, #0
 8003378:	60f8      	str	r0, [r7, #12]
 800337a:	60b9      	str	r1, [r7, #8]
 800337c:	603b      	str	r3, [r7, #0]
 800337e:	4613      	mov	r3, r2
 8003380:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003382:	e050      	b.n	8003426 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003384:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003386:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800338a:	d04c      	beq.n	8003426 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800338c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800338e:	2b00      	cmp	r3, #0
 8003390:	d007      	beq.n	80033a2 <UART_WaitOnFlagUntilTimeout+0x30>
 8003392:	f7fd fe61 	bl	8001058 <HAL_GetTick>
 8003396:	4602      	mov	r2, r0
 8003398:	683b      	ldr	r3, [r7, #0]
 800339a:	1ad3      	subs	r3, r2, r3
 800339c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800339e:	429a      	cmp	r2, r3
 80033a0:	d241      	bcs.n	8003426 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	330c      	adds	r3, #12
 80033a8:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80033aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80033ac:	e853 3f00 	ldrex	r3, [r3]
 80033b0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80033b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033b4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80033b8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	330c      	adds	r3, #12
 80033c0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80033c2:	637a      	str	r2, [r7, #52]	; 0x34
 80033c4:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80033c6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80033c8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80033ca:	e841 2300 	strex	r3, r2, [r1]
 80033ce:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80033d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d1e5      	bne.n	80033a2 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	3314      	adds	r3, #20
 80033dc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80033de:	697b      	ldr	r3, [r7, #20]
 80033e0:	e853 3f00 	ldrex	r3, [r3]
 80033e4:	613b      	str	r3, [r7, #16]
   return(result);
 80033e6:	693b      	ldr	r3, [r7, #16]
 80033e8:	f023 0301 	bic.w	r3, r3, #1
 80033ec:	63bb      	str	r3, [r7, #56]	; 0x38
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	3314      	adds	r3, #20
 80033f4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80033f6:	623a      	str	r2, [r7, #32]
 80033f8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80033fa:	69f9      	ldr	r1, [r7, #28]
 80033fc:	6a3a      	ldr	r2, [r7, #32]
 80033fe:	e841 2300 	strex	r3, r2, [r1]
 8003402:	61bb      	str	r3, [r7, #24]
   return(result);
 8003404:	69bb      	ldr	r3, [r7, #24]
 8003406:	2b00      	cmp	r3, #0
 8003408:	d1e5      	bne.n	80033d6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	2220      	movs	r2, #32
 800340e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	2220      	movs	r2, #32
 8003416:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	2200      	movs	r2, #0
 800341e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8003422:	2303      	movs	r3, #3
 8003424:	e00f      	b.n	8003446 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	681a      	ldr	r2, [r3, #0]
 800342c:	68bb      	ldr	r3, [r7, #8]
 800342e:	4013      	ands	r3, r2
 8003430:	68ba      	ldr	r2, [r7, #8]
 8003432:	429a      	cmp	r2, r3
 8003434:	bf0c      	ite	eq
 8003436:	2301      	moveq	r3, #1
 8003438:	2300      	movne	r3, #0
 800343a:	b2db      	uxtb	r3, r3
 800343c:	461a      	mov	r2, r3
 800343e:	79fb      	ldrb	r3, [r7, #7]
 8003440:	429a      	cmp	r2, r3
 8003442:	d09f      	beq.n	8003384 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003444:	2300      	movs	r3, #0
}
 8003446:	4618      	mov	r0, r3
 8003448:	3740      	adds	r7, #64	; 0x40
 800344a:	46bd      	mov	sp, r7
 800344c:	bd80      	pop	{r7, pc}
	...

08003450 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003450:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003454:	b0c0      	sub	sp, #256	; 0x100
 8003456:	af00      	add	r7, sp, #0
 8003458:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800345c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	691b      	ldr	r3, [r3, #16]
 8003464:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8003468:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800346c:	68d9      	ldr	r1, [r3, #12]
 800346e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003472:	681a      	ldr	r2, [r3, #0]
 8003474:	ea40 0301 	orr.w	r3, r0, r1
 8003478:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800347a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800347e:	689a      	ldr	r2, [r3, #8]
 8003480:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003484:	691b      	ldr	r3, [r3, #16]
 8003486:	431a      	orrs	r2, r3
 8003488:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800348c:	695b      	ldr	r3, [r3, #20]
 800348e:	431a      	orrs	r2, r3
 8003490:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003494:	69db      	ldr	r3, [r3, #28]
 8003496:	4313      	orrs	r3, r2
 8003498:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800349c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	68db      	ldr	r3, [r3, #12]
 80034a4:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80034a8:	f021 010c 	bic.w	r1, r1, #12
 80034ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80034b0:	681a      	ldr	r2, [r3, #0]
 80034b2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80034b6:	430b      	orrs	r3, r1
 80034b8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80034ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	695b      	ldr	r3, [r3, #20]
 80034c2:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80034c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80034ca:	6999      	ldr	r1, [r3, #24]
 80034cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80034d0:	681a      	ldr	r2, [r3, #0]
 80034d2:	ea40 0301 	orr.w	r3, r0, r1
 80034d6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80034d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80034dc:	681a      	ldr	r2, [r3, #0]
 80034de:	4b8f      	ldr	r3, [pc, #572]	; (800371c <UART_SetConfig+0x2cc>)
 80034e0:	429a      	cmp	r2, r3
 80034e2:	d005      	beq.n	80034f0 <UART_SetConfig+0xa0>
 80034e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80034e8:	681a      	ldr	r2, [r3, #0]
 80034ea:	4b8d      	ldr	r3, [pc, #564]	; (8003720 <UART_SetConfig+0x2d0>)
 80034ec:	429a      	cmp	r2, r3
 80034ee:	d104      	bne.n	80034fa <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80034f0:	f7ff fe4c 	bl	800318c <HAL_RCC_GetPCLK2Freq>
 80034f4:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80034f8:	e003      	b.n	8003502 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80034fa:	f7ff fe33 	bl	8003164 <HAL_RCC_GetPCLK1Freq>
 80034fe:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003502:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003506:	69db      	ldr	r3, [r3, #28]
 8003508:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800350c:	f040 810c 	bne.w	8003728 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003510:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003514:	2200      	movs	r2, #0
 8003516:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800351a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800351e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8003522:	4622      	mov	r2, r4
 8003524:	462b      	mov	r3, r5
 8003526:	1891      	adds	r1, r2, r2
 8003528:	65b9      	str	r1, [r7, #88]	; 0x58
 800352a:	415b      	adcs	r3, r3
 800352c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800352e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8003532:	4621      	mov	r1, r4
 8003534:	eb12 0801 	adds.w	r8, r2, r1
 8003538:	4629      	mov	r1, r5
 800353a:	eb43 0901 	adc.w	r9, r3, r1
 800353e:	f04f 0200 	mov.w	r2, #0
 8003542:	f04f 0300 	mov.w	r3, #0
 8003546:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800354a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800354e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003552:	4690      	mov	r8, r2
 8003554:	4699      	mov	r9, r3
 8003556:	4623      	mov	r3, r4
 8003558:	eb18 0303 	adds.w	r3, r8, r3
 800355c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8003560:	462b      	mov	r3, r5
 8003562:	eb49 0303 	adc.w	r3, r9, r3
 8003566:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800356a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800356e:	685b      	ldr	r3, [r3, #4]
 8003570:	2200      	movs	r2, #0
 8003572:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8003576:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800357a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800357e:	460b      	mov	r3, r1
 8003580:	18db      	adds	r3, r3, r3
 8003582:	653b      	str	r3, [r7, #80]	; 0x50
 8003584:	4613      	mov	r3, r2
 8003586:	eb42 0303 	adc.w	r3, r2, r3
 800358a:	657b      	str	r3, [r7, #84]	; 0x54
 800358c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8003590:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8003594:	f7fc fe6c 	bl	8000270 <__aeabi_uldivmod>
 8003598:	4602      	mov	r2, r0
 800359a:	460b      	mov	r3, r1
 800359c:	4b61      	ldr	r3, [pc, #388]	; (8003724 <UART_SetConfig+0x2d4>)
 800359e:	fba3 2302 	umull	r2, r3, r3, r2
 80035a2:	095b      	lsrs	r3, r3, #5
 80035a4:	011c      	lsls	r4, r3, #4
 80035a6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80035aa:	2200      	movs	r2, #0
 80035ac:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80035b0:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80035b4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80035b8:	4642      	mov	r2, r8
 80035ba:	464b      	mov	r3, r9
 80035bc:	1891      	adds	r1, r2, r2
 80035be:	64b9      	str	r1, [r7, #72]	; 0x48
 80035c0:	415b      	adcs	r3, r3
 80035c2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80035c4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80035c8:	4641      	mov	r1, r8
 80035ca:	eb12 0a01 	adds.w	sl, r2, r1
 80035ce:	4649      	mov	r1, r9
 80035d0:	eb43 0b01 	adc.w	fp, r3, r1
 80035d4:	f04f 0200 	mov.w	r2, #0
 80035d8:	f04f 0300 	mov.w	r3, #0
 80035dc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80035e0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80035e4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80035e8:	4692      	mov	sl, r2
 80035ea:	469b      	mov	fp, r3
 80035ec:	4643      	mov	r3, r8
 80035ee:	eb1a 0303 	adds.w	r3, sl, r3
 80035f2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80035f6:	464b      	mov	r3, r9
 80035f8:	eb4b 0303 	adc.w	r3, fp, r3
 80035fc:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8003600:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003604:	685b      	ldr	r3, [r3, #4]
 8003606:	2200      	movs	r2, #0
 8003608:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800360c:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8003610:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8003614:	460b      	mov	r3, r1
 8003616:	18db      	adds	r3, r3, r3
 8003618:	643b      	str	r3, [r7, #64]	; 0x40
 800361a:	4613      	mov	r3, r2
 800361c:	eb42 0303 	adc.w	r3, r2, r3
 8003620:	647b      	str	r3, [r7, #68]	; 0x44
 8003622:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8003626:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800362a:	f7fc fe21 	bl	8000270 <__aeabi_uldivmod>
 800362e:	4602      	mov	r2, r0
 8003630:	460b      	mov	r3, r1
 8003632:	4611      	mov	r1, r2
 8003634:	4b3b      	ldr	r3, [pc, #236]	; (8003724 <UART_SetConfig+0x2d4>)
 8003636:	fba3 2301 	umull	r2, r3, r3, r1
 800363a:	095b      	lsrs	r3, r3, #5
 800363c:	2264      	movs	r2, #100	; 0x64
 800363e:	fb02 f303 	mul.w	r3, r2, r3
 8003642:	1acb      	subs	r3, r1, r3
 8003644:	00db      	lsls	r3, r3, #3
 8003646:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800364a:	4b36      	ldr	r3, [pc, #216]	; (8003724 <UART_SetConfig+0x2d4>)
 800364c:	fba3 2302 	umull	r2, r3, r3, r2
 8003650:	095b      	lsrs	r3, r3, #5
 8003652:	005b      	lsls	r3, r3, #1
 8003654:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003658:	441c      	add	r4, r3
 800365a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800365e:	2200      	movs	r2, #0
 8003660:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003664:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8003668:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800366c:	4642      	mov	r2, r8
 800366e:	464b      	mov	r3, r9
 8003670:	1891      	adds	r1, r2, r2
 8003672:	63b9      	str	r1, [r7, #56]	; 0x38
 8003674:	415b      	adcs	r3, r3
 8003676:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003678:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800367c:	4641      	mov	r1, r8
 800367e:	1851      	adds	r1, r2, r1
 8003680:	6339      	str	r1, [r7, #48]	; 0x30
 8003682:	4649      	mov	r1, r9
 8003684:	414b      	adcs	r3, r1
 8003686:	637b      	str	r3, [r7, #52]	; 0x34
 8003688:	f04f 0200 	mov.w	r2, #0
 800368c:	f04f 0300 	mov.w	r3, #0
 8003690:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8003694:	4659      	mov	r1, fp
 8003696:	00cb      	lsls	r3, r1, #3
 8003698:	4651      	mov	r1, sl
 800369a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800369e:	4651      	mov	r1, sl
 80036a0:	00ca      	lsls	r2, r1, #3
 80036a2:	4610      	mov	r0, r2
 80036a4:	4619      	mov	r1, r3
 80036a6:	4603      	mov	r3, r0
 80036a8:	4642      	mov	r2, r8
 80036aa:	189b      	adds	r3, r3, r2
 80036ac:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80036b0:	464b      	mov	r3, r9
 80036b2:	460a      	mov	r2, r1
 80036b4:	eb42 0303 	adc.w	r3, r2, r3
 80036b8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80036bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80036c0:	685b      	ldr	r3, [r3, #4]
 80036c2:	2200      	movs	r2, #0
 80036c4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80036c8:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80036cc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80036d0:	460b      	mov	r3, r1
 80036d2:	18db      	adds	r3, r3, r3
 80036d4:	62bb      	str	r3, [r7, #40]	; 0x28
 80036d6:	4613      	mov	r3, r2
 80036d8:	eb42 0303 	adc.w	r3, r2, r3
 80036dc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80036de:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80036e2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80036e6:	f7fc fdc3 	bl	8000270 <__aeabi_uldivmod>
 80036ea:	4602      	mov	r2, r0
 80036ec:	460b      	mov	r3, r1
 80036ee:	4b0d      	ldr	r3, [pc, #52]	; (8003724 <UART_SetConfig+0x2d4>)
 80036f0:	fba3 1302 	umull	r1, r3, r3, r2
 80036f4:	095b      	lsrs	r3, r3, #5
 80036f6:	2164      	movs	r1, #100	; 0x64
 80036f8:	fb01 f303 	mul.w	r3, r1, r3
 80036fc:	1ad3      	subs	r3, r2, r3
 80036fe:	00db      	lsls	r3, r3, #3
 8003700:	3332      	adds	r3, #50	; 0x32
 8003702:	4a08      	ldr	r2, [pc, #32]	; (8003724 <UART_SetConfig+0x2d4>)
 8003704:	fba2 2303 	umull	r2, r3, r2, r3
 8003708:	095b      	lsrs	r3, r3, #5
 800370a:	f003 0207 	and.w	r2, r3, #7
 800370e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	4422      	add	r2, r4
 8003716:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003718:	e106      	b.n	8003928 <UART_SetConfig+0x4d8>
 800371a:	bf00      	nop
 800371c:	40011000 	.word	0x40011000
 8003720:	40011400 	.word	0x40011400
 8003724:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003728:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800372c:	2200      	movs	r2, #0
 800372e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8003732:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8003736:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800373a:	4642      	mov	r2, r8
 800373c:	464b      	mov	r3, r9
 800373e:	1891      	adds	r1, r2, r2
 8003740:	6239      	str	r1, [r7, #32]
 8003742:	415b      	adcs	r3, r3
 8003744:	627b      	str	r3, [r7, #36]	; 0x24
 8003746:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800374a:	4641      	mov	r1, r8
 800374c:	1854      	adds	r4, r2, r1
 800374e:	4649      	mov	r1, r9
 8003750:	eb43 0501 	adc.w	r5, r3, r1
 8003754:	f04f 0200 	mov.w	r2, #0
 8003758:	f04f 0300 	mov.w	r3, #0
 800375c:	00eb      	lsls	r3, r5, #3
 800375e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003762:	00e2      	lsls	r2, r4, #3
 8003764:	4614      	mov	r4, r2
 8003766:	461d      	mov	r5, r3
 8003768:	4643      	mov	r3, r8
 800376a:	18e3      	adds	r3, r4, r3
 800376c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8003770:	464b      	mov	r3, r9
 8003772:	eb45 0303 	adc.w	r3, r5, r3
 8003776:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800377a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800377e:	685b      	ldr	r3, [r3, #4]
 8003780:	2200      	movs	r2, #0
 8003782:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8003786:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800378a:	f04f 0200 	mov.w	r2, #0
 800378e:	f04f 0300 	mov.w	r3, #0
 8003792:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8003796:	4629      	mov	r1, r5
 8003798:	008b      	lsls	r3, r1, #2
 800379a:	4621      	mov	r1, r4
 800379c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80037a0:	4621      	mov	r1, r4
 80037a2:	008a      	lsls	r2, r1, #2
 80037a4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80037a8:	f7fc fd62 	bl	8000270 <__aeabi_uldivmod>
 80037ac:	4602      	mov	r2, r0
 80037ae:	460b      	mov	r3, r1
 80037b0:	4b60      	ldr	r3, [pc, #384]	; (8003934 <UART_SetConfig+0x4e4>)
 80037b2:	fba3 2302 	umull	r2, r3, r3, r2
 80037b6:	095b      	lsrs	r3, r3, #5
 80037b8:	011c      	lsls	r4, r3, #4
 80037ba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80037be:	2200      	movs	r2, #0
 80037c0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80037c4:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80037c8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80037cc:	4642      	mov	r2, r8
 80037ce:	464b      	mov	r3, r9
 80037d0:	1891      	adds	r1, r2, r2
 80037d2:	61b9      	str	r1, [r7, #24]
 80037d4:	415b      	adcs	r3, r3
 80037d6:	61fb      	str	r3, [r7, #28]
 80037d8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80037dc:	4641      	mov	r1, r8
 80037de:	1851      	adds	r1, r2, r1
 80037e0:	6139      	str	r1, [r7, #16]
 80037e2:	4649      	mov	r1, r9
 80037e4:	414b      	adcs	r3, r1
 80037e6:	617b      	str	r3, [r7, #20]
 80037e8:	f04f 0200 	mov.w	r2, #0
 80037ec:	f04f 0300 	mov.w	r3, #0
 80037f0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80037f4:	4659      	mov	r1, fp
 80037f6:	00cb      	lsls	r3, r1, #3
 80037f8:	4651      	mov	r1, sl
 80037fa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80037fe:	4651      	mov	r1, sl
 8003800:	00ca      	lsls	r2, r1, #3
 8003802:	4610      	mov	r0, r2
 8003804:	4619      	mov	r1, r3
 8003806:	4603      	mov	r3, r0
 8003808:	4642      	mov	r2, r8
 800380a:	189b      	adds	r3, r3, r2
 800380c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8003810:	464b      	mov	r3, r9
 8003812:	460a      	mov	r2, r1
 8003814:	eb42 0303 	adc.w	r3, r2, r3
 8003818:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800381c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003820:	685b      	ldr	r3, [r3, #4]
 8003822:	2200      	movs	r2, #0
 8003824:	67bb      	str	r3, [r7, #120]	; 0x78
 8003826:	67fa      	str	r2, [r7, #124]	; 0x7c
 8003828:	f04f 0200 	mov.w	r2, #0
 800382c:	f04f 0300 	mov.w	r3, #0
 8003830:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8003834:	4649      	mov	r1, r9
 8003836:	008b      	lsls	r3, r1, #2
 8003838:	4641      	mov	r1, r8
 800383a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800383e:	4641      	mov	r1, r8
 8003840:	008a      	lsls	r2, r1, #2
 8003842:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8003846:	f7fc fd13 	bl	8000270 <__aeabi_uldivmod>
 800384a:	4602      	mov	r2, r0
 800384c:	460b      	mov	r3, r1
 800384e:	4611      	mov	r1, r2
 8003850:	4b38      	ldr	r3, [pc, #224]	; (8003934 <UART_SetConfig+0x4e4>)
 8003852:	fba3 2301 	umull	r2, r3, r3, r1
 8003856:	095b      	lsrs	r3, r3, #5
 8003858:	2264      	movs	r2, #100	; 0x64
 800385a:	fb02 f303 	mul.w	r3, r2, r3
 800385e:	1acb      	subs	r3, r1, r3
 8003860:	011b      	lsls	r3, r3, #4
 8003862:	3332      	adds	r3, #50	; 0x32
 8003864:	4a33      	ldr	r2, [pc, #204]	; (8003934 <UART_SetConfig+0x4e4>)
 8003866:	fba2 2303 	umull	r2, r3, r2, r3
 800386a:	095b      	lsrs	r3, r3, #5
 800386c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003870:	441c      	add	r4, r3
 8003872:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003876:	2200      	movs	r2, #0
 8003878:	673b      	str	r3, [r7, #112]	; 0x70
 800387a:	677a      	str	r2, [r7, #116]	; 0x74
 800387c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8003880:	4642      	mov	r2, r8
 8003882:	464b      	mov	r3, r9
 8003884:	1891      	adds	r1, r2, r2
 8003886:	60b9      	str	r1, [r7, #8]
 8003888:	415b      	adcs	r3, r3
 800388a:	60fb      	str	r3, [r7, #12]
 800388c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003890:	4641      	mov	r1, r8
 8003892:	1851      	adds	r1, r2, r1
 8003894:	6039      	str	r1, [r7, #0]
 8003896:	4649      	mov	r1, r9
 8003898:	414b      	adcs	r3, r1
 800389a:	607b      	str	r3, [r7, #4]
 800389c:	f04f 0200 	mov.w	r2, #0
 80038a0:	f04f 0300 	mov.w	r3, #0
 80038a4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80038a8:	4659      	mov	r1, fp
 80038aa:	00cb      	lsls	r3, r1, #3
 80038ac:	4651      	mov	r1, sl
 80038ae:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80038b2:	4651      	mov	r1, sl
 80038b4:	00ca      	lsls	r2, r1, #3
 80038b6:	4610      	mov	r0, r2
 80038b8:	4619      	mov	r1, r3
 80038ba:	4603      	mov	r3, r0
 80038bc:	4642      	mov	r2, r8
 80038be:	189b      	adds	r3, r3, r2
 80038c0:	66bb      	str	r3, [r7, #104]	; 0x68
 80038c2:	464b      	mov	r3, r9
 80038c4:	460a      	mov	r2, r1
 80038c6:	eb42 0303 	adc.w	r3, r2, r3
 80038ca:	66fb      	str	r3, [r7, #108]	; 0x6c
 80038cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80038d0:	685b      	ldr	r3, [r3, #4]
 80038d2:	2200      	movs	r2, #0
 80038d4:	663b      	str	r3, [r7, #96]	; 0x60
 80038d6:	667a      	str	r2, [r7, #100]	; 0x64
 80038d8:	f04f 0200 	mov.w	r2, #0
 80038dc:	f04f 0300 	mov.w	r3, #0
 80038e0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80038e4:	4649      	mov	r1, r9
 80038e6:	008b      	lsls	r3, r1, #2
 80038e8:	4641      	mov	r1, r8
 80038ea:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80038ee:	4641      	mov	r1, r8
 80038f0:	008a      	lsls	r2, r1, #2
 80038f2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80038f6:	f7fc fcbb 	bl	8000270 <__aeabi_uldivmod>
 80038fa:	4602      	mov	r2, r0
 80038fc:	460b      	mov	r3, r1
 80038fe:	4b0d      	ldr	r3, [pc, #52]	; (8003934 <UART_SetConfig+0x4e4>)
 8003900:	fba3 1302 	umull	r1, r3, r3, r2
 8003904:	095b      	lsrs	r3, r3, #5
 8003906:	2164      	movs	r1, #100	; 0x64
 8003908:	fb01 f303 	mul.w	r3, r1, r3
 800390c:	1ad3      	subs	r3, r2, r3
 800390e:	011b      	lsls	r3, r3, #4
 8003910:	3332      	adds	r3, #50	; 0x32
 8003912:	4a08      	ldr	r2, [pc, #32]	; (8003934 <UART_SetConfig+0x4e4>)
 8003914:	fba2 2303 	umull	r2, r3, r2, r3
 8003918:	095b      	lsrs	r3, r3, #5
 800391a:	f003 020f 	and.w	r2, r3, #15
 800391e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	4422      	add	r2, r4
 8003926:	609a      	str	r2, [r3, #8]
}
 8003928:	bf00      	nop
 800392a:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800392e:	46bd      	mov	sp, r7
 8003930:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003934:	51eb851f 	.word	0x51eb851f

08003938 <m24cxx_init>:

#include "m24cxx.h"

/* Public functions */

M24CXX_StatusTypeDef m24cxx_init(M24CXX_HandleTypeDef *m24cxx, I2C_HandleTypeDef *i2c, uint8_t i2c_address) {
 8003938:	b580      	push	{r7, lr}
 800393a:	b084      	sub	sp, #16
 800393c:	af00      	add	r7, sp, #0
 800393e:	60f8      	str	r0, [r7, #12]
 8003940:	60b9      	str	r1, [r7, #8]
 8003942:	4613      	mov	r3, r2
 8003944:	71fb      	strb	r3, [r7, #7]

    M24CXXDBG("M24CXX Init type = %s size = %d ", M24CXX_TYPE, M24CXX_SIZE);
 8003946:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800394a:	490d      	ldr	r1, [pc, #52]	; (8003980 <m24cxx_init+0x48>)
 800394c:	480d      	ldr	r0, [pc, #52]	; (8003984 <m24cxx_init+0x4c>)
 800394e:	f000 fa91 	bl	8003e74 <iprintf>
 8003952:	200a      	movs	r0, #10
 8003954:	f000 faa0 	bl	8003e98 <putchar>

    m24cxx->i2c = i2c;
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	68ba      	ldr	r2, [r7, #8]
 800395c:	601a      	str	r2, [r3, #0]
    m24cxx->i2c_address = i2c_address;
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	79fa      	ldrb	r2, [r7, #7]
 8003962:	711a      	strb	r2, [r3, #4]

#if (_EEPROM_USE_WP_PIN==1)
  HAL_GPIO_WritePin(_EEPROM_WP_GPIO,_EEPROM_WP_PIN,GPIO_PIN_SET);
#endif

    if (m24cxx_isconnected(m24cxx) != M24CXX_Ok)
 8003964:	68f8      	ldr	r0, [r7, #12]
 8003966:	f000 f80f 	bl	8003988 <m24cxx_isconnected>
 800396a:	4603      	mov	r3, r0
 800396c:	2b00      	cmp	r3, #0
 800396e:	d001      	beq.n	8003974 <m24cxx_init+0x3c>
        return M24CXX_Err;
 8003970:	2301      	movs	r3, #1
 8003972:	e000      	b.n	8003976 <m24cxx_init+0x3e>

    return M24CXX_Ok;
 8003974:	2300      	movs	r3, #0
}
 8003976:	4618      	mov	r0, r3
 8003978:	3710      	adds	r7, #16
 800397a:	46bd      	mov	sp, r7
 800397c:	bd80      	pop	{r7, pc}
 800397e:	bf00      	nop
 8003980:	08004c70 	.word	0x08004c70
 8003984:	08004c78 	.word	0x08004c78

08003988 <m24cxx_isconnected>:

M24CXX_StatusTypeDef m24cxx_isconnected(M24CXX_HandleTypeDef *m24cxx) {
 8003988:	b580      	push	{r7, lr}
 800398a:	b082      	sub	sp, #8
 800398c:	af00      	add	r7, sp, #0
 800398e:	6078      	str	r0, [r7, #4]

    if (HAL_I2C_IsDeviceReady(m24cxx->i2c, m24cxx->i2c_address << 1, 2, HAL_MAX_DELAY) != HAL_OK) {
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	6818      	ldr	r0, [r3, #0]
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	791b      	ldrb	r3, [r3, #4]
 8003998:	b29b      	uxth	r3, r3
 800399a:	005b      	lsls	r3, r3, #1
 800399c:	b299      	uxth	r1, r3
 800399e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80039a2:	2202      	movs	r2, #2
 80039a4:	f7fe fae6 	bl	8001f74 <HAL_I2C_IsDeviceReady>
 80039a8:	4603      	mov	r3, r0
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d001      	beq.n	80039b2 <m24cxx_isconnected+0x2a>
        return M24CXX_Err;
 80039ae:	2301      	movs	r3, #1
 80039b0:	e000      	b.n	80039b4 <m24cxx_isconnected+0x2c>
    }

    return M24CXX_Ok;
 80039b2:	2300      	movs	r3, #0
}
 80039b4:	4618      	mov	r0, r3
 80039b6:	3708      	adds	r7, #8
 80039b8:	46bd      	mov	sp, r7
 80039ba:	bd80      	pop	{r7, pc}

080039bc <m24cxx_wait>:

M24CXX_StatusTypeDef m24cxx_wait(M24CXX_HandleTypeDef *m24cxx) {
 80039bc:	b580      	push	{r7, lr}
 80039be:	b084      	sub	sp, #16
 80039c0:	af00      	add	r7, sp, #0
 80039c2:	6078      	str	r0, [r7, #4]
    uint32_t start_time = HAL_GetTick();
 80039c4:	f7fd fb48 	bl	8001058 <HAL_GetTick>
 80039c8:	60f8      	str	r0, [r7, #12]
    while (m24cxx_isconnected(m24cxx) != M24CXX_Ok) {
 80039ca:	e008      	b.n	80039de <m24cxx_wait+0x22>
        if (HAL_GetTick() - start_time >= M24CXX_WRITE_TIMEOUT)
 80039cc:	f7fd fb44 	bl	8001058 <HAL_GetTick>
 80039d0:	4602      	mov	r2, r0
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	1ad3      	subs	r3, r2, r3
 80039d6:	2b63      	cmp	r3, #99	; 0x63
 80039d8:	d901      	bls.n	80039de <m24cxx_wait+0x22>
            return M24CXX_Err;
 80039da:	2301      	movs	r3, #1
 80039dc:	e006      	b.n	80039ec <m24cxx_wait+0x30>
    while (m24cxx_isconnected(m24cxx) != M24CXX_Ok) {
 80039de:	6878      	ldr	r0, [r7, #4]
 80039e0:	f7ff ffd2 	bl	8003988 <m24cxx_isconnected>
 80039e4:	4603      	mov	r3, r0
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d1f0      	bne.n	80039cc <m24cxx_wait+0x10>
    }
    return M24CXX_Ok;
 80039ea:	2300      	movs	r3, #0
}
 80039ec:	4618      	mov	r0, r3
 80039ee:	3710      	adds	r7, #16
 80039f0:	46bd      	mov	sp, r7
 80039f2:	bd80      	pop	{r7, pc}

080039f4 <m24cxx_read>:

M24CXX_StatusTypeDef m24cxx_read(M24CXX_HandleTypeDef *m24cxx, uint32_t address, uint8_t *data, uint32_t len) {
 80039f4:	b5b0      	push	{r4, r5, r7, lr}
 80039f6:	b090      	sub	sp, #64	; 0x40
 80039f8:	af04      	add	r7, sp, #16
 80039fa:	60f8      	str	r0, [r7, #12]
 80039fc:	60b9      	str	r1, [r7, #8]
 80039fe:	607a      	str	r2, [r7, #4]
 8003a00:	603b      	str	r3, [r7, #0]

    M24CXXDBG("M24CXX read - address = 0x%04lx len = 0x%04lx", address, len);
 8003a02:	683a      	ldr	r2, [r7, #0]
 8003a04:	68b9      	ldr	r1, [r7, #8]
 8003a06:	4843      	ldr	r0, [pc, #268]	; (8003b14 <m24cxx_read+0x120>)
 8003a08:	f000 fa34 	bl	8003e74 <iprintf>
 8003a0c:	200a      	movs	r0, #10
 8003a0e:	f000 fa43 	bl	8003e98 <putchar>

    uint32_t page_start = address / M24CXX_READ_PAGE_SIZE;
 8003a12:	68bb      	ldr	r3, [r7, #8]
 8003a14:	0a1b      	lsrs	r3, r3, #8
 8003a16:	627b      	str	r3, [r7, #36]	; 0x24
    uint32_t page_end = ((address + len - 1) / M24CXX_READ_PAGE_SIZE);
 8003a18:	68ba      	ldr	r2, [r7, #8]
 8003a1a:	683b      	ldr	r3, [r7, #0]
 8003a1c:	4413      	add	r3, r2
 8003a1e:	3b01      	subs	r3, #1
 8003a20:	0a1b      	lsrs	r3, r3, #8
 8003a22:	623b      	str	r3, [r7, #32]
    uint32_t data_offset = 0;
 8003a24:	2300      	movs	r3, #0
 8003a26:	62fb      	str	r3, [r7, #44]	; 0x2c

    M24CXXDBG("Reading %lu pages from %lu to %lu", 1 + page_end - page_start, page_start, page_end);
 8003a28:	6a3a      	ldr	r2, [r7, #32]
 8003a2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a2c:	1ad3      	subs	r3, r2, r3
 8003a2e:	1c59      	adds	r1, r3, #1
 8003a30:	6a3b      	ldr	r3, [r7, #32]
 8003a32:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003a34:	4838      	ldr	r0, [pc, #224]	; (8003b18 <m24cxx_read+0x124>)
 8003a36:	f000 fa1d 	bl	8003e74 <iprintf>
 8003a3a:	200a      	movs	r0, #10
 8003a3c:	f000 fa2c 	bl	8003e98 <putchar>

    for (uint32_t page = page_start; page <= page_end; ++page) {
 8003a40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a42:	62bb      	str	r3, [r7, #40]	; 0x28
 8003a44:	e05d      	b.n	8003b02 <m24cxx_read+0x10e>

        uint32_t i2c_address, start_address, read_len;

        start_address = page == page_start ? address : page * M24CXX_READ_PAGE_SIZE;
 8003a46:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003a48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a4a:	429a      	cmp	r2, r3
 8003a4c:	d002      	beq.n	8003a54 <m24cxx_read+0x60>
 8003a4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a50:	021b      	lsls	r3, r3, #8
 8003a52:	e000      	b.n	8003a56 <m24cxx_read+0x62>
 8003a54:	68bb      	ldr	r3, [r7, #8]
 8003a56:	61fb      	str	r3, [r7, #28]
        read_len = page == page_end ? len - data_offset : (page == page_start ? ((page + 1) * M24CXX_READ_PAGE_SIZE) - start_address : M24CXX_READ_PAGE_SIZE);
 8003a58:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003a5a:	6a3b      	ldr	r3, [r7, #32]
 8003a5c:	429a      	cmp	r2, r3
 8003a5e:	d103      	bne.n	8003a68 <m24cxx_read+0x74>
 8003a60:	683a      	ldr	r2, [r7, #0]
 8003a62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a64:	1ad3      	subs	r3, r2, r3
 8003a66:	e00b      	b.n	8003a80 <m24cxx_read+0x8c>
 8003a68:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003a6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a6c:	429a      	cmp	r2, r3
 8003a6e:	d105      	bne.n	8003a7c <m24cxx_read+0x88>
 8003a70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a72:	3301      	adds	r3, #1
 8003a74:	021a      	lsls	r2, r3, #8
 8003a76:	69fb      	ldr	r3, [r7, #28]
 8003a78:	1ad3      	subs	r3, r2, r3
 8003a7a:	e001      	b.n	8003a80 <m24cxx_read+0x8c>
 8003a7c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003a80:	61bb      	str	r3, [r7, #24]
        i2c_address = m24cxx->i2c_address + (start_address >> M24CXX_ADDRESS_BITS);
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	791b      	ldrb	r3, [r3, #4]
 8003a86:	461a      	mov	r2, r3
 8003a88:	69fb      	ldr	r3, [r7, #28]
 8003a8a:	0c1b      	lsrs	r3, r3, #16
 8003a8c:	4413      	add	r3, r2
 8003a8e:	617b      	str	r3, [r7, #20]

        M24CXXDBG("Reading page %lu, i2c address = 0x%02lx start = 0x%04lx len = 0x%04lx offset = 0x%04lx", page, i2c_address, start_address & M24CXX_ADDRESS_MASK, read_len, data_offset);
 8003a90:	69fb      	ldr	r3, [r7, #28]
 8003a92:	b29a      	uxth	r2, r3
 8003a94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a96:	9301      	str	r3, [sp, #4]
 8003a98:	69bb      	ldr	r3, [r7, #24]
 8003a9a:	9300      	str	r3, [sp, #0]
 8003a9c:	4613      	mov	r3, r2
 8003a9e:	697a      	ldr	r2, [r7, #20]
 8003aa0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003aa2:	481e      	ldr	r0, [pc, #120]	; (8003b1c <m24cxx_read+0x128>)
 8003aa4:	f000 f9e6 	bl	8003e74 <iprintf>
 8003aa8:	200a      	movs	r0, #10
 8003aaa:	f000 f9f5 	bl	8003e98 <putchar>

        HAL_StatusTypeDef result = HAL_I2C_Mem_Read(m24cxx->i2c, i2c_address << 1, start_address & M24CXX_ADDRESS_MASK, M24CXX_ADDRESS_SIZE, data + data_offset, read_len, HAL_MAX_DELAY);
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	6818      	ldr	r0, [r3, #0]
 8003ab2:	697b      	ldr	r3, [r7, #20]
 8003ab4:	b29b      	uxth	r3, r3
 8003ab6:	005b      	lsls	r3, r3, #1
 8003ab8:	b299      	uxth	r1, r3
 8003aba:	69fb      	ldr	r3, [r7, #28]
 8003abc:	b29c      	uxth	r4, r3
 8003abe:	687a      	ldr	r2, [r7, #4]
 8003ac0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ac2:	4413      	add	r3, r2
 8003ac4:	69ba      	ldr	r2, [r7, #24]
 8003ac6:	b292      	uxth	r2, r2
 8003ac8:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8003acc:	9502      	str	r5, [sp, #8]
 8003ace:	9201      	str	r2, [sp, #4]
 8003ad0:	9300      	str	r3, [sp, #0]
 8003ad2:	2310      	movs	r3, #16
 8003ad4:	4622      	mov	r2, r4
 8003ad6:	f7fe f827 	bl	8001b28 <HAL_I2C_Mem_Read>
 8003ada:	4603      	mov	r3, r0
 8003adc:	74fb      	strb	r3, [r7, #19]

        if (result != HAL_OK) {
 8003ade:	7cfb      	ldrb	r3, [r7, #19]
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d007      	beq.n	8003af4 <m24cxx_read+0x100>
            M24CXXDBG("Failed to read memory");
 8003ae4:	480e      	ldr	r0, [pc, #56]	; (8003b20 <m24cxx_read+0x12c>)
 8003ae6:	f000 f9c5 	bl	8003e74 <iprintf>
 8003aea:	200a      	movs	r0, #10
 8003aec:	f000 f9d4 	bl	8003e98 <putchar>
            return M24CXX_Err;
 8003af0:	2301      	movs	r3, #1
 8003af2:	e00b      	b.n	8003b0c <m24cxx_read+0x118>
        }

        data_offset += read_len;
 8003af4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003af6:	69bb      	ldr	r3, [r7, #24]
 8003af8:	4413      	add	r3, r2
 8003afa:	62fb      	str	r3, [r7, #44]	; 0x2c
    for (uint32_t page = page_start; page <= page_end; ++page) {
 8003afc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003afe:	3301      	adds	r3, #1
 8003b00:	62bb      	str	r3, [r7, #40]	; 0x28
 8003b02:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003b04:	6a3b      	ldr	r3, [r7, #32]
 8003b06:	429a      	cmp	r2, r3
 8003b08:	d99d      	bls.n	8003a46 <m24cxx_read+0x52>

    }

    return M24CXX_Ok;
 8003b0a:	2300      	movs	r3, #0
}
 8003b0c:	4618      	mov	r0, r3
 8003b0e:	3730      	adds	r7, #48	; 0x30
 8003b10:	46bd      	mov	sp, r7
 8003b12:	bdb0      	pop	{r4, r5, r7, pc}
 8003b14:	08004c9c 	.word	0x08004c9c
 8003b18:	08004ccc 	.word	0x08004ccc
 8003b1c:	08004cf0 	.word	0x08004cf0
 8003b20:	08004d48 	.word	0x08004d48

08003b24 <m24cxx_write>:

M24CXX_StatusTypeDef m24cxx_write(M24CXX_HandleTypeDef *m24cxx, uint32_t address, uint8_t *data, uint32_t len) {
 8003b24:	b5b0      	push	{r4, r5, r7, lr}
 8003b26:	b090      	sub	sp, #64	; 0x40
 8003b28:	af04      	add	r7, sp, #16
 8003b2a:	60f8      	str	r0, [r7, #12]
 8003b2c:	60b9      	str	r1, [r7, #8]
 8003b2e:	607a      	str	r2, [r7, #4]
 8003b30:	603b      	str	r3, [r7, #0]

    M24CXXDBG("M24CXX write - address = 0x%04lx len = 0x%04lx", address, len);
 8003b32:	683a      	ldr	r2, [r7, #0]
 8003b34:	68b9      	ldr	r1, [r7, #8]
 8003b36:	4850      	ldr	r0, [pc, #320]	; (8003c78 <m24cxx_write+0x154>)
 8003b38:	f000 f99c 	bl	8003e74 <iprintf>
 8003b3c:	200a      	movs	r0, #10
 8003b3e:	f000 f9ab 	bl	8003e98 <putchar>

    uint32_t page_start = address / M24CXX_WRITE_PAGE_SIZE;
 8003b42:	68bb      	ldr	r3, [r7, #8]
 8003b44:	0a1b      	lsrs	r3, r3, #8
 8003b46:	627b      	str	r3, [r7, #36]	; 0x24
    uint32_t page_end = ((address + len - 1) / M24CXX_WRITE_PAGE_SIZE);
 8003b48:	68ba      	ldr	r2, [r7, #8]
 8003b4a:	683b      	ldr	r3, [r7, #0]
 8003b4c:	4413      	add	r3, r2
 8003b4e:	3b01      	subs	r3, #1
 8003b50:	0a1b      	lsrs	r3, r3, #8
 8003b52:	623b      	str	r3, [r7, #32]
    uint32_t data_offset = 0;
 8003b54:	2300      	movs	r3, #0
 8003b56:	62fb      	str	r3, [r7, #44]	; 0x2c

    M24CXXDBG("Writing %lu pages from %lu to %lu", 1 + page_end - page_start, page_start, page_end);
 8003b58:	6a3a      	ldr	r2, [r7, #32]
 8003b5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b5c:	1ad3      	subs	r3, r2, r3
 8003b5e:	1c59      	adds	r1, r3, #1
 8003b60:	6a3b      	ldr	r3, [r7, #32]
 8003b62:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003b64:	4845      	ldr	r0, [pc, #276]	; (8003c7c <m24cxx_write+0x158>)
 8003b66:	f000 f985 	bl	8003e74 <iprintf>
 8003b6a:	200a      	movs	r0, #10
 8003b6c:	f000 f994 	bl	8003e98 <putchar>

#if (_EEPROM_USE_WP_PIN==1)
  HAL_GPIO_WritePin(_EEPROM_WP_GPIO,_EEPROM_WP_PIN,GPIO_PIN_RESET);
#endif

    for (uint8_t page = page_start; page <= page_end; ++page) {
 8003b70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b72:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003b76:	e074      	b.n	8003c62 <m24cxx_write+0x13e>

        uint32_t i2c_address, start_address, write_len;

        start_address = page == page_start ? address : page * M24CXX_WRITE_PAGE_SIZE;
 8003b78:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8003b7c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003b7e:	429a      	cmp	r2, r3
 8003b80:	d003      	beq.n	8003b8a <m24cxx_write+0x66>
 8003b82:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8003b86:	021b      	lsls	r3, r3, #8
 8003b88:	e000      	b.n	8003b8c <m24cxx_write+0x68>
 8003b8a:	68bb      	ldr	r3, [r7, #8]
 8003b8c:	61fb      	str	r3, [r7, #28]
        write_len = page == page_end ? len - data_offset : (page == page_start ? ((page + 1) * M24CXX_WRITE_PAGE_SIZE) - start_address : M24CXX_WRITE_PAGE_SIZE);
 8003b8e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8003b92:	6a3a      	ldr	r2, [r7, #32]
 8003b94:	429a      	cmp	r2, r3
 8003b96:	d103      	bne.n	8003ba0 <m24cxx_write+0x7c>
 8003b98:	683a      	ldr	r2, [r7, #0]
 8003b9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b9c:	1ad3      	subs	r3, r2, r3
 8003b9e:	e00e      	b.n	8003bbe <m24cxx_write+0x9a>
 8003ba0:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8003ba4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003ba6:	429a      	cmp	r2, r3
 8003ba8:	d107      	bne.n	8003bba <m24cxx_write+0x96>
 8003baa:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8003bae:	3301      	adds	r3, #1
 8003bb0:	021b      	lsls	r3, r3, #8
 8003bb2:	461a      	mov	r2, r3
 8003bb4:	69fb      	ldr	r3, [r7, #28]
 8003bb6:	1ad3      	subs	r3, r2, r3
 8003bb8:	e001      	b.n	8003bbe <m24cxx_write+0x9a>
 8003bba:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003bbe:	61bb      	str	r3, [r7, #24]
        i2c_address = m24cxx->i2c_address + (start_address >> M24CXX_ADDRESS_BITS);
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	791b      	ldrb	r3, [r3, #4]
 8003bc4:	461a      	mov	r2, r3
 8003bc6:	69fb      	ldr	r3, [r7, #28]
 8003bc8:	0c1b      	lsrs	r3, r3, #16
 8003bca:	4413      	add	r3, r2
 8003bcc:	617b      	str	r3, [r7, #20]

        M24CXXDBG("Writing page %d, i2c address = 0x%02lx start = 0x%04lx len = 0x%04lx offset = 0x%04lx", page, i2c_address, start_address & M24CXX_ADDRESS_MASK, write_len, data_offset);
 8003bce:	f897 102b 	ldrb.w	r1, [r7, #43]	; 0x2b
 8003bd2:	69fb      	ldr	r3, [r7, #28]
 8003bd4:	b29a      	uxth	r2, r3
 8003bd6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003bd8:	9301      	str	r3, [sp, #4]
 8003bda:	69bb      	ldr	r3, [r7, #24]
 8003bdc:	9300      	str	r3, [sp, #0]
 8003bde:	4613      	mov	r3, r2
 8003be0:	697a      	ldr	r2, [r7, #20]
 8003be2:	4827      	ldr	r0, [pc, #156]	; (8003c80 <m24cxx_write+0x15c>)
 8003be4:	f000 f946 	bl	8003e74 <iprintf>
 8003be8:	200a      	movs	r0, #10
 8003bea:	f000 f955 	bl	8003e98 <putchar>

        HAL_StatusTypeDef result = HAL_I2C_Mem_Write(m24cxx->i2c, i2c_address << 1, start_address & M24CXX_ADDRESS_MASK, M24CXX_ADDRESS_SIZE, data + data_offset, write_len, HAL_MAX_DELAY);
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	6818      	ldr	r0, [r3, #0]
 8003bf2:	697b      	ldr	r3, [r7, #20]
 8003bf4:	b29b      	uxth	r3, r3
 8003bf6:	005b      	lsls	r3, r3, #1
 8003bf8:	b299      	uxth	r1, r3
 8003bfa:	69fb      	ldr	r3, [r7, #28]
 8003bfc:	b29c      	uxth	r4, r3
 8003bfe:	687a      	ldr	r2, [r7, #4]
 8003c00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c02:	4413      	add	r3, r2
 8003c04:	69ba      	ldr	r2, [r7, #24]
 8003c06:	b292      	uxth	r2, r2
 8003c08:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8003c0c:	9502      	str	r5, [sp, #8]
 8003c0e:	9201      	str	r2, [sp, #4]
 8003c10:	9300      	str	r3, [sp, #0]
 8003c12:	2310      	movs	r3, #16
 8003c14:	4622      	mov	r2, r4
 8003c16:	f7fd fe8d 	bl	8001934 <HAL_I2C_Mem_Write>
 8003c1a:	4603      	mov	r3, r0
 8003c1c:	74fb      	strb	r3, [r7, #19]

        if (result != HAL_OK) {
 8003c1e:	7cfb      	ldrb	r3, [r7, #19]
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d007      	beq.n	8003c34 <m24cxx_write+0x110>
            M24CXXDBG("Failed to write memory");
 8003c24:	4817      	ldr	r0, [pc, #92]	; (8003c84 <m24cxx_write+0x160>)
 8003c26:	f000 f925 	bl	8003e74 <iprintf>
 8003c2a:	200a      	movs	r0, #10
 8003c2c:	f000 f934 	bl	8003e98 <putchar>
            return M24CXX_Err;
 8003c30:	2301      	movs	r3, #1
 8003c32:	e01c      	b.n	8003c6e <m24cxx_write+0x14a>
        }

        data_offset += write_len;
 8003c34:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003c36:	69bb      	ldr	r3, [r7, #24]
 8003c38:	4413      	add	r3, r2
 8003c3a:	62fb      	str	r3, [r7, #44]	; 0x2c

        if (m24cxx_wait(m24cxx) != M24CXX_Ok) {
 8003c3c:	68f8      	ldr	r0, [r7, #12]
 8003c3e:	f7ff febd 	bl	80039bc <m24cxx_wait>
 8003c42:	4603      	mov	r3, r0
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d007      	beq.n	8003c58 <m24cxx_write+0x134>
            M24CXXDBG("M24Cxx Device never got ready");
 8003c48:	480f      	ldr	r0, [pc, #60]	; (8003c88 <m24cxx_write+0x164>)
 8003c4a:	f000 f913 	bl	8003e74 <iprintf>
 8003c4e:	200a      	movs	r0, #10
 8003c50:	f000 f922 	bl	8003e98 <putchar>
            return M24CXX_Err;
 8003c54:	2301      	movs	r3, #1
 8003c56:	e00a      	b.n	8003c6e <m24cxx_write+0x14a>
    for (uint8_t page = page_start; page <= page_end; ++page) {
 8003c58:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8003c5c:	3301      	adds	r3, #1
 8003c5e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003c62:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8003c66:	6a3a      	ldr	r2, [r7, #32]
 8003c68:	429a      	cmp	r2, r3
 8003c6a:	d285      	bcs.n	8003b78 <m24cxx_write+0x54>

#if (_EEPROM_USE_WP_PIN==1)
  HAL_GPIO_WritePin(_EEPROM_WP_GPIO,_EEPROM_WP_PIN,GPIO_PIN_SET);
#endif

    return M24CXX_Ok;
 8003c6c:	2300      	movs	r3, #0
}
 8003c6e:	4618      	mov	r0, r3
 8003c70:	3730      	adds	r7, #48	; 0x30
 8003c72:	46bd      	mov	sp, r7
 8003c74:	bdb0      	pop	{r4, r5, r7, pc}
 8003c76:	bf00      	nop
 8003c78:	08004d60 	.word	0x08004d60
 8003c7c:	08004d90 	.word	0x08004d90
 8003c80:	08004db4 	.word	0x08004db4
 8003c84:	08004e0c 	.word	0x08004e0c
 8003c88:	08004e24 	.word	0x08004e24

08003c8c <m24cxx_erase_all>:
        return result;

    return M24CXX_Ok;
}

M24CXX_StatusTypeDef m24cxx_erase_all(M24CXX_HandleTypeDef *m24cxx) {
 8003c8c:	b580      	push	{r7, lr}
 8003c8e:	b0c4      	sub	sp, #272	; 0x110
 8003c90:	af00      	add	r7, sp, #0
 8003c92:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8003c96:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8003c9a:	6018      	str	r0, [r3, #0]

    M24CXXDBG("M24CXX erase all");
 8003c9c:	481c      	ldr	r0, [pc, #112]	; (8003d10 <m24cxx_erase_all+0x84>)
 8003c9e:	f000 f8e9 	bl	8003e74 <iprintf>
 8003ca2:	200a      	movs	r0, #10
 8003ca4:	f000 f8f8 	bl	8003e98 <putchar>

    uint8_t buf[M24CXX_WRITE_PAGE_SIZE];

    memset(buf, 0xff, sizeof(buf));
 8003ca8:	f107 0308 	add.w	r3, r7, #8
 8003cac:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003cb0:	21ff      	movs	r1, #255	; 0xff
 8003cb2:	4618      	mov	r0, r3
 8003cb4:	f000 f93b 	bl	8003f2e <memset>

    for (uint32_t i = 0; i < M24CXX_SIZE / M24CXX_WRITE_PAGE_SIZE; ++i) {
 8003cb8:	2300      	movs	r3, #0
 8003cba:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8003cbe:	e01c      	b.n	8003cfa <m24cxx_erase_all+0x6e>
        M24CXX_StatusTypeDef result = m24cxx_write(m24cxx, i * M24CXX_WRITE_PAGE_SIZE, (uint8_t*) &buf, sizeof(buf));
 8003cc0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003cc4:	0219      	lsls	r1, r3, #8
 8003cc6:	f107 0208 	add.w	r2, r7, #8
 8003cca:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8003cce:	f5a3 7086 	sub.w	r0, r3, #268	; 0x10c
 8003cd2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003cd6:	6800      	ldr	r0, [r0, #0]
 8003cd8:	f7ff ff24 	bl	8003b24 <m24cxx_write>
 8003cdc:	4603      	mov	r3, r0
 8003cde:	f887 310b 	strb.w	r3, [r7, #267]	; 0x10b
        if (result != M24CXX_Ok)
 8003ce2:	f897 310b 	ldrb.w	r3, [r7, #267]	; 0x10b
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d002      	beq.n	8003cf0 <m24cxx_erase_all+0x64>
            return result;
 8003cea:	f897 310b 	ldrb.w	r3, [r7, #267]	; 0x10b
 8003cee:	e00a      	b.n	8003d06 <m24cxx_erase_all+0x7a>
    for (uint32_t i = 0; i < M24CXX_SIZE / M24CXX_WRITE_PAGE_SIZE; ++i) {
 8003cf0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003cf4:	3301      	adds	r3, #1
 8003cf6:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8003cfa:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003cfe:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003d02:	d3dd      	bcc.n	8003cc0 <m24cxx_erase_all+0x34>
    }

    return M24CXX_Ok;
 8003d04:	2300      	movs	r3, #0
}
 8003d06:	4618      	mov	r0, r3
 8003d08:	f507 7788 	add.w	r7, r7, #272	; 0x110
 8003d0c:	46bd      	mov	sp, r7
 8003d0e:	bd80      	pop	{r7, pc}
 8003d10:	08004e74 	.word	0x08004e74

08003d14 <std>:
 8003d14:	2300      	movs	r3, #0
 8003d16:	b510      	push	{r4, lr}
 8003d18:	4604      	mov	r4, r0
 8003d1a:	e9c0 3300 	strd	r3, r3, [r0]
 8003d1e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003d22:	6083      	str	r3, [r0, #8]
 8003d24:	8181      	strh	r1, [r0, #12]
 8003d26:	6643      	str	r3, [r0, #100]	; 0x64
 8003d28:	81c2      	strh	r2, [r0, #14]
 8003d2a:	6183      	str	r3, [r0, #24]
 8003d2c:	4619      	mov	r1, r3
 8003d2e:	2208      	movs	r2, #8
 8003d30:	305c      	adds	r0, #92	; 0x5c
 8003d32:	f000 f8fc 	bl	8003f2e <memset>
 8003d36:	4b05      	ldr	r3, [pc, #20]	; (8003d4c <std+0x38>)
 8003d38:	6263      	str	r3, [r4, #36]	; 0x24
 8003d3a:	4b05      	ldr	r3, [pc, #20]	; (8003d50 <std+0x3c>)
 8003d3c:	62a3      	str	r3, [r4, #40]	; 0x28
 8003d3e:	4b05      	ldr	r3, [pc, #20]	; (8003d54 <std+0x40>)
 8003d40:	62e3      	str	r3, [r4, #44]	; 0x2c
 8003d42:	4b05      	ldr	r3, [pc, #20]	; (8003d58 <std+0x44>)
 8003d44:	6224      	str	r4, [r4, #32]
 8003d46:	6323      	str	r3, [r4, #48]	; 0x30
 8003d48:	bd10      	pop	{r4, pc}
 8003d4a:	bf00      	nop
 8003d4c:	08003ea9 	.word	0x08003ea9
 8003d50:	08003ecb 	.word	0x08003ecb
 8003d54:	08003f03 	.word	0x08003f03
 8003d58:	08003f27 	.word	0x08003f27

08003d5c <stdio_exit_handler>:
 8003d5c:	4a02      	ldr	r2, [pc, #8]	; (8003d68 <stdio_exit_handler+0xc>)
 8003d5e:	4903      	ldr	r1, [pc, #12]	; (8003d6c <stdio_exit_handler+0x10>)
 8003d60:	4803      	ldr	r0, [pc, #12]	; (8003d70 <stdio_exit_handler+0x14>)
 8003d62:	f000 b869 	b.w	8003e38 <_fwalk_sglue>
 8003d66:	bf00      	nop
 8003d68:	2000000c 	.word	0x2000000c
 8003d6c:	080048c9 	.word	0x080048c9
 8003d70:	20000018 	.word	0x20000018

08003d74 <cleanup_stdio>:
 8003d74:	6841      	ldr	r1, [r0, #4]
 8003d76:	4b0c      	ldr	r3, [pc, #48]	; (8003da8 <cleanup_stdio+0x34>)
 8003d78:	4299      	cmp	r1, r3
 8003d7a:	b510      	push	{r4, lr}
 8003d7c:	4604      	mov	r4, r0
 8003d7e:	d001      	beq.n	8003d84 <cleanup_stdio+0x10>
 8003d80:	f000 fda2 	bl	80048c8 <_fflush_r>
 8003d84:	68a1      	ldr	r1, [r4, #8]
 8003d86:	4b09      	ldr	r3, [pc, #36]	; (8003dac <cleanup_stdio+0x38>)
 8003d88:	4299      	cmp	r1, r3
 8003d8a:	d002      	beq.n	8003d92 <cleanup_stdio+0x1e>
 8003d8c:	4620      	mov	r0, r4
 8003d8e:	f000 fd9b 	bl	80048c8 <_fflush_r>
 8003d92:	68e1      	ldr	r1, [r4, #12]
 8003d94:	4b06      	ldr	r3, [pc, #24]	; (8003db0 <cleanup_stdio+0x3c>)
 8003d96:	4299      	cmp	r1, r3
 8003d98:	d004      	beq.n	8003da4 <cleanup_stdio+0x30>
 8003d9a:	4620      	mov	r0, r4
 8003d9c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003da0:	f000 bd92 	b.w	80048c8 <_fflush_r>
 8003da4:	bd10      	pop	{r4, pc}
 8003da6:	bf00      	nop
 8003da8:	20000530 	.word	0x20000530
 8003dac:	20000598 	.word	0x20000598
 8003db0:	20000600 	.word	0x20000600

08003db4 <global_stdio_init.part.0>:
 8003db4:	b510      	push	{r4, lr}
 8003db6:	4b0b      	ldr	r3, [pc, #44]	; (8003de4 <global_stdio_init.part.0+0x30>)
 8003db8:	4c0b      	ldr	r4, [pc, #44]	; (8003de8 <global_stdio_init.part.0+0x34>)
 8003dba:	4a0c      	ldr	r2, [pc, #48]	; (8003dec <global_stdio_init.part.0+0x38>)
 8003dbc:	601a      	str	r2, [r3, #0]
 8003dbe:	4620      	mov	r0, r4
 8003dc0:	2200      	movs	r2, #0
 8003dc2:	2104      	movs	r1, #4
 8003dc4:	f7ff ffa6 	bl	8003d14 <std>
 8003dc8:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8003dcc:	2201      	movs	r2, #1
 8003dce:	2109      	movs	r1, #9
 8003dd0:	f7ff ffa0 	bl	8003d14 <std>
 8003dd4:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8003dd8:	2202      	movs	r2, #2
 8003dda:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003dde:	2112      	movs	r1, #18
 8003de0:	f7ff bf98 	b.w	8003d14 <std>
 8003de4:	20000668 	.word	0x20000668
 8003de8:	20000530 	.word	0x20000530
 8003dec:	08003d5d 	.word	0x08003d5d

08003df0 <__sfp_lock_acquire>:
 8003df0:	4801      	ldr	r0, [pc, #4]	; (8003df8 <__sfp_lock_acquire+0x8>)
 8003df2:	f000 b915 	b.w	8004020 <__retarget_lock_acquire_recursive>
 8003df6:	bf00      	nop
 8003df8:	20000671 	.word	0x20000671

08003dfc <__sfp_lock_release>:
 8003dfc:	4801      	ldr	r0, [pc, #4]	; (8003e04 <__sfp_lock_release+0x8>)
 8003dfe:	f000 b910 	b.w	8004022 <__retarget_lock_release_recursive>
 8003e02:	bf00      	nop
 8003e04:	20000671 	.word	0x20000671

08003e08 <__sinit>:
 8003e08:	b510      	push	{r4, lr}
 8003e0a:	4604      	mov	r4, r0
 8003e0c:	f7ff fff0 	bl	8003df0 <__sfp_lock_acquire>
 8003e10:	6a23      	ldr	r3, [r4, #32]
 8003e12:	b11b      	cbz	r3, 8003e1c <__sinit+0x14>
 8003e14:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003e18:	f7ff bff0 	b.w	8003dfc <__sfp_lock_release>
 8003e1c:	4b04      	ldr	r3, [pc, #16]	; (8003e30 <__sinit+0x28>)
 8003e1e:	6223      	str	r3, [r4, #32]
 8003e20:	4b04      	ldr	r3, [pc, #16]	; (8003e34 <__sinit+0x2c>)
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d1f5      	bne.n	8003e14 <__sinit+0xc>
 8003e28:	f7ff ffc4 	bl	8003db4 <global_stdio_init.part.0>
 8003e2c:	e7f2      	b.n	8003e14 <__sinit+0xc>
 8003e2e:	bf00      	nop
 8003e30:	08003d75 	.word	0x08003d75
 8003e34:	20000668 	.word	0x20000668

08003e38 <_fwalk_sglue>:
 8003e38:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003e3c:	4607      	mov	r7, r0
 8003e3e:	4688      	mov	r8, r1
 8003e40:	4614      	mov	r4, r2
 8003e42:	2600      	movs	r6, #0
 8003e44:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003e48:	f1b9 0901 	subs.w	r9, r9, #1
 8003e4c:	d505      	bpl.n	8003e5a <_fwalk_sglue+0x22>
 8003e4e:	6824      	ldr	r4, [r4, #0]
 8003e50:	2c00      	cmp	r4, #0
 8003e52:	d1f7      	bne.n	8003e44 <_fwalk_sglue+0xc>
 8003e54:	4630      	mov	r0, r6
 8003e56:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003e5a:	89ab      	ldrh	r3, [r5, #12]
 8003e5c:	2b01      	cmp	r3, #1
 8003e5e:	d907      	bls.n	8003e70 <_fwalk_sglue+0x38>
 8003e60:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003e64:	3301      	adds	r3, #1
 8003e66:	d003      	beq.n	8003e70 <_fwalk_sglue+0x38>
 8003e68:	4629      	mov	r1, r5
 8003e6a:	4638      	mov	r0, r7
 8003e6c:	47c0      	blx	r8
 8003e6e:	4306      	orrs	r6, r0
 8003e70:	3568      	adds	r5, #104	; 0x68
 8003e72:	e7e9      	b.n	8003e48 <_fwalk_sglue+0x10>

08003e74 <iprintf>:
 8003e74:	b40f      	push	{r0, r1, r2, r3}
 8003e76:	b507      	push	{r0, r1, r2, lr}
 8003e78:	4906      	ldr	r1, [pc, #24]	; (8003e94 <iprintf+0x20>)
 8003e7a:	ab04      	add	r3, sp, #16
 8003e7c:	6808      	ldr	r0, [r1, #0]
 8003e7e:	f853 2b04 	ldr.w	r2, [r3], #4
 8003e82:	6881      	ldr	r1, [r0, #8]
 8003e84:	9301      	str	r3, [sp, #4]
 8003e86:	f000 f9ef 	bl	8004268 <_vfiprintf_r>
 8003e8a:	b003      	add	sp, #12
 8003e8c:	f85d eb04 	ldr.w	lr, [sp], #4
 8003e90:	b004      	add	sp, #16
 8003e92:	4770      	bx	lr
 8003e94:	20000064 	.word	0x20000064

08003e98 <putchar>:
 8003e98:	4b02      	ldr	r3, [pc, #8]	; (8003ea4 <putchar+0xc>)
 8003e9a:	4601      	mov	r1, r0
 8003e9c:	6818      	ldr	r0, [r3, #0]
 8003e9e:	6882      	ldr	r2, [r0, #8]
 8003ea0:	f000 bd3a 	b.w	8004918 <_putc_r>
 8003ea4:	20000064 	.word	0x20000064

08003ea8 <__sread>:
 8003ea8:	b510      	push	{r4, lr}
 8003eaa:	460c      	mov	r4, r1
 8003eac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003eb0:	f000 f868 	bl	8003f84 <_read_r>
 8003eb4:	2800      	cmp	r0, #0
 8003eb6:	bfab      	itete	ge
 8003eb8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8003eba:	89a3      	ldrhlt	r3, [r4, #12]
 8003ebc:	181b      	addge	r3, r3, r0
 8003ebe:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8003ec2:	bfac      	ite	ge
 8003ec4:	6563      	strge	r3, [r4, #84]	; 0x54
 8003ec6:	81a3      	strhlt	r3, [r4, #12]
 8003ec8:	bd10      	pop	{r4, pc}

08003eca <__swrite>:
 8003eca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003ece:	461f      	mov	r7, r3
 8003ed0:	898b      	ldrh	r3, [r1, #12]
 8003ed2:	05db      	lsls	r3, r3, #23
 8003ed4:	4605      	mov	r5, r0
 8003ed6:	460c      	mov	r4, r1
 8003ed8:	4616      	mov	r6, r2
 8003eda:	d505      	bpl.n	8003ee8 <__swrite+0x1e>
 8003edc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003ee0:	2302      	movs	r3, #2
 8003ee2:	2200      	movs	r2, #0
 8003ee4:	f000 f83c 	bl	8003f60 <_lseek_r>
 8003ee8:	89a3      	ldrh	r3, [r4, #12]
 8003eea:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003eee:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003ef2:	81a3      	strh	r3, [r4, #12]
 8003ef4:	4632      	mov	r2, r6
 8003ef6:	463b      	mov	r3, r7
 8003ef8:	4628      	mov	r0, r5
 8003efa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003efe:	f000 b853 	b.w	8003fa8 <_write_r>

08003f02 <__sseek>:
 8003f02:	b510      	push	{r4, lr}
 8003f04:	460c      	mov	r4, r1
 8003f06:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003f0a:	f000 f829 	bl	8003f60 <_lseek_r>
 8003f0e:	1c43      	adds	r3, r0, #1
 8003f10:	89a3      	ldrh	r3, [r4, #12]
 8003f12:	bf15      	itete	ne
 8003f14:	6560      	strne	r0, [r4, #84]	; 0x54
 8003f16:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8003f1a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8003f1e:	81a3      	strheq	r3, [r4, #12]
 8003f20:	bf18      	it	ne
 8003f22:	81a3      	strhne	r3, [r4, #12]
 8003f24:	bd10      	pop	{r4, pc}

08003f26 <__sclose>:
 8003f26:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003f2a:	f000 b809 	b.w	8003f40 <_close_r>

08003f2e <memset>:
 8003f2e:	4402      	add	r2, r0
 8003f30:	4603      	mov	r3, r0
 8003f32:	4293      	cmp	r3, r2
 8003f34:	d100      	bne.n	8003f38 <memset+0xa>
 8003f36:	4770      	bx	lr
 8003f38:	f803 1b01 	strb.w	r1, [r3], #1
 8003f3c:	e7f9      	b.n	8003f32 <memset+0x4>
	...

08003f40 <_close_r>:
 8003f40:	b538      	push	{r3, r4, r5, lr}
 8003f42:	4d06      	ldr	r5, [pc, #24]	; (8003f5c <_close_r+0x1c>)
 8003f44:	2300      	movs	r3, #0
 8003f46:	4604      	mov	r4, r0
 8003f48:	4608      	mov	r0, r1
 8003f4a:	602b      	str	r3, [r5, #0]
 8003f4c:	f7fc ff77 	bl	8000e3e <_close>
 8003f50:	1c43      	adds	r3, r0, #1
 8003f52:	d102      	bne.n	8003f5a <_close_r+0x1a>
 8003f54:	682b      	ldr	r3, [r5, #0]
 8003f56:	b103      	cbz	r3, 8003f5a <_close_r+0x1a>
 8003f58:	6023      	str	r3, [r4, #0]
 8003f5a:	bd38      	pop	{r3, r4, r5, pc}
 8003f5c:	2000066c 	.word	0x2000066c

08003f60 <_lseek_r>:
 8003f60:	b538      	push	{r3, r4, r5, lr}
 8003f62:	4d07      	ldr	r5, [pc, #28]	; (8003f80 <_lseek_r+0x20>)
 8003f64:	4604      	mov	r4, r0
 8003f66:	4608      	mov	r0, r1
 8003f68:	4611      	mov	r1, r2
 8003f6a:	2200      	movs	r2, #0
 8003f6c:	602a      	str	r2, [r5, #0]
 8003f6e:	461a      	mov	r2, r3
 8003f70:	f7fc ff8c 	bl	8000e8c <_lseek>
 8003f74:	1c43      	adds	r3, r0, #1
 8003f76:	d102      	bne.n	8003f7e <_lseek_r+0x1e>
 8003f78:	682b      	ldr	r3, [r5, #0]
 8003f7a:	b103      	cbz	r3, 8003f7e <_lseek_r+0x1e>
 8003f7c:	6023      	str	r3, [r4, #0]
 8003f7e:	bd38      	pop	{r3, r4, r5, pc}
 8003f80:	2000066c 	.word	0x2000066c

08003f84 <_read_r>:
 8003f84:	b538      	push	{r3, r4, r5, lr}
 8003f86:	4d07      	ldr	r5, [pc, #28]	; (8003fa4 <_read_r+0x20>)
 8003f88:	4604      	mov	r4, r0
 8003f8a:	4608      	mov	r0, r1
 8003f8c:	4611      	mov	r1, r2
 8003f8e:	2200      	movs	r2, #0
 8003f90:	602a      	str	r2, [r5, #0]
 8003f92:	461a      	mov	r2, r3
 8003f94:	f7fc ff36 	bl	8000e04 <_read>
 8003f98:	1c43      	adds	r3, r0, #1
 8003f9a:	d102      	bne.n	8003fa2 <_read_r+0x1e>
 8003f9c:	682b      	ldr	r3, [r5, #0]
 8003f9e:	b103      	cbz	r3, 8003fa2 <_read_r+0x1e>
 8003fa0:	6023      	str	r3, [r4, #0]
 8003fa2:	bd38      	pop	{r3, r4, r5, pc}
 8003fa4:	2000066c 	.word	0x2000066c

08003fa8 <_write_r>:
 8003fa8:	b538      	push	{r3, r4, r5, lr}
 8003faa:	4d07      	ldr	r5, [pc, #28]	; (8003fc8 <_write_r+0x20>)
 8003fac:	4604      	mov	r4, r0
 8003fae:	4608      	mov	r0, r1
 8003fb0:	4611      	mov	r1, r2
 8003fb2:	2200      	movs	r2, #0
 8003fb4:	602a      	str	r2, [r5, #0]
 8003fb6:	461a      	mov	r2, r3
 8003fb8:	f7fc fad8 	bl	800056c <_write>
 8003fbc:	1c43      	adds	r3, r0, #1
 8003fbe:	d102      	bne.n	8003fc6 <_write_r+0x1e>
 8003fc0:	682b      	ldr	r3, [r5, #0]
 8003fc2:	b103      	cbz	r3, 8003fc6 <_write_r+0x1e>
 8003fc4:	6023      	str	r3, [r4, #0]
 8003fc6:	bd38      	pop	{r3, r4, r5, pc}
 8003fc8:	2000066c 	.word	0x2000066c

08003fcc <__errno>:
 8003fcc:	4b01      	ldr	r3, [pc, #4]	; (8003fd4 <__errno+0x8>)
 8003fce:	6818      	ldr	r0, [r3, #0]
 8003fd0:	4770      	bx	lr
 8003fd2:	bf00      	nop
 8003fd4:	20000064 	.word	0x20000064

08003fd8 <__libc_init_array>:
 8003fd8:	b570      	push	{r4, r5, r6, lr}
 8003fda:	4d0d      	ldr	r5, [pc, #52]	; (8004010 <__libc_init_array+0x38>)
 8003fdc:	4c0d      	ldr	r4, [pc, #52]	; (8004014 <__libc_init_array+0x3c>)
 8003fde:	1b64      	subs	r4, r4, r5
 8003fe0:	10a4      	asrs	r4, r4, #2
 8003fe2:	2600      	movs	r6, #0
 8003fe4:	42a6      	cmp	r6, r4
 8003fe6:	d109      	bne.n	8003ffc <__libc_init_array+0x24>
 8003fe8:	4d0b      	ldr	r5, [pc, #44]	; (8004018 <__libc_init_array+0x40>)
 8003fea:	4c0c      	ldr	r4, [pc, #48]	; (800401c <__libc_init_array+0x44>)
 8003fec:	f000 fdf2 	bl	8004bd4 <_init>
 8003ff0:	1b64      	subs	r4, r4, r5
 8003ff2:	10a4      	asrs	r4, r4, #2
 8003ff4:	2600      	movs	r6, #0
 8003ff6:	42a6      	cmp	r6, r4
 8003ff8:	d105      	bne.n	8004006 <__libc_init_array+0x2e>
 8003ffa:	bd70      	pop	{r4, r5, r6, pc}
 8003ffc:	f855 3b04 	ldr.w	r3, [r5], #4
 8004000:	4798      	blx	r3
 8004002:	3601      	adds	r6, #1
 8004004:	e7ee      	b.n	8003fe4 <__libc_init_array+0xc>
 8004006:	f855 3b04 	ldr.w	r3, [r5], #4
 800400a:	4798      	blx	r3
 800400c:	3601      	adds	r6, #1
 800400e:	e7f2      	b.n	8003ff6 <__libc_init_array+0x1e>
 8004010:	08004edc 	.word	0x08004edc
 8004014:	08004edc 	.word	0x08004edc
 8004018:	08004edc 	.word	0x08004edc
 800401c:	08004ee0 	.word	0x08004ee0

08004020 <__retarget_lock_acquire_recursive>:
 8004020:	4770      	bx	lr

08004022 <__retarget_lock_release_recursive>:
 8004022:	4770      	bx	lr

08004024 <_free_r>:
 8004024:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004026:	2900      	cmp	r1, #0
 8004028:	d044      	beq.n	80040b4 <_free_r+0x90>
 800402a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800402e:	9001      	str	r0, [sp, #4]
 8004030:	2b00      	cmp	r3, #0
 8004032:	f1a1 0404 	sub.w	r4, r1, #4
 8004036:	bfb8      	it	lt
 8004038:	18e4      	addlt	r4, r4, r3
 800403a:	f000 f8df 	bl	80041fc <__malloc_lock>
 800403e:	4a1e      	ldr	r2, [pc, #120]	; (80040b8 <_free_r+0x94>)
 8004040:	9801      	ldr	r0, [sp, #4]
 8004042:	6813      	ldr	r3, [r2, #0]
 8004044:	b933      	cbnz	r3, 8004054 <_free_r+0x30>
 8004046:	6063      	str	r3, [r4, #4]
 8004048:	6014      	str	r4, [r2, #0]
 800404a:	b003      	add	sp, #12
 800404c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004050:	f000 b8da 	b.w	8004208 <__malloc_unlock>
 8004054:	42a3      	cmp	r3, r4
 8004056:	d908      	bls.n	800406a <_free_r+0x46>
 8004058:	6825      	ldr	r5, [r4, #0]
 800405a:	1961      	adds	r1, r4, r5
 800405c:	428b      	cmp	r3, r1
 800405e:	bf01      	itttt	eq
 8004060:	6819      	ldreq	r1, [r3, #0]
 8004062:	685b      	ldreq	r3, [r3, #4]
 8004064:	1949      	addeq	r1, r1, r5
 8004066:	6021      	streq	r1, [r4, #0]
 8004068:	e7ed      	b.n	8004046 <_free_r+0x22>
 800406a:	461a      	mov	r2, r3
 800406c:	685b      	ldr	r3, [r3, #4]
 800406e:	b10b      	cbz	r3, 8004074 <_free_r+0x50>
 8004070:	42a3      	cmp	r3, r4
 8004072:	d9fa      	bls.n	800406a <_free_r+0x46>
 8004074:	6811      	ldr	r1, [r2, #0]
 8004076:	1855      	adds	r5, r2, r1
 8004078:	42a5      	cmp	r5, r4
 800407a:	d10b      	bne.n	8004094 <_free_r+0x70>
 800407c:	6824      	ldr	r4, [r4, #0]
 800407e:	4421      	add	r1, r4
 8004080:	1854      	adds	r4, r2, r1
 8004082:	42a3      	cmp	r3, r4
 8004084:	6011      	str	r1, [r2, #0]
 8004086:	d1e0      	bne.n	800404a <_free_r+0x26>
 8004088:	681c      	ldr	r4, [r3, #0]
 800408a:	685b      	ldr	r3, [r3, #4]
 800408c:	6053      	str	r3, [r2, #4]
 800408e:	440c      	add	r4, r1
 8004090:	6014      	str	r4, [r2, #0]
 8004092:	e7da      	b.n	800404a <_free_r+0x26>
 8004094:	d902      	bls.n	800409c <_free_r+0x78>
 8004096:	230c      	movs	r3, #12
 8004098:	6003      	str	r3, [r0, #0]
 800409a:	e7d6      	b.n	800404a <_free_r+0x26>
 800409c:	6825      	ldr	r5, [r4, #0]
 800409e:	1961      	adds	r1, r4, r5
 80040a0:	428b      	cmp	r3, r1
 80040a2:	bf04      	itt	eq
 80040a4:	6819      	ldreq	r1, [r3, #0]
 80040a6:	685b      	ldreq	r3, [r3, #4]
 80040a8:	6063      	str	r3, [r4, #4]
 80040aa:	bf04      	itt	eq
 80040ac:	1949      	addeq	r1, r1, r5
 80040ae:	6021      	streq	r1, [r4, #0]
 80040b0:	6054      	str	r4, [r2, #4]
 80040b2:	e7ca      	b.n	800404a <_free_r+0x26>
 80040b4:	b003      	add	sp, #12
 80040b6:	bd30      	pop	{r4, r5, pc}
 80040b8:	20000674 	.word	0x20000674

080040bc <sbrk_aligned>:
 80040bc:	b570      	push	{r4, r5, r6, lr}
 80040be:	4e0e      	ldr	r6, [pc, #56]	; (80040f8 <sbrk_aligned+0x3c>)
 80040c0:	460c      	mov	r4, r1
 80040c2:	6831      	ldr	r1, [r6, #0]
 80040c4:	4605      	mov	r5, r0
 80040c6:	b911      	cbnz	r1, 80040ce <sbrk_aligned+0x12>
 80040c8:	f000 fcf0 	bl	8004aac <_sbrk_r>
 80040cc:	6030      	str	r0, [r6, #0]
 80040ce:	4621      	mov	r1, r4
 80040d0:	4628      	mov	r0, r5
 80040d2:	f000 fceb 	bl	8004aac <_sbrk_r>
 80040d6:	1c43      	adds	r3, r0, #1
 80040d8:	d00a      	beq.n	80040f0 <sbrk_aligned+0x34>
 80040da:	1cc4      	adds	r4, r0, #3
 80040dc:	f024 0403 	bic.w	r4, r4, #3
 80040e0:	42a0      	cmp	r0, r4
 80040e2:	d007      	beq.n	80040f4 <sbrk_aligned+0x38>
 80040e4:	1a21      	subs	r1, r4, r0
 80040e6:	4628      	mov	r0, r5
 80040e8:	f000 fce0 	bl	8004aac <_sbrk_r>
 80040ec:	3001      	adds	r0, #1
 80040ee:	d101      	bne.n	80040f4 <sbrk_aligned+0x38>
 80040f0:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 80040f4:	4620      	mov	r0, r4
 80040f6:	bd70      	pop	{r4, r5, r6, pc}
 80040f8:	20000678 	.word	0x20000678

080040fc <_malloc_r>:
 80040fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004100:	1ccd      	adds	r5, r1, #3
 8004102:	f025 0503 	bic.w	r5, r5, #3
 8004106:	3508      	adds	r5, #8
 8004108:	2d0c      	cmp	r5, #12
 800410a:	bf38      	it	cc
 800410c:	250c      	movcc	r5, #12
 800410e:	2d00      	cmp	r5, #0
 8004110:	4607      	mov	r7, r0
 8004112:	db01      	blt.n	8004118 <_malloc_r+0x1c>
 8004114:	42a9      	cmp	r1, r5
 8004116:	d905      	bls.n	8004124 <_malloc_r+0x28>
 8004118:	230c      	movs	r3, #12
 800411a:	603b      	str	r3, [r7, #0]
 800411c:	2600      	movs	r6, #0
 800411e:	4630      	mov	r0, r6
 8004120:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004124:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80041f8 <_malloc_r+0xfc>
 8004128:	f000 f868 	bl	80041fc <__malloc_lock>
 800412c:	f8d8 3000 	ldr.w	r3, [r8]
 8004130:	461c      	mov	r4, r3
 8004132:	bb5c      	cbnz	r4, 800418c <_malloc_r+0x90>
 8004134:	4629      	mov	r1, r5
 8004136:	4638      	mov	r0, r7
 8004138:	f7ff ffc0 	bl	80040bc <sbrk_aligned>
 800413c:	1c43      	adds	r3, r0, #1
 800413e:	4604      	mov	r4, r0
 8004140:	d155      	bne.n	80041ee <_malloc_r+0xf2>
 8004142:	f8d8 4000 	ldr.w	r4, [r8]
 8004146:	4626      	mov	r6, r4
 8004148:	2e00      	cmp	r6, #0
 800414a:	d145      	bne.n	80041d8 <_malloc_r+0xdc>
 800414c:	2c00      	cmp	r4, #0
 800414e:	d048      	beq.n	80041e2 <_malloc_r+0xe6>
 8004150:	6823      	ldr	r3, [r4, #0]
 8004152:	4631      	mov	r1, r6
 8004154:	4638      	mov	r0, r7
 8004156:	eb04 0903 	add.w	r9, r4, r3
 800415a:	f000 fca7 	bl	8004aac <_sbrk_r>
 800415e:	4581      	cmp	r9, r0
 8004160:	d13f      	bne.n	80041e2 <_malloc_r+0xe6>
 8004162:	6821      	ldr	r1, [r4, #0]
 8004164:	1a6d      	subs	r5, r5, r1
 8004166:	4629      	mov	r1, r5
 8004168:	4638      	mov	r0, r7
 800416a:	f7ff ffa7 	bl	80040bc <sbrk_aligned>
 800416e:	3001      	adds	r0, #1
 8004170:	d037      	beq.n	80041e2 <_malloc_r+0xe6>
 8004172:	6823      	ldr	r3, [r4, #0]
 8004174:	442b      	add	r3, r5
 8004176:	6023      	str	r3, [r4, #0]
 8004178:	f8d8 3000 	ldr.w	r3, [r8]
 800417c:	2b00      	cmp	r3, #0
 800417e:	d038      	beq.n	80041f2 <_malloc_r+0xf6>
 8004180:	685a      	ldr	r2, [r3, #4]
 8004182:	42a2      	cmp	r2, r4
 8004184:	d12b      	bne.n	80041de <_malloc_r+0xe2>
 8004186:	2200      	movs	r2, #0
 8004188:	605a      	str	r2, [r3, #4]
 800418a:	e00f      	b.n	80041ac <_malloc_r+0xb0>
 800418c:	6822      	ldr	r2, [r4, #0]
 800418e:	1b52      	subs	r2, r2, r5
 8004190:	d41f      	bmi.n	80041d2 <_malloc_r+0xd6>
 8004192:	2a0b      	cmp	r2, #11
 8004194:	d917      	bls.n	80041c6 <_malloc_r+0xca>
 8004196:	1961      	adds	r1, r4, r5
 8004198:	42a3      	cmp	r3, r4
 800419a:	6025      	str	r5, [r4, #0]
 800419c:	bf18      	it	ne
 800419e:	6059      	strne	r1, [r3, #4]
 80041a0:	6863      	ldr	r3, [r4, #4]
 80041a2:	bf08      	it	eq
 80041a4:	f8c8 1000 	streq.w	r1, [r8]
 80041a8:	5162      	str	r2, [r4, r5]
 80041aa:	604b      	str	r3, [r1, #4]
 80041ac:	4638      	mov	r0, r7
 80041ae:	f104 060b 	add.w	r6, r4, #11
 80041b2:	f000 f829 	bl	8004208 <__malloc_unlock>
 80041b6:	f026 0607 	bic.w	r6, r6, #7
 80041ba:	1d23      	adds	r3, r4, #4
 80041bc:	1af2      	subs	r2, r6, r3
 80041be:	d0ae      	beq.n	800411e <_malloc_r+0x22>
 80041c0:	1b9b      	subs	r3, r3, r6
 80041c2:	50a3      	str	r3, [r4, r2]
 80041c4:	e7ab      	b.n	800411e <_malloc_r+0x22>
 80041c6:	42a3      	cmp	r3, r4
 80041c8:	6862      	ldr	r2, [r4, #4]
 80041ca:	d1dd      	bne.n	8004188 <_malloc_r+0x8c>
 80041cc:	f8c8 2000 	str.w	r2, [r8]
 80041d0:	e7ec      	b.n	80041ac <_malloc_r+0xb0>
 80041d2:	4623      	mov	r3, r4
 80041d4:	6864      	ldr	r4, [r4, #4]
 80041d6:	e7ac      	b.n	8004132 <_malloc_r+0x36>
 80041d8:	4634      	mov	r4, r6
 80041da:	6876      	ldr	r6, [r6, #4]
 80041dc:	e7b4      	b.n	8004148 <_malloc_r+0x4c>
 80041de:	4613      	mov	r3, r2
 80041e0:	e7cc      	b.n	800417c <_malloc_r+0x80>
 80041e2:	230c      	movs	r3, #12
 80041e4:	603b      	str	r3, [r7, #0]
 80041e6:	4638      	mov	r0, r7
 80041e8:	f000 f80e 	bl	8004208 <__malloc_unlock>
 80041ec:	e797      	b.n	800411e <_malloc_r+0x22>
 80041ee:	6025      	str	r5, [r4, #0]
 80041f0:	e7dc      	b.n	80041ac <_malloc_r+0xb0>
 80041f2:	605b      	str	r3, [r3, #4]
 80041f4:	deff      	udf	#255	; 0xff
 80041f6:	bf00      	nop
 80041f8:	20000674 	.word	0x20000674

080041fc <__malloc_lock>:
 80041fc:	4801      	ldr	r0, [pc, #4]	; (8004204 <__malloc_lock+0x8>)
 80041fe:	f7ff bf0f 	b.w	8004020 <__retarget_lock_acquire_recursive>
 8004202:	bf00      	nop
 8004204:	20000670 	.word	0x20000670

08004208 <__malloc_unlock>:
 8004208:	4801      	ldr	r0, [pc, #4]	; (8004210 <__malloc_unlock+0x8>)
 800420a:	f7ff bf0a 	b.w	8004022 <__retarget_lock_release_recursive>
 800420e:	bf00      	nop
 8004210:	20000670 	.word	0x20000670

08004214 <__sfputc_r>:
 8004214:	6893      	ldr	r3, [r2, #8]
 8004216:	3b01      	subs	r3, #1
 8004218:	2b00      	cmp	r3, #0
 800421a:	b410      	push	{r4}
 800421c:	6093      	str	r3, [r2, #8]
 800421e:	da08      	bge.n	8004232 <__sfputc_r+0x1e>
 8004220:	6994      	ldr	r4, [r2, #24]
 8004222:	42a3      	cmp	r3, r4
 8004224:	db01      	blt.n	800422a <__sfputc_r+0x16>
 8004226:	290a      	cmp	r1, #10
 8004228:	d103      	bne.n	8004232 <__sfputc_r+0x1e>
 800422a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800422e:	f000 bba7 	b.w	8004980 <__swbuf_r>
 8004232:	6813      	ldr	r3, [r2, #0]
 8004234:	1c58      	adds	r0, r3, #1
 8004236:	6010      	str	r0, [r2, #0]
 8004238:	7019      	strb	r1, [r3, #0]
 800423a:	4608      	mov	r0, r1
 800423c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004240:	4770      	bx	lr

08004242 <__sfputs_r>:
 8004242:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004244:	4606      	mov	r6, r0
 8004246:	460f      	mov	r7, r1
 8004248:	4614      	mov	r4, r2
 800424a:	18d5      	adds	r5, r2, r3
 800424c:	42ac      	cmp	r4, r5
 800424e:	d101      	bne.n	8004254 <__sfputs_r+0x12>
 8004250:	2000      	movs	r0, #0
 8004252:	e007      	b.n	8004264 <__sfputs_r+0x22>
 8004254:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004258:	463a      	mov	r2, r7
 800425a:	4630      	mov	r0, r6
 800425c:	f7ff ffda 	bl	8004214 <__sfputc_r>
 8004260:	1c43      	adds	r3, r0, #1
 8004262:	d1f3      	bne.n	800424c <__sfputs_r+0xa>
 8004264:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004268 <_vfiprintf_r>:
 8004268:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800426c:	460d      	mov	r5, r1
 800426e:	b09d      	sub	sp, #116	; 0x74
 8004270:	4614      	mov	r4, r2
 8004272:	4698      	mov	r8, r3
 8004274:	4606      	mov	r6, r0
 8004276:	b118      	cbz	r0, 8004280 <_vfiprintf_r+0x18>
 8004278:	6a03      	ldr	r3, [r0, #32]
 800427a:	b90b      	cbnz	r3, 8004280 <_vfiprintf_r+0x18>
 800427c:	f7ff fdc4 	bl	8003e08 <__sinit>
 8004280:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004282:	07d9      	lsls	r1, r3, #31
 8004284:	d405      	bmi.n	8004292 <_vfiprintf_r+0x2a>
 8004286:	89ab      	ldrh	r3, [r5, #12]
 8004288:	059a      	lsls	r2, r3, #22
 800428a:	d402      	bmi.n	8004292 <_vfiprintf_r+0x2a>
 800428c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800428e:	f7ff fec7 	bl	8004020 <__retarget_lock_acquire_recursive>
 8004292:	89ab      	ldrh	r3, [r5, #12]
 8004294:	071b      	lsls	r3, r3, #28
 8004296:	d501      	bpl.n	800429c <_vfiprintf_r+0x34>
 8004298:	692b      	ldr	r3, [r5, #16]
 800429a:	b99b      	cbnz	r3, 80042c4 <_vfiprintf_r+0x5c>
 800429c:	4629      	mov	r1, r5
 800429e:	4630      	mov	r0, r6
 80042a0:	f000 fbac 	bl	80049fc <__swsetup_r>
 80042a4:	b170      	cbz	r0, 80042c4 <_vfiprintf_r+0x5c>
 80042a6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80042a8:	07dc      	lsls	r4, r3, #31
 80042aa:	d504      	bpl.n	80042b6 <_vfiprintf_r+0x4e>
 80042ac:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80042b0:	b01d      	add	sp, #116	; 0x74
 80042b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80042b6:	89ab      	ldrh	r3, [r5, #12]
 80042b8:	0598      	lsls	r0, r3, #22
 80042ba:	d4f7      	bmi.n	80042ac <_vfiprintf_r+0x44>
 80042bc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80042be:	f7ff feb0 	bl	8004022 <__retarget_lock_release_recursive>
 80042c2:	e7f3      	b.n	80042ac <_vfiprintf_r+0x44>
 80042c4:	2300      	movs	r3, #0
 80042c6:	9309      	str	r3, [sp, #36]	; 0x24
 80042c8:	2320      	movs	r3, #32
 80042ca:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80042ce:	f8cd 800c 	str.w	r8, [sp, #12]
 80042d2:	2330      	movs	r3, #48	; 0x30
 80042d4:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8004488 <_vfiprintf_r+0x220>
 80042d8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80042dc:	f04f 0901 	mov.w	r9, #1
 80042e0:	4623      	mov	r3, r4
 80042e2:	469a      	mov	sl, r3
 80042e4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80042e8:	b10a      	cbz	r2, 80042ee <_vfiprintf_r+0x86>
 80042ea:	2a25      	cmp	r2, #37	; 0x25
 80042ec:	d1f9      	bne.n	80042e2 <_vfiprintf_r+0x7a>
 80042ee:	ebba 0b04 	subs.w	fp, sl, r4
 80042f2:	d00b      	beq.n	800430c <_vfiprintf_r+0xa4>
 80042f4:	465b      	mov	r3, fp
 80042f6:	4622      	mov	r2, r4
 80042f8:	4629      	mov	r1, r5
 80042fa:	4630      	mov	r0, r6
 80042fc:	f7ff ffa1 	bl	8004242 <__sfputs_r>
 8004300:	3001      	adds	r0, #1
 8004302:	f000 80a9 	beq.w	8004458 <_vfiprintf_r+0x1f0>
 8004306:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004308:	445a      	add	r2, fp
 800430a:	9209      	str	r2, [sp, #36]	; 0x24
 800430c:	f89a 3000 	ldrb.w	r3, [sl]
 8004310:	2b00      	cmp	r3, #0
 8004312:	f000 80a1 	beq.w	8004458 <_vfiprintf_r+0x1f0>
 8004316:	2300      	movs	r3, #0
 8004318:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800431c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004320:	f10a 0a01 	add.w	sl, sl, #1
 8004324:	9304      	str	r3, [sp, #16]
 8004326:	9307      	str	r3, [sp, #28]
 8004328:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800432c:	931a      	str	r3, [sp, #104]	; 0x68
 800432e:	4654      	mov	r4, sl
 8004330:	2205      	movs	r2, #5
 8004332:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004336:	4854      	ldr	r0, [pc, #336]	; (8004488 <_vfiprintf_r+0x220>)
 8004338:	f7fb ff4a 	bl	80001d0 <memchr>
 800433c:	9a04      	ldr	r2, [sp, #16]
 800433e:	b9d8      	cbnz	r0, 8004378 <_vfiprintf_r+0x110>
 8004340:	06d1      	lsls	r1, r2, #27
 8004342:	bf44      	itt	mi
 8004344:	2320      	movmi	r3, #32
 8004346:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800434a:	0713      	lsls	r3, r2, #28
 800434c:	bf44      	itt	mi
 800434e:	232b      	movmi	r3, #43	; 0x2b
 8004350:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004354:	f89a 3000 	ldrb.w	r3, [sl]
 8004358:	2b2a      	cmp	r3, #42	; 0x2a
 800435a:	d015      	beq.n	8004388 <_vfiprintf_r+0x120>
 800435c:	9a07      	ldr	r2, [sp, #28]
 800435e:	4654      	mov	r4, sl
 8004360:	2000      	movs	r0, #0
 8004362:	f04f 0c0a 	mov.w	ip, #10
 8004366:	4621      	mov	r1, r4
 8004368:	f811 3b01 	ldrb.w	r3, [r1], #1
 800436c:	3b30      	subs	r3, #48	; 0x30
 800436e:	2b09      	cmp	r3, #9
 8004370:	d94d      	bls.n	800440e <_vfiprintf_r+0x1a6>
 8004372:	b1b0      	cbz	r0, 80043a2 <_vfiprintf_r+0x13a>
 8004374:	9207      	str	r2, [sp, #28]
 8004376:	e014      	b.n	80043a2 <_vfiprintf_r+0x13a>
 8004378:	eba0 0308 	sub.w	r3, r0, r8
 800437c:	fa09 f303 	lsl.w	r3, r9, r3
 8004380:	4313      	orrs	r3, r2
 8004382:	9304      	str	r3, [sp, #16]
 8004384:	46a2      	mov	sl, r4
 8004386:	e7d2      	b.n	800432e <_vfiprintf_r+0xc6>
 8004388:	9b03      	ldr	r3, [sp, #12]
 800438a:	1d19      	adds	r1, r3, #4
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	9103      	str	r1, [sp, #12]
 8004390:	2b00      	cmp	r3, #0
 8004392:	bfbb      	ittet	lt
 8004394:	425b      	neglt	r3, r3
 8004396:	f042 0202 	orrlt.w	r2, r2, #2
 800439a:	9307      	strge	r3, [sp, #28]
 800439c:	9307      	strlt	r3, [sp, #28]
 800439e:	bfb8      	it	lt
 80043a0:	9204      	strlt	r2, [sp, #16]
 80043a2:	7823      	ldrb	r3, [r4, #0]
 80043a4:	2b2e      	cmp	r3, #46	; 0x2e
 80043a6:	d10c      	bne.n	80043c2 <_vfiprintf_r+0x15a>
 80043a8:	7863      	ldrb	r3, [r4, #1]
 80043aa:	2b2a      	cmp	r3, #42	; 0x2a
 80043ac:	d134      	bne.n	8004418 <_vfiprintf_r+0x1b0>
 80043ae:	9b03      	ldr	r3, [sp, #12]
 80043b0:	1d1a      	adds	r2, r3, #4
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	9203      	str	r2, [sp, #12]
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	bfb8      	it	lt
 80043ba:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80043be:	3402      	adds	r4, #2
 80043c0:	9305      	str	r3, [sp, #20]
 80043c2:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8004498 <_vfiprintf_r+0x230>
 80043c6:	7821      	ldrb	r1, [r4, #0]
 80043c8:	2203      	movs	r2, #3
 80043ca:	4650      	mov	r0, sl
 80043cc:	f7fb ff00 	bl	80001d0 <memchr>
 80043d0:	b138      	cbz	r0, 80043e2 <_vfiprintf_r+0x17a>
 80043d2:	9b04      	ldr	r3, [sp, #16]
 80043d4:	eba0 000a 	sub.w	r0, r0, sl
 80043d8:	2240      	movs	r2, #64	; 0x40
 80043da:	4082      	lsls	r2, r0
 80043dc:	4313      	orrs	r3, r2
 80043de:	3401      	adds	r4, #1
 80043e0:	9304      	str	r3, [sp, #16]
 80043e2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80043e6:	4829      	ldr	r0, [pc, #164]	; (800448c <_vfiprintf_r+0x224>)
 80043e8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80043ec:	2206      	movs	r2, #6
 80043ee:	f7fb feef 	bl	80001d0 <memchr>
 80043f2:	2800      	cmp	r0, #0
 80043f4:	d03f      	beq.n	8004476 <_vfiprintf_r+0x20e>
 80043f6:	4b26      	ldr	r3, [pc, #152]	; (8004490 <_vfiprintf_r+0x228>)
 80043f8:	bb1b      	cbnz	r3, 8004442 <_vfiprintf_r+0x1da>
 80043fa:	9b03      	ldr	r3, [sp, #12]
 80043fc:	3307      	adds	r3, #7
 80043fe:	f023 0307 	bic.w	r3, r3, #7
 8004402:	3308      	adds	r3, #8
 8004404:	9303      	str	r3, [sp, #12]
 8004406:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004408:	443b      	add	r3, r7
 800440a:	9309      	str	r3, [sp, #36]	; 0x24
 800440c:	e768      	b.n	80042e0 <_vfiprintf_r+0x78>
 800440e:	fb0c 3202 	mla	r2, ip, r2, r3
 8004412:	460c      	mov	r4, r1
 8004414:	2001      	movs	r0, #1
 8004416:	e7a6      	b.n	8004366 <_vfiprintf_r+0xfe>
 8004418:	2300      	movs	r3, #0
 800441a:	3401      	adds	r4, #1
 800441c:	9305      	str	r3, [sp, #20]
 800441e:	4619      	mov	r1, r3
 8004420:	f04f 0c0a 	mov.w	ip, #10
 8004424:	4620      	mov	r0, r4
 8004426:	f810 2b01 	ldrb.w	r2, [r0], #1
 800442a:	3a30      	subs	r2, #48	; 0x30
 800442c:	2a09      	cmp	r2, #9
 800442e:	d903      	bls.n	8004438 <_vfiprintf_r+0x1d0>
 8004430:	2b00      	cmp	r3, #0
 8004432:	d0c6      	beq.n	80043c2 <_vfiprintf_r+0x15a>
 8004434:	9105      	str	r1, [sp, #20]
 8004436:	e7c4      	b.n	80043c2 <_vfiprintf_r+0x15a>
 8004438:	fb0c 2101 	mla	r1, ip, r1, r2
 800443c:	4604      	mov	r4, r0
 800443e:	2301      	movs	r3, #1
 8004440:	e7f0      	b.n	8004424 <_vfiprintf_r+0x1bc>
 8004442:	ab03      	add	r3, sp, #12
 8004444:	9300      	str	r3, [sp, #0]
 8004446:	462a      	mov	r2, r5
 8004448:	4b12      	ldr	r3, [pc, #72]	; (8004494 <_vfiprintf_r+0x22c>)
 800444a:	a904      	add	r1, sp, #16
 800444c:	4630      	mov	r0, r6
 800444e:	f3af 8000 	nop.w
 8004452:	4607      	mov	r7, r0
 8004454:	1c78      	adds	r0, r7, #1
 8004456:	d1d6      	bne.n	8004406 <_vfiprintf_r+0x19e>
 8004458:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800445a:	07d9      	lsls	r1, r3, #31
 800445c:	d405      	bmi.n	800446a <_vfiprintf_r+0x202>
 800445e:	89ab      	ldrh	r3, [r5, #12]
 8004460:	059a      	lsls	r2, r3, #22
 8004462:	d402      	bmi.n	800446a <_vfiprintf_r+0x202>
 8004464:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004466:	f7ff fddc 	bl	8004022 <__retarget_lock_release_recursive>
 800446a:	89ab      	ldrh	r3, [r5, #12]
 800446c:	065b      	lsls	r3, r3, #25
 800446e:	f53f af1d 	bmi.w	80042ac <_vfiprintf_r+0x44>
 8004472:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004474:	e71c      	b.n	80042b0 <_vfiprintf_r+0x48>
 8004476:	ab03      	add	r3, sp, #12
 8004478:	9300      	str	r3, [sp, #0]
 800447a:	462a      	mov	r2, r5
 800447c:	4b05      	ldr	r3, [pc, #20]	; (8004494 <_vfiprintf_r+0x22c>)
 800447e:	a904      	add	r1, sp, #16
 8004480:	4630      	mov	r0, r6
 8004482:	f000 f879 	bl	8004578 <_printf_i>
 8004486:	e7e4      	b.n	8004452 <_vfiprintf_r+0x1ea>
 8004488:	08004ea0 	.word	0x08004ea0
 800448c:	08004eaa 	.word	0x08004eaa
 8004490:	00000000 	.word	0x00000000
 8004494:	08004243 	.word	0x08004243
 8004498:	08004ea6 	.word	0x08004ea6

0800449c <_printf_common>:
 800449c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80044a0:	4616      	mov	r6, r2
 80044a2:	4699      	mov	r9, r3
 80044a4:	688a      	ldr	r2, [r1, #8]
 80044a6:	690b      	ldr	r3, [r1, #16]
 80044a8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80044ac:	4293      	cmp	r3, r2
 80044ae:	bfb8      	it	lt
 80044b0:	4613      	movlt	r3, r2
 80044b2:	6033      	str	r3, [r6, #0]
 80044b4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80044b8:	4607      	mov	r7, r0
 80044ba:	460c      	mov	r4, r1
 80044bc:	b10a      	cbz	r2, 80044c2 <_printf_common+0x26>
 80044be:	3301      	adds	r3, #1
 80044c0:	6033      	str	r3, [r6, #0]
 80044c2:	6823      	ldr	r3, [r4, #0]
 80044c4:	0699      	lsls	r1, r3, #26
 80044c6:	bf42      	ittt	mi
 80044c8:	6833      	ldrmi	r3, [r6, #0]
 80044ca:	3302      	addmi	r3, #2
 80044cc:	6033      	strmi	r3, [r6, #0]
 80044ce:	6825      	ldr	r5, [r4, #0]
 80044d0:	f015 0506 	ands.w	r5, r5, #6
 80044d4:	d106      	bne.n	80044e4 <_printf_common+0x48>
 80044d6:	f104 0a19 	add.w	sl, r4, #25
 80044da:	68e3      	ldr	r3, [r4, #12]
 80044dc:	6832      	ldr	r2, [r6, #0]
 80044de:	1a9b      	subs	r3, r3, r2
 80044e0:	42ab      	cmp	r3, r5
 80044e2:	dc26      	bgt.n	8004532 <_printf_common+0x96>
 80044e4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80044e8:	1e13      	subs	r3, r2, #0
 80044ea:	6822      	ldr	r2, [r4, #0]
 80044ec:	bf18      	it	ne
 80044ee:	2301      	movne	r3, #1
 80044f0:	0692      	lsls	r2, r2, #26
 80044f2:	d42b      	bmi.n	800454c <_printf_common+0xb0>
 80044f4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80044f8:	4649      	mov	r1, r9
 80044fa:	4638      	mov	r0, r7
 80044fc:	47c0      	blx	r8
 80044fe:	3001      	adds	r0, #1
 8004500:	d01e      	beq.n	8004540 <_printf_common+0xa4>
 8004502:	6823      	ldr	r3, [r4, #0]
 8004504:	6922      	ldr	r2, [r4, #16]
 8004506:	f003 0306 	and.w	r3, r3, #6
 800450a:	2b04      	cmp	r3, #4
 800450c:	bf02      	ittt	eq
 800450e:	68e5      	ldreq	r5, [r4, #12]
 8004510:	6833      	ldreq	r3, [r6, #0]
 8004512:	1aed      	subeq	r5, r5, r3
 8004514:	68a3      	ldr	r3, [r4, #8]
 8004516:	bf0c      	ite	eq
 8004518:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800451c:	2500      	movne	r5, #0
 800451e:	4293      	cmp	r3, r2
 8004520:	bfc4      	itt	gt
 8004522:	1a9b      	subgt	r3, r3, r2
 8004524:	18ed      	addgt	r5, r5, r3
 8004526:	2600      	movs	r6, #0
 8004528:	341a      	adds	r4, #26
 800452a:	42b5      	cmp	r5, r6
 800452c:	d11a      	bne.n	8004564 <_printf_common+0xc8>
 800452e:	2000      	movs	r0, #0
 8004530:	e008      	b.n	8004544 <_printf_common+0xa8>
 8004532:	2301      	movs	r3, #1
 8004534:	4652      	mov	r2, sl
 8004536:	4649      	mov	r1, r9
 8004538:	4638      	mov	r0, r7
 800453a:	47c0      	blx	r8
 800453c:	3001      	adds	r0, #1
 800453e:	d103      	bne.n	8004548 <_printf_common+0xac>
 8004540:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004544:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004548:	3501      	adds	r5, #1
 800454a:	e7c6      	b.n	80044da <_printf_common+0x3e>
 800454c:	18e1      	adds	r1, r4, r3
 800454e:	1c5a      	adds	r2, r3, #1
 8004550:	2030      	movs	r0, #48	; 0x30
 8004552:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004556:	4422      	add	r2, r4
 8004558:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800455c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004560:	3302      	adds	r3, #2
 8004562:	e7c7      	b.n	80044f4 <_printf_common+0x58>
 8004564:	2301      	movs	r3, #1
 8004566:	4622      	mov	r2, r4
 8004568:	4649      	mov	r1, r9
 800456a:	4638      	mov	r0, r7
 800456c:	47c0      	blx	r8
 800456e:	3001      	adds	r0, #1
 8004570:	d0e6      	beq.n	8004540 <_printf_common+0xa4>
 8004572:	3601      	adds	r6, #1
 8004574:	e7d9      	b.n	800452a <_printf_common+0x8e>
	...

08004578 <_printf_i>:
 8004578:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800457c:	7e0f      	ldrb	r7, [r1, #24]
 800457e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004580:	2f78      	cmp	r7, #120	; 0x78
 8004582:	4691      	mov	r9, r2
 8004584:	4680      	mov	r8, r0
 8004586:	460c      	mov	r4, r1
 8004588:	469a      	mov	sl, r3
 800458a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800458e:	d807      	bhi.n	80045a0 <_printf_i+0x28>
 8004590:	2f62      	cmp	r7, #98	; 0x62
 8004592:	d80a      	bhi.n	80045aa <_printf_i+0x32>
 8004594:	2f00      	cmp	r7, #0
 8004596:	f000 80d4 	beq.w	8004742 <_printf_i+0x1ca>
 800459a:	2f58      	cmp	r7, #88	; 0x58
 800459c:	f000 80c0 	beq.w	8004720 <_printf_i+0x1a8>
 80045a0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80045a4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80045a8:	e03a      	b.n	8004620 <_printf_i+0xa8>
 80045aa:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80045ae:	2b15      	cmp	r3, #21
 80045b0:	d8f6      	bhi.n	80045a0 <_printf_i+0x28>
 80045b2:	a101      	add	r1, pc, #4	; (adr r1, 80045b8 <_printf_i+0x40>)
 80045b4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80045b8:	08004611 	.word	0x08004611
 80045bc:	08004625 	.word	0x08004625
 80045c0:	080045a1 	.word	0x080045a1
 80045c4:	080045a1 	.word	0x080045a1
 80045c8:	080045a1 	.word	0x080045a1
 80045cc:	080045a1 	.word	0x080045a1
 80045d0:	08004625 	.word	0x08004625
 80045d4:	080045a1 	.word	0x080045a1
 80045d8:	080045a1 	.word	0x080045a1
 80045dc:	080045a1 	.word	0x080045a1
 80045e0:	080045a1 	.word	0x080045a1
 80045e4:	08004729 	.word	0x08004729
 80045e8:	08004651 	.word	0x08004651
 80045ec:	080046e3 	.word	0x080046e3
 80045f0:	080045a1 	.word	0x080045a1
 80045f4:	080045a1 	.word	0x080045a1
 80045f8:	0800474b 	.word	0x0800474b
 80045fc:	080045a1 	.word	0x080045a1
 8004600:	08004651 	.word	0x08004651
 8004604:	080045a1 	.word	0x080045a1
 8004608:	080045a1 	.word	0x080045a1
 800460c:	080046eb 	.word	0x080046eb
 8004610:	682b      	ldr	r3, [r5, #0]
 8004612:	1d1a      	adds	r2, r3, #4
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	602a      	str	r2, [r5, #0]
 8004618:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800461c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004620:	2301      	movs	r3, #1
 8004622:	e09f      	b.n	8004764 <_printf_i+0x1ec>
 8004624:	6820      	ldr	r0, [r4, #0]
 8004626:	682b      	ldr	r3, [r5, #0]
 8004628:	0607      	lsls	r7, r0, #24
 800462a:	f103 0104 	add.w	r1, r3, #4
 800462e:	6029      	str	r1, [r5, #0]
 8004630:	d501      	bpl.n	8004636 <_printf_i+0xbe>
 8004632:	681e      	ldr	r6, [r3, #0]
 8004634:	e003      	b.n	800463e <_printf_i+0xc6>
 8004636:	0646      	lsls	r6, r0, #25
 8004638:	d5fb      	bpl.n	8004632 <_printf_i+0xba>
 800463a:	f9b3 6000 	ldrsh.w	r6, [r3]
 800463e:	2e00      	cmp	r6, #0
 8004640:	da03      	bge.n	800464a <_printf_i+0xd2>
 8004642:	232d      	movs	r3, #45	; 0x2d
 8004644:	4276      	negs	r6, r6
 8004646:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800464a:	485a      	ldr	r0, [pc, #360]	; (80047b4 <_printf_i+0x23c>)
 800464c:	230a      	movs	r3, #10
 800464e:	e012      	b.n	8004676 <_printf_i+0xfe>
 8004650:	682b      	ldr	r3, [r5, #0]
 8004652:	6820      	ldr	r0, [r4, #0]
 8004654:	1d19      	adds	r1, r3, #4
 8004656:	6029      	str	r1, [r5, #0]
 8004658:	0605      	lsls	r5, r0, #24
 800465a:	d501      	bpl.n	8004660 <_printf_i+0xe8>
 800465c:	681e      	ldr	r6, [r3, #0]
 800465e:	e002      	b.n	8004666 <_printf_i+0xee>
 8004660:	0641      	lsls	r1, r0, #25
 8004662:	d5fb      	bpl.n	800465c <_printf_i+0xe4>
 8004664:	881e      	ldrh	r6, [r3, #0]
 8004666:	4853      	ldr	r0, [pc, #332]	; (80047b4 <_printf_i+0x23c>)
 8004668:	2f6f      	cmp	r7, #111	; 0x6f
 800466a:	bf0c      	ite	eq
 800466c:	2308      	moveq	r3, #8
 800466e:	230a      	movne	r3, #10
 8004670:	2100      	movs	r1, #0
 8004672:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004676:	6865      	ldr	r5, [r4, #4]
 8004678:	60a5      	str	r5, [r4, #8]
 800467a:	2d00      	cmp	r5, #0
 800467c:	bfa2      	ittt	ge
 800467e:	6821      	ldrge	r1, [r4, #0]
 8004680:	f021 0104 	bicge.w	r1, r1, #4
 8004684:	6021      	strge	r1, [r4, #0]
 8004686:	b90e      	cbnz	r6, 800468c <_printf_i+0x114>
 8004688:	2d00      	cmp	r5, #0
 800468a:	d04b      	beq.n	8004724 <_printf_i+0x1ac>
 800468c:	4615      	mov	r5, r2
 800468e:	fbb6 f1f3 	udiv	r1, r6, r3
 8004692:	fb03 6711 	mls	r7, r3, r1, r6
 8004696:	5dc7      	ldrb	r7, [r0, r7]
 8004698:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800469c:	4637      	mov	r7, r6
 800469e:	42bb      	cmp	r3, r7
 80046a0:	460e      	mov	r6, r1
 80046a2:	d9f4      	bls.n	800468e <_printf_i+0x116>
 80046a4:	2b08      	cmp	r3, #8
 80046a6:	d10b      	bne.n	80046c0 <_printf_i+0x148>
 80046a8:	6823      	ldr	r3, [r4, #0]
 80046aa:	07de      	lsls	r6, r3, #31
 80046ac:	d508      	bpl.n	80046c0 <_printf_i+0x148>
 80046ae:	6923      	ldr	r3, [r4, #16]
 80046b0:	6861      	ldr	r1, [r4, #4]
 80046b2:	4299      	cmp	r1, r3
 80046b4:	bfde      	ittt	le
 80046b6:	2330      	movle	r3, #48	; 0x30
 80046b8:	f805 3c01 	strble.w	r3, [r5, #-1]
 80046bc:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 80046c0:	1b52      	subs	r2, r2, r5
 80046c2:	6122      	str	r2, [r4, #16]
 80046c4:	f8cd a000 	str.w	sl, [sp]
 80046c8:	464b      	mov	r3, r9
 80046ca:	aa03      	add	r2, sp, #12
 80046cc:	4621      	mov	r1, r4
 80046ce:	4640      	mov	r0, r8
 80046d0:	f7ff fee4 	bl	800449c <_printf_common>
 80046d4:	3001      	adds	r0, #1
 80046d6:	d14a      	bne.n	800476e <_printf_i+0x1f6>
 80046d8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80046dc:	b004      	add	sp, #16
 80046de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80046e2:	6823      	ldr	r3, [r4, #0]
 80046e4:	f043 0320 	orr.w	r3, r3, #32
 80046e8:	6023      	str	r3, [r4, #0]
 80046ea:	4833      	ldr	r0, [pc, #204]	; (80047b8 <_printf_i+0x240>)
 80046ec:	2778      	movs	r7, #120	; 0x78
 80046ee:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80046f2:	6823      	ldr	r3, [r4, #0]
 80046f4:	6829      	ldr	r1, [r5, #0]
 80046f6:	061f      	lsls	r7, r3, #24
 80046f8:	f851 6b04 	ldr.w	r6, [r1], #4
 80046fc:	d402      	bmi.n	8004704 <_printf_i+0x18c>
 80046fe:	065f      	lsls	r7, r3, #25
 8004700:	bf48      	it	mi
 8004702:	b2b6      	uxthmi	r6, r6
 8004704:	07df      	lsls	r7, r3, #31
 8004706:	bf48      	it	mi
 8004708:	f043 0320 	orrmi.w	r3, r3, #32
 800470c:	6029      	str	r1, [r5, #0]
 800470e:	bf48      	it	mi
 8004710:	6023      	strmi	r3, [r4, #0]
 8004712:	b91e      	cbnz	r6, 800471c <_printf_i+0x1a4>
 8004714:	6823      	ldr	r3, [r4, #0]
 8004716:	f023 0320 	bic.w	r3, r3, #32
 800471a:	6023      	str	r3, [r4, #0]
 800471c:	2310      	movs	r3, #16
 800471e:	e7a7      	b.n	8004670 <_printf_i+0xf8>
 8004720:	4824      	ldr	r0, [pc, #144]	; (80047b4 <_printf_i+0x23c>)
 8004722:	e7e4      	b.n	80046ee <_printf_i+0x176>
 8004724:	4615      	mov	r5, r2
 8004726:	e7bd      	b.n	80046a4 <_printf_i+0x12c>
 8004728:	682b      	ldr	r3, [r5, #0]
 800472a:	6826      	ldr	r6, [r4, #0]
 800472c:	6961      	ldr	r1, [r4, #20]
 800472e:	1d18      	adds	r0, r3, #4
 8004730:	6028      	str	r0, [r5, #0]
 8004732:	0635      	lsls	r5, r6, #24
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	d501      	bpl.n	800473c <_printf_i+0x1c4>
 8004738:	6019      	str	r1, [r3, #0]
 800473a:	e002      	b.n	8004742 <_printf_i+0x1ca>
 800473c:	0670      	lsls	r0, r6, #25
 800473e:	d5fb      	bpl.n	8004738 <_printf_i+0x1c0>
 8004740:	8019      	strh	r1, [r3, #0]
 8004742:	2300      	movs	r3, #0
 8004744:	6123      	str	r3, [r4, #16]
 8004746:	4615      	mov	r5, r2
 8004748:	e7bc      	b.n	80046c4 <_printf_i+0x14c>
 800474a:	682b      	ldr	r3, [r5, #0]
 800474c:	1d1a      	adds	r2, r3, #4
 800474e:	602a      	str	r2, [r5, #0]
 8004750:	681d      	ldr	r5, [r3, #0]
 8004752:	6862      	ldr	r2, [r4, #4]
 8004754:	2100      	movs	r1, #0
 8004756:	4628      	mov	r0, r5
 8004758:	f7fb fd3a 	bl	80001d0 <memchr>
 800475c:	b108      	cbz	r0, 8004762 <_printf_i+0x1ea>
 800475e:	1b40      	subs	r0, r0, r5
 8004760:	6060      	str	r0, [r4, #4]
 8004762:	6863      	ldr	r3, [r4, #4]
 8004764:	6123      	str	r3, [r4, #16]
 8004766:	2300      	movs	r3, #0
 8004768:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800476c:	e7aa      	b.n	80046c4 <_printf_i+0x14c>
 800476e:	6923      	ldr	r3, [r4, #16]
 8004770:	462a      	mov	r2, r5
 8004772:	4649      	mov	r1, r9
 8004774:	4640      	mov	r0, r8
 8004776:	47d0      	blx	sl
 8004778:	3001      	adds	r0, #1
 800477a:	d0ad      	beq.n	80046d8 <_printf_i+0x160>
 800477c:	6823      	ldr	r3, [r4, #0]
 800477e:	079b      	lsls	r3, r3, #30
 8004780:	d413      	bmi.n	80047aa <_printf_i+0x232>
 8004782:	68e0      	ldr	r0, [r4, #12]
 8004784:	9b03      	ldr	r3, [sp, #12]
 8004786:	4298      	cmp	r0, r3
 8004788:	bfb8      	it	lt
 800478a:	4618      	movlt	r0, r3
 800478c:	e7a6      	b.n	80046dc <_printf_i+0x164>
 800478e:	2301      	movs	r3, #1
 8004790:	4632      	mov	r2, r6
 8004792:	4649      	mov	r1, r9
 8004794:	4640      	mov	r0, r8
 8004796:	47d0      	blx	sl
 8004798:	3001      	adds	r0, #1
 800479a:	d09d      	beq.n	80046d8 <_printf_i+0x160>
 800479c:	3501      	adds	r5, #1
 800479e:	68e3      	ldr	r3, [r4, #12]
 80047a0:	9903      	ldr	r1, [sp, #12]
 80047a2:	1a5b      	subs	r3, r3, r1
 80047a4:	42ab      	cmp	r3, r5
 80047a6:	dcf2      	bgt.n	800478e <_printf_i+0x216>
 80047a8:	e7eb      	b.n	8004782 <_printf_i+0x20a>
 80047aa:	2500      	movs	r5, #0
 80047ac:	f104 0619 	add.w	r6, r4, #25
 80047b0:	e7f5      	b.n	800479e <_printf_i+0x226>
 80047b2:	bf00      	nop
 80047b4:	08004eb1 	.word	0x08004eb1
 80047b8:	08004ec2 	.word	0x08004ec2

080047bc <__sflush_r>:
 80047bc:	898a      	ldrh	r2, [r1, #12]
 80047be:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80047c2:	4605      	mov	r5, r0
 80047c4:	0710      	lsls	r0, r2, #28
 80047c6:	460c      	mov	r4, r1
 80047c8:	d458      	bmi.n	800487c <__sflush_r+0xc0>
 80047ca:	684b      	ldr	r3, [r1, #4]
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	dc05      	bgt.n	80047dc <__sflush_r+0x20>
 80047d0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	dc02      	bgt.n	80047dc <__sflush_r+0x20>
 80047d6:	2000      	movs	r0, #0
 80047d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80047dc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80047de:	2e00      	cmp	r6, #0
 80047e0:	d0f9      	beq.n	80047d6 <__sflush_r+0x1a>
 80047e2:	2300      	movs	r3, #0
 80047e4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80047e8:	682f      	ldr	r7, [r5, #0]
 80047ea:	6a21      	ldr	r1, [r4, #32]
 80047ec:	602b      	str	r3, [r5, #0]
 80047ee:	d032      	beq.n	8004856 <__sflush_r+0x9a>
 80047f0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80047f2:	89a3      	ldrh	r3, [r4, #12]
 80047f4:	075a      	lsls	r2, r3, #29
 80047f6:	d505      	bpl.n	8004804 <__sflush_r+0x48>
 80047f8:	6863      	ldr	r3, [r4, #4]
 80047fa:	1ac0      	subs	r0, r0, r3
 80047fc:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80047fe:	b10b      	cbz	r3, 8004804 <__sflush_r+0x48>
 8004800:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004802:	1ac0      	subs	r0, r0, r3
 8004804:	2300      	movs	r3, #0
 8004806:	4602      	mov	r2, r0
 8004808:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800480a:	6a21      	ldr	r1, [r4, #32]
 800480c:	4628      	mov	r0, r5
 800480e:	47b0      	blx	r6
 8004810:	1c43      	adds	r3, r0, #1
 8004812:	89a3      	ldrh	r3, [r4, #12]
 8004814:	d106      	bne.n	8004824 <__sflush_r+0x68>
 8004816:	6829      	ldr	r1, [r5, #0]
 8004818:	291d      	cmp	r1, #29
 800481a:	d82b      	bhi.n	8004874 <__sflush_r+0xb8>
 800481c:	4a29      	ldr	r2, [pc, #164]	; (80048c4 <__sflush_r+0x108>)
 800481e:	410a      	asrs	r2, r1
 8004820:	07d6      	lsls	r6, r2, #31
 8004822:	d427      	bmi.n	8004874 <__sflush_r+0xb8>
 8004824:	2200      	movs	r2, #0
 8004826:	6062      	str	r2, [r4, #4]
 8004828:	04d9      	lsls	r1, r3, #19
 800482a:	6922      	ldr	r2, [r4, #16]
 800482c:	6022      	str	r2, [r4, #0]
 800482e:	d504      	bpl.n	800483a <__sflush_r+0x7e>
 8004830:	1c42      	adds	r2, r0, #1
 8004832:	d101      	bne.n	8004838 <__sflush_r+0x7c>
 8004834:	682b      	ldr	r3, [r5, #0]
 8004836:	b903      	cbnz	r3, 800483a <__sflush_r+0x7e>
 8004838:	6560      	str	r0, [r4, #84]	; 0x54
 800483a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800483c:	602f      	str	r7, [r5, #0]
 800483e:	2900      	cmp	r1, #0
 8004840:	d0c9      	beq.n	80047d6 <__sflush_r+0x1a>
 8004842:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004846:	4299      	cmp	r1, r3
 8004848:	d002      	beq.n	8004850 <__sflush_r+0x94>
 800484a:	4628      	mov	r0, r5
 800484c:	f7ff fbea 	bl	8004024 <_free_r>
 8004850:	2000      	movs	r0, #0
 8004852:	6360      	str	r0, [r4, #52]	; 0x34
 8004854:	e7c0      	b.n	80047d8 <__sflush_r+0x1c>
 8004856:	2301      	movs	r3, #1
 8004858:	4628      	mov	r0, r5
 800485a:	47b0      	blx	r6
 800485c:	1c41      	adds	r1, r0, #1
 800485e:	d1c8      	bne.n	80047f2 <__sflush_r+0x36>
 8004860:	682b      	ldr	r3, [r5, #0]
 8004862:	2b00      	cmp	r3, #0
 8004864:	d0c5      	beq.n	80047f2 <__sflush_r+0x36>
 8004866:	2b1d      	cmp	r3, #29
 8004868:	d001      	beq.n	800486e <__sflush_r+0xb2>
 800486a:	2b16      	cmp	r3, #22
 800486c:	d101      	bne.n	8004872 <__sflush_r+0xb6>
 800486e:	602f      	str	r7, [r5, #0]
 8004870:	e7b1      	b.n	80047d6 <__sflush_r+0x1a>
 8004872:	89a3      	ldrh	r3, [r4, #12]
 8004874:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004878:	81a3      	strh	r3, [r4, #12]
 800487a:	e7ad      	b.n	80047d8 <__sflush_r+0x1c>
 800487c:	690f      	ldr	r7, [r1, #16]
 800487e:	2f00      	cmp	r7, #0
 8004880:	d0a9      	beq.n	80047d6 <__sflush_r+0x1a>
 8004882:	0793      	lsls	r3, r2, #30
 8004884:	680e      	ldr	r6, [r1, #0]
 8004886:	bf08      	it	eq
 8004888:	694b      	ldreq	r3, [r1, #20]
 800488a:	600f      	str	r7, [r1, #0]
 800488c:	bf18      	it	ne
 800488e:	2300      	movne	r3, #0
 8004890:	eba6 0807 	sub.w	r8, r6, r7
 8004894:	608b      	str	r3, [r1, #8]
 8004896:	f1b8 0f00 	cmp.w	r8, #0
 800489a:	dd9c      	ble.n	80047d6 <__sflush_r+0x1a>
 800489c:	6a21      	ldr	r1, [r4, #32]
 800489e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80048a0:	4643      	mov	r3, r8
 80048a2:	463a      	mov	r2, r7
 80048a4:	4628      	mov	r0, r5
 80048a6:	47b0      	blx	r6
 80048a8:	2800      	cmp	r0, #0
 80048aa:	dc06      	bgt.n	80048ba <__sflush_r+0xfe>
 80048ac:	89a3      	ldrh	r3, [r4, #12]
 80048ae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80048b2:	81a3      	strh	r3, [r4, #12]
 80048b4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80048b8:	e78e      	b.n	80047d8 <__sflush_r+0x1c>
 80048ba:	4407      	add	r7, r0
 80048bc:	eba8 0800 	sub.w	r8, r8, r0
 80048c0:	e7e9      	b.n	8004896 <__sflush_r+0xda>
 80048c2:	bf00      	nop
 80048c4:	dfbffffe 	.word	0xdfbffffe

080048c8 <_fflush_r>:
 80048c8:	b538      	push	{r3, r4, r5, lr}
 80048ca:	690b      	ldr	r3, [r1, #16]
 80048cc:	4605      	mov	r5, r0
 80048ce:	460c      	mov	r4, r1
 80048d0:	b913      	cbnz	r3, 80048d8 <_fflush_r+0x10>
 80048d2:	2500      	movs	r5, #0
 80048d4:	4628      	mov	r0, r5
 80048d6:	bd38      	pop	{r3, r4, r5, pc}
 80048d8:	b118      	cbz	r0, 80048e2 <_fflush_r+0x1a>
 80048da:	6a03      	ldr	r3, [r0, #32]
 80048dc:	b90b      	cbnz	r3, 80048e2 <_fflush_r+0x1a>
 80048de:	f7ff fa93 	bl	8003e08 <__sinit>
 80048e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d0f3      	beq.n	80048d2 <_fflush_r+0xa>
 80048ea:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80048ec:	07d0      	lsls	r0, r2, #31
 80048ee:	d404      	bmi.n	80048fa <_fflush_r+0x32>
 80048f0:	0599      	lsls	r1, r3, #22
 80048f2:	d402      	bmi.n	80048fa <_fflush_r+0x32>
 80048f4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80048f6:	f7ff fb93 	bl	8004020 <__retarget_lock_acquire_recursive>
 80048fa:	4628      	mov	r0, r5
 80048fc:	4621      	mov	r1, r4
 80048fe:	f7ff ff5d 	bl	80047bc <__sflush_r>
 8004902:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004904:	07da      	lsls	r2, r3, #31
 8004906:	4605      	mov	r5, r0
 8004908:	d4e4      	bmi.n	80048d4 <_fflush_r+0xc>
 800490a:	89a3      	ldrh	r3, [r4, #12]
 800490c:	059b      	lsls	r3, r3, #22
 800490e:	d4e1      	bmi.n	80048d4 <_fflush_r+0xc>
 8004910:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004912:	f7ff fb86 	bl	8004022 <__retarget_lock_release_recursive>
 8004916:	e7dd      	b.n	80048d4 <_fflush_r+0xc>

08004918 <_putc_r>:
 8004918:	b570      	push	{r4, r5, r6, lr}
 800491a:	460d      	mov	r5, r1
 800491c:	4614      	mov	r4, r2
 800491e:	4606      	mov	r6, r0
 8004920:	b118      	cbz	r0, 800492a <_putc_r+0x12>
 8004922:	6a03      	ldr	r3, [r0, #32]
 8004924:	b90b      	cbnz	r3, 800492a <_putc_r+0x12>
 8004926:	f7ff fa6f 	bl	8003e08 <__sinit>
 800492a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800492c:	07d8      	lsls	r0, r3, #31
 800492e:	d405      	bmi.n	800493c <_putc_r+0x24>
 8004930:	89a3      	ldrh	r3, [r4, #12]
 8004932:	0599      	lsls	r1, r3, #22
 8004934:	d402      	bmi.n	800493c <_putc_r+0x24>
 8004936:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004938:	f7ff fb72 	bl	8004020 <__retarget_lock_acquire_recursive>
 800493c:	68a3      	ldr	r3, [r4, #8]
 800493e:	3b01      	subs	r3, #1
 8004940:	2b00      	cmp	r3, #0
 8004942:	60a3      	str	r3, [r4, #8]
 8004944:	da05      	bge.n	8004952 <_putc_r+0x3a>
 8004946:	69a2      	ldr	r2, [r4, #24]
 8004948:	4293      	cmp	r3, r2
 800494a:	db12      	blt.n	8004972 <_putc_r+0x5a>
 800494c:	b2eb      	uxtb	r3, r5
 800494e:	2b0a      	cmp	r3, #10
 8004950:	d00f      	beq.n	8004972 <_putc_r+0x5a>
 8004952:	6823      	ldr	r3, [r4, #0]
 8004954:	1c5a      	adds	r2, r3, #1
 8004956:	6022      	str	r2, [r4, #0]
 8004958:	701d      	strb	r5, [r3, #0]
 800495a:	b2ed      	uxtb	r5, r5
 800495c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800495e:	07da      	lsls	r2, r3, #31
 8004960:	d405      	bmi.n	800496e <_putc_r+0x56>
 8004962:	89a3      	ldrh	r3, [r4, #12]
 8004964:	059b      	lsls	r3, r3, #22
 8004966:	d402      	bmi.n	800496e <_putc_r+0x56>
 8004968:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800496a:	f7ff fb5a 	bl	8004022 <__retarget_lock_release_recursive>
 800496e:	4628      	mov	r0, r5
 8004970:	bd70      	pop	{r4, r5, r6, pc}
 8004972:	4629      	mov	r1, r5
 8004974:	4622      	mov	r2, r4
 8004976:	4630      	mov	r0, r6
 8004978:	f000 f802 	bl	8004980 <__swbuf_r>
 800497c:	4605      	mov	r5, r0
 800497e:	e7ed      	b.n	800495c <_putc_r+0x44>

08004980 <__swbuf_r>:
 8004980:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004982:	460e      	mov	r6, r1
 8004984:	4614      	mov	r4, r2
 8004986:	4605      	mov	r5, r0
 8004988:	b118      	cbz	r0, 8004992 <__swbuf_r+0x12>
 800498a:	6a03      	ldr	r3, [r0, #32]
 800498c:	b90b      	cbnz	r3, 8004992 <__swbuf_r+0x12>
 800498e:	f7ff fa3b 	bl	8003e08 <__sinit>
 8004992:	69a3      	ldr	r3, [r4, #24]
 8004994:	60a3      	str	r3, [r4, #8]
 8004996:	89a3      	ldrh	r3, [r4, #12]
 8004998:	071a      	lsls	r2, r3, #28
 800499a:	d525      	bpl.n	80049e8 <__swbuf_r+0x68>
 800499c:	6923      	ldr	r3, [r4, #16]
 800499e:	b31b      	cbz	r3, 80049e8 <__swbuf_r+0x68>
 80049a0:	6823      	ldr	r3, [r4, #0]
 80049a2:	6922      	ldr	r2, [r4, #16]
 80049a4:	1a98      	subs	r0, r3, r2
 80049a6:	6963      	ldr	r3, [r4, #20]
 80049a8:	b2f6      	uxtb	r6, r6
 80049aa:	4283      	cmp	r3, r0
 80049ac:	4637      	mov	r7, r6
 80049ae:	dc04      	bgt.n	80049ba <__swbuf_r+0x3a>
 80049b0:	4621      	mov	r1, r4
 80049b2:	4628      	mov	r0, r5
 80049b4:	f7ff ff88 	bl	80048c8 <_fflush_r>
 80049b8:	b9e0      	cbnz	r0, 80049f4 <__swbuf_r+0x74>
 80049ba:	68a3      	ldr	r3, [r4, #8]
 80049bc:	3b01      	subs	r3, #1
 80049be:	60a3      	str	r3, [r4, #8]
 80049c0:	6823      	ldr	r3, [r4, #0]
 80049c2:	1c5a      	adds	r2, r3, #1
 80049c4:	6022      	str	r2, [r4, #0]
 80049c6:	701e      	strb	r6, [r3, #0]
 80049c8:	6962      	ldr	r2, [r4, #20]
 80049ca:	1c43      	adds	r3, r0, #1
 80049cc:	429a      	cmp	r2, r3
 80049ce:	d004      	beq.n	80049da <__swbuf_r+0x5a>
 80049d0:	89a3      	ldrh	r3, [r4, #12]
 80049d2:	07db      	lsls	r3, r3, #31
 80049d4:	d506      	bpl.n	80049e4 <__swbuf_r+0x64>
 80049d6:	2e0a      	cmp	r6, #10
 80049d8:	d104      	bne.n	80049e4 <__swbuf_r+0x64>
 80049da:	4621      	mov	r1, r4
 80049dc:	4628      	mov	r0, r5
 80049de:	f7ff ff73 	bl	80048c8 <_fflush_r>
 80049e2:	b938      	cbnz	r0, 80049f4 <__swbuf_r+0x74>
 80049e4:	4638      	mov	r0, r7
 80049e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80049e8:	4621      	mov	r1, r4
 80049ea:	4628      	mov	r0, r5
 80049ec:	f000 f806 	bl	80049fc <__swsetup_r>
 80049f0:	2800      	cmp	r0, #0
 80049f2:	d0d5      	beq.n	80049a0 <__swbuf_r+0x20>
 80049f4:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 80049f8:	e7f4      	b.n	80049e4 <__swbuf_r+0x64>
	...

080049fc <__swsetup_r>:
 80049fc:	b538      	push	{r3, r4, r5, lr}
 80049fe:	4b2a      	ldr	r3, [pc, #168]	; (8004aa8 <__swsetup_r+0xac>)
 8004a00:	4605      	mov	r5, r0
 8004a02:	6818      	ldr	r0, [r3, #0]
 8004a04:	460c      	mov	r4, r1
 8004a06:	b118      	cbz	r0, 8004a10 <__swsetup_r+0x14>
 8004a08:	6a03      	ldr	r3, [r0, #32]
 8004a0a:	b90b      	cbnz	r3, 8004a10 <__swsetup_r+0x14>
 8004a0c:	f7ff f9fc 	bl	8003e08 <__sinit>
 8004a10:	89a3      	ldrh	r3, [r4, #12]
 8004a12:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004a16:	0718      	lsls	r0, r3, #28
 8004a18:	d422      	bmi.n	8004a60 <__swsetup_r+0x64>
 8004a1a:	06d9      	lsls	r1, r3, #27
 8004a1c:	d407      	bmi.n	8004a2e <__swsetup_r+0x32>
 8004a1e:	2309      	movs	r3, #9
 8004a20:	602b      	str	r3, [r5, #0]
 8004a22:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8004a26:	81a3      	strh	r3, [r4, #12]
 8004a28:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004a2c:	e034      	b.n	8004a98 <__swsetup_r+0x9c>
 8004a2e:	0758      	lsls	r0, r3, #29
 8004a30:	d512      	bpl.n	8004a58 <__swsetup_r+0x5c>
 8004a32:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004a34:	b141      	cbz	r1, 8004a48 <__swsetup_r+0x4c>
 8004a36:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004a3a:	4299      	cmp	r1, r3
 8004a3c:	d002      	beq.n	8004a44 <__swsetup_r+0x48>
 8004a3e:	4628      	mov	r0, r5
 8004a40:	f7ff faf0 	bl	8004024 <_free_r>
 8004a44:	2300      	movs	r3, #0
 8004a46:	6363      	str	r3, [r4, #52]	; 0x34
 8004a48:	89a3      	ldrh	r3, [r4, #12]
 8004a4a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8004a4e:	81a3      	strh	r3, [r4, #12]
 8004a50:	2300      	movs	r3, #0
 8004a52:	6063      	str	r3, [r4, #4]
 8004a54:	6923      	ldr	r3, [r4, #16]
 8004a56:	6023      	str	r3, [r4, #0]
 8004a58:	89a3      	ldrh	r3, [r4, #12]
 8004a5a:	f043 0308 	orr.w	r3, r3, #8
 8004a5e:	81a3      	strh	r3, [r4, #12]
 8004a60:	6923      	ldr	r3, [r4, #16]
 8004a62:	b94b      	cbnz	r3, 8004a78 <__swsetup_r+0x7c>
 8004a64:	89a3      	ldrh	r3, [r4, #12]
 8004a66:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8004a6a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004a6e:	d003      	beq.n	8004a78 <__swsetup_r+0x7c>
 8004a70:	4621      	mov	r1, r4
 8004a72:	4628      	mov	r0, r5
 8004a74:	f000 f850 	bl	8004b18 <__smakebuf_r>
 8004a78:	89a0      	ldrh	r0, [r4, #12]
 8004a7a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004a7e:	f010 0301 	ands.w	r3, r0, #1
 8004a82:	d00a      	beq.n	8004a9a <__swsetup_r+0x9e>
 8004a84:	2300      	movs	r3, #0
 8004a86:	60a3      	str	r3, [r4, #8]
 8004a88:	6963      	ldr	r3, [r4, #20]
 8004a8a:	425b      	negs	r3, r3
 8004a8c:	61a3      	str	r3, [r4, #24]
 8004a8e:	6923      	ldr	r3, [r4, #16]
 8004a90:	b943      	cbnz	r3, 8004aa4 <__swsetup_r+0xa8>
 8004a92:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8004a96:	d1c4      	bne.n	8004a22 <__swsetup_r+0x26>
 8004a98:	bd38      	pop	{r3, r4, r5, pc}
 8004a9a:	0781      	lsls	r1, r0, #30
 8004a9c:	bf58      	it	pl
 8004a9e:	6963      	ldrpl	r3, [r4, #20]
 8004aa0:	60a3      	str	r3, [r4, #8]
 8004aa2:	e7f4      	b.n	8004a8e <__swsetup_r+0x92>
 8004aa4:	2000      	movs	r0, #0
 8004aa6:	e7f7      	b.n	8004a98 <__swsetup_r+0x9c>
 8004aa8:	20000064 	.word	0x20000064

08004aac <_sbrk_r>:
 8004aac:	b538      	push	{r3, r4, r5, lr}
 8004aae:	4d06      	ldr	r5, [pc, #24]	; (8004ac8 <_sbrk_r+0x1c>)
 8004ab0:	2300      	movs	r3, #0
 8004ab2:	4604      	mov	r4, r0
 8004ab4:	4608      	mov	r0, r1
 8004ab6:	602b      	str	r3, [r5, #0]
 8004ab8:	f7fc f9f6 	bl	8000ea8 <_sbrk>
 8004abc:	1c43      	adds	r3, r0, #1
 8004abe:	d102      	bne.n	8004ac6 <_sbrk_r+0x1a>
 8004ac0:	682b      	ldr	r3, [r5, #0]
 8004ac2:	b103      	cbz	r3, 8004ac6 <_sbrk_r+0x1a>
 8004ac4:	6023      	str	r3, [r4, #0]
 8004ac6:	bd38      	pop	{r3, r4, r5, pc}
 8004ac8:	2000066c 	.word	0x2000066c

08004acc <__swhatbuf_r>:
 8004acc:	b570      	push	{r4, r5, r6, lr}
 8004ace:	460c      	mov	r4, r1
 8004ad0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004ad4:	2900      	cmp	r1, #0
 8004ad6:	b096      	sub	sp, #88	; 0x58
 8004ad8:	4615      	mov	r5, r2
 8004ada:	461e      	mov	r6, r3
 8004adc:	da0d      	bge.n	8004afa <__swhatbuf_r+0x2e>
 8004ade:	89a3      	ldrh	r3, [r4, #12]
 8004ae0:	f013 0f80 	tst.w	r3, #128	; 0x80
 8004ae4:	f04f 0100 	mov.w	r1, #0
 8004ae8:	bf0c      	ite	eq
 8004aea:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8004aee:	2340      	movne	r3, #64	; 0x40
 8004af0:	2000      	movs	r0, #0
 8004af2:	6031      	str	r1, [r6, #0]
 8004af4:	602b      	str	r3, [r5, #0]
 8004af6:	b016      	add	sp, #88	; 0x58
 8004af8:	bd70      	pop	{r4, r5, r6, pc}
 8004afa:	466a      	mov	r2, sp
 8004afc:	f000 f848 	bl	8004b90 <_fstat_r>
 8004b00:	2800      	cmp	r0, #0
 8004b02:	dbec      	blt.n	8004ade <__swhatbuf_r+0x12>
 8004b04:	9901      	ldr	r1, [sp, #4]
 8004b06:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8004b0a:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8004b0e:	4259      	negs	r1, r3
 8004b10:	4159      	adcs	r1, r3
 8004b12:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004b16:	e7eb      	b.n	8004af0 <__swhatbuf_r+0x24>

08004b18 <__smakebuf_r>:
 8004b18:	898b      	ldrh	r3, [r1, #12]
 8004b1a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8004b1c:	079d      	lsls	r5, r3, #30
 8004b1e:	4606      	mov	r6, r0
 8004b20:	460c      	mov	r4, r1
 8004b22:	d507      	bpl.n	8004b34 <__smakebuf_r+0x1c>
 8004b24:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8004b28:	6023      	str	r3, [r4, #0]
 8004b2a:	6123      	str	r3, [r4, #16]
 8004b2c:	2301      	movs	r3, #1
 8004b2e:	6163      	str	r3, [r4, #20]
 8004b30:	b002      	add	sp, #8
 8004b32:	bd70      	pop	{r4, r5, r6, pc}
 8004b34:	ab01      	add	r3, sp, #4
 8004b36:	466a      	mov	r2, sp
 8004b38:	f7ff ffc8 	bl	8004acc <__swhatbuf_r>
 8004b3c:	9900      	ldr	r1, [sp, #0]
 8004b3e:	4605      	mov	r5, r0
 8004b40:	4630      	mov	r0, r6
 8004b42:	f7ff fadb 	bl	80040fc <_malloc_r>
 8004b46:	b948      	cbnz	r0, 8004b5c <__smakebuf_r+0x44>
 8004b48:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004b4c:	059a      	lsls	r2, r3, #22
 8004b4e:	d4ef      	bmi.n	8004b30 <__smakebuf_r+0x18>
 8004b50:	f023 0303 	bic.w	r3, r3, #3
 8004b54:	f043 0302 	orr.w	r3, r3, #2
 8004b58:	81a3      	strh	r3, [r4, #12]
 8004b5a:	e7e3      	b.n	8004b24 <__smakebuf_r+0xc>
 8004b5c:	89a3      	ldrh	r3, [r4, #12]
 8004b5e:	6020      	str	r0, [r4, #0]
 8004b60:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004b64:	81a3      	strh	r3, [r4, #12]
 8004b66:	9b00      	ldr	r3, [sp, #0]
 8004b68:	6163      	str	r3, [r4, #20]
 8004b6a:	9b01      	ldr	r3, [sp, #4]
 8004b6c:	6120      	str	r0, [r4, #16]
 8004b6e:	b15b      	cbz	r3, 8004b88 <__smakebuf_r+0x70>
 8004b70:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004b74:	4630      	mov	r0, r6
 8004b76:	f000 f81d 	bl	8004bb4 <_isatty_r>
 8004b7a:	b128      	cbz	r0, 8004b88 <__smakebuf_r+0x70>
 8004b7c:	89a3      	ldrh	r3, [r4, #12]
 8004b7e:	f023 0303 	bic.w	r3, r3, #3
 8004b82:	f043 0301 	orr.w	r3, r3, #1
 8004b86:	81a3      	strh	r3, [r4, #12]
 8004b88:	89a3      	ldrh	r3, [r4, #12]
 8004b8a:	431d      	orrs	r5, r3
 8004b8c:	81a5      	strh	r5, [r4, #12]
 8004b8e:	e7cf      	b.n	8004b30 <__smakebuf_r+0x18>

08004b90 <_fstat_r>:
 8004b90:	b538      	push	{r3, r4, r5, lr}
 8004b92:	4d07      	ldr	r5, [pc, #28]	; (8004bb0 <_fstat_r+0x20>)
 8004b94:	2300      	movs	r3, #0
 8004b96:	4604      	mov	r4, r0
 8004b98:	4608      	mov	r0, r1
 8004b9a:	4611      	mov	r1, r2
 8004b9c:	602b      	str	r3, [r5, #0]
 8004b9e:	f7fc f95a 	bl	8000e56 <_fstat>
 8004ba2:	1c43      	adds	r3, r0, #1
 8004ba4:	d102      	bne.n	8004bac <_fstat_r+0x1c>
 8004ba6:	682b      	ldr	r3, [r5, #0]
 8004ba8:	b103      	cbz	r3, 8004bac <_fstat_r+0x1c>
 8004baa:	6023      	str	r3, [r4, #0]
 8004bac:	bd38      	pop	{r3, r4, r5, pc}
 8004bae:	bf00      	nop
 8004bb0:	2000066c 	.word	0x2000066c

08004bb4 <_isatty_r>:
 8004bb4:	b538      	push	{r3, r4, r5, lr}
 8004bb6:	4d06      	ldr	r5, [pc, #24]	; (8004bd0 <_isatty_r+0x1c>)
 8004bb8:	2300      	movs	r3, #0
 8004bba:	4604      	mov	r4, r0
 8004bbc:	4608      	mov	r0, r1
 8004bbe:	602b      	str	r3, [r5, #0]
 8004bc0:	f7fc f959 	bl	8000e76 <_isatty>
 8004bc4:	1c43      	adds	r3, r0, #1
 8004bc6:	d102      	bne.n	8004bce <_isatty_r+0x1a>
 8004bc8:	682b      	ldr	r3, [r5, #0]
 8004bca:	b103      	cbz	r3, 8004bce <_isatty_r+0x1a>
 8004bcc:	6023      	str	r3, [r4, #0]
 8004bce:	bd38      	pop	{r3, r4, r5, pc}
 8004bd0:	2000066c 	.word	0x2000066c

08004bd4 <_init>:
 8004bd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004bd6:	bf00      	nop
 8004bd8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004bda:	bc08      	pop	{r3}
 8004bdc:	469e      	mov	lr, r3
 8004bde:	4770      	bx	lr

08004be0 <_fini>:
 8004be0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004be2:	bf00      	nop
 8004be4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004be6:	bc08      	pop	{r3}
 8004be8:	469e      	mov	lr, r3
 8004bea:	4770      	bx	lr
