From c6e7c35ce42ed06df4f1ab60d387f30acddcbb6d Mon Sep 17 00:00:00 2001
From: Hu Kejun <william.hu@rock-chips.com>
Date: Fri, 18 Sep 2020 16:53:07 +0800
Subject: [PATCH] ARM: dts: rockchip: add csiphy0_pclk to thunder_boot_rkisp
 for rv1126-thunder-boot

Signed-off-by: Hu Kejun <william.hu@rock-chips.com>
Change-Id: Id797c8cca9afc9a7d7582970eb5c96bd9c63e35e
---
 arch/arm/boot/dts/rv1126-thunder-boot.dtsi | 11 +++++++----
 1 file changed, 7 insertions(+), 4 deletions(-)

diff --git a/arch/arm/boot/dts/rv1126-thunder-boot.dtsi b/arch/arm/boot/dts/rv1126-thunder-boot.dtsi
index 923b591c5bb4..01566d31ef22 100644
--- a/arch/arm/boot/dts/rv1126-thunder-boot.dtsi
+++ b/arch/arm/boot/dts/rv1126-thunder-boot.dtsi
@@ -57,11 +57,14 @@
 			 <&cru CLK_ISP>, <&cru CLK_MIPICSI_OUT>,
 			 <&cru CLK_I2C1>, <&cru PCLK_I2C1>,
 			 <&cru CLK_SCR1>, <&cru CLK_SCR1_CORE>,
-			 <&cru CLK_SCR1_RTC>, <&cru CLK_SCR1_JTAG>;
-		clock-names = "aclk_isp", "hclk_isp", "clk_isp",
-			      "xvclk", "i2c", "pclk",
+			 <&cru CLK_SCR1_RTC>, <&cru CLK_SCR1_JTAG>,
+			 <&cru PCLK_CSIPHY0>;
+		clock-names = "aclk_isp", "hclk_isp",
+			      "clk_isp", "xvclk",
+			      "i2c1", "i2c1_pclk",
 			      "clk_scr1", "clk_scr1_core",
-			      "clk_scr1_rtc", "clk_scr1_jtag";
+			      "clk_scr1_rtc", "clk_scr1_jtag",
+			      "csiphy0_pclk";
 		assigned-clocks = <&cru ACLK_ISP>, <&cru HCLK_ISP>, <&cru CLK_MIPICSI_OUT>;
 		assigned-clock-rates = <500000000>, <250000000>, <24000000>;
 		power-domains = <&power RV1126_PD_VI>;
-- 
2.35.3

