Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /usr/local/Xilinx/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1537] value 4294967295 is out of target constraint range -2147483648 to 2147483647 [/home/leon/Desktop/FachpraktikumRechnerarchitektur/srt_division/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/divider_wrapper.vhd:21]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling package ieee.math_real
Compiling architecture behav of entity xil_defaultlib.radix4_srt_divider [radix4_srt_divider_default]
Compiling architecture behav of entity xil_defaultlib.divider_wrapper [divider_wrapper_default]
Compiling architecture sim of entity xil_defaultlib.top_tb
Built simulation snapshot top_tb_behav
