Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: receiver.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "receiver.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "receiver"
Output Format                      : NGC
Target Device                      : xc3s250e-4-vq100

---- Source Options
Top Module Name                    : receiver
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3607 - Unit work/receiver is now defined in a different file.  It was defined in "C:/Users/Yakov/OneDrive/School/University Stuff/ENEL500/ethernet/receiver.vhd", and is now defined in "C:/Users/Yakov/SkyDrive/School/University Stuff/ENEL500/ethernet/receiver.vhd".
WARNING:HDLParsers:3607 - Unit work/receiver/Behavioral is now defined in a different file.  It was defined in "C:/Users/Yakov/OneDrive/School/University Stuff/ENEL500/ethernet/receiver.vhd", and is now defined in "C:/Users/Yakov/SkyDrive/School/University Stuff/ENEL500/ethernet/receiver.vhd".
WARNING:HDLParsers:3607 - Unit work/crc is now defined in a different file.  It was defined in "C:/Users/Yakov/OneDrive/School/University Stuff/ENEL500/ethernet/crc32.vhd", and is now defined in "C:/Users/Yakov/SkyDrive/School/University Stuff/ENEL500/ethernet/crc32.vhd".
WARNING:HDLParsers:3607 - Unit work/crc/Behavioral is now defined in a different file.  It was defined in "C:/Users/Yakov/OneDrive/School/University Stuff/ENEL500/ethernet/crc32.vhd", and is now defined in "C:/Users/Yakov/SkyDrive/School/University Stuff/ENEL500/ethernet/crc32.vhd".
Compiling vhdl file "C:/Users/Yakov/SkyDrive/School/University Stuff/ENEL500/ethernet/crc32.vhd" in Library work.
Architecture behavioral of Entity crc is up to date.
Compiling vhdl file "C:/Users/Yakov/SkyDrive/School/University Stuff/ENEL500/ethernet/receiver.vhd" in Library work.
Architecture behavioral of Entity receiver is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <receiver> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <crc> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <receiver> in library <work> (Architecture <behavioral>).
Entity <receiver> analyzed. Unit <receiver> generated.

Analyzing Entity <crc> in library <work> (Architecture <behavioral>).
Entity <crc> analyzed. Unit <crc> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <crc>.
    Related source file is "C:/Users/Yakov/SkyDrive/School/University Stuff/ENEL500/ethernet/crc32.vhd".
    Found 32-bit register for signal <crc32>.
    Found 1-bit xor2 for signal <crc32_0$xor0000> created at line 78.
    Found 1-bit xor2 for signal <crc32_1$xor0000> created at line 77.
    Found 1-bit xor2 for signal <crc32_10$xor0000> created at line 68.
    Found 1-bit xor2 for signal <crc32_11$xor0000> created at line 67.
    Found 1-bit xor2 for signal <crc32_12$xor0000> created at line 66.
    Found 1-bit xor2 for signal <crc32_16$xor0000> created at line 62.
    Found 1-bit xor2 for signal <crc32_2$xor0000> created at line 76.
    Found 1-bit xor2 for signal <crc32_22$xor0000> created at line 56.
    Found 1-bit xor2 for signal <crc32_23$xor0000> created at line 55.
    Found 1-bit xor2 for signal <crc32_26$xor0000> created at line 52.
    Found 1-bit xor2 for signal <crc32_4$xor0000> created at line 74.
    Found 1-bit xor2 for signal <crc32_5$xor0000> created at line 73.
    Found 1-bit xor2 for signal <crc32_7$xor0000> created at line 71.
    Found 1-bit xor2 for signal <crc32_8$xor0000> created at line 70.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <crc> synthesized.


Synthesizing Unit <receiver>.
    Related source file is "C:/Users/Yakov/SkyDrive/School/University Stuff/ENEL500/ethernet/receiver.vhd".
    Found finite state machine <FSM_0> for signal <CurrState>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 23                                             |
    | Inputs             | 6                                              |
    | Outputs            | 9                                              |
    | Clock              | my_clk                    (rising_edge)        |
    | Reset              | crc32_reset               (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <ready>.
    Found 4-bit register for signal <data>.
    Found 8-bit register for signal <ram_data_out>.
    Found 1-bit register for signal <crc32_clk>.
    Found 1-bit xor2 for signal <crc32_clk$xor0000> created at line 148.
    Found 11-bit comparator equal for signal <CurrState$cmp_eq0002> created at line 199.
    Found 1-bit register for signal <ether_reference>.
    Found 1-bit register for signal <manual_reset>.
    Found 11-bit register for signal <mem_addr>.
    Found 11-bit adder for signal <mem_addr$share0000> created at line 109.
    Found 11-bit register for signal <mem_max>.
    Found 11-bit subtractor for signal <mem_max$sub0000> created at line 178.
    Found 3-bit register for signal <mem_pos>.
    Found 3-bit adder for signal <mem_pos$addsub0000> created at line 162.
    Found 1-bit register for signal <mem_w1r0>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  42 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <receiver> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 11-bit adder                                          : 1
 11-bit subtractor                                     : 1
 3-bit adder                                           : 1
# Registers                                            : 49
 1-bit register                                        : 45
 11-bit register                                       : 2
 3-bit register                                        : 1
 4-bit register                                        : 1
# Comparators                                          : 1
 11-bit comparator equal                               : 1
# Xors                                                 : 15
 1-bit xor2                                            : 15

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <CurrState/FSM> on signal <CurrState[1:9]> with one-hot encoding.
-------------------------
 State      | Encoding
-------------------------
 idle       | 000000001
 sync       | 000000010
 ignore     | 000000100
 framerx    | 000001000
 validation | 000010000
 canttxlsb  | 000100000
 datatxlsb  | 001000000
 canttxmsb  | 100000000
 datatxmsb  | 010000000
-------------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Adders/Subtractors                                   : 3
 11-bit adder                                          : 1
 11-bit subtractor                                     : 1
 3-bit adder                                           : 1
# Registers                                            : 74
 Flip-Flops                                            : 74
# Comparators                                          : 1
 11-bit comparator equal                               : 1
# Xors                                                 : 15
 1-bit xor2                                            : 15

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <receiver> ...

Optimizing unit <crc> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block receiver, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 83
 Flip-Flops                                            : 83

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : receiver.ngr
Top Level Output File Name         : receiver
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 38

Cell Usage :
# BELS                             : 197
#      GND                         : 1
#      INV                         : 11
#      LUT1                        : 12
#      LUT2                        : 19
#      LUT2_D                      : 1
#      LUT3                        : 22
#      LUT3_D                      : 1
#      LUT4                        : 59
#      LUT4_D                      : 4
#      LUT4_L                      : 1
#      MUXCY                       : 33
#      MUXF5                       : 10
#      VCC                         : 1
#      XORCY                       : 22
# FlipFlops/Latches                : 83
#      FDC                         : 50
#      FDE                         : 20
#      FDP                         : 11
#      FDPE                        : 2
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 38
#      IBUF                        : 13
#      OBUF                        : 25
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s250evq100-4 

 Number of Slices:                       81  out of   2448     3%  
 Number of Slice Flip Flops:             83  out of   4896     1%  
 Number of 4 input LUTs:                130  out of   4896     2%  
 Number of IOs:                          38
 Number of bonded IOBs:                  38  out of     66    57%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
my_clk1(my_clk1:O)                 | BUFG(*)(crc32_clk)     | 51    |
crc32_clk1                         | BUFG                   | 32    |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+-------------------------+-------+
Control Signal                     | Buffer(FF name)         | Load  |
-----------------------------------+-------------------------+-------+
crc32_reset(crc32_reset1:O)        | NONE(CurrState_FSM_FFd1)| 63    |
-----------------------------------+-------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 6.617ns (Maximum Frequency: 151.126MHz)
   Minimum input arrival time before clock: 6.961ns
   Maximum output required time after clock: 4.496ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_clk1'
  Clock period: 6.617ns (frequency: 151.126MHz)
  Total number of paths / destination ports: 761 / 62
-------------------------------------------------------------------------
Delay:               6.617ns (Levels of Logic = 4)
  Source:            mem_pos_2 (FF)
  Destination:       mem_addr_0 (FF)
  Source Clock:      my_clk1 rising
  Destination Clock: my_clk1 rising

  Data Path: mem_pos_2 to mem_addr_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             10   0.591   1.057  mem_pos_2 (mem_pos_2)
     LUT3_D:I0->O          3   0.704   0.535  CurrState_cmp_eq00011 (CurrState_cmp_eq0001)
     LUT4:I3->O            1   0.704   0.424  mem_addr_mux0000<0>1_SW0 (N41)
     LUT4_D:I3->O         10   0.704   0.886  mem_addr_mux0000<0>1 (N01)
     LUT4:I3->O            1   0.704   0.000  mem_addr_mux0000<8>1 (mem_addr_mux0000<8>)
     FDP:D                     0.308          mem_addr_8
    ----------------------------------------
    Total                      6.617ns (3.715ns logic, 2.902ns route)
                                       (56.1% logic, 43.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'crc32_clk1'
  Clock period: 2.795ns (frequency: 357.782MHz)
  Total number of paths / destination ports: 45 / 32
-------------------------------------------------------------------------
Delay:               2.795ns (Levels of Logic = 1)
  Source:            FCS/crc32_31 (FF)
  Destination:       FCS/crc32_10 (FF)
  Source Clock:      crc32_clk1 rising
  Destination Clock: crc32_clk1 rising

  Data Path: FCS/crc32_31 to FCS/crc32_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             15   0.591   1.192  FCS/crc32_31 (FCS/crc32_31)
     LUT2:I0->O            1   0.704   0.000  FCS/Mxor_crc32_8_xor0000_Result1 (FCS/crc32_8_xor0000)
     FDC:D                     0.308          FCS/crc32_8
    ----------------------------------------
    Total                      2.795ns (1.603ns logic, 1.192ns route)
                                       (57.4% logic, 42.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'my_clk1'
  Total number of paths / destination ports: 123 / 58
-------------------------------------------------------------------------
Offset:              6.961ns (Levels of Logic = 4)
  Source:            reset (PAD)
  Destination:       ram_data_out_1 (FF)
  Destination Clock: my_clk1 rising

  Data Path: reset to ram_data_out_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.218   0.706  reset_IBUF (reset_IBUF)
     LUT2:I0->O           65   0.704   1.277  crc32_reset1 (crc32_reset)
     LUT4_D:I3->O          6   0.704   0.673  ram_data_out_1_and000011 (N3)
     LUT4:I3->O            1   0.704   0.420  ram_data_out_6_and00001 (ram_data_out_6_and0000)
     FDE:CE                    0.555          ram_data_out_6
    ----------------------------------------
    Total                      6.961ns (3.885ns logic, 3.076ns route)
                                       (55.8% logic, 44.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'crc32_clk1'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.377ns (Levels of Logic = 2)
  Source:            ethernet (PAD)
  Destination:       FCS/crc32_0 (FF)
  Destination Clock: crc32_clk1 rising

  Data Path: ethernet to FCS/crc32_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            18   1.218   1.147  ethernet_IBUF (ethernet_IBUF)
     LUT2:I1->O            1   0.704   0.000  FCS/Mxor_crc32_0_xor0000_Result1 (FCS/crc32_0_xor0000)
     FDC:D                     0.308          FCS/crc32_0
    ----------------------------------------
    Total                      3.377ns (2.230ns logic, 1.147ns route)
                                       (66.0% logic, 34.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'my_clk1'
  Total number of paths / destination ports: 25 / 25
-------------------------------------------------------------------------
Offset:              4.496ns (Levels of Logic = 1)
  Source:            mem_addr_10 (FF)
  Destination:       ram_addr<10> (PAD)
  Source Clock:      my_clk1 rising

  Data Path: mem_addr_10 to ram_addr<10>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              5   0.591   0.633  mem_addr_10 (mem_addr_10)
     OBUF:I->O                 3.272          ram_addr_10_OBUF (ram_addr<10>)
    ----------------------------------------
    Total                      4.496ns (3.863ns logic, 0.633ns route)
                                       (85.9% logic, 14.1% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.61 secs
 
--> 

Total memory usage is 294364 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    1 (   0 filtered)

