// Seed: 3169982046
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22
);
  input wire id_22;
  input wire id_21;
  output wire id_20;
  inout wire id_19;
  output wire id_18;
  output wire id_17;
  output wire id_16;
  inout wire id_15;
  input wire id_14;
  inout wire id_13;
  output wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
module module_1 #(
    parameter id_10 = 32'd75,
    parameter id_13 = 32'd65
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    _id_10
);
  input wire _id_10;
  input wire id_9;
  input wire id_8;
  output logic [7:0] id_7;
  input logic [7:0] id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_9,
      id_4,
      id_4,
      id_8,
      id_2,
      id_4,
      id_4,
      id_9,
      id_4,
      id_4,
      id_5,
      id_4,
      id_2,
      id_2,
      id_2,
      id_4,
      id_4,
      id_3,
      id_3
  );
  logic [1 : -1  ==  1] id_11 = 1;
  logic [7:0][1 'b0 : id_10] id_12;
  logic _id_13;
  ;
  assign id_12[-1'b0] = id_6[id_13] ? id_6 : -1;
  assign id_7[-1] = -1'h0 >= -1;
endmodule
