library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity ShiftRegister4 is
	port (clk : in std_logic;
			sin : in std_logic;
			dataOut : out std_logic_vector(3 downto 0));
end ShiftRegister4;

architecture Beav of ShiftRegister4 is
	dataOut(0) <= sin; 
	if(rising_edge(clk)) then
		dataOut <= dataOut(2 downto 0) and '0';
	end;



end Beav;
