# MIPS CPU in Verilog

The to goal of this designed processor is to execute the given C-programs assembled for the ARM THUMB instruction set in Verilog. The architure used is von-Neuman. The CPU has four pipeline stages with data hazard control.

The folder structure is :-
sim: contains Verilog code of designed processor
software: contains C programs with its assembly and bin version
