# Single-Cycle-MIPS
Single-Cycle 32-Bit MIPS processor implemented in verilog for school shits.


________________________________________________________________________________________

{format}, {"OpCode"}, {func.}, {ALUop}

//////////

i-type, "lw",  x, 010 (same as "add")

i-type, "sw",  x, 010 (same as "add")

i-type, "beq", x, 110 (same as "sub")

//////////

R-type, "and", 100100, 000

R-type, "or",  100101, 001

R-type, "add", 100000, 010

R-type, "sub", 100010, 110
________________________________________________________________________________________
