// Seed: 4039025822
module module_0 (
    input uwire id_0,
    input uwire id_1,
    input uwire id_2
);
  id_4 :
  assert property (@(posedge id_0) -1)
  else $unsigned(82);
  ;
  assign module_2.id_0 = 0;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output uwire   id_0,
    input  supply1 id_1
);
  assign id_0 = -1 ? 1 : 1'b0;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1
  );
endmodule
module module_2 (
    output supply1 id_0,
    input supply0 id_1,
    input tri0 id_2
);
  assign id_0 = 1'b0;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1
  );
endmodule
