# Tiny Tapeout project information
project:
  title:        "Chinese Remainder Theorem asynchronous matrix multiply with quarter square lookup table"
  author:       "Dan Gilbert"
  discord:      "dfstar"
  description:  ""Chinese Remainder Theorem asynchronous matrix multiply with quarter square lookup table"
  language:     "SystemVerilog"VHDL, etc
  clock_hz:     0       # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "2x2"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_dang_crt_mm"
  
  # List your project's source files here. Source files must be in ./src and you must list each source file separately, one per line:
  source_files:        
    - "crt_mm_top.sv"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
pinout:
  # Inputs
  ui[0]: "i0"
  ui[1]: "i1"
  ui[2]: "i2"
  ui[3]: "i3"
  ui[4]: "i4"
  ui[5]: "i5"
  ui[6]: "i6"
  ui[7]: "i7"

  # Outputs
  uo[0]: "o0"
  uo[1]: "o1"
  uo[2]: "o2"
  uo[3]: "o3"
  uo[4]: "o4"
  uo[5]: "o5"
  uo[6]: "o6"
  uo[7]: "o7"

  # Bidirectional pins
  uio[0]: ""
  uio[1]: ""
  uio[2]: ""
  uio[3]: ""
  uio[4]: ""
  uio[5]: ""
  uio[6]: ""
  uio[7]: ""

# Do not change!
yaml_version: 6
