// Seed: 968601505
module module_0 (
    input supply0 id_0,
    input tri1 id_1,
    output wand id_2,
    input wire id_3,
    output wire module_0,
    inout wire id_5,
    output tri0 id_6,
    output wor id_7,
    output wire id_8,
    input uwire id_9,
    input tri0 id_10,
    output wor id_11,
    output supply1 id_12,
    output wire id_13,
    output wor id_14,
    input supply0 id_15,
    input supply0 id_16,
    input supply1 id_17,
    output tri0 id_18,
    output tri0 id_19,
    input supply1 id_20,
    input wor id_21,
    input supply1 id_22,
    input wand id_23,
    input wor id_24,
    input wor id_25,
    output uwire id_26,
    input supply1 id_27,
    input tri1 id_28,
    output wor id_29,
    input tri0 id_30,
    input uwire id_31,
    output tri id_32,
    output wor id_33,
    input wor id_34,
    input uwire id_35,
    output wire id_36
    , id_48,
    input tri id_37,
    input tri id_38,
    input wand id_39,
    input wire id_40,
    input supply1 id_41,
    input wire id_42,
    output uwire id_43,
    input uwire id_44,
    input tri id_45,
    input tri id_46
);
  wire id_49;
endmodule
module module_1 (
    output tri1 id_0,
    input wand id_1,
    output logic id_2,
    output supply0 id_3,
    input wire id_4,
    output tri0 id_5,
    input tri1 id_6,
    input tri0 id_7,
    output supply1 id_8,
    input tri1 id_9,
    input wor id_10,
    output supply1 id_11,
    input supply0 id_12,
    inout tri0 id_13,
    input supply1 id_14
    , id_19,
    input tri0 id_15,
    output tri id_16,
    input tri1 id_17
);
  generate
    initial begin
      id_2 <= 1;
    end
  endgenerate
  module_0(
      id_4,
      id_10,
      id_8,
      id_9,
      id_0,
      id_13,
      id_11,
      id_11,
      id_5,
      id_13,
      id_14,
      id_13,
      id_13,
      id_13,
      id_11,
      id_10,
      id_4,
      id_7,
      id_11,
      id_8,
      id_14,
      id_12,
      id_10,
      id_12,
      id_4,
      id_9,
      id_13,
      id_4,
      id_12,
      id_16,
      id_15,
      id_17,
      id_8,
      id_3,
      id_12,
      id_1,
      id_8,
      id_17,
      id_13,
      id_17,
      id_7,
      id_12,
      id_10,
      id_3,
      id_10,
      id_4,
      id_7
  );
endmodule
