
ECU_Formula.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000139a4  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000918  08013c48  08013c48  00014c48  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08014560  08014560  00015560  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08014568  08014568  00015568  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0801456c  0801456c  0001556c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000224  24000000  08014570  00016000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000007f0  24000224  08014794  00016224  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  24000a14  08014794  00016a14  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00016224  2**0
                  CONTENTS, READONLY
 10 .debug_info   0002502d  00000000  00000000  00016252  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00004205  00000000  00000000  0003b27f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001e18  00000000  00000000  0003f488  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 000017e1  00000000  00000000  000412a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003c3d0  00000000  00000000  00042a81  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   000273e1  00000000  00000000  0007ee51  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0017ec83  00000000  00000000  000a6232  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  00224eb5  2**0
                  CONTENTS, READONLY
 18 .debug_frame  0000961c  00000000  00000000  00224ef8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000044  00000000  00000000  0022e514  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000224 	.word	0x24000224
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08013c2c 	.word	0x08013c2c

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000228 	.word	0x24000228
 80002dc:	08013c2c 	.word	0x08013c2c

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <strlen>:
 8000380:	4603      	mov	r3, r0
 8000382:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000386:	2a00      	cmp	r2, #0
 8000388:	d1fb      	bne.n	8000382 <strlen+0x2>
 800038a:	1a18      	subs	r0, r3, r0
 800038c:	3801      	subs	r0, #1
 800038e:	4770      	bx	lr

08000390 <__aeabi_uldivmod>:
 8000390:	b953      	cbnz	r3, 80003a8 <__aeabi_uldivmod+0x18>
 8000392:	b94a      	cbnz	r2, 80003a8 <__aeabi_uldivmod+0x18>
 8000394:	2900      	cmp	r1, #0
 8000396:	bf08      	it	eq
 8000398:	2800      	cmpeq	r0, #0
 800039a:	bf1c      	itt	ne
 800039c:	f04f 31ff 	movne.w	r1, #4294967295
 80003a0:	f04f 30ff 	movne.w	r0, #4294967295
 80003a4:	f000 b988 	b.w	80006b8 <__aeabi_idiv0>
 80003a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003b0:	f000 f806 	bl	80003c0 <__udivmoddi4>
 80003b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003bc:	b004      	add	sp, #16
 80003be:	4770      	bx	lr

080003c0 <__udivmoddi4>:
 80003c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003c4:	9d08      	ldr	r5, [sp, #32]
 80003c6:	468e      	mov	lr, r1
 80003c8:	4604      	mov	r4, r0
 80003ca:	4688      	mov	r8, r1
 80003cc:	2b00      	cmp	r3, #0
 80003ce:	d14a      	bne.n	8000466 <__udivmoddi4+0xa6>
 80003d0:	428a      	cmp	r2, r1
 80003d2:	4617      	mov	r7, r2
 80003d4:	d962      	bls.n	800049c <__udivmoddi4+0xdc>
 80003d6:	fab2 f682 	clz	r6, r2
 80003da:	b14e      	cbz	r6, 80003f0 <__udivmoddi4+0x30>
 80003dc:	f1c6 0320 	rsb	r3, r6, #32
 80003e0:	fa01 f806 	lsl.w	r8, r1, r6
 80003e4:	fa20 f303 	lsr.w	r3, r0, r3
 80003e8:	40b7      	lsls	r7, r6
 80003ea:	ea43 0808 	orr.w	r8, r3, r8
 80003ee:	40b4      	lsls	r4, r6
 80003f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003f4:	fa1f fc87 	uxth.w	ip, r7
 80003f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80003fc:	0c23      	lsrs	r3, r4, #16
 80003fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000402:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000406:	fb01 f20c 	mul.w	r2, r1, ip
 800040a:	429a      	cmp	r2, r3
 800040c:	d909      	bls.n	8000422 <__udivmoddi4+0x62>
 800040e:	18fb      	adds	r3, r7, r3
 8000410:	f101 30ff 	add.w	r0, r1, #4294967295
 8000414:	f080 80ea 	bcs.w	80005ec <__udivmoddi4+0x22c>
 8000418:	429a      	cmp	r2, r3
 800041a:	f240 80e7 	bls.w	80005ec <__udivmoddi4+0x22c>
 800041e:	3902      	subs	r1, #2
 8000420:	443b      	add	r3, r7
 8000422:	1a9a      	subs	r2, r3, r2
 8000424:	b2a3      	uxth	r3, r4
 8000426:	fbb2 f0fe 	udiv	r0, r2, lr
 800042a:	fb0e 2210 	mls	r2, lr, r0, r2
 800042e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000432:	fb00 fc0c 	mul.w	ip, r0, ip
 8000436:	459c      	cmp	ip, r3
 8000438:	d909      	bls.n	800044e <__udivmoddi4+0x8e>
 800043a:	18fb      	adds	r3, r7, r3
 800043c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000440:	f080 80d6 	bcs.w	80005f0 <__udivmoddi4+0x230>
 8000444:	459c      	cmp	ip, r3
 8000446:	f240 80d3 	bls.w	80005f0 <__udivmoddi4+0x230>
 800044a:	443b      	add	r3, r7
 800044c:	3802      	subs	r0, #2
 800044e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000452:	eba3 030c 	sub.w	r3, r3, ip
 8000456:	2100      	movs	r1, #0
 8000458:	b11d      	cbz	r5, 8000462 <__udivmoddi4+0xa2>
 800045a:	40f3      	lsrs	r3, r6
 800045c:	2200      	movs	r2, #0
 800045e:	e9c5 3200 	strd	r3, r2, [r5]
 8000462:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000466:	428b      	cmp	r3, r1
 8000468:	d905      	bls.n	8000476 <__udivmoddi4+0xb6>
 800046a:	b10d      	cbz	r5, 8000470 <__udivmoddi4+0xb0>
 800046c:	e9c5 0100 	strd	r0, r1, [r5]
 8000470:	2100      	movs	r1, #0
 8000472:	4608      	mov	r0, r1
 8000474:	e7f5      	b.n	8000462 <__udivmoddi4+0xa2>
 8000476:	fab3 f183 	clz	r1, r3
 800047a:	2900      	cmp	r1, #0
 800047c:	d146      	bne.n	800050c <__udivmoddi4+0x14c>
 800047e:	4573      	cmp	r3, lr
 8000480:	d302      	bcc.n	8000488 <__udivmoddi4+0xc8>
 8000482:	4282      	cmp	r2, r0
 8000484:	f200 8105 	bhi.w	8000692 <__udivmoddi4+0x2d2>
 8000488:	1a84      	subs	r4, r0, r2
 800048a:	eb6e 0203 	sbc.w	r2, lr, r3
 800048e:	2001      	movs	r0, #1
 8000490:	4690      	mov	r8, r2
 8000492:	2d00      	cmp	r5, #0
 8000494:	d0e5      	beq.n	8000462 <__udivmoddi4+0xa2>
 8000496:	e9c5 4800 	strd	r4, r8, [r5]
 800049a:	e7e2      	b.n	8000462 <__udivmoddi4+0xa2>
 800049c:	2a00      	cmp	r2, #0
 800049e:	f000 8090 	beq.w	80005c2 <__udivmoddi4+0x202>
 80004a2:	fab2 f682 	clz	r6, r2
 80004a6:	2e00      	cmp	r6, #0
 80004a8:	f040 80a4 	bne.w	80005f4 <__udivmoddi4+0x234>
 80004ac:	1a8a      	subs	r2, r1, r2
 80004ae:	0c03      	lsrs	r3, r0, #16
 80004b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004b4:	b280      	uxth	r0, r0
 80004b6:	b2bc      	uxth	r4, r7
 80004b8:	2101      	movs	r1, #1
 80004ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80004be:	fb0e 221c 	mls	r2, lr, ip, r2
 80004c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004c6:	fb04 f20c 	mul.w	r2, r4, ip
 80004ca:	429a      	cmp	r2, r3
 80004cc:	d907      	bls.n	80004de <__udivmoddi4+0x11e>
 80004ce:	18fb      	adds	r3, r7, r3
 80004d0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80004d4:	d202      	bcs.n	80004dc <__udivmoddi4+0x11c>
 80004d6:	429a      	cmp	r2, r3
 80004d8:	f200 80e0 	bhi.w	800069c <__udivmoddi4+0x2dc>
 80004dc:	46c4      	mov	ip, r8
 80004de:	1a9b      	subs	r3, r3, r2
 80004e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80004e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80004e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80004ec:	fb02 f404 	mul.w	r4, r2, r4
 80004f0:	429c      	cmp	r4, r3
 80004f2:	d907      	bls.n	8000504 <__udivmoddi4+0x144>
 80004f4:	18fb      	adds	r3, r7, r3
 80004f6:	f102 30ff 	add.w	r0, r2, #4294967295
 80004fa:	d202      	bcs.n	8000502 <__udivmoddi4+0x142>
 80004fc:	429c      	cmp	r4, r3
 80004fe:	f200 80ca 	bhi.w	8000696 <__udivmoddi4+0x2d6>
 8000502:	4602      	mov	r2, r0
 8000504:	1b1b      	subs	r3, r3, r4
 8000506:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800050a:	e7a5      	b.n	8000458 <__udivmoddi4+0x98>
 800050c:	f1c1 0620 	rsb	r6, r1, #32
 8000510:	408b      	lsls	r3, r1
 8000512:	fa22 f706 	lsr.w	r7, r2, r6
 8000516:	431f      	orrs	r7, r3
 8000518:	fa0e f401 	lsl.w	r4, lr, r1
 800051c:	fa20 f306 	lsr.w	r3, r0, r6
 8000520:	fa2e fe06 	lsr.w	lr, lr, r6
 8000524:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000528:	4323      	orrs	r3, r4
 800052a:	fa00 f801 	lsl.w	r8, r0, r1
 800052e:	fa1f fc87 	uxth.w	ip, r7
 8000532:	fbbe f0f9 	udiv	r0, lr, r9
 8000536:	0c1c      	lsrs	r4, r3, #16
 8000538:	fb09 ee10 	mls	lr, r9, r0, lr
 800053c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000540:	fb00 fe0c 	mul.w	lr, r0, ip
 8000544:	45a6      	cmp	lr, r4
 8000546:	fa02 f201 	lsl.w	r2, r2, r1
 800054a:	d909      	bls.n	8000560 <__udivmoddi4+0x1a0>
 800054c:	193c      	adds	r4, r7, r4
 800054e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000552:	f080 809c 	bcs.w	800068e <__udivmoddi4+0x2ce>
 8000556:	45a6      	cmp	lr, r4
 8000558:	f240 8099 	bls.w	800068e <__udivmoddi4+0x2ce>
 800055c:	3802      	subs	r0, #2
 800055e:	443c      	add	r4, r7
 8000560:	eba4 040e 	sub.w	r4, r4, lr
 8000564:	fa1f fe83 	uxth.w	lr, r3
 8000568:	fbb4 f3f9 	udiv	r3, r4, r9
 800056c:	fb09 4413 	mls	r4, r9, r3, r4
 8000570:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000574:	fb03 fc0c 	mul.w	ip, r3, ip
 8000578:	45a4      	cmp	ip, r4
 800057a:	d908      	bls.n	800058e <__udivmoddi4+0x1ce>
 800057c:	193c      	adds	r4, r7, r4
 800057e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000582:	f080 8082 	bcs.w	800068a <__udivmoddi4+0x2ca>
 8000586:	45a4      	cmp	ip, r4
 8000588:	d97f      	bls.n	800068a <__udivmoddi4+0x2ca>
 800058a:	3b02      	subs	r3, #2
 800058c:	443c      	add	r4, r7
 800058e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000592:	eba4 040c 	sub.w	r4, r4, ip
 8000596:	fba0 ec02 	umull	lr, ip, r0, r2
 800059a:	4564      	cmp	r4, ip
 800059c:	4673      	mov	r3, lr
 800059e:	46e1      	mov	r9, ip
 80005a0:	d362      	bcc.n	8000668 <__udivmoddi4+0x2a8>
 80005a2:	d05f      	beq.n	8000664 <__udivmoddi4+0x2a4>
 80005a4:	b15d      	cbz	r5, 80005be <__udivmoddi4+0x1fe>
 80005a6:	ebb8 0203 	subs.w	r2, r8, r3
 80005aa:	eb64 0409 	sbc.w	r4, r4, r9
 80005ae:	fa04 f606 	lsl.w	r6, r4, r6
 80005b2:	fa22 f301 	lsr.w	r3, r2, r1
 80005b6:	431e      	orrs	r6, r3
 80005b8:	40cc      	lsrs	r4, r1
 80005ba:	e9c5 6400 	strd	r6, r4, [r5]
 80005be:	2100      	movs	r1, #0
 80005c0:	e74f      	b.n	8000462 <__udivmoddi4+0xa2>
 80005c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005c6:	0c01      	lsrs	r1, r0, #16
 80005c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005cc:	b280      	uxth	r0, r0
 80005ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005d2:	463b      	mov	r3, r7
 80005d4:	4638      	mov	r0, r7
 80005d6:	463c      	mov	r4, r7
 80005d8:	46b8      	mov	r8, r7
 80005da:	46be      	mov	lr, r7
 80005dc:	2620      	movs	r6, #32
 80005de:	fbb1 f1f7 	udiv	r1, r1, r7
 80005e2:	eba2 0208 	sub.w	r2, r2, r8
 80005e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80005ea:	e766      	b.n	80004ba <__udivmoddi4+0xfa>
 80005ec:	4601      	mov	r1, r0
 80005ee:	e718      	b.n	8000422 <__udivmoddi4+0x62>
 80005f0:	4610      	mov	r0, r2
 80005f2:	e72c      	b.n	800044e <__udivmoddi4+0x8e>
 80005f4:	f1c6 0220 	rsb	r2, r6, #32
 80005f8:	fa2e f302 	lsr.w	r3, lr, r2
 80005fc:	40b7      	lsls	r7, r6
 80005fe:	40b1      	lsls	r1, r6
 8000600:	fa20 f202 	lsr.w	r2, r0, r2
 8000604:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000608:	430a      	orrs	r2, r1
 800060a:	fbb3 f8fe 	udiv	r8, r3, lr
 800060e:	b2bc      	uxth	r4, r7
 8000610:	fb0e 3318 	mls	r3, lr, r8, r3
 8000614:	0c11      	lsrs	r1, r2, #16
 8000616:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800061a:	fb08 f904 	mul.w	r9, r8, r4
 800061e:	40b0      	lsls	r0, r6
 8000620:	4589      	cmp	r9, r1
 8000622:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000626:	b280      	uxth	r0, r0
 8000628:	d93e      	bls.n	80006a8 <__udivmoddi4+0x2e8>
 800062a:	1879      	adds	r1, r7, r1
 800062c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000630:	d201      	bcs.n	8000636 <__udivmoddi4+0x276>
 8000632:	4589      	cmp	r9, r1
 8000634:	d81f      	bhi.n	8000676 <__udivmoddi4+0x2b6>
 8000636:	eba1 0109 	sub.w	r1, r1, r9
 800063a:	fbb1 f9fe 	udiv	r9, r1, lr
 800063e:	fb09 f804 	mul.w	r8, r9, r4
 8000642:	fb0e 1119 	mls	r1, lr, r9, r1
 8000646:	b292      	uxth	r2, r2
 8000648:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800064c:	4542      	cmp	r2, r8
 800064e:	d229      	bcs.n	80006a4 <__udivmoddi4+0x2e4>
 8000650:	18ba      	adds	r2, r7, r2
 8000652:	f109 31ff 	add.w	r1, r9, #4294967295
 8000656:	d2c4      	bcs.n	80005e2 <__udivmoddi4+0x222>
 8000658:	4542      	cmp	r2, r8
 800065a:	d2c2      	bcs.n	80005e2 <__udivmoddi4+0x222>
 800065c:	f1a9 0102 	sub.w	r1, r9, #2
 8000660:	443a      	add	r2, r7
 8000662:	e7be      	b.n	80005e2 <__udivmoddi4+0x222>
 8000664:	45f0      	cmp	r8, lr
 8000666:	d29d      	bcs.n	80005a4 <__udivmoddi4+0x1e4>
 8000668:	ebbe 0302 	subs.w	r3, lr, r2
 800066c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000670:	3801      	subs	r0, #1
 8000672:	46e1      	mov	r9, ip
 8000674:	e796      	b.n	80005a4 <__udivmoddi4+0x1e4>
 8000676:	eba7 0909 	sub.w	r9, r7, r9
 800067a:	4449      	add	r1, r9
 800067c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000680:	fbb1 f9fe 	udiv	r9, r1, lr
 8000684:	fb09 f804 	mul.w	r8, r9, r4
 8000688:	e7db      	b.n	8000642 <__udivmoddi4+0x282>
 800068a:	4673      	mov	r3, lr
 800068c:	e77f      	b.n	800058e <__udivmoddi4+0x1ce>
 800068e:	4650      	mov	r0, sl
 8000690:	e766      	b.n	8000560 <__udivmoddi4+0x1a0>
 8000692:	4608      	mov	r0, r1
 8000694:	e6fd      	b.n	8000492 <__udivmoddi4+0xd2>
 8000696:	443b      	add	r3, r7
 8000698:	3a02      	subs	r2, #2
 800069a:	e733      	b.n	8000504 <__udivmoddi4+0x144>
 800069c:	f1ac 0c02 	sub.w	ip, ip, #2
 80006a0:	443b      	add	r3, r7
 80006a2:	e71c      	b.n	80004de <__udivmoddi4+0x11e>
 80006a4:	4649      	mov	r1, r9
 80006a6:	e79c      	b.n	80005e2 <__udivmoddi4+0x222>
 80006a8:	eba1 0109 	sub.w	r1, r1, r9
 80006ac:	46c4      	mov	ip, r8
 80006ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80006b2:	fb09 f804 	mul.w	r8, r9, r4
 80006b6:	e7c4      	b.n	8000642 <__udivmoddi4+0x282>

080006b8 <__aeabi_idiv0>:
 80006b8:	4770      	bx	lr
 80006ba:	bf00      	nop

080006bc <AD7998_RawToVoltage>:
 * @brief Converte valor bruto (0-4095) para tensão
 * @param raw_value Valor bruto do ADC
 * @param vref Tensão de referência
 * @return Tensão em volts
 */
static inline float AD7998_RawToVoltage(uint16_t raw_value, float vref) {
 80006bc:	b480      	push	{r7}
 80006be:	b083      	sub	sp, #12
 80006c0:	af00      	add	r7, sp, #0
 80006c2:	4603      	mov	r3, r0
 80006c4:	ed87 0a00 	vstr	s0, [r7]
 80006c8:	80fb      	strh	r3, [r7, #6]
    return (raw_value * vref) / AD7998_MAX_VALUE;
 80006ca:	88fb      	ldrh	r3, [r7, #6]
 80006cc:	ee07 3a90 	vmov	s15, r3
 80006d0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80006d4:	edd7 7a00 	vldr	s15, [r7]
 80006d8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80006dc:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 80006f8 <AD7998_RawToVoltage+0x3c>
 80006e0:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80006e4:	eef0 7a66 	vmov.f32	s15, s13
}
 80006e8:	eeb0 0a67 	vmov.f32	s0, s15
 80006ec:	370c      	adds	r7, #12
 80006ee:	46bd      	mov	sp, r7
 80006f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006f4:	4770      	bx	lr
 80006f6:	bf00      	nop
 80006f8:	457ff000 	.word	0x457ff000

080006fc <AD7998_ReadChannel>:

/**
 * @brief Lê um canal específico do ADC (Mode 2 - Command Mode)
 */
static HAL_StatusTypeDef AD7998_ReadChannel(AD7998_Device_t *dev, uint8_t channel,
                                            uint16_t *raw_value, float *voltage) {
 80006fc:	b590      	push	{r4, r7, lr}
 80006fe:	b089      	sub	sp, #36	@ 0x24
 8000700:	af02      	add	r7, sp, #8
 8000702:	60f8      	str	r0, [r7, #12]
 8000704:	607a      	str	r2, [r7, #4]
 8000706:	603b      	str	r3, [r7, #0]
 8000708:	460b      	mov	r3, r1
 800070a:	72fb      	strb	r3, [r7, #11]
    HAL_StatusTypeDef status;
    uint8_t cmd_byte;
    uint8_t rx_data[2];

    if (channel > 7) return HAL_ERROR;
 800070c:	7afb      	ldrb	r3, [r7, #11]
 800070e:	2b07      	cmp	r3, #7
 8000710:	d901      	bls.n	8000716 <AD7998_ReadChannel+0x1a>
 8000712:	2301      	movs	r3, #1
 8000714:	e075      	b.n	8000802 <AD7998_ReadChannel+0x106>

    // Modo 2: Command bits para selecionar canal único
    // Bits C4-C1 = 1000 (CH1), 1001 (CH2), ..., 1111 (CH8)
    cmd_byte = 0x80 | ((channel + 1) << 4);  // 1000 + canal
 8000716:	7afb      	ldrb	r3, [r7, #11]
 8000718:	3301      	adds	r3, #1
 800071a:	b25b      	sxtb	r3, r3
 800071c:	011b      	lsls	r3, r3, #4
 800071e:	b25b      	sxtb	r3, r3
 8000720:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000724:	b25b      	sxtb	r3, r3
 8000726:	b2db      	uxtb	r3, r3
 8000728:	74fb      	strb	r3, [r7, #19]

    status = HAL_I2C_Master_Transmit(dev->hi2c, dev->i2c_address << 1,
 800072a:	68fb      	ldr	r3, [r7, #12]
 800072c:	6858      	ldr	r0, [r3, #4]
 800072e:	68fb      	ldr	r3, [r7, #12]
 8000730:	781b      	ldrb	r3, [r3, #0]
 8000732:	005b      	lsls	r3, r3, #1
 8000734:	b299      	uxth	r1, r3
 8000736:	f107 0213 	add.w	r2, r7, #19
 800073a:	2364      	movs	r3, #100	@ 0x64
 800073c:	9300      	str	r3, [sp, #0]
 800073e:	2301      	movs	r3, #1
 8000740:	f006 fd72 	bl	8007228 <HAL_I2C_Master_Transmit>
 8000744:	4603      	mov	r3, r0
 8000746:	75fb      	strb	r3, [r7, #23]
                                     &cmd_byte, 1, I2C_TIMEOUT_MS);
    if (status != HAL_OK) return status;
 8000748:	7dfb      	ldrb	r3, [r7, #23]
 800074a:	2b00      	cmp	r3, #0
 800074c:	d001      	beq.n	8000752 <AD7998_ReadChannel+0x56>
 800074e:	7dfb      	ldrb	r3, [r7, #23]
 8000750:	e057      	b.n	8000802 <AD7998_ReadChannel+0x106>

    HAL_Delay(1);
 8000752:	2001      	movs	r0, #1
 8000754:	f003 feba 	bl	80044cc <HAL_Delay>

    status = HAL_I2C_Master_Receive(dev->hi2c, dev->i2c_address << 1,
 8000758:	68fb      	ldr	r3, [r7, #12]
 800075a:	6858      	ldr	r0, [r3, #4]
 800075c:	68fb      	ldr	r3, [r7, #12]
 800075e:	781b      	ldrb	r3, [r3, #0]
 8000760:	005b      	lsls	r3, r3, #1
 8000762:	b299      	uxth	r1, r3
 8000764:	f107 0210 	add.w	r2, r7, #16
 8000768:	2364      	movs	r3, #100	@ 0x64
 800076a:	9300      	str	r3, [sp, #0]
 800076c:	2302      	movs	r3, #2
 800076e:	f006 fe73 	bl	8007458 <HAL_I2C_Master_Receive>
 8000772:	4603      	mov	r3, r0
 8000774:	75fb      	strb	r3, [r7, #23]
                                    rx_data, 2, I2C_TIMEOUT_MS);
    if (status != HAL_OK) return status;
 8000776:	7dfb      	ldrb	r3, [r7, #23]
 8000778:	2b00      	cmp	r3, #0
 800077a:	d001      	beq.n	8000780 <AD7998_ReadChannel+0x84>
 800077c:	7dfb      	ldrb	r3, [r7, #23]
 800077e:	e040      	b.n	8000802 <AD7998_ReadChannel+0x106>
    uint16_t raw = ((rx_data[0] & 0x0F) << 8) | rx_data[1];
 8000780:	7c3b      	ldrb	r3, [r7, #16]
 8000782:	b21b      	sxth	r3, r3
 8000784:	021b      	lsls	r3, r3, #8
 8000786:	b21b      	sxth	r3, r3
 8000788:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800078c:	b21a      	sxth	r2, r3
 800078e:	7c7b      	ldrb	r3, [r7, #17]
 8000790:	b21b      	sxth	r3, r3
 8000792:	4313      	orrs	r3, r2
 8000794:	b21b      	sxth	r3, r3
 8000796:	82bb      	strh	r3, [r7, #20]

    if (raw_value) *raw_value = raw;
 8000798:	687b      	ldr	r3, [r7, #4]
 800079a:	2b00      	cmp	r3, #0
 800079c:	d002      	beq.n	80007a4 <AD7998_ReadChannel+0xa8>
 800079e:	687b      	ldr	r3, [r7, #4]
 80007a0:	8aba      	ldrh	r2, [r7, #20]
 80007a2:	801a      	strh	r2, [r3, #0]
    if (voltage) *voltage = AD7998_RawToVoltage(raw, dev->vref);
 80007a4:	683b      	ldr	r3, [r7, #0]
 80007a6:	2b00      	cmp	r3, #0
 80007a8:	d00d      	beq.n	80007c6 <AD7998_ReadChannel+0xca>
 80007aa:	68fb      	ldr	r3, [r7, #12]
 80007ac:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 80007b0:	8abb      	ldrh	r3, [r7, #20]
 80007b2:	eeb0 0a67 	vmov.f32	s0, s15
 80007b6:	4618      	mov	r0, r3
 80007b8:	f7ff ff80 	bl	80006bc <AD7998_RawToVoltage>
 80007bc:	eef0 7a40 	vmov.f32	s15, s0
 80007c0:	683b      	ldr	r3, [r7, #0]
 80007c2:	edc3 7a00 	vstr	s15, [r3]

    dev->raw_values[channel] = raw;
 80007c6:	7afa      	ldrb	r2, [r7, #11]
 80007c8:	68fb      	ldr	r3, [r7, #12]
 80007ca:	3204      	adds	r2, #4
 80007cc:	8ab9      	ldrh	r1, [r7, #20]
 80007ce:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
    dev->voltages[channel] = AD7998_RawToVoltage(raw, dev->vref);
 80007d2:	68fb      	ldr	r3, [r7, #12]
 80007d4:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 80007d8:	7afc      	ldrb	r4, [r7, #11]
 80007da:	8abb      	ldrh	r3, [r7, #20]
 80007dc:	eeb0 0a67 	vmov.f32	s0, s15
 80007e0:	4618      	mov	r0, r3
 80007e2:	f7ff ff6b 	bl	80006bc <AD7998_RawToVoltage>
 80007e6:	eef0 7a40 	vmov.f32	s15, s0
 80007ea:	68fa      	ldr	r2, [r7, #12]
 80007ec:	1da3      	adds	r3, r4, #6
 80007ee:	009b      	lsls	r3, r3, #2
 80007f0:	4413      	add	r3, r2
 80007f2:	edc3 7a00 	vstr	s15, [r3]
    dev->last_read_time = HAL_GetTick();
 80007f6:	f003 fe5d 	bl	80044b4 <HAL_GetTick>
 80007fa:	4602      	mov	r2, r0
 80007fc:	68fb      	ldr	r3, [r7, #12]
 80007fe:	641a      	str	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8000800:	2300      	movs	r3, #0
}
 8000802:	4618      	mov	r0, r3
 8000804:	371c      	adds	r7, #28
 8000806:	46bd      	mov	sp, r7
 8000808:	bd90      	pop	{r4, r7, pc}

0800080a <AD7998_ConfigureAllChannels>:

/**
 * @brief Configura o ADC para conversão sequencial de todos os canais
 */
static HAL_StatusTypeDef AD7998_ConfigureAllChannels(AD7998_Device_t *dev) {
 800080a:	b580      	push	{r7, lr}
 800080c:	b086      	sub	sp, #24
 800080e:	af02      	add	r7, sp, #8
 8000810:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status;
    uint8_t config_data[3];

    // Configuration Register (0x02)
    config_data[0] = AD7998_REG_CONFIGURATION;
 8000812:	2302      	movs	r3, #2
 8000814:	733b      	strb	r3, [r7, #12]

    // MSB: CH8-CH1 todos habilitados = 0xFF
    config_data[1] = 0xFF;
 8000816:	23ff      	movs	r3, #255	@ 0xff
 8000818:	737b      	strb	r3, [r7, #13]

    // LSB: [FLTR=1][ALERT_EN=0][BUSY/ALERT=0][POLARITY=0] = 0x08
    config_data[2] = 0x08;
 800081a:	2308      	movs	r3, #8
 800081c:	73bb      	strb	r3, [r7, #14]

    status = HAL_I2C_Master_Transmit(dev->hi2c, dev->i2c_address << 1,
 800081e:	687b      	ldr	r3, [r7, #4]
 8000820:	6858      	ldr	r0, [r3, #4]
 8000822:	687b      	ldr	r3, [r7, #4]
 8000824:	781b      	ldrb	r3, [r3, #0]
 8000826:	005b      	lsls	r3, r3, #1
 8000828:	b299      	uxth	r1, r3
 800082a:	f107 020c 	add.w	r2, r7, #12
 800082e:	2364      	movs	r3, #100	@ 0x64
 8000830:	9300      	str	r3, [sp, #0]
 8000832:	2303      	movs	r3, #3
 8000834:	f006 fcf8 	bl	8007228 <HAL_I2C_Master_Transmit>
 8000838:	4603      	mov	r3, r0
 800083a:	73fb      	strb	r3, [r7, #15]
                                     config_data, 3, I2C_TIMEOUT_MS);
    return status;
 800083c:	7bfb      	ldrb	r3, [r7, #15]
}
 800083e:	4618      	mov	r0, r3
 8000840:	3710      	adds	r7, #16
 8000842:	46bd      	mov	sp, r7
 8000844:	bd80      	pop	{r7, pc}
	...

08000848 <AD7998_Init>:

// ============================================================================
// FUNÇÕES PÚBLICAS
// ============================================================================

HAL_StatusTypeDef AD7998_Init(I2C_HandleTypeDef *hi2c2, float vref) {
 8000848:	b580      	push	{r7, lr}
 800084a:	b084      	sub	sp, #16
 800084c:	af00      	add	r7, sp, #0
 800084e:	6078      	str	r0, [r7, #4]
 8000850:	ed87 0a00 	vstr	s0, [r7]
    HAL_StatusTypeDef status;

    // Configurar ADC (0x23)
    adc_u16.i2c_address = AD7998_U16_ADDR;
 8000854:	4b39      	ldr	r3, [pc, #228]	@ (800093c <AD7998_Init+0xf4>)
 8000856:	2223      	movs	r2, #35	@ 0x23
 8000858:	701a      	strb	r2, [r3, #0]
    adc_u16.hi2c = hi2c2;
 800085a:	4a38      	ldr	r2, [pc, #224]	@ (800093c <AD7998_Init+0xf4>)
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	6053      	str	r3, [r2, #4]
    adc_u16.vref = vref;
 8000860:	4a36      	ldr	r2, [pc, #216]	@ (800093c <AD7998_Init+0xf4>)
 8000862:	683b      	ldr	r3, [r7, #0]
 8000864:	6393      	str	r3, [r2, #56]	@ 0x38
    memset(adc_u16.raw_values, 0, sizeof(adc_u16.raw_values));
 8000866:	2210      	movs	r2, #16
 8000868:	2100      	movs	r1, #0
 800086a:	4835      	ldr	r0, [pc, #212]	@ (8000940 <AD7998_Init+0xf8>)
 800086c:	f010 fe52 	bl	8011514 <memset>
    memset(adc_u16.voltages, 0, sizeof(adc_u16.voltages));
 8000870:	2220      	movs	r2, #32
 8000872:	2100      	movs	r1, #0
 8000874:	4833      	ldr	r0, [pc, #204]	@ (8000944 <AD7998_Init+0xfc>)
 8000876:	f010 fe4d 	bl	8011514 <memset>

    // Testar comunicação U16
    status = HAL_I2C_IsDeviceReady(hi2c2, AD7998_U16_ADDR << 1, 3, I2C_TIMEOUT_MS);
 800087a:	2364      	movs	r3, #100	@ 0x64
 800087c:	2203      	movs	r2, #3
 800087e:	2146      	movs	r1, #70	@ 0x46
 8000880:	6878      	ldr	r0, [r7, #4]
 8000882:	f006 fedf 	bl	8007644 <HAL_I2C_IsDeviceReady>
 8000886:	4603      	mov	r3, r0
 8000888:	73fb      	strb	r3, [r7, #15]
    if (status != HAL_OK) {
 800088a:	7bfb      	ldrb	r3, [r7, #15]
 800088c:	2b00      	cmp	r3, #0
 800088e:	d004      	beq.n	800089a <AD7998_Init+0x52>
        printf("ERROR: AD7998 U16 (0x23) not responding!\r\n");
 8000890:	482d      	ldr	r0, [pc, #180]	@ (8000948 <AD7998_Init+0x100>)
 8000892:	f010 fcd9 	bl	8011248 <puts>
        return HAL_ERROR;
 8000896:	2301      	movs	r3, #1
 8000898:	e04b      	b.n	8000932 <AD7998_Init+0xea>
    }

    // Configurar U16
    status = AD7998_ConfigureAllChannels(&adc_u16);
 800089a:	4828      	ldr	r0, [pc, #160]	@ (800093c <AD7998_Init+0xf4>)
 800089c:	f7ff ffb5 	bl	800080a <AD7998_ConfigureAllChannels>
 80008a0:	4603      	mov	r3, r0
 80008a2:	73fb      	strb	r3, [r7, #15]
    if (status != HAL_OK) {
 80008a4:	7bfb      	ldrb	r3, [r7, #15]
 80008a6:	2b00      	cmp	r3, #0
 80008a8:	d004      	beq.n	80008b4 <AD7998_Init+0x6c>
        printf("ERROR: Failed to configure AD7998 U16\r\n");
 80008aa:	4828      	ldr	r0, [pc, #160]	@ (800094c <AD7998_Init+0x104>)
 80008ac:	f010 fccc 	bl	8011248 <puts>
        return HAL_ERROR;
 80008b0:	2301      	movs	r3, #1
 80008b2:	e03e      	b.n	8000932 <AD7998_Init+0xea>
    }

    adc_u16.is_initialized = true;
 80008b4:	4b21      	ldr	r3, [pc, #132]	@ (800093c <AD7998_Init+0xf4>)
 80008b6:	2201      	movs	r2, #1
 80008b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    printf("AD7998 U16 (0x23) initialized successfully\r\n");
 80008bc:	4824      	ldr	r0, [pc, #144]	@ (8000950 <AD7998_Init+0x108>)
 80008be:	f010 fcc3 	bl	8011248 <puts>

    // Configurar ADC U17 (0x24)
    adc_u17.i2c_address = AD7998_U17_ADDR;
 80008c2:	4b24      	ldr	r3, [pc, #144]	@ (8000954 <AD7998_Init+0x10c>)
 80008c4:	2224      	movs	r2, #36	@ 0x24
 80008c6:	701a      	strb	r2, [r3, #0]
    adc_u17.hi2c = hi2c2;
 80008c8:	4a22      	ldr	r2, [pc, #136]	@ (8000954 <AD7998_Init+0x10c>)
 80008ca:	687b      	ldr	r3, [r7, #4]
 80008cc:	6053      	str	r3, [r2, #4]
    adc_u17.vref = vref;
 80008ce:	4a21      	ldr	r2, [pc, #132]	@ (8000954 <AD7998_Init+0x10c>)
 80008d0:	683b      	ldr	r3, [r7, #0]
 80008d2:	6393      	str	r3, [r2, #56]	@ 0x38
    memset(adc_u17.raw_values, 0, sizeof(adc_u17.raw_values));
 80008d4:	2210      	movs	r2, #16
 80008d6:	2100      	movs	r1, #0
 80008d8:	481f      	ldr	r0, [pc, #124]	@ (8000958 <AD7998_Init+0x110>)
 80008da:	f010 fe1b 	bl	8011514 <memset>
    memset(adc_u17.voltages, 0, sizeof(adc_u17.voltages));
 80008de:	2220      	movs	r2, #32
 80008e0:	2100      	movs	r1, #0
 80008e2:	481e      	ldr	r0, [pc, #120]	@ (800095c <AD7998_Init+0x114>)
 80008e4:	f010 fe16 	bl	8011514 <memset>

    // Testar comunicação U17
    status = HAL_I2C_IsDeviceReady(hi2c2, AD7998_U17_ADDR << 1, 3, I2C_TIMEOUT_MS);
 80008e8:	2364      	movs	r3, #100	@ 0x64
 80008ea:	2203      	movs	r2, #3
 80008ec:	2148      	movs	r1, #72	@ 0x48
 80008ee:	6878      	ldr	r0, [r7, #4]
 80008f0:	f006 fea8 	bl	8007644 <HAL_I2C_IsDeviceReady>
 80008f4:	4603      	mov	r3, r0
 80008f6:	73fb      	strb	r3, [r7, #15]
    if (status != HAL_OK) {
 80008f8:	7bfb      	ldrb	r3, [r7, #15]
 80008fa:	2b00      	cmp	r3, #0
 80008fc:	d004      	beq.n	8000908 <AD7998_Init+0xc0>
        printf("ERROR: AD7998 U17 (0x24) not responding!\r\n");
 80008fe:	4818      	ldr	r0, [pc, #96]	@ (8000960 <AD7998_Init+0x118>)
 8000900:	f010 fca2 	bl	8011248 <puts>
        return HAL_ERROR;
 8000904:	2301      	movs	r3, #1
 8000906:	e014      	b.n	8000932 <AD7998_Init+0xea>
    }

    // Configurar U17
    status = AD7998_ConfigureAllChannels(&adc_u17);
 8000908:	4812      	ldr	r0, [pc, #72]	@ (8000954 <AD7998_Init+0x10c>)
 800090a:	f7ff ff7e 	bl	800080a <AD7998_ConfigureAllChannels>
 800090e:	4603      	mov	r3, r0
 8000910:	73fb      	strb	r3, [r7, #15]
    if (status != HAL_OK) {
 8000912:	7bfb      	ldrb	r3, [r7, #15]
 8000914:	2b00      	cmp	r3, #0
 8000916:	d004      	beq.n	8000922 <AD7998_Init+0xda>
        printf("ERROR: Failed to configure AD7998 U17\r\n");
 8000918:	4812      	ldr	r0, [pc, #72]	@ (8000964 <AD7998_Init+0x11c>)
 800091a:	f010 fc95 	bl	8011248 <puts>
        return HAL_ERROR;
 800091e:	2301      	movs	r3, #1
 8000920:	e007      	b.n	8000932 <AD7998_Init+0xea>
    }

    adc_u17.is_initialized = true;
 8000922:	4b0c      	ldr	r3, [pc, #48]	@ (8000954 <AD7998_Init+0x10c>)
 8000924:	2201      	movs	r2, #1
 8000926:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    printf("AD7998 U17 (0x24) initialized successfully\r\n");
 800092a:	480f      	ldr	r0, [pc, #60]	@ (8000968 <AD7998_Init+0x120>)
 800092c:	f010 fc8c 	bl	8011248 <puts>

    return HAL_OK;
 8000930:	2300      	movs	r3, #0
}
 8000932:	4618      	mov	r0, r3
 8000934:	3710      	adds	r7, #16
 8000936:	46bd      	mov	sp, r7
 8000938:	bd80      	pop	{r7, pc}
 800093a:	bf00      	nop
 800093c:	24000240 	.word	0x24000240
 8000940:	24000248 	.word	0x24000248
 8000944:	24000258 	.word	0x24000258
 8000948:	08013c48 	.word	0x08013c48
 800094c:	08013c74 	.word	0x08013c74
 8000950:	08013c9c 	.word	0x08013c9c
 8000954:	24000284 	.word	0x24000284
 8000958:	2400028c 	.word	0x2400028c
 800095c:	2400029c 	.word	0x2400029c
 8000960:	08013cc8 	.word	0x08013cc8
 8000964:	08013cf4 	.word	0x08013cf4
 8000968:	08013d1c 	.word	0x08013d1c

0800096c <AD7998_U16_ReadAllChannels>:
    if (sensor >= SENSOR_U17_COUNT) return HAL_ERROR;

    return AD7998_ReadChannel(&adc_u17, sensor, raw_value, voltage);
}

HAL_StatusTypeDef AD7998_U16_ReadAllChannels(void) {
 800096c:	b580      	push	{r7, lr}
 800096e:	b082      	sub	sp, #8
 8000970:	af00      	add	r7, sp, #0
    HAL_StatusTypeDef status;

    if (!adc_u16.is_initialized) return HAL_ERROR;
 8000972:	4b14      	ldr	r3, [pc, #80]	@ (80009c4 <AD7998_U16_ReadAllChannels+0x58>)
 8000974:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8000978:	f083 0301 	eor.w	r3, r3, #1
 800097c:	b2db      	uxtb	r3, r3
 800097e:	2b00      	cmp	r3, #0
 8000980:	d001      	beq.n	8000986 <AD7998_U16_ReadAllChannels+0x1a>
 8000982:	2301      	movs	r3, #1
 8000984:	e019      	b.n	80009ba <AD7998_U16_ReadAllChannels+0x4e>

    for (uint8_t ch = 0; ch < 8; ch++) {
 8000986:	2300      	movs	r3, #0
 8000988:	71fb      	strb	r3, [r7, #7]
 800098a:	e012      	b.n	80009b2 <AD7998_U16_ReadAllChannels+0x46>
        status = AD7998_ReadChannel(&adc_u16, ch, NULL, NULL);
 800098c:	79f9      	ldrb	r1, [r7, #7]
 800098e:	2300      	movs	r3, #0
 8000990:	2200      	movs	r2, #0
 8000992:	480c      	ldr	r0, [pc, #48]	@ (80009c4 <AD7998_U16_ReadAllChannels+0x58>)
 8000994:	f7ff feb2 	bl	80006fc <AD7998_ReadChannel>
 8000998:	4603      	mov	r3, r0
 800099a:	71bb      	strb	r3, [r7, #6]
        if (status != HAL_OK) return status;
 800099c:	79bb      	ldrb	r3, [r7, #6]
 800099e:	2b00      	cmp	r3, #0
 80009a0:	d001      	beq.n	80009a6 <AD7998_U16_ReadAllChannels+0x3a>
 80009a2:	79bb      	ldrb	r3, [r7, #6]
 80009a4:	e009      	b.n	80009ba <AD7998_U16_ReadAllChannels+0x4e>
        HAL_Delay(1); // Pequeno delay entre leituras
 80009a6:	2001      	movs	r0, #1
 80009a8:	f003 fd90 	bl	80044cc <HAL_Delay>
    for (uint8_t ch = 0; ch < 8; ch++) {
 80009ac:	79fb      	ldrb	r3, [r7, #7]
 80009ae:	3301      	adds	r3, #1
 80009b0:	71fb      	strb	r3, [r7, #7]
 80009b2:	79fb      	ldrb	r3, [r7, #7]
 80009b4:	2b07      	cmp	r3, #7
 80009b6:	d9e9      	bls.n	800098c <AD7998_U16_ReadAllChannels+0x20>
    }

    return HAL_OK;
 80009b8:	2300      	movs	r3, #0
}
 80009ba:	4618      	mov	r0, r3
 80009bc:	3708      	adds	r7, #8
 80009be:	46bd      	mov	sp, r7
 80009c0:	bd80      	pop	{r7, pc}
 80009c2:	bf00      	nop
 80009c4:	24000240 	.word	0x24000240

080009c8 <AD7998_U17_ReadAllChannels>:

HAL_StatusTypeDef AD7998_U17_ReadAllChannels(void) {
 80009c8:	b580      	push	{r7, lr}
 80009ca:	b082      	sub	sp, #8
 80009cc:	af00      	add	r7, sp, #0
    HAL_StatusTypeDef status;

    if (!adc_u17.is_initialized) return HAL_ERROR;
 80009ce:	4b14      	ldr	r3, [pc, #80]	@ (8000a20 <AD7998_U17_ReadAllChannels+0x58>)
 80009d0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80009d4:	f083 0301 	eor.w	r3, r3, #1
 80009d8:	b2db      	uxtb	r3, r3
 80009da:	2b00      	cmp	r3, #0
 80009dc:	d001      	beq.n	80009e2 <AD7998_U17_ReadAllChannels+0x1a>
 80009de:	2301      	movs	r3, #1
 80009e0:	e019      	b.n	8000a16 <AD7998_U17_ReadAllChannels+0x4e>

    for (uint8_t ch = 0; ch < 8; ch++) {
 80009e2:	2300      	movs	r3, #0
 80009e4:	71fb      	strb	r3, [r7, #7]
 80009e6:	e012      	b.n	8000a0e <AD7998_U17_ReadAllChannels+0x46>
        status = AD7998_ReadChannel(&adc_u17, ch, NULL, NULL);
 80009e8:	79f9      	ldrb	r1, [r7, #7]
 80009ea:	2300      	movs	r3, #0
 80009ec:	2200      	movs	r2, #0
 80009ee:	480c      	ldr	r0, [pc, #48]	@ (8000a20 <AD7998_U17_ReadAllChannels+0x58>)
 80009f0:	f7ff fe84 	bl	80006fc <AD7998_ReadChannel>
 80009f4:	4603      	mov	r3, r0
 80009f6:	71bb      	strb	r3, [r7, #6]
        if (status != HAL_OK) return status;
 80009f8:	79bb      	ldrb	r3, [r7, #6]
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	d001      	beq.n	8000a02 <AD7998_U17_ReadAllChannels+0x3a>
 80009fe:	79bb      	ldrb	r3, [r7, #6]
 8000a00:	e009      	b.n	8000a16 <AD7998_U17_ReadAllChannels+0x4e>
        HAL_Delay(1);
 8000a02:	2001      	movs	r0, #1
 8000a04:	f003 fd62 	bl	80044cc <HAL_Delay>
    for (uint8_t ch = 0; ch < 8; ch++) {
 8000a08:	79fb      	ldrb	r3, [r7, #7]
 8000a0a:	3301      	adds	r3, #1
 8000a0c:	71fb      	strb	r3, [r7, #7]
 8000a0e:	79fb      	ldrb	r3, [r7, #7]
 8000a10:	2b07      	cmp	r3, #7
 8000a12:	d9e9      	bls.n	80009e8 <AD7998_U17_ReadAllChannels+0x20>
    }

    return HAL_OK;
 8000a14:	2300      	movs	r3, #0
}
 8000a16:	4618      	mov	r0, r3
 8000a18:	3708      	adds	r7, #8
 8000a1a:	46bd      	mov	sp, r7
 8000a1c:	bd80      	pop	{r7, pc}
 8000a1e:	bf00      	nop
 8000a20:	24000284 	.word	0x24000284

08000a24 <AD7998_U16_GetSensorName>:

const char* AD7998_U16_GetSensorName(SensorU16_t sensor) {
 8000a24:	b480      	push	{r7}
 8000a26:	b083      	sub	sp, #12
 8000a28:	af00      	add	r7, sp, #0
 8000a2a:	4603      	mov	r3, r0
 8000a2c:	71fb      	strb	r3, [r7, #7]
    static const char* names[] = {
        "SENSOR_OUT_7", "SENSOR_OUT_1", "SENSOR_OUT_8", "SENSOR_OUT_2",
        "SENSOR_OUT_9", "SENSOR_OUT_3", "SENSOR_OPT_2_OUT", "SENSOR_OPT_3_OUT"
    };
    return (sensor < SENSOR_U16_COUNT) ? names[sensor] : "INVALID";
 8000a2e:	79fb      	ldrb	r3, [r7, #7]
 8000a30:	2b07      	cmp	r3, #7
 8000a32:	d804      	bhi.n	8000a3e <AD7998_U16_GetSensorName+0x1a>
 8000a34:	79fb      	ldrb	r3, [r7, #7]
 8000a36:	4a05      	ldr	r2, [pc, #20]	@ (8000a4c <AD7998_U16_GetSensorName+0x28>)
 8000a38:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a3c:	e000      	b.n	8000a40 <AD7998_U16_GetSensorName+0x1c>
 8000a3e:	4b04      	ldr	r3, [pc, #16]	@ (8000a50 <AD7998_U16_GetSensorName+0x2c>)
}
 8000a40:	4618      	mov	r0, r3
 8000a42:	370c      	adds	r7, #12
 8000a44:	46bd      	mov	sp, r7
 8000a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a4a:	4770      	bx	lr
 8000a4c:	24000000 	.word	0x24000000
 8000a50:	08013d48 	.word	0x08013d48

08000a54 <AD7998_U17_GetSensorName>:

const char* AD7998_U17_GetSensorName(SensorU17_t sensor) {
 8000a54:	b480      	push	{r7}
 8000a56:	b083      	sub	sp, #12
 8000a58:	af00      	add	r7, sp, #0
 8000a5a:	4603      	mov	r3, r0
 8000a5c:	71fb      	strb	r3, [r7, #7]
    static const char* names[] = {
        "SENSOR_OUT_10", "SENSOR_OUT_4", "SENSOR_OUT_11", "SENSOR_OUT_5",
        "SENSOR_OUT_12", "SENSOR_OUT_6", "SENSOR_OPT_0_OUT", "SENSOR_OPT_1_OUT"
    };
    return (sensor < SENSOR_U17_COUNT) ? names[sensor] : "INVALID";
 8000a5e:	79fb      	ldrb	r3, [r7, #7]
 8000a60:	2b07      	cmp	r3, #7
 8000a62:	d804      	bhi.n	8000a6e <AD7998_U17_GetSensorName+0x1a>
 8000a64:	79fb      	ldrb	r3, [r7, #7]
 8000a66:	4a05      	ldr	r2, [pc, #20]	@ (8000a7c <AD7998_U17_GetSensorName+0x28>)
 8000a68:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a6c:	e000      	b.n	8000a70 <AD7998_U17_GetSensorName+0x1c>
 8000a6e:	4b04      	ldr	r3, [pc, #16]	@ (8000a80 <AD7998_U17_GetSensorName+0x2c>)
}
 8000a70:	4618      	mov	r0, r3
 8000a72:	370c      	adds	r7, #12
 8000a74:	46bd      	mov	sp, r7
 8000a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a7a:	4770      	bx	lr
 8000a7c:	24000020 	.word	0x24000020
 8000a80:	08013d48 	.word	0x08013d48

08000a84 <BATTERY_ReadRaw>:
#include "Battery_manager.h"

extern ADC_HandleTypeDef hadc1;
Battery_t battery;

uint16_t BATTERY_ReadRaw(void) {
 8000a84:	b580      	push	{r7, lr}
 8000a86:	b088      	sub	sp, #32
 8000a88:	af00      	add	r7, sp, #0
	ADC_ChannelConfTypeDef sConfig = { 0 };
 8000a8a:	463b      	mov	r3, r7
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	601a      	str	r2, [r3, #0]
 8000a90:	605a      	str	r2, [r3, #4]
 8000a92:	609a      	str	r2, [r3, #8]
 8000a94:	60da      	str	r2, [r3, #12]
 8000a96:	611a      	str	r2, [r3, #16]
 8000a98:	615a      	str	r2, [r3, #20]
 8000a9a:	619a      	str	r2, [r3, #24]
	uint16_t adc_value = 0;
 8000a9c:	2300      	movs	r3, #0
 8000a9e:	83fb      	strh	r3, [r7, #30]

	sConfig.Channel = ADC_CHANNEL_10;
 8000aa0:	4b10      	ldr	r3, [pc, #64]	@ (8000ae4 <BATTERY_ReadRaw+0x60>)
 8000aa2:	603b      	str	r3, [r7, #0]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8000aa4:	2306      	movs	r3, #6
 8000aa6:	607b      	str	r3, [r7, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_16CYCLES_5;
 8000aa8:	2303      	movs	r3, #3
 8000aaa:	60bb      	str	r3, [r7, #8]

	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8000aac:	463b      	mov	r3, r7
 8000aae:	4619      	mov	r1, r3
 8000ab0:	480d      	ldr	r0, [pc, #52]	@ (8000ae8 <BATTERY_ReadRaw+0x64>)
 8000ab2:	f004 fb43 	bl	800513c <HAL_ADC_ConfigChannel>

	}

	HAL_ADC_Start(&hadc1);
 8000ab6:	480c      	ldr	r0, [pc, #48]	@ (8000ae8 <BATTERY_ReadRaw+0x64>)
 8000ab8:	f004 f940 	bl	8004d3c <HAL_ADC_Start>

	if (HAL_ADC_PollForConversion(&hadc1, 100) == HAL_OK) {
 8000abc:	2164      	movs	r1, #100	@ 0x64
 8000abe:	480a      	ldr	r0, [pc, #40]	@ (8000ae8 <BATTERY_ReadRaw+0x64>)
 8000ac0:	f004 fa3a 	bl	8004f38 <HAL_ADC_PollForConversion>
 8000ac4:	4603      	mov	r3, r0
 8000ac6:	2b00      	cmp	r3, #0
 8000ac8:	d104      	bne.n	8000ad4 <BATTERY_ReadRaw+0x50>
		adc_value = HAL_ADC_GetValue(&hadc1);
 8000aca:	4807      	ldr	r0, [pc, #28]	@ (8000ae8 <BATTERY_ReadRaw+0x64>)
 8000acc:	f004 fb28 	bl	8005120 <HAL_ADC_GetValue>
 8000ad0:	4603      	mov	r3, r0
 8000ad2:	83fb      	strh	r3, [r7, #30]
	}

	HAL_ADC_Stop(&hadc1);
 8000ad4:	4804      	ldr	r0, [pc, #16]	@ (8000ae8 <BATTERY_ReadRaw+0x64>)
 8000ad6:	f004 f9fb 	bl	8004ed0 <HAL_ADC_Stop>

	return adc_value;
 8000ada:	8bfb      	ldrh	r3, [r7, #30]
}
 8000adc:	4618      	mov	r0, r3
 8000ade:	3720      	adds	r7, #32
 8000ae0:	46bd      	mov	sp, r7
 8000ae2:	bd80      	pop	{r7, pc}
 8000ae4:	2a000400 	.word	0x2a000400
 8000ae8:	24000594 	.word	0x24000594

08000aec <BATTERY_ReadVoltageFiltered>:
	float battery_voltage = voltage_adc * VOLTAGE_DIVIDER_FACTOR;

	return battery_voltage;
}

void BATTERY_ReadVoltageFiltered(void) {
 8000aec:	b580      	push	{r7, lr}
 8000aee:	b086      	sub	sp, #24
 8000af0:	af00      	add	r7, sp, #0
	uint32_t sum = 0;
 8000af2:	2300      	movs	r3, #0
 8000af4:	617b      	str	r3, [r7, #20]

	for (int i = 0; i < BATTERY_SAMPLES; i++) {
 8000af6:	2300      	movs	r3, #0
 8000af8:	613b      	str	r3, [r7, #16]
 8000afa:	e00c      	b.n	8000b16 <BATTERY_ReadVoltageFiltered+0x2a>
		sum += BATTERY_ReadRaw();
 8000afc:	f7ff ffc2 	bl	8000a84 <BATTERY_ReadRaw>
 8000b00:	4603      	mov	r3, r0
 8000b02:	461a      	mov	r2, r3
 8000b04:	697b      	ldr	r3, [r7, #20]
 8000b06:	4413      	add	r3, r2
 8000b08:	617b      	str	r3, [r7, #20]
		HAL_Delay(1);
 8000b0a:	2001      	movs	r0, #1
 8000b0c:	f003 fcde 	bl	80044cc <HAL_Delay>
	for (int i = 0; i < BATTERY_SAMPLES; i++) {
 8000b10:	693b      	ldr	r3, [r7, #16]
 8000b12:	3301      	adds	r3, #1
 8000b14:	613b      	str	r3, [r7, #16]
 8000b16:	693b      	ldr	r3, [r7, #16]
 8000b18:	2b0f      	cmp	r3, #15
 8000b1a:	ddef      	ble.n	8000afc <BATTERY_ReadVoltageFiltered+0x10>
	}

	uint16_t adc_avg = sum / BATTERY_SAMPLES;
 8000b1c:	697b      	ldr	r3, [r7, #20]
 8000b1e:	091b      	lsrs	r3, r3, #4
 8000b20:	81fb      	strh	r3, [r7, #14]

	float voltage_adc = (adc_avg * VREF) / ADC_MAX;
 8000b22:	89fb      	ldrh	r3, [r7, #14]
 8000b24:	ee07 3a90 	vmov	s15, r3
 8000b28:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000b2c:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 8000b60 <BATTERY_ReadVoltageFiltered+0x74>
 8000b30:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000b34:	eddf 6a0b 	vldr	s13, [pc, #44]	@ 8000b64 <BATTERY_ReadVoltageFiltered+0x78>
 8000b38:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000b3c:	edc7 7a02 	vstr	s15, [r7, #8]
	float battery_voltage = voltage_adc * VOLTAGE_DIVIDER_FACTOR;
 8000b40:	edd7 7a02 	vldr	s15, [r7, #8]
 8000b44:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 8000b68 <BATTERY_ReadVoltageFiltered+0x7c>
 8000b48:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000b4c:	edc7 7a01 	vstr	s15, [r7, #4]

	battery.voltage = battery_voltage;
 8000b50:	4a06      	ldr	r2, [pc, #24]	@ (8000b6c <BATTERY_ReadVoltageFiltered+0x80>)
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	6013      	str	r3, [r2, #0]
}
 8000b56:	bf00      	nop
 8000b58:	3718      	adds	r7, #24
 8000b5a:	46bd      	mov	sp, r7
 8000b5c:	bd80      	pop	{r7, pc}
 8000b5e:	bf00      	nop
 8000b60:	40533333 	.word	0x40533333
 8000b64:	477fff00 	.word	0x477fff00
 8000b68:	40b66666 	.word	0x40b66666
 8000b6c:	240002c8 	.word	0x240002c8

08000b70 <VR_Init>:
VR_Sensor_t cmp_sensor;  // Sensor de comando (CMP)

/**
 * @brief Inicializa os sensores VR (CKP e CMP)
 */
HAL_StatusTypeDef VR_Init(uint32_t ckp_pulses_per_rev, uint32_t cmp_pulses_per_rev, uint32_t timeout_ms) {
 8000b70:	b580      	push	{r7, lr}
 8000b72:	b084      	sub	sp, #16
 8000b74:	af00      	add	r7, sp, #0
 8000b76:	60f8      	str	r0, [r7, #12]
 8000b78:	60b9      	str	r1, [r7, #8]
 8000b7a:	607a      	str	r2, [r7, #4]
    // Inicializa sensor CKP (Crankshaft)
    memset(&ckp_sensor, 0, sizeof(VR_Sensor_t));
 8000b7c:	2238      	movs	r2, #56	@ 0x38
 8000b7e:	2100      	movs	r1, #0
 8000b80:	4815      	ldr	r0, [pc, #84]	@ (8000bd8 <VR_Init+0x68>)
 8000b82:	f010 fcc7 	bl	8011514 <memset>
    ckp_sensor.gpio_port = CKP_GPIO_Port;
 8000b86:	4b14      	ldr	r3, [pc, #80]	@ (8000bd8 <VR_Init+0x68>)
 8000b88:	4a14      	ldr	r2, [pc, #80]	@ (8000bdc <VR_Init+0x6c>)
 8000b8a:	601a      	str	r2, [r3, #0]
    ckp_sensor.gpio_pin = CKP_Pin;
 8000b8c:	4b12      	ldr	r3, [pc, #72]	@ (8000bd8 <VR_Init+0x68>)
 8000b8e:	2201      	movs	r2, #1
 8000b90:	809a      	strh	r2, [r3, #4]
    ckp_sensor.type = SENSOR_CKP;
 8000b92:	4b11      	ldr	r3, [pc, #68]	@ (8000bd8 <VR_Init+0x68>)
 8000b94:	2200      	movs	r2, #0
 8000b96:	719a      	strb	r2, [r3, #6]
    ckp_sensor.pulse_count_per_rev = ckp_pulses_per_rev;
 8000b98:	4a0f      	ldr	r2, [pc, #60]	@ (8000bd8 <VR_Init+0x68>)
 8000b9a:	68fb      	ldr	r3, [r7, #12]
 8000b9c:	60d3      	str	r3, [r2, #12]
    ckp_sensor.timeout_ms = timeout_ms;
 8000b9e:	4a0e      	ldr	r2, [pc, #56]	@ (8000bd8 <VR_Init+0x68>)
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	6313      	str	r3, [r2, #48]	@ 0x30

    // Inicializa sensor CMP (Camshaft)
    memset(&cmp_sensor, 0, sizeof(VR_Sensor_t));
 8000ba4:	2238      	movs	r2, #56	@ 0x38
 8000ba6:	2100      	movs	r1, #0
 8000ba8:	480d      	ldr	r0, [pc, #52]	@ (8000be0 <VR_Init+0x70>)
 8000baa:	f010 fcb3 	bl	8011514 <memset>
    cmp_sensor.gpio_port = CMP_GPIO_Port;
 8000bae:	4b0c      	ldr	r3, [pc, #48]	@ (8000be0 <VR_Init+0x70>)
 8000bb0:	4a0a      	ldr	r2, [pc, #40]	@ (8000bdc <VR_Init+0x6c>)
 8000bb2:	601a      	str	r2, [r3, #0]
    cmp_sensor.gpio_pin = CMP_Pin;
 8000bb4:	4b0a      	ldr	r3, [pc, #40]	@ (8000be0 <VR_Init+0x70>)
 8000bb6:	2202      	movs	r2, #2
 8000bb8:	809a      	strh	r2, [r3, #4]
    cmp_sensor.type = SENSOR_CMP;
 8000bba:	4b09      	ldr	r3, [pc, #36]	@ (8000be0 <VR_Init+0x70>)
 8000bbc:	2201      	movs	r2, #1
 8000bbe:	719a      	strb	r2, [r3, #6]
    cmp_sensor.pulse_count_per_rev = cmp_pulses_per_rev;
 8000bc0:	4a07      	ldr	r2, [pc, #28]	@ (8000be0 <VR_Init+0x70>)
 8000bc2:	68bb      	ldr	r3, [r7, #8]
 8000bc4:	60d3      	str	r3, [r2, #12]
    cmp_sensor.timeout_ms = timeout_ms;
 8000bc6:	4a06      	ldr	r2, [pc, #24]	@ (8000be0 <VR_Init+0x70>)
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	6313      	str	r3, [r2, #48]	@ 0x30

    return HAL_OK;
 8000bcc:	2300      	movs	r3, #0
}
 8000bce:	4618      	mov	r0, r3
 8000bd0:	3710      	adds	r7, #16
 8000bd2:	46bd      	mov	sp, r7
 8000bd4:	bd80      	pop	{r7, pc}
 8000bd6:	bf00      	nop
 8000bd8:	240002cc 	.word	0x240002cc
 8000bdc:	58020000 	.word	0x58020000
 8000be0:	24000304 	.word	0x24000304

08000be4 <VR_CalculateDeltaT>:

/**
 * @brief Calcula delta T
 */
static uint32_t VR_CalculateDeltaT(uint32_t current, uint32_t previous) {
 8000be4:	b480      	push	{r7}
 8000be6:	b083      	sub	sp, #12
 8000be8:	af00      	add	r7, sp, #0
 8000bea:	6078      	str	r0, [r7, #4]
 8000bec:	6039      	str	r1, [r7, #0]
    if (current >= previous) {
 8000bee:	687a      	ldr	r2, [r7, #4]
 8000bf0:	683b      	ldr	r3, [r7, #0]
 8000bf2:	429a      	cmp	r2, r3
 8000bf4:	d303      	bcc.n	8000bfe <VR_CalculateDeltaT+0x1a>
        return current - previous;
 8000bf6:	687a      	ldr	r2, [r7, #4]
 8000bf8:	683b      	ldr	r3, [r7, #0]
 8000bfa:	1ad3      	subs	r3, r2, r3
 8000bfc:	e002      	b.n	8000c04 <VR_CalculateDeltaT+0x20>
    } else {
        // Overflow do timer
        return (0xFFFFFFFF - previous) + current + 1;
 8000bfe:	687a      	ldr	r2, [r7, #4]
 8000c00:	683b      	ldr	r3, [r7, #0]
 8000c02:	1ad3      	subs	r3, r2, r3
    }
}
 8000c04:	4618      	mov	r0, r3
 8000c06:	370c      	adds	r7, #12
 8000c08:	46bd      	mov	sp, r7
 8000c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c0e:	4770      	bx	lr

08000c10 <VR_InputCaptureCallback>:

void VR_InputCaptureCallback(VR_Sensor_Type_t type){
 8000c10:	b5b0      	push	{r4, r5, r7, lr}
 8000c12:	b094      	sub	sp, #80	@ 0x50
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	4603      	mov	r3, r0
 8000c18:	71fb      	strb	r3, [r7, #7]
	uint32_t current_time = 0;
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	64fb      	str	r3, [r7, #76]	@ 0x4c
	VR_Sensor_t temp;

	if(type == SENSOR_CKP){
 8000c1e:	79fb      	ldrb	r3, [r7, #7]
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	d116      	bne.n	8000c52 <VR_InputCaptureCallback+0x42>
		current_time = HAL_TIM_ReadCapturedValue(&htim5, CKP_CHANNEL);
 8000c24:	2100      	movs	r1, #0
 8000c26:	4863      	ldr	r0, [pc, #396]	@ (8000db4 <VR_InputCaptureCallback+0x1a4>)
 8000c28:	f00b ff54 	bl	800cad4 <HAL_TIM_ReadCapturedValue>
 8000c2c:	64f8      	str	r0, [r7, #76]	@ 0x4c
		ckp_sensor.current_edge_time = current_time;
 8000c2e:	4a62      	ldr	r2, [pc, #392]	@ (8000db8 <VR_InputCaptureCallback+0x1a8>)
 8000c30:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000c32:	6193      	str	r3, [r2, #24]
		temp = ckp_sensor;
 8000c34:	4b60      	ldr	r3, [pc, #384]	@ (8000db8 <VR_InputCaptureCallback+0x1a8>)
 8000c36:	f107 0408 	add.w	r4, r7, #8
 8000c3a:	461d      	mov	r5, r3
 8000c3c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c3e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c40:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c42:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c44:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c46:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c48:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000c4c:	e884 0003 	stmia.w	r4, {r0, r1}
 8000c50:	e015      	b.n	8000c7e <VR_InputCaptureCallback+0x6e>
	}else{
		current_time = HAL_TIM_ReadCapturedValue(&htim5, CMP_CHANNEL);
 8000c52:	2104      	movs	r1, #4
 8000c54:	4857      	ldr	r0, [pc, #348]	@ (8000db4 <VR_InputCaptureCallback+0x1a4>)
 8000c56:	f00b ff3d 	bl	800cad4 <HAL_TIM_ReadCapturedValue>
 8000c5a:	64f8      	str	r0, [r7, #76]	@ 0x4c
		cmp_sensor.current_edge_time = current_time;
 8000c5c:	4a57      	ldr	r2, [pc, #348]	@ (8000dbc <VR_InputCaptureCallback+0x1ac>)
 8000c5e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000c60:	6193      	str	r3, [r2, #24]
		temp = cmp_sensor;
 8000c62:	4b56      	ldr	r3, [pc, #344]	@ (8000dbc <VR_InputCaptureCallback+0x1ac>)
 8000c64:	f107 0408 	add.w	r4, r7, #8
 8000c68:	461d      	mov	r5, r3
 8000c6a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c6c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c6e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c70:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c72:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c74:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c76:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000c7a:	e884 0003 	stmia.w	r4, {r0, r1}
	}

	uint32_t delta = VR_CalculateDeltaT(current_time, temp.last_edge_time);
 8000c7e:	69fb      	ldr	r3, [r7, #28]
 8000c80:	4619      	mov	r1, r3
 8000c82:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8000c84:	f7ff ffae 	bl	8000be4 <VR_CalculateDeltaT>
 8000c88:	64b8      	str	r0, [r7, #72]	@ 0x48

    if (delta < 60) {  // < 1/15000s = > 15kHz 14000/60 * tooths Hz
 8000c8a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000c8c:	2b3b      	cmp	r3, #59	@ 0x3b
 8000c8e:	f240 808c 	bls.w	8000daa <VR_InputCaptureCallback+0x19a>
        return;
    }

    uint32_t rpm = 1.0f/(float)delta * 1000000.0f;
 8000c92:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000c94:	ee07 3a90 	vmov	s15, r3
 8000c98:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000c9c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8000ca0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000ca4:	ed9f 7a46 	vldr	s14, [pc, #280]	@ 8000dc0 <VR_InputCaptureCallback+0x1b0>
 8000ca8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000cac:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000cb0:	ee17 3a90 	vmov	r3, s15
 8000cb4:	647b      	str	r3, [r7, #68]	@ 0x44
    rpm *= 60.0f/(float)temp.pulse_count_per_rev;
 8000cb6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000cb8:	ee07 3a90 	vmov	s15, r3
 8000cbc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000cc0:	697b      	ldr	r3, [r7, #20]
 8000cc2:	ee07 3a90 	vmov	s15, r3
 8000cc6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8000cca:	ed9f 6a3e 	vldr	s12, [pc, #248]	@ 8000dc4 <VR_InputCaptureCallback+0x1b4>
 8000cce:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8000cd2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000cd6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000cda:	ee17 3a90 	vmov	r3, s15
 8000cde:	647b      	str	r3, [r7, #68]	@ 0x44

    float ratio = (float)delta/(float)temp.period;
 8000ce0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000ce2:	ee07 3a90 	vmov	s15, r3
 8000ce6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8000cea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000cec:	ee07 3a90 	vmov	s15, r3
 8000cf0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000cf4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000cf8:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40

    if(ratio >= 2.5f){
 8000cfc:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8000d00:	eeb0 7a04 	vmov.f32	s14, #4	@ 0x40200000  2.5
 8000d04:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000d08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d0c:	db0f      	blt.n	8000d2e <VR_InputCaptureCallback+0x11e>

    	if(temp.isSync){
 8000d0e:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	d005      	beq.n	8000d22 <VR_InputCaptureCallback+0x112>
        	temp.pulse_count_per_rev = temp.pulse_count;
 8000d16:	693b      	ldr	r3, [r7, #16]
 8000d18:	617b      	str	r3, [r7, #20]
        	temp.revolution_count += 1;
 8000d1a:	69bb      	ldr	r3, [r7, #24]
 8000d1c:	3301      	adds	r3, #1
 8000d1e:	61bb      	str	r3, [r7, #24]
 8000d20:	e002      	b.n	8000d28 <VR_InputCaptureCallback+0x118>
    	}else
    		temp.isSync = true;
 8000d22:	2301      	movs	r3, #1
 8000d24:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c

    	temp.pulse_count = 0;
 8000d28:	2300      	movs	r3, #0
 8000d2a:	613b      	str	r3, [r7, #16]
 8000d2c:	e00e      	b.n	8000d4c <VR_InputCaptureCallback+0x13c>
    }else
    	temp.frequency_hz = 1.0f/(float)delta * 1000000.0f;
 8000d2e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000d30:	ee07 3a90 	vmov	s15, r3
 8000d34:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000d38:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8000d3c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000d40:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 8000dc0 <VR_InputCaptureCallback+0x1b0>
 8000d44:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000d48:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30

    temp.last_edge_time = current_time;
 8000d4c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000d4e:	61fb      	str	r3, [r7, #28]
	temp.period = delta;//us
 8000d50:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000d52:	62bb      	str	r3, [r7, #40]	@ 0x28

	if(type == SENSOR_CKP){
 8000d54:	79fb      	ldrb	r3, [r7, #7]
 8000d56:	2b00      	cmp	r3, #0
 8000d58:	d113      	bne.n	8000d82 <VR_InputCaptureCallback+0x172>
		ckp_sensor = temp;
 8000d5a:	4b17      	ldr	r3, [pc, #92]	@ (8000db8 <VR_InputCaptureCallback+0x1a8>)
 8000d5c:	461d      	mov	r5, r3
 8000d5e:	f107 0408 	add.w	r4, r7, #8
 8000d62:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000d64:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000d66:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000d68:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000d6a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000d6c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000d6e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8000d72:	e885 0003 	stmia.w	r5, {r0, r1}
		ckp_sensor.pulse_count+=1;
 8000d76:	4b10      	ldr	r3, [pc, #64]	@ (8000db8 <VR_InputCaptureCallback+0x1a8>)
 8000d78:	689b      	ldr	r3, [r3, #8]
 8000d7a:	3301      	adds	r3, #1
 8000d7c:	4a0e      	ldr	r2, [pc, #56]	@ (8000db8 <VR_InputCaptureCallback+0x1a8>)
 8000d7e:	6093      	str	r3, [r2, #8]
 8000d80:	e014      	b.n	8000dac <VR_InputCaptureCallback+0x19c>
	}else{
		cmp_sensor = temp;
 8000d82:	4b0e      	ldr	r3, [pc, #56]	@ (8000dbc <VR_InputCaptureCallback+0x1ac>)
 8000d84:	461d      	mov	r5, r3
 8000d86:	f107 0408 	add.w	r4, r7, #8
 8000d8a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000d8c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000d8e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000d90:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000d92:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000d94:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000d96:	e894 0003 	ldmia.w	r4, {r0, r1}
 8000d9a:	e885 0003 	stmia.w	r5, {r0, r1}
		cmp_sensor.pulse_count+=1;
 8000d9e:	4b07      	ldr	r3, [pc, #28]	@ (8000dbc <VR_InputCaptureCallback+0x1ac>)
 8000da0:	689b      	ldr	r3, [r3, #8]
 8000da2:	3301      	adds	r3, #1
 8000da4:	4a05      	ldr	r2, [pc, #20]	@ (8000dbc <VR_InputCaptureCallback+0x1ac>)
 8000da6:	6093      	str	r3, [r2, #8]
 8000da8:	e000      	b.n	8000dac <VR_InputCaptureCallback+0x19c>
        return;
 8000daa:	bf00      	nop
	}
}
 8000dac:	3750      	adds	r7, #80	@ 0x50
 8000dae:	46bd      	mov	sp, r7
 8000db0:	bdb0      	pop	{r4, r5, r7, pc}
 8000db2:	bf00      	nop
 8000db4:	24000738 	.word	0x24000738
 8000db8:	240002cc 	.word	0x240002cc
 8000dbc:	24000304 	.word	0x24000304
 8000dc0:	49742400 	.word	0x49742400
 8000dc4:	42700000 	.word	0x42700000

08000dc8 <cJSON_strdup>:
#define static_strlen(string_literal) (sizeof(string_literal) - sizeof(""))

static internal_hooks global_hooks = { internal_malloc, internal_free, internal_realloc };

static unsigned char* cJSON_strdup(const unsigned char* string, const internal_hooks * const hooks)
{
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	b084      	sub	sp, #16
 8000dcc:	af00      	add	r7, sp, #0
 8000dce:	6078      	str	r0, [r7, #4]
 8000dd0:	6039      	str	r1, [r7, #0]
    size_t length = 0;
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	60fb      	str	r3, [r7, #12]
    unsigned char *copy = NULL;
 8000dd6:	2300      	movs	r3, #0
 8000dd8:	60bb      	str	r3, [r7, #8]

    if (string == NULL)
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	2b00      	cmp	r3, #0
 8000dde:	d101      	bne.n	8000de4 <cJSON_strdup+0x1c>
    {
        return NULL;
 8000de0:	2300      	movs	r3, #0
 8000de2:	e015      	b.n	8000e10 <cJSON_strdup+0x48>
    }

    length = strlen((const char*)string) + sizeof("");
 8000de4:	6878      	ldr	r0, [r7, #4]
 8000de6:	f7ff facb 	bl	8000380 <strlen>
 8000dea:	4603      	mov	r3, r0
 8000dec:	3301      	adds	r3, #1
 8000dee:	60fb      	str	r3, [r7, #12]
    copy = (unsigned char*)hooks->allocate(length);
 8000df0:	683b      	ldr	r3, [r7, #0]
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	68f8      	ldr	r0, [r7, #12]
 8000df6:	4798      	blx	r3
 8000df8:	60b8      	str	r0, [r7, #8]
    if (copy == NULL)
 8000dfa:	68bb      	ldr	r3, [r7, #8]
 8000dfc:	2b00      	cmp	r3, #0
 8000dfe:	d101      	bne.n	8000e04 <cJSON_strdup+0x3c>
    {
        return NULL;
 8000e00:	2300      	movs	r3, #0
 8000e02:	e005      	b.n	8000e10 <cJSON_strdup+0x48>
    }
    memcpy(copy, string, length);
 8000e04:	68fa      	ldr	r2, [r7, #12]
 8000e06:	6879      	ldr	r1, [r7, #4]
 8000e08:	68b8      	ldr	r0, [r7, #8]
 8000e0a:	f010 fc3e 	bl	801168a <memcpy>

    return copy;
 8000e0e:	68bb      	ldr	r3, [r7, #8]
}
 8000e10:	4618      	mov	r0, r3
 8000e12:	3710      	adds	r7, #16
 8000e14:	46bd      	mov	sp, r7
 8000e16:	bd80      	pop	{r7, pc}

08000e18 <cJSON_New_Item>:
    }
}

/* Internal constructor. */
static cJSON *cJSON_New_Item(const internal_hooks * const hooks)
{
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	b084      	sub	sp, #16
 8000e1c:	af00      	add	r7, sp, #0
 8000e1e:	6078      	str	r0, [r7, #4]
    cJSON* node = (cJSON*)hooks->allocate(sizeof(cJSON));
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	681b      	ldr	r3, [r3, #0]
 8000e24:	2028      	movs	r0, #40	@ 0x28
 8000e26:	4798      	blx	r3
 8000e28:	60f8      	str	r0, [r7, #12]
    if (node)
 8000e2a:	68fb      	ldr	r3, [r7, #12]
 8000e2c:	2b00      	cmp	r3, #0
 8000e2e:	d004      	beq.n	8000e3a <cJSON_New_Item+0x22>
    {
        memset(node, '\0', sizeof(cJSON));
 8000e30:	2228      	movs	r2, #40	@ 0x28
 8000e32:	2100      	movs	r1, #0
 8000e34:	68f8      	ldr	r0, [r7, #12]
 8000e36:	f010 fb6d 	bl	8011514 <memset>
    }

    return node;
 8000e3a:	68fb      	ldr	r3, [r7, #12]
}
 8000e3c:	4618      	mov	r0, r3
 8000e3e:	3710      	adds	r7, #16
 8000e40:	46bd      	mov	sp, r7
 8000e42:	bd80      	pop	{r7, pc}

08000e44 <cJSON_Delete>:

/* Delete a cJSON structure. */
CJSON_PUBLIC(void) cJSON_Delete(cJSON *item)
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	b084      	sub	sp, #16
 8000e48:	af00      	add	r7, sp, #0
 8000e4a:	6078      	str	r0, [r7, #4]
    cJSON *next = NULL;
 8000e4c:	2300      	movs	r3, #0
 8000e4e:	60fb      	str	r3, [r7, #12]
    while (item != NULL)
 8000e50:	e03d      	b.n	8000ece <cJSON_Delete+0x8a>
    {
        next = item->next;
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	681b      	ldr	r3, [r3, #0]
 8000e56:	60fb      	str	r3, [r7, #12]
        if (!(item->type & cJSON_IsReference) && (item->child != NULL))
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	68db      	ldr	r3, [r3, #12]
 8000e5c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000e60:	2b00      	cmp	r3, #0
 8000e62:	d108      	bne.n	8000e76 <cJSON_Delete+0x32>
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	689b      	ldr	r3, [r3, #8]
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	d004      	beq.n	8000e76 <cJSON_Delete+0x32>
        {
            cJSON_Delete(item->child);
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	689b      	ldr	r3, [r3, #8]
 8000e70:	4618      	mov	r0, r3
 8000e72:	f7ff ffe7 	bl	8000e44 <cJSON_Delete>
        }
        if (!(item->type & cJSON_IsReference) && (item->valuestring != NULL))
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	68db      	ldr	r3, [r3, #12]
 8000e7a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	d10c      	bne.n	8000e9c <cJSON_Delete+0x58>
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	691b      	ldr	r3, [r3, #16]
 8000e86:	2b00      	cmp	r3, #0
 8000e88:	d008      	beq.n	8000e9c <cJSON_Delete+0x58>
        {
            global_hooks.deallocate(item->valuestring);
 8000e8a:	4b15      	ldr	r3, [pc, #84]	@ (8000ee0 <cJSON_Delete+0x9c>)
 8000e8c:	685b      	ldr	r3, [r3, #4]
 8000e8e:	687a      	ldr	r2, [r7, #4]
 8000e90:	6912      	ldr	r2, [r2, #16]
 8000e92:	4610      	mov	r0, r2
 8000e94:	4798      	blx	r3
            item->valuestring = NULL;
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	2200      	movs	r2, #0
 8000e9a:	611a      	str	r2, [r3, #16]
        }
        if (!(item->type & cJSON_StringIsConst) && (item->string != NULL))
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	68db      	ldr	r3, [r3, #12]
 8000ea0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	d10c      	bne.n	8000ec2 <cJSON_Delete+0x7e>
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	6a1b      	ldr	r3, [r3, #32]
 8000eac:	2b00      	cmp	r3, #0
 8000eae:	d008      	beq.n	8000ec2 <cJSON_Delete+0x7e>
        {
            global_hooks.deallocate(item->string);
 8000eb0:	4b0b      	ldr	r3, [pc, #44]	@ (8000ee0 <cJSON_Delete+0x9c>)
 8000eb2:	685b      	ldr	r3, [r3, #4]
 8000eb4:	687a      	ldr	r2, [r7, #4]
 8000eb6:	6a12      	ldr	r2, [r2, #32]
 8000eb8:	4610      	mov	r0, r2
 8000eba:	4798      	blx	r3
            item->string = NULL;
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	2200      	movs	r2, #0
 8000ec0:	621a      	str	r2, [r3, #32]
        }
        global_hooks.deallocate(item);
 8000ec2:	4b07      	ldr	r3, [pc, #28]	@ (8000ee0 <cJSON_Delete+0x9c>)
 8000ec4:	685b      	ldr	r3, [r3, #4]
 8000ec6:	6878      	ldr	r0, [r7, #4]
 8000ec8:	4798      	blx	r3
        item = next;
 8000eca:	68fb      	ldr	r3, [r7, #12]
 8000ecc:	607b      	str	r3, [r7, #4]
    while (item != NULL)
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d1be      	bne.n	8000e52 <cJSON_Delete+0xe>
    }
}
 8000ed4:	bf00      	nop
 8000ed6:	bf00      	nop
 8000ed8:	3710      	adds	r7, #16
 8000eda:	46bd      	mov	sp, r7
 8000edc:	bd80      	pop	{r7, pc}
 8000ede:	bf00      	nop
 8000ee0:	24000040 	.word	0x24000040

08000ee4 <get_decimal_point>:

/* get the decimal point character of the current locale */
static unsigned char get_decimal_point(void)
{
 8000ee4:	b480      	push	{r7}
 8000ee6:	af00      	add	r7, sp, #0
#ifdef ENABLE_LOCALES
    struct lconv *lconv = localeconv();
    return (unsigned char) lconv->decimal_point[0];
#else
    return '.';
 8000ee8:	232e      	movs	r3, #46	@ 0x2e
#endif
}
 8000eea:	4618      	mov	r0, r3
 8000eec:	46bd      	mov	sp, r7
 8000eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef2:	4770      	bx	lr

08000ef4 <ensure>:
    internal_hooks hooks;
} printbuffer;

/* realloc printbuffer if necessary to have at least "needed" bytes more */
static unsigned char* ensure(printbuffer * const p, size_t needed)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b084      	sub	sp, #16
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	6078      	str	r0, [r7, #4]
 8000efc:	6039      	str	r1, [r7, #0]
    unsigned char *newbuffer = NULL;
 8000efe:	2300      	movs	r3, #0
 8000f00:	60fb      	str	r3, [r7, #12]
    size_t newsize = 0;
 8000f02:	2300      	movs	r3, #0
 8000f04:	60bb      	str	r3, [r7, #8]

    if ((p == NULL) || (p->buffer == NULL))
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	2b00      	cmp	r3, #0
 8000f0a:	d003      	beq.n	8000f14 <ensure+0x20>
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	d101      	bne.n	8000f18 <ensure+0x24>
    {
        return NULL;
 8000f14:	2300      	movs	r3, #0
 8000f16:	e083      	b.n	8001020 <ensure+0x12c>
    }

    if ((p->length > 0) && (p->offset >= p->length))
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	685b      	ldr	r3, [r3, #4]
 8000f1c:	2b00      	cmp	r3, #0
 8000f1e:	d007      	beq.n	8000f30 <ensure+0x3c>
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	689a      	ldr	r2, [r3, #8]
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	685b      	ldr	r3, [r3, #4]
 8000f28:	429a      	cmp	r2, r3
 8000f2a:	d301      	bcc.n	8000f30 <ensure+0x3c>
    {
        /* make sure that offset is valid */
        return NULL;
 8000f2c:	2300      	movs	r3, #0
 8000f2e:	e077      	b.n	8001020 <ensure+0x12c>
    }

    if (needed > INT_MAX)
 8000f30:	683b      	ldr	r3, [r7, #0]
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	da01      	bge.n	8000f3a <ensure+0x46>
    {
        /* sizes bigger than INT_MAX are currently not supported */
        return NULL;
 8000f36:	2300      	movs	r3, #0
 8000f38:	e072      	b.n	8001020 <ensure+0x12c>
    }

    needed += p->offset + 1;
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	689a      	ldr	r2, [r3, #8]
 8000f3e:	683b      	ldr	r3, [r7, #0]
 8000f40:	4413      	add	r3, r2
 8000f42:	3301      	adds	r3, #1
 8000f44:	603b      	str	r3, [r7, #0]
    if (needed <= p->length)
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	685b      	ldr	r3, [r3, #4]
 8000f4a:	683a      	ldr	r2, [r7, #0]
 8000f4c:	429a      	cmp	r2, r3
 8000f4e:	d805      	bhi.n	8000f5c <ensure+0x68>
    {
        return p->buffer + p->offset;
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	681a      	ldr	r2, [r3, #0]
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	689b      	ldr	r3, [r3, #8]
 8000f58:	4413      	add	r3, r2
 8000f5a:	e061      	b.n	8001020 <ensure+0x12c>
    }

    if (p->noalloc) {
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	691b      	ldr	r3, [r3, #16]
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	d001      	beq.n	8000f68 <ensure+0x74>
        return NULL;
 8000f64:	2300      	movs	r3, #0
 8000f66:	e05b      	b.n	8001020 <ensure+0x12c>
    }

    /* calculate new buffer size */
    if (needed > (INT_MAX / 2))
 8000f68:	683b      	ldr	r3, [r7, #0]
 8000f6a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000f6e:	d308      	bcc.n	8000f82 <ensure+0x8e>
    {
        /* overflow of int, use INT_MAX if possible */
        if (needed <= INT_MAX)
 8000f70:	683b      	ldr	r3, [r7, #0]
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	db03      	blt.n	8000f7e <ensure+0x8a>
        {
            newsize = INT_MAX;
 8000f76:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8000f7a:	60bb      	str	r3, [r7, #8]
 8000f7c:	e004      	b.n	8000f88 <ensure+0x94>
        }
        else
        {
            return NULL;
 8000f7e:	2300      	movs	r3, #0
 8000f80:	e04e      	b.n	8001020 <ensure+0x12c>
        }
    }
    else
    {
        newsize = needed * 2;
 8000f82:	683b      	ldr	r3, [r7, #0]
 8000f84:	005b      	lsls	r3, r3, #1
 8000f86:	60bb      	str	r3, [r7, #8]
    }

    if (p->hooks.reallocate != NULL)
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	6a1b      	ldr	r3, [r3, #32]
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	d018      	beq.n	8000fc2 <ensure+0xce>
    {
        /* reallocate with realloc if available */
        newbuffer = (unsigned char*)p->hooks.reallocate(p->buffer, newsize);
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	6a1b      	ldr	r3, [r3, #32]
 8000f94:	687a      	ldr	r2, [r7, #4]
 8000f96:	6812      	ldr	r2, [r2, #0]
 8000f98:	68b9      	ldr	r1, [r7, #8]
 8000f9a:	4610      	mov	r0, r2
 8000f9c:	4798      	blx	r3
 8000f9e:	60f8      	str	r0, [r7, #12]
        if (newbuffer == NULL)
 8000fa0:	68fb      	ldr	r3, [r7, #12]
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d132      	bne.n	800100c <ensure+0x118>
        {
            p->hooks.deallocate(p->buffer);
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	69db      	ldr	r3, [r3, #28]
 8000faa:	687a      	ldr	r2, [r7, #4]
 8000fac:	6812      	ldr	r2, [r2, #0]
 8000fae:	4610      	mov	r0, r2
 8000fb0:	4798      	blx	r3
            p->length = 0;
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	605a      	str	r2, [r3, #4]
            p->buffer = NULL;
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	2200      	movs	r2, #0
 8000fbc:	601a      	str	r2, [r3, #0]

            return NULL;
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	e02e      	b.n	8001020 <ensure+0x12c>
        }
    }
    else
    {
        /* otherwise reallocate manually */
        newbuffer = (unsigned char*)p->hooks.allocate(newsize);
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	699b      	ldr	r3, [r3, #24]
 8000fc6:	68b8      	ldr	r0, [r7, #8]
 8000fc8:	4798      	blx	r3
 8000fca:	60f8      	str	r0, [r7, #12]
        if (!newbuffer)
 8000fcc:	68fb      	ldr	r3, [r7, #12]
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d10d      	bne.n	8000fee <ensure+0xfa>
        {
            p->hooks.deallocate(p->buffer);
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	69db      	ldr	r3, [r3, #28]
 8000fd6:	687a      	ldr	r2, [r7, #4]
 8000fd8:	6812      	ldr	r2, [r2, #0]
 8000fda:	4610      	mov	r0, r2
 8000fdc:	4798      	blx	r3
            p->length = 0;
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	605a      	str	r2, [r3, #4]
            p->buffer = NULL;
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	601a      	str	r2, [r3, #0]

            return NULL;
 8000fea:	2300      	movs	r3, #0
 8000fec:	e018      	b.n	8001020 <ensure+0x12c>
        }

        memcpy(newbuffer, p->buffer, p->offset + 1);
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	6819      	ldr	r1, [r3, #0]
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	689b      	ldr	r3, [r3, #8]
 8000ff6:	3301      	adds	r3, #1
 8000ff8:	461a      	mov	r2, r3
 8000ffa:	68f8      	ldr	r0, [r7, #12]
 8000ffc:	f010 fb45 	bl	801168a <memcpy>
        p->hooks.deallocate(p->buffer);
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	69db      	ldr	r3, [r3, #28]
 8001004:	687a      	ldr	r2, [r7, #4]
 8001006:	6812      	ldr	r2, [r2, #0]
 8001008:	4610      	mov	r0, r2
 800100a:	4798      	blx	r3
    }
    p->length = newsize;
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	68ba      	ldr	r2, [r7, #8]
 8001010:	605a      	str	r2, [r3, #4]
    p->buffer = newbuffer;
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	68fa      	ldr	r2, [r7, #12]
 8001016:	601a      	str	r2, [r3, #0]

    return newbuffer + p->offset;
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	689b      	ldr	r3, [r3, #8]
 800101c:	68fa      	ldr	r2, [r7, #12]
 800101e:	4413      	add	r3, r2
}
 8001020:	4618      	mov	r0, r3
 8001022:	3710      	adds	r7, #16
 8001024:	46bd      	mov	sp, r7
 8001026:	bd80      	pop	{r7, pc}

08001028 <update_offset>:

/* calculate the new length of the string in a printbuffer and update the offset */
static void update_offset(printbuffer * const buffer)
{
 8001028:	b590      	push	{r4, r7, lr}
 800102a:	b085      	sub	sp, #20
 800102c:	af00      	add	r7, sp, #0
 800102e:	6078      	str	r0, [r7, #4]
    const unsigned char *buffer_pointer = NULL;
 8001030:	2300      	movs	r3, #0
 8001032:	60fb      	str	r3, [r7, #12]
    if ((buffer == NULL) || (buffer->buffer == NULL))
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	2b00      	cmp	r3, #0
 8001038:	d013      	beq.n	8001062 <update_offset+0x3a>
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	2b00      	cmp	r3, #0
 8001040:	d00f      	beq.n	8001062 <update_offset+0x3a>
    {
        return;
    }
    buffer_pointer = buffer->buffer + buffer->offset;
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	681a      	ldr	r2, [r3, #0]
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	689b      	ldr	r3, [r3, #8]
 800104a:	4413      	add	r3, r2
 800104c:	60fb      	str	r3, [r7, #12]

    buffer->offset += strlen((const char*)buffer_pointer);
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	689c      	ldr	r4, [r3, #8]
 8001052:	68f8      	ldr	r0, [r7, #12]
 8001054:	f7ff f994 	bl	8000380 <strlen>
 8001058:	4603      	mov	r3, r0
 800105a:	18e2      	adds	r2, r4, r3
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	609a      	str	r2, [r3, #8]
 8001060:	e000      	b.n	8001064 <update_offset+0x3c>
        return;
 8001062:	bf00      	nop
}
 8001064:	3714      	adds	r7, #20
 8001066:	46bd      	mov	sp, r7
 8001068:	bd90      	pop	{r4, r7, pc}
 800106a:	0000      	movs	r0, r0
 800106c:	0000      	movs	r0, r0
	...

08001070 <compare_double>:

/* securely comparison of floating-point variables */
static cJSON_bool compare_double(double a, double b)
{
 8001070:	b480      	push	{r7}
 8001072:	b087      	sub	sp, #28
 8001074:	af00      	add	r7, sp, #0
 8001076:	ed87 0b02 	vstr	d0, [r7, #8]
 800107a:	ed87 1b00 	vstr	d1, [r7]
    double maxVal = fabs(a) > fabs(b) ? fabs(a) : fabs(b);
 800107e:	ed97 7b02 	vldr	d7, [r7, #8]
 8001082:	eeb0 6bc7 	vabs.f64	d6, d7
 8001086:	ed97 7b00 	vldr	d7, [r7]
 800108a:	eeb0 7bc7 	vabs.f64	d7, d7
 800108e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8001092:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001096:	dd04      	ble.n	80010a2 <compare_double+0x32>
 8001098:	ed97 7b02 	vldr	d7, [r7, #8]
 800109c:	eeb0 7bc7 	vabs.f64	d7, d7
 80010a0:	e003      	b.n	80010aa <compare_double+0x3a>
 80010a2:	ed97 7b00 	vldr	d7, [r7]
 80010a6:	eeb0 7bc7 	vabs.f64	d7, d7
 80010aa:	ed87 7b04 	vstr	d7, [r7, #16]
    return (fabs(a - b) <= maxVal * DBL_EPSILON);
 80010ae:	ed97 6b02 	vldr	d6, [r7, #8]
 80010b2:	ed97 7b00 	vldr	d7, [r7]
 80010b6:	ee36 7b47 	vsub.f64	d7, d6, d7
 80010ba:	eeb0 6bc7 	vabs.f64	d6, d7
 80010be:	ed97 7b04 	vldr	d7, [r7, #16]
 80010c2:	ed9f 5b09 	vldr	d5, [pc, #36]	@ 80010e8 <compare_double+0x78>
 80010c6:	ee27 7b05 	vmul.f64	d7, d7, d5
 80010ca:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80010ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010d2:	bf94      	ite	ls
 80010d4:	2301      	movls	r3, #1
 80010d6:	2300      	movhi	r3, #0
 80010d8:	b2db      	uxtb	r3, r3
}
 80010da:	4618      	mov	r0, r3
 80010dc:	371c      	adds	r7, #28
 80010de:	46bd      	mov	sp, r7
 80010e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e4:	4770      	bx	lr
 80010e6:	bf00      	nop
 80010e8:	00000000 	.word	0x00000000
 80010ec:	3cb00000 	.word	0x3cb00000

080010f0 <print_number>:

/* Render the number nicely from the given item into a string. */
static cJSON_bool print_number(const cJSON * const item, printbuffer * const output_buffer)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b092      	sub	sp, #72	@ 0x48
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	6078      	str	r0, [r7, #4]
 80010f8:	6039      	str	r1, [r7, #0]
    unsigned char *output_pointer = NULL;
 80010fa:	2300      	movs	r3, #0
 80010fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
    double d = item->valuedouble;
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8001104:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    int length = 0;
 8001108:	2300      	movs	r3, #0
 800110a:	647b      	str	r3, [r7, #68]	@ 0x44
    size_t i = 0;
 800110c:	2300      	movs	r3, #0
 800110e:	643b      	str	r3, [r7, #64]	@ 0x40
    unsigned char number_buffer[26] = {0}; /* temporary buffer to print the number into */
 8001110:	f107 0314 	add.w	r3, r7, #20
 8001114:	2200      	movs	r2, #0
 8001116:	601a      	str	r2, [r3, #0]
 8001118:	605a      	str	r2, [r3, #4]
 800111a:	609a      	str	r2, [r3, #8]
 800111c:	60da      	str	r2, [r3, #12]
 800111e:	611a      	str	r2, [r3, #16]
 8001120:	615a      	str	r2, [r3, #20]
 8001122:	831a      	strh	r2, [r3, #24]
    unsigned char decimal_point = get_decimal_point();
 8001124:	f7ff fede 	bl	8000ee4 <get_decimal_point>
 8001128:	4603      	mov	r3, r0
 800112a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    double test = 0.0;
 800112e:	f04f 0200 	mov.w	r2, #0
 8001132:	f04f 0300 	mov.w	r3, #0
 8001136:	e9c7 2302 	strd	r2, r3, [r7, #8]

    if (output_buffer == NULL)
 800113a:	683b      	ldr	r3, [r7, #0]
 800113c:	2b00      	cmp	r3, #0
 800113e:	d101      	bne.n	8001144 <print_number+0x54>
    {
        return false;
 8001140:	2300      	movs	r3, #0
 8001142:	e0a2      	b.n	800128a <print_number+0x19a>
    }

    /* This checks for NaN and Infinity */
    if (isnan(d) || isinf(d))
 8001144:	ed97 6b0c 	vldr	d6, [r7, #48]	@ 0x30
 8001148:	ed97 7b0c 	vldr	d7, [r7, #48]	@ 0x30
 800114c:	eeb4 6b47 	vcmp.f64	d6, d7
 8001150:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001154:	d612      	bvs.n	800117c <print_number+0x8c>
 8001156:	ed97 7b0c 	vldr	d7, [r7, #48]	@ 0x30
 800115a:	eeb0 7bc7 	vabs.f64	d7, d7
 800115e:	ed9f 6b4e 	vldr	d6, [pc, #312]	@ 8001298 <print_number+0x1a8>
 8001162:	eeb4 7b46 	vcmp.f64	d7, d6
 8001166:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800116a:	bfd4      	ite	le
 800116c:	2301      	movle	r3, #1
 800116e:	2300      	movgt	r3, #0
 8001170:	b2db      	uxtb	r3, r3
 8001172:	f083 0301 	eor.w	r3, r3, #1
 8001176:	b2db      	uxtb	r3, r3
 8001178:	2b00      	cmp	r3, #0
 800117a:	d007      	beq.n	800118c <print_number+0x9c>
    {
        length = sprintf((char*)number_buffer, "null");
 800117c:	f107 0314 	add.w	r3, r7, #20
 8001180:	4947      	ldr	r1, [pc, #284]	@ (80012a0 <print_number+0x1b0>)
 8001182:	4618      	mov	r0, r3
 8001184:	f010 f89e 	bl	80112c4 <siprintf>
 8001188:	6478      	str	r0, [r7, #68]	@ 0x44
 800118a:	e03c      	b.n	8001206 <print_number+0x116>
    }
	else if(d == (double)item->valueint)
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	695b      	ldr	r3, [r3, #20]
 8001190:	ee07 3a90 	vmov	s15, r3
 8001194:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001198:	ed97 6b0c 	vldr	d6, [r7, #48]	@ 0x30
 800119c:	eeb4 6b47 	vcmp.f64	d6, d7
 80011a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011a4:	d109      	bne.n	80011ba <print_number+0xca>
	{
		length = sprintf((char*)number_buffer, "%d", item->valueint);
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	695a      	ldr	r2, [r3, #20]
 80011aa:	f107 0314 	add.w	r3, r7, #20
 80011ae:	493d      	ldr	r1, [pc, #244]	@ (80012a4 <print_number+0x1b4>)
 80011b0:	4618      	mov	r0, r3
 80011b2:	f010 f887 	bl	80112c4 <siprintf>
 80011b6:	6478      	str	r0, [r7, #68]	@ 0x44
 80011b8:	e025      	b.n	8001206 <print_number+0x116>
	}
    else
    {
        /* Try 15 decimal places of precision to avoid nonsignificant nonzero digits */
        length = sprintf((char*)number_buffer, "%1.15g", d);
 80011ba:	f107 0014 	add.w	r0, r7, #20
 80011be:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 80011c2:	4939      	ldr	r1, [pc, #228]	@ (80012a8 <print_number+0x1b8>)
 80011c4:	f010 f87e 	bl	80112c4 <siprintf>
 80011c8:	6478      	str	r0, [r7, #68]	@ 0x44

        /* Check whether the original double can be recovered */
        if ((sscanf((char*)number_buffer, "%lg", &test) != 1) || !compare_double((double)test, d))
 80011ca:	f107 0208 	add.w	r2, r7, #8
 80011ce:	f107 0314 	add.w	r3, r7, #20
 80011d2:	4936      	ldr	r1, [pc, #216]	@ (80012ac <print_number+0x1bc>)
 80011d4:	4618      	mov	r0, r3
 80011d6:	f010 f897 	bl	8011308 <siscanf>
 80011da:	4603      	mov	r3, r0
 80011dc:	2b01      	cmp	r3, #1
 80011de:	d10a      	bne.n	80011f6 <print_number+0x106>
 80011e0:	ed97 7b02 	vldr	d7, [r7, #8]
 80011e4:	ed97 1b0c 	vldr	d1, [r7, #48]	@ 0x30
 80011e8:	eeb0 0b47 	vmov.f64	d0, d7
 80011ec:	f7ff ff40 	bl	8001070 <compare_double>
 80011f0:	4603      	mov	r3, r0
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d107      	bne.n	8001206 <print_number+0x116>
        {
            /* If not, print with 17 decimal places of precision */
            length = sprintf((char*)number_buffer, "%1.17g", d);
 80011f6:	f107 0014 	add.w	r0, r7, #20
 80011fa:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 80011fe:	492c      	ldr	r1, [pc, #176]	@ (80012b0 <print_number+0x1c0>)
 8001200:	f010 f860 	bl	80112c4 <siprintf>
 8001204:	6478      	str	r0, [r7, #68]	@ 0x44
        }
    }

    /* sprintf failed or buffer overrun occurred */
    if ((length < 0) || (length > (int)(sizeof(number_buffer) - 1)))
 8001206:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001208:	2b00      	cmp	r3, #0
 800120a:	db02      	blt.n	8001212 <print_number+0x122>
 800120c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800120e:	2b19      	cmp	r3, #25
 8001210:	dd01      	ble.n	8001216 <print_number+0x126>
    {
        return false;
 8001212:	2300      	movs	r3, #0
 8001214:	e039      	b.n	800128a <print_number+0x19a>
    }

    /* reserve appropriate space in the output */
    output_pointer = ensure(output_buffer, (size_t)length + sizeof(""));
 8001216:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001218:	3301      	adds	r3, #1
 800121a:	4619      	mov	r1, r3
 800121c:	6838      	ldr	r0, [r7, #0]
 800121e:	f7ff fe69 	bl	8000ef4 <ensure>
 8001222:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if (output_pointer == NULL)
 8001224:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001226:	2b00      	cmp	r3, #0
 8001228:	d101      	bne.n	800122e <print_number+0x13e>
    {
        return false;
 800122a:	2300      	movs	r3, #0
 800122c:	e02d      	b.n	800128a <print_number+0x19a>
    }

    /* copy the printed number to the output and replace locale
     * dependent decimal point with '.' */
    for (i = 0; i < ((size_t)length); i++)
 800122e:	2300      	movs	r3, #0
 8001230:	643b      	str	r3, [r7, #64]	@ 0x40
 8001232:	e01a      	b.n	800126a <print_number+0x17a>
    {
        if (number_buffer[i] == decimal_point)
 8001234:	f107 0214 	add.w	r2, r7, #20
 8001238:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800123a:	4413      	add	r3, r2
 800123c:	781b      	ldrb	r3, [r3, #0]
 800123e:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8001242:	429a      	cmp	r2, r3
 8001244:	d105      	bne.n	8001252 <print_number+0x162>
        {
            output_pointer[i] = '.';
 8001246:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8001248:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800124a:	4413      	add	r3, r2
 800124c:	222e      	movs	r2, #46	@ 0x2e
 800124e:	701a      	strb	r2, [r3, #0]
            continue;
 8001250:	e008      	b.n	8001264 <print_number+0x174>
        }

        output_pointer[i] = number_buffer[i];
 8001252:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8001254:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001256:	4413      	add	r3, r2
 8001258:	f107 0114 	add.w	r1, r7, #20
 800125c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800125e:	440a      	add	r2, r1
 8001260:	7812      	ldrb	r2, [r2, #0]
 8001262:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < ((size_t)length); i++)
 8001264:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001266:	3301      	adds	r3, #1
 8001268:	643b      	str	r3, [r7, #64]	@ 0x40
 800126a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800126c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800126e:	429a      	cmp	r2, r3
 8001270:	d3e0      	bcc.n	8001234 <print_number+0x144>
    }
    output_pointer[i] = '\0';
 8001272:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8001274:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001276:	4413      	add	r3, r2
 8001278:	2200      	movs	r2, #0
 800127a:	701a      	strb	r2, [r3, #0]

    output_buffer->offset += (size_t)length;
 800127c:	683b      	ldr	r3, [r7, #0]
 800127e:	689a      	ldr	r2, [r3, #8]
 8001280:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001282:	441a      	add	r2, r3
 8001284:	683b      	ldr	r3, [r7, #0]
 8001286:	609a      	str	r2, [r3, #8]

    return true;
 8001288:	2301      	movs	r3, #1
}
 800128a:	4618      	mov	r0, r3
 800128c:	3748      	adds	r7, #72	@ 0x48
 800128e:	46bd      	mov	sp, r7
 8001290:	bd80      	pop	{r7, pc}
 8001292:	bf00      	nop
 8001294:	f3af 8000 	nop.w
 8001298:	ffffffff 	.word	0xffffffff
 800129c:	7fefffff 	.word	0x7fefffff
 80012a0:	08013e6c 	.word	0x08013e6c
 80012a4:	08013e74 	.word	0x08013e74
 80012a8:	08013e78 	.word	0x08013e78
 80012ac:	08013e80 	.word	0x08013e80
 80012b0:	08013e84 	.word	0x08013e84

080012b4 <print_string_ptr>:
    return false;
}

/* Render the cstring provided to an escaped version that can be printed. */
static cJSON_bool print_string_ptr(const unsigned char * const input, printbuffer * const output_buffer)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b088      	sub	sp, #32
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]
 80012bc:	6039      	str	r1, [r7, #0]
    const unsigned char *input_pointer = NULL;
 80012be:	2300      	movs	r3, #0
 80012c0:	61fb      	str	r3, [r7, #28]
    unsigned char *output = NULL;
 80012c2:	2300      	movs	r3, #0
 80012c4:	613b      	str	r3, [r7, #16]
    unsigned char *output_pointer = NULL;
 80012c6:	2300      	movs	r3, #0
 80012c8:	61bb      	str	r3, [r7, #24]
    size_t output_length = 0;
 80012ca:	2300      	movs	r3, #0
 80012cc:	60fb      	str	r3, [r7, #12]
    /* numbers of additional characters needed for escaping */
    size_t escape_characters = 0;
 80012ce:	2300      	movs	r3, #0
 80012d0:	617b      	str	r3, [r7, #20]

    if (output_buffer == NULL)
 80012d2:	683b      	ldr	r3, [r7, #0]
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d101      	bne.n	80012dc <print_string_ptr+0x28>
    {
        return false;
 80012d8:	2300      	movs	r3, #0
 80012da:	e110      	b.n	80014fe <print_string_ptr+0x24a>
    }

    /* empty string */
    if (input == NULL)
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d111      	bne.n	8001306 <print_string_ptr+0x52>
    {
        output = ensure(output_buffer, sizeof("\"\""));
 80012e2:	2103      	movs	r1, #3
 80012e4:	6838      	ldr	r0, [r7, #0]
 80012e6:	f7ff fe05 	bl	8000ef4 <ensure>
 80012ea:	6138      	str	r0, [r7, #16]
        if (output == NULL)
 80012ec:	693b      	ldr	r3, [r7, #16]
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d101      	bne.n	80012f6 <print_string_ptr+0x42>
        {
            return false;
 80012f2:	2300      	movs	r3, #0
 80012f4:	e103      	b.n	80014fe <print_string_ptr+0x24a>
        }
        strcpy((char*)output, "\"\"");
 80012f6:	693b      	ldr	r3, [r7, #16]
 80012f8:	4a83      	ldr	r2, [pc, #524]	@ (8001508 <print_string_ptr+0x254>)
 80012fa:	8811      	ldrh	r1, [r2, #0]
 80012fc:	7892      	ldrb	r2, [r2, #2]
 80012fe:	8019      	strh	r1, [r3, #0]
 8001300:	709a      	strb	r2, [r3, #2]

        return true;
 8001302:	2301      	movs	r3, #1
 8001304:	e0fb      	b.n	80014fe <print_string_ptr+0x24a>
    }

    /* set "flag" to 1 if something needs to be escaped */
    for (input_pointer = input; *input_pointer; input_pointer++)
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	61fb      	str	r3, [r7, #28]
 800130a:	e024      	b.n	8001356 <print_string_ptr+0xa2>
    {
        switch (*input_pointer)
 800130c:	69fb      	ldr	r3, [r7, #28]
 800130e:	781b      	ldrb	r3, [r3, #0]
 8001310:	2b22      	cmp	r3, #34	@ 0x22
 8001312:	dc0f      	bgt.n	8001334 <print_string_ptr+0x80>
 8001314:	2b08      	cmp	r3, #8
 8001316:	db13      	blt.n	8001340 <print_string_ptr+0x8c>
 8001318:	3b08      	subs	r3, #8
 800131a:	4a7c      	ldr	r2, [pc, #496]	@ (800150c <print_string_ptr+0x258>)
 800131c:	fa22 f303 	lsr.w	r3, r2, r3
 8001320:	f003 0301 	and.w	r3, r3, #1
 8001324:	2b00      	cmp	r3, #0
 8001326:	bf14      	ite	ne
 8001328:	2301      	movne	r3, #1
 800132a:	2300      	moveq	r3, #0
 800132c:	b2db      	uxtb	r3, r3
 800132e:	2b00      	cmp	r3, #0
 8001330:	d102      	bne.n	8001338 <print_string_ptr+0x84>
 8001332:	e005      	b.n	8001340 <print_string_ptr+0x8c>
 8001334:	2b5c      	cmp	r3, #92	@ 0x5c
 8001336:	d103      	bne.n	8001340 <print_string_ptr+0x8c>
            case '\f':
            case '\n':
            case '\r':
            case '\t':
                /* one character escape sequence */
                escape_characters++;
 8001338:	697b      	ldr	r3, [r7, #20]
 800133a:	3301      	adds	r3, #1
 800133c:	617b      	str	r3, [r7, #20]
                break;
 800133e:	e007      	b.n	8001350 <print_string_ptr+0x9c>
            default:
                if (*input_pointer < 32)
 8001340:	69fb      	ldr	r3, [r7, #28]
 8001342:	781b      	ldrb	r3, [r3, #0]
 8001344:	2b1f      	cmp	r3, #31
 8001346:	d802      	bhi.n	800134e <print_string_ptr+0x9a>
                {
                    /* UTF-16 escape sequence uXXXX */
                    escape_characters += 5;
 8001348:	697b      	ldr	r3, [r7, #20]
 800134a:	3305      	adds	r3, #5
 800134c:	617b      	str	r3, [r7, #20]
                }
                break;
 800134e:	bf00      	nop
    for (input_pointer = input; *input_pointer; input_pointer++)
 8001350:	69fb      	ldr	r3, [r7, #28]
 8001352:	3301      	adds	r3, #1
 8001354:	61fb      	str	r3, [r7, #28]
 8001356:	69fb      	ldr	r3, [r7, #28]
 8001358:	781b      	ldrb	r3, [r3, #0]
 800135a:	2b00      	cmp	r3, #0
 800135c:	d1d6      	bne.n	800130c <print_string_ptr+0x58>
        }
    }
    output_length = (size_t)(input_pointer - input) + escape_characters;
 800135e:	69fa      	ldr	r2, [r7, #28]
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	1ad3      	subs	r3, r2, r3
 8001364:	461a      	mov	r2, r3
 8001366:	697b      	ldr	r3, [r7, #20]
 8001368:	4413      	add	r3, r2
 800136a:	60fb      	str	r3, [r7, #12]

    output = ensure(output_buffer, output_length + sizeof("\"\""));
 800136c:	68fb      	ldr	r3, [r7, #12]
 800136e:	3303      	adds	r3, #3
 8001370:	4619      	mov	r1, r3
 8001372:	6838      	ldr	r0, [r7, #0]
 8001374:	f7ff fdbe 	bl	8000ef4 <ensure>
 8001378:	6138      	str	r0, [r7, #16]
    if (output == NULL)
 800137a:	693b      	ldr	r3, [r7, #16]
 800137c:	2b00      	cmp	r3, #0
 800137e:	d101      	bne.n	8001384 <print_string_ptr+0xd0>
    {
        return false;
 8001380:	2300      	movs	r3, #0
 8001382:	e0bc      	b.n	80014fe <print_string_ptr+0x24a>
    }

    /* no characters have to be escaped */
    if (escape_characters == 0)
 8001384:	697b      	ldr	r3, [r7, #20]
 8001386:	2b00      	cmp	r3, #0
 8001388:	d117      	bne.n	80013ba <print_string_ptr+0x106>
    {
        output[0] = '\"';
 800138a:	693b      	ldr	r3, [r7, #16]
 800138c:	2222      	movs	r2, #34	@ 0x22
 800138e:	701a      	strb	r2, [r3, #0]
        memcpy(output + 1, input, output_length);
 8001390:	693b      	ldr	r3, [r7, #16]
 8001392:	3301      	adds	r3, #1
 8001394:	68fa      	ldr	r2, [r7, #12]
 8001396:	6879      	ldr	r1, [r7, #4]
 8001398:	4618      	mov	r0, r3
 800139a:	f010 f976 	bl	801168a <memcpy>
        output[output_length + 1] = '\"';
 800139e:	68fb      	ldr	r3, [r7, #12]
 80013a0:	3301      	adds	r3, #1
 80013a2:	693a      	ldr	r2, [r7, #16]
 80013a4:	4413      	add	r3, r2
 80013a6:	2222      	movs	r2, #34	@ 0x22
 80013a8:	701a      	strb	r2, [r3, #0]
        output[output_length + 2] = '\0';
 80013aa:	68fb      	ldr	r3, [r7, #12]
 80013ac:	3302      	adds	r3, #2
 80013ae:	693a      	ldr	r2, [r7, #16]
 80013b0:	4413      	add	r3, r2
 80013b2:	2200      	movs	r2, #0
 80013b4:	701a      	strb	r2, [r3, #0]

        return true;
 80013b6:	2301      	movs	r3, #1
 80013b8:	e0a1      	b.n	80014fe <print_string_ptr+0x24a>
    }

    output[0] = '\"';
 80013ba:	693b      	ldr	r3, [r7, #16]
 80013bc:	2222      	movs	r2, #34	@ 0x22
 80013be:	701a      	strb	r2, [r3, #0]
    output_pointer = output + 1;
 80013c0:	693b      	ldr	r3, [r7, #16]
 80013c2:	3301      	adds	r3, #1
 80013c4:	61bb      	str	r3, [r7, #24]
    /* copy the string */
    for (input_pointer = input; *input_pointer != '\0'; (void)input_pointer++, output_pointer++)
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	61fb      	str	r3, [r7, #28]
 80013ca:	e086      	b.n	80014da <print_string_ptr+0x226>
    {
        if ((*input_pointer > 31) && (*input_pointer != '\"') && (*input_pointer != '\\'))
 80013cc:	69fb      	ldr	r3, [r7, #28]
 80013ce:	781b      	ldrb	r3, [r3, #0]
 80013d0:	2b1f      	cmp	r3, #31
 80013d2:	d90c      	bls.n	80013ee <print_string_ptr+0x13a>
 80013d4:	69fb      	ldr	r3, [r7, #28]
 80013d6:	781b      	ldrb	r3, [r3, #0]
 80013d8:	2b22      	cmp	r3, #34	@ 0x22
 80013da:	d008      	beq.n	80013ee <print_string_ptr+0x13a>
 80013dc:	69fb      	ldr	r3, [r7, #28]
 80013de:	781b      	ldrb	r3, [r3, #0]
 80013e0:	2b5c      	cmp	r3, #92	@ 0x5c
 80013e2:	d004      	beq.n	80013ee <print_string_ptr+0x13a>
        {
            /* normal character, copy */
            *output_pointer = *input_pointer;
 80013e4:	69fb      	ldr	r3, [r7, #28]
 80013e6:	781a      	ldrb	r2, [r3, #0]
 80013e8:	69bb      	ldr	r3, [r7, #24]
 80013ea:	701a      	strb	r2, [r3, #0]
 80013ec:	e06f      	b.n	80014ce <print_string_ptr+0x21a>
        }
        else
        {
            /* character needs to be escaped */
            *output_pointer++ = '\\';
 80013ee:	69bb      	ldr	r3, [r7, #24]
 80013f0:	1c5a      	adds	r2, r3, #1
 80013f2:	61ba      	str	r2, [r7, #24]
 80013f4:	225c      	movs	r2, #92	@ 0x5c
 80013f6:	701a      	strb	r2, [r3, #0]
            switch (*input_pointer)
 80013f8:	69fb      	ldr	r3, [r7, #28]
 80013fa:	781b      	ldrb	r3, [r3, #0]
 80013fc:	2b22      	cmp	r3, #34	@ 0x22
 80013fe:	dc3d      	bgt.n	800147c <print_string_ptr+0x1c8>
 8001400:	2b08      	cmp	r3, #8
 8001402:	db59      	blt.n	80014b8 <print_string_ptr+0x204>
 8001404:	3b08      	subs	r3, #8
 8001406:	2b1a      	cmp	r3, #26
 8001408:	d856      	bhi.n	80014b8 <print_string_ptr+0x204>
 800140a:	a201      	add	r2, pc, #4	@ (adr r2, 8001410 <print_string_ptr+0x15c>)
 800140c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001410:	08001491 	.word	0x08001491
 8001414:	080014b1 	.word	0x080014b1
 8001418:	080014a1 	.word	0x080014a1
 800141c:	080014b9 	.word	0x080014b9
 8001420:	08001499 	.word	0x08001499
 8001424:	080014a9 	.word	0x080014a9
 8001428:	080014b9 	.word	0x080014b9
 800142c:	080014b9 	.word	0x080014b9
 8001430:	080014b9 	.word	0x080014b9
 8001434:	080014b9 	.word	0x080014b9
 8001438:	080014b9 	.word	0x080014b9
 800143c:	080014b9 	.word	0x080014b9
 8001440:	080014b9 	.word	0x080014b9
 8001444:	080014b9 	.word	0x080014b9
 8001448:	080014b9 	.word	0x080014b9
 800144c:	080014b9 	.word	0x080014b9
 8001450:	080014b9 	.word	0x080014b9
 8001454:	080014b9 	.word	0x080014b9
 8001458:	080014b9 	.word	0x080014b9
 800145c:	080014b9 	.word	0x080014b9
 8001460:	080014b9 	.word	0x080014b9
 8001464:	080014b9 	.word	0x080014b9
 8001468:	080014b9 	.word	0x080014b9
 800146c:	080014b9 	.word	0x080014b9
 8001470:	080014b9 	.word	0x080014b9
 8001474:	080014b9 	.word	0x080014b9
 8001478:	08001489 	.word	0x08001489
 800147c:	2b5c      	cmp	r3, #92	@ 0x5c
 800147e:	d11b      	bne.n	80014b8 <print_string_ptr+0x204>
            {
                case '\\':
                    *output_pointer = '\\';
 8001480:	69bb      	ldr	r3, [r7, #24]
 8001482:	225c      	movs	r2, #92	@ 0x5c
 8001484:	701a      	strb	r2, [r3, #0]
                    break;
 8001486:	e022      	b.n	80014ce <print_string_ptr+0x21a>
                case '\"':
                    *output_pointer = '\"';
 8001488:	69bb      	ldr	r3, [r7, #24]
 800148a:	2222      	movs	r2, #34	@ 0x22
 800148c:	701a      	strb	r2, [r3, #0]
                    break;
 800148e:	e01e      	b.n	80014ce <print_string_ptr+0x21a>
                case '\b':
                    *output_pointer = 'b';
 8001490:	69bb      	ldr	r3, [r7, #24]
 8001492:	2262      	movs	r2, #98	@ 0x62
 8001494:	701a      	strb	r2, [r3, #0]
                    break;
 8001496:	e01a      	b.n	80014ce <print_string_ptr+0x21a>
                case '\f':
                    *output_pointer = 'f';
 8001498:	69bb      	ldr	r3, [r7, #24]
 800149a:	2266      	movs	r2, #102	@ 0x66
 800149c:	701a      	strb	r2, [r3, #0]
                    break;
 800149e:	e016      	b.n	80014ce <print_string_ptr+0x21a>
                case '\n':
                    *output_pointer = 'n';
 80014a0:	69bb      	ldr	r3, [r7, #24]
 80014a2:	226e      	movs	r2, #110	@ 0x6e
 80014a4:	701a      	strb	r2, [r3, #0]
                    break;
 80014a6:	e012      	b.n	80014ce <print_string_ptr+0x21a>
                case '\r':
                    *output_pointer = 'r';
 80014a8:	69bb      	ldr	r3, [r7, #24]
 80014aa:	2272      	movs	r2, #114	@ 0x72
 80014ac:	701a      	strb	r2, [r3, #0]
                    break;
 80014ae:	e00e      	b.n	80014ce <print_string_ptr+0x21a>
                case '\t':
                    *output_pointer = 't';
 80014b0:	69bb      	ldr	r3, [r7, #24]
 80014b2:	2274      	movs	r2, #116	@ 0x74
 80014b4:	701a      	strb	r2, [r3, #0]
                    break;
 80014b6:	e00a      	b.n	80014ce <print_string_ptr+0x21a>
                default:
                    /* escape and print as unicode codepoint */
                    sprintf((char*)output_pointer, "u%04x", *input_pointer);
 80014b8:	69fb      	ldr	r3, [r7, #28]
 80014ba:	781b      	ldrb	r3, [r3, #0]
 80014bc:	461a      	mov	r2, r3
 80014be:	4914      	ldr	r1, [pc, #80]	@ (8001510 <print_string_ptr+0x25c>)
 80014c0:	69b8      	ldr	r0, [r7, #24]
 80014c2:	f00f feff 	bl	80112c4 <siprintf>
                    output_pointer += 4;
 80014c6:	69bb      	ldr	r3, [r7, #24]
 80014c8:	3304      	adds	r3, #4
 80014ca:	61bb      	str	r3, [r7, #24]
                    break;
 80014cc:	bf00      	nop
    for (input_pointer = input; *input_pointer != '\0'; (void)input_pointer++, output_pointer++)
 80014ce:	69fb      	ldr	r3, [r7, #28]
 80014d0:	3301      	adds	r3, #1
 80014d2:	61fb      	str	r3, [r7, #28]
 80014d4:	69bb      	ldr	r3, [r7, #24]
 80014d6:	3301      	adds	r3, #1
 80014d8:	61bb      	str	r3, [r7, #24]
 80014da:	69fb      	ldr	r3, [r7, #28]
 80014dc:	781b      	ldrb	r3, [r3, #0]
 80014de:	2b00      	cmp	r3, #0
 80014e0:	f47f af74 	bne.w	80013cc <print_string_ptr+0x118>
            }
        }
    }
    output[output_length + 1] = '\"';
 80014e4:	68fb      	ldr	r3, [r7, #12]
 80014e6:	3301      	adds	r3, #1
 80014e8:	693a      	ldr	r2, [r7, #16]
 80014ea:	4413      	add	r3, r2
 80014ec:	2222      	movs	r2, #34	@ 0x22
 80014ee:	701a      	strb	r2, [r3, #0]
    output[output_length + 2] = '\0';
 80014f0:	68fb      	ldr	r3, [r7, #12]
 80014f2:	3302      	adds	r3, #2
 80014f4:	693a      	ldr	r2, [r7, #16]
 80014f6:	4413      	add	r3, r2
 80014f8:	2200      	movs	r2, #0
 80014fa:	701a      	strb	r2, [r3, #0]

    return true;
 80014fc:	2301      	movs	r3, #1
}
 80014fe:	4618      	mov	r0, r3
 8001500:	3720      	adds	r7, #32
 8001502:	46bd      	mov	sp, r7
 8001504:	bd80      	pop	{r7, pc}
 8001506:	bf00      	nop
 8001508:	08013e8c 	.word	0x08013e8c
 800150c:	04000037 	.word	0x04000037
 8001510:	08013e90 	.word	0x08013e90

08001514 <print_string>:

/* Invoke print_string_ptr (which is useful) on an item. */
static cJSON_bool print_string(const cJSON * const item, printbuffer * const p)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	b082      	sub	sp, #8
 8001518:	af00      	add	r7, sp, #0
 800151a:	6078      	str	r0, [r7, #4]
 800151c:	6039      	str	r1, [r7, #0]
    return print_string_ptr((unsigned char*)item->valuestring, p);
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	691b      	ldr	r3, [r3, #16]
 8001522:	6839      	ldr	r1, [r7, #0]
 8001524:	4618      	mov	r0, r3
 8001526:	f7ff fec5 	bl	80012b4 <print_string_ptr>
 800152a:	4603      	mov	r3, r0
}
 800152c:	4618      	mov	r0, r3
 800152e:	3708      	adds	r7, #8
 8001530:	46bd      	mov	sp, r7
 8001532:	bd80      	pop	{r7, pc}

08001534 <print>:
}

#define cjson_min(a, b) (((a) < (b)) ? (a) : (b))

static unsigned char *print(const cJSON * const item, cJSON_bool format, const internal_hooks * const hooks)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	b08e      	sub	sp, #56	@ 0x38
 8001538:	af00      	add	r7, sp, #0
 800153a:	60f8      	str	r0, [r7, #12]
 800153c:	60b9      	str	r1, [r7, #8]
 800153e:	607a      	str	r2, [r7, #4]
    static const size_t default_buffer_size = 256;
    printbuffer buffer[1];
    unsigned char *printed = NULL;
 8001540:	2300      	movs	r3, #0
 8001542:	637b      	str	r3, [r7, #52]	@ 0x34

    memset(buffer, 0, sizeof(buffer));
 8001544:	f107 0310 	add.w	r3, r7, #16
 8001548:	2224      	movs	r2, #36	@ 0x24
 800154a:	2100      	movs	r1, #0
 800154c:	4618      	mov	r0, r3
 800154e:	f00f ffe1 	bl	8011514 <memset>

    /* create buffer */
    buffer->buffer = (unsigned char*) hooks->allocate(default_buffer_size);
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	4a3b      	ldr	r2, [pc, #236]	@ (8001644 <print+0x110>)
 8001558:	6812      	ldr	r2, [r2, #0]
 800155a:	4610      	mov	r0, r2
 800155c:	4798      	blx	r3
 800155e:	4603      	mov	r3, r0
 8001560:	613b      	str	r3, [r7, #16]
    buffer->length = default_buffer_size;
 8001562:	4b38      	ldr	r3, [pc, #224]	@ (8001644 <print+0x110>)
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	617b      	str	r3, [r7, #20]
    buffer->format = format;
 8001568:	68bb      	ldr	r3, [r7, #8]
 800156a:	627b      	str	r3, [r7, #36]	@ 0x24
    buffer->hooks = *hooks;
 800156c:	687a      	ldr	r2, [r7, #4]
 800156e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001572:	ca07      	ldmia	r2, {r0, r1, r2}
 8001574:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    if (buffer->buffer == NULL)
 8001578:	693b      	ldr	r3, [r7, #16]
 800157a:	2b00      	cmp	r3, #0
 800157c:	d042      	beq.n	8001604 <print+0xd0>
    {
        goto fail;
    }

    /* print the value */
    if (!print_value(item, buffer))
 800157e:	f107 0310 	add.w	r3, r7, #16
 8001582:	4619      	mov	r1, r3
 8001584:	68f8      	ldr	r0, [r7, #12]
 8001586:	f000 f86f 	bl	8001668 <print_value>
 800158a:	4603      	mov	r3, r0
 800158c:	2b00      	cmp	r3, #0
 800158e:	d03b      	beq.n	8001608 <print+0xd4>
    {
        goto fail;
    }
    update_offset(buffer);
 8001590:	f107 0310 	add.w	r3, r7, #16
 8001594:	4618      	mov	r0, r3
 8001596:	f7ff fd47 	bl	8001028 <update_offset>

    /* check if reallocate is available */
    if (hooks->reallocate != NULL)
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	689b      	ldr	r3, [r3, #8]
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d00d      	beq.n	80015be <print+0x8a>
    {
        printed = (unsigned char*) hooks->reallocate(buffer->buffer, buffer->offset + 1);
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	689b      	ldr	r3, [r3, #8]
 80015a6:	6938      	ldr	r0, [r7, #16]
 80015a8:	69ba      	ldr	r2, [r7, #24]
 80015aa:	3201      	adds	r2, #1
 80015ac:	4611      	mov	r1, r2
 80015ae:	4798      	blx	r3
 80015b0:	6378      	str	r0, [r7, #52]	@ 0x34
        if (printed == NULL) {
 80015b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d029      	beq.n	800160c <print+0xd8>
            goto fail;
        }
        buffer->buffer = NULL;
 80015b8:	2300      	movs	r3, #0
 80015ba:	613b      	str	r3, [r7, #16]
 80015bc:	e020      	b.n	8001600 <print+0xcc>
    }
    else /* otherwise copy the JSON over to a new buffer */
    {
        printed = (unsigned char*) hooks->allocate(buffer->offset + 1);
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	69ba      	ldr	r2, [r7, #24]
 80015c4:	3201      	adds	r2, #1
 80015c6:	4610      	mov	r0, r2
 80015c8:	4798      	blx	r3
 80015ca:	6378      	str	r0, [r7, #52]	@ 0x34
        if (printed == NULL)
 80015cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d01e      	beq.n	8001610 <print+0xdc>
        {
            goto fail;
        }
        memcpy(printed, buffer->buffer, cjson_min(buffer->length, buffer->offset + 1));
 80015d2:	6939      	ldr	r1, [r7, #16]
 80015d4:	69bb      	ldr	r3, [r7, #24]
 80015d6:	1c5a      	adds	r2, r3, #1
 80015d8:	697b      	ldr	r3, [r7, #20]
 80015da:	4293      	cmp	r3, r2
 80015dc:	bf28      	it	cs
 80015de:	4613      	movcs	r3, r2
 80015e0:	461a      	mov	r2, r3
 80015e2:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80015e4:	f010 f851 	bl	801168a <memcpy>
        printed[buffer->offset] = '\0'; /* just to be sure */
 80015e8:	69bb      	ldr	r3, [r7, #24]
 80015ea:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80015ec:	4413      	add	r3, r2
 80015ee:	2200      	movs	r2, #0
 80015f0:	701a      	strb	r2, [r3, #0]

        /* free the buffer */
        hooks->deallocate(buffer->buffer);
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	685b      	ldr	r3, [r3, #4]
 80015f6:	693a      	ldr	r2, [r7, #16]
 80015f8:	4610      	mov	r0, r2
 80015fa:	4798      	blx	r3
        buffer->buffer = NULL;
 80015fc:	2300      	movs	r3, #0
 80015fe:	613b      	str	r3, [r7, #16]
    }

    return printed;
 8001600:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001602:	e01a      	b.n	800163a <print+0x106>
        goto fail;
 8001604:	bf00      	nop
 8001606:	e004      	b.n	8001612 <print+0xde>
        goto fail;
 8001608:	bf00      	nop
 800160a:	e002      	b.n	8001612 <print+0xde>
            goto fail;
 800160c:	bf00      	nop
 800160e:	e000      	b.n	8001612 <print+0xde>
            goto fail;
 8001610:	bf00      	nop

fail:
    if (buffer->buffer != NULL)
 8001612:	693b      	ldr	r3, [r7, #16]
 8001614:	2b00      	cmp	r3, #0
 8001616:	d006      	beq.n	8001626 <print+0xf2>
    {
        hooks->deallocate(buffer->buffer);
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	685b      	ldr	r3, [r3, #4]
 800161c:	693a      	ldr	r2, [r7, #16]
 800161e:	4610      	mov	r0, r2
 8001620:	4798      	blx	r3
        buffer->buffer = NULL;
 8001622:	2300      	movs	r3, #0
 8001624:	613b      	str	r3, [r7, #16]
    }

    if (printed != NULL)
 8001626:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001628:	2b00      	cmp	r3, #0
 800162a:	d005      	beq.n	8001638 <print+0x104>
    {
        hooks->deallocate(printed);
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	685b      	ldr	r3, [r3, #4]
 8001630:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8001632:	4798      	blx	r3
        printed = NULL;
 8001634:	2300      	movs	r3, #0
 8001636:	637b      	str	r3, [r7, #52]	@ 0x34
    }

    return NULL;
 8001638:	2300      	movs	r3, #0
}
 800163a:	4618      	mov	r0, r3
 800163c:	3738      	adds	r7, #56	@ 0x38
 800163e:	46bd      	mov	sp, r7
 8001640:	bd80      	pop	{r7, pc}
 8001642:	bf00      	nop
 8001644:	0801418c 	.word	0x0801418c

08001648 <cJSON_PrintUnformatted>:
{
    return (char*)print(item, true, &global_hooks);
}

CJSON_PUBLIC(char *) cJSON_PrintUnformatted(const cJSON *item)
{
 8001648:	b580      	push	{r7, lr}
 800164a:	b082      	sub	sp, #8
 800164c:	af00      	add	r7, sp, #0
 800164e:	6078      	str	r0, [r7, #4]
    return (char*)print(item, false, &global_hooks);
 8001650:	4a04      	ldr	r2, [pc, #16]	@ (8001664 <cJSON_PrintUnformatted+0x1c>)
 8001652:	2100      	movs	r1, #0
 8001654:	6878      	ldr	r0, [r7, #4]
 8001656:	f7ff ff6d 	bl	8001534 <print>
 800165a:	4603      	mov	r3, r0
}
 800165c:	4618      	mov	r0, r3
 800165e:	3708      	adds	r7, #8
 8001660:	46bd      	mov	sp, r7
 8001662:	bd80      	pop	{r7, pc}
 8001664:	24000040 	.word	0x24000040

08001668 <print_value>:
    return false;
}

/* Render a value to text. */
static cJSON_bool print_value(const cJSON * const item, printbuffer * const output_buffer)
{
 8001668:	b580      	push	{r7, lr}
 800166a:	b084      	sub	sp, #16
 800166c:	af00      	add	r7, sp, #0
 800166e:	6078      	str	r0, [r7, #4]
 8001670:	6039      	str	r1, [r7, #0]
    unsigned char *output = NULL;
 8001672:	2300      	movs	r3, #0
 8001674:	60fb      	str	r3, [r7, #12]

    if ((item == NULL) || (output_buffer == NULL))
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	2b00      	cmp	r3, #0
 800167a:	d002      	beq.n	8001682 <print_value+0x1a>
 800167c:	683b      	ldr	r3, [r7, #0]
 800167e:	2b00      	cmp	r3, #0
 8001680:	d101      	bne.n	8001686 <print_value+0x1e>
    {
        return false;
 8001682:	2300      	movs	r3, #0
 8001684:	e0c9      	b.n	800181a <print_value+0x1b2>
    }

    switch ((item->type) & 0xFF)
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	68db      	ldr	r3, [r3, #12]
 800168a:	b2db      	uxtb	r3, r3
 800168c:	2b80      	cmp	r3, #128	@ 0x80
 800168e:	f000 808e 	beq.w	80017ae <print_value+0x146>
 8001692:	2b80      	cmp	r3, #128	@ 0x80
 8001694:	f300 80c0 	bgt.w	8001818 <print_value+0x1b0>
 8001698:	2b20      	cmp	r3, #32
 800169a:	dc49      	bgt.n	8001730 <print_value+0xc8>
 800169c:	2b00      	cmp	r3, #0
 800169e:	f340 80bb 	ble.w	8001818 <print_value+0x1b0>
 80016a2:	3b01      	subs	r3, #1
 80016a4:	2b1f      	cmp	r3, #31
 80016a6:	f200 80b7 	bhi.w	8001818 <print_value+0x1b0>
 80016aa:	a201      	add	r2, pc, #4	@ (adr r2, 80016b0 <print_value+0x48>)
 80016ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016b0:	0800175b 	.word	0x0800175b
 80016b4:	0800177f 	.word	0x0800177f
 80016b8:	08001819 	.word	0x08001819
 80016bc:	08001737 	.word	0x08001737
 80016c0:	08001819 	.word	0x08001819
 80016c4:	08001819 	.word	0x08001819
 80016c8:	08001819 	.word	0x08001819
 80016cc:	080017a3 	.word	0x080017a3
 80016d0:	08001819 	.word	0x08001819
 80016d4:	08001819 	.word	0x08001819
 80016d8:	08001819 	.word	0x08001819
 80016dc:	08001819 	.word	0x08001819
 80016e0:	08001819 	.word	0x08001819
 80016e4:	08001819 	.word	0x08001819
 80016e8:	08001819 	.word	0x08001819
 80016ec:	080017f5 	.word	0x080017f5
 80016f0:	08001819 	.word	0x08001819
 80016f4:	08001819 	.word	0x08001819
 80016f8:	08001819 	.word	0x08001819
 80016fc:	08001819 	.word	0x08001819
 8001700:	08001819 	.word	0x08001819
 8001704:	08001819 	.word	0x08001819
 8001708:	08001819 	.word	0x08001819
 800170c:	08001819 	.word	0x08001819
 8001710:	08001819 	.word	0x08001819
 8001714:	08001819 	.word	0x08001819
 8001718:	08001819 	.word	0x08001819
 800171c:	08001819 	.word	0x08001819
 8001720:	08001819 	.word	0x08001819
 8001724:	08001819 	.word	0x08001819
 8001728:	08001819 	.word	0x08001819
 800172c:	08001801 	.word	0x08001801
 8001730:	2b40      	cmp	r3, #64	@ 0x40
 8001732:	d06b      	beq.n	800180c <print_value+0x1a4>
 8001734:	e070      	b.n	8001818 <print_value+0x1b0>
    {
        case cJSON_NULL:
            output = ensure(output_buffer, 5);
 8001736:	2105      	movs	r1, #5
 8001738:	6838      	ldr	r0, [r7, #0]
 800173a:	f7ff fbdb 	bl	8000ef4 <ensure>
 800173e:	60f8      	str	r0, [r7, #12]
            if (output == NULL)
 8001740:	68fb      	ldr	r3, [r7, #12]
 8001742:	2b00      	cmp	r3, #0
 8001744:	d101      	bne.n	800174a <print_value+0xe2>
            {
                return false;
 8001746:	2300      	movs	r3, #0
 8001748:	e067      	b.n	800181a <print_value+0x1b2>
            }
            strcpy((char*)output, "null");
 800174a:	68fb      	ldr	r3, [r7, #12]
 800174c:	4a35      	ldr	r2, [pc, #212]	@ (8001824 <print_value+0x1bc>)
 800174e:	6810      	ldr	r0, [r2, #0]
 8001750:	6018      	str	r0, [r3, #0]
 8001752:	7912      	ldrb	r2, [r2, #4]
 8001754:	711a      	strb	r2, [r3, #4]
            return true;
 8001756:	2301      	movs	r3, #1
 8001758:	e05f      	b.n	800181a <print_value+0x1b2>

        case cJSON_False:
            output = ensure(output_buffer, 6);
 800175a:	2106      	movs	r1, #6
 800175c:	6838      	ldr	r0, [r7, #0]
 800175e:	f7ff fbc9 	bl	8000ef4 <ensure>
 8001762:	60f8      	str	r0, [r7, #12]
            if (output == NULL)
 8001764:	68fb      	ldr	r3, [r7, #12]
 8001766:	2b00      	cmp	r3, #0
 8001768:	d101      	bne.n	800176e <print_value+0x106>
            {
                return false;
 800176a:	2300      	movs	r3, #0
 800176c:	e055      	b.n	800181a <print_value+0x1b2>
            }
            strcpy((char*)output, "false");
 800176e:	68fb      	ldr	r3, [r7, #12]
 8001770:	4a2d      	ldr	r2, [pc, #180]	@ (8001828 <print_value+0x1c0>)
 8001772:	6810      	ldr	r0, [r2, #0]
 8001774:	6018      	str	r0, [r3, #0]
 8001776:	8892      	ldrh	r2, [r2, #4]
 8001778:	809a      	strh	r2, [r3, #4]
            return true;
 800177a:	2301      	movs	r3, #1
 800177c:	e04d      	b.n	800181a <print_value+0x1b2>

        case cJSON_True:
            output = ensure(output_buffer, 5);
 800177e:	2105      	movs	r1, #5
 8001780:	6838      	ldr	r0, [r7, #0]
 8001782:	f7ff fbb7 	bl	8000ef4 <ensure>
 8001786:	60f8      	str	r0, [r7, #12]
            if (output == NULL)
 8001788:	68fb      	ldr	r3, [r7, #12]
 800178a:	2b00      	cmp	r3, #0
 800178c:	d101      	bne.n	8001792 <print_value+0x12a>
            {
                return false;
 800178e:	2300      	movs	r3, #0
 8001790:	e043      	b.n	800181a <print_value+0x1b2>
            }
            strcpy((char*)output, "true");
 8001792:	68fb      	ldr	r3, [r7, #12]
 8001794:	4a25      	ldr	r2, [pc, #148]	@ (800182c <print_value+0x1c4>)
 8001796:	6810      	ldr	r0, [r2, #0]
 8001798:	6018      	str	r0, [r3, #0]
 800179a:	7912      	ldrb	r2, [r2, #4]
 800179c:	711a      	strb	r2, [r3, #4]
            return true;
 800179e:	2301      	movs	r3, #1
 80017a0:	e03b      	b.n	800181a <print_value+0x1b2>

        case cJSON_Number:
            return print_number(item, output_buffer);
 80017a2:	6839      	ldr	r1, [r7, #0]
 80017a4:	6878      	ldr	r0, [r7, #4]
 80017a6:	f7ff fca3 	bl	80010f0 <print_number>
 80017aa:	4603      	mov	r3, r0
 80017ac:	e035      	b.n	800181a <print_value+0x1b2>

        case cJSON_Raw:
        {
            size_t raw_length = 0;
 80017ae:	2300      	movs	r3, #0
 80017b0:	60bb      	str	r3, [r7, #8]
            if (item->valuestring == NULL)
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	691b      	ldr	r3, [r3, #16]
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d101      	bne.n	80017be <print_value+0x156>
            {
                return false;
 80017ba:	2300      	movs	r3, #0
 80017bc:	e02d      	b.n	800181a <print_value+0x1b2>
            }

            raw_length = strlen(item->valuestring) + sizeof("");
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	691b      	ldr	r3, [r3, #16]
 80017c2:	4618      	mov	r0, r3
 80017c4:	f7fe fddc 	bl	8000380 <strlen>
 80017c8:	4603      	mov	r3, r0
 80017ca:	3301      	adds	r3, #1
 80017cc:	60bb      	str	r3, [r7, #8]
            output = ensure(output_buffer, raw_length);
 80017ce:	68b9      	ldr	r1, [r7, #8]
 80017d0:	6838      	ldr	r0, [r7, #0]
 80017d2:	f7ff fb8f 	bl	8000ef4 <ensure>
 80017d6:	60f8      	str	r0, [r7, #12]
            if (output == NULL)
 80017d8:	68fb      	ldr	r3, [r7, #12]
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d101      	bne.n	80017e2 <print_value+0x17a>
            {
                return false;
 80017de:	2300      	movs	r3, #0
 80017e0:	e01b      	b.n	800181a <print_value+0x1b2>
            }
            memcpy(output, item->valuestring, raw_length);
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	691b      	ldr	r3, [r3, #16]
 80017e6:	68ba      	ldr	r2, [r7, #8]
 80017e8:	4619      	mov	r1, r3
 80017ea:	68f8      	ldr	r0, [r7, #12]
 80017ec:	f00f ff4d 	bl	801168a <memcpy>
            return true;
 80017f0:	2301      	movs	r3, #1
 80017f2:	e012      	b.n	800181a <print_value+0x1b2>
        }

        case cJSON_String:
            return print_string(item, output_buffer);
 80017f4:	6839      	ldr	r1, [r7, #0]
 80017f6:	6878      	ldr	r0, [r7, #4]
 80017f8:	f7ff fe8c 	bl	8001514 <print_string>
 80017fc:	4603      	mov	r3, r0
 80017fe:	e00c      	b.n	800181a <print_value+0x1b2>

        case cJSON_Array:
            return print_array(item, output_buffer);
 8001800:	6839      	ldr	r1, [r7, #0]
 8001802:	6878      	ldr	r0, [r7, #4]
 8001804:	f000 f814 	bl	8001830 <print_array>
 8001808:	4603      	mov	r3, r0
 800180a:	e006      	b.n	800181a <print_value+0x1b2>

        case cJSON_Object:
            return print_object(item, output_buffer);
 800180c:	6839      	ldr	r1, [r7, #0]
 800180e:	6878      	ldr	r0, [r7, #4]
 8001810:	f000 f894 	bl	800193c <print_object>
 8001814:	4603      	mov	r3, r0
 8001816:	e000      	b.n	800181a <print_value+0x1b2>

        default:
            return false;
 8001818:	2300      	movs	r3, #0
    }
}
 800181a:	4618      	mov	r0, r3
 800181c:	3710      	adds	r7, #16
 800181e:	46bd      	mov	sp, r7
 8001820:	bd80      	pop	{r7, pc}
 8001822:	bf00      	nop
 8001824:	08013e6c 	.word	0x08013e6c
 8001828:	08013e9c 	.word	0x08013e9c
 800182c:	08013ea4 	.word	0x08013ea4

08001830 <print_array>:
    return false;
}

/* Render an array to text */
static cJSON_bool print_array(const cJSON * const item, printbuffer * const output_buffer)
{
 8001830:	b580      	push	{r7, lr}
 8001832:	b086      	sub	sp, #24
 8001834:	af00      	add	r7, sp, #0
 8001836:	6078      	str	r0, [r7, #4]
 8001838:	6039      	str	r1, [r7, #0]
    unsigned char *output_pointer = NULL;
 800183a:	2300      	movs	r3, #0
 800183c:	617b      	str	r3, [r7, #20]
    size_t length = 0;
 800183e:	2300      	movs	r3, #0
 8001840:	60fb      	str	r3, [r7, #12]
    cJSON *current_element = item->child;
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	689b      	ldr	r3, [r3, #8]
 8001846:	613b      	str	r3, [r7, #16]

    if (output_buffer == NULL)
 8001848:	683b      	ldr	r3, [r7, #0]
 800184a:	2b00      	cmp	r3, #0
 800184c:	d101      	bne.n	8001852 <print_array+0x22>
    {
        return false;
 800184e:	2300      	movs	r3, #0
 8001850:	e070      	b.n	8001934 <print_array+0x104>
    }

    /* Compose the output array. */
    /* opening square bracket */
    output_pointer = ensure(output_buffer, 1);
 8001852:	2101      	movs	r1, #1
 8001854:	6838      	ldr	r0, [r7, #0]
 8001856:	f7ff fb4d 	bl	8000ef4 <ensure>
 800185a:	6178      	str	r0, [r7, #20]
    if (output_pointer == NULL)
 800185c:	697b      	ldr	r3, [r7, #20]
 800185e:	2b00      	cmp	r3, #0
 8001860:	d101      	bne.n	8001866 <print_array+0x36>
    {
        return false;
 8001862:	2300      	movs	r3, #0
 8001864:	e066      	b.n	8001934 <print_array+0x104>
    }

    *output_pointer = '[';
 8001866:	697b      	ldr	r3, [r7, #20]
 8001868:	225b      	movs	r2, #91	@ 0x5b
 800186a:	701a      	strb	r2, [r3, #0]
    output_buffer->offset++;
 800186c:	683b      	ldr	r3, [r7, #0]
 800186e:	689b      	ldr	r3, [r3, #8]
 8001870:	1c5a      	adds	r2, r3, #1
 8001872:	683b      	ldr	r3, [r7, #0]
 8001874:	609a      	str	r2, [r3, #8]
    output_buffer->depth++;
 8001876:	683b      	ldr	r3, [r7, #0]
 8001878:	68db      	ldr	r3, [r3, #12]
 800187a:	1c5a      	adds	r2, r3, #1
 800187c:	683b      	ldr	r3, [r7, #0]
 800187e:	60da      	str	r2, [r3, #12]

    while (current_element != NULL)
 8001880:	e03d      	b.n	80018fe <print_array+0xce>
    {
        if (!print_value(current_element, output_buffer))
 8001882:	6839      	ldr	r1, [r7, #0]
 8001884:	6938      	ldr	r0, [r7, #16]
 8001886:	f7ff feef 	bl	8001668 <print_value>
 800188a:	4603      	mov	r3, r0
 800188c:	2b00      	cmp	r3, #0
 800188e:	d101      	bne.n	8001894 <print_array+0x64>
        {
            return false;
 8001890:	2300      	movs	r3, #0
 8001892:	e04f      	b.n	8001934 <print_array+0x104>
        }
        update_offset(output_buffer);
 8001894:	6838      	ldr	r0, [r7, #0]
 8001896:	f7ff fbc7 	bl	8001028 <update_offset>
        if (current_element->next)
 800189a:	693b      	ldr	r3, [r7, #16]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d02a      	beq.n	80018f8 <print_array+0xc8>
        {
            length = (size_t) (output_buffer->format ? 2 : 1);
 80018a2:	683b      	ldr	r3, [r7, #0]
 80018a4:	695b      	ldr	r3, [r3, #20]
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d001      	beq.n	80018ae <print_array+0x7e>
 80018aa:	2302      	movs	r3, #2
 80018ac:	e000      	b.n	80018b0 <print_array+0x80>
 80018ae:	2301      	movs	r3, #1
 80018b0:	60fb      	str	r3, [r7, #12]
            output_pointer = ensure(output_buffer, length + 1);
 80018b2:	68fb      	ldr	r3, [r7, #12]
 80018b4:	3301      	adds	r3, #1
 80018b6:	4619      	mov	r1, r3
 80018b8:	6838      	ldr	r0, [r7, #0]
 80018ba:	f7ff fb1b 	bl	8000ef4 <ensure>
 80018be:	6178      	str	r0, [r7, #20]
            if (output_pointer == NULL)
 80018c0:	697b      	ldr	r3, [r7, #20]
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d101      	bne.n	80018ca <print_array+0x9a>
            {
                return false;
 80018c6:	2300      	movs	r3, #0
 80018c8:	e034      	b.n	8001934 <print_array+0x104>
            }
            *output_pointer++ = ',';
 80018ca:	697b      	ldr	r3, [r7, #20]
 80018cc:	1c5a      	adds	r2, r3, #1
 80018ce:	617a      	str	r2, [r7, #20]
 80018d0:	222c      	movs	r2, #44	@ 0x2c
 80018d2:	701a      	strb	r2, [r3, #0]
            if(output_buffer->format)
 80018d4:	683b      	ldr	r3, [r7, #0]
 80018d6:	695b      	ldr	r3, [r3, #20]
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d004      	beq.n	80018e6 <print_array+0xb6>
            {
                *output_pointer++ = ' ';
 80018dc:	697b      	ldr	r3, [r7, #20]
 80018de:	1c5a      	adds	r2, r3, #1
 80018e0:	617a      	str	r2, [r7, #20]
 80018e2:	2220      	movs	r2, #32
 80018e4:	701a      	strb	r2, [r3, #0]
            }
            *output_pointer = '\0';
 80018e6:	697b      	ldr	r3, [r7, #20]
 80018e8:	2200      	movs	r2, #0
 80018ea:	701a      	strb	r2, [r3, #0]
            output_buffer->offset += length;
 80018ec:	683b      	ldr	r3, [r7, #0]
 80018ee:	689a      	ldr	r2, [r3, #8]
 80018f0:	68fb      	ldr	r3, [r7, #12]
 80018f2:	441a      	add	r2, r3
 80018f4:	683b      	ldr	r3, [r7, #0]
 80018f6:	609a      	str	r2, [r3, #8]
        }
        current_element = current_element->next;
 80018f8:	693b      	ldr	r3, [r7, #16]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	613b      	str	r3, [r7, #16]
    while (current_element != NULL)
 80018fe:	693b      	ldr	r3, [r7, #16]
 8001900:	2b00      	cmp	r3, #0
 8001902:	d1be      	bne.n	8001882 <print_array+0x52>
    }

    output_pointer = ensure(output_buffer, 2);
 8001904:	2102      	movs	r1, #2
 8001906:	6838      	ldr	r0, [r7, #0]
 8001908:	f7ff faf4 	bl	8000ef4 <ensure>
 800190c:	6178      	str	r0, [r7, #20]
    if (output_pointer == NULL)
 800190e:	697b      	ldr	r3, [r7, #20]
 8001910:	2b00      	cmp	r3, #0
 8001912:	d101      	bne.n	8001918 <print_array+0xe8>
    {
        return false;
 8001914:	2300      	movs	r3, #0
 8001916:	e00d      	b.n	8001934 <print_array+0x104>
    }
    *output_pointer++ = ']';
 8001918:	697b      	ldr	r3, [r7, #20]
 800191a:	1c5a      	adds	r2, r3, #1
 800191c:	617a      	str	r2, [r7, #20]
 800191e:	225d      	movs	r2, #93	@ 0x5d
 8001920:	701a      	strb	r2, [r3, #0]
    *output_pointer = '\0';
 8001922:	697b      	ldr	r3, [r7, #20]
 8001924:	2200      	movs	r2, #0
 8001926:	701a      	strb	r2, [r3, #0]
    output_buffer->depth--;
 8001928:	683b      	ldr	r3, [r7, #0]
 800192a:	68db      	ldr	r3, [r3, #12]
 800192c:	1e5a      	subs	r2, r3, #1
 800192e:	683b      	ldr	r3, [r7, #0]
 8001930:	60da      	str	r2, [r3, #12]

    return true;
 8001932:	2301      	movs	r3, #1
}
 8001934:	4618      	mov	r0, r3
 8001936:	3718      	adds	r7, #24
 8001938:	46bd      	mov	sp, r7
 800193a:	bd80      	pop	{r7, pc}

0800193c <print_object>:
    return false;
}

/* Render an object to text. */
static cJSON_bool print_object(const cJSON * const item, printbuffer * const output_buffer)
{
 800193c:	b580      	push	{r7, lr}
 800193e:	b088      	sub	sp, #32
 8001940:	af00      	add	r7, sp, #0
 8001942:	6078      	str	r0, [r7, #4]
 8001944:	6039      	str	r1, [r7, #0]
    unsigned char *output_pointer = NULL;
 8001946:	2300      	movs	r3, #0
 8001948:	61fb      	str	r3, [r7, #28]
    size_t length = 0;
 800194a:	2300      	movs	r3, #0
 800194c:	60fb      	str	r3, [r7, #12]
    cJSON *current_item = item->child;
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	689b      	ldr	r3, [r3, #8]
 8001952:	61bb      	str	r3, [r7, #24]

    if (output_buffer == NULL)
 8001954:	683b      	ldr	r3, [r7, #0]
 8001956:	2b00      	cmp	r3, #0
 8001958:	d101      	bne.n	800195e <print_object+0x22>
    {
        return false;
 800195a:	2300      	movs	r3, #0
 800195c:	e108      	b.n	8001b70 <print_object+0x234>
    }

    /* Compose the output: */
    length = (size_t) (output_buffer->format ? 2 : 1); /* fmt: {\n */
 800195e:	683b      	ldr	r3, [r7, #0]
 8001960:	695b      	ldr	r3, [r3, #20]
 8001962:	2b00      	cmp	r3, #0
 8001964:	d001      	beq.n	800196a <print_object+0x2e>
 8001966:	2302      	movs	r3, #2
 8001968:	e000      	b.n	800196c <print_object+0x30>
 800196a:	2301      	movs	r3, #1
 800196c:	60fb      	str	r3, [r7, #12]
    output_pointer = ensure(output_buffer, length + 1);
 800196e:	68fb      	ldr	r3, [r7, #12]
 8001970:	3301      	adds	r3, #1
 8001972:	4619      	mov	r1, r3
 8001974:	6838      	ldr	r0, [r7, #0]
 8001976:	f7ff fabd 	bl	8000ef4 <ensure>
 800197a:	61f8      	str	r0, [r7, #28]
    if (output_pointer == NULL)
 800197c:	69fb      	ldr	r3, [r7, #28]
 800197e:	2b00      	cmp	r3, #0
 8001980:	d101      	bne.n	8001986 <print_object+0x4a>
    {
        return false;
 8001982:	2300      	movs	r3, #0
 8001984:	e0f4      	b.n	8001b70 <print_object+0x234>
    }

    *output_pointer++ = '{';
 8001986:	69fb      	ldr	r3, [r7, #28]
 8001988:	1c5a      	adds	r2, r3, #1
 800198a:	61fa      	str	r2, [r7, #28]
 800198c:	227b      	movs	r2, #123	@ 0x7b
 800198e:	701a      	strb	r2, [r3, #0]
    output_buffer->depth++;
 8001990:	683b      	ldr	r3, [r7, #0]
 8001992:	68db      	ldr	r3, [r3, #12]
 8001994:	1c5a      	adds	r2, r3, #1
 8001996:	683b      	ldr	r3, [r7, #0]
 8001998:	60da      	str	r2, [r3, #12]
    if (output_buffer->format)
 800199a:	683b      	ldr	r3, [r7, #0]
 800199c:	695b      	ldr	r3, [r3, #20]
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d004      	beq.n	80019ac <print_object+0x70>
    {
        *output_pointer++ = '\n';
 80019a2:	69fb      	ldr	r3, [r7, #28]
 80019a4:	1c5a      	adds	r2, r3, #1
 80019a6:	61fa      	str	r2, [r7, #28]
 80019a8:	220a      	movs	r2, #10
 80019aa:	701a      	strb	r2, [r3, #0]
    }
    output_buffer->offset += length;
 80019ac:	683b      	ldr	r3, [r7, #0]
 80019ae:	689a      	ldr	r2, [r3, #8]
 80019b0:	68fb      	ldr	r3, [r7, #12]
 80019b2:	441a      	add	r2, r3
 80019b4:	683b      	ldr	r3, [r7, #0]
 80019b6:	609a      	str	r2, [r3, #8]

    while (current_item)
 80019b8:	e0a0      	b.n	8001afc <print_object+0x1c0>
    {
        if (output_buffer->format)
 80019ba:	683b      	ldr	r3, [r7, #0]
 80019bc:	695b      	ldr	r3, [r3, #20]
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d022      	beq.n	8001a08 <print_object+0xcc>
        {
            size_t i;
            output_pointer = ensure(output_buffer, output_buffer->depth);
 80019c2:	683b      	ldr	r3, [r7, #0]
 80019c4:	68db      	ldr	r3, [r3, #12]
 80019c6:	4619      	mov	r1, r3
 80019c8:	6838      	ldr	r0, [r7, #0]
 80019ca:	f7ff fa93 	bl	8000ef4 <ensure>
 80019ce:	61f8      	str	r0, [r7, #28]
            if (output_pointer == NULL)
 80019d0:	69fb      	ldr	r3, [r7, #28]
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d101      	bne.n	80019da <print_object+0x9e>
            {
                return false;
 80019d6:	2300      	movs	r3, #0
 80019d8:	e0ca      	b.n	8001b70 <print_object+0x234>
            }
            for (i = 0; i < output_buffer->depth; i++)
 80019da:	2300      	movs	r3, #0
 80019dc:	617b      	str	r3, [r7, #20]
 80019de:	e007      	b.n	80019f0 <print_object+0xb4>
            {
                *output_pointer++ = '\t';
 80019e0:	69fb      	ldr	r3, [r7, #28]
 80019e2:	1c5a      	adds	r2, r3, #1
 80019e4:	61fa      	str	r2, [r7, #28]
 80019e6:	2209      	movs	r2, #9
 80019e8:	701a      	strb	r2, [r3, #0]
            for (i = 0; i < output_buffer->depth; i++)
 80019ea:	697b      	ldr	r3, [r7, #20]
 80019ec:	3301      	adds	r3, #1
 80019ee:	617b      	str	r3, [r7, #20]
 80019f0:	683b      	ldr	r3, [r7, #0]
 80019f2:	68db      	ldr	r3, [r3, #12]
 80019f4:	697a      	ldr	r2, [r7, #20]
 80019f6:	429a      	cmp	r2, r3
 80019f8:	d3f2      	bcc.n	80019e0 <print_object+0xa4>
            }
            output_buffer->offset += output_buffer->depth;
 80019fa:	683b      	ldr	r3, [r7, #0]
 80019fc:	689a      	ldr	r2, [r3, #8]
 80019fe:	683b      	ldr	r3, [r7, #0]
 8001a00:	68db      	ldr	r3, [r3, #12]
 8001a02:	441a      	add	r2, r3
 8001a04:	683b      	ldr	r3, [r7, #0]
 8001a06:	609a      	str	r2, [r3, #8]
        }

        /* print key */
        if (!print_string_ptr((unsigned char*)current_item->string, output_buffer))
 8001a08:	69bb      	ldr	r3, [r7, #24]
 8001a0a:	6a1b      	ldr	r3, [r3, #32]
 8001a0c:	6839      	ldr	r1, [r7, #0]
 8001a0e:	4618      	mov	r0, r3
 8001a10:	f7ff fc50 	bl	80012b4 <print_string_ptr>
 8001a14:	4603      	mov	r3, r0
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d101      	bne.n	8001a1e <print_object+0xe2>
        {
            return false;
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	e0a8      	b.n	8001b70 <print_object+0x234>
        }
        update_offset(output_buffer);
 8001a1e:	6838      	ldr	r0, [r7, #0]
 8001a20:	f7ff fb02 	bl	8001028 <update_offset>

        length = (size_t) (output_buffer->format ? 2 : 1);
 8001a24:	683b      	ldr	r3, [r7, #0]
 8001a26:	695b      	ldr	r3, [r3, #20]
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d001      	beq.n	8001a30 <print_object+0xf4>
 8001a2c:	2302      	movs	r3, #2
 8001a2e:	e000      	b.n	8001a32 <print_object+0xf6>
 8001a30:	2301      	movs	r3, #1
 8001a32:	60fb      	str	r3, [r7, #12]
        output_pointer = ensure(output_buffer, length);
 8001a34:	68f9      	ldr	r1, [r7, #12]
 8001a36:	6838      	ldr	r0, [r7, #0]
 8001a38:	f7ff fa5c 	bl	8000ef4 <ensure>
 8001a3c:	61f8      	str	r0, [r7, #28]
        if (output_pointer == NULL)
 8001a3e:	69fb      	ldr	r3, [r7, #28]
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d101      	bne.n	8001a48 <print_object+0x10c>
        {
            return false;
 8001a44:	2300      	movs	r3, #0
 8001a46:	e093      	b.n	8001b70 <print_object+0x234>
        }
        *output_pointer++ = ':';
 8001a48:	69fb      	ldr	r3, [r7, #28]
 8001a4a:	1c5a      	adds	r2, r3, #1
 8001a4c:	61fa      	str	r2, [r7, #28]
 8001a4e:	223a      	movs	r2, #58	@ 0x3a
 8001a50:	701a      	strb	r2, [r3, #0]
        if (output_buffer->format)
 8001a52:	683b      	ldr	r3, [r7, #0]
 8001a54:	695b      	ldr	r3, [r3, #20]
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d004      	beq.n	8001a64 <print_object+0x128>
        {
            *output_pointer++ = '\t';
 8001a5a:	69fb      	ldr	r3, [r7, #28]
 8001a5c:	1c5a      	adds	r2, r3, #1
 8001a5e:	61fa      	str	r2, [r7, #28]
 8001a60:	2209      	movs	r2, #9
 8001a62:	701a      	strb	r2, [r3, #0]
        }
        output_buffer->offset += length;
 8001a64:	683b      	ldr	r3, [r7, #0]
 8001a66:	689a      	ldr	r2, [r3, #8]
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	441a      	add	r2, r3
 8001a6c:	683b      	ldr	r3, [r7, #0]
 8001a6e:	609a      	str	r2, [r3, #8]

        /* print value */
        if (!print_value(current_item, output_buffer))
 8001a70:	6839      	ldr	r1, [r7, #0]
 8001a72:	69b8      	ldr	r0, [r7, #24]
 8001a74:	f7ff fdf8 	bl	8001668 <print_value>
 8001a78:	4603      	mov	r3, r0
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d101      	bne.n	8001a82 <print_object+0x146>
        {
            return false;
 8001a7e:	2300      	movs	r3, #0
 8001a80:	e076      	b.n	8001b70 <print_object+0x234>
        }
        update_offset(output_buffer);
 8001a82:	6838      	ldr	r0, [r7, #0]
 8001a84:	f7ff fad0 	bl	8001028 <update_offset>

        /* print comma if not last */
        length = ((size_t)(output_buffer->format ? 1 : 0) + (size_t)(current_item->next ? 1 : 0));
 8001a88:	683b      	ldr	r3, [r7, #0]
 8001a8a:	695b      	ldr	r3, [r3, #20]
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d001      	beq.n	8001a94 <print_object+0x158>
 8001a90:	2201      	movs	r2, #1
 8001a92:	e000      	b.n	8001a96 <print_object+0x15a>
 8001a94:	2200      	movs	r2, #0
 8001a96:	69bb      	ldr	r3, [r7, #24]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d001      	beq.n	8001aa2 <print_object+0x166>
 8001a9e:	2301      	movs	r3, #1
 8001aa0:	e000      	b.n	8001aa4 <print_object+0x168>
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	4413      	add	r3, r2
 8001aa6:	60fb      	str	r3, [r7, #12]
        output_pointer = ensure(output_buffer, length + 1);
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	3301      	adds	r3, #1
 8001aac:	4619      	mov	r1, r3
 8001aae:	6838      	ldr	r0, [r7, #0]
 8001ab0:	f7ff fa20 	bl	8000ef4 <ensure>
 8001ab4:	61f8      	str	r0, [r7, #28]
        if (output_pointer == NULL)
 8001ab6:	69fb      	ldr	r3, [r7, #28]
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d101      	bne.n	8001ac0 <print_object+0x184>
        {
            return false;
 8001abc:	2300      	movs	r3, #0
 8001abe:	e057      	b.n	8001b70 <print_object+0x234>
        }
        if (current_item->next)
 8001ac0:	69bb      	ldr	r3, [r7, #24]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d004      	beq.n	8001ad2 <print_object+0x196>
        {
            *output_pointer++ = ',';
 8001ac8:	69fb      	ldr	r3, [r7, #28]
 8001aca:	1c5a      	adds	r2, r3, #1
 8001acc:	61fa      	str	r2, [r7, #28]
 8001ace:	222c      	movs	r2, #44	@ 0x2c
 8001ad0:	701a      	strb	r2, [r3, #0]
        }

        if (output_buffer->format)
 8001ad2:	683b      	ldr	r3, [r7, #0]
 8001ad4:	695b      	ldr	r3, [r3, #20]
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d004      	beq.n	8001ae4 <print_object+0x1a8>
        {
            *output_pointer++ = '\n';
 8001ada:	69fb      	ldr	r3, [r7, #28]
 8001adc:	1c5a      	adds	r2, r3, #1
 8001ade:	61fa      	str	r2, [r7, #28]
 8001ae0:	220a      	movs	r2, #10
 8001ae2:	701a      	strb	r2, [r3, #0]
        }
        *output_pointer = '\0';
 8001ae4:	69fb      	ldr	r3, [r7, #28]
 8001ae6:	2200      	movs	r2, #0
 8001ae8:	701a      	strb	r2, [r3, #0]
        output_buffer->offset += length;
 8001aea:	683b      	ldr	r3, [r7, #0]
 8001aec:	689a      	ldr	r2, [r3, #8]
 8001aee:	68fb      	ldr	r3, [r7, #12]
 8001af0:	441a      	add	r2, r3
 8001af2:	683b      	ldr	r3, [r7, #0]
 8001af4:	609a      	str	r2, [r3, #8]

        current_item = current_item->next;
 8001af6:	69bb      	ldr	r3, [r7, #24]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	61bb      	str	r3, [r7, #24]
    while (current_item)
 8001afc:	69bb      	ldr	r3, [r7, #24]
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	f47f af5b 	bne.w	80019ba <print_object+0x7e>
    }

    output_pointer = ensure(output_buffer, output_buffer->format ? (output_buffer->depth + 1) : 2);
 8001b04:	683b      	ldr	r3, [r7, #0]
 8001b06:	695b      	ldr	r3, [r3, #20]
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d003      	beq.n	8001b14 <print_object+0x1d8>
 8001b0c:	683b      	ldr	r3, [r7, #0]
 8001b0e:	68db      	ldr	r3, [r3, #12]
 8001b10:	3301      	adds	r3, #1
 8001b12:	e000      	b.n	8001b16 <print_object+0x1da>
 8001b14:	2302      	movs	r3, #2
 8001b16:	4619      	mov	r1, r3
 8001b18:	6838      	ldr	r0, [r7, #0]
 8001b1a:	f7ff f9eb 	bl	8000ef4 <ensure>
 8001b1e:	61f8      	str	r0, [r7, #28]
    if (output_pointer == NULL)
 8001b20:	69fb      	ldr	r3, [r7, #28]
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d101      	bne.n	8001b2a <print_object+0x1ee>
    {
        return false;
 8001b26:	2300      	movs	r3, #0
 8001b28:	e022      	b.n	8001b70 <print_object+0x234>
    }
    if (output_buffer->format)
 8001b2a:	683b      	ldr	r3, [r7, #0]
 8001b2c:	695b      	ldr	r3, [r3, #20]
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d010      	beq.n	8001b54 <print_object+0x218>
    {
        size_t i;
        for (i = 0; i < (output_buffer->depth - 1); i++)
 8001b32:	2300      	movs	r3, #0
 8001b34:	613b      	str	r3, [r7, #16]
 8001b36:	e007      	b.n	8001b48 <print_object+0x20c>
        {
            *output_pointer++ = '\t';
 8001b38:	69fb      	ldr	r3, [r7, #28]
 8001b3a:	1c5a      	adds	r2, r3, #1
 8001b3c:	61fa      	str	r2, [r7, #28]
 8001b3e:	2209      	movs	r2, #9
 8001b40:	701a      	strb	r2, [r3, #0]
        for (i = 0; i < (output_buffer->depth - 1); i++)
 8001b42:	693b      	ldr	r3, [r7, #16]
 8001b44:	3301      	adds	r3, #1
 8001b46:	613b      	str	r3, [r7, #16]
 8001b48:	683b      	ldr	r3, [r7, #0]
 8001b4a:	68db      	ldr	r3, [r3, #12]
 8001b4c:	3b01      	subs	r3, #1
 8001b4e:	693a      	ldr	r2, [r7, #16]
 8001b50:	429a      	cmp	r2, r3
 8001b52:	d3f1      	bcc.n	8001b38 <print_object+0x1fc>
        }
    }
    *output_pointer++ = '}';
 8001b54:	69fb      	ldr	r3, [r7, #28]
 8001b56:	1c5a      	adds	r2, r3, #1
 8001b58:	61fa      	str	r2, [r7, #28]
 8001b5a:	227d      	movs	r2, #125	@ 0x7d
 8001b5c:	701a      	strb	r2, [r3, #0]
    *output_pointer = '\0';
 8001b5e:	69fb      	ldr	r3, [r7, #28]
 8001b60:	2200      	movs	r2, #0
 8001b62:	701a      	strb	r2, [r3, #0]
    output_buffer->depth--;
 8001b64:	683b      	ldr	r3, [r7, #0]
 8001b66:	68db      	ldr	r3, [r3, #12]
 8001b68:	1e5a      	subs	r2, r3, #1
 8001b6a:	683b      	ldr	r3, [r7, #0]
 8001b6c:	60da      	str	r2, [r3, #12]

    return true;
 8001b6e:	2301      	movs	r3, #1
}
 8001b70:	4618      	mov	r0, r3
 8001b72:	3720      	adds	r7, #32
 8001b74:	46bd      	mov	sp, r7
 8001b76:	bd80      	pop	{r7, pc}

08001b78 <suffix_object>:
    return cJSON_GetObjectItem(object, string) ? 1 : 0;
}

/* Utility for array list handling. */
static void suffix_object(cJSON *prev, cJSON *item)
{
 8001b78:	b480      	push	{r7}
 8001b7a:	b083      	sub	sp, #12
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	6078      	str	r0, [r7, #4]
 8001b80:	6039      	str	r1, [r7, #0]
    prev->next = item;
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	683a      	ldr	r2, [r7, #0]
 8001b86:	601a      	str	r2, [r3, #0]
    item->prev = prev;
 8001b88:	683b      	ldr	r3, [r7, #0]
 8001b8a:	687a      	ldr	r2, [r7, #4]
 8001b8c:	605a      	str	r2, [r3, #4]
}
 8001b8e:	bf00      	nop
 8001b90:	370c      	adds	r7, #12
 8001b92:	46bd      	mov	sp, r7
 8001b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b98:	4770      	bx	lr

08001b9a <add_item_to_array>:
    reference->next = reference->prev = NULL;
    return reference;
}

static cJSON_bool add_item_to_array(cJSON *array, cJSON *item)
{
 8001b9a:	b580      	push	{r7, lr}
 8001b9c:	b084      	sub	sp, #16
 8001b9e:	af00      	add	r7, sp, #0
 8001ba0:	6078      	str	r0, [r7, #4]
 8001ba2:	6039      	str	r1, [r7, #0]
    cJSON *child = NULL;
 8001ba4:	2300      	movs	r3, #0
 8001ba6:	60fb      	str	r3, [r7, #12]

    if ((item == NULL) || (array == NULL) || (array == item))
 8001ba8:	683b      	ldr	r3, [r7, #0]
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d006      	beq.n	8001bbc <add_item_to_array+0x22>
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d003      	beq.n	8001bbc <add_item_to_array+0x22>
 8001bb4:	687a      	ldr	r2, [r7, #4]
 8001bb6:	683b      	ldr	r3, [r7, #0]
 8001bb8:	429a      	cmp	r2, r3
 8001bba:	d101      	bne.n	8001bc0 <add_item_to_array+0x26>
    {
        return false;
 8001bbc:	2300      	movs	r3, #0
 8001bbe:	e01e      	b.n	8001bfe <add_item_to_array+0x64>
    }

    child = array->child;
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	689b      	ldr	r3, [r3, #8]
 8001bc4:	60fb      	str	r3, [r7, #12]
    /*
     * To find the last item in array quickly, we use prev in array
     */
    if (child == NULL)
 8001bc6:	68fb      	ldr	r3, [r7, #12]
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d109      	bne.n	8001be0 <add_item_to_array+0x46>
    {
        /* list is empty, start new one */
        array->child = item;
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	683a      	ldr	r2, [r7, #0]
 8001bd0:	609a      	str	r2, [r3, #8]
        item->prev = item;
 8001bd2:	683b      	ldr	r3, [r7, #0]
 8001bd4:	683a      	ldr	r2, [r7, #0]
 8001bd6:	605a      	str	r2, [r3, #4]
        item->next = NULL;
 8001bd8:	683b      	ldr	r3, [r7, #0]
 8001bda:	2200      	movs	r2, #0
 8001bdc:	601a      	str	r2, [r3, #0]
 8001bde:	e00d      	b.n	8001bfc <add_item_to_array+0x62>
    }
    else
    {
        /* append to the end */
        if (child->prev)
 8001be0:	68fb      	ldr	r3, [r7, #12]
 8001be2:	685b      	ldr	r3, [r3, #4]
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d009      	beq.n	8001bfc <add_item_to_array+0x62>
        {
            suffix_object(child->prev, item);
 8001be8:	68fb      	ldr	r3, [r7, #12]
 8001bea:	685b      	ldr	r3, [r3, #4]
 8001bec:	6839      	ldr	r1, [r7, #0]
 8001bee:	4618      	mov	r0, r3
 8001bf0:	f7ff ffc2 	bl	8001b78 <suffix_object>
            array->child->prev = item;
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	689b      	ldr	r3, [r3, #8]
 8001bf8:	683a      	ldr	r2, [r7, #0]
 8001bfa:	605a      	str	r2, [r3, #4]
        }
    }

    return true;
 8001bfc:	2301      	movs	r3, #1
}
 8001bfe:	4618      	mov	r0, r3
 8001c00:	3710      	adds	r7, #16
 8001c02:	46bd      	mov	sp, r7
 8001c04:	bd80      	pop	{r7, pc}

08001c06 <cJSON_AddItemToArray>:

/* Add item to array/object. */
CJSON_PUBLIC(cJSON_bool) cJSON_AddItemToArray(cJSON *array, cJSON *item)
{
 8001c06:	b580      	push	{r7, lr}
 8001c08:	b082      	sub	sp, #8
 8001c0a:	af00      	add	r7, sp, #0
 8001c0c:	6078      	str	r0, [r7, #4]
 8001c0e:	6039      	str	r1, [r7, #0]
    return add_item_to_array(array, item);
 8001c10:	6839      	ldr	r1, [r7, #0]
 8001c12:	6878      	ldr	r0, [r7, #4]
 8001c14:	f7ff ffc1 	bl	8001b9a <add_item_to_array>
 8001c18:	4603      	mov	r3, r0
}
 8001c1a:	4618      	mov	r0, r3
 8001c1c:	3708      	adds	r7, #8
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	bd80      	pop	{r7, pc}

08001c22 <cast_away_const>:
#ifdef __GNUC__
#pragma GCC diagnostic ignored "-Wcast-qual"
#endif
/* helper function to cast away const */
static void* cast_away_const(const void* string)
{
 8001c22:	b480      	push	{r7}
 8001c24:	b083      	sub	sp, #12
 8001c26:	af00      	add	r7, sp, #0
 8001c28:	6078      	str	r0, [r7, #4]
    return (void*)string;
 8001c2a:	687b      	ldr	r3, [r7, #4]
}
 8001c2c:	4618      	mov	r0, r3
 8001c2e:	370c      	adds	r7, #12
 8001c30:	46bd      	mov	sp, r7
 8001c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c36:	4770      	bx	lr

08001c38 <add_item_to_object>:
    #pragma GCC diagnostic pop
#endif


static cJSON_bool add_item_to_object(cJSON * const object, const char * const string, cJSON * const item, const internal_hooks * const hooks, const cJSON_bool constant_key)
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	b086      	sub	sp, #24
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	60f8      	str	r0, [r7, #12]
 8001c40:	60b9      	str	r1, [r7, #8]
 8001c42:	607a      	str	r2, [r7, #4]
 8001c44:	603b      	str	r3, [r7, #0]
    char *new_key = NULL;
 8001c46:	2300      	movs	r3, #0
 8001c48:	617b      	str	r3, [r7, #20]
    int new_type = cJSON_Invalid;
 8001c4a:	2300      	movs	r3, #0
 8001c4c:	613b      	str	r3, [r7, #16]

    if ((object == NULL) || (string == NULL) || (item == NULL) || (object == item))
 8001c4e:	68fb      	ldr	r3, [r7, #12]
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d009      	beq.n	8001c68 <add_item_to_object+0x30>
 8001c54:	68bb      	ldr	r3, [r7, #8]
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d006      	beq.n	8001c68 <add_item_to_object+0x30>
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d003      	beq.n	8001c68 <add_item_to_object+0x30>
 8001c60:	68fa      	ldr	r2, [r7, #12]
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	429a      	cmp	r2, r3
 8001c66:	d101      	bne.n	8001c6c <add_item_to_object+0x34>
    {
        return false;
 8001c68:	2300      	movs	r3, #0
 8001c6a:	e036      	b.n	8001cda <add_item_to_object+0xa2>
    }

    if (constant_key)
 8001c6c:	6a3b      	ldr	r3, [r7, #32]
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d009      	beq.n	8001c86 <add_item_to_object+0x4e>
    {
        new_key = (char*)cast_away_const(string);
 8001c72:	68b8      	ldr	r0, [r7, #8]
 8001c74:	f7ff ffd5 	bl	8001c22 <cast_away_const>
 8001c78:	6178      	str	r0, [r7, #20]
        new_type = item->type | cJSON_StringIsConst;
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	68db      	ldr	r3, [r3, #12]
 8001c7e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001c82:	613b      	str	r3, [r7, #16]
 8001c84:	e00e      	b.n	8001ca4 <add_item_to_object+0x6c>
    }
    else
    {
        new_key = (char*)cJSON_strdup((const unsigned char*)string, hooks);
 8001c86:	6839      	ldr	r1, [r7, #0]
 8001c88:	68b8      	ldr	r0, [r7, #8]
 8001c8a:	f7ff f89d 	bl	8000dc8 <cJSON_strdup>
 8001c8e:	6178      	str	r0, [r7, #20]
        if (new_key == NULL)
 8001c90:	697b      	ldr	r3, [r7, #20]
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d101      	bne.n	8001c9a <add_item_to_object+0x62>
        {
            return false;
 8001c96:	2300      	movs	r3, #0
 8001c98:	e01f      	b.n	8001cda <add_item_to_object+0xa2>
        }

        new_type = item->type & ~cJSON_StringIsConst;
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	68db      	ldr	r3, [r3, #12]
 8001c9e:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8001ca2:	613b      	str	r3, [r7, #16]
    }

    if (!(item->type & cJSON_StringIsConst) && (item->string != NULL))
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	68db      	ldr	r3, [r3, #12]
 8001ca8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d109      	bne.n	8001cc4 <add_item_to_object+0x8c>
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	6a1b      	ldr	r3, [r3, #32]
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d005      	beq.n	8001cc4 <add_item_to_object+0x8c>
    {
        hooks->deallocate(item->string);
 8001cb8:	683b      	ldr	r3, [r7, #0]
 8001cba:	685b      	ldr	r3, [r3, #4]
 8001cbc:	687a      	ldr	r2, [r7, #4]
 8001cbe:	6a12      	ldr	r2, [r2, #32]
 8001cc0:	4610      	mov	r0, r2
 8001cc2:	4798      	blx	r3
    }

    item->string = new_key;
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	697a      	ldr	r2, [r7, #20]
 8001cc8:	621a      	str	r2, [r3, #32]
    item->type = new_type;
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	693a      	ldr	r2, [r7, #16]
 8001cce:	60da      	str	r2, [r3, #12]

    return add_item_to_array(object, item);
 8001cd0:	6879      	ldr	r1, [r7, #4]
 8001cd2:	68f8      	ldr	r0, [r7, #12]
 8001cd4:	f7ff ff61 	bl	8001b9a <add_item_to_array>
 8001cd8:	4603      	mov	r3, r0
}
 8001cda:	4618      	mov	r0, r3
 8001cdc:	3718      	adds	r7, #24
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	bd80      	pop	{r7, pc}
	...

08001ce4 <cJSON_AddItemToObject>:

CJSON_PUBLIC(cJSON_bool) cJSON_AddItemToObject(cJSON *object, const char *string, cJSON *item)
{
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	b086      	sub	sp, #24
 8001ce8:	af02      	add	r7, sp, #8
 8001cea:	60f8      	str	r0, [r7, #12]
 8001cec:	60b9      	str	r1, [r7, #8]
 8001cee:	607a      	str	r2, [r7, #4]
    return add_item_to_object(object, string, item, &global_hooks, false);
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	9300      	str	r3, [sp, #0]
 8001cf4:	4b05      	ldr	r3, [pc, #20]	@ (8001d0c <cJSON_AddItemToObject+0x28>)
 8001cf6:	687a      	ldr	r2, [r7, #4]
 8001cf8:	68b9      	ldr	r1, [r7, #8]
 8001cfa:	68f8      	ldr	r0, [r7, #12]
 8001cfc:	f7ff ff9c 	bl	8001c38 <add_item_to_object>
 8001d00:	4603      	mov	r3, r0
}
 8001d02:	4618      	mov	r0, r3
 8001d04:	3710      	adds	r7, #16
 8001d06:	46bd      	mov	sp, r7
 8001d08:	bd80      	pop	{r7, pc}
 8001d0a:	bf00      	nop
 8001d0c:	24000040 	.word	0x24000040

08001d10 <cJSON_AddNumberToObject>:
    cJSON_Delete(bool_item);
    return NULL;
}

CJSON_PUBLIC(cJSON*) cJSON_AddNumberToObject(cJSON * const object, const char * const name, const double number)
{
 8001d10:	b580      	push	{r7, lr}
 8001d12:	b088      	sub	sp, #32
 8001d14:	af02      	add	r7, sp, #8
 8001d16:	60f8      	str	r0, [r7, #12]
 8001d18:	60b9      	str	r1, [r7, #8]
 8001d1a:	ed87 0b00 	vstr	d0, [r7]
    cJSON *number_item = cJSON_CreateNumber(number);
 8001d1e:	ed97 0b00 	vldr	d0, [r7]
 8001d22:	f000 f85d 	bl	8001de0 <cJSON_CreateNumber>
 8001d26:	6178      	str	r0, [r7, #20]
    if (add_item_to_object(object, name, number_item, &global_hooks, false))
 8001d28:	2300      	movs	r3, #0
 8001d2a:	9300      	str	r3, [sp, #0]
 8001d2c:	4b09      	ldr	r3, [pc, #36]	@ (8001d54 <cJSON_AddNumberToObject+0x44>)
 8001d2e:	697a      	ldr	r2, [r7, #20]
 8001d30:	68b9      	ldr	r1, [r7, #8]
 8001d32:	68f8      	ldr	r0, [r7, #12]
 8001d34:	f7ff ff80 	bl	8001c38 <add_item_to_object>
 8001d38:	4603      	mov	r3, r0
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d001      	beq.n	8001d42 <cJSON_AddNumberToObject+0x32>
    {
        return number_item;
 8001d3e:	697b      	ldr	r3, [r7, #20]
 8001d40:	e003      	b.n	8001d4a <cJSON_AddNumberToObject+0x3a>
    }

    cJSON_Delete(number_item);
 8001d42:	6978      	ldr	r0, [r7, #20]
 8001d44:	f7ff f87e 	bl	8000e44 <cJSON_Delete>
    return NULL;
 8001d48:	2300      	movs	r3, #0
}
 8001d4a:	4618      	mov	r0, r3
 8001d4c:	3718      	adds	r7, #24
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	bd80      	pop	{r7, pc}
 8001d52:	bf00      	nop
 8001d54:	24000040 	.word	0x24000040

08001d58 <cJSON_AddStringToObject>:

CJSON_PUBLIC(cJSON*) cJSON_AddStringToObject(cJSON * const object, const char * const name, const char * const string)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b088      	sub	sp, #32
 8001d5c:	af02      	add	r7, sp, #8
 8001d5e:	60f8      	str	r0, [r7, #12]
 8001d60:	60b9      	str	r1, [r7, #8]
 8001d62:	607a      	str	r2, [r7, #4]
    cJSON *string_item = cJSON_CreateString(string);
 8001d64:	6878      	ldr	r0, [r7, #4]
 8001d66:	f000 f885 	bl	8001e74 <cJSON_CreateString>
 8001d6a:	6178      	str	r0, [r7, #20]
    if (add_item_to_object(object, name, string_item, &global_hooks, false))
 8001d6c:	2300      	movs	r3, #0
 8001d6e:	9300      	str	r3, [sp, #0]
 8001d70:	4b09      	ldr	r3, [pc, #36]	@ (8001d98 <cJSON_AddStringToObject+0x40>)
 8001d72:	697a      	ldr	r2, [r7, #20]
 8001d74:	68b9      	ldr	r1, [r7, #8]
 8001d76:	68f8      	ldr	r0, [r7, #12]
 8001d78:	f7ff ff5e 	bl	8001c38 <add_item_to_object>
 8001d7c:	4603      	mov	r3, r0
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d001      	beq.n	8001d86 <cJSON_AddStringToObject+0x2e>
    {
        return string_item;
 8001d82:	697b      	ldr	r3, [r7, #20]
 8001d84:	e003      	b.n	8001d8e <cJSON_AddStringToObject+0x36>
    }

    cJSON_Delete(string_item);
 8001d86:	6978      	ldr	r0, [r7, #20]
 8001d88:	f7ff f85c 	bl	8000e44 <cJSON_Delete>
    return NULL;
 8001d8c:	2300      	movs	r3, #0
}
 8001d8e:	4618      	mov	r0, r3
 8001d90:	3718      	adds	r7, #24
 8001d92:	46bd      	mov	sp, r7
 8001d94:	bd80      	pop	{r7, pc}
 8001d96:	bf00      	nop
 8001d98:	24000040 	.word	0x24000040

08001d9c <cJSON_AddRawToObject>:

CJSON_PUBLIC(cJSON*) cJSON_AddRawToObject(cJSON * const object, const char * const name, const char * const raw)
{
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	b088      	sub	sp, #32
 8001da0:	af02      	add	r7, sp, #8
 8001da2:	60f8      	str	r0, [r7, #12]
 8001da4:	60b9      	str	r1, [r7, #8]
 8001da6:	607a      	str	r2, [r7, #4]
    cJSON *raw_item = cJSON_CreateRaw(raw);
 8001da8:	6878      	ldr	r0, [r7, #4]
 8001daa:	f000 f889 	bl	8001ec0 <cJSON_CreateRaw>
 8001dae:	6178      	str	r0, [r7, #20]
    if (add_item_to_object(object, name, raw_item, &global_hooks, false))
 8001db0:	2300      	movs	r3, #0
 8001db2:	9300      	str	r3, [sp, #0]
 8001db4:	4b09      	ldr	r3, [pc, #36]	@ (8001ddc <cJSON_AddRawToObject+0x40>)
 8001db6:	697a      	ldr	r2, [r7, #20]
 8001db8:	68b9      	ldr	r1, [r7, #8]
 8001dba:	68f8      	ldr	r0, [r7, #12]
 8001dbc:	f7ff ff3c 	bl	8001c38 <add_item_to_object>
 8001dc0:	4603      	mov	r3, r0
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d001      	beq.n	8001dca <cJSON_AddRawToObject+0x2e>
    {
        return raw_item;
 8001dc6:	697b      	ldr	r3, [r7, #20]
 8001dc8:	e003      	b.n	8001dd2 <cJSON_AddRawToObject+0x36>
    }

    cJSON_Delete(raw_item);
 8001dca:	6978      	ldr	r0, [r7, #20]
 8001dcc:	f7ff f83a 	bl	8000e44 <cJSON_Delete>
    return NULL;
 8001dd0:	2300      	movs	r3, #0
}
 8001dd2:	4618      	mov	r0, r3
 8001dd4:	3718      	adds	r7, #24
 8001dd6:	46bd      	mov	sp, r7
 8001dd8:	bd80      	pop	{r7, pc}
 8001dda:	bf00      	nop
 8001ddc:	24000040 	.word	0x24000040

08001de0 <cJSON_CreateNumber>:

    return item;
}

CJSON_PUBLIC(cJSON *) cJSON_CreateNumber(double num)
{
 8001de0:	b580      	push	{r7, lr}
 8001de2:	b084      	sub	sp, #16
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	ed87 0b00 	vstr	d0, [r7]
    cJSON *item = cJSON_New_Item(&global_hooks);
 8001dea:	4821      	ldr	r0, [pc, #132]	@ (8001e70 <cJSON_CreateNumber+0x90>)
 8001dec:	f7ff f814 	bl	8000e18 <cJSON_New_Item>
 8001df0:	60f8      	str	r0, [r7, #12]
    if(item)
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d02b      	beq.n	8001e50 <cJSON_CreateNumber+0x70>
    {
        item->type = cJSON_Number;
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	2208      	movs	r2, #8
 8001dfc:	60da      	str	r2, [r3, #12]
        item->valuedouble = num;
 8001dfe:	68f9      	ldr	r1, [r7, #12]
 8001e00:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001e04:	e9c1 2306 	strd	r2, r3, [r1, #24]

        /* use saturation in case of overflow */
        if (num >= INT_MAX)
 8001e08:	ed97 7b00 	vldr	d7, [r7]
 8001e0c:	ed9f 6b14 	vldr	d6, [pc, #80]	@ 8001e60 <cJSON_CreateNumber+0x80>
 8001e10:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8001e14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e18:	db04      	blt.n	8001e24 <cJSON_CreateNumber+0x44>
        {
            item->valueint = INT_MAX;
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8001e20:	615a      	str	r2, [r3, #20]
 8001e22:	e015      	b.n	8001e50 <cJSON_CreateNumber+0x70>
        }
        else if (num <= (double)INT_MIN)
 8001e24:	ed97 7b00 	vldr	d7, [r7]
 8001e28:	ed9f 6b0f 	vldr	d6, [pc, #60]	@ 8001e68 <cJSON_CreateNumber+0x88>
 8001e2c:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8001e30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e34:	d804      	bhi.n	8001e40 <cJSON_CreateNumber+0x60>
        {
            item->valueint = INT_MIN;
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8001e3c:	615a      	str	r2, [r3, #20]
 8001e3e:	e007      	b.n	8001e50 <cJSON_CreateNumber+0x70>
        }
        else
        {
            item->valueint = (int)num;
 8001e40:	ed97 7b00 	vldr	d7, [r7]
 8001e44:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8001e48:	ee17 2a90 	vmov	r2, s15
 8001e4c:	68fb      	ldr	r3, [r7, #12]
 8001e4e:	615a      	str	r2, [r3, #20]
        }
    }

    return item;
 8001e50:	68fb      	ldr	r3, [r7, #12]
}
 8001e52:	4618      	mov	r0, r3
 8001e54:	3710      	adds	r7, #16
 8001e56:	46bd      	mov	sp, r7
 8001e58:	bd80      	pop	{r7, pc}
 8001e5a:	bf00      	nop
 8001e5c:	f3af 8000 	nop.w
 8001e60:	ffc00000 	.word	0xffc00000
 8001e64:	41dfffff 	.word	0x41dfffff
 8001e68:	00000000 	.word	0x00000000
 8001e6c:	c1e00000 	.word	0xc1e00000
 8001e70:	24000040 	.word	0x24000040

08001e74 <cJSON_CreateString>:

CJSON_PUBLIC(cJSON *) cJSON_CreateString(const char *string)
{
 8001e74:	b580      	push	{r7, lr}
 8001e76:	b084      	sub	sp, #16
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	6078      	str	r0, [r7, #4]
    cJSON *item = cJSON_New_Item(&global_hooks);
 8001e7c:	480f      	ldr	r0, [pc, #60]	@ (8001ebc <cJSON_CreateString+0x48>)
 8001e7e:	f7fe ffcb 	bl	8000e18 <cJSON_New_Item>
 8001e82:	60f8      	str	r0, [r7, #12]
    if(item)
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d012      	beq.n	8001eb0 <cJSON_CreateString+0x3c>
    {
        item->type = cJSON_String;
 8001e8a:	68fb      	ldr	r3, [r7, #12]
 8001e8c:	2210      	movs	r2, #16
 8001e8e:	60da      	str	r2, [r3, #12]
        item->valuestring = (char*)cJSON_strdup((const unsigned char*)string, &global_hooks);
 8001e90:	490a      	ldr	r1, [pc, #40]	@ (8001ebc <cJSON_CreateString+0x48>)
 8001e92:	6878      	ldr	r0, [r7, #4]
 8001e94:	f7fe ff98 	bl	8000dc8 <cJSON_strdup>
 8001e98:	4602      	mov	r2, r0
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	611a      	str	r2, [r3, #16]
        if(!item->valuestring)
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	691b      	ldr	r3, [r3, #16]
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d104      	bne.n	8001eb0 <cJSON_CreateString+0x3c>
        {
            cJSON_Delete(item);
 8001ea6:	68f8      	ldr	r0, [r7, #12]
 8001ea8:	f7fe ffcc 	bl	8000e44 <cJSON_Delete>
            return NULL;
 8001eac:	2300      	movs	r3, #0
 8001eae:	e000      	b.n	8001eb2 <cJSON_CreateString+0x3e>
        }
    }

    return item;
 8001eb0:	68fb      	ldr	r3, [r7, #12]
}
 8001eb2:	4618      	mov	r0, r3
 8001eb4:	3710      	adds	r7, #16
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	bd80      	pop	{r7, pc}
 8001eba:	bf00      	nop
 8001ebc:	24000040 	.word	0x24000040

08001ec0 <cJSON_CreateRaw>:

    return item;
}

CJSON_PUBLIC(cJSON *) cJSON_CreateRaw(const char *raw)
{
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	b084      	sub	sp, #16
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	6078      	str	r0, [r7, #4]
    cJSON *item = cJSON_New_Item(&global_hooks);
 8001ec8:	480f      	ldr	r0, [pc, #60]	@ (8001f08 <cJSON_CreateRaw+0x48>)
 8001eca:	f7fe ffa5 	bl	8000e18 <cJSON_New_Item>
 8001ece:	60f8      	str	r0, [r7, #12]
    if(item)
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d012      	beq.n	8001efc <cJSON_CreateRaw+0x3c>
    {
        item->type = cJSON_Raw;
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	2280      	movs	r2, #128	@ 0x80
 8001eda:	60da      	str	r2, [r3, #12]
        item->valuestring = (char*)cJSON_strdup((const unsigned char*)raw, &global_hooks);
 8001edc:	490a      	ldr	r1, [pc, #40]	@ (8001f08 <cJSON_CreateRaw+0x48>)
 8001ede:	6878      	ldr	r0, [r7, #4]
 8001ee0:	f7fe ff72 	bl	8000dc8 <cJSON_strdup>
 8001ee4:	4602      	mov	r2, r0
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	611a      	str	r2, [r3, #16]
        if(!item->valuestring)
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	691b      	ldr	r3, [r3, #16]
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d104      	bne.n	8001efc <cJSON_CreateRaw+0x3c>
        {
            cJSON_Delete(item);
 8001ef2:	68f8      	ldr	r0, [r7, #12]
 8001ef4:	f7fe ffa6 	bl	8000e44 <cJSON_Delete>
            return NULL;
 8001ef8:	2300      	movs	r3, #0
 8001efa:	e000      	b.n	8001efe <cJSON_CreateRaw+0x3e>
        }
    }

    return item;
 8001efc:	68fb      	ldr	r3, [r7, #12]
}
 8001efe:	4618      	mov	r0, r3
 8001f00:	3710      	adds	r7, #16
 8001f02:	46bd      	mov	sp, r7
 8001f04:	bd80      	pop	{r7, pc}
 8001f06:	bf00      	nop
 8001f08:	24000040 	.word	0x24000040

08001f0c <cJSON_CreateArray>:

CJSON_PUBLIC(cJSON *) cJSON_CreateArray(void)
{
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	b082      	sub	sp, #8
 8001f10:	af00      	add	r7, sp, #0
    cJSON *item = cJSON_New_Item(&global_hooks);
 8001f12:	4807      	ldr	r0, [pc, #28]	@ (8001f30 <cJSON_CreateArray+0x24>)
 8001f14:	f7fe ff80 	bl	8000e18 <cJSON_New_Item>
 8001f18:	6078      	str	r0, [r7, #4]
    if(item)
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d002      	beq.n	8001f26 <cJSON_CreateArray+0x1a>
    {
        item->type=cJSON_Array;
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	2220      	movs	r2, #32
 8001f24:	60da      	str	r2, [r3, #12]
    }

    return item;
 8001f26:	687b      	ldr	r3, [r7, #4]
}
 8001f28:	4618      	mov	r0, r3
 8001f2a:	3708      	adds	r7, #8
 8001f2c:	46bd      	mov	sp, r7
 8001f2e:	bd80      	pop	{r7, pc}
 8001f30:	24000040 	.word	0x24000040

08001f34 <cJSON_CreateObject>:

CJSON_PUBLIC(cJSON *) cJSON_CreateObject(void)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	b082      	sub	sp, #8
 8001f38:	af00      	add	r7, sp, #0
    cJSON *item = cJSON_New_Item(&global_hooks);
 8001f3a:	4807      	ldr	r0, [pc, #28]	@ (8001f58 <cJSON_CreateObject+0x24>)
 8001f3c:	f7fe ff6c 	bl	8000e18 <cJSON_New_Item>
 8001f40:	6078      	str	r0, [r7, #4]
    if (item)
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d002      	beq.n	8001f4e <cJSON_CreateObject+0x1a>
    {
        item->type = cJSON_Object;
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	2240      	movs	r2, #64	@ 0x40
 8001f4c:	60da      	str	r2, [r3, #12]
    }

    return item;
 8001f4e:	687b      	ldr	r3, [r7, #4]
}
 8001f50:	4618      	mov	r0, r3
 8001f52:	3708      	adds	r7, #8
 8001f54:	46bd      	mov	sp, r7
 8001f56:	bd80      	pop	{r7, pc}
 8001f58:	24000040 	.word	0x24000040

08001f5c <cJSON_free>:
{
    return global_hooks.allocate(size);
}

CJSON_PUBLIC(void) cJSON_free(void *object)
{
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	b082      	sub	sp, #8
 8001f60:	af00      	add	r7, sp, #0
 8001f62:	6078      	str	r0, [r7, #4]
    global_hooks.deallocate(object);
 8001f64:	4b04      	ldr	r3, [pc, #16]	@ (8001f78 <cJSON_free+0x1c>)
 8001f66:	685b      	ldr	r3, [r3, #4]
 8001f68:	6878      	ldr	r0, [r7, #4]
 8001f6a:	4798      	blx	r3
    object = NULL;
 8001f6c:	2300      	movs	r3, #0
 8001f6e:	607b      	str	r3, [r7, #4]
}
 8001f70:	bf00      	nop
 8001f72:	3708      	adds	r7, #8
 8001f74:	46bd      	mov	sp, r7
 8001f76:	bd80      	pop	{r7, pc}
 8001f78:	24000040 	.word	0x24000040

08001f7c <PROTOCOL_RX_Callback>:

volatile uint8_t is_connected = 0;

Command_Context_t current_command = { 0 };

void PROTOCOL_RX_Callback(void) {
 8001f7c:	b580      	push	{r7, lr}
 8001f7e:	af00      	add	r7, sp, #0
	PROTOCOL_RX_Buffer[PROTOCOL_Stream_Index++] = PROTOCOL_RX_Stream_Data;
 8001f80:	4b0d      	ldr	r3, [pc, #52]	@ (8001fb8 <PROTOCOL_RX_Callback+0x3c>)
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	1c5a      	adds	r2, r3, #1
 8001f86:	490c      	ldr	r1, [pc, #48]	@ (8001fb8 <PROTOCOL_RX_Callback+0x3c>)
 8001f88:	600a      	str	r2, [r1, #0]
 8001f8a:	4a0c      	ldr	r2, [pc, #48]	@ (8001fbc <PROTOCOL_RX_Callback+0x40>)
 8001f8c:	7811      	ldrb	r1, [r2, #0]
 8001f8e:	4a0c      	ldr	r2, [pc, #48]	@ (8001fc0 <PROTOCOL_RX_Callback+0x44>)
 8001f90:	54d1      	strb	r1, [r2, r3]

	last_rx_tick = HAL_GetTick();
 8001f92:	f002 fa8f 	bl	80044b4 <HAL_GetTick>
 8001f96:	4603      	mov	r3, r0
 8001f98:	b29a      	uxth	r2, r3
 8001f9a:	4b0a      	ldr	r3, [pc, #40]	@ (8001fc4 <PROTOCOL_RX_Callback+0x48>)
 8001f9c:	801a      	strh	r2, [r3, #0]
	printf("s\r\n");
 8001f9e:	480a      	ldr	r0, [pc, #40]	@ (8001fc8 <PROTOCOL_RX_Callback+0x4c>)
 8001fa0:	f00f f952 	bl	8011248 <puts>
	HAL_UART_Receive_IT(huart_instance, &PROTOCOL_RX_Stream_Data, 1);
 8001fa4:	4b09      	ldr	r3, [pc, #36]	@ (8001fcc <PROTOCOL_RX_Callback+0x50>)
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	2201      	movs	r2, #1
 8001faa:	4904      	ldr	r1, [pc, #16]	@ (8001fbc <PROTOCOL_RX_Callback+0x40>)
 8001fac:	4618      	mov	r0, r3
 8001fae:	f00b fdf3 	bl	800db98 <HAL_UART_Receive_IT>
}
 8001fb2:	bf00      	nop
 8001fb4:	bd80      	pop	{r7, pc}
 8001fb6:	bf00      	nop
 8001fb8:	24000534 	.word	0x24000534
 8001fbc:	24000530 	.word	0x24000530
 8001fc0:	2400033c 	.word	0x2400033c
 8001fc4:	24000538 	.word	0x24000538
 8001fc8:	08013eac 	.word	0x08013eac
 8001fcc:	2400053c 	.word	0x2400053c

08001fd0 <PROTOCOL_TX_Callback>:

void PROTOCOL_TX_Callback(void) {
 8001fd0:	b480      	push	{r7}
 8001fd2:	af00      	add	r7, sp, #0
	protocol_status = WAITING;
 8001fd4:	4b03      	ldr	r3, [pc, #12]	@ (8001fe4 <PROTOCOL_TX_Callback+0x14>)
 8001fd6:	2201      	movs	r2, #1
 8001fd8:	701a      	strb	r2, [r3, #0]
}
 8001fda:	bf00      	nop
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe2:	4770      	bx	lr
 8001fe4:	2400053a 	.word	0x2400053a

08001fe8 <SERIAL_ResetBuffers>:

void SERIAL_ResetBuffers(void) {
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	af00      	add	r7, sp, #0
	PROTOCOL_RX_Stream_Data = 0;
 8001fec:	4b14      	ldr	r3, [pc, #80]	@ (8002040 <SERIAL_ResetBuffers+0x58>)
 8001fee:	2200      	movs	r2, #0
 8001ff0:	701a      	strb	r2, [r3, #0]
	PROTOCOL_Stream_Index = 0;
 8001ff2:	4b14      	ldr	r3, [pc, #80]	@ (8002044 <SERIAL_ResetBuffers+0x5c>)
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	601a      	str	r2, [r3, #0]

	//protocol_status = FREE;

    if (current_command.cmd != NULL) {
 8001ff8:	4b13      	ldr	r3, [pc, #76]	@ (8002048 <SERIAL_ResetBuffers+0x60>)
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d007      	beq.n	8002010 <SERIAL_ResetBuffers+0x28>
        free(current_command.cmd);
 8002000:	4b11      	ldr	r3, [pc, #68]	@ (8002048 <SERIAL_ResetBuffers+0x60>)
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	4618      	mov	r0, r3
 8002006:	f00e fad3 	bl	80105b0 <free>
        current_command.cmd = NULL;
 800200a:	4b0f      	ldr	r3, [pc, #60]	@ (8002048 <SERIAL_ResetBuffers+0x60>)
 800200c:	2200      	movs	r2, #0
 800200e:	601a      	str	r2, [r3, #0]
    }

    if (current_command.expected_answer != NULL) {
 8002010:	4b0d      	ldr	r3, [pc, #52]	@ (8002048 <SERIAL_ResetBuffers+0x60>)
 8002012:	685b      	ldr	r3, [r3, #4]
 8002014:	2b00      	cmp	r3, #0
 8002016:	d007      	beq.n	8002028 <SERIAL_ResetBuffers+0x40>
        free(current_command.expected_answer);
 8002018:	4b0b      	ldr	r3, [pc, #44]	@ (8002048 <SERIAL_ResetBuffers+0x60>)
 800201a:	685b      	ldr	r3, [r3, #4]
 800201c:	4618      	mov	r0, r3
 800201e:	f00e fac7 	bl	80105b0 <free>
        current_command.expected_answer = NULL;
 8002022:	4b09      	ldr	r3, [pc, #36]	@ (8002048 <SERIAL_ResetBuffers+0x60>)
 8002024:	2200      	movs	r2, #0
 8002026:	605a      	str	r2, [r3, #4]
    }

    current_command.active = 0;
 8002028:	4b07      	ldr	r3, [pc, #28]	@ (8002048 <SERIAL_ResetBuffers+0x60>)
 800202a:	2200      	movs	r2, #0
 800202c:	765a      	strb	r2, [r3, #25]

	memset(PROTOCOL_RX_Buffer, 0, sizeof(PROTOCOL_RX_Buffer));
 800202e:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8002032:	2100      	movs	r1, #0
 8002034:	4805      	ldr	r0, [pc, #20]	@ (800204c <SERIAL_ResetBuffers+0x64>)
 8002036:	f00f fa6d 	bl	8011514 <memset>
}
 800203a:	bf00      	nop
 800203c:	bd80      	pop	{r7, pc}
 800203e:	bf00      	nop
 8002040:	24000530 	.word	0x24000530
 8002044:	24000534 	.word	0x24000534
 8002048:	24000544 	.word	0x24000544
 800204c:	2400033c 	.word	0x2400033c

08002050 <SERIAL_SendCommand>:

void SERIAL_SendCommand(char command[], char answer[], uint32_t timeout, CommandCallback_t callback) {
 8002050:	b5b0      	push	{r4, r5, r7, lr}
 8002052:	b088      	sub	sp, #32
 8002054:	af00      	add	r7, sp, #0
 8002056:	60f8      	str	r0, [r7, #12]
 8002058:	60b9      	str	r1, [r7, #8]
 800205a:	607a      	str	r2, [r7, #4]
 800205c:	603b      	str	r3, [r7, #0]
	if (huart_instance == NULL) {
 800205e:	4b4b      	ldr	r3, [pc, #300]	@ (800218c <SERIAL_SendCommand+0x13c>)
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	2b00      	cmp	r3, #0
 8002064:	f000 808d 	beq.w	8002182 <SERIAL_SendCommand+0x132>

	if (protocol_status == WAITING) {
		// return;
	}

	SERIAL_ResetBuffers();
 8002068:	f7ff ffbe 	bl	8001fe8 <SERIAL_ResetBuffers>

	size_t cmd_len = strlen(command) + 2;
 800206c:	68f8      	ldr	r0, [r7, #12]
 800206e:	f7fe f987 	bl	8000380 <strlen>
 8002072:	4603      	mov	r3, r0
 8002074:	3302      	adds	r3, #2
 8002076:	61fb      	str	r3, [r7, #28]
	current_command.cmd = (char*) malloc(cmd_len * sizeof(char));
 8002078:	69f8      	ldr	r0, [r7, #28]
 800207a:	f00e fa91 	bl	80105a0 <malloc>
 800207e:	4603      	mov	r3, r0
 8002080:	461a      	mov	r2, r3
 8002082:	4b43      	ldr	r3, [pc, #268]	@ (8002190 <SERIAL_SendCommand+0x140>)
 8002084:	601a      	str	r2, [r3, #0]
    if (current_command.cmd != NULL) {
 8002086:	4b42      	ldr	r3, [pc, #264]	@ (8002190 <SERIAL_SendCommand+0x140>)
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	2b00      	cmp	r3, #0
 800208c:	d006      	beq.n	800209c <SERIAL_SendCommand+0x4c>
	    snprintf(current_command.cmd, cmd_len, "%s\r", command);
 800208e:	4b40      	ldr	r3, [pc, #256]	@ (8002190 <SERIAL_SendCommand+0x140>)
 8002090:	6818      	ldr	r0, [r3, #0]
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	4a3f      	ldr	r2, [pc, #252]	@ (8002194 <SERIAL_SendCommand+0x144>)
 8002096:	69f9      	ldr	r1, [r7, #28]
 8002098:	f00f f8de 	bl	8011258 <sniprintf>
    }

    if (answer != NULL) {
 800209c:	68bb      	ldr	r3, [r7, #8]
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d017      	beq.n	80020d2 <SERIAL_SendCommand+0x82>
        size_t ans_len = strlen(answer) + 1;
 80020a2:	68b8      	ldr	r0, [r7, #8]
 80020a4:	f7fe f96c 	bl	8000380 <strlen>
 80020a8:	4603      	mov	r3, r0
 80020aa:	3301      	adds	r3, #1
 80020ac:	61bb      	str	r3, [r7, #24]
        current_command.expected_answer = (char*) malloc(ans_len * sizeof(char));
 80020ae:	69b8      	ldr	r0, [r7, #24]
 80020b0:	f00e fa76 	bl	80105a0 <malloc>
 80020b4:	4603      	mov	r3, r0
 80020b6:	461a      	mov	r2, r3
 80020b8:	4b35      	ldr	r3, [pc, #212]	@ (8002190 <SERIAL_SendCommand+0x140>)
 80020ba:	605a      	str	r2, [r3, #4]
        if (current_command.expected_answer != NULL) {
 80020bc:	4b34      	ldr	r3, [pc, #208]	@ (8002190 <SERIAL_SendCommand+0x140>)
 80020be:	685b      	ldr	r3, [r3, #4]
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d009      	beq.n	80020d8 <SERIAL_SendCommand+0x88>
            strcpy(current_command.expected_answer, answer);
 80020c4:	4b32      	ldr	r3, [pc, #200]	@ (8002190 <SERIAL_SendCommand+0x140>)
 80020c6:	685b      	ldr	r3, [r3, #4]
 80020c8:	68b9      	ldr	r1, [r7, #8]
 80020ca:	4618      	mov	r0, r3
 80020cc:	f00f fad5 	bl	801167a <strcpy>
 80020d0:	e002      	b.n	80020d8 <SERIAL_SendCommand+0x88>
        }
    } else {
        current_command.expected_answer = NULL;
 80020d2:	4b2f      	ldr	r3, [pc, #188]	@ (8002190 <SERIAL_SendCommand+0x140>)
 80020d4:	2200      	movs	r2, #0
 80020d6:	605a      	str	r2, [r3, #4]
    }

	current_command.timeout = timeout;
 80020d8:	4a2d      	ldr	r2, [pc, #180]	@ (8002190 <SERIAL_SendCommand+0x140>)
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	6093      	str	r3, [r2, #8]
	current_command.start_tick = HAL_GetTick();
 80020de:	f002 f9e9 	bl	80044b4 <HAL_GetTick>
 80020e2:	4603      	mov	r3, r0
 80020e4:	4a2a      	ldr	r2, [pc, #168]	@ (8002190 <SERIAL_SendCommand+0x140>)
 80020e6:	60d3      	str	r3, [r2, #12]
	current_command.send_attempt_tick = HAL_GetTick();
 80020e8:	f002 f9e4 	bl	80044b4 <HAL_GetTick>
 80020ec:	4603      	mov	r3, r0
 80020ee:	4a28      	ldr	r2, [pc, #160]	@ (8002190 <SERIAL_SendCommand+0x140>)
 80020f0:	6113      	str	r3, [r2, #16]
	current_command.callback = callback;
 80020f2:	4a27      	ldr	r2, [pc, #156]	@ (8002190 <SERIAL_SendCommand+0x140>)
 80020f4:	683b      	ldr	r3, [r7, #0]
 80020f6:	6153      	str	r3, [r2, #20]
	current_command.result = CMD_RESULT_PENDING;
 80020f8:	4b25      	ldr	r3, [pc, #148]	@ (8002190 <SERIAL_SendCommand+0x140>)
 80020fa:	2200      	movs	r2, #0
 80020fc:	761a      	strb	r2, [r3, #24]
	current_command.active = 1;
 80020fe:	4b24      	ldr	r3, [pc, #144]	@ (8002190 <SERIAL_SendCommand+0x140>)
 8002100:	2201      	movs	r2, #1
 8002102:	765a      	strb	r2, [r3, #25]

	HAL_UART_Receive_IT(huart_instance, &PROTOCOL_RX_Stream_Data, 1);
 8002104:	4b21      	ldr	r3, [pc, #132]	@ (800218c <SERIAL_SendCommand+0x13c>)
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	2201      	movs	r2, #1
 800210a:	4923      	ldr	r1, [pc, #140]	@ (8002198 <SERIAL_SendCommand+0x148>)
 800210c:	4618      	mov	r0, r3
 800210e:	f00b fd43 	bl	800db98 <HAL_UART_Receive_IT>

    if (current_command.cmd != NULL) {
 8002112:	4b1f      	ldr	r3, [pc, #124]	@ (8002190 <SERIAL_SendCommand+0x140>)
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	2b00      	cmp	r3, #0
 8002118:	d034      	beq.n	8002184 <SERIAL_SendCommand+0x134>
	    HAL_StatusTypeDef status = HAL_UART_Transmit_IT(huart_instance,
 800211a:	4b1c      	ldr	r3, [pc, #112]	@ (800218c <SERIAL_SendCommand+0x13c>)
 800211c:	681c      	ldr	r4, [r3, #0]
			    (uint8_t*) current_command.cmd, strlen(current_command.cmd));
 800211e:	4b1c      	ldr	r3, [pc, #112]	@ (8002190 <SERIAL_SendCommand+0x140>)
 8002120:	681d      	ldr	r5, [r3, #0]
 8002122:	4b1b      	ldr	r3, [pc, #108]	@ (8002190 <SERIAL_SendCommand+0x140>)
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	4618      	mov	r0, r3
 8002128:	f7fe f92a 	bl	8000380 <strlen>
 800212c:	4603      	mov	r3, r0
	    HAL_StatusTypeDef status = HAL_UART_Transmit_IT(huart_instance,
 800212e:	b29b      	uxth	r3, r3
 8002130:	461a      	mov	r2, r3
 8002132:	4629      	mov	r1, r5
 8002134:	4620      	mov	r0, r4
 8002136:	f00b fc9b 	bl	800da70 <HAL_UART_Transmit_IT>
 800213a:	4603      	mov	r3, r0
 800213c:	75fb      	strb	r3, [r7, #23]

        if (status == HAL_OK) {
 800213e:	7dfb      	ldrb	r3, [r7, #23]
 8002140:	2b00      	cmp	r3, #0
 8002142:	d103      	bne.n	800214c <SERIAL_SendCommand+0xfc>
            protocol_status = WAITING;
 8002144:	4b15      	ldr	r3, [pc, #84]	@ (800219c <SERIAL_SendCommand+0x14c>)
 8002146:	2201      	movs	r2, #1
 8002148:	701a      	strb	r2, [r3, #0]
 800214a:	e01b      	b.n	8002184 <SERIAL_SendCommand+0x134>
        } else {
            protocol_status = FREE;
 800214c:	4b13      	ldr	r3, [pc, #76]	@ (800219c <SERIAL_SendCommand+0x14c>)
 800214e:	2200      	movs	r2, #0
 8002150:	701a      	strb	r2, [r3, #0]
            free(current_command.cmd);
 8002152:	4b0f      	ldr	r3, [pc, #60]	@ (8002190 <SERIAL_SendCommand+0x140>)
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	4618      	mov	r0, r3
 8002158:	f00e fa2a 	bl	80105b0 <free>
            if(current_command.expected_answer) free(current_command.expected_answer);
 800215c:	4b0c      	ldr	r3, [pc, #48]	@ (8002190 <SERIAL_SendCommand+0x140>)
 800215e:	685b      	ldr	r3, [r3, #4]
 8002160:	2b00      	cmp	r3, #0
 8002162:	d004      	beq.n	800216e <SERIAL_SendCommand+0x11e>
 8002164:	4b0a      	ldr	r3, [pc, #40]	@ (8002190 <SERIAL_SendCommand+0x140>)
 8002166:	685b      	ldr	r3, [r3, #4]
 8002168:	4618      	mov	r0, r3
 800216a:	f00e fa21 	bl	80105b0 <free>

            if (current_command.callback) {
 800216e:	4b08      	ldr	r3, [pc, #32]	@ (8002190 <SERIAL_SendCommand+0x140>)
 8002170:	695b      	ldr	r3, [r3, #20]
 8002172:	2b00      	cmp	r3, #0
 8002174:	d006      	beq.n	8002184 <SERIAL_SendCommand+0x134>
                current_command.callback(CMD_RESULT_ERROR, NULL);
 8002176:	4b06      	ldr	r3, [pc, #24]	@ (8002190 <SERIAL_SendCommand+0x140>)
 8002178:	695b      	ldr	r3, [r3, #20]
 800217a:	2100      	movs	r1, #0
 800217c:	2003      	movs	r0, #3
 800217e:	4798      	blx	r3
 8002180:	e000      	b.n	8002184 <SERIAL_SendCommand+0x134>
		return;
 8002182:	bf00      	nop
            }
        }
    }
}
 8002184:	3720      	adds	r7, #32
 8002186:	46bd      	mov	sp, r7
 8002188:	bdb0      	pop	{r4, r5, r7, pc}
 800218a:	bf00      	nop
 800218c:	2400053c 	.word	0x2400053c
 8002190:	24000544 	.word	0x24000544
 8002194:	08013eb0 	.word	0x08013eb0
 8002198:	24000530 	.word	0x24000530
 800219c:	2400053a 	.word	0x2400053a

080021a0 <SERIAL_CheckRXCommand>:

void SERIAL_CheckRXCommand(void) {
 80021a0:	b5b0      	push	{r4, r5, r7, lr}
 80021a2:	b082      	sub	sp, #8
 80021a4:	af00      	add	r7, sp, #0
	static char *last_response_received;
	static Command_State_t command_state = CMD_STATUS_WAITING;
	static uint32_t last_attempt_tick = 0;

	if (command_state == CMD_STATUS_WAITING) {
 80021a6:	4b65      	ldr	r3, [pc, #404]	@ (800233c <SERIAL_CheckRXCommand+0x19c>)
 80021a8:	781b      	ldrb	r3, [r3, #0]
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d16d      	bne.n	800228a <SERIAL_CheckRXCommand+0xea>
		if (strstr((char*) PROTOCOL_RX_Buffer, "\r")) {
 80021ae:	210d      	movs	r1, #13
 80021b0:	4863      	ldr	r0, [pc, #396]	@ (8002340 <SERIAL_CheckRXCommand+0x1a0>)
 80021b2:	f00f f9b7 	bl	8011524 <strchr>
 80021b6:	4603      	mov	r3, r0
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d011      	beq.n	80021e0 <SERIAL_CheckRXCommand+0x40>
			last_response_received = (char*) PROTOCOL_RX_Buffer;
 80021bc:	4b61      	ldr	r3, [pc, #388]	@ (8002344 <SERIAL_CheckRXCommand+0x1a4>)
 80021be:	4a60      	ldr	r2, [pc, #384]	@ (8002340 <SERIAL_CheckRXCommand+0x1a0>)
 80021c0:	601a      	str	r2, [r3, #0]
			printf(last_response_received);
 80021c2:	4b60      	ldr	r3, [pc, #384]	@ (8002344 <SERIAL_CheckRXCommand+0x1a4>)
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	4618      	mov	r0, r3
 80021c8:	f00e ffd6 	bl	8011178 <iprintf>
			printf("\r\n");
 80021cc:	485e      	ldr	r0, [pc, #376]	@ (8002348 <SERIAL_CheckRXCommand+0x1a8>)
 80021ce:	f00f f83b 	bl	8011248 <puts>
			last_attempt_tick = 0;
 80021d2:	4b5e      	ldr	r3, [pc, #376]	@ (800234c <SERIAL_CheckRXCommand+0x1ac>)
 80021d4:	2200      	movs	r2, #0
 80021d6:	601a      	str	r2, [r3, #0]
			command_state = CMD_STATUS_PROCESSING;
 80021d8:	4b58      	ldr	r3, [pc, #352]	@ (800233c <SERIAL_CheckRXCommand+0x19c>)
 80021da:	2201      	movs	r2, #1
 80021dc:	701a      	strb	r2, [r3, #0]
        }

		command_state = CMD_STATUS_WAITING;
	}

}
 80021de:	e0a9      	b.n	8002334 <SERIAL_CheckRXCommand+0x194>
			if (protocol_status == WAITING
 80021e0:	4b5b      	ldr	r3, [pc, #364]	@ (8002350 <SERIAL_CheckRXCommand+0x1b0>)
 80021e2:	781b      	ldrb	r3, [r3, #0]
 80021e4:	2b01      	cmp	r3, #1
 80021e6:	d134      	bne.n	8002252 <SERIAL_CheckRXCommand+0xb2>
					&& (HAL_GetTick() - current_command.send_attempt_tick)
 80021e8:	f002 f964 	bl	80044b4 <HAL_GetTick>
 80021ec:	4602      	mov	r2, r0
 80021ee:	4b59      	ldr	r3, [pc, #356]	@ (8002354 <SERIAL_CheckRXCommand+0x1b4>)
 80021f0:	691b      	ldr	r3, [r3, #16]
 80021f2:	1ad2      	subs	r2, r2, r3
							< current_command.timeout) {
 80021f4:	4b57      	ldr	r3, [pc, #348]	@ (8002354 <SERIAL_CheckRXCommand+0x1b4>)
 80021f6:	689b      	ldr	r3, [r3, #8]
					&& (HAL_GetTick() - current_command.send_attempt_tick)
 80021f8:	429a      	cmp	r2, r3
 80021fa:	d22a      	bcs.n	8002252 <SERIAL_CheckRXCommand+0xb2>
				if (HAL_GetTick() - last_attempt_tick >= SEND_AT_INTERVAL_MS) {
 80021fc:	f002 f95a 	bl	80044b4 <HAL_GetTick>
 8002200:	4602      	mov	r2, r0
 8002202:	4b52      	ldr	r3, [pc, #328]	@ (800234c <SERIAL_CheckRXCommand+0x1ac>)
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	1ad3      	subs	r3, r2, r3
 8002208:	2232      	movs	r2, #50	@ 0x32
 800220a:	4293      	cmp	r3, r2
 800220c:	f0c0 8092 	bcc.w	8002334 <SERIAL_CheckRXCommand+0x194>
					last_attempt_tick = HAL_GetTick();
 8002210:	f002 f950 	bl	80044b4 <HAL_GetTick>
 8002214:	4603      	mov	r3, r0
 8002216:	4a4d      	ldr	r2, [pc, #308]	@ (800234c <SERIAL_CheckRXCommand+0x1ac>)
 8002218:	6013      	str	r3, [r2, #0]
					HAL_StatusTypeDef status = HAL_UART_Transmit_IT(
 800221a:	4b4f      	ldr	r3, [pc, #316]	@ (8002358 <SERIAL_CheckRXCommand+0x1b8>)
 800221c:	681c      	ldr	r4, [r3, #0]
							huart_instance, (uint8_t*) current_command.cmd,
 800221e:	4b4d      	ldr	r3, [pc, #308]	@ (8002354 <SERIAL_CheckRXCommand+0x1b4>)
 8002220:	681d      	ldr	r5, [r3, #0]
							strlen(current_command.cmd));
 8002222:	4b4c      	ldr	r3, [pc, #304]	@ (8002354 <SERIAL_CheckRXCommand+0x1b4>)
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	4618      	mov	r0, r3
 8002228:	f7fe f8aa 	bl	8000380 <strlen>
 800222c:	4603      	mov	r3, r0
					HAL_StatusTypeDef status = HAL_UART_Transmit_IT(
 800222e:	b29b      	uxth	r3, r3
 8002230:	461a      	mov	r2, r3
 8002232:	4629      	mov	r1, r5
 8002234:	4620      	mov	r0, r4
 8002236:	f00b fc1b 	bl	800da70 <HAL_UART_Transmit_IT>
 800223a:	4603      	mov	r3, r0
 800223c:	71fb      	strb	r3, [r7, #7]
					if (status == HAL_OK) {
 800223e:	79fb      	ldrb	r3, [r7, #7]
 8002240:	2b00      	cmp	r3, #0
 8002242:	d103      	bne.n	800224c <SERIAL_CheckRXCommand+0xac>
						protocol_status = WAITING;
 8002244:	4b42      	ldr	r3, [pc, #264]	@ (8002350 <SERIAL_CheckRXCommand+0x1b0>)
 8002246:	2201      	movs	r2, #1
 8002248:	701a      	strb	r2, [r3, #0]
				if (HAL_GetTick() - last_attempt_tick >= SEND_AT_INTERVAL_MS) {
 800224a:	e073      	b.n	8002334 <SERIAL_CheckRXCommand+0x194>
						SERIAL_ResetBuffers();
 800224c:	f7ff fecc 	bl	8001fe8 <SERIAL_ResetBuffers>
				if (HAL_GetTick() - last_attempt_tick >= SEND_AT_INTERVAL_MS) {
 8002250:	e070      	b.n	8002334 <SERIAL_CheckRXCommand+0x194>
			} else if ((HAL_GetTick() - current_command.send_attempt_tick)
 8002252:	f002 f92f 	bl	80044b4 <HAL_GetTick>
 8002256:	4602      	mov	r2, r0
 8002258:	4b3e      	ldr	r3, [pc, #248]	@ (8002354 <SERIAL_CheckRXCommand+0x1b4>)
 800225a:	691b      	ldr	r3, [r3, #16]
 800225c:	1ad2      	subs	r2, r2, r3
					>= current_command.timeout) {
 800225e:	4b3d      	ldr	r3, [pc, #244]	@ (8002354 <SERIAL_CheckRXCommand+0x1b4>)
 8002260:	689b      	ldr	r3, [r3, #8]
			} else if ((HAL_GetTick() - current_command.send_attempt_tick)
 8002262:	429a      	cmp	r2, r3
 8002264:	d366      	bcc.n	8002334 <SERIAL_CheckRXCommand+0x194>
				last_attempt_tick = 0;
 8002266:	4b39      	ldr	r3, [pc, #228]	@ (800234c <SERIAL_CheckRXCommand+0x1ac>)
 8002268:	2200      	movs	r2, #0
 800226a:	601a      	str	r2, [r3, #0]
				if (current_command.callback)
 800226c:	4b39      	ldr	r3, [pc, #228]	@ (8002354 <SERIAL_CheckRXCommand+0x1b4>)
 800226e:	695b      	ldr	r3, [r3, #20]
 8002270:	2b00      	cmp	r3, #0
 8002272:	d004      	beq.n	800227e <SERIAL_CheckRXCommand+0xde>
					current_command.callback(CMD_RESULT_TIMEOUT, NULL);
 8002274:	4b37      	ldr	r3, [pc, #220]	@ (8002354 <SERIAL_CheckRXCommand+0x1b4>)
 8002276:	695b      	ldr	r3, [r3, #20]
 8002278:	2100      	movs	r1, #0
 800227a:	2002      	movs	r0, #2
 800227c:	4798      	blx	r3
				current_command.result = CMD_RESULT_TIMEOUT;
 800227e:	4b35      	ldr	r3, [pc, #212]	@ (8002354 <SERIAL_CheckRXCommand+0x1b4>)
 8002280:	2202      	movs	r2, #2
 8002282:	761a      	strb	r2, [r3, #24]
				SERIAL_ResetBuffers();
 8002284:	f7ff feb0 	bl	8001fe8 <SERIAL_ResetBuffers>
}
 8002288:	e054      	b.n	8002334 <SERIAL_CheckRXCommand+0x194>
	} else if (command_state == CMD_STATUS_PROCESSING) {
 800228a:	4b2c      	ldr	r3, [pc, #176]	@ (800233c <SERIAL_CheckRXCommand+0x19c>)
 800228c:	781b      	ldrb	r3, [r3, #0]
 800228e:	2b01      	cmp	r3, #1
 8002290:	d150      	bne.n	8002334 <SERIAL_CheckRXCommand+0x194>
		if (protocol_status == WAITING
 8002292:	4b2f      	ldr	r3, [pc, #188]	@ (8002350 <SERIAL_CheckRXCommand+0x1b0>)
 8002294:	781b      	ldrb	r3, [r3, #0]
 8002296:	2b01      	cmp	r3, #1
 8002298:	d11a      	bne.n	80022d0 <SERIAL_CheckRXCommand+0x130>
				&& strstr(last_response_received,
 800229a:	4b2a      	ldr	r3, [pc, #168]	@ (8002344 <SERIAL_CheckRXCommand+0x1a4>)
 800229c:	681b      	ldr	r3, [r3, #0]
						current_command.expected_answer)) {
 800229e:	4a2d      	ldr	r2, [pc, #180]	@ (8002354 <SERIAL_CheckRXCommand+0x1b4>)
 80022a0:	6852      	ldr	r2, [r2, #4]
				&& strstr(last_response_received,
 80022a2:	4611      	mov	r1, r2
 80022a4:	4618      	mov	r0, r3
 80022a6:	f00f f94a 	bl	801153e <strstr>
 80022aa:	4603      	mov	r3, r0
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d00f      	beq.n	80022d0 <SERIAL_CheckRXCommand+0x130>
			if (current_command.callback)
 80022b0:	4b28      	ldr	r3, [pc, #160]	@ (8002354 <SERIAL_CheckRXCommand+0x1b4>)
 80022b2:	695b      	ldr	r3, [r3, #20]
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d006      	beq.n	80022c6 <SERIAL_CheckRXCommand+0x126>
				current_command.callback(CMD_RESULT_SUCCESS,
 80022b8:	4b26      	ldr	r3, [pc, #152]	@ (8002354 <SERIAL_CheckRXCommand+0x1b4>)
 80022ba:	695b      	ldr	r3, [r3, #20]
 80022bc:	4a21      	ldr	r2, [pc, #132]	@ (8002344 <SERIAL_CheckRXCommand+0x1a4>)
 80022be:	6812      	ldr	r2, [r2, #0]
 80022c0:	4611      	mov	r1, r2
 80022c2:	2001      	movs	r0, #1
 80022c4:	4798      	blx	r3
			current_command.result = CMD_RESULT_SUCCESS;
 80022c6:	4b23      	ldr	r3, [pc, #140]	@ (8002354 <SERIAL_CheckRXCommand+0x1b4>)
 80022c8:	2201      	movs	r2, #1
 80022ca:	761a      	strb	r2, [r3, #24]
			SERIAL_ResetBuffers();
 80022cc:	f7ff fe8c 	bl	8001fe8 <SERIAL_ResetBuffers>
        if (protocol_status == FREE) {
 80022d0:	4b1f      	ldr	r3, [pc, #124]	@ (8002350 <SERIAL_CheckRXCommand+0x1b0>)
 80022d2:	781b      	ldrb	r3, [r3, #0]
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d129      	bne.n	800232c <SERIAL_CheckRXCommand+0x18c>
            if (strstr(last_response_received, "AT") &&
 80022d8:	4b1a      	ldr	r3, [pc, #104]	@ (8002344 <SERIAL_CheckRXCommand+0x1a4>)
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	491f      	ldr	r1, [pc, #124]	@ (800235c <SERIAL_CheckRXCommand+0x1bc>)
 80022de:	4618      	mov	r0, r3
 80022e0:	f00f f92d 	bl	801153e <strstr>
 80022e4:	4603      	mov	r3, r0
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d00f      	beq.n	800230a <SERIAL_CheckRXCommand+0x16a>
                !strstr(last_response_received, "AT+")) {
 80022ea:	4b16      	ldr	r3, [pc, #88]	@ (8002344 <SERIAL_CheckRXCommand+0x1a4>)
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	491c      	ldr	r1, [pc, #112]	@ (8002360 <SERIAL_CheckRXCommand+0x1c0>)
 80022f0:	4618      	mov	r0, r3
 80022f2:	f00f f924 	bl	801153e <strstr>
 80022f6:	4603      	mov	r3, r0
            if (strstr(last_response_received, "AT") &&
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d106      	bne.n	800230a <SERIAL_CheckRXCommand+0x16a>
                printf("AT comando detectado, respondendo OK\r\n");
 80022fc:	4819      	ldr	r0, [pc, #100]	@ (8002364 <SERIAL_CheckRXCommand+0x1c4>)
 80022fe:	f00e ffa3 	bl	8011248 <puts>
                SERIAL_DirectTransmit("OK\r");
 8002302:	4819      	ldr	r0, [pc, #100]	@ (8002368 <SERIAL_CheckRXCommand+0x1c8>)
 8002304:	f000 f850 	bl	80023a8 <SERIAL_DirectTransmit>
 8002308:	e00e      	b.n	8002328 <SERIAL_CheckRXCommand+0x188>
            else if (strstr(last_response_received, "AT+WHO")) {
 800230a:	4b0e      	ldr	r3, [pc, #56]	@ (8002344 <SERIAL_CheckRXCommand+0x1a4>)
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	4917      	ldr	r1, [pc, #92]	@ (800236c <SERIAL_CheckRXCommand+0x1cc>)
 8002310:	4618      	mov	r0, r3
 8002312:	f00f f914 	bl	801153e <strstr>
 8002316:	4603      	mov	r3, r0
 8002318:	2b00      	cmp	r3, #0
 800231a:	d005      	beq.n	8002328 <SERIAL_CheckRXCommand+0x188>
                printf("AT+WHO detectado, respondendo ID\r\n");
 800231c:	4814      	ldr	r0, [pc, #80]	@ (8002370 <SERIAL_CheckRXCommand+0x1d0>)
 800231e:	f00e ff93 	bl	8011248 <puts>
                SERIAL_DirectTransmit("ID:ROUTE_ECU_V1\r");
 8002322:	4814      	ldr	r0, [pc, #80]	@ (8002374 <SERIAL_CheckRXCommand+0x1d4>)
 8002324:	f000 f840 	bl	80023a8 <SERIAL_DirectTransmit>
            SERIAL_ResetBuffers();
 8002328:	f7ff fe5e 	bl	8001fe8 <SERIAL_ResetBuffers>
		command_state = CMD_STATUS_WAITING;
 800232c:	4b03      	ldr	r3, [pc, #12]	@ (800233c <SERIAL_CheckRXCommand+0x19c>)
 800232e:	2200      	movs	r2, #0
 8002330:	701a      	strb	r2, [r3, #0]
}
 8002332:	e7ff      	b.n	8002334 <SERIAL_CheckRXCommand+0x194>
 8002334:	bf00      	nop
 8002336:	3708      	adds	r7, #8
 8002338:	46bd      	mov	sp, r7
 800233a:	bdb0      	pop	{r4, r5, r7, pc}
 800233c:	24000560 	.word	0x24000560
 8002340:	2400033c 	.word	0x2400033c
 8002344:	24000564 	.word	0x24000564
 8002348:	08013eb4 	.word	0x08013eb4
 800234c:	24000568 	.word	0x24000568
 8002350:	2400053a 	.word	0x2400053a
 8002354:	24000544 	.word	0x24000544
 8002358:	2400053c 	.word	0x2400053c
 800235c:	08013eb8 	.word	0x08013eb8
 8002360:	08013ebc 	.word	0x08013ebc
 8002364:	08013ec0 	.word	0x08013ec0
 8002368:	08013ee8 	.word	0x08013ee8
 800236c:	08013eec 	.word	0x08013eec
 8002370:	08013ef4 	.word	0x08013ef4
 8002374:	08013f18 	.word	0x08013f18

08002378 <SERIAL_CheckConnection>:

void SERIAL_CheckConnection(Command_Result_t result, char *response) {
 8002378:	b480      	push	{r7}
 800237a:	b083      	sub	sp, #12
 800237c:	af00      	add	r7, sp, #0
 800237e:	4603      	mov	r3, r0
 8002380:	6039      	str	r1, [r7, #0]
 8002382:	71fb      	strb	r3, [r7, #7]
	if (result == CMD_RESULT_SUCCESS)
 8002384:	79fb      	ldrb	r3, [r7, #7]
 8002386:	2b01      	cmp	r3, #1
 8002388:	d103      	bne.n	8002392 <SERIAL_CheckConnection+0x1a>
		is_connected = 1;
 800238a:	4b06      	ldr	r3, [pc, #24]	@ (80023a4 <SERIAL_CheckConnection+0x2c>)
 800238c:	2201      	movs	r2, #1
 800238e:	701a      	strb	r2, [r3, #0]
 8002390:	e003      	b.n	800239a <SERIAL_CheckConnection+0x22>
	else {
		is_connected = 0;
 8002392:	4b04      	ldr	r3, [pc, #16]	@ (80023a4 <SERIAL_CheckConnection+0x2c>)
 8002394:	2200      	movs	r2, #0
 8002396:	701a      	strb	r2, [r3, #0]
		return;
 8002398:	bf00      	nop
	}
}
 800239a:	370c      	adds	r7, #12
 800239c:	46bd      	mov	sp, r7
 800239e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a2:	4770      	bx	lr
 80023a4:	24000540 	.word	0x24000540

080023a8 <SERIAL_DirectTransmit>:

void SERIAL_DirectTransmit(char *cmd) {
 80023a8:	b590      	push	{r4, r7, lr}
 80023aa:	b083      	sub	sp, #12
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	6078      	str	r0, [r7, #4]
    printf(">> TX direto: %s", cmd);
 80023b0:	6879      	ldr	r1, [r7, #4]
 80023b2:	480d      	ldr	r0, [pc, #52]	@ (80023e8 <SERIAL_DirectTransmit+0x40>)
 80023b4:	f00e fee0 	bl	8011178 <iprintf>
    HAL_UART_Transmit_IT(huart_instance, (uint8_t*) cmd, strlen(cmd));
 80023b8:	4b0c      	ldr	r3, [pc, #48]	@ (80023ec <SERIAL_DirectTransmit+0x44>)
 80023ba:	681c      	ldr	r4, [r3, #0]
 80023bc:	6878      	ldr	r0, [r7, #4]
 80023be:	f7fd ffdf 	bl	8000380 <strlen>
 80023c2:	4603      	mov	r3, r0
 80023c4:	b29b      	uxth	r3, r3
 80023c6:	461a      	mov	r2, r3
 80023c8:	6879      	ldr	r1, [r7, #4]
 80023ca:	4620      	mov	r0, r4
 80023cc:	f00b fb50 	bl	800da70 <HAL_UART_Transmit_IT>
    if (protocol_status != WAITING) {
 80023d0:	4b07      	ldr	r3, [pc, #28]	@ (80023f0 <SERIAL_DirectTransmit+0x48>)
 80023d2:	781b      	ldrb	r3, [r3, #0]
 80023d4:	2b01      	cmp	r3, #1
 80023d6:	d002      	beq.n	80023de <SERIAL_DirectTransmit+0x36>
        protocol_status = FREE;
 80023d8:	4b05      	ldr	r3, [pc, #20]	@ (80023f0 <SERIAL_DirectTransmit+0x48>)
 80023da:	2200      	movs	r2, #0
 80023dc:	701a      	strb	r2, [r3, #0]
    }
}
 80023de:	bf00      	nop
 80023e0:	370c      	adds	r7, #12
 80023e2:	46bd      	mov	sp, r7
 80023e4:	bd90      	pop	{r4, r7, pc}
 80023e6:	bf00      	nop
 80023e8:	08013f2c 	.word	0x08013f2c
 80023ec:	2400053c 	.word	0x2400053c
 80023f0:	2400053a 	.word	0x2400053a

080023f4 <ENGINE_CalculateDeltaT>:
    TIM_CHANNEL_3,
    TIM_CHANNEL_4
};


static uint32_t ENGINE_CalculateDeltaT(uint32_t current, uint32_t previous) {
 80023f4:	b480      	push	{r7}
 80023f6:	b083      	sub	sp, #12
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	6078      	str	r0, [r7, #4]
 80023fc:	6039      	str	r1, [r7, #0]
	if (current >= previous) {
 80023fe:	687a      	ldr	r2, [r7, #4]
 8002400:	683b      	ldr	r3, [r7, #0]
 8002402:	429a      	cmp	r2, r3
 8002404:	d303      	bcc.n	800240e <ENGINE_CalculateDeltaT+0x1a>
		return current - previous;
 8002406:	687a      	ldr	r2, [r7, #4]
 8002408:	683b      	ldr	r3, [r7, #0]
 800240a:	1ad3      	subs	r3, r2, r3
 800240c:	e002      	b.n	8002414 <ENGINE_CalculateDeltaT+0x20>
	} else {
		// Overflow do timer
		return (0xFFFFFFFF - previous) + current + 1;
 800240e:	687a      	ldr	r2, [r7, #4]
 8002410:	683b      	ldr	r3, [r7, #0]
 8002412:	1ad3      	subs	r3, r2, r3
	}
}
 8002414:	4618      	mov	r0, r3
 8002416:	370c      	adds	r7, #12
 8002418:	46bd      	mov	sp, r7
 800241a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800241e:	4770      	bx	lr

08002420 <ENGINE_CalculateAngle>:

static float ENGINE_CalculateAngle(uint32_t current, VR_Sensor_t sensor) {
 8002420:	b084      	sub	sp, #16
 8002422:	b580      	push	{r7, lr}
 8002424:	b086      	sub	sp, #24
 8002426:	af00      	add	r7, sp, #0
 8002428:	6078      	str	r0, [r7, #4]
 800242a:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800242e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	float angular_velocity = 0;
 8002432:	f04f 0300 	mov.w	r3, #0
 8002436:	617b      	str	r3, [r7, #20]
	float fixed_angle = 0;
 8002438:	f04f 0300 	mov.w	r3, #0
 800243c:	613b      	str	r3, [r7, #16]

	if (sensor.frequency_hz <= 0.0f || !sensor.isSync)
 800243e:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 8002442:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002446:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800244a:	d906      	bls.n	800245a <ENGINE_CalculateAngle+0x3a>
 800244c:	f897 3058 	ldrb.w	r3, [r7, #88]	@ 0x58
 8002450:	f083 0301 	eor.w	r3, r3, #1
 8002454:	b2db      	uxtb	r3, r3
 8002456:	2b00      	cmp	r3, #0
 8002458:	d002      	beq.n	8002460 <ENGINE_CalculateAngle+0x40>
		return 0.0f;
 800245a:	eddf 7a29 	vldr	s15, [pc, #164]	@ 8002500 <ENGINE_CalculateAngle+0xe0>
 800245e:	e043      	b.n	80024e8 <ENGINE_CalculateAngle+0xc8>

	if (sensor.frequency_hz > 0) {
 8002460:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 8002464:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002468:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800246c:	dd3a      	ble.n	80024e4 <ENGINE_CalculateAngle+0xc4>
		fixed_angle = (2.0f * M_PI) / sensor.tooths * sensor.pulse_count; //angulo por pulso * pulsos
 800246e:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8002472:	ee07 3a90 	vmov	s15, r3
 8002476:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800247a:	ed9f 5b1f 	vldr	d5, [pc, #124]	@ 80024f8 <ENGINE_CalculateAngle+0xd8>
 800247e:	ee85 6b07 	vdiv.f64	d6, d5, d7
 8002482:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002484:	ee07 3a90 	vmov	s15, r3
 8002488:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800248c:	ee26 7b07 	vmul.f64	d7, d6, d7
 8002490:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8002494:	edc7 7a04 	vstr	s15, [r7, #16]
		angular_velocity = 2.0f * M_PI * sensor.frequency_hz;
 8002498:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 800249c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80024a0:	ed9f 6b15 	vldr	d6, [pc, #84]	@ 80024f8 <ENGINE_CalculateAngle+0xd8>
 80024a4:	ee27 7b06 	vmul.f64	d7, d7, d6
 80024a8:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80024ac:	edc7 7a05 	vstr	s15, [r7, #20]

		float dt_seconds = (float) ENGINE_CalculateDeltaT(current,
 80024b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80024b2:	4619      	mov	r1, r3
 80024b4:	6878      	ldr	r0, [r7, #4]
 80024b6:	f7ff ff9d 	bl	80023f4 <ENGINE_CalculateDeltaT>
 80024ba:	ee07 0a90 	vmov	s15, r0
 80024be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80024c2:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 8002504 <ENGINE_CalculateAngle+0xe4>
 80024c6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80024ca:	edc7 7a03 	vstr	s15, [r7, #12]
				sensor.current_edge_time) * MICROS_TO_SECONDS;

		return fixed_angle + angular_velocity * dt_seconds;
 80024ce:	ed97 7a05 	vldr	s14, [r7, #20]
 80024d2:	edd7 7a03 	vldr	s15, [r7, #12]
 80024d6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80024da:	edd7 7a04 	vldr	s15, [r7, #16]
 80024de:	ee77 7a27 	vadd.f32	s15, s14, s15
 80024e2:	e001      	b.n	80024e8 <ENGINE_CalculateAngle+0xc8>
	}
	return 0.0f;
 80024e4:	eddf 7a06 	vldr	s15, [pc, #24]	@ 8002500 <ENGINE_CalculateAngle+0xe0>
}
 80024e8:	eeb0 0a67 	vmov.f32	s0, s15
 80024ec:	3718      	adds	r7, #24
 80024ee:	46bd      	mov	sp, r7
 80024f0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80024f4:	b004      	add	sp, #16
 80024f6:	4770      	bx	lr
 80024f8:	54442d18 	.word	0x54442d18
 80024fc:	401921fb 	.word	0x401921fb
 8002500:	00000000 	.word	0x00000000
 8002504:	358637bd 	.word	0x358637bd

08002508 <ENGINE_VR_OutputCompareCallback>:

void ENGINE_VR_OutputCompareCallback(uint32_t current_time,
		VR_Sensor_t ckp_sensor, VR_Sensor_t cmp_sensor) {
 8002508:	b084      	sub	sp, #16
 800250a:	b5b0      	push	{r4, r5, r7, lr}
 800250c:	b08e      	sub	sp, #56	@ 0x38
 800250e:	af0c      	add	r7, sp, #48	@ 0x30
 8002510:	6078      	str	r0, [r7, #4]
 8002512:	f107 001c 	add.w	r0, r7, #28
 8002516:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	shafts.crakshaft_angle = ENGINE_CalculateAngle(current_time, ckp_sensor);
 800251a:	466d      	mov	r5, sp
 800251c:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 8002520:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002522:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002524:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002526:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002528:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 800252c:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8002530:	f107 031c 	add.w	r3, r7, #28
 8002534:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002536:	6878      	ldr	r0, [r7, #4]
 8002538:	f7ff ff72 	bl	8002420 <ENGINE_CalculateAngle>
 800253c:	eef0 7a40 	vmov.f32	s15, s0
 8002540:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002544:	ee17 2a90 	vmov	r2, s15
 8002548:	4b10      	ldr	r3, [pc, #64]	@ (800258c <ENGINE_VR_OutputCompareCallback+0x84>)
 800254a:	601a      	str	r2, [r3, #0]
	shafts.camshaft_angle = ENGINE_CalculateAngle(current_time, cmp_sensor);
 800254c:	466d      	mov	r5, sp
 800254e:	f107 0460 	add.w	r4, r7, #96	@ 0x60
 8002552:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002554:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002556:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002558:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800255a:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 800255e:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8002562:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002566:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002568:	6878      	ldr	r0, [r7, #4]
 800256a:	f7ff ff59 	bl	8002420 <ENGINE_CalculateAngle>
 800256e:	eef0 7a40 	vmov.f32	s15, s0
 8002572:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002576:	ee17 2a90 	vmov	r2, s15
 800257a:	4b04      	ldr	r3, [pc, #16]	@ (800258c <ENGINE_VR_OutputCompareCallback+0x84>)
 800257c:	605a      	str	r2, [r3, #4]
}
 800257e:	bf00      	nop
 8002580:	3708      	adds	r7, #8
 8002582:	46bd      	mov	sp, r7
 8002584:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8002588:	b004      	add	sp, #16
 800258a:	4770      	bx	lr
 800258c:	2400058c 	.word	0x2400058c

08002590 <ENGINE_Injector_OutputCompareCallback>:
		HAL_TIM_PWM_Stop(&htim1, injector[i]);
		injector_state[i].isArmed = 0;
	}
}

void ENGINE_Injector_OutputCompareCallback(uint32_t current_time) {
 8002590:	b580      	push	{r7, lr}
 8002592:	b084      	sub	sp, #16
 8002594:	af00      	add	r7, sp, #0
 8002596:	6078      	str	r0, [r7, #4]
	for (int i = 0; i < 4; i++) {
 8002598:	2300      	movs	r3, #0
 800259a:	60fb      	str	r3, [r7, #12]
 800259c:	e034      	b.n	8002608 <ENGINE_Injector_OutputCompareCallback+0x78>
		if (injector_state[i].isActive) {
 800259e:	4a1e      	ldr	r2, [pc, #120]	@ (8002618 <ENGINE_Injector_OutputCompareCallback+0x88>)
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	00db      	lsls	r3, r3, #3
 80025a4:	4413      	add	r3, r2
 80025a6:	78db      	ldrb	r3, [r3, #3]
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d02a      	beq.n	8002602 <ENGINE_Injector_OutputCompareCallback+0x72>

			uint32_t elapsed_time = ENGINE_CalculateDeltaT(current_time,
 80025ac:	4a1a      	ldr	r2, [pc, #104]	@ (8002618 <ENGINE_Injector_OutputCompareCallback+0x88>)
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	00db      	lsls	r3, r3, #3
 80025b2:	4413      	add	r3, r2
 80025b4:	685b      	ldr	r3, [r3, #4]
 80025b6:	4619      	mov	r1, r3
 80025b8:	6878      	ldr	r0, [r7, #4]
 80025ba:	f7ff ff1b 	bl	80023f4 <ENGINE_CalculateDeltaT>
 80025be:	60b8      	str	r0, [r7, #8]
					injector_state[i].pulse_start_time);
			if (elapsed_time >= injector_state[i].pulse_width_us) {
 80025c0:	4a15      	ldr	r2, [pc, #84]	@ (8002618 <ENGINE_Injector_OutputCompareCallback+0x88>)
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	f832 3033 	ldrh.w	r3, [r2, r3, lsl #3]
 80025c8:	461a      	mov	r2, r3
 80025ca:	68bb      	ldr	r3, [r7, #8]
 80025cc:	4293      	cmp	r3, r2
 80025ce:	d318      	bcc.n	8002602 <ENGINE_Injector_OutputCompareCallback+0x72>
				HAL_TIM_PWM_Stop(&htim1, injector[i]);
 80025d0:	4a12      	ldr	r2, [pc, #72]	@ (800261c <ENGINE_Injector_OutputCompareCallback+0x8c>)
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80025d8:	4619      	mov	r1, r3
 80025da:	4811      	ldr	r0, [pc, #68]	@ (8002620 <ENGINE_Injector_OutputCompareCallback+0x90>)
 80025dc:	f009 fc08 	bl	800bdf0 <HAL_TIM_PWM_Stop>
				injector_state[i].isActive = 0;
 80025e0:	4a0d      	ldr	r2, [pc, #52]	@ (8002618 <ENGINE_Injector_OutputCompareCallback+0x88>)
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	00db      	lsls	r3, r3, #3
 80025e6:	4413      	add	r3, r2
 80025e8:	2200      	movs	r2, #0
 80025ea:	70da      	strb	r2, [r3, #3]
				injector_state[i].pulse_start_time = 0;
 80025ec:	4a0a      	ldr	r2, [pc, #40]	@ (8002618 <ENGINE_Injector_OutputCompareCallback+0x88>)
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	00db      	lsls	r3, r3, #3
 80025f2:	4413      	add	r3, r2
 80025f4:	2200      	movs	r2, #0
 80025f6:	605a      	str	r2, [r3, #4]
				injector_state[i].pulse_width_us = 0;
 80025f8:	4a07      	ldr	r2, [pc, #28]	@ (8002618 <ENGINE_Injector_OutputCompareCallback+0x88>)
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	2100      	movs	r1, #0
 80025fe:	f822 1033 	strh.w	r1, [r2, r3, lsl #3]
	for (int i = 0; i < 4; i++) {
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	3301      	adds	r3, #1
 8002606:	60fb      	str	r3, [r7, #12]
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	2b03      	cmp	r3, #3
 800260c:	ddc7      	ble.n	800259e <ENGINE_Injector_OutputCompareCallback+0xe>
			}

		}
	}
}
 800260e:	bf00      	nop
 8002610:	bf00      	nop
 8002612:	3710      	adds	r7, #16
 8002614:	46bd      	mov	sp, r7
 8002616:	bd80      	pop	{r7, pc}
 8002618:	2400056c 	.word	0x2400056c
 800261c:	08014190 	.word	0x08014190
 8002620:	240006a0 	.word	0x240006a0

08002624 <ENGINE_Ignition_OutputCompareCallback>:

void ENGINE_Ignition_OutputCompareCallback(uint32_t current_time) {
 8002624:	b480      	push	{r7}
 8002626:	b083      	sub	sp, #12
 8002628:	af00      	add	r7, sp, #0
 800262a:	6078      	str	r0, [r7, #4]

}
 800262c:	bf00      	nop
 800262e:	370c      	adds	r7, #12
 8002630:	46bd      	mov	sp, r7
 8002632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002636:	4770      	bx	lr

08002638 <HAL_TIM_IC_CaptureCallback>:
/* USER CODE BEGIN 0 */
uint32_t captureValue = 0;
uint32_t previousCaptureValue = 0;
uint32_t frequency = 0;

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
 8002638:	b580      	push	{r7, lr}
 800263a:	b082      	sub	sp, #8
 800263c:	af00      	add	r7, sp, #0
 800263e:	6078      	str	r0, [r7, #4]
	if (htim->Channel == CKP_ACTIVE_CHANNEL) {
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	7f1b      	ldrb	r3, [r3, #28]
 8002644:	2b01      	cmp	r3, #1
 8002646:	d105      	bne.n	8002654 <HAL_TIM_IC_CaptureCallback+0x1c>
		VR_InputCaptureCallback(SENSOR_CKP);
 8002648:	2000      	movs	r0, #0
 800264a:	f7fe fae1 	bl	8000c10 <VR_InputCaptureCallback>
		printf("Det.. \r\n");
 800264e:	4807      	ldr	r0, [pc, #28]	@ (800266c <HAL_TIM_IC_CaptureCallback+0x34>)
 8002650:	f00e fdfa 	bl	8011248 <puts>
	}
	if (htim->Channel == CMP_ACTIVE_CHANNEL) {
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	7f1b      	ldrb	r3, [r3, #28]
 8002658:	2b02      	cmp	r3, #2
 800265a:	d102      	bne.n	8002662 <HAL_TIM_IC_CaptureCallback+0x2a>
		VR_InputCaptureCallback(SENSOR_CMP);
 800265c:	2001      	movs	r0, #1
 800265e:	f7fe fad7 	bl	8000c10 <VR_InputCaptureCallback>
	}
}
 8002662:	bf00      	nop
 8002664:	3708      	adds	r7, #8
 8002666:	46bd      	mov	sp, r7
 8002668:	bd80      	pop	{r7, pc}
 800266a:	bf00      	nop
 800266c:	08013f40 	.word	0x08013f40

08002670 <HAL_TIM_OC_DelayElapsedCallback>:

void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim) {
 8002670:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002672:	b0a3      	sub	sp, #140	@ 0x8c
 8002674:	af1a      	add	r7, sp, #104	@ 0x68
 8002676:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM5 && htim->Channel == HAL_TIM_ACTIVE_CHANNEL_3) {
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	4a30      	ldr	r2, [pc, #192]	@ (8002740 <HAL_TIM_OC_DelayElapsedCallback+0xd0>)
 800267e:	4293      	cmp	r3, r2
 8002680:	d12c      	bne.n	80026dc <HAL_TIM_OC_DelayElapsedCallback+0x6c>
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	7f1b      	ldrb	r3, [r3, #28]
 8002686:	2b04      	cmp	r3, #4
 8002688:	d128      	bne.n	80026dc <HAL_TIM_OC_DelayElapsedCallback+0x6c>
		uint32_t current_time = __HAL_TIM_GET_COUNTER(htim);
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002690:	61fb      	str	r3, [r7, #28]

		ENGINE_VR_OutputCompareCallback(current_time, ckp_sensor, cmp_sensor);
 8002692:	4e2c      	ldr	r6, [pc, #176]	@ (8002744 <HAL_TIM_OC_DelayElapsedCallback+0xd4>)
 8002694:	4b2c      	ldr	r3, [pc, #176]	@ (8002748 <HAL_TIM_OC_DelayElapsedCallback+0xd8>)
 8002696:	ac0b      	add	r4, sp, #44	@ 0x2c
 8002698:	461d      	mov	r5, r3
 800269a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800269c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800269e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80026a0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80026a2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80026a4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80026a6:	e895 0003 	ldmia.w	r5, {r0, r1}
 80026aa:	e884 0003 	stmia.w	r4, {r0, r1}
 80026ae:	466d      	mov	r5, sp
 80026b0:	f106 040c 	add.w	r4, r6, #12
 80026b4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80026b6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80026b8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80026ba:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80026bc:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80026c0:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 80026c4:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 80026c8:	69f8      	ldr	r0, [r7, #28]
 80026ca:	f7ff ff1d 	bl	8002508 <ENGINE_VR_OutputCompareCallback>

		uint32_t next_compare = current_time + 10;
 80026ce:	69fb      	ldr	r3, [r7, #28]
 80026d0:	330a      	adds	r3, #10
 80026d2:	61bb      	str	r3, [r7, #24]
		__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_2, next_compare);
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	69ba      	ldr	r2, [r7, #24]
 80026da:	639a      	str	r2, [r3, #56]	@ 0x38
	}

	if (htim->Instance == TIM1 && htim->Channel == HAL_TIM_ACTIVE_CHANNEL_5) {
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	4a1a      	ldr	r2, [pc, #104]	@ (800274c <HAL_TIM_OC_DelayElapsedCallback+0xdc>)
 80026e2:	4293      	cmp	r3, r2
 80026e4:	d111      	bne.n	800270a <HAL_TIM_OC_DelayElapsedCallback+0x9a>
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	7f1b      	ldrb	r3, [r3, #28]
 80026ea:	2b10      	cmp	r3, #16
 80026ec:	d10d      	bne.n	800270a <HAL_TIM_OC_DelayElapsedCallback+0x9a>
		uint32_t current_time = __HAL_TIM_GET_COUNTER(htim);
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026f4:	617b      	str	r3, [r7, #20]

		ENGINE_Injector_OutputCompareCallback(current_time);
 80026f6:	6978      	ldr	r0, [r7, #20]
 80026f8:	f7ff ff4a 	bl	8002590 <ENGINE_Injector_OutputCompareCallback>

		uint32_t next_compare = current_time + 10;
 80026fc:	697b      	ldr	r3, [r7, #20]
 80026fe:	330a      	adds	r3, #10
 8002700:	613b      	str	r3, [r7, #16]
		__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_5, next_compare);
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	693a      	ldr	r2, [r7, #16]
 8002708:	659a      	str	r2, [r3, #88]	@ 0x58
	}

	if (htim->Instance == TIM1 && htim->Channel == HAL_TIM_ACTIVE_CHANNEL_6) {
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	4a0f      	ldr	r2, [pc, #60]	@ (800274c <HAL_TIM_OC_DelayElapsedCallback+0xdc>)
 8002710:	4293      	cmp	r3, r2
 8002712:	d111      	bne.n	8002738 <HAL_TIM_OC_DelayElapsedCallback+0xc8>
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	7f1b      	ldrb	r3, [r3, #28]
 8002718:	2b20      	cmp	r3, #32
 800271a:	d10d      	bne.n	8002738 <HAL_TIM_OC_DelayElapsedCallback+0xc8>
		uint32_t current_time = __HAL_TIM_GET_COUNTER(htim);
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002722:	60fb      	str	r3, [r7, #12]

		ENGINE_Ignition_OutputCompareCallback(current_time);
 8002724:	68f8      	ldr	r0, [r7, #12]
 8002726:	f7ff ff7d 	bl	8002624 <ENGINE_Ignition_OutputCompareCallback>

		uint32_t next_compare = current_time + 10;
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	330a      	adds	r3, #10
 800272e:	60bb      	str	r3, [r7, #8]
		__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_6, next_compare);
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	68ba      	ldr	r2, [r7, #8]
 8002736:	65da      	str	r2, [r3, #92]	@ 0x5c
	}
}
 8002738:	bf00      	nop
 800273a:	3724      	adds	r7, #36	@ 0x24
 800273c:	46bd      	mov	sp, r7
 800273e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002740:	40000c00 	.word	0x40000c00
 8002744:	240002cc 	.word	0x240002cc
 8002748:	24000304 	.word	0x24000304
 800274c:	40010000 	.word	0x40010000

08002750 <I2C_Scanner>:

void I2C_Scanner(I2C_HandleTypeDef *hi2c) {
 8002750:	b580      	push	{r7, lr}
 8002752:	b088      	sub	sp, #32
 8002754:	af00      	add	r7, sp, #0
 8002756:	6078      	str	r0, [r7, #4]
	char smallBuf[16];  // Buffer pequeno para conversões
	uint8_t devices_found = 0;
 8002758:	2300      	movs	r3, #0
 800275a:	77fb      	strb	r3, [r7, #31]

	printf("\r\n--- Scanning I2C bus ---\r\n");
 800275c:	481e      	ldr	r0, [pc, #120]	@ (80027d8 <I2C_Scanner+0x88>)
 800275e:	f00e fd73 	bl	8011248 <puts>

	for (uint8_t addr = 1; addr < 128; addr++) {
 8002762:	2301      	movs	r3, #1
 8002764:	77bb      	strb	r3, [r7, #30]
 8002766:	e020      	b.n	80027aa <I2C_Scanner+0x5a>
		/* O HAL usa o endereço deslocado (shifted) à esquerda */
		if (HAL_I2C_IsDeviceReady(hi2c, (uint16_t) (addr << 1), 2, 10)
 8002768:	7fbb      	ldrb	r3, [r7, #30]
 800276a:	b29b      	uxth	r3, r3
 800276c:	005b      	lsls	r3, r3, #1
 800276e:	b299      	uxth	r1, r3
 8002770:	230a      	movs	r3, #10
 8002772:	2202      	movs	r2, #2
 8002774:	6878      	ldr	r0, [r7, #4]
 8002776:	f004 ff65 	bl	8007644 <HAL_I2C_IsDeviceReady>
 800277a:	4603      	mov	r3, r0
 800277c:	2b00      	cmp	r3, #0
 800277e:	d111      	bne.n	80027a4 <I2C_Scanner+0x54>
				== HAL_OK) {

			// Converte endereço 7-bit para hexadecimal
			snprintf(smallBuf, sizeof(smallBuf), "0x%02X", addr);
 8002780:	7fbb      	ldrb	r3, [r7, #30]
 8002782:	f107 000c 	add.w	r0, r7, #12
 8002786:	4a15      	ldr	r2, [pc, #84]	@ (80027dc <I2C_Scanner+0x8c>)
 8002788:	2110      	movs	r1, #16
 800278a:	f00e fd65 	bl	8011258 <sniprintf>
			printf("Device found at: %s (8-bit: 0x%02X)\r\n", smallBuf,
 800278e:	7fbb      	ldrb	r3, [r7, #30]
 8002790:	005a      	lsls	r2, r3, #1
 8002792:	f107 030c 	add.w	r3, r7, #12
 8002796:	4619      	mov	r1, r3
 8002798:	4811      	ldr	r0, [pc, #68]	@ (80027e0 <I2C_Scanner+0x90>)
 800279a:	f00e fced 	bl	8011178 <iprintf>
					addr << 1);

			devices_found++;
 800279e:	7ffb      	ldrb	r3, [r7, #31]
 80027a0:	3301      	adds	r3, #1
 80027a2:	77fb      	strb	r3, [r7, #31]
	for (uint8_t addr = 1; addr < 128; addr++) {
 80027a4:	7fbb      	ldrb	r3, [r7, #30]
 80027a6:	3301      	adds	r3, #1
 80027a8:	77bb      	strb	r3, [r7, #30]
 80027aa:	f997 301e 	ldrsb.w	r3, [r7, #30]
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	dada      	bge.n	8002768 <I2C_Scanner+0x18>
		}
	}

	if (devices_found == 0) {
 80027b2:	7ffb      	ldrb	r3, [r7, #31]
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d103      	bne.n	80027c0 <I2C_Scanner+0x70>
		printf("No I2C devices found!\r\n");
 80027b8:	480a      	ldr	r0, [pc, #40]	@ (80027e4 <I2C_Scanner+0x94>)
 80027ba:	f00e fd45 	bl	8011248 <puts>
 80027be:	e004      	b.n	80027ca <I2C_Scanner+0x7a>
	} else {
		printf("\r\nTotal devices found: %u\r\n", devices_found);
 80027c0:	7ffb      	ldrb	r3, [r7, #31]
 80027c2:	4619      	mov	r1, r3
 80027c4:	4808      	ldr	r0, [pc, #32]	@ (80027e8 <I2C_Scanner+0x98>)
 80027c6:	f00e fcd7 	bl	8011178 <iprintf>
	}

	printf("--- Scan Complete ---\r\n");
 80027ca:	4808      	ldr	r0, [pc, #32]	@ (80027ec <I2C_Scanner+0x9c>)
 80027cc:	f00e fd3c 	bl	8011248 <puts>
}
 80027d0:	bf00      	nop
 80027d2:	3720      	adds	r7, #32
 80027d4:	46bd      	mov	sp, r7
 80027d6:	bd80      	pop	{r7, pc}
 80027d8:	08013f48 	.word	0x08013f48
 80027dc:	08013f64 	.word	0x08013f64
 80027e0:	08013f6c 	.word	0x08013f6c
 80027e4:	08013f94 	.word	0x08013f94
 80027e8:	08013fac 	.word	0x08013fac
 80027ec:	08013fc8 	.word	0x08013fc8

080027f0 <ADC_GenerateJSON>:

char* ADC_GenerateJSON(void) {
 80027f0:	b580      	push	{r7, lr}
 80027f2:	b08a      	sub	sp, #40	@ 0x28
 80027f4:	af00      	add	r7, sp, #0
	cJSON *root = cJSON_CreateObject();
 80027f6:	f7ff fb9d 	bl	8001f34 <cJSON_CreateObject>
 80027fa:	61f8      	str	r0, [r7, #28]

	if (root == NULL) {
 80027fc:	69fb      	ldr	r3, [r7, #28]
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d101      	bne.n	8002806 <ADC_GenerateJSON+0x16>
		return NULL;
 8002802:	2300      	movs	r3, #0
 8002804:	e0a8      	b.n	8002958 <ADC_GenerateJSON+0x168>
	}

	// Array para ADC U16
	cJSON *adc_u16_array = cJSON_CreateArray();
 8002806:	f7ff fb81 	bl	8001f0c <cJSON_CreateArray>
 800280a:	61b8      	str	r0, [r7, #24]
	for (int i = 0; i < 8; i++) {
 800280c:	2300      	movs	r3, #0
 800280e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002810:	e032      	b.n	8002878 <ADC_GenerateJSON+0x88>
		cJSON *sensor = cJSON_CreateObject();
 8002812:	f7ff fb8f 	bl	8001f34 <cJSON_CreateObject>
 8002816:	6038      	str	r0, [r7, #0]
		cJSON_AddStringToObject(sensor, "sensor", AD7998_U16_GetSensorName(i));
 8002818:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800281a:	b2db      	uxtb	r3, r3
 800281c:	4618      	mov	r0, r3
 800281e:	f7fe f901 	bl	8000a24 <AD7998_U16_GetSensorName>
 8002822:	4603      	mov	r3, r0
 8002824:	461a      	mov	r2, r3
 8002826:	494e      	ldr	r1, [pc, #312]	@ (8002960 <ADC_GenerateJSON+0x170>)
 8002828:	6838      	ldr	r0, [r7, #0]
 800282a:	f7ff fa95 	bl	8001d58 <cJSON_AddStringToObject>
		cJSON_AddNumberToObject(sensor, "raw", adc_u16.raw_values[i]);
 800282e:	4a4d      	ldr	r2, [pc, #308]	@ (8002964 <ADC_GenerateJSON+0x174>)
 8002830:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002832:	3304      	adds	r3, #4
 8002834:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002838:	ee07 3a90 	vmov	s15, r3
 800283c:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8002840:	eeb0 0b47 	vmov.f64	d0, d7
 8002844:	4948      	ldr	r1, [pc, #288]	@ (8002968 <ADC_GenerateJSON+0x178>)
 8002846:	6838      	ldr	r0, [r7, #0]
 8002848:	f7ff fa62 	bl	8001d10 <cJSON_AddNumberToObject>
		cJSON_AddNumberToObject(sensor, "voltage", adc_u16.voltages[i]);
 800284c:	4a45      	ldr	r2, [pc, #276]	@ (8002964 <ADC_GenerateJSON+0x174>)
 800284e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002850:	3306      	adds	r3, #6
 8002852:	009b      	lsls	r3, r3, #2
 8002854:	4413      	add	r3, r2
 8002856:	edd3 7a00 	vldr	s15, [r3]
 800285a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800285e:	eeb0 0b47 	vmov.f64	d0, d7
 8002862:	4942      	ldr	r1, [pc, #264]	@ (800296c <ADC_GenerateJSON+0x17c>)
 8002864:	6838      	ldr	r0, [r7, #0]
 8002866:	f7ff fa53 	bl	8001d10 <cJSON_AddNumberToObject>
		cJSON_AddItemToArray(adc_u16_array, sensor);
 800286a:	6839      	ldr	r1, [r7, #0]
 800286c:	69b8      	ldr	r0, [r7, #24]
 800286e:	f7ff f9ca 	bl	8001c06 <cJSON_AddItemToArray>
	for (int i = 0; i < 8; i++) {
 8002872:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002874:	3301      	adds	r3, #1
 8002876:	627b      	str	r3, [r7, #36]	@ 0x24
 8002878:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800287a:	2b07      	cmp	r3, #7
 800287c:	ddc9      	ble.n	8002812 <ADC_GenerateJSON+0x22>
	}
	cJSON_AddItemToObject(root, "adc_u16", adc_u16_array);
 800287e:	69ba      	ldr	r2, [r7, #24]
 8002880:	493b      	ldr	r1, [pc, #236]	@ (8002970 <ADC_GenerateJSON+0x180>)
 8002882:	69f8      	ldr	r0, [r7, #28]
 8002884:	f7ff fa2e 	bl	8001ce4 <cJSON_AddItemToObject>

	// Array para ADC U17
	cJSON *adc_u17_array = cJSON_CreateArray();
 8002888:	f7ff fb40 	bl	8001f0c <cJSON_CreateArray>
 800288c:	6178      	str	r0, [r7, #20]
	for (int i = 0; i < 8; i++) {
 800288e:	2300      	movs	r3, #0
 8002890:	623b      	str	r3, [r7, #32]
 8002892:	e032      	b.n	80028fa <ADC_GenerateJSON+0x10a>
		cJSON *sensor = cJSON_CreateObject();
 8002894:	f7ff fb4e 	bl	8001f34 <cJSON_CreateObject>
 8002898:	6078      	str	r0, [r7, #4]
		cJSON_AddStringToObject(sensor, "sensor", AD7998_U17_GetSensorName(i));
 800289a:	6a3b      	ldr	r3, [r7, #32]
 800289c:	b2db      	uxtb	r3, r3
 800289e:	4618      	mov	r0, r3
 80028a0:	f7fe f8d8 	bl	8000a54 <AD7998_U17_GetSensorName>
 80028a4:	4603      	mov	r3, r0
 80028a6:	461a      	mov	r2, r3
 80028a8:	492d      	ldr	r1, [pc, #180]	@ (8002960 <ADC_GenerateJSON+0x170>)
 80028aa:	6878      	ldr	r0, [r7, #4]
 80028ac:	f7ff fa54 	bl	8001d58 <cJSON_AddStringToObject>
		cJSON_AddNumberToObject(sensor, "raw", adc_u17.raw_values[i]);
 80028b0:	4a30      	ldr	r2, [pc, #192]	@ (8002974 <ADC_GenerateJSON+0x184>)
 80028b2:	6a3b      	ldr	r3, [r7, #32]
 80028b4:	3304      	adds	r3, #4
 80028b6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80028ba:	ee07 3a90 	vmov	s15, r3
 80028be:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80028c2:	eeb0 0b47 	vmov.f64	d0, d7
 80028c6:	4928      	ldr	r1, [pc, #160]	@ (8002968 <ADC_GenerateJSON+0x178>)
 80028c8:	6878      	ldr	r0, [r7, #4]
 80028ca:	f7ff fa21 	bl	8001d10 <cJSON_AddNumberToObject>
		cJSON_AddNumberToObject(sensor, "voltage", adc_u17.voltages[i]);
 80028ce:	4a29      	ldr	r2, [pc, #164]	@ (8002974 <ADC_GenerateJSON+0x184>)
 80028d0:	6a3b      	ldr	r3, [r7, #32]
 80028d2:	3306      	adds	r3, #6
 80028d4:	009b      	lsls	r3, r3, #2
 80028d6:	4413      	add	r3, r2
 80028d8:	edd3 7a00 	vldr	s15, [r3]
 80028dc:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80028e0:	eeb0 0b47 	vmov.f64	d0, d7
 80028e4:	4921      	ldr	r1, [pc, #132]	@ (800296c <ADC_GenerateJSON+0x17c>)
 80028e6:	6878      	ldr	r0, [r7, #4]
 80028e8:	f7ff fa12 	bl	8001d10 <cJSON_AddNumberToObject>
		cJSON_AddItemToArray(adc_u17_array, sensor);
 80028ec:	6879      	ldr	r1, [r7, #4]
 80028ee:	6978      	ldr	r0, [r7, #20]
 80028f0:	f7ff f989 	bl	8001c06 <cJSON_AddItemToArray>
	for (int i = 0; i < 8; i++) {
 80028f4:	6a3b      	ldr	r3, [r7, #32]
 80028f6:	3301      	adds	r3, #1
 80028f8:	623b      	str	r3, [r7, #32]
 80028fa:	6a3b      	ldr	r3, [r7, #32]
 80028fc:	2b07      	cmp	r3, #7
 80028fe:	ddc9      	ble.n	8002894 <ADC_GenerateJSON+0xa4>
	}
	cJSON_AddItemToObject(root, "adc_u17", adc_u17_array);
 8002900:	697a      	ldr	r2, [r7, #20]
 8002902:	491d      	ldr	r1, [pc, #116]	@ (8002978 <ADC_GenerateJSON+0x188>)
 8002904:	69f8      	ldr	r0, [r7, #28]
 8002906:	f7ff f9ed 	bl	8001ce4 <cJSON_AddItemToObject>

	// Converte para string
	char *json_string = cJSON_PrintUnformatted(root);
 800290a:	69f8      	ldr	r0, [r7, #28]
 800290c:	f7fe fe9c 	bl	8001648 <cJSON_PrintUnformatted>
 8002910:	6138      	str	r0, [r7, #16]

	// Adiciona o prefixo "ADCVALUES:"
	if (json_string != NULL) {
 8002912:	693b      	ldr	r3, [r7, #16]
 8002914:	2b00      	cmp	r3, #0
 8002916:	d01b      	beq.n	8002950 <ADC_GenerateJSON+0x160>
		size_t total_len = strlen(json_string) + 1;
 8002918:	6938      	ldr	r0, [r7, #16]
 800291a:	f7fd fd31 	bl	8000380 <strlen>
 800291e:	4603      	mov	r3, r0
 8002920:	3301      	adds	r3, #1
 8002922:	60fb      	str	r3, [r7, #12]
		char *final_string = (char*) malloc(total_len);
 8002924:	68f8      	ldr	r0, [r7, #12]
 8002926:	f00d fe3b 	bl	80105a0 <malloc>
 800292a:	4603      	mov	r3, r0
 800292c:	60bb      	str	r3, [r7, #8]
		if (final_string != NULL) {
 800292e:	68bb      	ldr	r3, [r7, #8]
 8002930:	2b00      	cmp	r3, #0
 8002932:	d005      	beq.n	8002940 <ADC_GenerateJSON+0x150>
			snprintf(final_string, total_len, "%s", json_string);
 8002934:	693b      	ldr	r3, [r7, #16]
 8002936:	4a11      	ldr	r2, [pc, #68]	@ (800297c <ADC_GenerateJSON+0x18c>)
 8002938:	68f9      	ldr	r1, [r7, #12]
 800293a:	68b8      	ldr	r0, [r7, #8]
 800293c:	f00e fc8c 	bl	8011258 <sniprintf>
		}
		cJSON_free(json_string);
 8002940:	6938      	ldr	r0, [r7, #16]
 8002942:	f7ff fb0b 	bl	8001f5c <cJSON_free>
		cJSON_Delete(root);
 8002946:	69f8      	ldr	r0, [r7, #28]
 8002948:	f7fe fa7c 	bl	8000e44 <cJSON_Delete>
		return final_string;
 800294c:	68bb      	ldr	r3, [r7, #8]
 800294e:	e003      	b.n	8002958 <ADC_GenerateJSON+0x168>
	}

	cJSON_Delete(root);
 8002950:	69f8      	ldr	r0, [r7, #28]
 8002952:	f7fe fa77 	bl	8000e44 <cJSON_Delete>
	return NULL;
 8002956:	2300      	movs	r3, #0
}
 8002958:	4618      	mov	r0, r3
 800295a:	3728      	adds	r7, #40	@ 0x28
 800295c:	46bd      	mov	sp, r7
 800295e:	bd80      	pop	{r7, pc}
 8002960:	08013fe0 	.word	0x08013fe0
 8002964:	24000240 	.word	0x24000240
 8002968:	08013fe8 	.word	0x08013fe8
 800296c:	08013fec 	.word	0x08013fec
 8002970:	08013ff4 	.word	0x08013ff4
 8002974:	24000284 	.word	0x24000284
 8002978:	08013ffc 	.word	0x08013ffc
 800297c:	08014004 	.word	0x08014004

08002980 <VR_GenerateJSON>:

char* VR_GenerateJSON(void) {
 8002980:	b580      	push	{r7, lr}
 8002982:	b086      	sub	sp, #24
 8002984:	af00      	add	r7, sp, #0
	cJSON *root = cJSON_CreateObject();
 8002986:	f7ff fad5 	bl	8001f34 <cJSON_CreateObject>
 800298a:	6178      	str	r0, [r7, #20]
	if (root == NULL) {
 800298c:	697b      	ldr	r3, [r7, #20]
 800298e:	2b00      	cmp	r3, #0
 8002990:	d101      	bne.n	8002996 <VR_GenerateJSON+0x16>
		return NULL;
 8002992:	2300      	movs	r3, #0
 8002994:	e0b5      	b.n	8002b02 <VR_GenerateJSON+0x182>
	}

	cJSON *ckp = cJSON_CreateObject();
 8002996:	f7ff facd 	bl	8001f34 <cJSON_CreateObject>
 800299a:	6138      	str	r0, [r7, #16]
	cJSON *cmp = cJSON_CreateObject();
 800299c:	f7ff faca 	bl	8001f34 <cJSON_CreateObject>
 80029a0:	60f8      	str	r0, [r7, #12]
	if (ckp == NULL || cmp == NULL) {
 80029a2:	693b      	ldr	r3, [r7, #16]
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d002      	beq.n	80029ae <VR_GenerateJSON+0x2e>
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d104      	bne.n	80029b8 <VR_GenerateJSON+0x38>
		cJSON_Delete(root);
 80029ae:	6978      	ldr	r0, [r7, #20]
 80029b0:	f7fe fa48 	bl	8000e44 <cJSON_Delete>
		return NULL;
 80029b4:	2300      	movs	r3, #0
 80029b6:	e0a4      	b.n	8002b02 <VR_GenerateJSON+0x182>
	}

	cJSON_AddNumberToObject(ckp, "rpm", ckp_sensor.rpm);
 80029b8:	4b54      	ldr	r3, [pc, #336]	@ (8002b0c <VR_GenerateJSON+0x18c>)
 80029ba:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 80029be:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80029c2:	eeb0 0b47 	vmov.f64	d0, d7
 80029c6:	4952      	ldr	r1, [pc, #328]	@ (8002b10 <VR_GenerateJSON+0x190>)
 80029c8:	6938      	ldr	r0, [r7, #16]
 80029ca:	f7ff f9a1 	bl	8001d10 <cJSON_AddNumberToObject>
	cJSON_AddNumberToObject(ckp, "freq", ckp_sensor.frequency_hz);
 80029ce:	4b4f      	ldr	r3, [pc, #316]	@ (8002b0c <VR_GenerateJSON+0x18c>)
 80029d0:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 80029d4:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80029d8:	eeb0 0b47 	vmov.f64	d0, d7
 80029dc:	494d      	ldr	r1, [pc, #308]	@ (8002b14 <VR_GenerateJSON+0x194>)
 80029de:	6938      	ldr	r0, [r7, #16]
 80029e0:	f7ff f996 	bl	8001d10 <cJSON_AddNumberToObject>
	cJSON_AddNumberToObject(ckp, "pulses", ckp_sensor.pulse_count);
 80029e4:	4b49      	ldr	r3, [pc, #292]	@ (8002b0c <VR_GenerateJSON+0x18c>)
 80029e6:	689b      	ldr	r3, [r3, #8]
 80029e8:	ee07 3a90 	vmov	s15, r3
 80029ec:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80029f0:	eeb0 0b47 	vmov.f64	d0, d7
 80029f4:	4948      	ldr	r1, [pc, #288]	@ (8002b18 <VR_GenerateJSON+0x198>)
 80029f6:	6938      	ldr	r0, [r7, #16]
 80029f8:	f7ff f98a 	bl	8001d10 <cJSON_AddNumberToObject>
	cJSON_AddNumberToObject(ckp, "revolutions", ckp_sensor.revolution_count);
 80029fc:	4b43      	ldr	r3, [pc, #268]	@ (8002b0c <VR_GenerateJSON+0x18c>)
 80029fe:	691b      	ldr	r3, [r3, #16]
 8002a00:	ee07 3a90 	vmov	s15, r3
 8002a04:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8002a08:	eeb0 0b47 	vmov.f64	d0, d7
 8002a0c:	4943      	ldr	r1, [pc, #268]	@ (8002b1c <VR_GenerateJSON+0x19c>)
 8002a0e:	6938      	ldr	r0, [r7, #16]
 8002a10:	f7ff f97e 	bl	8001d10 <cJSON_AddNumberToObject>
	cJSON_AddNumberToObject(ckp, "period", ckp_sensor.period);
 8002a14:	4b3d      	ldr	r3, [pc, #244]	@ (8002b0c <VR_GenerateJSON+0x18c>)
 8002a16:	6a1b      	ldr	r3, [r3, #32]
 8002a18:	ee07 3a90 	vmov	s15, r3
 8002a1c:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8002a20:	eeb0 0b47 	vmov.f64	d0, d7
 8002a24:	493e      	ldr	r1, [pc, #248]	@ (8002b20 <VR_GenerateJSON+0x1a0>)
 8002a26:	6938      	ldr	r0, [r7, #16]
 8002a28:	f7ff f972 	bl	8001d10 <cJSON_AddNumberToObject>

	cJSON_AddNumberToObject(cmp, "rpm", cmp_sensor.rpm);
 8002a2c:	4b3d      	ldr	r3, [pc, #244]	@ (8002b24 <VR_GenerateJSON+0x1a4>)
 8002a2e:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8002a32:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002a36:	eeb0 0b47 	vmov.f64	d0, d7
 8002a3a:	4935      	ldr	r1, [pc, #212]	@ (8002b10 <VR_GenerateJSON+0x190>)
 8002a3c:	68f8      	ldr	r0, [r7, #12]
 8002a3e:	f7ff f967 	bl	8001d10 <cJSON_AddNumberToObject>
	cJSON_AddNumberToObject(cmp, "freq", cmp_sensor.frequency_hz);
 8002a42:	4b38      	ldr	r3, [pc, #224]	@ (8002b24 <VR_GenerateJSON+0x1a4>)
 8002a44:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8002a48:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002a4c:	eeb0 0b47 	vmov.f64	d0, d7
 8002a50:	4930      	ldr	r1, [pc, #192]	@ (8002b14 <VR_GenerateJSON+0x194>)
 8002a52:	68f8      	ldr	r0, [r7, #12]
 8002a54:	f7ff f95c 	bl	8001d10 <cJSON_AddNumberToObject>
	cJSON_AddNumberToObject(cmp, "pulses", cmp_sensor.pulse_count);
 8002a58:	4b32      	ldr	r3, [pc, #200]	@ (8002b24 <VR_GenerateJSON+0x1a4>)
 8002a5a:	689b      	ldr	r3, [r3, #8]
 8002a5c:	ee07 3a90 	vmov	s15, r3
 8002a60:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8002a64:	eeb0 0b47 	vmov.f64	d0, d7
 8002a68:	492b      	ldr	r1, [pc, #172]	@ (8002b18 <VR_GenerateJSON+0x198>)
 8002a6a:	68f8      	ldr	r0, [r7, #12]
 8002a6c:	f7ff f950 	bl	8001d10 <cJSON_AddNumberToObject>
	cJSON_AddNumberToObject(cmp, "revolutions", cmp_sensor.revolution_count);
 8002a70:	4b2c      	ldr	r3, [pc, #176]	@ (8002b24 <VR_GenerateJSON+0x1a4>)
 8002a72:	691b      	ldr	r3, [r3, #16]
 8002a74:	ee07 3a90 	vmov	s15, r3
 8002a78:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8002a7c:	eeb0 0b47 	vmov.f64	d0, d7
 8002a80:	4926      	ldr	r1, [pc, #152]	@ (8002b1c <VR_GenerateJSON+0x19c>)
 8002a82:	68f8      	ldr	r0, [r7, #12]
 8002a84:	f7ff f944 	bl	8001d10 <cJSON_AddNumberToObject>
	cJSON_AddNumberToObject(cmp, "period", cmp_sensor.period);
 8002a88:	4b26      	ldr	r3, [pc, #152]	@ (8002b24 <VR_GenerateJSON+0x1a4>)
 8002a8a:	6a1b      	ldr	r3, [r3, #32]
 8002a8c:	ee07 3a90 	vmov	s15, r3
 8002a90:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8002a94:	eeb0 0b47 	vmov.f64	d0, d7
 8002a98:	4921      	ldr	r1, [pc, #132]	@ (8002b20 <VR_GenerateJSON+0x1a0>)
 8002a9a:	68f8      	ldr	r0, [r7, #12]
 8002a9c:	f7ff f938 	bl	8001d10 <cJSON_AddNumberToObject>

	cJSON_AddItemToObject(root, "ckp", ckp);
 8002aa0:	693a      	ldr	r2, [r7, #16]
 8002aa2:	4921      	ldr	r1, [pc, #132]	@ (8002b28 <VR_GenerateJSON+0x1a8>)
 8002aa4:	6978      	ldr	r0, [r7, #20]
 8002aa6:	f7ff f91d 	bl	8001ce4 <cJSON_AddItemToObject>
	cJSON_AddItemToObject(root, "cmp", cmp);
 8002aaa:	68fa      	ldr	r2, [r7, #12]
 8002aac:	491f      	ldr	r1, [pc, #124]	@ (8002b2c <VR_GenerateJSON+0x1ac>)
 8002aae:	6978      	ldr	r0, [r7, #20]
 8002ab0:	f7ff f918 	bl	8001ce4 <cJSON_AddItemToObject>

	char *json_string = cJSON_PrintUnformatted(root);
 8002ab4:	6978      	ldr	r0, [r7, #20]
 8002ab6:	f7fe fdc7 	bl	8001648 <cJSON_PrintUnformatted>
 8002aba:	60b8      	str	r0, [r7, #8]

	if (json_string != NULL) {
 8002abc:	68bb      	ldr	r3, [r7, #8]
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d01b      	beq.n	8002afa <VR_GenerateJSON+0x17a>
		size_t total_len = strlen(json_string) + 1;
 8002ac2:	68b8      	ldr	r0, [r7, #8]
 8002ac4:	f7fd fc5c 	bl	8000380 <strlen>
 8002ac8:	4603      	mov	r3, r0
 8002aca:	3301      	adds	r3, #1
 8002acc:	607b      	str	r3, [r7, #4]
		char *final_string = (char*) malloc(total_len);
 8002ace:	6878      	ldr	r0, [r7, #4]
 8002ad0:	f00d fd66 	bl	80105a0 <malloc>
 8002ad4:	4603      	mov	r3, r0
 8002ad6:	603b      	str	r3, [r7, #0]
		if (final_string != NULL) {
 8002ad8:	683b      	ldr	r3, [r7, #0]
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d005      	beq.n	8002aea <VR_GenerateJSON+0x16a>
			snprintf(final_string, total_len, "%s", json_string);
 8002ade:	68bb      	ldr	r3, [r7, #8]
 8002ae0:	4a13      	ldr	r2, [pc, #76]	@ (8002b30 <VR_GenerateJSON+0x1b0>)
 8002ae2:	6879      	ldr	r1, [r7, #4]
 8002ae4:	6838      	ldr	r0, [r7, #0]
 8002ae6:	f00e fbb7 	bl	8011258 <sniprintf>
		}
		cJSON_free(json_string);
 8002aea:	68b8      	ldr	r0, [r7, #8]
 8002aec:	f7ff fa36 	bl	8001f5c <cJSON_free>
		cJSON_Delete(root);
 8002af0:	6978      	ldr	r0, [r7, #20]
 8002af2:	f7fe f9a7 	bl	8000e44 <cJSON_Delete>
		return final_string;
 8002af6:	683b      	ldr	r3, [r7, #0]
 8002af8:	e003      	b.n	8002b02 <VR_GenerateJSON+0x182>
	}

	cJSON_Delete(root);
 8002afa:	6978      	ldr	r0, [r7, #20]
 8002afc:	f7fe f9a2 	bl	8000e44 <cJSON_Delete>
	return NULL;
 8002b00:	2300      	movs	r3, #0
}
 8002b02:	4618      	mov	r0, r3
 8002b04:	3718      	adds	r7, #24
 8002b06:	46bd      	mov	sp, r7
 8002b08:	bd80      	pop	{r7, pc}
 8002b0a:	bf00      	nop
 8002b0c:	240002cc 	.word	0x240002cc
 8002b10:	08014008 	.word	0x08014008
 8002b14:	0801400c 	.word	0x0801400c
 8002b18:	08014014 	.word	0x08014014
 8002b1c:	0801401c 	.word	0x0801401c
 8002b20:	08014028 	.word	0x08014028
 8002b24:	24000304 	.word	0x24000304
 8002b28:	08014030 	.word	0x08014030
 8002b2c:	08014034 	.word	0x08014034
 8002b30:	08014004 	.word	0x08014004

08002b34 <BATTERY_GenerateJSON>:

char* BATTERY_GenerateJSON(void) {
 8002b34:	b580      	push	{r7, lr}
 8002b36:	b08c      	sub	sp, #48	@ 0x30
 8002b38:	af02      	add	r7, sp, #8
	cJSON *root = cJSON_CreateObject();
 8002b3a:	f7ff f9fb 	bl	8001f34 <cJSON_CreateObject>
 8002b3e:	6278      	str	r0, [r7, #36]	@ 0x24
	if (root == NULL) {
 8002b40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d101      	bne.n	8002b4a <BATTERY_GenerateJSON+0x16>
		return NULL;
 8002b46:	2300      	movs	r3, #0
 8002b48:	e049      	b.n	8002bde <BATTERY_GenerateJSON+0xaa>
	}

	cJSON *battery_object = cJSON_CreateObject();
 8002b4a:	f7ff f9f3 	bl	8001f34 <cJSON_CreateObject>
 8002b4e:	6238      	str	r0, [r7, #32]
	if (battery_object == NULL) {
 8002b50:	6a3b      	ldr	r3, [r7, #32]
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d104      	bne.n	8002b60 <BATTERY_GenerateJSON+0x2c>
		cJSON_Delete(root);
 8002b56:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002b58:	f7fe f974 	bl	8000e44 <cJSON_Delete>
		return NULL;
 8002b5c:	2300      	movs	r3, #0
 8002b5e:	e03e      	b.n	8002bde <BATTERY_GenerateJSON+0xaa>
	}

	char str_buffer[16];
	snprintf(str_buffer, sizeof(str_buffer), "%.3f", battery.voltage);
 8002b60:	4b21      	ldr	r3, [pc, #132]	@ (8002be8 <BATTERY_GenerateJSON+0xb4>)
 8002b62:	edd3 7a00 	vldr	s15, [r3]
 8002b66:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002b6a:	1d3b      	adds	r3, r7, #4
 8002b6c:	ed8d 7b00 	vstr	d7, [sp]
 8002b70:	4a1e      	ldr	r2, [pc, #120]	@ (8002bec <BATTERY_GenerateJSON+0xb8>)
 8002b72:	2110      	movs	r1, #16
 8002b74:	4618      	mov	r0, r3
 8002b76:	f00e fb6f 	bl	8011258 <sniprintf>
	cJSON_AddRawToObject(battery_object, "voltage", str_buffer);
 8002b7a:	1d3b      	adds	r3, r7, #4
 8002b7c:	461a      	mov	r2, r3
 8002b7e:	491c      	ldr	r1, [pc, #112]	@ (8002bf0 <BATTERY_GenerateJSON+0xbc>)
 8002b80:	6a38      	ldr	r0, [r7, #32]
 8002b82:	f7ff f90b 	bl	8001d9c <cJSON_AddRawToObject>

	cJSON_AddItemToObject(root, "battery", battery_object);
 8002b86:	6a3a      	ldr	r2, [r7, #32]
 8002b88:	491a      	ldr	r1, [pc, #104]	@ (8002bf4 <BATTERY_GenerateJSON+0xc0>)
 8002b8a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002b8c:	f7ff f8aa 	bl	8001ce4 <cJSON_AddItemToObject>

	char *json_string = cJSON_PrintUnformatted(root);
 8002b90:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002b92:	f7fe fd59 	bl	8001648 <cJSON_PrintUnformatted>
 8002b96:	61f8      	str	r0, [r7, #28]

	if (json_string != NULL) {
 8002b98:	69fb      	ldr	r3, [r7, #28]
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d01b      	beq.n	8002bd6 <BATTERY_GenerateJSON+0xa2>
		size_t total_len = strlen(json_string) + 1;
 8002b9e:	69f8      	ldr	r0, [r7, #28]
 8002ba0:	f7fd fbee 	bl	8000380 <strlen>
 8002ba4:	4603      	mov	r3, r0
 8002ba6:	3301      	adds	r3, #1
 8002ba8:	61bb      	str	r3, [r7, #24]
		char *final_string = (char*) malloc(total_len);
 8002baa:	69b8      	ldr	r0, [r7, #24]
 8002bac:	f00d fcf8 	bl	80105a0 <malloc>
 8002bb0:	4603      	mov	r3, r0
 8002bb2:	617b      	str	r3, [r7, #20]
		if (final_string != NULL) {
 8002bb4:	697b      	ldr	r3, [r7, #20]
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d005      	beq.n	8002bc6 <BATTERY_GenerateJSON+0x92>
			snprintf(final_string, total_len, "%s", json_string);
 8002bba:	69fb      	ldr	r3, [r7, #28]
 8002bbc:	4a0e      	ldr	r2, [pc, #56]	@ (8002bf8 <BATTERY_GenerateJSON+0xc4>)
 8002bbe:	69b9      	ldr	r1, [r7, #24]
 8002bc0:	6978      	ldr	r0, [r7, #20]
 8002bc2:	f00e fb49 	bl	8011258 <sniprintf>
		}
		cJSON_free(json_string);
 8002bc6:	69f8      	ldr	r0, [r7, #28]
 8002bc8:	f7ff f9c8 	bl	8001f5c <cJSON_free>
		cJSON_Delete(root);
 8002bcc:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002bce:	f7fe f939 	bl	8000e44 <cJSON_Delete>
		return final_string;
 8002bd2:	697b      	ldr	r3, [r7, #20]
 8002bd4:	e003      	b.n	8002bde <BATTERY_GenerateJSON+0xaa>
	}

	cJSON_Delete(root);
 8002bd6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002bd8:	f7fe f934 	bl	8000e44 <cJSON_Delete>
	return NULL;
 8002bdc:	2300      	movs	r3, #0
}
 8002bde:	4618      	mov	r0, r3
 8002be0:	3728      	adds	r7, #40	@ 0x28
 8002be2:	46bd      	mov	sp, r7
 8002be4:	bd80      	pop	{r7, pc}
 8002be6:	bf00      	nop
 8002be8:	240002c8 	.word	0x240002c8
 8002bec:	08014038 	.word	0x08014038
 8002bf0:	08013fec 	.word	0x08013fec
 8002bf4:	08014040 	.word	0x08014040
 8002bf8:	08014004 	.word	0x08014004

08002bfc <SERIAL_VrJSONCallback>:

void SERIAL_VrJSONCallback(Command_Result_t result, char *response) {
 8002bfc:	b580      	push	{r7, lr}
 8002bfe:	b084      	sub	sp, #16
 8002c00:	af00      	add	r7, sp, #0
 8002c02:	4603      	mov	r3, r0
 8002c04:	6039      	str	r1, [r7, #0]
 8002c06:	71fb      	strb	r3, [r7, #7]
	if (result == CMD_RESULT_SUCCESS){
 8002c08:	79fb      	ldrb	r3, [r7, #7]
 8002c0a:	2b01      	cmp	r3, #1
 8002c0c:	d113      	bne.n	8002c36 <SERIAL_VrJSONCallback+0x3a>
		char *vr_json = VR_GenerateJSON();
 8002c0e:	f7ff feb7 	bl	8002980 <VR_GenerateJSON>
 8002c12:	60f8      	str	r0, [r7, #12]
		if (vr_json != NULL) {
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d009      	beq.n	8002c2e <SERIAL_VrJSONCallback+0x32>
			SERIAL_SendCommand(vr_json, "OK", 200, NULL);
 8002c1a:	2300      	movs	r3, #0
 8002c1c:	22c8      	movs	r2, #200	@ 0xc8
 8002c1e:	4908      	ldr	r1, [pc, #32]	@ (8002c40 <SERIAL_VrJSONCallback+0x44>)
 8002c20:	68f8      	ldr	r0, [r7, #12]
 8002c22:	f7ff fa15 	bl	8002050 <SERIAL_SendCommand>

			free(vr_json);
 8002c26:	68f8      	ldr	r0, [r7, #12]
 8002c28:	f00d fcc2 	bl	80105b0 <free>
 8002c2c:	e004      	b.n	8002c38 <SERIAL_VrJSONCallback+0x3c>
		} else {
			printf("Error generating JSON from VR sensors\r\n");
 8002c2e:	4805      	ldr	r0, [pc, #20]	@ (8002c44 <SERIAL_VrJSONCallback+0x48>)
 8002c30:	f00e fb0a 	bl	8011248 <puts>
 8002c34:	e000      	b.n	8002c38 <SERIAL_VrJSONCallback+0x3c>
		}
	}else {
		return;
 8002c36:	bf00      	nop
	}
}
 8002c38:	3710      	adds	r7, #16
 8002c3a:	46bd      	mov	sp, r7
 8002c3c:	bd80      	pop	{r7, pc}
 8002c3e:	bf00      	nop
 8002c40:	08014048 	.word	0x08014048
 8002c44:	0801404c 	.word	0x0801404c

08002c48 <SERIAL_ADCJSONCallback>:

void SERIAL_ADCJSONCallback(Command_Result_t result, char *response) {
 8002c48:	b580      	push	{r7, lr}
 8002c4a:	b084      	sub	sp, #16
 8002c4c:	af00      	add	r7, sp, #0
 8002c4e:	4603      	mov	r3, r0
 8002c50:	6039      	str	r1, [r7, #0]
 8002c52:	71fb      	strb	r3, [r7, #7]
	if (result == CMD_RESULT_SUCCESS){
 8002c54:	79fb      	ldrb	r3, [r7, #7]
 8002c56:	2b01      	cmp	r3, #1
 8002c58:	d113      	bne.n	8002c82 <SERIAL_ADCJSONCallback+0x3a>
		char *adc_json = ADC_GenerateJSON();
 8002c5a:	f7ff fdc9 	bl	80027f0 <ADC_GenerateJSON>
 8002c5e:	60f8      	str	r0, [r7, #12]
		if (adc_json != NULL) {
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d009      	beq.n	8002c7a <SERIAL_ADCJSONCallback+0x32>
			SERIAL_SendCommand(adc_json, "OK", 200, NULL);
 8002c66:	2300      	movs	r3, #0
 8002c68:	22c8      	movs	r2, #200	@ 0xc8
 8002c6a:	4908      	ldr	r1, [pc, #32]	@ (8002c8c <SERIAL_ADCJSONCallback+0x44>)
 8002c6c:	68f8      	ldr	r0, [r7, #12]
 8002c6e:	f7ff f9ef 	bl	8002050 <SERIAL_SendCommand>

			free(adc_json);
 8002c72:	68f8      	ldr	r0, [r7, #12]
 8002c74:	f00d fc9c 	bl	80105b0 <free>
 8002c78:	e004      	b.n	8002c84 <SERIAL_ADCJSONCallback+0x3c>
		} else {
			printf("Error generating JSON from ADCs sensors\r\n");
 8002c7a:	4805      	ldr	r0, [pc, #20]	@ (8002c90 <SERIAL_ADCJSONCallback+0x48>)
 8002c7c:	f00e fae4 	bl	8011248 <puts>
 8002c80:	e000      	b.n	8002c84 <SERIAL_ADCJSONCallback+0x3c>
		}
	}else {
		return;
 8002c82:	bf00      	nop
	}
}
 8002c84:	3710      	adds	r7, #16
 8002c86:	46bd      	mov	sp, r7
 8002c88:	bd80      	pop	{r7, pc}
 8002c8a:	bf00      	nop
 8002c8c:	08014048 	.word	0x08014048
 8002c90:	08014074 	.word	0x08014074

08002c94 <SERIAL_BatteryJSONCallback>:

void SERIAL_BatteryJSONCallback(Command_Result_t result, char *response) {
 8002c94:	b580      	push	{r7, lr}
 8002c96:	b084      	sub	sp, #16
 8002c98:	af00      	add	r7, sp, #0
 8002c9a:	4603      	mov	r3, r0
 8002c9c:	6039      	str	r1, [r7, #0]
 8002c9e:	71fb      	strb	r3, [r7, #7]
	if (result == CMD_RESULT_SUCCESS){
 8002ca0:	79fb      	ldrb	r3, [r7, #7]
 8002ca2:	2b01      	cmp	r3, #1
 8002ca4:	d113      	bne.n	8002cce <SERIAL_BatteryJSONCallback+0x3a>
		char *battery_json = BATTERY_GenerateJSON();
 8002ca6:	f7ff ff45 	bl	8002b34 <BATTERY_GenerateJSON>
 8002caa:	60f8      	str	r0, [r7, #12]
		if (battery_json != NULL) {
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d009      	beq.n	8002cc6 <SERIAL_BatteryJSONCallback+0x32>
			SERIAL_SendCommand(battery_json, "OK", 200, NULL);
 8002cb2:	2300      	movs	r3, #0
 8002cb4:	22c8      	movs	r2, #200	@ 0xc8
 8002cb6:	4908      	ldr	r1, [pc, #32]	@ (8002cd8 <SERIAL_BatteryJSONCallback+0x44>)
 8002cb8:	68f8      	ldr	r0, [r7, #12]
 8002cba:	f7ff f9c9 	bl	8002050 <SERIAL_SendCommand>

			free(battery_json);
 8002cbe:	68f8      	ldr	r0, [r7, #12]
 8002cc0:	f00d fc76 	bl	80105b0 <free>
 8002cc4:	e004      	b.n	8002cd0 <SERIAL_BatteryJSONCallback+0x3c>
		} else {
			printf("Error generating JSON from Battery Manager\r\n");
 8002cc6:	4805      	ldr	r0, [pc, #20]	@ (8002cdc <SERIAL_BatteryJSONCallback+0x48>)
 8002cc8:	f00e fabe 	bl	8011248 <puts>
 8002ccc:	e000      	b.n	8002cd0 <SERIAL_BatteryJSONCallback+0x3c>
		}
	}else {
		return;
 8002cce:	bf00      	nop
	}
}
 8002cd0:	3710      	adds	r7, #16
 8002cd2:	46bd      	mov	sp, r7
 8002cd4:	bd80      	pop	{r7, pc}
 8002cd6:	bf00      	nop
 8002cd8:	08014048 	.word	0x08014048
 8002cdc:	080140a0 	.word	0x080140a0

08002ce0 <ADC_Read_Cycle>:

void ADC_Read_Cycle(void) {
 8002ce0:	b580      	push	{r7, lr}
 8002ce2:	af00      	add	r7, sp, #0
	if (AD7998_U16_ReadAllChannels() != HAL_OK) {
 8002ce4:	f7fd fe42 	bl	800096c <AD7998_U16_ReadAllChannels>
 8002ce8:	4603      	mov	r3, r0
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d003      	beq.n	8002cf6 <ADC_Read_Cycle+0x16>
		printf("Erro ao ler ADC U16\r\n");
 8002cee:	4807      	ldr	r0, [pc, #28]	@ (8002d0c <ADC_Read_Cycle+0x2c>)
 8002cf0:	f00e faaa 	bl	8011248 <puts>
		return;
 8002cf4:	e008      	b.n	8002d08 <ADC_Read_Cycle+0x28>
	}

	if (AD7998_U17_ReadAllChannels() != HAL_OK) {
 8002cf6:	f7fd fe67 	bl	80009c8 <AD7998_U17_ReadAllChannels>
 8002cfa:	4603      	mov	r3, r0
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d003      	beq.n	8002d08 <ADC_Read_Cycle+0x28>
		printf("Erro ao ler ADC U17\r\n");
 8002d00:	4803      	ldr	r0, [pc, #12]	@ (8002d10 <ADC_Read_Cycle+0x30>)
 8002d02:	f00e faa1 	bl	8011248 <puts>
		return;
 8002d06:	bf00      	nop
	}
}
 8002d08:	bd80      	pop	{r7, pc}
 8002d0a:	bf00      	nop
 8002d0c:	080140cc 	.word	0x080140cc
 8002d10:	080140e4 	.word	0x080140e4

08002d14 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002d14:	b580      	push	{r7, lr}
 8002d16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8002d18:	f000 fe20 	bl	800395c <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002d1c:	f001 fb44 	bl	80043a8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002d20:	f000 f8ec 	bl	8002efc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002d24:	f000 fd2a 	bl	800377c <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8002d28:	f000 fcdc 	bl	80036e4 <MX_USART3_UART_Init>
  MX_I2C1_Init();
 8002d2c:	f000 f9de 	bl	80030ec <MX_I2C1_Init>
  MX_I2C2_Init();
 8002d30:	f000 fa1c 	bl	800316c <MX_I2C2_Init>
  MX_USART1_UART_Init();
 8002d34:	f000 fc8a 	bl	800364c <MX_USART1_UART_Init>
  MX_TIM5_Init();
 8002d38:	f000 fbe4 	bl	8003504 <MX_TIM5_Init>
  MX_TIM4_Init();
 8002d3c:	f000 fb4a 	bl	80033d4 <MX_TIM4_Init>
  MX_TIM1_Init();
 8002d40:	f000 fa54 	bl	80031ec <MX_TIM1_Init>
  MX_ADC1_Init();
 8002d44:	f000 f956 	bl	8002ff4 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
	I2C_Scanner(&hi2c1);
 8002d48:	4852      	ldr	r0, [pc, #328]	@ (8002e94 <main+0x180>)
 8002d4a:	f7ff fd01 	bl	8002750 <I2C_Scanner>
	I2C_Scanner(&hi2c2);
 8002d4e:	4852      	ldr	r0, [pc, #328]	@ (8002e98 <main+0x184>)
 8002d50:	f7ff fcfe 	bl	8002750 <I2C_Scanner>

	TIM1_Init_Config();
 8002d54:	f000 fd68 	bl	8003828 <TIM1_Init_Config>
	TIM4_Init_Config();
 8002d58:	f000 fd92 	bl	8003880 <TIM4_Init_Config>
	TIM5_Init_Config();
 8002d5c:	f000 fdaa 	bl	80038b4 <TIM5_Init_Config>

	HAL_ADCEx_Calibration_Start(&hadc1, ADC_CALIB_OFFSET, ADC_SINGLE_ENDED);
 8002d60:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8002d64:	2100      	movs	r1, #0
 8002d66:	484d      	ldr	r0, [pc, #308]	@ (8002e9c <main+0x188>)
 8002d68:	f002 ffe4 	bl	8005d34 <HAL_ADCEx_Calibration_Start>

	//Protocolo de Software Desktop
	huart_instance = &huart1;
 8002d6c:	4b4c      	ldr	r3, [pc, #304]	@ (8002ea0 <main+0x18c>)
 8002d6e:	4a4d      	ldr	r2, [pc, #308]	@ (8002ea4 <main+0x190>)
 8002d70:	601a      	str	r2, [r3, #0]
	HAL_UART_Receive_IT(&huart1, &PROTOCOL_RX_Stream_Data, 1);
 8002d72:	2201      	movs	r2, #1
 8002d74:	494c      	ldr	r1, [pc, #304]	@ (8002ea8 <main+0x194>)
 8002d76:	484b      	ldr	r0, [pc, #300]	@ (8002ea4 <main+0x190>)
 8002d78:	f00a ff0e 	bl	800db98 <HAL_UART_Receive_IT>

	SERIAL_ResetBuffers();
 8002d7c:	f7ff f934 	bl	8001fe8 <SERIAL_ResetBuffers>
	SERIAL_SendCommand("AT", "OK", 1000, SERIAL_CheckConnection);
 8002d80:	4b4a      	ldr	r3, [pc, #296]	@ (8002eac <main+0x198>)
 8002d82:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002d86:	494a      	ldr	r1, [pc, #296]	@ (8002eb0 <main+0x19c>)
 8002d88:	484a      	ldr	r0, [pc, #296]	@ (8002eb4 <main+0x1a0>)
 8002d8a:	f7ff f961 	bl	8002050 <SERIAL_SendCommand>

	//Inicializacão dos ADCs
	if (AD7998_Init(&hi2c2, 3.3f) != HAL_OK) {
 8002d8e:	ed9f 0a4a 	vldr	s0, [pc, #296]	@ 8002eb8 <main+0x1a4>
 8002d92:	4841      	ldr	r0, [pc, #260]	@ (8002e98 <main+0x184>)
 8002d94:	f7fd fd58 	bl	8000848 <AD7998_Init>
 8002d98:	4603      	mov	r3, r0
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d002      	beq.n	8002da4 <main+0x90>
		printf("Failed to initialize ADCs!\r\n");
 8002d9e:	4847      	ldr	r0, [pc, #284]	@ (8002ebc <main+0x1a8>)
 8002da0:	f00e fa52 	bl	8011248 <puts>
	}

	if (VR_Init(58, 1, 1000) == HAL_OK) {
 8002da4:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002da8:	2101      	movs	r1, #1
 8002daa:	203a      	movs	r0, #58	@ 0x3a
 8002dac:	f7fd fee0 	bl	8000b70 <VR_Init>
 8002db0:	4603      	mov	r3, r0
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d103      	bne.n	8002dbe <main+0xaa>
		printf("VR sensors successfully initialized!\r\n");
 8002db6:	4842      	ldr	r0, [pc, #264]	@ (8002ec0 <main+0x1ac>)
 8002db8:	f00e fa46 	bl	8011248 <puts>
 8002dbc:	e002      	b.n	8002dc4 <main+0xb0>
	} else
		printf("Error starting VR sensors!\r\n");
 8002dbe:	4841      	ldr	r0, [pc, #260]	@ (8002ec4 <main+0x1b0>)
 8002dc0:	f00e fa42 	bl	8011248 <puts>

	printf("\r\n");
 8002dc4:	4840      	ldr	r0, [pc, #256]	@ (8002ec8 <main+0x1b4>)
 8002dc6:	f00e fa3f 	bl	8011248 <puts>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
		static uint32_t last_ADC_read = 0;
		if (HAL_GetTick() - last_ADC_read >= 5) {
 8002dca:	f001 fb73 	bl	80044b4 <HAL_GetTick>
 8002dce:	4602      	mov	r2, r0
 8002dd0:	4b3e      	ldr	r3, [pc, #248]	@ (8002ecc <main+0x1b8>)
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	1ad3      	subs	r3, r2, r3
 8002dd6:	2b04      	cmp	r3, #4
 8002dd8:	d906      	bls.n	8002de8 <main+0xd4>
			last_ADC_read = HAL_GetTick();
 8002dda:	f001 fb6b 	bl	80044b4 <HAL_GetTick>
 8002dde:	4603      	mov	r3, r0
 8002de0:	4a3a      	ldr	r2, [pc, #232]	@ (8002ecc <main+0x1b8>)
 8002de2:	6013      	str	r3, [r2, #0]
			ADC_Read_Cycle();
 8002de4:	f7ff ff7c 	bl	8002ce0 <ADC_Read_Cycle>
		}

		static uint32_t last_BATTERY_read = 0;
		if (HAL_GetTick() - last_BATTERY_read >= 15) {
 8002de8:	f001 fb64 	bl	80044b4 <HAL_GetTick>
 8002dec:	4602      	mov	r2, r0
 8002dee:	4b38      	ldr	r3, [pc, #224]	@ (8002ed0 <main+0x1bc>)
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	1ad3      	subs	r3, r2, r3
 8002df4:	2b0e      	cmp	r3, #14
 8002df6:	d906      	bls.n	8002e06 <main+0xf2>
			last_BATTERY_read = HAL_GetTick();
 8002df8:	f001 fb5c 	bl	80044b4 <HAL_GetTick>
 8002dfc:	4603      	mov	r3, r0
 8002dfe:	4a34      	ldr	r2, [pc, #208]	@ (8002ed0 <main+0x1bc>)
 8002e00:	6013      	str	r3, [r2, #0]
			BATTERY_ReadVoltageFiltered();
 8002e02:	f7fd fe73 	bl	8000aec <BATTERY_ReadVoltageFiltered>
		}

		SERIAL_CheckRXCommand();
 8002e06:	f7ff f9cb 	bl	80021a0 <SERIAL_CheckRXCommand>

		if (is_connected) {
 8002e0a:	4b32      	ldr	r3, [pc, #200]	@ (8002ed4 <main+0x1c0>)
 8002e0c:	781b      	ldrb	r3, [r3, #0]
 8002e0e:	b2db      	uxtb	r3, r3
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d0da      	beq.n	8002dca <main+0xb6>
			static uint32_t last_vr_send = 0;
			if (HAL_GetTick() - last_vr_send >= 1000) {
 8002e14:	f001 fb4e 	bl	80044b4 <HAL_GetTick>
 8002e18:	4602      	mov	r2, r0
 8002e1a:	4b2f      	ldr	r3, [pc, #188]	@ (8002ed8 <main+0x1c4>)
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	1ad3      	subs	r3, r2, r3
 8002e20:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002e24:	d30a      	bcc.n	8002e3c <main+0x128>
				last_vr_send = HAL_GetTick();
 8002e26:	f001 fb45 	bl	80044b4 <HAL_GetTick>
 8002e2a:	4603      	mov	r3, r0
 8002e2c:	4a2a      	ldr	r2, [pc, #168]	@ (8002ed8 <main+0x1c4>)
 8002e2e:	6013      	str	r3, [r2, #0]

				SERIAL_SendCommand("AT+VR", "OK", 50, SERIAL_VrJSONCallback);
 8002e30:	4b2a      	ldr	r3, [pc, #168]	@ (8002edc <main+0x1c8>)
 8002e32:	2232      	movs	r2, #50	@ 0x32
 8002e34:	491e      	ldr	r1, [pc, #120]	@ (8002eb0 <main+0x19c>)
 8002e36:	482a      	ldr	r0, [pc, #168]	@ (8002ee0 <main+0x1cc>)
 8002e38:	f7ff f90a 	bl	8002050 <SERIAL_SendCommand>
			}


			static uint32_t last_ADC_send = 0;
			if (HAL_GetTick() - last_ADC_send >= 1150) {
 8002e3c:	f001 fb3a 	bl	80044b4 <HAL_GetTick>
 8002e40:	4602      	mov	r2, r0
 8002e42:	4b28      	ldr	r3, [pc, #160]	@ (8002ee4 <main+0x1d0>)
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	1ad3      	subs	r3, r2, r3
 8002e48:	f240 427d 	movw	r2, #1149	@ 0x47d
 8002e4c:	4293      	cmp	r3, r2
 8002e4e:	d90a      	bls.n	8002e66 <main+0x152>
				last_ADC_send = HAL_GetTick();
 8002e50:	f001 fb30 	bl	80044b4 <HAL_GetTick>
 8002e54:	4603      	mov	r3, r0
 8002e56:	4a23      	ldr	r2, [pc, #140]	@ (8002ee4 <main+0x1d0>)
 8002e58:	6013      	str	r3, [r2, #0]

				SERIAL_SendCommand("AT+ADC", "OK", 50, SERIAL_ADCJSONCallback);
 8002e5a:	4b23      	ldr	r3, [pc, #140]	@ (8002ee8 <main+0x1d4>)
 8002e5c:	2232      	movs	r2, #50	@ 0x32
 8002e5e:	4914      	ldr	r1, [pc, #80]	@ (8002eb0 <main+0x19c>)
 8002e60:	4822      	ldr	r0, [pc, #136]	@ (8002eec <main+0x1d8>)
 8002e62:	f7ff f8f5 	bl	8002050 <SERIAL_SendCommand>
			}

			static uint32_t last_BATTERY_send = 0;
			if (HAL_GetTick() - last_BATTERY_send >= 1250) {
 8002e66:	f001 fb25 	bl	80044b4 <HAL_GetTick>
 8002e6a:	4602      	mov	r2, r0
 8002e6c:	4b20      	ldr	r3, [pc, #128]	@ (8002ef0 <main+0x1dc>)
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	1ad3      	subs	r3, r2, r3
 8002e72:	f240 42e1 	movw	r2, #1249	@ 0x4e1
 8002e76:	4293      	cmp	r3, r2
 8002e78:	d9a7      	bls.n	8002dca <main+0xb6>
				last_BATTERY_send = HAL_GetTick();
 8002e7a:	f001 fb1b 	bl	80044b4 <HAL_GetTick>
 8002e7e:	4603      	mov	r3, r0
 8002e80:	4a1b      	ldr	r2, [pc, #108]	@ (8002ef0 <main+0x1dc>)
 8002e82:	6013      	str	r3, [r2, #0]

				SERIAL_SendCommand("AT+BATTERY", "OK", 50, SERIAL_BatteryJSONCallback);
 8002e84:	4b1b      	ldr	r3, [pc, #108]	@ (8002ef4 <main+0x1e0>)
 8002e86:	2232      	movs	r2, #50	@ 0x32
 8002e88:	4909      	ldr	r1, [pc, #36]	@ (8002eb0 <main+0x19c>)
 8002e8a:	481b      	ldr	r0, [pc, #108]	@ (8002ef8 <main+0x1e4>)
 8002e8c:	f7ff f8e0 	bl	8002050 <SERIAL_SendCommand>
	while (1) {
 8002e90:	e79b      	b.n	8002dca <main+0xb6>
 8002e92:	bf00      	nop
 8002e94:	240005f8 	.word	0x240005f8
 8002e98:	2400064c 	.word	0x2400064c
 8002e9c:	24000594 	.word	0x24000594
 8002ea0:	2400053c 	.word	0x2400053c
 8002ea4:	24000784 	.word	0x24000784
 8002ea8:	24000530 	.word	0x24000530
 8002eac:	08002379 	.word	0x08002379
 8002eb0:	08014048 	.word	0x08014048
 8002eb4:	080140fc 	.word	0x080140fc
 8002eb8:	40533333 	.word	0x40533333
 8002ebc:	08014100 	.word	0x08014100
 8002ec0:	0801411c 	.word	0x0801411c
 8002ec4:	08014144 	.word	0x08014144
 8002ec8:	08014160 	.word	0x08014160
 8002ecc:	240008ac 	.word	0x240008ac
 8002ed0:	240008b0 	.word	0x240008b0
 8002ed4:	24000540 	.word	0x24000540
 8002ed8:	240008b4 	.word	0x240008b4
 8002edc:	08002bfd 	.word	0x08002bfd
 8002ee0:	08014164 	.word	0x08014164
 8002ee4:	240008b8 	.word	0x240008b8
 8002ee8:	08002c49 	.word	0x08002c49
 8002eec:	0801416c 	.word	0x0801416c
 8002ef0:	240008bc 	.word	0x240008bc
 8002ef4:	08002c95 	.word	0x08002c95
 8002ef8:	08014174 	.word	0x08014174

08002efc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002efc:	b580      	push	{r7, lr}
 8002efe:	b09c      	sub	sp, #112	@ 0x70
 8002f00:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002f02:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002f06:	224c      	movs	r2, #76	@ 0x4c
 8002f08:	2100      	movs	r1, #0
 8002f0a:	4618      	mov	r0, r3
 8002f0c:	f00e fb02 	bl	8011514 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002f10:	1d3b      	adds	r3, r7, #4
 8002f12:	2220      	movs	r2, #32
 8002f14:	2100      	movs	r1, #0
 8002f16:	4618      	mov	r0, r3
 8002f18:	f00e fafc 	bl	8011514 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8002f1c:	2002      	movs	r0, #2
 8002f1e:	f004 ffd5 	bl	8007ecc <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8002f22:	2300      	movs	r3, #0
 8002f24:	603b      	str	r3, [r7, #0]
 8002f26:	4b31      	ldr	r3, [pc, #196]	@ (8002fec <SystemClock_Config+0xf0>)
 8002f28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f2a:	4a30      	ldr	r2, [pc, #192]	@ (8002fec <SystemClock_Config+0xf0>)
 8002f2c:	f023 0301 	bic.w	r3, r3, #1
 8002f30:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8002f32:	4b2e      	ldr	r3, [pc, #184]	@ (8002fec <SystemClock_Config+0xf0>)
 8002f34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f36:	f003 0301 	and.w	r3, r3, #1
 8002f3a:	603b      	str	r3, [r7, #0]
 8002f3c:	4b2c      	ldr	r3, [pc, #176]	@ (8002ff0 <SystemClock_Config+0xf4>)
 8002f3e:	699b      	ldr	r3, [r3, #24]
 8002f40:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8002f44:	4a2a      	ldr	r2, [pc, #168]	@ (8002ff0 <SystemClock_Config+0xf4>)
 8002f46:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002f4a:	6193      	str	r3, [r2, #24]
 8002f4c:	4b28      	ldr	r3, [pc, #160]	@ (8002ff0 <SystemClock_Config+0xf4>)
 8002f4e:	699b      	ldr	r3, [r3, #24]
 8002f50:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002f54:	603b      	str	r3, [r7, #0]
 8002f56:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8002f58:	bf00      	nop
 8002f5a:	4b25      	ldr	r3, [pc, #148]	@ (8002ff0 <SystemClock_Config+0xf4>)
 8002f5c:	699b      	ldr	r3, [r3, #24]
 8002f5e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002f62:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002f66:	d1f8      	bne.n	8002f5a <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002f68:	2302      	movs	r3, #2
 8002f6a:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV2;
 8002f6c:	2309      	movs	r3, #9
 8002f6e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002f70:	2340      	movs	r3, #64	@ 0x40
 8002f72:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002f74:	2302      	movs	r3, #2
 8002f76:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002f78:	2300      	movs	r3, #0
 8002f7a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 2;
 8002f7c:	2302      	movs	r3, #2
 8002f7e:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 10;
 8002f80:	230a      	movs	r3, #10
 8002f82:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8002f84:	2302      	movs	r3, #2
 8002f86:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8002f88:	2302      	movs	r3, #2
 8002f8a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8002f8c:	2302      	movs	r3, #2
 8002f8e:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8002f90:	230c      	movs	r3, #12
 8002f92:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 8002f94:	2302      	movs	r3, #2
 8002f96:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8002f98:	2300      	movs	r3, #0
 8002f9a:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002f9c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002fa0:	4618      	mov	r0, r3
 8002fa2:	f004 ffcd 	bl	8007f40 <HAL_RCC_OscConfig>
 8002fa6:	4603      	mov	r3, r0
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d001      	beq.n	8002fb0 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8002fac:	f000 fd02 	bl	80039b4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002fb0:	233f      	movs	r3, #63	@ 0x3f
 8002fb2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002fb4:	2303      	movs	r3, #3
 8002fb6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8002fb8:	2300      	movs	r3, #0
 8002fba:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8002fbc:	2300      	movs	r3, #0
 8002fbe:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8002fc0:	2300      	movs	r3, #0
 8002fc2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8002fc4:	2340      	movs	r3, #64	@ 0x40
 8002fc6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 8002fc8:	2300      	movs	r3, #0
 8002fca:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8002fcc:	2300      	movs	r3, #0
 8002fce:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8002fd0:	1d3b      	adds	r3, r7, #4
 8002fd2:	2101      	movs	r1, #1
 8002fd4:	4618      	mov	r0, r3
 8002fd6:	f005 fc0d 	bl	80087f4 <HAL_RCC_ClockConfig>
 8002fda:	4603      	mov	r3, r0
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d001      	beq.n	8002fe4 <SystemClock_Config+0xe8>
  {
    Error_Handler();
 8002fe0:	f000 fce8 	bl	80039b4 <Error_Handler>
  }
}
 8002fe4:	bf00      	nop
 8002fe6:	3770      	adds	r7, #112	@ 0x70
 8002fe8:	46bd      	mov	sp, r7
 8002fea:	bd80      	pop	{r7, pc}
 8002fec:	58000400 	.word	0x58000400
 8002ff0:	58024800 	.word	0x58024800

08002ff4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002ff4:	b580      	push	{r7, lr}
 8002ff6:	b08a      	sub	sp, #40	@ 0x28
 8002ff8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8002ffa:	f107 031c 	add.w	r3, r7, #28
 8002ffe:	2200      	movs	r2, #0
 8003000:	601a      	str	r2, [r3, #0]
 8003002:	605a      	str	r2, [r3, #4]
 8003004:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8003006:	463b      	mov	r3, r7
 8003008:	2200      	movs	r2, #0
 800300a:	601a      	str	r2, [r3, #0]
 800300c:	605a      	str	r2, [r3, #4]
 800300e:	609a      	str	r2, [r3, #8]
 8003010:	60da      	str	r2, [r3, #12]
 8003012:	611a      	str	r2, [r3, #16]
 8003014:	615a      	str	r2, [r3, #20]
 8003016:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8003018:	4b31      	ldr	r3, [pc, #196]	@ (80030e0 <MX_ADC1_Init+0xec>)
 800301a:	4a32      	ldr	r2, [pc, #200]	@ (80030e4 <MX_ADC1_Init+0xf0>)
 800301c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 800301e:	4b30      	ldr	r3, [pc, #192]	@ (80030e0 <MX_ADC1_Init+0xec>)
 8003020:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8003024:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 8003026:	4b2e      	ldr	r3, [pc, #184]	@ (80030e0 <MX_ADC1_Init+0xec>)
 8003028:	2200      	movs	r2, #0
 800302a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800302c:	4b2c      	ldr	r3, [pc, #176]	@ (80030e0 <MX_ADC1_Init+0xec>)
 800302e:	2200      	movs	r2, #0
 8003030:	60da      	str	r2, [r3, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8003032:	4b2b      	ldr	r3, [pc, #172]	@ (80030e0 <MX_ADC1_Init+0xec>)
 8003034:	2204      	movs	r2, #4
 8003036:	611a      	str	r2, [r3, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8003038:	4b29      	ldr	r3, [pc, #164]	@ (80030e0 <MX_ADC1_Init+0xec>)
 800303a:	2200      	movs	r2, #0
 800303c:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800303e:	4b28      	ldr	r3, [pc, #160]	@ (80030e0 <MX_ADC1_Init+0xec>)
 8003040:	2200      	movs	r2, #0
 8003042:	755a      	strb	r2, [r3, #21]
  hadc1.Init.NbrOfConversion = 1;
 8003044:	4b26      	ldr	r3, [pc, #152]	@ (80030e0 <MX_ADC1_Init+0xec>)
 8003046:	2201      	movs	r2, #1
 8003048:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800304a:	4b25      	ldr	r3, [pc, #148]	@ (80030e0 <MX_ADC1_Init+0xec>)
 800304c:	2200      	movs	r2, #0
 800304e:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003050:	4b23      	ldr	r3, [pc, #140]	@ (80030e0 <MX_ADC1_Init+0xec>)
 8003052:	2200      	movs	r2, #0
 8003054:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8003056:	4b22      	ldr	r3, [pc, #136]	@ (80030e0 <MX_ADC1_Init+0xec>)
 8003058:	2200      	movs	r2, #0
 800305a:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 800305c:	4b20      	ldr	r3, [pc, #128]	@ (80030e0 <MX_ADC1_Init+0xec>)
 800305e:	2200      	movs	r2, #0
 8003060:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8003062:	4b1f      	ldr	r3, [pc, #124]	@ (80030e0 <MX_ADC1_Init+0xec>)
 8003064:	2200      	movs	r2, #0
 8003066:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8003068:	4b1d      	ldr	r3, [pc, #116]	@ (80030e0 <MX_ADC1_Init+0xec>)
 800306a:	2200      	movs	r2, #0
 800306c:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 800306e:	4b1c      	ldr	r3, [pc, #112]	@ (80030e0 <MX_ADC1_Init+0xec>)
 8003070:	2200      	movs	r2, #0
 8003072:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Oversampling.Ratio = 1;
 8003076:	4b1a      	ldr	r3, [pc, #104]	@ (80030e0 <MX_ADC1_Init+0xec>)
 8003078:	2201      	movs	r2, #1
 800307a:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800307c:	4818      	ldr	r0, [pc, #96]	@ (80030e0 <MX_ADC1_Init+0xec>)
 800307e:	f001 fcbb 	bl	80049f8 <HAL_ADC_Init>
 8003082:	4603      	mov	r3, r0
 8003084:	2b00      	cmp	r3, #0
 8003086:	d001      	beq.n	800308c <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8003088:	f000 fc94 	bl	80039b4 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800308c:	2300      	movs	r3, #0
 800308e:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8003090:	f107 031c 	add.w	r3, r7, #28
 8003094:	4619      	mov	r1, r3
 8003096:	4812      	ldr	r0, [pc, #72]	@ (80030e0 <MX_ADC1_Init+0xec>)
 8003098:	f002 feb0 	bl	8005dfc <HAL_ADCEx_MultiModeConfigChannel>
 800309c:	4603      	mov	r3, r0
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d001      	beq.n	80030a6 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 80030a2:	f000 fc87 	bl	80039b4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
 80030a6:	4b10      	ldr	r3, [pc, #64]	@ (80030e8 <MX_ADC1_Init+0xf4>)
 80030a8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80030aa:	2306      	movs	r3, #6
 80030ac:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80030ae:	2300      	movs	r3, #0
 80030b0:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80030b2:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 80030b6:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80030b8:	2304      	movs	r3, #4
 80030ba:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80030bc:	2300      	movs	r3, #0
 80030be:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 80030c0:	2300      	movs	r3, #0
 80030c2:	767b      	strb	r3, [r7, #25]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80030c4:	463b      	mov	r3, r7
 80030c6:	4619      	mov	r1, r3
 80030c8:	4805      	ldr	r0, [pc, #20]	@ (80030e0 <MX_ADC1_Init+0xec>)
 80030ca:	f002 f837 	bl	800513c <HAL_ADC_ConfigChannel>
 80030ce:	4603      	mov	r3, r0
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d001      	beq.n	80030d8 <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 80030d4:	f000 fc6e 	bl	80039b4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80030d8:	bf00      	nop
 80030da:	3728      	adds	r7, #40	@ 0x28
 80030dc:	46bd      	mov	sp, r7
 80030de:	bd80      	pop	{r7, pc}
 80030e0:	24000594 	.word	0x24000594
 80030e4:	40022000 	.word	0x40022000
 80030e8:	2a000400 	.word	0x2a000400

080030ec <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80030ec:	b580      	push	{r7, lr}
 80030ee:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80030f0:	4b1b      	ldr	r3, [pc, #108]	@ (8003160 <MX_I2C1_Init+0x74>)
 80030f2:	4a1c      	ldr	r2, [pc, #112]	@ (8003164 <MX_I2C1_Init+0x78>)
 80030f4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00909BEB;
 80030f6:	4b1a      	ldr	r3, [pc, #104]	@ (8003160 <MX_I2C1_Init+0x74>)
 80030f8:	4a1b      	ldr	r2, [pc, #108]	@ (8003168 <MX_I2C1_Init+0x7c>)
 80030fa:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80030fc:	4b18      	ldr	r3, [pc, #96]	@ (8003160 <MX_I2C1_Init+0x74>)
 80030fe:	2200      	movs	r2, #0
 8003100:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003102:	4b17      	ldr	r3, [pc, #92]	@ (8003160 <MX_I2C1_Init+0x74>)
 8003104:	2201      	movs	r2, #1
 8003106:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003108:	4b15      	ldr	r3, [pc, #84]	@ (8003160 <MX_I2C1_Init+0x74>)
 800310a:	2200      	movs	r2, #0
 800310c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800310e:	4b14      	ldr	r3, [pc, #80]	@ (8003160 <MX_I2C1_Init+0x74>)
 8003110:	2200      	movs	r2, #0
 8003112:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8003114:	4b12      	ldr	r3, [pc, #72]	@ (8003160 <MX_I2C1_Init+0x74>)
 8003116:	2200      	movs	r2, #0
 8003118:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800311a:	4b11      	ldr	r3, [pc, #68]	@ (8003160 <MX_I2C1_Init+0x74>)
 800311c:	2200      	movs	r2, #0
 800311e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003120:	4b0f      	ldr	r3, [pc, #60]	@ (8003160 <MX_I2C1_Init+0x74>)
 8003122:	2200      	movs	r2, #0
 8003124:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003126:	480e      	ldr	r0, [pc, #56]	@ (8003160 <MX_I2C1_Init+0x74>)
 8003128:	f003 ffe2 	bl	80070f0 <HAL_I2C_Init>
 800312c:	4603      	mov	r3, r0
 800312e:	2b00      	cmp	r3, #0
 8003130:	d001      	beq.n	8003136 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8003132:	f000 fc3f 	bl	80039b4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8003136:	2100      	movs	r1, #0
 8003138:	4809      	ldr	r0, [pc, #36]	@ (8003160 <MX_I2C1_Init+0x74>)
 800313a:	f004 fe2f 	bl	8007d9c <HAL_I2CEx_ConfigAnalogFilter>
 800313e:	4603      	mov	r3, r0
 8003140:	2b00      	cmp	r3, #0
 8003142:	d001      	beq.n	8003148 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8003144:	f000 fc36 	bl	80039b4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8003148:	2100      	movs	r1, #0
 800314a:	4805      	ldr	r0, [pc, #20]	@ (8003160 <MX_I2C1_Init+0x74>)
 800314c:	f004 fe71 	bl	8007e32 <HAL_I2CEx_ConfigDigitalFilter>
 8003150:	4603      	mov	r3, r0
 8003152:	2b00      	cmp	r3, #0
 8003154:	d001      	beq.n	800315a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8003156:	f000 fc2d 	bl	80039b4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800315a:	bf00      	nop
 800315c:	bd80      	pop	{r7, pc}
 800315e:	bf00      	nop
 8003160:	240005f8 	.word	0x240005f8
 8003164:	40005400 	.word	0x40005400
 8003168:	00909beb 	.word	0x00909beb

0800316c <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 800316c:	b580      	push	{r7, lr}
 800316e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8003170:	4b1b      	ldr	r3, [pc, #108]	@ (80031e0 <MX_I2C2_Init+0x74>)
 8003172:	4a1c      	ldr	r2, [pc, #112]	@ (80031e4 <MX_I2C2_Init+0x78>)
 8003174:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00909BEB;
 8003176:	4b1a      	ldr	r3, [pc, #104]	@ (80031e0 <MX_I2C2_Init+0x74>)
 8003178:	4a1b      	ldr	r2, [pc, #108]	@ (80031e8 <MX_I2C2_Init+0x7c>)
 800317a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 800317c:	4b18      	ldr	r3, [pc, #96]	@ (80031e0 <MX_I2C2_Init+0x74>)
 800317e:	2200      	movs	r2, #0
 8003180:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003182:	4b17      	ldr	r3, [pc, #92]	@ (80031e0 <MX_I2C2_Init+0x74>)
 8003184:	2201      	movs	r2, #1
 8003186:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003188:	4b15      	ldr	r3, [pc, #84]	@ (80031e0 <MX_I2C2_Init+0x74>)
 800318a:	2200      	movs	r2, #0
 800318c:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 800318e:	4b14      	ldr	r3, [pc, #80]	@ (80031e0 <MX_I2C2_Init+0x74>)
 8003190:	2200      	movs	r2, #0
 8003192:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8003194:	4b12      	ldr	r3, [pc, #72]	@ (80031e0 <MX_I2C2_Init+0x74>)
 8003196:	2200      	movs	r2, #0
 8003198:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800319a:	4b11      	ldr	r3, [pc, #68]	@ (80031e0 <MX_I2C2_Init+0x74>)
 800319c:	2200      	movs	r2, #0
 800319e:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80031a0:	4b0f      	ldr	r3, [pc, #60]	@ (80031e0 <MX_I2C2_Init+0x74>)
 80031a2:	2200      	movs	r2, #0
 80031a4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80031a6:	480e      	ldr	r0, [pc, #56]	@ (80031e0 <MX_I2C2_Init+0x74>)
 80031a8:	f003 ffa2 	bl	80070f0 <HAL_I2C_Init>
 80031ac:	4603      	mov	r3, r0
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d001      	beq.n	80031b6 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 80031b2:	f000 fbff 	bl	80039b4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80031b6:	2100      	movs	r1, #0
 80031b8:	4809      	ldr	r0, [pc, #36]	@ (80031e0 <MX_I2C2_Init+0x74>)
 80031ba:	f004 fdef 	bl	8007d9c <HAL_I2CEx_ConfigAnalogFilter>
 80031be:	4603      	mov	r3, r0
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d001      	beq.n	80031c8 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 80031c4:	f000 fbf6 	bl	80039b4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 80031c8:	2100      	movs	r1, #0
 80031ca:	4805      	ldr	r0, [pc, #20]	@ (80031e0 <MX_I2C2_Init+0x74>)
 80031cc:	f004 fe31 	bl	8007e32 <HAL_I2CEx_ConfigDigitalFilter>
 80031d0:	4603      	mov	r3, r0
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d001      	beq.n	80031da <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 80031d6:	f000 fbed 	bl	80039b4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80031da:	bf00      	nop
 80031dc:	bd80      	pop	{r7, pc}
 80031de:	bf00      	nop
 80031e0:	2400064c 	.word	0x2400064c
 80031e4:	40005800 	.word	0x40005800
 80031e8:	00909beb 	.word	0x00909beb

080031ec <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80031ec:	b580      	push	{r7, lr}
 80031ee:	b09a      	sub	sp, #104	@ 0x68
 80031f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80031f2:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80031f6:	2200      	movs	r2, #0
 80031f8:	601a      	str	r2, [r3, #0]
 80031fa:	605a      	str	r2, [r3, #4]
 80031fc:	609a      	str	r2, [r3, #8]
 80031fe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003200:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8003204:	2200      	movs	r2, #0
 8003206:	601a      	str	r2, [r3, #0]
 8003208:	605a      	str	r2, [r3, #4]
 800320a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800320c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8003210:	2200      	movs	r2, #0
 8003212:	601a      	str	r2, [r3, #0]
 8003214:	605a      	str	r2, [r3, #4]
 8003216:	609a      	str	r2, [r3, #8]
 8003218:	60da      	str	r2, [r3, #12]
 800321a:	611a      	str	r2, [r3, #16]
 800321c:	615a      	str	r2, [r3, #20]
 800321e:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8003220:	1d3b      	adds	r3, r7, #4
 8003222:	222c      	movs	r2, #44	@ 0x2c
 8003224:	2100      	movs	r1, #0
 8003226:	4618      	mov	r0, r3
 8003228:	f00e f974 	bl	8011514 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800322c:	4b67      	ldr	r3, [pc, #412]	@ (80033cc <MX_TIM1_Init+0x1e0>)
 800322e:	4a68      	ldr	r2, [pc, #416]	@ (80033d0 <MX_TIM1_Init+0x1e4>)
 8003230:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 79;
 8003232:	4b66      	ldr	r3, [pc, #408]	@ (80033cc <MX_TIM1_Init+0x1e0>)
 8003234:	224f      	movs	r2, #79	@ 0x4f
 8003236:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003238:	4b64      	ldr	r3, [pc, #400]	@ (80033cc <MX_TIM1_Init+0x1e0>)
 800323a:	2200      	movs	r2, #0
 800323c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800323e:	4b63      	ldr	r3, [pc, #396]	@ (80033cc <MX_TIM1_Init+0x1e0>)
 8003240:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003244:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003246:	4b61      	ldr	r3, [pc, #388]	@ (80033cc <MX_TIM1_Init+0x1e0>)
 8003248:	2200      	movs	r2, #0
 800324a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800324c:	4b5f      	ldr	r3, [pc, #380]	@ (80033cc <MX_TIM1_Init+0x1e0>)
 800324e:	2200      	movs	r2, #0
 8003250:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003252:	4b5e      	ldr	r3, [pc, #376]	@ (80033cc <MX_TIM1_Init+0x1e0>)
 8003254:	2200      	movs	r2, #0
 8003256:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8003258:	485c      	ldr	r0, [pc, #368]	@ (80033cc <MX_TIM1_Init+0x1e0>)
 800325a:	f008 fb55 	bl	800b908 <HAL_TIM_Base_Init>
 800325e:	4603      	mov	r3, r0
 8003260:	2b00      	cmp	r3, #0
 8003262:	d001      	beq.n	8003268 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8003264:	f000 fba6 	bl	80039b4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003268:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800326c:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800326e:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8003272:	4619      	mov	r1, r3
 8003274:	4855      	ldr	r0, [pc, #340]	@ (80033cc <MX_TIM1_Init+0x1e0>)
 8003276:	f009 fb35 	bl	800c8e4 <HAL_TIM_ConfigClockSource>
 800327a:	4603      	mov	r3, r0
 800327c:	2b00      	cmp	r3, #0
 800327e:	d001      	beq.n	8003284 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8003280:	f000 fb98 	bl	80039b4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8003284:	4851      	ldr	r0, [pc, #324]	@ (80033cc <MX_TIM1_Init+0x1e0>)
 8003286:	f008 fd51 	bl	800bd2c <HAL_TIM_PWM_Init>
 800328a:	4603      	mov	r3, r0
 800328c:	2b00      	cmp	r3, #0
 800328e:	d001      	beq.n	8003294 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8003290:	f000 fb90 	bl	80039b4 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
 8003294:	484d      	ldr	r0, [pc, #308]	@ (80033cc <MX_TIM1_Init+0x1e0>)
 8003296:	f008 fb8e 	bl	800b9b6 <HAL_TIM_OC_Init>
 800329a:	4603      	mov	r3, r0
 800329c:	2b00      	cmp	r3, #0
 800329e:	d001      	beq.n	80032a4 <MX_TIM1_Init+0xb8>
  {
    Error_Handler();
 80032a0:	f000 fb88 	bl	80039b4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80032a4:	2300      	movs	r3, #0
 80032a6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80032a8:	2300      	movs	r3, #0
 80032aa:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80032ac:	2300      	movs	r3, #0
 80032ae:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80032b0:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80032b4:	4619      	mov	r1, r3
 80032b6:	4845      	ldr	r0, [pc, #276]	@ (80033cc <MX_TIM1_Init+0x1e0>)
 80032b8:	f00a f9d2 	bl	800d660 <HAL_TIMEx_MasterConfigSynchronization>
 80032bc:	4603      	mov	r3, r0
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d001      	beq.n	80032c6 <MX_TIM1_Init+0xda>
  {
    Error_Handler();
 80032c2:	f000 fb77 	bl	80039b4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80032c6:	2360      	movs	r3, #96	@ 0x60
 80032c8:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 80032ca:	2300      	movs	r3, #0
 80032cc:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80032ce:	2300      	movs	r3, #0
 80032d0:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80032d2:	2300      	movs	r3, #0
 80032d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 80032d6:	2304      	movs	r3, #4
 80032d8:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80032da:	2300      	movs	r3, #0
 80032dc:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80032de:	2300      	movs	r3, #0
 80032e0:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80032e2:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80032e6:	2200      	movs	r2, #0
 80032e8:	4619      	mov	r1, r3
 80032ea:	4838      	ldr	r0, [pc, #224]	@ (80033cc <MX_TIM1_Init+0x1e0>)
 80032ec:	f009 f9e6 	bl	800c6bc <HAL_TIM_PWM_ConfigChannel>
 80032f0:	4603      	mov	r3, r0
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d001      	beq.n	80032fa <MX_TIM1_Init+0x10e>
  {
    Error_Handler();
 80032f6:	f000 fb5d 	bl	80039b4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80032fa:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80032fe:	2204      	movs	r2, #4
 8003300:	4619      	mov	r1, r3
 8003302:	4832      	ldr	r0, [pc, #200]	@ (80033cc <MX_TIM1_Init+0x1e0>)
 8003304:	f009 f9da 	bl	800c6bc <HAL_TIM_PWM_ConfigChannel>
 8003308:	4603      	mov	r3, r0
 800330a:	2b00      	cmp	r3, #0
 800330c:	d001      	beq.n	8003312 <MX_TIM1_Init+0x126>
  {
    Error_Handler();
 800330e:	f000 fb51 	bl	80039b4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8003312:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8003316:	2208      	movs	r2, #8
 8003318:	4619      	mov	r1, r3
 800331a:	482c      	ldr	r0, [pc, #176]	@ (80033cc <MX_TIM1_Init+0x1e0>)
 800331c:	f009 f9ce 	bl	800c6bc <HAL_TIM_PWM_ConfigChannel>
 8003320:	4603      	mov	r3, r0
 8003322:	2b00      	cmp	r3, #0
 8003324:	d001      	beq.n	800332a <MX_TIM1_Init+0x13e>
  {
    Error_Handler();
 8003326:	f000 fb45 	bl	80039b4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800332a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800332e:	220c      	movs	r2, #12
 8003330:	4619      	mov	r1, r3
 8003332:	4826      	ldr	r0, [pc, #152]	@ (80033cc <MX_TIM1_Init+0x1e0>)
 8003334:	f009 f9c2 	bl	800c6bc <HAL_TIM_PWM_ConfigChannel>
 8003338:	4603      	mov	r3, r0
 800333a:	2b00      	cmp	r3, #0
 800333c:	d001      	beq.n	8003342 <MX_TIM1_Init+0x156>
  {
    Error_Handler();
 800333e:	f000 fb39 	bl	80039b4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8003342:	2300      	movs	r3, #0
 8003344:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003346:	2300      	movs	r3, #0
 8003348:	643b      	str	r3, [r7, #64]	@ 0x40
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_5) != HAL_OK)
 800334a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800334e:	2210      	movs	r2, #16
 8003350:	4619      	mov	r1, r3
 8003352:	481e      	ldr	r0, [pc, #120]	@ (80033cc <MX_TIM1_Init+0x1e0>)
 8003354:	f009 f89c 	bl	800c490 <HAL_TIM_OC_ConfigChannel>
 8003358:	4603      	mov	r3, r0
 800335a:	2b00      	cmp	r3, #0
 800335c:	d001      	beq.n	8003362 <MX_TIM1_Init+0x176>
  {
    Error_Handler();
 800335e:	f000 fb29 	bl	80039b4 <Error_Handler>
  }
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_6) != HAL_OK)
 8003362:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8003366:	2214      	movs	r2, #20
 8003368:	4619      	mov	r1, r3
 800336a:	4818      	ldr	r0, [pc, #96]	@ (80033cc <MX_TIM1_Init+0x1e0>)
 800336c:	f009 f890 	bl	800c490 <HAL_TIM_OC_ConfigChannel>
 8003370:	4603      	mov	r3, r0
 8003372:	2b00      	cmp	r3, #0
 8003374:	d001      	beq.n	800337a <MX_TIM1_Init+0x18e>
  {
    Error_Handler();
 8003376:	f000 fb1d 	bl	80039b4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800337a:	2300      	movs	r3, #0
 800337c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800337e:	2300      	movs	r3, #0
 8003380:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8003382:	2300      	movs	r3, #0
 8003384:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8003386:	2300      	movs	r3, #0
 8003388:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800338a:	2300      	movs	r3, #0
 800338c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800338e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003392:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8003394:	2300      	movs	r3, #0
 8003396:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8003398:	2300      	movs	r3, #0
 800339a:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800339c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80033a0:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 80033a2:	2300      	movs	r3, #0
 80033a4:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80033a6:	2300      	movs	r3, #0
 80033a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80033aa:	1d3b      	adds	r3, r7, #4
 80033ac:	4619      	mov	r1, r3
 80033ae:	4807      	ldr	r0, [pc, #28]	@ (80033cc <MX_TIM1_Init+0x1e0>)
 80033b0:	f00a f9e4 	bl	800d77c <HAL_TIMEx_ConfigBreakDeadTime>
 80033b4:	4603      	mov	r3, r0
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d001      	beq.n	80033be <MX_TIM1_Init+0x1d2>
  {
    Error_Handler();
 80033ba:	f000 fafb 	bl	80039b4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80033be:	4803      	ldr	r0, [pc, #12]	@ (80033cc <MX_TIM1_Init+0x1e0>)
 80033c0:	f000 fcda 	bl	8003d78 <HAL_TIM_MspPostInit>

}
 80033c4:	bf00      	nop
 80033c6:	3768      	adds	r7, #104	@ 0x68
 80033c8:	46bd      	mov	sp, r7
 80033ca:	bd80      	pop	{r7, pc}
 80033cc:	240006a0 	.word	0x240006a0
 80033d0:	40010000 	.word	0x40010000

080033d4 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80033d4:	b580      	push	{r7, lr}
 80033d6:	b08e      	sub	sp, #56	@ 0x38
 80033d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80033da:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80033de:	2200      	movs	r2, #0
 80033e0:	601a      	str	r2, [r3, #0]
 80033e2:	605a      	str	r2, [r3, #4]
 80033e4:	609a      	str	r2, [r3, #8]
 80033e6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80033e8:	f107 031c 	add.w	r3, r7, #28
 80033ec:	2200      	movs	r2, #0
 80033ee:	601a      	str	r2, [r3, #0]
 80033f0:	605a      	str	r2, [r3, #4]
 80033f2:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80033f4:	463b      	mov	r3, r7
 80033f6:	2200      	movs	r2, #0
 80033f8:	601a      	str	r2, [r3, #0]
 80033fa:	605a      	str	r2, [r3, #4]
 80033fc:	609a      	str	r2, [r3, #8]
 80033fe:	60da      	str	r2, [r3, #12]
 8003400:	611a      	str	r2, [r3, #16]
 8003402:	615a      	str	r2, [r3, #20]
 8003404:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8003406:	4b3d      	ldr	r3, [pc, #244]	@ (80034fc <MX_TIM4_Init+0x128>)
 8003408:	4a3d      	ldr	r2, [pc, #244]	@ (8003500 <MX_TIM4_Init+0x12c>)
 800340a:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 79;
 800340c:	4b3b      	ldr	r3, [pc, #236]	@ (80034fc <MX_TIM4_Init+0x128>)
 800340e:	224f      	movs	r2, #79	@ 0x4f
 8003410:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003412:	4b3a      	ldr	r3, [pc, #232]	@ (80034fc <MX_TIM4_Init+0x128>)
 8003414:	2200      	movs	r2, #0
 8003416:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8003418:	4b38      	ldr	r3, [pc, #224]	@ (80034fc <MX_TIM4_Init+0x128>)
 800341a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800341e:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003420:	4b36      	ldr	r3, [pc, #216]	@ (80034fc <MX_TIM4_Init+0x128>)
 8003422:	2200      	movs	r2, #0
 8003424:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003426:	4b35      	ldr	r3, [pc, #212]	@ (80034fc <MX_TIM4_Init+0x128>)
 8003428:	2200      	movs	r2, #0
 800342a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800342c:	4833      	ldr	r0, [pc, #204]	@ (80034fc <MX_TIM4_Init+0x128>)
 800342e:	f008 fa6b 	bl	800b908 <HAL_TIM_Base_Init>
 8003432:	4603      	mov	r3, r0
 8003434:	2b00      	cmp	r3, #0
 8003436:	d001      	beq.n	800343c <MX_TIM4_Init+0x68>
  {
    Error_Handler();
 8003438:	f000 fabc 	bl	80039b4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800343c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003440:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8003442:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003446:	4619      	mov	r1, r3
 8003448:	482c      	ldr	r0, [pc, #176]	@ (80034fc <MX_TIM4_Init+0x128>)
 800344a:	f009 fa4b 	bl	800c8e4 <HAL_TIM_ConfigClockSource>
 800344e:	4603      	mov	r3, r0
 8003450:	2b00      	cmp	r3, #0
 8003452:	d001      	beq.n	8003458 <MX_TIM4_Init+0x84>
  {
    Error_Handler();
 8003454:	f000 faae 	bl	80039b4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8003458:	4828      	ldr	r0, [pc, #160]	@ (80034fc <MX_TIM4_Init+0x128>)
 800345a:	f008 fc67 	bl	800bd2c <HAL_TIM_PWM_Init>
 800345e:	4603      	mov	r3, r0
 8003460:	2b00      	cmp	r3, #0
 8003462:	d001      	beq.n	8003468 <MX_TIM4_Init+0x94>
  {
    Error_Handler();
 8003464:	f000 faa6 	bl	80039b4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003468:	2300      	movs	r3, #0
 800346a:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800346c:	2300      	movs	r3, #0
 800346e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8003470:	f107 031c 	add.w	r3, r7, #28
 8003474:	4619      	mov	r1, r3
 8003476:	4821      	ldr	r0, [pc, #132]	@ (80034fc <MX_TIM4_Init+0x128>)
 8003478:	f00a f8f2 	bl	800d660 <HAL_TIMEx_MasterConfigSynchronization>
 800347c:	4603      	mov	r3, r0
 800347e:	2b00      	cmp	r3, #0
 8003480:	d001      	beq.n	8003486 <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 8003482:	f000 fa97 	bl	80039b4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003486:	2360      	movs	r3, #96	@ 0x60
 8003488:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800348a:	2300      	movs	r3, #0
 800348c:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800348e:	2300      	movs	r3, #0
 8003490:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003492:	2300      	movs	r3, #0
 8003494:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003496:	463b      	mov	r3, r7
 8003498:	2200      	movs	r2, #0
 800349a:	4619      	mov	r1, r3
 800349c:	4817      	ldr	r0, [pc, #92]	@ (80034fc <MX_TIM4_Init+0x128>)
 800349e:	f009 f90d 	bl	800c6bc <HAL_TIM_PWM_ConfigChannel>
 80034a2:	4603      	mov	r3, r0
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d001      	beq.n	80034ac <MX_TIM4_Init+0xd8>
  {
    Error_Handler();
 80034a8:	f000 fa84 	bl	80039b4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80034ac:	463b      	mov	r3, r7
 80034ae:	2204      	movs	r2, #4
 80034b0:	4619      	mov	r1, r3
 80034b2:	4812      	ldr	r0, [pc, #72]	@ (80034fc <MX_TIM4_Init+0x128>)
 80034b4:	f009 f902 	bl	800c6bc <HAL_TIM_PWM_ConfigChannel>
 80034b8:	4603      	mov	r3, r0
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d001      	beq.n	80034c2 <MX_TIM4_Init+0xee>
  {
    Error_Handler();
 80034be:	f000 fa79 	bl	80039b4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80034c2:	463b      	mov	r3, r7
 80034c4:	2208      	movs	r2, #8
 80034c6:	4619      	mov	r1, r3
 80034c8:	480c      	ldr	r0, [pc, #48]	@ (80034fc <MX_TIM4_Init+0x128>)
 80034ca:	f009 f8f7 	bl	800c6bc <HAL_TIM_PWM_ConfigChannel>
 80034ce:	4603      	mov	r3, r0
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d001      	beq.n	80034d8 <MX_TIM4_Init+0x104>
  {
    Error_Handler();
 80034d4:	f000 fa6e 	bl	80039b4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80034d8:	463b      	mov	r3, r7
 80034da:	220c      	movs	r2, #12
 80034dc:	4619      	mov	r1, r3
 80034de:	4807      	ldr	r0, [pc, #28]	@ (80034fc <MX_TIM4_Init+0x128>)
 80034e0:	f009 f8ec 	bl	800c6bc <HAL_TIM_PWM_ConfigChannel>
 80034e4:	4603      	mov	r3, r0
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d001      	beq.n	80034ee <MX_TIM4_Init+0x11a>
  {
    Error_Handler();
 80034ea:	f000 fa63 	bl	80039b4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 80034ee:	4803      	ldr	r0, [pc, #12]	@ (80034fc <MX_TIM4_Init+0x128>)
 80034f0:	f000 fc42 	bl	8003d78 <HAL_TIM_MspPostInit>

}
 80034f4:	bf00      	nop
 80034f6:	3738      	adds	r7, #56	@ 0x38
 80034f8:	46bd      	mov	sp, r7
 80034fa:	bd80      	pop	{r7, pc}
 80034fc:	240006ec 	.word	0x240006ec
 8003500:	40000800 	.word	0x40000800

08003504 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8003504:	b580      	push	{r7, lr}
 8003506:	b092      	sub	sp, #72	@ 0x48
 8003508:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800350a:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800350e:	2200      	movs	r2, #0
 8003510:	601a      	str	r2, [r3, #0]
 8003512:	605a      	str	r2, [r3, #4]
 8003514:	609a      	str	r2, [r3, #8]
 8003516:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003518:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800351c:	2200      	movs	r2, #0
 800351e:	601a      	str	r2, [r3, #0]
 8003520:	605a      	str	r2, [r3, #4]
 8003522:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8003524:	f107 031c 	add.w	r3, r7, #28
 8003528:	2200      	movs	r2, #0
 800352a:	601a      	str	r2, [r3, #0]
 800352c:	605a      	str	r2, [r3, #4]
 800352e:	609a      	str	r2, [r3, #8]
 8003530:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003532:	463b      	mov	r3, r7
 8003534:	2200      	movs	r2, #0
 8003536:	601a      	str	r2, [r3, #0]
 8003538:	605a      	str	r2, [r3, #4]
 800353a:	609a      	str	r2, [r3, #8]
 800353c:	60da      	str	r2, [r3, #12]
 800353e:	611a      	str	r2, [r3, #16]
 8003540:	615a      	str	r2, [r3, #20]
 8003542:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8003544:	4b3f      	ldr	r3, [pc, #252]	@ (8003644 <MX_TIM5_Init+0x140>)
 8003546:	4a40      	ldr	r2, [pc, #256]	@ (8003648 <MX_TIM5_Init+0x144>)
 8003548:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 79;
 800354a:	4b3e      	ldr	r3, [pc, #248]	@ (8003644 <MX_TIM5_Init+0x140>)
 800354c:	224f      	movs	r2, #79	@ 0x4f
 800354e:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003550:	4b3c      	ldr	r3, [pc, #240]	@ (8003644 <MX_TIM5_Init+0x140>)
 8003552:	2200      	movs	r2, #0
 8003554:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 0xFFFFFFFF;
 8003556:	4b3b      	ldr	r3, [pc, #236]	@ (8003644 <MX_TIM5_Init+0x140>)
 8003558:	f04f 32ff 	mov.w	r2, #4294967295
 800355c:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800355e:	4b39      	ldr	r3, [pc, #228]	@ (8003644 <MX_TIM5_Init+0x140>)
 8003560:	2200      	movs	r2, #0
 8003562:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003564:	4b37      	ldr	r3, [pc, #220]	@ (8003644 <MX_TIM5_Init+0x140>)
 8003566:	2200      	movs	r2, #0
 8003568:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 800356a:	4836      	ldr	r0, [pc, #216]	@ (8003644 <MX_TIM5_Init+0x140>)
 800356c:	f008 f9cc 	bl	800b908 <HAL_TIM_Base_Init>
 8003570:	4603      	mov	r3, r0
 8003572:	2b00      	cmp	r3, #0
 8003574:	d001      	beq.n	800357a <MX_TIM5_Init+0x76>
  {
    Error_Handler();
 8003576:	f000 fa1d 	bl	80039b4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800357a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800357e:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8003580:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8003584:	4619      	mov	r1, r3
 8003586:	482f      	ldr	r0, [pc, #188]	@ (8003644 <MX_TIM5_Init+0x140>)
 8003588:	f009 f9ac 	bl	800c8e4 <HAL_TIM_ConfigClockSource>
 800358c:	4603      	mov	r3, r0
 800358e:	2b00      	cmp	r3, #0
 8003590:	d001      	beq.n	8003596 <MX_TIM5_Init+0x92>
  {
    Error_Handler();
 8003592:	f000 fa0f 	bl	80039b4 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim5) != HAL_OK)
 8003596:	482b      	ldr	r0, [pc, #172]	@ (8003644 <MX_TIM5_Init+0x140>)
 8003598:	f008 fcc0 	bl	800bf1c <HAL_TIM_IC_Init>
 800359c:	4603      	mov	r3, r0
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d001      	beq.n	80035a6 <MX_TIM5_Init+0xa2>
  {
    Error_Handler();
 80035a2:	f000 fa07 	bl	80039b4 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim5) != HAL_OK)
 80035a6:	4827      	ldr	r0, [pc, #156]	@ (8003644 <MX_TIM5_Init+0x140>)
 80035a8:	f008 fa05 	bl	800b9b6 <HAL_TIM_OC_Init>
 80035ac:	4603      	mov	r3, r0
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d001      	beq.n	80035b6 <MX_TIM5_Init+0xb2>
  {
    Error_Handler();
 80035b2:	f000 f9ff 	bl	80039b4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80035b6:	2300      	movs	r3, #0
 80035b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80035ba:	2300      	movs	r3, #0
 80035bc:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80035be:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80035c2:	4619      	mov	r1, r3
 80035c4:	481f      	ldr	r0, [pc, #124]	@ (8003644 <MX_TIM5_Init+0x140>)
 80035c6:	f00a f84b 	bl	800d660 <HAL_TIMEx_MasterConfigSynchronization>
 80035ca:	4603      	mov	r3, r0
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d001      	beq.n	80035d4 <MX_TIM5_Init+0xd0>
  {
    Error_Handler();
 80035d0:	f000 f9f0 	bl	80039b4 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80035d4:	2300      	movs	r3, #0
 80035d6:	61fb      	str	r3, [r7, #28]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80035d8:	2301      	movs	r3, #1
 80035da:	623b      	str	r3, [r7, #32]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80035dc:	2300      	movs	r3, #0
 80035de:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigIC.ICFilter = 0;
 80035e0:	2300      	movs	r3, #0
 80035e2:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_IC_ConfigChannel(&htim5, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80035e4:	f107 031c 	add.w	r3, r7, #28
 80035e8:	2200      	movs	r2, #0
 80035ea:	4619      	mov	r1, r3
 80035ec:	4815      	ldr	r0, [pc, #84]	@ (8003644 <MX_TIM5_Init+0x140>)
 80035ee:	f008 ffc9 	bl	800c584 <HAL_TIM_IC_ConfigChannel>
 80035f2:	4603      	mov	r3, r0
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d001      	beq.n	80035fc <MX_TIM5_Init+0xf8>
  {
    Error_Handler();
 80035f8:	f000 f9dc 	bl	80039b4 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim5, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 80035fc:	f107 031c 	add.w	r3, r7, #28
 8003600:	2204      	movs	r2, #4
 8003602:	4619      	mov	r1, r3
 8003604:	480f      	ldr	r0, [pc, #60]	@ (8003644 <MX_TIM5_Init+0x140>)
 8003606:	f008 ffbd 	bl	800c584 <HAL_TIM_IC_ConfigChannel>
 800360a:	4603      	mov	r3, r0
 800360c:	2b00      	cmp	r3, #0
 800360e:	d001      	beq.n	8003614 <MX_TIM5_Init+0x110>
  {
    Error_Handler();
 8003610:	f000 f9d0 	bl	80039b4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8003614:	2300      	movs	r3, #0
 8003616:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8003618:	2300      	movs	r3, #0
 800361a:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800361c:	2300      	movs	r3, #0
 800361e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003620:	2300      	movs	r3, #0
 8003622:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_OC_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8003624:	463b      	mov	r3, r7
 8003626:	2208      	movs	r2, #8
 8003628:	4619      	mov	r1, r3
 800362a:	4806      	ldr	r0, [pc, #24]	@ (8003644 <MX_TIM5_Init+0x140>)
 800362c:	f008 ff30 	bl	800c490 <HAL_TIM_OC_ConfigChannel>
 8003630:	4603      	mov	r3, r0
 8003632:	2b00      	cmp	r3, #0
 8003634:	d001      	beq.n	800363a <MX_TIM5_Init+0x136>
  {
    Error_Handler();
 8003636:	f000 f9bd 	bl	80039b4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 800363a:	bf00      	nop
 800363c:	3748      	adds	r7, #72	@ 0x48
 800363e:	46bd      	mov	sp, r7
 8003640:	bd80      	pop	{r7, pc}
 8003642:	bf00      	nop
 8003644:	24000738 	.word	0x24000738
 8003648:	40000c00 	.word	0x40000c00

0800364c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800364c:	b580      	push	{r7, lr}
 800364e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003650:	4b22      	ldr	r3, [pc, #136]	@ (80036dc <MX_USART1_UART_Init+0x90>)
 8003652:	4a23      	ldr	r2, [pc, #140]	@ (80036e0 <MX_USART1_UART_Init+0x94>)
 8003654:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8003656:	4b21      	ldr	r3, [pc, #132]	@ (80036dc <MX_USART1_UART_Init+0x90>)
 8003658:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800365c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800365e:	4b1f      	ldr	r3, [pc, #124]	@ (80036dc <MX_USART1_UART_Init+0x90>)
 8003660:	2200      	movs	r2, #0
 8003662:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003664:	4b1d      	ldr	r3, [pc, #116]	@ (80036dc <MX_USART1_UART_Init+0x90>)
 8003666:	2200      	movs	r2, #0
 8003668:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800366a:	4b1c      	ldr	r3, [pc, #112]	@ (80036dc <MX_USART1_UART_Init+0x90>)
 800366c:	2200      	movs	r2, #0
 800366e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003670:	4b1a      	ldr	r3, [pc, #104]	@ (80036dc <MX_USART1_UART_Init+0x90>)
 8003672:	220c      	movs	r2, #12
 8003674:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003676:	4b19      	ldr	r3, [pc, #100]	@ (80036dc <MX_USART1_UART_Init+0x90>)
 8003678:	2200      	movs	r2, #0
 800367a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800367c:	4b17      	ldr	r3, [pc, #92]	@ (80036dc <MX_USART1_UART_Init+0x90>)
 800367e:	2200      	movs	r2, #0
 8003680:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003682:	4b16      	ldr	r3, [pc, #88]	@ (80036dc <MX_USART1_UART_Init+0x90>)
 8003684:	2200      	movs	r2, #0
 8003686:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8003688:	4b14      	ldr	r3, [pc, #80]	@ (80036dc <MX_USART1_UART_Init+0x90>)
 800368a:	2200      	movs	r2, #0
 800368c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800368e:	4b13      	ldr	r3, [pc, #76]	@ (80036dc <MX_USART1_UART_Init+0x90>)
 8003690:	2200      	movs	r2, #0
 8003692:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003694:	4811      	ldr	r0, [pc, #68]	@ (80036dc <MX_USART1_UART_Init+0x90>)
 8003696:	f00a f90d 	bl	800d8b4 <HAL_UART_Init>
 800369a:	4603      	mov	r3, r0
 800369c:	2b00      	cmp	r3, #0
 800369e:	d001      	beq.n	80036a4 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80036a0:	f000 f988 	bl	80039b4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80036a4:	2100      	movs	r1, #0
 80036a6:	480d      	ldr	r0, [pc, #52]	@ (80036dc <MX_USART1_UART_Init+0x90>)
 80036a8:	f00c feaf 	bl	801040a <HAL_UARTEx_SetTxFifoThreshold>
 80036ac:	4603      	mov	r3, r0
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d001      	beq.n	80036b6 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80036b2:	f000 f97f 	bl	80039b4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80036b6:	2100      	movs	r1, #0
 80036b8:	4808      	ldr	r0, [pc, #32]	@ (80036dc <MX_USART1_UART_Init+0x90>)
 80036ba:	f00c fee4 	bl	8010486 <HAL_UARTEx_SetRxFifoThreshold>
 80036be:	4603      	mov	r3, r0
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d001      	beq.n	80036c8 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80036c4:	f000 f976 	bl	80039b4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80036c8:	4804      	ldr	r0, [pc, #16]	@ (80036dc <MX_USART1_UART_Init+0x90>)
 80036ca:	f00c fe65 	bl	8010398 <HAL_UARTEx_DisableFifoMode>
 80036ce:	4603      	mov	r3, r0
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d001      	beq.n	80036d8 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80036d4:	f000 f96e 	bl	80039b4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80036d8:	bf00      	nop
 80036da:	bd80      	pop	{r7, pc}
 80036dc:	24000784 	.word	0x24000784
 80036e0:	40011000 	.word	0x40011000

080036e4 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80036e4:	b580      	push	{r7, lr}
 80036e6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80036e8:	4b22      	ldr	r3, [pc, #136]	@ (8003774 <MX_USART3_UART_Init+0x90>)
 80036ea:	4a23      	ldr	r2, [pc, #140]	@ (8003778 <MX_USART3_UART_Init+0x94>)
 80036ec:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80036ee:	4b21      	ldr	r3, [pc, #132]	@ (8003774 <MX_USART3_UART_Init+0x90>)
 80036f0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80036f4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80036f6:	4b1f      	ldr	r3, [pc, #124]	@ (8003774 <MX_USART3_UART_Init+0x90>)
 80036f8:	2200      	movs	r2, #0
 80036fa:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80036fc:	4b1d      	ldr	r3, [pc, #116]	@ (8003774 <MX_USART3_UART_Init+0x90>)
 80036fe:	2200      	movs	r2, #0
 8003700:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8003702:	4b1c      	ldr	r3, [pc, #112]	@ (8003774 <MX_USART3_UART_Init+0x90>)
 8003704:	2200      	movs	r2, #0
 8003706:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8003708:	4b1a      	ldr	r3, [pc, #104]	@ (8003774 <MX_USART3_UART_Init+0x90>)
 800370a:	220c      	movs	r2, #12
 800370c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800370e:	4b19      	ldr	r3, [pc, #100]	@ (8003774 <MX_USART3_UART_Init+0x90>)
 8003710:	2200      	movs	r2, #0
 8003712:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8003714:	4b17      	ldr	r3, [pc, #92]	@ (8003774 <MX_USART3_UART_Init+0x90>)
 8003716:	2200      	movs	r2, #0
 8003718:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800371a:	4b16      	ldr	r3, [pc, #88]	@ (8003774 <MX_USART3_UART_Init+0x90>)
 800371c:	2200      	movs	r2, #0
 800371e:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8003720:	4b14      	ldr	r3, [pc, #80]	@ (8003774 <MX_USART3_UART_Init+0x90>)
 8003722:	2200      	movs	r2, #0
 8003724:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003726:	4b13      	ldr	r3, [pc, #76]	@ (8003774 <MX_USART3_UART_Init+0x90>)
 8003728:	2200      	movs	r2, #0
 800372a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800372c:	4811      	ldr	r0, [pc, #68]	@ (8003774 <MX_USART3_UART_Init+0x90>)
 800372e:	f00a f8c1 	bl	800d8b4 <HAL_UART_Init>
 8003732:	4603      	mov	r3, r0
 8003734:	2b00      	cmp	r3, #0
 8003736:	d001      	beq.n	800373c <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8003738:	f000 f93c 	bl	80039b4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800373c:	2100      	movs	r1, #0
 800373e:	480d      	ldr	r0, [pc, #52]	@ (8003774 <MX_USART3_UART_Init+0x90>)
 8003740:	f00c fe63 	bl	801040a <HAL_UARTEx_SetTxFifoThreshold>
 8003744:	4603      	mov	r3, r0
 8003746:	2b00      	cmp	r3, #0
 8003748:	d001      	beq.n	800374e <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 800374a:	f000 f933 	bl	80039b4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800374e:	2100      	movs	r1, #0
 8003750:	4808      	ldr	r0, [pc, #32]	@ (8003774 <MX_USART3_UART_Init+0x90>)
 8003752:	f00c fe98 	bl	8010486 <HAL_UARTEx_SetRxFifoThreshold>
 8003756:	4603      	mov	r3, r0
 8003758:	2b00      	cmp	r3, #0
 800375a:	d001      	beq.n	8003760 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 800375c:	f000 f92a 	bl	80039b4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8003760:	4804      	ldr	r0, [pc, #16]	@ (8003774 <MX_USART3_UART_Init+0x90>)
 8003762:	f00c fe19 	bl	8010398 <HAL_UARTEx_DisableFifoMode>
 8003766:	4603      	mov	r3, r0
 8003768:	2b00      	cmp	r3, #0
 800376a:	d001      	beq.n	8003770 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 800376c:	f000 f922 	bl	80039b4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8003770:	bf00      	nop
 8003772:	bd80      	pop	{r7, pc}
 8003774:	24000818 	.word	0x24000818
 8003778:	40004800 	.word	0x40004800

0800377c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800377c:	b480      	push	{r7}
 800377e:	b087      	sub	sp, #28
 8003780:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003782:	4b28      	ldr	r3, [pc, #160]	@ (8003824 <MX_GPIO_Init+0xa8>)
 8003784:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003788:	4a26      	ldr	r2, [pc, #152]	@ (8003824 <MX_GPIO_Init+0xa8>)
 800378a:	f043 0304 	orr.w	r3, r3, #4
 800378e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003792:	4b24      	ldr	r3, [pc, #144]	@ (8003824 <MX_GPIO_Init+0xa8>)
 8003794:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003798:	f003 0304 	and.w	r3, r3, #4
 800379c:	617b      	str	r3, [r7, #20]
 800379e:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80037a0:	4b20      	ldr	r3, [pc, #128]	@ (8003824 <MX_GPIO_Init+0xa8>)
 80037a2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80037a6:	4a1f      	ldr	r2, [pc, #124]	@ (8003824 <MX_GPIO_Init+0xa8>)
 80037a8:	f043 0301 	orr.w	r3, r3, #1
 80037ac:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80037b0:	4b1c      	ldr	r3, [pc, #112]	@ (8003824 <MX_GPIO_Init+0xa8>)
 80037b2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80037b6:	f003 0301 	and.w	r3, r3, #1
 80037ba:	613b      	str	r3, [r7, #16]
 80037bc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80037be:	4b19      	ldr	r3, [pc, #100]	@ (8003824 <MX_GPIO_Init+0xa8>)
 80037c0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80037c4:	4a17      	ldr	r2, [pc, #92]	@ (8003824 <MX_GPIO_Init+0xa8>)
 80037c6:	f043 0310 	orr.w	r3, r3, #16
 80037ca:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80037ce:	4b15      	ldr	r3, [pc, #84]	@ (8003824 <MX_GPIO_Init+0xa8>)
 80037d0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80037d4:	f003 0310 	and.w	r3, r3, #16
 80037d8:	60fb      	str	r3, [r7, #12]
 80037da:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80037dc:	4b11      	ldr	r3, [pc, #68]	@ (8003824 <MX_GPIO_Init+0xa8>)
 80037de:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80037e2:	4a10      	ldr	r2, [pc, #64]	@ (8003824 <MX_GPIO_Init+0xa8>)
 80037e4:	f043 0302 	orr.w	r3, r3, #2
 80037e8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80037ec:	4b0d      	ldr	r3, [pc, #52]	@ (8003824 <MX_GPIO_Init+0xa8>)
 80037ee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80037f2:	f003 0302 	and.w	r3, r3, #2
 80037f6:	60bb      	str	r3, [r7, #8]
 80037f8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80037fa:	4b0a      	ldr	r3, [pc, #40]	@ (8003824 <MX_GPIO_Init+0xa8>)
 80037fc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003800:	4a08      	ldr	r2, [pc, #32]	@ (8003824 <MX_GPIO_Init+0xa8>)
 8003802:	f043 0308 	orr.w	r3, r3, #8
 8003806:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800380a:	4b06      	ldr	r3, [pc, #24]	@ (8003824 <MX_GPIO_Init+0xa8>)
 800380c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003810:	f003 0308 	and.w	r3, r3, #8
 8003814:	607b      	str	r3, [r7, #4]
 8003816:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8003818:	bf00      	nop
 800381a:	371c      	adds	r7, #28
 800381c:	46bd      	mov	sp, r7
 800381e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003822:	4770      	bx	lr
 8003824:	58024400 	.word	0x58024400

08003828 <TIM1_Init_Config>:

/* USER CODE BEGIN 4 */
void TIM1_Init_Config(void) {
 8003828:	b580      	push	{r7, lr}
 800382a:	af00      	add	r7, sp, #0
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 800382c:	4b13      	ldr	r3, [pc, #76]	@ (800387c <TIM1_Init_Config+0x54>)
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	2200      	movs	r2, #0
 8003832:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0);
 8003834:	4b11      	ldr	r3, [pc, #68]	@ (800387c <TIM1_Init_Config+0x54>)
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	2200      	movs	r2, #0
 800383a:	639a      	str	r2, [r3, #56]	@ 0x38
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, 0);
 800383c:	4b0f      	ldr	r3, [pc, #60]	@ (800387c <TIM1_Init_Config+0x54>)
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	2200      	movs	r2, #0
 8003842:	63da      	str	r2, [r3, #60]	@ 0x3c
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, 0);
 8003844:	4b0d      	ldr	r3, [pc, #52]	@ (800387c <TIM1_Init_Config+0x54>)
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	2200      	movs	r2, #0
 800384a:	641a      	str	r2, [r3, #64]	@ 0x40

	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_5,
 800384c:	4b0b      	ldr	r3, [pc, #44]	@ (800387c <TIM1_Init_Config+0x54>)
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003852:	4b0a      	ldr	r3, [pc, #40]	@ (800387c <TIM1_Init_Config+0x54>)
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	320a      	adds	r2, #10
 8003858:	659a      	str	r2, [r3, #88]	@ 0x58
			__HAL_TIM_GET_COUNTER(&htim1) + 10); //__HAL_TIM_GET_COUNTER(&htim1) + 10 a cada 10 ticks
	HAL_TIM_OC_Start_IT(&htim1, TIM_CHANNEL_5);
 800385a:	2110      	movs	r1, #16
 800385c:	4807      	ldr	r0, [pc, #28]	@ (800387c <TIM1_Init_Config+0x54>)
 800385e:	f008 f90b 	bl	800ba78 <HAL_TIM_OC_Start_IT>

	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_6,
 8003862:	4b06      	ldr	r3, [pc, #24]	@ (800387c <TIM1_Init_Config+0x54>)
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003868:	4b04      	ldr	r3, [pc, #16]	@ (800387c <TIM1_Init_Config+0x54>)
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	320a      	adds	r2, #10
 800386e:	65da      	str	r2, [r3, #92]	@ 0x5c
			__HAL_TIM_GET_COUNTER(&htim1) + 10); //__HAL_TIM_GET_COUNTER(&htim1) + 10 a cada 10 ticks
	HAL_TIM_OC_Start_IT(&htim1, TIM_CHANNEL_6);
 8003870:	2114      	movs	r1, #20
 8003872:	4802      	ldr	r0, [pc, #8]	@ (800387c <TIM1_Init_Config+0x54>)
 8003874:	f008 f900 	bl	800ba78 <HAL_TIM_OC_Start_IT>
}
 8003878:	bf00      	nop
 800387a:	bd80      	pop	{r7, pc}
 800387c:	240006a0 	.word	0x240006a0

08003880 <TIM4_Init_Config>:

void TIM4_Init_Config(void) {
 8003880:	b480      	push	{r7}
 8003882:	af00      	add	r7, sp, #0
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, 0);
 8003884:	4b0a      	ldr	r3, [pc, #40]	@ (80038b0 <TIM4_Init_Config+0x30>)
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	2200      	movs	r2, #0
 800388a:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_2, 0);
 800388c:	4b08      	ldr	r3, [pc, #32]	@ (80038b0 <TIM4_Init_Config+0x30>)
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	2200      	movs	r2, #0
 8003892:	639a      	str	r2, [r3, #56]	@ 0x38
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, 0);
 8003894:	4b06      	ldr	r3, [pc, #24]	@ (80038b0 <TIM4_Init_Config+0x30>)
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	2200      	movs	r2, #0
 800389a:	63da      	str	r2, [r3, #60]	@ 0x3c
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, 0);
 800389c:	4b04      	ldr	r3, [pc, #16]	@ (80038b0 <TIM4_Init_Config+0x30>)
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	2200      	movs	r2, #0
 80038a2:	641a      	str	r2, [r3, #64]	@ 0x40
}
 80038a4:	bf00      	nop
 80038a6:	46bd      	mov	sp, r7
 80038a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ac:	4770      	bx	lr
 80038ae:	bf00      	nop
 80038b0:	240006ec 	.word	0x240006ec

080038b4 <TIM5_Init_Config>:

void TIM5_Init_Config(void) {
 80038b4:	b580      	push	{r7, lr}
 80038b6:	af00      	add	r7, sp, #0
	HAL_TIM_IC_Start_IT(&htim5, TIM_CHANNEL_1);
 80038b8:	2100      	movs	r1, #0
 80038ba:	480a      	ldr	r0, [pc, #40]	@ (80038e4 <TIM5_Init_Config+0x30>)
 80038bc:	f008 fb90 	bl	800bfe0 <HAL_TIM_IC_Start_IT>
	HAL_TIM_IC_Start_IT(&htim5, TIM_CHANNEL_2);
 80038c0:	2104      	movs	r1, #4
 80038c2:	4808      	ldr	r0, [pc, #32]	@ (80038e4 <TIM5_Init_Config+0x30>)
 80038c4:	f008 fb8c 	bl	800bfe0 <HAL_TIM_IC_Start_IT>

	__HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_3,
 80038c8:	4b06      	ldr	r3, [pc, #24]	@ (80038e4 <TIM5_Init_Config+0x30>)
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80038ce:	4b05      	ldr	r3, [pc, #20]	@ (80038e4 <TIM5_Init_Config+0x30>)
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	320a      	adds	r2, #10
 80038d4:	63da      	str	r2, [r3, #60]	@ 0x3c
			__HAL_TIM_GET_COUNTER(&htim5) + 10); //__HAL_TIM_GET_COUNTER(&htim5) + 10 a cada 10 ticks
	HAL_TIM_OC_Start_IT(&htim5, TIM_CHANNEL_3);
 80038d6:	2108      	movs	r1, #8
 80038d8:	4802      	ldr	r0, [pc, #8]	@ (80038e4 <TIM5_Init_Config+0x30>)
 80038da:	f008 f8cd 	bl	800ba78 <HAL_TIM_OC_Start_IT>
}
 80038de:	bf00      	nop
 80038e0:	bd80      	pop	{r7, pc}
 80038e2:	bf00      	nop
 80038e4:	24000738 	.word	0x24000738

080038e8 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 80038e8:	b580      	push	{r7, lr}
 80038ea:	b082      	sub	sp, #8
 80038ec:	af00      	add	r7, sp, #0
 80038ee:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART1) {
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	4a04      	ldr	r2, [pc, #16]	@ (8003908 <HAL_UART_RxCpltCallback+0x20>)
 80038f6:	4293      	cmp	r3, r2
 80038f8:	d101      	bne.n	80038fe <HAL_UART_RxCpltCallback+0x16>
		PROTOCOL_RX_Callback();
 80038fa:	f7fe fb3f 	bl	8001f7c <PROTOCOL_RX_Callback>
	}
}
 80038fe:	bf00      	nop
 8003900:	3708      	adds	r7, #8
 8003902:	46bd      	mov	sp, r7
 8003904:	bd80      	pop	{r7, pc}
 8003906:	bf00      	nop
 8003908:	40011000 	.word	0x40011000

0800390c <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 800390c:	b580      	push	{r7, lr}
 800390e:	b082      	sub	sp, #8
 8003910:	af00      	add	r7, sp, #0
 8003912:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART1) {
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	4a04      	ldr	r2, [pc, #16]	@ (800392c <HAL_UART_TxCpltCallback+0x20>)
 800391a:	4293      	cmp	r3, r2
 800391c:	d101      	bne.n	8003922 <HAL_UART_TxCpltCallback+0x16>
		PROTOCOL_TX_Callback();
 800391e:	f7fe fb57 	bl	8001fd0 <PROTOCOL_TX_Callback>
	}
}
 8003922:	bf00      	nop
 8003924:	3708      	adds	r7, #8
 8003926:	46bd      	mov	sp, r7
 8003928:	bd80      	pop	{r7, pc}
 800392a:	bf00      	nop
 800392c:	40011000 	.word	0x40011000

08003930 <_write>:

int _write(int file, char *ptr, int len) {
 8003930:	b580      	push	{r7, lr}
 8003932:	b084      	sub	sp, #16
 8003934:	af00      	add	r7, sp, #0
 8003936:	60f8      	str	r0, [r7, #12]
 8003938:	60b9      	str	r1, [r7, #8]
 800393a:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart3, (uint8_t*) ptr, len, 1000);
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	b29a      	uxth	r2, r3
 8003940:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003944:	68b9      	ldr	r1, [r7, #8]
 8003946:	4804      	ldr	r0, [pc, #16]	@ (8003958 <_write+0x28>)
 8003948:	f00a f804 	bl	800d954 <HAL_UART_Transmit>
	return len;
 800394c:	687b      	ldr	r3, [r7, #4]
}
 800394e:	4618      	mov	r0, r3
 8003950:	3710      	adds	r7, #16
 8003952:	46bd      	mov	sp, r7
 8003954:	bd80      	pop	{r7, pc}
 8003956:	bf00      	nop
 8003958:	24000818 	.word	0x24000818

0800395c <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 800395c:	b580      	push	{r7, lr}
 800395e:	b084      	sub	sp, #16
 8003960:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8003962:	463b      	mov	r3, r7
 8003964:	2200      	movs	r2, #0
 8003966:	601a      	str	r2, [r3, #0]
 8003968:	605a      	str	r2, [r3, #4]
 800396a:	609a      	str	r2, [r3, #8]
 800396c:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 800396e:	f002 fc33 	bl	80061d8 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8003972:	2301      	movs	r3, #1
 8003974:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8003976:	2300      	movs	r3, #0
 8003978:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 800397a:	2300      	movs	r3, #0
 800397c:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 800397e:	231f      	movs	r3, #31
 8003980:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8003982:	2387      	movs	r3, #135	@ 0x87
 8003984:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8003986:	2300      	movs	r3, #0
 8003988:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 800398a:	2300      	movs	r3, #0
 800398c:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 800398e:	2301      	movs	r3, #1
 8003990:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8003992:	2301      	movs	r3, #1
 8003994:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8003996:	2300      	movs	r3, #0
 8003998:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 800399a:	2300      	movs	r3, #0
 800399c:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 800399e:	463b      	mov	r3, r7
 80039a0:	4618      	mov	r0, r3
 80039a2:	f002 fc51 	bl	8006248 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 80039a6:	2004      	movs	r0, #4
 80039a8:	f002 fc2e 	bl	8006208 <HAL_MPU_Enable>

}
 80039ac:	bf00      	nop
 80039ae:	3710      	adds	r7, #16
 80039b0:	46bd      	mov	sp, r7
 80039b2:	bd80      	pop	{r7, pc}

080039b4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80039b4:	b480      	push	{r7}
 80039b6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80039b8:	b672      	cpsid	i
}
 80039ba:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80039bc:	bf00      	nop
 80039be:	e7fd      	b.n	80039bc <Error_Handler+0x8>

080039c0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80039c0:	b480      	push	{r7}
 80039c2:	b083      	sub	sp, #12
 80039c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80039c6:	4b0a      	ldr	r3, [pc, #40]	@ (80039f0 <HAL_MspInit+0x30>)
 80039c8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80039cc:	4a08      	ldr	r2, [pc, #32]	@ (80039f0 <HAL_MspInit+0x30>)
 80039ce:	f043 0302 	orr.w	r3, r3, #2
 80039d2:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80039d6:	4b06      	ldr	r3, [pc, #24]	@ (80039f0 <HAL_MspInit+0x30>)
 80039d8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80039dc:	f003 0302 	and.w	r3, r3, #2
 80039e0:	607b      	str	r3, [r7, #4]
 80039e2:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80039e4:	bf00      	nop
 80039e6:	370c      	adds	r7, #12
 80039e8:	46bd      	mov	sp, r7
 80039ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ee:	4770      	bx	lr
 80039f0:	58024400 	.word	0x58024400

080039f4 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80039f4:	b580      	push	{r7, lr}
 80039f6:	b0ba      	sub	sp, #232	@ 0xe8
 80039f8:	af00      	add	r7, sp, #0
 80039fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80039fc:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8003a00:	2200      	movs	r2, #0
 8003a02:	601a      	str	r2, [r3, #0]
 8003a04:	605a      	str	r2, [r3, #4]
 8003a06:	609a      	str	r2, [r3, #8]
 8003a08:	60da      	str	r2, [r3, #12]
 8003a0a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003a0c:	f107 0310 	add.w	r3, r7, #16
 8003a10:	22c0      	movs	r2, #192	@ 0xc0
 8003a12:	2100      	movs	r1, #0
 8003a14:	4618      	mov	r0, r3
 8003a16:	f00d fd7d 	bl	8011514 <memset>
  if(hadc->Instance==ADC1)
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	4a2b      	ldr	r2, [pc, #172]	@ (8003acc <HAL_ADC_MspInit+0xd8>)
 8003a20:	4293      	cmp	r3, r2
 8003a22:	d14f      	bne.n	8003ac4 <HAL_ADC_MspInit+0xd0>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8003a24:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8003a28:	f04f 0300 	mov.w	r3, #0
 8003a2c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.PLL2.PLL2M = 32;
 8003a30:	2320      	movs	r3, #32
 8003a32:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2N = 150;
 8003a34:	2396      	movs	r3, #150	@ 0x96
 8003a36:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLL2.PLL2P = 2;
 8003a38:	2302      	movs	r3, #2
 8003a3a:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8003a3c:	2302      	movs	r3, #2
 8003a3e:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 8003a40:	2302      	movs	r3, #2
 8003a42:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_0;
 8003a44:	2300      	movs	r3, #0
 8003a46:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 8003a48:	2320      	movs	r3, #32
 8003a4a:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.PLL2.PLL2FRACN = 0.0;
 8003a4c:	2300      	movs	r3, #0
 8003a4e:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 8003a50:	2300      	movs	r3, #0
 8003a52:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003a56:	f107 0310 	add.w	r3, r7, #16
 8003a5a:	4618      	mov	r0, r3
 8003a5c:	f005 fa56 	bl	8008f0c <HAL_RCCEx_PeriphCLKConfig>
 8003a60:	4603      	mov	r3, r0
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d001      	beq.n	8003a6a <HAL_ADC_MspInit+0x76>
    {
      Error_Handler();
 8003a66:	f7ff ffa5 	bl	80039b4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8003a6a:	4b19      	ldr	r3, [pc, #100]	@ (8003ad0 <HAL_ADC_MspInit+0xdc>)
 8003a6c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003a70:	4a17      	ldr	r2, [pc, #92]	@ (8003ad0 <HAL_ADC_MspInit+0xdc>)
 8003a72:	f043 0320 	orr.w	r3, r3, #32
 8003a76:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8003a7a:	4b15      	ldr	r3, [pc, #84]	@ (8003ad0 <HAL_ADC_MspInit+0xdc>)
 8003a7c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003a80:	f003 0320 	and.w	r3, r3, #32
 8003a84:	60fb      	str	r3, [r7, #12]
 8003a86:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003a88:	4b11      	ldr	r3, [pc, #68]	@ (8003ad0 <HAL_ADC_MspInit+0xdc>)
 8003a8a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003a8e:	4a10      	ldr	r2, [pc, #64]	@ (8003ad0 <HAL_ADC_MspInit+0xdc>)
 8003a90:	f043 0304 	orr.w	r3, r3, #4
 8003a94:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003a98:	4b0d      	ldr	r3, [pc, #52]	@ (8003ad0 <HAL_ADC_MspInit+0xdc>)
 8003a9a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003a9e:	f003 0304 	and.w	r3, r3, #4
 8003aa2:	60bb      	str	r3, [r7, #8]
 8003aa4:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_INP10
    */
    GPIO_InitStruct.Pin = Bat_Voltage_Pin;
 8003aa6:	2301      	movs	r3, #1
 8003aa8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003aac:	2303      	movs	r3, #3
 8003aae:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ab2:	2300      	movs	r3, #0
 8003ab4:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(Bat_Voltage_GPIO_Port, &GPIO_InitStruct);
 8003ab8:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8003abc:	4619      	mov	r1, r3
 8003abe:	4805      	ldr	r0, [pc, #20]	@ (8003ad4 <HAL_ADC_MspInit+0xe0>)
 8003ac0:	f003 f966 	bl	8006d90 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8003ac4:	bf00      	nop
 8003ac6:	37e8      	adds	r7, #232	@ 0xe8
 8003ac8:	46bd      	mov	sp, r7
 8003aca:	bd80      	pop	{r7, pc}
 8003acc:	40022000 	.word	0x40022000
 8003ad0:	58024400 	.word	0x58024400
 8003ad4:	58020800 	.word	0x58020800

08003ad8 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003ad8:	b580      	push	{r7, lr}
 8003ada:	b0bc      	sub	sp, #240	@ 0xf0
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ae0:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8003ae4:	2200      	movs	r2, #0
 8003ae6:	601a      	str	r2, [r3, #0]
 8003ae8:	605a      	str	r2, [r3, #4]
 8003aea:	609a      	str	r2, [r3, #8]
 8003aec:	60da      	str	r2, [r3, #12]
 8003aee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003af0:	f107 0318 	add.w	r3, r7, #24
 8003af4:	22c0      	movs	r2, #192	@ 0xc0
 8003af6:	2100      	movs	r1, #0
 8003af8:	4618      	mov	r0, r3
 8003afa:	f00d fd0b 	bl	8011514 <memset>
  if(hi2c->Instance==I2C1)
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	4a4d      	ldr	r2, [pc, #308]	@ (8003c38 <HAL_I2C_MspInit+0x160>)
 8003b04:	4293      	cmp	r3, r2
 8003b06:	d146      	bne.n	8003b96 <HAL_I2C_MspInit+0xbe>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8003b08:	f04f 0208 	mov.w	r2, #8
 8003b0c:	f04f 0300 	mov.w	r3, #0
 8003b10:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 8003b14:	2300      	movs	r3, #0
 8003b16:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003b1a:	f107 0318 	add.w	r3, r7, #24
 8003b1e:	4618      	mov	r0, r3
 8003b20:	f005 f9f4 	bl	8008f0c <HAL_RCCEx_PeriphCLKConfig>
 8003b24:	4603      	mov	r3, r0
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d001      	beq.n	8003b2e <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 8003b2a:	f7ff ff43 	bl	80039b4 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003b2e:	4b43      	ldr	r3, [pc, #268]	@ (8003c3c <HAL_I2C_MspInit+0x164>)
 8003b30:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003b34:	4a41      	ldr	r2, [pc, #260]	@ (8003c3c <HAL_I2C_MspInit+0x164>)
 8003b36:	f043 0302 	orr.w	r3, r3, #2
 8003b3a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003b3e:	4b3f      	ldr	r3, [pc, #252]	@ (8003c3c <HAL_I2C_MspInit+0x164>)
 8003b40:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003b44:	f003 0302 	and.w	r3, r3, #2
 8003b48:	617b      	str	r3, [r7, #20]
 8003b4a:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003b4c:	23c0      	movs	r3, #192	@ 0xc0
 8003b4e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003b52:	2312      	movs	r3, #18
 8003b54:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b58:	2300      	movs	r3, #0
 8003b5a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b5e:	2300      	movs	r3, #0
 8003b60:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003b64:	2304      	movs	r3, #4
 8003b66:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003b6a:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8003b6e:	4619      	mov	r1, r3
 8003b70:	4833      	ldr	r0, [pc, #204]	@ (8003c40 <HAL_I2C_MspInit+0x168>)
 8003b72:	f003 f90d 	bl	8006d90 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003b76:	4b31      	ldr	r3, [pc, #196]	@ (8003c3c <HAL_I2C_MspInit+0x164>)
 8003b78:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003b7c:	4a2f      	ldr	r2, [pc, #188]	@ (8003c3c <HAL_I2C_MspInit+0x164>)
 8003b7e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8003b82:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8003b86:	4b2d      	ldr	r3, [pc, #180]	@ (8003c3c <HAL_I2C_MspInit+0x164>)
 8003b88:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003b8c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003b90:	613b      	str	r3, [r7, #16]
 8003b92:	693b      	ldr	r3, [r7, #16]
    /* USER CODE BEGIN I2C2_MspInit 1 */

    /* USER CODE END I2C2_MspInit 1 */
  }

}
 8003b94:	e04b      	b.n	8003c2e <HAL_I2C_MspInit+0x156>
  else if(hi2c->Instance==I2C2)
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	4a2a      	ldr	r2, [pc, #168]	@ (8003c44 <HAL_I2C_MspInit+0x16c>)
 8003b9c:	4293      	cmp	r3, r2
 8003b9e:	d146      	bne.n	8003c2e <HAL_I2C_MspInit+0x156>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8003ba0:	f04f 0208 	mov.w	r2, #8
 8003ba4:	f04f 0300 	mov.w	r3, #0
 8003ba8:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 8003bac:	2300      	movs	r3, #0
 8003bae:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003bb2:	f107 0318 	add.w	r3, r7, #24
 8003bb6:	4618      	mov	r0, r3
 8003bb8:	f005 f9a8 	bl	8008f0c <HAL_RCCEx_PeriphCLKConfig>
 8003bbc:	4603      	mov	r3, r0
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d001      	beq.n	8003bc6 <HAL_I2C_MspInit+0xee>
      Error_Handler();
 8003bc2:	f7ff fef7 	bl	80039b4 <Error_Handler>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003bc6:	4b1d      	ldr	r3, [pc, #116]	@ (8003c3c <HAL_I2C_MspInit+0x164>)
 8003bc8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003bcc:	4a1b      	ldr	r2, [pc, #108]	@ (8003c3c <HAL_I2C_MspInit+0x164>)
 8003bce:	f043 0302 	orr.w	r3, r3, #2
 8003bd2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003bd6:	4b19      	ldr	r3, [pc, #100]	@ (8003c3c <HAL_I2C_MspInit+0x164>)
 8003bd8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003bdc:	f003 0302 	and.w	r3, r3, #2
 8003be0:	60fb      	str	r3, [r7, #12]
 8003be2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8003be4:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8003be8:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003bec:	2312      	movs	r3, #18
 8003bee:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bf2:	2300      	movs	r3, #0
 8003bf4:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003bf8:	2300      	movs	r3, #0
 8003bfa:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8003bfe:	2304      	movs	r3, #4
 8003c00:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003c04:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8003c08:	4619      	mov	r1, r3
 8003c0a:	480d      	ldr	r0, [pc, #52]	@ (8003c40 <HAL_I2C_MspInit+0x168>)
 8003c0c:	f003 f8c0 	bl	8006d90 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8003c10:	4b0a      	ldr	r3, [pc, #40]	@ (8003c3c <HAL_I2C_MspInit+0x164>)
 8003c12:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003c16:	4a09      	ldr	r2, [pc, #36]	@ (8003c3c <HAL_I2C_MspInit+0x164>)
 8003c18:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003c1c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8003c20:	4b06      	ldr	r3, [pc, #24]	@ (8003c3c <HAL_I2C_MspInit+0x164>)
 8003c22:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003c26:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003c2a:	60bb      	str	r3, [r7, #8]
 8003c2c:	68bb      	ldr	r3, [r7, #8]
}
 8003c2e:	bf00      	nop
 8003c30:	37f0      	adds	r7, #240	@ 0xf0
 8003c32:	46bd      	mov	sp, r7
 8003c34:	bd80      	pop	{r7, pc}
 8003c36:	bf00      	nop
 8003c38:	40005400 	.word	0x40005400
 8003c3c:	58024400 	.word	0x58024400
 8003c40:	58020400 	.word	0x58020400
 8003c44:	40005800 	.word	0x40005800

08003c48 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003c48:	b580      	push	{r7, lr}
 8003c4a:	b08c      	sub	sp, #48	@ 0x30
 8003c4c:	af00      	add	r7, sp, #0
 8003c4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003c50:	f107 031c 	add.w	r3, r7, #28
 8003c54:	2200      	movs	r2, #0
 8003c56:	601a      	str	r2, [r3, #0]
 8003c58:	605a      	str	r2, [r3, #4]
 8003c5a:	609a      	str	r2, [r3, #8]
 8003c5c:	60da      	str	r2, [r3, #12]
 8003c5e:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	4a3f      	ldr	r2, [pc, #252]	@ (8003d64 <HAL_TIM_Base_MspInit+0x11c>)
 8003c66:	4293      	cmp	r3, r2
 8003c68:	d11f      	bne.n	8003caa <HAL_TIM_Base_MspInit+0x62>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003c6a:	4b3f      	ldr	r3, [pc, #252]	@ (8003d68 <HAL_TIM_Base_MspInit+0x120>)
 8003c6c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003c70:	4a3d      	ldr	r2, [pc, #244]	@ (8003d68 <HAL_TIM_Base_MspInit+0x120>)
 8003c72:	f043 0301 	orr.w	r3, r3, #1
 8003c76:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003c7a:	4b3b      	ldr	r3, [pc, #236]	@ (8003d68 <HAL_TIM_Base_MspInit+0x120>)
 8003c7c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003c80:	f003 0301 	and.w	r3, r3, #1
 8003c84:	61bb      	str	r3, [r7, #24]
 8003c86:	69bb      	ldr	r3, [r7, #24]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 8003c88:	2200      	movs	r2, #0
 8003c8a:	2100      	movs	r1, #0
 8003c8c:	2019      	movs	r0, #25
 8003c8e:	f002 fa6e 	bl	800616e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8003c92:	2019      	movs	r0, #25
 8003c94:	f002 fa85 	bl	80061a2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8003c98:	2200      	movs	r2, #0
 8003c9a:	2100      	movs	r1, #0
 8003c9c:	201b      	movs	r0, #27
 8003c9e:	f002 fa66 	bl	800616e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8003ca2:	201b      	movs	r0, #27
 8003ca4:	f002 fa7d 	bl	80061a2 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM5_MspInit 1 */

    /* USER CODE END TIM5_MspInit 1 */
  }

}
 8003ca8:	e057      	b.n	8003d5a <HAL_TIM_Base_MspInit+0x112>
  else if(htim_base->Instance==TIM4)
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	4a2f      	ldr	r2, [pc, #188]	@ (8003d6c <HAL_TIM_Base_MspInit+0x124>)
 8003cb0:	4293      	cmp	r3, r2
 8003cb2:	d117      	bne.n	8003ce4 <HAL_TIM_Base_MspInit+0x9c>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003cb4:	4b2c      	ldr	r3, [pc, #176]	@ (8003d68 <HAL_TIM_Base_MspInit+0x120>)
 8003cb6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003cba:	4a2b      	ldr	r2, [pc, #172]	@ (8003d68 <HAL_TIM_Base_MspInit+0x120>)
 8003cbc:	f043 0304 	orr.w	r3, r3, #4
 8003cc0:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8003cc4:	4b28      	ldr	r3, [pc, #160]	@ (8003d68 <HAL_TIM_Base_MspInit+0x120>)
 8003cc6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003cca:	f003 0304 	and.w	r3, r3, #4
 8003cce:	617b      	str	r3, [r7, #20]
 8003cd0:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8003cd2:	2200      	movs	r2, #0
 8003cd4:	2100      	movs	r1, #0
 8003cd6:	201e      	movs	r0, #30
 8003cd8:	f002 fa49 	bl	800616e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8003cdc:	201e      	movs	r0, #30
 8003cde:	f002 fa60 	bl	80061a2 <HAL_NVIC_EnableIRQ>
}
 8003ce2:	e03a      	b.n	8003d5a <HAL_TIM_Base_MspInit+0x112>
  else if(htim_base->Instance==TIM5)
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	4a21      	ldr	r2, [pc, #132]	@ (8003d70 <HAL_TIM_Base_MspInit+0x128>)
 8003cea:	4293      	cmp	r3, r2
 8003cec:	d135      	bne.n	8003d5a <HAL_TIM_Base_MspInit+0x112>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8003cee:	4b1e      	ldr	r3, [pc, #120]	@ (8003d68 <HAL_TIM_Base_MspInit+0x120>)
 8003cf0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003cf4:	4a1c      	ldr	r2, [pc, #112]	@ (8003d68 <HAL_TIM_Base_MspInit+0x120>)
 8003cf6:	f043 0308 	orr.w	r3, r3, #8
 8003cfa:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8003cfe:	4b1a      	ldr	r3, [pc, #104]	@ (8003d68 <HAL_TIM_Base_MspInit+0x120>)
 8003d00:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003d04:	f003 0308 	and.w	r3, r3, #8
 8003d08:	613b      	str	r3, [r7, #16]
 8003d0a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003d0c:	4b16      	ldr	r3, [pc, #88]	@ (8003d68 <HAL_TIM_Base_MspInit+0x120>)
 8003d0e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003d12:	4a15      	ldr	r2, [pc, #84]	@ (8003d68 <HAL_TIM_Base_MspInit+0x120>)
 8003d14:	f043 0301 	orr.w	r3, r3, #1
 8003d18:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003d1c:	4b12      	ldr	r3, [pc, #72]	@ (8003d68 <HAL_TIM_Base_MspInit+0x120>)
 8003d1e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003d22:	f003 0301 	and.w	r3, r3, #1
 8003d26:	60fb      	str	r3, [r7, #12]
 8003d28:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = CKP_Pin|CMP_Pin;
 8003d2a:	2303      	movs	r3, #3
 8003d2c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d2e:	2302      	movs	r3, #2
 8003d30:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d32:	2300      	movs	r3, #0
 8003d34:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003d36:	2300      	movs	r3, #0
 8003d38:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8003d3a:	2302      	movs	r3, #2
 8003d3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003d3e:	f107 031c 	add.w	r3, r7, #28
 8003d42:	4619      	mov	r1, r3
 8003d44:	480b      	ldr	r0, [pc, #44]	@ (8003d74 <HAL_TIM_Base_MspInit+0x12c>)
 8003d46:	f003 f823 	bl	8006d90 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 8003d4a:	2200      	movs	r2, #0
 8003d4c:	2100      	movs	r1, #0
 8003d4e:	2032      	movs	r0, #50	@ 0x32
 8003d50:	f002 fa0d 	bl	800616e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8003d54:	2032      	movs	r0, #50	@ 0x32
 8003d56:	f002 fa24 	bl	80061a2 <HAL_NVIC_EnableIRQ>
}
 8003d5a:	bf00      	nop
 8003d5c:	3730      	adds	r7, #48	@ 0x30
 8003d5e:	46bd      	mov	sp, r7
 8003d60:	bd80      	pop	{r7, pc}
 8003d62:	bf00      	nop
 8003d64:	40010000 	.word	0x40010000
 8003d68:	58024400 	.word	0x58024400
 8003d6c:	40000800 	.word	0x40000800
 8003d70:	40000c00 	.word	0x40000c00
 8003d74:	58020000 	.word	0x58020000

08003d78 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003d78:	b580      	push	{r7, lr}
 8003d7a:	b08a      	sub	sp, #40	@ 0x28
 8003d7c:	af00      	add	r7, sp, #0
 8003d7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003d80:	f107 0314 	add.w	r3, r7, #20
 8003d84:	2200      	movs	r2, #0
 8003d86:	601a      	str	r2, [r3, #0]
 8003d88:	605a      	str	r2, [r3, #4]
 8003d8a:	609a      	str	r2, [r3, #8]
 8003d8c:	60da      	str	r2, [r3, #12]
 8003d8e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	4a26      	ldr	r2, [pc, #152]	@ (8003e30 <HAL_TIM_MspPostInit+0xb8>)
 8003d96:	4293      	cmp	r3, r2
 8003d98:	d120      	bne.n	8003ddc <HAL_TIM_MspPostInit+0x64>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003d9a:	4b26      	ldr	r3, [pc, #152]	@ (8003e34 <HAL_TIM_MspPostInit+0xbc>)
 8003d9c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003da0:	4a24      	ldr	r2, [pc, #144]	@ (8003e34 <HAL_TIM_MspPostInit+0xbc>)
 8003da2:	f043 0310 	orr.w	r3, r3, #16
 8003da6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003daa:	4b22      	ldr	r3, [pc, #136]	@ (8003e34 <HAL_TIM_MspPostInit+0xbc>)
 8003dac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003db0:	f003 0310 	and.w	r3, r3, #16
 8003db4:	613b      	str	r3, [r7, #16]
 8003db6:	693b      	ldr	r3, [r7, #16]
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    PE13     ------> TIM1_CH3
    PE14     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = Injector_1_Pin|Injector_2_Pin|Injector_3_Pin|Injector_4_Pin;
 8003db8:	f44f 43d4 	mov.w	r3, #27136	@ 0x6a00
 8003dbc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003dbe:	2302      	movs	r3, #2
 8003dc0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003dc2:	2300      	movs	r3, #0
 8003dc4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003dc6:	2300      	movs	r3, #0
 8003dc8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003dca:	2301      	movs	r3, #1
 8003dcc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003dce:	f107 0314 	add.w	r3, r7, #20
 8003dd2:	4619      	mov	r1, r3
 8003dd4:	4818      	ldr	r0, [pc, #96]	@ (8003e38 <HAL_TIM_MspPostInit+0xc0>)
 8003dd6:	f002 ffdb 	bl	8006d90 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM4_MspPostInit 1 */

    /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8003dda:	e024      	b.n	8003e26 <HAL_TIM_MspPostInit+0xae>
  else if(htim->Instance==TIM4)
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	4a16      	ldr	r2, [pc, #88]	@ (8003e3c <HAL_TIM_MspPostInit+0xc4>)
 8003de2:	4293      	cmp	r3, r2
 8003de4:	d11f      	bne.n	8003e26 <HAL_TIM_MspPostInit+0xae>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003de6:	4b13      	ldr	r3, [pc, #76]	@ (8003e34 <HAL_TIM_MspPostInit+0xbc>)
 8003de8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003dec:	4a11      	ldr	r2, [pc, #68]	@ (8003e34 <HAL_TIM_MspPostInit+0xbc>)
 8003dee:	f043 0308 	orr.w	r3, r3, #8
 8003df2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003df6:	4b0f      	ldr	r3, [pc, #60]	@ (8003e34 <HAL_TIM_MspPostInit+0xbc>)
 8003df8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003dfc:	f003 0308 	and.w	r3, r3, #8
 8003e00:	60fb      	str	r3, [r7, #12]
 8003e02:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = Input_Ig_1_Pin|Input_Ig_2_Pin|Input_Ig_3_Pin|Input_Ig_4_Pin;
 8003e04:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8003e08:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e0a:	2302      	movs	r3, #2
 8003e0c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e0e:	2300      	movs	r3, #0
 8003e10:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003e12:	2300      	movs	r3, #0
 8003e14:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8003e16:	2302      	movs	r3, #2
 8003e18:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003e1a:	f107 0314 	add.w	r3, r7, #20
 8003e1e:	4619      	mov	r1, r3
 8003e20:	4807      	ldr	r0, [pc, #28]	@ (8003e40 <HAL_TIM_MspPostInit+0xc8>)
 8003e22:	f002 ffb5 	bl	8006d90 <HAL_GPIO_Init>
}
 8003e26:	bf00      	nop
 8003e28:	3728      	adds	r7, #40	@ 0x28
 8003e2a:	46bd      	mov	sp, r7
 8003e2c:	bd80      	pop	{r7, pc}
 8003e2e:	bf00      	nop
 8003e30:	40010000 	.word	0x40010000
 8003e34:	58024400 	.word	0x58024400
 8003e38:	58021000 	.word	0x58021000
 8003e3c:	40000800 	.word	0x40000800
 8003e40:	58020c00 	.word	0x58020c00

08003e44 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003e44:	b580      	push	{r7, lr}
 8003e46:	b0bc      	sub	sp, #240	@ 0xf0
 8003e48:	af00      	add	r7, sp, #0
 8003e4a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003e4c:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8003e50:	2200      	movs	r2, #0
 8003e52:	601a      	str	r2, [r3, #0]
 8003e54:	605a      	str	r2, [r3, #4]
 8003e56:	609a      	str	r2, [r3, #8]
 8003e58:	60da      	str	r2, [r3, #12]
 8003e5a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003e5c:	f107 0318 	add.w	r3, r7, #24
 8003e60:	22c0      	movs	r2, #192	@ 0xc0
 8003e62:	2100      	movs	r1, #0
 8003e64:	4618      	mov	r0, r3
 8003e66:	f00d fb55 	bl	8011514 <memset>
  if(huart->Instance==USART1)
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	4a51      	ldr	r2, [pc, #324]	@ (8003fb4 <HAL_UART_MspInit+0x170>)
 8003e70:	4293      	cmp	r3, r2
 8003e72:	d14f      	bne.n	8003f14 <HAL_UART_MspInit+0xd0>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8003e74:	f04f 0201 	mov.w	r2, #1
 8003e78:	f04f 0300 	mov.w	r3, #0
 8003e7c:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_HSI;
 8003e80:	2318      	movs	r3, #24
 8003e82:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003e86:	f107 0318 	add.w	r3, r7, #24
 8003e8a:	4618      	mov	r0, r3
 8003e8c:	f005 f83e 	bl	8008f0c <HAL_RCCEx_PeriphCLKConfig>
 8003e90:	4603      	mov	r3, r0
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d001      	beq.n	8003e9a <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8003e96:	f7ff fd8d 	bl	80039b4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003e9a:	4b47      	ldr	r3, [pc, #284]	@ (8003fb8 <HAL_UART_MspInit+0x174>)
 8003e9c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003ea0:	4a45      	ldr	r2, [pc, #276]	@ (8003fb8 <HAL_UART_MspInit+0x174>)
 8003ea2:	f043 0310 	orr.w	r3, r3, #16
 8003ea6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003eaa:	4b43      	ldr	r3, [pc, #268]	@ (8003fb8 <HAL_UART_MspInit+0x174>)
 8003eac:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003eb0:	f003 0310 	and.w	r3, r3, #16
 8003eb4:	617b      	str	r3, [r7, #20]
 8003eb6:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003eb8:	4b3f      	ldr	r3, [pc, #252]	@ (8003fb8 <HAL_UART_MspInit+0x174>)
 8003eba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003ebe:	4a3e      	ldr	r2, [pc, #248]	@ (8003fb8 <HAL_UART_MspInit+0x174>)
 8003ec0:	f043 0302 	orr.w	r3, r3, #2
 8003ec4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003ec8:	4b3b      	ldr	r3, [pc, #236]	@ (8003fb8 <HAL_UART_MspInit+0x174>)
 8003eca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003ece:	f003 0302 	and.w	r3, r3, #2
 8003ed2:	613b      	str	r3, [r7, #16]
 8003ed4:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PB14     ------> USART1_TX
    PB15     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8003ed6:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8003eda:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ede:	2302      	movs	r3, #2
 8003ee0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ee4:	2300      	movs	r3, #0
 8003ee6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003eea:	2300      	movs	r3, #0
 8003eec:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8003ef0:	2304      	movs	r3, #4
 8003ef2:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003ef6:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8003efa:	4619      	mov	r1, r3
 8003efc:	482f      	ldr	r0, [pc, #188]	@ (8003fbc <HAL_UART_MspInit+0x178>)
 8003efe:	f002 ff47 	bl	8006d90 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8003f02:	2200      	movs	r2, #0
 8003f04:	2100      	movs	r1, #0
 8003f06:	2025      	movs	r0, #37	@ 0x25
 8003f08:	f002 f931 	bl	800616e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8003f0c:	2025      	movs	r0, #37	@ 0x25
 8003f0e:	f002 f948 	bl	80061a2 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 8003f12:	e04b      	b.n	8003fac <HAL_UART_MspInit+0x168>
  else if(huart->Instance==USART3)
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	4a29      	ldr	r2, [pc, #164]	@ (8003fc0 <HAL_UART_MspInit+0x17c>)
 8003f1a:	4293      	cmp	r3, r2
 8003f1c:	d146      	bne.n	8003fac <HAL_UART_MspInit+0x168>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8003f1e:	f04f 0202 	mov.w	r2, #2
 8003f22:	f04f 0300 	mov.w	r3, #0
 8003f26:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8003f2a:	2300      	movs	r3, #0
 8003f2c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003f30:	f107 0318 	add.w	r3, r7, #24
 8003f34:	4618      	mov	r0, r3
 8003f36:	f004 ffe9 	bl	8008f0c <HAL_RCCEx_PeriphCLKConfig>
 8003f3a:	4603      	mov	r3, r0
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d001      	beq.n	8003f44 <HAL_UART_MspInit+0x100>
      Error_Handler();
 8003f40:	f7ff fd38 	bl	80039b4 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8003f44:	4b1c      	ldr	r3, [pc, #112]	@ (8003fb8 <HAL_UART_MspInit+0x174>)
 8003f46:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003f4a:	4a1b      	ldr	r2, [pc, #108]	@ (8003fb8 <HAL_UART_MspInit+0x174>)
 8003f4c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003f50:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8003f54:	4b18      	ldr	r3, [pc, #96]	@ (8003fb8 <HAL_UART_MspInit+0x174>)
 8003f56:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003f5a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003f5e:	60fb      	str	r3, [r7, #12]
 8003f60:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003f62:	4b15      	ldr	r3, [pc, #84]	@ (8003fb8 <HAL_UART_MspInit+0x174>)
 8003f64:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003f68:	4a13      	ldr	r2, [pc, #76]	@ (8003fb8 <HAL_UART_MspInit+0x174>)
 8003f6a:	f043 0308 	orr.w	r3, r3, #8
 8003f6e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003f72:	4b11      	ldr	r3, [pc, #68]	@ (8003fb8 <HAL_UART_MspInit+0x174>)
 8003f74:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003f78:	f003 0308 	and.w	r3, r3, #8
 8003f7c:	60bb      	str	r3, [r7, #8]
 8003f7e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8003f80:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8003f84:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f88:	2302      	movs	r3, #2
 8003f8a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f8e:	2300      	movs	r3, #0
 8003f90:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f94:	2300      	movs	r3, #0
 8003f96:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003f9a:	2307      	movs	r3, #7
 8003f9c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003fa0:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8003fa4:	4619      	mov	r1, r3
 8003fa6:	4807      	ldr	r0, [pc, #28]	@ (8003fc4 <HAL_UART_MspInit+0x180>)
 8003fa8:	f002 fef2 	bl	8006d90 <HAL_GPIO_Init>
}
 8003fac:	bf00      	nop
 8003fae:	37f0      	adds	r7, #240	@ 0xf0
 8003fb0:	46bd      	mov	sp, r7
 8003fb2:	bd80      	pop	{r7, pc}
 8003fb4:	40011000 	.word	0x40011000
 8003fb8:	58024400 	.word	0x58024400
 8003fbc:	58020400 	.word	0x58020400
 8003fc0:	40004800 	.word	0x40004800
 8003fc4:	58020c00 	.word	0x58020c00

08003fc8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003fc8:	b480      	push	{r7}
 8003fca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003fcc:	bf00      	nop
 8003fce:	e7fd      	b.n	8003fcc <NMI_Handler+0x4>

08003fd0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003fd0:	b480      	push	{r7}
 8003fd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003fd4:	bf00      	nop
 8003fd6:	e7fd      	b.n	8003fd4 <HardFault_Handler+0x4>

08003fd8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003fd8:	b480      	push	{r7}
 8003fda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003fdc:	bf00      	nop
 8003fde:	e7fd      	b.n	8003fdc <MemManage_Handler+0x4>

08003fe0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003fe0:	b480      	push	{r7}
 8003fe2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003fe4:	bf00      	nop
 8003fe6:	e7fd      	b.n	8003fe4 <BusFault_Handler+0x4>

08003fe8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003fe8:	b480      	push	{r7}
 8003fea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003fec:	bf00      	nop
 8003fee:	e7fd      	b.n	8003fec <UsageFault_Handler+0x4>

08003ff0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003ff0:	b480      	push	{r7}
 8003ff2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003ff4:	bf00      	nop
 8003ff6:	46bd      	mov	sp, r7
 8003ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ffc:	4770      	bx	lr

08003ffe <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003ffe:	b480      	push	{r7}
 8004000:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004002:	bf00      	nop
 8004004:	46bd      	mov	sp, r7
 8004006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800400a:	4770      	bx	lr

0800400c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800400c:	b480      	push	{r7}
 800400e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004010:	bf00      	nop
 8004012:	46bd      	mov	sp, r7
 8004014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004018:	4770      	bx	lr

0800401a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800401a:	b580      	push	{r7, lr}
 800401c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800401e:	f000 fa35 	bl	800448c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004022:	bf00      	nop
 8004024:	bd80      	pop	{r7, pc}
	...

08004028 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8004028:	b580      	push	{r7, lr}
 800402a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800402c:	4802      	ldr	r0, [pc, #8]	@ (8004038 <TIM1_UP_IRQHandler+0x10>)
 800402e:	f008 f927 	bl	800c280 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8004032:	bf00      	nop
 8004034:	bd80      	pop	{r7, pc}
 8004036:	bf00      	nop
 8004038:	240006a0 	.word	0x240006a0

0800403c <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 800403c:	b580      	push	{r7, lr}
 800403e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8004040:	4802      	ldr	r0, [pc, #8]	@ (800404c <TIM1_CC_IRQHandler+0x10>)
 8004042:	f008 f91d 	bl	800c280 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8004046:	bf00      	nop
 8004048:	bd80      	pop	{r7, pc}
 800404a:	bf00      	nop
 800404c:	240006a0 	.word	0x240006a0

08004050 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8004050:	b580      	push	{r7, lr}
 8004052:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8004054:	4802      	ldr	r0, [pc, #8]	@ (8004060 <TIM4_IRQHandler+0x10>)
 8004056:	f008 f913 	bl	800c280 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800405a:	bf00      	nop
 800405c:	bd80      	pop	{r7, pc}
 800405e:	bf00      	nop
 8004060:	240006ec 	.word	0x240006ec

08004064 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8004064:	b580      	push	{r7, lr}
 8004066:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8004068:	4802      	ldr	r0, [pc, #8]	@ (8004074 <USART1_IRQHandler+0x10>)
 800406a:	f009 fde1 	bl	800dc30 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800406e:	bf00      	nop
 8004070:	bd80      	pop	{r7, pc}
 8004072:	bf00      	nop
 8004074:	24000784 	.word	0x24000784

08004078 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8004078:	b580      	push	{r7, lr}
 800407a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 800407c:	4802      	ldr	r0, [pc, #8]	@ (8004088 <TIM5_IRQHandler+0x10>)
 800407e:	f008 f8ff 	bl	800c280 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8004082:	bf00      	nop
 8004084:	bd80      	pop	{r7, pc}
 8004086:	bf00      	nop
 8004088:	24000738 	.word	0x24000738

0800408c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800408c:	b480      	push	{r7}
 800408e:	af00      	add	r7, sp, #0
  return 1;
 8004090:	2301      	movs	r3, #1
}
 8004092:	4618      	mov	r0, r3
 8004094:	46bd      	mov	sp, r7
 8004096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800409a:	4770      	bx	lr

0800409c <_kill>:

int _kill(int pid, int sig)
{
 800409c:	b580      	push	{r7, lr}
 800409e:	b082      	sub	sp, #8
 80040a0:	af00      	add	r7, sp, #0
 80040a2:	6078      	str	r0, [r7, #4]
 80040a4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80040a6:	f00d fabb 	bl	8011620 <__errno>
 80040aa:	4603      	mov	r3, r0
 80040ac:	2216      	movs	r2, #22
 80040ae:	601a      	str	r2, [r3, #0]
  return -1;
 80040b0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80040b4:	4618      	mov	r0, r3
 80040b6:	3708      	adds	r7, #8
 80040b8:	46bd      	mov	sp, r7
 80040ba:	bd80      	pop	{r7, pc}

080040bc <_exit>:

void _exit (int status)
{
 80040bc:	b580      	push	{r7, lr}
 80040be:	b082      	sub	sp, #8
 80040c0:	af00      	add	r7, sp, #0
 80040c2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80040c4:	f04f 31ff 	mov.w	r1, #4294967295
 80040c8:	6878      	ldr	r0, [r7, #4]
 80040ca:	f7ff ffe7 	bl	800409c <_kill>
  while (1) {}    /* Make sure we hang here */
 80040ce:	bf00      	nop
 80040d0:	e7fd      	b.n	80040ce <_exit+0x12>

080040d2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80040d2:	b580      	push	{r7, lr}
 80040d4:	b086      	sub	sp, #24
 80040d6:	af00      	add	r7, sp, #0
 80040d8:	60f8      	str	r0, [r7, #12]
 80040da:	60b9      	str	r1, [r7, #8]
 80040dc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80040de:	2300      	movs	r3, #0
 80040e0:	617b      	str	r3, [r7, #20]
 80040e2:	e00a      	b.n	80040fa <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80040e4:	f3af 8000 	nop.w
 80040e8:	4601      	mov	r1, r0
 80040ea:	68bb      	ldr	r3, [r7, #8]
 80040ec:	1c5a      	adds	r2, r3, #1
 80040ee:	60ba      	str	r2, [r7, #8]
 80040f0:	b2ca      	uxtb	r2, r1
 80040f2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80040f4:	697b      	ldr	r3, [r7, #20]
 80040f6:	3301      	adds	r3, #1
 80040f8:	617b      	str	r3, [r7, #20]
 80040fa:	697a      	ldr	r2, [r7, #20]
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	429a      	cmp	r2, r3
 8004100:	dbf0      	blt.n	80040e4 <_read+0x12>
  }

  return len;
 8004102:	687b      	ldr	r3, [r7, #4]
}
 8004104:	4618      	mov	r0, r3
 8004106:	3718      	adds	r7, #24
 8004108:	46bd      	mov	sp, r7
 800410a:	bd80      	pop	{r7, pc}

0800410c <_close>:
  }
  return len;
}

int _close(int file)
{
 800410c:	b480      	push	{r7}
 800410e:	b083      	sub	sp, #12
 8004110:	af00      	add	r7, sp, #0
 8004112:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004114:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004118:	4618      	mov	r0, r3
 800411a:	370c      	adds	r7, #12
 800411c:	46bd      	mov	sp, r7
 800411e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004122:	4770      	bx	lr

08004124 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004124:	b480      	push	{r7}
 8004126:	b083      	sub	sp, #12
 8004128:	af00      	add	r7, sp, #0
 800412a:	6078      	str	r0, [r7, #4]
 800412c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800412e:	683b      	ldr	r3, [r7, #0]
 8004130:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004134:	605a      	str	r2, [r3, #4]
  return 0;
 8004136:	2300      	movs	r3, #0
}
 8004138:	4618      	mov	r0, r3
 800413a:	370c      	adds	r7, #12
 800413c:	46bd      	mov	sp, r7
 800413e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004142:	4770      	bx	lr

08004144 <_isatty>:

int _isatty(int file)
{
 8004144:	b480      	push	{r7}
 8004146:	b083      	sub	sp, #12
 8004148:	af00      	add	r7, sp, #0
 800414a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800414c:	2301      	movs	r3, #1
}
 800414e:	4618      	mov	r0, r3
 8004150:	370c      	adds	r7, #12
 8004152:	46bd      	mov	sp, r7
 8004154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004158:	4770      	bx	lr

0800415a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800415a:	b480      	push	{r7}
 800415c:	b085      	sub	sp, #20
 800415e:	af00      	add	r7, sp, #0
 8004160:	60f8      	str	r0, [r7, #12]
 8004162:	60b9      	str	r1, [r7, #8]
 8004164:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8004166:	2300      	movs	r3, #0
}
 8004168:	4618      	mov	r0, r3
 800416a:	3714      	adds	r7, #20
 800416c:	46bd      	mov	sp, r7
 800416e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004172:	4770      	bx	lr

08004174 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004174:	b580      	push	{r7, lr}
 8004176:	b086      	sub	sp, #24
 8004178:	af00      	add	r7, sp, #0
 800417a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800417c:	4a14      	ldr	r2, [pc, #80]	@ (80041d0 <_sbrk+0x5c>)
 800417e:	4b15      	ldr	r3, [pc, #84]	@ (80041d4 <_sbrk+0x60>)
 8004180:	1ad3      	subs	r3, r2, r3
 8004182:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004184:	697b      	ldr	r3, [r7, #20]
 8004186:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004188:	4b13      	ldr	r3, [pc, #76]	@ (80041d8 <_sbrk+0x64>)
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	2b00      	cmp	r3, #0
 800418e:	d102      	bne.n	8004196 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004190:	4b11      	ldr	r3, [pc, #68]	@ (80041d8 <_sbrk+0x64>)
 8004192:	4a12      	ldr	r2, [pc, #72]	@ (80041dc <_sbrk+0x68>)
 8004194:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004196:	4b10      	ldr	r3, [pc, #64]	@ (80041d8 <_sbrk+0x64>)
 8004198:	681a      	ldr	r2, [r3, #0]
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	4413      	add	r3, r2
 800419e:	693a      	ldr	r2, [r7, #16]
 80041a0:	429a      	cmp	r2, r3
 80041a2:	d207      	bcs.n	80041b4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80041a4:	f00d fa3c 	bl	8011620 <__errno>
 80041a8:	4603      	mov	r3, r0
 80041aa:	220c      	movs	r2, #12
 80041ac:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80041ae:	f04f 33ff 	mov.w	r3, #4294967295
 80041b2:	e009      	b.n	80041c8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80041b4:	4b08      	ldr	r3, [pc, #32]	@ (80041d8 <_sbrk+0x64>)
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80041ba:	4b07      	ldr	r3, [pc, #28]	@ (80041d8 <_sbrk+0x64>)
 80041bc:	681a      	ldr	r2, [r3, #0]
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	4413      	add	r3, r2
 80041c2:	4a05      	ldr	r2, [pc, #20]	@ (80041d8 <_sbrk+0x64>)
 80041c4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80041c6:	68fb      	ldr	r3, [r7, #12]
}
 80041c8:	4618      	mov	r0, r3
 80041ca:	3718      	adds	r7, #24
 80041cc:	46bd      	mov	sp, r7
 80041ce:	bd80      	pop	{r7, pc}
 80041d0:	24080000 	.word	0x24080000
 80041d4:	00000400 	.word	0x00000400
 80041d8:	240008c0 	.word	0x240008c0
 80041dc:	24000a18 	.word	0x24000a18

080041e0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80041e0:	b480      	push	{r7}
 80041e2:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80041e4:	4b43      	ldr	r3, [pc, #268]	@ (80042f4 <SystemInit+0x114>)
 80041e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041ea:	4a42      	ldr	r2, [pc, #264]	@ (80042f4 <SystemInit+0x114>)
 80041ec:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80041f0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80041f4:	4b40      	ldr	r3, [pc, #256]	@ (80042f8 <SystemInit+0x118>)
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	f003 030f 	and.w	r3, r3, #15
 80041fc:	2b06      	cmp	r3, #6
 80041fe:	d807      	bhi.n	8004210 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8004200:	4b3d      	ldr	r3, [pc, #244]	@ (80042f8 <SystemInit+0x118>)
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	f023 030f 	bic.w	r3, r3, #15
 8004208:	4a3b      	ldr	r2, [pc, #236]	@ (80042f8 <SystemInit+0x118>)
 800420a:	f043 0307 	orr.w	r3, r3, #7
 800420e:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8004210:	4b3a      	ldr	r3, [pc, #232]	@ (80042fc <SystemInit+0x11c>)
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	4a39      	ldr	r2, [pc, #228]	@ (80042fc <SystemInit+0x11c>)
 8004216:	f043 0301 	orr.w	r3, r3, #1
 800421a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800421c:	4b37      	ldr	r3, [pc, #220]	@ (80042fc <SystemInit+0x11c>)
 800421e:	2200      	movs	r2, #0
 8004220:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8004222:	4b36      	ldr	r3, [pc, #216]	@ (80042fc <SystemInit+0x11c>)
 8004224:	681a      	ldr	r2, [r3, #0]
 8004226:	4935      	ldr	r1, [pc, #212]	@ (80042fc <SystemInit+0x11c>)
 8004228:	4b35      	ldr	r3, [pc, #212]	@ (8004300 <SystemInit+0x120>)
 800422a:	4013      	ands	r3, r2
 800422c:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800422e:	4b32      	ldr	r3, [pc, #200]	@ (80042f8 <SystemInit+0x118>)
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	f003 0308 	and.w	r3, r3, #8
 8004236:	2b00      	cmp	r3, #0
 8004238:	d007      	beq.n	800424a <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800423a:	4b2f      	ldr	r3, [pc, #188]	@ (80042f8 <SystemInit+0x118>)
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	f023 030f 	bic.w	r3, r3, #15
 8004242:	4a2d      	ldr	r2, [pc, #180]	@ (80042f8 <SystemInit+0x118>)
 8004244:	f043 0307 	orr.w	r3, r3, #7
 8004248:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800424a:	4b2c      	ldr	r3, [pc, #176]	@ (80042fc <SystemInit+0x11c>)
 800424c:	2200      	movs	r2, #0
 800424e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8004250:	4b2a      	ldr	r3, [pc, #168]	@ (80042fc <SystemInit+0x11c>)
 8004252:	2200      	movs	r2, #0
 8004254:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8004256:	4b29      	ldr	r3, [pc, #164]	@ (80042fc <SystemInit+0x11c>)
 8004258:	2200      	movs	r2, #0
 800425a:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 800425c:	4b27      	ldr	r3, [pc, #156]	@ (80042fc <SystemInit+0x11c>)
 800425e:	4a29      	ldr	r2, [pc, #164]	@ (8004304 <SystemInit+0x124>)
 8004260:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8004262:	4b26      	ldr	r3, [pc, #152]	@ (80042fc <SystemInit+0x11c>)
 8004264:	4a28      	ldr	r2, [pc, #160]	@ (8004308 <SystemInit+0x128>)
 8004266:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8004268:	4b24      	ldr	r3, [pc, #144]	@ (80042fc <SystemInit+0x11c>)
 800426a:	4a28      	ldr	r2, [pc, #160]	@ (800430c <SystemInit+0x12c>)
 800426c:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800426e:	4b23      	ldr	r3, [pc, #140]	@ (80042fc <SystemInit+0x11c>)
 8004270:	2200      	movs	r2, #0
 8004272:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8004274:	4b21      	ldr	r3, [pc, #132]	@ (80042fc <SystemInit+0x11c>)
 8004276:	4a25      	ldr	r2, [pc, #148]	@ (800430c <SystemInit+0x12c>)
 8004278:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800427a:	4b20      	ldr	r3, [pc, #128]	@ (80042fc <SystemInit+0x11c>)
 800427c:	2200      	movs	r2, #0
 800427e:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8004280:	4b1e      	ldr	r3, [pc, #120]	@ (80042fc <SystemInit+0x11c>)
 8004282:	4a22      	ldr	r2, [pc, #136]	@ (800430c <SystemInit+0x12c>)
 8004284:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8004286:	4b1d      	ldr	r3, [pc, #116]	@ (80042fc <SystemInit+0x11c>)
 8004288:	2200      	movs	r2, #0
 800428a:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800428c:	4b1b      	ldr	r3, [pc, #108]	@ (80042fc <SystemInit+0x11c>)
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	4a1a      	ldr	r2, [pc, #104]	@ (80042fc <SystemInit+0x11c>)
 8004292:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004296:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8004298:	4b18      	ldr	r3, [pc, #96]	@ (80042fc <SystemInit+0x11c>)
 800429a:	2200      	movs	r2, #0
 800429c:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 800429e:	4b1c      	ldr	r3, [pc, #112]	@ (8004310 <SystemInit+0x130>)
 80042a0:	681a      	ldr	r2, [r3, #0]
 80042a2:	4b1c      	ldr	r3, [pc, #112]	@ (8004314 <SystemInit+0x134>)
 80042a4:	4013      	ands	r3, r2
 80042a6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80042aa:	d202      	bcs.n	80042b2 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80042ac:	4b1a      	ldr	r3, [pc, #104]	@ (8004318 <SystemInit+0x138>)
 80042ae:	2201      	movs	r2, #1
 80042b0:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 80042b2:	4b12      	ldr	r3, [pc, #72]	@ (80042fc <SystemInit+0x11c>)
 80042b4:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80042b8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d113      	bne.n	80042e8 <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80042c0:	4b0e      	ldr	r3, [pc, #56]	@ (80042fc <SystemInit+0x11c>)
 80042c2:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80042c6:	4a0d      	ldr	r2, [pc, #52]	@ (80042fc <SystemInit+0x11c>)
 80042c8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80042cc:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80042d0:	4b12      	ldr	r3, [pc, #72]	@ (800431c <SystemInit+0x13c>)
 80042d2:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 80042d6:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80042d8:	4b08      	ldr	r3, [pc, #32]	@ (80042fc <SystemInit+0x11c>)
 80042da:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80042de:	4a07      	ldr	r2, [pc, #28]	@ (80042fc <SystemInit+0x11c>)
 80042e0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80042e4:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 80042e8:	bf00      	nop
 80042ea:	46bd      	mov	sp, r7
 80042ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f0:	4770      	bx	lr
 80042f2:	bf00      	nop
 80042f4:	e000ed00 	.word	0xe000ed00
 80042f8:	52002000 	.word	0x52002000
 80042fc:	58024400 	.word	0x58024400
 8004300:	eaf6ed7f 	.word	0xeaf6ed7f
 8004304:	02020200 	.word	0x02020200
 8004308:	01ff0000 	.word	0x01ff0000
 800430c:	01010280 	.word	0x01010280
 8004310:	5c001000 	.word	0x5c001000
 8004314:	ffff0000 	.word	0xffff0000
 8004318:	51008108 	.word	0x51008108
 800431c:	52004000 	.word	0x52004000

08004320 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8004320:	b480      	push	{r7}
 8004322:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8004324:	4b09      	ldr	r3, [pc, #36]	@ (800434c <ExitRun0Mode+0x2c>)
 8004326:	68db      	ldr	r3, [r3, #12]
 8004328:	4a08      	ldr	r2, [pc, #32]	@ (800434c <ExitRun0Mode+0x2c>)
 800432a:	f043 0302 	orr.w	r3, r3, #2
 800432e:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8004330:	bf00      	nop
 8004332:	4b06      	ldr	r3, [pc, #24]	@ (800434c <ExitRun0Mode+0x2c>)
 8004334:	685b      	ldr	r3, [r3, #4]
 8004336:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800433a:	2b00      	cmp	r3, #0
 800433c:	d0f9      	beq.n	8004332 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 800433e:	bf00      	nop
 8004340:	bf00      	nop
 8004342:	46bd      	mov	sp, r7
 8004344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004348:	4770      	bx	lr
 800434a:	bf00      	nop
 800434c:	58024800 	.word	0x58024800

08004350 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8004350:	f8df d038 	ldr.w	sp, [pc, #56]	@ 800438c <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8004354:	f7ff ffe4 	bl	8004320 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8004358:	f7ff ff42 	bl	80041e0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800435c:	480c      	ldr	r0, [pc, #48]	@ (8004390 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800435e:	490d      	ldr	r1, [pc, #52]	@ (8004394 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8004360:	4a0d      	ldr	r2, [pc, #52]	@ (8004398 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8004362:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004364:	e002      	b.n	800436c <LoopCopyDataInit>

08004366 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004366:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004368:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800436a:	3304      	adds	r3, #4

0800436c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800436c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800436e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004370:	d3f9      	bcc.n	8004366 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004372:	4a0a      	ldr	r2, [pc, #40]	@ (800439c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8004374:	4c0a      	ldr	r4, [pc, #40]	@ (80043a0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8004376:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004378:	e001      	b.n	800437e <LoopFillZerobss>

0800437a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800437a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800437c:	3204      	adds	r2, #4

0800437e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800437e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004380:	d3fb      	bcc.n	800437a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8004382:	f00d f953 	bl	801162c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004386:	f7fe fcc5 	bl	8002d14 <main>
  bx  lr
 800438a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800438c:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8004390:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8004394:	24000224 	.word	0x24000224
  ldr r2, =_sidata
 8004398:	08014570 	.word	0x08014570
  ldr r2, =_sbss
 800439c:	24000224 	.word	0x24000224
  ldr r4, =_ebss
 80043a0:	24000a14 	.word	0x24000a14

080043a4 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80043a4:	e7fe      	b.n	80043a4 <ADC3_IRQHandler>
	...

080043a8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80043a8:	b580      	push	{r7, lr}
 80043aa:	b082      	sub	sp, #8
 80043ac:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80043ae:	2003      	movs	r0, #3
 80043b0:	f001 fed2 	bl	8006158 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80043b4:	f004 fbd4 	bl	8008b60 <HAL_RCC_GetSysClockFreq>
 80043b8:	4602      	mov	r2, r0
 80043ba:	4b15      	ldr	r3, [pc, #84]	@ (8004410 <HAL_Init+0x68>)
 80043bc:	699b      	ldr	r3, [r3, #24]
 80043be:	0a1b      	lsrs	r3, r3, #8
 80043c0:	f003 030f 	and.w	r3, r3, #15
 80043c4:	4913      	ldr	r1, [pc, #76]	@ (8004414 <HAL_Init+0x6c>)
 80043c6:	5ccb      	ldrb	r3, [r1, r3]
 80043c8:	f003 031f 	and.w	r3, r3, #31
 80043cc:	fa22 f303 	lsr.w	r3, r2, r3
 80043d0:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80043d2:	4b0f      	ldr	r3, [pc, #60]	@ (8004410 <HAL_Init+0x68>)
 80043d4:	699b      	ldr	r3, [r3, #24]
 80043d6:	f003 030f 	and.w	r3, r3, #15
 80043da:	4a0e      	ldr	r2, [pc, #56]	@ (8004414 <HAL_Init+0x6c>)
 80043dc:	5cd3      	ldrb	r3, [r2, r3]
 80043de:	f003 031f 	and.w	r3, r3, #31
 80043e2:	687a      	ldr	r2, [r7, #4]
 80043e4:	fa22 f303 	lsr.w	r3, r2, r3
 80043e8:	4a0b      	ldr	r2, [pc, #44]	@ (8004418 <HAL_Init+0x70>)
 80043ea:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80043ec:	4a0b      	ldr	r2, [pc, #44]	@ (800441c <HAL_Init+0x74>)
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80043f2:	200f      	movs	r0, #15
 80043f4:	f000 f814 	bl	8004420 <HAL_InitTick>
 80043f8:	4603      	mov	r3, r0
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d001      	beq.n	8004402 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80043fe:	2301      	movs	r3, #1
 8004400:	e002      	b.n	8004408 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8004402:	f7ff fadd 	bl	80039c0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004406:	2300      	movs	r3, #0
}
 8004408:	4618      	mov	r0, r3
 800440a:	3708      	adds	r7, #8
 800440c:	46bd      	mov	sp, r7
 800440e:	bd80      	pop	{r7, pc}
 8004410:	58024400 	.word	0x58024400
 8004414:	080141a0 	.word	0x080141a0
 8004418:	24000050 	.word	0x24000050
 800441c:	2400004c 	.word	0x2400004c

08004420 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004420:	b580      	push	{r7, lr}
 8004422:	b082      	sub	sp, #8
 8004424:	af00      	add	r7, sp, #0
 8004426:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8004428:	4b15      	ldr	r3, [pc, #84]	@ (8004480 <HAL_InitTick+0x60>)
 800442a:	781b      	ldrb	r3, [r3, #0]
 800442c:	2b00      	cmp	r3, #0
 800442e:	d101      	bne.n	8004434 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8004430:	2301      	movs	r3, #1
 8004432:	e021      	b.n	8004478 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8004434:	4b13      	ldr	r3, [pc, #76]	@ (8004484 <HAL_InitTick+0x64>)
 8004436:	681a      	ldr	r2, [r3, #0]
 8004438:	4b11      	ldr	r3, [pc, #68]	@ (8004480 <HAL_InitTick+0x60>)
 800443a:	781b      	ldrb	r3, [r3, #0]
 800443c:	4619      	mov	r1, r3
 800443e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004442:	fbb3 f3f1 	udiv	r3, r3, r1
 8004446:	fbb2 f3f3 	udiv	r3, r2, r3
 800444a:	4618      	mov	r0, r3
 800444c:	f001 feb7 	bl	80061be <HAL_SYSTICK_Config>
 8004450:	4603      	mov	r3, r0
 8004452:	2b00      	cmp	r3, #0
 8004454:	d001      	beq.n	800445a <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8004456:	2301      	movs	r3, #1
 8004458:	e00e      	b.n	8004478 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	2b0f      	cmp	r3, #15
 800445e:	d80a      	bhi.n	8004476 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004460:	2200      	movs	r2, #0
 8004462:	6879      	ldr	r1, [r7, #4]
 8004464:	f04f 30ff 	mov.w	r0, #4294967295
 8004468:	f001 fe81 	bl	800616e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800446c:	4a06      	ldr	r2, [pc, #24]	@ (8004488 <HAL_InitTick+0x68>)
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004472:	2300      	movs	r3, #0
 8004474:	e000      	b.n	8004478 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8004476:	2301      	movs	r3, #1
}
 8004478:	4618      	mov	r0, r3
 800447a:	3708      	adds	r7, #8
 800447c:	46bd      	mov	sp, r7
 800447e:	bd80      	pop	{r7, pc}
 8004480:	24000058 	.word	0x24000058
 8004484:	2400004c 	.word	0x2400004c
 8004488:	24000054 	.word	0x24000054

0800448c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800448c:	b480      	push	{r7}
 800448e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8004490:	4b06      	ldr	r3, [pc, #24]	@ (80044ac <HAL_IncTick+0x20>)
 8004492:	781b      	ldrb	r3, [r3, #0]
 8004494:	461a      	mov	r2, r3
 8004496:	4b06      	ldr	r3, [pc, #24]	@ (80044b0 <HAL_IncTick+0x24>)
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	4413      	add	r3, r2
 800449c:	4a04      	ldr	r2, [pc, #16]	@ (80044b0 <HAL_IncTick+0x24>)
 800449e:	6013      	str	r3, [r2, #0]
}
 80044a0:	bf00      	nop
 80044a2:	46bd      	mov	sp, r7
 80044a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044a8:	4770      	bx	lr
 80044aa:	bf00      	nop
 80044ac:	24000058 	.word	0x24000058
 80044b0:	240008c4 	.word	0x240008c4

080044b4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80044b4:	b480      	push	{r7}
 80044b6:	af00      	add	r7, sp, #0
  return uwTick;
 80044b8:	4b03      	ldr	r3, [pc, #12]	@ (80044c8 <HAL_GetTick+0x14>)
 80044ba:	681b      	ldr	r3, [r3, #0]
}
 80044bc:	4618      	mov	r0, r3
 80044be:	46bd      	mov	sp, r7
 80044c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044c4:	4770      	bx	lr
 80044c6:	bf00      	nop
 80044c8:	240008c4 	.word	0x240008c4

080044cc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80044cc:	b580      	push	{r7, lr}
 80044ce:	b084      	sub	sp, #16
 80044d0:	af00      	add	r7, sp, #0
 80044d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80044d4:	f7ff ffee 	bl	80044b4 <HAL_GetTick>
 80044d8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044e4:	d005      	beq.n	80044f2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80044e6:	4b0a      	ldr	r3, [pc, #40]	@ (8004510 <HAL_Delay+0x44>)
 80044e8:	781b      	ldrb	r3, [r3, #0]
 80044ea:	461a      	mov	r2, r3
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	4413      	add	r3, r2
 80044f0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80044f2:	bf00      	nop
 80044f4:	f7ff ffde 	bl	80044b4 <HAL_GetTick>
 80044f8:	4602      	mov	r2, r0
 80044fa:	68bb      	ldr	r3, [r7, #8]
 80044fc:	1ad3      	subs	r3, r2, r3
 80044fe:	68fa      	ldr	r2, [r7, #12]
 8004500:	429a      	cmp	r2, r3
 8004502:	d8f7      	bhi.n	80044f4 <HAL_Delay+0x28>
  {
  }
}
 8004504:	bf00      	nop
 8004506:	bf00      	nop
 8004508:	3710      	adds	r7, #16
 800450a:	46bd      	mov	sp, r7
 800450c:	bd80      	pop	{r7, pc}
 800450e:	bf00      	nop
 8004510:	24000058 	.word	0x24000058

08004514 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8004514:	b480      	push	{r7}
 8004516:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8004518:	4b03      	ldr	r3, [pc, #12]	@ (8004528 <HAL_GetREVID+0x14>)
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	0c1b      	lsrs	r3, r3, #16
}
 800451e:	4618      	mov	r0, r3
 8004520:	46bd      	mov	sp, r7
 8004522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004526:	4770      	bx	lr
 8004528:	5c001000 	.word	0x5c001000

0800452c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800452c:	b480      	push	{r7}
 800452e:	b083      	sub	sp, #12
 8004530:	af00      	add	r7, sp, #0
 8004532:	6078      	str	r0, [r7, #4]
 8004534:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	689b      	ldr	r3, [r3, #8]
 800453a:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800453e:	683b      	ldr	r3, [r7, #0]
 8004540:	431a      	orrs	r2, r3
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	609a      	str	r2, [r3, #8]
}
 8004546:	bf00      	nop
 8004548:	370c      	adds	r7, #12
 800454a:	46bd      	mov	sp, r7
 800454c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004550:	4770      	bx	lr

08004552 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8004552:	b480      	push	{r7}
 8004554:	b083      	sub	sp, #12
 8004556:	af00      	add	r7, sp, #0
 8004558:	6078      	str	r0, [r7, #4]
 800455a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	689b      	ldr	r3, [r3, #8]
 8004560:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8004564:	683b      	ldr	r3, [r7, #0]
 8004566:	431a      	orrs	r2, r3
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	609a      	str	r2, [r3, #8]
}
 800456c:	bf00      	nop
 800456e:	370c      	adds	r7, #12
 8004570:	46bd      	mov	sp, r7
 8004572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004576:	4770      	bx	lr

08004578 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8004578:	b480      	push	{r7}
 800457a:	b083      	sub	sp, #12
 800457c:	af00      	add	r7, sp, #0
 800457e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	689b      	ldr	r3, [r3, #8]
 8004584:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8004588:	4618      	mov	r0, r3
 800458a:	370c      	adds	r7, #12
 800458c:	46bd      	mov	sp, r7
 800458e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004592:	4770      	bx	lr

08004594 <LL_ADC_SetChannelPreselection>:
  *         @arg @ref LL_ADC_CHANNEL_18
  *         @arg @ref LL_ADC_CHANNEL_19
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelPreselection(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8004594:	b480      	push	{r7}
 8004596:	b087      	sub	sp, #28
 8004598:	af00      	add	r7, sp, #0
 800459a:	6078      	str	r0, [r7, #4]
 800459c:	6039      	str	r1, [r7, #0]
      /* ADC channels preselection */
      ADCx->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
    }
#else
    /* ADC channels preselection */
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 800459e:	683b      	ldr	r3, [r7, #0]
 80045a0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d107      	bne.n	80045b8 <LL_ADC_SetChannelPreselection+0x24>
 80045a8:	683b      	ldr	r3, [r7, #0]
 80045aa:	0e9b      	lsrs	r3, r3, #26
 80045ac:	f003 031f 	and.w	r3, r3, #31
 80045b0:	2201      	movs	r2, #1
 80045b2:	fa02 f303 	lsl.w	r3, r2, r3
 80045b6:	e015      	b.n	80045e4 <LL_ADC_SetChannelPreselection+0x50>
 80045b8:	683b      	ldr	r3, [r7, #0]
 80045ba:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80045bc:	693b      	ldr	r3, [r7, #16]
 80045be:	fa93 f3a3 	rbit	r3, r3
 80045c2:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80045c8:	697b      	ldr	r3, [r7, #20]
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d101      	bne.n	80045d2 <LL_ADC_SetChannelPreselection+0x3e>
  {
    return 32U;
 80045ce:	2320      	movs	r3, #32
 80045d0:	e003      	b.n	80045da <LL_ADC_SetChannelPreselection+0x46>
  }
  return __builtin_clz(value);
 80045d2:	697b      	ldr	r3, [r7, #20]
 80045d4:	fab3 f383 	clz	r3, r3
 80045d8:	b2db      	uxtb	r3, r3
 80045da:	f003 031f 	and.w	r3, r3, #31
 80045de:	2201      	movs	r2, #1
 80045e0:	fa02 f303 	lsl.w	r3, r2, r3
 80045e4:	687a      	ldr	r2, [r7, #4]
 80045e6:	69d2      	ldr	r2, [r2, #28]
 80045e8:	431a      	orrs	r2, r3
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	61da      	str	r2, [r3, #28]
#endif /* ADC_VER_V5_V90 */
}
 80045ee:	bf00      	nop
 80045f0:	371c      	adds	r7, #28
 80045f2:	46bd      	mov	sp, r7
 80045f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f8:	4770      	bx	lr

080045fa <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80045fa:	b480      	push	{r7}
 80045fc:	b087      	sub	sp, #28
 80045fe:	af00      	add	r7, sp, #0
 8004600:	60f8      	str	r0, [r7, #12]
 8004602:	60b9      	str	r1, [r7, #8]
 8004604:	607a      	str	r2, [r7, #4]
 8004606:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	3360      	adds	r3, #96	@ 0x60
 800460c:	461a      	mov	r2, r3
 800460e:	68bb      	ldr	r3, [r7, #8]
 8004610:	009b      	lsls	r3, r3, #2
 8004612:	4413      	add	r3, r2
 8004614:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 8004616:	697b      	ldr	r3, [r7, #20]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 8004624:	683b      	ldr	r3, [r7, #0]
 8004626:	430b      	orrs	r3, r1
 8004628:	431a      	orrs	r2, r3
 800462a:	697b      	ldr	r3, [r7, #20]
 800462c:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 800462e:	bf00      	nop
 8004630:	371c      	adds	r7, #28
 8004632:	46bd      	mov	sp, r7
 8004634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004638:	4770      	bx	lr

0800463a <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 800463a:	b480      	push	{r7}
 800463c:	b085      	sub	sp, #20
 800463e:	af00      	add	r7, sp, #0
 8004640:	60f8      	str	r0, [r7, #12]
 8004642:	60b9      	str	r1, [r7, #8]
 8004644:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	691b      	ldr	r3, [r3, #16]
 800464a:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 800464e:	68bb      	ldr	r3, [r7, #8]
 8004650:	f003 031f 	and.w	r3, r3, #31
 8004654:	6879      	ldr	r1, [r7, #4]
 8004656:	fa01 f303 	lsl.w	r3, r1, r3
 800465a:	431a      	orrs	r2, r3
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	611a      	str	r2, [r3, #16]
}
 8004660:	bf00      	nop
 8004662:	3714      	adds	r7, #20
 8004664:	46bd      	mov	sp, r7
 8004666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800466a:	4770      	bx	lr

0800466c <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 800466c:	b480      	push	{r7}
 800466e:	b087      	sub	sp, #28
 8004670:	af00      	add	r7, sp, #0
 8004672:	60f8      	str	r0, [r7, #12]
 8004674:	60b9      	str	r1, [r7, #8]
 8004676:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	3360      	adds	r3, #96	@ 0x60
 800467c:	461a      	mov	r2, r3
 800467e:	68bb      	ldr	r3, [r7, #8]
 8004680:	009b      	lsls	r3, r3, #2
 8004682:	4413      	add	r3, r2
 8004684:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8004686:	697b      	ldr	r3, [r7, #20]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	431a      	orrs	r2, r3
 8004692:	697b      	ldr	r3, [r7, #20]
 8004694:	601a      	str	r2, [r3, #0]
  }
}
 8004696:	bf00      	nop
 8004698:	371c      	adds	r7, #28
 800469a:	46bd      	mov	sp, r7
 800469c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a0:	4770      	bx	lr

080046a2 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80046a2:	b480      	push	{r7}
 80046a4:	b083      	sub	sp, #12
 80046a6:	af00      	add	r7, sp, #0
 80046a8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	68db      	ldr	r3, [r3, #12]
 80046ae:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d101      	bne.n	80046ba <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80046b6:	2301      	movs	r3, #1
 80046b8:	e000      	b.n	80046bc <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80046ba:	2300      	movs	r3, #0
}
 80046bc:	4618      	mov	r0, r3
 80046be:	370c      	adds	r7, #12
 80046c0:	46bd      	mov	sp, r7
 80046c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c6:	4770      	bx	lr

080046c8 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80046c8:	b480      	push	{r7}
 80046ca:	b087      	sub	sp, #28
 80046cc:	af00      	add	r7, sp, #0
 80046ce:	60f8      	str	r0, [r7, #12]
 80046d0:	60b9      	str	r1, [r7, #8]
 80046d2:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	3330      	adds	r3, #48	@ 0x30
 80046d8:	461a      	mov	r2, r3
 80046da:	68bb      	ldr	r3, [r7, #8]
 80046dc:	0a1b      	lsrs	r3, r3, #8
 80046de:	009b      	lsls	r3, r3, #2
 80046e0:	f003 030c 	and.w	r3, r3, #12
 80046e4:	4413      	add	r3, r2
 80046e6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80046e8:	697b      	ldr	r3, [r7, #20]
 80046ea:	681a      	ldr	r2, [r3, #0]
 80046ec:	68bb      	ldr	r3, [r7, #8]
 80046ee:	f003 031f 	and.w	r3, r3, #31
 80046f2:	211f      	movs	r1, #31
 80046f4:	fa01 f303 	lsl.w	r3, r1, r3
 80046f8:	43db      	mvns	r3, r3
 80046fa:	401a      	ands	r2, r3
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	0e9b      	lsrs	r3, r3, #26
 8004700:	f003 011f 	and.w	r1, r3, #31
 8004704:	68bb      	ldr	r3, [r7, #8]
 8004706:	f003 031f 	and.w	r3, r3, #31
 800470a:	fa01 f303 	lsl.w	r3, r1, r3
 800470e:	431a      	orrs	r2, r3
 8004710:	697b      	ldr	r3, [r7, #20]
 8004712:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8004714:	bf00      	nop
 8004716:	371c      	adds	r7, #28
 8004718:	46bd      	mov	sp, r7
 800471a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800471e:	4770      	bx	lr

08004720 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8004720:	b480      	push	{r7}
 8004722:	b087      	sub	sp, #28
 8004724:	af00      	add	r7, sp, #0
 8004726:	60f8      	str	r0, [r7, #12]
 8004728:	60b9      	str	r1, [r7, #8]
 800472a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	3314      	adds	r3, #20
 8004730:	461a      	mov	r2, r3
 8004732:	68bb      	ldr	r3, [r7, #8]
 8004734:	0e5b      	lsrs	r3, r3, #25
 8004736:	009b      	lsls	r3, r3, #2
 8004738:	f003 0304 	and.w	r3, r3, #4
 800473c:	4413      	add	r3, r2
 800473e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004740:	697b      	ldr	r3, [r7, #20]
 8004742:	681a      	ldr	r2, [r3, #0]
 8004744:	68bb      	ldr	r3, [r7, #8]
 8004746:	0d1b      	lsrs	r3, r3, #20
 8004748:	f003 031f 	and.w	r3, r3, #31
 800474c:	2107      	movs	r1, #7
 800474e:	fa01 f303 	lsl.w	r3, r1, r3
 8004752:	43db      	mvns	r3, r3
 8004754:	401a      	ands	r2, r3
 8004756:	68bb      	ldr	r3, [r7, #8]
 8004758:	0d1b      	lsrs	r3, r3, #20
 800475a:	f003 031f 	and.w	r3, r3, #31
 800475e:	6879      	ldr	r1, [r7, #4]
 8004760:	fa01 f303 	lsl.w	r3, r1, r3
 8004764:	431a      	orrs	r2, r3
 8004766:	697b      	ldr	r3, [r7, #20]
 8004768:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800476a:	bf00      	nop
 800476c:	371c      	adds	r7, #28
 800476e:	46bd      	mov	sp, r7
 8004770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004774:	4770      	bx	lr
	...

08004778 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8004778:	b480      	push	{r7}
 800477a:	b085      	sub	sp, #20
 800477c:	af00      	add	r7, sp, #0
 800477e:	60f8      	str	r0, [r7, #12]
 8004780:	60b9      	str	r1, [r7, #8]
 8004782:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 800478a:	68bb      	ldr	r3, [r7, #8]
 800478c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004790:	43db      	mvns	r3, r3
 8004792:	401a      	ands	r2, r3
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	f003 0318 	and.w	r3, r3, #24
 800479a:	4908      	ldr	r1, [pc, #32]	@ (80047bc <LL_ADC_SetChannelSingleDiff+0x44>)
 800479c:	40d9      	lsrs	r1, r3
 800479e:	68bb      	ldr	r3, [r7, #8]
 80047a0:	400b      	ands	r3, r1
 80047a2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80047a6:	431a      	orrs	r2, r3
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 80047ae:	bf00      	nop
 80047b0:	3714      	adds	r7, #20
 80047b2:	46bd      	mov	sp, r7
 80047b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047b8:	4770      	bx	lr
 80047ba:	bf00      	nop
 80047bc:	000fffff 	.word	0x000fffff

080047c0 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80047c0:	b480      	push	{r7}
 80047c2:	b083      	sub	sp, #12
 80047c4:	af00      	add	r7, sp, #0
 80047c6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	689b      	ldr	r3, [r3, #8]
 80047cc:	f003 031f 	and.w	r3, r3, #31
}
 80047d0:	4618      	mov	r0, r3
 80047d2:	370c      	adds	r7, #12
 80047d4:	46bd      	mov	sp, r7
 80047d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047da:	4770      	bx	lr

080047dc <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_EACH_ADC
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_32_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_8B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80047dc:	b480      	push	{r7}
 80047de:	b083      	sub	sp, #12
 80047e0:	af00      	add	r7, sp, #0
 80047e2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	689b      	ldr	r3, [r3, #8]
 80047e8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
}
 80047ec:	4618      	mov	r0, r3
 80047ee:	370c      	adds	r7, #12
 80047f0:	46bd      	mov	sp, r7
 80047f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f6:	4770      	bx	lr

080047f8 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80047f8:	b480      	push	{r7}
 80047fa:	b083      	sub	sp, #12
 80047fc:	af00      	add	r7, sp, #0
 80047fe:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	689a      	ldr	r2, [r3, #8]
 8004804:	4b04      	ldr	r3, [pc, #16]	@ (8004818 <LL_ADC_DisableDeepPowerDown+0x20>)
 8004806:	4013      	ands	r3, r2
 8004808:	687a      	ldr	r2, [r7, #4]
 800480a:	6093      	str	r3, [r2, #8]
}
 800480c:	bf00      	nop
 800480e:	370c      	adds	r7, #12
 8004810:	46bd      	mov	sp, r7
 8004812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004816:	4770      	bx	lr
 8004818:	5fffffc0 	.word	0x5fffffc0

0800481c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 800481c:	b480      	push	{r7}
 800481e:	b083      	sub	sp, #12
 8004820:	af00      	add	r7, sp, #0
 8004822:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	689b      	ldr	r3, [r3, #8]
 8004828:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800482c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004830:	d101      	bne.n	8004836 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8004832:	2301      	movs	r3, #1
 8004834:	e000      	b.n	8004838 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8004836:	2300      	movs	r3, #0
}
 8004838:	4618      	mov	r0, r3
 800483a:	370c      	adds	r7, #12
 800483c:	46bd      	mov	sp, r7
 800483e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004842:	4770      	bx	lr

08004844 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8004844:	b480      	push	{r7}
 8004846:	b083      	sub	sp, #12
 8004848:	af00      	add	r7, sp, #0
 800484a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	689a      	ldr	r2, [r3, #8]
 8004850:	4b05      	ldr	r3, [pc, #20]	@ (8004868 <LL_ADC_EnableInternalRegulator+0x24>)
 8004852:	4013      	ands	r3, r2
 8004854:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800485c:	bf00      	nop
 800485e:	370c      	adds	r7, #12
 8004860:	46bd      	mov	sp, r7
 8004862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004866:	4770      	bx	lr
 8004868:	6fffffc0 	.word	0x6fffffc0

0800486c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 800486c:	b480      	push	{r7}
 800486e:	b083      	sub	sp, #12
 8004870:	af00      	add	r7, sp, #0
 8004872:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	689b      	ldr	r3, [r3, #8]
 8004878:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800487c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004880:	d101      	bne.n	8004886 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8004882:	2301      	movs	r3, #1
 8004884:	e000      	b.n	8004888 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8004886:	2300      	movs	r3, #0
}
 8004888:	4618      	mov	r0, r3
 800488a:	370c      	adds	r7, #12
 800488c:	46bd      	mov	sp, r7
 800488e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004892:	4770      	bx	lr

08004894 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8004894:	b480      	push	{r7}
 8004896:	b083      	sub	sp, #12
 8004898:	af00      	add	r7, sp, #0
 800489a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	689a      	ldr	r2, [r3, #8]
 80048a0:	4b05      	ldr	r3, [pc, #20]	@ (80048b8 <LL_ADC_Enable+0x24>)
 80048a2:	4013      	ands	r3, r2
 80048a4:	f043 0201 	orr.w	r2, r3, #1
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80048ac:	bf00      	nop
 80048ae:	370c      	adds	r7, #12
 80048b0:	46bd      	mov	sp, r7
 80048b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b6:	4770      	bx	lr
 80048b8:	7fffffc0 	.word	0x7fffffc0

080048bc <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80048bc:	b480      	push	{r7}
 80048be:	b083      	sub	sp, #12
 80048c0:	af00      	add	r7, sp, #0
 80048c2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	689a      	ldr	r2, [r3, #8]
 80048c8:	4b05      	ldr	r3, [pc, #20]	@ (80048e0 <LL_ADC_Disable+0x24>)
 80048ca:	4013      	ands	r3, r2
 80048cc:	f043 0202 	orr.w	r2, r3, #2
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80048d4:	bf00      	nop
 80048d6:	370c      	adds	r7, #12
 80048d8:	46bd      	mov	sp, r7
 80048da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048de:	4770      	bx	lr
 80048e0:	7fffffc0 	.word	0x7fffffc0

080048e4 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80048e4:	b480      	push	{r7}
 80048e6:	b083      	sub	sp, #12
 80048e8:	af00      	add	r7, sp, #0
 80048ea:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	689b      	ldr	r3, [r3, #8]
 80048f0:	f003 0301 	and.w	r3, r3, #1
 80048f4:	2b01      	cmp	r3, #1
 80048f6:	d101      	bne.n	80048fc <LL_ADC_IsEnabled+0x18>
 80048f8:	2301      	movs	r3, #1
 80048fa:	e000      	b.n	80048fe <LL_ADC_IsEnabled+0x1a>
 80048fc:	2300      	movs	r3, #0
}
 80048fe:	4618      	mov	r0, r3
 8004900:	370c      	adds	r7, #12
 8004902:	46bd      	mov	sp, r7
 8004904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004908:	4770      	bx	lr

0800490a <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 800490a:	b480      	push	{r7}
 800490c:	b083      	sub	sp, #12
 800490e:	af00      	add	r7, sp, #0
 8004910:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	689b      	ldr	r3, [r3, #8]
 8004916:	f003 0302 	and.w	r3, r3, #2
 800491a:	2b02      	cmp	r3, #2
 800491c:	d101      	bne.n	8004922 <LL_ADC_IsDisableOngoing+0x18>
 800491e:	2301      	movs	r3, #1
 8004920:	e000      	b.n	8004924 <LL_ADC_IsDisableOngoing+0x1a>
 8004922:	2300      	movs	r3, #0
}
 8004924:	4618      	mov	r0, r3
 8004926:	370c      	adds	r7, #12
 8004928:	46bd      	mov	sp, r7
 800492a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800492e:	4770      	bx	lr

08004930 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8004930:	b480      	push	{r7}
 8004932:	b083      	sub	sp, #12
 8004934:	af00      	add	r7, sp, #0
 8004936:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	689a      	ldr	r2, [r3, #8]
 800493c:	4b05      	ldr	r3, [pc, #20]	@ (8004954 <LL_ADC_REG_StartConversion+0x24>)
 800493e:	4013      	ands	r3, r2
 8004940:	f043 0204 	orr.w	r2, r3, #4
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8004948:	bf00      	nop
 800494a:	370c      	adds	r7, #12
 800494c:	46bd      	mov	sp, r7
 800494e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004952:	4770      	bx	lr
 8004954:	7fffffc0 	.word	0x7fffffc0

08004958 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8004958:	b480      	push	{r7}
 800495a:	b083      	sub	sp, #12
 800495c:	af00      	add	r7, sp, #0
 800495e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	689a      	ldr	r2, [r3, #8]
 8004964:	4b05      	ldr	r3, [pc, #20]	@ (800497c <LL_ADC_REG_StopConversion+0x24>)
 8004966:	4013      	ands	r3, r2
 8004968:	f043 0210 	orr.w	r2, r3, #16
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8004970:	bf00      	nop
 8004972:	370c      	adds	r7, #12
 8004974:	46bd      	mov	sp, r7
 8004976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800497a:	4770      	bx	lr
 800497c:	7fffffc0 	.word	0x7fffffc0

08004980 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8004980:	b480      	push	{r7}
 8004982:	b083      	sub	sp, #12
 8004984:	af00      	add	r7, sp, #0
 8004986:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	689b      	ldr	r3, [r3, #8]
 800498c:	f003 0304 	and.w	r3, r3, #4
 8004990:	2b04      	cmp	r3, #4
 8004992:	d101      	bne.n	8004998 <LL_ADC_REG_IsConversionOngoing+0x18>
 8004994:	2301      	movs	r3, #1
 8004996:	e000      	b.n	800499a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004998:	2300      	movs	r3, #0
}
 800499a:	4618      	mov	r0, r3
 800499c:	370c      	adds	r7, #12
 800499e:	46bd      	mov	sp, r7
 80049a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049a4:	4770      	bx	lr
	...

080049a8 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 80049a8:	b480      	push	{r7}
 80049aa:	b083      	sub	sp, #12
 80049ac:	af00      	add	r7, sp, #0
 80049ae:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	689a      	ldr	r2, [r3, #8]
 80049b4:	4b05      	ldr	r3, [pc, #20]	@ (80049cc <LL_ADC_INJ_StopConversion+0x24>)
 80049b6:	4013      	ands	r3, r2
 80049b8:	f043 0220 	orr.w	r2, r3, #32
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 80049c0:	bf00      	nop
 80049c2:	370c      	adds	r7, #12
 80049c4:	46bd      	mov	sp, r7
 80049c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ca:	4770      	bx	lr
 80049cc:	7fffffc0 	.word	0x7fffffc0

080049d0 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80049d0:	b480      	push	{r7}
 80049d2:	b083      	sub	sp, #12
 80049d4:	af00      	add	r7, sp, #0
 80049d6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	689b      	ldr	r3, [r3, #8]
 80049dc:	f003 0308 	and.w	r3, r3, #8
 80049e0:	2b08      	cmp	r3, #8
 80049e2:	d101      	bne.n	80049e8 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80049e4:	2301      	movs	r3, #1
 80049e6:	e000      	b.n	80049ea <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80049e8:	2300      	movs	r3, #0
}
 80049ea:	4618      	mov	r0, r3
 80049ec:	370c      	adds	r7, #12
 80049ee:	46bd      	mov	sp, r7
 80049f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049f4:	4770      	bx	lr
	...

080049f8 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80049f8:	b590      	push	{r4, r7, lr}
 80049fa:	b089      	sub	sp, #36	@ 0x24
 80049fc:	af00      	add	r7, sp, #0
 80049fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004a00:	2300      	movs	r3, #0
 8004a02:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8004a04:	2300      	movs	r3, #0
 8004a06:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d101      	bne.n	8004a12 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8004a0e:	2301      	movs	r3, #1
 8004a10:	e18f      	b.n	8004d32 <HAL_ADC_Init+0x33a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	68db      	ldr	r3, [r3, #12]
 8004a16:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d109      	bne.n	8004a34 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004a20:	6878      	ldr	r0, [r7, #4]
 8004a22:	f7fe ffe7 	bl	80039f4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	2200      	movs	r2, #0
 8004a2a:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	2200      	movs	r2, #0
 8004a30:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	4618      	mov	r0, r3
 8004a3a:	f7ff feef 	bl	800481c <LL_ADC_IsDeepPowerDownEnabled>
 8004a3e:	4603      	mov	r3, r0
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d004      	beq.n	8004a4e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	4618      	mov	r0, r3
 8004a4a:	f7ff fed5 	bl	80047f8 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	4618      	mov	r0, r3
 8004a54:	f7ff ff0a 	bl	800486c <LL_ADC_IsInternalRegulatorEnabled>
 8004a58:	4603      	mov	r3, r0
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d114      	bne.n	8004a88 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	4618      	mov	r0, r3
 8004a64:	f7ff feee 	bl	8004844 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004a68:	4b87      	ldr	r3, [pc, #540]	@ (8004c88 <HAL_ADC_Init+0x290>)
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	099b      	lsrs	r3, r3, #6
 8004a6e:	4a87      	ldr	r2, [pc, #540]	@ (8004c8c <HAL_ADC_Init+0x294>)
 8004a70:	fba2 2303 	umull	r2, r3, r2, r3
 8004a74:	099b      	lsrs	r3, r3, #6
 8004a76:	3301      	adds	r3, #1
 8004a78:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8004a7a:	e002      	b.n	8004a82 <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8004a7c:	68bb      	ldr	r3, [r7, #8]
 8004a7e:	3b01      	subs	r3, #1
 8004a80:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8004a82:	68bb      	ldr	r3, [r7, #8]
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d1f9      	bne.n	8004a7c <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	4618      	mov	r0, r3
 8004a8e:	f7ff feed 	bl	800486c <LL_ADC_IsInternalRegulatorEnabled>
 8004a92:	4603      	mov	r3, r0
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d10d      	bne.n	8004ab4 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a9c:	f043 0210 	orr.w	r2, r3, #16
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004aa8:	f043 0201 	orr.w	r2, r3, #1
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8004ab0:	2301      	movs	r3, #1
 8004ab2:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	4618      	mov	r0, r3
 8004aba:	f7ff ff61 	bl	8004980 <LL_ADC_REG_IsConversionOngoing>
 8004abe:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ac4:	f003 0310 	and.w	r3, r3, #16
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	f040 8129 	bne.w	8004d20 <HAL_ADC_Init+0x328>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8004ace:	697b      	ldr	r3, [r7, #20]
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	f040 8125 	bne.w	8004d20 <HAL_ADC_Init+0x328>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ada:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8004ade:	f043 0202 	orr.w	r2, r3, #2
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	4618      	mov	r0, r3
 8004aec:	f7ff fefa 	bl	80048e4 <LL_ADC_IsEnabled>
 8004af0:	4603      	mov	r3, r0
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d136      	bne.n	8004b64 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	4a65      	ldr	r2, [pc, #404]	@ (8004c90 <HAL_ADC_Init+0x298>)
 8004afc:	4293      	cmp	r3, r2
 8004afe:	d004      	beq.n	8004b0a <HAL_ADC_Init+0x112>
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	4a63      	ldr	r2, [pc, #396]	@ (8004c94 <HAL_ADC_Init+0x29c>)
 8004b06:	4293      	cmp	r3, r2
 8004b08:	d10e      	bne.n	8004b28 <HAL_ADC_Init+0x130>
 8004b0a:	4861      	ldr	r0, [pc, #388]	@ (8004c90 <HAL_ADC_Init+0x298>)
 8004b0c:	f7ff feea 	bl	80048e4 <LL_ADC_IsEnabled>
 8004b10:	4604      	mov	r4, r0
 8004b12:	4860      	ldr	r0, [pc, #384]	@ (8004c94 <HAL_ADC_Init+0x29c>)
 8004b14:	f7ff fee6 	bl	80048e4 <LL_ADC_IsEnabled>
 8004b18:	4603      	mov	r3, r0
 8004b1a:	4323      	orrs	r3, r4
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	bf0c      	ite	eq
 8004b20:	2301      	moveq	r3, #1
 8004b22:	2300      	movne	r3, #0
 8004b24:	b2db      	uxtb	r3, r3
 8004b26:	e008      	b.n	8004b3a <HAL_ADC_Init+0x142>
 8004b28:	485b      	ldr	r0, [pc, #364]	@ (8004c98 <HAL_ADC_Init+0x2a0>)
 8004b2a:	f7ff fedb 	bl	80048e4 <LL_ADC_IsEnabled>
 8004b2e:	4603      	mov	r3, r0
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	bf0c      	ite	eq
 8004b34:	2301      	moveq	r3, #1
 8004b36:	2300      	movne	r3, #0
 8004b38:	b2db      	uxtb	r3, r3
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d012      	beq.n	8004b64 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	4a53      	ldr	r2, [pc, #332]	@ (8004c90 <HAL_ADC_Init+0x298>)
 8004b44:	4293      	cmp	r3, r2
 8004b46:	d004      	beq.n	8004b52 <HAL_ADC_Init+0x15a>
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	4a51      	ldr	r2, [pc, #324]	@ (8004c94 <HAL_ADC_Init+0x29c>)
 8004b4e:	4293      	cmp	r3, r2
 8004b50:	d101      	bne.n	8004b56 <HAL_ADC_Init+0x15e>
 8004b52:	4a52      	ldr	r2, [pc, #328]	@ (8004c9c <HAL_ADC_Init+0x2a4>)
 8004b54:	e000      	b.n	8004b58 <HAL_ADC_Init+0x160>
 8004b56:	4a52      	ldr	r2, [pc, #328]	@ (8004ca0 <HAL_ADC_Init+0x2a8>)
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	685b      	ldr	r3, [r3, #4]
 8004b5c:	4619      	mov	r1, r3
 8004b5e:	4610      	mov	r0, r2
 8004b60:	f7ff fce4 	bl	800452c <LL_ADC_SetCommonClock>
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#else

    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 8004b64:	f7ff fcd6 	bl	8004514 <HAL_GetREVID>
 8004b68:	4603      	mov	r3, r0
 8004b6a:	f241 0203 	movw	r2, #4099	@ 0x1003
 8004b6e:	4293      	cmp	r3, r2
 8004b70:	d914      	bls.n	8004b9c <HAL_ADC_Init+0x1a4>
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	689b      	ldr	r3, [r3, #8]
 8004b76:	2b10      	cmp	r3, #16
 8004b78:	d110      	bne.n	8004b9c <HAL_ADC_Init+0x1a4>
    {
      /* for STM32H7 silicon rev.B and above , ADC_CFGR_RES value for 8bits resolution is : b111 */
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	7d5b      	ldrb	r3, [r3, #21]
 8004b7e:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8004b84:	431a      	orrs	r2, r3
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8004b8a:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	7f1b      	ldrb	r3, [r3, #28]
 8004b90:	041b      	lsls	r3, r3, #16
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8004b92:	4313      	orrs	r3, r2
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8004b94:	f043 030c 	orr.w	r3, r3, #12
 8004b98:	61bb      	str	r3, [r7, #24]
 8004b9a:	e00d      	b.n	8004bb8 <HAL_ADC_Init+0x1c0>
    }
    else
    {

      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	7d5b      	ldrb	r3, [r3, #21]
 8004ba0:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8004ba6:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8004bac:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	7f1b      	ldrb	r3, [r3, #28]
 8004bb2:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8004bb4:	4313      	orrs	r3, r2
 8004bb6:	61bb      	str	r3, [r7, #24]
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	7f1b      	ldrb	r3, [r3, #28]
 8004bbc:	2b01      	cmp	r3, #1
 8004bbe:	d106      	bne.n	8004bce <HAL_ADC_Init+0x1d6>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	6a1b      	ldr	r3, [r3, #32]
 8004bc4:	3b01      	subs	r3, #1
 8004bc6:	045b      	lsls	r3, r3, #17
 8004bc8:	69ba      	ldr	r2, [r7, #24]
 8004bca:	4313      	orrs	r3, r2
 8004bcc:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d009      	beq.n	8004bea <HAL_ADC_Init+0x1f2>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bda:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004be2:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004be4:	69ba      	ldr	r2, [r7, #24]
 8004be6:	4313      	orrs	r3, r2
 8004be8:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	68da      	ldr	r2, [r3, #12]
 8004bf0:	4b2c      	ldr	r3, [pc, #176]	@ (8004ca4 <HAL_ADC_Init+0x2ac>)
 8004bf2:	4013      	ands	r3, r2
 8004bf4:	687a      	ldr	r2, [r7, #4]
 8004bf6:	6812      	ldr	r2, [r2, #0]
 8004bf8:	69b9      	ldr	r1, [r7, #24]
 8004bfa:	430b      	orrs	r3, r1
 8004bfc:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	4618      	mov	r0, r3
 8004c04:	f7ff febc 	bl	8004980 <LL_ADC_REG_IsConversionOngoing>
 8004c08:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	4618      	mov	r0, r3
 8004c10:	f7ff fede 	bl	80049d0 <LL_ADC_INJ_IsConversionOngoing>
 8004c14:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004c16:	693b      	ldr	r3, [r7, #16]
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d15f      	bne.n	8004cdc <HAL_ADC_Init+0x2e4>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d15c      	bne.n	8004cdc <HAL_ADC_Init+0x2e4>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	7d1b      	ldrb	r3, [r3, #20]
 8004c26:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      tmpCFGR = (
 8004c2c:	4313      	orrs	r3, r2
 8004c2e:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	68da      	ldr	r2, [r3, #12]
 8004c36:	4b1c      	ldr	r3, [pc, #112]	@ (8004ca8 <HAL_ADC_Init+0x2b0>)
 8004c38:	4013      	ands	r3, r2
 8004c3a:	687a      	ldr	r2, [r7, #4]
 8004c3c:	6812      	ldr	r2, [r2, #0]
 8004c3e:	69b9      	ldr	r1, [r7, #24]
 8004c40:	430b      	orrs	r3, r1
 8004c42:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8004c4a:	2b01      	cmp	r3, #1
 8004c4c:	d130      	bne.n	8004cb0 <HAL_ADC_Init+0x2b8>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c52:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	691a      	ldr	r2, [r3, #16]
 8004c5a:	4b14      	ldr	r3, [pc, #80]	@ (8004cac <HAL_ADC_Init+0x2b4>)
 8004c5c:	4013      	ands	r3, r2
 8004c5e:	687a      	ldr	r2, [r7, #4]
 8004c60:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004c62:	3a01      	subs	r2, #1
 8004c64:	0411      	lsls	r1, r2, #16
 8004c66:	687a      	ldr	r2, [r7, #4]
 8004c68:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8004c6a:	4311      	orrs	r1, r2
 8004c6c:	687a      	ldr	r2, [r7, #4]
 8004c6e:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8004c70:	4311      	orrs	r1, r2
 8004c72:	687a      	ldr	r2, [r7, #4]
 8004c74:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8004c76:	430a      	orrs	r2, r1
 8004c78:	431a      	orrs	r2, r3
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	f042 0201 	orr.w	r2, r2, #1
 8004c82:	611a      	str	r2, [r3, #16]
 8004c84:	e01c      	b.n	8004cc0 <HAL_ADC_Init+0x2c8>
 8004c86:	bf00      	nop
 8004c88:	2400004c 	.word	0x2400004c
 8004c8c:	053e2d63 	.word	0x053e2d63
 8004c90:	40022000 	.word	0x40022000
 8004c94:	40022100 	.word	0x40022100
 8004c98:	58026000 	.word	0x58026000
 8004c9c:	40022300 	.word	0x40022300
 8004ca0:	58026300 	.word	0x58026300
 8004ca4:	fff0c003 	.word	0xfff0c003
 8004ca8:	ffffbffc 	.word	0xffffbffc
 8004cac:	fc00f81e 	.word	0xfc00f81e

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	691a      	ldr	r2, [r3, #16]
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	f022 0201 	bic.w	r2, r2, #1
 8004cbe:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	691b      	ldr	r3, [r3, #16]
 8004cc6:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	430a      	orrs	r2, r1
 8004cd4:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 8004cd6:	6878      	ldr	r0, [r7, #4]
 8004cd8:	f000 fec6 	bl	8005a68 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	68db      	ldr	r3, [r3, #12]
 8004ce0:	2b01      	cmp	r3, #1
 8004ce2:	d10c      	bne.n	8004cfe <HAL_ADC_Init+0x306>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cea:	f023 010f 	bic.w	r1, r3, #15
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	699b      	ldr	r3, [r3, #24]
 8004cf2:	1e5a      	subs	r2, r3, #1
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	430a      	orrs	r2, r1
 8004cfa:	631a      	str	r2, [r3, #48]	@ 0x30
 8004cfc:	e007      	b.n	8004d0e <HAL_ADC_Init+0x316>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	f022 020f 	bic.w	r2, r2, #15
 8004d0c:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d12:	f023 0303 	bic.w	r3, r3, #3
 8004d16:	f043 0201 	orr.w	r2, r3, #1
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	655a      	str	r2, [r3, #84]	@ 0x54
 8004d1e:	e007      	b.n	8004d30 <HAL_ADC_Init+0x338>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d24:	f043 0210 	orr.w	r2, r3, #16
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8004d2c:	2301      	movs	r3, #1
 8004d2e:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8004d30:	7ffb      	ldrb	r3, [r7, #31]
}
 8004d32:	4618      	mov	r0, r3
 8004d34:	3724      	adds	r7, #36	@ 0x24
 8004d36:	46bd      	mov	sp, r7
 8004d38:	bd90      	pop	{r4, r7, pc}
 8004d3a:	bf00      	nop

08004d3c <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8004d3c:	b580      	push	{r7, lr}
 8004d3e:	b086      	sub	sp, #24
 8004d40:	af00      	add	r7, sp, #0
 8004d42:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	4a5c      	ldr	r2, [pc, #368]	@ (8004ebc <HAL_ADC_Start+0x180>)
 8004d4a:	4293      	cmp	r3, r2
 8004d4c:	d004      	beq.n	8004d58 <HAL_ADC_Start+0x1c>
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	4a5b      	ldr	r2, [pc, #364]	@ (8004ec0 <HAL_ADC_Start+0x184>)
 8004d54:	4293      	cmp	r3, r2
 8004d56:	d101      	bne.n	8004d5c <HAL_ADC_Start+0x20>
 8004d58:	4b5a      	ldr	r3, [pc, #360]	@ (8004ec4 <HAL_ADC_Start+0x188>)
 8004d5a:	e000      	b.n	8004d5e <HAL_ADC_Start+0x22>
 8004d5c:	4b5a      	ldr	r3, [pc, #360]	@ (8004ec8 <HAL_ADC_Start+0x18c>)
 8004d5e:	4618      	mov	r0, r3
 8004d60:	f7ff fd2e 	bl	80047c0 <LL_ADC_GetMultimode>
 8004d64:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	4618      	mov	r0, r3
 8004d6c:	f7ff fe08 	bl	8004980 <LL_ADC_REG_IsConversionOngoing>
 8004d70:	4603      	mov	r3, r0
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	f040 809a 	bne.w	8004eac <HAL_ADC_Start+0x170>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004d7e:	2b01      	cmp	r3, #1
 8004d80:	d101      	bne.n	8004d86 <HAL_ADC_Start+0x4a>
 8004d82:	2302      	movs	r3, #2
 8004d84:	e095      	b.n	8004eb2 <HAL_ADC_Start+0x176>
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	2201      	movs	r2, #1
 8004d8a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8004d8e:	6878      	ldr	r0, [r7, #4]
 8004d90:	f000 fd80 	bl	8005894 <ADC_Enable>
 8004d94:	4603      	mov	r3, r0
 8004d96:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8004d98:	7dfb      	ldrb	r3, [r7, #23]
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	f040 8081 	bne.w	8004ea2 <HAL_ADC_Start+0x166>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004da4:	4b49      	ldr	r3, [pc, #292]	@ (8004ecc <HAL_ADC_Start+0x190>)
 8004da6:	4013      	ands	r3, r2
 8004da8:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	655a      	str	r2, [r3, #84]	@ 0x54
                        HAL_ADC_STATE_REG_BUSY);

      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	4a42      	ldr	r2, [pc, #264]	@ (8004ec0 <HAL_ADC_Start+0x184>)
 8004db6:	4293      	cmp	r3, r2
 8004db8:	d002      	beq.n	8004dc0 <HAL_ADC_Start+0x84>
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	e000      	b.n	8004dc2 <HAL_ADC_Start+0x86>
 8004dc0:	4b3e      	ldr	r3, [pc, #248]	@ (8004ebc <HAL_ADC_Start+0x180>)
 8004dc2:	687a      	ldr	r2, [r7, #4]
 8004dc4:	6812      	ldr	r2, [r2, #0]
 8004dc6:	4293      	cmp	r3, r2
 8004dc8:	d002      	beq.n	8004dd0 <HAL_ADC_Start+0x94>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004dca:	693b      	ldr	r3, [r7, #16]
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d105      	bne.n	8004ddc <HAL_ADC_Start+0xa0>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004dd4:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	655a      	str	r2, [r3, #84]	@ 0x54
      }

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004de0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004de4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004de8:	d106      	bne.n	8004df8 <HAL_ADC_Start+0xbc>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004dee:	f023 0206 	bic.w	r2, r3, #6
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	659a      	str	r2, [r3, #88]	@ 0x58
 8004df6:	e002      	b.n	8004dfe <HAL_ADC_Start+0xc2>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	2200      	movs	r2, #0
 8004dfc:	659a      	str	r2, [r3, #88]	@ 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	221c      	movs	r2, #28
 8004e04:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	2200      	movs	r2, #0
 8004e0a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      /* trigger event.                                                       */
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	4a2b      	ldr	r2, [pc, #172]	@ (8004ec0 <HAL_ADC_Start+0x184>)
 8004e14:	4293      	cmp	r3, r2
 8004e16:	d002      	beq.n	8004e1e <HAL_ADC_Start+0xe2>
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	e000      	b.n	8004e20 <HAL_ADC_Start+0xe4>
 8004e1e:	4b27      	ldr	r3, [pc, #156]	@ (8004ebc <HAL_ADC_Start+0x180>)
 8004e20:	687a      	ldr	r2, [r7, #4]
 8004e22:	6812      	ldr	r2, [r2, #0]
 8004e24:	4293      	cmp	r3, r2
 8004e26:	d008      	beq.n	8004e3a <HAL_ADC_Start+0xfe>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004e28:	693b      	ldr	r3, [r7, #16]
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d005      	beq.n	8004e3a <HAL_ADC_Start+0xfe>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8004e2e:	693b      	ldr	r3, [r7, #16]
 8004e30:	2b05      	cmp	r3, #5
 8004e32:	d002      	beq.n	8004e3a <HAL_ADC_Start+0xfe>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8004e34:	693b      	ldr	r3, [r7, #16]
 8004e36:	2b09      	cmp	r3, #9
 8004e38:	d114      	bne.n	8004e64 <HAL_ADC_Start+0x128>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	68db      	ldr	r3, [r3, #12]
 8004e40:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d007      	beq.n	8004e58 <HAL_ADC_Start+0x11c>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e4c:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8004e50:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	655a      	str	r2, [r3, #84]	@ 0x54
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	4618      	mov	r0, r3
 8004e5e:	f7ff fd67 	bl	8004930 <LL_ADC_REG_StartConversion>
 8004e62:	e025      	b.n	8004eb0 <HAL_ADC_Start+0x174>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e68:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	655a      	str	r2, [r3, #84]	@ 0x54
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	4a12      	ldr	r2, [pc, #72]	@ (8004ec0 <HAL_ADC_Start+0x184>)
 8004e76:	4293      	cmp	r3, r2
 8004e78:	d002      	beq.n	8004e80 <HAL_ADC_Start+0x144>
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	e000      	b.n	8004e82 <HAL_ADC_Start+0x146>
 8004e80:	4b0e      	ldr	r3, [pc, #56]	@ (8004ebc <HAL_ADC_Start+0x180>)
 8004e82:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	68db      	ldr	r3, [r3, #12]
 8004e88:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d00f      	beq.n	8004eb0 <HAL_ADC_Start+0x174>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e94:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8004e98:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	655a      	str	r2, [r3, #84]	@ 0x54
 8004ea0:	e006      	b.n	8004eb0 <HAL_ADC_Start+0x174>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	2200      	movs	r2, #0
 8004ea6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 8004eaa:	e001      	b.n	8004eb0 <HAL_ADC_Start+0x174>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8004eac:	2302      	movs	r3, #2
 8004eae:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8004eb0:	7dfb      	ldrb	r3, [r7, #23]
}
 8004eb2:	4618      	mov	r0, r3
 8004eb4:	3718      	adds	r7, #24
 8004eb6:	46bd      	mov	sp, r7
 8004eb8:	bd80      	pop	{r7, pc}
 8004eba:	bf00      	nop
 8004ebc:	40022000 	.word	0x40022000
 8004ec0:	40022100 	.word	0x40022100
 8004ec4:	40022300 	.word	0x40022300
 8004ec8:	58026300 	.word	0x58026300
 8004ecc:	fffff0fe 	.word	0xfffff0fe

08004ed0 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8004ed0:	b580      	push	{r7, lr}
 8004ed2:	b084      	sub	sp, #16
 8004ed4:	af00      	add	r7, sp, #0
 8004ed6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004ede:	2b01      	cmp	r3, #1
 8004ee0:	d101      	bne.n	8004ee6 <HAL_ADC_Stop+0x16>
 8004ee2:	2302      	movs	r3, #2
 8004ee4:	e021      	b.n	8004f2a <HAL_ADC_Stop+0x5a>
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	2201      	movs	r2, #1
 8004eea:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8004eee:	2103      	movs	r1, #3
 8004ef0:	6878      	ldr	r0, [r7, #4]
 8004ef2:	f000 fc13 	bl	800571c <ADC_ConversionStop>
 8004ef6:	4603      	mov	r3, r0
 8004ef8:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8004efa:	7bfb      	ldrb	r3, [r7, #15]
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d10f      	bne.n	8004f20 <HAL_ADC_Stop+0x50>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8004f00:	6878      	ldr	r0, [r7, #4]
 8004f02:	f000 fd51 	bl	80059a8 <ADC_Disable>
 8004f06:	4603      	mov	r3, r0
 8004f08:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8004f0a:	7bfb      	ldrb	r3, [r7, #15]
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d107      	bne.n	8004f20 <HAL_ADC_Stop+0x50>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004f14:	4b07      	ldr	r3, [pc, #28]	@ (8004f34 <HAL_ADC_Stop+0x64>)
 8004f16:	4013      	ands	r3, r2
 8004f18:	f043 0201 	orr.w	r2, r3, #1
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	655a      	str	r2, [r3, #84]	@ 0x54
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	2200      	movs	r2, #0
 8004f24:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8004f28:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f2a:	4618      	mov	r0, r3
 8004f2c:	3710      	adds	r7, #16
 8004f2e:	46bd      	mov	sp, r7
 8004f30:	bd80      	pop	{r7, pc}
 8004f32:	bf00      	nop
 8004f34:	ffffeefe 	.word	0xffffeefe

08004f38 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8004f38:	b580      	push	{r7, lr}
 8004f3a:	b088      	sub	sp, #32
 8004f3c:	af00      	add	r7, sp, #0
 8004f3e:	6078      	str	r0, [r7, #4]
 8004f40:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	4a72      	ldr	r2, [pc, #456]	@ (8005110 <HAL_ADC_PollForConversion+0x1d8>)
 8004f48:	4293      	cmp	r3, r2
 8004f4a:	d004      	beq.n	8004f56 <HAL_ADC_PollForConversion+0x1e>
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	4a70      	ldr	r2, [pc, #448]	@ (8005114 <HAL_ADC_PollForConversion+0x1dc>)
 8004f52:	4293      	cmp	r3, r2
 8004f54:	d101      	bne.n	8004f5a <HAL_ADC_PollForConversion+0x22>
 8004f56:	4b70      	ldr	r3, [pc, #448]	@ (8005118 <HAL_ADC_PollForConversion+0x1e0>)
 8004f58:	e000      	b.n	8004f5c <HAL_ADC_PollForConversion+0x24>
 8004f5a:	4b70      	ldr	r3, [pc, #448]	@ (800511c <HAL_ADC_PollForConversion+0x1e4>)
 8004f5c:	4618      	mov	r0, r3
 8004f5e:	f7ff fc2f 	bl	80047c0 <LL_ADC_GetMultimode>
 8004f62:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	691b      	ldr	r3, [r3, #16]
 8004f68:	2b08      	cmp	r3, #8
 8004f6a:	d102      	bne.n	8004f72 <HAL_ADC_PollForConversion+0x3a>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8004f6c:	2308      	movs	r3, #8
 8004f6e:	61fb      	str	r3, [r7, #28]
 8004f70:	e037      	b.n	8004fe2 <HAL_ADC_PollForConversion+0xaa>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004f72:	697b      	ldr	r3, [r7, #20]
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d005      	beq.n	8004f84 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8004f78:	697b      	ldr	r3, [r7, #20]
 8004f7a:	2b05      	cmp	r3, #5
 8004f7c:	d002      	beq.n	8004f84 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8004f7e:	697b      	ldr	r3, [r7, #20]
 8004f80:	2b09      	cmp	r3, #9
 8004f82:	d111      	bne.n	8004fa8 <HAL_ADC_PollForConversion+0x70>
       )
    {
      /* Check DMNGT bit in handle ADC CFGR register */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT_0) != 0UL)
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	68db      	ldr	r3, [r3, #12]
 8004f8a:	f003 0301 	and.w	r3, r3, #1
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d007      	beq.n	8004fa2 <HAL_ADC_PollForConversion+0x6a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f96:	f043 0220 	orr.w	r2, r3, #32
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_ERROR;
 8004f9e:	2301      	movs	r3, #1
 8004fa0:	e0b1      	b.n	8005106 <HAL_ADC_PollForConversion+0x1ce>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8004fa2:	2304      	movs	r3, #4
 8004fa4:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT_0) != 0UL)
 8004fa6:	e01c      	b.n	8004fe2 <HAL_ADC_PollForConversion+0xaa>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	4a58      	ldr	r2, [pc, #352]	@ (8005110 <HAL_ADC_PollForConversion+0x1d8>)
 8004fae:	4293      	cmp	r3, r2
 8004fb0:	d004      	beq.n	8004fbc <HAL_ADC_PollForConversion+0x84>
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	4a57      	ldr	r2, [pc, #348]	@ (8005114 <HAL_ADC_PollForConversion+0x1dc>)
 8004fb8:	4293      	cmp	r3, r2
 8004fba:	d101      	bne.n	8004fc0 <HAL_ADC_PollForConversion+0x88>
 8004fbc:	4b56      	ldr	r3, [pc, #344]	@ (8005118 <HAL_ADC_PollForConversion+0x1e0>)
 8004fbe:	e000      	b.n	8004fc2 <HAL_ADC_PollForConversion+0x8a>
 8004fc0:	4b56      	ldr	r3, [pc, #344]	@ (800511c <HAL_ADC_PollForConversion+0x1e4>)
 8004fc2:	4618      	mov	r0, r3
 8004fc4:	f7ff fc0a 	bl	80047dc <LL_ADC_GetMultiDMATransfer>
 8004fc8:	4603      	mov	r3, r0
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d007      	beq.n	8004fde <HAL_ADC_PollForConversion+0xa6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004fd2:	f043 0220 	orr.w	r2, r3, #32
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_ERROR;
 8004fda:	2301      	movs	r3, #1
 8004fdc:	e093      	b.n	8005106 <HAL_ADC_PollForConversion+0x1ce>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8004fde:	2304      	movs	r3, #4
 8004fe0:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8004fe2:	f7ff fa67 	bl	80044b4 <HAL_GetTick>
 8004fe6:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8004fe8:	e021      	b.n	800502e <HAL_ADC_PollForConversion+0xf6>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8004fea:	683b      	ldr	r3, [r7, #0]
 8004fec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ff0:	d01d      	beq.n	800502e <HAL_ADC_PollForConversion+0xf6>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8004ff2:	f7ff fa5f 	bl	80044b4 <HAL_GetTick>
 8004ff6:	4602      	mov	r2, r0
 8004ff8:	693b      	ldr	r3, [r7, #16]
 8004ffa:	1ad3      	subs	r3, r2, r3
 8004ffc:	683a      	ldr	r2, [r7, #0]
 8004ffe:	429a      	cmp	r2, r3
 8005000:	d302      	bcc.n	8005008 <HAL_ADC_PollForConversion+0xd0>
 8005002:	683b      	ldr	r3, [r7, #0]
 8005004:	2b00      	cmp	r3, #0
 8005006:	d112      	bne.n	800502e <HAL_ADC_PollForConversion+0xf6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	681a      	ldr	r2, [r3, #0]
 800500e:	69fb      	ldr	r3, [r7, #28]
 8005010:	4013      	ands	r3, r2
 8005012:	2b00      	cmp	r3, #0
 8005014:	d10b      	bne.n	800502e <HAL_ADC_PollForConversion+0xf6>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800501a:	f043 0204 	orr.w	r2, r3, #4
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	2200      	movs	r2, #0
 8005026:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

          return HAL_TIMEOUT;
 800502a:	2303      	movs	r3, #3
 800502c:	e06b      	b.n	8005106 <HAL_ADC_PollForConversion+0x1ce>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	681a      	ldr	r2, [r3, #0]
 8005034:	69fb      	ldr	r3, [r7, #28]
 8005036:	4013      	ands	r3, r2
 8005038:	2b00      	cmp	r3, #0
 800503a:	d0d6      	beq.n	8004fea <HAL_ADC_PollForConversion+0xb2>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005040:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	4618      	mov	r0, r3
 800504e:	f7ff fb28 	bl	80046a2 <LL_ADC_REG_IsTriggerSourceSWStart>
 8005052:	4603      	mov	r3, r0
 8005054:	2b00      	cmp	r3, #0
 8005056:	d01c      	beq.n	8005092 <HAL_ADC_PollForConversion+0x15a>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	7d5b      	ldrb	r3, [r3, #21]
 800505c:	2b00      	cmp	r3, #0
 800505e:	d118      	bne.n	8005092 <HAL_ADC_PollForConversion+0x15a>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	f003 0308 	and.w	r3, r3, #8
 800506a:	2b08      	cmp	r3, #8
 800506c:	d111      	bne.n	8005092 <HAL_ADC_PollForConversion+0x15a>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005072:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	655a      	str	r2, [r3, #84]	@ 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800507e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005082:	2b00      	cmp	r3, #0
 8005084:	d105      	bne.n	8005092 <HAL_ADC_PollForConversion+0x15a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800508a:	f043 0201 	orr.w	r2, r3, #1
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	4a1f      	ldr	r2, [pc, #124]	@ (8005114 <HAL_ADC_PollForConversion+0x1dc>)
 8005098:	4293      	cmp	r3, r2
 800509a:	d002      	beq.n	80050a2 <HAL_ADC_PollForConversion+0x16a>
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	e000      	b.n	80050a4 <HAL_ADC_PollForConversion+0x16c>
 80050a2:	4b1b      	ldr	r3, [pc, #108]	@ (8005110 <HAL_ADC_PollForConversion+0x1d8>)
 80050a4:	687a      	ldr	r2, [r7, #4]
 80050a6:	6812      	ldr	r2, [r2, #0]
 80050a8:	4293      	cmp	r3, r2
 80050aa:	d008      	beq.n	80050be <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80050ac:	697b      	ldr	r3, [r7, #20]
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d005      	beq.n	80050be <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80050b2:	697b      	ldr	r3, [r7, #20]
 80050b4:	2b05      	cmp	r3, #5
 80050b6:	d002      	beq.n	80050be <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80050b8:	697b      	ldr	r3, [r7, #20]
 80050ba:	2b09      	cmp	r3, #9
 80050bc:	d104      	bne.n	80050c8 <HAL_ADC_PollForConversion+0x190>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	68db      	ldr	r3, [r3, #12]
 80050c4:	61bb      	str	r3, [r7, #24]
 80050c6:	e00c      	b.n	80050e2 <HAL_ADC_PollForConversion+0x1aa>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	4a11      	ldr	r2, [pc, #68]	@ (8005114 <HAL_ADC_PollForConversion+0x1dc>)
 80050ce:	4293      	cmp	r3, r2
 80050d0:	d002      	beq.n	80050d8 <HAL_ADC_PollForConversion+0x1a0>
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	e000      	b.n	80050da <HAL_ADC_PollForConversion+0x1a2>
 80050d8:	4b0d      	ldr	r3, [pc, #52]	@ (8005110 <HAL_ADC_PollForConversion+0x1d8>)
 80050da:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	68db      	ldr	r3, [r3, #12]
 80050e0:	61bb      	str	r3, [r7, #24]
  }

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 80050e2:	69fb      	ldr	r3, [r7, #28]
 80050e4:	2b08      	cmp	r3, #8
 80050e6:	d104      	bne.n	80050f2 <HAL_ADC_PollForConversion+0x1ba>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	2208      	movs	r2, #8
 80050ee:	601a      	str	r2, [r3, #0]
 80050f0:	e008      	b.n	8005104 <HAL_ADC_PollForConversion+0x1cc>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 80050f2:	69bb      	ldr	r3, [r7, #24]
 80050f4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d103      	bne.n	8005104 <HAL_ADC_PollForConversion+0x1cc>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	220c      	movs	r2, #12
 8005102:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8005104:	2300      	movs	r3, #0
}
 8005106:	4618      	mov	r0, r3
 8005108:	3720      	adds	r7, #32
 800510a:	46bd      	mov	sp, r7
 800510c:	bd80      	pop	{r7, pc}
 800510e:	bf00      	nop
 8005110:	40022000 	.word	0x40022000
 8005114:	40022100 	.word	0x40022100
 8005118:	40022300 	.word	0x40022300
 800511c:	58026300 	.word	0x58026300

08005120 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8005120:	b480      	push	{r7}
 8005122:	b083      	sub	sp, #12
 8005124:	af00      	add	r7, sp, #0
 8005126:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 800512e:	4618      	mov	r0, r3
 8005130:	370c      	adds	r7, #12
 8005132:	46bd      	mov	sp, r7
 8005134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005138:	4770      	bx	lr
	...

0800513c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800513c:	b590      	push	{r4, r7, lr}
 800513e:	b08d      	sub	sp, #52	@ 0x34
 8005140:	af00      	add	r7, sp, #0
 8005142:	6078      	str	r0, [r7, #4]
 8005144:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005146:	2300      	movs	r3, #0
 8005148:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 800514c:	2300      	movs	r3, #0
 800514e:	60fb      	str	r3, [r7, #12]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8005150:	683b      	ldr	r3, [r7, #0]
 8005152:	68db      	ldr	r3, [r3, #12]
 8005154:	4a65      	ldr	r2, [pc, #404]	@ (80052ec <HAL_ADC_ConfigChannel+0x1b0>)
 8005156:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800515e:	2b01      	cmp	r3, #1
 8005160:	d101      	bne.n	8005166 <HAL_ADC_ConfigChannel+0x2a>
 8005162:	2302      	movs	r3, #2
 8005164:	e2c7      	b.n	80056f6 <HAL_ADC_ConfigChannel+0x5ba>
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	2201      	movs	r2, #1
 800516a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	4618      	mov	r0, r3
 8005174:	f7ff fc04 	bl	8004980 <LL_ADC_REG_IsConversionOngoing>
 8005178:	4603      	mov	r3, r0
 800517a:	2b00      	cmp	r3, #0
 800517c:	f040 82ac 	bne.w	80056d8 <HAL_ADC_ConfigChannel+0x59c>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 8005180:	683b      	ldr	r3, [r7, #0]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	2b00      	cmp	r3, #0
 8005186:	db2c      	blt.n	80051e2 <HAL_ADC_ConfigChannel+0xa6>
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
      }
#else
      /* ADC channels preselection */
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8005188:	683b      	ldr	r3, [r7, #0]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005190:	2b00      	cmp	r3, #0
 8005192:	d108      	bne.n	80051a6 <HAL_ADC_ConfigChannel+0x6a>
 8005194:	683b      	ldr	r3, [r7, #0]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	0e9b      	lsrs	r3, r3, #26
 800519a:	f003 031f 	and.w	r3, r3, #31
 800519e:	2201      	movs	r2, #1
 80051a0:	fa02 f303 	lsl.w	r3, r2, r3
 80051a4:	e016      	b.n	80051d4 <HAL_ADC_ConfigChannel+0x98>
 80051a6:	683b      	ldr	r3, [r7, #0]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80051ac:	697b      	ldr	r3, [r7, #20]
 80051ae:	fa93 f3a3 	rbit	r3, r3
 80051b2:	613b      	str	r3, [r7, #16]
  return result;
 80051b4:	693b      	ldr	r3, [r7, #16]
 80051b6:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80051b8:	69bb      	ldr	r3, [r7, #24]
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d101      	bne.n	80051c2 <HAL_ADC_ConfigChannel+0x86>
    return 32U;
 80051be:	2320      	movs	r3, #32
 80051c0:	e003      	b.n	80051ca <HAL_ADC_ConfigChannel+0x8e>
  return __builtin_clz(value);
 80051c2:	69bb      	ldr	r3, [r7, #24]
 80051c4:	fab3 f383 	clz	r3, r3
 80051c8:	b2db      	uxtb	r3, r3
 80051ca:	f003 031f 	and.w	r3, r3, #31
 80051ce:	2201      	movs	r2, #1
 80051d0:	fa02 f303 	lsl.w	r3, r2, r3
 80051d4:	687a      	ldr	r2, [r7, #4]
 80051d6:	6812      	ldr	r2, [r2, #0]
 80051d8:	69d1      	ldr	r1, [r2, #28]
 80051da:	687a      	ldr	r2, [r7, #4]
 80051dc:	6812      	ldr	r2, [r2, #0]
 80051de:	430b      	orrs	r3, r1
 80051e0:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	6818      	ldr	r0, [r3, #0]
 80051e6:	683b      	ldr	r3, [r7, #0]
 80051e8:	6859      	ldr	r1, [r3, #4]
 80051ea:	683b      	ldr	r3, [r7, #0]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	461a      	mov	r2, r3
 80051f0:	f7ff fa6a 	bl	80046c8 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	4618      	mov	r0, r3
 80051fa:	f7ff fbc1 	bl	8004980 <LL_ADC_REG_IsConversionOngoing>
 80051fe:	62b8      	str	r0, [r7, #40]	@ 0x28
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	4618      	mov	r0, r3
 8005206:	f7ff fbe3 	bl	80049d0 <LL_ADC_INJ_IsConversionOngoing>
 800520a:	6278      	str	r0, [r7, #36]	@ 0x24
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800520c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800520e:	2b00      	cmp	r3, #0
 8005210:	f040 80b8 	bne.w	8005384 <HAL_ADC_ConfigChannel+0x248>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8005214:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005216:	2b00      	cmp	r3, #0
 8005218:	f040 80b4 	bne.w	8005384 <HAL_ADC_ConfigChannel+0x248>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	6818      	ldr	r0, [r3, #0]
 8005220:	683b      	ldr	r3, [r7, #0]
 8005222:	6819      	ldr	r1, [r3, #0]
 8005224:	683b      	ldr	r3, [r7, #0]
 8005226:	689b      	ldr	r3, [r3, #8]
 8005228:	461a      	mov	r2, r3
 800522a:	f7ff fa79 	bl	8004720 <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 800522e:	4b30      	ldr	r3, [pc, #192]	@ (80052f0 <HAL_ADC_ConfigChannel+0x1b4>)
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8005236:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800523a:	d10b      	bne.n	8005254 <HAL_ADC_ConfigChannel+0x118>
 800523c:	683b      	ldr	r3, [r7, #0]
 800523e:	695a      	ldr	r2, [r3, #20]
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	68db      	ldr	r3, [r3, #12]
 8005246:	089b      	lsrs	r3, r3, #2
 8005248:	f003 0307 	and.w	r3, r3, #7
 800524c:	005b      	lsls	r3, r3, #1
 800524e:	fa02 f303 	lsl.w	r3, r2, r3
 8005252:	e01d      	b.n	8005290 <HAL_ADC_ConfigChannel+0x154>
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	68db      	ldr	r3, [r3, #12]
 800525a:	f003 0310 	and.w	r3, r3, #16
 800525e:	2b00      	cmp	r3, #0
 8005260:	d10b      	bne.n	800527a <HAL_ADC_ConfigChannel+0x13e>
 8005262:	683b      	ldr	r3, [r7, #0]
 8005264:	695a      	ldr	r2, [r3, #20]
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	68db      	ldr	r3, [r3, #12]
 800526c:	089b      	lsrs	r3, r3, #2
 800526e:	f003 0307 	and.w	r3, r3, #7
 8005272:	005b      	lsls	r3, r3, #1
 8005274:	fa02 f303 	lsl.w	r3, r2, r3
 8005278:	e00a      	b.n	8005290 <HAL_ADC_ConfigChannel+0x154>
 800527a:	683b      	ldr	r3, [r7, #0]
 800527c:	695a      	ldr	r2, [r3, #20]
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	68db      	ldr	r3, [r3, #12]
 8005284:	089b      	lsrs	r3, r3, #2
 8005286:	f003 0304 	and.w	r3, r3, #4
 800528a:	005b      	lsls	r3, r3, #1
 800528c:	fa02 f303 	lsl.w	r3, r2, r3
 8005290:	623b      	str	r3, [r7, #32]
      }

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8005292:	683b      	ldr	r3, [r7, #0]
 8005294:	691b      	ldr	r3, [r3, #16]
 8005296:	2b04      	cmp	r3, #4
 8005298:	d02c      	beq.n	80052f4 <HAL_ADC_ConfigChannel+0x1b8>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	6818      	ldr	r0, [r3, #0]
 800529e:	683b      	ldr	r3, [r7, #0]
 80052a0:	6919      	ldr	r1, [r3, #16]
 80052a2:	683b      	ldr	r3, [r7, #0]
 80052a4:	681a      	ldr	r2, [r3, #0]
 80052a6:	6a3b      	ldr	r3, [r7, #32]
 80052a8:	f7ff f9a7 	bl	80045fa <LL_ADC_SetOffset>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	6818      	ldr	r0, [r3, #0]
 80052b0:	683b      	ldr	r3, [r7, #0]
 80052b2:	6919      	ldr	r1, [r3, #16]
 80052b4:	683b      	ldr	r3, [r7, #0]
 80052b6:	7e5b      	ldrb	r3, [r3, #25]
 80052b8:	2b01      	cmp	r3, #1
 80052ba:	d102      	bne.n	80052c2 <HAL_ADC_ConfigChannel+0x186>
 80052bc:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80052c0:	e000      	b.n	80052c4 <HAL_ADC_ConfigChannel+0x188>
 80052c2:	2300      	movs	r3, #0
 80052c4:	461a      	mov	r2, r3
 80052c6:	f7ff f9d1 	bl	800466c <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	6818      	ldr	r0, [r3, #0]
 80052ce:	683b      	ldr	r3, [r7, #0]
 80052d0:	6919      	ldr	r1, [r3, #16]
 80052d2:	683b      	ldr	r3, [r7, #0]
 80052d4:	7e1b      	ldrb	r3, [r3, #24]
 80052d6:	2b01      	cmp	r3, #1
 80052d8:	d102      	bne.n	80052e0 <HAL_ADC_ConfigChannel+0x1a4>
 80052da:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80052de:	e000      	b.n	80052e2 <HAL_ADC_ConfigChannel+0x1a6>
 80052e0:	2300      	movs	r3, #0
 80052e2:	461a      	mov	r2, r3
 80052e4:	f7ff f9a9 	bl	800463a <LL_ADC_SetDataRightShift>
 80052e8:	e04c      	b.n	8005384 <HAL_ADC_ConfigChannel+0x248>
 80052ea:	bf00      	nop
 80052ec:	47ff0000 	.word	0x47ff0000
 80052f0:	5c001000 	.word	0x5c001000
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80052fa:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80052fe:	683b      	ldr	r3, [r7, #0]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	069b      	lsls	r3, r3, #26
 8005304:	429a      	cmp	r2, r3
 8005306:	d107      	bne.n	8005318 <HAL_ADC_ConfigChannel+0x1dc>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8005316:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800531e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8005322:	683b      	ldr	r3, [r7, #0]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	069b      	lsls	r3, r3, #26
 8005328:	429a      	cmp	r2, r3
 800532a:	d107      	bne.n	800533c <HAL_ADC_ConfigChannel+0x200>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800533a:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005342:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8005346:	683b      	ldr	r3, [r7, #0]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	069b      	lsls	r3, r3, #26
 800534c:	429a      	cmp	r2, r3
 800534e:	d107      	bne.n	8005360 <HAL_ADC_ConfigChannel+0x224>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800535e:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005366:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800536a:	683b      	ldr	r3, [r7, #0]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	069b      	lsls	r3, r3, #26
 8005370:	429a      	cmp	r2, r3
 8005372:	d107      	bne.n	8005384 <HAL_ADC_ConfigChannel+0x248>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8005382:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	4618      	mov	r0, r3
 800538a:	f7ff faab 	bl	80048e4 <LL_ADC_IsEnabled>
 800538e:	4603      	mov	r3, r0
 8005390:	2b00      	cmp	r3, #0
 8005392:	f040 81aa 	bne.w	80056ea <HAL_ADC_ConfigChannel+0x5ae>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	6818      	ldr	r0, [r3, #0]
 800539a:	683b      	ldr	r3, [r7, #0]
 800539c:	6819      	ldr	r1, [r3, #0]
 800539e:	683b      	ldr	r3, [r7, #0]
 80053a0:	68db      	ldr	r3, [r3, #12]
 80053a2:	461a      	mov	r2, r3
 80053a4:	f7ff f9e8 	bl	8004778 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80053a8:	683b      	ldr	r3, [r7, #0]
 80053aa:	68db      	ldr	r3, [r3, #12]
 80053ac:	4a87      	ldr	r2, [pc, #540]	@ (80055cc <HAL_ADC_ConfigChannel+0x490>)
 80053ae:	4293      	cmp	r3, r2
 80053b0:	f040 809a 	bne.w	80054e8 <HAL_ADC_ConfigChannel+0x3ac>
      {
        /* Set ADC channel preselection of corresponding negative channel */
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681a      	ldr	r2, [r3, #0]
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	4984      	ldr	r1, [pc, #528]	@ (80055d0 <HAL_ADC_ConfigChannel+0x494>)
 80053be:	428b      	cmp	r3, r1
 80053c0:	d147      	bne.n	8005452 <HAL_ADC_ConfigChannel+0x316>
 80053c2:	683b      	ldr	r3, [r7, #0]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	4983      	ldr	r1, [pc, #524]	@ (80055d4 <HAL_ADC_ConfigChannel+0x498>)
 80053c8:	428b      	cmp	r3, r1
 80053ca:	d040      	beq.n	800544e <HAL_ADC_ConfigChannel+0x312>
 80053cc:	683b      	ldr	r3, [r7, #0]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	4981      	ldr	r1, [pc, #516]	@ (80055d8 <HAL_ADC_ConfigChannel+0x49c>)
 80053d2:	428b      	cmp	r3, r1
 80053d4:	d039      	beq.n	800544a <HAL_ADC_ConfigChannel+0x30e>
 80053d6:	683b      	ldr	r3, [r7, #0]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	4980      	ldr	r1, [pc, #512]	@ (80055dc <HAL_ADC_ConfigChannel+0x4a0>)
 80053dc:	428b      	cmp	r3, r1
 80053de:	d032      	beq.n	8005446 <HAL_ADC_ConfigChannel+0x30a>
 80053e0:	683b      	ldr	r3, [r7, #0]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	497e      	ldr	r1, [pc, #504]	@ (80055e0 <HAL_ADC_ConfigChannel+0x4a4>)
 80053e6:	428b      	cmp	r3, r1
 80053e8:	d02b      	beq.n	8005442 <HAL_ADC_ConfigChannel+0x306>
 80053ea:	683b      	ldr	r3, [r7, #0]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	497d      	ldr	r1, [pc, #500]	@ (80055e4 <HAL_ADC_ConfigChannel+0x4a8>)
 80053f0:	428b      	cmp	r3, r1
 80053f2:	d024      	beq.n	800543e <HAL_ADC_ConfigChannel+0x302>
 80053f4:	683b      	ldr	r3, [r7, #0]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	497b      	ldr	r1, [pc, #492]	@ (80055e8 <HAL_ADC_ConfigChannel+0x4ac>)
 80053fa:	428b      	cmp	r3, r1
 80053fc:	d01d      	beq.n	800543a <HAL_ADC_ConfigChannel+0x2fe>
 80053fe:	683b      	ldr	r3, [r7, #0]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	497a      	ldr	r1, [pc, #488]	@ (80055ec <HAL_ADC_ConfigChannel+0x4b0>)
 8005404:	428b      	cmp	r3, r1
 8005406:	d016      	beq.n	8005436 <HAL_ADC_ConfigChannel+0x2fa>
 8005408:	683b      	ldr	r3, [r7, #0]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	4978      	ldr	r1, [pc, #480]	@ (80055f0 <HAL_ADC_ConfigChannel+0x4b4>)
 800540e:	428b      	cmp	r3, r1
 8005410:	d00f      	beq.n	8005432 <HAL_ADC_ConfigChannel+0x2f6>
 8005412:	683b      	ldr	r3, [r7, #0]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	4977      	ldr	r1, [pc, #476]	@ (80055f4 <HAL_ADC_ConfigChannel+0x4b8>)
 8005418:	428b      	cmp	r3, r1
 800541a:	d008      	beq.n	800542e <HAL_ADC_ConfigChannel+0x2f2>
 800541c:	683b      	ldr	r3, [r7, #0]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	4975      	ldr	r1, [pc, #468]	@ (80055f8 <HAL_ADC_ConfigChannel+0x4bc>)
 8005422:	428b      	cmp	r3, r1
 8005424:	d101      	bne.n	800542a <HAL_ADC_ConfigChannel+0x2ee>
 8005426:	4b75      	ldr	r3, [pc, #468]	@ (80055fc <HAL_ADC_ConfigChannel+0x4c0>)
 8005428:	e05a      	b.n	80054e0 <HAL_ADC_ConfigChannel+0x3a4>
 800542a:	2300      	movs	r3, #0
 800542c:	e058      	b.n	80054e0 <HAL_ADC_ConfigChannel+0x3a4>
 800542e:	4b74      	ldr	r3, [pc, #464]	@ (8005600 <HAL_ADC_ConfigChannel+0x4c4>)
 8005430:	e056      	b.n	80054e0 <HAL_ADC_ConfigChannel+0x3a4>
 8005432:	4b74      	ldr	r3, [pc, #464]	@ (8005604 <HAL_ADC_ConfigChannel+0x4c8>)
 8005434:	e054      	b.n	80054e0 <HAL_ADC_ConfigChannel+0x3a4>
 8005436:	4b6e      	ldr	r3, [pc, #440]	@ (80055f0 <HAL_ADC_ConfigChannel+0x4b4>)
 8005438:	e052      	b.n	80054e0 <HAL_ADC_ConfigChannel+0x3a4>
 800543a:	4b6c      	ldr	r3, [pc, #432]	@ (80055ec <HAL_ADC_ConfigChannel+0x4b0>)
 800543c:	e050      	b.n	80054e0 <HAL_ADC_ConfigChannel+0x3a4>
 800543e:	4b72      	ldr	r3, [pc, #456]	@ (8005608 <HAL_ADC_ConfigChannel+0x4cc>)
 8005440:	e04e      	b.n	80054e0 <HAL_ADC_ConfigChannel+0x3a4>
 8005442:	4b72      	ldr	r3, [pc, #456]	@ (800560c <HAL_ADC_ConfigChannel+0x4d0>)
 8005444:	e04c      	b.n	80054e0 <HAL_ADC_ConfigChannel+0x3a4>
 8005446:	4b72      	ldr	r3, [pc, #456]	@ (8005610 <HAL_ADC_ConfigChannel+0x4d4>)
 8005448:	e04a      	b.n	80054e0 <HAL_ADC_ConfigChannel+0x3a4>
 800544a:	4b72      	ldr	r3, [pc, #456]	@ (8005614 <HAL_ADC_ConfigChannel+0x4d8>)
 800544c:	e048      	b.n	80054e0 <HAL_ADC_ConfigChannel+0x3a4>
 800544e:	2301      	movs	r3, #1
 8005450:	e046      	b.n	80054e0 <HAL_ADC_ConfigChannel+0x3a4>
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	4970      	ldr	r1, [pc, #448]	@ (8005618 <HAL_ADC_ConfigChannel+0x4dc>)
 8005458:	428b      	cmp	r3, r1
 800545a:	d140      	bne.n	80054de <HAL_ADC_ConfigChannel+0x3a2>
 800545c:	683b      	ldr	r3, [r7, #0]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	495c      	ldr	r1, [pc, #368]	@ (80055d4 <HAL_ADC_ConfigChannel+0x498>)
 8005462:	428b      	cmp	r3, r1
 8005464:	d039      	beq.n	80054da <HAL_ADC_ConfigChannel+0x39e>
 8005466:	683b      	ldr	r3, [r7, #0]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	495b      	ldr	r1, [pc, #364]	@ (80055d8 <HAL_ADC_ConfigChannel+0x49c>)
 800546c:	428b      	cmp	r3, r1
 800546e:	d032      	beq.n	80054d6 <HAL_ADC_ConfigChannel+0x39a>
 8005470:	683b      	ldr	r3, [r7, #0]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	4959      	ldr	r1, [pc, #356]	@ (80055dc <HAL_ADC_ConfigChannel+0x4a0>)
 8005476:	428b      	cmp	r3, r1
 8005478:	d02b      	beq.n	80054d2 <HAL_ADC_ConfigChannel+0x396>
 800547a:	683b      	ldr	r3, [r7, #0]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	4958      	ldr	r1, [pc, #352]	@ (80055e0 <HAL_ADC_ConfigChannel+0x4a4>)
 8005480:	428b      	cmp	r3, r1
 8005482:	d024      	beq.n	80054ce <HAL_ADC_ConfigChannel+0x392>
 8005484:	683b      	ldr	r3, [r7, #0]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	4956      	ldr	r1, [pc, #344]	@ (80055e4 <HAL_ADC_ConfigChannel+0x4a8>)
 800548a:	428b      	cmp	r3, r1
 800548c:	d01d      	beq.n	80054ca <HAL_ADC_ConfigChannel+0x38e>
 800548e:	683b      	ldr	r3, [r7, #0]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	4955      	ldr	r1, [pc, #340]	@ (80055e8 <HAL_ADC_ConfigChannel+0x4ac>)
 8005494:	428b      	cmp	r3, r1
 8005496:	d016      	beq.n	80054c6 <HAL_ADC_ConfigChannel+0x38a>
 8005498:	683b      	ldr	r3, [r7, #0]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	4953      	ldr	r1, [pc, #332]	@ (80055ec <HAL_ADC_ConfigChannel+0x4b0>)
 800549e:	428b      	cmp	r3, r1
 80054a0:	d00f      	beq.n	80054c2 <HAL_ADC_ConfigChannel+0x386>
 80054a2:	683b      	ldr	r3, [r7, #0]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	4952      	ldr	r1, [pc, #328]	@ (80055f0 <HAL_ADC_ConfigChannel+0x4b4>)
 80054a8:	428b      	cmp	r3, r1
 80054aa:	d008      	beq.n	80054be <HAL_ADC_ConfigChannel+0x382>
 80054ac:	683b      	ldr	r3, [r7, #0]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	4951      	ldr	r1, [pc, #324]	@ (80055f8 <HAL_ADC_ConfigChannel+0x4bc>)
 80054b2:	428b      	cmp	r3, r1
 80054b4:	d101      	bne.n	80054ba <HAL_ADC_ConfigChannel+0x37e>
 80054b6:	4b51      	ldr	r3, [pc, #324]	@ (80055fc <HAL_ADC_ConfigChannel+0x4c0>)
 80054b8:	e012      	b.n	80054e0 <HAL_ADC_ConfigChannel+0x3a4>
 80054ba:	2300      	movs	r3, #0
 80054bc:	e010      	b.n	80054e0 <HAL_ADC_ConfigChannel+0x3a4>
 80054be:	4b51      	ldr	r3, [pc, #324]	@ (8005604 <HAL_ADC_ConfigChannel+0x4c8>)
 80054c0:	e00e      	b.n	80054e0 <HAL_ADC_ConfigChannel+0x3a4>
 80054c2:	4b4b      	ldr	r3, [pc, #300]	@ (80055f0 <HAL_ADC_ConfigChannel+0x4b4>)
 80054c4:	e00c      	b.n	80054e0 <HAL_ADC_ConfigChannel+0x3a4>
 80054c6:	4b49      	ldr	r3, [pc, #292]	@ (80055ec <HAL_ADC_ConfigChannel+0x4b0>)
 80054c8:	e00a      	b.n	80054e0 <HAL_ADC_ConfigChannel+0x3a4>
 80054ca:	4b4f      	ldr	r3, [pc, #316]	@ (8005608 <HAL_ADC_ConfigChannel+0x4cc>)
 80054cc:	e008      	b.n	80054e0 <HAL_ADC_ConfigChannel+0x3a4>
 80054ce:	4b4f      	ldr	r3, [pc, #316]	@ (800560c <HAL_ADC_ConfigChannel+0x4d0>)
 80054d0:	e006      	b.n	80054e0 <HAL_ADC_ConfigChannel+0x3a4>
 80054d2:	4b4f      	ldr	r3, [pc, #316]	@ (8005610 <HAL_ADC_ConfigChannel+0x4d4>)
 80054d4:	e004      	b.n	80054e0 <HAL_ADC_ConfigChannel+0x3a4>
 80054d6:	4b4f      	ldr	r3, [pc, #316]	@ (8005614 <HAL_ADC_ConfigChannel+0x4d8>)
 80054d8:	e002      	b.n	80054e0 <HAL_ADC_ConfigChannel+0x3a4>
 80054da:	2301      	movs	r3, #1
 80054dc:	e000      	b.n	80054e0 <HAL_ADC_ConfigChannel+0x3a4>
 80054de:	2300      	movs	r3, #0
 80054e0:	4619      	mov	r1, r3
 80054e2:	4610      	mov	r0, r2
 80054e4:	f7ff f856 	bl	8004594 <LL_ADC_SetChannelPreselection>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80054e8:	683b      	ldr	r3, [r7, #0]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	f280 80fc 	bge.w	80056ea <HAL_ADC_ConfigChannel+0x5ae>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	4a36      	ldr	r2, [pc, #216]	@ (80055d0 <HAL_ADC_ConfigChannel+0x494>)
 80054f8:	4293      	cmp	r3, r2
 80054fa:	d004      	beq.n	8005506 <HAL_ADC_ConfigChannel+0x3ca>
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	4a45      	ldr	r2, [pc, #276]	@ (8005618 <HAL_ADC_ConfigChannel+0x4dc>)
 8005502:	4293      	cmp	r3, r2
 8005504:	d101      	bne.n	800550a <HAL_ADC_ConfigChannel+0x3ce>
 8005506:	4b45      	ldr	r3, [pc, #276]	@ (800561c <HAL_ADC_ConfigChannel+0x4e0>)
 8005508:	e000      	b.n	800550c <HAL_ADC_ConfigChannel+0x3d0>
 800550a:	4b45      	ldr	r3, [pc, #276]	@ (8005620 <HAL_ADC_ConfigChannel+0x4e4>)
 800550c:	4618      	mov	r0, r3
 800550e:	f7ff f833 	bl	8004578 <LL_ADC_GetCommonPathInternalCh>
 8005512:	61f8      	str	r0, [r7, #28]

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	4a2d      	ldr	r2, [pc, #180]	@ (80055d0 <HAL_ADC_ConfigChannel+0x494>)
 800551a:	4293      	cmp	r3, r2
 800551c:	d004      	beq.n	8005528 <HAL_ADC_ConfigChannel+0x3ec>
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	4a3d      	ldr	r2, [pc, #244]	@ (8005618 <HAL_ADC_ConfigChannel+0x4dc>)
 8005524:	4293      	cmp	r3, r2
 8005526:	d10e      	bne.n	8005546 <HAL_ADC_ConfigChannel+0x40a>
 8005528:	4829      	ldr	r0, [pc, #164]	@ (80055d0 <HAL_ADC_ConfigChannel+0x494>)
 800552a:	f7ff f9db 	bl	80048e4 <LL_ADC_IsEnabled>
 800552e:	4604      	mov	r4, r0
 8005530:	4839      	ldr	r0, [pc, #228]	@ (8005618 <HAL_ADC_ConfigChannel+0x4dc>)
 8005532:	f7ff f9d7 	bl	80048e4 <LL_ADC_IsEnabled>
 8005536:	4603      	mov	r3, r0
 8005538:	4323      	orrs	r3, r4
 800553a:	2b00      	cmp	r3, #0
 800553c:	bf0c      	ite	eq
 800553e:	2301      	moveq	r3, #1
 8005540:	2300      	movne	r3, #0
 8005542:	b2db      	uxtb	r3, r3
 8005544:	e008      	b.n	8005558 <HAL_ADC_ConfigChannel+0x41c>
 8005546:	4837      	ldr	r0, [pc, #220]	@ (8005624 <HAL_ADC_ConfigChannel+0x4e8>)
 8005548:	f7ff f9cc 	bl	80048e4 <LL_ADC_IsEnabled>
 800554c:	4603      	mov	r3, r0
 800554e:	2b00      	cmp	r3, #0
 8005550:	bf0c      	ite	eq
 8005552:	2301      	moveq	r3, #1
 8005554:	2300      	movne	r3, #0
 8005556:	b2db      	uxtb	r3, r3
 8005558:	2b00      	cmp	r3, #0
 800555a:	f000 80b3 	beq.w	80056c4 <HAL_ADC_ConfigChannel+0x588>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800555e:	683b      	ldr	r3, [r7, #0]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	4a31      	ldr	r2, [pc, #196]	@ (8005628 <HAL_ADC_ConfigChannel+0x4ec>)
 8005564:	4293      	cmp	r3, r2
 8005566:	d165      	bne.n	8005634 <HAL_ADC_ConfigChannel+0x4f8>
 8005568:	69fb      	ldr	r3, [r7, #28]
 800556a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800556e:	2b00      	cmp	r3, #0
 8005570:	d160      	bne.n	8005634 <HAL_ADC_ConfigChannel+0x4f8>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	4a2b      	ldr	r2, [pc, #172]	@ (8005624 <HAL_ADC_ConfigChannel+0x4e8>)
 8005578:	4293      	cmp	r3, r2
 800557a:	f040 80b6 	bne.w	80056ea <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	4a13      	ldr	r2, [pc, #76]	@ (80055d0 <HAL_ADC_ConfigChannel+0x494>)
 8005584:	4293      	cmp	r3, r2
 8005586:	d004      	beq.n	8005592 <HAL_ADC_ConfigChannel+0x456>
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	4a22      	ldr	r2, [pc, #136]	@ (8005618 <HAL_ADC_ConfigChannel+0x4dc>)
 800558e:	4293      	cmp	r3, r2
 8005590:	d101      	bne.n	8005596 <HAL_ADC_ConfigChannel+0x45a>
 8005592:	4a22      	ldr	r2, [pc, #136]	@ (800561c <HAL_ADC_ConfigChannel+0x4e0>)
 8005594:	e000      	b.n	8005598 <HAL_ADC_ConfigChannel+0x45c>
 8005596:	4a22      	ldr	r2, [pc, #136]	@ (8005620 <HAL_ADC_ConfigChannel+0x4e4>)
 8005598:	69fb      	ldr	r3, [r7, #28]
 800559a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800559e:	4619      	mov	r1, r3
 80055a0:	4610      	mov	r0, r2
 80055a2:	f7fe ffd6 	bl	8004552 <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80055a6:	4b21      	ldr	r3, [pc, #132]	@ (800562c <HAL_ADC_ConfigChannel+0x4f0>)
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	099b      	lsrs	r3, r3, #6
 80055ac:	4a20      	ldr	r2, [pc, #128]	@ (8005630 <HAL_ADC_ConfigChannel+0x4f4>)
 80055ae:	fba2 2303 	umull	r2, r3, r2, r3
 80055b2:	099b      	lsrs	r3, r3, #6
 80055b4:	3301      	adds	r3, #1
 80055b6:	005b      	lsls	r3, r3, #1
 80055b8:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 80055ba:	e002      	b.n	80055c2 <HAL_ADC_ConfigChannel+0x486>
              {
                wait_loop_index--;
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	3b01      	subs	r3, #1
 80055c0:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d1f9      	bne.n	80055bc <HAL_ADC_ConfigChannel+0x480>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80055c8:	e08f      	b.n	80056ea <HAL_ADC_ConfigChannel+0x5ae>
 80055ca:	bf00      	nop
 80055cc:	47ff0000 	.word	0x47ff0000
 80055d0:	40022000 	.word	0x40022000
 80055d4:	04300002 	.word	0x04300002
 80055d8:	08600004 	.word	0x08600004
 80055dc:	0c900008 	.word	0x0c900008
 80055e0:	10c00010 	.word	0x10c00010
 80055e4:	14f00020 	.word	0x14f00020
 80055e8:	2a000400 	.word	0x2a000400
 80055ec:	2e300800 	.word	0x2e300800
 80055f0:	32601000 	.word	0x32601000
 80055f4:	43210000 	.word	0x43210000
 80055f8:	4b840000 	.word	0x4b840000
 80055fc:	4fb80000 	.word	0x4fb80000
 8005600:	47520000 	.word	0x47520000
 8005604:	36902000 	.word	0x36902000
 8005608:	25b00200 	.word	0x25b00200
 800560c:	21800100 	.word	0x21800100
 8005610:	1d500080 	.word	0x1d500080
 8005614:	19200040 	.word	0x19200040
 8005618:	40022100 	.word	0x40022100
 800561c:	40022300 	.word	0x40022300
 8005620:	58026300 	.word	0x58026300
 8005624:	58026000 	.word	0x58026000
 8005628:	cb840000 	.word	0xcb840000
 800562c:	2400004c 	.word	0x2400004c
 8005630:	053e2d63 	.word	0x053e2d63
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8005634:	683b      	ldr	r3, [r7, #0]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	4a31      	ldr	r2, [pc, #196]	@ (8005700 <HAL_ADC_ConfigChannel+0x5c4>)
 800563a:	4293      	cmp	r3, r2
 800563c:	d11e      	bne.n	800567c <HAL_ADC_ConfigChannel+0x540>
 800563e:	69fb      	ldr	r3, [r7, #28]
 8005640:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005644:	2b00      	cmp	r3, #0
 8005646:	d119      	bne.n	800567c <HAL_ADC_ConfigChannel+0x540>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	4a2d      	ldr	r2, [pc, #180]	@ (8005704 <HAL_ADC_ConfigChannel+0x5c8>)
 800564e:	4293      	cmp	r3, r2
 8005650:	d14b      	bne.n	80056ea <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	4a2c      	ldr	r2, [pc, #176]	@ (8005708 <HAL_ADC_ConfigChannel+0x5cc>)
 8005658:	4293      	cmp	r3, r2
 800565a:	d004      	beq.n	8005666 <HAL_ADC_ConfigChannel+0x52a>
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	4a2a      	ldr	r2, [pc, #168]	@ (800570c <HAL_ADC_ConfigChannel+0x5d0>)
 8005662:	4293      	cmp	r3, r2
 8005664:	d101      	bne.n	800566a <HAL_ADC_ConfigChannel+0x52e>
 8005666:	4a2a      	ldr	r2, [pc, #168]	@ (8005710 <HAL_ADC_ConfigChannel+0x5d4>)
 8005668:	e000      	b.n	800566c <HAL_ADC_ConfigChannel+0x530>
 800566a:	4a2a      	ldr	r2, [pc, #168]	@ (8005714 <HAL_ADC_ConfigChannel+0x5d8>)
 800566c:	69fb      	ldr	r3, [r7, #28]
 800566e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005672:	4619      	mov	r1, r3
 8005674:	4610      	mov	r0, r2
 8005676:	f7fe ff6c 	bl	8004552 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800567a:	e036      	b.n	80056ea <HAL_ADC_ConfigChannel+0x5ae>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800567c:	683b      	ldr	r3, [r7, #0]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	4a25      	ldr	r2, [pc, #148]	@ (8005718 <HAL_ADC_ConfigChannel+0x5dc>)
 8005682:	4293      	cmp	r3, r2
 8005684:	d131      	bne.n	80056ea <HAL_ADC_ConfigChannel+0x5ae>
 8005686:	69fb      	ldr	r3, [r7, #28]
 8005688:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800568c:	2b00      	cmp	r3, #0
 800568e:	d12c      	bne.n	80056ea <HAL_ADC_ConfigChannel+0x5ae>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	4a1b      	ldr	r2, [pc, #108]	@ (8005704 <HAL_ADC_ConfigChannel+0x5c8>)
 8005696:	4293      	cmp	r3, r2
 8005698:	d127      	bne.n	80056ea <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	4a1a      	ldr	r2, [pc, #104]	@ (8005708 <HAL_ADC_ConfigChannel+0x5cc>)
 80056a0:	4293      	cmp	r3, r2
 80056a2:	d004      	beq.n	80056ae <HAL_ADC_ConfigChannel+0x572>
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	4a18      	ldr	r2, [pc, #96]	@ (800570c <HAL_ADC_ConfigChannel+0x5d0>)
 80056aa:	4293      	cmp	r3, r2
 80056ac:	d101      	bne.n	80056b2 <HAL_ADC_ConfigChannel+0x576>
 80056ae:	4a18      	ldr	r2, [pc, #96]	@ (8005710 <HAL_ADC_ConfigChannel+0x5d4>)
 80056b0:	e000      	b.n	80056b4 <HAL_ADC_ConfigChannel+0x578>
 80056b2:	4a18      	ldr	r2, [pc, #96]	@ (8005714 <HAL_ADC_ConfigChannel+0x5d8>)
 80056b4:	69fb      	ldr	r3, [r7, #28]
 80056b6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80056ba:	4619      	mov	r1, r3
 80056bc:	4610      	mov	r0, r2
 80056be:	f7fe ff48 	bl	8004552 <LL_ADC_SetCommonPathInternalCh>
 80056c2:	e012      	b.n	80056ea <HAL_ADC_ConfigChannel+0x5ae>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80056c8:	f043 0220 	orr.w	r2, r3, #32
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	655a      	str	r2, [r3, #84]	@ 0x54

          tmp_hal_status = HAL_ERROR;
 80056d0:	2301      	movs	r3, #1
 80056d2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80056d6:	e008      	b.n	80056ea <HAL_ADC_ConfigChannel+0x5ae>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80056dc:	f043 0220 	orr.w	r2, r3, #32
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 80056e4:	2301      	movs	r3, #1
 80056e6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	2200      	movs	r2, #0
 80056ee:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 80056f2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80056f6:	4618      	mov	r0, r3
 80056f8:	3734      	adds	r7, #52	@ 0x34
 80056fa:	46bd      	mov	sp, r7
 80056fc:	bd90      	pop	{r4, r7, pc}
 80056fe:	bf00      	nop
 8005700:	c7520000 	.word	0xc7520000
 8005704:	58026000 	.word	0x58026000
 8005708:	40022000 	.word	0x40022000
 800570c:	40022100 	.word	0x40022100
 8005710:	40022300 	.word	0x40022300
 8005714:	58026300 	.word	0x58026300
 8005718:	cfb80000 	.word	0xcfb80000

0800571c <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 800571c:	b580      	push	{r7, lr}
 800571e:	b088      	sub	sp, #32
 8005720:	af00      	add	r7, sp, #0
 8005722:	6078      	str	r0, [r7, #4]
 8005724:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8005726:	2300      	movs	r3, #0
 8005728:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 800572a:	683b      	ldr	r3, [r7, #0]
 800572c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	4618      	mov	r0, r3
 8005734:	f7ff f924 	bl	8004980 <LL_ADC_REG_IsConversionOngoing>
 8005738:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	4618      	mov	r0, r3
 8005740:	f7ff f946 	bl	80049d0 <LL_ADC_INJ_IsConversionOngoing>
 8005744:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 8005746:	693b      	ldr	r3, [r7, #16]
 8005748:	2b00      	cmp	r3, #0
 800574a:	d103      	bne.n	8005754 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	2b00      	cmp	r3, #0
 8005750:	f000 8098 	beq.w	8005884 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	68db      	ldr	r3, [r3, #12]
 800575a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800575e:	2b00      	cmp	r3, #0
 8005760:	d02a      	beq.n	80057b8 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	7d5b      	ldrb	r3, [r3, #21]
 8005766:	2b01      	cmp	r3, #1
 8005768:	d126      	bne.n	80057b8 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	7d1b      	ldrb	r3, [r3, #20]
 800576e:	2b01      	cmp	r3, #1
 8005770:	d122      	bne.n	80057b8 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8005772:	2301      	movs	r3, #1
 8005774:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8005776:	e014      	b.n	80057a2 <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8005778:	69fb      	ldr	r3, [r7, #28]
 800577a:	4a45      	ldr	r2, [pc, #276]	@ (8005890 <ADC_ConversionStop+0x174>)
 800577c:	4293      	cmp	r3, r2
 800577e:	d90d      	bls.n	800579c <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005784:	f043 0210 	orr.w	r2, r3, #16
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005790:	f043 0201 	orr.w	r2, r3, #1
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8005798:	2301      	movs	r3, #1
 800579a:	e074      	b.n	8005886 <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 800579c:	69fb      	ldr	r3, [r7, #28]
 800579e:	3301      	adds	r3, #1
 80057a0:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80057ac:	2b40      	cmp	r3, #64	@ 0x40
 80057ae:	d1e3      	bne.n	8005778 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	2240      	movs	r2, #64	@ 0x40
 80057b6:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 80057b8:	69bb      	ldr	r3, [r7, #24]
 80057ba:	2b02      	cmp	r3, #2
 80057bc:	d014      	beq.n	80057e8 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	4618      	mov	r0, r3
 80057c4:	f7ff f8dc 	bl	8004980 <LL_ADC_REG_IsConversionOngoing>
 80057c8:	4603      	mov	r3, r0
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d00c      	beq.n	80057e8 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	4618      	mov	r0, r3
 80057d4:	f7ff f899 	bl	800490a <LL_ADC_IsDisableOngoing>
 80057d8:	4603      	mov	r3, r0
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d104      	bne.n	80057e8 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	4618      	mov	r0, r3
 80057e4:	f7ff f8b8 	bl	8004958 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 80057e8:	69bb      	ldr	r3, [r7, #24]
 80057ea:	2b01      	cmp	r3, #1
 80057ec:	d014      	beq.n	8005818 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	4618      	mov	r0, r3
 80057f4:	f7ff f8ec 	bl	80049d0 <LL_ADC_INJ_IsConversionOngoing>
 80057f8:	4603      	mov	r3, r0
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d00c      	beq.n	8005818 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	4618      	mov	r0, r3
 8005804:	f7ff f881 	bl	800490a <LL_ADC_IsDisableOngoing>
 8005808:	4603      	mov	r3, r0
 800580a:	2b00      	cmp	r3, #0
 800580c:	d104      	bne.n	8005818 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	4618      	mov	r0, r3
 8005814:	f7ff f8c8 	bl	80049a8 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8005818:	69bb      	ldr	r3, [r7, #24]
 800581a:	2b02      	cmp	r3, #2
 800581c:	d005      	beq.n	800582a <ADC_ConversionStop+0x10e>
 800581e:	69bb      	ldr	r3, [r7, #24]
 8005820:	2b03      	cmp	r3, #3
 8005822:	d105      	bne.n	8005830 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8005824:	230c      	movs	r3, #12
 8005826:	617b      	str	r3, [r7, #20]
        break;
 8005828:	e005      	b.n	8005836 <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 800582a:	2308      	movs	r3, #8
 800582c:	617b      	str	r3, [r7, #20]
        break;
 800582e:	e002      	b.n	8005836 <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8005830:	2304      	movs	r3, #4
 8005832:	617b      	str	r3, [r7, #20]
        break;
 8005834:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8005836:	f7fe fe3d 	bl	80044b4 <HAL_GetTick>
 800583a:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800583c:	e01b      	b.n	8005876 <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 800583e:	f7fe fe39 	bl	80044b4 <HAL_GetTick>
 8005842:	4602      	mov	r2, r0
 8005844:	68bb      	ldr	r3, [r7, #8]
 8005846:	1ad3      	subs	r3, r2, r3
 8005848:	2b05      	cmp	r3, #5
 800584a:	d914      	bls.n	8005876 <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	689a      	ldr	r2, [r3, #8]
 8005852:	697b      	ldr	r3, [r7, #20]
 8005854:	4013      	ands	r3, r2
 8005856:	2b00      	cmp	r3, #0
 8005858:	d00d      	beq.n	8005876 <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800585e:	f043 0210 	orr.w	r2, r3, #16
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800586a:	f043 0201 	orr.w	r2, r3, #1
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8005872:	2301      	movs	r3, #1
 8005874:	e007      	b.n	8005886 <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	689a      	ldr	r2, [r3, #8]
 800587c:	697b      	ldr	r3, [r7, #20]
 800587e:	4013      	ands	r3, r2
 8005880:	2b00      	cmp	r3, #0
 8005882:	d1dc      	bne.n	800583e <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8005884:	2300      	movs	r3, #0
}
 8005886:	4618      	mov	r0, r3
 8005888:	3720      	adds	r7, #32
 800588a:	46bd      	mov	sp, r7
 800588c:	bd80      	pop	{r7, pc}
 800588e:	bf00      	nop
 8005890:	000cdbff 	.word	0x000cdbff

08005894 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8005894:	b580      	push	{r7, lr}
 8005896:	b084      	sub	sp, #16
 8005898:	af00      	add	r7, sp, #0
 800589a:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	4618      	mov	r0, r3
 80058a2:	f7ff f81f 	bl	80048e4 <LL_ADC_IsEnabled>
 80058a6:	4603      	mov	r3, r0
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d16e      	bne.n	800598a <ADC_Enable+0xf6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	689a      	ldr	r2, [r3, #8]
 80058b2:	4b38      	ldr	r3, [pc, #224]	@ (8005994 <ADC_Enable+0x100>)
 80058b4:	4013      	ands	r3, r2
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d00d      	beq.n	80058d6 <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80058be:	f043 0210 	orr.w	r2, r3, #16
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80058ca:	f043 0201 	orr.w	r2, r3, #1
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 80058d2:	2301      	movs	r3, #1
 80058d4:	e05a      	b.n	800598c <ADC_Enable+0xf8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	4618      	mov	r0, r3
 80058dc:	f7fe ffda 	bl	8004894 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80058e0:	f7fe fde8 	bl	80044b4 <HAL_GetTick>
 80058e4:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	4a2b      	ldr	r2, [pc, #172]	@ (8005998 <ADC_Enable+0x104>)
 80058ec:	4293      	cmp	r3, r2
 80058ee:	d004      	beq.n	80058fa <ADC_Enable+0x66>
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	4a29      	ldr	r2, [pc, #164]	@ (800599c <ADC_Enable+0x108>)
 80058f6:	4293      	cmp	r3, r2
 80058f8:	d101      	bne.n	80058fe <ADC_Enable+0x6a>
 80058fa:	4b29      	ldr	r3, [pc, #164]	@ (80059a0 <ADC_Enable+0x10c>)
 80058fc:	e000      	b.n	8005900 <ADC_Enable+0x6c>
 80058fe:	4b29      	ldr	r3, [pc, #164]	@ (80059a4 <ADC_Enable+0x110>)
 8005900:	4618      	mov	r0, r3
 8005902:	f7fe ff5d 	bl	80047c0 <LL_ADC_GetMultimode>
 8005906:	60b8      	str	r0, [r7, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	4a23      	ldr	r2, [pc, #140]	@ (800599c <ADC_Enable+0x108>)
 800590e:	4293      	cmp	r3, r2
 8005910:	d002      	beq.n	8005918 <ADC_Enable+0x84>
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	e000      	b.n	800591a <ADC_Enable+0x86>
 8005918:	4b1f      	ldr	r3, [pc, #124]	@ (8005998 <ADC_Enable+0x104>)
 800591a:	687a      	ldr	r2, [r7, #4]
 800591c:	6812      	ldr	r2, [r2, #0]
 800591e:	4293      	cmp	r3, r2
 8005920:	d02c      	beq.n	800597c <ADC_Enable+0xe8>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005922:	68bb      	ldr	r3, [r7, #8]
 8005924:	2b00      	cmp	r3, #0
 8005926:	d130      	bne.n	800598a <ADC_Enable+0xf6>
       )
    {
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005928:	e028      	b.n	800597c <ADC_Enable+0xe8>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	4618      	mov	r0, r3
 8005930:	f7fe ffd8 	bl	80048e4 <LL_ADC_IsEnabled>
 8005934:	4603      	mov	r3, r0
 8005936:	2b00      	cmp	r3, #0
 8005938:	d104      	bne.n	8005944 <ADC_Enable+0xb0>
        {
          LL_ADC_Enable(hadc->Instance);
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	4618      	mov	r0, r3
 8005940:	f7fe ffa8 	bl	8004894 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8005944:	f7fe fdb6 	bl	80044b4 <HAL_GetTick>
 8005948:	4602      	mov	r2, r0
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	1ad3      	subs	r3, r2, r3
 800594e:	2b02      	cmp	r3, #2
 8005950:	d914      	bls.n	800597c <ADC_Enable+0xe8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	f003 0301 	and.w	r3, r3, #1
 800595c:	2b01      	cmp	r3, #1
 800595e:	d00d      	beq.n	800597c <ADC_Enable+0xe8>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005964:	f043 0210 	orr.w	r2, r3, #16
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	655a      	str	r2, [r3, #84]	@ 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005970:	f043 0201 	orr.w	r2, r3, #1
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	659a      	str	r2, [r3, #88]	@ 0x58

            return HAL_ERROR;
 8005978:	2301      	movs	r3, #1
 800597a:	e007      	b.n	800598c <ADC_Enable+0xf8>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	f003 0301 	and.w	r3, r3, #1
 8005986:	2b01      	cmp	r3, #1
 8005988:	d1cf      	bne.n	800592a <ADC_Enable+0x96>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800598a:	2300      	movs	r3, #0
}
 800598c:	4618      	mov	r0, r3
 800598e:	3710      	adds	r7, #16
 8005990:	46bd      	mov	sp, r7
 8005992:	bd80      	pop	{r7, pc}
 8005994:	8000003f 	.word	0x8000003f
 8005998:	40022000 	.word	0x40022000
 800599c:	40022100 	.word	0x40022100
 80059a0:	40022300 	.word	0x40022300
 80059a4:	58026300 	.word	0x58026300

080059a8 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80059a8:	b580      	push	{r7, lr}
 80059aa:	b084      	sub	sp, #16
 80059ac:	af00      	add	r7, sp, #0
 80059ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	4618      	mov	r0, r3
 80059b6:	f7fe ffa8 	bl	800490a <LL_ADC_IsDisableOngoing>
 80059ba:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	4618      	mov	r0, r3
 80059c2:	f7fe ff8f 	bl	80048e4 <LL_ADC_IsEnabled>
 80059c6:	4603      	mov	r3, r0
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d047      	beq.n	8005a5c <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d144      	bne.n	8005a5c <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	689b      	ldr	r3, [r3, #8]
 80059d8:	f003 030d 	and.w	r3, r3, #13
 80059dc:	2b01      	cmp	r3, #1
 80059de:	d10c      	bne.n	80059fa <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	4618      	mov	r0, r3
 80059e6:	f7fe ff69 	bl	80048bc <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	2203      	movs	r2, #3
 80059f0:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80059f2:	f7fe fd5f 	bl	80044b4 <HAL_GetTick>
 80059f6:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80059f8:	e029      	b.n	8005a4e <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80059fe:	f043 0210 	orr.w	r2, r3, #16
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	655a      	str	r2, [r3, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a0a:	f043 0201 	orr.w	r2, r3, #1
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 8005a12:	2301      	movs	r3, #1
 8005a14:	e023      	b.n	8005a5e <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8005a16:	f7fe fd4d 	bl	80044b4 <HAL_GetTick>
 8005a1a:	4602      	mov	r2, r0
 8005a1c:	68bb      	ldr	r3, [r7, #8]
 8005a1e:	1ad3      	subs	r3, r2, r3
 8005a20:	2b02      	cmp	r3, #2
 8005a22:	d914      	bls.n	8005a4e <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	689b      	ldr	r3, [r3, #8]
 8005a2a:	f003 0301 	and.w	r3, r3, #1
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d00d      	beq.n	8005a4e <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a36:	f043 0210 	orr.w	r2, r3, #16
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a42:	f043 0201 	orr.w	r2, r3, #1
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8005a4a:	2301      	movs	r3, #1
 8005a4c:	e007      	b.n	8005a5e <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	689b      	ldr	r3, [r3, #8]
 8005a54:	f003 0301 	and.w	r3, r3, #1
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d1dc      	bne.n	8005a16 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8005a5c:	2300      	movs	r3, #0
}
 8005a5e:	4618      	mov	r0, r3
 8005a60:	3710      	adds	r7, #16
 8005a62:	46bd      	mov	sp, r7
 8005a64:	bd80      	pop	{r7, pc}
	...

08005a68 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8005a68:	b580      	push	{r7, lr}
 8005a6a:	b084      	sub	sp, #16
 8005a6c:	af00      	add	r7, sp, #0
 8005a6e:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	4a7a      	ldr	r2, [pc, #488]	@ (8005c60 <ADC_ConfigureBoostMode+0x1f8>)
 8005a76:	4293      	cmp	r3, r2
 8005a78:	d004      	beq.n	8005a84 <ADC_ConfigureBoostMode+0x1c>
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	4a79      	ldr	r2, [pc, #484]	@ (8005c64 <ADC_ConfigureBoostMode+0x1fc>)
 8005a80:	4293      	cmp	r3, r2
 8005a82:	d109      	bne.n	8005a98 <ADC_ConfigureBoostMode+0x30>
 8005a84:	4b78      	ldr	r3, [pc, #480]	@ (8005c68 <ADC_ConfigureBoostMode+0x200>)
 8005a86:	689b      	ldr	r3, [r3, #8]
 8005a88:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	bf14      	ite	ne
 8005a90:	2301      	movne	r3, #1
 8005a92:	2300      	moveq	r3, #0
 8005a94:	b2db      	uxtb	r3, r3
 8005a96:	e008      	b.n	8005aaa <ADC_ConfigureBoostMode+0x42>
 8005a98:	4b74      	ldr	r3, [pc, #464]	@ (8005c6c <ADC_ConfigureBoostMode+0x204>)
 8005a9a:	689b      	ldr	r3, [r3, #8]
 8005a9c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	bf14      	ite	ne
 8005aa4:	2301      	movne	r3, #1
 8005aa6:	2300      	moveq	r3, #0
 8005aa8:	b2db      	uxtb	r3, r3
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d01c      	beq.n	8005ae8 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 8005aae:	f003 f9d1 	bl	8008e54 <HAL_RCC_GetHCLKFreq>
 8005ab2:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	685b      	ldr	r3, [r3, #4]
 8005ab8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005abc:	d010      	beq.n	8005ae0 <ADC_ConfigureBoostMode+0x78>
 8005abe:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005ac2:	d873      	bhi.n	8005bac <ADC_ConfigureBoostMode+0x144>
 8005ac4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005ac8:	d002      	beq.n	8005ad0 <ADC_ConfigureBoostMode+0x68>
 8005aca:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005ace:	d16d      	bne.n	8005bac <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	685b      	ldr	r3, [r3, #4]
 8005ad4:	0c1b      	lsrs	r3, r3, #16
 8005ad6:	68fa      	ldr	r2, [r7, #12]
 8005ad8:	fbb2 f3f3 	udiv	r3, r2, r3
 8005adc:	60fb      	str	r3, [r7, #12]
        break;
 8005ade:	e068      	b.n	8005bb2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	089b      	lsrs	r3, r3, #2
 8005ae4:	60fb      	str	r3, [r7, #12]
        break;
 8005ae6:	e064      	b.n	8005bb2 <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8005ae8:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8005aec:	f04f 0100 	mov.w	r1, #0
 8005af0:	f004 fc16 	bl	800a320 <HAL_RCCEx_GetPeriphCLKFreq>
 8005af4:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	685b      	ldr	r3, [r3, #4]
 8005afa:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8005afe:	d051      	beq.n	8005ba4 <ADC_ConfigureBoostMode+0x13c>
 8005b00:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8005b04:	d854      	bhi.n	8005bb0 <ADC_ConfigureBoostMode+0x148>
 8005b06:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8005b0a:	d047      	beq.n	8005b9c <ADC_ConfigureBoostMode+0x134>
 8005b0c:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8005b10:	d84e      	bhi.n	8005bb0 <ADC_ConfigureBoostMode+0x148>
 8005b12:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8005b16:	d03d      	beq.n	8005b94 <ADC_ConfigureBoostMode+0x12c>
 8005b18:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8005b1c:	d848      	bhi.n	8005bb0 <ADC_ConfigureBoostMode+0x148>
 8005b1e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005b22:	d033      	beq.n	8005b8c <ADC_ConfigureBoostMode+0x124>
 8005b24:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005b28:	d842      	bhi.n	8005bb0 <ADC_ConfigureBoostMode+0x148>
 8005b2a:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8005b2e:	d029      	beq.n	8005b84 <ADC_ConfigureBoostMode+0x11c>
 8005b30:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8005b34:	d83c      	bhi.n	8005bb0 <ADC_ConfigureBoostMode+0x148>
 8005b36:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8005b3a:	d01a      	beq.n	8005b72 <ADC_ConfigureBoostMode+0x10a>
 8005b3c:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8005b40:	d836      	bhi.n	8005bb0 <ADC_ConfigureBoostMode+0x148>
 8005b42:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8005b46:	d014      	beq.n	8005b72 <ADC_ConfigureBoostMode+0x10a>
 8005b48:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8005b4c:	d830      	bhi.n	8005bb0 <ADC_ConfigureBoostMode+0x148>
 8005b4e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005b52:	d00e      	beq.n	8005b72 <ADC_ConfigureBoostMode+0x10a>
 8005b54:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005b58:	d82a      	bhi.n	8005bb0 <ADC_ConfigureBoostMode+0x148>
 8005b5a:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8005b5e:	d008      	beq.n	8005b72 <ADC_ConfigureBoostMode+0x10a>
 8005b60:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8005b64:	d824      	bhi.n	8005bb0 <ADC_ConfigureBoostMode+0x148>
 8005b66:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005b6a:	d002      	beq.n	8005b72 <ADC_ConfigureBoostMode+0x10a>
 8005b6c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8005b70:	d11e      	bne.n	8005bb0 <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	685b      	ldr	r3, [r3, #4]
 8005b76:	0c9b      	lsrs	r3, r3, #18
 8005b78:	005b      	lsls	r3, r3, #1
 8005b7a:	68fa      	ldr	r2, [r7, #12]
 8005b7c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b80:	60fb      	str	r3, [r7, #12]
        break;
 8005b82:	e016      	b.n	8005bb2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	091b      	lsrs	r3, r3, #4
 8005b88:	60fb      	str	r3, [r7, #12]
        break;
 8005b8a:	e012      	b.n	8005bb2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	095b      	lsrs	r3, r3, #5
 8005b90:	60fb      	str	r3, [r7, #12]
        break;
 8005b92:	e00e      	b.n	8005bb2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	099b      	lsrs	r3, r3, #6
 8005b98:	60fb      	str	r3, [r7, #12]
        break;
 8005b9a:	e00a      	b.n	8005bb2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	09db      	lsrs	r3, r3, #7
 8005ba0:	60fb      	str	r3, [r7, #12]
        break;
 8005ba2:	e006      	b.n	8005bb2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	0a1b      	lsrs	r3, r3, #8
 8005ba8:	60fb      	str	r3, [r7, #12]
        break;
 8005baa:	e002      	b.n	8005bb2 <ADC_ConfigureBoostMode+0x14a>
        break;
 8005bac:	bf00      	nop
 8005bae:	e000      	b.n	8005bb2 <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 8005bb0:	bf00      	nop
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8005bb2:	f7fe fcaf 	bl	8004514 <HAL_GetREVID>
 8005bb6:	4603      	mov	r3, r0
 8005bb8:	f241 0203 	movw	r2, #4099	@ 0x1003
 8005bbc:	4293      	cmp	r3, r2
 8005bbe:	d815      	bhi.n	8005bec <ADC_ConfigureBoostMode+0x184>
  {
    if (freq > 20000000UL)
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	4a2b      	ldr	r2, [pc, #172]	@ (8005c70 <ADC_ConfigureBoostMode+0x208>)
 8005bc4:	4293      	cmp	r3, r2
 8005bc6:	d908      	bls.n	8005bda <ADC_ConfigureBoostMode+0x172>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	689a      	ldr	r2, [r3, #8]
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005bd6:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8005bd8:	e03e      	b.n	8005c58 <ADC_ConfigureBoostMode+0x1f0>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	689a      	ldr	r2, [r3, #8]
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005be8:	609a      	str	r2, [r3, #8]
}
 8005bea:	e035      	b.n	8005c58 <ADC_ConfigureBoostMode+0x1f0>
    freq /= 2U; /* divider by 2 for Rev.V */
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	085b      	lsrs	r3, r3, #1
 8005bf0:	60fb      	str	r3, [r7, #12]
    if (freq <= 6250000UL)
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	4a1f      	ldr	r2, [pc, #124]	@ (8005c74 <ADC_ConfigureBoostMode+0x20c>)
 8005bf6:	4293      	cmp	r3, r2
 8005bf8:	d808      	bhi.n	8005c0c <ADC_ConfigureBoostMode+0x1a4>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	689a      	ldr	r2, [r3, #8]
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8005c08:	609a      	str	r2, [r3, #8]
}
 8005c0a:	e025      	b.n	8005c58 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 12500000UL)
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	4a1a      	ldr	r2, [pc, #104]	@ (8005c78 <ADC_ConfigureBoostMode+0x210>)
 8005c10:	4293      	cmp	r3, r2
 8005c12:	d80a      	bhi.n	8005c2a <ADC_ConfigureBoostMode+0x1c2>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	689b      	ldr	r3, [r3, #8]
 8005c1a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005c26:	609a      	str	r2, [r3, #8]
}
 8005c28:	e016      	b.n	8005c58 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 25000000UL)
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	4a13      	ldr	r2, [pc, #76]	@ (8005c7c <ADC_ConfigureBoostMode+0x214>)
 8005c2e:	4293      	cmp	r3, r2
 8005c30:	d80a      	bhi.n	8005c48 <ADC_ConfigureBoostMode+0x1e0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	689b      	ldr	r3, [r3, #8]
 8005c38:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005c44:	609a      	str	r2, [r3, #8]
}
 8005c46:	e007      	b.n	8005c58 <ADC_ConfigureBoostMode+0x1f0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	689a      	ldr	r2, [r3, #8]
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8005c56:	609a      	str	r2, [r3, #8]
}
 8005c58:	bf00      	nop
 8005c5a:	3710      	adds	r7, #16
 8005c5c:	46bd      	mov	sp, r7
 8005c5e:	bd80      	pop	{r7, pc}
 8005c60:	40022000 	.word	0x40022000
 8005c64:	40022100 	.word	0x40022100
 8005c68:	40022300 	.word	0x40022300
 8005c6c:	58026300 	.word	0x58026300
 8005c70:	01312d00 	.word	0x01312d00
 8005c74:	005f5e10 	.word	0x005f5e10
 8005c78:	00bebc20 	.word	0x00bebc20
 8005c7c:	017d7840 	.word	0x017d7840

08005c80 <LL_ADC_IsEnabled>:
{
 8005c80:	b480      	push	{r7}
 8005c82:	b083      	sub	sp, #12
 8005c84:	af00      	add	r7, sp, #0
 8005c86:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	689b      	ldr	r3, [r3, #8]
 8005c8c:	f003 0301 	and.w	r3, r3, #1
 8005c90:	2b01      	cmp	r3, #1
 8005c92:	d101      	bne.n	8005c98 <LL_ADC_IsEnabled+0x18>
 8005c94:	2301      	movs	r3, #1
 8005c96:	e000      	b.n	8005c9a <LL_ADC_IsEnabled+0x1a>
 8005c98:	2300      	movs	r3, #0
}
 8005c9a:	4618      	mov	r0, r3
 8005c9c:	370c      	adds	r7, #12
 8005c9e:	46bd      	mov	sp, r7
 8005ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ca4:	4770      	bx	lr
	...

08005ca8 <LL_ADC_StartCalibration>:
{
 8005ca8:	b480      	push	{r7}
 8005caa:	b085      	sub	sp, #20
 8005cac:	af00      	add	r7, sp, #0
 8005cae:	60f8      	str	r0, [r7, #12]
 8005cb0:	60b9      	str	r1, [r7, #8]
 8005cb2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	689a      	ldr	r2, [r3, #8]
 8005cb8:	4b09      	ldr	r3, [pc, #36]	@ (8005ce0 <LL_ADC_StartCalibration+0x38>)
 8005cba:	4013      	ands	r3, r2
 8005cbc:	68ba      	ldr	r2, [r7, #8]
 8005cbe:	f402 3180 	and.w	r1, r2, #65536	@ 0x10000
 8005cc2:	687a      	ldr	r2, [r7, #4]
 8005cc4:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8005cc8:	430a      	orrs	r2, r1
 8005cca:	4313      	orrs	r3, r2
 8005ccc:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	609a      	str	r2, [r3, #8]
}
 8005cd4:	bf00      	nop
 8005cd6:	3714      	adds	r7, #20
 8005cd8:	46bd      	mov	sp, r7
 8005cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cde:	4770      	bx	lr
 8005ce0:	3ffeffc0 	.word	0x3ffeffc0

08005ce4 <LL_ADC_IsCalibrationOnGoing>:
{
 8005ce4:	b480      	push	{r7}
 8005ce6:	b083      	sub	sp, #12
 8005ce8:	af00      	add	r7, sp, #0
 8005cea:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	689b      	ldr	r3, [r3, #8]
 8005cf0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005cf4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005cf8:	d101      	bne.n	8005cfe <LL_ADC_IsCalibrationOnGoing+0x1a>
 8005cfa:	2301      	movs	r3, #1
 8005cfc:	e000      	b.n	8005d00 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8005cfe:	2300      	movs	r3, #0
}
 8005d00:	4618      	mov	r0, r3
 8005d02:	370c      	adds	r7, #12
 8005d04:	46bd      	mov	sp, r7
 8005d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d0a:	4770      	bx	lr

08005d0c <LL_ADC_REG_IsConversionOngoing>:
{
 8005d0c:	b480      	push	{r7}
 8005d0e:	b083      	sub	sp, #12
 8005d10:	af00      	add	r7, sp, #0
 8005d12:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	689b      	ldr	r3, [r3, #8]
 8005d18:	f003 0304 	and.w	r3, r3, #4
 8005d1c:	2b04      	cmp	r3, #4
 8005d1e:	d101      	bne.n	8005d24 <LL_ADC_REG_IsConversionOngoing+0x18>
 8005d20:	2301      	movs	r3, #1
 8005d22:	e000      	b.n	8005d26 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8005d24:	2300      	movs	r3, #0
}
 8005d26:	4618      	mov	r0, r3
 8005d28:	370c      	adds	r7, #12
 8005d2a:	46bd      	mov	sp, r7
 8005d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d30:	4770      	bx	lr
	...

08005d34 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t CalibrationMode, uint32_t SingleDiff)
{
 8005d34:	b580      	push	{r7, lr}
 8005d36:	b086      	sub	sp, #24
 8005d38:	af00      	add	r7, sp, #0
 8005d3a:	60f8      	str	r0, [r7, #12]
 8005d3c:	60b9      	str	r1, [r7, #8]
 8005d3e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8005d40:	2300      	movs	r3, #0
 8005d42:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005d4a:	2b01      	cmp	r3, #1
 8005d4c:	d101      	bne.n	8005d52 <HAL_ADCEx_Calibration_Start+0x1e>
 8005d4e:	2302      	movs	r3, #2
 8005d50:	e04c      	b.n	8005dec <HAL_ADCEx_Calibration_Start+0xb8>
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	2201      	movs	r2, #1
 8005d56:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8005d5a:	68f8      	ldr	r0, [r7, #12]
 8005d5c:	f7ff fe24 	bl	80059a8 <ADC_Disable>
 8005d60:	4603      	mov	r3, r0
 8005d62:	75fb      	strb	r3, [r7, #23]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8005d64:	7dfb      	ldrb	r3, [r7, #23]
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d135      	bne.n	8005dd6 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005d6e:	4b21      	ldr	r3, [pc, #132]	@ (8005df4 <HAL_ADCEx_Calibration_Start+0xc0>)
 8005d70:	4013      	ands	r3, r2
 8005d72:	f043 0202 	orr.w	r2, r3, #2
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	655a      	str	r2, [r3, #84]	@ 0x54
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, CalibrationMode, SingleDiff);
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	687a      	ldr	r2, [r7, #4]
 8005d80:	68b9      	ldr	r1, [r7, #8]
 8005d82:	4618      	mov	r0, r3
 8005d84:	f7ff ff90 	bl	8005ca8 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8005d88:	e014      	b.n	8005db4 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8005d8a:	693b      	ldr	r3, [r7, #16]
 8005d8c:	3301      	adds	r3, #1
 8005d8e:	613b      	str	r3, [r7, #16]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8005d90:	693b      	ldr	r3, [r7, #16]
 8005d92:	4a19      	ldr	r2, [pc, #100]	@ (8005df8 <HAL_ADCEx_Calibration_Start+0xc4>)
 8005d94:	4293      	cmp	r3, r2
 8005d96:	d30d      	bcc.n	8005db4 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005d9c:	f023 0312 	bic.w	r3, r3, #18
 8005da0:	f043 0210 	orr.w	r2, r3, #16
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	655a      	str	r2, [r3, #84]	@ 0x54
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	2200      	movs	r2, #0
 8005dac:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_ERROR;
 8005db0:	2301      	movs	r3, #1
 8005db2:	e01b      	b.n	8005dec <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	4618      	mov	r0, r3
 8005dba:	f7ff ff93 	bl	8005ce4 <LL_ADC_IsCalibrationOnGoing>
 8005dbe:	4603      	mov	r3, r0
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d1e2      	bne.n	8005d8a <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005dc8:	f023 0303 	bic.w	r3, r3, #3
 8005dcc:	f043 0201 	orr.w	r2, r3, #1
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	655a      	str	r2, [r3, #84]	@ 0x54
 8005dd4:	e005      	b.n	8005de2 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005dda:	f043 0210 	orr.w	r2, r3, #16
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	2200      	movs	r2, #0
 8005de6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8005dea:	7dfb      	ldrb	r3, [r7, #23]
}
 8005dec:	4618      	mov	r0, r3
 8005dee:	3718      	adds	r7, #24
 8005df0:	46bd      	mov	sp, r7
 8005df2:	bd80      	pop	{r7, pc}
 8005df4:	ffffeefd 	.word	0xffffeefd
 8005df8:	25c3f800 	.word	0x25c3f800

08005dfc <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8005dfc:	b590      	push	{r4, r7, lr}
 8005dfe:	b09f      	sub	sp, #124	@ 0x7c
 8005e00:	af00      	add	r7, sp, #0
 8005e02:	6078      	str	r0, [r7, #4]
 8005e04:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005e06:	2300      	movs	r3, #0
 8005e08:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005e12:	2b01      	cmp	r3, #1
 8005e14:	d101      	bne.n	8005e1a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8005e16:	2302      	movs	r3, #2
 8005e18:	e0be      	b.n	8005f98 <HAL_ADCEx_MultiModeConfigChannel+0x19c>
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	2201      	movs	r2, #1
 8005e1e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8005e22:	2300      	movs	r3, #0
 8005e24:	65fb      	str	r3, [r7, #92]	@ 0x5c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 8005e26:	2300      	movs	r3, #0
 8005e28:	663b      	str	r3, [r7, #96]	@ 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	4a5c      	ldr	r2, [pc, #368]	@ (8005fa0 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8005e30:	4293      	cmp	r3, r2
 8005e32:	d102      	bne.n	8005e3a <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8005e34:	4b5b      	ldr	r3, [pc, #364]	@ (8005fa4 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8005e36:	60bb      	str	r3, [r7, #8]
 8005e38:	e001      	b.n	8005e3e <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8005e3a:	2300      	movs	r3, #0
 8005e3c:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8005e3e:	68bb      	ldr	r3, [r7, #8]
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d10b      	bne.n	8005e5c <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e48:	f043 0220 	orr.w	r2, r3, #32
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	2200      	movs	r2, #0
 8005e54:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    return HAL_ERROR;
 8005e58:	2301      	movs	r3, #1
 8005e5a:	e09d      	b.n	8005f98 <HAL_ADCEx_MultiModeConfigChannel+0x19c>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8005e5c:	68bb      	ldr	r3, [r7, #8]
 8005e5e:	4618      	mov	r0, r3
 8005e60:	f7ff ff54 	bl	8005d0c <LL_ADC_REG_IsConversionOngoing>
 8005e64:	6738      	str	r0, [r7, #112]	@ 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	4618      	mov	r0, r3
 8005e6c:	f7ff ff4e 	bl	8005d0c <LL_ADC_REG_IsConversionOngoing>
 8005e70:	4603      	mov	r3, r0
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d17f      	bne.n	8005f76 <HAL_ADCEx_MultiModeConfigChannel+0x17a>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8005e76:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d17c      	bne.n	8005f76 <HAL_ADCEx_MultiModeConfigChannel+0x17a>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	4a47      	ldr	r2, [pc, #284]	@ (8005fa0 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8005e82:	4293      	cmp	r3, r2
 8005e84:	d004      	beq.n	8005e90 <HAL_ADCEx_MultiModeConfigChannel+0x94>
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	4a46      	ldr	r2, [pc, #280]	@ (8005fa4 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8005e8c:	4293      	cmp	r3, r2
 8005e8e:	d101      	bne.n	8005e94 <HAL_ADCEx_MultiModeConfigChannel+0x98>
 8005e90:	4b45      	ldr	r3, [pc, #276]	@ (8005fa8 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8005e92:	e000      	b.n	8005e96 <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 8005e94:	4b45      	ldr	r3, [pc, #276]	@ (8005fac <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8005e96:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8005e98:	683b      	ldr	r3, [r7, #0]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d039      	beq.n	8005f14 <HAL_ADCEx_MultiModeConfigChannel+0x118>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 8005ea0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005ea2:	689b      	ldr	r3, [r3, #8]
 8005ea4:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005ea8:	683b      	ldr	r3, [r7, #0]
 8005eaa:	685b      	ldr	r3, [r3, #4]
 8005eac:	431a      	orrs	r2, r3
 8005eae:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005eb0:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	4a3a      	ldr	r2, [pc, #232]	@ (8005fa0 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8005eb8:	4293      	cmp	r3, r2
 8005eba:	d004      	beq.n	8005ec6 <HAL_ADCEx_MultiModeConfigChannel+0xca>
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	4a38      	ldr	r2, [pc, #224]	@ (8005fa4 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8005ec2:	4293      	cmp	r3, r2
 8005ec4:	d10e      	bne.n	8005ee4 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8005ec6:	4836      	ldr	r0, [pc, #216]	@ (8005fa0 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8005ec8:	f7ff feda 	bl	8005c80 <LL_ADC_IsEnabled>
 8005ecc:	4604      	mov	r4, r0
 8005ece:	4835      	ldr	r0, [pc, #212]	@ (8005fa4 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8005ed0:	f7ff fed6 	bl	8005c80 <LL_ADC_IsEnabled>
 8005ed4:	4603      	mov	r3, r0
 8005ed6:	4323      	orrs	r3, r4
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	bf0c      	ite	eq
 8005edc:	2301      	moveq	r3, #1
 8005ede:	2300      	movne	r3, #0
 8005ee0:	b2db      	uxtb	r3, r3
 8005ee2:	e008      	b.n	8005ef6 <HAL_ADCEx_MultiModeConfigChannel+0xfa>
 8005ee4:	4832      	ldr	r0, [pc, #200]	@ (8005fb0 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8005ee6:	f7ff fecb 	bl	8005c80 <LL_ADC_IsEnabled>
 8005eea:	4603      	mov	r3, r0
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	bf0c      	ite	eq
 8005ef0:	2301      	moveq	r3, #1
 8005ef2:	2300      	movne	r3, #0
 8005ef4:	b2db      	uxtb	r3, r3
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d047      	beq.n	8005f8a <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8005efa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005efc:	689a      	ldr	r2, [r3, #8]
 8005efe:	4b2d      	ldr	r3, [pc, #180]	@ (8005fb4 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8005f00:	4013      	ands	r3, r2
 8005f02:	683a      	ldr	r2, [r7, #0]
 8005f04:	6811      	ldr	r1, [r2, #0]
 8005f06:	683a      	ldr	r2, [r7, #0]
 8005f08:	6892      	ldr	r2, [r2, #8]
 8005f0a:	430a      	orrs	r2, r1
 8005f0c:	431a      	orrs	r2, r3
 8005f0e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005f10:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8005f12:	e03a      	b.n	8005f8a <HAL_ADCEx_MultiModeConfigChannel+0x18e>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 8005f14:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005f16:	689b      	ldr	r3, [r3, #8]
 8005f18:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005f1c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005f1e:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	4a1e      	ldr	r2, [pc, #120]	@ (8005fa0 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8005f26:	4293      	cmp	r3, r2
 8005f28:	d004      	beq.n	8005f34 <HAL_ADCEx_MultiModeConfigChannel+0x138>
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	4a1d      	ldr	r2, [pc, #116]	@ (8005fa4 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8005f30:	4293      	cmp	r3, r2
 8005f32:	d10e      	bne.n	8005f52 <HAL_ADCEx_MultiModeConfigChannel+0x156>
 8005f34:	481a      	ldr	r0, [pc, #104]	@ (8005fa0 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8005f36:	f7ff fea3 	bl	8005c80 <LL_ADC_IsEnabled>
 8005f3a:	4604      	mov	r4, r0
 8005f3c:	4819      	ldr	r0, [pc, #100]	@ (8005fa4 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8005f3e:	f7ff fe9f 	bl	8005c80 <LL_ADC_IsEnabled>
 8005f42:	4603      	mov	r3, r0
 8005f44:	4323      	orrs	r3, r4
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	bf0c      	ite	eq
 8005f4a:	2301      	moveq	r3, #1
 8005f4c:	2300      	movne	r3, #0
 8005f4e:	b2db      	uxtb	r3, r3
 8005f50:	e008      	b.n	8005f64 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 8005f52:	4817      	ldr	r0, [pc, #92]	@ (8005fb0 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8005f54:	f7ff fe94 	bl	8005c80 <LL_ADC_IsEnabled>
 8005f58:	4603      	mov	r3, r0
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	bf0c      	ite	eq
 8005f5e:	2301      	moveq	r3, #1
 8005f60:	2300      	movne	r3, #0
 8005f62:	b2db      	uxtb	r3, r3
 8005f64:	2b00      	cmp	r3, #0
 8005f66:	d010      	beq.n	8005f8a <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8005f68:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005f6a:	689a      	ldr	r2, [r3, #8]
 8005f6c:	4b11      	ldr	r3, [pc, #68]	@ (8005fb4 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8005f6e:	4013      	ands	r3, r2
 8005f70:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005f72:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8005f74:	e009      	b.n	8005f8a <HAL_ADCEx_MultiModeConfigChannel+0x18e>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f7a:	f043 0220 	orr.w	r2, r3, #32
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8005f82:	2301      	movs	r3, #1
 8005f84:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 8005f88:	e000      	b.n	8005f8c <HAL_ADCEx_MultiModeConfigChannel+0x190>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8005f8a:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	2200      	movs	r2, #0
 8005f90:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8005f94:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 8005f98:	4618      	mov	r0, r3
 8005f9a:	377c      	adds	r7, #124	@ 0x7c
 8005f9c:	46bd      	mov	sp, r7
 8005f9e:	bd90      	pop	{r4, r7, pc}
 8005fa0:	40022000 	.word	0x40022000
 8005fa4:	40022100 	.word	0x40022100
 8005fa8:	40022300 	.word	0x40022300
 8005fac:	58026300 	.word	0x58026300
 8005fb0:	58026000 	.word	0x58026000
 8005fb4:	fffff0e0 	.word	0xfffff0e0

08005fb8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005fb8:	b480      	push	{r7}
 8005fba:	b085      	sub	sp, #20
 8005fbc:	af00      	add	r7, sp, #0
 8005fbe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	f003 0307 	and.w	r3, r3, #7
 8005fc6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005fc8:	4b0b      	ldr	r3, [pc, #44]	@ (8005ff8 <__NVIC_SetPriorityGrouping+0x40>)
 8005fca:	68db      	ldr	r3, [r3, #12]
 8005fcc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005fce:	68ba      	ldr	r2, [r7, #8]
 8005fd0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005fd4:	4013      	ands	r3, r2
 8005fd6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005fdc:	68bb      	ldr	r3, [r7, #8]
 8005fde:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8005fe0:	4b06      	ldr	r3, [pc, #24]	@ (8005ffc <__NVIC_SetPriorityGrouping+0x44>)
 8005fe2:	4313      	orrs	r3, r2
 8005fe4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005fe6:	4a04      	ldr	r2, [pc, #16]	@ (8005ff8 <__NVIC_SetPriorityGrouping+0x40>)
 8005fe8:	68bb      	ldr	r3, [r7, #8]
 8005fea:	60d3      	str	r3, [r2, #12]
}
 8005fec:	bf00      	nop
 8005fee:	3714      	adds	r7, #20
 8005ff0:	46bd      	mov	sp, r7
 8005ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ff6:	4770      	bx	lr
 8005ff8:	e000ed00 	.word	0xe000ed00
 8005ffc:	05fa0000 	.word	0x05fa0000

08006000 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8006000:	b480      	push	{r7}
 8006002:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006004:	4b04      	ldr	r3, [pc, #16]	@ (8006018 <__NVIC_GetPriorityGrouping+0x18>)
 8006006:	68db      	ldr	r3, [r3, #12]
 8006008:	0a1b      	lsrs	r3, r3, #8
 800600a:	f003 0307 	and.w	r3, r3, #7
}
 800600e:	4618      	mov	r0, r3
 8006010:	46bd      	mov	sp, r7
 8006012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006016:	4770      	bx	lr
 8006018:	e000ed00 	.word	0xe000ed00

0800601c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800601c:	b480      	push	{r7}
 800601e:	b083      	sub	sp, #12
 8006020:	af00      	add	r7, sp, #0
 8006022:	4603      	mov	r3, r0
 8006024:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8006026:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800602a:	2b00      	cmp	r3, #0
 800602c:	db0b      	blt.n	8006046 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800602e:	88fb      	ldrh	r3, [r7, #6]
 8006030:	f003 021f 	and.w	r2, r3, #31
 8006034:	4907      	ldr	r1, [pc, #28]	@ (8006054 <__NVIC_EnableIRQ+0x38>)
 8006036:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800603a:	095b      	lsrs	r3, r3, #5
 800603c:	2001      	movs	r0, #1
 800603e:	fa00 f202 	lsl.w	r2, r0, r2
 8006042:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8006046:	bf00      	nop
 8006048:	370c      	adds	r7, #12
 800604a:	46bd      	mov	sp, r7
 800604c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006050:	4770      	bx	lr
 8006052:	bf00      	nop
 8006054:	e000e100 	.word	0xe000e100

08006058 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006058:	b480      	push	{r7}
 800605a:	b083      	sub	sp, #12
 800605c:	af00      	add	r7, sp, #0
 800605e:	4603      	mov	r3, r0
 8006060:	6039      	str	r1, [r7, #0]
 8006062:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8006064:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006068:	2b00      	cmp	r3, #0
 800606a:	db0a      	blt.n	8006082 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800606c:	683b      	ldr	r3, [r7, #0]
 800606e:	b2da      	uxtb	r2, r3
 8006070:	490c      	ldr	r1, [pc, #48]	@ (80060a4 <__NVIC_SetPriority+0x4c>)
 8006072:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006076:	0112      	lsls	r2, r2, #4
 8006078:	b2d2      	uxtb	r2, r2
 800607a:	440b      	add	r3, r1
 800607c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006080:	e00a      	b.n	8006098 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006082:	683b      	ldr	r3, [r7, #0]
 8006084:	b2da      	uxtb	r2, r3
 8006086:	4908      	ldr	r1, [pc, #32]	@ (80060a8 <__NVIC_SetPriority+0x50>)
 8006088:	88fb      	ldrh	r3, [r7, #6]
 800608a:	f003 030f 	and.w	r3, r3, #15
 800608e:	3b04      	subs	r3, #4
 8006090:	0112      	lsls	r2, r2, #4
 8006092:	b2d2      	uxtb	r2, r2
 8006094:	440b      	add	r3, r1
 8006096:	761a      	strb	r2, [r3, #24]
}
 8006098:	bf00      	nop
 800609a:	370c      	adds	r7, #12
 800609c:	46bd      	mov	sp, r7
 800609e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060a2:	4770      	bx	lr
 80060a4:	e000e100 	.word	0xe000e100
 80060a8:	e000ed00 	.word	0xe000ed00

080060ac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80060ac:	b480      	push	{r7}
 80060ae:	b089      	sub	sp, #36	@ 0x24
 80060b0:	af00      	add	r7, sp, #0
 80060b2:	60f8      	str	r0, [r7, #12]
 80060b4:	60b9      	str	r1, [r7, #8]
 80060b6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	f003 0307 	and.w	r3, r3, #7
 80060be:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80060c0:	69fb      	ldr	r3, [r7, #28]
 80060c2:	f1c3 0307 	rsb	r3, r3, #7
 80060c6:	2b04      	cmp	r3, #4
 80060c8:	bf28      	it	cs
 80060ca:	2304      	movcs	r3, #4
 80060cc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80060ce:	69fb      	ldr	r3, [r7, #28]
 80060d0:	3304      	adds	r3, #4
 80060d2:	2b06      	cmp	r3, #6
 80060d4:	d902      	bls.n	80060dc <NVIC_EncodePriority+0x30>
 80060d6:	69fb      	ldr	r3, [r7, #28]
 80060d8:	3b03      	subs	r3, #3
 80060da:	e000      	b.n	80060de <NVIC_EncodePriority+0x32>
 80060dc:	2300      	movs	r3, #0
 80060de:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80060e0:	f04f 32ff 	mov.w	r2, #4294967295
 80060e4:	69bb      	ldr	r3, [r7, #24]
 80060e6:	fa02 f303 	lsl.w	r3, r2, r3
 80060ea:	43da      	mvns	r2, r3
 80060ec:	68bb      	ldr	r3, [r7, #8]
 80060ee:	401a      	ands	r2, r3
 80060f0:	697b      	ldr	r3, [r7, #20]
 80060f2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80060f4:	f04f 31ff 	mov.w	r1, #4294967295
 80060f8:	697b      	ldr	r3, [r7, #20]
 80060fa:	fa01 f303 	lsl.w	r3, r1, r3
 80060fe:	43d9      	mvns	r1, r3
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006104:	4313      	orrs	r3, r2
         );
}
 8006106:	4618      	mov	r0, r3
 8006108:	3724      	adds	r7, #36	@ 0x24
 800610a:	46bd      	mov	sp, r7
 800610c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006110:	4770      	bx	lr
	...

08006114 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006114:	b580      	push	{r7, lr}
 8006116:	b082      	sub	sp, #8
 8006118:	af00      	add	r7, sp, #0
 800611a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	3b01      	subs	r3, #1
 8006120:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006124:	d301      	bcc.n	800612a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8006126:	2301      	movs	r3, #1
 8006128:	e00f      	b.n	800614a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800612a:	4a0a      	ldr	r2, [pc, #40]	@ (8006154 <SysTick_Config+0x40>)
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	3b01      	subs	r3, #1
 8006130:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006132:	210f      	movs	r1, #15
 8006134:	f04f 30ff 	mov.w	r0, #4294967295
 8006138:	f7ff ff8e 	bl	8006058 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800613c:	4b05      	ldr	r3, [pc, #20]	@ (8006154 <SysTick_Config+0x40>)
 800613e:	2200      	movs	r2, #0
 8006140:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006142:	4b04      	ldr	r3, [pc, #16]	@ (8006154 <SysTick_Config+0x40>)
 8006144:	2207      	movs	r2, #7
 8006146:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006148:	2300      	movs	r3, #0
}
 800614a:	4618      	mov	r0, r3
 800614c:	3708      	adds	r7, #8
 800614e:	46bd      	mov	sp, r7
 8006150:	bd80      	pop	{r7, pc}
 8006152:	bf00      	nop
 8006154:	e000e010 	.word	0xe000e010

08006158 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006158:	b580      	push	{r7, lr}
 800615a:	b082      	sub	sp, #8
 800615c:	af00      	add	r7, sp, #0
 800615e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006160:	6878      	ldr	r0, [r7, #4]
 8006162:	f7ff ff29 	bl	8005fb8 <__NVIC_SetPriorityGrouping>
}
 8006166:	bf00      	nop
 8006168:	3708      	adds	r7, #8
 800616a:	46bd      	mov	sp, r7
 800616c:	bd80      	pop	{r7, pc}

0800616e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800616e:	b580      	push	{r7, lr}
 8006170:	b086      	sub	sp, #24
 8006172:	af00      	add	r7, sp, #0
 8006174:	4603      	mov	r3, r0
 8006176:	60b9      	str	r1, [r7, #8]
 8006178:	607a      	str	r2, [r7, #4]
 800617a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800617c:	f7ff ff40 	bl	8006000 <__NVIC_GetPriorityGrouping>
 8006180:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006182:	687a      	ldr	r2, [r7, #4]
 8006184:	68b9      	ldr	r1, [r7, #8]
 8006186:	6978      	ldr	r0, [r7, #20]
 8006188:	f7ff ff90 	bl	80060ac <NVIC_EncodePriority>
 800618c:	4602      	mov	r2, r0
 800618e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8006192:	4611      	mov	r1, r2
 8006194:	4618      	mov	r0, r3
 8006196:	f7ff ff5f 	bl	8006058 <__NVIC_SetPriority>
}
 800619a:	bf00      	nop
 800619c:	3718      	adds	r7, #24
 800619e:	46bd      	mov	sp, r7
 80061a0:	bd80      	pop	{r7, pc}

080061a2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80061a2:	b580      	push	{r7, lr}
 80061a4:	b082      	sub	sp, #8
 80061a6:	af00      	add	r7, sp, #0
 80061a8:	4603      	mov	r3, r0
 80061aa:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80061ac:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80061b0:	4618      	mov	r0, r3
 80061b2:	f7ff ff33 	bl	800601c <__NVIC_EnableIRQ>
}
 80061b6:	bf00      	nop
 80061b8:	3708      	adds	r7, #8
 80061ba:	46bd      	mov	sp, r7
 80061bc:	bd80      	pop	{r7, pc}

080061be <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80061be:	b580      	push	{r7, lr}
 80061c0:	b082      	sub	sp, #8
 80061c2:	af00      	add	r7, sp, #0
 80061c4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80061c6:	6878      	ldr	r0, [r7, #4]
 80061c8:	f7ff ffa4 	bl	8006114 <SysTick_Config>
 80061cc:	4603      	mov	r3, r0
}
 80061ce:	4618      	mov	r0, r3
 80061d0:	3708      	adds	r7, #8
 80061d2:	46bd      	mov	sp, r7
 80061d4:	bd80      	pop	{r7, pc}
	...

080061d8 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 80061d8:	b480      	push	{r7}
 80061da:	af00      	add	r7, sp, #0
  __ASM volatile ("dmb 0xF":::"memory");
 80061dc:	f3bf 8f5f 	dmb	sy
}
 80061e0:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 80061e2:	4b07      	ldr	r3, [pc, #28]	@ (8006200 <HAL_MPU_Disable+0x28>)
 80061e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061e6:	4a06      	ldr	r2, [pc, #24]	@ (8006200 <HAL_MPU_Disable+0x28>)
 80061e8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80061ec:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 80061ee:	4b05      	ldr	r3, [pc, #20]	@ (8006204 <HAL_MPU_Disable+0x2c>)
 80061f0:	2200      	movs	r2, #0
 80061f2:	605a      	str	r2, [r3, #4]
}
 80061f4:	bf00      	nop
 80061f6:	46bd      	mov	sp, r7
 80061f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061fc:	4770      	bx	lr
 80061fe:	bf00      	nop
 8006200:	e000ed00 	.word	0xe000ed00
 8006204:	e000ed90 	.word	0xe000ed90

08006208 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8006208:	b480      	push	{r7}
 800620a:	b083      	sub	sp, #12
 800620c:	af00      	add	r7, sp, #0
 800620e:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8006210:	4a0b      	ldr	r2, [pc, #44]	@ (8006240 <HAL_MPU_Enable+0x38>)
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	f043 0301 	orr.w	r3, r3, #1
 8006218:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 800621a:	4b0a      	ldr	r3, [pc, #40]	@ (8006244 <HAL_MPU_Enable+0x3c>)
 800621c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800621e:	4a09      	ldr	r2, [pc, #36]	@ (8006244 <HAL_MPU_Enable+0x3c>)
 8006220:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006224:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8006226:	f3bf 8f4f 	dsb	sy
}
 800622a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800622c:	f3bf 8f6f 	isb	sy
}
 8006230:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8006232:	bf00      	nop
 8006234:	370c      	adds	r7, #12
 8006236:	46bd      	mov	sp, r7
 8006238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800623c:	4770      	bx	lr
 800623e:	bf00      	nop
 8006240:	e000ed90 	.word	0xe000ed90
 8006244:	e000ed00 	.word	0xe000ed00

08006248 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8006248:	b480      	push	{r7}
 800624a:	b083      	sub	sp, #12
 800624c:	af00      	add	r7, sp, #0
 800624e:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	785a      	ldrb	r2, [r3, #1]
 8006254:	4b1b      	ldr	r3, [pc, #108]	@ (80062c4 <HAL_MPU_ConfigRegion+0x7c>)
 8006256:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8006258:	4b1a      	ldr	r3, [pc, #104]	@ (80062c4 <HAL_MPU_ConfigRegion+0x7c>)
 800625a:	691b      	ldr	r3, [r3, #16]
 800625c:	4a19      	ldr	r2, [pc, #100]	@ (80062c4 <HAL_MPU_ConfigRegion+0x7c>)
 800625e:	f023 0301 	bic.w	r3, r3, #1
 8006262:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8006264:	4a17      	ldr	r2, [pc, #92]	@ (80062c4 <HAL_MPU_ConfigRegion+0x7c>)
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	685b      	ldr	r3, [r3, #4]
 800626a:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	7b1b      	ldrb	r3, [r3, #12]
 8006270:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	7adb      	ldrb	r3, [r3, #11]
 8006276:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8006278:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	7a9b      	ldrb	r3, [r3, #10]
 800627e:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8006280:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	7b5b      	ldrb	r3, [r3, #13]
 8006286:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8006288:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	7b9b      	ldrb	r3, [r3, #14]
 800628e:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8006290:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	7bdb      	ldrb	r3, [r3, #15]
 8006296:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8006298:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	7a5b      	ldrb	r3, [r3, #9]
 800629e:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80062a0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	7a1b      	ldrb	r3, [r3, #8]
 80062a6:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80062a8:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 80062aa:	687a      	ldr	r2, [r7, #4]
 80062ac:	7812      	ldrb	r2, [r2, #0]
 80062ae:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80062b0:	4a04      	ldr	r2, [pc, #16]	@ (80062c4 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80062b2:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80062b4:	6113      	str	r3, [r2, #16]
}
 80062b6:	bf00      	nop
 80062b8:	370c      	adds	r7, #12
 80062ba:	46bd      	mov	sp, r7
 80062bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062c0:	4770      	bx	lr
 80062c2:	bf00      	nop
 80062c4:	e000ed90 	.word	0xe000ed90

080062c8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80062c8:	b580      	push	{r7, lr}
 80062ca:	b086      	sub	sp, #24
 80062cc:	af00      	add	r7, sp, #0
 80062ce:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 80062d0:	f7fe f8f0 	bl	80044b4 <HAL_GetTick>
 80062d4:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d101      	bne.n	80062e0 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 80062dc:	2301      	movs	r3, #1
 80062de:	e2dc      	b.n	800689a <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80062e6:	b2db      	uxtb	r3, r3
 80062e8:	2b02      	cmp	r3, #2
 80062ea:	d008      	beq.n	80062fe <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	2280      	movs	r2, #128	@ 0x80
 80062f0:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	2200      	movs	r2, #0
 80062f6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 80062fa:	2301      	movs	r3, #1
 80062fc:	e2cd      	b.n	800689a <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	4a76      	ldr	r2, [pc, #472]	@ (80064dc <HAL_DMA_Abort+0x214>)
 8006304:	4293      	cmp	r3, r2
 8006306:	d04a      	beq.n	800639e <HAL_DMA_Abort+0xd6>
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	4a74      	ldr	r2, [pc, #464]	@ (80064e0 <HAL_DMA_Abort+0x218>)
 800630e:	4293      	cmp	r3, r2
 8006310:	d045      	beq.n	800639e <HAL_DMA_Abort+0xd6>
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	4a73      	ldr	r2, [pc, #460]	@ (80064e4 <HAL_DMA_Abort+0x21c>)
 8006318:	4293      	cmp	r3, r2
 800631a:	d040      	beq.n	800639e <HAL_DMA_Abort+0xd6>
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	4a71      	ldr	r2, [pc, #452]	@ (80064e8 <HAL_DMA_Abort+0x220>)
 8006322:	4293      	cmp	r3, r2
 8006324:	d03b      	beq.n	800639e <HAL_DMA_Abort+0xd6>
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	4a70      	ldr	r2, [pc, #448]	@ (80064ec <HAL_DMA_Abort+0x224>)
 800632c:	4293      	cmp	r3, r2
 800632e:	d036      	beq.n	800639e <HAL_DMA_Abort+0xd6>
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	4a6e      	ldr	r2, [pc, #440]	@ (80064f0 <HAL_DMA_Abort+0x228>)
 8006336:	4293      	cmp	r3, r2
 8006338:	d031      	beq.n	800639e <HAL_DMA_Abort+0xd6>
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	4a6d      	ldr	r2, [pc, #436]	@ (80064f4 <HAL_DMA_Abort+0x22c>)
 8006340:	4293      	cmp	r3, r2
 8006342:	d02c      	beq.n	800639e <HAL_DMA_Abort+0xd6>
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	4a6b      	ldr	r2, [pc, #428]	@ (80064f8 <HAL_DMA_Abort+0x230>)
 800634a:	4293      	cmp	r3, r2
 800634c:	d027      	beq.n	800639e <HAL_DMA_Abort+0xd6>
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	4a6a      	ldr	r2, [pc, #424]	@ (80064fc <HAL_DMA_Abort+0x234>)
 8006354:	4293      	cmp	r3, r2
 8006356:	d022      	beq.n	800639e <HAL_DMA_Abort+0xd6>
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	4a68      	ldr	r2, [pc, #416]	@ (8006500 <HAL_DMA_Abort+0x238>)
 800635e:	4293      	cmp	r3, r2
 8006360:	d01d      	beq.n	800639e <HAL_DMA_Abort+0xd6>
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	4a67      	ldr	r2, [pc, #412]	@ (8006504 <HAL_DMA_Abort+0x23c>)
 8006368:	4293      	cmp	r3, r2
 800636a:	d018      	beq.n	800639e <HAL_DMA_Abort+0xd6>
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	4a65      	ldr	r2, [pc, #404]	@ (8006508 <HAL_DMA_Abort+0x240>)
 8006372:	4293      	cmp	r3, r2
 8006374:	d013      	beq.n	800639e <HAL_DMA_Abort+0xd6>
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	4a64      	ldr	r2, [pc, #400]	@ (800650c <HAL_DMA_Abort+0x244>)
 800637c:	4293      	cmp	r3, r2
 800637e:	d00e      	beq.n	800639e <HAL_DMA_Abort+0xd6>
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	4a62      	ldr	r2, [pc, #392]	@ (8006510 <HAL_DMA_Abort+0x248>)
 8006386:	4293      	cmp	r3, r2
 8006388:	d009      	beq.n	800639e <HAL_DMA_Abort+0xd6>
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	4a61      	ldr	r2, [pc, #388]	@ (8006514 <HAL_DMA_Abort+0x24c>)
 8006390:	4293      	cmp	r3, r2
 8006392:	d004      	beq.n	800639e <HAL_DMA_Abort+0xd6>
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	4a5f      	ldr	r2, [pc, #380]	@ (8006518 <HAL_DMA_Abort+0x250>)
 800639a:	4293      	cmp	r3, r2
 800639c:	d101      	bne.n	80063a2 <HAL_DMA_Abort+0xda>
 800639e:	2301      	movs	r3, #1
 80063a0:	e000      	b.n	80063a4 <HAL_DMA_Abort+0xdc>
 80063a2:	2300      	movs	r3, #0
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d013      	beq.n	80063d0 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	681a      	ldr	r2, [r3, #0]
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	f022 021e 	bic.w	r2, r2, #30
 80063b6:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	695a      	ldr	r2, [r3, #20]
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80063c6:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	617b      	str	r3, [r7, #20]
 80063ce:	e00a      	b.n	80063e6 <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	681a      	ldr	r2, [r3, #0]
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	f022 020e 	bic.w	r2, r2, #14
 80063de:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	4a3c      	ldr	r2, [pc, #240]	@ (80064dc <HAL_DMA_Abort+0x214>)
 80063ec:	4293      	cmp	r3, r2
 80063ee:	d072      	beq.n	80064d6 <HAL_DMA_Abort+0x20e>
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	4a3a      	ldr	r2, [pc, #232]	@ (80064e0 <HAL_DMA_Abort+0x218>)
 80063f6:	4293      	cmp	r3, r2
 80063f8:	d06d      	beq.n	80064d6 <HAL_DMA_Abort+0x20e>
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	4a39      	ldr	r2, [pc, #228]	@ (80064e4 <HAL_DMA_Abort+0x21c>)
 8006400:	4293      	cmp	r3, r2
 8006402:	d068      	beq.n	80064d6 <HAL_DMA_Abort+0x20e>
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	4a37      	ldr	r2, [pc, #220]	@ (80064e8 <HAL_DMA_Abort+0x220>)
 800640a:	4293      	cmp	r3, r2
 800640c:	d063      	beq.n	80064d6 <HAL_DMA_Abort+0x20e>
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	4a36      	ldr	r2, [pc, #216]	@ (80064ec <HAL_DMA_Abort+0x224>)
 8006414:	4293      	cmp	r3, r2
 8006416:	d05e      	beq.n	80064d6 <HAL_DMA_Abort+0x20e>
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	4a34      	ldr	r2, [pc, #208]	@ (80064f0 <HAL_DMA_Abort+0x228>)
 800641e:	4293      	cmp	r3, r2
 8006420:	d059      	beq.n	80064d6 <HAL_DMA_Abort+0x20e>
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	4a33      	ldr	r2, [pc, #204]	@ (80064f4 <HAL_DMA_Abort+0x22c>)
 8006428:	4293      	cmp	r3, r2
 800642a:	d054      	beq.n	80064d6 <HAL_DMA_Abort+0x20e>
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	4a31      	ldr	r2, [pc, #196]	@ (80064f8 <HAL_DMA_Abort+0x230>)
 8006432:	4293      	cmp	r3, r2
 8006434:	d04f      	beq.n	80064d6 <HAL_DMA_Abort+0x20e>
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	4a30      	ldr	r2, [pc, #192]	@ (80064fc <HAL_DMA_Abort+0x234>)
 800643c:	4293      	cmp	r3, r2
 800643e:	d04a      	beq.n	80064d6 <HAL_DMA_Abort+0x20e>
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	4a2e      	ldr	r2, [pc, #184]	@ (8006500 <HAL_DMA_Abort+0x238>)
 8006446:	4293      	cmp	r3, r2
 8006448:	d045      	beq.n	80064d6 <HAL_DMA_Abort+0x20e>
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	4a2d      	ldr	r2, [pc, #180]	@ (8006504 <HAL_DMA_Abort+0x23c>)
 8006450:	4293      	cmp	r3, r2
 8006452:	d040      	beq.n	80064d6 <HAL_DMA_Abort+0x20e>
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	4a2b      	ldr	r2, [pc, #172]	@ (8006508 <HAL_DMA_Abort+0x240>)
 800645a:	4293      	cmp	r3, r2
 800645c:	d03b      	beq.n	80064d6 <HAL_DMA_Abort+0x20e>
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	4a2a      	ldr	r2, [pc, #168]	@ (800650c <HAL_DMA_Abort+0x244>)
 8006464:	4293      	cmp	r3, r2
 8006466:	d036      	beq.n	80064d6 <HAL_DMA_Abort+0x20e>
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	4a28      	ldr	r2, [pc, #160]	@ (8006510 <HAL_DMA_Abort+0x248>)
 800646e:	4293      	cmp	r3, r2
 8006470:	d031      	beq.n	80064d6 <HAL_DMA_Abort+0x20e>
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	4a27      	ldr	r2, [pc, #156]	@ (8006514 <HAL_DMA_Abort+0x24c>)
 8006478:	4293      	cmp	r3, r2
 800647a:	d02c      	beq.n	80064d6 <HAL_DMA_Abort+0x20e>
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	4a25      	ldr	r2, [pc, #148]	@ (8006518 <HAL_DMA_Abort+0x250>)
 8006482:	4293      	cmp	r3, r2
 8006484:	d027      	beq.n	80064d6 <HAL_DMA_Abort+0x20e>
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	4a24      	ldr	r2, [pc, #144]	@ (800651c <HAL_DMA_Abort+0x254>)
 800648c:	4293      	cmp	r3, r2
 800648e:	d022      	beq.n	80064d6 <HAL_DMA_Abort+0x20e>
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	4a22      	ldr	r2, [pc, #136]	@ (8006520 <HAL_DMA_Abort+0x258>)
 8006496:	4293      	cmp	r3, r2
 8006498:	d01d      	beq.n	80064d6 <HAL_DMA_Abort+0x20e>
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	4a21      	ldr	r2, [pc, #132]	@ (8006524 <HAL_DMA_Abort+0x25c>)
 80064a0:	4293      	cmp	r3, r2
 80064a2:	d018      	beq.n	80064d6 <HAL_DMA_Abort+0x20e>
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	4a1f      	ldr	r2, [pc, #124]	@ (8006528 <HAL_DMA_Abort+0x260>)
 80064aa:	4293      	cmp	r3, r2
 80064ac:	d013      	beq.n	80064d6 <HAL_DMA_Abort+0x20e>
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	4a1e      	ldr	r2, [pc, #120]	@ (800652c <HAL_DMA_Abort+0x264>)
 80064b4:	4293      	cmp	r3, r2
 80064b6:	d00e      	beq.n	80064d6 <HAL_DMA_Abort+0x20e>
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	4a1c      	ldr	r2, [pc, #112]	@ (8006530 <HAL_DMA_Abort+0x268>)
 80064be:	4293      	cmp	r3, r2
 80064c0:	d009      	beq.n	80064d6 <HAL_DMA_Abort+0x20e>
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	4a1b      	ldr	r2, [pc, #108]	@ (8006534 <HAL_DMA_Abort+0x26c>)
 80064c8:	4293      	cmp	r3, r2
 80064ca:	d004      	beq.n	80064d6 <HAL_DMA_Abort+0x20e>
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	4a19      	ldr	r2, [pc, #100]	@ (8006538 <HAL_DMA_Abort+0x270>)
 80064d2:	4293      	cmp	r3, r2
 80064d4:	d132      	bne.n	800653c <HAL_DMA_Abort+0x274>
 80064d6:	2301      	movs	r3, #1
 80064d8:	e031      	b.n	800653e <HAL_DMA_Abort+0x276>
 80064da:	bf00      	nop
 80064dc:	40020010 	.word	0x40020010
 80064e0:	40020028 	.word	0x40020028
 80064e4:	40020040 	.word	0x40020040
 80064e8:	40020058 	.word	0x40020058
 80064ec:	40020070 	.word	0x40020070
 80064f0:	40020088 	.word	0x40020088
 80064f4:	400200a0 	.word	0x400200a0
 80064f8:	400200b8 	.word	0x400200b8
 80064fc:	40020410 	.word	0x40020410
 8006500:	40020428 	.word	0x40020428
 8006504:	40020440 	.word	0x40020440
 8006508:	40020458 	.word	0x40020458
 800650c:	40020470 	.word	0x40020470
 8006510:	40020488 	.word	0x40020488
 8006514:	400204a0 	.word	0x400204a0
 8006518:	400204b8 	.word	0x400204b8
 800651c:	58025408 	.word	0x58025408
 8006520:	5802541c 	.word	0x5802541c
 8006524:	58025430 	.word	0x58025430
 8006528:	58025444 	.word	0x58025444
 800652c:	58025458 	.word	0x58025458
 8006530:	5802546c 	.word	0x5802546c
 8006534:	58025480 	.word	0x58025480
 8006538:	58025494 	.word	0x58025494
 800653c:	2300      	movs	r3, #0
 800653e:	2b00      	cmp	r3, #0
 8006540:	d007      	beq.n	8006552 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006546:	681a      	ldr	r2, [r3, #0]
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800654c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006550:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	4a6d      	ldr	r2, [pc, #436]	@ (800670c <HAL_DMA_Abort+0x444>)
 8006558:	4293      	cmp	r3, r2
 800655a:	d04a      	beq.n	80065f2 <HAL_DMA_Abort+0x32a>
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	4a6b      	ldr	r2, [pc, #428]	@ (8006710 <HAL_DMA_Abort+0x448>)
 8006562:	4293      	cmp	r3, r2
 8006564:	d045      	beq.n	80065f2 <HAL_DMA_Abort+0x32a>
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	4a6a      	ldr	r2, [pc, #424]	@ (8006714 <HAL_DMA_Abort+0x44c>)
 800656c:	4293      	cmp	r3, r2
 800656e:	d040      	beq.n	80065f2 <HAL_DMA_Abort+0x32a>
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	4a68      	ldr	r2, [pc, #416]	@ (8006718 <HAL_DMA_Abort+0x450>)
 8006576:	4293      	cmp	r3, r2
 8006578:	d03b      	beq.n	80065f2 <HAL_DMA_Abort+0x32a>
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	4a67      	ldr	r2, [pc, #412]	@ (800671c <HAL_DMA_Abort+0x454>)
 8006580:	4293      	cmp	r3, r2
 8006582:	d036      	beq.n	80065f2 <HAL_DMA_Abort+0x32a>
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	4a65      	ldr	r2, [pc, #404]	@ (8006720 <HAL_DMA_Abort+0x458>)
 800658a:	4293      	cmp	r3, r2
 800658c:	d031      	beq.n	80065f2 <HAL_DMA_Abort+0x32a>
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	4a64      	ldr	r2, [pc, #400]	@ (8006724 <HAL_DMA_Abort+0x45c>)
 8006594:	4293      	cmp	r3, r2
 8006596:	d02c      	beq.n	80065f2 <HAL_DMA_Abort+0x32a>
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	4a62      	ldr	r2, [pc, #392]	@ (8006728 <HAL_DMA_Abort+0x460>)
 800659e:	4293      	cmp	r3, r2
 80065a0:	d027      	beq.n	80065f2 <HAL_DMA_Abort+0x32a>
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	4a61      	ldr	r2, [pc, #388]	@ (800672c <HAL_DMA_Abort+0x464>)
 80065a8:	4293      	cmp	r3, r2
 80065aa:	d022      	beq.n	80065f2 <HAL_DMA_Abort+0x32a>
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	4a5f      	ldr	r2, [pc, #380]	@ (8006730 <HAL_DMA_Abort+0x468>)
 80065b2:	4293      	cmp	r3, r2
 80065b4:	d01d      	beq.n	80065f2 <HAL_DMA_Abort+0x32a>
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	4a5e      	ldr	r2, [pc, #376]	@ (8006734 <HAL_DMA_Abort+0x46c>)
 80065bc:	4293      	cmp	r3, r2
 80065be:	d018      	beq.n	80065f2 <HAL_DMA_Abort+0x32a>
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	4a5c      	ldr	r2, [pc, #368]	@ (8006738 <HAL_DMA_Abort+0x470>)
 80065c6:	4293      	cmp	r3, r2
 80065c8:	d013      	beq.n	80065f2 <HAL_DMA_Abort+0x32a>
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	4a5b      	ldr	r2, [pc, #364]	@ (800673c <HAL_DMA_Abort+0x474>)
 80065d0:	4293      	cmp	r3, r2
 80065d2:	d00e      	beq.n	80065f2 <HAL_DMA_Abort+0x32a>
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	4a59      	ldr	r2, [pc, #356]	@ (8006740 <HAL_DMA_Abort+0x478>)
 80065da:	4293      	cmp	r3, r2
 80065dc:	d009      	beq.n	80065f2 <HAL_DMA_Abort+0x32a>
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	4a58      	ldr	r2, [pc, #352]	@ (8006744 <HAL_DMA_Abort+0x47c>)
 80065e4:	4293      	cmp	r3, r2
 80065e6:	d004      	beq.n	80065f2 <HAL_DMA_Abort+0x32a>
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	4a56      	ldr	r2, [pc, #344]	@ (8006748 <HAL_DMA_Abort+0x480>)
 80065ee:	4293      	cmp	r3, r2
 80065f0:	d108      	bne.n	8006604 <HAL_DMA_Abort+0x33c>
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	681a      	ldr	r2, [r3, #0]
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	f022 0201 	bic.w	r2, r2, #1
 8006600:	601a      	str	r2, [r3, #0]
 8006602:	e007      	b.n	8006614 <HAL_DMA_Abort+0x34c>
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	681a      	ldr	r2, [r3, #0]
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	f022 0201 	bic.w	r2, r2, #1
 8006612:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8006614:	e013      	b.n	800663e <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006616:	f7fd ff4d 	bl	80044b4 <HAL_GetTick>
 800661a:	4602      	mov	r2, r0
 800661c:	693b      	ldr	r3, [r7, #16]
 800661e:	1ad3      	subs	r3, r2, r3
 8006620:	2b05      	cmp	r3, #5
 8006622:	d90c      	bls.n	800663e <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	2220      	movs	r2, #32
 8006628:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	2203      	movs	r2, #3
 800662e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	2200      	movs	r2, #0
 8006636:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 800663a:	2301      	movs	r3, #1
 800663c:	e12d      	b.n	800689a <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 800663e:	697b      	ldr	r3, [r7, #20]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	f003 0301 	and.w	r3, r3, #1
 8006646:	2b00      	cmp	r3, #0
 8006648:	d1e5      	bne.n	8006616 <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	4a2f      	ldr	r2, [pc, #188]	@ (800670c <HAL_DMA_Abort+0x444>)
 8006650:	4293      	cmp	r3, r2
 8006652:	d04a      	beq.n	80066ea <HAL_DMA_Abort+0x422>
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	4a2d      	ldr	r2, [pc, #180]	@ (8006710 <HAL_DMA_Abort+0x448>)
 800665a:	4293      	cmp	r3, r2
 800665c:	d045      	beq.n	80066ea <HAL_DMA_Abort+0x422>
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	4a2c      	ldr	r2, [pc, #176]	@ (8006714 <HAL_DMA_Abort+0x44c>)
 8006664:	4293      	cmp	r3, r2
 8006666:	d040      	beq.n	80066ea <HAL_DMA_Abort+0x422>
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	4a2a      	ldr	r2, [pc, #168]	@ (8006718 <HAL_DMA_Abort+0x450>)
 800666e:	4293      	cmp	r3, r2
 8006670:	d03b      	beq.n	80066ea <HAL_DMA_Abort+0x422>
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	4a29      	ldr	r2, [pc, #164]	@ (800671c <HAL_DMA_Abort+0x454>)
 8006678:	4293      	cmp	r3, r2
 800667a:	d036      	beq.n	80066ea <HAL_DMA_Abort+0x422>
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	4a27      	ldr	r2, [pc, #156]	@ (8006720 <HAL_DMA_Abort+0x458>)
 8006682:	4293      	cmp	r3, r2
 8006684:	d031      	beq.n	80066ea <HAL_DMA_Abort+0x422>
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	4a26      	ldr	r2, [pc, #152]	@ (8006724 <HAL_DMA_Abort+0x45c>)
 800668c:	4293      	cmp	r3, r2
 800668e:	d02c      	beq.n	80066ea <HAL_DMA_Abort+0x422>
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	4a24      	ldr	r2, [pc, #144]	@ (8006728 <HAL_DMA_Abort+0x460>)
 8006696:	4293      	cmp	r3, r2
 8006698:	d027      	beq.n	80066ea <HAL_DMA_Abort+0x422>
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	4a23      	ldr	r2, [pc, #140]	@ (800672c <HAL_DMA_Abort+0x464>)
 80066a0:	4293      	cmp	r3, r2
 80066a2:	d022      	beq.n	80066ea <HAL_DMA_Abort+0x422>
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	4a21      	ldr	r2, [pc, #132]	@ (8006730 <HAL_DMA_Abort+0x468>)
 80066aa:	4293      	cmp	r3, r2
 80066ac:	d01d      	beq.n	80066ea <HAL_DMA_Abort+0x422>
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	4a20      	ldr	r2, [pc, #128]	@ (8006734 <HAL_DMA_Abort+0x46c>)
 80066b4:	4293      	cmp	r3, r2
 80066b6:	d018      	beq.n	80066ea <HAL_DMA_Abort+0x422>
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	4a1e      	ldr	r2, [pc, #120]	@ (8006738 <HAL_DMA_Abort+0x470>)
 80066be:	4293      	cmp	r3, r2
 80066c0:	d013      	beq.n	80066ea <HAL_DMA_Abort+0x422>
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	4a1d      	ldr	r2, [pc, #116]	@ (800673c <HAL_DMA_Abort+0x474>)
 80066c8:	4293      	cmp	r3, r2
 80066ca:	d00e      	beq.n	80066ea <HAL_DMA_Abort+0x422>
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	4a1b      	ldr	r2, [pc, #108]	@ (8006740 <HAL_DMA_Abort+0x478>)
 80066d2:	4293      	cmp	r3, r2
 80066d4:	d009      	beq.n	80066ea <HAL_DMA_Abort+0x422>
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	4a1a      	ldr	r2, [pc, #104]	@ (8006744 <HAL_DMA_Abort+0x47c>)
 80066dc:	4293      	cmp	r3, r2
 80066de:	d004      	beq.n	80066ea <HAL_DMA_Abort+0x422>
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	4a18      	ldr	r2, [pc, #96]	@ (8006748 <HAL_DMA_Abort+0x480>)
 80066e6:	4293      	cmp	r3, r2
 80066e8:	d101      	bne.n	80066ee <HAL_DMA_Abort+0x426>
 80066ea:	2301      	movs	r3, #1
 80066ec:	e000      	b.n	80066f0 <HAL_DMA_Abort+0x428>
 80066ee:	2300      	movs	r3, #0
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	d02b      	beq.n	800674c <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80066f8:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80066fe:	f003 031f 	and.w	r3, r3, #31
 8006702:	223f      	movs	r2, #63	@ 0x3f
 8006704:	409a      	lsls	r2, r3
 8006706:	68bb      	ldr	r3, [r7, #8]
 8006708:	609a      	str	r2, [r3, #8]
 800670a:	e02a      	b.n	8006762 <HAL_DMA_Abort+0x49a>
 800670c:	40020010 	.word	0x40020010
 8006710:	40020028 	.word	0x40020028
 8006714:	40020040 	.word	0x40020040
 8006718:	40020058 	.word	0x40020058
 800671c:	40020070 	.word	0x40020070
 8006720:	40020088 	.word	0x40020088
 8006724:	400200a0 	.word	0x400200a0
 8006728:	400200b8 	.word	0x400200b8
 800672c:	40020410 	.word	0x40020410
 8006730:	40020428 	.word	0x40020428
 8006734:	40020440 	.word	0x40020440
 8006738:	40020458 	.word	0x40020458
 800673c:	40020470 	.word	0x40020470
 8006740:	40020488 	.word	0x40020488
 8006744:	400204a0 	.word	0x400204a0
 8006748:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006750:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006756:	f003 031f 	and.w	r3, r3, #31
 800675a:	2201      	movs	r2, #1
 800675c:	409a      	lsls	r2, r3
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	4a4f      	ldr	r2, [pc, #316]	@ (80068a4 <HAL_DMA_Abort+0x5dc>)
 8006768:	4293      	cmp	r3, r2
 800676a:	d072      	beq.n	8006852 <HAL_DMA_Abort+0x58a>
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	4a4d      	ldr	r2, [pc, #308]	@ (80068a8 <HAL_DMA_Abort+0x5e0>)
 8006772:	4293      	cmp	r3, r2
 8006774:	d06d      	beq.n	8006852 <HAL_DMA_Abort+0x58a>
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	4a4c      	ldr	r2, [pc, #304]	@ (80068ac <HAL_DMA_Abort+0x5e4>)
 800677c:	4293      	cmp	r3, r2
 800677e:	d068      	beq.n	8006852 <HAL_DMA_Abort+0x58a>
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	4a4a      	ldr	r2, [pc, #296]	@ (80068b0 <HAL_DMA_Abort+0x5e8>)
 8006786:	4293      	cmp	r3, r2
 8006788:	d063      	beq.n	8006852 <HAL_DMA_Abort+0x58a>
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	4a49      	ldr	r2, [pc, #292]	@ (80068b4 <HAL_DMA_Abort+0x5ec>)
 8006790:	4293      	cmp	r3, r2
 8006792:	d05e      	beq.n	8006852 <HAL_DMA_Abort+0x58a>
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	4a47      	ldr	r2, [pc, #284]	@ (80068b8 <HAL_DMA_Abort+0x5f0>)
 800679a:	4293      	cmp	r3, r2
 800679c:	d059      	beq.n	8006852 <HAL_DMA_Abort+0x58a>
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	4a46      	ldr	r2, [pc, #280]	@ (80068bc <HAL_DMA_Abort+0x5f4>)
 80067a4:	4293      	cmp	r3, r2
 80067a6:	d054      	beq.n	8006852 <HAL_DMA_Abort+0x58a>
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	4a44      	ldr	r2, [pc, #272]	@ (80068c0 <HAL_DMA_Abort+0x5f8>)
 80067ae:	4293      	cmp	r3, r2
 80067b0:	d04f      	beq.n	8006852 <HAL_DMA_Abort+0x58a>
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	4a43      	ldr	r2, [pc, #268]	@ (80068c4 <HAL_DMA_Abort+0x5fc>)
 80067b8:	4293      	cmp	r3, r2
 80067ba:	d04a      	beq.n	8006852 <HAL_DMA_Abort+0x58a>
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	4a41      	ldr	r2, [pc, #260]	@ (80068c8 <HAL_DMA_Abort+0x600>)
 80067c2:	4293      	cmp	r3, r2
 80067c4:	d045      	beq.n	8006852 <HAL_DMA_Abort+0x58a>
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	4a40      	ldr	r2, [pc, #256]	@ (80068cc <HAL_DMA_Abort+0x604>)
 80067cc:	4293      	cmp	r3, r2
 80067ce:	d040      	beq.n	8006852 <HAL_DMA_Abort+0x58a>
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	4a3e      	ldr	r2, [pc, #248]	@ (80068d0 <HAL_DMA_Abort+0x608>)
 80067d6:	4293      	cmp	r3, r2
 80067d8:	d03b      	beq.n	8006852 <HAL_DMA_Abort+0x58a>
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	4a3d      	ldr	r2, [pc, #244]	@ (80068d4 <HAL_DMA_Abort+0x60c>)
 80067e0:	4293      	cmp	r3, r2
 80067e2:	d036      	beq.n	8006852 <HAL_DMA_Abort+0x58a>
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	4a3b      	ldr	r2, [pc, #236]	@ (80068d8 <HAL_DMA_Abort+0x610>)
 80067ea:	4293      	cmp	r3, r2
 80067ec:	d031      	beq.n	8006852 <HAL_DMA_Abort+0x58a>
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	4a3a      	ldr	r2, [pc, #232]	@ (80068dc <HAL_DMA_Abort+0x614>)
 80067f4:	4293      	cmp	r3, r2
 80067f6:	d02c      	beq.n	8006852 <HAL_DMA_Abort+0x58a>
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	4a38      	ldr	r2, [pc, #224]	@ (80068e0 <HAL_DMA_Abort+0x618>)
 80067fe:	4293      	cmp	r3, r2
 8006800:	d027      	beq.n	8006852 <HAL_DMA_Abort+0x58a>
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	4a37      	ldr	r2, [pc, #220]	@ (80068e4 <HAL_DMA_Abort+0x61c>)
 8006808:	4293      	cmp	r3, r2
 800680a:	d022      	beq.n	8006852 <HAL_DMA_Abort+0x58a>
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	4a35      	ldr	r2, [pc, #212]	@ (80068e8 <HAL_DMA_Abort+0x620>)
 8006812:	4293      	cmp	r3, r2
 8006814:	d01d      	beq.n	8006852 <HAL_DMA_Abort+0x58a>
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	4a34      	ldr	r2, [pc, #208]	@ (80068ec <HAL_DMA_Abort+0x624>)
 800681c:	4293      	cmp	r3, r2
 800681e:	d018      	beq.n	8006852 <HAL_DMA_Abort+0x58a>
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	4a32      	ldr	r2, [pc, #200]	@ (80068f0 <HAL_DMA_Abort+0x628>)
 8006826:	4293      	cmp	r3, r2
 8006828:	d013      	beq.n	8006852 <HAL_DMA_Abort+0x58a>
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	4a31      	ldr	r2, [pc, #196]	@ (80068f4 <HAL_DMA_Abort+0x62c>)
 8006830:	4293      	cmp	r3, r2
 8006832:	d00e      	beq.n	8006852 <HAL_DMA_Abort+0x58a>
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	4a2f      	ldr	r2, [pc, #188]	@ (80068f8 <HAL_DMA_Abort+0x630>)
 800683a:	4293      	cmp	r3, r2
 800683c:	d009      	beq.n	8006852 <HAL_DMA_Abort+0x58a>
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	4a2e      	ldr	r2, [pc, #184]	@ (80068fc <HAL_DMA_Abort+0x634>)
 8006844:	4293      	cmp	r3, r2
 8006846:	d004      	beq.n	8006852 <HAL_DMA_Abort+0x58a>
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	4a2c      	ldr	r2, [pc, #176]	@ (8006900 <HAL_DMA_Abort+0x638>)
 800684e:	4293      	cmp	r3, r2
 8006850:	d101      	bne.n	8006856 <HAL_DMA_Abort+0x58e>
 8006852:	2301      	movs	r3, #1
 8006854:	e000      	b.n	8006858 <HAL_DMA_Abort+0x590>
 8006856:	2300      	movs	r3, #0
 8006858:	2b00      	cmp	r3, #0
 800685a:	d015      	beq.n	8006888 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006860:	687a      	ldr	r2, [r7, #4]
 8006862:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8006864:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800686a:	2b00      	cmp	r3, #0
 800686c:	d00c      	beq.n	8006888 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006872:	681a      	ldr	r2, [r3, #0]
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006878:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800687c:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006882:	687a      	ldr	r2, [r7, #4]
 8006884:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8006886:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	2201      	movs	r2, #1
 800688c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	2200      	movs	r2, #0
 8006894:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 8006898:	2300      	movs	r3, #0
}
 800689a:	4618      	mov	r0, r3
 800689c:	3718      	adds	r7, #24
 800689e:	46bd      	mov	sp, r7
 80068a0:	bd80      	pop	{r7, pc}
 80068a2:	bf00      	nop
 80068a4:	40020010 	.word	0x40020010
 80068a8:	40020028 	.word	0x40020028
 80068ac:	40020040 	.word	0x40020040
 80068b0:	40020058 	.word	0x40020058
 80068b4:	40020070 	.word	0x40020070
 80068b8:	40020088 	.word	0x40020088
 80068bc:	400200a0 	.word	0x400200a0
 80068c0:	400200b8 	.word	0x400200b8
 80068c4:	40020410 	.word	0x40020410
 80068c8:	40020428 	.word	0x40020428
 80068cc:	40020440 	.word	0x40020440
 80068d0:	40020458 	.word	0x40020458
 80068d4:	40020470 	.word	0x40020470
 80068d8:	40020488 	.word	0x40020488
 80068dc:	400204a0 	.word	0x400204a0
 80068e0:	400204b8 	.word	0x400204b8
 80068e4:	58025408 	.word	0x58025408
 80068e8:	5802541c 	.word	0x5802541c
 80068ec:	58025430 	.word	0x58025430
 80068f0:	58025444 	.word	0x58025444
 80068f4:	58025458 	.word	0x58025458
 80068f8:	5802546c 	.word	0x5802546c
 80068fc:	58025480 	.word	0x58025480
 8006900:	58025494 	.word	0x58025494

08006904 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8006904:	b580      	push	{r7, lr}
 8006906:	b084      	sub	sp, #16
 8006908:	af00      	add	r7, sp, #0
 800690a:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	2b00      	cmp	r3, #0
 8006910:	d101      	bne.n	8006916 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8006912:	2301      	movs	r3, #1
 8006914:	e237      	b.n	8006d86 <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800691c:	b2db      	uxtb	r3, r3
 800691e:	2b02      	cmp	r3, #2
 8006920:	d004      	beq.n	800692c <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	2280      	movs	r2, #128	@ 0x80
 8006926:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8006928:	2301      	movs	r3, #1
 800692a:	e22c      	b.n	8006d86 <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	4a5c      	ldr	r2, [pc, #368]	@ (8006aa4 <HAL_DMA_Abort_IT+0x1a0>)
 8006932:	4293      	cmp	r3, r2
 8006934:	d04a      	beq.n	80069cc <HAL_DMA_Abort_IT+0xc8>
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	4a5b      	ldr	r2, [pc, #364]	@ (8006aa8 <HAL_DMA_Abort_IT+0x1a4>)
 800693c:	4293      	cmp	r3, r2
 800693e:	d045      	beq.n	80069cc <HAL_DMA_Abort_IT+0xc8>
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	4a59      	ldr	r2, [pc, #356]	@ (8006aac <HAL_DMA_Abort_IT+0x1a8>)
 8006946:	4293      	cmp	r3, r2
 8006948:	d040      	beq.n	80069cc <HAL_DMA_Abort_IT+0xc8>
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	4a58      	ldr	r2, [pc, #352]	@ (8006ab0 <HAL_DMA_Abort_IT+0x1ac>)
 8006950:	4293      	cmp	r3, r2
 8006952:	d03b      	beq.n	80069cc <HAL_DMA_Abort_IT+0xc8>
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	4a56      	ldr	r2, [pc, #344]	@ (8006ab4 <HAL_DMA_Abort_IT+0x1b0>)
 800695a:	4293      	cmp	r3, r2
 800695c:	d036      	beq.n	80069cc <HAL_DMA_Abort_IT+0xc8>
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	4a55      	ldr	r2, [pc, #340]	@ (8006ab8 <HAL_DMA_Abort_IT+0x1b4>)
 8006964:	4293      	cmp	r3, r2
 8006966:	d031      	beq.n	80069cc <HAL_DMA_Abort_IT+0xc8>
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	4a53      	ldr	r2, [pc, #332]	@ (8006abc <HAL_DMA_Abort_IT+0x1b8>)
 800696e:	4293      	cmp	r3, r2
 8006970:	d02c      	beq.n	80069cc <HAL_DMA_Abort_IT+0xc8>
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	4a52      	ldr	r2, [pc, #328]	@ (8006ac0 <HAL_DMA_Abort_IT+0x1bc>)
 8006978:	4293      	cmp	r3, r2
 800697a:	d027      	beq.n	80069cc <HAL_DMA_Abort_IT+0xc8>
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	4a50      	ldr	r2, [pc, #320]	@ (8006ac4 <HAL_DMA_Abort_IT+0x1c0>)
 8006982:	4293      	cmp	r3, r2
 8006984:	d022      	beq.n	80069cc <HAL_DMA_Abort_IT+0xc8>
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	4a4f      	ldr	r2, [pc, #316]	@ (8006ac8 <HAL_DMA_Abort_IT+0x1c4>)
 800698c:	4293      	cmp	r3, r2
 800698e:	d01d      	beq.n	80069cc <HAL_DMA_Abort_IT+0xc8>
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	4a4d      	ldr	r2, [pc, #308]	@ (8006acc <HAL_DMA_Abort_IT+0x1c8>)
 8006996:	4293      	cmp	r3, r2
 8006998:	d018      	beq.n	80069cc <HAL_DMA_Abort_IT+0xc8>
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	4a4c      	ldr	r2, [pc, #304]	@ (8006ad0 <HAL_DMA_Abort_IT+0x1cc>)
 80069a0:	4293      	cmp	r3, r2
 80069a2:	d013      	beq.n	80069cc <HAL_DMA_Abort_IT+0xc8>
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	4a4a      	ldr	r2, [pc, #296]	@ (8006ad4 <HAL_DMA_Abort_IT+0x1d0>)
 80069aa:	4293      	cmp	r3, r2
 80069ac:	d00e      	beq.n	80069cc <HAL_DMA_Abort_IT+0xc8>
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	4a49      	ldr	r2, [pc, #292]	@ (8006ad8 <HAL_DMA_Abort_IT+0x1d4>)
 80069b4:	4293      	cmp	r3, r2
 80069b6:	d009      	beq.n	80069cc <HAL_DMA_Abort_IT+0xc8>
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	4a47      	ldr	r2, [pc, #284]	@ (8006adc <HAL_DMA_Abort_IT+0x1d8>)
 80069be:	4293      	cmp	r3, r2
 80069c0:	d004      	beq.n	80069cc <HAL_DMA_Abort_IT+0xc8>
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	4a46      	ldr	r2, [pc, #280]	@ (8006ae0 <HAL_DMA_Abort_IT+0x1dc>)
 80069c8:	4293      	cmp	r3, r2
 80069ca:	d101      	bne.n	80069d0 <HAL_DMA_Abort_IT+0xcc>
 80069cc:	2301      	movs	r3, #1
 80069ce:	e000      	b.n	80069d2 <HAL_DMA_Abort_IT+0xce>
 80069d0:	2300      	movs	r3, #0
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	f000 8086 	beq.w	8006ae4 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	2204      	movs	r2, #4
 80069dc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	4a2f      	ldr	r2, [pc, #188]	@ (8006aa4 <HAL_DMA_Abort_IT+0x1a0>)
 80069e6:	4293      	cmp	r3, r2
 80069e8:	d04a      	beq.n	8006a80 <HAL_DMA_Abort_IT+0x17c>
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	4a2e      	ldr	r2, [pc, #184]	@ (8006aa8 <HAL_DMA_Abort_IT+0x1a4>)
 80069f0:	4293      	cmp	r3, r2
 80069f2:	d045      	beq.n	8006a80 <HAL_DMA_Abort_IT+0x17c>
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	4a2c      	ldr	r2, [pc, #176]	@ (8006aac <HAL_DMA_Abort_IT+0x1a8>)
 80069fa:	4293      	cmp	r3, r2
 80069fc:	d040      	beq.n	8006a80 <HAL_DMA_Abort_IT+0x17c>
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	4a2b      	ldr	r2, [pc, #172]	@ (8006ab0 <HAL_DMA_Abort_IT+0x1ac>)
 8006a04:	4293      	cmp	r3, r2
 8006a06:	d03b      	beq.n	8006a80 <HAL_DMA_Abort_IT+0x17c>
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	4a29      	ldr	r2, [pc, #164]	@ (8006ab4 <HAL_DMA_Abort_IT+0x1b0>)
 8006a0e:	4293      	cmp	r3, r2
 8006a10:	d036      	beq.n	8006a80 <HAL_DMA_Abort_IT+0x17c>
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	4a28      	ldr	r2, [pc, #160]	@ (8006ab8 <HAL_DMA_Abort_IT+0x1b4>)
 8006a18:	4293      	cmp	r3, r2
 8006a1a:	d031      	beq.n	8006a80 <HAL_DMA_Abort_IT+0x17c>
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	4a26      	ldr	r2, [pc, #152]	@ (8006abc <HAL_DMA_Abort_IT+0x1b8>)
 8006a22:	4293      	cmp	r3, r2
 8006a24:	d02c      	beq.n	8006a80 <HAL_DMA_Abort_IT+0x17c>
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	4a25      	ldr	r2, [pc, #148]	@ (8006ac0 <HAL_DMA_Abort_IT+0x1bc>)
 8006a2c:	4293      	cmp	r3, r2
 8006a2e:	d027      	beq.n	8006a80 <HAL_DMA_Abort_IT+0x17c>
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	4a23      	ldr	r2, [pc, #140]	@ (8006ac4 <HAL_DMA_Abort_IT+0x1c0>)
 8006a36:	4293      	cmp	r3, r2
 8006a38:	d022      	beq.n	8006a80 <HAL_DMA_Abort_IT+0x17c>
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	4a22      	ldr	r2, [pc, #136]	@ (8006ac8 <HAL_DMA_Abort_IT+0x1c4>)
 8006a40:	4293      	cmp	r3, r2
 8006a42:	d01d      	beq.n	8006a80 <HAL_DMA_Abort_IT+0x17c>
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	4a20      	ldr	r2, [pc, #128]	@ (8006acc <HAL_DMA_Abort_IT+0x1c8>)
 8006a4a:	4293      	cmp	r3, r2
 8006a4c:	d018      	beq.n	8006a80 <HAL_DMA_Abort_IT+0x17c>
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	4a1f      	ldr	r2, [pc, #124]	@ (8006ad0 <HAL_DMA_Abort_IT+0x1cc>)
 8006a54:	4293      	cmp	r3, r2
 8006a56:	d013      	beq.n	8006a80 <HAL_DMA_Abort_IT+0x17c>
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	4a1d      	ldr	r2, [pc, #116]	@ (8006ad4 <HAL_DMA_Abort_IT+0x1d0>)
 8006a5e:	4293      	cmp	r3, r2
 8006a60:	d00e      	beq.n	8006a80 <HAL_DMA_Abort_IT+0x17c>
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	4a1c      	ldr	r2, [pc, #112]	@ (8006ad8 <HAL_DMA_Abort_IT+0x1d4>)
 8006a68:	4293      	cmp	r3, r2
 8006a6a:	d009      	beq.n	8006a80 <HAL_DMA_Abort_IT+0x17c>
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	4a1a      	ldr	r2, [pc, #104]	@ (8006adc <HAL_DMA_Abort_IT+0x1d8>)
 8006a72:	4293      	cmp	r3, r2
 8006a74:	d004      	beq.n	8006a80 <HAL_DMA_Abort_IT+0x17c>
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	4a19      	ldr	r2, [pc, #100]	@ (8006ae0 <HAL_DMA_Abort_IT+0x1dc>)
 8006a7c:	4293      	cmp	r3, r2
 8006a7e:	d108      	bne.n	8006a92 <HAL_DMA_Abort_IT+0x18e>
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	681a      	ldr	r2, [r3, #0]
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	f022 0201 	bic.w	r2, r2, #1
 8006a8e:	601a      	str	r2, [r3, #0]
 8006a90:	e178      	b.n	8006d84 <HAL_DMA_Abort_IT+0x480>
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	681a      	ldr	r2, [r3, #0]
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	f022 0201 	bic.w	r2, r2, #1
 8006aa0:	601a      	str	r2, [r3, #0]
 8006aa2:	e16f      	b.n	8006d84 <HAL_DMA_Abort_IT+0x480>
 8006aa4:	40020010 	.word	0x40020010
 8006aa8:	40020028 	.word	0x40020028
 8006aac:	40020040 	.word	0x40020040
 8006ab0:	40020058 	.word	0x40020058
 8006ab4:	40020070 	.word	0x40020070
 8006ab8:	40020088 	.word	0x40020088
 8006abc:	400200a0 	.word	0x400200a0
 8006ac0:	400200b8 	.word	0x400200b8
 8006ac4:	40020410 	.word	0x40020410
 8006ac8:	40020428 	.word	0x40020428
 8006acc:	40020440 	.word	0x40020440
 8006ad0:	40020458 	.word	0x40020458
 8006ad4:	40020470 	.word	0x40020470
 8006ad8:	40020488 	.word	0x40020488
 8006adc:	400204a0 	.word	0x400204a0
 8006ae0:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	681a      	ldr	r2, [r3, #0]
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	f022 020e 	bic.w	r2, r2, #14
 8006af2:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	4a6c      	ldr	r2, [pc, #432]	@ (8006cac <HAL_DMA_Abort_IT+0x3a8>)
 8006afa:	4293      	cmp	r3, r2
 8006afc:	d04a      	beq.n	8006b94 <HAL_DMA_Abort_IT+0x290>
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	4a6b      	ldr	r2, [pc, #428]	@ (8006cb0 <HAL_DMA_Abort_IT+0x3ac>)
 8006b04:	4293      	cmp	r3, r2
 8006b06:	d045      	beq.n	8006b94 <HAL_DMA_Abort_IT+0x290>
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	4a69      	ldr	r2, [pc, #420]	@ (8006cb4 <HAL_DMA_Abort_IT+0x3b0>)
 8006b0e:	4293      	cmp	r3, r2
 8006b10:	d040      	beq.n	8006b94 <HAL_DMA_Abort_IT+0x290>
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	4a68      	ldr	r2, [pc, #416]	@ (8006cb8 <HAL_DMA_Abort_IT+0x3b4>)
 8006b18:	4293      	cmp	r3, r2
 8006b1a:	d03b      	beq.n	8006b94 <HAL_DMA_Abort_IT+0x290>
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	4a66      	ldr	r2, [pc, #408]	@ (8006cbc <HAL_DMA_Abort_IT+0x3b8>)
 8006b22:	4293      	cmp	r3, r2
 8006b24:	d036      	beq.n	8006b94 <HAL_DMA_Abort_IT+0x290>
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	4a65      	ldr	r2, [pc, #404]	@ (8006cc0 <HAL_DMA_Abort_IT+0x3bc>)
 8006b2c:	4293      	cmp	r3, r2
 8006b2e:	d031      	beq.n	8006b94 <HAL_DMA_Abort_IT+0x290>
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	4a63      	ldr	r2, [pc, #396]	@ (8006cc4 <HAL_DMA_Abort_IT+0x3c0>)
 8006b36:	4293      	cmp	r3, r2
 8006b38:	d02c      	beq.n	8006b94 <HAL_DMA_Abort_IT+0x290>
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	4a62      	ldr	r2, [pc, #392]	@ (8006cc8 <HAL_DMA_Abort_IT+0x3c4>)
 8006b40:	4293      	cmp	r3, r2
 8006b42:	d027      	beq.n	8006b94 <HAL_DMA_Abort_IT+0x290>
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	4a60      	ldr	r2, [pc, #384]	@ (8006ccc <HAL_DMA_Abort_IT+0x3c8>)
 8006b4a:	4293      	cmp	r3, r2
 8006b4c:	d022      	beq.n	8006b94 <HAL_DMA_Abort_IT+0x290>
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	4a5f      	ldr	r2, [pc, #380]	@ (8006cd0 <HAL_DMA_Abort_IT+0x3cc>)
 8006b54:	4293      	cmp	r3, r2
 8006b56:	d01d      	beq.n	8006b94 <HAL_DMA_Abort_IT+0x290>
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	4a5d      	ldr	r2, [pc, #372]	@ (8006cd4 <HAL_DMA_Abort_IT+0x3d0>)
 8006b5e:	4293      	cmp	r3, r2
 8006b60:	d018      	beq.n	8006b94 <HAL_DMA_Abort_IT+0x290>
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	4a5c      	ldr	r2, [pc, #368]	@ (8006cd8 <HAL_DMA_Abort_IT+0x3d4>)
 8006b68:	4293      	cmp	r3, r2
 8006b6a:	d013      	beq.n	8006b94 <HAL_DMA_Abort_IT+0x290>
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	4a5a      	ldr	r2, [pc, #360]	@ (8006cdc <HAL_DMA_Abort_IT+0x3d8>)
 8006b72:	4293      	cmp	r3, r2
 8006b74:	d00e      	beq.n	8006b94 <HAL_DMA_Abort_IT+0x290>
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	4a59      	ldr	r2, [pc, #356]	@ (8006ce0 <HAL_DMA_Abort_IT+0x3dc>)
 8006b7c:	4293      	cmp	r3, r2
 8006b7e:	d009      	beq.n	8006b94 <HAL_DMA_Abort_IT+0x290>
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	4a57      	ldr	r2, [pc, #348]	@ (8006ce4 <HAL_DMA_Abort_IT+0x3e0>)
 8006b86:	4293      	cmp	r3, r2
 8006b88:	d004      	beq.n	8006b94 <HAL_DMA_Abort_IT+0x290>
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	4a56      	ldr	r2, [pc, #344]	@ (8006ce8 <HAL_DMA_Abort_IT+0x3e4>)
 8006b90:	4293      	cmp	r3, r2
 8006b92:	d108      	bne.n	8006ba6 <HAL_DMA_Abort_IT+0x2a2>
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	681a      	ldr	r2, [r3, #0]
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	f022 0201 	bic.w	r2, r2, #1
 8006ba2:	601a      	str	r2, [r3, #0]
 8006ba4:	e007      	b.n	8006bb6 <HAL_DMA_Abort_IT+0x2b2>
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	681a      	ldr	r2, [r3, #0]
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	f022 0201 	bic.w	r2, r2, #1
 8006bb4:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	4a3c      	ldr	r2, [pc, #240]	@ (8006cac <HAL_DMA_Abort_IT+0x3a8>)
 8006bbc:	4293      	cmp	r3, r2
 8006bbe:	d072      	beq.n	8006ca6 <HAL_DMA_Abort_IT+0x3a2>
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	4a3a      	ldr	r2, [pc, #232]	@ (8006cb0 <HAL_DMA_Abort_IT+0x3ac>)
 8006bc6:	4293      	cmp	r3, r2
 8006bc8:	d06d      	beq.n	8006ca6 <HAL_DMA_Abort_IT+0x3a2>
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	4a39      	ldr	r2, [pc, #228]	@ (8006cb4 <HAL_DMA_Abort_IT+0x3b0>)
 8006bd0:	4293      	cmp	r3, r2
 8006bd2:	d068      	beq.n	8006ca6 <HAL_DMA_Abort_IT+0x3a2>
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	4a37      	ldr	r2, [pc, #220]	@ (8006cb8 <HAL_DMA_Abort_IT+0x3b4>)
 8006bda:	4293      	cmp	r3, r2
 8006bdc:	d063      	beq.n	8006ca6 <HAL_DMA_Abort_IT+0x3a2>
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	4a36      	ldr	r2, [pc, #216]	@ (8006cbc <HAL_DMA_Abort_IT+0x3b8>)
 8006be4:	4293      	cmp	r3, r2
 8006be6:	d05e      	beq.n	8006ca6 <HAL_DMA_Abort_IT+0x3a2>
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	4a34      	ldr	r2, [pc, #208]	@ (8006cc0 <HAL_DMA_Abort_IT+0x3bc>)
 8006bee:	4293      	cmp	r3, r2
 8006bf0:	d059      	beq.n	8006ca6 <HAL_DMA_Abort_IT+0x3a2>
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	4a33      	ldr	r2, [pc, #204]	@ (8006cc4 <HAL_DMA_Abort_IT+0x3c0>)
 8006bf8:	4293      	cmp	r3, r2
 8006bfa:	d054      	beq.n	8006ca6 <HAL_DMA_Abort_IT+0x3a2>
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	4a31      	ldr	r2, [pc, #196]	@ (8006cc8 <HAL_DMA_Abort_IT+0x3c4>)
 8006c02:	4293      	cmp	r3, r2
 8006c04:	d04f      	beq.n	8006ca6 <HAL_DMA_Abort_IT+0x3a2>
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	4a30      	ldr	r2, [pc, #192]	@ (8006ccc <HAL_DMA_Abort_IT+0x3c8>)
 8006c0c:	4293      	cmp	r3, r2
 8006c0e:	d04a      	beq.n	8006ca6 <HAL_DMA_Abort_IT+0x3a2>
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	4a2e      	ldr	r2, [pc, #184]	@ (8006cd0 <HAL_DMA_Abort_IT+0x3cc>)
 8006c16:	4293      	cmp	r3, r2
 8006c18:	d045      	beq.n	8006ca6 <HAL_DMA_Abort_IT+0x3a2>
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	4a2d      	ldr	r2, [pc, #180]	@ (8006cd4 <HAL_DMA_Abort_IT+0x3d0>)
 8006c20:	4293      	cmp	r3, r2
 8006c22:	d040      	beq.n	8006ca6 <HAL_DMA_Abort_IT+0x3a2>
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	4a2b      	ldr	r2, [pc, #172]	@ (8006cd8 <HAL_DMA_Abort_IT+0x3d4>)
 8006c2a:	4293      	cmp	r3, r2
 8006c2c:	d03b      	beq.n	8006ca6 <HAL_DMA_Abort_IT+0x3a2>
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	4a2a      	ldr	r2, [pc, #168]	@ (8006cdc <HAL_DMA_Abort_IT+0x3d8>)
 8006c34:	4293      	cmp	r3, r2
 8006c36:	d036      	beq.n	8006ca6 <HAL_DMA_Abort_IT+0x3a2>
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	4a28      	ldr	r2, [pc, #160]	@ (8006ce0 <HAL_DMA_Abort_IT+0x3dc>)
 8006c3e:	4293      	cmp	r3, r2
 8006c40:	d031      	beq.n	8006ca6 <HAL_DMA_Abort_IT+0x3a2>
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	4a27      	ldr	r2, [pc, #156]	@ (8006ce4 <HAL_DMA_Abort_IT+0x3e0>)
 8006c48:	4293      	cmp	r3, r2
 8006c4a:	d02c      	beq.n	8006ca6 <HAL_DMA_Abort_IT+0x3a2>
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	4a25      	ldr	r2, [pc, #148]	@ (8006ce8 <HAL_DMA_Abort_IT+0x3e4>)
 8006c52:	4293      	cmp	r3, r2
 8006c54:	d027      	beq.n	8006ca6 <HAL_DMA_Abort_IT+0x3a2>
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	4a24      	ldr	r2, [pc, #144]	@ (8006cec <HAL_DMA_Abort_IT+0x3e8>)
 8006c5c:	4293      	cmp	r3, r2
 8006c5e:	d022      	beq.n	8006ca6 <HAL_DMA_Abort_IT+0x3a2>
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	4a22      	ldr	r2, [pc, #136]	@ (8006cf0 <HAL_DMA_Abort_IT+0x3ec>)
 8006c66:	4293      	cmp	r3, r2
 8006c68:	d01d      	beq.n	8006ca6 <HAL_DMA_Abort_IT+0x3a2>
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	4a21      	ldr	r2, [pc, #132]	@ (8006cf4 <HAL_DMA_Abort_IT+0x3f0>)
 8006c70:	4293      	cmp	r3, r2
 8006c72:	d018      	beq.n	8006ca6 <HAL_DMA_Abort_IT+0x3a2>
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	4a1f      	ldr	r2, [pc, #124]	@ (8006cf8 <HAL_DMA_Abort_IT+0x3f4>)
 8006c7a:	4293      	cmp	r3, r2
 8006c7c:	d013      	beq.n	8006ca6 <HAL_DMA_Abort_IT+0x3a2>
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	4a1e      	ldr	r2, [pc, #120]	@ (8006cfc <HAL_DMA_Abort_IT+0x3f8>)
 8006c84:	4293      	cmp	r3, r2
 8006c86:	d00e      	beq.n	8006ca6 <HAL_DMA_Abort_IT+0x3a2>
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	4a1c      	ldr	r2, [pc, #112]	@ (8006d00 <HAL_DMA_Abort_IT+0x3fc>)
 8006c8e:	4293      	cmp	r3, r2
 8006c90:	d009      	beq.n	8006ca6 <HAL_DMA_Abort_IT+0x3a2>
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	4a1b      	ldr	r2, [pc, #108]	@ (8006d04 <HAL_DMA_Abort_IT+0x400>)
 8006c98:	4293      	cmp	r3, r2
 8006c9a:	d004      	beq.n	8006ca6 <HAL_DMA_Abort_IT+0x3a2>
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	4a19      	ldr	r2, [pc, #100]	@ (8006d08 <HAL_DMA_Abort_IT+0x404>)
 8006ca2:	4293      	cmp	r3, r2
 8006ca4:	d132      	bne.n	8006d0c <HAL_DMA_Abort_IT+0x408>
 8006ca6:	2301      	movs	r3, #1
 8006ca8:	e031      	b.n	8006d0e <HAL_DMA_Abort_IT+0x40a>
 8006caa:	bf00      	nop
 8006cac:	40020010 	.word	0x40020010
 8006cb0:	40020028 	.word	0x40020028
 8006cb4:	40020040 	.word	0x40020040
 8006cb8:	40020058 	.word	0x40020058
 8006cbc:	40020070 	.word	0x40020070
 8006cc0:	40020088 	.word	0x40020088
 8006cc4:	400200a0 	.word	0x400200a0
 8006cc8:	400200b8 	.word	0x400200b8
 8006ccc:	40020410 	.word	0x40020410
 8006cd0:	40020428 	.word	0x40020428
 8006cd4:	40020440 	.word	0x40020440
 8006cd8:	40020458 	.word	0x40020458
 8006cdc:	40020470 	.word	0x40020470
 8006ce0:	40020488 	.word	0x40020488
 8006ce4:	400204a0 	.word	0x400204a0
 8006ce8:	400204b8 	.word	0x400204b8
 8006cec:	58025408 	.word	0x58025408
 8006cf0:	5802541c 	.word	0x5802541c
 8006cf4:	58025430 	.word	0x58025430
 8006cf8:	58025444 	.word	0x58025444
 8006cfc:	58025458 	.word	0x58025458
 8006d00:	5802546c 	.word	0x5802546c
 8006d04:	58025480 	.word	0x58025480
 8006d08:	58025494 	.word	0x58025494
 8006d0c:	2300      	movs	r3, #0
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	d028      	beq.n	8006d64 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006d16:	681a      	ldr	r2, [r3, #0]
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006d1c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006d20:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006d26:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006d2c:	f003 031f 	and.w	r3, r3, #31
 8006d30:	2201      	movs	r2, #1
 8006d32:	409a      	lsls	r2, r3
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006d3c:	687a      	ldr	r2, [r7, #4]
 8006d3e:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8006d40:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d00c      	beq.n	8006d64 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006d4e:	681a      	ldr	r2, [r3, #0]
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006d54:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006d58:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006d5e:	687a      	ldr	r2, [r7, #4]
 8006d60:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8006d62:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	2201      	movs	r2, #1
 8006d68:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	2200      	movs	r2, #0
 8006d70:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006d78:	2b00      	cmp	r3, #0
 8006d7a:	d003      	beq.n	8006d84 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006d80:	6878      	ldr	r0, [r7, #4]
 8006d82:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8006d84:	2300      	movs	r3, #0
}
 8006d86:	4618      	mov	r0, r3
 8006d88:	3710      	adds	r7, #16
 8006d8a:	46bd      	mov	sp, r7
 8006d8c:	bd80      	pop	{r7, pc}
 8006d8e:	bf00      	nop

08006d90 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8006d90:	b480      	push	{r7}
 8006d92:	b089      	sub	sp, #36	@ 0x24
 8006d94:	af00      	add	r7, sp, #0
 8006d96:	6078      	str	r0, [r7, #4]
 8006d98:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8006d9a:	2300      	movs	r3, #0
 8006d9c:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8006d9e:	4b89      	ldr	r3, [pc, #548]	@ (8006fc4 <HAL_GPIO_Init+0x234>)
 8006da0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8006da2:	e194      	b.n	80070ce <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8006da4:	683b      	ldr	r3, [r7, #0]
 8006da6:	681a      	ldr	r2, [r3, #0]
 8006da8:	2101      	movs	r1, #1
 8006daa:	69fb      	ldr	r3, [r7, #28]
 8006dac:	fa01 f303 	lsl.w	r3, r1, r3
 8006db0:	4013      	ands	r3, r2
 8006db2:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8006db4:	693b      	ldr	r3, [r7, #16]
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	f000 8186 	beq.w	80070c8 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8006dbc:	683b      	ldr	r3, [r7, #0]
 8006dbe:	685b      	ldr	r3, [r3, #4]
 8006dc0:	f003 0303 	and.w	r3, r3, #3
 8006dc4:	2b01      	cmp	r3, #1
 8006dc6:	d005      	beq.n	8006dd4 <HAL_GPIO_Init+0x44>
 8006dc8:	683b      	ldr	r3, [r7, #0]
 8006dca:	685b      	ldr	r3, [r3, #4]
 8006dcc:	f003 0303 	and.w	r3, r3, #3
 8006dd0:	2b02      	cmp	r3, #2
 8006dd2:	d130      	bne.n	8006e36 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	689b      	ldr	r3, [r3, #8]
 8006dd8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8006dda:	69fb      	ldr	r3, [r7, #28]
 8006ddc:	005b      	lsls	r3, r3, #1
 8006dde:	2203      	movs	r2, #3
 8006de0:	fa02 f303 	lsl.w	r3, r2, r3
 8006de4:	43db      	mvns	r3, r3
 8006de6:	69ba      	ldr	r2, [r7, #24]
 8006de8:	4013      	ands	r3, r2
 8006dea:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006dec:	683b      	ldr	r3, [r7, #0]
 8006dee:	68da      	ldr	r2, [r3, #12]
 8006df0:	69fb      	ldr	r3, [r7, #28]
 8006df2:	005b      	lsls	r3, r3, #1
 8006df4:	fa02 f303 	lsl.w	r3, r2, r3
 8006df8:	69ba      	ldr	r2, [r7, #24]
 8006dfa:	4313      	orrs	r3, r2
 8006dfc:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	69ba      	ldr	r2, [r7, #24]
 8006e02:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	685b      	ldr	r3, [r3, #4]
 8006e08:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8006e0a:	2201      	movs	r2, #1
 8006e0c:	69fb      	ldr	r3, [r7, #28]
 8006e0e:	fa02 f303 	lsl.w	r3, r2, r3
 8006e12:	43db      	mvns	r3, r3
 8006e14:	69ba      	ldr	r2, [r7, #24]
 8006e16:	4013      	ands	r3, r2
 8006e18:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006e1a:	683b      	ldr	r3, [r7, #0]
 8006e1c:	685b      	ldr	r3, [r3, #4]
 8006e1e:	091b      	lsrs	r3, r3, #4
 8006e20:	f003 0201 	and.w	r2, r3, #1
 8006e24:	69fb      	ldr	r3, [r7, #28]
 8006e26:	fa02 f303 	lsl.w	r3, r2, r3
 8006e2a:	69ba      	ldr	r2, [r7, #24]
 8006e2c:	4313      	orrs	r3, r2
 8006e2e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	69ba      	ldr	r2, [r7, #24]
 8006e34:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006e36:	683b      	ldr	r3, [r7, #0]
 8006e38:	685b      	ldr	r3, [r3, #4]
 8006e3a:	f003 0303 	and.w	r3, r3, #3
 8006e3e:	2b03      	cmp	r3, #3
 8006e40:	d017      	beq.n	8006e72 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	68db      	ldr	r3, [r3, #12]
 8006e46:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8006e48:	69fb      	ldr	r3, [r7, #28]
 8006e4a:	005b      	lsls	r3, r3, #1
 8006e4c:	2203      	movs	r2, #3
 8006e4e:	fa02 f303 	lsl.w	r3, r2, r3
 8006e52:	43db      	mvns	r3, r3
 8006e54:	69ba      	ldr	r2, [r7, #24]
 8006e56:	4013      	ands	r3, r2
 8006e58:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006e5a:	683b      	ldr	r3, [r7, #0]
 8006e5c:	689a      	ldr	r2, [r3, #8]
 8006e5e:	69fb      	ldr	r3, [r7, #28]
 8006e60:	005b      	lsls	r3, r3, #1
 8006e62:	fa02 f303 	lsl.w	r3, r2, r3
 8006e66:	69ba      	ldr	r2, [r7, #24]
 8006e68:	4313      	orrs	r3, r2
 8006e6a:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	69ba      	ldr	r2, [r7, #24]
 8006e70:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006e72:	683b      	ldr	r3, [r7, #0]
 8006e74:	685b      	ldr	r3, [r3, #4]
 8006e76:	f003 0303 	and.w	r3, r3, #3
 8006e7a:	2b02      	cmp	r3, #2
 8006e7c:	d123      	bne.n	8006ec6 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006e7e:	69fb      	ldr	r3, [r7, #28]
 8006e80:	08da      	lsrs	r2, r3, #3
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	3208      	adds	r2, #8
 8006e86:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006e8a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8006e8c:	69fb      	ldr	r3, [r7, #28]
 8006e8e:	f003 0307 	and.w	r3, r3, #7
 8006e92:	009b      	lsls	r3, r3, #2
 8006e94:	220f      	movs	r2, #15
 8006e96:	fa02 f303 	lsl.w	r3, r2, r3
 8006e9a:	43db      	mvns	r3, r3
 8006e9c:	69ba      	ldr	r2, [r7, #24]
 8006e9e:	4013      	ands	r3, r2
 8006ea0:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8006ea2:	683b      	ldr	r3, [r7, #0]
 8006ea4:	691a      	ldr	r2, [r3, #16]
 8006ea6:	69fb      	ldr	r3, [r7, #28]
 8006ea8:	f003 0307 	and.w	r3, r3, #7
 8006eac:	009b      	lsls	r3, r3, #2
 8006eae:	fa02 f303 	lsl.w	r3, r2, r3
 8006eb2:	69ba      	ldr	r2, [r7, #24]
 8006eb4:	4313      	orrs	r3, r2
 8006eb6:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8006eb8:	69fb      	ldr	r3, [r7, #28]
 8006eba:	08da      	lsrs	r2, r3, #3
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	3208      	adds	r2, #8
 8006ec0:	69b9      	ldr	r1, [r7, #24]
 8006ec2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8006ecc:	69fb      	ldr	r3, [r7, #28]
 8006ece:	005b      	lsls	r3, r3, #1
 8006ed0:	2203      	movs	r2, #3
 8006ed2:	fa02 f303 	lsl.w	r3, r2, r3
 8006ed6:	43db      	mvns	r3, r3
 8006ed8:	69ba      	ldr	r2, [r7, #24]
 8006eda:	4013      	ands	r3, r2
 8006edc:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006ede:	683b      	ldr	r3, [r7, #0]
 8006ee0:	685b      	ldr	r3, [r3, #4]
 8006ee2:	f003 0203 	and.w	r2, r3, #3
 8006ee6:	69fb      	ldr	r3, [r7, #28]
 8006ee8:	005b      	lsls	r3, r3, #1
 8006eea:	fa02 f303 	lsl.w	r3, r2, r3
 8006eee:	69ba      	ldr	r2, [r7, #24]
 8006ef0:	4313      	orrs	r3, r2
 8006ef2:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	69ba      	ldr	r2, [r7, #24]
 8006ef8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8006efa:	683b      	ldr	r3, [r7, #0]
 8006efc:	685b      	ldr	r3, [r3, #4]
 8006efe:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	f000 80e0 	beq.w	80070c8 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006f08:	4b2f      	ldr	r3, [pc, #188]	@ (8006fc8 <HAL_GPIO_Init+0x238>)
 8006f0a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006f0e:	4a2e      	ldr	r2, [pc, #184]	@ (8006fc8 <HAL_GPIO_Init+0x238>)
 8006f10:	f043 0302 	orr.w	r3, r3, #2
 8006f14:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8006f18:	4b2b      	ldr	r3, [pc, #172]	@ (8006fc8 <HAL_GPIO_Init+0x238>)
 8006f1a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006f1e:	f003 0302 	and.w	r3, r3, #2
 8006f22:	60fb      	str	r3, [r7, #12]
 8006f24:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8006f26:	4a29      	ldr	r2, [pc, #164]	@ (8006fcc <HAL_GPIO_Init+0x23c>)
 8006f28:	69fb      	ldr	r3, [r7, #28]
 8006f2a:	089b      	lsrs	r3, r3, #2
 8006f2c:	3302      	adds	r3, #2
 8006f2e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006f32:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8006f34:	69fb      	ldr	r3, [r7, #28]
 8006f36:	f003 0303 	and.w	r3, r3, #3
 8006f3a:	009b      	lsls	r3, r3, #2
 8006f3c:	220f      	movs	r2, #15
 8006f3e:	fa02 f303 	lsl.w	r3, r2, r3
 8006f42:	43db      	mvns	r3, r3
 8006f44:	69ba      	ldr	r2, [r7, #24]
 8006f46:	4013      	ands	r3, r2
 8006f48:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	4a20      	ldr	r2, [pc, #128]	@ (8006fd0 <HAL_GPIO_Init+0x240>)
 8006f4e:	4293      	cmp	r3, r2
 8006f50:	d052      	beq.n	8006ff8 <HAL_GPIO_Init+0x268>
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	4a1f      	ldr	r2, [pc, #124]	@ (8006fd4 <HAL_GPIO_Init+0x244>)
 8006f56:	4293      	cmp	r3, r2
 8006f58:	d031      	beq.n	8006fbe <HAL_GPIO_Init+0x22e>
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	4a1e      	ldr	r2, [pc, #120]	@ (8006fd8 <HAL_GPIO_Init+0x248>)
 8006f5e:	4293      	cmp	r3, r2
 8006f60:	d02b      	beq.n	8006fba <HAL_GPIO_Init+0x22a>
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	4a1d      	ldr	r2, [pc, #116]	@ (8006fdc <HAL_GPIO_Init+0x24c>)
 8006f66:	4293      	cmp	r3, r2
 8006f68:	d025      	beq.n	8006fb6 <HAL_GPIO_Init+0x226>
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	4a1c      	ldr	r2, [pc, #112]	@ (8006fe0 <HAL_GPIO_Init+0x250>)
 8006f6e:	4293      	cmp	r3, r2
 8006f70:	d01f      	beq.n	8006fb2 <HAL_GPIO_Init+0x222>
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	4a1b      	ldr	r2, [pc, #108]	@ (8006fe4 <HAL_GPIO_Init+0x254>)
 8006f76:	4293      	cmp	r3, r2
 8006f78:	d019      	beq.n	8006fae <HAL_GPIO_Init+0x21e>
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	4a1a      	ldr	r2, [pc, #104]	@ (8006fe8 <HAL_GPIO_Init+0x258>)
 8006f7e:	4293      	cmp	r3, r2
 8006f80:	d013      	beq.n	8006faa <HAL_GPIO_Init+0x21a>
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	4a19      	ldr	r2, [pc, #100]	@ (8006fec <HAL_GPIO_Init+0x25c>)
 8006f86:	4293      	cmp	r3, r2
 8006f88:	d00d      	beq.n	8006fa6 <HAL_GPIO_Init+0x216>
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	4a18      	ldr	r2, [pc, #96]	@ (8006ff0 <HAL_GPIO_Init+0x260>)
 8006f8e:	4293      	cmp	r3, r2
 8006f90:	d007      	beq.n	8006fa2 <HAL_GPIO_Init+0x212>
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	4a17      	ldr	r2, [pc, #92]	@ (8006ff4 <HAL_GPIO_Init+0x264>)
 8006f96:	4293      	cmp	r3, r2
 8006f98:	d101      	bne.n	8006f9e <HAL_GPIO_Init+0x20e>
 8006f9a:	2309      	movs	r3, #9
 8006f9c:	e02d      	b.n	8006ffa <HAL_GPIO_Init+0x26a>
 8006f9e:	230a      	movs	r3, #10
 8006fa0:	e02b      	b.n	8006ffa <HAL_GPIO_Init+0x26a>
 8006fa2:	2308      	movs	r3, #8
 8006fa4:	e029      	b.n	8006ffa <HAL_GPIO_Init+0x26a>
 8006fa6:	2307      	movs	r3, #7
 8006fa8:	e027      	b.n	8006ffa <HAL_GPIO_Init+0x26a>
 8006faa:	2306      	movs	r3, #6
 8006fac:	e025      	b.n	8006ffa <HAL_GPIO_Init+0x26a>
 8006fae:	2305      	movs	r3, #5
 8006fb0:	e023      	b.n	8006ffa <HAL_GPIO_Init+0x26a>
 8006fb2:	2304      	movs	r3, #4
 8006fb4:	e021      	b.n	8006ffa <HAL_GPIO_Init+0x26a>
 8006fb6:	2303      	movs	r3, #3
 8006fb8:	e01f      	b.n	8006ffa <HAL_GPIO_Init+0x26a>
 8006fba:	2302      	movs	r3, #2
 8006fbc:	e01d      	b.n	8006ffa <HAL_GPIO_Init+0x26a>
 8006fbe:	2301      	movs	r3, #1
 8006fc0:	e01b      	b.n	8006ffa <HAL_GPIO_Init+0x26a>
 8006fc2:	bf00      	nop
 8006fc4:	58000080 	.word	0x58000080
 8006fc8:	58024400 	.word	0x58024400
 8006fcc:	58000400 	.word	0x58000400
 8006fd0:	58020000 	.word	0x58020000
 8006fd4:	58020400 	.word	0x58020400
 8006fd8:	58020800 	.word	0x58020800
 8006fdc:	58020c00 	.word	0x58020c00
 8006fe0:	58021000 	.word	0x58021000
 8006fe4:	58021400 	.word	0x58021400
 8006fe8:	58021800 	.word	0x58021800
 8006fec:	58021c00 	.word	0x58021c00
 8006ff0:	58022000 	.word	0x58022000
 8006ff4:	58022400 	.word	0x58022400
 8006ff8:	2300      	movs	r3, #0
 8006ffa:	69fa      	ldr	r2, [r7, #28]
 8006ffc:	f002 0203 	and.w	r2, r2, #3
 8007000:	0092      	lsls	r2, r2, #2
 8007002:	4093      	lsls	r3, r2
 8007004:	69ba      	ldr	r2, [r7, #24]
 8007006:	4313      	orrs	r3, r2
 8007008:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800700a:	4938      	ldr	r1, [pc, #224]	@ (80070ec <HAL_GPIO_Init+0x35c>)
 800700c:	69fb      	ldr	r3, [r7, #28]
 800700e:	089b      	lsrs	r3, r3, #2
 8007010:	3302      	adds	r3, #2
 8007012:	69ba      	ldr	r2, [r7, #24]
 8007014:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8007018:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8007020:	693b      	ldr	r3, [r7, #16]
 8007022:	43db      	mvns	r3, r3
 8007024:	69ba      	ldr	r2, [r7, #24]
 8007026:	4013      	ands	r3, r2
 8007028:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800702a:	683b      	ldr	r3, [r7, #0]
 800702c:	685b      	ldr	r3, [r3, #4]
 800702e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007032:	2b00      	cmp	r3, #0
 8007034:	d003      	beq.n	800703e <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8007036:	69ba      	ldr	r2, [r7, #24]
 8007038:	693b      	ldr	r3, [r7, #16]
 800703a:	4313      	orrs	r3, r2
 800703c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800703e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007042:	69bb      	ldr	r3, [r7, #24]
 8007044:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8007046:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800704a:	685b      	ldr	r3, [r3, #4]
 800704c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800704e:	693b      	ldr	r3, [r7, #16]
 8007050:	43db      	mvns	r3, r3
 8007052:	69ba      	ldr	r2, [r7, #24]
 8007054:	4013      	ands	r3, r2
 8007056:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8007058:	683b      	ldr	r3, [r7, #0]
 800705a:	685b      	ldr	r3, [r3, #4]
 800705c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007060:	2b00      	cmp	r3, #0
 8007062:	d003      	beq.n	800706c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8007064:	69ba      	ldr	r2, [r7, #24]
 8007066:	693b      	ldr	r3, [r7, #16]
 8007068:	4313      	orrs	r3, r2
 800706a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 800706c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007070:	69bb      	ldr	r3, [r7, #24]
 8007072:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8007074:	697b      	ldr	r3, [r7, #20]
 8007076:	685b      	ldr	r3, [r3, #4]
 8007078:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800707a:	693b      	ldr	r3, [r7, #16]
 800707c:	43db      	mvns	r3, r3
 800707e:	69ba      	ldr	r2, [r7, #24]
 8007080:	4013      	ands	r3, r2
 8007082:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8007084:	683b      	ldr	r3, [r7, #0]
 8007086:	685b      	ldr	r3, [r3, #4]
 8007088:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800708c:	2b00      	cmp	r3, #0
 800708e:	d003      	beq.n	8007098 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8007090:	69ba      	ldr	r2, [r7, #24]
 8007092:	693b      	ldr	r3, [r7, #16]
 8007094:	4313      	orrs	r3, r2
 8007096:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8007098:	697b      	ldr	r3, [r7, #20]
 800709a:	69ba      	ldr	r2, [r7, #24]
 800709c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800709e:	697b      	ldr	r3, [r7, #20]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80070a4:	693b      	ldr	r3, [r7, #16]
 80070a6:	43db      	mvns	r3, r3
 80070a8:	69ba      	ldr	r2, [r7, #24]
 80070aa:	4013      	ands	r3, r2
 80070ac:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80070ae:	683b      	ldr	r3, [r7, #0]
 80070b0:	685b      	ldr	r3, [r3, #4]
 80070b2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80070b6:	2b00      	cmp	r3, #0
 80070b8:	d003      	beq.n	80070c2 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 80070ba:	69ba      	ldr	r2, [r7, #24]
 80070bc:	693b      	ldr	r3, [r7, #16]
 80070be:	4313      	orrs	r3, r2
 80070c0:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80070c2:	697b      	ldr	r3, [r7, #20]
 80070c4:	69ba      	ldr	r2, [r7, #24]
 80070c6:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80070c8:	69fb      	ldr	r3, [r7, #28]
 80070ca:	3301      	adds	r3, #1
 80070cc:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80070ce:	683b      	ldr	r3, [r7, #0]
 80070d0:	681a      	ldr	r2, [r3, #0]
 80070d2:	69fb      	ldr	r3, [r7, #28]
 80070d4:	fa22 f303 	lsr.w	r3, r2, r3
 80070d8:	2b00      	cmp	r3, #0
 80070da:	f47f ae63 	bne.w	8006da4 <HAL_GPIO_Init+0x14>
  }
}
 80070de:	bf00      	nop
 80070e0:	bf00      	nop
 80070e2:	3724      	adds	r7, #36	@ 0x24
 80070e4:	46bd      	mov	sp, r7
 80070e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ea:	4770      	bx	lr
 80070ec:	58000400 	.word	0x58000400

080070f0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80070f0:	b580      	push	{r7, lr}
 80070f2:	b082      	sub	sp, #8
 80070f4:	af00      	add	r7, sp, #0
 80070f6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d101      	bne.n	8007102 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80070fe:	2301      	movs	r3, #1
 8007100:	e08b      	b.n	800721a <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007108:	b2db      	uxtb	r3, r3
 800710a:	2b00      	cmp	r3, #0
 800710c:	d106      	bne.n	800711c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	2200      	movs	r2, #0
 8007112:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8007116:	6878      	ldr	r0, [r7, #4]
 8007118:	f7fc fcde 	bl	8003ad8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	2224      	movs	r2, #36	@ 0x24
 8007120:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	681a      	ldr	r2, [r3, #0]
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	f022 0201 	bic.w	r2, r2, #1
 8007132:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	685a      	ldr	r2, [r3, #4]
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8007140:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	689a      	ldr	r2, [r3, #8]
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007150:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	68db      	ldr	r3, [r3, #12]
 8007156:	2b01      	cmp	r3, #1
 8007158:	d107      	bne.n	800716a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	689a      	ldr	r2, [r3, #8]
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007166:	609a      	str	r2, [r3, #8]
 8007168:	e006      	b.n	8007178 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	689a      	ldr	r2, [r3, #8]
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8007176:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	68db      	ldr	r3, [r3, #12]
 800717c:	2b02      	cmp	r3, #2
 800717e:	d108      	bne.n	8007192 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	685a      	ldr	r2, [r3, #4]
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800718e:	605a      	str	r2, [r3, #4]
 8007190:	e007      	b.n	80071a2 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	685a      	ldr	r2, [r3, #4]
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80071a0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	6859      	ldr	r1, [r3, #4]
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	681a      	ldr	r2, [r3, #0]
 80071ac:	4b1d      	ldr	r3, [pc, #116]	@ (8007224 <HAL_I2C_Init+0x134>)
 80071ae:	430b      	orrs	r3, r1
 80071b0:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	68da      	ldr	r2, [r3, #12]
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80071c0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	691a      	ldr	r2, [r3, #16]
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	695b      	ldr	r3, [r3, #20]
 80071ca:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	699b      	ldr	r3, [r3, #24]
 80071d2:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	430a      	orrs	r2, r1
 80071da:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	69d9      	ldr	r1, [r3, #28]
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	6a1a      	ldr	r2, [r3, #32]
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	430a      	orrs	r2, r1
 80071ea:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	681a      	ldr	r2, [r3, #0]
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	f042 0201 	orr.w	r2, r2, #1
 80071fa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	2200      	movs	r2, #0
 8007200:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	2220      	movs	r2, #32
 8007206:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	2200      	movs	r2, #0
 800720e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	2200      	movs	r2, #0
 8007214:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8007218:	2300      	movs	r3, #0
}
 800721a:	4618      	mov	r0, r3
 800721c:	3708      	adds	r7, #8
 800721e:	46bd      	mov	sp, r7
 8007220:	bd80      	pop	{r7, pc}
 8007222:	bf00      	nop
 8007224:	02008000 	.word	0x02008000

08007228 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8007228:	b580      	push	{r7, lr}
 800722a:	b088      	sub	sp, #32
 800722c:	af02      	add	r7, sp, #8
 800722e:	60f8      	str	r0, [r7, #12]
 8007230:	607a      	str	r2, [r7, #4]
 8007232:	461a      	mov	r2, r3
 8007234:	460b      	mov	r3, r1
 8007236:	817b      	strh	r3, [r7, #10]
 8007238:	4613      	mov	r3, r2
 800723a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007242:	b2db      	uxtb	r3, r3
 8007244:	2b20      	cmp	r3, #32
 8007246:	f040 80fd 	bne.w	8007444 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800724a:	68fb      	ldr	r3, [r7, #12]
 800724c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007250:	2b01      	cmp	r3, #1
 8007252:	d101      	bne.n	8007258 <HAL_I2C_Master_Transmit+0x30>
 8007254:	2302      	movs	r3, #2
 8007256:	e0f6      	b.n	8007446 <HAL_I2C_Master_Transmit+0x21e>
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	2201      	movs	r2, #1
 800725c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8007260:	f7fd f928 	bl	80044b4 <HAL_GetTick>
 8007264:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8007266:	693b      	ldr	r3, [r7, #16]
 8007268:	9300      	str	r3, [sp, #0]
 800726a:	2319      	movs	r3, #25
 800726c:	2201      	movs	r2, #1
 800726e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8007272:	68f8      	ldr	r0, [r7, #12]
 8007274:	f000 fb10 	bl	8007898 <I2C_WaitOnFlagUntilTimeout>
 8007278:	4603      	mov	r3, r0
 800727a:	2b00      	cmp	r3, #0
 800727c:	d001      	beq.n	8007282 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 800727e:	2301      	movs	r3, #1
 8007280:	e0e1      	b.n	8007446 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	2221      	movs	r2, #33	@ 0x21
 8007286:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	2210      	movs	r2, #16
 800728e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	2200      	movs	r2, #0
 8007296:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	687a      	ldr	r2, [r7, #4]
 800729c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	893a      	ldrh	r2, [r7, #8]
 80072a2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	2200      	movs	r2, #0
 80072a8:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80072aa:	68fb      	ldr	r3, [r7, #12]
 80072ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80072ae:	b29b      	uxth	r3, r3
 80072b0:	2bff      	cmp	r3, #255	@ 0xff
 80072b2:	d906      	bls.n	80072c2 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80072b4:	68fb      	ldr	r3, [r7, #12]
 80072b6:	22ff      	movs	r2, #255	@ 0xff
 80072b8:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 80072ba:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80072be:	617b      	str	r3, [r7, #20]
 80072c0:	e007      	b.n	80072d2 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80072c6:	b29a      	uxth	r2, r3
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 80072cc:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80072d0:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 80072d2:	68fb      	ldr	r3, [r7, #12]
 80072d4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80072d6:	2b00      	cmp	r3, #0
 80072d8:	d024      	beq.n	8007324 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80072da:	68fb      	ldr	r3, [r7, #12]
 80072dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80072de:	781a      	ldrb	r2, [r3, #0]
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80072ea:	1c5a      	adds	r2, r3, #1
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80072f4:	b29b      	uxth	r3, r3
 80072f6:	3b01      	subs	r3, #1
 80072f8:	b29a      	uxth	r2, r3
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80072fe:	68fb      	ldr	r3, [r7, #12]
 8007300:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007302:	3b01      	subs	r3, #1
 8007304:	b29a      	uxth	r2, r3
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 800730a:	68fb      	ldr	r3, [r7, #12]
 800730c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800730e:	b2db      	uxtb	r3, r3
 8007310:	3301      	adds	r3, #1
 8007312:	b2da      	uxtb	r2, r3
 8007314:	8979      	ldrh	r1, [r7, #10]
 8007316:	4b4e      	ldr	r3, [pc, #312]	@ (8007450 <HAL_I2C_Master_Transmit+0x228>)
 8007318:	9300      	str	r3, [sp, #0]
 800731a:	697b      	ldr	r3, [r7, #20]
 800731c:	68f8      	ldr	r0, [r7, #12]
 800731e:	f000 fd0b 	bl	8007d38 <I2C_TransferConfig>
 8007322:	e066      	b.n	80073f2 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8007324:	68fb      	ldr	r3, [r7, #12]
 8007326:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007328:	b2da      	uxtb	r2, r3
 800732a:	8979      	ldrh	r1, [r7, #10]
 800732c:	4b48      	ldr	r3, [pc, #288]	@ (8007450 <HAL_I2C_Master_Transmit+0x228>)
 800732e:	9300      	str	r3, [sp, #0]
 8007330:	697b      	ldr	r3, [r7, #20]
 8007332:	68f8      	ldr	r0, [r7, #12]
 8007334:	f000 fd00 	bl	8007d38 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8007338:	e05b      	b.n	80073f2 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800733a:	693a      	ldr	r2, [r7, #16]
 800733c:	6a39      	ldr	r1, [r7, #32]
 800733e:	68f8      	ldr	r0, [r7, #12]
 8007340:	f000 fb03 	bl	800794a <I2C_WaitOnTXISFlagUntilTimeout>
 8007344:	4603      	mov	r3, r0
 8007346:	2b00      	cmp	r3, #0
 8007348:	d001      	beq.n	800734e <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 800734a:	2301      	movs	r3, #1
 800734c:	e07b      	b.n	8007446 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007352:	781a      	ldrb	r2, [r3, #0]
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800735a:	68fb      	ldr	r3, [r7, #12]
 800735c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800735e:	1c5a      	adds	r2, r3, #1
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007368:	b29b      	uxth	r3, r3
 800736a:	3b01      	subs	r3, #1
 800736c:	b29a      	uxth	r2, r3
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007376:	3b01      	subs	r3, #1
 8007378:	b29a      	uxth	r2, r3
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800737e:	68fb      	ldr	r3, [r7, #12]
 8007380:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007382:	b29b      	uxth	r3, r3
 8007384:	2b00      	cmp	r3, #0
 8007386:	d034      	beq.n	80073f2 <HAL_I2C_Master_Transmit+0x1ca>
 8007388:	68fb      	ldr	r3, [r7, #12]
 800738a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800738c:	2b00      	cmp	r3, #0
 800738e:	d130      	bne.n	80073f2 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8007390:	693b      	ldr	r3, [r7, #16]
 8007392:	9300      	str	r3, [sp, #0]
 8007394:	6a3b      	ldr	r3, [r7, #32]
 8007396:	2200      	movs	r2, #0
 8007398:	2180      	movs	r1, #128	@ 0x80
 800739a:	68f8      	ldr	r0, [r7, #12]
 800739c:	f000 fa7c 	bl	8007898 <I2C_WaitOnFlagUntilTimeout>
 80073a0:	4603      	mov	r3, r0
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	d001      	beq.n	80073aa <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 80073a6:	2301      	movs	r3, #1
 80073a8:	e04d      	b.n	8007446 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80073ae:	b29b      	uxth	r3, r3
 80073b0:	2bff      	cmp	r3, #255	@ 0xff
 80073b2:	d90e      	bls.n	80073d2 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80073b4:	68fb      	ldr	r3, [r7, #12]
 80073b6:	22ff      	movs	r2, #255	@ 0xff
 80073b8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80073be:	b2da      	uxtb	r2, r3
 80073c0:	8979      	ldrh	r1, [r7, #10]
 80073c2:	2300      	movs	r3, #0
 80073c4:	9300      	str	r3, [sp, #0]
 80073c6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80073ca:	68f8      	ldr	r0, [r7, #12]
 80073cc:	f000 fcb4 	bl	8007d38 <I2C_TransferConfig>
 80073d0:	e00f      	b.n	80073f2 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80073d6:	b29a      	uxth	r2, r3
 80073d8:	68fb      	ldr	r3, [r7, #12]
 80073da:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80073e0:	b2da      	uxtb	r2, r3
 80073e2:	8979      	ldrh	r1, [r7, #10]
 80073e4:	2300      	movs	r3, #0
 80073e6:	9300      	str	r3, [sp, #0]
 80073e8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80073ec:	68f8      	ldr	r0, [r7, #12]
 80073ee:	f000 fca3 	bl	8007d38 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80073f2:	68fb      	ldr	r3, [r7, #12]
 80073f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80073f6:	b29b      	uxth	r3, r3
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	d19e      	bne.n	800733a <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80073fc:	693a      	ldr	r2, [r7, #16]
 80073fe:	6a39      	ldr	r1, [r7, #32]
 8007400:	68f8      	ldr	r0, [r7, #12]
 8007402:	f000 fae9 	bl	80079d8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8007406:	4603      	mov	r3, r0
 8007408:	2b00      	cmp	r3, #0
 800740a:	d001      	beq.n	8007410 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 800740c:	2301      	movs	r3, #1
 800740e:	e01a      	b.n	8007446 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	2220      	movs	r2, #32
 8007416:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	6859      	ldr	r1, [r3, #4]
 800741e:	68fb      	ldr	r3, [r7, #12]
 8007420:	681a      	ldr	r2, [r3, #0]
 8007422:	4b0c      	ldr	r3, [pc, #48]	@ (8007454 <HAL_I2C_Master_Transmit+0x22c>)
 8007424:	400b      	ands	r3, r1
 8007426:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	2220      	movs	r2, #32
 800742c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	2200      	movs	r2, #0
 8007434:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	2200      	movs	r2, #0
 800743c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8007440:	2300      	movs	r3, #0
 8007442:	e000      	b.n	8007446 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8007444:	2302      	movs	r3, #2
  }
}
 8007446:	4618      	mov	r0, r3
 8007448:	3718      	adds	r7, #24
 800744a:	46bd      	mov	sp, r7
 800744c:	bd80      	pop	{r7, pc}
 800744e:	bf00      	nop
 8007450:	80002000 	.word	0x80002000
 8007454:	fe00e800 	.word	0xfe00e800

08007458 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8007458:	b580      	push	{r7, lr}
 800745a:	b088      	sub	sp, #32
 800745c:	af02      	add	r7, sp, #8
 800745e:	60f8      	str	r0, [r7, #12]
 8007460:	607a      	str	r2, [r7, #4]
 8007462:	461a      	mov	r2, r3
 8007464:	460b      	mov	r3, r1
 8007466:	817b      	strh	r3, [r7, #10]
 8007468:	4613      	mov	r3, r2
 800746a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007472:	b2db      	uxtb	r3, r3
 8007474:	2b20      	cmp	r3, #32
 8007476:	f040 80db 	bne.w	8007630 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007480:	2b01      	cmp	r3, #1
 8007482:	d101      	bne.n	8007488 <HAL_I2C_Master_Receive+0x30>
 8007484:	2302      	movs	r3, #2
 8007486:	e0d4      	b.n	8007632 <HAL_I2C_Master_Receive+0x1da>
 8007488:	68fb      	ldr	r3, [r7, #12]
 800748a:	2201      	movs	r2, #1
 800748c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8007490:	f7fd f810 	bl	80044b4 <HAL_GetTick>
 8007494:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8007496:	697b      	ldr	r3, [r7, #20]
 8007498:	9300      	str	r3, [sp, #0]
 800749a:	2319      	movs	r3, #25
 800749c:	2201      	movs	r2, #1
 800749e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80074a2:	68f8      	ldr	r0, [r7, #12]
 80074a4:	f000 f9f8 	bl	8007898 <I2C_WaitOnFlagUntilTimeout>
 80074a8:	4603      	mov	r3, r0
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	d001      	beq.n	80074b2 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 80074ae:	2301      	movs	r3, #1
 80074b0:	e0bf      	b.n	8007632 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80074b2:	68fb      	ldr	r3, [r7, #12]
 80074b4:	2222      	movs	r2, #34	@ 0x22
 80074b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80074ba:	68fb      	ldr	r3, [r7, #12]
 80074bc:	2210      	movs	r2, #16
 80074be:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	2200      	movs	r2, #0
 80074c6:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	687a      	ldr	r2, [r7, #4]
 80074cc:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	893a      	ldrh	r2, [r7, #8]
 80074d2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	2200      	movs	r2, #0
 80074d8:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80074de:	b29b      	uxth	r3, r3
 80074e0:	2bff      	cmp	r3, #255	@ 0xff
 80074e2:	d90e      	bls.n	8007502 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	22ff      	movs	r2, #255	@ 0xff
 80074e8:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80074ea:	68fb      	ldr	r3, [r7, #12]
 80074ec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80074ee:	b2da      	uxtb	r2, r3
 80074f0:	8979      	ldrh	r1, [r7, #10]
 80074f2:	4b52      	ldr	r3, [pc, #328]	@ (800763c <HAL_I2C_Master_Receive+0x1e4>)
 80074f4:	9300      	str	r3, [sp, #0]
 80074f6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80074fa:	68f8      	ldr	r0, [r7, #12]
 80074fc:	f000 fc1c 	bl	8007d38 <I2C_TransferConfig>
 8007500:	e06d      	b.n	80075de <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007506:	b29a      	uxth	r2, r3
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007510:	b2da      	uxtb	r2, r3
 8007512:	8979      	ldrh	r1, [r7, #10]
 8007514:	4b49      	ldr	r3, [pc, #292]	@ (800763c <HAL_I2C_Master_Receive+0x1e4>)
 8007516:	9300      	str	r3, [sp, #0]
 8007518:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800751c:	68f8      	ldr	r0, [r7, #12]
 800751e:	f000 fc0b 	bl	8007d38 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8007522:	e05c      	b.n	80075de <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007524:	697a      	ldr	r2, [r7, #20]
 8007526:	6a39      	ldr	r1, [r7, #32]
 8007528:	68f8      	ldr	r0, [r7, #12]
 800752a:	f000 fa99 	bl	8007a60 <I2C_WaitOnRXNEFlagUntilTimeout>
 800752e:	4603      	mov	r3, r0
 8007530:	2b00      	cmp	r3, #0
 8007532:	d001      	beq.n	8007538 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8007534:	2301      	movs	r3, #1
 8007536:	e07c      	b.n	8007632 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800753e:	68fb      	ldr	r3, [r7, #12]
 8007540:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007542:	b2d2      	uxtb	r2, r2
 8007544:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007546:	68fb      	ldr	r3, [r7, #12]
 8007548:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800754a:	1c5a      	adds	r2, r3, #1
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007554:	3b01      	subs	r3, #1
 8007556:	b29a      	uxth	r2, r3
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007560:	b29b      	uxth	r3, r3
 8007562:	3b01      	subs	r3, #1
 8007564:	b29a      	uxth	r2, r3
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800756e:	b29b      	uxth	r3, r3
 8007570:	2b00      	cmp	r3, #0
 8007572:	d034      	beq.n	80075de <HAL_I2C_Master_Receive+0x186>
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007578:	2b00      	cmp	r3, #0
 800757a:	d130      	bne.n	80075de <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800757c:	697b      	ldr	r3, [r7, #20]
 800757e:	9300      	str	r3, [sp, #0]
 8007580:	6a3b      	ldr	r3, [r7, #32]
 8007582:	2200      	movs	r2, #0
 8007584:	2180      	movs	r1, #128	@ 0x80
 8007586:	68f8      	ldr	r0, [r7, #12]
 8007588:	f000 f986 	bl	8007898 <I2C_WaitOnFlagUntilTimeout>
 800758c:	4603      	mov	r3, r0
 800758e:	2b00      	cmp	r3, #0
 8007590:	d001      	beq.n	8007596 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8007592:	2301      	movs	r3, #1
 8007594:	e04d      	b.n	8007632 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800759a:	b29b      	uxth	r3, r3
 800759c:	2bff      	cmp	r3, #255	@ 0xff
 800759e:	d90e      	bls.n	80075be <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	22ff      	movs	r2, #255	@ 0xff
 80075a4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80075a6:	68fb      	ldr	r3, [r7, #12]
 80075a8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80075aa:	b2da      	uxtb	r2, r3
 80075ac:	8979      	ldrh	r1, [r7, #10]
 80075ae:	2300      	movs	r3, #0
 80075b0:	9300      	str	r3, [sp, #0]
 80075b2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80075b6:	68f8      	ldr	r0, [r7, #12]
 80075b8:	f000 fbbe 	bl	8007d38 <I2C_TransferConfig>
 80075bc:	e00f      	b.n	80075de <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80075c2:	b29a      	uxth	r2, r3
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80075cc:	b2da      	uxtb	r2, r3
 80075ce:	8979      	ldrh	r1, [r7, #10]
 80075d0:	2300      	movs	r3, #0
 80075d2:	9300      	str	r3, [sp, #0]
 80075d4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80075d8:	68f8      	ldr	r0, [r7, #12]
 80075da:	f000 fbad 	bl	8007d38 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80075de:	68fb      	ldr	r3, [r7, #12]
 80075e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80075e2:	b29b      	uxth	r3, r3
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	d19d      	bne.n	8007524 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80075e8:	697a      	ldr	r2, [r7, #20]
 80075ea:	6a39      	ldr	r1, [r7, #32]
 80075ec:	68f8      	ldr	r0, [r7, #12]
 80075ee:	f000 f9f3 	bl	80079d8 <I2C_WaitOnSTOPFlagUntilTimeout>
 80075f2:	4603      	mov	r3, r0
 80075f4:	2b00      	cmp	r3, #0
 80075f6:	d001      	beq.n	80075fc <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 80075f8:	2301      	movs	r3, #1
 80075fa:	e01a      	b.n	8007632 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80075fc:	68fb      	ldr	r3, [r7, #12]
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	2220      	movs	r2, #32
 8007602:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	6859      	ldr	r1, [r3, #4]
 800760a:	68fb      	ldr	r3, [r7, #12]
 800760c:	681a      	ldr	r2, [r3, #0]
 800760e:	4b0c      	ldr	r3, [pc, #48]	@ (8007640 <HAL_I2C_Master_Receive+0x1e8>)
 8007610:	400b      	ands	r3, r1
 8007612:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	2220      	movs	r2, #32
 8007618:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800761c:	68fb      	ldr	r3, [r7, #12]
 800761e:	2200      	movs	r2, #0
 8007620:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	2200      	movs	r2, #0
 8007628:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800762c:	2300      	movs	r3, #0
 800762e:	e000      	b.n	8007632 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8007630:	2302      	movs	r3, #2
  }
}
 8007632:	4618      	mov	r0, r3
 8007634:	3718      	adds	r7, #24
 8007636:	46bd      	mov	sp, r7
 8007638:	bd80      	pop	{r7, pc}
 800763a:	bf00      	nop
 800763c:	80002400 	.word	0x80002400
 8007640:	fe00e800 	.word	0xfe00e800

08007644 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 8007644:	b580      	push	{r7, lr}
 8007646:	b08a      	sub	sp, #40	@ 0x28
 8007648:	af02      	add	r7, sp, #8
 800764a:	60f8      	str	r0, [r7, #12]
 800764c:	607a      	str	r2, [r7, #4]
 800764e:	603b      	str	r3, [r7, #0]
 8007650:	460b      	mov	r3, r1
 8007652:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 8007654:	2300      	movs	r3, #0
 8007656:	617b      	str	r3, [r7, #20]

  HAL_StatusTypeDef status = HAL_OK;
 8007658:	2300      	movs	r3, #0
 800765a:	77fb      	strb	r3, [r7, #31]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007662:	b2db      	uxtb	r3, r3
 8007664:	2b20      	cmp	r3, #32
 8007666:	f040 80e9 	bne.w	800783c <HAL_I2C_IsDeviceReady+0x1f8>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	699b      	ldr	r3, [r3, #24]
 8007670:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007674:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007678:	d101      	bne.n	800767e <HAL_I2C_IsDeviceReady+0x3a>
    {
      return HAL_BUSY;
 800767a:	2302      	movs	r3, #2
 800767c:	e0df      	b.n	800783e <HAL_I2C_IsDeviceReady+0x1fa>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007684:	2b01      	cmp	r3, #1
 8007686:	d101      	bne.n	800768c <HAL_I2C_IsDeviceReady+0x48>
 8007688:	2302      	movs	r3, #2
 800768a:	e0d8      	b.n	800783e <HAL_I2C_IsDeviceReady+0x1fa>
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	2201      	movs	r2, #1
 8007690:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007694:	68fb      	ldr	r3, [r7, #12]
 8007696:	2224      	movs	r2, #36	@ 0x24
 8007698:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	2200      	movs	r2, #0
 80076a0:	645a      	str	r2, [r3, #68]	@ 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	68db      	ldr	r3, [r3, #12]
 80076a6:	2b01      	cmp	r3, #1
 80076a8:	d105      	bne.n	80076b6 <HAL_I2C_IsDeviceReady+0x72>
 80076aa:	897b      	ldrh	r3, [r7, #10]
 80076ac:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80076b0:	4b65      	ldr	r3, [pc, #404]	@ (8007848 <HAL_I2C_IsDeviceReady+0x204>)
 80076b2:	4313      	orrs	r3, r2
 80076b4:	e004      	b.n	80076c0 <HAL_I2C_IsDeviceReady+0x7c>
 80076b6:	897b      	ldrh	r3, [r7, #10]
 80076b8:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80076bc:	4b63      	ldr	r3, [pc, #396]	@ (800784c <HAL_I2C_IsDeviceReady+0x208>)
 80076be:	4313      	orrs	r3, r2
 80076c0:	68fa      	ldr	r2, [r7, #12]
 80076c2:	6812      	ldr	r2, [r2, #0]
 80076c4:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 80076c6:	f7fc fef5 	bl	80044b4 <HAL_GetTick>
 80076ca:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	699b      	ldr	r3, [r3, #24]
 80076d2:	f003 0320 	and.w	r3, r3, #32
 80076d6:	2b20      	cmp	r3, #32
 80076d8:	bf0c      	ite	eq
 80076da:	2301      	moveq	r3, #1
 80076dc:	2300      	movne	r3, #0
 80076de:	b2db      	uxtb	r3, r3
 80076e0:	77bb      	strb	r3, [r7, #30]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	699b      	ldr	r3, [r3, #24]
 80076e8:	f003 0310 	and.w	r3, r3, #16
 80076ec:	2b10      	cmp	r3, #16
 80076ee:	bf0c      	ite	eq
 80076f0:	2301      	moveq	r3, #1
 80076f2:	2300      	movne	r3, #0
 80076f4:	b2db      	uxtb	r3, r3
 80076f6:	777b      	strb	r3, [r7, #29]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 80076f8:	e034      	b.n	8007764 <HAL_I2C_IsDeviceReady+0x120>
      {
        if (Timeout != HAL_MAX_DELAY)
 80076fa:	683b      	ldr	r3, [r7, #0]
 80076fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007700:	d01a      	beq.n	8007738 <HAL_I2C_IsDeviceReady+0xf4>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8007702:	f7fc fed7 	bl	80044b4 <HAL_GetTick>
 8007706:	4602      	mov	r2, r0
 8007708:	69bb      	ldr	r3, [r7, #24]
 800770a:	1ad3      	subs	r3, r2, r3
 800770c:	683a      	ldr	r2, [r7, #0]
 800770e:	429a      	cmp	r2, r3
 8007710:	d302      	bcc.n	8007718 <HAL_I2C_IsDeviceReady+0xd4>
 8007712:	683b      	ldr	r3, [r7, #0]
 8007714:	2b00      	cmp	r3, #0
 8007716:	d10f      	bne.n	8007738 <HAL_I2C_IsDeviceReady+0xf4>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	2220      	movs	r2, #32
 800771c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007724:	f043 0220 	orr.w	r2, r3, #32
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	2200      	movs	r2, #0
 8007730:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

            return HAL_ERROR;
 8007734:	2301      	movs	r3, #1
 8007736:	e082      	b.n	800783e <HAL_I2C_IsDeviceReady+0x1fa>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8007738:	68fb      	ldr	r3, [r7, #12]
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	699b      	ldr	r3, [r3, #24]
 800773e:	f003 0320 	and.w	r3, r3, #32
 8007742:	2b20      	cmp	r3, #32
 8007744:	bf0c      	ite	eq
 8007746:	2301      	moveq	r3, #1
 8007748:	2300      	movne	r3, #0
 800774a:	b2db      	uxtb	r3, r3
 800774c:	77bb      	strb	r3, [r7, #30]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	699b      	ldr	r3, [r3, #24]
 8007754:	f003 0310 	and.w	r3, r3, #16
 8007758:	2b10      	cmp	r3, #16
 800775a:	bf0c      	ite	eq
 800775c:	2301      	moveq	r3, #1
 800775e:	2300      	movne	r3, #0
 8007760:	b2db      	uxtb	r3, r3
 8007762:	777b      	strb	r3, [r7, #29]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8007764:	7fbb      	ldrb	r3, [r7, #30]
 8007766:	2b00      	cmp	r3, #0
 8007768:	d102      	bne.n	8007770 <HAL_I2C_IsDeviceReady+0x12c>
 800776a:	7f7b      	ldrb	r3, [r7, #29]
 800776c:	2b00      	cmp	r3, #0
 800776e:	d0c4      	beq.n	80076fa <HAL_I2C_IsDeviceReady+0xb6>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	699b      	ldr	r3, [r3, #24]
 8007776:	f003 0310 	and.w	r3, r3, #16
 800777a:	2b10      	cmp	r3, #16
 800777c:	d027      	beq.n	80077ce <HAL_I2C_IsDeviceReady+0x18a>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 800777e:	69bb      	ldr	r3, [r7, #24]
 8007780:	9300      	str	r3, [sp, #0]
 8007782:	683b      	ldr	r3, [r7, #0]
 8007784:	2200      	movs	r2, #0
 8007786:	2120      	movs	r1, #32
 8007788:	68f8      	ldr	r0, [r7, #12]
 800778a:	f000 f885 	bl	8007898 <I2C_WaitOnFlagUntilTimeout>
 800778e:	4603      	mov	r3, r0
 8007790:	2b00      	cmp	r3, #0
 8007792:	d00e      	beq.n	80077b2 <HAL_I2C_IsDeviceReady+0x16e>
        {
          /* A non acknowledge appear during STOP Flag waiting process, a new trial must be performed */
          if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007798:	2b04      	cmp	r3, #4
 800779a:	d107      	bne.n	80077ac <HAL_I2C_IsDeviceReady+0x168>
          {
            /* Clear STOP Flag */
            __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	2220      	movs	r2, #32
 80077a2:	61da      	str	r2, [r3, #28]

            /* Reset the error code for next trial */
            hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	2200      	movs	r2, #0
 80077a8:	645a      	str	r2, [r3, #68]	@ 0x44
 80077aa:	e026      	b.n	80077fa <HAL_I2C_IsDeviceReady+0x1b6>
          }
          else
          {
            status = HAL_ERROR;
 80077ac:	2301      	movs	r3, #1
 80077ae:	77fb      	strb	r3, [r7, #31]
 80077b0:	e023      	b.n	80077fa <HAL_I2C_IsDeviceReady+0x1b6>
        else
        {
          /* A acknowledge appear during STOP Flag waiting process, this mean that device respond to its address */

          /* Clear STOP Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	2220      	movs	r2, #32
 80077b8:	61da      	str	r2, [r3, #28]

          /* Device is ready */
          hi2c->State = HAL_I2C_STATE_READY;
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	2220      	movs	r2, #32
 80077be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80077c2:	68fb      	ldr	r3, [r7, #12]
 80077c4:	2200      	movs	r2, #0
 80077c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_OK;
 80077ca:	2300      	movs	r3, #0
 80077cc:	e037      	b.n	800783e <HAL_I2C_IsDeviceReady+0x1fa>
      {
        /* A non acknowledge is detected, this mean that device not respond to its address,
           a new trial must be performed */

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	2210      	movs	r2, #16
 80077d4:	61da      	str	r2, [r3, #28]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 80077d6:	69bb      	ldr	r3, [r7, #24]
 80077d8:	9300      	str	r3, [sp, #0]
 80077da:	683b      	ldr	r3, [r7, #0]
 80077dc:	2200      	movs	r2, #0
 80077de:	2120      	movs	r1, #32
 80077e0:	68f8      	ldr	r0, [r7, #12]
 80077e2:	f000 f859 	bl	8007898 <I2C_WaitOnFlagUntilTimeout>
 80077e6:	4603      	mov	r3, r0
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	d002      	beq.n	80077f2 <HAL_I2C_IsDeviceReady+0x1ae>
        {
          status = HAL_ERROR;
 80077ec:	2301      	movs	r3, #1
 80077ee:	77fb      	strb	r3, [r7, #31]
 80077f0:	e003      	b.n	80077fa <HAL_I2C_IsDeviceReady+0x1b6>
        }
        else
        {
          /* Clear STOP Flag, auto generated with autoend*/
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	2220      	movs	r2, #32
 80077f8:	61da      	str	r2, [r3, #28]
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 80077fa:	697b      	ldr	r3, [r7, #20]
 80077fc:	3301      	adds	r3, #1
 80077fe:	617b      	str	r3, [r7, #20]

      if ((I2C_Trials < Trials) && (status == HAL_ERROR))
 8007800:	697b      	ldr	r3, [r7, #20]
 8007802:	687a      	ldr	r2, [r7, #4]
 8007804:	429a      	cmp	r2, r3
 8007806:	d904      	bls.n	8007812 <HAL_I2C_IsDeviceReady+0x1ce>
 8007808:	7ffb      	ldrb	r3, [r7, #31]
 800780a:	2b01      	cmp	r3, #1
 800780c:	d101      	bne.n	8007812 <HAL_I2C_IsDeviceReady+0x1ce>
      {
        status = HAL_OK;
 800780e:	2300      	movs	r3, #0
 8007810:	77fb      	strb	r3, [r7, #31]
      }

    } while (I2C_Trials < Trials);
 8007812:	697b      	ldr	r3, [r7, #20]
 8007814:	687a      	ldr	r2, [r7, #4]
 8007816:	429a      	cmp	r2, r3
 8007818:	f63f af43 	bhi.w	80076a2 <HAL_I2C_IsDeviceReady+0x5e>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 800781c:	68fb      	ldr	r3, [r7, #12]
 800781e:	2220      	movs	r2, #32
 8007820:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007824:	68fb      	ldr	r3, [r7, #12]
 8007826:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007828:	f043 0220 	orr.w	r2, r3, #32
 800782c:	68fb      	ldr	r3, [r7, #12]
 800782e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	2200      	movs	r2, #0
 8007834:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_ERROR;
 8007838:	2301      	movs	r3, #1
 800783a:	e000      	b.n	800783e <HAL_I2C_IsDeviceReady+0x1fa>
  }
  else
  {
    return HAL_BUSY;
 800783c:	2302      	movs	r3, #2
  }
}
 800783e:	4618      	mov	r0, r3
 8007840:	3720      	adds	r7, #32
 8007842:	46bd      	mov	sp, r7
 8007844:	bd80      	pop	{r7, pc}
 8007846:	bf00      	nop
 8007848:	02002000 	.word	0x02002000
 800784c:	02002800 	.word	0x02002800

08007850 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8007850:	b480      	push	{r7}
 8007852:	b083      	sub	sp, #12
 8007854:	af00      	add	r7, sp, #0
 8007856:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	699b      	ldr	r3, [r3, #24]
 800785e:	f003 0302 	and.w	r3, r3, #2
 8007862:	2b02      	cmp	r3, #2
 8007864:	d103      	bne.n	800786e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	2200      	movs	r2, #0
 800786c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	699b      	ldr	r3, [r3, #24]
 8007874:	f003 0301 	and.w	r3, r3, #1
 8007878:	2b01      	cmp	r3, #1
 800787a:	d007      	beq.n	800788c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	699a      	ldr	r2, [r3, #24]
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	f042 0201 	orr.w	r2, r2, #1
 800788a:	619a      	str	r2, [r3, #24]
  }
}
 800788c:	bf00      	nop
 800788e:	370c      	adds	r7, #12
 8007890:	46bd      	mov	sp, r7
 8007892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007896:	4770      	bx	lr

08007898 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8007898:	b580      	push	{r7, lr}
 800789a:	b084      	sub	sp, #16
 800789c:	af00      	add	r7, sp, #0
 800789e:	60f8      	str	r0, [r7, #12]
 80078a0:	60b9      	str	r1, [r7, #8]
 80078a2:	603b      	str	r3, [r7, #0]
 80078a4:	4613      	mov	r3, r2
 80078a6:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80078a8:	e03b      	b.n	8007922 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80078aa:	69ba      	ldr	r2, [r7, #24]
 80078ac:	6839      	ldr	r1, [r7, #0]
 80078ae:	68f8      	ldr	r0, [r7, #12]
 80078b0:	f000 f962 	bl	8007b78 <I2C_IsErrorOccurred>
 80078b4:	4603      	mov	r3, r0
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	d001      	beq.n	80078be <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80078ba:	2301      	movs	r3, #1
 80078bc:	e041      	b.n	8007942 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80078be:	683b      	ldr	r3, [r7, #0]
 80078c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80078c4:	d02d      	beq.n	8007922 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80078c6:	f7fc fdf5 	bl	80044b4 <HAL_GetTick>
 80078ca:	4602      	mov	r2, r0
 80078cc:	69bb      	ldr	r3, [r7, #24]
 80078ce:	1ad3      	subs	r3, r2, r3
 80078d0:	683a      	ldr	r2, [r7, #0]
 80078d2:	429a      	cmp	r2, r3
 80078d4:	d302      	bcc.n	80078dc <I2C_WaitOnFlagUntilTimeout+0x44>
 80078d6:	683b      	ldr	r3, [r7, #0]
 80078d8:	2b00      	cmp	r3, #0
 80078da:	d122      	bne.n	8007922 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	699a      	ldr	r2, [r3, #24]
 80078e2:	68bb      	ldr	r3, [r7, #8]
 80078e4:	4013      	ands	r3, r2
 80078e6:	68ba      	ldr	r2, [r7, #8]
 80078e8:	429a      	cmp	r2, r3
 80078ea:	bf0c      	ite	eq
 80078ec:	2301      	moveq	r3, #1
 80078ee:	2300      	movne	r3, #0
 80078f0:	b2db      	uxtb	r3, r3
 80078f2:	461a      	mov	r2, r3
 80078f4:	79fb      	ldrb	r3, [r7, #7]
 80078f6:	429a      	cmp	r2, r3
 80078f8:	d113      	bne.n	8007922 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80078fa:	68fb      	ldr	r3, [r7, #12]
 80078fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80078fe:	f043 0220 	orr.w	r2, r3, #32
 8007902:	68fb      	ldr	r3, [r7, #12]
 8007904:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	2220      	movs	r2, #32
 800790a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	2200      	movs	r2, #0
 8007912:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	2200      	movs	r2, #0
 800791a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800791e:	2301      	movs	r3, #1
 8007920:	e00f      	b.n	8007942 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007922:	68fb      	ldr	r3, [r7, #12]
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	699a      	ldr	r2, [r3, #24]
 8007928:	68bb      	ldr	r3, [r7, #8]
 800792a:	4013      	ands	r3, r2
 800792c:	68ba      	ldr	r2, [r7, #8]
 800792e:	429a      	cmp	r2, r3
 8007930:	bf0c      	ite	eq
 8007932:	2301      	moveq	r3, #1
 8007934:	2300      	movne	r3, #0
 8007936:	b2db      	uxtb	r3, r3
 8007938:	461a      	mov	r2, r3
 800793a:	79fb      	ldrb	r3, [r7, #7]
 800793c:	429a      	cmp	r2, r3
 800793e:	d0b4      	beq.n	80078aa <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007940:	2300      	movs	r3, #0
}
 8007942:	4618      	mov	r0, r3
 8007944:	3710      	adds	r7, #16
 8007946:	46bd      	mov	sp, r7
 8007948:	bd80      	pop	{r7, pc}

0800794a <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800794a:	b580      	push	{r7, lr}
 800794c:	b084      	sub	sp, #16
 800794e:	af00      	add	r7, sp, #0
 8007950:	60f8      	str	r0, [r7, #12]
 8007952:	60b9      	str	r1, [r7, #8]
 8007954:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8007956:	e033      	b.n	80079c0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8007958:	687a      	ldr	r2, [r7, #4]
 800795a:	68b9      	ldr	r1, [r7, #8]
 800795c:	68f8      	ldr	r0, [r7, #12]
 800795e:	f000 f90b 	bl	8007b78 <I2C_IsErrorOccurred>
 8007962:	4603      	mov	r3, r0
 8007964:	2b00      	cmp	r3, #0
 8007966:	d001      	beq.n	800796c <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8007968:	2301      	movs	r3, #1
 800796a:	e031      	b.n	80079d0 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800796c:	68bb      	ldr	r3, [r7, #8]
 800796e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007972:	d025      	beq.n	80079c0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007974:	f7fc fd9e 	bl	80044b4 <HAL_GetTick>
 8007978:	4602      	mov	r2, r0
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	1ad3      	subs	r3, r2, r3
 800797e:	68ba      	ldr	r2, [r7, #8]
 8007980:	429a      	cmp	r2, r3
 8007982:	d302      	bcc.n	800798a <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8007984:	68bb      	ldr	r3, [r7, #8]
 8007986:	2b00      	cmp	r3, #0
 8007988:	d11a      	bne.n	80079c0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800798a:	68fb      	ldr	r3, [r7, #12]
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	699b      	ldr	r3, [r3, #24]
 8007990:	f003 0302 	and.w	r3, r3, #2
 8007994:	2b02      	cmp	r3, #2
 8007996:	d013      	beq.n	80079c0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800799c:	f043 0220 	orr.w	r2, r3, #32
 80079a0:	68fb      	ldr	r3, [r7, #12]
 80079a2:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80079a4:	68fb      	ldr	r3, [r7, #12]
 80079a6:	2220      	movs	r2, #32
 80079a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	2200      	movs	r2, #0
 80079b0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80079b4:	68fb      	ldr	r3, [r7, #12]
 80079b6:	2200      	movs	r2, #0
 80079b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80079bc:	2301      	movs	r3, #1
 80079be:	e007      	b.n	80079d0 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	699b      	ldr	r3, [r3, #24]
 80079c6:	f003 0302 	and.w	r3, r3, #2
 80079ca:	2b02      	cmp	r3, #2
 80079cc:	d1c4      	bne.n	8007958 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80079ce:	2300      	movs	r3, #0
}
 80079d0:	4618      	mov	r0, r3
 80079d2:	3710      	adds	r7, #16
 80079d4:	46bd      	mov	sp, r7
 80079d6:	bd80      	pop	{r7, pc}

080079d8 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80079d8:	b580      	push	{r7, lr}
 80079da:	b084      	sub	sp, #16
 80079dc:	af00      	add	r7, sp, #0
 80079de:	60f8      	str	r0, [r7, #12]
 80079e0:	60b9      	str	r1, [r7, #8]
 80079e2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80079e4:	e02f      	b.n	8007a46 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80079e6:	687a      	ldr	r2, [r7, #4]
 80079e8:	68b9      	ldr	r1, [r7, #8]
 80079ea:	68f8      	ldr	r0, [r7, #12]
 80079ec:	f000 f8c4 	bl	8007b78 <I2C_IsErrorOccurred>
 80079f0:	4603      	mov	r3, r0
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	d001      	beq.n	80079fa <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80079f6:	2301      	movs	r3, #1
 80079f8:	e02d      	b.n	8007a56 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80079fa:	f7fc fd5b 	bl	80044b4 <HAL_GetTick>
 80079fe:	4602      	mov	r2, r0
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	1ad3      	subs	r3, r2, r3
 8007a04:	68ba      	ldr	r2, [r7, #8]
 8007a06:	429a      	cmp	r2, r3
 8007a08:	d302      	bcc.n	8007a10 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8007a0a:	68bb      	ldr	r3, [r7, #8]
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	d11a      	bne.n	8007a46 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8007a10:	68fb      	ldr	r3, [r7, #12]
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	699b      	ldr	r3, [r3, #24]
 8007a16:	f003 0320 	and.w	r3, r3, #32
 8007a1a:	2b20      	cmp	r3, #32
 8007a1c:	d013      	beq.n	8007a46 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007a1e:	68fb      	ldr	r3, [r7, #12]
 8007a20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007a22:	f043 0220 	orr.w	r2, r3, #32
 8007a26:	68fb      	ldr	r3, [r7, #12]
 8007a28:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8007a2a:	68fb      	ldr	r3, [r7, #12]
 8007a2c:	2220      	movs	r2, #32
 8007a2e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007a32:	68fb      	ldr	r3, [r7, #12]
 8007a34:	2200      	movs	r2, #0
 8007a36:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007a3a:	68fb      	ldr	r3, [r7, #12]
 8007a3c:	2200      	movs	r2, #0
 8007a3e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8007a42:	2301      	movs	r3, #1
 8007a44:	e007      	b.n	8007a56 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007a46:	68fb      	ldr	r3, [r7, #12]
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	699b      	ldr	r3, [r3, #24]
 8007a4c:	f003 0320 	and.w	r3, r3, #32
 8007a50:	2b20      	cmp	r3, #32
 8007a52:	d1c8      	bne.n	80079e6 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007a54:	2300      	movs	r3, #0
}
 8007a56:	4618      	mov	r0, r3
 8007a58:	3710      	adds	r7, #16
 8007a5a:	46bd      	mov	sp, r7
 8007a5c:	bd80      	pop	{r7, pc}
	...

08007a60 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8007a60:	b580      	push	{r7, lr}
 8007a62:	b086      	sub	sp, #24
 8007a64:	af00      	add	r7, sp, #0
 8007a66:	60f8      	str	r0, [r7, #12]
 8007a68:	60b9      	str	r1, [r7, #8]
 8007a6a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007a6c:	2300      	movs	r3, #0
 8007a6e:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8007a70:	e071      	b.n	8007b56 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8007a72:	687a      	ldr	r2, [r7, #4]
 8007a74:	68b9      	ldr	r1, [r7, #8]
 8007a76:	68f8      	ldr	r0, [r7, #12]
 8007a78:	f000 f87e 	bl	8007b78 <I2C_IsErrorOccurred>
 8007a7c:	4603      	mov	r3, r0
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	d001      	beq.n	8007a86 <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 8007a82:	2301      	movs	r3, #1
 8007a84:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	699b      	ldr	r3, [r3, #24]
 8007a8c:	f003 0320 	and.w	r3, r3, #32
 8007a90:	2b20      	cmp	r3, #32
 8007a92:	d13b      	bne.n	8007b0c <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 8007a94:	7dfb      	ldrb	r3, [r7, #23]
 8007a96:	2b00      	cmp	r3, #0
 8007a98:	d138      	bne.n	8007b0c <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8007a9a:	68fb      	ldr	r3, [r7, #12]
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	699b      	ldr	r3, [r3, #24]
 8007aa0:	f003 0304 	and.w	r3, r3, #4
 8007aa4:	2b04      	cmp	r3, #4
 8007aa6:	d105      	bne.n	8007ab4 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007aac:	2b00      	cmp	r3, #0
 8007aae:	d001      	beq.n	8007ab4 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8007ab0:	2300      	movs	r3, #0
 8007ab2:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007ab4:	68fb      	ldr	r3, [r7, #12]
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	699b      	ldr	r3, [r3, #24]
 8007aba:	f003 0310 	and.w	r3, r3, #16
 8007abe:	2b10      	cmp	r3, #16
 8007ac0:	d121      	bne.n	8007b06 <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	2210      	movs	r2, #16
 8007ac8:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	2204      	movs	r2, #4
 8007ace:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	2220      	movs	r2, #32
 8007ad6:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8007ad8:	68fb      	ldr	r3, [r7, #12]
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	6859      	ldr	r1, [r3, #4]
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	681a      	ldr	r2, [r3, #0]
 8007ae2:	4b24      	ldr	r3, [pc, #144]	@ (8007b74 <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 8007ae4:	400b      	ands	r3, r1
 8007ae6:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8007ae8:	68fb      	ldr	r3, [r7, #12]
 8007aea:	2220      	movs	r2, #32
 8007aec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	2200      	movs	r2, #0
 8007af4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	2200      	movs	r2, #0
 8007afc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8007b00:	2301      	movs	r3, #1
 8007b02:	75fb      	strb	r3, [r7, #23]
 8007b04:	e002      	b.n	8007b0c <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	2200      	movs	r2, #0
 8007b0a:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 8007b0c:	f7fc fcd2 	bl	80044b4 <HAL_GetTick>
 8007b10:	4602      	mov	r2, r0
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	1ad3      	subs	r3, r2, r3
 8007b16:	68ba      	ldr	r2, [r7, #8]
 8007b18:	429a      	cmp	r2, r3
 8007b1a:	d302      	bcc.n	8007b22 <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 8007b1c:	68bb      	ldr	r3, [r7, #8]
 8007b1e:	2b00      	cmp	r3, #0
 8007b20:	d119      	bne.n	8007b56 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 8007b22:	7dfb      	ldrb	r3, [r7, #23]
 8007b24:	2b00      	cmp	r3, #0
 8007b26:	d116      	bne.n	8007b56 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8007b28:	68fb      	ldr	r3, [r7, #12]
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	699b      	ldr	r3, [r3, #24]
 8007b2e:	f003 0304 	and.w	r3, r3, #4
 8007b32:	2b04      	cmp	r3, #4
 8007b34:	d00f      	beq.n	8007b56 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007b36:	68fb      	ldr	r3, [r7, #12]
 8007b38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007b3a:	f043 0220 	orr.w	r2, r3, #32
 8007b3e:	68fb      	ldr	r3, [r7, #12]
 8007b40:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8007b42:	68fb      	ldr	r3, [r7, #12]
 8007b44:	2220      	movs	r2, #32
 8007b46:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	2200      	movs	r2, #0
 8007b4e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8007b52:	2301      	movs	r3, #1
 8007b54:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8007b56:	68fb      	ldr	r3, [r7, #12]
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	699b      	ldr	r3, [r3, #24]
 8007b5c:	f003 0304 	and.w	r3, r3, #4
 8007b60:	2b04      	cmp	r3, #4
 8007b62:	d002      	beq.n	8007b6a <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 8007b64:	7dfb      	ldrb	r3, [r7, #23]
 8007b66:	2b00      	cmp	r3, #0
 8007b68:	d083      	beq.n	8007a72 <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 8007b6a:	7dfb      	ldrb	r3, [r7, #23]
}
 8007b6c:	4618      	mov	r0, r3
 8007b6e:	3718      	adds	r7, #24
 8007b70:	46bd      	mov	sp, r7
 8007b72:	bd80      	pop	{r7, pc}
 8007b74:	fe00e800 	.word	0xfe00e800

08007b78 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007b78:	b580      	push	{r7, lr}
 8007b7a:	b08a      	sub	sp, #40	@ 0x28
 8007b7c:	af00      	add	r7, sp, #0
 8007b7e:	60f8      	str	r0, [r7, #12]
 8007b80:	60b9      	str	r1, [r7, #8]
 8007b82:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007b84:	2300      	movs	r3, #0
 8007b86:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8007b8a:	68fb      	ldr	r3, [r7, #12]
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	699b      	ldr	r3, [r3, #24]
 8007b90:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8007b92:	2300      	movs	r3, #0
 8007b94:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8007b9a:	69bb      	ldr	r3, [r7, #24]
 8007b9c:	f003 0310 	and.w	r3, r3, #16
 8007ba0:	2b00      	cmp	r3, #0
 8007ba2:	d068      	beq.n	8007c76 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007ba4:	68fb      	ldr	r3, [r7, #12]
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	2210      	movs	r2, #16
 8007baa:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8007bac:	e049      	b.n	8007c42 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8007bae:	68bb      	ldr	r3, [r7, #8]
 8007bb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007bb4:	d045      	beq.n	8007c42 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8007bb6:	f7fc fc7d 	bl	80044b4 <HAL_GetTick>
 8007bba:	4602      	mov	r2, r0
 8007bbc:	69fb      	ldr	r3, [r7, #28]
 8007bbe:	1ad3      	subs	r3, r2, r3
 8007bc0:	68ba      	ldr	r2, [r7, #8]
 8007bc2:	429a      	cmp	r2, r3
 8007bc4:	d302      	bcc.n	8007bcc <I2C_IsErrorOccurred+0x54>
 8007bc6:	68bb      	ldr	r3, [r7, #8]
 8007bc8:	2b00      	cmp	r3, #0
 8007bca:	d13a      	bne.n	8007c42 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	685b      	ldr	r3, [r3, #4]
 8007bd2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007bd6:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8007bd8:	68fb      	ldr	r3, [r7, #12]
 8007bda:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007bde:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8007be0:	68fb      	ldr	r3, [r7, #12]
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	699b      	ldr	r3, [r3, #24]
 8007be6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007bea:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007bee:	d121      	bne.n	8007c34 <I2C_IsErrorOccurred+0xbc>
 8007bf0:	697b      	ldr	r3, [r7, #20]
 8007bf2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007bf6:	d01d      	beq.n	8007c34 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8007bf8:	7cfb      	ldrb	r3, [r7, #19]
 8007bfa:	2b20      	cmp	r3, #32
 8007bfc:	d01a      	beq.n	8007c34 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8007bfe:	68fb      	ldr	r3, [r7, #12]
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	685a      	ldr	r2, [r3, #4]
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007c0c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8007c0e:	f7fc fc51 	bl	80044b4 <HAL_GetTick>
 8007c12:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007c14:	e00e      	b.n	8007c34 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8007c16:	f7fc fc4d 	bl	80044b4 <HAL_GetTick>
 8007c1a:	4602      	mov	r2, r0
 8007c1c:	69fb      	ldr	r3, [r7, #28]
 8007c1e:	1ad3      	subs	r3, r2, r3
 8007c20:	2b19      	cmp	r3, #25
 8007c22:	d907      	bls.n	8007c34 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8007c24:	6a3b      	ldr	r3, [r7, #32]
 8007c26:	f043 0320 	orr.w	r3, r3, #32
 8007c2a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8007c2c:	2301      	movs	r3, #1
 8007c2e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8007c32:	e006      	b.n	8007c42 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	699b      	ldr	r3, [r3, #24]
 8007c3a:	f003 0320 	and.w	r3, r3, #32
 8007c3e:	2b20      	cmp	r3, #32
 8007c40:	d1e9      	bne.n	8007c16 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8007c42:	68fb      	ldr	r3, [r7, #12]
 8007c44:	681b      	ldr	r3, [r3, #0]
 8007c46:	699b      	ldr	r3, [r3, #24]
 8007c48:	f003 0320 	and.w	r3, r3, #32
 8007c4c:	2b20      	cmp	r3, #32
 8007c4e:	d003      	beq.n	8007c58 <I2C_IsErrorOccurred+0xe0>
 8007c50:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007c54:	2b00      	cmp	r3, #0
 8007c56:	d0aa      	beq.n	8007bae <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8007c58:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007c5c:	2b00      	cmp	r3, #0
 8007c5e:	d103      	bne.n	8007c68 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007c60:	68fb      	ldr	r3, [r7, #12]
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	2220      	movs	r2, #32
 8007c66:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8007c68:	6a3b      	ldr	r3, [r7, #32]
 8007c6a:	f043 0304 	orr.w	r3, r3, #4
 8007c6e:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8007c70:	2301      	movs	r3, #1
 8007c72:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	699b      	ldr	r3, [r3, #24]
 8007c7c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8007c7e:	69bb      	ldr	r3, [r7, #24]
 8007c80:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	d00b      	beq.n	8007ca0 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8007c88:	6a3b      	ldr	r3, [r7, #32]
 8007c8a:	f043 0301 	orr.w	r3, r3, #1
 8007c8e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8007c90:	68fb      	ldr	r3, [r7, #12]
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007c98:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8007c9a:	2301      	movs	r3, #1
 8007c9c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8007ca0:	69bb      	ldr	r3, [r7, #24]
 8007ca2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007ca6:	2b00      	cmp	r3, #0
 8007ca8:	d00b      	beq.n	8007cc2 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8007caa:	6a3b      	ldr	r3, [r7, #32]
 8007cac:	f043 0308 	orr.w	r3, r3, #8
 8007cb0:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8007cba:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8007cbc:	2301      	movs	r3, #1
 8007cbe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8007cc2:	69bb      	ldr	r3, [r7, #24]
 8007cc4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	d00b      	beq.n	8007ce4 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8007ccc:	6a3b      	ldr	r3, [r7, #32]
 8007cce:	f043 0302 	orr.w	r3, r3, #2
 8007cd2:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8007cd4:	68fb      	ldr	r3, [r7, #12]
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007cdc:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8007cde:	2301      	movs	r3, #1
 8007ce0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8007ce4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	d01c      	beq.n	8007d26 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8007cec:	68f8      	ldr	r0, [r7, #12]
 8007cee:	f7ff fdaf 	bl	8007850 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007cf2:	68fb      	ldr	r3, [r7, #12]
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	6859      	ldr	r1, [r3, #4]
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	681a      	ldr	r2, [r3, #0]
 8007cfc:	4b0d      	ldr	r3, [pc, #52]	@ (8007d34 <I2C_IsErrorOccurred+0x1bc>)
 8007cfe:	400b      	ands	r3, r1
 8007d00:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007d06:	6a3b      	ldr	r3, [r7, #32]
 8007d08:	431a      	orrs	r2, r3
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8007d0e:	68fb      	ldr	r3, [r7, #12]
 8007d10:	2220      	movs	r2, #32
 8007d12:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007d16:	68fb      	ldr	r3, [r7, #12]
 8007d18:	2200      	movs	r2, #0
 8007d1a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007d1e:	68fb      	ldr	r3, [r7, #12]
 8007d20:	2200      	movs	r2, #0
 8007d22:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8007d26:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8007d2a:	4618      	mov	r0, r3
 8007d2c:	3728      	adds	r7, #40	@ 0x28
 8007d2e:	46bd      	mov	sp, r7
 8007d30:	bd80      	pop	{r7, pc}
 8007d32:	bf00      	nop
 8007d34:	fe00e800 	.word	0xfe00e800

08007d38 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8007d38:	b480      	push	{r7}
 8007d3a:	b087      	sub	sp, #28
 8007d3c:	af00      	add	r7, sp, #0
 8007d3e:	60f8      	str	r0, [r7, #12]
 8007d40:	607b      	str	r3, [r7, #4]
 8007d42:	460b      	mov	r3, r1
 8007d44:	817b      	strh	r3, [r7, #10]
 8007d46:	4613      	mov	r3, r2
 8007d48:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007d4a:	897b      	ldrh	r3, [r7, #10]
 8007d4c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8007d50:	7a7b      	ldrb	r3, [r7, #9]
 8007d52:	041b      	lsls	r3, r3, #16
 8007d54:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007d58:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007d5e:	6a3b      	ldr	r3, [r7, #32]
 8007d60:	4313      	orrs	r3, r2
 8007d62:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007d66:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	685a      	ldr	r2, [r3, #4]
 8007d6e:	6a3b      	ldr	r3, [r7, #32]
 8007d70:	0d5b      	lsrs	r3, r3, #21
 8007d72:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8007d76:	4b08      	ldr	r3, [pc, #32]	@ (8007d98 <I2C_TransferConfig+0x60>)
 8007d78:	430b      	orrs	r3, r1
 8007d7a:	43db      	mvns	r3, r3
 8007d7c:	ea02 0103 	and.w	r1, r2, r3
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	697a      	ldr	r2, [r7, #20]
 8007d86:	430a      	orrs	r2, r1
 8007d88:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8007d8a:	bf00      	nop
 8007d8c:	371c      	adds	r7, #28
 8007d8e:	46bd      	mov	sp, r7
 8007d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d94:	4770      	bx	lr
 8007d96:	bf00      	nop
 8007d98:	03ff63ff 	.word	0x03ff63ff

08007d9c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8007d9c:	b480      	push	{r7}
 8007d9e:	b083      	sub	sp, #12
 8007da0:	af00      	add	r7, sp, #0
 8007da2:	6078      	str	r0, [r7, #4]
 8007da4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007dac:	b2db      	uxtb	r3, r3
 8007dae:	2b20      	cmp	r3, #32
 8007db0:	d138      	bne.n	8007e24 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007db8:	2b01      	cmp	r3, #1
 8007dba:	d101      	bne.n	8007dc0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8007dbc:	2302      	movs	r3, #2
 8007dbe:	e032      	b.n	8007e26 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	2201      	movs	r2, #1
 8007dc4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	2224      	movs	r2, #36	@ 0x24
 8007dcc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	681a      	ldr	r2, [r3, #0]
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	f022 0201 	bic.w	r2, r2, #1
 8007dde:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	681a      	ldr	r2, [r3, #0]
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8007dee:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	6819      	ldr	r1, [r3, #0]
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	683a      	ldr	r2, [r7, #0]
 8007dfc:	430a      	orrs	r2, r1
 8007dfe:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	681a      	ldr	r2, [r3, #0]
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	f042 0201 	orr.w	r2, r2, #1
 8007e0e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	2220      	movs	r2, #32
 8007e14:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	2200      	movs	r2, #0
 8007e1c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8007e20:	2300      	movs	r3, #0
 8007e22:	e000      	b.n	8007e26 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8007e24:	2302      	movs	r3, #2
  }
}
 8007e26:	4618      	mov	r0, r3
 8007e28:	370c      	adds	r7, #12
 8007e2a:	46bd      	mov	sp, r7
 8007e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e30:	4770      	bx	lr

08007e32 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8007e32:	b480      	push	{r7}
 8007e34:	b085      	sub	sp, #20
 8007e36:	af00      	add	r7, sp, #0
 8007e38:	6078      	str	r0, [r7, #4]
 8007e3a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007e42:	b2db      	uxtb	r3, r3
 8007e44:	2b20      	cmp	r3, #32
 8007e46:	d139      	bne.n	8007ebc <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007e4e:	2b01      	cmp	r3, #1
 8007e50:	d101      	bne.n	8007e56 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8007e52:	2302      	movs	r3, #2
 8007e54:	e033      	b.n	8007ebe <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	2201      	movs	r2, #1
 8007e5a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	2224      	movs	r2, #36	@ 0x24
 8007e62:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	681a      	ldr	r2, [r3, #0]
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	f022 0201 	bic.w	r2, r2, #1
 8007e74:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	681b      	ldr	r3, [r3, #0]
 8007e7c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8007e7e:	68fb      	ldr	r3, [r7, #12]
 8007e80:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8007e84:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8007e86:	683b      	ldr	r3, [r7, #0]
 8007e88:	021b      	lsls	r3, r3, #8
 8007e8a:	68fa      	ldr	r2, [r7, #12]
 8007e8c:	4313      	orrs	r3, r2
 8007e8e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	68fa      	ldr	r2, [r7, #12]
 8007e96:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	681a      	ldr	r2, [r3, #0]
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	f042 0201 	orr.w	r2, r2, #1
 8007ea6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	2220      	movs	r2, #32
 8007eac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	2200      	movs	r2, #0
 8007eb4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8007eb8:	2300      	movs	r3, #0
 8007eba:	e000      	b.n	8007ebe <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8007ebc:	2302      	movs	r3, #2
  }
}
 8007ebe:	4618      	mov	r0, r3
 8007ec0:	3714      	adds	r7, #20
 8007ec2:	46bd      	mov	sp, r7
 8007ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ec8:	4770      	bx	lr
	...

08007ecc <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8007ecc:	b580      	push	{r7, lr}
 8007ece:	b084      	sub	sp, #16
 8007ed0:	af00      	add	r7, sp, #0
 8007ed2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8007ed4:	4b19      	ldr	r3, [pc, #100]	@ (8007f3c <HAL_PWREx_ConfigSupply+0x70>)
 8007ed6:	68db      	ldr	r3, [r3, #12]
 8007ed8:	f003 0304 	and.w	r3, r3, #4
 8007edc:	2b04      	cmp	r3, #4
 8007ede:	d00a      	beq.n	8007ef6 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8007ee0:	4b16      	ldr	r3, [pc, #88]	@ (8007f3c <HAL_PWREx_ConfigSupply+0x70>)
 8007ee2:	68db      	ldr	r3, [r3, #12]
 8007ee4:	f003 0307 	and.w	r3, r3, #7
 8007ee8:	687a      	ldr	r2, [r7, #4]
 8007eea:	429a      	cmp	r2, r3
 8007eec:	d001      	beq.n	8007ef2 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8007eee:	2301      	movs	r3, #1
 8007ef0:	e01f      	b.n	8007f32 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8007ef2:	2300      	movs	r3, #0
 8007ef4:	e01d      	b.n	8007f32 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8007ef6:	4b11      	ldr	r3, [pc, #68]	@ (8007f3c <HAL_PWREx_ConfigSupply+0x70>)
 8007ef8:	68db      	ldr	r3, [r3, #12]
 8007efa:	f023 0207 	bic.w	r2, r3, #7
 8007efe:	490f      	ldr	r1, [pc, #60]	@ (8007f3c <HAL_PWREx_ConfigSupply+0x70>)
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	4313      	orrs	r3, r2
 8007f04:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8007f06:	f7fc fad5 	bl	80044b4 <HAL_GetTick>
 8007f0a:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8007f0c:	e009      	b.n	8007f22 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8007f0e:	f7fc fad1 	bl	80044b4 <HAL_GetTick>
 8007f12:	4602      	mov	r2, r0
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	1ad3      	subs	r3, r2, r3
 8007f18:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007f1c:	d901      	bls.n	8007f22 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8007f1e:	2301      	movs	r3, #1
 8007f20:	e007      	b.n	8007f32 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8007f22:	4b06      	ldr	r3, [pc, #24]	@ (8007f3c <HAL_PWREx_ConfigSupply+0x70>)
 8007f24:	685b      	ldr	r3, [r3, #4]
 8007f26:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007f2a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007f2e:	d1ee      	bne.n	8007f0e <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8007f30:	2300      	movs	r3, #0
}
 8007f32:	4618      	mov	r0, r3
 8007f34:	3710      	adds	r7, #16
 8007f36:	46bd      	mov	sp, r7
 8007f38:	bd80      	pop	{r7, pc}
 8007f3a:	bf00      	nop
 8007f3c:	58024800 	.word	0x58024800

08007f40 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007f40:	b580      	push	{r7, lr}
 8007f42:	b08c      	sub	sp, #48	@ 0x30
 8007f44:	af00      	add	r7, sp, #0
 8007f46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	2b00      	cmp	r3, #0
 8007f4c:	d102      	bne.n	8007f54 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8007f4e:	2301      	movs	r3, #1
 8007f50:	f000 bc48 	b.w	80087e4 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	f003 0301 	and.w	r3, r3, #1
 8007f5c:	2b00      	cmp	r3, #0
 8007f5e:	f000 8088 	beq.w	8008072 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007f62:	4b99      	ldr	r3, [pc, #612]	@ (80081c8 <HAL_RCC_OscConfig+0x288>)
 8007f64:	691b      	ldr	r3, [r3, #16]
 8007f66:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007f6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8007f6c:	4b96      	ldr	r3, [pc, #600]	@ (80081c8 <HAL_RCC_OscConfig+0x288>)
 8007f6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f70:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8007f72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f74:	2b10      	cmp	r3, #16
 8007f76:	d007      	beq.n	8007f88 <HAL_RCC_OscConfig+0x48>
 8007f78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f7a:	2b18      	cmp	r3, #24
 8007f7c:	d111      	bne.n	8007fa2 <HAL_RCC_OscConfig+0x62>
 8007f7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f80:	f003 0303 	and.w	r3, r3, #3
 8007f84:	2b02      	cmp	r3, #2
 8007f86:	d10c      	bne.n	8007fa2 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007f88:	4b8f      	ldr	r3, [pc, #572]	@ (80081c8 <HAL_RCC_OscConfig+0x288>)
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	d06d      	beq.n	8008070 <HAL_RCC_OscConfig+0x130>
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	685b      	ldr	r3, [r3, #4]
 8007f98:	2b00      	cmp	r3, #0
 8007f9a:	d169      	bne.n	8008070 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8007f9c:	2301      	movs	r3, #1
 8007f9e:	f000 bc21 	b.w	80087e4 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	685b      	ldr	r3, [r3, #4]
 8007fa6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007faa:	d106      	bne.n	8007fba <HAL_RCC_OscConfig+0x7a>
 8007fac:	4b86      	ldr	r3, [pc, #536]	@ (80081c8 <HAL_RCC_OscConfig+0x288>)
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	4a85      	ldr	r2, [pc, #532]	@ (80081c8 <HAL_RCC_OscConfig+0x288>)
 8007fb2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007fb6:	6013      	str	r3, [r2, #0]
 8007fb8:	e02e      	b.n	8008018 <HAL_RCC_OscConfig+0xd8>
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	685b      	ldr	r3, [r3, #4]
 8007fbe:	2b00      	cmp	r3, #0
 8007fc0:	d10c      	bne.n	8007fdc <HAL_RCC_OscConfig+0x9c>
 8007fc2:	4b81      	ldr	r3, [pc, #516]	@ (80081c8 <HAL_RCC_OscConfig+0x288>)
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	4a80      	ldr	r2, [pc, #512]	@ (80081c8 <HAL_RCC_OscConfig+0x288>)
 8007fc8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007fcc:	6013      	str	r3, [r2, #0]
 8007fce:	4b7e      	ldr	r3, [pc, #504]	@ (80081c8 <HAL_RCC_OscConfig+0x288>)
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	4a7d      	ldr	r2, [pc, #500]	@ (80081c8 <HAL_RCC_OscConfig+0x288>)
 8007fd4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007fd8:	6013      	str	r3, [r2, #0]
 8007fda:	e01d      	b.n	8008018 <HAL_RCC_OscConfig+0xd8>
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	685b      	ldr	r3, [r3, #4]
 8007fe0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007fe4:	d10c      	bne.n	8008000 <HAL_RCC_OscConfig+0xc0>
 8007fe6:	4b78      	ldr	r3, [pc, #480]	@ (80081c8 <HAL_RCC_OscConfig+0x288>)
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	4a77      	ldr	r2, [pc, #476]	@ (80081c8 <HAL_RCC_OscConfig+0x288>)
 8007fec:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007ff0:	6013      	str	r3, [r2, #0]
 8007ff2:	4b75      	ldr	r3, [pc, #468]	@ (80081c8 <HAL_RCC_OscConfig+0x288>)
 8007ff4:	681b      	ldr	r3, [r3, #0]
 8007ff6:	4a74      	ldr	r2, [pc, #464]	@ (80081c8 <HAL_RCC_OscConfig+0x288>)
 8007ff8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007ffc:	6013      	str	r3, [r2, #0]
 8007ffe:	e00b      	b.n	8008018 <HAL_RCC_OscConfig+0xd8>
 8008000:	4b71      	ldr	r3, [pc, #452]	@ (80081c8 <HAL_RCC_OscConfig+0x288>)
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	4a70      	ldr	r2, [pc, #448]	@ (80081c8 <HAL_RCC_OscConfig+0x288>)
 8008006:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800800a:	6013      	str	r3, [r2, #0]
 800800c:	4b6e      	ldr	r3, [pc, #440]	@ (80081c8 <HAL_RCC_OscConfig+0x288>)
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	4a6d      	ldr	r2, [pc, #436]	@ (80081c8 <HAL_RCC_OscConfig+0x288>)
 8008012:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008016:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	685b      	ldr	r3, [r3, #4]
 800801c:	2b00      	cmp	r3, #0
 800801e:	d013      	beq.n	8008048 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008020:	f7fc fa48 	bl	80044b4 <HAL_GetTick>
 8008024:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8008026:	e008      	b.n	800803a <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008028:	f7fc fa44 	bl	80044b4 <HAL_GetTick>
 800802c:	4602      	mov	r2, r0
 800802e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008030:	1ad3      	subs	r3, r2, r3
 8008032:	2b64      	cmp	r3, #100	@ 0x64
 8008034:	d901      	bls.n	800803a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8008036:	2303      	movs	r3, #3
 8008038:	e3d4      	b.n	80087e4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800803a:	4b63      	ldr	r3, [pc, #396]	@ (80081c8 <HAL_RCC_OscConfig+0x288>)
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008042:	2b00      	cmp	r3, #0
 8008044:	d0f0      	beq.n	8008028 <HAL_RCC_OscConfig+0xe8>
 8008046:	e014      	b.n	8008072 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008048:	f7fc fa34 	bl	80044b4 <HAL_GetTick>
 800804c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800804e:	e008      	b.n	8008062 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008050:	f7fc fa30 	bl	80044b4 <HAL_GetTick>
 8008054:	4602      	mov	r2, r0
 8008056:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008058:	1ad3      	subs	r3, r2, r3
 800805a:	2b64      	cmp	r3, #100	@ 0x64
 800805c:	d901      	bls.n	8008062 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800805e:	2303      	movs	r3, #3
 8008060:	e3c0      	b.n	80087e4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8008062:	4b59      	ldr	r3, [pc, #356]	@ (80081c8 <HAL_RCC_OscConfig+0x288>)
 8008064:	681b      	ldr	r3, [r3, #0]
 8008066:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800806a:	2b00      	cmp	r3, #0
 800806c:	d1f0      	bne.n	8008050 <HAL_RCC_OscConfig+0x110>
 800806e:	e000      	b.n	8008072 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008070:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	f003 0302 	and.w	r3, r3, #2
 800807a:	2b00      	cmp	r3, #0
 800807c:	f000 80ca 	beq.w	8008214 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008080:	4b51      	ldr	r3, [pc, #324]	@ (80081c8 <HAL_RCC_OscConfig+0x288>)
 8008082:	691b      	ldr	r3, [r3, #16]
 8008084:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008088:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800808a:	4b4f      	ldr	r3, [pc, #316]	@ (80081c8 <HAL_RCC_OscConfig+0x288>)
 800808c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800808e:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8008090:	6a3b      	ldr	r3, [r7, #32]
 8008092:	2b00      	cmp	r3, #0
 8008094:	d007      	beq.n	80080a6 <HAL_RCC_OscConfig+0x166>
 8008096:	6a3b      	ldr	r3, [r7, #32]
 8008098:	2b18      	cmp	r3, #24
 800809a:	d156      	bne.n	800814a <HAL_RCC_OscConfig+0x20a>
 800809c:	69fb      	ldr	r3, [r7, #28]
 800809e:	f003 0303 	and.w	r3, r3, #3
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	d151      	bne.n	800814a <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80080a6:	4b48      	ldr	r3, [pc, #288]	@ (80081c8 <HAL_RCC_OscConfig+0x288>)
 80080a8:	681b      	ldr	r3, [r3, #0]
 80080aa:	f003 0304 	and.w	r3, r3, #4
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	d005      	beq.n	80080be <HAL_RCC_OscConfig+0x17e>
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	68db      	ldr	r3, [r3, #12]
 80080b6:	2b00      	cmp	r3, #0
 80080b8:	d101      	bne.n	80080be <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80080ba:	2301      	movs	r3, #1
 80080bc:	e392      	b.n	80087e4 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80080be:	4b42      	ldr	r3, [pc, #264]	@ (80081c8 <HAL_RCC_OscConfig+0x288>)
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	f023 0219 	bic.w	r2, r3, #25
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	68db      	ldr	r3, [r3, #12]
 80080ca:	493f      	ldr	r1, [pc, #252]	@ (80081c8 <HAL_RCC_OscConfig+0x288>)
 80080cc:	4313      	orrs	r3, r2
 80080ce:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80080d0:	f7fc f9f0 	bl	80044b4 <HAL_GetTick>
 80080d4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80080d6:	e008      	b.n	80080ea <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80080d8:	f7fc f9ec 	bl	80044b4 <HAL_GetTick>
 80080dc:	4602      	mov	r2, r0
 80080de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080e0:	1ad3      	subs	r3, r2, r3
 80080e2:	2b02      	cmp	r3, #2
 80080e4:	d901      	bls.n	80080ea <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80080e6:	2303      	movs	r3, #3
 80080e8:	e37c      	b.n	80087e4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80080ea:	4b37      	ldr	r3, [pc, #220]	@ (80081c8 <HAL_RCC_OscConfig+0x288>)
 80080ec:	681b      	ldr	r3, [r3, #0]
 80080ee:	f003 0304 	and.w	r3, r3, #4
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	d0f0      	beq.n	80080d8 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80080f6:	f7fc fa0d 	bl	8004514 <HAL_GetREVID>
 80080fa:	4603      	mov	r3, r0
 80080fc:	f241 0203 	movw	r2, #4099	@ 0x1003
 8008100:	4293      	cmp	r3, r2
 8008102:	d817      	bhi.n	8008134 <HAL_RCC_OscConfig+0x1f4>
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	691b      	ldr	r3, [r3, #16]
 8008108:	2b40      	cmp	r3, #64	@ 0x40
 800810a:	d108      	bne.n	800811e <HAL_RCC_OscConfig+0x1de>
 800810c:	4b2e      	ldr	r3, [pc, #184]	@ (80081c8 <HAL_RCC_OscConfig+0x288>)
 800810e:	685b      	ldr	r3, [r3, #4]
 8008110:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8008114:	4a2c      	ldr	r2, [pc, #176]	@ (80081c8 <HAL_RCC_OscConfig+0x288>)
 8008116:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800811a:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800811c:	e07a      	b.n	8008214 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800811e:	4b2a      	ldr	r3, [pc, #168]	@ (80081c8 <HAL_RCC_OscConfig+0x288>)
 8008120:	685b      	ldr	r3, [r3, #4]
 8008122:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	691b      	ldr	r3, [r3, #16]
 800812a:	031b      	lsls	r3, r3, #12
 800812c:	4926      	ldr	r1, [pc, #152]	@ (80081c8 <HAL_RCC_OscConfig+0x288>)
 800812e:	4313      	orrs	r3, r2
 8008130:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008132:	e06f      	b.n	8008214 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008134:	4b24      	ldr	r3, [pc, #144]	@ (80081c8 <HAL_RCC_OscConfig+0x288>)
 8008136:	685b      	ldr	r3, [r3, #4]
 8008138:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	691b      	ldr	r3, [r3, #16]
 8008140:	061b      	lsls	r3, r3, #24
 8008142:	4921      	ldr	r1, [pc, #132]	@ (80081c8 <HAL_RCC_OscConfig+0x288>)
 8008144:	4313      	orrs	r3, r2
 8008146:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008148:	e064      	b.n	8008214 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	68db      	ldr	r3, [r3, #12]
 800814e:	2b00      	cmp	r3, #0
 8008150:	d047      	beq.n	80081e2 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8008152:	4b1d      	ldr	r3, [pc, #116]	@ (80081c8 <HAL_RCC_OscConfig+0x288>)
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	f023 0219 	bic.w	r2, r3, #25
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	68db      	ldr	r3, [r3, #12]
 800815e:	491a      	ldr	r1, [pc, #104]	@ (80081c8 <HAL_RCC_OscConfig+0x288>)
 8008160:	4313      	orrs	r3, r2
 8008162:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008164:	f7fc f9a6 	bl	80044b4 <HAL_GetTick>
 8008168:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800816a:	e008      	b.n	800817e <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800816c:	f7fc f9a2 	bl	80044b4 <HAL_GetTick>
 8008170:	4602      	mov	r2, r0
 8008172:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008174:	1ad3      	subs	r3, r2, r3
 8008176:	2b02      	cmp	r3, #2
 8008178:	d901      	bls.n	800817e <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800817a:	2303      	movs	r3, #3
 800817c:	e332      	b.n	80087e4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800817e:	4b12      	ldr	r3, [pc, #72]	@ (80081c8 <HAL_RCC_OscConfig+0x288>)
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	f003 0304 	and.w	r3, r3, #4
 8008186:	2b00      	cmp	r3, #0
 8008188:	d0f0      	beq.n	800816c <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800818a:	f7fc f9c3 	bl	8004514 <HAL_GetREVID>
 800818e:	4603      	mov	r3, r0
 8008190:	f241 0203 	movw	r2, #4099	@ 0x1003
 8008194:	4293      	cmp	r3, r2
 8008196:	d819      	bhi.n	80081cc <HAL_RCC_OscConfig+0x28c>
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	691b      	ldr	r3, [r3, #16]
 800819c:	2b40      	cmp	r3, #64	@ 0x40
 800819e:	d108      	bne.n	80081b2 <HAL_RCC_OscConfig+0x272>
 80081a0:	4b09      	ldr	r3, [pc, #36]	@ (80081c8 <HAL_RCC_OscConfig+0x288>)
 80081a2:	685b      	ldr	r3, [r3, #4]
 80081a4:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80081a8:	4a07      	ldr	r2, [pc, #28]	@ (80081c8 <HAL_RCC_OscConfig+0x288>)
 80081aa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80081ae:	6053      	str	r3, [r2, #4]
 80081b0:	e030      	b.n	8008214 <HAL_RCC_OscConfig+0x2d4>
 80081b2:	4b05      	ldr	r3, [pc, #20]	@ (80081c8 <HAL_RCC_OscConfig+0x288>)
 80081b4:	685b      	ldr	r3, [r3, #4]
 80081b6:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	691b      	ldr	r3, [r3, #16]
 80081be:	031b      	lsls	r3, r3, #12
 80081c0:	4901      	ldr	r1, [pc, #4]	@ (80081c8 <HAL_RCC_OscConfig+0x288>)
 80081c2:	4313      	orrs	r3, r2
 80081c4:	604b      	str	r3, [r1, #4]
 80081c6:	e025      	b.n	8008214 <HAL_RCC_OscConfig+0x2d4>
 80081c8:	58024400 	.word	0x58024400
 80081cc:	4b9a      	ldr	r3, [pc, #616]	@ (8008438 <HAL_RCC_OscConfig+0x4f8>)
 80081ce:	685b      	ldr	r3, [r3, #4]
 80081d0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	691b      	ldr	r3, [r3, #16]
 80081d8:	061b      	lsls	r3, r3, #24
 80081da:	4997      	ldr	r1, [pc, #604]	@ (8008438 <HAL_RCC_OscConfig+0x4f8>)
 80081dc:	4313      	orrs	r3, r2
 80081de:	604b      	str	r3, [r1, #4]
 80081e0:	e018      	b.n	8008214 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80081e2:	4b95      	ldr	r3, [pc, #596]	@ (8008438 <HAL_RCC_OscConfig+0x4f8>)
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	4a94      	ldr	r2, [pc, #592]	@ (8008438 <HAL_RCC_OscConfig+0x4f8>)
 80081e8:	f023 0301 	bic.w	r3, r3, #1
 80081ec:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80081ee:	f7fc f961 	bl	80044b4 <HAL_GetTick>
 80081f2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80081f4:	e008      	b.n	8008208 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80081f6:	f7fc f95d 	bl	80044b4 <HAL_GetTick>
 80081fa:	4602      	mov	r2, r0
 80081fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081fe:	1ad3      	subs	r3, r2, r3
 8008200:	2b02      	cmp	r3, #2
 8008202:	d901      	bls.n	8008208 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8008204:	2303      	movs	r3, #3
 8008206:	e2ed      	b.n	80087e4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8008208:	4b8b      	ldr	r3, [pc, #556]	@ (8008438 <HAL_RCC_OscConfig+0x4f8>)
 800820a:	681b      	ldr	r3, [r3, #0]
 800820c:	f003 0304 	and.w	r3, r3, #4
 8008210:	2b00      	cmp	r3, #0
 8008212:	d1f0      	bne.n	80081f6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	f003 0310 	and.w	r3, r3, #16
 800821c:	2b00      	cmp	r3, #0
 800821e:	f000 80a9 	beq.w	8008374 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008222:	4b85      	ldr	r3, [pc, #532]	@ (8008438 <HAL_RCC_OscConfig+0x4f8>)
 8008224:	691b      	ldr	r3, [r3, #16]
 8008226:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800822a:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800822c:	4b82      	ldr	r3, [pc, #520]	@ (8008438 <HAL_RCC_OscConfig+0x4f8>)
 800822e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008230:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8008232:	69bb      	ldr	r3, [r7, #24]
 8008234:	2b08      	cmp	r3, #8
 8008236:	d007      	beq.n	8008248 <HAL_RCC_OscConfig+0x308>
 8008238:	69bb      	ldr	r3, [r7, #24]
 800823a:	2b18      	cmp	r3, #24
 800823c:	d13a      	bne.n	80082b4 <HAL_RCC_OscConfig+0x374>
 800823e:	697b      	ldr	r3, [r7, #20]
 8008240:	f003 0303 	and.w	r3, r3, #3
 8008244:	2b01      	cmp	r3, #1
 8008246:	d135      	bne.n	80082b4 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8008248:	4b7b      	ldr	r3, [pc, #492]	@ (8008438 <HAL_RCC_OscConfig+0x4f8>)
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008250:	2b00      	cmp	r3, #0
 8008252:	d005      	beq.n	8008260 <HAL_RCC_OscConfig+0x320>
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	69db      	ldr	r3, [r3, #28]
 8008258:	2b80      	cmp	r3, #128	@ 0x80
 800825a:	d001      	beq.n	8008260 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 800825c:	2301      	movs	r3, #1
 800825e:	e2c1      	b.n	80087e4 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8008260:	f7fc f958 	bl	8004514 <HAL_GetREVID>
 8008264:	4603      	mov	r3, r0
 8008266:	f241 0203 	movw	r2, #4099	@ 0x1003
 800826a:	4293      	cmp	r3, r2
 800826c:	d817      	bhi.n	800829e <HAL_RCC_OscConfig+0x35e>
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	6a1b      	ldr	r3, [r3, #32]
 8008272:	2b20      	cmp	r3, #32
 8008274:	d108      	bne.n	8008288 <HAL_RCC_OscConfig+0x348>
 8008276:	4b70      	ldr	r3, [pc, #448]	@ (8008438 <HAL_RCC_OscConfig+0x4f8>)
 8008278:	685b      	ldr	r3, [r3, #4]
 800827a:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800827e:	4a6e      	ldr	r2, [pc, #440]	@ (8008438 <HAL_RCC_OscConfig+0x4f8>)
 8008280:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008284:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8008286:	e075      	b.n	8008374 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8008288:	4b6b      	ldr	r3, [pc, #428]	@ (8008438 <HAL_RCC_OscConfig+0x4f8>)
 800828a:	685b      	ldr	r3, [r3, #4]
 800828c:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	6a1b      	ldr	r3, [r3, #32]
 8008294:	069b      	lsls	r3, r3, #26
 8008296:	4968      	ldr	r1, [pc, #416]	@ (8008438 <HAL_RCC_OscConfig+0x4f8>)
 8008298:	4313      	orrs	r3, r2
 800829a:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800829c:	e06a      	b.n	8008374 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800829e:	4b66      	ldr	r3, [pc, #408]	@ (8008438 <HAL_RCC_OscConfig+0x4f8>)
 80082a0:	68db      	ldr	r3, [r3, #12]
 80082a2:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	6a1b      	ldr	r3, [r3, #32]
 80082aa:	061b      	lsls	r3, r3, #24
 80082ac:	4962      	ldr	r1, [pc, #392]	@ (8008438 <HAL_RCC_OscConfig+0x4f8>)
 80082ae:	4313      	orrs	r3, r2
 80082b0:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80082b2:	e05f      	b.n	8008374 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	69db      	ldr	r3, [r3, #28]
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	d042      	beq.n	8008342 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80082bc:	4b5e      	ldr	r3, [pc, #376]	@ (8008438 <HAL_RCC_OscConfig+0x4f8>)
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	4a5d      	ldr	r2, [pc, #372]	@ (8008438 <HAL_RCC_OscConfig+0x4f8>)
 80082c2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80082c6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80082c8:	f7fc f8f4 	bl	80044b4 <HAL_GetTick>
 80082cc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80082ce:	e008      	b.n	80082e2 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80082d0:	f7fc f8f0 	bl	80044b4 <HAL_GetTick>
 80082d4:	4602      	mov	r2, r0
 80082d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082d8:	1ad3      	subs	r3, r2, r3
 80082da:	2b02      	cmp	r3, #2
 80082dc:	d901      	bls.n	80082e2 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 80082de:	2303      	movs	r3, #3
 80082e0:	e280      	b.n	80087e4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80082e2:	4b55      	ldr	r3, [pc, #340]	@ (8008438 <HAL_RCC_OscConfig+0x4f8>)
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80082ea:	2b00      	cmp	r3, #0
 80082ec:	d0f0      	beq.n	80082d0 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80082ee:	f7fc f911 	bl	8004514 <HAL_GetREVID>
 80082f2:	4603      	mov	r3, r0
 80082f4:	f241 0203 	movw	r2, #4099	@ 0x1003
 80082f8:	4293      	cmp	r3, r2
 80082fa:	d817      	bhi.n	800832c <HAL_RCC_OscConfig+0x3ec>
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	6a1b      	ldr	r3, [r3, #32]
 8008300:	2b20      	cmp	r3, #32
 8008302:	d108      	bne.n	8008316 <HAL_RCC_OscConfig+0x3d6>
 8008304:	4b4c      	ldr	r3, [pc, #304]	@ (8008438 <HAL_RCC_OscConfig+0x4f8>)
 8008306:	685b      	ldr	r3, [r3, #4]
 8008308:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800830c:	4a4a      	ldr	r2, [pc, #296]	@ (8008438 <HAL_RCC_OscConfig+0x4f8>)
 800830e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008312:	6053      	str	r3, [r2, #4]
 8008314:	e02e      	b.n	8008374 <HAL_RCC_OscConfig+0x434>
 8008316:	4b48      	ldr	r3, [pc, #288]	@ (8008438 <HAL_RCC_OscConfig+0x4f8>)
 8008318:	685b      	ldr	r3, [r3, #4]
 800831a:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	6a1b      	ldr	r3, [r3, #32]
 8008322:	069b      	lsls	r3, r3, #26
 8008324:	4944      	ldr	r1, [pc, #272]	@ (8008438 <HAL_RCC_OscConfig+0x4f8>)
 8008326:	4313      	orrs	r3, r2
 8008328:	604b      	str	r3, [r1, #4]
 800832a:	e023      	b.n	8008374 <HAL_RCC_OscConfig+0x434>
 800832c:	4b42      	ldr	r3, [pc, #264]	@ (8008438 <HAL_RCC_OscConfig+0x4f8>)
 800832e:	68db      	ldr	r3, [r3, #12]
 8008330:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	6a1b      	ldr	r3, [r3, #32]
 8008338:	061b      	lsls	r3, r3, #24
 800833a:	493f      	ldr	r1, [pc, #252]	@ (8008438 <HAL_RCC_OscConfig+0x4f8>)
 800833c:	4313      	orrs	r3, r2
 800833e:	60cb      	str	r3, [r1, #12]
 8008340:	e018      	b.n	8008374 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8008342:	4b3d      	ldr	r3, [pc, #244]	@ (8008438 <HAL_RCC_OscConfig+0x4f8>)
 8008344:	681b      	ldr	r3, [r3, #0]
 8008346:	4a3c      	ldr	r2, [pc, #240]	@ (8008438 <HAL_RCC_OscConfig+0x4f8>)
 8008348:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800834c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800834e:	f7fc f8b1 	bl	80044b4 <HAL_GetTick>
 8008352:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8008354:	e008      	b.n	8008368 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8008356:	f7fc f8ad 	bl	80044b4 <HAL_GetTick>
 800835a:	4602      	mov	r2, r0
 800835c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800835e:	1ad3      	subs	r3, r2, r3
 8008360:	2b02      	cmp	r3, #2
 8008362:	d901      	bls.n	8008368 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8008364:	2303      	movs	r3, #3
 8008366:	e23d      	b.n	80087e4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8008368:	4b33      	ldr	r3, [pc, #204]	@ (8008438 <HAL_RCC_OscConfig+0x4f8>)
 800836a:	681b      	ldr	r3, [r3, #0]
 800836c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008370:	2b00      	cmp	r3, #0
 8008372:	d1f0      	bne.n	8008356 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	f003 0308 	and.w	r3, r3, #8
 800837c:	2b00      	cmp	r3, #0
 800837e:	d036      	beq.n	80083ee <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	695b      	ldr	r3, [r3, #20]
 8008384:	2b00      	cmp	r3, #0
 8008386:	d019      	beq.n	80083bc <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008388:	4b2b      	ldr	r3, [pc, #172]	@ (8008438 <HAL_RCC_OscConfig+0x4f8>)
 800838a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800838c:	4a2a      	ldr	r2, [pc, #168]	@ (8008438 <HAL_RCC_OscConfig+0x4f8>)
 800838e:	f043 0301 	orr.w	r3, r3, #1
 8008392:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008394:	f7fc f88e 	bl	80044b4 <HAL_GetTick>
 8008398:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800839a:	e008      	b.n	80083ae <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800839c:	f7fc f88a 	bl	80044b4 <HAL_GetTick>
 80083a0:	4602      	mov	r2, r0
 80083a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083a4:	1ad3      	subs	r3, r2, r3
 80083a6:	2b02      	cmp	r3, #2
 80083a8:	d901      	bls.n	80083ae <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 80083aa:	2303      	movs	r3, #3
 80083ac:	e21a      	b.n	80087e4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80083ae:	4b22      	ldr	r3, [pc, #136]	@ (8008438 <HAL_RCC_OscConfig+0x4f8>)
 80083b0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80083b2:	f003 0302 	and.w	r3, r3, #2
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	d0f0      	beq.n	800839c <HAL_RCC_OscConfig+0x45c>
 80083ba:	e018      	b.n	80083ee <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80083bc:	4b1e      	ldr	r3, [pc, #120]	@ (8008438 <HAL_RCC_OscConfig+0x4f8>)
 80083be:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80083c0:	4a1d      	ldr	r2, [pc, #116]	@ (8008438 <HAL_RCC_OscConfig+0x4f8>)
 80083c2:	f023 0301 	bic.w	r3, r3, #1
 80083c6:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80083c8:	f7fc f874 	bl	80044b4 <HAL_GetTick>
 80083cc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80083ce:	e008      	b.n	80083e2 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80083d0:	f7fc f870 	bl	80044b4 <HAL_GetTick>
 80083d4:	4602      	mov	r2, r0
 80083d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083d8:	1ad3      	subs	r3, r2, r3
 80083da:	2b02      	cmp	r3, #2
 80083dc:	d901      	bls.n	80083e2 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 80083de:	2303      	movs	r3, #3
 80083e0:	e200      	b.n	80087e4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80083e2:	4b15      	ldr	r3, [pc, #84]	@ (8008438 <HAL_RCC_OscConfig+0x4f8>)
 80083e4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80083e6:	f003 0302 	and.w	r3, r3, #2
 80083ea:	2b00      	cmp	r3, #0
 80083ec:	d1f0      	bne.n	80083d0 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	f003 0320 	and.w	r3, r3, #32
 80083f6:	2b00      	cmp	r3, #0
 80083f8:	d039      	beq.n	800846e <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	699b      	ldr	r3, [r3, #24]
 80083fe:	2b00      	cmp	r3, #0
 8008400:	d01c      	beq.n	800843c <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8008402:	4b0d      	ldr	r3, [pc, #52]	@ (8008438 <HAL_RCC_OscConfig+0x4f8>)
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	4a0c      	ldr	r2, [pc, #48]	@ (8008438 <HAL_RCC_OscConfig+0x4f8>)
 8008408:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800840c:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800840e:	f7fc f851 	bl	80044b4 <HAL_GetTick>
 8008412:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8008414:	e008      	b.n	8008428 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008416:	f7fc f84d 	bl	80044b4 <HAL_GetTick>
 800841a:	4602      	mov	r2, r0
 800841c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800841e:	1ad3      	subs	r3, r2, r3
 8008420:	2b02      	cmp	r3, #2
 8008422:	d901      	bls.n	8008428 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8008424:	2303      	movs	r3, #3
 8008426:	e1dd      	b.n	80087e4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8008428:	4b03      	ldr	r3, [pc, #12]	@ (8008438 <HAL_RCC_OscConfig+0x4f8>)
 800842a:	681b      	ldr	r3, [r3, #0]
 800842c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008430:	2b00      	cmp	r3, #0
 8008432:	d0f0      	beq.n	8008416 <HAL_RCC_OscConfig+0x4d6>
 8008434:	e01b      	b.n	800846e <HAL_RCC_OscConfig+0x52e>
 8008436:	bf00      	nop
 8008438:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800843c:	4b9b      	ldr	r3, [pc, #620]	@ (80086ac <HAL_RCC_OscConfig+0x76c>)
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	4a9a      	ldr	r2, [pc, #616]	@ (80086ac <HAL_RCC_OscConfig+0x76c>)
 8008442:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008446:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8008448:	f7fc f834 	bl	80044b4 <HAL_GetTick>
 800844c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800844e:	e008      	b.n	8008462 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008450:	f7fc f830 	bl	80044b4 <HAL_GetTick>
 8008454:	4602      	mov	r2, r0
 8008456:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008458:	1ad3      	subs	r3, r2, r3
 800845a:	2b02      	cmp	r3, #2
 800845c:	d901      	bls.n	8008462 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 800845e:	2303      	movs	r3, #3
 8008460:	e1c0      	b.n	80087e4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8008462:	4b92      	ldr	r3, [pc, #584]	@ (80086ac <HAL_RCC_OscConfig+0x76c>)
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800846a:	2b00      	cmp	r3, #0
 800846c:	d1f0      	bne.n	8008450 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	f003 0304 	and.w	r3, r3, #4
 8008476:	2b00      	cmp	r3, #0
 8008478:	f000 8081 	beq.w	800857e <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800847c:	4b8c      	ldr	r3, [pc, #560]	@ (80086b0 <HAL_RCC_OscConfig+0x770>)
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	4a8b      	ldr	r2, [pc, #556]	@ (80086b0 <HAL_RCC_OscConfig+0x770>)
 8008482:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008486:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8008488:	f7fc f814 	bl	80044b4 <HAL_GetTick>
 800848c:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800848e:	e008      	b.n	80084a2 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008490:	f7fc f810 	bl	80044b4 <HAL_GetTick>
 8008494:	4602      	mov	r2, r0
 8008496:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008498:	1ad3      	subs	r3, r2, r3
 800849a:	2b64      	cmp	r3, #100	@ 0x64
 800849c:	d901      	bls.n	80084a2 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 800849e:	2303      	movs	r3, #3
 80084a0:	e1a0      	b.n	80087e4 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80084a2:	4b83      	ldr	r3, [pc, #524]	@ (80086b0 <HAL_RCC_OscConfig+0x770>)
 80084a4:	681b      	ldr	r3, [r3, #0]
 80084a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80084aa:	2b00      	cmp	r3, #0
 80084ac:	d0f0      	beq.n	8008490 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	689b      	ldr	r3, [r3, #8]
 80084b2:	2b01      	cmp	r3, #1
 80084b4:	d106      	bne.n	80084c4 <HAL_RCC_OscConfig+0x584>
 80084b6:	4b7d      	ldr	r3, [pc, #500]	@ (80086ac <HAL_RCC_OscConfig+0x76c>)
 80084b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80084ba:	4a7c      	ldr	r2, [pc, #496]	@ (80086ac <HAL_RCC_OscConfig+0x76c>)
 80084bc:	f043 0301 	orr.w	r3, r3, #1
 80084c0:	6713      	str	r3, [r2, #112]	@ 0x70
 80084c2:	e02d      	b.n	8008520 <HAL_RCC_OscConfig+0x5e0>
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	689b      	ldr	r3, [r3, #8]
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	d10c      	bne.n	80084e6 <HAL_RCC_OscConfig+0x5a6>
 80084cc:	4b77      	ldr	r3, [pc, #476]	@ (80086ac <HAL_RCC_OscConfig+0x76c>)
 80084ce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80084d0:	4a76      	ldr	r2, [pc, #472]	@ (80086ac <HAL_RCC_OscConfig+0x76c>)
 80084d2:	f023 0301 	bic.w	r3, r3, #1
 80084d6:	6713      	str	r3, [r2, #112]	@ 0x70
 80084d8:	4b74      	ldr	r3, [pc, #464]	@ (80086ac <HAL_RCC_OscConfig+0x76c>)
 80084da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80084dc:	4a73      	ldr	r2, [pc, #460]	@ (80086ac <HAL_RCC_OscConfig+0x76c>)
 80084de:	f023 0304 	bic.w	r3, r3, #4
 80084e2:	6713      	str	r3, [r2, #112]	@ 0x70
 80084e4:	e01c      	b.n	8008520 <HAL_RCC_OscConfig+0x5e0>
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	689b      	ldr	r3, [r3, #8]
 80084ea:	2b05      	cmp	r3, #5
 80084ec:	d10c      	bne.n	8008508 <HAL_RCC_OscConfig+0x5c8>
 80084ee:	4b6f      	ldr	r3, [pc, #444]	@ (80086ac <HAL_RCC_OscConfig+0x76c>)
 80084f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80084f2:	4a6e      	ldr	r2, [pc, #440]	@ (80086ac <HAL_RCC_OscConfig+0x76c>)
 80084f4:	f043 0304 	orr.w	r3, r3, #4
 80084f8:	6713      	str	r3, [r2, #112]	@ 0x70
 80084fa:	4b6c      	ldr	r3, [pc, #432]	@ (80086ac <HAL_RCC_OscConfig+0x76c>)
 80084fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80084fe:	4a6b      	ldr	r2, [pc, #428]	@ (80086ac <HAL_RCC_OscConfig+0x76c>)
 8008500:	f043 0301 	orr.w	r3, r3, #1
 8008504:	6713      	str	r3, [r2, #112]	@ 0x70
 8008506:	e00b      	b.n	8008520 <HAL_RCC_OscConfig+0x5e0>
 8008508:	4b68      	ldr	r3, [pc, #416]	@ (80086ac <HAL_RCC_OscConfig+0x76c>)
 800850a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800850c:	4a67      	ldr	r2, [pc, #412]	@ (80086ac <HAL_RCC_OscConfig+0x76c>)
 800850e:	f023 0301 	bic.w	r3, r3, #1
 8008512:	6713      	str	r3, [r2, #112]	@ 0x70
 8008514:	4b65      	ldr	r3, [pc, #404]	@ (80086ac <HAL_RCC_OscConfig+0x76c>)
 8008516:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008518:	4a64      	ldr	r2, [pc, #400]	@ (80086ac <HAL_RCC_OscConfig+0x76c>)
 800851a:	f023 0304 	bic.w	r3, r3, #4
 800851e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	689b      	ldr	r3, [r3, #8]
 8008524:	2b00      	cmp	r3, #0
 8008526:	d015      	beq.n	8008554 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008528:	f7fb ffc4 	bl	80044b4 <HAL_GetTick>
 800852c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800852e:	e00a      	b.n	8008546 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008530:	f7fb ffc0 	bl	80044b4 <HAL_GetTick>
 8008534:	4602      	mov	r2, r0
 8008536:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008538:	1ad3      	subs	r3, r2, r3
 800853a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800853e:	4293      	cmp	r3, r2
 8008540:	d901      	bls.n	8008546 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8008542:	2303      	movs	r3, #3
 8008544:	e14e      	b.n	80087e4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8008546:	4b59      	ldr	r3, [pc, #356]	@ (80086ac <HAL_RCC_OscConfig+0x76c>)
 8008548:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800854a:	f003 0302 	and.w	r3, r3, #2
 800854e:	2b00      	cmp	r3, #0
 8008550:	d0ee      	beq.n	8008530 <HAL_RCC_OscConfig+0x5f0>
 8008552:	e014      	b.n	800857e <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008554:	f7fb ffae 	bl	80044b4 <HAL_GetTick>
 8008558:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800855a:	e00a      	b.n	8008572 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800855c:	f7fb ffaa 	bl	80044b4 <HAL_GetTick>
 8008560:	4602      	mov	r2, r0
 8008562:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008564:	1ad3      	subs	r3, r2, r3
 8008566:	f241 3288 	movw	r2, #5000	@ 0x1388
 800856a:	4293      	cmp	r3, r2
 800856c:	d901      	bls.n	8008572 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 800856e:	2303      	movs	r3, #3
 8008570:	e138      	b.n	80087e4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8008572:	4b4e      	ldr	r3, [pc, #312]	@ (80086ac <HAL_RCC_OscConfig+0x76c>)
 8008574:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008576:	f003 0302 	and.w	r3, r3, #2
 800857a:	2b00      	cmp	r3, #0
 800857c:	d1ee      	bne.n	800855c <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008582:	2b00      	cmp	r3, #0
 8008584:	f000 812d 	beq.w	80087e2 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8008588:	4b48      	ldr	r3, [pc, #288]	@ (80086ac <HAL_RCC_OscConfig+0x76c>)
 800858a:	691b      	ldr	r3, [r3, #16]
 800858c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008590:	2b18      	cmp	r3, #24
 8008592:	f000 80bd 	beq.w	8008710 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800859a:	2b02      	cmp	r3, #2
 800859c:	f040 809e 	bne.w	80086dc <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80085a0:	4b42      	ldr	r3, [pc, #264]	@ (80086ac <HAL_RCC_OscConfig+0x76c>)
 80085a2:	681b      	ldr	r3, [r3, #0]
 80085a4:	4a41      	ldr	r2, [pc, #260]	@ (80086ac <HAL_RCC_OscConfig+0x76c>)
 80085a6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80085aa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80085ac:	f7fb ff82 	bl	80044b4 <HAL_GetTick>
 80085b0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80085b2:	e008      	b.n	80085c6 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80085b4:	f7fb ff7e 	bl	80044b4 <HAL_GetTick>
 80085b8:	4602      	mov	r2, r0
 80085ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085bc:	1ad3      	subs	r3, r2, r3
 80085be:	2b02      	cmp	r3, #2
 80085c0:	d901      	bls.n	80085c6 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 80085c2:	2303      	movs	r3, #3
 80085c4:	e10e      	b.n	80087e4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80085c6:	4b39      	ldr	r3, [pc, #228]	@ (80086ac <HAL_RCC_OscConfig+0x76c>)
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80085ce:	2b00      	cmp	r3, #0
 80085d0:	d1f0      	bne.n	80085b4 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80085d2:	4b36      	ldr	r3, [pc, #216]	@ (80086ac <HAL_RCC_OscConfig+0x76c>)
 80085d4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80085d6:	4b37      	ldr	r3, [pc, #220]	@ (80086b4 <HAL_RCC_OscConfig+0x774>)
 80085d8:	4013      	ands	r3, r2
 80085da:	687a      	ldr	r2, [r7, #4]
 80085dc:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 80085de:	687a      	ldr	r2, [r7, #4]
 80085e0:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80085e2:	0112      	lsls	r2, r2, #4
 80085e4:	430a      	orrs	r2, r1
 80085e6:	4931      	ldr	r1, [pc, #196]	@ (80086ac <HAL_RCC_OscConfig+0x76c>)
 80085e8:	4313      	orrs	r3, r2
 80085ea:	628b      	str	r3, [r1, #40]	@ 0x28
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80085f0:	3b01      	subs	r3, #1
 80085f2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80085fa:	3b01      	subs	r3, #1
 80085fc:	025b      	lsls	r3, r3, #9
 80085fe:	b29b      	uxth	r3, r3
 8008600:	431a      	orrs	r2, r3
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008606:	3b01      	subs	r3, #1
 8008608:	041b      	lsls	r3, r3, #16
 800860a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800860e:	431a      	orrs	r2, r3
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008614:	3b01      	subs	r3, #1
 8008616:	061b      	lsls	r3, r3, #24
 8008618:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800861c:	4923      	ldr	r1, [pc, #140]	@ (80086ac <HAL_RCC_OscConfig+0x76c>)
 800861e:	4313      	orrs	r3, r2
 8008620:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8008622:	4b22      	ldr	r3, [pc, #136]	@ (80086ac <HAL_RCC_OscConfig+0x76c>)
 8008624:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008626:	4a21      	ldr	r2, [pc, #132]	@ (80086ac <HAL_RCC_OscConfig+0x76c>)
 8008628:	f023 0301 	bic.w	r3, r3, #1
 800862c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800862e:	4b1f      	ldr	r3, [pc, #124]	@ (80086ac <HAL_RCC_OscConfig+0x76c>)
 8008630:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008632:	4b21      	ldr	r3, [pc, #132]	@ (80086b8 <HAL_RCC_OscConfig+0x778>)
 8008634:	4013      	ands	r3, r2
 8008636:	687a      	ldr	r2, [r7, #4]
 8008638:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800863a:	00d2      	lsls	r2, r2, #3
 800863c:	491b      	ldr	r1, [pc, #108]	@ (80086ac <HAL_RCC_OscConfig+0x76c>)
 800863e:	4313      	orrs	r3, r2
 8008640:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8008642:	4b1a      	ldr	r3, [pc, #104]	@ (80086ac <HAL_RCC_OscConfig+0x76c>)
 8008644:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008646:	f023 020c 	bic.w	r2, r3, #12
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800864e:	4917      	ldr	r1, [pc, #92]	@ (80086ac <HAL_RCC_OscConfig+0x76c>)
 8008650:	4313      	orrs	r3, r2
 8008652:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8008654:	4b15      	ldr	r3, [pc, #84]	@ (80086ac <HAL_RCC_OscConfig+0x76c>)
 8008656:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008658:	f023 0202 	bic.w	r2, r3, #2
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008660:	4912      	ldr	r1, [pc, #72]	@ (80086ac <HAL_RCC_OscConfig+0x76c>)
 8008662:	4313      	orrs	r3, r2
 8008664:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8008666:	4b11      	ldr	r3, [pc, #68]	@ (80086ac <HAL_RCC_OscConfig+0x76c>)
 8008668:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800866a:	4a10      	ldr	r2, [pc, #64]	@ (80086ac <HAL_RCC_OscConfig+0x76c>)
 800866c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008670:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008672:	4b0e      	ldr	r3, [pc, #56]	@ (80086ac <HAL_RCC_OscConfig+0x76c>)
 8008674:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008676:	4a0d      	ldr	r2, [pc, #52]	@ (80086ac <HAL_RCC_OscConfig+0x76c>)
 8008678:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800867c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800867e:	4b0b      	ldr	r3, [pc, #44]	@ (80086ac <HAL_RCC_OscConfig+0x76c>)
 8008680:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008682:	4a0a      	ldr	r2, [pc, #40]	@ (80086ac <HAL_RCC_OscConfig+0x76c>)
 8008684:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8008688:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800868a:	4b08      	ldr	r3, [pc, #32]	@ (80086ac <HAL_RCC_OscConfig+0x76c>)
 800868c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800868e:	4a07      	ldr	r2, [pc, #28]	@ (80086ac <HAL_RCC_OscConfig+0x76c>)
 8008690:	f043 0301 	orr.w	r3, r3, #1
 8008694:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008696:	4b05      	ldr	r3, [pc, #20]	@ (80086ac <HAL_RCC_OscConfig+0x76c>)
 8008698:	681b      	ldr	r3, [r3, #0]
 800869a:	4a04      	ldr	r2, [pc, #16]	@ (80086ac <HAL_RCC_OscConfig+0x76c>)
 800869c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80086a0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80086a2:	f7fb ff07 	bl	80044b4 <HAL_GetTick>
 80086a6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80086a8:	e011      	b.n	80086ce <HAL_RCC_OscConfig+0x78e>
 80086aa:	bf00      	nop
 80086ac:	58024400 	.word	0x58024400
 80086b0:	58024800 	.word	0x58024800
 80086b4:	fffffc0c 	.word	0xfffffc0c
 80086b8:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80086bc:	f7fb fefa 	bl	80044b4 <HAL_GetTick>
 80086c0:	4602      	mov	r2, r0
 80086c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086c4:	1ad3      	subs	r3, r2, r3
 80086c6:	2b02      	cmp	r3, #2
 80086c8:	d901      	bls.n	80086ce <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 80086ca:	2303      	movs	r3, #3
 80086cc:	e08a      	b.n	80087e4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80086ce:	4b47      	ldr	r3, [pc, #284]	@ (80087ec <HAL_RCC_OscConfig+0x8ac>)
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	d0f0      	beq.n	80086bc <HAL_RCC_OscConfig+0x77c>
 80086da:	e082      	b.n	80087e2 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80086dc:	4b43      	ldr	r3, [pc, #268]	@ (80087ec <HAL_RCC_OscConfig+0x8ac>)
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	4a42      	ldr	r2, [pc, #264]	@ (80087ec <HAL_RCC_OscConfig+0x8ac>)
 80086e2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80086e6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80086e8:	f7fb fee4 	bl	80044b4 <HAL_GetTick>
 80086ec:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80086ee:	e008      	b.n	8008702 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80086f0:	f7fb fee0 	bl	80044b4 <HAL_GetTick>
 80086f4:	4602      	mov	r2, r0
 80086f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086f8:	1ad3      	subs	r3, r2, r3
 80086fa:	2b02      	cmp	r3, #2
 80086fc:	d901      	bls.n	8008702 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 80086fe:	2303      	movs	r3, #3
 8008700:	e070      	b.n	80087e4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8008702:	4b3a      	ldr	r3, [pc, #232]	@ (80087ec <HAL_RCC_OscConfig+0x8ac>)
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800870a:	2b00      	cmp	r3, #0
 800870c:	d1f0      	bne.n	80086f0 <HAL_RCC_OscConfig+0x7b0>
 800870e:	e068      	b.n	80087e2 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8008710:	4b36      	ldr	r3, [pc, #216]	@ (80087ec <HAL_RCC_OscConfig+0x8ac>)
 8008712:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008714:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8008716:	4b35      	ldr	r3, [pc, #212]	@ (80087ec <HAL_RCC_OscConfig+0x8ac>)
 8008718:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800871a:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008720:	2b01      	cmp	r3, #1
 8008722:	d031      	beq.n	8008788 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008724:	693b      	ldr	r3, [r7, #16]
 8008726:	f003 0203 	and.w	r2, r3, #3
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800872e:	429a      	cmp	r2, r3
 8008730:	d12a      	bne.n	8008788 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8008732:	693b      	ldr	r3, [r7, #16]
 8008734:	091b      	lsrs	r3, r3, #4
 8008736:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800873e:	429a      	cmp	r2, r3
 8008740:	d122      	bne.n	8008788 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8008742:	68fb      	ldr	r3, [r7, #12]
 8008744:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800874c:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800874e:	429a      	cmp	r2, r3
 8008750:	d11a      	bne.n	8008788 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8008752:	68fb      	ldr	r3, [r7, #12]
 8008754:	0a5b      	lsrs	r3, r3, #9
 8008756:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800875e:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8008760:	429a      	cmp	r2, r3
 8008762:	d111      	bne.n	8008788 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8008764:	68fb      	ldr	r3, [r7, #12]
 8008766:	0c1b      	lsrs	r3, r3, #16
 8008768:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008770:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8008772:	429a      	cmp	r2, r3
 8008774:	d108      	bne.n	8008788 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8008776:	68fb      	ldr	r3, [r7, #12]
 8008778:	0e1b      	lsrs	r3, r3, #24
 800877a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008782:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8008784:	429a      	cmp	r2, r3
 8008786:	d001      	beq.n	800878c <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8008788:	2301      	movs	r3, #1
 800878a:	e02b      	b.n	80087e4 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800878c:	4b17      	ldr	r3, [pc, #92]	@ (80087ec <HAL_RCC_OscConfig+0x8ac>)
 800878e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008790:	08db      	lsrs	r3, r3, #3
 8008792:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008796:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800879c:	693a      	ldr	r2, [r7, #16]
 800879e:	429a      	cmp	r2, r3
 80087a0:	d01f      	beq.n	80087e2 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 80087a2:	4b12      	ldr	r3, [pc, #72]	@ (80087ec <HAL_RCC_OscConfig+0x8ac>)
 80087a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80087a6:	4a11      	ldr	r2, [pc, #68]	@ (80087ec <HAL_RCC_OscConfig+0x8ac>)
 80087a8:	f023 0301 	bic.w	r3, r3, #1
 80087ac:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80087ae:	f7fb fe81 	bl	80044b4 <HAL_GetTick>
 80087b2:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 80087b4:	bf00      	nop
 80087b6:	f7fb fe7d 	bl	80044b4 <HAL_GetTick>
 80087ba:	4602      	mov	r2, r0
 80087bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087be:	4293      	cmp	r3, r2
 80087c0:	d0f9      	beq.n	80087b6 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80087c2:	4b0a      	ldr	r3, [pc, #40]	@ (80087ec <HAL_RCC_OscConfig+0x8ac>)
 80087c4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80087c6:	4b0a      	ldr	r3, [pc, #40]	@ (80087f0 <HAL_RCC_OscConfig+0x8b0>)
 80087c8:	4013      	ands	r3, r2
 80087ca:	687a      	ldr	r2, [r7, #4]
 80087cc:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80087ce:	00d2      	lsls	r2, r2, #3
 80087d0:	4906      	ldr	r1, [pc, #24]	@ (80087ec <HAL_RCC_OscConfig+0x8ac>)
 80087d2:	4313      	orrs	r3, r2
 80087d4:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 80087d6:	4b05      	ldr	r3, [pc, #20]	@ (80087ec <HAL_RCC_OscConfig+0x8ac>)
 80087d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80087da:	4a04      	ldr	r2, [pc, #16]	@ (80087ec <HAL_RCC_OscConfig+0x8ac>)
 80087dc:	f043 0301 	orr.w	r3, r3, #1
 80087e0:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 80087e2:	2300      	movs	r3, #0
}
 80087e4:	4618      	mov	r0, r3
 80087e6:	3730      	adds	r7, #48	@ 0x30
 80087e8:	46bd      	mov	sp, r7
 80087ea:	bd80      	pop	{r7, pc}
 80087ec:	58024400 	.word	0x58024400
 80087f0:	ffff0007 	.word	0xffff0007

080087f4 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80087f4:	b580      	push	{r7, lr}
 80087f6:	b086      	sub	sp, #24
 80087f8:	af00      	add	r7, sp, #0
 80087fa:	6078      	str	r0, [r7, #4]
 80087fc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	2b00      	cmp	r3, #0
 8008802:	d101      	bne.n	8008808 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008804:	2301      	movs	r3, #1
 8008806:	e19c      	b.n	8008b42 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8008808:	4b8a      	ldr	r3, [pc, #552]	@ (8008a34 <HAL_RCC_ClockConfig+0x240>)
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	f003 030f 	and.w	r3, r3, #15
 8008810:	683a      	ldr	r2, [r7, #0]
 8008812:	429a      	cmp	r2, r3
 8008814:	d910      	bls.n	8008838 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008816:	4b87      	ldr	r3, [pc, #540]	@ (8008a34 <HAL_RCC_ClockConfig+0x240>)
 8008818:	681b      	ldr	r3, [r3, #0]
 800881a:	f023 020f 	bic.w	r2, r3, #15
 800881e:	4985      	ldr	r1, [pc, #532]	@ (8008a34 <HAL_RCC_ClockConfig+0x240>)
 8008820:	683b      	ldr	r3, [r7, #0]
 8008822:	4313      	orrs	r3, r2
 8008824:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008826:	4b83      	ldr	r3, [pc, #524]	@ (8008a34 <HAL_RCC_ClockConfig+0x240>)
 8008828:	681b      	ldr	r3, [r3, #0]
 800882a:	f003 030f 	and.w	r3, r3, #15
 800882e:	683a      	ldr	r2, [r7, #0]
 8008830:	429a      	cmp	r2, r3
 8008832:	d001      	beq.n	8008838 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8008834:	2301      	movs	r3, #1
 8008836:	e184      	b.n	8008b42 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	f003 0304 	and.w	r3, r3, #4
 8008840:	2b00      	cmp	r3, #0
 8008842:	d010      	beq.n	8008866 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	691a      	ldr	r2, [r3, #16]
 8008848:	4b7b      	ldr	r3, [pc, #492]	@ (8008a38 <HAL_RCC_ClockConfig+0x244>)
 800884a:	699b      	ldr	r3, [r3, #24]
 800884c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008850:	429a      	cmp	r2, r3
 8008852:	d908      	bls.n	8008866 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8008854:	4b78      	ldr	r3, [pc, #480]	@ (8008a38 <HAL_RCC_ClockConfig+0x244>)
 8008856:	699b      	ldr	r3, [r3, #24]
 8008858:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	691b      	ldr	r3, [r3, #16]
 8008860:	4975      	ldr	r1, [pc, #468]	@ (8008a38 <HAL_RCC_ClockConfig+0x244>)
 8008862:	4313      	orrs	r3, r2
 8008864:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	681b      	ldr	r3, [r3, #0]
 800886a:	f003 0308 	and.w	r3, r3, #8
 800886e:	2b00      	cmp	r3, #0
 8008870:	d010      	beq.n	8008894 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	695a      	ldr	r2, [r3, #20]
 8008876:	4b70      	ldr	r3, [pc, #448]	@ (8008a38 <HAL_RCC_ClockConfig+0x244>)
 8008878:	69db      	ldr	r3, [r3, #28]
 800887a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800887e:	429a      	cmp	r2, r3
 8008880:	d908      	bls.n	8008894 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8008882:	4b6d      	ldr	r3, [pc, #436]	@ (8008a38 <HAL_RCC_ClockConfig+0x244>)
 8008884:	69db      	ldr	r3, [r3, #28]
 8008886:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	695b      	ldr	r3, [r3, #20]
 800888e:	496a      	ldr	r1, [pc, #424]	@ (8008a38 <HAL_RCC_ClockConfig+0x244>)
 8008890:	4313      	orrs	r3, r2
 8008892:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	f003 0310 	and.w	r3, r3, #16
 800889c:	2b00      	cmp	r3, #0
 800889e:	d010      	beq.n	80088c2 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	699a      	ldr	r2, [r3, #24]
 80088a4:	4b64      	ldr	r3, [pc, #400]	@ (8008a38 <HAL_RCC_ClockConfig+0x244>)
 80088a6:	69db      	ldr	r3, [r3, #28]
 80088a8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80088ac:	429a      	cmp	r2, r3
 80088ae:	d908      	bls.n	80088c2 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80088b0:	4b61      	ldr	r3, [pc, #388]	@ (8008a38 <HAL_RCC_ClockConfig+0x244>)
 80088b2:	69db      	ldr	r3, [r3, #28]
 80088b4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	699b      	ldr	r3, [r3, #24]
 80088bc:	495e      	ldr	r1, [pc, #376]	@ (8008a38 <HAL_RCC_ClockConfig+0x244>)
 80088be:	4313      	orrs	r3, r2
 80088c0:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	681b      	ldr	r3, [r3, #0]
 80088c6:	f003 0320 	and.w	r3, r3, #32
 80088ca:	2b00      	cmp	r3, #0
 80088cc:	d010      	beq.n	80088f0 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	69da      	ldr	r2, [r3, #28]
 80088d2:	4b59      	ldr	r3, [pc, #356]	@ (8008a38 <HAL_RCC_ClockConfig+0x244>)
 80088d4:	6a1b      	ldr	r3, [r3, #32]
 80088d6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80088da:	429a      	cmp	r2, r3
 80088dc:	d908      	bls.n	80088f0 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80088de:	4b56      	ldr	r3, [pc, #344]	@ (8008a38 <HAL_RCC_ClockConfig+0x244>)
 80088e0:	6a1b      	ldr	r3, [r3, #32]
 80088e2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	69db      	ldr	r3, [r3, #28]
 80088ea:	4953      	ldr	r1, [pc, #332]	@ (8008a38 <HAL_RCC_ClockConfig+0x244>)
 80088ec:	4313      	orrs	r3, r2
 80088ee:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	681b      	ldr	r3, [r3, #0]
 80088f4:	f003 0302 	and.w	r3, r3, #2
 80088f8:	2b00      	cmp	r3, #0
 80088fa:	d010      	beq.n	800891e <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	68da      	ldr	r2, [r3, #12]
 8008900:	4b4d      	ldr	r3, [pc, #308]	@ (8008a38 <HAL_RCC_ClockConfig+0x244>)
 8008902:	699b      	ldr	r3, [r3, #24]
 8008904:	f003 030f 	and.w	r3, r3, #15
 8008908:	429a      	cmp	r2, r3
 800890a:	d908      	bls.n	800891e <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800890c:	4b4a      	ldr	r3, [pc, #296]	@ (8008a38 <HAL_RCC_ClockConfig+0x244>)
 800890e:	699b      	ldr	r3, [r3, #24]
 8008910:	f023 020f 	bic.w	r2, r3, #15
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	68db      	ldr	r3, [r3, #12]
 8008918:	4947      	ldr	r1, [pc, #284]	@ (8008a38 <HAL_RCC_ClockConfig+0x244>)
 800891a:	4313      	orrs	r3, r2
 800891c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	f003 0301 	and.w	r3, r3, #1
 8008926:	2b00      	cmp	r3, #0
 8008928:	d055      	beq.n	80089d6 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800892a:	4b43      	ldr	r3, [pc, #268]	@ (8008a38 <HAL_RCC_ClockConfig+0x244>)
 800892c:	699b      	ldr	r3, [r3, #24]
 800892e:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	689b      	ldr	r3, [r3, #8]
 8008936:	4940      	ldr	r1, [pc, #256]	@ (8008a38 <HAL_RCC_ClockConfig+0x244>)
 8008938:	4313      	orrs	r3, r2
 800893a:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	685b      	ldr	r3, [r3, #4]
 8008940:	2b02      	cmp	r3, #2
 8008942:	d107      	bne.n	8008954 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8008944:	4b3c      	ldr	r3, [pc, #240]	@ (8008a38 <HAL_RCC_ClockConfig+0x244>)
 8008946:	681b      	ldr	r3, [r3, #0]
 8008948:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800894c:	2b00      	cmp	r3, #0
 800894e:	d121      	bne.n	8008994 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8008950:	2301      	movs	r3, #1
 8008952:	e0f6      	b.n	8008b42 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	685b      	ldr	r3, [r3, #4]
 8008958:	2b03      	cmp	r3, #3
 800895a:	d107      	bne.n	800896c <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800895c:	4b36      	ldr	r3, [pc, #216]	@ (8008a38 <HAL_RCC_ClockConfig+0x244>)
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008964:	2b00      	cmp	r3, #0
 8008966:	d115      	bne.n	8008994 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8008968:	2301      	movs	r3, #1
 800896a:	e0ea      	b.n	8008b42 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	685b      	ldr	r3, [r3, #4]
 8008970:	2b01      	cmp	r3, #1
 8008972:	d107      	bne.n	8008984 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8008974:	4b30      	ldr	r3, [pc, #192]	@ (8008a38 <HAL_RCC_ClockConfig+0x244>)
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800897c:	2b00      	cmp	r3, #0
 800897e:	d109      	bne.n	8008994 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8008980:	2301      	movs	r3, #1
 8008982:	e0de      	b.n	8008b42 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008984:	4b2c      	ldr	r3, [pc, #176]	@ (8008a38 <HAL_RCC_ClockConfig+0x244>)
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	f003 0304 	and.w	r3, r3, #4
 800898c:	2b00      	cmp	r3, #0
 800898e:	d101      	bne.n	8008994 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8008990:	2301      	movs	r3, #1
 8008992:	e0d6      	b.n	8008b42 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8008994:	4b28      	ldr	r3, [pc, #160]	@ (8008a38 <HAL_RCC_ClockConfig+0x244>)
 8008996:	691b      	ldr	r3, [r3, #16]
 8008998:	f023 0207 	bic.w	r2, r3, #7
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	685b      	ldr	r3, [r3, #4]
 80089a0:	4925      	ldr	r1, [pc, #148]	@ (8008a38 <HAL_RCC_ClockConfig+0x244>)
 80089a2:	4313      	orrs	r3, r2
 80089a4:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80089a6:	f7fb fd85 	bl	80044b4 <HAL_GetTick>
 80089aa:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80089ac:	e00a      	b.n	80089c4 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80089ae:	f7fb fd81 	bl	80044b4 <HAL_GetTick>
 80089b2:	4602      	mov	r2, r0
 80089b4:	697b      	ldr	r3, [r7, #20]
 80089b6:	1ad3      	subs	r3, r2, r3
 80089b8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80089bc:	4293      	cmp	r3, r2
 80089be:	d901      	bls.n	80089c4 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 80089c0:	2303      	movs	r3, #3
 80089c2:	e0be      	b.n	8008b42 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80089c4:	4b1c      	ldr	r3, [pc, #112]	@ (8008a38 <HAL_RCC_ClockConfig+0x244>)
 80089c6:	691b      	ldr	r3, [r3, #16]
 80089c8:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	685b      	ldr	r3, [r3, #4]
 80089d0:	00db      	lsls	r3, r3, #3
 80089d2:	429a      	cmp	r2, r3
 80089d4:	d1eb      	bne.n	80089ae <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	f003 0302 	and.w	r3, r3, #2
 80089de:	2b00      	cmp	r3, #0
 80089e0:	d010      	beq.n	8008a04 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	68da      	ldr	r2, [r3, #12]
 80089e6:	4b14      	ldr	r3, [pc, #80]	@ (8008a38 <HAL_RCC_ClockConfig+0x244>)
 80089e8:	699b      	ldr	r3, [r3, #24]
 80089ea:	f003 030f 	and.w	r3, r3, #15
 80089ee:	429a      	cmp	r2, r3
 80089f0:	d208      	bcs.n	8008a04 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80089f2:	4b11      	ldr	r3, [pc, #68]	@ (8008a38 <HAL_RCC_ClockConfig+0x244>)
 80089f4:	699b      	ldr	r3, [r3, #24]
 80089f6:	f023 020f 	bic.w	r2, r3, #15
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	68db      	ldr	r3, [r3, #12]
 80089fe:	490e      	ldr	r1, [pc, #56]	@ (8008a38 <HAL_RCC_ClockConfig+0x244>)
 8008a00:	4313      	orrs	r3, r2
 8008a02:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8008a04:	4b0b      	ldr	r3, [pc, #44]	@ (8008a34 <HAL_RCC_ClockConfig+0x240>)
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	f003 030f 	and.w	r3, r3, #15
 8008a0c:	683a      	ldr	r2, [r7, #0]
 8008a0e:	429a      	cmp	r2, r3
 8008a10:	d214      	bcs.n	8008a3c <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008a12:	4b08      	ldr	r3, [pc, #32]	@ (8008a34 <HAL_RCC_ClockConfig+0x240>)
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	f023 020f 	bic.w	r2, r3, #15
 8008a1a:	4906      	ldr	r1, [pc, #24]	@ (8008a34 <HAL_RCC_ClockConfig+0x240>)
 8008a1c:	683b      	ldr	r3, [r7, #0]
 8008a1e:	4313      	orrs	r3, r2
 8008a20:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008a22:	4b04      	ldr	r3, [pc, #16]	@ (8008a34 <HAL_RCC_ClockConfig+0x240>)
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	f003 030f 	and.w	r3, r3, #15
 8008a2a:	683a      	ldr	r2, [r7, #0]
 8008a2c:	429a      	cmp	r2, r3
 8008a2e:	d005      	beq.n	8008a3c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8008a30:	2301      	movs	r3, #1
 8008a32:	e086      	b.n	8008b42 <HAL_RCC_ClockConfig+0x34e>
 8008a34:	52002000 	.word	0x52002000
 8008a38:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	f003 0304 	and.w	r3, r3, #4
 8008a44:	2b00      	cmp	r3, #0
 8008a46:	d010      	beq.n	8008a6a <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	691a      	ldr	r2, [r3, #16]
 8008a4c:	4b3f      	ldr	r3, [pc, #252]	@ (8008b4c <HAL_RCC_ClockConfig+0x358>)
 8008a4e:	699b      	ldr	r3, [r3, #24]
 8008a50:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008a54:	429a      	cmp	r2, r3
 8008a56:	d208      	bcs.n	8008a6a <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8008a58:	4b3c      	ldr	r3, [pc, #240]	@ (8008b4c <HAL_RCC_ClockConfig+0x358>)
 8008a5a:	699b      	ldr	r3, [r3, #24]
 8008a5c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	691b      	ldr	r3, [r3, #16]
 8008a64:	4939      	ldr	r1, [pc, #228]	@ (8008b4c <HAL_RCC_ClockConfig+0x358>)
 8008a66:	4313      	orrs	r3, r2
 8008a68:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	681b      	ldr	r3, [r3, #0]
 8008a6e:	f003 0308 	and.w	r3, r3, #8
 8008a72:	2b00      	cmp	r3, #0
 8008a74:	d010      	beq.n	8008a98 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	695a      	ldr	r2, [r3, #20]
 8008a7a:	4b34      	ldr	r3, [pc, #208]	@ (8008b4c <HAL_RCC_ClockConfig+0x358>)
 8008a7c:	69db      	ldr	r3, [r3, #28]
 8008a7e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008a82:	429a      	cmp	r2, r3
 8008a84:	d208      	bcs.n	8008a98 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8008a86:	4b31      	ldr	r3, [pc, #196]	@ (8008b4c <HAL_RCC_ClockConfig+0x358>)
 8008a88:	69db      	ldr	r3, [r3, #28]
 8008a8a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	695b      	ldr	r3, [r3, #20]
 8008a92:	492e      	ldr	r1, [pc, #184]	@ (8008b4c <HAL_RCC_ClockConfig+0x358>)
 8008a94:	4313      	orrs	r3, r2
 8008a96:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	681b      	ldr	r3, [r3, #0]
 8008a9c:	f003 0310 	and.w	r3, r3, #16
 8008aa0:	2b00      	cmp	r3, #0
 8008aa2:	d010      	beq.n	8008ac6 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	699a      	ldr	r2, [r3, #24]
 8008aa8:	4b28      	ldr	r3, [pc, #160]	@ (8008b4c <HAL_RCC_ClockConfig+0x358>)
 8008aaa:	69db      	ldr	r3, [r3, #28]
 8008aac:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008ab0:	429a      	cmp	r2, r3
 8008ab2:	d208      	bcs.n	8008ac6 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8008ab4:	4b25      	ldr	r3, [pc, #148]	@ (8008b4c <HAL_RCC_ClockConfig+0x358>)
 8008ab6:	69db      	ldr	r3, [r3, #28]
 8008ab8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	699b      	ldr	r3, [r3, #24]
 8008ac0:	4922      	ldr	r1, [pc, #136]	@ (8008b4c <HAL_RCC_ClockConfig+0x358>)
 8008ac2:	4313      	orrs	r3, r2
 8008ac4:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	681b      	ldr	r3, [r3, #0]
 8008aca:	f003 0320 	and.w	r3, r3, #32
 8008ace:	2b00      	cmp	r3, #0
 8008ad0:	d010      	beq.n	8008af4 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	69da      	ldr	r2, [r3, #28]
 8008ad6:	4b1d      	ldr	r3, [pc, #116]	@ (8008b4c <HAL_RCC_ClockConfig+0x358>)
 8008ad8:	6a1b      	ldr	r3, [r3, #32]
 8008ada:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008ade:	429a      	cmp	r2, r3
 8008ae0:	d208      	bcs.n	8008af4 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8008ae2:	4b1a      	ldr	r3, [pc, #104]	@ (8008b4c <HAL_RCC_ClockConfig+0x358>)
 8008ae4:	6a1b      	ldr	r3, [r3, #32]
 8008ae6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	69db      	ldr	r3, [r3, #28]
 8008aee:	4917      	ldr	r1, [pc, #92]	@ (8008b4c <HAL_RCC_ClockConfig+0x358>)
 8008af0:	4313      	orrs	r3, r2
 8008af2:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8008af4:	f000 f834 	bl	8008b60 <HAL_RCC_GetSysClockFreq>
 8008af8:	4602      	mov	r2, r0
 8008afa:	4b14      	ldr	r3, [pc, #80]	@ (8008b4c <HAL_RCC_ClockConfig+0x358>)
 8008afc:	699b      	ldr	r3, [r3, #24]
 8008afe:	0a1b      	lsrs	r3, r3, #8
 8008b00:	f003 030f 	and.w	r3, r3, #15
 8008b04:	4912      	ldr	r1, [pc, #72]	@ (8008b50 <HAL_RCC_ClockConfig+0x35c>)
 8008b06:	5ccb      	ldrb	r3, [r1, r3]
 8008b08:	f003 031f 	and.w	r3, r3, #31
 8008b0c:	fa22 f303 	lsr.w	r3, r2, r3
 8008b10:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8008b12:	4b0e      	ldr	r3, [pc, #56]	@ (8008b4c <HAL_RCC_ClockConfig+0x358>)
 8008b14:	699b      	ldr	r3, [r3, #24]
 8008b16:	f003 030f 	and.w	r3, r3, #15
 8008b1a:	4a0d      	ldr	r2, [pc, #52]	@ (8008b50 <HAL_RCC_ClockConfig+0x35c>)
 8008b1c:	5cd3      	ldrb	r3, [r2, r3]
 8008b1e:	f003 031f 	and.w	r3, r3, #31
 8008b22:	693a      	ldr	r2, [r7, #16]
 8008b24:	fa22 f303 	lsr.w	r3, r2, r3
 8008b28:	4a0a      	ldr	r2, [pc, #40]	@ (8008b54 <HAL_RCC_ClockConfig+0x360>)
 8008b2a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8008b2c:	4a0a      	ldr	r2, [pc, #40]	@ (8008b58 <HAL_RCC_ClockConfig+0x364>)
 8008b2e:	693b      	ldr	r3, [r7, #16]
 8008b30:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8008b32:	4b0a      	ldr	r3, [pc, #40]	@ (8008b5c <HAL_RCC_ClockConfig+0x368>)
 8008b34:	681b      	ldr	r3, [r3, #0]
 8008b36:	4618      	mov	r0, r3
 8008b38:	f7fb fc72 	bl	8004420 <HAL_InitTick>
 8008b3c:	4603      	mov	r3, r0
 8008b3e:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8008b40:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b42:	4618      	mov	r0, r3
 8008b44:	3718      	adds	r7, #24
 8008b46:	46bd      	mov	sp, r7
 8008b48:	bd80      	pop	{r7, pc}
 8008b4a:	bf00      	nop
 8008b4c:	58024400 	.word	0x58024400
 8008b50:	080141a0 	.word	0x080141a0
 8008b54:	24000050 	.word	0x24000050
 8008b58:	2400004c 	.word	0x2400004c
 8008b5c:	24000054 	.word	0x24000054

08008b60 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008b60:	b480      	push	{r7}
 8008b62:	b089      	sub	sp, #36	@ 0x24
 8008b64:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008b66:	4bb3      	ldr	r3, [pc, #716]	@ (8008e34 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008b68:	691b      	ldr	r3, [r3, #16]
 8008b6a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008b6e:	2b18      	cmp	r3, #24
 8008b70:	f200 8155 	bhi.w	8008e1e <HAL_RCC_GetSysClockFreq+0x2be>
 8008b74:	a201      	add	r2, pc, #4	@ (adr r2, 8008b7c <HAL_RCC_GetSysClockFreq+0x1c>)
 8008b76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b7a:	bf00      	nop
 8008b7c:	08008be1 	.word	0x08008be1
 8008b80:	08008e1f 	.word	0x08008e1f
 8008b84:	08008e1f 	.word	0x08008e1f
 8008b88:	08008e1f 	.word	0x08008e1f
 8008b8c:	08008e1f 	.word	0x08008e1f
 8008b90:	08008e1f 	.word	0x08008e1f
 8008b94:	08008e1f 	.word	0x08008e1f
 8008b98:	08008e1f 	.word	0x08008e1f
 8008b9c:	08008c07 	.word	0x08008c07
 8008ba0:	08008e1f 	.word	0x08008e1f
 8008ba4:	08008e1f 	.word	0x08008e1f
 8008ba8:	08008e1f 	.word	0x08008e1f
 8008bac:	08008e1f 	.word	0x08008e1f
 8008bb0:	08008e1f 	.word	0x08008e1f
 8008bb4:	08008e1f 	.word	0x08008e1f
 8008bb8:	08008e1f 	.word	0x08008e1f
 8008bbc:	08008c0d 	.word	0x08008c0d
 8008bc0:	08008e1f 	.word	0x08008e1f
 8008bc4:	08008e1f 	.word	0x08008e1f
 8008bc8:	08008e1f 	.word	0x08008e1f
 8008bcc:	08008e1f 	.word	0x08008e1f
 8008bd0:	08008e1f 	.word	0x08008e1f
 8008bd4:	08008e1f 	.word	0x08008e1f
 8008bd8:	08008e1f 	.word	0x08008e1f
 8008bdc:	08008c13 	.word	0x08008c13
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008be0:	4b94      	ldr	r3, [pc, #592]	@ (8008e34 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008be2:	681b      	ldr	r3, [r3, #0]
 8008be4:	f003 0320 	and.w	r3, r3, #32
 8008be8:	2b00      	cmp	r3, #0
 8008bea:	d009      	beq.n	8008c00 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008bec:	4b91      	ldr	r3, [pc, #580]	@ (8008e34 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008bee:	681b      	ldr	r3, [r3, #0]
 8008bf0:	08db      	lsrs	r3, r3, #3
 8008bf2:	f003 0303 	and.w	r3, r3, #3
 8008bf6:	4a90      	ldr	r2, [pc, #576]	@ (8008e38 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8008bf8:	fa22 f303 	lsr.w	r3, r2, r3
 8008bfc:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8008bfe:	e111      	b.n	8008e24 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8008c00:	4b8d      	ldr	r3, [pc, #564]	@ (8008e38 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8008c02:	61bb      	str	r3, [r7, #24]
      break;
 8008c04:	e10e      	b.n	8008e24 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8008c06:	4b8d      	ldr	r3, [pc, #564]	@ (8008e3c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8008c08:	61bb      	str	r3, [r7, #24]
      break;
 8008c0a:	e10b      	b.n	8008e24 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8008c0c:	4b8c      	ldr	r3, [pc, #560]	@ (8008e40 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8008c0e:	61bb      	str	r3, [r7, #24]
      break;
 8008c10:	e108      	b.n	8008e24 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008c12:	4b88      	ldr	r3, [pc, #544]	@ (8008e34 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008c14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c16:	f003 0303 	and.w	r3, r3, #3
 8008c1a:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8008c1c:	4b85      	ldr	r3, [pc, #532]	@ (8008e34 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008c1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c20:	091b      	lsrs	r3, r3, #4
 8008c22:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008c26:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8008c28:	4b82      	ldr	r3, [pc, #520]	@ (8008e34 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008c2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c2c:	f003 0301 	and.w	r3, r3, #1
 8008c30:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8008c32:	4b80      	ldr	r3, [pc, #512]	@ (8008e34 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008c34:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008c36:	08db      	lsrs	r3, r3, #3
 8008c38:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008c3c:	68fa      	ldr	r2, [r7, #12]
 8008c3e:	fb02 f303 	mul.w	r3, r2, r3
 8008c42:	ee07 3a90 	vmov	s15, r3
 8008c46:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008c4a:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8008c4e:	693b      	ldr	r3, [r7, #16]
 8008c50:	2b00      	cmp	r3, #0
 8008c52:	f000 80e1 	beq.w	8008e18 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8008c56:	697b      	ldr	r3, [r7, #20]
 8008c58:	2b02      	cmp	r3, #2
 8008c5a:	f000 8083 	beq.w	8008d64 <HAL_RCC_GetSysClockFreq+0x204>
 8008c5e:	697b      	ldr	r3, [r7, #20]
 8008c60:	2b02      	cmp	r3, #2
 8008c62:	f200 80a1 	bhi.w	8008da8 <HAL_RCC_GetSysClockFreq+0x248>
 8008c66:	697b      	ldr	r3, [r7, #20]
 8008c68:	2b00      	cmp	r3, #0
 8008c6a:	d003      	beq.n	8008c74 <HAL_RCC_GetSysClockFreq+0x114>
 8008c6c:	697b      	ldr	r3, [r7, #20]
 8008c6e:	2b01      	cmp	r3, #1
 8008c70:	d056      	beq.n	8008d20 <HAL_RCC_GetSysClockFreq+0x1c0>
 8008c72:	e099      	b.n	8008da8 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008c74:	4b6f      	ldr	r3, [pc, #444]	@ (8008e34 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008c76:	681b      	ldr	r3, [r3, #0]
 8008c78:	f003 0320 	and.w	r3, r3, #32
 8008c7c:	2b00      	cmp	r3, #0
 8008c7e:	d02d      	beq.n	8008cdc <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008c80:	4b6c      	ldr	r3, [pc, #432]	@ (8008e34 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008c82:	681b      	ldr	r3, [r3, #0]
 8008c84:	08db      	lsrs	r3, r3, #3
 8008c86:	f003 0303 	and.w	r3, r3, #3
 8008c8a:	4a6b      	ldr	r2, [pc, #428]	@ (8008e38 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8008c8c:	fa22 f303 	lsr.w	r3, r2, r3
 8008c90:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	ee07 3a90 	vmov	s15, r3
 8008c98:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008c9c:	693b      	ldr	r3, [r7, #16]
 8008c9e:	ee07 3a90 	vmov	s15, r3
 8008ca2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008ca6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008caa:	4b62      	ldr	r3, [pc, #392]	@ (8008e34 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008cac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008cae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008cb2:	ee07 3a90 	vmov	s15, r3
 8008cb6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008cba:	ed97 6a02 	vldr	s12, [r7, #8]
 8008cbe:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8008e44 <HAL_RCC_GetSysClockFreq+0x2e4>
 8008cc2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008cc6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008cca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008cce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008cd2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008cd6:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8008cda:	e087      	b.n	8008dec <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008cdc:	693b      	ldr	r3, [r7, #16]
 8008cde:	ee07 3a90 	vmov	s15, r3
 8008ce2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008ce6:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8008e48 <HAL_RCC_GetSysClockFreq+0x2e8>
 8008cea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008cee:	4b51      	ldr	r3, [pc, #324]	@ (8008e34 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008cf0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008cf2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008cf6:	ee07 3a90 	vmov	s15, r3
 8008cfa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008cfe:	ed97 6a02 	vldr	s12, [r7, #8]
 8008d02:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8008e44 <HAL_RCC_GetSysClockFreq+0x2e4>
 8008d06:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008d0a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008d0e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008d12:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008d16:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008d1a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8008d1e:	e065      	b.n	8008dec <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008d20:	693b      	ldr	r3, [r7, #16]
 8008d22:	ee07 3a90 	vmov	s15, r3
 8008d26:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008d2a:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8008e4c <HAL_RCC_GetSysClockFreq+0x2ec>
 8008d2e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008d32:	4b40      	ldr	r3, [pc, #256]	@ (8008e34 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008d34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008d36:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008d3a:	ee07 3a90 	vmov	s15, r3
 8008d3e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008d42:	ed97 6a02 	vldr	s12, [r7, #8]
 8008d46:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8008e44 <HAL_RCC_GetSysClockFreq+0x2e4>
 8008d4a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008d4e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008d52:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008d56:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008d5a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008d5e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8008d62:	e043      	b.n	8008dec <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008d64:	693b      	ldr	r3, [r7, #16]
 8008d66:	ee07 3a90 	vmov	s15, r3
 8008d6a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008d6e:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8008e50 <HAL_RCC_GetSysClockFreq+0x2f0>
 8008d72:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008d76:	4b2f      	ldr	r3, [pc, #188]	@ (8008e34 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008d78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008d7a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008d7e:	ee07 3a90 	vmov	s15, r3
 8008d82:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008d86:	ed97 6a02 	vldr	s12, [r7, #8]
 8008d8a:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8008e44 <HAL_RCC_GetSysClockFreq+0x2e4>
 8008d8e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008d92:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008d96:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008d9a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008d9e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008da2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8008da6:	e021      	b.n	8008dec <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008da8:	693b      	ldr	r3, [r7, #16]
 8008daa:	ee07 3a90 	vmov	s15, r3
 8008dae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008db2:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8008e4c <HAL_RCC_GetSysClockFreq+0x2ec>
 8008db6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008dba:	4b1e      	ldr	r3, [pc, #120]	@ (8008e34 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008dbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008dbe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008dc2:	ee07 3a90 	vmov	s15, r3
 8008dc6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008dca:	ed97 6a02 	vldr	s12, [r7, #8]
 8008dce:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8008e44 <HAL_RCC_GetSysClockFreq+0x2e4>
 8008dd2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008dd6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008dda:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008dde:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008de2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008de6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8008dea:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8008dec:	4b11      	ldr	r3, [pc, #68]	@ (8008e34 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008dee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008df0:	0a5b      	lsrs	r3, r3, #9
 8008df2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008df6:	3301      	adds	r3, #1
 8008df8:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8008dfa:	683b      	ldr	r3, [r7, #0]
 8008dfc:	ee07 3a90 	vmov	s15, r3
 8008e00:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8008e04:	edd7 6a07 	vldr	s13, [r7, #28]
 8008e08:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008e0c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008e10:	ee17 3a90 	vmov	r3, s15
 8008e14:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8008e16:	e005      	b.n	8008e24 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8008e18:	2300      	movs	r3, #0
 8008e1a:	61bb      	str	r3, [r7, #24]
      break;
 8008e1c:	e002      	b.n	8008e24 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8008e1e:	4b07      	ldr	r3, [pc, #28]	@ (8008e3c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8008e20:	61bb      	str	r3, [r7, #24]
      break;
 8008e22:	bf00      	nop
  }

  return sysclockfreq;
 8008e24:	69bb      	ldr	r3, [r7, #24]
}
 8008e26:	4618      	mov	r0, r3
 8008e28:	3724      	adds	r7, #36	@ 0x24
 8008e2a:	46bd      	mov	sp, r7
 8008e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e30:	4770      	bx	lr
 8008e32:	bf00      	nop
 8008e34:	58024400 	.word	0x58024400
 8008e38:	03d09000 	.word	0x03d09000
 8008e3c:	003d0900 	.word	0x003d0900
 8008e40:	017d7840 	.word	0x017d7840
 8008e44:	46000000 	.word	0x46000000
 8008e48:	4c742400 	.word	0x4c742400
 8008e4c:	4a742400 	.word	0x4a742400
 8008e50:	4bbebc20 	.word	0x4bbebc20

08008e54 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008e54:	b580      	push	{r7, lr}
 8008e56:	b082      	sub	sp, #8
 8008e58:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8008e5a:	f7ff fe81 	bl	8008b60 <HAL_RCC_GetSysClockFreq>
 8008e5e:	4602      	mov	r2, r0
 8008e60:	4b10      	ldr	r3, [pc, #64]	@ (8008ea4 <HAL_RCC_GetHCLKFreq+0x50>)
 8008e62:	699b      	ldr	r3, [r3, #24]
 8008e64:	0a1b      	lsrs	r3, r3, #8
 8008e66:	f003 030f 	and.w	r3, r3, #15
 8008e6a:	490f      	ldr	r1, [pc, #60]	@ (8008ea8 <HAL_RCC_GetHCLKFreq+0x54>)
 8008e6c:	5ccb      	ldrb	r3, [r1, r3]
 8008e6e:	f003 031f 	and.w	r3, r3, #31
 8008e72:	fa22 f303 	lsr.w	r3, r2, r3
 8008e76:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8008e78:	4b0a      	ldr	r3, [pc, #40]	@ (8008ea4 <HAL_RCC_GetHCLKFreq+0x50>)
 8008e7a:	699b      	ldr	r3, [r3, #24]
 8008e7c:	f003 030f 	and.w	r3, r3, #15
 8008e80:	4a09      	ldr	r2, [pc, #36]	@ (8008ea8 <HAL_RCC_GetHCLKFreq+0x54>)
 8008e82:	5cd3      	ldrb	r3, [r2, r3]
 8008e84:	f003 031f 	and.w	r3, r3, #31
 8008e88:	687a      	ldr	r2, [r7, #4]
 8008e8a:	fa22 f303 	lsr.w	r3, r2, r3
 8008e8e:	4a07      	ldr	r2, [pc, #28]	@ (8008eac <HAL_RCC_GetHCLKFreq+0x58>)
 8008e90:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8008e92:	4a07      	ldr	r2, [pc, #28]	@ (8008eb0 <HAL_RCC_GetHCLKFreq+0x5c>)
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8008e98:	4b04      	ldr	r3, [pc, #16]	@ (8008eac <HAL_RCC_GetHCLKFreq+0x58>)
 8008e9a:	681b      	ldr	r3, [r3, #0]
}
 8008e9c:	4618      	mov	r0, r3
 8008e9e:	3708      	adds	r7, #8
 8008ea0:	46bd      	mov	sp, r7
 8008ea2:	bd80      	pop	{r7, pc}
 8008ea4:	58024400 	.word	0x58024400
 8008ea8:	080141a0 	.word	0x080141a0
 8008eac:	24000050 	.word	0x24000050
 8008eb0:	2400004c 	.word	0x2400004c

08008eb4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008eb4:	b580      	push	{r7, lr}
 8008eb6:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8008eb8:	f7ff ffcc 	bl	8008e54 <HAL_RCC_GetHCLKFreq>
 8008ebc:	4602      	mov	r2, r0
 8008ebe:	4b06      	ldr	r3, [pc, #24]	@ (8008ed8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008ec0:	69db      	ldr	r3, [r3, #28]
 8008ec2:	091b      	lsrs	r3, r3, #4
 8008ec4:	f003 0307 	and.w	r3, r3, #7
 8008ec8:	4904      	ldr	r1, [pc, #16]	@ (8008edc <HAL_RCC_GetPCLK1Freq+0x28>)
 8008eca:	5ccb      	ldrb	r3, [r1, r3]
 8008ecc:	f003 031f 	and.w	r3, r3, #31
 8008ed0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8008ed4:	4618      	mov	r0, r3
 8008ed6:	bd80      	pop	{r7, pc}
 8008ed8:	58024400 	.word	0x58024400
 8008edc:	080141a0 	.word	0x080141a0

08008ee0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008ee0:	b580      	push	{r7, lr}
 8008ee2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8008ee4:	f7ff ffb6 	bl	8008e54 <HAL_RCC_GetHCLKFreq>
 8008ee8:	4602      	mov	r2, r0
 8008eea:	4b06      	ldr	r3, [pc, #24]	@ (8008f04 <HAL_RCC_GetPCLK2Freq+0x24>)
 8008eec:	69db      	ldr	r3, [r3, #28]
 8008eee:	0a1b      	lsrs	r3, r3, #8
 8008ef0:	f003 0307 	and.w	r3, r3, #7
 8008ef4:	4904      	ldr	r1, [pc, #16]	@ (8008f08 <HAL_RCC_GetPCLK2Freq+0x28>)
 8008ef6:	5ccb      	ldrb	r3, [r1, r3]
 8008ef8:	f003 031f 	and.w	r3, r3, #31
 8008efc:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8008f00:	4618      	mov	r0, r3
 8008f02:	bd80      	pop	{r7, pc}
 8008f04:	58024400 	.word	0x58024400
 8008f08:	080141a0 	.word	0x080141a0

08008f0c <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008f0c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008f10:	b0ca      	sub	sp, #296	@ 0x128
 8008f12:	af00      	add	r7, sp, #0
 8008f14:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8008f18:	2300      	movs	r3, #0
 8008f1a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8008f1e:	2300      	movs	r3, #0
 8008f20:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8008f24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008f28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f2c:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8008f30:	2500      	movs	r5, #0
 8008f32:	ea54 0305 	orrs.w	r3, r4, r5
 8008f36:	d049      	beq.n	8008fcc <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8008f38:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008f3c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008f3e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008f42:	d02f      	beq.n	8008fa4 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8008f44:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008f48:	d828      	bhi.n	8008f9c <HAL_RCCEx_PeriphCLKConfig+0x90>
 8008f4a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008f4e:	d01a      	beq.n	8008f86 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8008f50:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008f54:	d822      	bhi.n	8008f9c <HAL_RCCEx_PeriphCLKConfig+0x90>
 8008f56:	2b00      	cmp	r3, #0
 8008f58:	d003      	beq.n	8008f62 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8008f5a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008f5e:	d007      	beq.n	8008f70 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8008f60:	e01c      	b.n	8008f9c <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008f62:	4bb8      	ldr	r3, [pc, #736]	@ (8009244 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008f64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f66:	4ab7      	ldr	r2, [pc, #732]	@ (8009244 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008f68:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008f6c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8008f6e:	e01a      	b.n	8008fa6 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8008f70:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008f74:	3308      	adds	r3, #8
 8008f76:	2102      	movs	r1, #2
 8008f78:	4618      	mov	r0, r3
 8008f7a:	f002 fb61 	bl	800b640 <RCCEx_PLL2_Config>
 8008f7e:	4603      	mov	r3, r0
 8008f80:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8008f84:	e00f      	b.n	8008fa6 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8008f86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008f8a:	3328      	adds	r3, #40	@ 0x28
 8008f8c:	2102      	movs	r1, #2
 8008f8e:	4618      	mov	r0, r3
 8008f90:	f002 fc08 	bl	800b7a4 <RCCEx_PLL3_Config>
 8008f94:	4603      	mov	r3, r0
 8008f96:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8008f9a:	e004      	b.n	8008fa6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008f9c:	2301      	movs	r3, #1
 8008f9e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008fa2:	e000      	b.n	8008fa6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8008fa4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008fa6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008faa:	2b00      	cmp	r3, #0
 8008fac:	d10a      	bne.n	8008fc4 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8008fae:	4ba5      	ldr	r3, [pc, #660]	@ (8009244 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008fb0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008fb2:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8008fb6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008fba:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008fbc:	4aa1      	ldr	r2, [pc, #644]	@ (8009244 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008fbe:	430b      	orrs	r3, r1
 8008fc0:	6513      	str	r3, [r2, #80]	@ 0x50
 8008fc2:	e003      	b.n	8008fcc <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008fc4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008fc8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8008fcc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008fd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008fd4:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8008fd8:	f04f 0900 	mov.w	r9, #0
 8008fdc:	ea58 0309 	orrs.w	r3, r8, r9
 8008fe0:	d047      	beq.n	8009072 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8008fe2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008fe6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008fe8:	2b04      	cmp	r3, #4
 8008fea:	d82a      	bhi.n	8009042 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8008fec:	a201      	add	r2, pc, #4	@ (adr r2, 8008ff4 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8008fee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ff2:	bf00      	nop
 8008ff4:	08009009 	.word	0x08009009
 8008ff8:	08009017 	.word	0x08009017
 8008ffc:	0800902d 	.word	0x0800902d
 8009000:	0800904b 	.word	0x0800904b
 8009004:	0800904b 	.word	0x0800904b
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009008:	4b8e      	ldr	r3, [pc, #568]	@ (8009244 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800900a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800900c:	4a8d      	ldr	r2, [pc, #564]	@ (8009244 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800900e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009012:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8009014:	e01a      	b.n	800904c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009016:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800901a:	3308      	adds	r3, #8
 800901c:	2100      	movs	r1, #0
 800901e:	4618      	mov	r0, r3
 8009020:	f002 fb0e 	bl	800b640 <RCCEx_PLL2_Config>
 8009024:	4603      	mov	r3, r0
 8009026:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800902a:	e00f      	b.n	800904c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800902c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009030:	3328      	adds	r3, #40	@ 0x28
 8009032:	2100      	movs	r1, #0
 8009034:	4618      	mov	r0, r3
 8009036:	f002 fbb5 	bl	800b7a4 <RCCEx_PLL3_Config>
 800903a:	4603      	mov	r3, r0
 800903c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8009040:	e004      	b.n	800904c <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009042:	2301      	movs	r3, #1
 8009044:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009048:	e000      	b.n	800904c <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800904a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800904c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009050:	2b00      	cmp	r3, #0
 8009052:	d10a      	bne.n	800906a <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8009054:	4b7b      	ldr	r3, [pc, #492]	@ (8009244 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009056:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009058:	f023 0107 	bic.w	r1, r3, #7
 800905c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009060:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009062:	4a78      	ldr	r2, [pc, #480]	@ (8009244 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009064:	430b      	orrs	r3, r1
 8009066:	6513      	str	r3, [r2, #80]	@ 0x50
 8009068:	e003      	b.n	8009072 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800906a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800906e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8009072:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009076:	e9d3 2300 	ldrd	r2, r3, [r3]
 800907a:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 800907e:	f04f 0b00 	mov.w	fp, #0
 8009082:	ea5a 030b 	orrs.w	r3, sl, fp
 8009086:	d04c      	beq.n	8009122 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8009088:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800908c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800908e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009092:	d030      	beq.n	80090f6 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8009094:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009098:	d829      	bhi.n	80090ee <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800909a:	2bc0      	cmp	r3, #192	@ 0xc0
 800909c:	d02d      	beq.n	80090fa <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800909e:	2bc0      	cmp	r3, #192	@ 0xc0
 80090a0:	d825      	bhi.n	80090ee <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80090a2:	2b80      	cmp	r3, #128	@ 0x80
 80090a4:	d018      	beq.n	80090d8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 80090a6:	2b80      	cmp	r3, #128	@ 0x80
 80090a8:	d821      	bhi.n	80090ee <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80090aa:	2b00      	cmp	r3, #0
 80090ac:	d002      	beq.n	80090b4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 80090ae:	2b40      	cmp	r3, #64	@ 0x40
 80090b0:	d007      	beq.n	80090c2 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 80090b2:	e01c      	b.n	80090ee <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80090b4:	4b63      	ldr	r3, [pc, #396]	@ (8009244 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80090b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80090b8:	4a62      	ldr	r2, [pc, #392]	@ (8009244 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80090ba:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80090be:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80090c0:	e01c      	b.n	80090fc <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80090c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80090c6:	3308      	adds	r3, #8
 80090c8:	2100      	movs	r1, #0
 80090ca:	4618      	mov	r0, r3
 80090cc:	f002 fab8 	bl	800b640 <RCCEx_PLL2_Config>
 80090d0:	4603      	mov	r3, r0
 80090d2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80090d6:	e011      	b.n	80090fc <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80090d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80090dc:	3328      	adds	r3, #40	@ 0x28
 80090de:	2100      	movs	r1, #0
 80090e0:	4618      	mov	r0, r3
 80090e2:	f002 fb5f 	bl	800b7a4 <RCCEx_PLL3_Config>
 80090e6:	4603      	mov	r3, r0
 80090e8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80090ec:	e006      	b.n	80090fc <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80090ee:	2301      	movs	r3, #1
 80090f0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80090f4:	e002      	b.n	80090fc <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 80090f6:	bf00      	nop
 80090f8:	e000      	b.n	80090fc <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 80090fa:	bf00      	nop
    }

    if (ret == HAL_OK)
 80090fc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009100:	2b00      	cmp	r3, #0
 8009102:	d10a      	bne.n	800911a <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8009104:	4b4f      	ldr	r3, [pc, #316]	@ (8009244 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009106:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009108:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 800910c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009110:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009112:	4a4c      	ldr	r2, [pc, #304]	@ (8009244 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009114:	430b      	orrs	r3, r1
 8009116:	6513      	str	r3, [r2, #80]	@ 0x50
 8009118:	e003      	b.n	8009122 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800911a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800911e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8009122:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009126:	e9d3 2300 	ldrd	r2, r3, [r3]
 800912a:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 800912e:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8009132:	2300      	movs	r3, #0
 8009134:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8009138:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 800913c:	460b      	mov	r3, r1
 800913e:	4313      	orrs	r3, r2
 8009140:	d053      	beq.n	80091ea <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8009142:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009146:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800914a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800914e:	d035      	beq.n	80091bc <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8009150:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8009154:	d82e      	bhi.n	80091b4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8009156:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800915a:	d031      	beq.n	80091c0 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 800915c:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8009160:	d828      	bhi.n	80091b4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8009162:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009166:	d01a      	beq.n	800919e <HAL_RCCEx_PeriphCLKConfig+0x292>
 8009168:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800916c:	d822      	bhi.n	80091b4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800916e:	2b00      	cmp	r3, #0
 8009170:	d003      	beq.n	800917a <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8009172:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009176:	d007      	beq.n	8009188 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8009178:	e01c      	b.n	80091b4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800917a:	4b32      	ldr	r3, [pc, #200]	@ (8009244 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800917c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800917e:	4a31      	ldr	r2, [pc, #196]	@ (8009244 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009180:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009184:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8009186:	e01c      	b.n	80091c2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009188:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800918c:	3308      	adds	r3, #8
 800918e:	2100      	movs	r1, #0
 8009190:	4618      	mov	r0, r3
 8009192:	f002 fa55 	bl	800b640 <RCCEx_PLL2_Config>
 8009196:	4603      	mov	r3, r0
 8009198:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800919c:	e011      	b.n	80091c2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800919e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80091a2:	3328      	adds	r3, #40	@ 0x28
 80091a4:	2100      	movs	r1, #0
 80091a6:	4618      	mov	r0, r3
 80091a8:	f002 fafc 	bl	800b7a4 <RCCEx_PLL3_Config>
 80091ac:	4603      	mov	r3, r0
 80091ae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80091b2:	e006      	b.n	80091c2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80091b4:	2301      	movs	r3, #1
 80091b6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80091ba:	e002      	b.n	80091c2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80091bc:	bf00      	nop
 80091be:	e000      	b.n	80091c2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80091c0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80091c2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80091c6:	2b00      	cmp	r3, #0
 80091c8:	d10b      	bne.n	80091e2 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80091ca:	4b1e      	ldr	r3, [pc, #120]	@ (8009244 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80091cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80091ce:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 80091d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80091d6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80091da:	4a1a      	ldr	r2, [pc, #104]	@ (8009244 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80091dc:	430b      	orrs	r3, r1
 80091de:	6593      	str	r3, [r2, #88]	@ 0x58
 80091e0:	e003      	b.n	80091ea <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80091e2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80091e6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80091ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80091ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091f2:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 80091f6:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80091fa:	2300      	movs	r3, #0
 80091fc:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8009200:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8009204:	460b      	mov	r3, r1
 8009206:	4313      	orrs	r3, r2
 8009208:	d056      	beq.n	80092b8 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800920a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800920e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8009212:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8009216:	d038      	beq.n	800928a <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8009218:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800921c:	d831      	bhi.n	8009282 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800921e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8009222:	d034      	beq.n	800928e <HAL_RCCEx_PeriphCLKConfig+0x382>
 8009224:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8009228:	d82b      	bhi.n	8009282 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800922a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800922e:	d01d      	beq.n	800926c <HAL_RCCEx_PeriphCLKConfig+0x360>
 8009230:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009234:	d825      	bhi.n	8009282 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8009236:	2b00      	cmp	r3, #0
 8009238:	d006      	beq.n	8009248 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 800923a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800923e:	d00a      	beq.n	8009256 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8009240:	e01f      	b.n	8009282 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8009242:	bf00      	nop
 8009244:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009248:	4ba2      	ldr	r3, [pc, #648]	@ (80094d4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800924a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800924c:	4aa1      	ldr	r2, [pc, #644]	@ (80094d4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800924e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009252:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8009254:	e01c      	b.n	8009290 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009256:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800925a:	3308      	adds	r3, #8
 800925c:	2100      	movs	r1, #0
 800925e:	4618      	mov	r0, r3
 8009260:	f002 f9ee 	bl	800b640 <RCCEx_PLL2_Config>
 8009264:	4603      	mov	r3, r0
 8009266:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800926a:	e011      	b.n	8009290 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800926c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009270:	3328      	adds	r3, #40	@ 0x28
 8009272:	2100      	movs	r1, #0
 8009274:	4618      	mov	r0, r3
 8009276:	f002 fa95 	bl	800b7a4 <RCCEx_PLL3_Config>
 800927a:	4603      	mov	r3, r0
 800927c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8009280:	e006      	b.n	8009290 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8009282:	2301      	movs	r3, #1
 8009284:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009288:	e002      	b.n	8009290 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800928a:	bf00      	nop
 800928c:	e000      	b.n	8009290 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800928e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009290:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009294:	2b00      	cmp	r3, #0
 8009296:	d10b      	bne.n	80092b0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8009298:	4b8e      	ldr	r3, [pc, #568]	@ (80094d4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800929a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800929c:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 80092a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80092a4:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80092a8:	4a8a      	ldr	r2, [pc, #552]	@ (80094d4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80092aa:	430b      	orrs	r3, r1
 80092ac:	6593      	str	r3, [r2, #88]	@ 0x58
 80092ae:	e003      	b.n	80092b8 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80092b0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80092b4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80092b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80092bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092c0:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 80092c4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80092c8:	2300      	movs	r3, #0
 80092ca:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80092ce:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 80092d2:	460b      	mov	r3, r1
 80092d4:	4313      	orrs	r3, r2
 80092d6:	d03a      	beq.n	800934e <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 80092d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80092dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80092de:	2b30      	cmp	r3, #48	@ 0x30
 80092e0:	d01f      	beq.n	8009322 <HAL_RCCEx_PeriphCLKConfig+0x416>
 80092e2:	2b30      	cmp	r3, #48	@ 0x30
 80092e4:	d819      	bhi.n	800931a <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80092e6:	2b20      	cmp	r3, #32
 80092e8:	d00c      	beq.n	8009304 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 80092ea:	2b20      	cmp	r3, #32
 80092ec:	d815      	bhi.n	800931a <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80092ee:	2b00      	cmp	r3, #0
 80092f0:	d019      	beq.n	8009326 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 80092f2:	2b10      	cmp	r3, #16
 80092f4:	d111      	bne.n	800931a <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80092f6:	4b77      	ldr	r3, [pc, #476]	@ (80094d4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80092f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80092fa:	4a76      	ldr	r2, [pc, #472]	@ (80094d4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80092fc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009300:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8009302:	e011      	b.n	8009328 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8009304:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009308:	3308      	adds	r3, #8
 800930a:	2102      	movs	r1, #2
 800930c:	4618      	mov	r0, r3
 800930e:	f002 f997 	bl	800b640 <RCCEx_PLL2_Config>
 8009312:	4603      	mov	r3, r0
 8009314:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8009318:	e006      	b.n	8009328 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800931a:	2301      	movs	r3, #1
 800931c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009320:	e002      	b.n	8009328 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8009322:	bf00      	nop
 8009324:	e000      	b.n	8009328 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8009326:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009328:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800932c:	2b00      	cmp	r3, #0
 800932e:	d10a      	bne.n	8009346 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8009330:	4b68      	ldr	r3, [pc, #416]	@ (80094d4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009332:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009334:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8009338:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800933c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800933e:	4a65      	ldr	r2, [pc, #404]	@ (80094d4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009340:	430b      	orrs	r3, r1
 8009342:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8009344:	e003      	b.n	800934e <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009346:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800934a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800934e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009352:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009356:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800935a:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800935e:	2300      	movs	r3, #0
 8009360:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8009364:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8009368:	460b      	mov	r3, r1
 800936a:	4313      	orrs	r3, r2
 800936c:	d051      	beq.n	8009412 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800936e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009372:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009374:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009378:	d035      	beq.n	80093e6 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 800937a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800937e:	d82e      	bhi.n	80093de <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8009380:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8009384:	d031      	beq.n	80093ea <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8009386:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800938a:	d828      	bhi.n	80093de <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800938c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009390:	d01a      	beq.n	80093c8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8009392:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009396:	d822      	bhi.n	80093de <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8009398:	2b00      	cmp	r3, #0
 800939a:	d003      	beq.n	80093a4 <HAL_RCCEx_PeriphCLKConfig+0x498>
 800939c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80093a0:	d007      	beq.n	80093b2 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 80093a2:	e01c      	b.n	80093de <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80093a4:	4b4b      	ldr	r3, [pc, #300]	@ (80094d4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80093a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80093a8:	4a4a      	ldr	r2, [pc, #296]	@ (80094d4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80093aa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80093ae:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80093b0:	e01c      	b.n	80093ec <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80093b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80093b6:	3308      	adds	r3, #8
 80093b8:	2100      	movs	r1, #0
 80093ba:	4618      	mov	r0, r3
 80093bc:	f002 f940 	bl	800b640 <RCCEx_PLL2_Config>
 80093c0:	4603      	mov	r3, r0
 80093c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80093c6:	e011      	b.n	80093ec <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80093c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80093cc:	3328      	adds	r3, #40	@ 0x28
 80093ce:	2100      	movs	r1, #0
 80093d0:	4618      	mov	r0, r3
 80093d2:	f002 f9e7 	bl	800b7a4 <RCCEx_PLL3_Config>
 80093d6:	4603      	mov	r3, r0
 80093d8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80093dc:	e006      	b.n	80093ec <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80093de:	2301      	movs	r3, #1
 80093e0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80093e4:	e002      	b.n	80093ec <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80093e6:	bf00      	nop
 80093e8:	e000      	b.n	80093ec <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80093ea:	bf00      	nop
    }

    if (ret == HAL_OK)
 80093ec:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80093f0:	2b00      	cmp	r3, #0
 80093f2:	d10a      	bne.n	800940a <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80093f4:	4b37      	ldr	r3, [pc, #220]	@ (80094d4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80093f6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80093f8:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80093fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009400:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009402:	4a34      	ldr	r2, [pc, #208]	@ (80094d4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009404:	430b      	orrs	r3, r1
 8009406:	6513      	str	r3, [r2, #80]	@ 0x50
 8009408:	e003      	b.n	8009412 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800940a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800940e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8009412:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009416:	e9d3 2300 	ldrd	r2, r3, [r3]
 800941a:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800941e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8009422:	2300      	movs	r3, #0
 8009424:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8009428:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 800942c:	460b      	mov	r3, r1
 800942e:	4313      	orrs	r3, r2
 8009430:	d056      	beq.n	80094e0 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8009432:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009436:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009438:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800943c:	d033      	beq.n	80094a6 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 800943e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8009442:	d82c      	bhi.n	800949e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8009444:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009448:	d02f      	beq.n	80094aa <HAL_RCCEx_PeriphCLKConfig+0x59e>
 800944a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800944e:	d826      	bhi.n	800949e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8009450:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8009454:	d02b      	beq.n	80094ae <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8009456:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800945a:	d820      	bhi.n	800949e <HAL_RCCEx_PeriphCLKConfig+0x592>
 800945c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009460:	d012      	beq.n	8009488 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8009462:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009466:	d81a      	bhi.n	800949e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8009468:	2b00      	cmp	r3, #0
 800946a:	d022      	beq.n	80094b2 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 800946c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009470:	d115      	bne.n	800949e <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009472:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009476:	3308      	adds	r3, #8
 8009478:	2101      	movs	r1, #1
 800947a:	4618      	mov	r0, r3
 800947c:	f002 f8e0 	bl	800b640 <RCCEx_PLL2_Config>
 8009480:	4603      	mov	r3, r0
 8009482:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8009486:	e015      	b.n	80094b4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009488:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800948c:	3328      	adds	r3, #40	@ 0x28
 800948e:	2101      	movs	r1, #1
 8009490:	4618      	mov	r0, r3
 8009492:	f002 f987 	bl	800b7a4 <RCCEx_PLL3_Config>
 8009496:	4603      	mov	r3, r0
 8009498:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800949c:	e00a      	b.n	80094b4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800949e:	2301      	movs	r3, #1
 80094a0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80094a4:	e006      	b.n	80094b4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80094a6:	bf00      	nop
 80094a8:	e004      	b.n	80094b4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80094aa:	bf00      	nop
 80094ac:	e002      	b.n	80094b4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80094ae:	bf00      	nop
 80094b0:	e000      	b.n	80094b4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80094b2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80094b4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80094b8:	2b00      	cmp	r3, #0
 80094ba:	d10d      	bne.n	80094d8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80094bc:	4b05      	ldr	r3, [pc, #20]	@ (80094d4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80094be:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80094c0:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80094c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80094c8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80094ca:	4a02      	ldr	r2, [pc, #8]	@ (80094d4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80094cc:	430b      	orrs	r3, r1
 80094ce:	6513      	str	r3, [r2, #80]	@ 0x50
 80094d0:	e006      	b.n	80094e0 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 80094d2:	bf00      	nop
 80094d4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80094d8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80094dc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80094e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80094e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094e8:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 80094ec:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80094f0:	2300      	movs	r3, #0
 80094f2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80094f6:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 80094fa:	460b      	mov	r3, r1
 80094fc:	4313      	orrs	r3, r2
 80094fe:	d055      	beq.n	80095ac <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8009500:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009504:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8009508:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800950c:	d033      	beq.n	8009576 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 800950e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009512:	d82c      	bhi.n	800956e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8009514:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009518:	d02f      	beq.n	800957a <HAL_RCCEx_PeriphCLKConfig+0x66e>
 800951a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800951e:	d826      	bhi.n	800956e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8009520:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8009524:	d02b      	beq.n	800957e <HAL_RCCEx_PeriphCLKConfig+0x672>
 8009526:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800952a:	d820      	bhi.n	800956e <HAL_RCCEx_PeriphCLKConfig+0x662>
 800952c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009530:	d012      	beq.n	8009558 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8009532:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009536:	d81a      	bhi.n	800956e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8009538:	2b00      	cmp	r3, #0
 800953a:	d022      	beq.n	8009582 <HAL_RCCEx_PeriphCLKConfig+0x676>
 800953c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009540:	d115      	bne.n	800956e <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009542:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009546:	3308      	adds	r3, #8
 8009548:	2101      	movs	r1, #1
 800954a:	4618      	mov	r0, r3
 800954c:	f002 f878 	bl	800b640 <RCCEx_PLL2_Config>
 8009550:	4603      	mov	r3, r0
 8009552:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8009556:	e015      	b.n	8009584 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009558:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800955c:	3328      	adds	r3, #40	@ 0x28
 800955e:	2101      	movs	r1, #1
 8009560:	4618      	mov	r0, r3
 8009562:	f002 f91f 	bl	800b7a4 <RCCEx_PLL3_Config>
 8009566:	4603      	mov	r3, r0
 8009568:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800956c:	e00a      	b.n	8009584 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800956e:	2301      	movs	r3, #1
 8009570:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009574:	e006      	b.n	8009584 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8009576:	bf00      	nop
 8009578:	e004      	b.n	8009584 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800957a:	bf00      	nop
 800957c:	e002      	b.n	8009584 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800957e:	bf00      	nop
 8009580:	e000      	b.n	8009584 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8009582:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009584:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009588:	2b00      	cmp	r3, #0
 800958a:	d10b      	bne.n	80095a4 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800958c:	4ba3      	ldr	r3, [pc, #652]	@ (800981c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800958e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009590:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8009594:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009598:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800959c:	4a9f      	ldr	r2, [pc, #636]	@ (800981c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800959e:	430b      	orrs	r3, r1
 80095a0:	6593      	str	r3, [r2, #88]	@ 0x58
 80095a2:	e003      	b.n	80095ac <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80095a4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80095a8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80095ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80095b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80095b4:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 80095b8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80095bc:	2300      	movs	r3, #0
 80095be:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80095c2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80095c6:	460b      	mov	r3, r1
 80095c8:	4313      	orrs	r3, r2
 80095ca:	d037      	beq.n	800963c <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 80095cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80095d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80095d2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80095d6:	d00e      	beq.n	80095f6 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 80095d8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80095dc:	d816      	bhi.n	800960c <HAL_RCCEx_PeriphCLKConfig+0x700>
 80095de:	2b00      	cmp	r3, #0
 80095e0:	d018      	beq.n	8009614 <HAL_RCCEx_PeriphCLKConfig+0x708>
 80095e2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80095e6:	d111      	bne.n	800960c <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80095e8:	4b8c      	ldr	r3, [pc, #560]	@ (800981c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80095ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80095ec:	4a8b      	ldr	r2, [pc, #556]	@ (800981c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80095ee:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80095f2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80095f4:	e00f      	b.n	8009616 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80095f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80095fa:	3308      	adds	r3, #8
 80095fc:	2101      	movs	r1, #1
 80095fe:	4618      	mov	r0, r3
 8009600:	f002 f81e 	bl	800b640 <RCCEx_PLL2_Config>
 8009604:	4603      	mov	r3, r0
 8009606:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800960a:	e004      	b.n	8009616 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800960c:	2301      	movs	r3, #1
 800960e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009612:	e000      	b.n	8009616 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8009614:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009616:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800961a:	2b00      	cmp	r3, #0
 800961c:	d10a      	bne.n	8009634 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800961e:	4b7f      	ldr	r3, [pc, #508]	@ (800981c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009620:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009622:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8009626:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800962a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800962c:	4a7b      	ldr	r2, [pc, #492]	@ (800981c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800962e:	430b      	orrs	r3, r1
 8009630:	6513      	str	r3, [r2, #80]	@ 0x50
 8009632:	e003      	b.n	800963c <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009634:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009638:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800963c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009640:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009644:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8009648:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800964c:	2300      	movs	r3, #0
 800964e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8009652:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8009656:	460b      	mov	r3, r1
 8009658:	4313      	orrs	r3, r2
 800965a:	d039      	beq.n	80096d0 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800965c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009660:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009662:	2b03      	cmp	r3, #3
 8009664:	d81c      	bhi.n	80096a0 <HAL_RCCEx_PeriphCLKConfig+0x794>
 8009666:	a201      	add	r2, pc, #4	@ (adr r2, 800966c <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8009668:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800966c:	080096a9 	.word	0x080096a9
 8009670:	0800967d 	.word	0x0800967d
 8009674:	0800968b 	.word	0x0800968b
 8009678:	080096a9 	.word	0x080096a9
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800967c:	4b67      	ldr	r3, [pc, #412]	@ (800981c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800967e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009680:	4a66      	ldr	r2, [pc, #408]	@ (800981c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009682:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009686:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8009688:	e00f      	b.n	80096aa <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800968a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800968e:	3308      	adds	r3, #8
 8009690:	2102      	movs	r1, #2
 8009692:	4618      	mov	r0, r3
 8009694:	f001 ffd4 	bl	800b640 <RCCEx_PLL2_Config>
 8009698:	4603      	mov	r3, r0
 800969a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 800969e:	e004      	b.n	80096aa <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80096a0:	2301      	movs	r3, #1
 80096a2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80096a6:	e000      	b.n	80096aa <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 80096a8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80096aa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80096ae:	2b00      	cmp	r3, #0
 80096b0:	d10a      	bne.n	80096c8 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80096b2:	4b5a      	ldr	r3, [pc, #360]	@ (800981c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80096b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80096b6:	f023 0103 	bic.w	r1, r3, #3
 80096ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80096be:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80096c0:	4a56      	ldr	r2, [pc, #344]	@ (800981c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80096c2:	430b      	orrs	r3, r1
 80096c4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80096c6:	e003      	b.n	80096d0 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80096c8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80096cc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80096d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80096d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096d8:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 80096dc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80096e0:	2300      	movs	r3, #0
 80096e2:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80096e6:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 80096ea:	460b      	mov	r3, r1
 80096ec:	4313      	orrs	r3, r2
 80096ee:	f000 809f 	beq.w	8009830 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80096f2:	4b4b      	ldr	r3, [pc, #300]	@ (8009820 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80096f4:	681b      	ldr	r3, [r3, #0]
 80096f6:	4a4a      	ldr	r2, [pc, #296]	@ (8009820 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80096f8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80096fc:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80096fe:	f7fa fed9 	bl	80044b4 <HAL_GetTick>
 8009702:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009706:	e00b      	b.n	8009720 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009708:	f7fa fed4 	bl	80044b4 <HAL_GetTick>
 800970c:	4602      	mov	r2, r0
 800970e:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8009712:	1ad3      	subs	r3, r2, r3
 8009714:	2b64      	cmp	r3, #100	@ 0x64
 8009716:	d903      	bls.n	8009720 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8009718:	2303      	movs	r3, #3
 800971a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800971e:	e005      	b.n	800972c <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009720:	4b3f      	ldr	r3, [pc, #252]	@ (8009820 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8009722:	681b      	ldr	r3, [r3, #0]
 8009724:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009728:	2b00      	cmp	r3, #0
 800972a:	d0ed      	beq.n	8009708 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 800972c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009730:	2b00      	cmp	r3, #0
 8009732:	d179      	bne.n	8009828 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8009734:	4b39      	ldr	r3, [pc, #228]	@ (800981c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009736:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8009738:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800973c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8009740:	4053      	eors	r3, r2
 8009742:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009746:	2b00      	cmp	r3, #0
 8009748:	d015      	beq.n	8009776 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800974a:	4b34      	ldr	r3, [pc, #208]	@ (800981c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800974c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800974e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009752:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8009756:	4b31      	ldr	r3, [pc, #196]	@ (800981c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009758:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800975a:	4a30      	ldr	r2, [pc, #192]	@ (800981c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800975c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009760:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8009762:	4b2e      	ldr	r3, [pc, #184]	@ (800981c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009764:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009766:	4a2d      	ldr	r2, [pc, #180]	@ (800981c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009768:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800976c:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800976e:	4a2b      	ldr	r2, [pc, #172]	@ (800981c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009770:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8009774:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8009776:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800977a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800977e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009782:	d118      	bne.n	80097b6 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009784:	f7fa fe96 	bl	80044b4 <HAL_GetTick>
 8009788:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800978c:	e00d      	b.n	80097aa <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800978e:	f7fa fe91 	bl	80044b4 <HAL_GetTick>
 8009792:	4602      	mov	r2, r0
 8009794:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8009798:	1ad2      	subs	r2, r2, r3
 800979a:	f241 3388 	movw	r3, #5000	@ 0x1388
 800979e:	429a      	cmp	r2, r3
 80097a0:	d903      	bls.n	80097aa <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 80097a2:	2303      	movs	r3, #3
 80097a4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 80097a8:	e005      	b.n	80097b6 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80097aa:	4b1c      	ldr	r3, [pc, #112]	@ (800981c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80097ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80097ae:	f003 0302 	and.w	r3, r3, #2
 80097b2:	2b00      	cmp	r3, #0
 80097b4:	d0eb      	beq.n	800978e <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 80097b6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80097ba:	2b00      	cmp	r3, #0
 80097bc:	d129      	bne.n	8009812 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80097be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80097c2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80097c6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80097ca:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80097ce:	d10e      	bne.n	80097ee <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 80097d0:	4b12      	ldr	r3, [pc, #72]	@ (800981c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80097d2:	691b      	ldr	r3, [r3, #16]
 80097d4:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 80097d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80097dc:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80097e0:	091a      	lsrs	r2, r3, #4
 80097e2:	4b10      	ldr	r3, [pc, #64]	@ (8009824 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 80097e4:	4013      	ands	r3, r2
 80097e6:	4a0d      	ldr	r2, [pc, #52]	@ (800981c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80097e8:	430b      	orrs	r3, r1
 80097ea:	6113      	str	r3, [r2, #16]
 80097ec:	e005      	b.n	80097fa <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 80097ee:	4b0b      	ldr	r3, [pc, #44]	@ (800981c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80097f0:	691b      	ldr	r3, [r3, #16]
 80097f2:	4a0a      	ldr	r2, [pc, #40]	@ (800981c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80097f4:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80097f8:	6113      	str	r3, [r2, #16]
 80097fa:	4b08      	ldr	r3, [pc, #32]	@ (800981c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80097fc:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 80097fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009802:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8009806:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800980a:	4a04      	ldr	r2, [pc, #16]	@ (800981c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800980c:	430b      	orrs	r3, r1
 800980e:	6713      	str	r3, [r2, #112]	@ 0x70
 8009810:	e00e      	b.n	8009830 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8009812:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009816:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 800981a:	e009      	b.n	8009830 <HAL_RCCEx_PeriphCLKConfig+0x924>
 800981c:	58024400 	.word	0x58024400
 8009820:	58024800 	.word	0x58024800
 8009824:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009828:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800982c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8009830:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009834:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009838:	f002 0301 	and.w	r3, r2, #1
 800983c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009840:	2300      	movs	r3, #0
 8009842:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8009846:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800984a:	460b      	mov	r3, r1
 800984c:	4313      	orrs	r3, r2
 800984e:	f000 8089 	beq.w	8009964 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8009852:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009856:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009858:	2b28      	cmp	r3, #40	@ 0x28
 800985a:	d86b      	bhi.n	8009934 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 800985c:	a201      	add	r2, pc, #4	@ (adr r2, 8009864 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800985e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009862:	bf00      	nop
 8009864:	0800993d 	.word	0x0800993d
 8009868:	08009935 	.word	0x08009935
 800986c:	08009935 	.word	0x08009935
 8009870:	08009935 	.word	0x08009935
 8009874:	08009935 	.word	0x08009935
 8009878:	08009935 	.word	0x08009935
 800987c:	08009935 	.word	0x08009935
 8009880:	08009935 	.word	0x08009935
 8009884:	08009909 	.word	0x08009909
 8009888:	08009935 	.word	0x08009935
 800988c:	08009935 	.word	0x08009935
 8009890:	08009935 	.word	0x08009935
 8009894:	08009935 	.word	0x08009935
 8009898:	08009935 	.word	0x08009935
 800989c:	08009935 	.word	0x08009935
 80098a0:	08009935 	.word	0x08009935
 80098a4:	0800991f 	.word	0x0800991f
 80098a8:	08009935 	.word	0x08009935
 80098ac:	08009935 	.word	0x08009935
 80098b0:	08009935 	.word	0x08009935
 80098b4:	08009935 	.word	0x08009935
 80098b8:	08009935 	.word	0x08009935
 80098bc:	08009935 	.word	0x08009935
 80098c0:	08009935 	.word	0x08009935
 80098c4:	0800993d 	.word	0x0800993d
 80098c8:	08009935 	.word	0x08009935
 80098cc:	08009935 	.word	0x08009935
 80098d0:	08009935 	.word	0x08009935
 80098d4:	08009935 	.word	0x08009935
 80098d8:	08009935 	.word	0x08009935
 80098dc:	08009935 	.word	0x08009935
 80098e0:	08009935 	.word	0x08009935
 80098e4:	0800993d 	.word	0x0800993d
 80098e8:	08009935 	.word	0x08009935
 80098ec:	08009935 	.word	0x08009935
 80098f0:	08009935 	.word	0x08009935
 80098f4:	08009935 	.word	0x08009935
 80098f8:	08009935 	.word	0x08009935
 80098fc:	08009935 	.word	0x08009935
 8009900:	08009935 	.word	0x08009935
 8009904:	0800993d 	.word	0x0800993d
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009908:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800990c:	3308      	adds	r3, #8
 800990e:	2101      	movs	r1, #1
 8009910:	4618      	mov	r0, r3
 8009912:	f001 fe95 	bl	800b640 <RCCEx_PLL2_Config>
 8009916:	4603      	mov	r3, r0
 8009918:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800991c:	e00f      	b.n	800993e <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800991e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009922:	3328      	adds	r3, #40	@ 0x28
 8009924:	2101      	movs	r1, #1
 8009926:	4618      	mov	r0, r3
 8009928:	f001 ff3c 	bl	800b7a4 <RCCEx_PLL3_Config>
 800992c:	4603      	mov	r3, r0
 800992e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8009932:	e004      	b.n	800993e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009934:	2301      	movs	r3, #1
 8009936:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800993a:	e000      	b.n	800993e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 800993c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800993e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009942:	2b00      	cmp	r3, #0
 8009944:	d10a      	bne.n	800995c <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8009946:	4bbf      	ldr	r3, [pc, #764]	@ (8009c44 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009948:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800994a:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800994e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009952:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009954:	4abb      	ldr	r2, [pc, #748]	@ (8009c44 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009956:	430b      	orrs	r3, r1
 8009958:	6553      	str	r3, [r2, #84]	@ 0x54
 800995a:	e003      	b.n	8009964 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800995c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009960:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8009964:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009968:	e9d3 2300 	ldrd	r2, r3, [r3]
 800996c:	f002 0302 	and.w	r3, r2, #2
 8009970:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009974:	2300      	movs	r3, #0
 8009976:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800997a:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800997e:	460b      	mov	r3, r1
 8009980:	4313      	orrs	r3, r2
 8009982:	d041      	beq.n	8009a08 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8009984:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009988:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800998a:	2b05      	cmp	r3, #5
 800998c:	d824      	bhi.n	80099d8 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 800998e:	a201      	add	r2, pc, #4	@ (adr r2, 8009994 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8009990:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009994:	080099e1 	.word	0x080099e1
 8009998:	080099ad 	.word	0x080099ad
 800999c:	080099c3 	.word	0x080099c3
 80099a0:	080099e1 	.word	0x080099e1
 80099a4:	080099e1 	.word	0x080099e1
 80099a8:	080099e1 	.word	0x080099e1
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80099ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80099b0:	3308      	adds	r3, #8
 80099b2:	2101      	movs	r1, #1
 80099b4:	4618      	mov	r0, r3
 80099b6:	f001 fe43 	bl	800b640 <RCCEx_PLL2_Config>
 80099ba:	4603      	mov	r3, r0
 80099bc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80099c0:	e00f      	b.n	80099e2 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80099c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80099c6:	3328      	adds	r3, #40	@ 0x28
 80099c8:	2101      	movs	r1, #1
 80099ca:	4618      	mov	r0, r3
 80099cc:	f001 feea 	bl	800b7a4 <RCCEx_PLL3_Config>
 80099d0:	4603      	mov	r3, r0
 80099d2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80099d6:	e004      	b.n	80099e2 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80099d8:	2301      	movs	r3, #1
 80099da:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80099de:	e000      	b.n	80099e2 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 80099e0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80099e2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80099e6:	2b00      	cmp	r3, #0
 80099e8:	d10a      	bne.n	8009a00 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80099ea:	4b96      	ldr	r3, [pc, #600]	@ (8009c44 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80099ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80099ee:	f023 0107 	bic.w	r1, r3, #7
 80099f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80099f6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80099f8:	4a92      	ldr	r2, [pc, #584]	@ (8009c44 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80099fa:	430b      	orrs	r3, r1
 80099fc:	6553      	str	r3, [r2, #84]	@ 0x54
 80099fe:	e003      	b.n	8009a08 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009a00:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009a04:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8009a08:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009a0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a10:	f002 0304 	and.w	r3, r2, #4
 8009a14:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009a18:	2300      	movs	r3, #0
 8009a1a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009a1e:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8009a22:	460b      	mov	r3, r1
 8009a24:	4313      	orrs	r3, r2
 8009a26:	d044      	beq.n	8009ab2 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8009a28:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009a2c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009a30:	2b05      	cmp	r3, #5
 8009a32:	d825      	bhi.n	8009a80 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8009a34:	a201      	add	r2, pc, #4	@ (adr r2, 8009a3c <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8009a36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a3a:	bf00      	nop
 8009a3c:	08009a89 	.word	0x08009a89
 8009a40:	08009a55 	.word	0x08009a55
 8009a44:	08009a6b 	.word	0x08009a6b
 8009a48:	08009a89 	.word	0x08009a89
 8009a4c:	08009a89 	.word	0x08009a89
 8009a50:	08009a89 	.word	0x08009a89
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009a54:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009a58:	3308      	adds	r3, #8
 8009a5a:	2101      	movs	r1, #1
 8009a5c:	4618      	mov	r0, r3
 8009a5e:	f001 fdef 	bl	800b640 <RCCEx_PLL2_Config>
 8009a62:	4603      	mov	r3, r0
 8009a64:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8009a68:	e00f      	b.n	8009a8a <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009a6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009a6e:	3328      	adds	r3, #40	@ 0x28
 8009a70:	2101      	movs	r1, #1
 8009a72:	4618      	mov	r0, r3
 8009a74:	f001 fe96 	bl	800b7a4 <RCCEx_PLL3_Config>
 8009a78:	4603      	mov	r3, r0
 8009a7a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8009a7e:	e004      	b.n	8009a8a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009a80:	2301      	movs	r3, #1
 8009a82:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009a86:	e000      	b.n	8009a8a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8009a88:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009a8a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009a8e:	2b00      	cmp	r3, #0
 8009a90:	d10b      	bne.n	8009aaa <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8009a92:	4b6c      	ldr	r3, [pc, #432]	@ (8009c44 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009a94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009a96:	f023 0107 	bic.w	r1, r3, #7
 8009a9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009a9e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009aa2:	4a68      	ldr	r2, [pc, #416]	@ (8009c44 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009aa4:	430b      	orrs	r3, r1
 8009aa6:	6593      	str	r3, [r2, #88]	@ 0x58
 8009aa8:	e003      	b.n	8009ab2 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009aaa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009aae:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8009ab2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009ab6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009aba:	f002 0320 	and.w	r3, r2, #32
 8009abe:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8009ac2:	2300      	movs	r3, #0
 8009ac4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8009ac8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8009acc:	460b      	mov	r3, r1
 8009ace:	4313      	orrs	r3, r2
 8009ad0:	d055      	beq.n	8009b7e <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8009ad2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009ad6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009ada:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009ade:	d033      	beq.n	8009b48 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8009ae0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009ae4:	d82c      	bhi.n	8009b40 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8009ae6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009aea:	d02f      	beq.n	8009b4c <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8009aec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009af0:	d826      	bhi.n	8009b40 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8009af2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8009af6:	d02b      	beq.n	8009b50 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8009af8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8009afc:	d820      	bhi.n	8009b40 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8009afe:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009b02:	d012      	beq.n	8009b2a <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8009b04:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009b08:	d81a      	bhi.n	8009b40 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8009b0a:	2b00      	cmp	r3, #0
 8009b0c:	d022      	beq.n	8009b54 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8009b0e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009b12:	d115      	bne.n	8009b40 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009b14:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009b18:	3308      	adds	r3, #8
 8009b1a:	2100      	movs	r1, #0
 8009b1c:	4618      	mov	r0, r3
 8009b1e:	f001 fd8f 	bl	800b640 <RCCEx_PLL2_Config>
 8009b22:	4603      	mov	r3, r0
 8009b24:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8009b28:	e015      	b.n	8009b56 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8009b2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009b2e:	3328      	adds	r3, #40	@ 0x28
 8009b30:	2102      	movs	r1, #2
 8009b32:	4618      	mov	r0, r3
 8009b34:	f001 fe36 	bl	800b7a4 <RCCEx_PLL3_Config>
 8009b38:	4603      	mov	r3, r0
 8009b3a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8009b3e:	e00a      	b.n	8009b56 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009b40:	2301      	movs	r3, #1
 8009b42:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009b46:	e006      	b.n	8009b56 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8009b48:	bf00      	nop
 8009b4a:	e004      	b.n	8009b56 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8009b4c:	bf00      	nop
 8009b4e:	e002      	b.n	8009b56 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8009b50:	bf00      	nop
 8009b52:	e000      	b.n	8009b56 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8009b54:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009b56:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009b5a:	2b00      	cmp	r3, #0
 8009b5c:	d10b      	bne.n	8009b76 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8009b5e:	4b39      	ldr	r3, [pc, #228]	@ (8009c44 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009b60:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009b62:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8009b66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009b6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009b6e:	4a35      	ldr	r2, [pc, #212]	@ (8009c44 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009b70:	430b      	orrs	r3, r1
 8009b72:	6553      	str	r3, [r2, #84]	@ 0x54
 8009b74:	e003      	b.n	8009b7e <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009b76:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009b7a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8009b7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009b82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b86:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8009b8a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8009b8e:	2300      	movs	r3, #0
 8009b90:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8009b94:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8009b98:	460b      	mov	r3, r1
 8009b9a:	4313      	orrs	r3, r2
 8009b9c:	d058      	beq.n	8009c50 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8009b9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009ba2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8009ba6:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8009baa:	d033      	beq.n	8009c14 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8009bac:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8009bb0:	d82c      	bhi.n	8009c0c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8009bb2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009bb6:	d02f      	beq.n	8009c18 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8009bb8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009bbc:	d826      	bhi.n	8009c0c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8009bbe:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009bc2:	d02b      	beq.n	8009c1c <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8009bc4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009bc8:	d820      	bhi.n	8009c0c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8009bca:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009bce:	d012      	beq.n	8009bf6 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8009bd0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009bd4:	d81a      	bhi.n	8009c0c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8009bd6:	2b00      	cmp	r3, #0
 8009bd8:	d022      	beq.n	8009c20 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8009bda:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009bde:	d115      	bne.n	8009c0c <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009be0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009be4:	3308      	adds	r3, #8
 8009be6:	2100      	movs	r1, #0
 8009be8:	4618      	mov	r0, r3
 8009bea:	f001 fd29 	bl	800b640 <RCCEx_PLL2_Config>
 8009bee:	4603      	mov	r3, r0
 8009bf0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8009bf4:	e015      	b.n	8009c22 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8009bf6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009bfa:	3328      	adds	r3, #40	@ 0x28
 8009bfc:	2102      	movs	r1, #2
 8009bfe:	4618      	mov	r0, r3
 8009c00:	f001 fdd0 	bl	800b7a4 <RCCEx_PLL3_Config>
 8009c04:	4603      	mov	r3, r0
 8009c06:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8009c0a:	e00a      	b.n	8009c22 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009c0c:	2301      	movs	r3, #1
 8009c0e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009c12:	e006      	b.n	8009c22 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8009c14:	bf00      	nop
 8009c16:	e004      	b.n	8009c22 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8009c18:	bf00      	nop
 8009c1a:	e002      	b.n	8009c22 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8009c1c:	bf00      	nop
 8009c1e:	e000      	b.n	8009c22 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8009c20:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009c22:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009c26:	2b00      	cmp	r3, #0
 8009c28:	d10e      	bne.n	8009c48 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8009c2a:	4b06      	ldr	r3, [pc, #24]	@ (8009c44 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009c2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009c2e:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8009c32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009c36:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8009c3a:	4a02      	ldr	r2, [pc, #8]	@ (8009c44 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009c3c:	430b      	orrs	r3, r1
 8009c3e:	6593      	str	r3, [r2, #88]	@ 0x58
 8009c40:	e006      	b.n	8009c50 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8009c42:	bf00      	nop
 8009c44:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009c48:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009c4c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8009c50:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009c54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c58:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8009c5c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009c60:	2300      	movs	r3, #0
 8009c62:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8009c66:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8009c6a:	460b      	mov	r3, r1
 8009c6c:	4313      	orrs	r3, r2
 8009c6e:	d055      	beq.n	8009d1c <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8009c70:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009c74:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8009c78:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8009c7c:	d033      	beq.n	8009ce6 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8009c7e:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8009c82:	d82c      	bhi.n	8009cde <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8009c84:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009c88:	d02f      	beq.n	8009cea <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8009c8a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009c8e:	d826      	bhi.n	8009cde <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8009c90:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8009c94:	d02b      	beq.n	8009cee <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8009c96:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8009c9a:	d820      	bhi.n	8009cde <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8009c9c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009ca0:	d012      	beq.n	8009cc8 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8009ca2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009ca6:	d81a      	bhi.n	8009cde <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8009ca8:	2b00      	cmp	r3, #0
 8009caa:	d022      	beq.n	8009cf2 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8009cac:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009cb0:	d115      	bne.n	8009cde <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009cb2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009cb6:	3308      	adds	r3, #8
 8009cb8:	2100      	movs	r1, #0
 8009cba:	4618      	mov	r0, r3
 8009cbc:	f001 fcc0 	bl	800b640 <RCCEx_PLL2_Config>
 8009cc0:	4603      	mov	r3, r0
 8009cc2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8009cc6:	e015      	b.n	8009cf4 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8009cc8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009ccc:	3328      	adds	r3, #40	@ 0x28
 8009cce:	2102      	movs	r1, #2
 8009cd0:	4618      	mov	r0, r3
 8009cd2:	f001 fd67 	bl	800b7a4 <RCCEx_PLL3_Config>
 8009cd6:	4603      	mov	r3, r0
 8009cd8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8009cdc:	e00a      	b.n	8009cf4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009cde:	2301      	movs	r3, #1
 8009ce0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009ce4:	e006      	b.n	8009cf4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8009ce6:	bf00      	nop
 8009ce8:	e004      	b.n	8009cf4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8009cea:	bf00      	nop
 8009cec:	e002      	b.n	8009cf4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8009cee:	bf00      	nop
 8009cf0:	e000      	b.n	8009cf4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8009cf2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009cf4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009cf8:	2b00      	cmp	r3, #0
 8009cfa:	d10b      	bne.n	8009d14 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8009cfc:	4ba1      	ldr	r3, [pc, #644]	@ (8009f84 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009cfe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009d00:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8009d04:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009d08:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8009d0c:	4a9d      	ldr	r2, [pc, #628]	@ (8009f84 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009d0e:	430b      	orrs	r3, r1
 8009d10:	6593      	str	r3, [r2, #88]	@ 0x58
 8009d12:	e003      	b.n	8009d1c <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009d14:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009d18:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8009d1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009d20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d24:	f002 0308 	and.w	r3, r2, #8
 8009d28:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009d2c:	2300      	movs	r3, #0
 8009d2e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8009d32:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8009d36:	460b      	mov	r3, r1
 8009d38:	4313      	orrs	r3, r2
 8009d3a:	d01e      	beq.n	8009d7a <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8009d3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009d40:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009d44:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009d48:	d10c      	bne.n	8009d64 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8009d4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009d4e:	3328      	adds	r3, #40	@ 0x28
 8009d50:	2102      	movs	r1, #2
 8009d52:	4618      	mov	r0, r3
 8009d54:	f001 fd26 	bl	800b7a4 <RCCEx_PLL3_Config>
 8009d58:	4603      	mov	r3, r0
 8009d5a:	2b00      	cmp	r3, #0
 8009d5c:	d002      	beq.n	8009d64 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8009d5e:	2301      	movs	r3, #1
 8009d60:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8009d64:	4b87      	ldr	r3, [pc, #540]	@ (8009f84 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009d66:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009d68:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8009d6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009d70:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009d74:	4a83      	ldr	r2, [pc, #524]	@ (8009f84 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009d76:	430b      	orrs	r3, r1
 8009d78:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8009d7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009d7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d82:	f002 0310 	and.w	r3, r2, #16
 8009d86:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8009d8a:	2300      	movs	r3, #0
 8009d8c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8009d90:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8009d94:	460b      	mov	r3, r1
 8009d96:	4313      	orrs	r3, r2
 8009d98:	d01e      	beq.n	8009dd8 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8009d9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009d9e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009da2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009da6:	d10c      	bne.n	8009dc2 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8009da8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009dac:	3328      	adds	r3, #40	@ 0x28
 8009dae:	2102      	movs	r1, #2
 8009db0:	4618      	mov	r0, r3
 8009db2:	f001 fcf7 	bl	800b7a4 <RCCEx_PLL3_Config>
 8009db6:	4603      	mov	r3, r0
 8009db8:	2b00      	cmp	r3, #0
 8009dba:	d002      	beq.n	8009dc2 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8009dbc:	2301      	movs	r3, #1
 8009dbe:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8009dc2:	4b70      	ldr	r3, [pc, #448]	@ (8009f84 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009dc4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009dc6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8009dca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009dce:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009dd2:	4a6c      	ldr	r2, [pc, #432]	@ (8009f84 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009dd4:	430b      	orrs	r3, r1
 8009dd6:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8009dd8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009ddc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009de0:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8009de4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009de8:	2300      	movs	r3, #0
 8009dea:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009dee:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8009df2:	460b      	mov	r3, r1
 8009df4:	4313      	orrs	r3, r2
 8009df6:	d03e      	beq.n	8009e76 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8009df8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009dfc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8009e00:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009e04:	d022      	beq.n	8009e4c <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8009e06:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009e0a:	d81b      	bhi.n	8009e44 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8009e0c:	2b00      	cmp	r3, #0
 8009e0e:	d003      	beq.n	8009e18 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8009e10:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009e14:	d00b      	beq.n	8009e2e <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8009e16:	e015      	b.n	8009e44 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009e18:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009e1c:	3308      	adds	r3, #8
 8009e1e:	2100      	movs	r1, #0
 8009e20:	4618      	mov	r0, r3
 8009e22:	f001 fc0d 	bl	800b640 <RCCEx_PLL2_Config>
 8009e26:	4603      	mov	r3, r0
 8009e28:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8009e2c:	e00f      	b.n	8009e4e <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8009e2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009e32:	3328      	adds	r3, #40	@ 0x28
 8009e34:	2102      	movs	r1, #2
 8009e36:	4618      	mov	r0, r3
 8009e38:	f001 fcb4 	bl	800b7a4 <RCCEx_PLL3_Config>
 8009e3c:	4603      	mov	r3, r0
 8009e3e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8009e42:	e004      	b.n	8009e4e <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009e44:	2301      	movs	r3, #1
 8009e46:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009e4a:	e000      	b.n	8009e4e <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8009e4c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009e4e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009e52:	2b00      	cmp	r3, #0
 8009e54:	d10b      	bne.n	8009e6e <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8009e56:	4b4b      	ldr	r3, [pc, #300]	@ (8009f84 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009e58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009e5a:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8009e5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009e62:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8009e66:	4a47      	ldr	r2, [pc, #284]	@ (8009f84 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009e68:	430b      	orrs	r3, r1
 8009e6a:	6593      	str	r3, [r2, #88]	@ 0x58
 8009e6c:	e003      	b.n	8009e76 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009e6e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009e72:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8009e76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009e7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e7e:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8009e82:	67bb      	str	r3, [r7, #120]	@ 0x78
 8009e84:	2300      	movs	r3, #0
 8009e86:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8009e88:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8009e8c:	460b      	mov	r3, r1
 8009e8e:	4313      	orrs	r3, r2
 8009e90:	d03b      	beq.n	8009f0a <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8009e92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009e96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009e9a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8009e9e:	d01f      	beq.n	8009ee0 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8009ea0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8009ea4:	d818      	bhi.n	8009ed8 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8009ea6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009eaa:	d003      	beq.n	8009eb4 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8009eac:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009eb0:	d007      	beq.n	8009ec2 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8009eb2:	e011      	b.n	8009ed8 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009eb4:	4b33      	ldr	r3, [pc, #204]	@ (8009f84 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009eb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009eb8:	4a32      	ldr	r2, [pc, #200]	@ (8009f84 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009eba:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009ebe:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8009ec0:	e00f      	b.n	8009ee2 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009ec2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009ec6:	3328      	adds	r3, #40	@ 0x28
 8009ec8:	2101      	movs	r1, #1
 8009eca:	4618      	mov	r0, r3
 8009ecc:	f001 fc6a 	bl	800b7a4 <RCCEx_PLL3_Config>
 8009ed0:	4603      	mov	r3, r0
 8009ed2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8009ed6:	e004      	b.n	8009ee2 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009ed8:	2301      	movs	r3, #1
 8009eda:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009ede:	e000      	b.n	8009ee2 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8009ee0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009ee2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009ee6:	2b00      	cmp	r3, #0
 8009ee8:	d10b      	bne.n	8009f02 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8009eea:	4b26      	ldr	r3, [pc, #152]	@ (8009f84 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009eec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009eee:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8009ef2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009ef6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009efa:	4a22      	ldr	r2, [pc, #136]	@ (8009f84 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009efc:	430b      	orrs	r3, r1
 8009efe:	6553      	str	r3, [r2, #84]	@ 0x54
 8009f00:	e003      	b.n	8009f0a <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009f02:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009f06:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8009f0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009f0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f12:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8009f16:	673b      	str	r3, [r7, #112]	@ 0x70
 8009f18:	2300      	movs	r3, #0
 8009f1a:	677b      	str	r3, [r7, #116]	@ 0x74
 8009f1c:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8009f20:	460b      	mov	r3, r1
 8009f22:	4313      	orrs	r3, r2
 8009f24:	d034      	beq.n	8009f90 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8009f26:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009f2a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009f2c:	2b00      	cmp	r3, #0
 8009f2e:	d003      	beq.n	8009f38 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8009f30:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009f34:	d007      	beq.n	8009f46 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8009f36:	e011      	b.n	8009f5c <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009f38:	4b12      	ldr	r3, [pc, #72]	@ (8009f84 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009f3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009f3c:	4a11      	ldr	r2, [pc, #68]	@ (8009f84 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009f3e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009f42:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8009f44:	e00e      	b.n	8009f64 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8009f46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009f4a:	3308      	adds	r3, #8
 8009f4c:	2102      	movs	r1, #2
 8009f4e:	4618      	mov	r0, r3
 8009f50:	f001 fb76 	bl	800b640 <RCCEx_PLL2_Config>
 8009f54:	4603      	mov	r3, r0
 8009f56:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8009f5a:	e003      	b.n	8009f64 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8009f5c:	2301      	movs	r3, #1
 8009f5e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009f62:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009f64:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009f68:	2b00      	cmp	r3, #0
 8009f6a:	d10d      	bne.n	8009f88 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8009f6c:	4b05      	ldr	r3, [pc, #20]	@ (8009f84 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009f6e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009f70:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8009f74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009f78:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009f7a:	4a02      	ldr	r2, [pc, #8]	@ (8009f84 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009f7c:	430b      	orrs	r3, r1
 8009f7e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8009f80:	e006      	b.n	8009f90 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8009f82:	bf00      	nop
 8009f84:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009f88:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009f8c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8009f90:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009f94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f98:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8009f9c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009f9e:	2300      	movs	r3, #0
 8009fa0:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8009fa2:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8009fa6:	460b      	mov	r3, r1
 8009fa8:	4313      	orrs	r3, r2
 8009faa:	d00c      	beq.n	8009fc6 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8009fac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009fb0:	3328      	adds	r3, #40	@ 0x28
 8009fb2:	2102      	movs	r1, #2
 8009fb4:	4618      	mov	r0, r3
 8009fb6:	f001 fbf5 	bl	800b7a4 <RCCEx_PLL3_Config>
 8009fba:	4603      	mov	r3, r0
 8009fbc:	2b00      	cmp	r3, #0
 8009fbe:	d002      	beq.n	8009fc6 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8009fc0:	2301      	movs	r3, #1
 8009fc2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8009fc6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009fca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fce:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8009fd2:	663b      	str	r3, [r7, #96]	@ 0x60
 8009fd4:	2300      	movs	r3, #0
 8009fd6:	667b      	str	r3, [r7, #100]	@ 0x64
 8009fd8:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8009fdc:	460b      	mov	r3, r1
 8009fde:	4313      	orrs	r3, r2
 8009fe0:	d038      	beq.n	800a054 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8009fe2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009fe6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009fea:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009fee:	d018      	beq.n	800a022 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8009ff0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009ff4:	d811      	bhi.n	800a01a <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8009ff6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009ffa:	d014      	beq.n	800a026 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8009ffc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a000:	d80b      	bhi.n	800a01a <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800a002:	2b00      	cmp	r3, #0
 800a004:	d011      	beq.n	800a02a <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800a006:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a00a:	d106      	bne.n	800a01a <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a00c:	4bc3      	ldr	r3, [pc, #780]	@ (800a31c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a00e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a010:	4ac2      	ldr	r2, [pc, #776]	@ (800a31c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a012:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a016:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800a018:	e008      	b.n	800a02c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a01a:	2301      	movs	r3, #1
 800a01c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a020:	e004      	b.n	800a02c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800a022:	bf00      	nop
 800a024:	e002      	b.n	800a02c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800a026:	bf00      	nop
 800a028:	e000      	b.n	800a02c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800a02a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a02c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a030:	2b00      	cmp	r3, #0
 800a032:	d10b      	bne.n	800a04c <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800a034:	4bb9      	ldr	r3, [pc, #740]	@ (800a31c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a036:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a038:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800a03c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a040:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a044:	4ab5      	ldr	r2, [pc, #724]	@ (800a31c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a046:	430b      	orrs	r3, r1
 800a048:	6553      	str	r3, [r2, #84]	@ 0x54
 800a04a:	e003      	b.n	800a054 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a04c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a050:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800a054:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a058:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a05c:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 800a060:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a062:	2300      	movs	r3, #0
 800a064:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a066:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800a06a:	460b      	mov	r3, r1
 800a06c:	4313      	orrs	r3, r2
 800a06e:	d009      	beq.n	800a084 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800a070:	4baa      	ldr	r3, [pc, #680]	@ (800a31c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a072:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a074:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800a078:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a07c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a07e:	4aa7      	ldr	r2, [pc, #668]	@ (800a31c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a080:	430b      	orrs	r3, r1
 800a082:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 800a084:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a088:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a08c:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 800a090:	653b      	str	r3, [r7, #80]	@ 0x50
 800a092:	2300      	movs	r3, #0
 800a094:	657b      	str	r3, [r7, #84]	@ 0x54
 800a096:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800a09a:	460b      	mov	r3, r1
 800a09c:	4313      	orrs	r3, r2
 800a09e:	d00a      	beq.n	800a0b6 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800a0a0:	4b9e      	ldr	r3, [pc, #632]	@ (800a31c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a0a2:	691b      	ldr	r3, [r3, #16]
 800a0a4:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 800a0a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a0ac:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800a0b0:	4a9a      	ldr	r2, [pc, #616]	@ (800a31c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a0b2:	430b      	orrs	r3, r1
 800a0b4:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800a0b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a0ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0be:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800a0c2:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a0c4:	2300      	movs	r3, #0
 800a0c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a0c8:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800a0cc:	460b      	mov	r3, r1
 800a0ce:	4313      	orrs	r3, r2
 800a0d0:	d009      	beq.n	800a0e6 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800a0d2:	4b92      	ldr	r3, [pc, #584]	@ (800a31c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a0d4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a0d6:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800a0da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a0de:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a0e0:	4a8e      	ldr	r2, [pc, #568]	@ (800a31c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a0e2:	430b      	orrs	r3, r1
 800a0e4:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800a0e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a0ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0ee:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800a0f2:	643b      	str	r3, [r7, #64]	@ 0x40
 800a0f4:	2300      	movs	r3, #0
 800a0f6:	647b      	str	r3, [r7, #68]	@ 0x44
 800a0f8:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800a0fc:	460b      	mov	r3, r1
 800a0fe:	4313      	orrs	r3, r2
 800a100:	d00e      	beq.n	800a120 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800a102:	4b86      	ldr	r3, [pc, #536]	@ (800a31c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a104:	691b      	ldr	r3, [r3, #16]
 800a106:	4a85      	ldr	r2, [pc, #532]	@ (800a31c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a108:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800a10c:	6113      	str	r3, [r2, #16]
 800a10e:	4b83      	ldr	r3, [pc, #524]	@ (800a31c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a110:	6919      	ldr	r1, [r3, #16]
 800a112:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a116:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800a11a:	4a80      	ldr	r2, [pc, #512]	@ (800a31c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a11c:	430b      	orrs	r3, r1
 800a11e:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800a120:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a124:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a128:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800a12c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a12e:	2300      	movs	r3, #0
 800a130:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a132:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800a136:	460b      	mov	r3, r1
 800a138:	4313      	orrs	r3, r2
 800a13a:	d009      	beq.n	800a150 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800a13c:	4b77      	ldr	r3, [pc, #476]	@ (800a31c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a13e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a140:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800a144:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a148:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a14a:	4a74      	ldr	r2, [pc, #464]	@ (800a31c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a14c:	430b      	orrs	r3, r1
 800a14e:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800a150:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a154:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a158:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800a15c:	633b      	str	r3, [r7, #48]	@ 0x30
 800a15e:	2300      	movs	r3, #0
 800a160:	637b      	str	r3, [r7, #52]	@ 0x34
 800a162:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800a166:	460b      	mov	r3, r1
 800a168:	4313      	orrs	r3, r2
 800a16a:	d00a      	beq.n	800a182 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800a16c:	4b6b      	ldr	r3, [pc, #428]	@ (800a31c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a16e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a170:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800a174:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a178:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a17c:	4a67      	ldr	r2, [pc, #412]	@ (800a31c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a17e:	430b      	orrs	r3, r1
 800a180:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800a182:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a186:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a18a:	2100      	movs	r1, #0
 800a18c:	62b9      	str	r1, [r7, #40]	@ 0x28
 800a18e:	f003 0301 	and.w	r3, r3, #1
 800a192:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a194:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800a198:	460b      	mov	r3, r1
 800a19a:	4313      	orrs	r3, r2
 800a19c:	d011      	beq.n	800a1c2 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a19e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a1a2:	3308      	adds	r3, #8
 800a1a4:	2100      	movs	r1, #0
 800a1a6:	4618      	mov	r0, r3
 800a1a8:	f001 fa4a 	bl	800b640 <RCCEx_PLL2_Config>
 800a1ac:	4603      	mov	r3, r0
 800a1ae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800a1b2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a1b6:	2b00      	cmp	r3, #0
 800a1b8:	d003      	beq.n	800a1c2 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a1ba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a1be:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800a1c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a1c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1ca:	2100      	movs	r1, #0
 800a1cc:	6239      	str	r1, [r7, #32]
 800a1ce:	f003 0302 	and.w	r3, r3, #2
 800a1d2:	627b      	str	r3, [r7, #36]	@ 0x24
 800a1d4:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800a1d8:	460b      	mov	r3, r1
 800a1da:	4313      	orrs	r3, r2
 800a1dc:	d011      	beq.n	800a202 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800a1de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a1e2:	3308      	adds	r3, #8
 800a1e4:	2101      	movs	r1, #1
 800a1e6:	4618      	mov	r0, r3
 800a1e8:	f001 fa2a 	bl	800b640 <RCCEx_PLL2_Config>
 800a1ec:	4603      	mov	r3, r0
 800a1ee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800a1f2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a1f6:	2b00      	cmp	r3, #0
 800a1f8:	d003      	beq.n	800a202 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a1fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a1fe:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800a202:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a206:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a20a:	2100      	movs	r1, #0
 800a20c:	61b9      	str	r1, [r7, #24]
 800a20e:	f003 0304 	and.w	r3, r3, #4
 800a212:	61fb      	str	r3, [r7, #28]
 800a214:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800a218:	460b      	mov	r3, r1
 800a21a:	4313      	orrs	r3, r2
 800a21c:	d011      	beq.n	800a242 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800a21e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a222:	3308      	adds	r3, #8
 800a224:	2102      	movs	r1, #2
 800a226:	4618      	mov	r0, r3
 800a228:	f001 fa0a 	bl	800b640 <RCCEx_PLL2_Config>
 800a22c:	4603      	mov	r3, r0
 800a22e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800a232:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a236:	2b00      	cmp	r3, #0
 800a238:	d003      	beq.n	800a242 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a23a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a23e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800a242:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a246:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a24a:	2100      	movs	r1, #0
 800a24c:	6139      	str	r1, [r7, #16]
 800a24e:	f003 0308 	and.w	r3, r3, #8
 800a252:	617b      	str	r3, [r7, #20]
 800a254:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800a258:	460b      	mov	r3, r1
 800a25a:	4313      	orrs	r3, r2
 800a25c:	d011      	beq.n	800a282 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800a25e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a262:	3328      	adds	r3, #40	@ 0x28
 800a264:	2100      	movs	r1, #0
 800a266:	4618      	mov	r0, r3
 800a268:	f001 fa9c 	bl	800b7a4 <RCCEx_PLL3_Config>
 800a26c:	4603      	mov	r3, r0
 800a26e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 800a272:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a276:	2b00      	cmp	r3, #0
 800a278:	d003      	beq.n	800a282 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a27a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a27e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800a282:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a286:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a28a:	2100      	movs	r1, #0
 800a28c:	60b9      	str	r1, [r7, #8]
 800a28e:	f003 0310 	and.w	r3, r3, #16
 800a292:	60fb      	str	r3, [r7, #12]
 800a294:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800a298:	460b      	mov	r3, r1
 800a29a:	4313      	orrs	r3, r2
 800a29c:	d011      	beq.n	800a2c2 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800a29e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a2a2:	3328      	adds	r3, #40	@ 0x28
 800a2a4:	2101      	movs	r1, #1
 800a2a6:	4618      	mov	r0, r3
 800a2a8:	f001 fa7c 	bl	800b7a4 <RCCEx_PLL3_Config>
 800a2ac:	4603      	mov	r3, r0
 800a2ae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800a2b2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a2b6:	2b00      	cmp	r3, #0
 800a2b8:	d003      	beq.n	800a2c2 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a2ba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a2be:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800a2c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a2c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2ca:	2100      	movs	r1, #0
 800a2cc:	6039      	str	r1, [r7, #0]
 800a2ce:	f003 0320 	and.w	r3, r3, #32
 800a2d2:	607b      	str	r3, [r7, #4]
 800a2d4:	e9d7 1200 	ldrd	r1, r2, [r7]
 800a2d8:	460b      	mov	r3, r1
 800a2da:	4313      	orrs	r3, r2
 800a2dc:	d011      	beq.n	800a302 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800a2de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a2e2:	3328      	adds	r3, #40	@ 0x28
 800a2e4:	2102      	movs	r1, #2
 800a2e6:	4618      	mov	r0, r3
 800a2e8:	f001 fa5c 	bl	800b7a4 <RCCEx_PLL3_Config>
 800a2ec:	4603      	mov	r3, r0
 800a2ee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800a2f2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a2f6:	2b00      	cmp	r3, #0
 800a2f8:	d003      	beq.n	800a302 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a2fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a2fe:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 800a302:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 800a306:	2b00      	cmp	r3, #0
 800a308:	d101      	bne.n	800a30e <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 800a30a:	2300      	movs	r3, #0
 800a30c:	e000      	b.n	800a310 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 800a30e:	2301      	movs	r3, #1
}
 800a310:	4618      	mov	r0, r3
 800a312:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 800a316:	46bd      	mov	sp, r7
 800a318:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a31c:	58024400 	.word	0x58024400

0800a320 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 800a320:	b580      	push	{r7, lr}
 800a322:	b090      	sub	sp, #64	@ 0x40
 800a324:	af00      	add	r7, sp, #0
 800a326:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800a32a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a32e:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 800a332:	430b      	orrs	r3, r1
 800a334:	f040 8094 	bne.w	800a460 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 800a338:	4b9e      	ldr	r3, [pc, #632]	@ (800a5b4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a33a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a33c:	f003 0307 	and.w	r3, r3, #7
 800a340:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800a342:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a344:	2b04      	cmp	r3, #4
 800a346:	f200 8087 	bhi.w	800a458 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 800a34a:	a201      	add	r2, pc, #4	@ (adr r2, 800a350 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 800a34c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a350:	0800a365 	.word	0x0800a365
 800a354:	0800a38d 	.word	0x0800a38d
 800a358:	0800a3b5 	.word	0x0800a3b5
 800a35c:	0800a451 	.word	0x0800a451
 800a360:	0800a3dd 	.word	0x0800a3dd
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800a364:	4b93      	ldr	r3, [pc, #588]	@ (800a5b4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a366:	681b      	ldr	r3, [r3, #0]
 800a368:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a36c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a370:	d108      	bne.n	800a384 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a372:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a376:	4618      	mov	r0, r3
 800a378:	f001 f810 	bl	800b39c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a37c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a37e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a380:	f000 bd45 	b.w	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a384:	2300      	movs	r3, #0
 800a386:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a388:	f000 bd41 	b.w	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a38c:	4b89      	ldr	r3, [pc, #548]	@ (800a5b4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a38e:	681b      	ldr	r3, [r3, #0]
 800a390:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a394:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a398:	d108      	bne.n	800a3ac <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a39a:	f107 0318 	add.w	r3, r7, #24
 800a39e:	4618      	mov	r0, r3
 800a3a0:	f000 fd54 	bl	800ae4c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800a3a4:	69bb      	ldr	r3, [r7, #24]
 800a3a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a3a8:	f000 bd31 	b.w	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a3ac:	2300      	movs	r3, #0
 800a3ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a3b0:	f000 bd2d 	b.w	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a3b4:	4b7f      	ldr	r3, [pc, #508]	@ (800a5b4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a3b6:	681b      	ldr	r3, [r3, #0]
 800a3b8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a3bc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a3c0:	d108      	bne.n	800a3d4 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a3c2:	f107 030c 	add.w	r3, r7, #12
 800a3c6:	4618      	mov	r0, r3
 800a3c8:	f000 fe94 	bl	800b0f4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800a3cc:	68fb      	ldr	r3, [r7, #12]
 800a3ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a3d0:	f000 bd1d 	b.w	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a3d4:	2300      	movs	r3, #0
 800a3d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a3d8:	f000 bd19 	b.w	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a3dc:	4b75      	ldr	r3, [pc, #468]	@ (800a5b4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a3de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a3e0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800a3e4:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a3e6:	4b73      	ldr	r3, [pc, #460]	@ (800a5b4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a3e8:	681b      	ldr	r3, [r3, #0]
 800a3ea:	f003 0304 	and.w	r3, r3, #4
 800a3ee:	2b04      	cmp	r3, #4
 800a3f0:	d10c      	bne.n	800a40c <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 800a3f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a3f4:	2b00      	cmp	r3, #0
 800a3f6:	d109      	bne.n	800a40c <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a3f8:	4b6e      	ldr	r3, [pc, #440]	@ (800a5b4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a3fa:	681b      	ldr	r3, [r3, #0]
 800a3fc:	08db      	lsrs	r3, r3, #3
 800a3fe:	f003 0303 	and.w	r3, r3, #3
 800a402:	4a6d      	ldr	r2, [pc, #436]	@ (800a5b8 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800a404:	fa22 f303 	lsr.w	r3, r2, r3
 800a408:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a40a:	e01f      	b.n	800a44c <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a40c:	4b69      	ldr	r3, [pc, #420]	@ (800a5b4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a40e:	681b      	ldr	r3, [r3, #0]
 800a410:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a414:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a418:	d106      	bne.n	800a428 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 800a41a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a41c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a420:	d102      	bne.n	800a428 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800a422:	4b66      	ldr	r3, [pc, #408]	@ (800a5bc <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800a424:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a426:	e011      	b.n	800a44c <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a428:	4b62      	ldr	r3, [pc, #392]	@ (800a5b4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a42a:	681b      	ldr	r3, [r3, #0]
 800a42c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a430:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a434:	d106      	bne.n	800a444 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 800a436:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a438:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a43c:	d102      	bne.n	800a444 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800a43e:	4b60      	ldr	r3, [pc, #384]	@ (800a5c0 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 800a440:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a442:	e003      	b.n	800a44c <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800a444:	2300      	movs	r3, #0
 800a446:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800a448:	f000 bce1 	b.w	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800a44c:	f000 bcdf 	b.w	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800a450:	4b5c      	ldr	r3, [pc, #368]	@ (800a5c4 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 800a452:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a454:	f000 bcdb 	b.w	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800a458:	2300      	movs	r3, #0
 800a45a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a45c:	f000 bcd7 	b.w	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 800a460:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a464:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 800a468:	430b      	orrs	r3, r1
 800a46a:	f040 80ad 	bne.w	800a5c8 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 800a46e:	4b51      	ldr	r3, [pc, #324]	@ (800a5b4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a470:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a472:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 800a476:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800a478:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a47a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a47e:	d056      	beq.n	800a52e <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 800a480:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a482:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a486:	f200 8090 	bhi.w	800a5aa <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800a48a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a48c:	2bc0      	cmp	r3, #192	@ 0xc0
 800a48e:	f000 8088 	beq.w	800a5a2 <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 800a492:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a494:	2bc0      	cmp	r3, #192	@ 0xc0
 800a496:	f200 8088 	bhi.w	800a5aa <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800a49a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a49c:	2b80      	cmp	r3, #128	@ 0x80
 800a49e:	d032      	beq.n	800a506 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 800a4a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a4a2:	2b80      	cmp	r3, #128	@ 0x80
 800a4a4:	f200 8081 	bhi.w	800a5aa <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800a4a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a4aa:	2b00      	cmp	r3, #0
 800a4ac:	d003      	beq.n	800a4b6 <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 800a4ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a4b0:	2b40      	cmp	r3, #64	@ 0x40
 800a4b2:	d014      	beq.n	800a4de <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 800a4b4:	e079      	b.n	800a5aa <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800a4b6:	4b3f      	ldr	r3, [pc, #252]	@ (800a5b4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a4b8:	681b      	ldr	r3, [r3, #0]
 800a4ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a4be:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a4c2:	d108      	bne.n	800a4d6 <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a4c4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a4c8:	4618      	mov	r0, r3
 800a4ca:	f000 ff67 	bl	800b39c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a4ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a4d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a4d2:	f000 bc9c 	b.w	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a4d6:	2300      	movs	r3, #0
 800a4d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a4da:	f000 bc98 	b.w	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a4de:	4b35      	ldr	r3, [pc, #212]	@ (800a5b4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a4e0:	681b      	ldr	r3, [r3, #0]
 800a4e2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a4e6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a4ea:	d108      	bne.n	800a4fe <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a4ec:	f107 0318 	add.w	r3, r7, #24
 800a4f0:	4618      	mov	r0, r3
 800a4f2:	f000 fcab 	bl	800ae4c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800a4f6:	69bb      	ldr	r3, [r7, #24]
 800a4f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a4fa:	f000 bc88 	b.w	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a4fe:	2300      	movs	r3, #0
 800a500:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a502:	f000 bc84 	b.w	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a506:	4b2b      	ldr	r3, [pc, #172]	@ (800a5b4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a508:	681b      	ldr	r3, [r3, #0]
 800a50a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a50e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a512:	d108      	bne.n	800a526 <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a514:	f107 030c 	add.w	r3, r7, #12
 800a518:	4618      	mov	r0, r3
 800a51a:	f000 fdeb 	bl	800b0f4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800a51e:	68fb      	ldr	r3, [r7, #12]
 800a520:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a522:	f000 bc74 	b.w	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a526:	2300      	movs	r3, #0
 800a528:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a52a:	f000 bc70 	b.w	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a52e:	4b21      	ldr	r3, [pc, #132]	@ (800a5b4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a530:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a532:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800a536:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a538:	4b1e      	ldr	r3, [pc, #120]	@ (800a5b4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a53a:	681b      	ldr	r3, [r3, #0]
 800a53c:	f003 0304 	and.w	r3, r3, #4
 800a540:	2b04      	cmp	r3, #4
 800a542:	d10c      	bne.n	800a55e <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 800a544:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a546:	2b00      	cmp	r3, #0
 800a548:	d109      	bne.n	800a55e <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a54a:	4b1a      	ldr	r3, [pc, #104]	@ (800a5b4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a54c:	681b      	ldr	r3, [r3, #0]
 800a54e:	08db      	lsrs	r3, r3, #3
 800a550:	f003 0303 	and.w	r3, r3, #3
 800a554:	4a18      	ldr	r2, [pc, #96]	@ (800a5b8 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800a556:	fa22 f303 	lsr.w	r3, r2, r3
 800a55a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a55c:	e01f      	b.n	800a59e <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a55e:	4b15      	ldr	r3, [pc, #84]	@ (800a5b4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a560:	681b      	ldr	r3, [r3, #0]
 800a562:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a566:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a56a:	d106      	bne.n	800a57a <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 800a56c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a56e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a572:	d102      	bne.n	800a57a <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800a574:	4b11      	ldr	r3, [pc, #68]	@ (800a5bc <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800a576:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a578:	e011      	b.n	800a59e <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a57a:	4b0e      	ldr	r3, [pc, #56]	@ (800a5b4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a57c:	681b      	ldr	r3, [r3, #0]
 800a57e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a582:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a586:	d106      	bne.n	800a596 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 800a588:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a58a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a58e:	d102      	bne.n	800a596 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800a590:	4b0b      	ldr	r3, [pc, #44]	@ (800a5c0 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 800a592:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a594:	e003      	b.n	800a59e <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800a596:	2300      	movs	r3, #0
 800a598:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800a59a:	f000 bc38 	b.w	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800a59e:	f000 bc36 	b.w	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800a5a2:	4b08      	ldr	r3, [pc, #32]	@ (800a5c4 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 800a5a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a5a6:	f000 bc32 	b.w	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800a5aa:	2300      	movs	r3, #0
 800a5ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a5ae:	f000 bc2e 	b.w	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800a5b2:	bf00      	nop
 800a5b4:	58024400 	.word	0x58024400
 800a5b8:	03d09000 	.word	0x03d09000
 800a5bc:	003d0900 	.word	0x003d0900
 800a5c0:	017d7840 	.word	0x017d7840
 800a5c4:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 800a5c8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a5cc:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 800a5d0:	430b      	orrs	r3, r1
 800a5d2:	f040 809c 	bne.w	800a70e <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 800a5d6:	4b9e      	ldr	r3, [pc, #632]	@ (800a850 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a5d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a5da:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 800a5de:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800a5e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a5e2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800a5e6:	d054      	beq.n	800a692 <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 800a5e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a5ea:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800a5ee:	f200 808b 	bhi.w	800a708 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800a5f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a5f4:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800a5f8:	f000 8083 	beq.w	800a702 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 800a5fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a5fe:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800a602:	f200 8081 	bhi.w	800a708 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800a606:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a608:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a60c:	d02f      	beq.n	800a66e <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 800a60e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a610:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a614:	d878      	bhi.n	800a708 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800a616:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a618:	2b00      	cmp	r3, #0
 800a61a:	d004      	beq.n	800a626 <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 800a61c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a61e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800a622:	d012      	beq.n	800a64a <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 800a624:	e070      	b.n	800a708 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800a626:	4b8a      	ldr	r3, [pc, #552]	@ (800a850 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a628:	681b      	ldr	r3, [r3, #0]
 800a62a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a62e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a632:	d107      	bne.n	800a644 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a634:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a638:	4618      	mov	r0, r3
 800a63a:	f000 feaf 	bl	800b39c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a63e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a640:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a642:	e3e4      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a644:	2300      	movs	r3, #0
 800a646:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a648:	e3e1      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a64a:	4b81      	ldr	r3, [pc, #516]	@ (800a850 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a64c:	681b      	ldr	r3, [r3, #0]
 800a64e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a652:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a656:	d107      	bne.n	800a668 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a658:	f107 0318 	add.w	r3, r7, #24
 800a65c:	4618      	mov	r0, r3
 800a65e:	f000 fbf5 	bl	800ae4c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800a662:	69bb      	ldr	r3, [r7, #24]
 800a664:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a666:	e3d2      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a668:	2300      	movs	r3, #0
 800a66a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a66c:	e3cf      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a66e:	4b78      	ldr	r3, [pc, #480]	@ (800a850 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a670:	681b      	ldr	r3, [r3, #0]
 800a672:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a676:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a67a:	d107      	bne.n	800a68c <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a67c:	f107 030c 	add.w	r3, r7, #12
 800a680:	4618      	mov	r0, r3
 800a682:	f000 fd37 	bl	800b0f4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800a686:	68fb      	ldr	r3, [r7, #12]
 800a688:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a68a:	e3c0      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a68c:	2300      	movs	r3, #0
 800a68e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a690:	e3bd      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a692:	4b6f      	ldr	r3, [pc, #444]	@ (800a850 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a694:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a696:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800a69a:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a69c:	4b6c      	ldr	r3, [pc, #432]	@ (800a850 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a69e:	681b      	ldr	r3, [r3, #0]
 800a6a0:	f003 0304 	and.w	r3, r3, #4
 800a6a4:	2b04      	cmp	r3, #4
 800a6a6:	d10c      	bne.n	800a6c2 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 800a6a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a6aa:	2b00      	cmp	r3, #0
 800a6ac:	d109      	bne.n	800a6c2 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a6ae:	4b68      	ldr	r3, [pc, #416]	@ (800a850 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a6b0:	681b      	ldr	r3, [r3, #0]
 800a6b2:	08db      	lsrs	r3, r3, #3
 800a6b4:	f003 0303 	and.w	r3, r3, #3
 800a6b8:	4a66      	ldr	r2, [pc, #408]	@ (800a854 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800a6ba:	fa22 f303 	lsr.w	r3, r2, r3
 800a6be:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a6c0:	e01e      	b.n	800a700 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a6c2:	4b63      	ldr	r3, [pc, #396]	@ (800a850 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a6c4:	681b      	ldr	r3, [r3, #0]
 800a6c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a6ca:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a6ce:	d106      	bne.n	800a6de <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 800a6d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a6d2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a6d6:	d102      	bne.n	800a6de <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800a6d8:	4b5f      	ldr	r3, [pc, #380]	@ (800a858 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800a6da:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a6dc:	e010      	b.n	800a700 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a6de:	4b5c      	ldr	r3, [pc, #368]	@ (800a850 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a6e0:	681b      	ldr	r3, [r3, #0]
 800a6e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a6e6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a6ea:	d106      	bne.n	800a6fa <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 800a6ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a6ee:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a6f2:	d102      	bne.n	800a6fa <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800a6f4:	4b59      	ldr	r3, [pc, #356]	@ (800a85c <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800a6f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a6f8:	e002      	b.n	800a700 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800a6fa:	2300      	movs	r3, #0
 800a6fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800a6fe:	e386      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800a700:	e385      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800a702:	4b57      	ldr	r3, [pc, #348]	@ (800a860 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800a704:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a706:	e382      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800a708:	2300      	movs	r3, #0
 800a70a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a70c:	e37f      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 800a70e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a712:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 800a716:	430b      	orrs	r3, r1
 800a718:	f040 80a7 	bne.w	800a86a <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 800a71c:	4b4c      	ldr	r3, [pc, #304]	@ (800a850 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a71e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a720:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 800a724:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800a726:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a728:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800a72c:	d055      	beq.n	800a7da <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 800a72e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a730:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800a734:	f200 8096 	bhi.w	800a864 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800a738:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a73a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800a73e:	f000 8084 	beq.w	800a84a <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 800a742:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a744:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800a748:	f200 808c 	bhi.w	800a864 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800a74c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a74e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a752:	d030      	beq.n	800a7b6 <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 800a754:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a756:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a75a:	f200 8083 	bhi.w	800a864 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800a75e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a760:	2b00      	cmp	r3, #0
 800a762:	d004      	beq.n	800a76e <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 800a764:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a766:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a76a:	d012      	beq.n	800a792 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 800a76c:	e07a      	b.n	800a864 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800a76e:	4b38      	ldr	r3, [pc, #224]	@ (800a850 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a770:	681b      	ldr	r3, [r3, #0]
 800a772:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a776:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a77a:	d107      	bne.n	800a78c <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a77c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a780:	4618      	mov	r0, r3
 800a782:	f000 fe0b 	bl	800b39c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a786:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a788:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a78a:	e340      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a78c:	2300      	movs	r3, #0
 800a78e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a790:	e33d      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a792:	4b2f      	ldr	r3, [pc, #188]	@ (800a850 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a794:	681b      	ldr	r3, [r3, #0]
 800a796:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a79a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a79e:	d107      	bne.n	800a7b0 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a7a0:	f107 0318 	add.w	r3, r7, #24
 800a7a4:	4618      	mov	r0, r3
 800a7a6:	f000 fb51 	bl	800ae4c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800a7aa:	69bb      	ldr	r3, [r7, #24]
 800a7ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a7ae:	e32e      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a7b0:	2300      	movs	r3, #0
 800a7b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a7b4:	e32b      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a7b6:	4b26      	ldr	r3, [pc, #152]	@ (800a850 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a7b8:	681b      	ldr	r3, [r3, #0]
 800a7ba:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a7be:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a7c2:	d107      	bne.n	800a7d4 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a7c4:	f107 030c 	add.w	r3, r7, #12
 800a7c8:	4618      	mov	r0, r3
 800a7ca:	f000 fc93 	bl	800b0f4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800a7ce:	68fb      	ldr	r3, [r7, #12]
 800a7d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a7d2:	e31c      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a7d4:	2300      	movs	r3, #0
 800a7d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a7d8:	e319      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a7da:	4b1d      	ldr	r3, [pc, #116]	@ (800a850 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a7dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a7de:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800a7e2:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a7e4:	4b1a      	ldr	r3, [pc, #104]	@ (800a850 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a7e6:	681b      	ldr	r3, [r3, #0]
 800a7e8:	f003 0304 	and.w	r3, r3, #4
 800a7ec:	2b04      	cmp	r3, #4
 800a7ee:	d10c      	bne.n	800a80a <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 800a7f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a7f2:	2b00      	cmp	r3, #0
 800a7f4:	d109      	bne.n	800a80a <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a7f6:	4b16      	ldr	r3, [pc, #88]	@ (800a850 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a7f8:	681b      	ldr	r3, [r3, #0]
 800a7fa:	08db      	lsrs	r3, r3, #3
 800a7fc:	f003 0303 	and.w	r3, r3, #3
 800a800:	4a14      	ldr	r2, [pc, #80]	@ (800a854 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800a802:	fa22 f303 	lsr.w	r3, r2, r3
 800a806:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a808:	e01e      	b.n	800a848 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a80a:	4b11      	ldr	r3, [pc, #68]	@ (800a850 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a80c:	681b      	ldr	r3, [r3, #0]
 800a80e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a812:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a816:	d106      	bne.n	800a826 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 800a818:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a81a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a81e:	d102      	bne.n	800a826 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800a820:	4b0d      	ldr	r3, [pc, #52]	@ (800a858 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800a822:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a824:	e010      	b.n	800a848 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a826:	4b0a      	ldr	r3, [pc, #40]	@ (800a850 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a828:	681b      	ldr	r3, [r3, #0]
 800a82a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a82e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a832:	d106      	bne.n	800a842 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 800a834:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a836:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a83a:	d102      	bne.n	800a842 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800a83c:	4b07      	ldr	r3, [pc, #28]	@ (800a85c <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800a83e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a840:	e002      	b.n	800a848 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800a842:	2300      	movs	r3, #0
 800a844:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800a846:	e2e2      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800a848:	e2e1      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800a84a:	4b05      	ldr	r3, [pc, #20]	@ (800a860 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800a84c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a84e:	e2de      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800a850:	58024400 	.word	0x58024400
 800a854:	03d09000 	.word	0x03d09000
 800a858:	003d0900 	.word	0x003d0900
 800a85c:	017d7840 	.word	0x017d7840
 800a860:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 800a864:	2300      	movs	r3, #0
 800a866:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a868:	e2d1      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800a86a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a86e:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 800a872:	430b      	orrs	r3, r1
 800a874:	f040 809c 	bne.w	800a9b0 <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 800a878:	4b93      	ldr	r3, [pc, #588]	@ (800aac8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a87a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a87c:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800a880:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800a882:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a884:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a888:	d054      	beq.n	800a934 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 800a88a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a88c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a890:	f200 808b 	bhi.w	800a9aa <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800a894:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a896:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800a89a:	f000 8083 	beq.w	800a9a4 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 800a89e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a8a0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800a8a4:	f200 8081 	bhi.w	800a9aa <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800a8a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a8aa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a8ae:	d02f      	beq.n	800a910 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 800a8b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a8b2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a8b6:	d878      	bhi.n	800a9aa <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800a8b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a8ba:	2b00      	cmp	r3, #0
 800a8bc:	d004      	beq.n	800a8c8 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 800a8be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a8c0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a8c4:	d012      	beq.n	800a8ec <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 800a8c6:	e070      	b.n	800a9aa <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800a8c8:	4b7f      	ldr	r3, [pc, #508]	@ (800aac8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a8ca:	681b      	ldr	r3, [r3, #0]
 800a8cc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a8d0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a8d4:	d107      	bne.n	800a8e6 <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a8d6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a8da:	4618      	mov	r0, r3
 800a8dc:	f000 fd5e 	bl	800b39c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a8e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a8e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a8e4:	e293      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a8e6:	2300      	movs	r3, #0
 800a8e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a8ea:	e290      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a8ec:	4b76      	ldr	r3, [pc, #472]	@ (800aac8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a8ee:	681b      	ldr	r3, [r3, #0]
 800a8f0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a8f4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a8f8:	d107      	bne.n	800a90a <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a8fa:	f107 0318 	add.w	r3, r7, #24
 800a8fe:	4618      	mov	r0, r3
 800a900:	f000 faa4 	bl	800ae4c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800a904:	69bb      	ldr	r3, [r7, #24]
 800a906:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a908:	e281      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a90a:	2300      	movs	r3, #0
 800a90c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a90e:	e27e      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a910:	4b6d      	ldr	r3, [pc, #436]	@ (800aac8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a912:	681b      	ldr	r3, [r3, #0]
 800a914:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a918:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a91c:	d107      	bne.n	800a92e <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a91e:	f107 030c 	add.w	r3, r7, #12
 800a922:	4618      	mov	r0, r3
 800a924:	f000 fbe6 	bl	800b0f4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800a928:	68fb      	ldr	r3, [r7, #12]
 800a92a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a92c:	e26f      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a92e:	2300      	movs	r3, #0
 800a930:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a932:	e26c      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a934:	4b64      	ldr	r3, [pc, #400]	@ (800aac8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a936:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a938:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800a93c:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a93e:	4b62      	ldr	r3, [pc, #392]	@ (800aac8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a940:	681b      	ldr	r3, [r3, #0]
 800a942:	f003 0304 	and.w	r3, r3, #4
 800a946:	2b04      	cmp	r3, #4
 800a948:	d10c      	bne.n	800a964 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 800a94a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a94c:	2b00      	cmp	r3, #0
 800a94e:	d109      	bne.n	800a964 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a950:	4b5d      	ldr	r3, [pc, #372]	@ (800aac8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a952:	681b      	ldr	r3, [r3, #0]
 800a954:	08db      	lsrs	r3, r3, #3
 800a956:	f003 0303 	and.w	r3, r3, #3
 800a95a:	4a5c      	ldr	r2, [pc, #368]	@ (800aacc <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 800a95c:	fa22 f303 	lsr.w	r3, r2, r3
 800a960:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a962:	e01e      	b.n	800a9a2 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a964:	4b58      	ldr	r3, [pc, #352]	@ (800aac8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a966:	681b      	ldr	r3, [r3, #0]
 800a968:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a96c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a970:	d106      	bne.n	800a980 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 800a972:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a974:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a978:	d102      	bne.n	800a980 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800a97a:	4b55      	ldr	r3, [pc, #340]	@ (800aad0 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800a97c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a97e:	e010      	b.n	800a9a2 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a980:	4b51      	ldr	r3, [pc, #324]	@ (800aac8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a982:	681b      	ldr	r3, [r3, #0]
 800a984:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a988:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a98c:	d106      	bne.n	800a99c <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 800a98e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a990:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a994:	d102      	bne.n	800a99c <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800a996:	4b4f      	ldr	r3, [pc, #316]	@ (800aad4 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 800a998:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a99a:	e002      	b.n	800a9a2 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800a99c:	2300      	movs	r3, #0
 800a99e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800a9a0:	e235      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800a9a2:	e234      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800a9a4:	4b4c      	ldr	r3, [pc, #304]	@ (800aad8 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 800a9a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a9a8:	e231      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800a9aa:	2300      	movs	r3, #0
 800a9ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a9ae:	e22e      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 800a9b0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a9b4:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 800a9b8:	430b      	orrs	r3, r1
 800a9ba:	f040 808f 	bne.w	800aadc <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 800a9be:	4b42      	ldr	r3, [pc, #264]	@ (800aac8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a9c0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a9c2:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800a9c6:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 800a9c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a9ca:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800a9ce:	d06b      	beq.n	800aaa8 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 800a9d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a9d2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800a9d6:	d874      	bhi.n	800aac2 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800a9d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a9da:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800a9de:	d056      	beq.n	800aa8e <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 800a9e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a9e2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800a9e6:	d86c      	bhi.n	800aac2 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800a9e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a9ea:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800a9ee:	d03b      	beq.n	800aa68 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 800a9f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a9f2:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800a9f6:	d864      	bhi.n	800aac2 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800a9f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a9fa:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a9fe:	d021      	beq.n	800aa44 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 800aa00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa02:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800aa06:	d85c      	bhi.n	800aac2 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800aa08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa0a:	2b00      	cmp	r3, #0
 800aa0c:	d004      	beq.n	800aa18 <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 800aa0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa10:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800aa14:	d004      	beq.n	800aa20 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 800aa16:	e054      	b.n	800aac2 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 800aa18:	f7fe fa4c 	bl	8008eb4 <HAL_RCC_GetPCLK1Freq>
 800aa1c:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800aa1e:	e1f6      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800aa20:	4b29      	ldr	r3, [pc, #164]	@ (800aac8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800aa22:	681b      	ldr	r3, [r3, #0]
 800aa24:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800aa28:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800aa2c:	d107      	bne.n	800aa3e <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800aa2e:	f107 0318 	add.w	r3, r7, #24
 800aa32:	4618      	mov	r0, r3
 800aa34:	f000 fa0a 	bl	800ae4c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800aa38:	69fb      	ldr	r3, [r7, #28]
 800aa3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800aa3c:	e1e7      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800aa3e:	2300      	movs	r3, #0
 800aa40:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aa42:	e1e4      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800aa44:	4b20      	ldr	r3, [pc, #128]	@ (800aac8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800aa46:	681b      	ldr	r3, [r3, #0]
 800aa48:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800aa4c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800aa50:	d107      	bne.n	800aa62 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800aa52:	f107 030c 	add.w	r3, r7, #12
 800aa56:	4618      	mov	r0, r3
 800aa58:	f000 fb4c 	bl	800b0f4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800aa5c:	693b      	ldr	r3, [r7, #16]
 800aa5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800aa60:	e1d5      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800aa62:	2300      	movs	r3, #0
 800aa64:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aa66:	e1d2      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800aa68:	4b17      	ldr	r3, [pc, #92]	@ (800aac8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800aa6a:	681b      	ldr	r3, [r3, #0]
 800aa6c:	f003 0304 	and.w	r3, r3, #4
 800aa70:	2b04      	cmp	r3, #4
 800aa72:	d109      	bne.n	800aa88 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800aa74:	4b14      	ldr	r3, [pc, #80]	@ (800aac8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800aa76:	681b      	ldr	r3, [r3, #0]
 800aa78:	08db      	lsrs	r3, r3, #3
 800aa7a:	f003 0303 	and.w	r3, r3, #3
 800aa7e:	4a13      	ldr	r2, [pc, #76]	@ (800aacc <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 800aa80:	fa22 f303 	lsr.w	r3, r2, r3
 800aa84:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800aa86:	e1c2      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800aa88:	2300      	movs	r3, #0
 800aa8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aa8c:	e1bf      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800aa8e:	4b0e      	ldr	r3, [pc, #56]	@ (800aac8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800aa90:	681b      	ldr	r3, [r3, #0]
 800aa92:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800aa96:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800aa9a:	d102      	bne.n	800aaa2 <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 800aa9c:	4b0c      	ldr	r3, [pc, #48]	@ (800aad0 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800aa9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800aaa0:	e1b5      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800aaa2:	2300      	movs	r3, #0
 800aaa4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aaa6:	e1b2      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800aaa8:	4b07      	ldr	r3, [pc, #28]	@ (800aac8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800aaaa:	681b      	ldr	r3, [r3, #0]
 800aaac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800aab0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800aab4:	d102      	bne.n	800aabc <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 800aab6:	4b07      	ldr	r3, [pc, #28]	@ (800aad4 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 800aab8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800aaba:	e1a8      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800aabc:	2300      	movs	r3, #0
 800aabe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aac0:	e1a5      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800aac2:	2300      	movs	r3, #0
 800aac4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aac6:	e1a2      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800aac8:	58024400 	.word	0x58024400
 800aacc:	03d09000 	.word	0x03d09000
 800aad0:	003d0900 	.word	0x003d0900
 800aad4:	017d7840 	.word	0x017d7840
 800aad8:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800aadc:	e9d7 2300 	ldrd	r2, r3, [r7]
 800aae0:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 800aae4:	430b      	orrs	r3, r1
 800aae6:	d173      	bne.n	800abd0 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800aae8:	4b9c      	ldr	r3, [pc, #624]	@ (800ad5c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800aaea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800aaec:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800aaf0:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800aaf2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aaf4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800aaf8:	d02f      	beq.n	800ab5a <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 800aafa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aafc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ab00:	d863      	bhi.n	800abca <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 800ab02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab04:	2b00      	cmp	r3, #0
 800ab06:	d004      	beq.n	800ab12 <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 800ab08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab0a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ab0e:	d012      	beq.n	800ab36 <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 800ab10:	e05b      	b.n	800abca <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800ab12:	4b92      	ldr	r3, [pc, #584]	@ (800ad5c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800ab14:	681b      	ldr	r3, [r3, #0]
 800ab16:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ab1a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ab1e:	d107      	bne.n	800ab30 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ab20:	f107 0318 	add.w	r3, r7, #24
 800ab24:	4618      	mov	r0, r3
 800ab26:	f000 f991 	bl	800ae4c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800ab2a:	69bb      	ldr	r3, [r7, #24]
 800ab2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ab2e:	e16e      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ab30:	2300      	movs	r3, #0
 800ab32:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ab34:	e16b      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800ab36:	4b89      	ldr	r3, [pc, #548]	@ (800ad5c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800ab38:	681b      	ldr	r3, [r3, #0]
 800ab3a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800ab3e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ab42:	d107      	bne.n	800ab54 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ab44:	f107 030c 	add.w	r3, r7, #12
 800ab48:	4618      	mov	r0, r3
 800ab4a:	f000 fad3 	bl	800b0f4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800ab4e:	697b      	ldr	r3, [r7, #20]
 800ab50:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ab52:	e15c      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ab54:	2300      	movs	r3, #0
 800ab56:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ab58:	e159      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800ab5a:	4b80      	ldr	r3, [pc, #512]	@ (800ad5c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800ab5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ab5e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800ab62:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800ab64:	4b7d      	ldr	r3, [pc, #500]	@ (800ad5c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800ab66:	681b      	ldr	r3, [r3, #0]
 800ab68:	f003 0304 	and.w	r3, r3, #4
 800ab6c:	2b04      	cmp	r3, #4
 800ab6e:	d10c      	bne.n	800ab8a <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 800ab70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ab72:	2b00      	cmp	r3, #0
 800ab74:	d109      	bne.n	800ab8a <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800ab76:	4b79      	ldr	r3, [pc, #484]	@ (800ad5c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800ab78:	681b      	ldr	r3, [r3, #0]
 800ab7a:	08db      	lsrs	r3, r3, #3
 800ab7c:	f003 0303 	and.w	r3, r3, #3
 800ab80:	4a77      	ldr	r2, [pc, #476]	@ (800ad60 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 800ab82:	fa22 f303 	lsr.w	r3, r2, r3
 800ab86:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ab88:	e01e      	b.n	800abc8 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800ab8a:	4b74      	ldr	r3, [pc, #464]	@ (800ad5c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800ab8c:	681b      	ldr	r3, [r3, #0]
 800ab8e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ab92:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ab96:	d106      	bne.n	800aba6 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 800ab98:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ab9a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ab9e:	d102      	bne.n	800aba6 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800aba0:	4b70      	ldr	r3, [pc, #448]	@ (800ad64 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 800aba2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800aba4:	e010      	b.n	800abc8 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800aba6:	4b6d      	ldr	r3, [pc, #436]	@ (800ad5c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800aba8:	681b      	ldr	r3, [r3, #0]
 800abaa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800abae:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800abb2:	d106      	bne.n	800abc2 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 800abb4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800abb6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800abba:	d102      	bne.n	800abc2 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800abbc:	4b6a      	ldr	r3, [pc, #424]	@ (800ad68 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 800abbe:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800abc0:	e002      	b.n	800abc8 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800abc2:	2300      	movs	r3, #0
 800abc4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800abc6:	e122      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800abc8:	e121      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800abca:	2300      	movs	r3, #0
 800abcc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800abce:	e11e      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800abd0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800abd4:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 800abd8:	430b      	orrs	r3, r1
 800abda:	d133      	bne.n	800ac44 <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 800abdc:	4b5f      	ldr	r3, [pc, #380]	@ (800ad5c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800abde:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800abe0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800abe4:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800abe6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800abe8:	2b00      	cmp	r3, #0
 800abea:	d004      	beq.n	800abf6 <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 800abec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800abee:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800abf2:	d012      	beq.n	800ac1a <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 800abf4:	e023      	b.n	800ac3e <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800abf6:	4b59      	ldr	r3, [pc, #356]	@ (800ad5c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800abf8:	681b      	ldr	r3, [r3, #0]
 800abfa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800abfe:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800ac02:	d107      	bne.n	800ac14 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800ac04:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800ac08:	4618      	mov	r0, r3
 800ac0a:	f000 fbc7 	bl	800b39c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800ac0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac10:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ac12:	e0fc      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ac14:	2300      	movs	r3, #0
 800ac16:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ac18:	e0f9      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800ac1a:	4b50      	ldr	r3, [pc, #320]	@ (800ad5c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800ac1c:	681b      	ldr	r3, [r3, #0]
 800ac1e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ac22:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ac26:	d107      	bne.n	800ac38 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ac28:	f107 0318 	add.w	r3, r7, #24
 800ac2c:	4618      	mov	r0, r3
 800ac2e:	f000 f90d 	bl	800ae4c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800ac32:	6a3b      	ldr	r3, [r7, #32]
 800ac34:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ac36:	e0ea      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ac38:	2300      	movs	r3, #0
 800ac3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ac3c:	e0e7      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800ac3e:	2300      	movs	r3, #0
 800ac40:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ac42:	e0e4      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 800ac44:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ac48:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 800ac4c:	430b      	orrs	r3, r1
 800ac4e:	f040 808d 	bne.w	800ad6c <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800ac52:	4b42      	ldr	r3, [pc, #264]	@ (800ad5c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800ac54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ac56:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 800ac5a:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800ac5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac5e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800ac62:	d06b      	beq.n	800ad3c <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 800ac64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac66:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800ac6a:	d874      	bhi.n	800ad56 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800ac6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac6e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ac72:	d056      	beq.n	800ad22 <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 800ac74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac76:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ac7a:	d86c      	bhi.n	800ad56 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800ac7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac7e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800ac82:	d03b      	beq.n	800acfc <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 800ac84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac86:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800ac8a:	d864      	bhi.n	800ad56 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800ac8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac8e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ac92:	d021      	beq.n	800acd8 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 800ac94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac96:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ac9a:	d85c      	bhi.n	800ad56 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800ac9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac9e:	2b00      	cmp	r3, #0
 800aca0:	d004      	beq.n	800acac <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 800aca2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aca4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800aca8:	d004      	beq.n	800acb4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 800acaa:	e054      	b.n	800ad56 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 800acac:	f000 f8b8 	bl	800ae20 <HAL_RCCEx_GetD3PCLK1Freq>
 800acb0:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800acb2:	e0ac      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800acb4:	4b29      	ldr	r3, [pc, #164]	@ (800ad5c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800acb6:	681b      	ldr	r3, [r3, #0]
 800acb8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800acbc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800acc0:	d107      	bne.n	800acd2 <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800acc2:	f107 0318 	add.w	r3, r7, #24
 800acc6:	4618      	mov	r0, r3
 800acc8:	f000 f8c0 	bl	800ae4c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800accc:	69fb      	ldr	r3, [r7, #28]
 800acce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800acd0:	e09d      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800acd2:	2300      	movs	r3, #0
 800acd4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800acd6:	e09a      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800acd8:	4b20      	ldr	r3, [pc, #128]	@ (800ad5c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800acda:	681b      	ldr	r3, [r3, #0]
 800acdc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800ace0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ace4:	d107      	bne.n	800acf6 <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ace6:	f107 030c 	add.w	r3, r7, #12
 800acea:	4618      	mov	r0, r3
 800acec:	f000 fa02 	bl	800b0f4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800acf0:	693b      	ldr	r3, [r7, #16]
 800acf2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800acf4:	e08b      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800acf6:	2300      	movs	r3, #0
 800acf8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800acfa:	e088      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800acfc:	4b17      	ldr	r3, [pc, #92]	@ (800ad5c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800acfe:	681b      	ldr	r3, [r3, #0]
 800ad00:	f003 0304 	and.w	r3, r3, #4
 800ad04:	2b04      	cmp	r3, #4
 800ad06:	d109      	bne.n	800ad1c <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800ad08:	4b14      	ldr	r3, [pc, #80]	@ (800ad5c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800ad0a:	681b      	ldr	r3, [r3, #0]
 800ad0c:	08db      	lsrs	r3, r3, #3
 800ad0e:	f003 0303 	and.w	r3, r3, #3
 800ad12:	4a13      	ldr	r2, [pc, #76]	@ (800ad60 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 800ad14:	fa22 f303 	lsr.w	r3, r2, r3
 800ad18:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ad1a:	e078      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ad1c:	2300      	movs	r3, #0
 800ad1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ad20:	e075      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800ad22:	4b0e      	ldr	r3, [pc, #56]	@ (800ad5c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800ad24:	681b      	ldr	r3, [r3, #0]
 800ad26:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ad2a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ad2e:	d102      	bne.n	800ad36 <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 800ad30:	4b0c      	ldr	r3, [pc, #48]	@ (800ad64 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 800ad32:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ad34:	e06b      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ad36:	2300      	movs	r3, #0
 800ad38:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ad3a:	e068      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800ad3c:	4b07      	ldr	r3, [pc, #28]	@ (800ad5c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800ad3e:	681b      	ldr	r3, [r3, #0]
 800ad40:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ad44:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ad48:	d102      	bne.n	800ad50 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 800ad4a:	4b07      	ldr	r3, [pc, #28]	@ (800ad68 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 800ad4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ad4e:	e05e      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ad50:	2300      	movs	r3, #0
 800ad52:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ad54:	e05b      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 800ad56:	2300      	movs	r3, #0
 800ad58:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ad5a:	e058      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800ad5c:	58024400 	.word	0x58024400
 800ad60:	03d09000 	.word	0x03d09000
 800ad64:	003d0900 	.word	0x003d0900
 800ad68:	017d7840 	.word	0x017d7840
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 800ad6c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ad70:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 800ad74:	430b      	orrs	r3, r1
 800ad76:	d148      	bne.n	800ae0a <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 800ad78:	4b27      	ldr	r3, [pc, #156]	@ (800ae18 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800ad7a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ad7c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800ad80:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800ad82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad84:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ad88:	d02a      	beq.n	800ade0 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 800ad8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad8c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ad90:	d838      	bhi.n	800ae04 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 800ad92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad94:	2b00      	cmp	r3, #0
 800ad96:	d004      	beq.n	800ada2 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 800ad98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad9a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ad9e:	d00d      	beq.n	800adbc <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 800ada0:	e030      	b.n	800ae04 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800ada2:	4b1d      	ldr	r3, [pc, #116]	@ (800ae18 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800ada4:	681b      	ldr	r3, [r3, #0]
 800ada6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800adaa:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800adae:	d102      	bne.n	800adb6 <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 800adb0:	4b1a      	ldr	r3, [pc, #104]	@ (800ae1c <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 800adb2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800adb4:	e02b      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800adb6:	2300      	movs	r3, #0
 800adb8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800adba:	e028      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800adbc:	4b16      	ldr	r3, [pc, #88]	@ (800ae18 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800adbe:	681b      	ldr	r3, [r3, #0]
 800adc0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800adc4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800adc8:	d107      	bne.n	800adda <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800adca:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800adce:	4618      	mov	r0, r3
 800add0:	f000 fae4 	bl	800b39c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800add4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800add6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800add8:	e019      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800adda:	2300      	movs	r3, #0
 800addc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800adde:	e016      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800ade0:	4b0d      	ldr	r3, [pc, #52]	@ (800ae18 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800ade2:	681b      	ldr	r3, [r3, #0]
 800ade4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ade8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800adec:	d107      	bne.n	800adfe <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800adee:	f107 0318 	add.w	r3, r7, #24
 800adf2:	4618      	mov	r0, r3
 800adf4:	f000 f82a 	bl	800ae4c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800adf8:	69fb      	ldr	r3, [r7, #28]
 800adfa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800adfc:	e007      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800adfe:	2300      	movs	r3, #0
 800ae00:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ae02:	e004      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800ae04:	2300      	movs	r3, #0
 800ae06:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ae08:	e001      	b.n	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 800ae0a:	2300      	movs	r3, #0
 800ae0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 800ae0e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800ae10:	4618      	mov	r0, r3
 800ae12:	3740      	adds	r7, #64	@ 0x40
 800ae14:	46bd      	mov	sp, r7
 800ae16:	bd80      	pop	{r7, pc}
 800ae18:	58024400 	.word	0x58024400
 800ae1c:	017d7840 	.word	0x017d7840

0800ae20 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800ae20:	b580      	push	{r7, lr}
 800ae22:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800ae24:	f7fe f816 	bl	8008e54 <HAL_RCC_GetHCLKFreq>
 800ae28:	4602      	mov	r2, r0
 800ae2a:	4b06      	ldr	r3, [pc, #24]	@ (800ae44 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800ae2c:	6a1b      	ldr	r3, [r3, #32]
 800ae2e:	091b      	lsrs	r3, r3, #4
 800ae30:	f003 0307 	and.w	r3, r3, #7
 800ae34:	4904      	ldr	r1, [pc, #16]	@ (800ae48 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800ae36:	5ccb      	ldrb	r3, [r1, r3]
 800ae38:	f003 031f 	and.w	r3, r3, #31
 800ae3c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800ae40:	4618      	mov	r0, r3
 800ae42:	bd80      	pop	{r7, pc}
 800ae44:	58024400 	.word	0x58024400
 800ae48:	080141a0 	.word	0x080141a0

0800ae4c <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800ae4c:	b480      	push	{r7}
 800ae4e:	b089      	sub	sp, #36	@ 0x24
 800ae50:	af00      	add	r7, sp, #0
 800ae52:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800ae54:	4ba1      	ldr	r3, [pc, #644]	@ (800b0dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ae56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ae58:	f003 0303 	and.w	r3, r3, #3
 800ae5c:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800ae5e:	4b9f      	ldr	r3, [pc, #636]	@ (800b0dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ae60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ae62:	0b1b      	lsrs	r3, r3, #12
 800ae64:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800ae68:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800ae6a:	4b9c      	ldr	r3, [pc, #624]	@ (800b0dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ae6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ae6e:	091b      	lsrs	r3, r3, #4
 800ae70:	f003 0301 	and.w	r3, r3, #1
 800ae74:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800ae76:	4b99      	ldr	r3, [pc, #612]	@ (800b0dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ae78:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ae7a:	08db      	lsrs	r3, r3, #3
 800ae7c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800ae80:	693a      	ldr	r2, [r7, #16]
 800ae82:	fb02 f303 	mul.w	r3, r2, r3
 800ae86:	ee07 3a90 	vmov	s15, r3
 800ae8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ae8e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800ae92:	697b      	ldr	r3, [r7, #20]
 800ae94:	2b00      	cmp	r3, #0
 800ae96:	f000 8111 	beq.w	800b0bc <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800ae9a:	69bb      	ldr	r3, [r7, #24]
 800ae9c:	2b02      	cmp	r3, #2
 800ae9e:	f000 8083 	beq.w	800afa8 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800aea2:	69bb      	ldr	r3, [r7, #24]
 800aea4:	2b02      	cmp	r3, #2
 800aea6:	f200 80a1 	bhi.w	800afec <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800aeaa:	69bb      	ldr	r3, [r7, #24]
 800aeac:	2b00      	cmp	r3, #0
 800aeae:	d003      	beq.n	800aeb8 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800aeb0:	69bb      	ldr	r3, [r7, #24]
 800aeb2:	2b01      	cmp	r3, #1
 800aeb4:	d056      	beq.n	800af64 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800aeb6:	e099      	b.n	800afec <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800aeb8:	4b88      	ldr	r3, [pc, #544]	@ (800b0dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800aeba:	681b      	ldr	r3, [r3, #0]
 800aebc:	f003 0320 	and.w	r3, r3, #32
 800aec0:	2b00      	cmp	r3, #0
 800aec2:	d02d      	beq.n	800af20 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800aec4:	4b85      	ldr	r3, [pc, #532]	@ (800b0dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800aec6:	681b      	ldr	r3, [r3, #0]
 800aec8:	08db      	lsrs	r3, r3, #3
 800aeca:	f003 0303 	and.w	r3, r3, #3
 800aece:	4a84      	ldr	r2, [pc, #528]	@ (800b0e0 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800aed0:	fa22 f303 	lsr.w	r3, r2, r3
 800aed4:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800aed6:	68bb      	ldr	r3, [r7, #8]
 800aed8:	ee07 3a90 	vmov	s15, r3
 800aedc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800aee0:	697b      	ldr	r3, [r7, #20]
 800aee2:	ee07 3a90 	vmov	s15, r3
 800aee6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800aeea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800aeee:	4b7b      	ldr	r3, [pc, #492]	@ (800b0dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800aef0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aef2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800aef6:	ee07 3a90 	vmov	s15, r3
 800aefa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800aefe:	ed97 6a03 	vldr	s12, [r7, #12]
 800af02:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800b0e4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800af06:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800af0a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800af0e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800af12:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800af16:	ee67 7a27 	vmul.f32	s15, s14, s15
 800af1a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800af1e:	e087      	b.n	800b030 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800af20:	697b      	ldr	r3, [r7, #20]
 800af22:	ee07 3a90 	vmov	s15, r3
 800af26:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800af2a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800b0e8 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800af2e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800af32:	4b6a      	ldr	r3, [pc, #424]	@ (800b0dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800af34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800af36:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800af3a:	ee07 3a90 	vmov	s15, r3
 800af3e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800af42:	ed97 6a03 	vldr	s12, [r7, #12]
 800af46:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800b0e4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800af4a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800af4e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800af52:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800af56:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800af5a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800af5e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800af62:	e065      	b.n	800b030 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800af64:	697b      	ldr	r3, [r7, #20]
 800af66:	ee07 3a90 	vmov	s15, r3
 800af6a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800af6e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800b0ec <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800af72:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800af76:	4b59      	ldr	r3, [pc, #356]	@ (800b0dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800af78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800af7a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800af7e:	ee07 3a90 	vmov	s15, r3
 800af82:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800af86:	ed97 6a03 	vldr	s12, [r7, #12]
 800af8a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800b0e4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800af8e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800af92:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800af96:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800af9a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800af9e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800afa2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800afa6:	e043      	b.n	800b030 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800afa8:	697b      	ldr	r3, [r7, #20]
 800afaa:	ee07 3a90 	vmov	s15, r3
 800afae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800afb2:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800b0f0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800afb6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800afba:	4b48      	ldr	r3, [pc, #288]	@ (800b0dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800afbc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800afbe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800afc2:	ee07 3a90 	vmov	s15, r3
 800afc6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800afca:	ed97 6a03 	vldr	s12, [r7, #12]
 800afce:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800b0e4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800afd2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800afd6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800afda:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800afde:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800afe2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800afe6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800afea:	e021      	b.n	800b030 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800afec:	697b      	ldr	r3, [r7, #20]
 800afee:	ee07 3a90 	vmov	s15, r3
 800aff2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800aff6:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800b0ec <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800affa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800affe:	4b37      	ldr	r3, [pc, #220]	@ (800b0dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b000:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b002:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b006:	ee07 3a90 	vmov	s15, r3
 800b00a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b00e:	ed97 6a03 	vldr	s12, [r7, #12]
 800b012:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800b0e4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800b016:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b01a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b01e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b022:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b026:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b02a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b02e:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800b030:	4b2a      	ldr	r3, [pc, #168]	@ (800b0dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b032:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b034:	0a5b      	lsrs	r3, r3, #9
 800b036:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b03a:	ee07 3a90 	vmov	s15, r3
 800b03e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b042:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b046:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b04a:	edd7 6a07 	vldr	s13, [r7, #28]
 800b04e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b052:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b056:	ee17 2a90 	vmov	r2, s15
 800b05a:	687b      	ldr	r3, [r7, #4]
 800b05c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800b05e:	4b1f      	ldr	r3, [pc, #124]	@ (800b0dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b060:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b062:	0c1b      	lsrs	r3, r3, #16
 800b064:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b068:	ee07 3a90 	vmov	s15, r3
 800b06c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b070:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b074:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b078:	edd7 6a07 	vldr	s13, [r7, #28]
 800b07c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b080:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b084:	ee17 2a90 	vmov	r2, s15
 800b088:	687b      	ldr	r3, [r7, #4]
 800b08a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800b08c:	4b13      	ldr	r3, [pc, #76]	@ (800b0dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b08e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b090:	0e1b      	lsrs	r3, r3, #24
 800b092:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b096:	ee07 3a90 	vmov	s15, r3
 800b09a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b09e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b0a2:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b0a6:	edd7 6a07 	vldr	s13, [r7, #28]
 800b0aa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b0ae:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b0b2:	ee17 2a90 	vmov	r2, s15
 800b0b6:	687b      	ldr	r3, [r7, #4]
 800b0b8:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800b0ba:	e008      	b.n	800b0ce <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800b0bc:	687b      	ldr	r3, [r7, #4]
 800b0be:	2200      	movs	r2, #0
 800b0c0:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800b0c2:	687b      	ldr	r3, [r7, #4]
 800b0c4:	2200      	movs	r2, #0
 800b0c6:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800b0c8:	687b      	ldr	r3, [r7, #4]
 800b0ca:	2200      	movs	r2, #0
 800b0cc:	609a      	str	r2, [r3, #8]
}
 800b0ce:	bf00      	nop
 800b0d0:	3724      	adds	r7, #36	@ 0x24
 800b0d2:	46bd      	mov	sp, r7
 800b0d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0d8:	4770      	bx	lr
 800b0da:	bf00      	nop
 800b0dc:	58024400 	.word	0x58024400
 800b0e0:	03d09000 	.word	0x03d09000
 800b0e4:	46000000 	.word	0x46000000
 800b0e8:	4c742400 	.word	0x4c742400
 800b0ec:	4a742400 	.word	0x4a742400
 800b0f0:	4bbebc20 	.word	0x4bbebc20

0800b0f4 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800b0f4:	b480      	push	{r7}
 800b0f6:	b089      	sub	sp, #36	@ 0x24
 800b0f8:	af00      	add	r7, sp, #0
 800b0fa:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800b0fc:	4ba1      	ldr	r3, [pc, #644]	@ (800b384 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b0fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b100:	f003 0303 	and.w	r3, r3, #3
 800b104:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800b106:	4b9f      	ldr	r3, [pc, #636]	@ (800b384 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b108:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b10a:	0d1b      	lsrs	r3, r3, #20
 800b10c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800b110:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800b112:	4b9c      	ldr	r3, [pc, #624]	@ (800b384 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b114:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b116:	0a1b      	lsrs	r3, r3, #8
 800b118:	f003 0301 	and.w	r3, r3, #1
 800b11c:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800b11e:	4b99      	ldr	r3, [pc, #612]	@ (800b384 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b120:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b122:	08db      	lsrs	r3, r3, #3
 800b124:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800b128:	693a      	ldr	r2, [r7, #16]
 800b12a:	fb02 f303 	mul.w	r3, r2, r3
 800b12e:	ee07 3a90 	vmov	s15, r3
 800b132:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b136:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800b13a:	697b      	ldr	r3, [r7, #20]
 800b13c:	2b00      	cmp	r3, #0
 800b13e:	f000 8111 	beq.w	800b364 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800b142:	69bb      	ldr	r3, [r7, #24]
 800b144:	2b02      	cmp	r3, #2
 800b146:	f000 8083 	beq.w	800b250 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800b14a:	69bb      	ldr	r3, [r7, #24]
 800b14c:	2b02      	cmp	r3, #2
 800b14e:	f200 80a1 	bhi.w	800b294 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800b152:	69bb      	ldr	r3, [r7, #24]
 800b154:	2b00      	cmp	r3, #0
 800b156:	d003      	beq.n	800b160 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800b158:	69bb      	ldr	r3, [r7, #24]
 800b15a:	2b01      	cmp	r3, #1
 800b15c:	d056      	beq.n	800b20c <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800b15e:	e099      	b.n	800b294 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b160:	4b88      	ldr	r3, [pc, #544]	@ (800b384 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b162:	681b      	ldr	r3, [r3, #0]
 800b164:	f003 0320 	and.w	r3, r3, #32
 800b168:	2b00      	cmp	r3, #0
 800b16a:	d02d      	beq.n	800b1c8 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b16c:	4b85      	ldr	r3, [pc, #532]	@ (800b384 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b16e:	681b      	ldr	r3, [r3, #0]
 800b170:	08db      	lsrs	r3, r3, #3
 800b172:	f003 0303 	and.w	r3, r3, #3
 800b176:	4a84      	ldr	r2, [pc, #528]	@ (800b388 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800b178:	fa22 f303 	lsr.w	r3, r2, r3
 800b17c:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b17e:	68bb      	ldr	r3, [r7, #8]
 800b180:	ee07 3a90 	vmov	s15, r3
 800b184:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b188:	697b      	ldr	r3, [r7, #20]
 800b18a:	ee07 3a90 	vmov	s15, r3
 800b18e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b192:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b196:	4b7b      	ldr	r3, [pc, #492]	@ (800b384 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b198:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b19a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b19e:	ee07 3a90 	vmov	s15, r3
 800b1a2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b1a6:	ed97 6a03 	vldr	s12, [r7, #12]
 800b1aa:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800b38c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b1ae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b1b2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b1b6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b1ba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b1be:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b1c2:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800b1c6:	e087      	b.n	800b2d8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b1c8:	697b      	ldr	r3, [r7, #20]
 800b1ca:	ee07 3a90 	vmov	s15, r3
 800b1ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b1d2:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800b390 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800b1d6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b1da:	4b6a      	ldr	r3, [pc, #424]	@ (800b384 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b1dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b1de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b1e2:	ee07 3a90 	vmov	s15, r3
 800b1e6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b1ea:	ed97 6a03 	vldr	s12, [r7, #12]
 800b1ee:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800b38c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b1f2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b1f6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b1fa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b1fe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b202:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b206:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b20a:	e065      	b.n	800b2d8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b20c:	697b      	ldr	r3, [r7, #20]
 800b20e:	ee07 3a90 	vmov	s15, r3
 800b212:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b216:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800b394 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800b21a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b21e:	4b59      	ldr	r3, [pc, #356]	@ (800b384 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b220:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b222:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b226:	ee07 3a90 	vmov	s15, r3
 800b22a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b22e:	ed97 6a03 	vldr	s12, [r7, #12]
 800b232:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800b38c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b236:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b23a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b23e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b242:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b246:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b24a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b24e:	e043      	b.n	800b2d8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b250:	697b      	ldr	r3, [r7, #20]
 800b252:	ee07 3a90 	vmov	s15, r3
 800b256:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b25a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800b398 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800b25e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b262:	4b48      	ldr	r3, [pc, #288]	@ (800b384 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b264:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b266:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b26a:	ee07 3a90 	vmov	s15, r3
 800b26e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b272:	ed97 6a03 	vldr	s12, [r7, #12]
 800b276:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800b38c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b27a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b27e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b282:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b286:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b28a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b28e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b292:	e021      	b.n	800b2d8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b294:	697b      	ldr	r3, [r7, #20]
 800b296:	ee07 3a90 	vmov	s15, r3
 800b29a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b29e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800b394 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800b2a2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b2a6:	4b37      	ldr	r3, [pc, #220]	@ (800b384 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b2a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b2aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b2ae:	ee07 3a90 	vmov	s15, r3
 800b2b2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b2b6:	ed97 6a03 	vldr	s12, [r7, #12]
 800b2ba:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800b38c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b2be:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b2c2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b2c6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b2ca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b2ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b2d2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b2d6:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800b2d8:	4b2a      	ldr	r3, [pc, #168]	@ (800b384 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b2da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b2dc:	0a5b      	lsrs	r3, r3, #9
 800b2de:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b2e2:	ee07 3a90 	vmov	s15, r3
 800b2e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b2ea:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b2ee:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b2f2:	edd7 6a07 	vldr	s13, [r7, #28]
 800b2f6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b2fa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b2fe:	ee17 2a90 	vmov	r2, s15
 800b302:	687b      	ldr	r3, [r7, #4]
 800b304:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800b306:	4b1f      	ldr	r3, [pc, #124]	@ (800b384 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b308:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b30a:	0c1b      	lsrs	r3, r3, #16
 800b30c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b310:	ee07 3a90 	vmov	s15, r3
 800b314:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b318:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b31c:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b320:	edd7 6a07 	vldr	s13, [r7, #28]
 800b324:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b328:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b32c:	ee17 2a90 	vmov	r2, s15
 800b330:	687b      	ldr	r3, [r7, #4]
 800b332:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800b334:	4b13      	ldr	r3, [pc, #76]	@ (800b384 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b336:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b338:	0e1b      	lsrs	r3, r3, #24
 800b33a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b33e:	ee07 3a90 	vmov	s15, r3
 800b342:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b346:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b34a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b34e:	edd7 6a07 	vldr	s13, [r7, #28]
 800b352:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b356:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b35a:	ee17 2a90 	vmov	r2, s15
 800b35e:	687b      	ldr	r3, [r7, #4]
 800b360:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800b362:	e008      	b.n	800b376 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800b364:	687b      	ldr	r3, [r7, #4]
 800b366:	2200      	movs	r2, #0
 800b368:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800b36a:	687b      	ldr	r3, [r7, #4]
 800b36c:	2200      	movs	r2, #0
 800b36e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800b370:	687b      	ldr	r3, [r7, #4]
 800b372:	2200      	movs	r2, #0
 800b374:	609a      	str	r2, [r3, #8]
}
 800b376:	bf00      	nop
 800b378:	3724      	adds	r7, #36	@ 0x24
 800b37a:	46bd      	mov	sp, r7
 800b37c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b380:	4770      	bx	lr
 800b382:	bf00      	nop
 800b384:	58024400 	.word	0x58024400
 800b388:	03d09000 	.word	0x03d09000
 800b38c:	46000000 	.word	0x46000000
 800b390:	4c742400 	.word	0x4c742400
 800b394:	4a742400 	.word	0x4a742400
 800b398:	4bbebc20 	.word	0x4bbebc20

0800b39c <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 800b39c:	b480      	push	{r7}
 800b39e:	b089      	sub	sp, #36	@ 0x24
 800b3a0:	af00      	add	r7, sp, #0
 800b3a2:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800b3a4:	4ba0      	ldr	r3, [pc, #640]	@ (800b628 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b3a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b3a8:	f003 0303 	and.w	r3, r3, #3
 800b3ac:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 800b3ae:	4b9e      	ldr	r3, [pc, #632]	@ (800b628 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b3b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b3b2:	091b      	lsrs	r3, r3, #4
 800b3b4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800b3b8:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800b3ba:	4b9b      	ldr	r3, [pc, #620]	@ (800b628 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b3bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b3be:	f003 0301 	and.w	r3, r3, #1
 800b3c2:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800b3c4:	4b98      	ldr	r3, [pc, #608]	@ (800b628 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b3c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b3c8:	08db      	lsrs	r3, r3, #3
 800b3ca:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800b3ce:	693a      	ldr	r2, [r7, #16]
 800b3d0:	fb02 f303 	mul.w	r3, r2, r3
 800b3d4:	ee07 3a90 	vmov	s15, r3
 800b3d8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b3dc:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 800b3e0:	697b      	ldr	r3, [r7, #20]
 800b3e2:	2b00      	cmp	r3, #0
 800b3e4:	f000 8111 	beq.w	800b60a <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 800b3e8:	69bb      	ldr	r3, [r7, #24]
 800b3ea:	2b02      	cmp	r3, #2
 800b3ec:	f000 8083 	beq.w	800b4f6 <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 800b3f0:	69bb      	ldr	r3, [r7, #24]
 800b3f2:	2b02      	cmp	r3, #2
 800b3f4:	f200 80a1 	bhi.w	800b53a <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 800b3f8:	69bb      	ldr	r3, [r7, #24]
 800b3fa:	2b00      	cmp	r3, #0
 800b3fc:	d003      	beq.n	800b406 <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 800b3fe:	69bb      	ldr	r3, [r7, #24]
 800b400:	2b01      	cmp	r3, #1
 800b402:	d056      	beq.n	800b4b2 <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 800b404:	e099      	b.n	800b53a <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b406:	4b88      	ldr	r3, [pc, #544]	@ (800b628 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b408:	681b      	ldr	r3, [r3, #0]
 800b40a:	f003 0320 	and.w	r3, r3, #32
 800b40e:	2b00      	cmp	r3, #0
 800b410:	d02d      	beq.n	800b46e <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b412:	4b85      	ldr	r3, [pc, #532]	@ (800b628 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b414:	681b      	ldr	r3, [r3, #0]
 800b416:	08db      	lsrs	r3, r3, #3
 800b418:	f003 0303 	and.w	r3, r3, #3
 800b41c:	4a83      	ldr	r2, [pc, #524]	@ (800b62c <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 800b41e:	fa22 f303 	lsr.w	r3, r2, r3
 800b422:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b424:	68bb      	ldr	r3, [r7, #8]
 800b426:	ee07 3a90 	vmov	s15, r3
 800b42a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b42e:	697b      	ldr	r3, [r7, #20]
 800b430:	ee07 3a90 	vmov	s15, r3
 800b434:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b438:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b43c:	4b7a      	ldr	r3, [pc, #488]	@ (800b628 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b43e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b440:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b444:	ee07 3a90 	vmov	s15, r3
 800b448:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b44c:	ed97 6a03 	vldr	s12, [r7, #12]
 800b450:	eddf 5a77 	vldr	s11, [pc, #476]	@ 800b630 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800b454:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b458:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b45c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b460:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b464:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b468:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800b46c:	e087      	b.n	800b57e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b46e:	697b      	ldr	r3, [r7, #20]
 800b470:	ee07 3a90 	vmov	s15, r3
 800b474:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b478:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 800b634 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800b47c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b480:	4b69      	ldr	r3, [pc, #420]	@ (800b628 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b482:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b484:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b488:	ee07 3a90 	vmov	s15, r3
 800b48c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b490:	ed97 6a03 	vldr	s12, [r7, #12]
 800b494:	eddf 5a66 	vldr	s11, [pc, #408]	@ 800b630 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800b498:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b49c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b4a0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b4a4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b4a8:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b4ac:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b4b0:	e065      	b.n	800b57e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b4b2:	697b      	ldr	r3, [r7, #20]
 800b4b4:	ee07 3a90 	vmov	s15, r3
 800b4b8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b4bc:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 800b638 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 800b4c0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b4c4:	4b58      	ldr	r3, [pc, #352]	@ (800b628 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b4c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b4c8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b4cc:	ee07 3a90 	vmov	s15, r3
 800b4d0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b4d4:	ed97 6a03 	vldr	s12, [r7, #12]
 800b4d8:	eddf 5a55 	vldr	s11, [pc, #340]	@ 800b630 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800b4dc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b4e0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b4e4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b4e8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b4ec:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b4f0:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b4f4:	e043      	b.n	800b57e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b4f6:	697b      	ldr	r3, [r7, #20]
 800b4f8:	ee07 3a90 	vmov	s15, r3
 800b4fc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b500:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 800b63c <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 800b504:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b508:	4b47      	ldr	r3, [pc, #284]	@ (800b628 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b50a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b50c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b510:	ee07 3a90 	vmov	s15, r3
 800b514:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b518:	ed97 6a03 	vldr	s12, [r7, #12]
 800b51c:	eddf 5a44 	vldr	s11, [pc, #272]	@ 800b630 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800b520:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b524:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b528:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b52c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b530:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b534:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b538:	e021      	b.n	800b57e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b53a:	697b      	ldr	r3, [r7, #20]
 800b53c:	ee07 3a90 	vmov	s15, r3
 800b540:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b544:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 800b634 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800b548:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b54c:	4b36      	ldr	r3, [pc, #216]	@ (800b628 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b54e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b550:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b554:	ee07 3a90 	vmov	s15, r3
 800b558:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b55c:	ed97 6a03 	vldr	s12, [r7, #12]
 800b560:	eddf 5a33 	vldr	s11, [pc, #204]	@ 800b630 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800b564:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b568:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b56c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b570:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b574:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b578:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b57c:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 800b57e:	4b2a      	ldr	r3, [pc, #168]	@ (800b628 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b580:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b582:	0a5b      	lsrs	r3, r3, #9
 800b584:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b588:	ee07 3a90 	vmov	s15, r3
 800b58c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b590:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b594:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b598:	edd7 6a07 	vldr	s13, [r7, #28]
 800b59c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b5a0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b5a4:	ee17 2a90 	vmov	r2, s15
 800b5a8:	687b      	ldr	r3, [r7, #4]
 800b5aa:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 800b5ac:	4b1e      	ldr	r3, [pc, #120]	@ (800b628 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b5ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b5b0:	0c1b      	lsrs	r3, r3, #16
 800b5b2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b5b6:	ee07 3a90 	vmov	s15, r3
 800b5ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b5be:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b5c2:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b5c6:	edd7 6a07 	vldr	s13, [r7, #28]
 800b5ca:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b5ce:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b5d2:	ee17 2a90 	vmov	r2, s15
 800b5d6:	687b      	ldr	r3, [r7, #4]
 800b5d8:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 800b5da:	4b13      	ldr	r3, [pc, #76]	@ (800b628 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b5dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b5de:	0e1b      	lsrs	r3, r3, #24
 800b5e0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b5e4:	ee07 3a90 	vmov	s15, r3
 800b5e8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b5ec:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b5f0:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b5f4:	edd7 6a07 	vldr	s13, [r7, #28]
 800b5f8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b5fc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b600:	ee17 2a90 	vmov	r2, s15
 800b604:	687b      	ldr	r3, [r7, #4]
 800b606:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800b608:	e008      	b.n	800b61c <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800b60a:	687b      	ldr	r3, [r7, #4]
 800b60c:	2200      	movs	r2, #0
 800b60e:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800b610:	687b      	ldr	r3, [r7, #4]
 800b612:	2200      	movs	r2, #0
 800b614:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800b616:	687b      	ldr	r3, [r7, #4]
 800b618:	2200      	movs	r2, #0
 800b61a:	609a      	str	r2, [r3, #8]
}
 800b61c:	bf00      	nop
 800b61e:	3724      	adds	r7, #36	@ 0x24
 800b620:	46bd      	mov	sp, r7
 800b622:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b626:	4770      	bx	lr
 800b628:	58024400 	.word	0x58024400
 800b62c:	03d09000 	.word	0x03d09000
 800b630:	46000000 	.word	0x46000000
 800b634:	4c742400 	.word	0x4c742400
 800b638:	4a742400 	.word	0x4a742400
 800b63c:	4bbebc20 	.word	0x4bbebc20

0800b640 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800b640:	b580      	push	{r7, lr}
 800b642:	b084      	sub	sp, #16
 800b644:	af00      	add	r7, sp, #0
 800b646:	6078      	str	r0, [r7, #4]
 800b648:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800b64a:	2300      	movs	r3, #0
 800b64c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800b64e:	4b53      	ldr	r3, [pc, #332]	@ (800b79c <RCCEx_PLL2_Config+0x15c>)
 800b650:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b652:	f003 0303 	and.w	r3, r3, #3
 800b656:	2b03      	cmp	r3, #3
 800b658:	d101      	bne.n	800b65e <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800b65a:	2301      	movs	r3, #1
 800b65c:	e099      	b.n	800b792 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800b65e:	4b4f      	ldr	r3, [pc, #316]	@ (800b79c <RCCEx_PLL2_Config+0x15c>)
 800b660:	681b      	ldr	r3, [r3, #0]
 800b662:	4a4e      	ldr	r2, [pc, #312]	@ (800b79c <RCCEx_PLL2_Config+0x15c>)
 800b664:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800b668:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b66a:	f7f8 ff23 	bl	80044b4 <HAL_GetTick>
 800b66e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800b670:	e008      	b.n	800b684 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800b672:	f7f8 ff1f 	bl	80044b4 <HAL_GetTick>
 800b676:	4602      	mov	r2, r0
 800b678:	68bb      	ldr	r3, [r7, #8]
 800b67a:	1ad3      	subs	r3, r2, r3
 800b67c:	2b02      	cmp	r3, #2
 800b67e:	d901      	bls.n	800b684 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800b680:	2303      	movs	r3, #3
 800b682:	e086      	b.n	800b792 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800b684:	4b45      	ldr	r3, [pc, #276]	@ (800b79c <RCCEx_PLL2_Config+0x15c>)
 800b686:	681b      	ldr	r3, [r3, #0]
 800b688:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b68c:	2b00      	cmp	r3, #0
 800b68e:	d1f0      	bne.n	800b672 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800b690:	4b42      	ldr	r3, [pc, #264]	@ (800b79c <RCCEx_PLL2_Config+0x15c>)
 800b692:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b694:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800b698:	687b      	ldr	r3, [r7, #4]
 800b69a:	681b      	ldr	r3, [r3, #0]
 800b69c:	031b      	lsls	r3, r3, #12
 800b69e:	493f      	ldr	r1, [pc, #252]	@ (800b79c <RCCEx_PLL2_Config+0x15c>)
 800b6a0:	4313      	orrs	r3, r2
 800b6a2:	628b      	str	r3, [r1, #40]	@ 0x28
 800b6a4:	687b      	ldr	r3, [r7, #4]
 800b6a6:	685b      	ldr	r3, [r3, #4]
 800b6a8:	3b01      	subs	r3, #1
 800b6aa:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800b6ae:	687b      	ldr	r3, [r7, #4]
 800b6b0:	689b      	ldr	r3, [r3, #8]
 800b6b2:	3b01      	subs	r3, #1
 800b6b4:	025b      	lsls	r3, r3, #9
 800b6b6:	b29b      	uxth	r3, r3
 800b6b8:	431a      	orrs	r2, r3
 800b6ba:	687b      	ldr	r3, [r7, #4]
 800b6bc:	68db      	ldr	r3, [r3, #12]
 800b6be:	3b01      	subs	r3, #1
 800b6c0:	041b      	lsls	r3, r3, #16
 800b6c2:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800b6c6:	431a      	orrs	r2, r3
 800b6c8:	687b      	ldr	r3, [r7, #4]
 800b6ca:	691b      	ldr	r3, [r3, #16]
 800b6cc:	3b01      	subs	r3, #1
 800b6ce:	061b      	lsls	r3, r3, #24
 800b6d0:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800b6d4:	4931      	ldr	r1, [pc, #196]	@ (800b79c <RCCEx_PLL2_Config+0x15c>)
 800b6d6:	4313      	orrs	r3, r2
 800b6d8:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800b6da:	4b30      	ldr	r3, [pc, #192]	@ (800b79c <RCCEx_PLL2_Config+0x15c>)
 800b6dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b6de:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800b6e2:	687b      	ldr	r3, [r7, #4]
 800b6e4:	695b      	ldr	r3, [r3, #20]
 800b6e6:	492d      	ldr	r1, [pc, #180]	@ (800b79c <RCCEx_PLL2_Config+0x15c>)
 800b6e8:	4313      	orrs	r3, r2
 800b6ea:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800b6ec:	4b2b      	ldr	r3, [pc, #172]	@ (800b79c <RCCEx_PLL2_Config+0x15c>)
 800b6ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b6f0:	f023 0220 	bic.w	r2, r3, #32
 800b6f4:	687b      	ldr	r3, [r7, #4]
 800b6f6:	699b      	ldr	r3, [r3, #24]
 800b6f8:	4928      	ldr	r1, [pc, #160]	@ (800b79c <RCCEx_PLL2_Config+0x15c>)
 800b6fa:	4313      	orrs	r3, r2
 800b6fc:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800b6fe:	4b27      	ldr	r3, [pc, #156]	@ (800b79c <RCCEx_PLL2_Config+0x15c>)
 800b700:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b702:	4a26      	ldr	r2, [pc, #152]	@ (800b79c <RCCEx_PLL2_Config+0x15c>)
 800b704:	f023 0310 	bic.w	r3, r3, #16
 800b708:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800b70a:	4b24      	ldr	r3, [pc, #144]	@ (800b79c <RCCEx_PLL2_Config+0x15c>)
 800b70c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b70e:	4b24      	ldr	r3, [pc, #144]	@ (800b7a0 <RCCEx_PLL2_Config+0x160>)
 800b710:	4013      	ands	r3, r2
 800b712:	687a      	ldr	r2, [r7, #4]
 800b714:	69d2      	ldr	r2, [r2, #28]
 800b716:	00d2      	lsls	r2, r2, #3
 800b718:	4920      	ldr	r1, [pc, #128]	@ (800b79c <RCCEx_PLL2_Config+0x15c>)
 800b71a:	4313      	orrs	r3, r2
 800b71c:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800b71e:	4b1f      	ldr	r3, [pc, #124]	@ (800b79c <RCCEx_PLL2_Config+0x15c>)
 800b720:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b722:	4a1e      	ldr	r2, [pc, #120]	@ (800b79c <RCCEx_PLL2_Config+0x15c>)
 800b724:	f043 0310 	orr.w	r3, r3, #16
 800b728:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800b72a:	683b      	ldr	r3, [r7, #0]
 800b72c:	2b00      	cmp	r3, #0
 800b72e:	d106      	bne.n	800b73e <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800b730:	4b1a      	ldr	r3, [pc, #104]	@ (800b79c <RCCEx_PLL2_Config+0x15c>)
 800b732:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b734:	4a19      	ldr	r2, [pc, #100]	@ (800b79c <RCCEx_PLL2_Config+0x15c>)
 800b736:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800b73a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800b73c:	e00f      	b.n	800b75e <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800b73e:	683b      	ldr	r3, [r7, #0]
 800b740:	2b01      	cmp	r3, #1
 800b742:	d106      	bne.n	800b752 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800b744:	4b15      	ldr	r3, [pc, #84]	@ (800b79c <RCCEx_PLL2_Config+0x15c>)
 800b746:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b748:	4a14      	ldr	r2, [pc, #80]	@ (800b79c <RCCEx_PLL2_Config+0x15c>)
 800b74a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b74e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800b750:	e005      	b.n	800b75e <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800b752:	4b12      	ldr	r3, [pc, #72]	@ (800b79c <RCCEx_PLL2_Config+0x15c>)
 800b754:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b756:	4a11      	ldr	r2, [pc, #68]	@ (800b79c <RCCEx_PLL2_Config+0x15c>)
 800b758:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800b75c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800b75e:	4b0f      	ldr	r3, [pc, #60]	@ (800b79c <RCCEx_PLL2_Config+0x15c>)
 800b760:	681b      	ldr	r3, [r3, #0]
 800b762:	4a0e      	ldr	r2, [pc, #56]	@ (800b79c <RCCEx_PLL2_Config+0x15c>)
 800b764:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800b768:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b76a:	f7f8 fea3 	bl	80044b4 <HAL_GetTick>
 800b76e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800b770:	e008      	b.n	800b784 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800b772:	f7f8 fe9f 	bl	80044b4 <HAL_GetTick>
 800b776:	4602      	mov	r2, r0
 800b778:	68bb      	ldr	r3, [r7, #8]
 800b77a:	1ad3      	subs	r3, r2, r3
 800b77c:	2b02      	cmp	r3, #2
 800b77e:	d901      	bls.n	800b784 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800b780:	2303      	movs	r3, #3
 800b782:	e006      	b.n	800b792 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800b784:	4b05      	ldr	r3, [pc, #20]	@ (800b79c <RCCEx_PLL2_Config+0x15c>)
 800b786:	681b      	ldr	r3, [r3, #0]
 800b788:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b78c:	2b00      	cmp	r3, #0
 800b78e:	d0f0      	beq.n	800b772 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800b790:	7bfb      	ldrb	r3, [r7, #15]
}
 800b792:	4618      	mov	r0, r3
 800b794:	3710      	adds	r7, #16
 800b796:	46bd      	mov	sp, r7
 800b798:	bd80      	pop	{r7, pc}
 800b79a:	bf00      	nop
 800b79c:	58024400 	.word	0x58024400
 800b7a0:	ffff0007 	.word	0xffff0007

0800b7a4 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800b7a4:	b580      	push	{r7, lr}
 800b7a6:	b084      	sub	sp, #16
 800b7a8:	af00      	add	r7, sp, #0
 800b7aa:	6078      	str	r0, [r7, #4]
 800b7ac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800b7ae:	2300      	movs	r3, #0
 800b7b0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800b7b2:	4b53      	ldr	r3, [pc, #332]	@ (800b900 <RCCEx_PLL3_Config+0x15c>)
 800b7b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b7b6:	f003 0303 	and.w	r3, r3, #3
 800b7ba:	2b03      	cmp	r3, #3
 800b7bc:	d101      	bne.n	800b7c2 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800b7be:	2301      	movs	r3, #1
 800b7c0:	e099      	b.n	800b8f6 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800b7c2:	4b4f      	ldr	r3, [pc, #316]	@ (800b900 <RCCEx_PLL3_Config+0x15c>)
 800b7c4:	681b      	ldr	r3, [r3, #0]
 800b7c6:	4a4e      	ldr	r2, [pc, #312]	@ (800b900 <RCCEx_PLL3_Config+0x15c>)
 800b7c8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b7cc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b7ce:	f7f8 fe71 	bl	80044b4 <HAL_GetTick>
 800b7d2:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800b7d4:	e008      	b.n	800b7e8 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800b7d6:	f7f8 fe6d 	bl	80044b4 <HAL_GetTick>
 800b7da:	4602      	mov	r2, r0
 800b7dc:	68bb      	ldr	r3, [r7, #8]
 800b7de:	1ad3      	subs	r3, r2, r3
 800b7e0:	2b02      	cmp	r3, #2
 800b7e2:	d901      	bls.n	800b7e8 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800b7e4:	2303      	movs	r3, #3
 800b7e6:	e086      	b.n	800b8f6 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800b7e8:	4b45      	ldr	r3, [pc, #276]	@ (800b900 <RCCEx_PLL3_Config+0x15c>)
 800b7ea:	681b      	ldr	r3, [r3, #0]
 800b7ec:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b7f0:	2b00      	cmp	r3, #0
 800b7f2:	d1f0      	bne.n	800b7d6 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800b7f4:	4b42      	ldr	r3, [pc, #264]	@ (800b900 <RCCEx_PLL3_Config+0x15c>)
 800b7f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b7f8:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800b7fc:	687b      	ldr	r3, [r7, #4]
 800b7fe:	681b      	ldr	r3, [r3, #0]
 800b800:	051b      	lsls	r3, r3, #20
 800b802:	493f      	ldr	r1, [pc, #252]	@ (800b900 <RCCEx_PLL3_Config+0x15c>)
 800b804:	4313      	orrs	r3, r2
 800b806:	628b      	str	r3, [r1, #40]	@ 0x28
 800b808:	687b      	ldr	r3, [r7, #4]
 800b80a:	685b      	ldr	r3, [r3, #4]
 800b80c:	3b01      	subs	r3, #1
 800b80e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800b812:	687b      	ldr	r3, [r7, #4]
 800b814:	689b      	ldr	r3, [r3, #8]
 800b816:	3b01      	subs	r3, #1
 800b818:	025b      	lsls	r3, r3, #9
 800b81a:	b29b      	uxth	r3, r3
 800b81c:	431a      	orrs	r2, r3
 800b81e:	687b      	ldr	r3, [r7, #4]
 800b820:	68db      	ldr	r3, [r3, #12]
 800b822:	3b01      	subs	r3, #1
 800b824:	041b      	lsls	r3, r3, #16
 800b826:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800b82a:	431a      	orrs	r2, r3
 800b82c:	687b      	ldr	r3, [r7, #4]
 800b82e:	691b      	ldr	r3, [r3, #16]
 800b830:	3b01      	subs	r3, #1
 800b832:	061b      	lsls	r3, r3, #24
 800b834:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800b838:	4931      	ldr	r1, [pc, #196]	@ (800b900 <RCCEx_PLL3_Config+0x15c>)
 800b83a:	4313      	orrs	r3, r2
 800b83c:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800b83e:	4b30      	ldr	r3, [pc, #192]	@ (800b900 <RCCEx_PLL3_Config+0x15c>)
 800b840:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b842:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800b846:	687b      	ldr	r3, [r7, #4]
 800b848:	695b      	ldr	r3, [r3, #20]
 800b84a:	492d      	ldr	r1, [pc, #180]	@ (800b900 <RCCEx_PLL3_Config+0x15c>)
 800b84c:	4313      	orrs	r3, r2
 800b84e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800b850:	4b2b      	ldr	r3, [pc, #172]	@ (800b900 <RCCEx_PLL3_Config+0x15c>)
 800b852:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b854:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800b858:	687b      	ldr	r3, [r7, #4]
 800b85a:	699b      	ldr	r3, [r3, #24]
 800b85c:	4928      	ldr	r1, [pc, #160]	@ (800b900 <RCCEx_PLL3_Config+0x15c>)
 800b85e:	4313      	orrs	r3, r2
 800b860:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800b862:	4b27      	ldr	r3, [pc, #156]	@ (800b900 <RCCEx_PLL3_Config+0x15c>)
 800b864:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b866:	4a26      	ldr	r2, [pc, #152]	@ (800b900 <RCCEx_PLL3_Config+0x15c>)
 800b868:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b86c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800b86e:	4b24      	ldr	r3, [pc, #144]	@ (800b900 <RCCEx_PLL3_Config+0x15c>)
 800b870:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b872:	4b24      	ldr	r3, [pc, #144]	@ (800b904 <RCCEx_PLL3_Config+0x160>)
 800b874:	4013      	ands	r3, r2
 800b876:	687a      	ldr	r2, [r7, #4]
 800b878:	69d2      	ldr	r2, [r2, #28]
 800b87a:	00d2      	lsls	r2, r2, #3
 800b87c:	4920      	ldr	r1, [pc, #128]	@ (800b900 <RCCEx_PLL3_Config+0x15c>)
 800b87e:	4313      	orrs	r3, r2
 800b880:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800b882:	4b1f      	ldr	r3, [pc, #124]	@ (800b900 <RCCEx_PLL3_Config+0x15c>)
 800b884:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b886:	4a1e      	ldr	r2, [pc, #120]	@ (800b900 <RCCEx_PLL3_Config+0x15c>)
 800b888:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b88c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800b88e:	683b      	ldr	r3, [r7, #0]
 800b890:	2b00      	cmp	r3, #0
 800b892:	d106      	bne.n	800b8a2 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800b894:	4b1a      	ldr	r3, [pc, #104]	@ (800b900 <RCCEx_PLL3_Config+0x15c>)
 800b896:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b898:	4a19      	ldr	r2, [pc, #100]	@ (800b900 <RCCEx_PLL3_Config+0x15c>)
 800b89a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800b89e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800b8a0:	e00f      	b.n	800b8c2 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800b8a2:	683b      	ldr	r3, [r7, #0]
 800b8a4:	2b01      	cmp	r3, #1
 800b8a6:	d106      	bne.n	800b8b6 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800b8a8:	4b15      	ldr	r3, [pc, #84]	@ (800b900 <RCCEx_PLL3_Config+0x15c>)
 800b8aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b8ac:	4a14      	ldr	r2, [pc, #80]	@ (800b900 <RCCEx_PLL3_Config+0x15c>)
 800b8ae:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800b8b2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800b8b4:	e005      	b.n	800b8c2 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800b8b6:	4b12      	ldr	r3, [pc, #72]	@ (800b900 <RCCEx_PLL3_Config+0x15c>)
 800b8b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b8ba:	4a11      	ldr	r2, [pc, #68]	@ (800b900 <RCCEx_PLL3_Config+0x15c>)
 800b8bc:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800b8c0:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800b8c2:	4b0f      	ldr	r3, [pc, #60]	@ (800b900 <RCCEx_PLL3_Config+0x15c>)
 800b8c4:	681b      	ldr	r3, [r3, #0]
 800b8c6:	4a0e      	ldr	r2, [pc, #56]	@ (800b900 <RCCEx_PLL3_Config+0x15c>)
 800b8c8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b8cc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b8ce:	f7f8 fdf1 	bl	80044b4 <HAL_GetTick>
 800b8d2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800b8d4:	e008      	b.n	800b8e8 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800b8d6:	f7f8 fded 	bl	80044b4 <HAL_GetTick>
 800b8da:	4602      	mov	r2, r0
 800b8dc:	68bb      	ldr	r3, [r7, #8]
 800b8de:	1ad3      	subs	r3, r2, r3
 800b8e0:	2b02      	cmp	r3, #2
 800b8e2:	d901      	bls.n	800b8e8 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800b8e4:	2303      	movs	r3, #3
 800b8e6:	e006      	b.n	800b8f6 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800b8e8:	4b05      	ldr	r3, [pc, #20]	@ (800b900 <RCCEx_PLL3_Config+0x15c>)
 800b8ea:	681b      	ldr	r3, [r3, #0]
 800b8ec:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b8f0:	2b00      	cmp	r3, #0
 800b8f2:	d0f0      	beq.n	800b8d6 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800b8f4:	7bfb      	ldrb	r3, [r7, #15]
}
 800b8f6:	4618      	mov	r0, r3
 800b8f8:	3710      	adds	r7, #16
 800b8fa:	46bd      	mov	sp, r7
 800b8fc:	bd80      	pop	{r7, pc}
 800b8fe:	bf00      	nop
 800b900:	58024400 	.word	0x58024400
 800b904:	ffff0007 	.word	0xffff0007

0800b908 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800b908:	b580      	push	{r7, lr}
 800b90a:	b082      	sub	sp, #8
 800b90c:	af00      	add	r7, sp, #0
 800b90e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b910:	687b      	ldr	r3, [r7, #4]
 800b912:	2b00      	cmp	r3, #0
 800b914:	d101      	bne.n	800b91a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800b916:	2301      	movs	r3, #1
 800b918:	e049      	b.n	800b9ae <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b91a:	687b      	ldr	r3, [r7, #4]
 800b91c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b920:	b2db      	uxtb	r3, r3
 800b922:	2b00      	cmp	r3, #0
 800b924:	d106      	bne.n	800b934 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b926:	687b      	ldr	r3, [r7, #4]
 800b928:	2200      	movs	r2, #0
 800b92a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800b92e:	6878      	ldr	r0, [r7, #4]
 800b930:	f7f8 f98a 	bl	8003c48 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b934:	687b      	ldr	r3, [r7, #4]
 800b936:	2202      	movs	r2, #2
 800b938:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b93c:	687b      	ldr	r3, [r7, #4]
 800b93e:	681a      	ldr	r2, [r3, #0]
 800b940:	687b      	ldr	r3, [r7, #4]
 800b942:	3304      	adds	r3, #4
 800b944:	4619      	mov	r1, r3
 800b946:	4610      	mov	r0, r2
 800b948:	f001 f926 	bl	800cb98 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b94c:	687b      	ldr	r3, [r7, #4]
 800b94e:	2201      	movs	r2, #1
 800b950:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b954:	687b      	ldr	r3, [r7, #4]
 800b956:	2201      	movs	r2, #1
 800b958:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b95c:	687b      	ldr	r3, [r7, #4]
 800b95e:	2201      	movs	r2, #1
 800b960:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b964:	687b      	ldr	r3, [r7, #4]
 800b966:	2201      	movs	r2, #1
 800b968:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b96c:	687b      	ldr	r3, [r7, #4]
 800b96e:	2201      	movs	r2, #1
 800b970:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800b974:	687b      	ldr	r3, [r7, #4]
 800b976:	2201      	movs	r2, #1
 800b978:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800b97c:	687b      	ldr	r3, [r7, #4]
 800b97e:	2201      	movs	r2, #1
 800b980:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b984:	687b      	ldr	r3, [r7, #4]
 800b986:	2201      	movs	r2, #1
 800b988:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b98c:	687b      	ldr	r3, [r7, #4]
 800b98e:	2201      	movs	r2, #1
 800b990:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b994:	687b      	ldr	r3, [r7, #4]
 800b996:	2201      	movs	r2, #1
 800b998:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800b99c:	687b      	ldr	r3, [r7, #4]
 800b99e:	2201      	movs	r2, #1
 800b9a0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b9a4:	687b      	ldr	r3, [r7, #4]
 800b9a6:	2201      	movs	r2, #1
 800b9a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800b9ac:	2300      	movs	r3, #0
}
 800b9ae:	4618      	mov	r0, r3
 800b9b0:	3708      	adds	r7, #8
 800b9b2:	46bd      	mov	sp, r7
 800b9b4:	bd80      	pop	{r7, pc}

0800b9b6 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 800b9b6:	b580      	push	{r7, lr}
 800b9b8:	b082      	sub	sp, #8
 800b9ba:	af00      	add	r7, sp, #0
 800b9bc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b9be:	687b      	ldr	r3, [r7, #4]
 800b9c0:	2b00      	cmp	r3, #0
 800b9c2:	d101      	bne.n	800b9c8 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 800b9c4:	2301      	movs	r3, #1
 800b9c6:	e049      	b.n	800ba5c <HAL_TIM_OC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b9c8:	687b      	ldr	r3, [r7, #4]
 800b9ca:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b9ce:	b2db      	uxtb	r3, r3
 800b9d0:	2b00      	cmp	r3, #0
 800b9d2:	d106      	bne.n	800b9e2 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b9d4:	687b      	ldr	r3, [r7, #4]
 800b9d6:	2200      	movs	r2, #0
 800b9d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 800b9dc:	6878      	ldr	r0, [r7, #4]
 800b9de:	f000 f841 	bl	800ba64 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b9e2:	687b      	ldr	r3, [r7, #4]
 800b9e4:	2202      	movs	r2, #2
 800b9e6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800b9ea:	687b      	ldr	r3, [r7, #4]
 800b9ec:	681a      	ldr	r2, [r3, #0]
 800b9ee:	687b      	ldr	r3, [r7, #4]
 800b9f0:	3304      	adds	r3, #4
 800b9f2:	4619      	mov	r1, r3
 800b9f4:	4610      	mov	r0, r2
 800b9f6:	f001 f8cf 	bl	800cb98 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b9fa:	687b      	ldr	r3, [r7, #4]
 800b9fc:	2201      	movs	r2, #1
 800b9fe:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ba02:	687b      	ldr	r3, [r7, #4]
 800ba04:	2201      	movs	r2, #1
 800ba06:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800ba0a:	687b      	ldr	r3, [r7, #4]
 800ba0c:	2201      	movs	r2, #1
 800ba0e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800ba12:	687b      	ldr	r3, [r7, #4]
 800ba14:	2201      	movs	r2, #1
 800ba16:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800ba1a:	687b      	ldr	r3, [r7, #4]
 800ba1c:	2201      	movs	r2, #1
 800ba1e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800ba22:	687b      	ldr	r3, [r7, #4]
 800ba24:	2201      	movs	r2, #1
 800ba26:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800ba2a:	687b      	ldr	r3, [r7, #4]
 800ba2c:	2201      	movs	r2, #1
 800ba2e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ba32:	687b      	ldr	r3, [r7, #4]
 800ba34:	2201      	movs	r2, #1
 800ba36:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800ba3a:	687b      	ldr	r3, [r7, #4]
 800ba3c:	2201      	movs	r2, #1
 800ba3e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800ba42:	687b      	ldr	r3, [r7, #4]
 800ba44:	2201      	movs	r2, #1
 800ba46:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800ba4a:	687b      	ldr	r3, [r7, #4]
 800ba4c:	2201      	movs	r2, #1
 800ba4e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ba52:	687b      	ldr	r3, [r7, #4]
 800ba54:	2201      	movs	r2, #1
 800ba56:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800ba5a:	2300      	movs	r3, #0
}
 800ba5c:	4618      	mov	r0, r3
 800ba5e:	3708      	adds	r7, #8
 800ba60:	46bd      	mov	sp, r7
 800ba62:	bd80      	pop	{r7, pc}

0800ba64 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 800ba64:	b480      	push	{r7}
 800ba66:	b083      	sub	sp, #12
 800ba68:	af00      	add	r7, sp, #0
 800ba6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 800ba6c:	bf00      	nop
 800ba6e:	370c      	adds	r7, #12
 800ba70:	46bd      	mov	sp, r7
 800ba72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba76:	4770      	bx	lr

0800ba78 <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800ba78:	b580      	push	{r7, lr}
 800ba7a:	b084      	sub	sp, #16
 800ba7c:	af00      	add	r7, sp, #0
 800ba7e:	6078      	str	r0, [r7, #4]
 800ba80:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800ba82:	2300      	movs	r3, #0
 800ba84:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800ba86:	683b      	ldr	r3, [r7, #0]
 800ba88:	2b00      	cmp	r3, #0
 800ba8a:	d109      	bne.n	800baa0 <HAL_TIM_OC_Start_IT+0x28>
 800ba8c:	687b      	ldr	r3, [r7, #4]
 800ba8e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800ba92:	b2db      	uxtb	r3, r3
 800ba94:	2b01      	cmp	r3, #1
 800ba96:	bf14      	ite	ne
 800ba98:	2301      	movne	r3, #1
 800ba9a:	2300      	moveq	r3, #0
 800ba9c:	b2db      	uxtb	r3, r3
 800ba9e:	e03c      	b.n	800bb1a <HAL_TIM_OC_Start_IT+0xa2>
 800baa0:	683b      	ldr	r3, [r7, #0]
 800baa2:	2b04      	cmp	r3, #4
 800baa4:	d109      	bne.n	800baba <HAL_TIM_OC_Start_IT+0x42>
 800baa6:	687b      	ldr	r3, [r7, #4]
 800baa8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800baac:	b2db      	uxtb	r3, r3
 800baae:	2b01      	cmp	r3, #1
 800bab0:	bf14      	ite	ne
 800bab2:	2301      	movne	r3, #1
 800bab4:	2300      	moveq	r3, #0
 800bab6:	b2db      	uxtb	r3, r3
 800bab8:	e02f      	b.n	800bb1a <HAL_TIM_OC_Start_IT+0xa2>
 800baba:	683b      	ldr	r3, [r7, #0]
 800babc:	2b08      	cmp	r3, #8
 800babe:	d109      	bne.n	800bad4 <HAL_TIM_OC_Start_IT+0x5c>
 800bac0:	687b      	ldr	r3, [r7, #4]
 800bac2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800bac6:	b2db      	uxtb	r3, r3
 800bac8:	2b01      	cmp	r3, #1
 800baca:	bf14      	ite	ne
 800bacc:	2301      	movne	r3, #1
 800bace:	2300      	moveq	r3, #0
 800bad0:	b2db      	uxtb	r3, r3
 800bad2:	e022      	b.n	800bb1a <HAL_TIM_OC_Start_IT+0xa2>
 800bad4:	683b      	ldr	r3, [r7, #0]
 800bad6:	2b0c      	cmp	r3, #12
 800bad8:	d109      	bne.n	800baee <HAL_TIM_OC_Start_IT+0x76>
 800bada:	687b      	ldr	r3, [r7, #4]
 800badc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800bae0:	b2db      	uxtb	r3, r3
 800bae2:	2b01      	cmp	r3, #1
 800bae4:	bf14      	ite	ne
 800bae6:	2301      	movne	r3, #1
 800bae8:	2300      	moveq	r3, #0
 800baea:	b2db      	uxtb	r3, r3
 800baec:	e015      	b.n	800bb1a <HAL_TIM_OC_Start_IT+0xa2>
 800baee:	683b      	ldr	r3, [r7, #0]
 800baf0:	2b10      	cmp	r3, #16
 800baf2:	d109      	bne.n	800bb08 <HAL_TIM_OC_Start_IT+0x90>
 800baf4:	687b      	ldr	r3, [r7, #4]
 800baf6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800bafa:	b2db      	uxtb	r3, r3
 800bafc:	2b01      	cmp	r3, #1
 800bafe:	bf14      	ite	ne
 800bb00:	2301      	movne	r3, #1
 800bb02:	2300      	moveq	r3, #0
 800bb04:	b2db      	uxtb	r3, r3
 800bb06:	e008      	b.n	800bb1a <HAL_TIM_OC_Start_IT+0xa2>
 800bb08:	687b      	ldr	r3, [r7, #4]
 800bb0a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800bb0e:	b2db      	uxtb	r3, r3
 800bb10:	2b01      	cmp	r3, #1
 800bb12:	bf14      	ite	ne
 800bb14:	2301      	movne	r3, #1
 800bb16:	2300      	moveq	r3, #0
 800bb18:	b2db      	uxtb	r3, r3
 800bb1a:	2b00      	cmp	r3, #0
 800bb1c:	d001      	beq.n	800bb22 <HAL_TIM_OC_Start_IT+0xaa>
  {
    return HAL_ERROR;
 800bb1e:	2301      	movs	r3, #1
 800bb20:	e0ec      	b.n	800bcfc <HAL_TIM_OC_Start_IT+0x284>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800bb22:	683b      	ldr	r3, [r7, #0]
 800bb24:	2b00      	cmp	r3, #0
 800bb26:	d104      	bne.n	800bb32 <HAL_TIM_OC_Start_IT+0xba>
 800bb28:	687b      	ldr	r3, [r7, #4]
 800bb2a:	2202      	movs	r2, #2
 800bb2c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800bb30:	e023      	b.n	800bb7a <HAL_TIM_OC_Start_IT+0x102>
 800bb32:	683b      	ldr	r3, [r7, #0]
 800bb34:	2b04      	cmp	r3, #4
 800bb36:	d104      	bne.n	800bb42 <HAL_TIM_OC_Start_IT+0xca>
 800bb38:	687b      	ldr	r3, [r7, #4]
 800bb3a:	2202      	movs	r2, #2
 800bb3c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800bb40:	e01b      	b.n	800bb7a <HAL_TIM_OC_Start_IT+0x102>
 800bb42:	683b      	ldr	r3, [r7, #0]
 800bb44:	2b08      	cmp	r3, #8
 800bb46:	d104      	bne.n	800bb52 <HAL_TIM_OC_Start_IT+0xda>
 800bb48:	687b      	ldr	r3, [r7, #4]
 800bb4a:	2202      	movs	r2, #2
 800bb4c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800bb50:	e013      	b.n	800bb7a <HAL_TIM_OC_Start_IT+0x102>
 800bb52:	683b      	ldr	r3, [r7, #0]
 800bb54:	2b0c      	cmp	r3, #12
 800bb56:	d104      	bne.n	800bb62 <HAL_TIM_OC_Start_IT+0xea>
 800bb58:	687b      	ldr	r3, [r7, #4]
 800bb5a:	2202      	movs	r2, #2
 800bb5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800bb60:	e00b      	b.n	800bb7a <HAL_TIM_OC_Start_IT+0x102>
 800bb62:	683b      	ldr	r3, [r7, #0]
 800bb64:	2b10      	cmp	r3, #16
 800bb66:	d104      	bne.n	800bb72 <HAL_TIM_OC_Start_IT+0xfa>
 800bb68:	687b      	ldr	r3, [r7, #4]
 800bb6a:	2202      	movs	r2, #2
 800bb6c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800bb70:	e003      	b.n	800bb7a <HAL_TIM_OC_Start_IT+0x102>
 800bb72:	687b      	ldr	r3, [r7, #4]
 800bb74:	2202      	movs	r2, #2
 800bb76:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  switch (Channel)
 800bb7a:	683b      	ldr	r3, [r7, #0]
 800bb7c:	2b0c      	cmp	r3, #12
 800bb7e:	d841      	bhi.n	800bc04 <HAL_TIM_OC_Start_IT+0x18c>
 800bb80:	a201      	add	r2, pc, #4	@ (adr r2, 800bb88 <HAL_TIM_OC_Start_IT+0x110>)
 800bb82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bb86:	bf00      	nop
 800bb88:	0800bbbd 	.word	0x0800bbbd
 800bb8c:	0800bc05 	.word	0x0800bc05
 800bb90:	0800bc05 	.word	0x0800bc05
 800bb94:	0800bc05 	.word	0x0800bc05
 800bb98:	0800bbcf 	.word	0x0800bbcf
 800bb9c:	0800bc05 	.word	0x0800bc05
 800bba0:	0800bc05 	.word	0x0800bc05
 800bba4:	0800bc05 	.word	0x0800bc05
 800bba8:	0800bbe1 	.word	0x0800bbe1
 800bbac:	0800bc05 	.word	0x0800bc05
 800bbb0:	0800bc05 	.word	0x0800bc05
 800bbb4:	0800bc05 	.word	0x0800bc05
 800bbb8:	0800bbf3 	.word	0x0800bbf3
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800bbbc:	687b      	ldr	r3, [r7, #4]
 800bbbe:	681b      	ldr	r3, [r3, #0]
 800bbc0:	68da      	ldr	r2, [r3, #12]
 800bbc2:	687b      	ldr	r3, [r7, #4]
 800bbc4:	681b      	ldr	r3, [r3, #0]
 800bbc6:	f042 0202 	orr.w	r2, r2, #2
 800bbca:	60da      	str	r2, [r3, #12]
      break;
 800bbcc:	e01d      	b.n	800bc0a <HAL_TIM_OC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800bbce:	687b      	ldr	r3, [r7, #4]
 800bbd0:	681b      	ldr	r3, [r3, #0]
 800bbd2:	68da      	ldr	r2, [r3, #12]
 800bbd4:	687b      	ldr	r3, [r7, #4]
 800bbd6:	681b      	ldr	r3, [r3, #0]
 800bbd8:	f042 0204 	orr.w	r2, r2, #4
 800bbdc:	60da      	str	r2, [r3, #12]
      break;
 800bbde:	e014      	b.n	800bc0a <HAL_TIM_OC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800bbe0:	687b      	ldr	r3, [r7, #4]
 800bbe2:	681b      	ldr	r3, [r3, #0]
 800bbe4:	68da      	ldr	r2, [r3, #12]
 800bbe6:	687b      	ldr	r3, [r7, #4]
 800bbe8:	681b      	ldr	r3, [r3, #0]
 800bbea:	f042 0208 	orr.w	r2, r2, #8
 800bbee:	60da      	str	r2, [r3, #12]
      break;
 800bbf0:	e00b      	b.n	800bc0a <HAL_TIM_OC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800bbf2:	687b      	ldr	r3, [r7, #4]
 800bbf4:	681b      	ldr	r3, [r3, #0]
 800bbf6:	68da      	ldr	r2, [r3, #12]
 800bbf8:	687b      	ldr	r3, [r7, #4]
 800bbfa:	681b      	ldr	r3, [r3, #0]
 800bbfc:	f042 0210 	orr.w	r2, r2, #16
 800bc00:	60da      	str	r2, [r3, #12]
      break;
 800bc02:	e002      	b.n	800bc0a <HAL_TIM_OC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 800bc04:	2301      	movs	r3, #1
 800bc06:	73fb      	strb	r3, [r7, #15]
      break;
 800bc08:	bf00      	nop
  }

  if (status == HAL_OK)
 800bc0a:	7bfb      	ldrb	r3, [r7, #15]
 800bc0c:	2b00      	cmp	r3, #0
 800bc0e:	d174      	bne.n	800bcfa <HAL_TIM_OC_Start_IT+0x282>
  {
    /* Enable the Output compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800bc10:	687b      	ldr	r3, [r7, #4]
 800bc12:	681b      	ldr	r3, [r3, #0]
 800bc14:	2201      	movs	r2, #1
 800bc16:	6839      	ldr	r1, [r7, #0]
 800bc18:	4618      	mov	r0, r3
 800bc1a:	f001 fcfb 	bl	800d614 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800bc1e:	687b      	ldr	r3, [r7, #4]
 800bc20:	681b      	ldr	r3, [r3, #0]
 800bc22:	4a38      	ldr	r2, [pc, #224]	@ (800bd04 <HAL_TIM_OC_Start_IT+0x28c>)
 800bc24:	4293      	cmp	r3, r2
 800bc26:	d013      	beq.n	800bc50 <HAL_TIM_OC_Start_IT+0x1d8>
 800bc28:	687b      	ldr	r3, [r7, #4]
 800bc2a:	681b      	ldr	r3, [r3, #0]
 800bc2c:	4a36      	ldr	r2, [pc, #216]	@ (800bd08 <HAL_TIM_OC_Start_IT+0x290>)
 800bc2e:	4293      	cmp	r3, r2
 800bc30:	d00e      	beq.n	800bc50 <HAL_TIM_OC_Start_IT+0x1d8>
 800bc32:	687b      	ldr	r3, [r7, #4]
 800bc34:	681b      	ldr	r3, [r3, #0]
 800bc36:	4a35      	ldr	r2, [pc, #212]	@ (800bd0c <HAL_TIM_OC_Start_IT+0x294>)
 800bc38:	4293      	cmp	r3, r2
 800bc3a:	d009      	beq.n	800bc50 <HAL_TIM_OC_Start_IT+0x1d8>
 800bc3c:	687b      	ldr	r3, [r7, #4]
 800bc3e:	681b      	ldr	r3, [r3, #0]
 800bc40:	4a33      	ldr	r2, [pc, #204]	@ (800bd10 <HAL_TIM_OC_Start_IT+0x298>)
 800bc42:	4293      	cmp	r3, r2
 800bc44:	d004      	beq.n	800bc50 <HAL_TIM_OC_Start_IT+0x1d8>
 800bc46:	687b      	ldr	r3, [r7, #4]
 800bc48:	681b      	ldr	r3, [r3, #0]
 800bc4a:	4a32      	ldr	r2, [pc, #200]	@ (800bd14 <HAL_TIM_OC_Start_IT+0x29c>)
 800bc4c:	4293      	cmp	r3, r2
 800bc4e:	d101      	bne.n	800bc54 <HAL_TIM_OC_Start_IT+0x1dc>
 800bc50:	2301      	movs	r3, #1
 800bc52:	e000      	b.n	800bc56 <HAL_TIM_OC_Start_IT+0x1de>
 800bc54:	2300      	movs	r3, #0
 800bc56:	2b00      	cmp	r3, #0
 800bc58:	d007      	beq.n	800bc6a <HAL_TIM_OC_Start_IT+0x1f2>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 800bc5a:	687b      	ldr	r3, [r7, #4]
 800bc5c:	681b      	ldr	r3, [r3, #0]
 800bc5e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800bc60:	687b      	ldr	r3, [r7, #4]
 800bc62:	681b      	ldr	r3, [r3, #0]
 800bc64:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800bc68:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800bc6a:	687b      	ldr	r3, [r7, #4]
 800bc6c:	681b      	ldr	r3, [r3, #0]
 800bc6e:	4a25      	ldr	r2, [pc, #148]	@ (800bd04 <HAL_TIM_OC_Start_IT+0x28c>)
 800bc70:	4293      	cmp	r3, r2
 800bc72:	d022      	beq.n	800bcba <HAL_TIM_OC_Start_IT+0x242>
 800bc74:	687b      	ldr	r3, [r7, #4]
 800bc76:	681b      	ldr	r3, [r3, #0]
 800bc78:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bc7c:	d01d      	beq.n	800bcba <HAL_TIM_OC_Start_IT+0x242>
 800bc7e:	687b      	ldr	r3, [r7, #4]
 800bc80:	681b      	ldr	r3, [r3, #0]
 800bc82:	4a25      	ldr	r2, [pc, #148]	@ (800bd18 <HAL_TIM_OC_Start_IT+0x2a0>)
 800bc84:	4293      	cmp	r3, r2
 800bc86:	d018      	beq.n	800bcba <HAL_TIM_OC_Start_IT+0x242>
 800bc88:	687b      	ldr	r3, [r7, #4]
 800bc8a:	681b      	ldr	r3, [r3, #0]
 800bc8c:	4a23      	ldr	r2, [pc, #140]	@ (800bd1c <HAL_TIM_OC_Start_IT+0x2a4>)
 800bc8e:	4293      	cmp	r3, r2
 800bc90:	d013      	beq.n	800bcba <HAL_TIM_OC_Start_IT+0x242>
 800bc92:	687b      	ldr	r3, [r7, #4]
 800bc94:	681b      	ldr	r3, [r3, #0]
 800bc96:	4a22      	ldr	r2, [pc, #136]	@ (800bd20 <HAL_TIM_OC_Start_IT+0x2a8>)
 800bc98:	4293      	cmp	r3, r2
 800bc9a:	d00e      	beq.n	800bcba <HAL_TIM_OC_Start_IT+0x242>
 800bc9c:	687b      	ldr	r3, [r7, #4]
 800bc9e:	681b      	ldr	r3, [r3, #0]
 800bca0:	4a19      	ldr	r2, [pc, #100]	@ (800bd08 <HAL_TIM_OC_Start_IT+0x290>)
 800bca2:	4293      	cmp	r3, r2
 800bca4:	d009      	beq.n	800bcba <HAL_TIM_OC_Start_IT+0x242>
 800bca6:	687b      	ldr	r3, [r7, #4]
 800bca8:	681b      	ldr	r3, [r3, #0]
 800bcaa:	4a1e      	ldr	r2, [pc, #120]	@ (800bd24 <HAL_TIM_OC_Start_IT+0x2ac>)
 800bcac:	4293      	cmp	r3, r2
 800bcae:	d004      	beq.n	800bcba <HAL_TIM_OC_Start_IT+0x242>
 800bcb0:	687b      	ldr	r3, [r7, #4]
 800bcb2:	681b      	ldr	r3, [r3, #0]
 800bcb4:	4a15      	ldr	r2, [pc, #84]	@ (800bd0c <HAL_TIM_OC_Start_IT+0x294>)
 800bcb6:	4293      	cmp	r3, r2
 800bcb8:	d115      	bne.n	800bce6 <HAL_TIM_OC_Start_IT+0x26e>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800bcba:	687b      	ldr	r3, [r7, #4]
 800bcbc:	681b      	ldr	r3, [r3, #0]
 800bcbe:	689a      	ldr	r2, [r3, #8]
 800bcc0:	4b19      	ldr	r3, [pc, #100]	@ (800bd28 <HAL_TIM_OC_Start_IT+0x2b0>)
 800bcc2:	4013      	ands	r3, r2
 800bcc4:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bcc6:	68bb      	ldr	r3, [r7, #8]
 800bcc8:	2b06      	cmp	r3, #6
 800bcca:	d015      	beq.n	800bcf8 <HAL_TIM_OC_Start_IT+0x280>
 800bccc:	68bb      	ldr	r3, [r7, #8]
 800bcce:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bcd2:	d011      	beq.n	800bcf8 <HAL_TIM_OC_Start_IT+0x280>
      {
        __HAL_TIM_ENABLE(htim);
 800bcd4:	687b      	ldr	r3, [r7, #4]
 800bcd6:	681b      	ldr	r3, [r3, #0]
 800bcd8:	681a      	ldr	r2, [r3, #0]
 800bcda:	687b      	ldr	r3, [r7, #4]
 800bcdc:	681b      	ldr	r3, [r3, #0]
 800bcde:	f042 0201 	orr.w	r2, r2, #1
 800bce2:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bce4:	e008      	b.n	800bcf8 <HAL_TIM_OC_Start_IT+0x280>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800bce6:	687b      	ldr	r3, [r7, #4]
 800bce8:	681b      	ldr	r3, [r3, #0]
 800bcea:	681a      	ldr	r2, [r3, #0]
 800bcec:	687b      	ldr	r3, [r7, #4]
 800bcee:	681b      	ldr	r3, [r3, #0]
 800bcf0:	f042 0201 	orr.w	r2, r2, #1
 800bcf4:	601a      	str	r2, [r3, #0]
 800bcf6:	e000      	b.n	800bcfa <HAL_TIM_OC_Start_IT+0x282>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bcf8:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 800bcfa:	7bfb      	ldrb	r3, [r7, #15]
}
 800bcfc:	4618      	mov	r0, r3
 800bcfe:	3710      	adds	r7, #16
 800bd00:	46bd      	mov	sp, r7
 800bd02:	bd80      	pop	{r7, pc}
 800bd04:	40010000 	.word	0x40010000
 800bd08:	40010400 	.word	0x40010400
 800bd0c:	40014000 	.word	0x40014000
 800bd10:	40014400 	.word	0x40014400
 800bd14:	40014800 	.word	0x40014800
 800bd18:	40000400 	.word	0x40000400
 800bd1c:	40000800 	.word	0x40000800
 800bd20:	40000c00 	.word	0x40000c00
 800bd24:	40001800 	.word	0x40001800
 800bd28:	00010007 	.word	0x00010007

0800bd2c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800bd2c:	b580      	push	{r7, lr}
 800bd2e:	b082      	sub	sp, #8
 800bd30:	af00      	add	r7, sp, #0
 800bd32:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800bd34:	687b      	ldr	r3, [r7, #4]
 800bd36:	2b00      	cmp	r3, #0
 800bd38:	d101      	bne.n	800bd3e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800bd3a:	2301      	movs	r3, #1
 800bd3c:	e049      	b.n	800bdd2 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800bd3e:	687b      	ldr	r3, [r7, #4]
 800bd40:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800bd44:	b2db      	uxtb	r3, r3
 800bd46:	2b00      	cmp	r3, #0
 800bd48:	d106      	bne.n	800bd58 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800bd4a:	687b      	ldr	r3, [r7, #4]
 800bd4c:	2200      	movs	r2, #0
 800bd4e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800bd52:	6878      	ldr	r0, [r7, #4]
 800bd54:	f000 f841 	bl	800bdda <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bd58:	687b      	ldr	r3, [r7, #4]
 800bd5a:	2202      	movs	r2, #2
 800bd5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800bd60:	687b      	ldr	r3, [r7, #4]
 800bd62:	681a      	ldr	r2, [r3, #0]
 800bd64:	687b      	ldr	r3, [r7, #4]
 800bd66:	3304      	adds	r3, #4
 800bd68:	4619      	mov	r1, r3
 800bd6a:	4610      	mov	r0, r2
 800bd6c:	f000 ff14 	bl	800cb98 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800bd70:	687b      	ldr	r3, [r7, #4]
 800bd72:	2201      	movs	r2, #1
 800bd74:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800bd78:	687b      	ldr	r3, [r7, #4]
 800bd7a:	2201      	movs	r2, #1
 800bd7c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800bd80:	687b      	ldr	r3, [r7, #4]
 800bd82:	2201      	movs	r2, #1
 800bd84:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800bd88:	687b      	ldr	r3, [r7, #4]
 800bd8a:	2201      	movs	r2, #1
 800bd8c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800bd90:	687b      	ldr	r3, [r7, #4]
 800bd92:	2201      	movs	r2, #1
 800bd94:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800bd98:	687b      	ldr	r3, [r7, #4]
 800bd9a:	2201      	movs	r2, #1
 800bd9c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800bda0:	687b      	ldr	r3, [r7, #4]
 800bda2:	2201      	movs	r2, #1
 800bda4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800bda8:	687b      	ldr	r3, [r7, #4]
 800bdaa:	2201      	movs	r2, #1
 800bdac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800bdb0:	687b      	ldr	r3, [r7, #4]
 800bdb2:	2201      	movs	r2, #1
 800bdb4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800bdb8:	687b      	ldr	r3, [r7, #4]
 800bdba:	2201      	movs	r2, #1
 800bdbc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800bdc0:	687b      	ldr	r3, [r7, #4]
 800bdc2:	2201      	movs	r2, #1
 800bdc4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800bdc8:	687b      	ldr	r3, [r7, #4]
 800bdca:	2201      	movs	r2, #1
 800bdcc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800bdd0:	2300      	movs	r3, #0
}
 800bdd2:	4618      	mov	r0, r3
 800bdd4:	3708      	adds	r7, #8
 800bdd6:	46bd      	mov	sp, r7
 800bdd8:	bd80      	pop	{r7, pc}

0800bdda <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800bdda:	b480      	push	{r7}
 800bddc:	b083      	sub	sp, #12
 800bdde:	af00      	add	r7, sp, #0
 800bde0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800bde2:	bf00      	nop
 800bde4:	370c      	adds	r7, #12
 800bde6:	46bd      	mov	sp, r7
 800bde8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdec:	4770      	bx	lr
	...

0800bdf0 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800bdf0:	b580      	push	{r7, lr}
 800bdf2:	b082      	sub	sp, #8
 800bdf4:	af00      	add	r7, sp, #0
 800bdf6:	6078      	str	r0, [r7, #4]
 800bdf8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800bdfa:	687b      	ldr	r3, [r7, #4]
 800bdfc:	681b      	ldr	r3, [r3, #0]
 800bdfe:	2200      	movs	r2, #0
 800be00:	6839      	ldr	r1, [r7, #0]
 800be02:	4618      	mov	r0, r3
 800be04:	f001 fc06 	bl	800d614 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800be08:	687b      	ldr	r3, [r7, #4]
 800be0a:	681b      	ldr	r3, [r3, #0]
 800be0c:	4a3e      	ldr	r2, [pc, #248]	@ (800bf08 <HAL_TIM_PWM_Stop+0x118>)
 800be0e:	4293      	cmp	r3, r2
 800be10:	d013      	beq.n	800be3a <HAL_TIM_PWM_Stop+0x4a>
 800be12:	687b      	ldr	r3, [r7, #4]
 800be14:	681b      	ldr	r3, [r3, #0]
 800be16:	4a3d      	ldr	r2, [pc, #244]	@ (800bf0c <HAL_TIM_PWM_Stop+0x11c>)
 800be18:	4293      	cmp	r3, r2
 800be1a:	d00e      	beq.n	800be3a <HAL_TIM_PWM_Stop+0x4a>
 800be1c:	687b      	ldr	r3, [r7, #4]
 800be1e:	681b      	ldr	r3, [r3, #0]
 800be20:	4a3b      	ldr	r2, [pc, #236]	@ (800bf10 <HAL_TIM_PWM_Stop+0x120>)
 800be22:	4293      	cmp	r3, r2
 800be24:	d009      	beq.n	800be3a <HAL_TIM_PWM_Stop+0x4a>
 800be26:	687b      	ldr	r3, [r7, #4]
 800be28:	681b      	ldr	r3, [r3, #0]
 800be2a:	4a3a      	ldr	r2, [pc, #232]	@ (800bf14 <HAL_TIM_PWM_Stop+0x124>)
 800be2c:	4293      	cmp	r3, r2
 800be2e:	d004      	beq.n	800be3a <HAL_TIM_PWM_Stop+0x4a>
 800be30:	687b      	ldr	r3, [r7, #4]
 800be32:	681b      	ldr	r3, [r3, #0]
 800be34:	4a38      	ldr	r2, [pc, #224]	@ (800bf18 <HAL_TIM_PWM_Stop+0x128>)
 800be36:	4293      	cmp	r3, r2
 800be38:	d101      	bne.n	800be3e <HAL_TIM_PWM_Stop+0x4e>
 800be3a:	2301      	movs	r3, #1
 800be3c:	e000      	b.n	800be40 <HAL_TIM_PWM_Stop+0x50>
 800be3e:	2300      	movs	r3, #0
 800be40:	2b00      	cmp	r3, #0
 800be42:	d017      	beq.n	800be74 <HAL_TIM_PWM_Stop+0x84>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800be44:	687b      	ldr	r3, [r7, #4]
 800be46:	681b      	ldr	r3, [r3, #0]
 800be48:	6a1a      	ldr	r2, [r3, #32]
 800be4a:	f241 1311 	movw	r3, #4369	@ 0x1111
 800be4e:	4013      	ands	r3, r2
 800be50:	2b00      	cmp	r3, #0
 800be52:	d10f      	bne.n	800be74 <HAL_TIM_PWM_Stop+0x84>
 800be54:	687b      	ldr	r3, [r7, #4]
 800be56:	681b      	ldr	r3, [r3, #0]
 800be58:	6a1a      	ldr	r2, [r3, #32]
 800be5a:	f240 4344 	movw	r3, #1092	@ 0x444
 800be5e:	4013      	ands	r3, r2
 800be60:	2b00      	cmp	r3, #0
 800be62:	d107      	bne.n	800be74 <HAL_TIM_PWM_Stop+0x84>
 800be64:	687b      	ldr	r3, [r7, #4]
 800be66:	681b      	ldr	r3, [r3, #0]
 800be68:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800be6a:	687b      	ldr	r3, [r7, #4]
 800be6c:	681b      	ldr	r3, [r3, #0]
 800be6e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800be72:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800be74:	687b      	ldr	r3, [r7, #4]
 800be76:	681b      	ldr	r3, [r3, #0]
 800be78:	6a1a      	ldr	r2, [r3, #32]
 800be7a:	f241 1311 	movw	r3, #4369	@ 0x1111
 800be7e:	4013      	ands	r3, r2
 800be80:	2b00      	cmp	r3, #0
 800be82:	d10f      	bne.n	800bea4 <HAL_TIM_PWM_Stop+0xb4>
 800be84:	687b      	ldr	r3, [r7, #4]
 800be86:	681b      	ldr	r3, [r3, #0]
 800be88:	6a1a      	ldr	r2, [r3, #32]
 800be8a:	f240 4344 	movw	r3, #1092	@ 0x444
 800be8e:	4013      	ands	r3, r2
 800be90:	2b00      	cmp	r3, #0
 800be92:	d107      	bne.n	800bea4 <HAL_TIM_PWM_Stop+0xb4>
 800be94:	687b      	ldr	r3, [r7, #4]
 800be96:	681b      	ldr	r3, [r3, #0]
 800be98:	681a      	ldr	r2, [r3, #0]
 800be9a:	687b      	ldr	r3, [r7, #4]
 800be9c:	681b      	ldr	r3, [r3, #0]
 800be9e:	f022 0201 	bic.w	r2, r2, #1
 800bea2:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800bea4:	683b      	ldr	r3, [r7, #0]
 800bea6:	2b00      	cmp	r3, #0
 800bea8:	d104      	bne.n	800beb4 <HAL_TIM_PWM_Stop+0xc4>
 800beaa:	687b      	ldr	r3, [r7, #4]
 800beac:	2201      	movs	r2, #1
 800beae:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800beb2:	e023      	b.n	800befc <HAL_TIM_PWM_Stop+0x10c>
 800beb4:	683b      	ldr	r3, [r7, #0]
 800beb6:	2b04      	cmp	r3, #4
 800beb8:	d104      	bne.n	800bec4 <HAL_TIM_PWM_Stop+0xd4>
 800beba:	687b      	ldr	r3, [r7, #4]
 800bebc:	2201      	movs	r2, #1
 800bebe:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800bec2:	e01b      	b.n	800befc <HAL_TIM_PWM_Stop+0x10c>
 800bec4:	683b      	ldr	r3, [r7, #0]
 800bec6:	2b08      	cmp	r3, #8
 800bec8:	d104      	bne.n	800bed4 <HAL_TIM_PWM_Stop+0xe4>
 800beca:	687b      	ldr	r3, [r7, #4]
 800becc:	2201      	movs	r2, #1
 800bece:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800bed2:	e013      	b.n	800befc <HAL_TIM_PWM_Stop+0x10c>
 800bed4:	683b      	ldr	r3, [r7, #0]
 800bed6:	2b0c      	cmp	r3, #12
 800bed8:	d104      	bne.n	800bee4 <HAL_TIM_PWM_Stop+0xf4>
 800beda:	687b      	ldr	r3, [r7, #4]
 800bedc:	2201      	movs	r2, #1
 800bede:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800bee2:	e00b      	b.n	800befc <HAL_TIM_PWM_Stop+0x10c>
 800bee4:	683b      	ldr	r3, [r7, #0]
 800bee6:	2b10      	cmp	r3, #16
 800bee8:	d104      	bne.n	800bef4 <HAL_TIM_PWM_Stop+0x104>
 800beea:	687b      	ldr	r3, [r7, #4]
 800beec:	2201      	movs	r2, #1
 800beee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800bef2:	e003      	b.n	800befc <HAL_TIM_PWM_Stop+0x10c>
 800bef4:	687b      	ldr	r3, [r7, #4]
 800bef6:	2201      	movs	r2, #1
 800bef8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 800befc:	2300      	movs	r3, #0
}
 800befe:	4618      	mov	r0, r3
 800bf00:	3708      	adds	r7, #8
 800bf02:	46bd      	mov	sp, r7
 800bf04:	bd80      	pop	{r7, pc}
 800bf06:	bf00      	nop
 800bf08:	40010000 	.word	0x40010000
 800bf0c:	40010400 	.word	0x40010400
 800bf10:	40014000 	.word	0x40014000
 800bf14:	40014400 	.word	0x40014400
 800bf18:	40014800 	.word	0x40014800

0800bf1c <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800bf1c:	b580      	push	{r7, lr}
 800bf1e:	b082      	sub	sp, #8
 800bf20:	af00      	add	r7, sp, #0
 800bf22:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800bf24:	687b      	ldr	r3, [r7, #4]
 800bf26:	2b00      	cmp	r3, #0
 800bf28:	d101      	bne.n	800bf2e <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800bf2a:	2301      	movs	r3, #1
 800bf2c:	e049      	b.n	800bfc2 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800bf2e:	687b      	ldr	r3, [r7, #4]
 800bf30:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800bf34:	b2db      	uxtb	r3, r3
 800bf36:	2b00      	cmp	r3, #0
 800bf38:	d106      	bne.n	800bf48 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800bf3a:	687b      	ldr	r3, [r7, #4]
 800bf3c:	2200      	movs	r2, #0
 800bf3e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800bf42:	6878      	ldr	r0, [r7, #4]
 800bf44:	f000 f841 	bl	800bfca <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bf48:	687b      	ldr	r3, [r7, #4]
 800bf4a:	2202      	movs	r2, #2
 800bf4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800bf50:	687b      	ldr	r3, [r7, #4]
 800bf52:	681a      	ldr	r2, [r3, #0]
 800bf54:	687b      	ldr	r3, [r7, #4]
 800bf56:	3304      	adds	r3, #4
 800bf58:	4619      	mov	r1, r3
 800bf5a:	4610      	mov	r0, r2
 800bf5c:	f000 fe1c 	bl	800cb98 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800bf60:	687b      	ldr	r3, [r7, #4]
 800bf62:	2201      	movs	r2, #1
 800bf64:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800bf68:	687b      	ldr	r3, [r7, #4]
 800bf6a:	2201      	movs	r2, #1
 800bf6c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800bf70:	687b      	ldr	r3, [r7, #4]
 800bf72:	2201      	movs	r2, #1
 800bf74:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800bf78:	687b      	ldr	r3, [r7, #4]
 800bf7a:	2201      	movs	r2, #1
 800bf7c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800bf80:	687b      	ldr	r3, [r7, #4]
 800bf82:	2201      	movs	r2, #1
 800bf84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800bf88:	687b      	ldr	r3, [r7, #4]
 800bf8a:	2201      	movs	r2, #1
 800bf8c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800bf90:	687b      	ldr	r3, [r7, #4]
 800bf92:	2201      	movs	r2, #1
 800bf94:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800bf98:	687b      	ldr	r3, [r7, #4]
 800bf9a:	2201      	movs	r2, #1
 800bf9c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800bfa0:	687b      	ldr	r3, [r7, #4]
 800bfa2:	2201      	movs	r2, #1
 800bfa4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800bfa8:	687b      	ldr	r3, [r7, #4]
 800bfaa:	2201      	movs	r2, #1
 800bfac:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800bfb0:	687b      	ldr	r3, [r7, #4]
 800bfb2:	2201      	movs	r2, #1
 800bfb4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800bfb8:	687b      	ldr	r3, [r7, #4]
 800bfba:	2201      	movs	r2, #1
 800bfbc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800bfc0:	2300      	movs	r3, #0
}
 800bfc2:	4618      	mov	r0, r3
 800bfc4:	3708      	adds	r7, #8
 800bfc6:	46bd      	mov	sp, r7
 800bfc8:	bd80      	pop	{r7, pc}

0800bfca <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 800bfca:	b480      	push	{r7}
 800bfcc:	b083      	sub	sp, #12
 800bfce:	af00      	add	r7, sp, #0
 800bfd0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 800bfd2:	bf00      	nop
 800bfd4:	370c      	adds	r7, #12
 800bfd6:	46bd      	mov	sp, r7
 800bfd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfdc:	4770      	bx	lr
	...

0800bfe0 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800bfe0:	b580      	push	{r7, lr}
 800bfe2:	b084      	sub	sp, #16
 800bfe4:	af00      	add	r7, sp, #0
 800bfe6:	6078      	str	r0, [r7, #4]
 800bfe8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800bfea:	2300      	movs	r3, #0
 800bfec:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800bfee:	683b      	ldr	r3, [r7, #0]
 800bff0:	2b00      	cmp	r3, #0
 800bff2:	d104      	bne.n	800bffe <HAL_TIM_IC_Start_IT+0x1e>
 800bff4:	687b      	ldr	r3, [r7, #4]
 800bff6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800bffa:	b2db      	uxtb	r3, r3
 800bffc:	e023      	b.n	800c046 <HAL_TIM_IC_Start_IT+0x66>
 800bffe:	683b      	ldr	r3, [r7, #0]
 800c000:	2b04      	cmp	r3, #4
 800c002:	d104      	bne.n	800c00e <HAL_TIM_IC_Start_IT+0x2e>
 800c004:	687b      	ldr	r3, [r7, #4]
 800c006:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800c00a:	b2db      	uxtb	r3, r3
 800c00c:	e01b      	b.n	800c046 <HAL_TIM_IC_Start_IT+0x66>
 800c00e:	683b      	ldr	r3, [r7, #0]
 800c010:	2b08      	cmp	r3, #8
 800c012:	d104      	bne.n	800c01e <HAL_TIM_IC_Start_IT+0x3e>
 800c014:	687b      	ldr	r3, [r7, #4]
 800c016:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800c01a:	b2db      	uxtb	r3, r3
 800c01c:	e013      	b.n	800c046 <HAL_TIM_IC_Start_IT+0x66>
 800c01e:	683b      	ldr	r3, [r7, #0]
 800c020:	2b0c      	cmp	r3, #12
 800c022:	d104      	bne.n	800c02e <HAL_TIM_IC_Start_IT+0x4e>
 800c024:	687b      	ldr	r3, [r7, #4]
 800c026:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c02a:	b2db      	uxtb	r3, r3
 800c02c:	e00b      	b.n	800c046 <HAL_TIM_IC_Start_IT+0x66>
 800c02e:	683b      	ldr	r3, [r7, #0]
 800c030:	2b10      	cmp	r3, #16
 800c032:	d104      	bne.n	800c03e <HAL_TIM_IC_Start_IT+0x5e>
 800c034:	687b      	ldr	r3, [r7, #4]
 800c036:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800c03a:	b2db      	uxtb	r3, r3
 800c03c:	e003      	b.n	800c046 <HAL_TIM_IC_Start_IT+0x66>
 800c03e:	687b      	ldr	r3, [r7, #4]
 800c040:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800c044:	b2db      	uxtb	r3, r3
 800c046:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800c048:	683b      	ldr	r3, [r7, #0]
 800c04a:	2b00      	cmp	r3, #0
 800c04c:	d104      	bne.n	800c058 <HAL_TIM_IC_Start_IT+0x78>
 800c04e:	687b      	ldr	r3, [r7, #4]
 800c050:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800c054:	b2db      	uxtb	r3, r3
 800c056:	e013      	b.n	800c080 <HAL_TIM_IC_Start_IT+0xa0>
 800c058:	683b      	ldr	r3, [r7, #0]
 800c05a:	2b04      	cmp	r3, #4
 800c05c:	d104      	bne.n	800c068 <HAL_TIM_IC_Start_IT+0x88>
 800c05e:	687b      	ldr	r3, [r7, #4]
 800c060:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800c064:	b2db      	uxtb	r3, r3
 800c066:	e00b      	b.n	800c080 <HAL_TIM_IC_Start_IT+0xa0>
 800c068:	683b      	ldr	r3, [r7, #0]
 800c06a:	2b08      	cmp	r3, #8
 800c06c:	d104      	bne.n	800c078 <HAL_TIM_IC_Start_IT+0x98>
 800c06e:	687b      	ldr	r3, [r7, #4]
 800c070:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800c074:	b2db      	uxtb	r3, r3
 800c076:	e003      	b.n	800c080 <HAL_TIM_IC_Start_IT+0xa0>
 800c078:	687b      	ldr	r3, [r7, #4]
 800c07a:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 800c07e:	b2db      	uxtb	r3, r3
 800c080:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800c082:	7bbb      	ldrb	r3, [r7, #14]
 800c084:	2b01      	cmp	r3, #1
 800c086:	d102      	bne.n	800c08e <HAL_TIM_IC_Start_IT+0xae>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 800c088:	7b7b      	ldrb	r3, [r7, #13]
 800c08a:	2b01      	cmp	r3, #1
 800c08c:	d001      	beq.n	800c092 <HAL_TIM_IC_Start_IT+0xb2>
  {
    return HAL_ERROR;
 800c08e:	2301      	movs	r3, #1
 800c090:	e0e2      	b.n	800c258 <HAL_TIM_IC_Start_IT+0x278>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800c092:	683b      	ldr	r3, [r7, #0]
 800c094:	2b00      	cmp	r3, #0
 800c096:	d104      	bne.n	800c0a2 <HAL_TIM_IC_Start_IT+0xc2>
 800c098:	687b      	ldr	r3, [r7, #4]
 800c09a:	2202      	movs	r2, #2
 800c09c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800c0a0:	e023      	b.n	800c0ea <HAL_TIM_IC_Start_IT+0x10a>
 800c0a2:	683b      	ldr	r3, [r7, #0]
 800c0a4:	2b04      	cmp	r3, #4
 800c0a6:	d104      	bne.n	800c0b2 <HAL_TIM_IC_Start_IT+0xd2>
 800c0a8:	687b      	ldr	r3, [r7, #4]
 800c0aa:	2202      	movs	r2, #2
 800c0ac:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800c0b0:	e01b      	b.n	800c0ea <HAL_TIM_IC_Start_IT+0x10a>
 800c0b2:	683b      	ldr	r3, [r7, #0]
 800c0b4:	2b08      	cmp	r3, #8
 800c0b6:	d104      	bne.n	800c0c2 <HAL_TIM_IC_Start_IT+0xe2>
 800c0b8:	687b      	ldr	r3, [r7, #4]
 800c0ba:	2202      	movs	r2, #2
 800c0bc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800c0c0:	e013      	b.n	800c0ea <HAL_TIM_IC_Start_IT+0x10a>
 800c0c2:	683b      	ldr	r3, [r7, #0]
 800c0c4:	2b0c      	cmp	r3, #12
 800c0c6:	d104      	bne.n	800c0d2 <HAL_TIM_IC_Start_IT+0xf2>
 800c0c8:	687b      	ldr	r3, [r7, #4]
 800c0ca:	2202      	movs	r2, #2
 800c0cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800c0d0:	e00b      	b.n	800c0ea <HAL_TIM_IC_Start_IT+0x10a>
 800c0d2:	683b      	ldr	r3, [r7, #0]
 800c0d4:	2b10      	cmp	r3, #16
 800c0d6:	d104      	bne.n	800c0e2 <HAL_TIM_IC_Start_IT+0x102>
 800c0d8:	687b      	ldr	r3, [r7, #4]
 800c0da:	2202      	movs	r2, #2
 800c0dc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800c0e0:	e003      	b.n	800c0ea <HAL_TIM_IC_Start_IT+0x10a>
 800c0e2:	687b      	ldr	r3, [r7, #4]
 800c0e4:	2202      	movs	r2, #2
 800c0e6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800c0ea:	683b      	ldr	r3, [r7, #0]
 800c0ec:	2b00      	cmp	r3, #0
 800c0ee:	d104      	bne.n	800c0fa <HAL_TIM_IC_Start_IT+0x11a>
 800c0f0:	687b      	ldr	r3, [r7, #4]
 800c0f2:	2202      	movs	r2, #2
 800c0f4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800c0f8:	e013      	b.n	800c122 <HAL_TIM_IC_Start_IT+0x142>
 800c0fa:	683b      	ldr	r3, [r7, #0]
 800c0fc:	2b04      	cmp	r3, #4
 800c0fe:	d104      	bne.n	800c10a <HAL_TIM_IC_Start_IT+0x12a>
 800c100:	687b      	ldr	r3, [r7, #4]
 800c102:	2202      	movs	r2, #2
 800c104:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800c108:	e00b      	b.n	800c122 <HAL_TIM_IC_Start_IT+0x142>
 800c10a:	683b      	ldr	r3, [r7, #0]
 800c10c:	2b08      	cmp	r3, #8
 800c10e:	d104      	bne.n	800c11a <HAL_TIM_IC_Start_IT+0x13a>
 800c110:	687b      	ldr	r3, [r7, #4]
 800c112:	2202      	movs	r2, #2
 800c114:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800c118:	e003      	b.n	800c122 <HAL_TIM_IC_Start_IT+0x142>
 800c11a:	687b      	ldr	r3, [r7, #4]
 800c11c:	2202      	movs	r2, #2
 800c11e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  switch (Channel)
 800c122:	683b      	ldr	r3, [r7, #0]
 800c124:	2b0c      	cmp	r3, #12
 800c126:	d841      	bhi.n	800c1ac <HAL_TIM_IC_Start_IT+0x1cc>
 800c128:	a201      	add	r2, pc, #4	@ (adr r2, 800c130 <HAL_TIM_IC_Start_IT+0x150>)
 800c12a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c12e:	bf00      	nop
 800c130:	0800c165 	.word	0x0800c165
 800c134:	0800c1ad 	.word	0x0800c1ad
 800c138:	0800c1ad 	.word	0x0800c1ad
 800c13c:	0800c1ad 	.word	0x0800c1ad
 800c140:	0800c177 	.word	0x0800c177
 800c144:	0800c1ad 	.word	0x0800c1ad
 800c148:	0800c1ad 	.word	0x0800c1ad
 800c14c:	0800c1ad 	.word	0x0800c1ad
 800c150:	0800c189 	.word	0x0800c189
 800c154:	0800c1ad 	.word	0x0800c1ad
 800c158:	0800c1ad 	.word	0x0800c1ad
 800c15c:	0800c1ad 	.word	0x0800c1ad
 800c160:	0800c19b 	.word	0x0800c19b
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800c164:	687b      	ldr	r3, [r7, #4]
 800c166:	681b      	ldr	r3, [r3, #0]
 800c168:	68da      	ldr	r2, [r3, #12]
 800c16a:	687b      	ldr	r3, [r7, #4]
 800c16c:	681b      	ldr	r3, [r3, #0]
 800c16e:	f042 0202 	orr.w	r2, r2, #2
 800c172:	60da      	str	r2, [r3, #12]
      break;
 800c174:	e01d      	b.n	800c1b2 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800c176:	687b      	ldr	r3, [r7, #4]
 800c178:	681b      	ldr	r3, [r3, #0]
 800c17a:	68da      	ldr	r2, [r3, #12]
 800c17c:	687b      	ldr	r3, [r7, #4]
 800c17e:	681b      	ldr	r3, [r3, #0]
 800c180:	f042 0204 	orr.w	r2, r2, #4
 800c184:	60da      	str	r2, [r3, #12]
      break;
 800c186:	e014      	b.n	800c1b2 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800c188:	687b      	ldr	r3, [r7, #4]
 800c18a:	681b      	ldr	r3, [r3, #0]
 800c18c:	68da      	ldr	r2, [r3, #12]
 800c18e:	687b      	ldr	r3, [r7, #4]
 800c190:	681b      	ldr	r3, [r3, #0]
 800c192:	f042 0208 	orr.w	r2, r2, #8
 800c196:	60da      	str	r2, [r3, #12]
      break;
 800c198:	e00b      	b.n	800c1b2 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800c19a:	687b      	ldr	r3, [r7, #4]
 800c19c:	681b      	ldr	r3, [r3, #0]
 800c19e:	68da      	ldr	r2, [r3, #12]
 800c1a0:	687b      	ldr	r3, [r7, #4]
 800c1a2:	681b      	ldr	r3, [r3, #0]
 800c1a4:	f042 0210 	orr.w	r2, r2, #16
 800c1a8:	60da      	str	r2, [r3, #12]
      break;
 800c1aa:	e002      	b.n	800c1b2 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    default:
      status = HAL_ERROR;
 800c1ac:	2301      	movs	r3, #1
 800c1ae:	73fb      	strb	r3, [r7, #15]
      break;
 800c1b0:	bf00      	nop
  }

  if (status == HAL_OK)
 800c1b2:	7bfb      	ldrb	r3, [r7, #15]
 800c1b4:	2b00      	cmp	r3, #0
 800c1b6:	d14e      	bne.n	800c256 <HAL_TIM_IC_Start_IT+0x276>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800c1b8:	687b      	ldr	r3, [r7, #4]
 800c1ba:	681b      	ldr	r3, [r3, #0]
 800c1bc:	2201      	movs	r2, #1
 800c1be:	6839      	ldr	r1, [r7, #0]
 800c1c0:	4618      	mov	r0, r3
 800c1c2:	f001 fa27 	bl	800d614 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c1c6:	687b      	ldr	r3, [r7, #4]
 800c1c8:	681b      	ldr	r3, [r3, #0]
 800c1ca:	4a25      	ldr	r2, [pc, #148]	@ (800c260 <HAL_TIM_IC_Start_IT+0x280>)
 800c1cc:	4293      	cmp	r3, r2
 800c1ce:	d022      	beq.n	800c216 <HAL_TIM_IC_Start_IT+0x236>
 800c1d0:	687b      	ldr	r3, [r7, #4]
 800c1d2:	681b      	ldr	r3, [r3, #0]
 800c1d4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c1d8:	d01d      	beq.n	800c216 <HAL_TIM_IC_Start_IT+0x236>
 800c1da:	687b      	ldr	r3, [r7, #4]
 800c1dc:	681b      	ldr	r3, [r3, #0]
 800c1de:	4a21      	ldr	r2, [pc, #132]	@ (800c264 <HAL_TIM_IC_Start_IT+0x284>)
 800c1e0:	4293      	cmp	r3, r2
 800c1e2:	d018      	beq.n	800c216 <HAL_TIM_IC_Start_IT+0x236>
 800c1e4:	687b      	ldr	r3, [r7, #4]
 800c1e6:	681b      	ldr	r3, [r3, #0]
 800c1e8:	4a1f      	ldr	r2, [pc, #124]	@ (800c268 <HAL_TIM_IC_Start_IT+0x288>)
 800c1ea:	4293      	cmp	r3, r2
 800c1ec:	d013      	beq.n	800c216 <HAL_TIM_IC_Start_IT+0x236>
 800c1ee:	687b      	ldr	r3, [r7, #4]
 800c1f0:	681b      	ldr	r3, [r3, #0]
 800c1f2:	4a1e      	ldr	r2, [pc, #120]	@ (800c26c <HAL_TIM_IC_Start_IT+0x28c>)
 800c1f4:	4293      	cmp	r3, r2
 800c1f6:	d00e      	beq.n	800c216 <HAL_TIM_IC_Start_IT+0x236>
 800c1f8:	687b      	ldr	r3, [r7, #4]
 800c1fa:	681b      	ldr	r3, [r3, #0]
 800c1fc:	4a1c      	ldr	r2, [pc, #112]	@ (800c270 <HAL_TIM_IC_Start_IT+0x290>)
 800c1fe:	4293      	cmp	r3, r2
 800c200:	d009      	beq.n	800c216 <HAL_TIM_IC_Start_IT+0x236>
 800c202:	687b      	ldr	r3, [r7, #4]
 800c204:	681b      	ldr	r3, [r3, #0]
 800c206:	4a1b      	ldr	r2, [pc, #108]	@ (800c274 <HAL_TIM_IC_Start_IT+0x294>)
 800c208:	4293      	cmp	r3, r2
 800c20a:	d004      	beq.n	800c216 <HAL_TIM_IC_Start_IT+0x236>
 800c20c:	687b      	ldr	r3, [r7, #4]
 800c20e:	681b      	ldr	r3, [r3, #0]
 800c210:	4a19      	ldr	r2, [pc, #100]	@ (800c278 <HAL_TIM_IC_Start_IT+0x298>)
 800c212:	4293      	cmp	r3, r2
 800c214:	d115      	bne.n	800c242 <HAL_TIM_IC_Start_IT+0x262>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c216:	687b      	ldr	r3, [r7, #4]
 800c218:	681b      	ldr	r3, [r3, #0]
 800c21a:	689a      	ldr	r2, [r3, #8]
 800c21c:	4b17      	ldr	r3, [pc, #92]	@ (800c27c <HAL_TIM_IC_Start_IT+0x29c>)
 800c21e:	4013      	ands	r3, r2
 800c220:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c222:	68bb      	ldr	r3, [r7, #8]
 800c224:	2b06      	cmp	r3, #6
 800c226:	d015      	beq.n	800c254 <HAL_TIM_IC_Start_IT+0x274>
 800c228:	68bb      	ldr	r3, [r7, #8]
 800c22a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c22e:	d011      	beq.n	800c254 <HAL_TIM_IC_Start_IT+0x274>
      {
        __HAL_TIM_ENABLE(htim);
 800c230:	687b      	ldr	r3, [r7, #4]
 800c232:	681b      	ldr	r3, [r3, #0]
 800c234:	681a      	ldr	r2, [r3, #0]
 800c236:	687b      	ldr	r3, [r7, #4]
 800c238:	681b      	ldr	r3, [r3, #0]
 800c23a:	f042 0201 	orr.w	r2, r2, #1
 800c23e:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c240:	e008      	b.n	800c254 <HAL_TIM_IC_Start_IT+0x274>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800c242:	687b      	ldr	r3, [r7, #4]
 800c244:	681b      	ldr	r3, [r3, #0]
 800c246:	681a      	ldr	r2, [r3, #0]
 800c248:	687b      	ldr	r3, [r7, #4]
 800c24a:	681b      	ldr	r3, [r3, #0]
 800c24c:	f042 0201 	orr.w	r2, r2, #1
 800c250:	601a      	str	r2, [r3, #0]
 800c252:	e000      	b.n	800c256 <HAL_TIM_IC_Start_IT+0x276>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c254:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 800c256:	7bfb      	ldrb	r3, [r7, #15]
}
 800c258:	4618      	mov	r0, r3
 800c25a:	3710      	adds	r7, #16
 800c25c:	46bd      	mov	sp, r7
 800c25e:	bd80      	pop	{r7, pc}
 800c260:	40010000 	.word	0x40010000
 800c264:	40000400 	.word	0x40000400
 800c268:	40000800 	.word	0x40000800
 800c26c:	40000c00 	.word	0x40000c00
 800c270:	40010400 	.word	0x40010400
 800c274:	40001800 	.word	0x40001800
 800c278:	40014000 	.word	0x40014000
 800c27c:	00010007 	.word	0x00010007

0800c280 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800c280:	b580      	push	{r7, lr}
 800c282:	b084      	sub	sp, #16
 800c284:	af00      	add	r7, sp, #0
 800c286:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800c288:	687b      	ldr	r3, [r7, #4]
 800c28a:	681b      	ldr	r3, [r3, #0]
 800c28c:	68db      	ldr	r3, [r3, #12]
 800c28e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800c290:	687b      	ldr	r3, [r7, #4]
 800c292:	681b      	ldr	r3, [r3, #0]
 800c294:	691b      	ldr	r3, [r3, #16]
 800c296:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800c298:	68bb      	ldr	r3, [r7, #8]
 800c29a:	f003 0302 	and.w	r3, r3, #2
 800c29e:	2b00      	cmp	r3, #0
 800c2a0:	d020      	beq.n	800c2e4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800c2a2:	68fb      	ldr	r3, [r7, #12]
 800c2a4:	f003 0302 	and.w	r3, r3, #2
 800c2a8:	2b00      	cmp	r3, #0
 800c2aa:	d01b      	beq.n	800c2e4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800c2ac:	687b      	ldr	r3, [r7, #4]
 800c2ae:	681b      	ldr	r3, [r3, #0]
 800c2b0:	f06f 0202 	mvn.w	r2, #2
 800c2b4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800c2b6:	687b      	ldr	r3, [r7, #4]
 800c2b8:	2201      	movs	r2, #1
 800c2ba:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800c2bc:	687b      	ldr	r3, [r7, #4]
 800c2be:	681b      	ldr	r3, [r3, #0]
 800c2c0:	699b      	ldr	r3, [r3, #24]
 800c2c2:	f003 0303 	and.w	r3, r3, #3
 800c2c6:	2b00      	cmp	r3, #0
 800c2c8:	d003      	beq.n	800c2d2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800c2ca:	6878      	ldr	r0, [r7, #4]
 800c2cc:	f7f6 f9b4 	bl	8002638 <HAL_TIM_IC_CaptureCallback>
 800c2d0:	e005      	b.n	800c2de <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800c2d2:	6878      	ldr	r0, [r7, #4]
 800c2d4:	f7f6 f9cc 	bl	8002670 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c2d8:	6878      	ldr	r0, [r7, #4]
 800c2da:	f000 fc49 	bl	800cb70 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c2de:	687b      	ldr	r3, [r7, #4]
 800c2e0:	2200      	movs	r2, #0
 800c2e2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800c2e4:	68bb      	ldr	r3, [r7, #8]
 800c2e6:	f003 0304 	and.w	r3, r3, #4
 800c2ea:	2b00      	cmp	r3, #0
 800c2ec:	d020      	beq.n	800c330 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800c2ee:	68fb      	ldr	r3, [r7, #12]
 800c2f0:	f003 0304 	and.w	r3, r3, #4
 800c2f4:	2b00      	cmp	r3, #0
 800c2f6:	d01b      	beq.n	800c330 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800c2f8:	687b      	ldr	r3, [r7, #4]
 800c2fa:	681b      	ldr	r3, [r3, #0]
 800c2fc:	f06f 0204 	mvn.w	r2, #4
 800c300:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800c302:	687b      	ldr	r3, [r7, #4]
 800c304:	2202      	movs	r2, #2
 800c306:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800c308:	687b      	ldr	r3, [r7, #4]
 800c30a:	681b      	ldr	r3, [r3, #0]
 800c30c:	699b      	ldr	r3, [r3, #24]
 800c30e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800c312:	2b00      	cmp	r3, #0
 800c314:	d003      	beq.n	800c31e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c316:	6878      	ldr	r0, [r7, #4]
 800c318:	f7f6 f98e 	bl	8002638 <HAL_TIM_IC_CaptureCallback>
 800c31c:	e005      	b.n	800c32a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c31e:	6878      	ldr	r0, [r7, #4]
 800c320:	f7f6 f9a6 	bl	8002670 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c324:	6878      	ldr	r0, [r7, #4]
 800c326:	f000 fc23 	bl	800cb70 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c32a:	687b      	ldr	r3, [r7, #4]
 800c32c:	2200      	movs	r2, #0
 800c32e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800c330:	68bb      	ldr	r3, [r7, #8]
 800c332:	f003 0308 	and.w	r3, r3, #8
 800c336:	2b00      	cmp	r3, #0
 800c338:	d020      	beq.n	800c37c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800c33a:	68fb      	ldr	r3, [r7, #12]
 800c33c:	f003 0308 	and.w	r3, r3, #8
 800c340:	2b00      	cmp	r3, #0
 800c342:	d01b      	beq.n	800c37c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800c344:	687b      	ldr	r3, [r7, #4]
 800c346:	681b      	ldr	r3, [r3, #0]
 800c348:	f06f 0208 	mvn.w	r2, #8
 800c34c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800c34e:	687b      	ldr	r3, [r7, #4]
 800c350:	2204      	movs	r2, #4
 800c352:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800c354:	687b      	ldr	r3, [r7, #4]
 800c356:	681b      	ldr	r3, [r3, #0]
 800c358:	69db      	ldr	r3, [r3, #28]
 800c35a:	f003 0303 	and.w	r3, r3, #3
 800c35e:	2b00      	cmp	r3, #0
 800c360:	d003      	beq.n	800c36a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c362:	6878      	ldr	r0, [r7, #4]
 800c364:	f7f6 f968 	bl	8002638 <HAL_TIM_IC_CaptureCallback>
 800c368:	e005      	b.n	800c376 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c36a:	6878      	ldr	r0, [r7, #4]
 800c36c:	f7f6 f980 	bl	8002670 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c370:	6878      	ldr	r0, [r7, #4]
 800c372:	f000 fbfd 	bl	800cb70 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c376:	687b      	ldr	r3, [r7, #4]
 800c378:	2200      	movs	r2, #0
 800c37a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800c37c:	68bb      	ldr	r3, [r7, #8]
 800c37e:	f003 0310 	and.w	r3, r3, #16
 800c382:	2b00      	cmp	r3, #0
 800c384:	d020      	beq.n	800c3c8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800c386:	68fb      	ldr	r3, [r7, #12]
 800c388:	f003 0310 	and.w	r3, r3, #16
 800c38c:	2b00      	cmp	r3, #0
 800c38e:	d01b      	beq.n	800c3c8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800c390:	687b      	ldr	r3, [r7, #4]
 800c392:	681b      	ldr	r3, [r3, #0]
 800c394:	f06f 0210 	mvn.w	r2, #16
 800c398:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800c39a:	687b      	ldr	r3, [r7, #4]
 800c39c:	2208      	movs	r2, #8
 800c39e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800c3a0:	687b      	ldr	r3, [r7, #4]
 800c3a2:	681b      	ldr	r3, [r3, #0]
 800c3a4:	69db      	ldr	r3, [r3, #28]
 800c3a6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800c3aa:	2b00      	cmp	r3, #0
 800c3ac:	d003      	beq.n	800c3b6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c3ae:	6878      	ldr	r0, [r7, #4]
 800c3b0:	f7f6 f942 	bl	8002638 <HAL_TIM_IC_CaptureCallback>
 800c3b4:	e005      	b.n	800c3c2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c3b6:	6878      	ldr	r0, [r7, #4]
 800c3b8:	f7f6 f95a 	bl	8002670 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c3bc:	6878      	ldr	r0, [r7, #4]
 800c3be:	f000 fbd7 	bl	800cb70 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c3c2:	687b      	ldr	r3, [r7, #4]
 800c3c4:	2200      	movs	r2, #0
 800c3c6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800c3c8:	68bb      	ldr	r3, [r7, #8]
 800c3ca:	f003 0301 	and.w	r3, r3, #1
 800c3ce:	2b00      	cmp	r3, #0
 800c3d0:	d00c      	beq.n	800c3ec <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800c3d2:	68fb      	ldr	r3, [r7, #12]
 800c3d4:	f003 0301 	and.w	r3, r3, #1
 800c3d8:	2b00      	cmp	r3, #0
 800c3da:	d007      	beq.n	800c3ec <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800c3dc:	687b      	ldr	r3, [r7, #4]
 800c3de:	681b      	ldr	r3, [r3, #0]
 800c3e0:	f06f 0201 	mvn.w	r2, #1
 800c3e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800c3e6:	6878      	ldr	r0, [r7, #4]
 800c3e8:	f000 fbb8 	bl	800cb5c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800c3ec:	68bb      	ldr	r3, [r7, #8]
 800c3ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c3f2:	2b00      	cmp	r3, #0
 800c3f4:	d104      	bne.n	800c400 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800c3f6:	68bb      	ldr	r3, [r7, #8]
 800c3f8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800c3fc:	2b00      	cmp	r3, #0
 800c3fe:	d00c      	beq.n	800c41a <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800c400:	68fb      	ldr	r3, [r7, #12]
 800c402:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c406:	2b00      	cmp	r3, #0
 800c408:	d007      	beq.n	800c41a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800c40a:	687b      	ldr	r3, [r7, #4]
 800c40c:	681b      	ldr	r3, [r3, #0]
 800c40e:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800c412:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800c414:	6878      	ldr	r0, [r7, #4]
 800c416:	f001 fa39 	bl	800d88c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800c41a:	68bb      	ldr	r3, [r7, #8]
 800c41c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c420:	2b00      	cmp	r3, #0
 800c422:	d00c      	beq.n	800c43e <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800c424:	68fb      	ldr	r3, [r7, #12]
 800c426:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c42a:	2b00      	cmp	r3, #0
 800c42c:	d007      	beq.n	800c43e <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800c42e:	687b      	ldr	r3, [r7, #4]
 800c430:	681b      	ldr	r3, [r3, #0]
 800c432:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800c436:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800c438:	6878      	ldr	r0, [r7, #4]
 800c43a:	f001 fa31 	bl	800d8a0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800c43e:	68bb      	ldr	r3, [r7, #8]
 800c440:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c444:	2b00      	cmp	r3, #0
 800c446:	d00c      	beq.n	800c462 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800c448:	68fb      	ldr	r3, [r7, #12]
 800c44a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c44e:	2b00      	cmp	r3, #0
 800c450:	d007      	beq.n	800c462 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800c452:	687b      	ldr	r3, [r7, #4]
 800c454:	681b      	ldr	r3, [r3, #0]
 800c456:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800c45a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800c45c:	6878      	ldr	r0, [r7, #4]
 800c45e:	f000 fb91 	bl	800cb84 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800c462:	68bb      	ldr	r3, [r7, #8]
 800c464:	f003 0320 	and.w	r3, r3, #32
 800c468:	2b00      	cmp	r3, #0
 800c46a:	d00c      	beq.n	800c486 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800c46c:	68fb      	ldr	r3, [r7, #12]
 800c46e:	f003 0320 	and.w	r3, r3, #32
 800c472:	2b00      	cmp	r3, #0
 800c474:	d007      	beq.n	800c486 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800c476:	687b      	ldr	r3, [r7, #4]
 800c478:	681b      	ldr	r3, [r3, #0]
 800c47a:	f06f 0220 	mvn.w	r2, #32
 800c47e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800c480:	6878      	ldr	r0, [r7, #4]
 800c482:	f001 f9f9 	bl	800d878 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800c486:	bf00      	nop
 800c488:	3710      	adds	r7, #16
 800c48a:	46bd      	mov	sp, r7
 800c48c:	bd80      	pop	{r7, pc}
	...

0800c490 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 800c490:	b580      	push	{r7, lr}
 800c492:	b086      	sub	sp, #24
 800c494:	af00      	add	r7, sp, #0
 800c496:	60f8      	str	r0, [r7, #12]
 800c498:	60b9      	str	r1, [r7, #8]
 800c49a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800c49c:	2300      	movs	r3, #0
 800c49e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 800c4a0:	68fb      	ldr	r3, [r7, #12]
 800c4a2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c4a6:	2b01      	cmp	r3, #1
 800c4a8:	d101      	bne.n	800c4ae <HAL_TIM_OC_ConfigChannel+0x1e>
 800c4aa:	2302      	movs	r3, #2
 800c4ac:	e066      	b.n	800c57c <HAL_TIM_OC_ConfigChannel+0xec>
 800c4ae:	68fb      	ldr	r3, [r7, #12]
 800c4b0:	2201      	movs	r2, #1
 800c4b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800c4b6:	687b      	ldr	r3, [r7, #4]
 800c4b8:	2b14      	cmp	r3, #20
 800c4ba:	d857      	bhi.n	800c56c <HAL_TIM_OC_ConfigChannel+0xdc>
 800c4bc:	a201      	add	r2, pc, #4	@ (adr r2, 800c4c4 <HAL_TIM_OC_ConfigChannel+0x34>)
 800c4be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c4c2:	bf00      	nop
 800c4c4:	0800c519 	.word	0x0800c519
 800c4c8:	0800c56d 	.word	0x0800c56d
 800c4cc:	0800c56d 	.word	0x0800c56d
 800c4d0:	0800c56d 	.word	0x0800c56d
 800c4d4:	0800c527 	.word	0x0800c527
 800c4d8:	0800c56d 	.word	0x0800c56d
 800c4dc:	0800c56d 	.word	0x0800c56d
 800c4e0:	0800c56d 	.word	0x0800c56d
 800c4e4:	0800c535 	.word	0x0800c535
 800c4e8:	0800c56d 	.word	0x0800c56d
 800c4ec:	0800c56d 	.word	0x0800c56d
 800c4f0:	0800c56d 	.word	0x0800c56d
 800c4f4:	0800c543 	.word	0x0800c543
 800c4f8:	0800c56d 	.word	0x0800c56d
 800c4fc:	0800c56d 	.word	0x0800c56d
 800c500:	0800c56d 	.word	0x0800c56d
 800c504:	0800c551 	.word	0x0800c551
 800c508:	0800c56d 	.word	0x0800c56d
 800c50c:	0800c56d 	.word	0x0800c56d
 800c510:	0800c56d 	.word	0x0800c56d
 800c514:	0800c55f 	.word	0x0800c55f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800c518:	68fb      	ldr	r3, [r7, #12]
 800c51a:	681b      	ldr	r3, [r3, #0]
 800c51c:	68b9      	ldr	r1, [r7, #8]
 800c51e:	4618      	mov	r0, r3
 800c520:	f000 fbda 	bl	800ccd8 <TIM_OC1_SetConfig>
      break;
 800c524:	e025      	b.n	800c572 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800c526:	68fb      	ldr	r3, [r7, #12]
 800c528:	681b      	ldr	r3, [r3, #0]
 800c52a:	68b9      	ldr	r1, [r7, #8]
 800c52c:	4618      	mov	r0, r3
 800c52e:	f000 fc63 	bl	800cdf8 <TIM_OC2_SetConfig>
      break;
 800c532:	e01e      	b.n	800c572 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800c534:	68fb      	ldr	r3, [r7, #12]
 800c536:	681b      	ldr	r3, [r3, #0]
 800c538:	68b9      	ldr	r1, [r7, #8]
 800c53a:	4618      	mov	r0, r3
 800c53c:	f000 fce6 	bl	800cf0c <TIM_OC3_SetConfig>
      break;
 800c540:	e017      	b.n	800c572 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800c542:	68fb      	ldr	r3, [r7, #12]
 800c544:	681b      	ldr	r3, [r3, #0]
 800c546:	68b9      	ldr	r1, [r7, #8]
 800c548:	4618      	mov	r0, r3
 800c54a:	f000 fd67 	bl	800d01c <TIM_OC4_SetConfig>
      break;
 800c54e:	e010      	b.n	800c572 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800c550:	68fb      	ldr	r3, [r7, #12]
 800c552:	681b      	ldr	r3, [r3, #0]
 800c554:	68b9      	ldr	r1, [r7, #8]
 800c556:	4618      	mov	r0, r3
 800c558:	f000 fdca 	bl	800d0f0 <TIM_OC5_SetConfig>
      break;
 800c55c:	e009      	b.n	800c572 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800c55e:	68fb      	ldr	r3, [r7, #12]
 800c560:	681b      	ldr	r3, [r3, #0]
 800c562:	68b9      	ldr	r1, [r7, #8]
 800c564:	4618      	mov	r0, r3
 800c566:	f000 fe27 	bl	800d1b8 <TIM_OC6_SetConfig>
      break;
 800c56a:	e002      	b.n	800c572 <HAL_TIM_OC_ConfigChannel+0xe2>
    }

    default:
      status = HAL_ERROR;
 800c56c:	2301      	movs	r3, #1
 800c56e:	75fb      	strb	r3, [r7, #23]
      break;
 800c570:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800c572:	68fb      	ldr	r3, [r7, #12]
 800c574:	2200      	movs	r2, #0
 800c576:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800c57a:	7dfb      	ldrb	r3, [r7, #23]
}
 800c57c:	4618      	mov	r0, r3
 800c57e:	3718      	adds	r7, #24
 800c580:	46bd      	mov	sp, r7
 800c582:	bd80      	pop	{r7, pc}

0800c584 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800c584:	b580      	push	{r7, lr}
 800c586:	b086      	sub	sp, #24
 800c588:	af00      	add	r7, sp, #0
 800c58a:	60f8      	str	r0, [r7, #12]
 800c58c:	60b9      	str	r1, [r7, #8]
 800c58e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800c590:	2300      	movs	r3, #0
 800c592:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800c594:	68fb      	ldr	r3, [r7, #12]
 800c596:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c59a:	2b01      	cmp	r3, #1
 800c59c:	d101      	bne.n	800c5a2 <HAL_TIM_IC_ConfigChannel+0x1e>
 800c59e:	2302      	movs	r3, #2
 800c5a0:	e088      	b.n	800c6b4 <HAL_TIM_IC_ConfigChannel+0x130>
 800c5a2:	68fb      	ldr	r3, [r7, #12]
 800c5a4:	2201      	movs	r2, #1
 800c5a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 800c5aa:	687b      	ldr	r3, [r7, #4]
 800c5ac:	2b00      	cmp	r3, #0
 800c5ae:	d11b      	bne.n	800c5e8 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800c5b0:	68fb      	ldr	r3, [r7, #12]
 800c5b2:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800c5b4:	68bb      	ldr	r3, [r7, #8]
 800c5b6:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800c5b8:	68bb      	ldr	r3, [r7, #8]
 800c5ba:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800c5bc:	68bb      	ldr	r3, [r7, #8]
 800c5be:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 800c5c0:	f000 fe60 	bl	800d284 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800c5c4:	68fb      	ldr	r3, [r7, #12]
 800c5c6:	681b      	ldr	r3, [r3, #0]
 800c5c8:	699a      	ldr	r2, [r3, #24]
 800c5ca:	68fb      	ldr	r3, [r7, #12]
 800c5cc:	681b      	ldr	r3, [r3, #0]
 800c5ce:	f022 020c 	bic.w	r2, r2, #12
 800c5d2:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800c5d4:	68fb      	ldr	r3, [r7, #12]
 800c5d6:	681b      	ldr	r3, [r3, #0]
 800c5d8:	6999      	ldr	r1, [r3, #24]
 800c5da:	68bb      	ldr	r3, [r7, #8]
 800c5dc:	689a      	ldr	r2, [r3, #8]
 800c5de:	68fb      	ldr	r3, [r7, #12]
 800c5e0:	681b      	ldr	r3, [r3, #0]
 800c5e2:	430a      	orrs	r2, r1
 800c5e4:	619a      	str	r2, [r3, #24]
 800c5e6:	e060      	b.n	800c6aa <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 800c5e8:	687b      	ldr	r3, [r7, #4]
 800c5ea:	2b04      	cmp	r3, #4
 800c5ec:	d11c      	bne.n	800c628 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800c5ee:	68fb      	ldr	r3, [r7, #12]
 800c5f0:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800c5f2:	68bb      	ldr	r3, [r7, #8]
 800c5f4:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800c5f6:	68bb      	ldr	r3, [r7, #8]
 800c5f8:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800c5fa:	68bb      	ldr	r3, [r7, #8]
 800c5fc:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 800c5fe:	f000 fee4 	bl	800d3ca <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800c602:	68fb      	ldr	r3, [r7, #12]
 800c604:	681b      	ldr	r3, [r3, #0]
 800c606:	699a      	ldr	r2, [r3, #24]
 800c608:	68fb      	ldr	r3, [r7, #12]
 800c60a:	681b      	ldr	r3, [r3, #0]
 800c60c:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800c610:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800c612:	68fb      	ldr	r3, [r7, #12]
 800c614:	681b      	ldr	r3, [r3, #0]
 800c616:	6999      	ldr	r1, [r3, #24]
 800c618:	68bb      	ldr	r3, [r7, #8]
 800c61a:	689b      	ldr	r3, [r3, #8]
 800c61c:	021a      	lsls	r2, r3, #8
 800c61e:	68fb      	ldr	r3, [r7, #12]
 800c620:	681b      	ldr	r3, [r3, #0]
 800c622:	430a      	orrs	r2, r1
 800c624:	619a      	str	r2, [r3, #24]
 800c626:	e040      	b.n	800c6aa <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 800c628:	687b      	ldr	r3, [r7, #4]
 800c62a:	2b08      	cmp	r3, #8
 800c62c:	d11b      	bne.n	800c666 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800c62e:	68fb      	ldr	r3, [r7, #12]
 800c630:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800c632:	68bb      	ldr	r3, [r7, #8]
 800c634:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800c636:	68bb      	ldr	r3, [r7, #8]
 800c638:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800c63a:	68bb      	ldr	r3, [r7, #8]
 800c63c:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 800c63e:	f000 ff31 	bl	800d4a4 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800c642:	68fb      	ldr	r3, [r7, #12]
 800c644:	681b      	ldr	r3, [r3, #0]
 800c646:	69da      	ldr	r2, [r3, #28]
 800c648:	68fb      	ldr	r3, [r7, #12]
 800c64a:	681b      	ldr	r3, [r3, #0]
 800c64c:	f022 020c 	bic.w	r2, r2, #12
 800c650:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800c652:	68fb      	ldr	r3, [r7, #12]
 800c654:	681b      	ldr	r3, [r3, #0]
 800c656:	69d9      	ldr	r1, [r3, #28]
 800c658:	68bb      	ldr	r3, [r7, #8]
 800c65a:	689a      	ldr	r2, [r3, #8]
 800c65c:	68fb      	ldr	r3, [r7, #12]
 800c65e:	681b      	ldr	r3, [r3, #0]
 800c660:	430a      	orrs	r2, r1
 800c662:	61da      	str	r2, [r3, #28]
 800c664:	e021      	b.n	800c6aa <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 800c666:	687b      	ldr	r3, [r7, #4]
 800c668:	2b0c      	cmp	r3, #12
 800c66a:	d11c      	bne.n	800c6a6 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800c66c:	68fb      	ldr	r3, [r7, #12]
 800c66e:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800c670:	68bb      	ldr	r3, [r7, #8]
 800c672:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800c674:	68bb      	ldr	r3, [r7, #8]
 800c676:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800c678:	68bb      	ldr	r3, [r7, #8]
 800c67a:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 800c67c:	f000 ff4e 	bl	800d51c <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800c680:	68fb      	ldr	r3, [r7, #12]
 800c682:	681b      	ldr	r3, [r3, #0]
 800c684:	69da      	ldr	r2, [r3, #28]
 800c686:	68fb      	ldr	r3, [r7, #12]
 800c688:	681b      	ldr	r3, [r3, #0]
 800c68a:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800c68e:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800c690:	68fb      	ldr	r3, [r7, #12]
 800c692:	681b      	ldr	r3, [r3, #0]
 800c694:	69d9      	ldr	r1, [r3, #28]
 800c696:	68bb      	ldr	r3, [r7, #8]
 800c698:	689b      	ldr	r3, [r3, #8]
 800c69a:	021a      	lsls	r2, r3, #8
 800c69c:	68fb      	ldr	r3, [r7, #12]
 800c69e:	681b      	ldr	r3, [r3, #0]
 800c6a0:	430a      	orrs	r2, r1
 800c6a2:	61da      	str	r2, [r3, #28]
 800c6a4:	e001      	b.n	800c6aa <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 800c6a6:	2301      	movs	r3, #1
 800c6a8:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 800c6aa:	68fb      	ldr	r3, [r7, #12]
 800c6ac:	2200      	movs	r2, #0
 800c6ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800c6b2:	7dfb      	ldrb	r3, [r7, #23]
}
 800c6b4:	4618      	mov	r0, r3
 800c6b6:	3718      	adds	r7, #24
 800c6b8:	46bd      	mov	sp, r7
 800c6ba:	bd80      	pop	{r7, pc}

0800c6bc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800c6bc:	b580      	push	{r7, lr}
 800c6be:	b086      	sub	sp, #24
 800c6c0:	af00      	add	r7, sp, #0
 800c6c2:	60f8      	str	r0, [r7, #12]
 800c6c4:	60b9      	str	r1, [r7, #8]
 800c6c6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800c6c8:	2300      	movs	r3, #0
 800c6ca:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800c6cc:	68fb      	ldr	r3, [r7, #12]
 800c6ce:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c6d2:	2b01      	cmp	r3, #1
 800c6d4:	d101      	bne.n	800c6da <HAL_TIM_PWM_ConfigChannel+0x1e>
 800c6d6:	2302      	movs	r3, #2
 800c6d8:	e0ff      	b.n	800c8da <HAL_TIM_PWM_ConfigChannel+0x21e>
 800c6da:	68fb      	ldr	r3, [r7, #12]
 800c6dc:	2201      	movs	r2, #1
 800c6de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800c6e2:	687b      	ldr	r3, [r7, #4]
 800c6e4:	2b14      	cmp	r3, #20
 800c6e6:	f200 80f0 	bhi.w	800c8ca <HAL_TIM_PWM_ConfigChannel+0x20e>
 800c6ea:	a201      	add	r2, pc, #4	@ (adr r2, 800c6f0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800c6ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c6f0:	0800c745 	.word	0x0800c745
 800c6f4:	0800c8cb 	.word	0x0800c8cb
 800c6f8:	0800c8cb 	.word	0x0800c8cb
 800c6fc:	0800c8cb 	.word	0x0800c8cb
 800c700:	0800c785 	.word	0x0800c785
 800c704:	0800c8cb 	.word	0x0800c8cb
 800c708:	0800c8cb 	.word	0x0800c8cb
 800c70c:	0800c8cb 	.word	0x0800c8cb
 800c710:	0800c7c7 	.word	0x0800c7c7
 800c714:	0800c8cb 	.word	0x0800c8cb
 800c718:	0800c8cb 	.word	0x0800c8cb
 800c71c:	0800c8cb 	.word	0x0800c8cb
 800c720:	0800c807 	.word	0x0800c807
 800c724:	0800c8cb 	.word	0x0800c8cb
 800c728:	0800c8cb 	.word	0x0800c8cb
 800c72c:	0800c8cb 	.word	0x0800c8cb
 800c730:	0800c849 	.word	0x0800c849
 800c734:	0800c8cb 	.word	0x0800c8cb
 800c738:	0800c8cb 	.word	0x0800c8cb
 800c73c:	0800c8cb 	.word	0x0800c8cb
 800c740:	0800c889 	.word	0x0800c889
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800c744:	68fb      	ldr	r3, [r7, #12]
 800c746:	681b      	ldr	r3, [r3, #0]
 800c748:	68b9      	ldr	r1, [r7, #8]
 800c74a:	4618      	mov	r0, r3
 800c74c:	f000 fac4 	bl	800ccd8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800c750:	68fb      	ldr	r3, [r7, #12]
 800c752:	681b      	ldr	r3, [r3, #0]
 800c754:	699a      	ldr	r2, [r3, #24]
 800c756:	68fb      	ldr	r3, [r7, #12]
 800c758:	681b      	ldr	r3, [r3, #0]
 800c75a:	f042 0208 	orr.w	r2, r2, #8
 800c75e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800c760:	68fb      	ldr	r3, [r7, #12]
 800c762:	681b      	ldr	r3, [r3, #0]
 800c764:	699a      	ldr	r2, [r3, #24]
 800c766:	68fb      	ldr	r3, [r7, #12]
 800c768:	681b      	ldr	r3, [r3, #0]
 800c76a:	f022 0204 	bic.w	r2, r2, #4
 800c76e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800c770:	68fb      	ldr	r3, [r7, #12]
 800c772:	681b      	ldr	r3, [r3, #0]
 800c774:	6999      	ldr	r1, [r3, #24]
 800c776:	68bb      	ldr	r3, [r7, #8]
 800c778:	691a      	ldr	r2, [r3, #16]
 800c77a:	68fb      	ldr	r3, [r7, #12]
 800c77c:	681b      	ldr	r3, [r3, #0]
 800c77e:	430a      	orrs	r2, r1
 800c780:	619a      	str	r2, [r3, #24]
      break;
 800c782:	e0a5      	b.n	800c8d0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800c784:	68fb      	ldr	r3, [r7, #12]
 800c786:	681b      	ldr	r3, [r3, #0]
 800c788:	68b9      	ldr	r1, [r7, #8]
 800c78a:	4618      	mov	r0, r3
 800c78c:	f000 fb34 	bl	800cdf8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800c790:	68fb      	ldr	r3, [r7, #12]
 800c792:	681b      	ldr	r3, [r3, #0]
 800c794:	699a      	ldr	r2, [r3, #24]
 800c796:	68fb      	ldr	r3, [r7, #12]
 800c798:	681b      	ldr	r3, [r3, #0]
 800c79a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800c79e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800c7a0:	68fb      	ldr	r3, [r7, #12]
 800c7a2:	681b      	ldr	r3, [r3, #0]
 800c7a4:	699a      	ldr	r2, [r3, #24]
 800c7a6:	68fb      	ldr	r3, [r7, #12]
 800c7a8:	681b      	ldr	r3, [r3, #0]
 800c7aa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800c7ae:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800c7b0:	68fb      	ldr	r3, [r7, #12]
 800c7b2:	681b      	ldr	r3, [r3, #0]
 800c7b4:	6999      	ldr	r1, [r3, #24]
 800c7b6:	68bb      	ldr	r3, [r7, #8]
 800c7b8:	691b      	ldr	r3, [r3, #16]
 800c7ba:	021a      	lsls	r2, r3, #8
 800c7bc:	68fb      	ldr	r3, [r7, #12]
 800c7be:	681b      	ldr	r3, [r3, #0]
 800c7c0:	430a      	orrs	r2, r1
 800c7c2:	619a      	str	r2, [r3, #24]
      break;
 800c7c4:	e084      	b.n	800c8d0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800c7c6:	68fb      	ldr	r3, [r7, #12]
 800c7c8:	681b      	ldr	r3, [r3, #0]
 800c7ca:	68b9      	ldr	r1, [r7, #8]
 800c7cc:	4618      	mov	r0, r3
 800c7ce:	f000 fb9d 	bl	800cf0c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800c7d2:	68fb      	ldr	r3, [r7, #12]
 800c7d4:	681b      	ldr	r3, [r3, #0]
 800c7d6:	69da      	ldr	r2, [r3, #28]
 800c7d8:	68fb      	ldr	r3, [r7, #12]
 800c7da:	681b      	ldr	r3, [r3, #0]
 800c7dc:	f042 0208 	orr.w	r2, r2, #8
 800c7e0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800c7e2:	68fb      	ldr	r3, [r7, #12]
 800c7e4:	681b      	ldr	r3, [r3, #0]
 800c7e6:	69da      	ldr	r2, [r3, #28]
 800c7e8:	68fb      	ldr	r3, [r7, #12]
 800c7ea:	681b      	ldr	r3, [r3, #0]
 800c7ec:	f022 0204 	bic.w	r2, r2, #4
 800c7f0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800c7f2:	68fb      	ldr	r3, [r7, #12]
 800c7f4:	681b      	ldr	r3, [r3, #0]
 800c7f6:	69d9      	ldr	r1, [r3, #28]
 800c7f8:	68bb      	ldr	r3, [r7, #8]
 800c7fa:	691a      	ldr	r2, [r3, #16]
 800c7fc:	68fb      	ldr	r3, [r7, #12]
 800c7fe:	681b      	ldr	r3, [r3, #0]
 800c800:	430a      	orrs	r2, r1
 800c802:	61da      	str	r2, [r3, #28]
      break;
 800c804:	e064      	b.n	800c8d0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800c806:	68fb      	ldr	r3, [r7, #12]
 800c808:	681b      	ldr	r3, [r3, #0]
 800c80a:	68b9      	ldr	r1, [r7, #8]
 800c80c:	4618      	mov	r0, r3
 800c80e:	f000 fc05 	bl	800d01c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800c812:	68fb      	ldr	r3, [r7, #12]
 800c814:	681b      	ldr	r3, [r3, #0]
 800c816:	69da      	ldr	r2, [r3, #28]
 800c818:	68fb      	ldr	r3, [r7, #12]
 800c81a:	681b      	ldr	r3, [r3, #0]
 800c81c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800c820:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800c822:	68fb      	ldr	r3, [r7, #12]
 800c824:	681b      	ldr	r3, [r3, #0]
 800c826:	69da      	ldr	r2, [r3, #28]
 800c828:	68fb      	ldr	r3, [r7, #12]
 800c82a:	681b      	ldr	r3, [r3, #0]
 800c82c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800c830:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800c832:	68fb      	ldr	r3, [r7, #12]
 800c834:	681b      	ldr	r3, [r3, #0]
 800c836:	69d9      	ldr	r1, [r3, #28]
 800c838:	68bb      	ldr	r3, [r7, #8]
 800c83a:	691b      	ldr	r3, [r3, #16]
 800c83c:	021a      	lsls	r2, r3, #8
 800c83e:	68fb      	ldr	r3, [r7, #12]
 800c840:	681b      	ldr	r3, [r3, #0]
 800c842:	430a      	orrs	r2, r1
 800c844:	61da      	str	r2, [r3, #28]
      break;
 800c846:	e043      	b.n	800c8d0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800c848:	68fb      	ldr	r3, [r7, #12]
 800c84a:	681b      	ldr	r3, [r3, #0]
 800c84c:	68b9      	ldr	r1, [r7, #8]
 800c84e:	4618      	mov	r0, r3
 800c850:	f000 fc4e 	bl	800d0f0 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800c854:	68fb      	ldr	r3, [r7, #12]
 800c856:	681b      	ldr	r3, [r3, #0]
 800c858:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800c85a:	68fb      	ldr	r3, [r7, #12]
 800c85c:	681b      	ldr	r3, [r3, #0]
 800c85e:	f042 0208 	orr.w	r2, r2, #8
 800c862:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800c864:	68fb      	ldr	r3, [r7, #12]
 800c866:	681b      	ldr	r3, [r3, #0]
 800c868:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800c86a:	68fb      	ldr	r3, [r7, #12]
 800c86c:	681b      	ldr	r3, [r3, #0]
 800c86e:	f022 0204 	bic.w	r2, r2, #4
 800c872:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800c874:	68fb      	ldr	r3, [r7, #12]
 800c876:	681b      	ldr	r3, [r3, #0]
 800c878:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800c87a:	68bb      	ldr	r3, [r7, #8]
 800c87c:	691a      	ldr	r2, [r3, #16]
 800c87e:	68fb      	ldr	r3, [r7, #12]
 800c880:	681b      	ldr	r3, [r3, #0]
 800c882:	430a      	orrs	r2, r1
 800c884:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800c886:	e023      	b.n	800c8d0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800c888:	68fb      	ldr	r3, [r7, #12]
 800c88a:	681b      	ldr	r3, [r3, #0]
 800c88c:	68b9      	ldr	r1, [r7, #8]
 800c88e:	4618      	mov	r0, r3
 800c890:	f000 fc92 	bl	800d1b8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800c894:	68fb      	ldr	r3, [r7, #12]
 800c896:	681b      	ldr	r3, [r3, #0]
 800c898:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800c89a:	68fb      	ldr	r3, [r7, #12]
 800c89c:	681b      	ldr	r3, [r3, #0]
 800c89e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800c8a2:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800c8a4:	68fb      	ldr	r3, [r7, #12]
 800c8a6:	681b      	ldr	r3, [r3, #0]
 800c8a8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800c8aa:	68fb      	ldr	r3, [r7, #12]
 800c8ac:	681b      	ldr	r3, [r3, #0]
 800c8ae:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800c8b2:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800c8b4:	68fb      	ldr	r3, [r7, #12]
 800c8b6:	681b      	ldr	r3, [r3, #0]
 800c8b8:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800c8ba:	68bb      	ldr	r3, [r7, #8]
 800c8bc:	691b      	ldr	r3, [r3, #16]
 800c8be:	021a      	lsls	r2, r3, #8
 800c8c0:	68fb      	ldr	r3, [r7, #12]
 800c8c2:	681b      	ldr	r3, [r3, #0]
 800c8c4:	430a      	orrs	r2, r1
 800c8c6:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800c8c8:	e002      	b.n	800c8d0 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800c8ca:	2301      	movs	r3, #1
 800c8cc:	75fb      	strb	r3, [r7, #23]
      break;
 800c8ce:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800c8d0:	68fb      	ldr	r3, [r7, #12]
 800c8d2:	2200      	movs	r2, #0
 800c8d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800c8d8:	7dfb      	ldrb	r3, [r7, #23]
}
 800c8da:	4618      	mov	r0, r3
 800c8dc:	3718      	adds	r7, #24
 800c8de:	46bd      	mov	sp, r7
 800c8e0:	bd80      	pop	{r7, pc}
 800c8e2:	bf00      	nop

0800c8e4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800c8e4:	b580      	push	{r7, lr}
 800c8e6:	b084      	sub	sp, #16
 800c8e8:	af00      	add	r7, sp, #0
 800c8ea:	6078      	str	r0, [r7, #4]
 800c8ec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800c8ee:	2300      	movs	r3, #0
 800c8f0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800c8f2:	687b      	ldr	r3, [r7, #4]
 800c8f4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c8f8:	2b01      	cmp	r3, #1
 800c8fa:	d101      	bne.n	800c900 <HAL_TIM_ConfigClockSource+0x1c>
 800c8fc:	2302      	movs	r3, #2
 800c8fe:	e0dc      	b.n	800caba <HAL_TIM_ConfigClockSource+0x1d6>
 800c900:	687b      	ldr	r3, [r7, #4]
 800c902:	2201      	movs	r2, #1
 800c904:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800c908:	687b      	ldr	r3, [r7, #4]
 800c90a:	2202      	movs	r2, #2
 800c90c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800c910:	687b      	ldr	r3, [r7, #4]
 800c912:	681b      	ldr	r3, [r3, #0]
 800c914:	689b      	ldr	r3, [r3, #8]
 800c916:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800c918:	68ba      	ldr	r2, [r7, #8]
 800c91a:	4b6a      	ldr	r3, [pc, #424]	@ (800cac4 <HAL_TIM_ConfigClockSource+0x1e0>)
 800c91c:	4013      	ands	r3, r2
 800c91e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800c920:	68bb      	ldr	r3, [r7, #8]
 800c922:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800c926:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800c928:	687b      	ldr	r3, [r7, #4]
 800c92a:	681b      	ldr	r3, [r3, #0]
 800c92c:	68ba      	ldr	r2, [r7, #8]
 800c92e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800c930:	683b      	ldr	r3, [r7, #0]
 800c932:	681b      	ldr	r3, [r3, #0]
 800c934:	4a64      	ldr	r2, [pc, #400]	@ (800cac8 <HAL_TIM_ConfigClockSource+0x1e4>)
 800c936:	4293      	cmp	r3, r2
 800c938:	f000 80a9 	beq.w	800ca8e <HAL_TIM_ConfigClockSource+0x1aa>
 800c93c:	4a62      	ldr	r2, [pc, #392]	@ (800cac8 <HAL_TIM_ConfigClockSource+0x1e4>)
 800c93e:	4293      	cmp	r3, r2
 800c940:	f200 80ae 	bhi.w	800caa0 <HAL_TIM_ConfigClockSource+0x1bc>
 800c944:	4a61      	ldr	r2, [pc, #388]	@ (800cacc <HAL_TIM_ConfigClockSource+0x1e8>)
 800c946:	4293      	cmp	r3, r2
 800c948:	f000 80a1 	beq.w	800ca8e <HAL_TIM_ConfigClockSource+0x1aa>
 800c94c:	4a5f      	ldr	r2, [pc, #380]	@ (800cacc <HAL_TIM_ConfigClockSource+0x1e8>)
 800c94e:	4293      	cmp	r3, r2
 800c950:	f200 80a6 	bhi.w	800caa0 <HAL_TIM_ConfigClockSource+0x1bc>
 800c954:	4a5e      	ldr	r2, [pc, #376]	@ (800cad0 <HAL_TIM_ConfigClockSource+0x1ec>)
 800c956:	4293      	cmp	r3, r2
 800c958:	f000 8099 	beq.w	800ca8e <HAL_TIM_ConfigClockSource+0x1aa>
 800c95c:	4a5c      	ldr	r2, [pc, #368]	@ (800cad0 <HAL_TIM_ConfigClockSource+0x1ec>)
 800c95e:	4293      	cmp	r3, r2
 800c960:	f200 809e 	bhi.w	800caa0 <HAL_TIM_ConfigClockSource+0x1bc>
 800c964:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800c968:	f000 8091 	beq.w	800ca8e <HAL_TIM_ConfigClockSource+0x1aa>
 800c96c:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800c970:	f200 8096 	bhi.w	800caa0 <HAL_TIM_ConfigClockSource+0x1bc>
 800c974:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c978:	f000 8089 	beq.w	800ca8e <HAL_TIM_ConfigClockSource+0x1aa>
 800c97c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c980:	f200 808e 	bhi.w	800caa0 <HAL_TIM_ConfigClockSource+0x1bc>
 800c984:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c988:	d03e      	beq.n	800ca08 <HAL_TIM_ConfigClockSource+0x124>
 800c98a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c98e:	f200 8087 	bhi.w	800caa0 <HAL_TIM_ConfigClockSource+0x1bc>
 800c992:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c996:	f000 8086 	beq.w	800caa6 <HAL_TIM_ConfigClockSource+0x1c2>
 800c99a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c99e:	d87f      	bhi.n	800caa0 <HAL_TIM_ConfigClockSource+0x1bc>
 800c9a0:	2b70      	cmp	r3, #112	@ 0x70
 800c9a2:	d01a      	beq.n	800c9da <HAL_TIM_ConfigClockSource+0xf6>
 800c9a4:	2b70      	cmp	r3, #112	@ 0x70
 800c9a6:	d87b      	bhi.n	800caa0 <HAL_TIM_ConfigClockSource+0x1bc>
 800c9a8:	2b60      	cmp	r3, #96	@ 0x60
 800c9aa:	d050      	beq.n	800ca4e <HAL_TIM_ConfigClockSource+0x16a>
 800c9ac:	2b60      	cmp	r3, #96	@ 0x60
 800c9ae:	d877      	bhi.n	800caa0 <HAL_TIM_ConfigClockSource+0x1bc>
 800c9b0:	2b50      	cmp	r3, #80	@ 0x50
 800c9b2:	d03c      	beq.n	800ca2e <HAL_TIM_ConfigClockSource+0x14a>
 800c9b4:	2b50      	cmp	r3, #80	@ 0x50
 800c9b6:	d873      	bhi.n	800caa0 <HAL_TIM_ConfigClockSource+0x1bc>
 800c9b8:	2b40      	cmp	r3, #64	@ 0x40
 800c9ba:	d058      	beq.n	800ca6e <HAL_TIM_ConfigClockSource+0x18a>
 800c9bc:	2b40      	cmp	r3, #64	@ 0x40
 800c9be:	d86f      	bhi.n	800caa0 <HAL_TIM_ConfigClockSource+0x1bc>
 800c9c0:	2b30      	cmp	r3, #48	@ 0x30
 800c9c2:	d064      	beq.n	800ca8e <HAL_TIM_ConfigClockSource+0x1aa>
 800c9c4:	2b30      	cmp	r3, #48	@ 0x30
 800c9c6:	d86b      	bhi.n	800caa0 <HAL_TIM_ConfigClockSource+0x1bc>
 800c9c8:	2b20      	cmp	r3, #32
 800c9ca:	d060      	beq.n	800ca8e <HAL_TIM_ConfigClockSource+0x1aa>
 800c9cc:	2b20      	cmp	r3, #32
 800c9ce:	d867      	bhi.n	800caa0 <HAL_TIM_ConfigClockSource+0x1bc>
 800c9d0:	2b00      	cmp	r3, #0
 800c9d2:	d05c      	beq.n	800ca8e <HAL_TIM_ConfigClockSource+0x1aa>
 800c9d4:	2b10      	cmp	r3, #16
 800c9d6:	d05a      	beq.n	800ca8e <HAL_TIM_ConfigClockSource+0x1aa>
 800c9d8:	e062      	b.n	800caa0 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800c9da:	687b      	ldr	r3, [r7, #4]
 800c9dc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800c9de:	683b      	ldr	r3, [r7, #0]
 800c9e0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800c9e2:	683b      	ldr	r3, [r7, #0]
 800c9e4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800c9e6:	683b      	ldr	r3, [r7, #0]
 800c9e8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800c9ea:	f000 fdf3 	bl	800d5d4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800c9ee:	687b      	ldr	r3, [r7, #4]
 800c9f0:	681b      	ldr	r3, [r3, #0]
 800c9f2:	689b      	ldr	r3, [r3, #8]
 800c9f4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800c9f6:	68bb      	ldr	r3, [r7, #8]
 800c9f8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800c9fc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800c9fe:	687b      	ldr	r3, [r7, #4]
 800ca00:	681b      	ldr	r3, [r3, #0]
 800ca02:	68ba      	ldr	r2, [r7, #8]
 800ca04:	609a      	str	r2, [r3, #8]
      break;
 800ca06:	e04f      	b.n	800caa8 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800ca08:	687b      	ldr	r3, [r7, #4]
 800ca0a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800ca0c:	683b      	ldr	r3, [r7, #0]
 800ca0e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800ca10:	683b      	ldr	r3, [r7, #0]
 800ca12:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800ca14:	683b      	ldr	r3, [r7, #0]
 800ca16:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800ca18:	f000 fddc 	bl	800d5d4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800ca1c:	687b      	ldr	r3, [r7, #4]
 800ca1e:	681b      	ldr	r3, [r3, #0]
 800ca20:	689a      	ldr	r2, [r3, #8]
 800ca22:	687b      	ldr	r3, [r7, #4]
 800ca24:	681b      	ldr	r3, [r3, #0]
 800ca26:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800ca2a:	609a      	str	r2, [r3, #8]
      break;
 800ca2c:	e03c      	b.n	800caa8 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800ca2e:	687b      	ldr	r3, [r7, #4]
 800ca30:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800ca32:	683b      	ldr	r3, [r7, #0]
 800ca34:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800ca36:	683b      	ldr	r3, [r7, #0]
 800ca38:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800ca3a:	461a      	mov	r2, r3
 800ca3c:	f000 fc96 	bl	800d36c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800ca40:	687b      	ldr	r3, [r7, #4]
 800ca42:	681b      	ldr	r3, [r3, #0]
 800ca44:	2150      	movs	r1, #80	@ 0x50
 800ca46:	4618      	mov	r0, r3
 800ca48:	f000 fda6 	bl	800d598 <TIM_ITRx_SetConfig>
      break;
 800ca4c:	e02c      	b.n	800caa8 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800ca4e:	687b      	ldr	r3, [r7, #4]
 800ca50:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800ca52:	683b      	ldr	r3, [r7, #0]
 800ca54:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800ca56:	683b      	ldr	r3, [r7, #0]
 800ca58:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800ca5a:	461a      	mov	r2, r3
 800ca5c:	f000 fcf2 	bl	800d444 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800ca60:	687b      	ldr	r3, [r7, #4]
 800ca62:	681b      	ldr	r3, [r3, #0]
 800ca64:	2160      	movs	r1, #96	@ 0x60
 800ca66:	4618      	mov	r0, r3
 800ca68:	f000 fd96 	bl	800d598 <TIM_ITRx_SetConfig>
      break;
 800ca6c:	e01c      	b.n	800caa8 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800ca6e:	687b      	ldr	r3, [r7, #4]
 800ca70:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800ca72:	683b      	ldr	r3, [r7, #0]
 800ca74:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800ca76:	683b      	ldr	r3, [r7, #0]
 800ca78:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800ca7a:	461a      	mov	r2, r3
 800ca7c:	f000 fc76 	bl	800d36c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800ca80:	687b      	ldr	r3, [r7, #4]
 800ca82:	681b      	ldr	r3, [r3, #0]
 800ca84:	2140      	movs	r1, #64	@ 0x40
 800ca86:	4618      	mov	r0, r3
 800ca88:	f000 fd86 	bl	800d598 <TIM_ITRx_SetConfig>
      break;
 800ca8c:	e00c      	b.n	800caa8 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800ca8e:	687b      	ldr	r3, [r7, #4]
 800ca90:	681a      	ldr	r2, [r3, #0]
 800ca92:	683b      	ldr	r3, [r7, #0]
 800ca94:	681b      	ldr	r3, [r3, #0]
 800ca96:	4619      	mov	r1, r3
 800ca98:	4610      	mov	r0, r2
 800ca9a:	f000 fd7d 	bl	800d598 <TIM_ITRx_SetConfig>
      break;
 800ca9e:	e003      	b.n	800caa8 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 800caa0:	2301      	movs	r3, #1
 800caa2:	73fb      	strb	r3, [r7, #15]
      break;
 800caa4:	e000      	b.n	800caa8 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 800caa6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800caa8:	687b      	ldr	r3, [r7, #4]
 800caaa:	2201      	movs	r2, #1
 800caac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800cab0:	687b      	ldr	r3, [r7, #4]
 800cab2:	2200      	movs	r2, #0
 800cab4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800cab8:	7bfb      	ldrb	r3, [r7, #15]
}
 800caba:	4618      	mov	r0, r3
 800cabc:	3710      	adds	r7, #16
 800cabe:	46bd      	mov	sp, r7
 800cac0:	bd80      	pop	{r7, pc}
 800cac2:	bf00      	nop
 800cac4:	ffceff88 	.word	0xffceff88
 800cac8:	00100040 	.word	0x00100040
 800cacc:	00100030 	.word	0x00100030
 800cad0:	00100020 	.word	0x00100020

0800cad4 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800cad4:	b480      	push	{r7}
 800cad6:	b085      	sub	sp, #20
 800cad8:	af00      	add	r7, sp, #0
 800cada:	6078      	str	r0, [r7, #4]
 800cadc:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 800cade:	2300      	movs	r3, #0
 800cae0:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 800cae2:	683b      	ldr	r3, [r7, #0]
 800cae4:	2b0c      	cmp	r3, #12
 800cae6:	d831      	bhi.n	800cb4c <HAL_TIM_ReadCapturedValue+0x78>
 800cae8:	a201      	add	r2, pc, #4	@ (adr r2, 800caf0 <HAL_TIM_ReadCapturedValue+0x1c>)
 800caea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800caee:	bf00      	nop
 800caf0:	0800cb25 	.word	0x0800cb25
 800caf4:	0800cb4d 	.word	0x0800cb4d
 800caf8:	0800cb4d 	.word	0x0800cb4d
 800cafc:	0800cb4d 	.word	0x0800cb4d
 800cb00:	0800cb2f 	.word	0x0800cb2f
 800cb04:	0800cb4d 	.word	0x0800cb4d
 800cb08:	0800cb4d 	.word	0x0800cb4d
 800cb0c:	0800cb4d 	.word	0x0800cb4d
 800cb10:	0800cb39 	.word	0x0800cb39
 800cb14:	0800cb4d 	.word	0x0800cb4d
 800cb18:	0800cb4d 	.word	0x0800cb4d
 800cb1c:	0800cb4d 	.word	0x0800cb4d
 800cb20:	0800cb43 	.word	0x0800cb43
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 800cb24:	687b      	ldr	r3, [r7, #4]
 800cb26:	681b      	ldr	r3, [r3, #0]
 800cb28:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cb2a:	60fb      	str	r3, [r7, #12]

      break;
 800cb2c:	e00f      	b.n	800cb4e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 800cb2e:	687b      	ldr	r3, [r7, #4]
 800cb30:	681b      	ldr	r3, [r3, #0]
 800cb32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cb34:	60fb      	str	r3, [r7, #12]

      break;
 800cb36:	e00a      	b.n	800cb4e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 800cb38:	687b      	ldr	r3, [r7, #4]
 800cb3a:	681b      	ldr	r3, [r3, #0]
 800cb3c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cb3e:	60fb      	str	r3, [r7, #12]

      break;
 800cb40:	e005      	b.n	800cb4e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 800cb42:	687b      	ldr	r3, [r7, #4]
 800cb44:	681b      	ldr	r3, [r3, #0]
 800cb46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cb48:	60fb      	str	r3, [r7, #12]

      break;
 800cb4a:	e000      	b.n	800cb4e <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 800cb4c:	bf00      	nop
  }

  return tmpreg;
 800cb4e:	68fb      	ldr	r3, [r7, #12]
}
 800cb50:	4618      	mov	r0, r3
 800cb52:	3714      	adds	r7, #20
 800cb54:	46bd      	mov	sp, r7
 800cb56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb5a:	4770      	bx	lr

0800cb5c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800cb5c:	b480      	push	{r7}
 800cb5e:	b083      	sub	sp, #12
 800cb60:	af00      	add	r7, sp, #0
 800cb62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800cb64:	bf00      	nop
 800cb66:	370c      	adds	r7, #12
 800cb68:	46bd      	mov	sp, r7
 800cb6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb6e:	4770      	bx	lr

0800cb70 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800cb70:	b480      	push	{r7}
 800cb72:	b083      	sub	sp, #12
 800cb74:	af00      	add	r7, sp, #0
 800cb76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800cb78:	bf00      	nop
 800cb7a:	370c      	adds	r7, #12
 800cb7c:	46bd      	mov	sp, r7
 800cb7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb82:	4770      	bx	lr

0800cb84 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800cb84:	b480      	push	{r7}
 800cb86:	b083      	sub	sp, #12
 800cb88:	af00      	add	r7, sp, #0
 800cb8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800cb8c:	bf00      	nop
 800cb8e:	370c      	adds	r7, #12
 800cb90:	46bd      	mov	sp, r7
 800cb92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb96:	4770      	bx	lr

0800cb98 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800cb98:	b480      	push	{r7}
 800cb9a:	b085      	sub	sp, #20
 800cb9c:	af00      	add	r7, sp, #0
 800cb9e:	6078      	str	r0, [r7, #4]
 800cba0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800cba2:	687b      	ldr	r3, [r7, #4]
 800cba4:	681b      	ldr	r3, [r3, #0]
 800cba6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800cba8:	687b      	ldr	r3, [r7, #4]
 800cbaa:	4a43      	ldr	r2, [pc, #268]	@ (800ccb8 <TIM_Base_SetConfig+0x120>)
 800cbac:	4293      	cmp	r3, r2
 800cbae:	d013      	beq.n	800cbd8 <TIM_Base_SetConfig+0x40>
 800cbb0:	687b      	ldr	r3, [r7, #4]
 800cbb2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cbb6:	d00f      	beq.n	800cbd8 <TIM_Base_SetConfig+0x40>
 800cbb8:	687b      	ldr	r3, [r7, #4]
 800cbba:	4a40      	ldr	r2, [pc, #256]	@ (800ccbc <TIM_Base_SetConfig+0x124>)
 800cbbc:	4293      	cmp	r3, r2
 800cbbe:	d00b      	beq.n	800cbd8 <TIM_Base_SetConfig+0x40>
 800cbc0:	687b      	ldr	r3, [r7, #4]
 800cbc2:	4a3f      	ldr	r2, [pc, #252]	@ (800ccc0 <TIM_Base_SetConfig+0x128>)
 800cbc4:	4293      	cmp	r3, r2
 800cbc6:	d007      	beq.n	800cbd8 <TIM_Base_SetConfig+0x40>
 800cbc8:	687b      	ldr	r3, [r7, #4]
 800cbca:	4a3e      	ldr	r2, [pc, #248]	@ (800ccc4 <TIM_Base_SetConfig+0x12c>)
 800cbcc:	4293      	cmp	r3, r2
 800cbce:	d003      	beq.n	800cbd8 <TIM_Base_SetConfig+0x40>
 800cbd0:	687b      	ldr	r3, [r7, #4]
 800cbd2:	4a3d      	ldr	r2, [pc, #244]	@ (800ccc8 <TIM_Base_SetConfig+0x130>)
 800cbd4:	4293      	cmp	r3, r2
 800cbd6:	d108      	bne.n	800cbea <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800cbd8:	68fb      	ldr	r3, [r7, #12]
 800cbda:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cbde:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800cbe0:	683b      	ldr	r3, [r7, #0]
 800cbe2:	685b      	ldr	r3, [r3, #4]
 800cbe4:	68fa      	ldr	r2, [r7, #12]
 800cbe6:	4313      	orrs	r3, r2
 800cbe8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800cbea:	687b      	ldr	r3, [r7, #4]
 800cbec:	4a32      	ldr	r2, [pc, #200]	@ (800ccb8 <TIM_Base_SetConfig+0x120>)
 800cbee:	4293      	cmp	r3, r2
 800cbf0:	d01f      	beq.n	800cc32 <TIM_Base_SetConfig+0x9a>
 800cbf2:	687b      	ldr	r3, [r7, #4]
 800cbf4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cbf8:	d01b      	beq.n	800cc32 <TIM_Base_SetConfig+0x9a>
 800cbfa:	687b      	ldr	r3, [r7, #4]
 800cbfc:	4a2f      	ldr	r2, [pc, #188]	@ (800ccbc <TIM_Base_SetConfig+0x124>)
 800cbfe:	4293      	cmp	r3, r2
 800cc00:	d017      	beq.n	800cc32 <TIM_Base_SetConfig+0x9a>
 800cc02:	687b      	ldr	r3, [r7, #4]
 800cc04:	4a2e      	ldr	r2, [pc, #184]	@ (800ccc0 <TIM_Base_SetConfig+0x128>)
 800cc06:	4293      	cmp	r3, r2
 800cc08:	d013      	beq.n	800cc32 <TIM_Base_SetConfig+0x9a>
 800cc0a:	687b      	ldr	r3, [r7, #4]
 800cc0c:	4a2d      	ldr	r2, [pc, #180]	@ (800ccc4 <TIM_Base_SetConfig+0x12c>)
 800cc0e:	4293      	cmp	r3, r2
 800cc10:	d00f      	beq.n	800cc32 <TIM_Base_SetConfig+0x9a>
 800cc12:	687b      	ldr	r3, [r7, #4]
 800cc14:	4a2c      	ldr	r2, [pc, #176]	@ (800ccc8 <TIM_Base_SetConfig+0x130>)
 800cc16:	4293      	cmp	r3, r2
 800cc18:	d00b      	beq.n	800cc32 <TIM_Base_SetConfig+0x9a>
 800cc1a:	687b      	ldr	r3, [r7, #4]
 800cc1c:	4a2b      	ldr	r2, [pc, #172]	@ (800cccc <TIM_Base_SetConfig+0x134>)
 800cc1e:	4293      	cmp	r3, r2
 800cc20:	d007      	beq.n	800cc32 <TIM_Base_SetConfig+0x9a>
 800cc22:	687b      	ldr	r3, [r7, #4]
 800cc24:	4a2a      	ldr	r2, [pc, #168]	@ (800ccd0 <TIM_Base_SetConfig+0x138>)
 800cc26:	4293      	cmp	r3, r2
 800cc28:	d003      	beq.n	800cc32 <TIM_Base_SetConfig+0x9a>
 800cc2a:	687b      	ldr	r3, [r7, #4]
 800cc2c:	4a29      	ldr	r2, [pc, #164]	@ (800ccd4 <TIM_Base_SetConfig+0x13c>)
 800cc2e:	4293      	cmp	r3, r2
 800cc30:	d108      	bne.n	800cc44 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800cc32:	68fb      	ldr	r3, [r7, #12]
 800cc34:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800cc38:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800cc3a:	683b      	ldr	r3, [r7, #0]
 800cc3c:	68db      	ldr	r3, [r3, #12]
 800cc3e:	68fa      	ldr	r2, [r7, #12]
 800cc40:	4313      	orrs	r3, r2
 800cc42:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800cc44:	68fb      	ldr	r3, [r7, #12]
 800cc46:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800cc4a:	683b      	ldr	r3, [r7, #0]
 800cc4c:	695b      	ldr	r3, [r3, #20]
 800cc4e:	4313      	orrs	r3, r2
 800cc50:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800cc52:	683b      	ldr	r3, [r7, #0]
 800cc54:	689a      	ldr	r2, [r3, #8]
 800cc56:	687b      	ldr	r3, [r7, #4]
 800cc58:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800cc5a:	683b      	ldr	r3, [r7, #0]
 800cc5c:	681a      	ldr	r2, [r3, #0]
 800cc5e:	687b      	ldr	r3, [r7, #4]
 800cc60:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800cc62:	687b      	ldr	r3, [r7, #4]
 800cc64:	4a14      	ldr	r2, [pc, #80]	@ (800ccb8 <TIM_Base_SetConfig+0x120>)
 800cc66:	4293      	cmp	r3, r2
 800cc68:	d00f      	beq.n	800cc8a <TIM_Base_SetConfig+0xf2>
 800cc6a:	687b      	ldr	r3, [r7, #4]
 800cc6c:	4a16      	ldr	r2, [pc, #88]	@ (800ccc8 <TIM_Base_SetConfig+0x130>)
 800cc6e:	4293      	cmp	r3, r2
 800cc70:	d00b      	beq.n	800cc8a <TIM_Base_SetConfig+0xf2>
 800cc72:	687b      	ldr	r3, [r7, #4]
 800cc74:	4a15      	ldr	r2, [pc, #84]	@ (800cccc <TIM_Base_SetConfig+0x134>)
 800cc76:	4293      	cmp	r3, r2
 800cc78:	d007      	beq.n	800cc8a <TIM_Base_SetConfig+0xf2>
 800cc7a:	687b      	ldr	r3, [r7, #4]
 800cc7c:	4a14      	ldr	r2, [pc, #80]	@ (800ccd0 <TIM_Base_SetConfig+0x138>)
 800cc7e:	4293      	cmp	r3, r2
 800cc80:	d003      	beq.n	800cc8a <TIM_Base_SetConfig+0xf2>
 800cc82:	687b      	ldr	r3, [r7, #4]
 800cc84:	4a13      	ldr	r2, [pc, #76]	@ (800ccd4 <TIM_Base_SetConfig+0x13c>)
 800cc86:	4293      	cmp	r3, r2
 800cc88:	d103      	bne.n	800cc92 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800cc8a:	683b      	ldr	r3, [r7, #0]
 800cc8c:	691a      	ldr	r2, [r3, #16]
 800cc8e:	687b      	ldr	r3, [r7, #4]
 800cc90:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800cc92:	687b      	ldr	r3, [r7, #4]
 800cc94:	681b      	ldr	r3, [r3, #0]
 800cc96:	f043 0204 	orr.w	r2, r3, #4
 800cc9a:	687b      	ldr	r3, [r7, #4]
 800cc9c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800cc9e:	687b      	ldr	r3, [r7, #4]
 800cca0:	2201      	movs	r2, #1
 800cca2:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800cca4:	687b      	ldr	r3, [r7, #4]
 800cca6:	68fa      	ldr	r2, [r7, #12]
 800cca8:	601a      	str	r2, [r3, #0]
}
 800ccaa:	bf00      	nop
 800ccac:	3714      	adds	r7, #20
 800ccae:	46bd      	mov	sp, r7
 800ccb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccb4:	4770      	bx	lr
 800ccb6:	bf00      	nop
 800ccb8:	40010000 	.word	0x40010000
 800ccbc:	40000400 	.word	0x40000400
 800ccc0:	40000800 	.word	0x40000800
 800ccc4:	40000c00 	.word	0x40000c00
 800ccc8:	40010400 	.word	0x40010400
 800cccc:	40014000 	.word	0x40014000
 800ccd0:	40014400 	.word	0x40014400
 800ccd4:	40014800 	.word	0x40014800

0800ccd8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800ccd8:	b480      	push	{r7}
 800ccda:	b087      	sub	sp, #28
 800ccdc:	af00      	add	r7, sp, #0
 800ccde:	6078      	str	r0, [r7, #4]
 800cce0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cce2:	687b      	ldr	r3, [r7, #4]
 800cce4:	6a1b      	ldr	r3, [r3, #32]
 800cce6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800cce8:	687b      	ldr	r3, [r7, #4]
 800ccea:	6a1b      	ldr	r3, [r3, #32]
 800ccec:	f023 0201 	bic.w	r2, r3, #1
 800ccf0:	687b      	ldr	r3, [r7, #4]
 800ccf2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ccf4:	687b      	ldr	r3, [r7, #4]
 800ccf6:	685b      	ldr	r3, [r3, #4]
 800ccf8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800ccfa:	687b      	ldr	r3, [r7, #4]
 800ccfc:	699b      	ldr	r3, [r3, #24]
 800ccfe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800cd00:	68fa      	ldr	r2, [r7, #12]
 800cd02:	4b37      	ldr	r3, [pc, #220]	@ (800cde0 <TIM_OC1_SetConfig+0x108>)
 800cd04:	4013      	ands	r3, r2
 800cd06:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800cd08:	68fb      	ldr	r3, [r7, #12]
 800cd0a:	f023 0303 	bic.w	r3, r3, #3
 800cd0e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800cd10:	683b      	ldr	r3, [r7, #0]
 800cd12:	681b      	ldr	r3, [r3, #0]
 800cd14:	68fa      	ldr	r2, [r7, #12]
 800cd16:	4313      	orrs	r3, r2
 800cd18:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800cd1a:	697b      	ldr	r3, [r7, #20]
 800cd1c:	f023 0302 	bic.w	r3, r3, #2
 800cd20:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800cd22:	683b      	ldr	r3, [r7, #0]
 800cd24:	689b      	ldr	r3, [r3, #8]
 800cd26:	697a      	ldr	r2, [r7, #20]
 800cd28:	4313      	orrs	r3, r2
 800cd2a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800cd2c:	687b      	ldr	r3, [r7, #4]
 800cd2e:	4a2d      	ldr	r2, [pc, #180]	@ (800cde4 <TIM_OC1_SetConfig+0x10c>)
 800cd30:	4293      	cmp	r3, r2
 800cd32:	d00f      	beq.n	800cd54 <TIM_OC1_SetConfig+0x7c>
 800cd34:	687b      	ldr	r3, [r7, #4]
 800cd36:	4a2c      	ldr	r2, [pc, #176]	@ (800cde8 <TIM_OC1_SetConfig+0x110>)
 800cd38:	4293      	cmp	r3, r2
 800cd3a:	d00b      	beq.n	800cd54 <TIM_OC1_SetConfig+0x7c>
 800cd3c:	687b      	ldr	r3, [r7, #4]
 800cd3e:	4a2b      	ldr	r2, [pc, #172]	@ (800cdec <TIM_OC1_SetConfig+0x114>)
 800cd40:	4293      	cmp	r3, r2
 800cd42:	d007      	beq.n	800cd54 <TIM_OC1_SetConfig+0x7c>
 800cd44:	687b      	ldr	r3, [r7, #4]
 800cd46:	4a2a      	ldr	r2, [pc, #168]	@ (800cdf0 <TIM_OC1_SetConfig+0x118>)
 800cd48:	4293      	cmp	r3, r2
 800cd4a:	d003      	beq.n	800cd54 <TIM_OC1_SetConfig+0x7c>
 800cd4c:	687b      	ldr	r3, [r7, #4]
 800cd4e:	4a29      	ldr	r2, [pc, #164]	@ (800cdf4 <TIM_OC1_SetConfig+0x11c>)
 800cd50:	4293      	cmp	r3, r2
 800cd52:	d10c      	bne.n	800cd6e <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800cd54:	697b      	ldr	r3, [r7, #20]
 800cd56:	f023 0308 	bic.w	r3, r3, #8
 800cd5a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800cd5c:	683b      	ldr	r3, [r7, #0]
 800cd5e:	68db      	ldr	r3, [r3, #12]
 800cd60:	697a      	ldr	r2, [r7, #20]
 800cd62:	4313      	orrs	r3, r2
 800cd64:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800cd66:	697b      	ldr	r3, [r7, #20]
 800cd68:	f023 0304 	bic.w	r3, r3, #4
 800cd6c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cd6e:	687b      	ldr	r3, [r7, #4]
 800cd70:	4a1c      	ldr	r2, [pc, #112]	@ (800cde4 <TIM_OC1_SetConfig+0x10c>)
 800cd72:	4293      	cmp	r3, r2
 800cd74:	d00f      	beq.n	800cd96 <TIM_OC1_SetConfig+0xbe>
 800cd76:	687b      	ldr	r3, [r7, #4]
 800cd78:	4a1b      	ldr	r2, [pc, #108]	@ (800cde8 <TIM_OC1_SetConfig+0x110>)
 800cd7a:	4293      	cmp	r3, r2
 800cd7c:	d00b      	beq.n	800cd96 <TIM_OC1_SetConfig+0xbe>
 800cd7e:	687b      	ldr	r3, [r7, #4]
 800cd80:	4a1a      	ldr	r2, [pc, #104]	@ (800cdec <TIM_OC1_SetConfig+0x114>)
 800cd82:	4293      	cmp	r3, r2
 800cd84:	d007      	beq.n	800cd96 <TIM_OC1_SetConfig+0xbe>
 800cd86:	687b      	ldr	r3, [r7, #4]
 800cd88:	4a19      	ldr	r2, [pc, #100]	@ (800cdf0 <TIM_OC1_SetConfig+0x118>)
 800cd8a:	4293      	cmp	r3, r2
 800cd8c:	d003      	beq.n	800cd96 <TIM_OC1_SetConfig+0xbe>
 800cd8e:	687b      	ldr	r3, [r7, #4]
 800cd90:	4a18      	ldr	r2, [pc, #96]	@ (800cdf4 <TIM_OC1_SetConfig+0x11c>)
 800cd92:	4293      	cmp	r3, r2
 800cd94:	d111      	bne.n	800cdba <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800cd96:	693b      	ldr	r3, [r7, #16]
 800cd98:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800cd9c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800cd9e:	693b      	ldr	r3, [r7, #16]
 800cda0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800cda4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800cda6:	683b      	ldr	r3, [r7, #0]
 800cda8:	695b      	ldr	r3, [r3, #20]
 800cdaa:	693a      	ldr	r2, [r7, #16]
 800cdac:	4313      	orrs	r3, r2
 800cdae:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800cdb0:	683b      	ldr	r3, [r7, #0]
 800cdb2:	699b      	ldr	r3, [r3, #24]
 800cdb4:	693a      	ldr	r2, [r7, #16]
 800cdb6:	4313      	orrs	r3, r2
 800cdb8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cdba:	687b      	ldr	r3, [r7, #4]
 800cdbc:	693a      	ldr	r2, [r7, #16]
 800cdbe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800cdc0:	687b      	ldr	r3, [r7, #4]
 800cdc2:	68fa      	ldr	r2, [r7, #12]
 800cdc4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800cdc6:	683b      	ldr	r3, [r7, #0]
 800cdc8:	685a      	ldr	r2, [r3, #4]
 800cdca:	687b      	ldr	r3, [r7, #4]
 800cdcc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cdce:	687b      	ldr	r3, [r7, #4]
 800cdd0:	697a      	ldr	r2, [r7, #20]
 800cdd2:	621a      	str	r2, [r3, #32]
}
 800cdd4:	bf00      	nop
 800cdd6:	371c      	adds	r7, #28
 800cdd8:	46bd      	mov	sp, r7
 800cdda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdde:	4770      	bx	lr
 800cde0:	fffeff8f 	.word	0xfffeff8f
 800cde4:	40010000 	.word	0x40010000
 800cde8:	40010400 	.word	0x40010400
 800cdec:	40014000 	.word	0x40014000
 800cdf0:	40014400 	.word	0x40014400
 800cdf4:	40014800 	.word	0x40014800

0800cdf8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800cdf8:	b480      	push	{r7}
 800cdfa:	b087      	sub	sp, #28
 800cdfc:	af00      	add	r7, sp, #0
 800cdfe:	6078      	str	r0, [r7, #4]
 800ce00:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ce02:	687b      	ldr	r3, [r7, #4]
 800ce04:	6a1b      	ldr	r3, [r3, #32]
 800ce06:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800ce08:	687b      	ldr	r3, [r7, #4]
 800ce0a:	6a1b      	ldr	r3, [r3, #32]
 800ce0c:	f023 0210 	bic.w	r2, r3, #16
 800ce10:	687b      	ldr	r3, [r7, #4]
 800ce12:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ce14:	687b      	ldr	r3, [r7, #4]
 800ce16:	685b      	ldr	r3, [r3, #4]
 800ce18:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800ce1a:	687b      	ldr	r3, [r7, #4]
 800ce1c:	699b      	ldr	r3, [r3, #24]
 800ce1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800ce20:	68fa      	ldr	r2, [r7, #12]
 800ce22:	4b34      	ldr	r3, [pc, #208]	@ (800cef4 <TIM_OC2_SetConfig+0xfc>)
 800ce24:	4013      	ands	r3, r2
 800ce26:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800ce28:	68fb      	ldr	r3, [r7, #12]
 800ce2a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800ce2e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ce30:	683b      	ldr	r3, [r7, #0]
 800ce32:	681b      	ldr	r3, [r3, #0]
 800ce34:	021b      	lsls	r3, r3, #8
 800ce36:	68fa      	ldr	r2, [r7, #12]
 800ce38:	4313      	orrs	r3, r2
 800ce3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800ce3c:	697b      	ldr	r3, [r7, #20]
 800ce3e:	f023 0320 	bic.w	r3, r3, #32
 800ce42:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800ce44:	683b      	ldr	r3, [r7, #0]
 800ce46:	689b      	ldr	r3, [r3, #8]
 800ce48:	011b      	lsls	r3, r3, #4
 800ce4a:	697a      	ldr	r2, [r7, #20]
 800ce4c:	4313      	orrs	r3, r2
 800ce4e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800ce50:	687b      	ldr	r3, [r7, #4]
 800ce52:	4a29      	ldr	r2, [pc, #164]	@ (800cef8 <TIM_OC2_SetConfig+0x100>)
 800ce54:	4293      	cmp	r3, r2
 800ce56:	d003      	beq.n	800ce60 <TIM_OC2_SetConfig+0x68>
 800ce58:	687b      	ldr	r3, [r7, #4]
 800ce5a:	4a28      	ldr	r2, [pc, #160]	@ (800cefc <TIM_OC2_SetConfig+0x104>)
 800ce5c:	4293      	cmp	r3, r2
 800ce5e:	d10d      	bne.n	800ce7c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800ce60:	697b      	ldr	r3, [r7, #20]
 800ce62:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800ce66:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800ce68:	683b      	ldr	r3, [r7, #0]
 800ce6a:	68db      	ldr	r3, [r3, #12]
 800ce6c:	011b      	lsls	r3, r3, #4
 800ce6e:	697a      	ldr	r2, [r7, #20]
 800ce70:	4313      	orrs	r3, r2
 800ce72:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800ce74:	697b      	ldr	r3, [r7, #20]
 800ce76:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ce7a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ce7c:	687b      	ldr	r3, [r7, #4]
 800ce7e:	4a1e      	ldr	r2, [pc, #120]	@ (800cef8 <TIM_OC2_SetConfig+0x100>)
 800ce80:	4293      	cmp	r3, r2
 800ce82:	d00f      	beq.n	800cea4 <TIM_OC2_SetConfig+0xac>
 800ce84:	687b      	ldr	r3, [r7, #4]
 800ce86:	4a1d      	ldr	r2, [pc, #116]	@ (800cefc <TIM_OC2_SetConfig+0x104>)
 800ce88:	4293      	cmp	r3, r2
 800ce8a:	d00b      	beq.n	800cea4 <TIM_OC2_SetConfig+0xac>
 800ce8c:	687b      	ldr	r3, [r7, #4]
 800ce8e:	4a1c      	ldr	r2, [pc, #112]	@ (800cf00 <TIM_OC2_SetConfig+0x108>)
 800ce90:	4293      	cmp	r3, r2
 800ce92:	d007      	beq.n	800cea4 <TIM_OC2_SetConfig+0xac>
 800ce94:	687b      	ldr	r3, [r7, #4]
 800ce96:	4a1b      	ldr	r2, [pc, #108]	@ (800cf04 <TIM_OC2_SetConfig+0x10c>)
 800ce98:	4293      	cmp	r3, r2
 800ce9a:	d003      	beq.n	800cea4 <TIM_OC2_SetConfig+0xac>
 800ce9c:	687b      	ldr	r3, [r7, #4]
 800ce9e:	4a1a      	ldr	r2, [pc, #104]	@ (800cf08 <TIM_OC2_SetConfig+0x110>)
 800cea0:	4293      	cmp	r3, r2
 800cea2:	d113      	bne.n	800cecc <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800cea4:	693b      	ldr	r3, [r7, #16]
 800cea6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800ceaa:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800ceac:	693b      	ldr	r3, [r7, #16]
 800ceae:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800ceb2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800ceb4:	683b      	ldr	r3, [r7, #0]
 800ceb6:	695b      	ldr	r3, [r3, #20]
 800ceb8:	009b      	lsls	r3, r3, #2
 800ceba:	693a      	ldr	r2, [r7, #16]
 800cebc:	4313      	orrs	r3, r2
 800cebe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800cec0:	683b      	ldr	r3, [r7, #0]
 800cec2:	699b      	ldr	r3, [r3, #24]
 800cec4:	009b      	lsls	r3, r3, #2
 800cec6:	693a      	ldr	r2, [r7, #16]
 800cec8:	4313      	orrs	r3, r2
 800ceca:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cecc:	687b      	ldr	r3, [r7, #4]
 800cece:	693a      	ldr	r2, [r7, #16]
 800ced0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800ced2:	687b      	ldr	r3, [r7, #4]
 800ced4:	68fa      	ldr	r2, [r7, #12]
 800ced6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800ced8:	683b      	ldr	r3, [r7, #0]
 800ceda:	685a      	ldr	r2, [r3, #4]
 800cedc:	687b      	ldr	r3, [r7, #4]
 800cede:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cee0:	687b      	ldr	r3, [r7, #4]
 800cee2:	697a      	ldr	r2, [r7, #20]
 800cee4:	621a      	str	r2, [r3, #32]
}
 800cee6:	bf00      	nop
 800cee8:	371c      	adds	r7, #28
 800ceea:	46bd      	mov	sp, r7
 800ceec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cef0:	4770      	bx	lr
 800cef2:	bf00      	nop
 800cef4:	feff8fff 	.word	0xfeff8fff
 800cef8:	40010000 	.word	0x40010000
 800cefc:	40010400 	.word	0x40010400
 800cf00:	40014000 	.word	0x40014000
 800cf04:	40014400 	.word	0x40014400
 800cf08:	40014800 	.word	0x40014800

0800cf0c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800cf0c:	b480      	push	{r7}
 800cf0e:	b087      	sub	sp, #28
 800cf10:	af00      	add	r7, sp, #0
 800cf12:	6078      	str	r0, [r7, #4]
 800cf14:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cf16:	687b      	ldr	r3, [r7, #4]
 800cf18:	6a1b      	ldr	r3, [r3, #32]
 800cf1a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800cf1c:	687b      	ldr	r3, [r7, #4]
 800cf1e:	6a1b      	ldr	r3, [r3, #32]
 800cf20:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800cf24:	687b      	ldr	r3, [r7, #4]
 800cf26:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cf28:	687b      	ldr	r3, [r7, #4]
 800cf2a:	685b      	ldr	r3, [r3, #4]
 800cf2c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800cf2e:	687b      	ldr	r3, [r7, #4]
 800cf30:	69db      	ldr	r3, [r3, #28]
 800cf32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800cf34:	68fa      	ldr	r2, [r7, #12]
 800cf36:	4b33      	ldr	r3, [pc, #204]	@ (800d004 <TIM_OC3_SetConfig+0xf8>)
 800cf38:	4013      	ands	r3, r2
 800cf3a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800cf3c:	68fb      	ldr	r3, [r7, #12]
 800cf3e:	f023 0303 	bic.w	r3, r3, #3
 800cf42:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800cf44:	683b      	ldr	r3, [r7, #0]
 800cf46:	681b      	ldr	r3, [r3, #0]
 800cf48:	68fa      	ldr	r2, [r7, #12]
 800cf4a:	4313      	orrs	r3, r2
 800cf4c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800cf4e:	697b      	ldr	r3, [r7, #20]
 800cf50:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800cf54:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800cf56:	683b      	ldr	r3, [r7, #0]
 800cf58:	689b      	ldr	r3, [r3, #8]
 800cf5a:	021b      	lsls	r3, r3, #8
 800cf5c:	697a      	ldr	r2, [r7, #20]
 800cf5e:	4313      	orrs	r3, r2
 800cf60:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800cf62:	687b      	ldr	r3, [r7, #4]
 800cf64:	4a28      	ldr	r2, [pc, #160]	@ (800d008 <TIM_OC3_SetConfig+0xfc>)
 800cf66:	4293      	cmp	r3, r2
 800cf68:	d003      	beq.n	800cf72 <TIM_OC3_SetConfig+0x66>
 800cf6a:	687b      	ldr	r3, [r7, #4]
 800cf6c:	4a27      	ldr	r2, [pc, #156]	@ (800d00c <TIM_OC3_SetConfig+0x100>)
 800cf6e:	4293      	cmp	r3, r2
 800cf70:	d10d      	bne.n	800cf8e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800cf72:	697b      	ldr	r3, [r7, #20]
 800cf74:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800cf78:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800cf7a:	683b      	ldr	r3, [r7, #0]
 800cf7c:	68db      	ldr	r3, [r3, #12]
 800cf7e:	021b      	lsls	r3, r3, #8
 800cf80:	697a      	ldr	r2, [r7, #20]
 800cf82:	4313      	orrs	r3, r2
 800cf84:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800cf86:	697b      	ldr	r3, [r7, #20]
 800cf88:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800cf8c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cf8e:	687b      	ldr	r3, [r7, #4]
 800cf90:	4a1d      	ldr	r2, [pc, #116]	@ (800d008 <TIM_OC3_SetConfig+0xfc>)
 800cf92:	4293      	cmp	r3, r2
 800cf94:	d00f      	beq.n	800cfb6 <TIM_OC3_SetConfig+0xaa>
 800cf96:	687b      	ldr	r3, [r7, #4]
 800cf98:	4a1c      	ldr	r2, [pc, #112]	@ (800d00c <TIM_OC3_SetConfig+0x100>)
 800cf9a:	4293      	cmp	r3, r2
 800cf9c:	d00b      	beq.n	800cfb6 <TIM_OC3_SetConfig+0xaa>
 800cf9e:	687b      	ldr	r3, [r7, #4]
 800cfa0:	4a1b      	ldr	r2, [pc, #108]	@ (800d010 <TIM_OC3_SetConfig+0x104>)
 800cfa2:	4293      	cmp	r3, r2
 800cfa4:	d007      	beq.n	800cfb6 <TIM_OC3_SetConfig+0xaa>
 800cfa6:	687b      	ldr	r3, [r7, #4]
 800cfa8:	4a1a      	ldr	r2, [pc, #104]	@ (800d014 <TIM_OC3_SetConfig+0x108>)
 800cfaa:	4293      	cmp	r3, r2
 800cfac:	d003      	beq.n	800cfb6 <TIM_OC3_SetConfig+0xaa>
 800cfae:	687b      	ldr	r3, [r7, #4]
 800cfb0:	4a19      	ldr	r2, [pc, #100]	@ (800d018 <TIM_OC3_SetConfig+0x10c>)
 800cfb2:	4293      	cmp	r3, r2
 800cfb4:	d113      	bne.n	800cfde <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800cfb6:	693b      	ldr	r3, [r7, #16]
 800cfb8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800cfbc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800cfbe:	693b      	ldr	r3, [r7, #16]
 800cfc0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800cfc4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800cfc6:	683b      	ldr	r3, [r7, #0]
 800cfc8:	695b      	ldr	r3, [r3, #20]
 800cfca:	011b      	lsls	r3, r3, #4
 800cfcc:	693a      	ldr	r2, [r7, #16]
 800cfce:	4313      	orrs	r3, r2
 800cfd0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800cfd2:	683b      	ldr	r3, [r7, #0]
 800cfd4:	699b      	ldr	r3, [r3, #24]
 800cfd6:	011b      	lsls	r3, r3, #4
 800cfd8:	693a      	ldr	r2, [r7, #16]
 800cfda:	4313      	orrs	r3, r2
 800cfdc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cfde:	687b      	ldr	r3, [r7, #4]
 800cfe0:	693a      	ldr	r2, [r7, #16]
 800cfe2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800cfe4:	687b      	ldr	r3, [r7, #4]
 800cfe6:	68fa      	ldr	r2, [r7, #12]
 800cfe8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800cfea:	683b      	ldr	r3, [r7, #0]
 800cfec:	685a      	ldr	r2, [r3, #4]
 800cfee:	687b      	ldr	r3, [r7, #4]
 800cff0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cff2:	687b      	ldr	r3, [r7, #4]
 800cff4:	697a      	ldr	r2, [r7, #20]
 800cff6:	621a      	str	r2, [r3, #32]
}
 800cff8:	bf00      	nop
 800cffa:	371c      	adds	r7, #28
 800cffc:	46bd      	mov	sp, r7
 800cffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d002:	4770      	bx	lr
 800d004:	fffeff8f 	.word	0xfffeff8f
 800d008:	40010000 	.word	0x40010000
 800d00c:	40010400 	.word	0x40010400
 800d010:	40014000 	.word	0x40014000
 800d014:	40014400 	.word	0x40014400
 800d018:	40014800 	.word	0x40014800

0800d01c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800d01c:	b480      	push	{r7}
 800d01e:	b087      	sub	sp, #28
 800d020:	af00      	add	r7, sp, #0
 800d022:	6078      	str	r0, [r7, #4]
 800d024:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d026:	687b      	ldr	r3, [r7, #4]
 800d028:	6a1b      	ldr	r3, [r3, #32]
 800d02a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800d02c:	687b      	ldr	r3, [r7, #4]
 800d02e:	6a1b      	ldr	r3, [r3, #32]
 800d030:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800d034:	687b      	ldr	r3, [r7, #4]
 800d036:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d038:	687b      	ldr	r3, [r7, #4]
 800d03a:	685b      	ldr	r3, [r3, #4]
 800d03c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800d03e:	687b      	ldr	r3, [r7, #4]
 800d040:	69db      	ldr	r3, [r3, #28]
 800d042:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800d044:	68fa      	ldr	r2, [r7, #12]
 800d046:	4b24      	ldr	r3, [pc, #144]	@ (800d0d8 <TIM_OC4_SetConfig+0xbc>)
 800d048:	4013      	ands	r3, r2
 800d04a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800d04c:	68fb      	ldr	r3, [r7, #12]
 800d04e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800d052:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800d054:	683b      	ldr	r3, [r7, #0]
 800d056:	681b      	ldr	r3, [r3, #0]
 800d058:	021b      	lsls	r3, r3, #8
 800d05a:	68fa      	ldr	r2, [r7, #12]
 800d05c:	4313      	orrs	r3, r2
 800d05e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800d060:	693b      	ldr	r3, [r7, #16]
 800d062:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800d066:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800d068:	683b      	ldr	r3, [r7, #0]
 800d06a:	689b      	ldr	r3, [r3, #8]
 800d06c:	031b      	lsls	r3, r3, #12
 800d06e:	693a      	ldr	r2, [r7, #16]
 800d070:	4313      	orrs	r3, r2
 800d072:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d074:	687b      	ldr	r3, [r7, #4]
 800d076:	4a19      	ldr	r2, [pc, #100]	@ (800d0dc <TIM_OC4_SetConfig+0xc0>)
 800d078:	4293      	cmp	r3, r2
 800d07a:	d00f      	beq.n	800d09c <TIM_OC4_SetConfig+0x80>
 800d07c:	687b      	ldr	r3, [r7, #4]
 800d07e:	4a18      	ldr	r2, [pc, #96]	@ (800d0e0 <TIM_OC4_SetConfig+0xc4>)
 800d080:	4293      	cmp	r3, r2
 800d082:	d00b      	beq.n	800d09c <TIM_OC4_SetConfig+0x80>
 800d084:	687b      	ldr	r3, [r7, #4]
 800d086:	4a17      	ldr	r2, [pc, #92]	@ (800d0e4 <TIM_OC4_SetConfig+0xc8>)
 800d088:	4293      	cmp	r3, r2
 800d08a:	d007      	beq.n	800d09c <TIM_OC4_SetConfig+0x80>
 800d08c:	687b      	ldr	r3, [r7, #4]
 800d08e:	4a16      	ldr	r2, [pc, #88]	@ (800d0e8 <TIM_OC4_SetConfig+0xcc>)
 800d090:	4293      	cmp	r3, r2
 800d092:	d003      	beq.n	800d09c <TIM_OC4_SetConfig+0x80>
 800d094:	687b      	ldr	r3, [r7, #4]
 800d096:	4a15      	ldr	r2, [pc, #84]	@ (800d0ec <TIM_OC4_SetConfig+0xd0>)
 800d098:	4293      	cmp	r3, r2
 800d09a:	d109      	bne.n	800d0b0 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800d09c:	697b      	ldr	r3, [r7, #20]
 800d09e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800d0a2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800d0a4:	683b      	ldr	r3, [r7, #0]
 800d0a6:	695b      	ldr	r3, [r3, #20]
 800d0a8:	019b      	lsls	r3, r3, #6
 800d0aa:	697a      	ldr	r2, [r7, #20]
 800d0ac:	4313      	orrs	r3, r2
 800d0ae:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d0b0:	687b      	ldr	r3, [r7, #4]
 800d0b2:	697a      	ldr	r2, [r7, #20]
 800d0b4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800d0b6:	687b      	ldr	r3, [r7, #4]
 800d0b8:	68fa      	ldr	r2, [r7, #12]
 800d0ba:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800d0bc:	683b      	ldr	r3, [r7, #0]
 800d0be:	685a      	ldr	r2, [r3, #4]
 800d0c0:	687b      	ldr	r3, [r7, #4]
 800d0c2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d0c4:	687b      	ldr	r3, [r7, #4]
 800d0c6:	693a      	ldr	r2, [r7, #16]
 800d0c8:	621a      	str	r2, [r3, #32]
}
 800d0ca:	bf00      	nop
 800d0cc:	371c      	adds	r7, #28
 800d0ce:	46bd      	mov	sp, r7
 800d0d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0d4:	4770      	bx	lr
 800d0d6:	bf00      	nop
 800d0d8:	feff8fff 	.word	0xfeff8fff
 800d0dc:	40010000 	.word	0x40010000
 800d0e0:	40010400 	.word	0x40010400
 800d0e4:	40014000 	.word	0x40014000
 800d0e8:	40014400 	.word	0x40014400
 800d0ec:	40014800 	.word	0x40014800

0800d0f0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800d0f0:	b480      	push	{r7}
 800d0f2:	b087      	sub	sp, #28
 800d0f4:	af00      	add	r7, sp, #0
 800d0f6:	6078      	str	r0, [r7, #4]
 800d0f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d0fa:	687b      	ldr	r3, [r7, #4]
 800d0fc:	6a1b      	ldr	r3, [r3, #32]
 800d0fe:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800d100:	687b      	ldr	r3, [r7, #4]
 800d102:	6a1b      	ldr	r3, [r3, #32]
 800d104:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800d108:	687b      	ldr	r3, [r7, #4]
 800d10a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d10c:	687b      	ldr	r3, [r7, #4]
 800d10e:	685b      	ldr	r3, [r3, #4]
 800d110:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800d112:	687b      	ldr	r3, [r7, #4]
 800d114:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d116:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800d118:	68fa      	ldr	r2, [r7, #12]
 800d11a:	4b21      	ldr	r3, [pc, #132]	@ (800d1a0 <TIM_OC5_SetConfig+0xb0>)
 800d11c:	4013      	ands	r3, r2
 800d11e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800d120:	683b      	ldr	r3, [r7, #0]
 800d122:	681b      	ldr	r3, [r3, #0]
 800d124:	68fa      	ldr	r2, [r7, #12]
 800d126:	4313      	orrs	r3, r2
 800d128:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800d12a:	693b      	ldr	r3, [r7, #16]
 800d12c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800d130:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800d132:	683b      	ldr	r3, [r7, #0]
 800d134:	689b      	ldr	r3, [r3, #8]
 800d136:	041b      	lsls	r3, r3, #16
 800d138:	693a      	ldr	r2, [r7, #16]
 800d13a:	4313      	orrs	r3, r2
 800d13c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d13e:	687b      	ldr	r3, [r7, #4]
 800d140:	4a18      	ldr	r2, [pc, #96]	@ (800d1a4 <TIM_OC5_SetConfig+0xb4>)
 800d142:	4293      	cmp	r3, r2
 800d144:	d00f      	beq.n	800d166 <TIM_OC5_SetConfig+0x76>
 800d146:	687b      	ldr	r3, [r7, #4]
 800d148:	4a17      	ldr	r2, [pc, #92]	@ (800d1a8 <TIM_OC5_SetConfig+0xb8>)
 800d14a:	4293      	cmp	r3, r2
 800d14c:	d00b      	beq.n	800d166 <TIM_OC5_SetConfig+0x76>
 800d14e:	687b      	ldr	r3, [r7, #4]
 800d150:	4a16      	ldr	r2, [pc, #88]	@ (800d1ac <TIM_OC5_SetConfig+0xbc>)
 800d152:	4293      	cmp	r3, r2
 800d154:	d007      	beq.n	800d166 <TIM_OC5_SetConfig+0x76>
 800d156:	687b      	ldr	r3, [r7, #4]
 800d158:	4a15      	ldr	r2, [pc, #84]	@ (800d1b0 <TIM_OC5_SetConfig+0xc0>)
 800d15a:	4293      	cmp	r3, r2
 800d15c:	d003      	beq.n	800d166 <TIM_OC5_SetConfig+0x76>
 800d15e:	687b      	ldr	r3, [r7, #4]
 800d160:	4a14      	ldr	r2, [pc, #80]	@ (800d1b4 <TIM_OC5_SetConfig+0xc4>)
 800d162:	4293      	cmp	r3, r2
 800d164:	d109      	bne.n	800d17a <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800d166:	697b      	ldr	r3, [r7, #20]
 800d168:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800d16c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800d16e:	683b      	ldr	r3, [r7, #0]
 800d170:	695b      	ldr	r3, [r3, #20]
 800d172:	021b      	lsls	r3, r3, #8
 800d174:	697a      	ldr	r2, [r7, #20]
 800d176:	4313      	orrs	r3, r2
 800d178:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d17a:	687b      	ldr	r3, [r7, #4]
 800d17c:	697a      	ldr	r2, [r7, #20]
 800d17e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800d180:	687b      	ldr	r3, [r7, #4]
 800d182:	68fa      	ldr	r2, [r7, #12]
 800d184:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800d186:	683b      	ldr	r3, [r7, #0]
 800d188:	685a      	ldr	r2, [r3, #4]
 800d18a:	687b      	ldr	r3, [r7, #4]
 800d18c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d18e:	687b      	ldr	r3, [r7, #4]
 800d190:	693a      	ldr	r2, [r7, #16]
 800d192:	621a      	str	r2, [r3, #32]
}
 800d194:	bf00      	nop
 800d196:	371c      	adds	r7, #28
 800d198:	46bd      	mov	sp, r7
 800d19a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d19e:	4770      	bx	lr
 800d1a0:	fffeff8f 	.word	0xfffeff8f
 800d1a4:	40010000 	.word	0x40010000
 800d1a8:	40010400 	.word	0x40010400
 800d1ac:	40014000 	.word	0x40014000
 800d1b0:	40014400 	.word	0x40014400
 800d1b4:	40014800 	.word	0x40014800

0800d1b8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800d1b8:	b480      	push	{r7}
 800d1ba:	b087      	sub	sp, #28
 800d1bc:	af00      	add	r7, sp, #0
 800d1be:	6078      	str	r0, [r7, #4]
 800d1c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d1c2:	687b      	ldr	r3, [r7, #4]
 800d1c4:	6a1b      	ldr	r3, [r3, #32]
 800d1c6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800d1c8:	687b      	ldr	r3, [r7, #4]
 800d1ca:	6a1b      	ldr	r3, [r3, #32]
 800d1cc:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800d1d0:	687b      	ldr	r3, [r7, #4]
 800d1d2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d1d4:	687b      	ldr	r3, [r7, #4]
 800d1d6:	685b      	ldr	r3, [r3, #4]
 800d1d8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800d1da:	687b      	ldr	r3, [r7, #4]
 800d1dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d1de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800d1e0:	68fa      	ldr	r2, [r7, #12]
 800d1e2:	4b22      	ldr	r3, [pc, #136]	@ (800d26c <TIM_OC6_SetConfig+0xb4>)
 800d1e4:	4013      	ands	r3, r2
 800d1e6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800d1e8:	683b      	ldr	r3, [r7, #0]
 800d1ea:	681b      	ldr	r3, [r3, #0]
 800d1ec:	021b      	lsls	r3, r3, #8
 800d1ee:	68fa      	ldr	r2, [r7, #12]
 800d1f0:	4313      	orrs	r3, r2
 800d1f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800d1f4:	693b      	ldr	r3, [r7, #16]
 800d1f6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800d1fa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800d1fc:	683b      	ldr	r3, [r7, #0]
 800d1fe:	689b      	ldr	r3, [r3, #8]
 800d200:	051b      	lsls	r3, r3, #20
 800d202:	693a      	ldr	r2, [r7, #16]
 800d204:	4313      	orrs	r3, r2
 800d206:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d208:	687b      	ldr	r3, [r7, #4]
 800d20a:	4a19      	ldr	r2, [pc, #100]	@ (800d270 <TIM_OC6_SetConfig+0xb8>)
 800d20c:	4293      	cmp	r3, r2
 800d20e:	d00f      	beq.n	800d230 <TIM_OC6_SetConfig+0x78>
 800d210:	687b      	ldr	r3, [r7, #4]
 800d212:	4a18      	ldr	r2, [pc, #96]	@ (800d274 <TIM_OC6_SetConfig+0xbc>)
 800d214:	4293      	cmp	r3, r2
 800d216:	d00b      	beq.n	800d230 <TIM_OC6_SetConfig+0x78>
 800d218:	687b      	ldr	r3, [r7, #4]
 800d21a:	4a17      	ldr	r2, [pc, #92]	@ (800d278 <TIM_OC6_SetConfig+0xc0>)
 800d21c:	4293      	cmp	r3, r2
 800d21e:	d007      	beq.n	800d230 <TIM_OC6_SetConfig+0x78>
 800d220:	687b      	ldr	r3, [r7, #4]
 800d222:	4a16      	ldr	r2, [pc, #88]	@ (800d27c <TIM_OC6_SetConfig+0xc4>)
 800d224:	4293      	cmp	r3, r2
 800d226:	d003      	beq.n	800d230 <TIM_OC6_SetConfig+0x78>
 800d228:	687b      	ldr	r3, [r7, #4]
 800d22a:	4a15      	ldr	r2, [pc, #84]	@ (800d280 <TIM_OC6_SetConfig+0xc8>)
 800d22c:	4293      	cmp	r3, r2
 800d22e:	d109      	bne.n	800d244 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800d230:	697b      	ldr	r3, [r7, #20]
 800d232:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800d236:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800d238:	683b      	ldr	r3, [r7, #0]
 800d23a:	695b      	ldr	r3, [r3, #20]
 800d23c:	029b      	lsls	r3, r3, #10
 800d23e:	697a      	ldr	r2, [r7, #20]
 800d240:	4313      	orrs	r3, r2
 800d242:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d244:	687b      	ldr	r3, [r7, #4]
 800d246:	697a      	ldr	r2, [r7, #20]
 800d248:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800d24a:	687b      	ldr	r3, [r7, #4]
 800d24c:	68fa      	ldr	r2, [r7, #12]
 800d24e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800d250:	683b      	ldr	r3, [r7, #0]
 800d252:	685a      	ldr	r2, [r3, #4]
 800d254:	687b      	ldr	r3, [r7, #4]
 800d256:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d258:	687b      	ldr	r3, [r7, #4]
 800d25a:	693a      	ldr	r2, [r7, #16]
 800d25c:	621a      	str	r2, [r3, #32]
}
 800d25e:	bf00      	nop
 800d260:	371c      	adds	r7, #28
 800d262:	46bd      	mov	sp, r7
 800d264:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d268:	4770      	bx	lr
 800d26a:	bf00      	nop
 800d26c:	feff8fff 	.word	0xfeff8fff
 800d270:	40010000 	.word	0x40010000
 800d274:	40010400 	.word	0x40010400
 800d278:	40014000 	.word	0x40014000
 800d27c:	40014400 	.word	0x40014400
 800d280:	40014800 	.word	0x40014800

0800d284 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800d284:	b480      	push	{r7}
 800d286:	b087      	sub	sp, #28
 800d288:	af00      	add	r7, sp, #0
 800d28a:	60f8      	str	r0, [r7, #12]
 800d28c:	60b9      	str	r1, [r7, #8]
 800d28e:	607a      	str	r2, [r7, #4]
 800d290:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800d292:	68fb      	ldr	r3, [r7, #12]
 800d294:	6a1b      	ldr	r3, [r3, #32]
 800d296:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d298:	68fb      	ldr	r3, [r7, #12]
 800d29a:	6a1b      	ldr	r3, [r3, #32]
 800d29c:	f023 0201 	bic.w	r2, r3, #1
 800d2a0:	68fb      	ldr	r3, [r7, #12]
 800d2a2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d2a4:	68fb      	ldr	r3, [r7, #12]
 800d2a6:	699b      	ldr	r3, [r3, #24]
 800d2a8:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800d2aa:	68fb      	ldr	r3, [r7, #12]
 800d2ac:	4a28      	ldr	r2, [pc, #160]	@ (800d350 <TIM_TI1_SetConfig+0xcc>)
 800d2ae:	4293      	cmp	r3, r2
 800d2b0:	d01b      	beq.n	800d2ea <TIM_TI1_SetConfig+0x66>
 800d2b2:	68fb      	ldr	r3, [r7, #12]
 800d2b4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d2b8:	d017      	beq.n	800d2ea <TIM_TI1_SetConfig+0x66>
 800d2ba:	68fb      	ldr	r3, [r7, #12]
 800d2bc:	4a25      	ldr	r2, [pc, #148]	@ (800d354 <TIM_TI1_SetConfig+0xd0>)
 800d2be:	4293      	cmp	r3, r2
 800d2c0:	d013      	beq.n	800d2ea <TIM_TI1_SetConfig+0x66>
 800d2c2:	68fb      	ldr	r3, [r7, #12]
 800d2c4:	4a24      	ldr	r2, [pc, #144]	@ (800d358 <TIM_TI1_SetConfig+0xd4>)
 800d2c6:	4293      	cmp	r3, r2
 800d2c8:	d00f      	beq.n	800d2ea <TIM_TI1_SetConfig+0x66>
 800d2ca:	68fb      	ldr	r3, [r7, #12]
 800d2cc:	4a23      	ldr	r2, [pc, #140]	@ (800d35c <TIM_TI1_SetConfig+0xd8>)
 800d2ce:	4293      	cmp	r3, r2
 800d2d0:	d00b      	beq.n	800d2ea <TIM_TI1_SetConfig+0x66>
 800d2d2:	68fb      	ldr	r3, [r7, #12]
 800d2d4:	4a22      	ldr	r2, [pc, #136]	@ (800d360 <TIM_TI1_SetConfig+0xdc>)
 800d2d6:	4293      	cmp	r3, r2
 800d2d8:	d007      	beq.n	800d2ea <TIM_TI1_SetConfig+0x66>
 800d2da:	68fb      	ldr	r3, [r7, #12]
 800d2dc:	4a21      	ldr	r2, [pc, #132]	@ (800d364 <TIM_TI1_SetConfig+0xe0>)
 800d2de:	4293      	cmp	r3, r2
 800d2e0:	d003      	beq.n	800d2ea <TIM_TI1_SetConfig+0x66>
 800d2e2:	68fb      	ldr	r3, [r7, #12]
 800d2e4:	4a20      	ldr	r2, [pc, #128]	@ (800d368 <TIM_TI1_SetConfig+0xe4>)
 800d2e6:	4293      	cmp	r3, r2
 800d2e8:	d101      	bne.n	800d2ee <TIM_TI1_SetConfig+0x6a>
 800d2ea:	2301      	movs	r3, #1
 800d2ec:	e000      	b.n	800d2f0 <TIM_TI1_SetConfig+0x6c>
 800d2ee:	2300      	movs	r3, #0
 800d2f0:	2b00      	cmp	r3, #0
 800d2f2:	d008      	beq.n	800d306 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800d2f4:	697b      	ldr	r3, [r7, #20]
 800d2f6:	f023 0303 	bic.w	r3, r3, #3
 800d2fa:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800d2fc:	697a      	ldr	r2, [r7, #20]
 800d2fe:	687b      	ldr	r3, [r7, #4]
 800d300:	4313      	orrs	r3, r2
 800d302:	617b      	str	r3, [r7, #20]
 800d304:	e003      	b.n	800d30e <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800d306:	697b      	ldr	r3, [r7, #20]
 800d308:	f043 0301 	orr.w	r3, r3, #1
 800d30c:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800d30e:	697b      	ldr	r3, [r7, #20]
 800d310:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800d314:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800d316:	683b      	ldr	r3, [r7, #0]
 800d318:	011b      	lsls	r3, r3, #4
 800d31a:	b2db      	uxtb	r3, r3
 800d31c:	697a      	ldr	r2, [r7, #20]
 800d31e:	4313      	orrs	r3, r2
 800d320:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800d322:	693b      	ldr	r3, [r7, #16]
 800d324:	f023 030a 	bic.w	r3, r3, #10
 800d328:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800d32a:	68bb      	ldr	r3, [r7, #8]
 800d32c:	f003 030a 	and.w	r3, r3, #10
 800d330:	693a      	ldr	r2, [r7, #16]
 800d332:	4313      	orrs	r3, r2
 800d334:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800d336:	68fb      	ldr	r3, [r7, #12]
 800d338:	697a      	ldr	r2, [r7, #20]
 800d33a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d33c:	68fb      	ldr	r3, [r7, #12]
 800d33e:	693a      	ldr	r2, [r7, #16]
 800d340:	621a      	str	r2, [r3, #32]
}
 800d342:	bf00      	nop
 800d344:	371c      	adds	r7, #28
 800d346:	46bd      	mov	sp, r7
 800d348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d34c:	4770      	bx	lr
 800d34e:	bf00      	nop
 800d350:	40010000 	.word	0x40010000
 800d354:	40000400 	.word	0x40000400
 800d358:	40000800 	.word	0x40000800
 800d35c:	40000c00 	.word	0x40000c00
 800d360:	40010400 	.word	0x40010400
 800d364:	40001800 	.word	0x40001800
 800d368:	40014000 	.word	0x40014000

0800d36c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800d36c:	b480      	push	{r7}
 800d36e:	b087      	sub	sp, #28
 800d370:	af00      	add	r7, sp, #0
 800d372:	60f8      	str	r0, [r7, #12]
 800d374:	60b9      	str	r1, [r7, #8]
 800d376:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800d378:	68fb      	ldr	r3, [r7, #12]
 800d37a:	6a1b      	ldr	r3, [r3, #32]
 800d37c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d37e:	68fb      	ldr	r3, [r7, #12]
 800d380:	6a1b      	ldr	r3, [r3, #32]
 800d382:	f023 0201 	bic.w	r2, r3, #1
 800d386:	68fb      	ldr	r3, [r7, #12]
 800d388:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d38a:	68fb      	ldr	r3, [r7, #12]
 800d38c:	699b      	ldr	r3, [r3, #24]
 800d38e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800d390:	693b      	ldr	r3, [r7, #16]
 800d392:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800d396:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800d398:	687b      	ldr	r3, [r7, #4]
 800d39a:	011b      	lsls	r3, r3, #4
 800d39c:	693a      	ldr	r2, [r7, #16]
 800d39e:	4313      	orrs	r3, r2
 800d3a0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800d3a2:	697b      	ldr	r3, [r7, #20]
 800d3a4:	f023 030a 	bic.w	r3, r3, #10
 800d3a8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800d3aa:	697a      	ldr	r2, [r7, #20]
 800d3ac:	68bb      	ldr	r3, [r7, #8]
 800d3ae:	4313      	orrs	r3, r2
 800d3b0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800d3b2:	68fb      	ldr	r3, [r7, #12]
 800d3b4:	693a      	ldr	r2, [r7, #16]
 800d3b6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d3b8:	68fb      	ldr	r3, [r7, #12]
 800d3ba:	697a      	ldr	r2, [r7, #20]
 800d3bc:	621a      	str	r2, [r3, #32]
}
 800d3be:	bf00      	nop
 800d3c0:	371c      	adds	r7, #28
 800d3c2:	46bd      	mov	sp, r7
 800d3c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3c8:	4770      	bx	lr

0800d3ca <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800d3ca:	b480      	push	{r7}
 800d3cc:	b087      	sub	sp, #28
 800d3ce:	af00      	add	r7, sp, #0
 800d3d0:	60f8      	str	r0, [r7, #12]
 800d3d2:	60b9      	str	r1, [r7, #8]
 800d3d4:	607a      	str	r2, [r7, #4]
 800d3d6:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800d3d8:	68fb      	ldr	r3, [r7, #12]
 800d3da:	6a1b      	ldr	r3, [r3, #32]
 800d3dc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800d3de:	68fb      	ldr	r3, [r7, #12]
 800d3e0:	6a1b      	ldr	r3, [r3, #32]
 800d3e2:	f023 0210 	bic.w	r2, r3, #16
 800d3e6:	68fb      	ldr	r3, [r7, #12]
 800d3e8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d3ea:	68fb      	ldr	r3, [r7, #12]
 800d3ec:	699b      	ldr	r3, [r3, #24]
 800d3ee:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800d3f0:	693b      	ldr	r3, [r7, #16]
 800d3f2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800d3f6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800d3f8:	687b      	ldr	r3, [r7, #4]
 800d3fa:	021b      	lsls	r3, r3, #8
 800d3fc:	693a      	ldr	r2, [r7, #16]
 800d3fe:	4313      	orrs	r3, r2
 800d400:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800d402:	693b      	ldr	r3, [r7, #16]
 800d404:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800d408:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800d40a:	683b      	ldr	r3, [r7, #0]
 800d40c:	031b      	lsls	r3, r3, #12
 800d40e:	b29b      	uxth	r3, r3
 800d410:	693a      	ldr	r2, [r7, #16]
 800d412:	4313      	orrs	r3, r2
 800d414:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800d416:	697b      	ldr	r3, [r7, #20]
 800d418:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800d41c:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800d41e:	68bb      	ldr	r3, [r7, #8]
 800d420:	011b      	lsls	r3, r3, #4
 800d422:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 800d426:	697a      	ldr	r2, [r7, #20]
 800d428:	4313      	orrs	r3, r2
 800d42a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800d42c:	68fb      	ldr	r3, [r7, #12]
 800d42e:	693a      	ldr	r2, [r7, #16]
 800d430:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d432:	68fb      	ldr	r3, [r7, #12]
 800d434:	697a      	ldr	r2, [r7, #20]
 800d436:	621a      	str	r2, [r3, #32]
}
 800d438:	bf00      	nop
 800d43a:	371c      	adds	r7, #28
 800d43c:	46bd      	mov	sp, r7
 800d43e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d442:	4770      	bx	lr

0800d444 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800d444:	b480      	push	{r7}
 800d446:	b087      	sub	sp, #28
 800d448:	af00      	add	r7, sp, #0
 800d44a:	60f8      	str	r0, [r7, #12]
 800d44c:	60b9      	str	r1, [r7, #8]
 800d44e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800d450:	68fb      	ldr	r3, [r7, #12]
 800d452:	6a1b      	ldr	r3, [r3, #32]
 800d454:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800d456:	68fb      	ldr	r3, [r7, #12]
 800d458:	6a1b      	ldr	r3, [r3, #32]
 800d45a:	f023 0210 	bic.w	r2, r3, #16
 800d45e:	68fb      	ldr	r3, [r7, #12]
 800d460:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d462:	68fb      	ldr	r3, [r7, #12]
 800d464:	699b      	ldr	r3, [r3, #24]
 800d466:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800d468:	693b      	ldr	r3, [r7, #16]
 800d46a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800d46e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800d470:	687b      	ldr	r3, [r7, #4]
 800d472:	031b      	lsls	r3, r3, #12
 800d474:	693a      	ldr	r2, [r7, #16]
 800d476:	4313      	orrs	r3, r2
 800d478:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800d47a:	697b      	ldr	r3, [r7, #20]
 800d47c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800d480:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800d482:	68bb      	ldr	r3, [r7, #8]
 800d484:	011b      	lsls	r3, r3, #4
 800d486:	697a      	ldr	r2, [r7, #20]
 800d488:	4313      	orrs	r3, r2
 800d48a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800d48c:	68fb      	ldr	r3, [r7, #12]
 800d48e:	693a      	ldr	r2, [r7, #16]
 800d490:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d492:	68fb      	ldr	r3, [r7, #12]
 800d494:	697a      	ldr	r2, [r7, #20]
 800d496:	621a      	str	r2, [r3, #32]
}
 800d498:	bf00      	nop
 800d49a:	371c      	adds	r7, #28
 800d49c:	46bd      	mov	sp, r7
 800d49e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4a2:	4770      	bx	lr

0800d4a4 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800d4a4:	b480      	push	{r7}
 800d4a6:	b087      	sub	sp, #28
 800d4a8:	af00      	add	r7, sp, #0
 800d4aa:	60f8      	str	r0, [r7, #12]
 800d4ac:	60b9      	str	r1, [r7, #8]
 800d4ae:	607a      	str	r2, [r7, #4]
 800d4b0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 800d4b2:	68fb      	ldr	r3, [r7, #12]
 800d4b4:	6a1b      	ldr	r3, [r3, #32]
 800d4b6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800d4b8:	68fb      	ldr	r3, [r7, #12]
 800d4ba:	6a1b      	ldr	r3, [r3, #32]
 800d4bc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800d4c0:	68fb      	ldr	r3, [r7, #12]
 800d4c2:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800d4c4:	68fb      	ldr	r3, [r7, #12]
 800d4c6:	69db      	ldr	r3, [r3, #28]
 800d4c8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800d4ca:	693b      	ldr	r3, [r7, #16]
 800d4cc:	f023 0303 	bic.w	r3, r3, #3
 800d4d0:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 800d4d2:	693a      	ldr	r2, [r7, #16]
 800d4d4:	687b      	ldr	r3, [r7, #4]
 800d4d6:	4313      	orrs	r3, r2
 800d4d8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800d4da:	693b      	ldr	r3, [r7, #16]
 800d4dc:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800d4e0:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800d4e2:	683b      	ldr	r3, [r7, #0]
 800d4e4:	011b      	lsls	r3, r3, #4
 800d4e6:	b2db      	uxtb	r3, r3
 800d4e8:	693a      	ldr	r2, [r7, #16]
 800d4ea:	4313      	orrs	r3, r2
 800d4ec:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800d4ee:	697b      	ldr	r3, [r7, #20]
 800d4f0:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 800d4f4:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800d4f6:	68bb      	ldr	r3, [r7, #8]
 800d4f8:	021b      	lsls	r3, r3, #8
 800d4fa:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 800d4fe:	697a      	ldr	r2, [r7, #20]
 800d500:	4313      	orrs	r3, r2
 800d502:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800d504:	68fb      	ldr	r3, [r7, #12]
 800d506:	693a      	ldr	r2, [r7, #16]
 800d508:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800d50a:	68fb      	ldr	r3, [r7, #12]
 800d50c:	697a      	ldr	r2, [r7, #20]
 800d50e:	621a      	str	r2, [r3, #32]
}
 800d510:	bf00      	nop
 800d512:	371c      	adds	r7, #28
 800d514:	46bd      	mov	sp, r7
 800d516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d51a:	4770      	bx	lr

0800d51c <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800d51c:	b480      	push	{r7}
 800d51e:	b087      	sub	sp, #28
 800d520:	af00      	add	r7, sp, #0
 800d522:	60f8      	str	r0, [r7, #12]
 800d524:	60b9      	str	r1, [r7, #8]
 800d526:	607a      	str	r2, [r7, #4]
 800d528:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 800d52a:	68fb      	ldr	r3, [r7, #12]
 800d52c:	6a1b      	ldr	r3, [r3, #32]
 800d52e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800d530:	68fb      	ldr	r3, [r7, #12]
 800d532:	6a1b      	ldr	r3, [r3, #32]
 800d534:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800d538:	68fb      	ldr	r3, [r7, #12]
 800d53a:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800d53c:	68fb      	ldr	r3, [r7, #12]
 800d53e:	69db      	ldr	r3, [r3, #28]
 800d540:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800d542:	693b      	ldr	r3, [r7, #16]
 800d544:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800d548:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800d54a:	687b      	ldr	r3, [r7, #4]
 800d54c:	021b      	lsls	r3, r3, #8
 800d54e:	693a      	ldr	r2, [r7, #16]
 800d550:	4313      	orrs	r3, r2
 800d552:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800d554:	693b      	ldr	r3, [r7, #16]
 800d556:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800d55a:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800d55c:	683b      	ldr	r3, [r7, #0]
 800d55e:	031b      	lsls	r3, r3, #12
 800d560:	b29b      	uxth	r3, r3
 800d562:	693a      	ldr	r2, [r7, #16]
 800d564:	4313      	orrs	r3, r2
 800d566:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800d568:	697b      	ldr	r3, [r7, #20]
 800d56a:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 800d56e:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800d570:	68bb      	ldr	r3, [r7, #8]
 800d572:	031b      	lsls	r3, r3, #12
 800d574:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 800d578:	697a      	ldr	r2, [r7, #20]
 800d57a:	4313      	orrs	r3, r2
 800d57c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800d57e:	68fb      	ldr	r3, [r7, #12]
 800d580:	693a      	ldr	r2, [r7, #16]
 800d582:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800d584:	68fb      	ldr	r3, [r7, #12]
 800d586:	697a      	ldr	r2, [r7, #20]
 800d588:	621a      	str	r2, [r3, #32]
}
 800d58a:	bf00      	nop
 800d58c:	371c      	adds	r7, #28
 800d58e:	46bd      	mov	sp, r7
 800d590:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d594:	4770      	bx	lr
	...

0800d598 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800d598:	b480      	push	{r7}
 800d59a:	b085      	sub	sp, #20
 800d59c:	af00      	add	r7, sp, #0
 800d59e:	6078      	str	r0, [r7, #4]
 800d5a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800d5a2:	687b      	ldr	r3, [r7, #4]
 800d5a4:	689b      	ldr	r3, [r3, #8]
 800d5a6:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800d5a8:	68fa      	ldr	r2, [r7, #12]
 800d5aa:	4b09      	ldr	r3, [pc, #36]	@ (800d5d0 <TIM_ITRx_SetConfig+0x38>)
 800d5ac:	4013      	ands	r3, r2
 800d5ae:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800d5b0:	683a      	ldr	r2, [r7, #0]
 800d5b2:	68fb      	ldr	r3, [r7, #12]
 800d5b4:	4313      	orrs	r3, r2
 800d5b6:	f043 0307 	orr.w	r3, r3, #7
 800d5ba:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800d5bc:	687b      	ldr	r3, [r7, #4]
 800d5be:	68fa      	ldr	r2, [r7, #12]
 800d5c0:	609a      	str	r2, [r3, #8]
}
 800d5c2:	bf00      	nop
 800d5c4:	3714      	adds	r7, #20
 800d5c6:	46bd      	mov	sp, r7
 800d5c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5cc:	4770      	bx	lr
 800d5ce:	bf00      	nop
 800d5d0:	ffcfff8f 	.word	0xffcfff8f

0800d5d4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800d5d4:	b480      	push	{r7}
 800d5d6:	b087      	sub	sp, #28
 800d5d8:	af00      	add	r7, sp, #0
 800d5da:	60f8      	str	r0, [r7, #12]
 800d5dc:	60b9      	str	r1, [r7, #8]
 800d5de:	607a      	str	r2, [r7, #4]
 800d5e0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800d5e2:	68fb      	ldr	r3, [r7, #12]
 800d5e4:	689b      	ldr	r3, [r3, #8]
 800d5e6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800d5e8:	697b      	ldr	r3, [r7, #20]
 800d5ea:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800d5ee:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800d5f0:	683b      	ldr	r3, [r7, #0]
 800d5f2:	021a      	lsls	r2, r3, #8
 800d5f4:	687b      	ldr	r3, [r7, #4]
 800d5f6:	431a      	orrs	r2, r3
 800d5f8:	68bb      	ldr	r3, [r7, #8]
 800d5fa:	4313      	orrs	r3, r2
 800d5fc:	697a      	ldr	r2, [r7, #20]
 800d5fe:	4313      	orrs	r3, r2
 800d600:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800d602:	68fb      	ldr	r3, [r7, #12]
 800d604:	697a      	ldr	r2, [r7, #20]
 800d606:	609a      	str	r2, [r3, #8]
}
 800d608:	bf00      	nop
 800d60a:	371c      	adds	r7, #28
 800d60c:	46bd      	mov	sp, r7
 800d60e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d612:	4770      	bx	lr

0800d614 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800d614:	b480      	push	{r7}
 800d616:	b087      	sub	sp, #28
 800d618:	af00      	add	r7, sp, #0
 800d61a:	60f8      	str	r0, [r7, #12]
 800d61c:	60b9      	str	r1, [r7, #8]
 800d61e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800d620:	68bb      	ldr	r3, [r7, #8]
 800d622:	f003 031f 	and.w	r3, r3, #31
 800d626:	2201      	movs	r2, #1
 800d628:	fa02 f303 	lsl.w	r3, r2, r3
 800d62c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800d62e:	68fb      	ldr	r3, [r7, #12]
 800d630:	6a1a      	ldr	r2, [r3, #32]
 800d632:	697b      	ldr	r3, [r7, #20]
 800d634:	43db      	mvns	r3, r3
 800d636:	401a      	ands	r2, r3
 800d638:	68fb      	ldr	r3, [r7, #12]
 800d63a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800d63c:	68fb      	ldr	r3, [r7, #12]
 800d63e:	6a1a      	ldr	r2, [r3, #32]
 800d640:	68bb      	ldr	r3, [r7, #8]
 800d642:	f003 031f 	and.w	r3, r3, #31
 800d646:	6879      	ldr	r1, [r7, #4]
 800d648:	fa01 f303 	lsl.w	r3, r1, r3
 800d64c:	431a      	orrs	r2, r3
 800d64e:	68fb      	ldr	r3, [r7, #12]
 800d650:	621a      	str	r2, [r3, #32]
}
 800d652:	bf00      	nop
 800d654:	371c      	adds	r7, #28
 800d656:	46bd      	mov	sp, r7
 800d658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d65c:	4770      	bx	lr
	...

0800d660 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800d660:	b480      	push	{r7}
 800d662:	b085      	sub	sp, #20
 800d664:	af00      	add	r7, sp, #0
 800d666:	6078      	str	r0, [r7, #4]
 800d668:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800d66a:	687b      	ldr	r3, [r7, #4]
 800d66c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800d670:	2b01      	cmp	r3, #1
 800d672:	d101      	bne.n	800d678 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800d674:	2302      	movs	r3, #2
 800d676:	e06d      	b.n	800d754 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800d678:	687b      	ldr	r3, [r7, #4]
 800d67a:	2201      	movs	r2, #1
 800d67c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d680:	687b      	ldr	r3, [r7, #4]
 800d682:	2202      	movs	r2, #2
 800d684:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800d688:	687b      	ldr	r3, [r7, #4]
 800d68a:	681b      	ldr	r3, [r3, #0]
 800d68c:	685b      	ldr	r3, [r3, #4]
 800d68e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800d690:	687b      	ldr	r3, [r7, #4]
 800d692:	681b      	ldr	r3, [r3, #0]
 800d694:	689b      	ldr	r3, [r3, #8]
 800d696:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800d698:	687b      	ldr	r3, [r7, #4]
 800d69a:	681b      	ldr	r3, [r3, #0]
 800d69c:	4a30      	ldr	r2, [pc, #192]	@ (800d760 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800d69e:	4293      	cmp	r3, r2
 800d6a0:	d004      	beq.n	800d6ac <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800d6a2:	687b      	ldr	r3, [r7, #4]
 800d6a4:	681b      	ldr	r3, [r3, #0]
 800d6a6:	4a2f      	ldr	r2, [pc, #188]	@ (800d764 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800d6a8:	4293      	cmp	r3, r2
 800d6aa:	d108      	bne.n	800d6be <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800d6ac:	68fb      	ldr	r3, [r7, #12]
 800d6ae:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800d6b2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800d6b4:	683b      	ldr	r3, [r7, #0]
 800d6b6:	685b      	ldr	r3, [r3, #4]
 800d6b8:	68fa      	ldr	r2, [r7, #12]
 800d6ba:	4313      	orrs	r3, r2
 800d6bc:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800d6be:	68fb      	ldr	r3, [r7, #12]
 800d6c0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d6c4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800d6c6:	683b      	ldr	r3, [r7, #0]
 800d6c8:	681b      	ldr	r3, [r3, #0]
 800d6ca:	68fa      	ldr	r2, [r7, #12]
 800d6cc:	4313      	orrs	r3, r2
 800d6ce:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800d6d0:	687b      	ldr	r3, [r7, #4]
 800d6d2:	681b      	ldr	r3, [r3, #0]
 800d6d4:	68fa      	ldr	r2, [r7, #12]
 800d6d6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d6d8:	687b      	ldr	r3, [r7, #4]
 800d6da:	681b      	ldr	r3, [r3, #0]
 800d6dc:	4a20      	ldr	r2, [pc, #128]	@ (800d760 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800d6de:	4293      	cmp	r3, r2
 800d6e0:	d022      	beq.n	800d728 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800d6e2:	687b      	ldr	r3, [r7, #4]
 800d6e4:	681b      	ldr	r3, [r3, #0]
 800d6e6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d6ea:	d01d      	beq.n	800d728 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800d6ec:	687b      	ldr	r3, [r7, #4]
 800d6ee:	681b      	ldr	r3, [r3, #0]
 800d6f0:	4a1d      	ldr	r2, [pc, #116]	@ (800d768 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800d6f2:	4293      	cmp	r3, r2
 800d6f4:	d018      	beq.n	800d728 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800d6f6:	687b      	ldr	r3, [r7, #4]
 800d6f8:	681b      	ldr	r3, [r3, #0]
 800d6fa:	4a1c      	ldr	r2, [pc, #112]	@ (800d76c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800d6fc:	4293      	cmp	r3, r2
 800d6fe:	d013      	beq.n	800d728 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800d700:	687b      	ldr	r3, [r7, #4]
 800d702:	681b      	ldr	r3, [r3, #0]
 800d704:	4a1a      	ldr	r2, [pc, #104]	@ (800d770 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800d706:	4293      	cmp	r3, r2
 800d708:	d00e      	beq.n	800d728 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800d70a:	687b      	ldr	r3, [r7, #4]
 800d70c:	681b      	ldr	r3, [r3, #0]
 800d70e:	4a15      	ldr	r2, [pc, #84]	@ (800d764 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800d710:	4293      	cmp	r3, r2
 800d712:	d009      	beq.n	800d728 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800d714:	687b      	ldr	r3, [r7, #4]
 800d716:	681b      	ldr	r3, [r3, #0]
 800d718:	4a16      	ldr	r2, [pc, #88]	@ (800d774 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800d71a:	4293      	cmp	r3, r2
 800d71c:	d004      	beq.n	800d728 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800d71e:	687b      	ldr	r3, [r7, #4]
 800d720:	681b      	ldr	r3, [r3, #0]
 800d722:	4a15      	ldr	r2, [pc, #84]	@ (800d778 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800d724:	4293      	cmp	r3, r2
 800d726:	d10c      	bne.n	800d742 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800d728:	68bb      	ldr	r3, [r7, #8]
 800d72a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d72e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800d730:	683b      	ldr	r3, [r7, #0]
 800d732:	689b      	ldr	r3, [r3, #8]
 800d734:	68ba      	ldr	r2, [r7, #8]
 800d736:	4313      	orrs	r3, r2
 800d738:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800d73a:	687b      	ldr	r3, [r7, #4]
 800d73c:	681b      	ldr	r3, [r3, #0]
 800d73e:	68ba      	ldr	r2, [r7, #8]
 800d740:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800d742:	687b      	ldr	r3, [r7, #4]
 800d744:	2201      	movs	r2, #1
 800d746:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800d74a:	687b      	ldr	r3, [r7, #4]
 800d74c:	2200      	movs	r2, #0
 800d74e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800d752:	2300      	movs	r3, #0
}
 800d754:	4618      	mov	r0, r3
 800d756:	3714      	adds	r7, #20
 800d758:	46bd      	mov	sp, r7
 800d75a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d75e:	4770      	bx	lr
 800d760:	40010000 	.word	0x40010000
 800d764:	40010400 	.word	0x40010400
 800d768:	40000400 	.word	0x40000400
 800d76c:	40000800 	.word	0x40000800
 800d770:	40000c00 	.word	0x40000c00
 800d774:	40001800 	.word	0x40001800
 800d778:	40014000 	.word	0x40014000

0800d77c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800d77c:	b480      	push	{r7}
 800d77e:	b085      	sub	sp, #20
 800d780:	af00      	add	r7, sp, #0
 800d782:	6078      	str	r0, [r7, #4]
 800d784:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800d786:	2300      	movs	r3, #0
 800d788:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));
#endif /* TIM_BDTR_BKBID */

  /* Check input state */
  __HAL_LOCK(htim);
 800d78a:	687b      	ldr	r3, [r7, #4]
 800d78c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800d790:	2b01      	cmp	r3, #1
 800d792:	d101      	bne.n	800d798 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800d794:	2302      	movs	r3, #2
 800d796:	e065      	b.n	800d864 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 800d798:	687b      	ldr	r3, [r7, #4]
 800d79a:	2201      	movs	r2, #1
 800d79c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800d7a0:	68fb      	ldr	r3, [r7, #12]
 800d7a2:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800d7a6:	683b      	ldr	r3, [r7, #0]
 800d7a8:	68db      	ldr	r3, [r3, #12]
 800d7aa:	4313      	orrs	r3, r2
 800d7ac:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800d7ae:	68fb      	ldr	r3, [r7, #12]
 800d7b0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800d7b4:	683b      	ldr	r3, [r7, #0]
 800d7b6:	689b      	ldr	r3, [r3, #8]
 800d7b8:	4313      	orrs	r3, r2
 800d7ba:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800d7bc:	68fb      	ldr	r3, [r7, #12]
 800d7be:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800d7c2:	683b      	ldr	r3, [r7, #0]
 800d7c4:	685b      	ldr	r3, [r3, #4]
 800d7c6:	4313      	orrs	r3, r2
 800d7c8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800d7ca:	68fb      	ldr	r3, [r7, #12]
 800d7cc:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800d7d0:	683b      	ldr	r3, [r7, #0]
 800d7d2:	681b      	ldr	r3, [r3, #0]
 800d7d4:	4313      	orrs	r3, r2
 800d7d6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800d7d8:	68fb      	ldr	r3, [r7, #12]
 800d7da:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800d7de:	683b      	ldr	r3, [r7, #0]
 800d7e0:	691b      	ldr	r3, [r3, #16]
 800d7e2:	4313      	orrs	r3, r2
 800d7e4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800d7e6:	68fb      	ldr	r3, [r7, #12]
 800d7e8:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800d7ec:	683b      	ldr	r3, [r7, #0]
 800d7ee:	695b      	ldr	r3, [r3, #20]
 800d7f0:	4313      	orrs	r3, r2
 800d7f2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800d7f4:	68fb      	ldr	r3, [r7, #12]
 800d7f6:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800d7fa:	683b      	ldr	r3, [r7, #0]
 800d7fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d7fe:	4313      	orrs	r3, r2
 800d800:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800d802:	68fb      	ldr	r3, [r7, #12]
 800d804:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800d808:	683b      	ldr	r3, [r7, #0]
 800d80a:	699b      	ldr	r3, [r3, #24]
 800d80c:	041b      	lsls	r3, r3, #16
 800d80e:	4313      	orrs	r3, r2
 800d810:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
#endif /* TIM_BDTR_BKBID */

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800d812:	687b      	ldr	r3, [r7, #4]
 800d814:	681b      	ldr	r3, [r3, #0]
 800d816:	4a16      	ldr	r2, [pc, #88]	@ (800d870 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 800d818:	4293      	cmp	r3, r2
 800d81a:	d004      	beq.n	800d826 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 800d81c:	687b      	ldr	r3, [r7, #4]
 800d81e:	681b      	ldr	r3, [r3, #0]
 800d820:	4a14      	ldr	r2, [pc, #80]	@ (800d874 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 800d822:	4293      	cmp	r3, r2
 800d824:	d115      	bne.n	800d852 <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
#if defined(TIM_BDTR_BKBID)
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));
#endif /* TIM_BDTR_BKBID */

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800d826:	68fb      	ldr	r3, [r7, #12]
 800d828:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800d82c:	683b      	ldr	r3, [r7, #0]
 800d82e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d830:	051b      	lsls	r3, r3, #20
 800d832:	4313      	orrs	r3, r2
 800d834:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800d836:	68fb      	ldr	r3, [r7, #12]
 800d838:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800d83c:	683b      	ldr	r3, [r7, #0]
 800d83e:	69db      	ldr	r3, [r3, #28]
 800d840:	4313      	orrs	r3, r2
 800d842:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800d844:	68fb      	ldr	r3, [r7, #12]
 800d846:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800d84a:	683b      	ldr	r3, [r7, #0]
 800d84c:	6a1b      	ldr	r3, [r3, #32]
 800d84e:	4313      	orrs	r3, r2
 800d850:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
#endif /* TIM_BDTR_BKBID */
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800d852:	687b      	ldr	r3, [r7, #4]
 800d854:	681b      	ldr	r3, [r3, #0]
 800d856:	68fa      	ldr	r2, [r7, #12]
 800d858:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800d85a:	687b      	ldr	r3, [r7, #4]
 800d85c:	2200      	movs	r2, #0
 800d85e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800d862:	2300      	movs	r3, #0
}
 800d864:	4618      	mov	r0, r3
 800d866:	3714      	adds	r7, #20
 800d868:	46bd      	mov	sp, r7
 800d86a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d86e:	4770      	bx	lr
 800d870:	40010000 	.word	0x40010000
 800d874:	40010400 	.word	0x40010400

0800d878 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800d878:	b480      	push	{r7}
 800d87a:	b083      	sub	sp, #12
 800d87c:	af00      	add	r7, sp, #0
 800d87e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800d880:	bf00      	nop
 800d882:	370c      	adds	r7, #12
 800d884:	46bd      	mov	sp, r7
 800d886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d88a:	4770      	bx	lr

0800d88c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800d88c:	b480      	push	{r7}
 800d88e:	b083      	sub	sp, #12
 800d890:	af00      	add	r7, sp, #0
 800d892:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800d894:	bf00      	nop
 800d896:	370c      	adds	r7, #12
 800d898:	46bd      	mov	sp, r7
 800d89a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d89e:	4770      	bx	lr

0800d8a0 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800d8a0:	b480      	push	{r7}
 800d8a2:	b083      	sub	sp, #12
 800d8a4:	af00      	add	r7, sp, #0
 800d8a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800d8a8:	bf00      	nop
 800d8aa:	370c      	adds	r7, #12
 800d8ac:	46bd      	mov	sp, r7
 800d8ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8b2:	4770      	bx	lr

0800d8b4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800d8b4:	b580      	push	{r7, lr}
 800d8b6:	b082      	sub	sp, #8
 800d8b8:	af00      	add	r7, sp, #0
 800d8ba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800d8bc:	687b      	ldr	r3, [r7, #4]
 800d8be:	2b00      	cmp	r3, #0
 800d8c0:	d101      	bne.n	800d8c6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800d8c2:	2301      	movs	r3, #1
 800d8c4:	e042      	b.n	800d94c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800d8c6:	687b      	ldr	r3, [r7, #4]
 800d8c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d8cc:	2b00      	cmp	r3, #0
 800d8ce:	d106      	bne.n	800d8de <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800d8d0:	687b      	ldr	r3, [r7, #4]
 800d8d2:	2200      	movs	r2, #0
 800d8d4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800d8d8:	6878      	ldr	r0, [r7, #4]
 800d8da:	f7f6 fab3 	bl	8003e44 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800d8de:	687b      	ldr	r3, [r7, #4]
 800d8e0:	2224      	movs	r2, #36	@ 0x24
 800d8e2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800d8e6:	687b      	ldr	r3, [r7, #4]
 800d8e8:	681b      	ldr	r3, [r3, #0]
 800d8ea:	681a      	ldr	r2, [r3, #0]
 800d8ec:	687b      	ldr	r3, [r7, #4]
 800d8ee:	681b      	ldr	r3, [r3, #0]
 800d8f0:	f022 0201 	bic.w	r2, r2, #1
 800d8f4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800d8f6:	687b      	ldr	r3, [r7, #4]
 800d8f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d8fa:	2b00      	cmp	r3, #0
 800d8fc:	d002      	beq.n	800d904 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800d8fe:	6878      	ldr	r0, [r7, #4]
 800d900:	f001 faea 	bl	800eed8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800d904:	6878      	ldr	r0, [r7, #4]
 800d906:	f000 fd7f 	bl	800e408 <UART_SetConfig>
 800d90a:	4603      	mov	r3, r0
 800d90c:	2b01      	cmp	r3, #1
 800d90e:	d101      	bne.n	800d914 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800d910:	2301      	movs	r3, #1
 800d912:	e01b      	b.n	800d94c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800d914:	687b      	ldr	r3, [r7, #4]
 800d916:	681b      	ldr	r3, [r3, #0]
 800d918:	685a      	ldr	r2, [r3, #4]
 800d91a:	687b      	ldr	r3, [r7, #4]
 800d91c:	681b      	ldr	r3, [r3, #0]
 800d91e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800d922:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800d924:	687b      	ldr	r3, [r7, #4]
 800d926:	681b      	ldr	r3, [r3, #0]
 800d928:	689a      	ldr	r2, [r3, #8]
 800d92a:	687b      	ldr	r3, [r7, #4]
 800d92c:	681b      	ldr	r3, [r3, #0]
 800d92e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800d932:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800d934:	687b      	ldr	r3, [r7, #4]
 800d936:	681b      	ldr	r3, [r3, #0]
 800d938:	681a      	ldr	r2, [r3, #0]
 800d93a:	687b      	ldr	r3, [r7, #4]
 800d93c:	681b      	ldr	r3, [r3, #0]
 800d93e:	f042 0201 	orr.w	r2, r2, #1
 800d942:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800d944:	6878      	ldr	r0, [r7, #4]
 800d946:	f001 fb69 	bl	800f01c <UART_CheckIdleState>
 800d94a:	4603      	mov	r3, r0
}
 800d94c:	4618      	mov	r0, r3
 800d94e:	3708      	adds	r7, #8
 800d950:	46bd      	mov	sp, r7
 800d952:	bd80      	pop	{r7, pc}

0800d954 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800d954:	b580      	push	{r7, lr}
 800d956:	b08a      	sub	sp, #40	@ 0x28
 800d958:	af02      	add	r7, sp, #8
 800d95a:	60f8      	str	r0, [r7, #12]
 800d95c:	60b9      	str	r1, [r7, #8]
 800d95e:	603b      	str	r3, [r7, #0]
 800d960:	4613      	mov	r3, r2
 800d962:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800d964:	68fb      	ldr	r3, [r7, #12]
 800d966:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d96a:	2b20      	cmp	r3, #32
 800d96c:	d17b      	bne.n	800da66 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800d96e:	68bb      	ldr	r3, [r7, #8]
 800d970:	2b00      	cmp	r3, #0
 800d972:	d002      	beq.n	800d97a <HAL_UART_Transmit+0x26>
 800d974:	88fb      	ldrh	r3, [r7, #6]
 800d976:	2b00      	cmp	r3, #0
 800d978:	d101      	bne.n	800d97e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800d97a:	2301      	movs	r3, #1
 800d97c:	e074      	b.n	800da68 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d97e:	68fb      	ldr	r3, [r7, #12]
 800d980:	2200      	movs	r2, #0
 800d982:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800d986:	68fb      	ldr	r3, [r7, #12]
 800d988:	2221      	movs	r2, #33	@ 0x21
 800d98a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800d98e:	f7f6 fd91 	bl	80044b4 <HAL_GetTick>
 800d992:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800d994:	68fb      	ldr	r3, [r7, #12]
 800d996:	88fa      	ldrh	r2, [r7, #6]
 800d998:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800d99c:	68fb      	ldr	r3, [r7, #12]
 800d99e:	88fa      	ldrh	r2, [r7, #6]
 800d9a0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d9a4:	68fb      	ldr	r3, [r7, #12]
 800d9a6:	689b      	ldr	r3, [r3, #8]
 800d9a8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d9ac:	d108      	bne.n	800d9c0 <HAL_UART_Transmit+0x6c>
 800d9ae:	68fb      	ldr	r3, [r7, #12]
 800d9b0:	691b      	ldr	r3, [r3, #16]
 800d9b2:	2b00      	cmp	r3, #0
 800d9b4:	d104      	bne.n	800d9c0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800d9b6:	2300      	movs	r3, #0
 800d9b8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800d9ba:	68bb      	ldr	r3, [r7, #8]
 800d9bc:	61bb      	str	r3, [r7, #24]
 800d9be:	e003      	b.n	800d9c8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800d9c0:	68bb      	ldr	r3, [r7, #8]
 800d9c2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800d9c4:	2300      	movs	r3, #0
 800d9c6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800d9c8:	e030      	b.n	800da2c <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800d9ca:	683b      	ldr	r3, [r7, #0]
 800d9cc:	9300      	str	r3, [sp, #0]
 800d9ce:	697b      	ldr	r3, [r7, #20]
 800d9d0:	2200      	movs	r2, #0
 800d9d2:	2180      	movs	r1, #128	@ 0x80
 800d9d4:	68f8      	ldr	r0, [r7, #12]
 800d9d6:	f001 fbcb 	bl	800f170 <UART_WaitOnFlagUntilTimeout>
 800d9da:	4603      	mov	r3, r0
 800d9dc:	2b00      	cmp	r3, #0
 800d9de:	d005      	beq.n	800d9ec <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800d9e0:	68fb      	ldr	r3, [r7, #12]
 800d9e2:	2220      	movs	r2, #32
 800d9e4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800d9e8:	2303      	movs	r3, #3
 800d9ea:	e03d      	b.n	800da68 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800d9ec:	69fb      	ldr	r3, [r7, #28]
 800d9ee:	2b00      	cmp	r3, #0
 800d9f0:	d10b      	bne.n	800da0a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800d9f2:	69bb      	ldr	r3, [r7, #24]
 800d9f4:	881b      	ldrh	r3, [r3, #0]
 800d9f6:	461a      	mov	r2, r3
 800d9f8:	68fb      	ldr	r3, [r7, #12]
 800d9fa:	681b      	ldr	r3, [r3, #0]
 800d9fc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800da00:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800da02:	69bb      	ldr	r3, [r7, #24]
 800da04:	3302      	adds	r3, #2
 800da06:	61bb      	str	r3, [r7, #24]
 800da08:	e007      	b.n	800da1a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800da0a:	69fb      	ldr	r3, [r7, #28]
 800da0c:	781a      	ldrb	r2, [r3, #0]
 800da0e:	68fb      	ldr	r3, [r7, #12]
 800da10:	681b      	ldr	r3, [r3, #0]
 800da12:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800da14:	69fb      	ldr	r3, [r7, #28]
 800da16:	3301      	adds	r3, #1
 800da18:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800da1a:	68fb      	ldr	r3, [r7, #12]
 800da1c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800da20:	b29b      	uxth	r3, r3
 800da22:	3b01      	subs	r3, #1
 800da24:	b29a      	uxth	r2, r3
 800da26:	68fb      	ldr	r3, [r7, #12]
 800da28:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800da2c:	68fb      	ldr	r3, [r7, #12]
 800da2e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800da32:	b29b      	uxth	r3, r3
 800da34:	2b00      	cmp	r3, #0
 800da36:	d1c8      	bne.n	800d9ca <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800da38:	683b      	ldr	r3, [r7, #0]
 800da3a:	9300      	str	r3, [sp, #0]
 800da3c:	697b      	ldr	r3, [r7, #20]
 800da3e:	2200      	movs	r2, #0
 800da40:	2140      	movs	r1, #64	@ 0x40
 800da42:	68f8      	ldr	r0, [r7, #12]
 800da44:	f001 fb94 	bl	800f170 <UART_WaitOnFlagUntilTimeout>
 800da48:	4603      	mov	r3, r0
 800da4a:	2b00      	cmp	r3, #0
 800da4c:	d005      	beq.n	800da5a <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800da4e:	68fb      	ldr	r3, [r7, #12]
 800da50:	2220      	movs	r2, #32
 800da52:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800da56:	2303      	movs	r3, #3
 800da58:	e006      	b.n	800da68 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800da5a:	68fb      	ldr	r3, [r7, #12]
 800da5c:	2220      	movs	r2, #32
 800da5e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800da62:	2300      	movs	r3, #0
 800da64:	e000      	b.n	800da68 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800da66:	2302      	movs	r3, #2
  }
}
 800da68:	4618      	mov	r0, r3
 800da6a:	3720      	adds	r7, #32
 800da6c:	46bd      	mov	sp, r7
 800da6e:	bd80      	pop	{r7, pc}

0800da70 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800da70:	b480      	push	{r7}
 800da72:	b091      	sub	sp, #68	@ 0x44
 800da74:	af00      	add	r7, sp, #0
 800da76:	60f8      	str	r0, [r7, #12]
 800da78:	60b9      	str	r1, [r7, #8]
 800da7a:	4613      	mov	r3, r2
 800da7c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800da7e:	68fb      	ldr	r3, [r7, #12]
 800da80:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800da84:	2b20      	cmp	r3, #32
 800da86:	d178      	bne.n	800db7a <HAL_UART_Transmit_IT+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 800da88:	68bb      	ldr	r3, [r7, #8]
 800da8a:	2b00      	cmp	r3, #0
 800da8c:	d002      	beq.n	800da94 <HAL_UART_Transmit_IT+0x24>
 800da8e:	88fb      	ldrh	r3, [r7, #6]
 800da90:	2b00      	cmp	r3, #0
 800da92:	d101      	bne.n	800da98 <HAL_UART_Transmit_IT+0x28>
    {
      return HAL_ERROR;
 800da94:	2301      	movs	r3, #1
 800da96:	e071      	b.n	800db7c <HAL_UART_Transmit_IT+0x10c>
    }

    huart->pTxBuffPtr  = pData;
 800da98:	68fb      	ldr	r3, [r7, #12]
 800da9a:	68ba      	ldr	r2, [r7, #8]
 800da9c:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 800da9e:	68fb      	ldr	r3, [r7, #12]
 800daa0:	88fa      	ldrh	r2, [r7, #6]
 800daa2:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800daa6:	68fb      	ldr	r3, [r7, #12]
 800daa8:	88fa      	ldrh	r2, [r7, #6]
 800daaa:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    huart->TxISR       = NULL;
 800daae:	68fb      	ldr	r3, [r7, #12]
 800dab0:	2200      	movs	r2, #0
 800dab2:	679a      	str	r2, [r3, #120]	@ 0x78

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800dab4:	68fb      	ldr	r3, [r7, #12]
 800dab6:	2200      	movs	r2, #0
 800dab8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800dabc:	68fb      	ldr	r3, [r7, #12]
 800dabe:	2221      	movs	r2, #33	@ 0x21
 800dac0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Configure Tx interrupt processing */
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 800dac4:	68fb      	ldr	r3, [r7, #12]
 800dac6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800dac8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800dacc:	d12a      	bne.n	800db24 <HAL_UART_Transmit_IT+0xb4>
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800dace:	68fb      	ldr	r3, [r7, #12]
 800dad0:	689b      	ldr	r3, [r3, #8]
 800dad2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800dad6:	d107      	bne.n	800dae8 <HAL_UART_Transmit_IT+0x78>
 800dad8:	68fb      	ldr	r3, [r7, #12]
 800dada:	691b      	ldr	r3, [r3, #16]
 800dadc:	2b00      	cmp	r3, #0
 800dade:	d103      	bne.n	800dae8 <HAL_UART_Transmit_IT+0x78>
      {
        huart->TxISR = UART_TxISR_16BIT_FIFOEN;
 800dae0:	68fb      	ldr	r3, [r7, #12]
 800dae2:	4a29      	ldr	r2, [pc, #164]	@ (800db88 <HAL_UART_Transmit_IT+0x118>)
 800dae4:	679a      	str	r2, [r3, #120]	@ 0x78
 800dae6:	e002      	b.n	800daee <HAL_UART_Transmit_IT+0x7e>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT_FIFOEN;
 800dae8:	68fb      	ldr	r3, [r7, #12]
 800daea:	4a28      	ldr	r2, [pc, #160]	@ (800db8c <HAL_UART_Transmit_IT+0x11c>)
 800daec:	679a      	str	r2, [r3, #120]	@ 0x78
      }

      /* Enable the TX FIFO threshold interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800daee:	68fb      	ldr	r3, [r7, #12]
 800daf0:	681b      	ldr	r3, [r3, #0]
 800daf2:	3308      	adds	r3, #8
 800daf4:	62bb      	str	r3, [r7, #40]	@ 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800daf6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800daf8:	e853 3f00 	ldrex	r3, [r3]
 800dafc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800dafe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800db00:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800db04:	63bb      	str	r3, [r7, #56]	@ 0x38
 800db06:	68fb      	ldr	r3, [r7, #12]
 800db08:	681b      	ldr	r3, [r3, #0]
 800db0a:	3308      	adds	r3, #8
 800db0c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800db0e:	637a      	str	r2, [r7, #52]	@ 0x34
 800db10:	633b      	str	r3, [r7, #48]	@ 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800db12:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800db14:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800db16:	e841 2300 	strex	r3, r2, [r1]
 800db1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800db1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800db1e:	2b00      	cmp	r3, #0
 800db20:	d1e5      	bne.n	800daee <HAL_UART_Transmit_IT+0x7e>
 800db22:	e028      	b.n	800db76 <HAL_UART_Transmit_IT+0x106>
    }
    else
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800db24:	68fb      	ldr	r3, [r7, #12]
 800db26:	689b      	ldr	r3, [r3, #8]
 800db28:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800db2c:	d107      	bne.n	800db3e <HAL_UART_Transmit_IT+0xce>
 800db2e:	68fb      	ldr	r3, [r7, #12]
 800db30:	691b      	ldr	r3, [r3, #16]
 800db32:	2b00      	cmp	r3, #0
 800db34:	d103      	bne.n	800db3e <HAL_UART_Transmit_IT+0xce>
      {
        huart->TxISR = UART_TxISR_16BIT;
 800db36:	68fb      	ldr	r3, [r7, #12]
 800db38:	4a15      	ldr	r2, [pc, #84]	@ (800db90 <HAL_UART_Transmit_IT+0x120>)
 800db3a:	679a      	str	r2, [r3, #120]	@ 0x78
 800db3c:	e002      	b.n	800db44 <HAL_UART_Transmit_IT+0xd4>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT;
 800db3e:	68fb      	ldr	r3, [r7, #12]
 800db40:	4a14      	ldr	r2, [pc, #80]	@ (800db94 <HAL_UART_Transmit_IT+0x124>)
 800db42:	679a      	str	r2, [r3, #120]	@ 0x78
      }

      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 800db44:	68fb      	ldr	r3, [r7, #12]
 800db46:	681b      	ldr	r3, [r3, #0]
 800db48:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800db4a:	697b      	ldr	r3, [r7, #20]
 800db4c:	e853 3f00 	ldrex	r3, [r3]
 800db50:	613b      	str	r3, [r7, #16]
   return(result);
 800db52:	693b      	ldr	r3, [r7, #16]
 800db54:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800db58:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800db5a:	68fb      	ldr	r3, [r7, #12]
 800db5c:	681b      	ldr	r3, [r3, #0]
 800db5e:	461a      	mov	r2, r3
 800db60:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800db62:	623b      	str	r3, [r7, #32]
 800db64:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800db66:	69f9      	ldr	r1, [r7, #28]
 800db68:	6a3a      	ldr	r2, [r7, #32]
 800db6a:	e841 2300 	strex	r3, r2, [r1]
 800db6e:	61bb      	str	r3, [r7, #24]
   return(result);
 800db70:	69bb      	ldr	r3, [r7, #24]
 800db72:	2b00      	cmp	r3, #0
 800db74:	d1e6      	bne.n	800db44 <HAL_UART_Transmit_IT+0xd4>
    }

    return HAL_OK;
 800db76:	2300      	movs	r3, #0
 800db78:	e000      	b.n	800db7c <HAL_UART_Transmit_IT+0x10c>
  }
  else
  {
    return HAL_BUSY;
 800db7a:	2302      	movs	r3, #2
  }
}
 800db7c:	4618      	mov	r0, r3
 800db7e:	3744      	adds	r7, #68	@ 0x44
 800db80:	46bd      	mov	sp, r7
 800db82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db86:	4770      	bx	lr
 800db88:	0800f7db 	.word	0x0800f7db
 800db8c:	0800f6fb 	.word	0x0800f6fb
 800db90:	0800f639 	.word	0x0800f639
 800db94:	0800f581 	.word	0x0800f581

0800db98 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800db98:	b580      	push	{r7, lr}
 800db9a:	b08a      	sub	sp, #40	@ 0x28
 800db9c:	af00      	add	r7, sp, #0
 800db9e:	60f8      	str	r0, [r7, #12]
 800dba0:	60b9      	str	r1, [r7, #8]
 800dba2:	4613      	mov	r3, r2
 800dba4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800dba6:	68fb      	ldr	r3, [r7, #12]
 800dba8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800dbac:	2b20      	cmp	r3, #32
 800dbae:	d137      	bne.n	800dc20 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800dbb0:	68bb      	ldr	r3, [r7, #8]
 800dbb2:	2b00      	cmp	r3, #0
 800dbb4:	d002      	beq.n	800dbbc <HAL_UART_Receive_IT+0x24>
 800dbb6:	88fb      	ldrh	r3, [r7, #6]
 800dbb8:	2b00      	cmp	r3, #0
 800dbba:	d101      	bne.n	800dbc0 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800dbbc:	2301      	movs	r3, #1
 800dbbe:	e030      	b.n	800dc22 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800dbc0:	68fb      	ldr	r3, [r7, #12]
 800dbc2:	2200      	movs	r2, #0
 800dbc4:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800dbc6:	68fb      	ldr	r3, [r7, #12]
 800dbc8:	681b      	ldr	r3, [r3, #0]
 800dbca:	4a18      	ldr	r2, [pc, #96]	@ (800dc2c <HAL_UART_Receive_IT+0x94>)
 800dbcc:	4293      	cmp	r3, r2
 800dbce:	d01f      	beq.n	800dc10 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800dbd0:	68fb      	ldr	r3, [r7, #12]
 800dbd2:	681b      	ldr	r3, [r3, #0]
 800dbd4:	685b      	ldr	r3, [r3, #4]
 800dbd6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800dbda:	2b00      	cmp	r3, #0
 800dbdc:	d018      	beq.n	800dc10 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800dbde:	68fb      	ldr	r3, [r7, #12]
 800dbe0:	681b      	ldr	r3, [r3, #0]
 800dbe2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dbe4:	697b      	ldr	r3, [r7, #20]
 800dbe6:	e853 3f00 	ldrex	r3, [r3]
 800dbea:	613b      	str	r3, [r7, #16]
   return(result);
 800dbec:	693b      	ldr	r3, [r7, #16]
 800dbee:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800dbf2:	627b      	str	r3, [r7, #36]	@ 0x24
 800dbf4:	68fb      	ldr	r3, [r7, #12]
 800dbf6:	681b      	ldr	r3, [r3, #0]
 800dbf8:	461a      	mov	r2, r3
 800dbfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dbfc:	623b      	str	r3, [r7, #32]
 800dbfe:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dc00:	69f9      	ldr	r1, [r7, #28]
 800dc02:	6a3a      	ldr	r2, [r7, #32]
 800dc04:	e841 2300 	strex	r3, r2, [r1]
 800dc08:	61bb      	str	r3, [r7, #24]
   return(result);
 800dc0a:	69bb      	ldr	r3, [r7, #24]
 800dc0c:	2b00      	cmp	r3, #0
 800dc0e:	d1e6      	bne.n	800dbde <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800dc10:	88fb      	ldrh	r3, [r7, #6]
 800dc12:	461a      	mov	r2, r3
 800dc14:	68b9      	ldr	r1, [r7, #8]
 800dc16:	68f8      	ldr	r0, [r7, #12]
 800dc18:	f001 fb18 	bl	800f24c <UART_Start_Receive_IT>
 800dc1c:	4603      	mov	r3, r0
 800dc1e:	e000      	b.n	800dc22 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800dc20:	2302      	movs	r3, #2
  }
}
 800dc22:	4618      	mov	r0, r3
 800dc24:	3728      	adds	r7, #40	@ 0x28
 800dc26:	46bd      	mov	sp, r7
 800dc28:	bd80      	pop	{r7, pc}
 800dc2a:	bf00      	nop
 800dc2c:	58000c00 	.word	0x58000c00

0800dc30 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800dc30:	b580      	push	{r7, lr}
 800dc32:	b0ba      	sub	sp, #232	@ 0xe8
 800dc34:	af00      	add	r7, sp, #0
 800dc36:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800dc38:	687b      	ldr	r3, [r7, #4]
 800dc3a:	681b      	ldr	r3, [r3, #0]
 800dc3c:	69db      	ldr	r3, [r3, #28]
 800dc3e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800dc42:	687b      	ldr	r3, [r7, #4]
 800dc44:	681b      	ldr	r3, [r3, #0]
 800dc46:	681b      	ldr	r3, [r3, #0]
 800dc48:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800dc4c:	687b      	ldr	r3, [r7, #4]
 800dc4e:	681b      	ldr	r3, [r3, #0]
 800dc50:	689b      	ldr	r3, [r3, #8]
 800dc52:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800dc56:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800dc5a:	f640 030f 	movw	r3, #2063	@ 0x80f
 800dc5e:	4013      	ands	r3, r2
 800dc60:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800dc64:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800dc68:	2b00      	cmp	r3, #0
 800dc6a:	d11b      	bne.n	800dca4 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800dc6c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800dc70:	f003 0320 	and.w	r3, r3, #32
 800dc74:	2b00      	cmp	r3, #0
 800dc76:	d015      	beq.n	800dca4 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800dc78:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800dc7c:	f003 0320 	and.w	r3, r3, #32
 800dc80:	2b00      	cmp	r3, #0
 800dc82:	d105      	bne.n	800dc90 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800dc84:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800dc88:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800dc8c:	2b00      	cmp	r3, #0
 800dc8e:	d009      	beq.n	800dca4 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800dc90:	687b      	ldr	r3, [r7, #4]
 800dc92:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800dc94:	2b00      	cmp	r3, #0
 800dc96:	f000 8393 	beq.w	800e3c0 <HAL_UART_IRQHandler+0x790>
      {
        huart->RxISR(huart);
 800dc9a:	687b      	ldr	r3, [r7, #4]
 800dc9c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800dc9e:	6878      	ldr	r0, [r7, #4]
 800dca0:	4798      	blx	r3
      }
      return;
 800dca2:	e38d      	b.n	800e3c0 <HAL_UART_IRQHandler+0x790>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800dca4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800dca8:	2b00      	cmp	r3, #0
 800dcaa:	f000 8123 	beq.w	800def4 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800dcae:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800dcb2:	4b8d      	ldr	r3, [pc, #564]	@ (800dee8 <HAL_UART_IRQHandler+0x2b8>)
 800dcb4:	4013      	ands	r3, r2
 800dcb6:	2b00      	cmp	r3, #0
 800dcb8:	d106      	bne.n	800dcc8 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800dcba:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800dcbe:	4b8b      	ldr	r3, [pc, #556]	@ (800deec <HAL_UART_IRQHandler+0x2bc>)
 800dcc0:	4013      	ands	r3, r2
 800dcc2:	2b00      	cmp	r3, #0
 800dcc4:	f000 8116 	beq.w	800def4 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800dcc8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800dccc:	f003 0301 	and.w	r3, r3, #1
 800dcd0:	2b00      	cmp	r3, #0
 800dcd2:	d011      	beq.n	800dcf8 <HAL_UART_IRQHandler+0xc8>
 800dcd4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800dcd8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800dcdc:	2b00      	cmp	r3, #0
 800dcde:	d00b      	beq.n	800dcf8 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800dce0:	687b      	ldr	r3, [r7, #4]
 800dce2:	681b      	ldr	r3, [r3, #0]
 800dce4:	2201      	movs	r2, #1
 800dce6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800dce8:	687b      	ldr	r3, [r7, #4]
 800dcea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800dcee:	f043 0201 	orr.w	r2, r3, #1
 800dcf2:	687b      	ldr	r3, [r7, #4]
 800dcf4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800dcf8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800dcfc:	f003 0302 	and.w	r3, r3, #2
 800dd00:	2b00      	cmp	r3, #0
 800dd02:	d011      	beq.n	800dd28 <HAL_UART_IRQHandler+0xf8>
 800dd04:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800dd08:	f003 0301 	and.w	r3, r3, #1
 800dd0c:	2b00      	cmp	r3, #0
 800dd0e:	d00b      	beq.n	800dd28 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800dd10:	687b      	ldr	r3, [r7, #4]
 800dd12:	681b      	ldr	r3, [r3, #0]
 800dd14:	2202      	movs	r2, #2
 800dd16:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800dd18:	687b      	ldr	r3, [r7, #4]
 800dd1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800dd1e:	f043 0204 	orr.w	r2, r3, #4
 800dd22:	687b      	ldr	r3, [r7, #4]
 800dd24:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800dd28:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800dd2c:	f003 0304 	and.w	r3, r3, #4
 800dd30:	2b00      	cmp	r3, #0
 800dd32:	d011      	beq.n	800dd58 <HAL_UART_IRQHandler+0x128>
 800dd34:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800dd38:	f003 0301 	and.w	r3, r3, #1
 800dd3c:	2b00      	cmp	r3, #0
 800dd3e:	d00b      	beq.n	800dd58 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800dd40:	687b      	ldr	r3, [r7, #4]
 800dd42:	681b      	ldr	r3, [r3, #0]
 800dd44:	2204      	movs	r2, #4
 800dd46:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800dd48:	687b      	ldr	r3, [r7, #4]
 800dd4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800dd4e:	f043 0202 	orr.w	r2, r3, #2
 800dd52:	687b      	ldr	r3, [r7, #4]
 800dd54:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800dd58:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800dd5c:	f003 0308 	and.w	r3, r3, #8
 800dd60:	2b00      	cmp	r3, #0
 800dd62:	d017      	beq.n	800dd94 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800dd64:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800dd68:	f003 0320 	and.w	r3, r3, #32
 800dd6c:	2b00      	cmp	r3, #0
 800dd6e:	d105      	bne.n	800dd7c <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800dd70:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800dd74:	4b5c      	ldr	r3, [pc, #368]	@ (800dee8 <HAL_UART_IRQHandler+0x2b8>)
 800dd76:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800dd78:	2b00      	cmp	r3, #0
 800dd7a:	d00b      	beq.n	800dd94 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800dd7c:	687b      	ldr	r3, [r7, #4]
 800dd7e:	681b      	ldr	r3, [r3, #0]
 800dd80:	2208      	movs	r2, #8
 800dd82:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800dd84:	687b      	ldr	r3, [r7, #4]
 800dd86:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800dd8a:	f043 0208 	orr.w	r2, r3, #8
 800dd8e:	687b      	ldr	r3, [r7, #4]
 800dd90:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800dd94:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800dd98:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800dd9c:	2b00      	cmp	r3, #0
 800dd9e:	d012      	beq.n	800ddc6 <HAL_UART_IRQHandler+0x196>
 800dda0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800dda4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800dda8:	2b00      	cmp	r3, #0
 800ddaa:	d00c      	beq.n	800ddc6 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800ddac:	687b      	ldr	r3, [r7, #4]
 800ddae:	681b      	ldr	r3, [r3, #0]
 800ddb0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800ddb4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800ddb6:	687b      	ldr	r3, [r7, #4]
 800ddb8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ddbc:	f043 0220 	orr.w	r2, r3, #32
 800ddc0:	687b      	ldr	r3, [r7, #4]
 800ddc2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800ddc6:	687b      	ldr	r3, [r7, #4]
 800ddc8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ddcc:	2b00      	cmp	r3, #0
 800ddce:	f000 82f9 	beq.w	800e3c4 <HAL_UART_IRQHandler+0x794>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800ddd2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ddd6:	f003 0320 	and.w	r3, r3, #32
 800ddda:	2b00      	cmp	r3, #0
 800dddc:	d013      	beq.n	800de06 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800ddde:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800dde2:	f003 0320 	and.w	r3, r3, #32
 800dde6:	2b00      	cmp	r3, #0
 800dde8:	d105      	bne.n	800ddf6 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800ddea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ddee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800ddf2:	2b00      	cmp	r3, #0
 800ddf4:	d007      	beq.n	800de06 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800ddf6:	687b      	ldr	r3, [r7, #4]
 800ddf8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ddfa:	2b00      	cmp	r3, #0
 800ddfc:	d003      	beq.n	800de06 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800ddfe:	687b      	ldr	r3, [r7, #4]
 800de00:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800de02:	6878      	ldr	r0, [r7, #4]
 800de04:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800de06:	687b      	ldr	r3, [r7, #4]
 800de08:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800de0c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800de10:	687b      	ldr	r3, [r7, #4]
 800de12:	681b      	ldr	r3, [r3, #0]
 800de14:	689b      	ldr	r3, [r3, #8]
 800de16:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800de1a:	2b40      	cmp	r3, #64	@ 0x40
 800de1c:	d005      	beq.n	800de2a <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800de1e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800de22:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800de26:	2b00      	cmp	r3, #0
 800de28:	d054      	beq.n	800ded4 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800de2a:	6878      	ldr	r0, [r7, #4]
 800de2c:	f001 fb30 	bl	800f490 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800de30:	687b      	ldr	r3, [r7, #4]
 800de32:	681b      	ldr	r3, [r3, #0]
 800de34:	689b      	ldr	r3, [r3, #8]
 800de36:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800de3a:	2b40      	cmp	r3, #64	@ 0x40
 800de3c:	d146      	bne.n	800decc <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800de3e:	687b      	ldr	r3, [r7, #4]
 800de40:	681b      	ldr	r3, [r3, #0]
 800de42:	3308      	adds	r3, #8
 800de44:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800de48:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800de4c:	e853 3f00 	ldrex	r3, [r3]
 800de50:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800de54:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800de58:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800de5c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800de60:	687b      	ldr	r3, [r7, #4]
 800de62:	681b      	ldr	r3, [r3, #0]
 800de64:	3308      	adds	r3, #8
 800de66:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800de6a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800de6e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800de72:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800de76:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800de7a:	e841 2300 	strex	r3, r2, [r1]
 800de7e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800de82:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800de86:	2b00      	cmp	r3, #0
 800de88:	d1d9      	bne.n	800de3e <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800de8a:	687b      	ldr	r3, [r7, #4]
 800de8c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800de90:	2b00      	cmp	r3, #0
 800de92:	d017      	beq.n	800dec4 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800de94:	687b      	ldr	r3, [r7, #4]
 800de96:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800de9a:	4a15      	ldr	r2, [pc, #84]	@ (800def0 <HAL_UART_IRQHandler+0x2c0>)
 800de9c:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800de9e:	687b      	ldr	r3, [r7, #4]
 800dea0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800dea4:	4618      	mov	r0, r3
 800dea6:	f7f8 fd2d 	bl	8006904 <HAL_DMA_Abort_IT>
 800deaa:	4603      	mov	r3, r0
 800deac:	2b00      	cmp	r3, #0
 800deae:	d019      	beq.n	800dee4 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800deb0:	687b      	ldr	r3, [r7, #4]
 800deb2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800deb6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800deb8:	687a      	ldr	r2, [r7, #4]
 800deba:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800debe:	4610      	mov	r0, r2
 800dec0:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800dec2:	e00f      	b.n	800dee4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800dec4:	6878      	ldr	r0, [r7, #4]
 800dec6:	f000 fa89 	bl	800e3dc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800deca:	e00b      	b.n	800dee4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800decc:	6878      	ldr	r0, [r7, #4]
 800dece:	f000 fa85 	bl	800e3dc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ded2:	e007      	b.n	800dee4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800ded4:	6878      	ldr	r0, [r7, #4]
 800ded6:	f000 fa81 	bl	800e3dc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800deda:	687b      	ldr	r3, [r7, #4]
 800dedc:	2200      	movs	r2, #0
 800dede:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800dee2:	e26f      	b.n	800e3c4 <HAL_UART_IRQHandler+0x794>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800dee4:	bf00      	nop
    return;
 800dee6:	e26d      	b.n	800e3c4 <HAL_UART_IRQHandler+0x794>
 800dee8:	10000001 	.word	0x10000001
 800deec:	04000120 	.word	0x04000120
 800def0:	0800f55d 	.word	0x0800f55d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800def4:	687b      	ldr	r3, [r7, #4]
 800def6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800def8:	2b01      	cmp	r3, #1
 800defa:	f040 8203 	bne.w	800e304 <HAL_UART_IRQHandler+0x6d4>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800defe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800df02:	f003 0310 	and.w	r3, r3, #16
 800df06:	2b00      	cmp	r3, #0
 800df08:	f000 81fc 	beq.w	800e304 <HAL_UART_IRQHandler+0x6d4>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800df0c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800df10:	f003 0310 	and.w	r3, r3, #16
 800df14:	2b00      	cmp	r3, #0
 800df16:	f000 81f5 	beq.w	800e304 <HAL_UART_IRQHandler+0x6d4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800df1a:	687b      	ldr	r3, [r7, #4]
 800df1c:	681b      	ldr	r3, [r3, #0]
 800df1e:	2210      	movs	r2, #16
 800df20:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800df22:	687b      	ldr	r3, [r7, #4]
 800df24:	681b      	ldr	r3, [r3, #0]
 800df26:	689b      	ldr	r3, [r3, #8]
 800df28:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800df2c:	2b40      	cmp	r3, #64	@ 0x40
 800df2e:	f040 816d 	bne.w	800e20c <HAL_UART_IRQHandler+0x5dc>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800df32:	687b      	ldr	r3, [r7, #4]
 800df34:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800df38:	681b      	ldr	r3, [r3, #0]
 800df3a:	4aa4      	ldr	r2, [pc, #656]	@ (800e1cc <HAL_UART_IRQHandler+0x59c>)
 800df3c:	4293      	cmp	r3, r2
 800df3e:	d068      	beq.n	800e012 <HAL_UART_IRQHandler+0x3e2>
 800df40:	687b      	ldr	r3, [r7, #4]
 800df42:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800df46:	681b      	ldr	r3, [r3, #0]
 800df48:	4aa1      	ldr	r2, [pc, #644]	@ (800e1d0 <HAL_UART_IRQHandler+0x5a0>)
 800df4a:	4293      	cmp	r3, r2
 800df4c:	d061      	beq.n	800e012 <HAL_UART_IRQHandler+0x3e2>
 800df4e:	687b      	ldr	r3, [r7, #4]
 800df50:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800df54:	681b      	ldr	r3, [r3, #0]
 800df56:	4a9f      	ldr	r2, [pc, #636]	@ (800e1d4 <HAL_UART_IRQHandler+0x5a4>)
 800df58:	4293      	cmp	r3, r2
 800df5a:	d05a      	beq.n	800e012 <HAL_UART_IRQHandler+0x3e2>
 800df5c:	687b      	ldr	r3, [r7, #4]
 800df5e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800df62:	681b      	ldr	r3, [r3, #0]
 800df64:	4a9c      	ldr	r2, [pc, #624]	@ (800e1d8 <HAL_UART_IRQHandler+0x5a8>)
 800df66:	4293      	cmp	r3, r2
 800df68:	d053      	beq.n	800e012 <HAL_UART_IRQHandler+0x3e2>
 800df6a:	687b      	ldr	r3, [r7, #4]
 800df6c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800df70:	681b      	ldr	r3, [r3, #0]
 800df72:	4a9a      	ldr	r2, [pc, #616]	@ (800e1dc <HAL_UART_IRQHandler+0x5ac>)
 800df74:	4293      	cmp	r3, r2
 800df76:	d04c      	beq.n	800e012 <HAL_UART_IRQHandler+0x3e2>
 800df78:	687b      	ldr	r3, [r7, #4]
 800df7a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800df7e:	681b      	ldr	r3, [r3, #0]
 800df80:	4a97      	ldr	r2, [pc, #604]	@ (800e1e0 <HAL_UART_IRQHandler+0x5b0>)
 800df82:	4293      	cmp	r3, r2
 800df84:	d045      	beq.n	800e012 <HAL_UART_IRQHandler+0x3e2>
 800df86:	687b      	ldr	r3, [r7, #4]
 800df88:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800df8c:	681b      	ldr	r3, [r3, #0]
 800df8e:	4a95      	ldr	r2, [pc, #596]	@ (800e1e4 <HAL_UART_IRQHandler+0x5b4>)
 800df90:	4293      	cmp	r3, r2
 800df92:	d03e      	beq.n	800e012 <HAL_UART_IRQHandler+0x3e2>
 800df94:	687b      	ldr	r3, [r7, #4]
 800df96:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800df9a:	681b      	ldr	r3, [r3, #0]
 800df9c:	4a92      	ldr	r2, [pc, #584]	@ (800e1e8 <HAL_UART_IRQHandler+0x5b8>)
 800df9e:	4293      	cmp	r3, r2
 800dfa0:	d037      	beq.n	800e012 <HAL_UART_IRQHandler+0x3e2>
 800dfa2:	687b      	ldr	r3, [r7, #4]
 800dfa4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800dfa8:	681b      	ldr	r3, [r3, #0]
 800dfaa:	4a90      	ldr	r2, [pc, #576]	@ (800e1ec <HAL_UART_IRQHandler+0x5bc>)
 800dfac:	4293      	cmp	r3, r2
 800dfae:	d030      	beq.n	800e012 <HAL_UART_IRQHandler+0x3e2>
 800dfb0:	687b      	ldr	r3, [r7, #4]
 800dfb2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800dfb6:	681b      	ldr	r3, [r3, #0]
 800dfb8:	4a8d      	ldr	r2, [pc, #564]	@ (800e1f0 <HAL_UART_IRQHandler+0x5c0>)
 800dfba:	4293      	cmp	r3, r2
 800dfbc:	d029      	beq.n	800e012 <HAL_UART_IRQHandler+0x3e2>
 800dfbe:	687b      	ldr	r3, [r7, #4]
 800dfc0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800dfc4:	681b      	ldr	r3, [r3, #0]
 800dfc6:	4a8b      	ldr	r2, [pc, #556]	@ (800e1f4 <HAL_UART_IRQHandler+0x5c4>)
 800dfc8:	4293      	cmp	r3, r2
 800dfca:	d022      	beq.n	800e012 <HAL_UART_IRQHandler+0x3e2>
 800dfcc:	687b      	ldr	r3, [r7, #4]
 800dfce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800dfd2:	681b      	ldr	r3, [r3, #0]
 800dfd4:	4a88      	ldr	r2, [pc, #544]	@ (800e1f8 <HAL_UART_IRQHandler+0x5c8>)
 800dfd6:	4293      	cmp	r3, r2
 800dfd8:	d01b      	beq.n	800e012 <HAL_UART_IRQHandler+0x3e2>
 800dfda:	687b      	ldr	r3, [r7, #4]
 800dfdc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800dfe0:	681b      	ldr	r3, [r3, #0]
 800dfe2:	4a86      	ldr	r2, [pc, #536]	@ (800e1fc <HAL_UART_IRQHandler+0x5cc>)
 800dfe4:	4293      	cmp	r3, r2
 800dfe6:	d014      	beq.n	800e012 <HAL_UART_IRQHandler+0x3e2>
 800dfe8:	687b      	ldr	r3, [r7, #4]
 800dfea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800dfee:	681b      	ldr	r3, [r3, #0]
 800dff0:	4a83      	ldr	r2, [pc, #524]	@ (800e200 <HAL_UART_IRQHandler+0x5d0>)
 800dff2:	4293      	cmp	r3, r2
 800dff4:	d00d      	beq.n	800e012 <HAL_UART_IRQHandler+0x3e2>
 800dff6:	687b      	ldr	r3, [r7, #4]
 800dff8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800dffc:	681b      	ldr	r3, [r3, #0]
 800dffe:	4a81      	ldr	r2, [pc, #516]	@ (800e204 <HAL_UART_IRQHandler+0x5d4>)
 800e000:	4293      	cmp	r3, r2
 800e002:	d006      	beq.n	800e012 <HAL_UART_IRQHandler+0x3e2>
 800e004:	687b      	ldr	r3, [r7, #4]
 800e006:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e00a:	681b      	ldr	r3, [r3, #0]
 800e00c:	4a7e      	ldr	r2, [pc, #504]	@ (800e208 <HAL_UART_IRQHandler+0x5d8>)
 800e00e:	4293      	cmp	r3, r2
 800e010:	d106      	bne.n	800e020 <HAL_UART_IRQHandler+0x3f0>
 800e012:	687b      	ldr	r3, [r7, #4]
 800e014:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e018:	681b      	ldr	r3, [r3, #0]
 800e01a:	685b      	ldr	r3, [r3, #4]
 800e01c:	b29b      	uxth	r3, r3
 800e01e:	e005      	b.n	800e02c <HAL_UART_IRQHandler+0x3fc>
 800e020:	687b      	ldr	r3, [r7, #4]
 800e022:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e026:	681b      	ldr	r3, [r3, #0]
 800e028:	685b      	ldr	r3, [r3, #4]
 800e02a:	b29b      	uxth	r3, r3
 800e02c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800e030:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800e034:	2b00      	cmp	r3, #0
 800e036:	f000 80ad 	beq.w	800e194 <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800e03a:	687b      	ldr	r3, [r7, #4]
 800e03c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800e040:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800e044:	429a      	cmp	r2, r3
 800e046:	f080 80a5 	bcs.w	800e194 <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800e04a:	687b      	ldr	r3, [r7, #4]
 800e04c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800e050:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800e054:	687b      	ldr	r3, [r7, #4]
 800e056:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e05a:	69db      	ldr	r3, [r3, #28]
 800e05c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e060:	f000 8087 	beq.w	800e172 <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800e064:	687b      	ldr	r3, [r7, #4]
 800e066:	681b      	ldr	r3, [r3, #0]
 800e068:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e06c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800e070:	e853 3f00 	ldrex	r3, [r3]
 800e074:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800e078:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800e07c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800e080:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800e084:	687b      	ldr	r3, [r7, #4]
 800e086:	681b      	ldr	r3, [r3, #0]
 800e088:	461a      	mov	r2, r3
 800e08a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800e08e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800e092:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e096:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800e09a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800e09e:	e841 2300 	strex	r3, r2, [r1]
 800e0a2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800e0a6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800e0aa:	2b00      	cmp	r3, #0
 800e0ac:	d1da      	bne.n	800e064 <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e0ae:	687b      	ldr	r3, [r7, #4]
 800e0b0:	681b      	ldr	r3, [r3, #0]
 800e0b2:	3308      	adds	r3, #8
 800e0b4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e0b6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800e0b8:	e853 3f00 	ldrex	r3, [r3]
 800e0bc:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800e0be:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800e0c0:	f023 0301 	bic.w	r3, r3, #1
 800e0c4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800e0c8:	687b      	ldr	r3, [r7, #4]
 800e0ca:	681b      	ldr	r3, [r3, #0]
 800e0cc:	3308      	adds	r3, #8
 800e0ce:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800e0d2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800e0d6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e0d8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800e0da:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800e0de:	e841 2300 	strex	r3, r2, [r1]
 800e0e2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800e0e4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800e0e6:	2b00      	cmp	r3, #0
 800e0e8:	d1e1      	bne.n	800e0ae <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e0ea:	687b      	ldr	r3, [r7, #4]
 800e0ec:	681b      	ldr	r3, [r3, #0]
 800e0ee:	3308      	adds	r3, #8
 800e0f0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e0f2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800e0f4:	e853 3f00 	ldrex	r3, [r3]
 800e0f8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800e0fa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e0fc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e100:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800e104:	687b      	ldr	r3, [r7, #4]
 800e106:	681b      	ldr	r3, [r3, #0]
 800e108:	3308      	adds	r3, #8
 800e10a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800e10e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800e110:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e112:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800e114:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800e116:	e841 2300 	strex	r3, r2, [r1]
 800e11a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800e11c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e11e:	2b00      	cmp	r3, #0
 800e120:	d1e3      	bne.n	800e0ea <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800e122:	687b      	ldr	r3, [r7, #4]
 800e124:	2220      	movs	r2, #32
 800e126:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e12a:	687b      	ldr	r3, [r7, #4]
 800e12c:	2200      	movs	r2, #0
 800e12e:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e130:	687b      	ldr	r3, [r7, #4]
 800e132:	681b      	ldr	r3, [r3, #0]
 800e134:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e136:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e138:	e853 3f00 	ldrex	r3, [r3]
 800e13c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800e13e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e140:	f023 0310 	bic.w	r3, r3, #16
 800e144:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800e148:	687b      	ldr	r3, [r7, #4]
 800e14a:	681b      	ldr	r3, [r3, #0]
 800e14c:	461a      	mov	r2, r3
 800e14e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e152:	65bb      	str	r3, [r7, #88]	@ 0x58
 800e154:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e156:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800e158:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800e15a:	e841 2300 	strex	r3, r2, [r1]
 800e15e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800e160:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e162:	2b00      	cmp	r3, #0
 800e164:	d1e4      	bne.n	800e130 <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800e166:	687b      	ldr	r3, [r7, #4]
 800e168:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e16c:	4618      	mov	r0, r3
 800e16e:	f7f8 f8ab 	bl	80062c8 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800e172:	687b      	ldr	r3, [r7, #4]
 800e174:	2202      	movs	r2, #2
 800e176:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800e178:	687b      	ldr	r3, [r7, #4]
 800e17a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800e17e:	687b      	ldr	r3, [r7, #4]
 800e180:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800e184:	b29b      	uxth	r3, r3
 800e186:	1ad3      	subs	r3, r2, r3
 800e188:	b29b      	uxth	r3, r3
 800e18a:	4619      	mov	r1, r3
 800e18c:	6878      	ldr	r0, [r7, #4]
 800e18e:	f000 f92f 	bl	800e3f0 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800e192:	e119      	b.n	800e3c8 <HAL_UART_IRQHandler+0x798>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800e194:	687b      	ldr	r3, [r7, #4]
 800e196:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800e19a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800e19e:	429a      	cmp	r2, r3
 800e1a0:	f040 8112 	bne.w	800e3c8 <HAL_UART_IRQHandler+0x798>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800e1a4:	687b      	ldr	r3, [r7, #4]
 800e1a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e1aa:	69db      	ldr	r3, [r3, #28]
 800e1ac:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e1b0:	f040 810a 	bne.w	800e3c8 <HAL_UART_IRQHandler+0x798>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800e1b4:	687b      	ldr	r3, [r7, #4]
 800e1b6:	2202      	movs	r2, #2
 800e1b8:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800e1ba:	687b      	ldr	r3, [r7, #4]
 800e1bc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800e1c0:	4619      	mov	r1, r3
 800e1c2:	6878      	ldr	r0, [r7, #4]
 800e1c4:	f000 f914 	bl	800e3f0 <HAL_UARTEx_RxEventCallback>
      return;
 800e1c8:	e0fe      	b.n	800e3c8 <HAL_UART_IRQHandler+0x798>
 800e1ca:	bf00      	nop
 800e1cc:	40020010 	.word	0x40020010
 800e1d0:	40020028 	.word	0x40020028
 800e1d4:	40020040 	.word	0x40020040
 800e1d8:	40020058 	.word	0x40020058
 800e1dc:	40020070 	.word	0x40020070
 800e1e0:	40020088 	.word	0x40020088
 800e1e4:	400200a0 	.word	0x400200a0
 800e1e8:	400200b8 	.word	0x400200b8
 800e1ec:	40020410 	.word	0x40020410
 800e1f0:	40020428 	.word	0x40020428
 800e1f4:	40020440 	.word	0x40020440
 800e1f8:	40020458 	.word	0x40020458
 800e1fc:	40020470 	.word	0x40020470
 800e200:	40020488 	.word	0x40020488
 800e204:	400204a0 	.word	0x400204a0
 800e208:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800e20c:	687b      	ldr	r3, [r7, #4]
 800e20e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800e212:	687b      	ldr	r3, [r7, #4]
 800e214:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800e218:	b29b      	uxth	r3, r3
 800e21a:	1ad3      	subs	r3, r2, r3
 800e21c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800e220:	687b      	ldr	r3, [r7, #4]
 800e222:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800e226:	b29b      	uxth	r3, r3
 800e228:	2b00      	cmp	r3, #0
 800e22a:	f000 80cf 	beq.w	800e3cc <HAL_UART_IRQHandler+0x79c>
          && (nb_rx_data > 0U))
 800e22e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800e232:	2b00      	cmp	r3, #0
 800e234:	f000 80ca 	beq.w	800e3cc <HAL_UART_IRQHandler+0x79c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800e238:	687b      	ldr	r3, [r7, #4]
 800e23a:	681b      	ldr	r3, [r3, #0]
 800e23c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e23e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e240:	e853 3f00 	ldrex	r3, [r3]
 800e244:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800e246:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e248:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800e24c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800e250:	687b      	ldr	r3, [r7, #4]
 800e252:	681b      	ldr	r3, [r3, #0]
 800e254:	461a      	mov	r2, r3
 800e256:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800e25a:	647b      	str	r3, [r7, #68]	@ 0x44
 800e25c:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e25e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800e260:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e262:	e841 2300 	strex	r3, r2, [r1]
 800e266:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800e268:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e26a:	2b00      	cmp	r3, #0
 800e26c:	d1e4      	bne.n	800e238 <HAL_UART_IRQHandler+0x608>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800e26e:	687b      	ldr	r3, [r7, #4]
 800e270:	681b      	ldr	r3, [r3, #0]
 800e272:	3308      	adds	r3, #8
 800e274:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e276:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e278:	e853 3f00 	ldrex	r3, [r3]
 800e27c:	623b      	str	r3, [r7, #32]
   return(result);
 800e27e:	6a3a      	ldr	r2, [r7, #32]
 800e280:	4b55      	ldr	r3, [pc, #340]	@ (800e3d8 <HAL_UART_IRQHandler+0x7a8>)
 800e282:	4013      	ands	r3, r2
 800e284:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800e288:	687b      	ldr	r3, [r7, #4]
 800e28a:	681b      	ldr	r3, [r3, #0]
 800e28c:	3308      	adds	r3, #8
 800e28e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800e292:	633a      	str	r2, [r7, #48]	@ 0x30
 800e294:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e296:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800e298:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e29a:	e841 2300 	strex	r3, r2, [r1]
 800e29e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800e2a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e2a2:	2b00      	cmp	r3, #0
 800e2a4:	d1e3      	bne.n	800e26e <HAL_UART_IRQHandler+0x63e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800e2a6:	687b      	ldr	r3, [r7, #4]
 800e2a8:	2220      	movs	r2, #32
 800e2aa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e2ae:	687b      	ldr	r3, [r7, #4]
 800e2b0:	2200      	movs	r2, #0
 800e2b2:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800e2b4:	687b      	ldr	r3, [r7, #4]
 800e2b6:	2200      	movs	r2, #0
 800e2b8:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e2ba:	687b      	ldr	r3, [r7, #4]
 800e2bc:	681b      	ldr	r3, [r3, #0]
 800e2be:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e2c0:	693b      	ldr	r3, [r7, #16]
 800e2c2:	e853 3f00 	ldrex	r3, [r3]
 800e2c6:	60fb      	str	r3, [r7, #12]
   return(result);
 800e2c8:	68fb      	ldr	r3, [r7, #12]
 800e2ca:	f023 0310 	bic.w	r3, r3, #16
 800e2ce:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800e2d2:	687b      	ldr	r3, [r7, #4]
 800e2d4:	681b      	ldr	r3, [r3, #0]
 800e2d6:	461a      	mov	r2, r3
 800e2d8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800e2dc:	61fb      	str	r3, [r7, #28]
 800e2de:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e2e0:	69b9      	ldr	r1, [r7, #24]
 800e2e2:	69fa      	ldr	r2, [r7, #28]
 800e2e4:	e841 2300 	strex	r3, r2, [r1]
 800e2e8:	617b      	str	r3, [r7, #20]
   return(result);
 800e2ea:	697b      	ldr	r3, [r7, #20]
 800e2ec:	2b00      	cmp	r3, #0
 800e2ee:	d1e4      	bne.n	800e2ba <HAL_UART_IRQHandler+0x68a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800e2f0:	687b      	ldr	r3, [r7, #4]
 800e2f2:	2202      	movs	r2, #2
 800e2f4:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800e2f6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800e2fa:	4619      	mov	r1, r3
 800e2fc:	6878      	ldr	r0, [r7, #4]
 800e2fe:	f000 f877 	bl	800e3f0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800e302:	e063      	b.n	800e3cc <HAL_UART_IRQHandler+0x79c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800e304:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e308:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800e30c:	2b00      	cmp	r3, #0
 800e30e:	d00e      	beq.n	800e32e <HAL_UART_IRQHandler+0x6fe>
 800e310:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800e314:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800e318:	2b00      	cmp	r3, #0
 800e31a:	d008      	beq.n	800e32e <HAL_UART_IRQHandler+0x6fe>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800e31c:	687b      	ldr	r3, [r7, #4]
 800e31e:	681b      	ldr	r3, [r3, #0]
 800e320:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800e324:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800e326:	6878      	ldr	r0, [r7, #4]
 800e328:	f002 f818 	bl	801035c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800e32c:	e051      	b.n	800e3d2 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800e32e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e332:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e336:	2b00      	cmp	r3, #0
 800e338:	d014      	beq.n	800e364 <HAL_UART_IRQHandler+0x734>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800e33a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e33e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e342:	2b00      	cmp	r3, #0
 800e344:	d105      	bne.n	800e352 <HAL_UART_IRQHandler+0x722>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800e346:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800e34a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800e34e:	2b00      	cmp	r3, #0
 800e350:	d008      	beq.n	800e364 <HAL_UART_IRQHandler+0x734>
  {
    if (huart->TxISR != NULL)
 800e352:	687b      	ldr	r3, [r7, #4]
 800e354:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800e356:	2b00      	cmp	r3, #0
 800e358:	d03a      	beq.n	800e3d0 <HAL_UART_IRQHandler+0x7a0>
    {
      huart->TxISR(huart);
 800e35a:	687b      	ldr	r3, [r7, #4]
 800e35c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800e35e:	6878      	ldr	r0, [r7, #4]
 800e360:	4798      	blx	r3
    }
    return;
 800e362:	e035      	b.n	800e3d0 <HAL_UART_IRQHandler+0x7a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800e364:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e368:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e36c:	2b00      	cmp	r3, #0
 800e36e:	d009      	beq.n	800e384 <HAL_UART_IRQHandler+0x754>
 800e370:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e374:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e378:	2b00      	cmp	r3, #0
 800e37a:	d003      	beq.n	800e384 <HAL_UART_IRQHandler+0x754>
  {
    UART_EndTransmit_IT(huart);
 800e37c:	6878      	ldr	r0, [r7, #4]
 800e37e:	f001 faa1 	bl	800f8c4 <UART_EndTransmit_IT>
    return;
 800e382:	e026      	b.n	800e3d2 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800e384:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e388:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800e38c:	2b00      	cmp	r3, #0
 800e38e:	d009      	beq.n	800e3a4 <HAL_UART_IRQHandler+0x774>
 800e390:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e394:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800e398:	2b00      	cmp	r3, #0
 800e39a:	d003      	beq.n	800e3a4 <HAL_UART_IRQHandler+0x774>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800e39c:	6878      	ldr	r0, [r7, #4]
 800e39e:	f001 fff1 	bl	8010384 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800e3a2:	e016      	b.n	800e3d2 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800e3a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e3a8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800e3ac:	2b00      	cmp	r3, #0
 800e3ae:	d010      	beq.n	800e3d2 <HAL_UART_IRQHandler+0x7a2>
 800e3b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e3b4:	2b00      	cmp	r3, #0
 800e3b6:	da0c      	bge.n	800e3d2 <HAL_UART_IRQHandler+0x7a2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800e3b8:	6878      	ldr	r0, [r7, #4]
 800e3ba:	f001 ffd9 	bl	8010370 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800e3be:	e008      	b.n	800e3d2 <HAL_UART_IRQHandler+0x7a2>
      return;
 800e3c0:	bf00      	nop
 800e3c2:	e006      	b.n	800e3d2 <HAL_UART_IRQHandler+0x7a2>
    return;
 800e3c4:	bf00      	nop
 800e3c6:	e004      	b.n	800e3d2 <HAL_UART_IRQHandler+0x7a2>
      return;
 800e3c8:	bf00      	nop
 800e3ca:	e002      	b.n	800e3d2 <HAL_UART_IRQHandler+0x7a2>
      return;
 800e3cc:	bf00      	nop
 800e3ce:	e000      	b.n	800e3d2 <HAL_UART_IRQHandler+0x7a2>
    return;
 800e3d0:	bf00      	nop
  }
}
 800e3d2:	37e8      	adds	r7, #232	@ 0xe8
 800e3d4:	46bd      	mov	sp, r7
 800e3d6:	bd80      	pop	{r7, pc}
 800e3d8:	effffffe 	.word	0xeffffffe

0800e3dc <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800e3dc:	b480      	push	{r7}
 800e3de:	b083      	sub	sp, #12
 800e3e0:	af00      	add	r7, sp, #0
 800e3e2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800e3e4:	bf00      	nop
 800e3e6:	370c      	adds	r7, #12
 800e3e8:	46bd      	mov	sp, r7
 800e3ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3ee:	4770      	bx	lr

0800e3f0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800e3f0:	b480      	push	{r7}
 800e3f2:	b083      	sub	sp, #12
 800e3f4:	af00      	add	r7, sp, #0
 800e3f6:	6078      	str	r0, [r7, #4]
 800e3f8:	460b      	mov	r3, r1
 800e3fa:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800e3fc:	bf00      	nop
 800e3fe:	370c      	adds	r7, #12
 800e400:	46bd      	mov	sp, r7
 800e402:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e406:	4770      	bx	lr

0800e408 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800e408:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800e40c:	b092      	sub	sp, #72	@ 0x48
 800e40e:	af00      	add	r7, sp, #0
 800e410:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800e412:	2300      	movs	r3, #0
 800e414:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800e418:	697b      	ldr	r3, [r7, #20]
 800e41a:	689a      	ldr	r2, [r3, #8]
 800e41c:	697b      	ldr	r3, [r7, #20]
 800e41e:	691b      	ldr	r3, [r3, #16]
 800e420:	431a      	orrs	r2, r3
 800e422:	697b      	ldr	r3, [r7, #20]
 800e424:	695b      	ldr	r3, [r3, #20]
 800e426:	431a      	orrs	r2, r3
 800e428:	697b      	ldr	r3, [r7, #20]
 800e42a:	69db      	ldr	r3, [r3, #28]
 800e42c:	4313      	orrs	r3, r2
 800e42e:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800e430:	697b      	ldr	r3, [r7, #20]
 800e432:	681b      	ldr	r3, [r3, #0]
 800e434:	681a      	ldr	r2, [r3, #0]
 800e436:	4bbe      	ldr	r3, [pc, #760]	@ (800e730 <UART_SetConfig+0x328>)
 800e438:	4013      	ands	r3, r2
 800e43a:	697a      	ldr	r2, [r7, #20]
 800e43c:	6812      	ldr	r2, [r2, #0]
 800e43e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800e440:	430b      	orrs	r3, r1
 800e442:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800e444:	697b      	ldr	r3, [r7, #20]
 800e446:	681b      	ldr	r3, [r3, #0]
 800e448:	685b      	ldr	r3, [r3, #4]
 800e44a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800e44e:	697b      	ldr	r3, [r7, #20]
 800e450:	68da      	ldr	r2, [r3, #12]
 800e452:	697b      	ldr	r3, [r7, #20]
 800e454:	681b      	ldr	r3, [r3, #0]
 800e456:	430a      	orrs	r2, r1
 800e458:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800e45a:	697b      	ldr	r3, [r7, #20]
 800e45c:	699b      	ldr	r3, [r3, #24]
 800e45e:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800e460:	697b      	ldr	r3, [r7, #20]
 800e462:	681b      	ldr	r3, [r3, #0]
 800e464:	4ab3      	ldr	r2, [pc, #716]	@ (800e734 <UART_SetConfig+0x32c>)
 800e466:	4293      	cmp	r3, r2
 800e468:	d004      	beq.n	800e474 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800e46a:	697b      	ldr	r3, [r7, #20]
 800e46c:	6a1b      	ldr	r3, [r3, #32]
 800e46e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e470:	4313      	orrs	r3, r2
 800e472:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800e474:	697b      	ldr	r3, [r7, #20]
 800e476:	681b      	ldr	r3, [r3, #0]
 800e478:	689a      	ldr	r2, [r3, #8]
 800e47a:	4baf      	ldr	r3, [pc, #700]	@ (800e738 <UART_SetConfig+0x330>)
 800e47c:	4013      	ands	r3, r2
 800e47e:	697a      	ldr	r2, [r7, #20]
 800e480:	6812      	ldr	r2, [r2, #0]
 800e482:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800e484:	430b      	orrs	r3, r1
 800e486:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800e488:	697b      	ldr	r3, [r7, #20]
 800e48a:	681b      	ldr	r3, [r3, #0]
 800e48c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e48e:	f023 010f 	bic.w	r1, r3, #15
 800e492:	697b      	ldr	r3, [r7, #20]
 800e494:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800e496:	697b      	ldr	r3, [r7, #20]
 800e498:	681b      	ldr	r3, [r3, #0]
 800e49a:	430a      	orrs	r2, r1
 800e49c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800e49e:	697b      	ldr	r3, [r7, #20]
 800e4a0:	681b      	ldr	r3, [r3, #0]
 800e4a2:	4aa6      	ldr	r2, [pc, #664]	@ (800e73c <UART_SetConfig+0x334>)
 800e4a4:	4293      	cmp	r3, r2
 800e4a6:	d177      	bne.n	800e598 <UART_SetConfig+0x190>
 800e4a8:	4ba5      	ldr	r3, [pc, #660]	@ (800e740 <UART_SetConfig+0x338>)
 800e4aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e4ac:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800e4b0:	2b28      	cmp	r3, #40	@ 0x28
 800e4b2:	d86d      	bhi.n	800e590 <UART_SetConfig+0x188>
 800e4b4:	a201      	add	r2, pc, #4	@ (adr r2, 800e4bc <UART_SetConfig+0xb4>)
 800e4b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e4ba:	bf00      	nop
 800e4bc:	0800e561 	.word	0x0800e561
 800e4c0:	0800e591 	.word	0x0800e591
 800e4c4:	0800e591 	.word	0x0800e591
 800e4c8:	0800e591 	.word	0x0800e591
 800e4cc:	0800e591 	.word	0x0800e591
 800e4d0:	0800e591 	.word	0x0800e591
 800e4d4:	0800e591 	.word	0x0800e591
 800e4d8:	0800e591 	.word	0x0800e591
 800e4dc:	0800e569 	.word	0x0800e569
 800e4e0:	0800e591 	.word	0x0800e591
 800e4e4:	0800e591 	.word	0x0800e591
 800e4e8:	0800e591 	.word	0x0800e591
 800e4ec:	0800e591 	.word	0x0800e591
 800e4f0:	0800e591 	.word	0x0800e591
 800e4f4:	0800e591 	.word	0x0800e591
 800e4f8:	0800e591 	.word	0x0800e591
 800e4fc:	0800e571 	.word	0x0800e571
 800e500:	0800e591 	.word	0x0800e591
 800e504:	0800e591 	.word	0x0800e591
 800e508:	0800e591 	.word	0x0800e591
 800e50c:	0800e591 	.word	0x0800e591
 800e510:	0800e591 	.word	0x0800e591
 800e514:	0800e591 	.word	0x0800e591
 800e518:	0800e591 	.word	0x0800e591
 800e51c:	0800e579 	.word	0x0800e579
 800e520:	0800e591 	.word	0x0800e591
 800e524:	0800e591 	.word	0x0800e591
 800e528:	0800e591 	.word	0x0800e591
 800e52c:	0800e591 	.word	0x0800e591
 800e530:	0800e591 	.word	0x0800e591
 800e534:	0800e591 	.word	0x0800e591
 800e538:	0800e591 	.word	0x0800e591
 800e53c:	0800e581 	.word	0x0800e581
 800e540:	0800e591 	.word	0x0800e591
 800e544:	0800e591 	.word	0x0800e591
 800e548:	0800e591 	.word	0x0800e591
 800e54c:	0800e591 	.word	0x0800e591
 800e550:	0800e591 	.word	0x0800e591
 800e554:	0800e591 	.word	0x0800e591
 800e558:	0800e591 	.word	0x0800e591
 800e55c:	0800e589 	.word	0x0800e589
 800e560:	2301      	movs	r3, #1
 800e562:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e566:	e222      	b.n	800e9ae <UART_SetConfig+0x5a6>
 800e568:	2304      	movs	r3, #4
 800e56a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e56e:	e21e      	b.n	800e9ae <UART_SetConfig+0x5a6>
 800e570:	2308      	movs	r3, #8
 800e572:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e576:	e21a      	b.n	800e9ae <UART_SetConfig+0x5a6>
 800e578:	2310      	movs	r3, #16
 800e57a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e57e:	e216      	b.n	800e9ae <UART_SetConfig+0x5a6>
 800e580:	2320      	movs	r3, #32
 800e582:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e586:	e212      	b.n	800e9ae <UART_SetConfig+0x5a6>
 800e588:	2340      	movs	r3, #64	@ 0x40
 800e58a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e58e:	e20e      	b.n	800e9ae <UART_SetConfig+0x5a6>
 800e590:	2380      	movs	r3, #128	@ 0x80
 800e592:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e596:	e20a      	b.n	800e9ae <UART_SetConfig+0x5a6>
 800e598:	697b      	ldr	r3, [r7, #20]
 800e59a:	681b      	ldr	r3, [r3, #0]
 800e59c:	4a69      	ldr	r2, [pc, #420]	@ (800e744 <UART_SetConfig+0x33c>)
 800e59e:	4293      	cmp	r3, r2
 800e5a0:	d130      	bne.n	800e604 <UART_SetConfig+0x1fc>
 800e5a2:	4b67      	ldr	r3, [pc, #412]	@ (800e740 <UART_SetConfig+0x338>)
 800e5a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e5a6:	f003 0307 	and.w	r3, r3, #7
 800e5aa:	2b05      	cmp	r3, #5
 800e5ac:	d826      	bhi.n	800e5fc <UART_SetConfig+0x1f4>
 800e5ae:	a201      	add	r2, pc, #4	@ (adr r2, 800e5b4 <UART_SetConfig+0x1ac>)
 800e5b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e5b4:	0800e5cd 	.word	0x0800e5cd
 800e5b8:	0800e5d5 	.word	0x0800e5d5
 800e5bc:	0800e5dd 	.word	0x0800e5dd
 800e5c0:	0800e5e5 	.word	0x0800e5e5
 800e5c4:	0800e5ed 	.word	0x0800e5ed
 800e5c8:	0800e5f5 	.word	0x0800e5f5
 800e5cc:	2300      	movs	r3, #0
 800e5ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e5d2:	e1ec      	b.n	800e9ae <UART_SetConfig+0x5a6>
 800e5d4:	2304      	movs	r3, #4
 800e5d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e5da:	e1e8      	b.n	800e9ae <UART_SetConfig+0x5a6>
 800e5dc:	2308      	movs	r3, #8
 800e5de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e5e2:	e1e4      	b.n	800e9ae <UART_SetConfig+0x5a6>
 800e5e4:	2310      	movs	r3, #16
 800e5e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e5ea:	e1e0      	b.n	800e9ae <UART_SetConfig+0x5a6>
 800e5ec:	2320      	movs	r3, #32
 800e5ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e5f2:	e1dc      	b.n	800e9ae <UART_SetConfig+0x5a6>
 800e5f4:	2340      	movs	r3, #64	@ 0x40
 800e5f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e5fa:	e1d8      	b.n	800e9ae <UART_SetConfig+0x5a6>
 800e5fc:	2380      	movs	r3, #128	@ 0x80
 800e5fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e602:	e1d4      	b.n	800e9ae <UART_SetConfig+0x5a6>
 800e604:	697b      	ldr	r3, [r7, #20]
 800e606:	681b      	ldr	r3, [r3, #0]
 800e608:	4a4f      	ldr	r2, [pc, #316]	@ (800e748 <UART_SetConfig+0x340>)
 800e60a:	4293      	cmp	r3, r2
 800e60c:	d130      	bne.n	800e670 <UART_SetConfig+0x268>
 800e60e:	4b4c      	ldr	r3, [pc, #304]	@ (800e740 <UART_SetConfig+0x338>)
 800e610:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e612:	f003 0307 	and.w	r3, r3, #7
 800e616:	2b05      	cmp	r3, #5
 800e618:	d826      	bhi.n	800e668 <UART_SetConfig+0x260>
 800e61a:	a201      	add	r2, pc, #4	@ (adr r2, 800e620 <UART_SetConfig+0x218>)
 800e61c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e620:	0800e639 	.word	0x0800e639
 800e624:	0800e641 	.word	0x0800e641
 800e628:	0800e649 	.word	0x0800e649
 800e62c:	0800e651 	.word	0x0800e651
 800e630:	0800e659 	.word	0x0800e659
 800e634:	0800e661 	.word	0x0800e661
 800e638:	2300      	movs	r3, #0
 800e63a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e63e:	e1b6      	b.n	800e9ae <UART_SetConfig+0x5a6>
 800e640:	2304      	movs	r3, #4
 800e642:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e646:	e1b2      	b.n	800e9ae <UART_SetConfig+0x5a6>
 800e648:	2308      	movs	r3, #8
 800e64a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e64e:	e1ae      	b.n	800e9ae <UART_SetConfig+0x5a6>
 800e650:	2310      	movs	r3, #16
 800e652:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e656:	e1aa      	b.n	800e9ae <UART_SetConfig+0x5a6>
 800e658:	2320      	movs	r3, #32
 800e65a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e65e:	e1a6      	b.n	800e9ae <UART_SetConfig+0x5a6>
 800e660:	2340      	movs	r3, #64	@ 0x40
 800e662:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e666:	e1a2      	b.n	800e9ae <UART_SetConfig+0x5a6>
 800e668:	2380      	movs	r3, #128	@ 0x80
 800e66a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e66e:	e19e      	b.n	800e9ae <UART_SetConfig+0x5a6>
 800e670:	697b      	ldr	r3, [r7, #20]
 800e672:	681b      	ldr	r3, [r3, #0]
 800e674:	4a35      	ldr	r2, [pc, #212]	@ (800e74c <UART_SetConfig+0x344>)
 800e676:	4293      	cmp	r3, r2
 800e678:	d130      	bne.n	800e6dc <UART_SetConfig+0x2d4>
 800e67a:	4b31      	ldr	r3, [pc, #196]	@ (800e740 <UART_SetConfig+0x338>)
 800e67c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e67e:	f003 0307 	and.w	r3, r3, #7
 800e682:	2b05      	cmp	r3, #5
 800e684:	d826      	bhi.n	800e6d4 <UART_SetConfig+0x2cc>
 800e686:	a201      	add	r2, pc, #4	@ (adr r2, 800e68c <UART_SetConfig+0x284>)
 800e688:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e68c:	0800e6a5 	.word	0x0800e6a5
 800e690:	0800e6ad 	.word	0x0800e6ad
 800e694:	0800e6b5 	.word	0x0800e6b5
 800e698:	0800e6bd 	.word	0x0800e6bd
 800e69c:	0800e6c5 	.word	0x0800e6c5
 800e6a0:	0800e6cd 	.word	0x0800e6cd
 800e6a4:	2300      	movs	r3, #0
 800e6a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e6aa:	e180      	b.n	800e9ae <UART_SetConfig+0x5a6>
 800e6ac:	2304      	movs	r3, #4
 800e6ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e6b2:	e17c      	b.n	800e9ae <UART_SetConfig+0x5a6>
 800e6b4:	2308      	movs	r3, #8
 800e6b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e6ba:	e178      	b.n	800e9ae <UART_SetConfig+0x5a6>
 800e6bc:	2310      	movs	r3, #16
 800e6be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e6c2:	e174      	b.n	800e9ae <UART_SetConfig+0x5a6>
 800e6c4:	2320      	movs	r3, #32
 800e6c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e6ca:	e170      	b.n	800e9ae <UART_SetConfig+0x5a6>
 800e6cc:	2340      	movs	r3, #64	@ 0x40
 800e6ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e6d2:	e16c      	b.n	800e9ae <UART_SetConfig+0x5a6>
 800e6d4:	2380      	movs	r3, #128	@ 0x80
 800e6d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e6da:	e168      	b.n	800e9ae <UART_SetConfig+0x5a6>
 800e6dc:	697b      	ldr	r3, [r7, #20]
 800e6de:	681b      	ldr	r3, [r3, #0]
 800e6e0:	4a1b      	ldr	r2, [pc, #108]	@ (800e750 <UART_SetConfig+0x348>)
 800e6e2:	4293      	cmp	r3, r2
 800e6e4:	d142      	bne.n	800e76c <UART_SetConfig+0x364>
 800e6e6:	4b16      	ldr	r3, [pc, #88]	@ (800e740 <UART_SetConfig+0x338>)
 800e6e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e6ea:	f003 0307 	and.w	r3, r3, #7
 800e6ee:	2b05      	cmp	r3, #5
 800e6f0:	d838      	bhi.n	800e764 <UART_SetConfig+0x35c>
 800e6f2:	a201      	add	r2, pc, #4	@ (adr r2, 800e6f8 <UART_SetConfig+0x2f0>)
 800e6f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e6f8:	0800e711 	.word	0x0800e711
 800e6fc:	0800e719 	.word	0x0800e719
 800e700:	0800e721 	.word	0x0800e721
 800e704:	0800e729 	.word	0x0800e729
 800e708:	0800e755 	.word	0x0800e755
 800e70c:	0800e75d 	.word	0x0800e75d
 800e710:	2300      	movs	r3, #0
 800e712:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e716:	e14a      	b.n	800e9ae <UART_SetConfig+0x5a6>
 800e718:	2304      	movs	r3, #4
 800e71a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e71e:	e146      	b.n	800e9ae <UART_SetConfig+0x5a6>
 800e720:	2308      	movs	r3, #8
 800e722:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e726:	e142      	b.n	800e9ae <UART_SetConfig+0x5a6>
 800e728:	2310      	movs	r3, #16
 800e72a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e72e:	e13e      	b.n	800e9ae <UART_SetConfig+0x5a6>
 800e730:	cfff69f3 	.word	0xcfff69f3
 800e734:	58000c00 	.word	0x58000c00
 800e738:	11fff4ff 	.word	0x11fff4ff
 800e73c:	40011000 	.word	0x40011000
 800e740:	58024400 	.word	0x58024400
 800e744:	40004400 	.word	0x40004400
 800e748:	40004800 	.word	0x40004800
 800e74c:	40004c00 	.word	0x40004c00
 800e750:	40005000 	.word	0x40005000
 800e754:	2320      	movs	r3, #32
 800e756:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e75a:	e128      	b.n	800e9ae <UART_SetConfig+0x5a6>
 800e75c:	2340      	movs	r3, #64	@ 0x40
 800e75e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e762:	e124      	b.n	800e9ae <UART_SetConfig+0x5a6>
 800e764:	2380      	movs	r3, #128	@ 0x80
 800e766:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e76a:	e120      	b.n	800e9ae <UART_SetConfig+0x5a6>
 800e76c:	697b      	ldr	r3, [r7, #20]
 800e76e:	681b      	ldr	r3, [r3, #0]
 800e770:	4acb      	ldr	r2, [pc, #812]	@ (800eaa0 <UART_SetConfig+0x698>)
 800e772:	4293      	cmp	r3, r2
 800e774:	d176      	bne.n	800e864 <UART_SetConfig+0x45c>
 800e776:	4bcb      	ldr	r3, [pc, #812]	@ (800eaa4 <UART_SetConfig+0x69c>)
 800e778:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e77a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800e77e:	2b28      	cmp	r3, #40	@ 0x28
 800e780:	d86c      	bhi.n	800e85c <UART_SetConfig+0x454>
 800e782:	a201      	add	r2, pc, #4	@ (adr r2, 800e788 <UART_SetConfig+0x380>)
 800e784:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e788:	0800e82d 	.word	0x0800e82d
 800e78c:	0800e85d 	.word	0x0800e85d
 800e790:	0800e85d 	.word	0x0800e85d
 800e794:	0800e85d 	.word	0x0800e85d
 800e798:	0800e85d 	.word	0x0800e85d
 800e79c:	0800e85d 	.word	0x0800e85d
 800e7a0:	0800e85d 	.word	0x0800e85d
 800e7a4:	0800e85d 	.word	0x0800e85d
 800e7a8:	0800e835 	.word	0x0800e835
 800e7ac:	0800e85d 	.word	0x0800e85d
 800e7b0:	0800e85d 	.word	0x0800e85d
 800e7b4:	0800e85d 	.word	0x0800e85d
 800e7b8:	0800e85d 	.word	0x0800e85d
 800e7bc:	0800e85d 	.word	0x0800e85d
 800e7c0:	0800e85d 	.word	0x0800e85d
 800e7c4:	0800e85d 	.word	0x0800e85d
 800e7c8:	0800e83d 	.word	0x0800e83d
 800e7cc:	0800e85d 	.word	0x0800e85d
 800e7d0:	0800e85d 	.word	0x0800e85d
 800e7d4:	0800e85d 	.word	0x0800e85d
 800e7d8:	0800e85d 	.word	0x0800e85d
 800e7dc:	0800e85d 	.word	0x0800e85d
 800e7e0:	0800e85d 	.word	0x0800e85d
 800e7e4:	0800e85d 	.word	0x0800e85d
 800e7e8:	0800e845 	.word	0x0800e845
 800e7ec:	0800e85d 	.word	0x0800e85d
 800e7f0:	0800e85d 	.word	0x0800e85d
 800e7f4:	0800e85d 	.word	0x0800e85d
 800e7f8:	0800e85d 	.word	0x0800e85d
 800e7fc:	0800e85d 	.word	0x0800e85d
 800e800:	0800e85d 	.word	0x0800e85d
 800e804:	0800e85d 	.word	0x0800e85d
 800e808:	0800e84d 	.word	0x0800e84d
 800e80c:	0800e85d 	.word	0x0800e85d
 800e810:	0800e85d 	.word	0x0800e85d
 800e814:	0800e85d 	.word	0x0800e85d
 800e818:	0800e85d 	.word	0x0800e85d
 800e81c:	0800e85d 	.word	0x0800e85d
 800e820:	0800e85d 	.word	0x0800e85d
 800e824:	0800e85d 	.word	0x0800e85d
 800e828:	0800e855 	.word	0x0800e855
 800e82c:	2301      	movs	r3, #1
 800e82e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e832:	e0bc      	b.n	800e9ae <UART_SetConfig+0x5a6>
 800e834:	2304      	movs	r3, #4
 800e836:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e83a:	e0b8      	b.n	800e9ae <UART_SetConfig+0x5a6>
 800e83c:	2308      	movs	r3, #8
 800e83e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e842:	e0b4      	b.n	800e9ae <UART_SetConfig+0x5a6>
 800e844:	2310      	movs	r3, #16
 800e846:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e84a:	e0b0      	b.n	800e9ae <UART_SetConfig+0x5a6>
 800e84c:	2320      	movs	r3, #32
 800e84e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e852:	e0ac      	b.n	800e9ae <UART_SetConfig+0x5a6>
 800e854:	2340      	movs	r3, #64	@ 0x40
 800e856:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e85a:	e0a8      	b.n	800e9ae <UART_SetConfig+0x5a6>
 800e85c:	2380      	movs	r3, #128	@ 0x80
 800e85e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e862:	e0a4      	b.n	800e9ae <UART_SetConfig+0x5a6>
 800e864:	697b      	ldr	r3, [r7, #20]
 800e866:	681b      	ldr	r3, [r3, #0]
 800e868:	4a8f      	ldr	r2, [pc, #572]	@ (800eaa8 <UART_SetConfig+0x6a0>)
 800e86a:	4293      	cmp	r3, r2
 800e86c:	d130      	bne.n	800e8d0 <UART_SetConfig+0x4c8>
 800e86e:	4b8d      	ldr	r3, [pc, #564]	@ (800eaa4 <UART_SetConfig+0x69c>)
 800e870:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e872:	f003 0307 	and.w	r3, r3, #7
 800e876:	2b05      	cmp	r3, #5
 800e878:	d826      	bhi.n	800e8c8 <UART_SetConfig+0x4c0>
 800e87a:	a201      	add	r2, pc, #4	@ (adr r2, 800e880 <UART_SetConfig+0x478>)
 800e87c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e880:	0800e899 	.word	0x0800e899
 800e884:	0800e8a1 	.word	0x0800e8a1
 800e888:	0800e8a9 	.word	0x0800e8a9
 800e88c:	0800e8b1 	.word	0x0800e8b1
 800e890:	0800e8b9 	.word	0x0800e8b9
 800e894:	0800e8c1 	.word	0x0800e8c1
 800e898:	2300      	movs	r3, #0
 800e89a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e89e:	e086      	b.n	800e9ae <UART_SetConfig+0x5a6>
 800e8a0:	2304      	movs	r3, #4
 800e8a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e8a6:	e082      	b.n	800e9ae <UART_SetConfig+0x5a6>
 800e8a8:	2308      	movs	r3, #8
 800e8aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e8ae:	e07e      	b.n	800e9ae <UART_SetConfig+0x5a6>
 800e8b0:	2310      	movs	r3, #16
 800e8b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e8b6:	e07a      	b.n	800e9ae <UART_SetConfig+0x5a6>
 800e8b8:	2320      	movs	r3, #32
 800e8ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e8be:	e076      	b.n	800e9ae <UART_SetConfig+0x5a6>
 800e8c0:	2340      	movs	r3, #64	@ 0x40
 800e8c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e8c6:	e072      	b.n	800e9ae <UART_SetConfig+0x5a6>
 800e8c8:	2380      	movs	r3, #128	@ 0x80
 800e8ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e8ce:	e06e      	b.n	800e9ae <UART_SetConfig+0x5a6>
 800e8d0:	697b      	ldr	r3, [r7, #20]
 800e8d2:	681b      	ldr	r3, [r3, #0]
 800e8d4:	4a75      	ldr	r2, [pc, #468]	@ (800eaac <UART_SetConfig+0x6a4>)
 800e8d6:	4293      	cmp	r3, r2
 800e8d8:	d130      	bne.n	800e93c <UART_SetConfig+0x534>
 800e8da:	4b72      	ldr	r3, [pc, #456]	@ (800eaa4 <UART_SetConfig+0x69c>)
 800e8dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e8de:	f003 0307 	and.w	r3, r3, #7
 800e8e2:	2b05      	cmp	r3, #5
 800e8e4:	d826      	bhi.n	800e934 <UART_SetConfig+0x52c>
 800e8e6:	a201      	add	r2, pc, #4	@ (adr r2, 800e8ec <UART_SetConfig+0x4e4>)
 800e8e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e8ec:	0800e905 	.word	0x0800e905
 800e8f0:	0800e90d 	.word	0x0800e90d
 800e8f4:	0800e915 	.word	0x0800e915
 800e8f8:	0800e91d 	.word	0x0800e91d
 800e8fc:	0800e925 	.word	0x0800e925
 800e900:	0800e92d 	.word	0x0800e92d
 800e904:	2300      	movs	r3, #0
 800e906:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e90a:	e050      	b.n	800e9ae <UART_SetConfig+0x5a6>
 800e90c:	2304      	movs	r3, #4
 800e90e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e912:	e04c      	b.n	800e9ae <UART_SetConfig+0x5a6>
 800e914:	2308      	movs	r3, #8
 800e916:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e91a:	e048      	b.n	800e9ae <UART_SetConfig+0x5a6>
 800e91c:	2310      	movs	r3, #16
 800e91e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e922:	e044      	b.n	800e9ae <UART_SetConfig+0x5a6>
 800e924:	2320      	movs	r3, #32
 800e926:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e92a:	e040      	b.n	800e9ae <UART_SetConfig+0x5a6>
 800e92c:	2340      	movs	r3, #64	@ 0x40
 800e92e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e932:	e03c      	b.n	800e9ae <UART_SetConfig+0x5a6>
 800e934:	2380      	movs	r3, #128	@ 0x80
 800e936:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e93a:	e038      	b.n	800e9ae <UART_SetConfig+0x5a6>
 800e93c:	697b      	ldr	r3, [r7, #20]
 800e93e:	681b      	ldr	r3, [r3, #0]
 800e940:	4a5b      	ldr	r2, [pc, #364]	@ (800eab0 <UART_SetConfig+0x6a8>)
 800e942:	4293      	cmp	r3, r2
 800e944:	d130      	bne.n	800e9a8 <UART_SetConfig+0x5a0>
 800e946:	4b57      	ldr	r3, [pc, #348]	@ (800eaa4 <UART_SetConfig+0x69c>)
 800e948:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e94a:	f003 0307 	and.w	r3, r3, #7
 800e94e:	2b05      	cmp	r3, #5
 800e950:	d826      	bhi.n	800e9a0 <UART_SetConfig+0x598>
 800e952:	a201      	add	r2, pc, #4	@ (adr r2, 800e958 <UART_SetConfig+0x550>)
 800e954:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e958:	0800e971 	.word	0x0800e971
 800e95c:	0800e979 	.word	0x0800e979
 800e960:	0800e981 	.word	0x0800e981
 800e964:	0800e989 	.word	0x0800e989
 800e968:	0800e991 	.word	0x0800e991
 800e96c:	0800e999 	.word	0x0800e999
 800e970:	2302      	movs	r3, #2
 800e972:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e976:	e01a      	b.n	800e9ae <UART_SetConfig+0x5a6>
 800e978:	2304      	movs	r3, #4
 800e97a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e97e:	e016      	b.n	800e9ae <UART_SetConfig+0x5a6>
 800e980:	2308      	movs	r3, #8
 800e982:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e986:	e012      	b.n	800e9ae <UART_SetConfig+0x5a6>
 800e988:	2310      	movs	r3, #16
 800e98a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e98e:	e00e      	b.n	800e9ae <UART_SetConfig+0x5a6>
 800e990:	2320      	movs	r3, #32
 800e992:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e996:	e00a      	b.n	800e9ae <UART_SetConfig+0x5a6>
 800e998:	2340      	movs	r3, #64	@ 0x40
 800e99a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e99e:	e006      	b.n	800e9ae <UART_SetConfig+0x5a6>
 800e9a0:	2380      	movs	r3, #128	@ 0x80
 800e9a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e9a6:	e002      	b.n	800e9ae <UART_SetConfig+0x5a6>
 800e9a8:	2380      	movs	r3, #128	@ 0x80
 800e9aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800e9ae:	697b      	ldr	r3, [r7, #20]
 800e9b0:	681b      	ldr	r3, [r3, #0]
 800e9b2:	4a3f      	ldr	r2, [pc, #252]	@ (800eab0 <UART_SetConfig+0x6a8>)
 800e9b4:	4293      	cmp	r3, r2
 800e9b6:	f040 80f8 	bne.w	800ebaa <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800e9ba:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800e9be:	2b20      	cmp	r3, #32
 800e9c0:	dc46      	bgt.n	800ea50 <UART_SetConfig+0x648>
 800e9c2:	2b02      	cmp	r3, #2
 800e9c4:	f2c0 8082 	blt.w	800eacc <UART_SetConfig+0x6c4>
 800e9c8:	3b02      	subs	r3, #2
 800e9ca:	2b1e      	cmp	r3, #30
 800e9cc:	d87e      	bhi.n	800eacc <UART_SetConfig+0x6c4>
 800e9ce:	a201      	add	r2, pc, #4	@ (adr r2, 800e9d4 <UART_SetConfig+0x5cc>)
 800e9d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e9d4:	0800ea57 	.word	0x0800ea57
 800e9d8:	0800eacd 	.word	0x0800eacd
 800e9dc:	0800ea5f 	.word	0x0800ea5f
 800e9e0:	0800eacd 	.word	0x0800eacd
 800e9e4:	0800eacd 	.word	0x0800eacd
 800e9e8:	0800eacd 	.word	0x0800eacd
 800e9ec:	0800ea6f 	.word	0x0800ea6f
 800e9f0:	0800eacd 	.word	0x0800eacd
 800e9f4:	0800eacd 	.word	0x0800eacd
 800e9f8:	0800eacd 	.word	0x0800eacd
 800e9fc:	0800eacd 	.word	0x0800eacd
 800ea00:	0800eacd 	.word	0x0800eacd
 800ea04:	0800eacd 	.word	0x0800eacd
 800ea08:	0800eacd 	.word	0x0800eacd
 800ea0c:	0800ea7f 	.word	0x0800ea7f
 800ea10:	0800eacd 	.word	0x0800eacd
 800ea14:	0800eacd 	.word	0x0800eacd
 800ea18:	0800eacd 	.word	0x0800eacd
 800ea1c:	0800eacd 	.word	0x0800eacd
 800ea20:	0800eacd 	.word	0x0800eacd
 800ea24:	0800eacd 	.word	0x0800eacd
 800ea28:	0800eacd 	.word	0x0800eacd
 800ea2c:	0800eacd 	.word	0x0800eacd
 800ea30:	0800eacd 	.word	0x0800eacd
 800ea34:	0800eacd 	.word	0x0800eacd
 800ea38:	0800eacd 	.word	0x0800eacd
 800ea3c:	0800eacd 	.word	0x0800eacd
 800ea40:	0800eacd 	.word	0x0800eacd
 800ea44:	0800eacd 	.word	0x0800eacd
 800ea48:	0800eacd 	.word	0x0800eacd
 800ea4c:	0800eabf 	.word	0x0800eabf
 800ea50:	2b40      	cmp	r3, #64	@ 0x40
 800ea52:	d037      	beq.n	800eac4 <UART_SetConfig+0x6bc>
 800ea54:	e03a      	b.n	800eacc <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800ea56:	f7fc f9e3 	bl	800ae20 <HAL_RCCEx_GetD3PCLK1Freq>
 800ea5a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800ea5c:	e03c      	b.n	800ead8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ea5e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800ea62:	4618      	mov	r0, r3
 800ea64:	f7fc f9f2 	bl	800ae4c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800ea68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ea6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ea6c:	e034      	b.n	800ead8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ea6e:	f107 0318 	add.w	r3, r7, #24
 800ea72:	4618      	mov	r0, r3
 800ea74:	f7fc fb3e 	bl	800b0f4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800ea78:	69fb      	ldr	r3, [r7, #28]
 800ea7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ea7c:	e02c      	b.n	800ead8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800ea7e:	4b09      	ldr	r3, [pc, #36]	@ (800eaa4 <UART_SetConfig+0x69c>)
 800ea80:	681b      	ldr	r3, [r3, #0]
 800ea82:	f003 0320 	and.w	r3, r3, #32
 800ea86:	2b00      	cmp	r3, #0
 800ea88:	d016      	beq.n	800eab8 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800ea8a:	4b06      	ldr	r3, [pc, #24]	@ (800eaa4 <UART_SetConfig+0x69c>)
 800ea8c:	681b      	ldr	r3, [r3, #0]
 800ea8e:	08db      	lsrs	r3, r3, #3
 800ea90:	f003 0303 	and.w	r3, r3, #3
 800ea94:	4a07      	ldr	r2, [pc, #28]	@ (800eab4 <UART_SetConfig+0x6ac>)
 800ea96:	fa22 f303 	lsr.w	r3, r2, r3
 800ea9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800ea9c:	e01c      	b.n	800ead8 <UART_SetConfig+0x6d0>
 800ea9e:	bf00      	nop
 800eaa0:	40011400 	.word	0x40011400
 800eaa4:	58024400 	.word	0x58024400
 800eaa8:	40007800 	.word	0x40007800
 800eaac:	40007c00 	.word	0x40007c00
 800eab0:	58000c00 	.word	0x58000c00
 800eab4:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 800eab8:	4b9d      	ldr	r3, [pc, #628]	@ (800ed30 <UART_SetConfig+0x928>)
 800eaba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800eabc:	e00c      	b.n	800ead8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800eabe:	4b9d      	ldr	r3, [pc, #628]	@ (800ed34 <UART_SetConfig+0x92c>)
 800eac0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800eac2:	e009      	b.n	800ead8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800eac4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800eac8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800eaca:	e005      	b.n	800ead8 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 800eacc:	2300      	movs	r3, #0
 800eace:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800ead0:	2301      	movs	r3, #1
 800ead2:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800ead6:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800ead8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800eada:	2b00      	cmp	r3, #0
 800eadc:	f000 81de 	beq.w	800ee9c <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800eae0:	697b      	ldr	r3, [r7, #20]
 800eae2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800eae4:	4a94      	ldr	r2, [pc, #592]	@ (800ed38 <UART_SetConfig+0x930>)
 800eae6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800eaea:	461a      	mov	r2, r3
 800eaec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800eaee:	fbb3 f3f2 	udiv	r3, r3, r2
 800eaf2:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800eaf4:	697b      	ldr	r3, [r7, #20]
 800eaf6:	685a      	ldr	r2, [r3, #4]
 800eaf8:	4613      	mov	r3, r2
 800eafa:	005b      	lsls	r3, r3, #1
 800eafc:	4413      	add	r3, r2
 800eafe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800eb00:	429a      	cmp	r2, r3
 800eb02:	d305      	bcc.n	800eb10 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800eb04:	697b      	ldr	r3, [r7, #20]
 800eb06:	685b      	ldr	r3, [r3, #4]
 800eb08:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800eb0a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800eb0c:	429a      	cmp	r2, r3
 800eb0e:	d903      	bls.n	800eb18 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 800eb10:	2301      	movs	r3, #1
 800eb12:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800eb16:	e1c1      	b.n	800ee9c <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800eb18:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800eb1a:	2200      	movs	r2, #0
 800eb1c:	60bb      	str	r3, [r7, #8]
 800eb1e:	60fa      	str	r2, [r7, #12]
 800eb20:	697b      	ldr	r3, [r7, #20]
 800eb22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800eb24:	4a84      	ldr	r2, [pc, #528]	@ (800ed38 <UART_SetConfig+0x930>)
 800eb26:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800eb2a:	b29b      	uxth	r3, r3
 800eb2c:	2200      	movs	r2, #0
 800eb2e:	603b      	str	r3, [r7, #0]
 800eb30:	607a      	str	r2, [r7, #4]
 800eb32:	e9d7 2300 	ldrd	r2, r3, [r7]
 800eb36:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800eb3a:	f7f1 fc29 	bl	8000390 <__aeabi_uldivmod>
 800eb3e:	4602      	mov	r2, r0
 800eb40:	460b      	mov	r3, r1
 800eb42:	4610      	mov	r0, r2
 800eb44:	4619      	mov	r1, r3
 800eb46:	f04f 0200 	mov.w	r2, #0
 800eb4a:	f04f 0300 	mov.w	r3, #0
 800eb4e:	020b      	lsls	r3, r1, #8
 800eb50:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800eb54:	0202      	lsls	r2, r0, #8
 800eb56:	6979      	ldr	r1, [r7, #20]
 800eb58:	6849      	ldr	r1, [r1, #4]
 800eb5a:	0849      	lsrs	r1, r1, #1
 800eb5c:	2000      	movs	r0, #0
 800eb5e:	460c      	mov	r4, r1
 800eb60:	4605      	mov	r5, r0
 800eb62:	eb12 0804 	adds.w	r8, r2, r4
 800eb66:	eb43 0905 	adc.w	r9, r3, r5
 800eb6a:	697b      	ldr	r3, [r7, #20]
 800eb6c:	685b      	ldr	r3, [r3, #4]
 800eb6e:	2200      	movs	r2, #0
 800eb70:	469a      	mov	sl, r3
 800eb72:	4693      	mov	fp, r2
 800eb74:	4652      	mov	r2, sl
 800eb76:	465b      	mov	r3, fp
 800eb78:	4640      	mov	r0, r8
 800eb7a:	4649      	mov	r1, r9
 800eb7c:	f7f1 fc08 	bl	8000390 <__aeabi_uldivmod>
 800eb80:	4602      	mov	r2, r0
 800eb82:	460b      	mov	r3, r1
 800eb84:	4613      	mov	r3, r2
 800eb86:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800eb88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eb8a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800eb8e:	d308      	bcc.n	800eba2 <UART_SetConfig+0x79a>
 800eb90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eb92:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800eb96:	d204      	bcs.n	800eba2 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 800eb98:	697b      	ldr	r3, [r7, #20]
 800eb9a:	681b      	ldr	r3, [r3, #0]
 800eb9c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800eb9e:	60da      	str	r2, [r3, #12]
 800eba0:	e17c      	b.n	800ee9c <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 800eba2:	2301      	movs	r3, #1
 800eba4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800eba8:	e178      	b.n	800ee9c <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800ebaa:	697b      	ldr	r3, [r7, #20]
 800ebac:	69db      	ldr	r3, [r3, #28]
 800ebae:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ebb2:	f040 80c5 	bne.w	800ed40 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 800ebb6:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800ebba:	2b20      	cmp	r3, #32
 800ebbc:	dc48      	bgt.n	800ec50 <UART_SetConfig+0x848>
 800ebbe:	2b00      	cmp	r3, #0
 800ebc0:	db7b      	blt.n	800ecba <UART_SetConfig+0x8b2>
 800ebc2:	2b20      	cmp	r3, #32
 800ebc4:	d879      	bhi.n	800ecba <UART_SetConfig+0x8b2>
 800ebc6:	a201      	add	r2, pc, #4	@ (adr r2, 800ebcc <UART_SetConfig+0x7c4>)
 800ebc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ebcc:	0800ec57 	.word	0x0800ec57
 800ebd0:	0800ec5f 	.word	0x0800ec5f
 800ebd4:	0800ecbb 	.word	0x0800ecbb
 800ebd8:	0800ecbb 	.word	0x0800ecbb
 800ebdc:	0800ec67 	.word	0x0800ec67
 800ebe0:	0800ecbb 	.word	0x0800ecbb
 800ebe4:	0800ecbb 	.word	0x0800ecbb
 800ebe8:	0800ecbb 	.word	0x0800ecbb
 800ebec:	0800ec77 	.word	0x0800ec77
 800ebf0:	0800ecbb 	.word	0x0800ecbb
 800ebf4:	0800ecbb 	.word	0x0800ecbb
 800ebf8:	0800ecbb 	.word	0x0800ecbb
 800ebfc:	0800ecbb 	.word	0x0800ecbb
 800ec00:	0800ecbb 	.word	0x0800ecbb
 800ec04:	0800ecbb 	.word	0x0800ecbb
 800ec08:	0800ecbb 	.word	0x0800ecbb
 800ec0c:	0800ec87 	.word	0x0800ec87
 800ec10:	0800ecbb 	.word	0x0800ecbb
 800ec14:	0800ecbb 	.word	0x0800ecbb
 800ec18:	0800ecbb 	.word	0x0800ecbb
 800ec1c:	0800ecbb 	.word	0x0800ecbb
 800ec20:	0800ecbb 	.word	0x0800ecbb
 800ec24:	0800ecbb 	.word	0x0800ecbb
 800ec28:	0800ecbb 	.word	0x0800ecbb
 800ec2c:	0800ecbb 	.word	0x0800ecbb
 800ec30:	0800ecbb 	.word	0x0800ecbb
 800ec34:	0800ecbb 	.word	0x0800ecbb
 800ec38:	0800ecbb 	.word	0x0800ecbb
 800ec3c:	0800ecbb 	.word	0x0800ecbb
 800ec40:	0800ecbb 	.word	0x0800ecbb
 800ec44:	0800ecbb 	.word	0x0800ecbb
 800ec48:	0800ecbb 	.word	0x0800ecbb
 800ec4c:	0800ecad 	.word	0x0800ecad
 800ec50:	2b40      	cmp	r3, #64	@ 0x40
 800ec52:	d02e      	beq.n	800ecb2 <UART_SetConfig+0x8aa>
 800ec54:	e031      	b.n	800ecba <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800ec56:	f7fa f92d 	bl	8008eb4 <HAL_RCC_GetPCLK1Freq>
 800ec5a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800ec5c:	e033      	b.n	800ecc6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800ec5e:	f7fa f93f 	bl	8008ee0 <HAL_RCC_GetPCLK2Freq>
 800ec62:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800ec64:	e02f      	b.n	800ecc6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ec66:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800ec6a:	4618      	mov	r0, r3
 800ec6c:	f7fc f8ee 	bl	800ae4c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800ec70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ec72:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ec74:	e027      	b.n	800ecc6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ec76:	f107 0318 	add.w	r3, r7, #24
 800ec7a:	4618      	mov	r0, r3
 800ec7c:	f7fc fa3a 	bl	800b0f4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800ec80:	69fb      	ldr	r3, [r7, #28]
 800ec82:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ec84:	e01f      	b.n	800ecc6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800ec86:	4b2d      	ldr	r3, [pc, #180]	@ (800ed3c <UART_SetConfig+0x934>)
 800ec88:	681b      	ldr	r3, [r3, #0]
 800ec8a:	f003 0320 	and.w	r3, r3, #32
 800ec8e:	2b00      	cmp	r3, #0
 800ec90:	d009      	beq.n	800eca6 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800ec92:	4b2a      	ldr	r3, [pc, #168]	@ (800ed3c <UART_SetConfig+0x934>)
 800ec94:	681b      	ldr	r3, [r3, #0]
 800ec96:	08db      	lsrs	r3, r3, #3
 800ec98:	f003 0303 	and.w	r3, r3, #3
 800ec9c:	4a24      	ldr	r2, [pc, #144]	@ (800ed30 <UART_SetConfig+0x928>)
 800ec9e:	fa22 f303 	lsr.w	r3, r2, r3
 800eca2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800eca4:	e00f      	b.n	800ecc6 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800eca6:	4b22      	ldr	r3, [pc, #136]	@ (800ed30 <UART_SetConfig+0x928>)
 800eca8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ecaa:	e00c      	b.n	800ecc6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800ecac:	4b21      	ldr	r3, [pc, #132]	@ (800ed34 <UART_SetConfig+0x92c>)
 800ecae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ecb0:	e009      	b.n	800ecc6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ecb2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ecb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ecb8:	e005      	b.n	800ecc6 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800ecba:	2300      	movs	r3, #0
 800ecbc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800ecbe:	2301      	movs	r3, #1
 800ecc0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800ecc4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800ecc6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ecc8:	2b00      	cmp	r3, #0
 800ecca:	f000 80e7 	beq.w	800ee9c <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ecce:	697b      	ldr	r3, [r7, #20]
 800ecd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ecd2:	4a19      	ldr	r2, [pc, #100]	@ (800ed38 <UART_SetConfig+0x930>)
 800ecd4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ecd8:	461a      	mov	r2, r3
 800ecda:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ecdc:	fbb3 f3f2 	udiv	r3, r3, r2
 800ece0:	005a      	lsls	r2, r3, #1
 800ece2:	697b      	ldr	r3, [r7, #20]
 800ece4:	685b      	ldr	r3, [r3, #4]
 800ece6:	085b      	lsrs	r3, r3, #1
 800ece8:	441a      	add	r2, r3
 800ecea:	697b      	ldr	r3, [r7, #20]
 800ecec:	685b      	ldr	r3, [r3, #4]
 800ecee:	fbb2 f3f3 	udiv	r3, r2, r3
 800ecf2:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800ecf4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ecf6:	2b0f      	cmp	r3, #15
 800ecf8:	d916      	bls.n	800ed28 <UART_SetConfig+0x920>
 800ecfa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ecfc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ed00:	d212      	bcs.n	800ed28 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800ed02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ed04:	b29b      	uxth	r3, r3
 800ed06:	f023 030f 	bic.w	r3, r3, #15
 800ed0a:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800ed0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ed0e:	085b      	lsrs	r3, r3, #1
 800ed10:	b29b      	uxth	r3, r3
 800ed12:	f003 0307 	and.w	r3, r3, #7
 800ed16:	b29a      	uxth	r2, r3
 800ed18:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800ed1a:	4313      	orrs	r3, r2
 800ed1c:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800ed1e:	697b      	ldr	r3, [r7, #20]
 800ed20:	681b      	ldr	r3, [r3, #0]
 800ed22:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800ed24:	60da      	str	r2, [r3, #12]
 800ed26:	e0b9      	b.n	800ee9c <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800ed28:	2301      	movs	r3, #1
 800ed2a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800ed2e:	e0b5      	b.n	800ee9c <UART_SetConfig+0xa94>
 800ed30:	03d09000 	.word	0x03d09000
 800ed34:	003d0900 	.word	0x003d0900
 800ed38:	080141b0 	.word	0x080141b0
 800ed3c:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 800ed40:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800ed44:	2b20      	cmp	r3, #32
 800ed46:	dc49      	bgt.n	800eddc <UART_SetConfig+0x9d4>
 800ed48:	2b00      	cmp	r3, #0
 800ed4a:	db7c      	blt.n	800ee46 <UART_SetConfig+0xa3e>
 800ed4c:	2b20      	cmp	r3, #32
 800ed4e:	d87a      	bhi.n	800ee46 <UART_SetConfig+0xa3e>
 800ed50:	a201      	add	r2, pc, #4	@ (adr r2, 800ed58 <UART_SetConfig+0x950>)
 800ed52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ed56:	bf00      	nop
 800ed58:	0800ede3 	.word	0x0800ede3
 800ed5c:	0800edeb 	.word	0x0800edeb
 800ed60:	0800ee47 	.word	0x0800ee47
 800ed64:	0800ee47 	.word	0x0800ee47
 800ed68:	0800edf3 	.word	0x0800edf3
 800ed6c:	0800ee47 	.word	0x0800ee47
 800ed70:	0800ee47 	.word	0x0800ee47
 800ed74:	0800ee47 	.word	0x0800ee47
 800ed78:	0800ee03 	.word	0x0800ee03
 800ed7c:	0800ee47 	.word	0x0800ee47
 800ed80:	0800ee47 	.word	0x0800ee47
 800ed84:	0800ee47 	.word	0x0800ee47
 800ed88:	0800ee47 	.word	0x0800ee47
 800ed8c:	0800ee47 	.word	0x0800ee47
 800ed90:	0800ee47 	.word	0x0800ee47
 800ed94:	0800ee47 	.word	0x0800ee47
 800ed98:	0800ee13 	.word	0x0800ee13
 800ed9c:	0800ee47 	.word	0x0800ee47
 800eda0:	0800ee47 	.word	0x0800ee47
 800eda4:	0800ee47 	.word	0x0800ee47
 800eda8:	0800ee47 	.word	0x0800ee47
 800edac:	0800ee47 	.word	0x0800ee47
 800edb0:	0800ee47 	.word	0x0800ee47
 800edb4:	0800ee47 	.word	0x0800ee47
 800edb8:	0800ee47 	.word	0x0800ee47
 800edbc:	0800ee47 	.word	0x0800ee47
 800edc0:	0800ee47 	.word	0x0800ee47
 800edc4:	0800ee47 	.word	0x0800ee47
 800edc8:	0800ee47 	.word	0x0800ee47
 800edcc:	0800ee47 	.word	0x0800ee47
 800edd0:	0800ee47 	.word	0x0800ee47
 800edd4:	0800ee47 	.word	0x0800ee47
 800edd8:	0800ee39 	.word	0x0800ee39
 800eddc:	2b40      	cmp	r3, #64	@ 0x40
 800edde:	d02e      	beq.n	800ee3e <UART_SetConfig+0xa36>
 800ede0:	e031      	b.n	800ee46 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800ede2:	f7fa f867 	bl	8008eb4 <HAL_RCC_GetPCLK1Freq>
 800ede6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800ede8:	e033      	b.n	800ee52 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800edea:	f7fa f879 	bl	8008ee0 <HAL_RCC_GetPCLK2Freq>
 800edee:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800edf0:	e02f      	b.n	800ee52 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800edf2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800edf6:	4618      	mov	r0, r3
 800edf8:	f7fc f828 	bl	800ae4c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800edfc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800edfe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ee00:	e027      	b.n	800ee52 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ee02:	f107 0318 	add.w	r3, r7, #24
 800ee06:	4618      	mov	r0, r3
 800ee08:	f7fc f974 	bl	800b0f4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800ee0c:	69fb      	ldr	r3, [r7, #28]
 800ee0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ee10:	e01f      	b.n	800ee52 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800ee12:	4b2d      	ldr	r3, [pc, #180]	@ (800eec8 <UART_SetConfig+0xac0>)
 800ee14:	681b      	ldr	r3, [r3, #0]
 800ee16:	f003 0320 	and.w	r3, r3, #32
 800ee1a:	2b00      	cmp	r3, #0
 800ee1c:	d009      	beq.n	800ee32 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800ee1e:	4b2a      	ldr	r3, [pc, #168]	@ (800eec8 <UART_SetConfig+0xac0>)
 800ee20:	681b      	ldr	r3, [r3, #0]
 800ee22:	08db      	lsrs	r3, r3, #3
 800ee24:	f003 0303 	and.w	r3, r3, #3
 800ee28:	4a28      	ldr	r2, [pc, #160]	@ (800eecc <UART_SetConfig+0xac4>)
 800ee2a:	fa22 f303 	lsr.w	r3, r2, r3
 800ee2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800ee30:	e00f      	b.n	800ee52 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 800ee32:	4b26      	ldr	r3, [pc, #152]	@ (800eecc <UART_SetConfig+0xac4>)
 800ee34:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ee36:	e00c      	b.n	800ee52 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800ee38:	4b25      	ldr	r3, [pc, #148]	@ (800eed0 <UART_SetConfig+0xac8>)
 800ee3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ee3c:	e009      	b.n	800ee52 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ee3e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ee42:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ee44:	e005      	b.n	800ee52 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 800ee46:	2300      	movs	r3, #0
 800ee48:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800ee4a:	2301      	movs	r3, #1
 800ee4c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800ee50:	bf00      	nop
    }

    if (pclk != 0U)
 800ee52:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ee54:	2b00      	cmp	r3, #0
 800ee56:	d021      	beq.n	800ee9c <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ee58:	697b      	ldr	r3, [r7, #20]
 800ee5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ee5c:	4a1d      	ldr	r2, [pc, #116]	@ (800eed4 <UART_SetConfig+0xacc>)
 800ee5e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ee62:	461a      	mov	r2, r3
 800ee64:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ee66:	fbb3 f2f2 	udiv	r2, r3, r2
 800ee6a:	697b      	ldr	r3, [r7, #20]
 800ee6c:	685b      	ldr	r3, [r3, #4]
 800ee6e:	085b      	lsrs	r3, r3, #1
 800ee70:	441a      	add	r2, r3
 800ee72:	697b      	ldr	r3, [r7, #20]
 800ee74:	685b      	ldr	r3, [r3, #4]
 800ee76:	fbb2 f3f3 	udiv	r3, r2, r3
 800ee7a:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800ee7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ee7e:	2b0f      	cmp	r3, #15
 800ee80:	d909      	bls.n	800ee96 <UART_SetConfig+0xa8e>
 800ee82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ee84:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ee88:	d205      	bcs.n	800ee96 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800ee8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ee8c:	b29a      	uxth	r2, r3
 800ee8e:	697b      	ldr	r3, [r7, #20]
 800ee90:	681b      	ldr	r3, [r3, #0]
 800ee92:	60da      	str	r2, [r3, #12]
 800ee94:	e002      	b.n	800ee9c <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800ee96:	2301      	movs	r3, #1
 800ee98:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800ee9c:	697b      	ldr	r3, [r7, #20]
 800ee9e:	2201      	movs	r2, #1
 800eea0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800eea4:	697b      	ldr	r3, [r7, #20]
 800eea6:	2201      	movs	r2, #1
 800eea8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800eeac:	697b      	ldr	r3, [r7, #20]
 800eeae:	2200      	movs	r2, #0
 800eeb0:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800eeb2:	697b      	ldr	r3, [r7, #20]
 800eeb4:	2200      	movs	r2, #0
 800eeb6:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800eeb8:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800eebc:	4618      	mov	r0, r3
 800eebe:	3748      	adds	r7, #72	@ 0x48
 800eec0:	46bd      	mov	sp, r7
 800eec2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800eec6:	bf00      	nop
 800eec8:	58024400 	.word	0x58024400
 800eecc:	03d09000 	.word	0x03d09000
 800eed0:	003d0900 	.word	0x003d0900
 800eed4:	080141b0 	.word	0x080141b0

0800eed8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800eed8:	b480      	push	{r7}
 800eeda:	b083      	sub	sp, #12
 800eedc:	af00      	add	r7, sp, #0
 800eede:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800eee0:	687b      	ldr	r3, [r7, #4]
 800eee2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800eee4:	f003 0308 	and.w	r3, r3, #8
 800eee8:	2b00      	cmp	r3, #0
 800eeea:	d00a      	beq.n	800ef02 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800eeec:	687b      	ldr	r3, [r7, #4]
 800eeee:	681b      	ldr	r3, [r3, #0]
 800eef0:	685b      	ldr	r3, [r3, #4]
 800eef2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800eef6:	687b      	ldr	r3, [r7, #4]
 800eef8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800eefa:	687b      	ldr	r3, [r7, #4]
 800eefc:	681b      	ldr	r3, [r3, #0]
 800eefe:	430a      	orrs	r2, r1
 800ef00:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800ef02:	687b      	ldr	r3, [r7, #4]
 800ef04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ef06:	f003 0301 	and.w	r3, r3, #1
 800ef0a:	2b00      	cmp	r3, #0
 800ef0c:	d00a      	beq.n	800ef24 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800ef0e:	687b      	ldr	r3, [r7, #4]
 800ef10:	681b      	ldr	r3, [r3, #0]
 800ef12:	685b      	ldr	r3, [r3, #4]
 800ef14:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800ef18:	687b      	ldr	r3, [r7, #4]
 800ef1a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ef1c:	687b      	ldr	r3, [r7, #4]
 800ef1e:	681b      	ldr	r3, [r3, #0]
 800ef20:	430a      	orrs	r2, r1
 800ef22:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800ef24:	687b      	ldr	r3, [r7, #4]
 800ef26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ef28:	f003 0302 	and.w	r3, r3, #2
 800ef2c:	2b00      	cmp	r3, #0
 800ef2e:	d00a      	beq.n	800ef46 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800ef30:	687b      	ldr	r3, [r7, #4]
 800ef32:	681b      	ldr	r3, [r3, #0]
 800ef34:	685b      	ldr	r3, [r3, #4]
 800ef36:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800ef3a:	687b      	ldr	r3, [r7, #4]
 800ef3c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800ef3e:	687b      	ldr	r3, [r7, #4]
 800ef40:	681b      	ldr	r3, [r3, #0]
 800ef42:	430a      	orrs	r2, r1
 800ef44:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800ef46:	687b      	ldr	r3, [r7, #4]
 800ef48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ef4a:	f003 0304 	and.w	r3, r3, #4
 800ef4e:	2b00      	cmp	r3, #0
 800ef50:	d00a      	beq.n	800ef68 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800ef52:	687b      	ldr	r3, [r7, #4]
 800ef54:	681b      	ldr	r3, [r3, #0]
 800ef56:	685b      	ldr	r3, [r3, #4]
 800ef58:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800ef5c:	687b      	ldr	r3, [r7, #4]
 800ef5e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800ef60:	687b      	ldr	r3, [r7, #4]
 800ef62:	681b      	ldr	r3, [r3, #0]
 800ef64:	430a      	orrs	r2, r1
 800ef66:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800ef68:	687b      	ldr	r3, [r7, #4]
 800ef6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ef6c:	f003 0310 	and.w	r3, r3, #16
 800ef70:	2b00      	cmp	r3, #0
 800ef72:	d00a      	beq.n	800ef8a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800ef74:	687b      	ldr	r3, [r7, #4]
 800ef76:	681b      	ldr	r3, [r3, #0]
 800ef78:	689b      	ldr	r3, [r3, #8]
 800ef7a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800ef7e:	687b      	ldr	r3, [r7, #4]
 800ef80:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800ef82:	687b      	ldr	r3, [r7, #4]
 800ef84:	681b      	ldr	r3, [r3, #0]
 800ef86:	430a      	orrs	r2, r1
 800ef88:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800ef8a:	687b      	ldr	r3, [r7, #4]
 800ef8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ef8e:	f003 0320 	and.w	r3, r3, #32
 800ef92:	2b00      	cmp	r3, #0
 800ef94:	d00a      	beq.n	800efac <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800ef96:	687b      	ldr	r3, [r7, #4]
 800ef98:	681b      	ldr	r3, [r3, #0]
 800ef9a:	689b      	ldr	r3, [r3, #8]
 800ef9c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800efa0:	687b      	ldr	r3, [r7, #4]
 800efa2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800efa4:	687b      	ldr	r3, [r7, #4]
 800efa6:	681b      	ldr	r3, [r3, #0]
 800efa8:	430a      	orrs	r2, r1
 800efaa:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800efac:	687b      	ldr	r3, [r7, #4]
 800efae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800efb0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800efb4:	2b00      	cmp	r3, #0
 800efb6:	d01a      	beq.n	800efee <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800efb8:	687b      	ldr	r3, [r7, #4]
 800efba:	681b      	ldr	r3, [r3, #0]
 800efbc:	685b      	ldr	r3, [r3, #4]
 800efbe:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800efc2:	687b      	ldr	r3, [r7, #4]
 800efc4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800efc6:	687b      	ldr	r3, [r7, #4]
 800efc8:	681b      	ldr	r3, [r3, #0]
 800efca:	430a      	orrs	r2, r1
 800efcc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800efce:	687b      	ldr	r3, [r7, #4]
 800efd0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800efd2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800efd6:	d10a      	bne.n	800efee <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800efd8:	687b      	ldr	r3, [r7, #4]
 800efda:	681b      	ldr	r3, [r3, #0]
 800efdc:	685b      	ldr	r3, [r3, #4]
 800efde:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800efe2:	687b      	ldr	r3, [r7, #4]
 800efe4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800efe6:	687b      	ldr	r3, [r7, #4]
 800efe8:	681b      	ldr	r3, [r3, #0]
 800efea:	430a      	orrs	r2, r1
 800efec:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800efee:	687b      	ldr	r3, [r7, #4]
 800eff0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800eff2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800eff6:	2b00      	cmp	r3, #0
 800eff8:	d00a      	beq.n	800f010 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800effa:	687b      	ldr	r3, [r7, #4]
 800effc:	681b      	ldr	r3, [r3, #0]
 800effe:	685b      	ldr	r3, [r3, #4]
 800f000:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800f004:	687b      	ldr	r3, [r7, #4]
 800f006:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800f008:	687b      	ldr	r3, [r7, #4]
 800f00a:	681b      	ldr	r3, [r3, #0]
 800f00c:	430a      	orrs	r2, r1
 800f00e:	605a      	str	r2, [r3, #4]
  }
}
 800f010:	bf00      	nop
 800f012:	370c      	adds	r7, #12
 800f014:	46bd      	mov	sp, r7
 800f016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f01a:	4770      	bx	lr

0800f01c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800f01c:	b580      	push	{r7, lr}
 800f01e:	b098      	sub	sp, #96	@ 0x60
 800f020:	af02      	add	r7, sp, #8
 800f022:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f024:	687b      	ldr	r3, [r7, #4]
 800f026:	2200      	movs	r2, #0
 800f028:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800f02c:	f7f5 fa42 	bl	80044b4 <HAL_GetTick>
 800f030:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800f032:	687b      	ldr	r3, [r7, #4]
 800f034:	681b      	ldr	r3, [r3, #0]
 800f036:	681b      	ldr	r3, [r3, #0]
 800f038:	f003 0308 	and.w	r3, r3, #8
 800f03c:	2b08      	cmp	r3, #8
 800f03e:	d12f      	bne.n	800f0a0 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800f040:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800f044:	9300      	str	r3, [sp, #0]
 800f046:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f048:	2200      	movs	r2, #0
 800f04a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800f04e:	6878      	ldr	r0, [r7, #4]
 800f050:	f000 f88e 	bl	800f170 <UART_WaitOnFlagUntilTimeout>
 800f054:	4603      	mov	r3, r0
 800f056:	2b00      	cmp	r3, #0
 800f058:	d022      	beq.n	800f0a0 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800f05a:	687b      	ldr	r3, [r7, #4]
 800f05c:	681b      	ldr	r3, [r3, #0]
 800f05e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f060:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f062:	e853 3f00 	ldrex	r3, [r3]
 800f066:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800f068:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f06a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800f06e:	653b      	str	r3, [r7, #80]	@ 0x50
 800f070:	687b      	ldr	r3, [r7, #4]
 800f072:	681b      	ldr	r3, [r3, #0]
 800f074:	461a      	mov	r2, r3
 800f076:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f078:	647b      	str	r3, [r7, #68]	@ 0x44
 800f07a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f07c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800f07e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800f080:	e841 2300 	strex	r3, r2, [r1]
 800f084:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800f086:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f088:	2b00      	cmp	r3, #0
 800f08a:	d1e6      	bne.n	800f05a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800f08c:	687b      	ldr	r3, [r7, #4]
 800f08e:	2220      	movs	r2, #32
 800f090:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800f094:	687b      	ldr	r3, [r7, #4]
 800f096:	2200      	movs	r2, #0
 800f098:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800f09c:	2303      	movs	r3, #3
 800f09e:	e063      	b.n	800f168 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800f0a0:	687b      	ldr	r3, [r7, #4]
 800f0a2:	681b      	ldr	r3, [r3, #0]
 800f0a4:	681b      	ldr	r3, [r3, #0]
 800f0a6:	f003 0304 	and.w	r3, r3, #4
 800f0aa:	2b04      	cmp	r3, #4
 800f0ac:	d149      	bne.n	800f142 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800f0ae:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800f0b2:	9300      	str	r3, [sp, #0]
 800f0b4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f0b6:	2200      	movs	r2, #0
 800f0b8:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800f0bc:	6878      	ldr	r0, [r7, #4]
 800f0be:	f000 f857 	bl	800f170 <UART_WaitOnFlagUntilTimeout>
 800f0c2:	4603      	mov	r3, r0
 800f0c4:	2b00      	cmp	r3, #0
 800f0c6:	d03c      	beq.n	800f142 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800f0c8:	687b      	ldr	r3, [r7, #4]
 800f0ca:	681b      	ldr	r3, [r3, #0]
 800f0cc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f0ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f0d0:	e853 3f00 	ldrex	r3, [r3]
 800f0d4:	623b      	str	r3, [r7, #32]
   return(result);
 800f0d6:	6a3b      	ldr	r3, [r7, #32]
 800f0d8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800f0dc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800f0de:	687b      	ldr	r3, [r7, #4]
 800f0e0:	681b      	ldr	r3, [r3, #0]
 800f0e2:	461a      	mov	r2, r3
 800f0e4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f0e6:	633b      	str	r3, [r7, #48]	@ 0x30
 800f0e8:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f0ea:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800f0ec:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f0ee:	e841 2300 	strex	r3, r2, [r1]
 800f0f2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800f0f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f0f6:	2b00      	cmp	r3, #0
 800f0f8:	d1e6      	bne.n	800f0c8 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f0fa:	687b      	ldr	r3, [r7, #4]
 800f0fc:	681b      	ldr	r3, [r3, #0]
 800f0fe:	3308      	adds	r3, #8
 800f100:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f102:	693b      	ldr	r3, [r7, #16]
 800f104:	e853 3f00 	ldrex	r3, [r3]
 800f108:	60fb      	str	r3, [r7, #12]
   return(result);
 800f10a:	68fb      	ldr	r3, [r7, #12]
 800f10c:	f023 0301 	bic.w	r3, r3, #1
 800f110:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f112:	687b      	ldr	r3, [r7, #4]
 800f114:	681b      	ldr	r3, [r3, #0]
 800f116:	3308      	adds	r3, #8
 800f118:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800f11a:	61fa      	str	r2, [r7, #28]
 800f11c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f11e:	69b9      	ldr	r1, [r7, #24]
 800f120:	69fa      	ldr	r2, [r7, #28]
 800f122:	e841 2300 	strex	r3, r2, [r1]
 800f126:	617b      	str	r3, [r7, #20]
   return(result);
 800f128:	697b      	ldr	r3, [r7, #20]
 800f12a:	2b00      	cmp	r3, #0
 800f12c:	d1e5      	bne.n	800f0fa <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800f12e:	687b      	ldr	r3, [r7, #4]
 800f130:	2220      	movs	r2, #32
 800f132:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800f136:	687b      	ldr	r3, [r7, #4]
 800f138:	2200      	movs	r2, #0
 800f13a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800f13e:	2303      	movs	r3, #3
 800f140:	e012      	b.n	800f168 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800f142:	687b      	ldr	r3, [r7, #4]
 800f144:	2220      	movs	r2, #32
 800f146:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800f14a:	687b      	ldr	r3, [r7, #4]
 800f14c:	2220      	movs	r2, #32
 800f14e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f152:	687b      	ldr	r3, [r7, #4]
 800f154:	2200      	movs	r2, #0
 800f156:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800f158:	687b      	ldr	r3, [r7, #4]
 800f15a:	2200      	movs	r2, #0
 800f15c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800f15e:	687b      	ldr	r3, [r7, #4]
 800f160:	2200      	movs	r2, #0
 800f162:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800f166:	2300      	movs	r3, #0
}
 800f168:	4618      	mov	r0, r3
 800f16a:	3758      	adds	r7, #88	@ 0x58
 800f16c:	46bd      	mov	sp, r7
 800f16e:	bd80      	pop	{r7, pc}

0800f170 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800f170:	b580      	push	{r7, lr}
 800f172:	b084      	sub	sp, #16
 800f174:	af00      	add	r7, sp, #0
 800f176:	60f8      	str	r0, [r7, #12]
 800f178:	60b9      	str	r1, [r7, #8]
 800f17a:	603b      	str	r3, [r7, #0]
 800f17c:	4613      	mov	r3, r2
 800f17e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800f180:	e04f      	b.n	800f222 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800f182:	69bb      	ldr	r3, [r7, #24]
 800f184:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f188:	d04b      	beq.n	800f222 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800f18a:	f7f5 f993 	bl	80044b4 <HAL_GetTick>
 800f18e:	4602      	mov	r2, r0
 800f190:	683b      	ldr	r3, [r7, #0]
 800f192:	1ad3      	subs	r3, r2, r3
 800f194:	69ba      	ldr	r2, [r7, #24]
 800f196:	429a      	cmp	r2, r3
 800f198:	d302      	bcc.n	800f1a0 <UART_WaitOnFlagUntilTimeout+0x30>
 800f19a:	69bb      	ldr	r3, [r7, #24]
 800f19c:	2b00      	cmp	r3, #0
 800f19e:	d101      	bne.n	800f1a4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800f1a0:	2303      	movs	r3, #3
 800f1a2:	e04e      	b.n	800f242 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800f1a4:	68fb      	ldr	r3, [r7, #12]
 800f1a6:	681b      	ldr	r3, [r3, #0]
 800f1a8:	681b      	ldr	r3, [r3, #0]
 800f1aa:	f003 0304 	and.w	r3, r3, #4
 800f1ae:	2b00      	cmp	r3, #0
 800f1b0:	d037      	beq.n	800f222 <UART_WaitOnFlagUntilTimeout+0xb2>
 800f1b2:	68bb      	ldr	r3, [r7, #8]
 800f1b4:	2b80      	cmp	r3, #128	@ 0x80
 800f1b6:	d034      	beq.n	800f222 <UART_WaitOnFlagUntilTimeout+0xb2>
 800f1b8:	68bb      	ldr	r3, [r7, #8]
 800f1ba:	2b40      	cmp	r3, #64	@ 0x40
 800f1bc:	d031      	beq.n	800f222 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800f1be:	68fb      	ldr	r3, [r7, #12]
 800f1c0:	681b      	ldr	r3, [r3, #0]
 800f1c2:	69db      	ldr	r3, [r3, #28]
 800f1c4:	f003 0308 	and.w	r3, r3, #8
 800f1c8:	2b08      	cmp	r3, #8
 800f1ca:	d110      	bne.n	800f1ee <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800f1cc:	68fb      	ldr	r3, [r7, #12]
 800f1ce:	681b      	ldr	r3, [r3, #0]
 800f1d0:	2208      	movs	r2, #8
 800f1d2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800f1d4:	68f8      	ldr	r0, [r7, #12]
 800f1d6:	f000 f95b 	bl	800f490 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800f1da:	68fb      	ldr	r3, [r7, #12]
 800f1dc:	2208      	movs	r2, #8
 800f1de:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800f1e2:	68fb      	ldr	r3, [r7, #12]
 800f1e4:	2200      	movs	r2, #0
 800f1e6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800f1ea:	2301      	movs	r3, #1
 800f1ec:	e029      	b.n	800f242 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800f1ee:	68fb      	ldr	r3, [r7, #12]
 800f1f0:	681b      	ldr	r3, [r3, #0]
 800f1f2:	69db      	ldr	r3, [r3, #28]
 800f1f4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800f1f8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800f1fc:	d111      	bne.n	800f222 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800f1fe:	68fb      	ldr	r3, [r7, #12]
 800f200:	681b      	ldr	r3, [r3, #0]
 800f202:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800f206:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800f208:	68f8      	ldr	r0, [r7, #12]
 800f20a:	f000 f941 	bl	800f490 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800f20e:	68fb      	ldr	r3, [r7, #12]
 800f210:	2220      	movs	r2, #32
 800f212:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800f216:	68fb      	ldr	r3, [r7, #12]
 800f218:	2200      	movs	r2, #0
 800f21a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800f21e:	2303      	movs	r3, #3
 800f220:	e00f      	b.n	800f242 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800f222:	68fb      	ldr	r3, [r7, #12]
 800f224:	681b      	ldr	r3, [r3, #0]
 800f226:	69da      	ldr	r2, [r3, #28]
 800f228:	68bb      	ldr	r3, [r7, #8]
 800f22a:	4013      	ands	r3, r2
 800f22c:	68ba      	ldr	r2, [r7, #8]
 800f22e:	429a      	cmp	r2, r3
 800f230:	bf0c      	ite	eq
 800f232:	2301      	moveq	r3, #1
 800f234:	2300      	movne	r3, #0
 800f236:	b2db      	uxtb	r3, r3
 800f238:	461a      	mov	r2, r3
 800f23a:	79fb      	ldrb	r3, [r7, #7]
 800f23c:	429a      	cmp	r2, r3
 800f23e:	d0a0      	beq.n	800f182 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800f240:	2300      	movs	r3, #0
}
 800f242:	4618      	mov	r0, r3
 800f244:	3710      	adds	r7, #16
 800f246:	46bd      	mov	sp, r7
 800f248:	bd80      	pop	{r7, pc}
	...

0800f24c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800f24c:	b480      	push	{r7}
 800f24e:	b0a3      	sub	sp, #140	@ 0x8c
 800f250:	af00      	add	r7, sp, #0
 800f252:	60f8      	str	r0, [r7, #12]
 800f254:	60b9      	str	r1, [r7, #8]
 800f256:	4613      	mov	r3, r2
 800f258:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800f25a:	68fb      	ldr	r3, [r7, #12]
 800f25c:	68ba      	ldr	r2, [r7, #8]
 800f25e:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 800f260:	68fb      	ldr	r3, [r7, #12]
 800f262:	88fa      	ldrh	r2, [r7, #6]
 800f264:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 800f268:	68fb      	ldr	r3, [r7, #12]
 800f26a:	88fa      	ldrh	r2, [r7, #6]
 800f26c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 800f270:	68fb      	ldr	r3, [r7, #12]
 800f272:	2200      	movs	r2, #0
 800f274:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800f276:	68fb      	ldr	r3, [r7, #12]
 800f278:	689b      	ldr	r3, [r3, #8]
 800f27a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f27e:	d10e      	bne.n	800f29e <UART_Start_Receive_IT+0x52>
 800f280:	68fb      	ldr	r3, [r7, #12]
 800f282:	691b      	ldr	r3, [r3, #16]
 800f284:	2b00      	cmp	r3, #0
 800f286:	d105      	bne.n	800f294 <UART_Start_Receive_IT+0x48>
 800f288:	68fb      	ldr	r3, [r7, #12]
 800f28a:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800f28e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800f292:	e02d      	b.n	800f2f0 <UART_Start_Receive_IT+0xa4>
 800f294:	68fb      	ldr	r3, [r7, #12]
 800f296:	22ff      	movs	r2, #255	@ 0xff
 800f298:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800f29c:	e028      	b.n	800f2f0 <UART_Start_Receive_IT+0xa4>
 800f29e:	68fb      	ldr	r3, [r7, #12]
 800f2a0:	689b      	ldr	r3, [r3, #8]
 800f2a2:	2b00      	cmp	r3, #0
 800f2a4:	d10d      	bne.n	800f2c2 <UART_Start_Receive_IT+0x76>
 800f2a6:	68fb      	ldr	r3, [r7, #12]
 800f2a8:	691b      	ldr	r3, [r3, #16]
 800f2aa:	2b00      	cmp	r3, #0
 800f2ac:	d104      	bne.n	800f2b8 <UART_Start_Receive_IT+0x6c>
 800f2ae:	68fb      	ldr	r3, [r7, #12]
 800f2b0:	22ff      	movs	r2, #255	@ 0xff
 800f2b2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800f2b6:	e01b      	b.n	800f2f0 <UART_Start_Receive_IT+0xa4>
 800f2b8:	68fb      	ldr	r3, [r7, #12]
 800f2ba:	227f      	movs	r2, #127	@ 0x7f
 800f2bc:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800f2c0:	e016      	b.n	800f2f0 <UART_Start_Receive_IT+0xa4>
 800f2c2:	68fb      	ldr	r3, [r7, #12]
 800f2c4:	689b      	ldr	r3, [r3, #8]
 800f2c6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800f2ca:	d10d      	bne.n	800f2e8 <UART_Start_Receive_IT+0x9c>
 800f2cc:	68fb      	ldr	r3, [r7, #12]
 800f2ce:	691b      	ldr	r3, [r3, #16]
 800f2d0:	2b00      	cmp	r3, #0
 800f2d2:	d104      	bne.n	800f2de <UART_Start_Receive_IT+0x92>
 800f2d4:	68fb      	ldr	r3, [r7, #12]
 800f2d6:	227f      	movs	r2, #127	@ 0x7f
 800f2d8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800f2dc:	e008      	b.n	800f2f0 <UART_Start_Receive_IT+0xa4>
 800f2de:	68fb      	ldr	r3, [r7, #12]
 800f2e0:	223f      	movs	r2, #63	@ 0x3f
 800f2e2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800f2e6:	e003      	b.n	800f2f0 <UART_Start_Receive_IT+0xa4>
 800f2e8:	68fb      	ldr	r3, [r7, #12]
 800f2ea:	2200      	movs	r2, #0
 800f2ec:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f2f0:	68fb      	ldr	r3, [r7, #12]
 800f2f2:	2200      	movs	r2, #0
 800f2f4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800f2f8:	68fb      	ldr	r3, [r7, #12]
 800f2fa:	2222      	movs	r2, #34	@ 0x22
 800f2fc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f300:	68fb      	ldr	r3, [r7, #12]
 800f302:	681b      	ldr	r3, [r3, #0]
 800f304:	3308      	adds	r3, #8
 800f306:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f308:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f30a:	e853 3f00 	ldrex	r3, [r3]
 800f30e:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800f310:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800f312:	f043 0301 	orr.w	r3, r3, #1
 800f316:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800f31a:	68fb      	ldr	r3, [r7, #12]
 800f31c:	681b      	ldr	r3, [r3, #0]
 800f31e:	3308      	adds	r3, #8
 800f320:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800f324:	673a      	str	r2, [r7, #112]	@ 0x70
 800f326:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f328:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800f32a:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800f32c:	e841 2300 	strex	r3, r2, [r1]
 800f330:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 800f332:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800f334:	2b00      	cmp	r3, #0
 800f336:	d1e3      	bne.n	800f300 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800f338:	68fb      	ldr	r3, [r7, #12]
 800f33a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800f33c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800f340:	d14f      	bne.n	800f3e2 <UART_Start_Receive_IT+0x196>
 800f342:	68fb      	ldr	r3, [r7, #12]
 800f344:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800f348:	88fa      	ldrh	r2, [r7, #6]
 800f34a:	429a      	cmp	r2, r3
 800f34c:	d349      	bcc.n	800f3e2 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800f34e:	68fb      	ldr	r3, [r7, #12]
 800f350:	689b      	ldr	r3, [r3, #8]
 800f352:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f356:	d107      	bne.n	800f368 <UART_Start_Receive_IT+0x11c>
 800f358:	68fb      	ldr	r3, [r7, #12]
 800f35a:	691b      	ldr	r3, [r3, #16]
 800f35c:	2b00      	cmp	r3, #0
 800f35e:	d103      	bne.n	800f368 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800f360:	68fb      	ldr	r3, [r7, #12]
 800f362:	4a47      	ldr	r2, [pc, #284]	@ (800f480 <UART_Start_Receive_IT+0x234>)
 800f364:	675a      	str	r2, [r3, #116]	@ 0x74
 800f366:	e002      	b.n	800f36e <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800f368:	68fb      	ldr	r3, [r7, #12]
 800f36a:	4a46      	ldr	r2, [pc, #280]	@ (800f484 <UART_Start_Receive_IT+0x238>)
 800f36c:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800f36e:	68fb      	ldr	r3, [r7, #12]
 800f370:	691b      	ldr	r3, [r3, #16]
 800f372:	2b00      	cmp	r3, #0
 800f374:	d01a      	beq.n	800f3ac <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800f376:	68fb      	ldr	r3, [r7, #12]
 800f378:	681b      	ldr	r3, [r3, #0]
 800f37a:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f37c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f37e:	e853 3f00 	ldrex	r3, [r3]
 800f382:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800f384:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f386:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800f38a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800f38e:	68fb      	ldr	r3, [r7, #12]
 800f390:	681b      	ldr	r3, [r3, #0]
 800f392:	461a      	mov	r2, r3
 800f394:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800f398:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800f39a:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f39c:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800f39e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800f3a0:	e841 2300 	strex	r3, r2, [r1]
 800f3a4:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 800f3a6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f3a8:	2b00      	cmp	r3, #0
 800f3aa:	d1e4      	bne.n	800f376 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800f3ac:	68fb      	ldr	r3, [r7, #12]
 800f3ae:	681b      	ldr	r3, [r3, #0]
 800f3b0:	3308      	adds	r3, #8
 800f3b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f3b4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f3b6:	e853 3f00 	ldrex	r3, [r3]
 800f3ba:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800f3bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f3be:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800f3c2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800f3c4:	68fb      	ldr	r3, [r7, #12]
 800f3c6:	681b      	ldr	r3, [r3, #0]
 800f3c8:	3308      	adds	r3, #8
 800f3ca:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800f3cc:	64ba      	str	r2, [r7, #72]	@ 0x48
 800f3ce:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f3d0:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800f3d2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800f3d4:	e841 2300 	strex	r3, r2, [r1]
 800f3d8:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800f3da:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f3dc:	2b00      	cmp	r3, #0
 800f3de:	d1e5      	bne.n	800f3ac <UART_Start_Receive_IT+0x160>
 800f3e0:	e046      	b.n	800f470 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800f3e2:	68fb      	ldr	r3, [r7, #12]
 800f3e4:	689b      	ldr	r3, [r3, #8]
 800f3e6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f3ea:	d107      	bne.n	800f3fc <UART_Start_Receive_IT+0x1b0>
 800f3ec:	68fb      	ldr	r3, [r7, #12]
 800f3ee:	691b      	ldr	r3, [r3, #16]
 800f3f0:	2b00      	cmp	r3, #0
 800f3f2:	d103      	bne.n	800f3fc <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800f3f4:	68fb      	ldr	r3, [r7, #12]
 800f3f6:	4a24      	ldr	r2, [pc, #144]	@ (800f488 <UART_Start_Receive_IT+0x23c>)
 800f3f8:	675a      	str	r2, [r3, #116]	@ 0x74
 800f3fa:	e002      	b.n	800f402 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800f3fc:	68fb      	ldr	r3, [r7, #12]
 800f3fe:	4a23      	ldr	r2, [pc, #140]	@ (800f48c <UART_Start_Receive_IT+0x240>)
 800f400:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800f402:	68fb      	ldr	r3, [r7, #12]
 800f404:	691b      	ldr	r3, [r3, #16]
 800f406:	2b00      	cmp	r3, #0
 800f408:	d019      	beq.n	800f43e <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800f40a:	68fb      	ldr	r3, [r7, #12]
 800f40c:	681b      	ldr	r3, [r3, #0]
 800f40e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f410:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f412:	e853 3f00 	ldrex	r3, [r3]
 800f416:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800f418:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f41a:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800f41e:	677b      	str	r3, [r7, #116]	@ 0x74
 800f420:	68fb      	ldr	r3, [r7, #12]
 800f422:	681b      	ldr	r3, [r3, #0]
 800f424:	461a      	mov	r2, r3
 800f426:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800f428:	637b      	str	r3, [r7, #52]	@ 0x34
 800f42a:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f42c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800f42e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800f430:	e841 2300 	strex	r3, r2, [r1]
 800f434:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800f436:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f438:	2b00      	cmp	r3, #0
 800f43a:	d1e6      	bne.n	800f40a <UART_Start_Receive_IT+0x1be>
 800f43c:	e018      	b.n	800f470 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800f43e:	68fb      	ldr	r3, [r7, #12]
 800f440:	681b      	ldr	r3, [r3, #0]
 800f442:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f444:	697b      	ldr	r3, [r7, #20]
 800f446:	e853 3f00 	ldrex	r3, [r3]
 800f44a:	613b      	str	r3, [r7, #16]
   return(result);
 800f44c:	693b      	ldr	r3, [r7, #16]
 800f44e:	f043 0320 	orr.w	r3, r3, #32
 800f452:	67bb      	str	r3, [r7, #120]	@ 0x78
 800f454:	68fb      	ldr	r3, [r7, #12]
 800f456:	681b      	ldr	r3, [r3, #0]
 800f458:	461a      	mov	r2, r3
 800f45a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800f45c:	623b      	str	r3, [r7, #32]
 800f45e:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f460:	69f9      	ldr	r1, [r7, #28]
 800f462:	6a3a      	ldr	r2, [r7, #32]
 800f464:	e841 2300 	strex	r3, r2, [r1]
 800f468:	61bb      	str	r3, [r7, #24]
   return(result);
 800f46a:	69bb      	ldr	r3, [r7, #24]
 800f46c:	2b00      	cmp	r3, #0
 800f46e:	d1e6      	bne.n	800f43e <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 800f470:	2300      	movs	r3, #0
}
 800f472:	4618      	mov	r0, r3
 800f474:	378c      	adds	r7, #140	@ 0x8c
 800f476:	46bd      	mov	sp, r7
 800f478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f47c:	4770      	bx	lr
 800f47e:	bf00      	nop
 800f480:	0800fff1 	.word	0x0800fff1
 800f484:	0800fc8d 	.word	0x0800fc8d
 800f488:	0800fad5 	.word	0x0800fad5
 800f48c:	0800f91d 	.word	0x0800f91d

0800f490 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800f490:	b480      	push	{r7}
 800f492:	b095      	sub	sp, #84	@ 0x54
 800f494:	af00      	add	r7, sp, #0
 800f496:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800f498:	687b      	ldr	r3, [r7, #4]
 800f49a:	681b      	ldr	r3, [r3, #0]
 800f49c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f49e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f4a0:	e853 3f00 	ldrex	r3, [r3]
 800f4a4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800f4a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f4a8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800f4ac:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800f4ae:	687b      	ldr	r3, [r7, #4]
 800f4b0:	681b      	ldr	r3, [r3, #0]
 800f4b2:	461a      	mov	r2, r3
 800f4b4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f4b6:	643b      	str	r3, [r7, #64]	@ 0x40
 800f4b8:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f4ba:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800f4bc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800f4be:	e841 2300 	strex	r3, r2, [r1]
 800f4c2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800f4c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f4c6:	2b00      	cmp	r3, #0
 800f4c8:	d1e6      	bne.n	800f498 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800f4ca:	687b      	ldr	r3, [r7, #4]
 800f4cc:	681b      	ldr	r3, [r3, #0]
 800f4ce:	3308      	adds	r3, #8
 800f4d0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f4d2:	6a3b      	ldr	r3, [r7, #32]
 800f4d4:	e853 3f00 	ldrex	r3, [r3]
 800f4d8:	61fb      	str	r3, [r7, #28]
   return(result);
 800f4da:	69fa      	ldr	r2, [r7, #28]
 800f4dc:	4b1e      	ldr	r3, [pc, #120]	@ (800f558 <UART_EndRxTransfer+0xc8>)
 800f4de:	4013      	ands	r3, r2
 800f4e0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f4e2:	687b      	ldr	r3, [r7, #4]
 800f4e4:	681b      	ldr	r3, [r3, #0]
 800f4e6:	3308      	adds	r3, #8
 800f4e8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800f4ea:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800f4ec:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f4ee:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800f4f0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f4f2:	e841 2300 	strex	r3, r2, [r1]
 800f4f6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800f4f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f4fa:	2b00      	cmp	r3, #0
 800f4fc:	d1e5      	bne.n	800f4ca <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f4fe:	687b      	ldr	r3, [r7, #4]
 800f500:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f502:	2b01      	cmp	r3, #1
 800f504:	d118      	bne.n	800f538 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f506:	687b      	ldr	r3, [r7, #4]
 800f508:	681b      	ldr	r3, [r3, #0]
 800f50a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f50c:	68fb      	ldr	r3, [r7, #12]
 800f50e:	e853 3f00 	ldrex	r3, [r3]
 800f512:	60bb      	str	r3, [r7, #8]
   return(result);
 800f514:	68bb      	ldr	r3, [r7, #8]
 800f516:	f023 0310 	bic.w	r3, r3, #16
 800f51a:	647b      	str	r3, [r7, #68]	@ 0x44
 800f51c:	687b      	ldr	r3, [r7, #4]
 800f51e:	681b      	ldr	r3, [r3, #0]
 800f520:	461a      	mov	r2, r3
 800f522:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f524:	61bb      	str	r3, [r7, #24]
 800f526:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f528:	6979      	ldr	r1, [r7, #20]
 800f52a:	69ba      	ldr	r2, [r7, #24]
 800f52c:	e841 2300 	strex	r3, r2, [r1]
 800f530:	613b      	str	r3, [r7, #16]
   return(result);
 800f532:	693b      	ldr	r3, [r7, #16]
 800f534:	2b00      	cmp	r3, #0
 800f536:	d1e6      	bne.n	800f506 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800f538:	687b      	ldr	r3, [r7, #4]
 800f53a:	2220      	movs	r2, #32
 800f53c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f540:	687b      	ldr	r3, [r7, #4]
 800f542:	2200      	movs	r2, #0
 800f544:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800f546:	687b      	ldr	r3, [r7, #4]
 800f548:	2200      	movs	r2, #0
 800f54a:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800f54c:	bf00      	nop
 800f54e:	3754      	adds	r7, #84	@ 0x54
 800f550:	46bd      	mov	sp, r7
 800f552:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f556:	4770      	bx	lr
 800f558:	effffffe 	.word	0xeffffffe

0800f55c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800f55c:	b580      	push	{r7, lr}
 800f55e:	b084      	sub	sp, #16
 800f560:	af00      	add	r7, sp, #0
 800f562:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800f564:	687b      	ldr	r3, [r7, #4]
 800f566:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f568:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800f56a:	68fb      	ldr	r3, [r7, #12]
 800f56c:	2200      	movs	r2, #0
 800f56e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800f572:	68f8      	ldr	r0, [r7, #12]
 800f574:	f7fe ff32 	bl	800e3dc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800f578:	bf00      	nop
 800f57a:	3710      	adds	r7, #16
 800f57c:	46bd      	mov	sp, r7
 800f57e:	bd80      	pop	{r7, pc}

0800f580 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 800f580:	b480      	push	{r7}
 800f582:	b08f      	sub	sp, #60	@ 0x3c
 800f584:	af00      	add	r7, sp, #0
 800f586:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800f588:	687b      	ldr	r3, [r7, #4]
 800f58a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f58e:	2b21      	cmp	r3, #33	@ 0x21
 800f590:	d14c      	bne.n	800f62c <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 800f592:	687b      	ldr	r3, [r7, #4]
 800f594:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800f598:	b29b      	uxth	r3, r3
 800f59a:	2b00      	cmp	r3, #0
 800f59c:	d132      	bne.n	800f604 <UART_TxISR_8BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 800f59e:	687b      	ldr	r3, [r7, #4]
 800f5a0:	681b      	ldr	r3, [r3, #0]
 800f5a2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f5a4:	6a3b      	ldr	r3, [r7, #32]
 800f5a6:	e853 3f00 	ldrex	r3, [r3]
 800f5aa:	61fb      	str	r3, [r7, #28]
   return(result);
 800f5ac:	69fb      	ldr	r3, [r7, #28]
 800f5ae:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800f5b2:	637b      	str	r3, [r7, #52]	@ 0x34
 800f5b4:	687b      	ldr	r3, [r7, #4]
 800f5b6:	681b      	ldr	r3, [r3, #0]
 800f5b8:	461a      	mov	r2, r3
 800f5ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f5bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800f5be:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f5c0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800f5c2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f5c4:	e841 2300 	strex	r3, r2, [r1]
 800f5c8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800f5ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f5cc:	2b00      	cmp	r3, #0
 800f5ce:	d1e6      	bne.n	800f59e <UART_TxISR_8BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800f5d0:	687b      	ldr	r3, [r7, #4]
 800f5d2:	681b      	ldr	r3, [r3, #0]
 800f5d4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f5d6:	68fb      	ldr	r3, [r7, #12]
 800f5d8:	e853 3f00 	ldrex	r3, [r3]
 800f5dc:	60bb      	str	r3, [r7, #8]
   return(result);
 800f5de:	68bb      	ldr	r3, [r7, #8]
 800f5e0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f5e4:	633b      	str	r3, [r7, #48]	@ 0x30
 800f5e6:	687b      	ldr	r3, [r7, #4]
 800f5e8:	681b      	ldr	r3, [r3, #0]
 800f5ea:	461a      	mov	r2, r3
 800f5ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f5ee:	61bb      	str	r3, [r7, #24]
 800f5f0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f5f2:	6979      	ldr	r1, [r7, #20]
 800f5f4:	69ba      	ldr	r2, [r7, #24]
 800f5f6:	e841 2300 	strex	r3, r2, [r1]
 800f5fa:	613b      	str	r3, [r7, #16]
   return(result);
 800f5fc:	693b      	ldr	r3, [r7, #16]
 800f5fe:	2b00      	cmp	r3, #0
 800f600:	d1e6      	bne.n	800f5d0 <UART_TxISR_8BIT+0x50>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 800f602:	e013      	b.n	800f62c <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800f604:	687b      	ldr	r3, [r7, #4]
 800f606:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f608:	781a      	ldrb	r2, [r3, #0]
 800f60a:	687b      	ldr	r3, [r7, #4]
 800f60c:	681b      	ldr	r3, [r3, #0]
 800f60e:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr++;
 800f610:	687b      	ldr	r3, [r7, #4]
 800f612:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f614:	1c5a      	adds	r2, r3, #1
 800f616:	687b      	ldr	r3, [r7, #4]
 800f618:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
 800f61a:	687b      	ldr	r3, [r7, #4]
 800f61c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800f620:	b29b      	uxth	r3, r3
 800f622:	3b01      	subs	r3, #1
 800f624:	b29a      	uxth	r2, r3
 800f626:	687b      	ldr	r3, [r7, #4]
 800f628:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
 800f62c:	bf00      	nop
 800f62e:	373c      	adds	r7, #60	@ 0x3c
 800f630:	46bd      	mov	sp, r7
 800f632:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f636:	4770      	bx	lr

0800f638 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 800f638:	b480      	push	{r7}
 800f63a:	b091      	sub	sp, #68	@ 0x44
 800f63c:	af00      	add	r7, sp, #0
 800f63e:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800f640:	687b      	ldr	r3, [r7, #4]
 800f642:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f646:	2b21      	cmp	r3, #33	@ 0x21
 800f648:	d151      	bne.n	800f6ee <UART_TxISR_16BIT+0xb6>
  {
    if (huart->TxXferCount == 0U)
 800f64a:	687b      	ldr	r3, [r7, #4]
 800f64c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800f650:	b29b      	uxth	r3, r3
 800f652:	2b00      	cmp	r3, #0
 800f654:	d132      	bne.n	800f6bc <UART_TxISR_16BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 800f656:	687b      	ldr	r3, [r7, #4]
 800f658:	681b      	ldr	r3, [r3, #0]
 800f65a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f65c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f65e:	e853 3f00 	ldrex	r3, [r3]
 800f662:	623b      	str	r3, [r7, #32]
   return(result);
 800f664:	6a3b      	ldr	r3, [r7, #32]
 800f666:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800f66a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800f66c:	687b      	ldr	r3, [r7, #4]
 800f66e:	681b      	ldr	r3, [r3, #0]
 800f670:	461a      	mov	r2, r3
 800f672:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f674:	633b      	str	r3, [r7, #48]	@ 0x30
 800f676:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f678:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800f67a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f67c:	e841 2300 	strex	r3, r2, [r1]
 800f680:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800f682:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f684:	2b00      	cmp	r3, #0
 800f686:	d1e6      	bne.n	800f656 <UART_TxISR_16BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800f688:	687b      	ldr	r3, [r7, #4]
 800f68a:	681b      	ldr	r3, [r3, #0]
 800f68c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f68e:	693b      	ldr	r3, [r7, #16]
 800f690:	e853 3f00 	ldrex	r3, [r3]
 800f694:	60fb      	str	r3, [r7, #12]
   return(result);
 800f696:	68fb      	ldr	r3, [r7, #12]
 800f698:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f69c:	637b      	str	r3, [r7, #52]	@ 0x34
 800f69e:	687b      	ldr	r3, [r7, #4]
 800f6a0:	681b      	ldr	r3, [r3, #0]
 800f6a2:	461a      	mov	r2, r3
 800f6a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f6a6:	61fb      	str	r3, [r7, #28]
 800f6a8:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f6aa:	69b9      	ldr	r1, [r7, #24]
 800f6ac:	69fa      	ldr	r2, [r7, #28]
 800f6ae:	e841 2300 	strex	r3, r2, [r1]
 800f6b2:	617b      	str	r3, [r7, #20]
   return(result);
 800f6b4:	697b      	ldr	r3, [r7, #20]
 800f6b6:	2b00      	cmp	r3, #0
 800f6b8:	d1e6      	bne.n	800f688 <UART_TxISR_16BIT+0x50>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 800f6ba:	e018      	b.n	800f6ee <UART_TxISR_16BIT+0xb6>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800f6bc:	687b      	ldr	r3, [r7, #4]
 800f6be:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f6c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800f6c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f6c4:	881b      	ldrh	r3, [r3, #0]
 800f6c6:	461a      	mov	r2, r3
 800f6c8:	687b      	ldr	r3, [r7, #4]
 800f6ca:	681b      	ldr	r3, [r3, #0]
 800f6cc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800f6d0:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr += 2U;
 800f6d2:	687b      	ldr	r3, [r7, #4]
 800f6d4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f6d6:	1c9a      	adds	r2, r3, #2
 800f6d8:	687b      	ldr	r3, [r7, #4]
 800f6da:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
 800f6dc:	687b      	ldr	r3, [r7, #4]
 800f6de:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800f6e2:	b29b      	uxth	r3, r3
 800f6e4:	3b01      	subs	r3, #1
 800f6e6:	b29a      	uxth	r2, r3
 800f6e8:	687b      	ldr	r3, [r7, #4]
 800f6ea:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
 800f6ee:	bf00      	nop
 800f6f0:	3744      	adds	r7, #68	@ 0x44
 800f6f2:	46bd      	mov	sp, r7
 800f6f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6f8:	4770      	bx	lr

0800f6fa <UART_TxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800f6fa:	b480      	push	{r7}
 800f6fc:	b091      	sub	sp, #68	@ 0x44
 800f6fe:	af00      	add	r7, sp, #0
 800f700:	6078      	str	r0, [r7, #4]
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800f702:	687b      	ldr	r3, [r7, #4]
 800f704:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f708:	2b21      	cmp	r3, #33	@ 0x21
 800f70a:	d160      	bne.n	800f7ce <UART_TxISR_8BIT_FIFOEN+0xd4>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800f70c:	687b      	ldr	r3, [r7, #4]
 800f70e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800f712:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800f714:	e057      	b.n	800f7c6 <UART_TxISR_8BIT_FIFOEN+0xcc>
    {
      if (huart->TxXferCount == 0U)
 800f716:	687b      	ldr	r3, [r7, #4]
 800f718:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800f71c:	b29b      	uxth	r3, r3
 800f71e:	2b00      	cmp	r3, #0
 800f720:	d133      	bne.n	800f78a <UART_TxISR_8BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800f722:	687b      	ldr	r3, [r7, #4]
 800f724:	681b      	ldr	r3, [r3, #0]
 800f726:	3308      	adds	r3, #8
 800f728:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f72a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f72c:	e853 3f00 	ldrex	r3, [r3]
 800f730:	623b      	str	r3, [r7, #32]
   return(result);
 800f732:	6a3b      	ldr	r3, [r7, #32]
 800f734:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800f738:	63bb      	str	r3, [r7, #56]	@ 0x38
 800f73a:	687b      	ldr	r3, [r7, #4]
 800f73c:	681b      	ldr	r3, [r3, #0]
 800f73e:	3308      	adds	r3, #8
 800f740:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800f742:	633a      	str	r2, [r7, #48]	@ 0x30
 800f744:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f746:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800f748:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f74a:	e841 2300 	strex	r3, r2, [r1]
 800f74e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800f750:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f752:	2b00      	cmp	r3, #0
 800f754:	d1e5      	bne.n	800f722 <UART_TxISR_8BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800f756:	687b      	ldr	r3, [r7, #4]
 800f758:	681b      	ldr	r3, [r3, #0]
 800f75a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f75c:	693b      	ldr	r3, [r7, #16]
 800f75e:	e853 3f00 	ldrex	r3, [r3]
 800f762:	60fb      	str	r3, [r7, #12]
   return(result);
 800f764:	68fb      	ldr	r3, [r7, #12]
 800f766:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f76a:	637b      	str	r3, [r7, #52]	@ 0x34
 800f76c:	687b      	ldr	r3, [r7, #4]
 800f76e:	681b      	ldr	r3, [r3, #0]
 800f770:	461a      	mov	r2, r3
 800f772:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f774:	61fb      	str	r3, [r7, #28]
 800f776:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f778:	69b9      	ldr	r1, [r7, #24]
 800f77a:	69fa      	ldr	r2, [r7, #28]
 800f77c:	e841 2300 	strex	r3, r2, [r1]
 800f780:	617b      	str	r3, [r7, #20]
   return(result);
 800f782:	697b      	ldr	r3, [r7, #20]
 800f784:	2b00      	cmp	r3, #0
 800f786:	d1e6      	bne.n	800f756 <UART_TxISR_8BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 800f788:	e021      	b.n	800f7ce <UART_TxISR_8BIT_FIFOEN+0xd4>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 800f78a:	687b      	ldr	r3, [r7, #4]
 800f78c:	681b      	ldr	r3, [r3, #0]
 800f78e:	69db      	ldr	r3, [r3, #28]
 800f790:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f794:	2b00      	cmp	r3, #0
 800f796:	d013      	beq.n	800f7c0 <UART_TxISR_8BIT_FIFOEN+0xc6>
      {
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800f798:	687b      	ldr	r3, [r7, #4]
 800f79a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f79c:	781a      	ldrb	r2, [r3, #0]
 800f79e:	687b      	ldr	r3, [r7, #4]
 800f7a0:	681b      	ldr	r3, [r3, #0]
 800f7a2:	629a      	str	r2, [r3, #40]	@ 0x28
        huart->pTxBuffPtr++;
 800f7a4:	687b      	ldr	r3, [r7, #4]
 800f7a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f7a8:	1c5a      	adds	r2, r3, #1
 800f7aa:	687b      	ldr	r3, [r7, #4]
 800f7ac:	651a      	str	r2, [r3, #80]	@ 0x50
        huart->TxXferCount--;
 800f7ae:	687b      	ldr	r3, [r7, #4]
 800f7b0:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800f7b4:	b29b      	uxth	r3, r3
 800f7b6:	3b01      	subs	r3, #1
 800f7b8:	b29a      	uxth	r2, r3
 800f7ba:	687b      	ldr	r3, [r7, #4]
 800f7bc:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800f7c0:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800f7c2:	3b01      	subs	r3, #1
 800f7c4:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800f7c6:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800f7c8:	2b00      	cmp	r3, #0
 800f7ca:	d1a4      	bne.n	800f716 <UART_TxISR_8BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 800f7cc:	e7ff      	b.n	800f7ce <UART_TxISR_8BIT_FIFOEN+0xd4>
 800f7ce:	bf00      	nop
 800f7d0:	3744      	adds	r7, #68	@ 0x44
 800f7d2:	46bd      	mov	sp, r7
 800f7d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7d8:	4770      	bx	lr

0800f7da <UART_TxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800f7da:	b480      	push	{r7}
 800f7dc:	b091      	sub	sp, #68	@ 0x44
 800f7de:	af00      	add	r7, sp, #0
 800f7e0:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800f7e2:	687b      	ldr	r3, [r7, #4]
 800f7e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f7e8:	2b21      	cmp	r3, #33	@ 0x21
 800f7ea:	d165      	bne.n	800f8b8 <UART_TxISR_16BIT_FIFOEN+0xde>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800f7ec:	687b      	ldr	r3, [r7, #4]
 800f7ee:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800f7f2:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800f7f4:	e05c      	b.n	800f8b0 <UART_TxISR_16BIT_FIFOEN+0xd6>
    {
      if (huart->TxXferCount == 0U)
 800f7f6:	687b      	ldr	r3, [r7, #4]
 800f7f8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800f7fc:	b29b      	uxth	r3, r3
 800f7fe:	2b00      	cmp	r3, #0
 800f800:	d133      	bne.n	800f86a <UART_TxISR_16BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800f802:	687b      	ldr	r3, [r7, #4]
 800f804:	681b      	ldr	r3, [r3, #0]
 800f806:	3308      	adds	r3, #8
 800f808:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f80a:	6a3b      	ldr	r3, [r7, #32]
 800f80c:	e853 3f00 	ldrex	r3, [r3]
 800f810:	61fb      	str	r3, [r7, #28]
   return(result);
 800f812:	69fb      	ldr	r3, [r7, #28]
 800f814:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800f818:	637b      	str	r3, [r7, #52]	@ 0x34
 800f81a:	687b      	ldr	r3, [r7, #4]
 800f81c:	681b      	ldr	r3, [r3, #0]
 800f81e:	3308      	adds	r3, #8
 800f820:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800f822:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800f824:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f826:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800f828:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f82a:	e841 2300 	strex	r3, r2, [r1]
 800f82e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800f830:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f832:	2b00      	cmp	r3, #0
 800f834:	d1e5      	bne.n	800f802 <UART_TxISR_16BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800f836:	687b      	ldr	r3, [r7, #4]
 800f838:	681b      	ldr	r3, [r3, #0]
 800f83a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f83c:	68fb      	ldr	r3, [r7, #12]
 800f83e:	e853 3f00 	ldrex	r3, [r3]
 800f842:	60bb      	str	r3, [r7, #8]
   return(result);
 800f844:	68bb      	ldr	r3, [r7, #8]
 800f846:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f84a:	633b      	str	r3, [r7, #48]	@ 0x30
 800f84c:	687b      	ldr	r3, [r7, #4]
 800f84e:	681b      	ldr	r3, [r3, #0]
 800f850:	461a      	mov	r2, r3
 800f852:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f854:	61bb      	str	r3, [r7, #24]
 800f856:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f858:	6979      	ldr	r1, [r7, #20]
 800f85a:	69ba      	ldr	r2, [r7, #24]
 800f85c:	e841 2300 	strex	r3, r2, [r1]
 800f860:	613b      	str	r3, [r7, #16]
   return(result);
 800f862:	693b      	ldr	r3, [r7, #16]
 800f864:	2b00      	cmp	r3, #0
 800f866:	d1e6      	bne.n	800f836 <UART_TxISR_16BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 800f868:	e026      	b.n	800f8b8 <UART_TxISR_16BIT_FIFOEN+0xde>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 800f86a:	687b      	ldr	r3, [r7, #4]
 800f86c:	681b      	ldr	r3, [r3, #0]
 800f86e:	69db      	ldr	r3, [r3, #28]
 800f870:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f874:	2b00      	cmp	r3, #0
 800f876:	d018      	beq.n	800f8aa <UART_TxISR_16BIT_FIFOEN+0xd0>
      {
        tmp = (const uint16_t *) huart->pTxBuffPtr;
 800f878:	687b      	ldr	r3, [r7, #4]
 800f87a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f87c:	63bb      	str	r3, [r7, #56]	@ 0x38
        huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800f87e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f880:	881b      	ldrh	r3, [r3, #0]
 800f882:	461a      	mov	r2, r3
 800f884:	687b      	ldr	r3, [r7, #4]
 800f886:	681b      	ldr	r3, [r3, #0]
 800f888:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800f88c:	629a      	str	r2, [r3, #40]	@ 0x28
        huart->pTxBuffPtr += 2U;
 800f88e:	687b      	ldr	r3, [r7, #4]
 800f890:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f892:	1c9a      	adds	r2, r3, #2
 800f894:	687b      	ldr	r3, [r7, #4]
 800f896:	651a      	str	r2, [r3, #80]	@ 0x50
        huart->TxXferCount--;
 800f898:	687b      	ldr	r3, [r7, #4]
 800f89a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800f89e:	b29b      	uxth	r3, r3
 800f8a0:	3b01      	subs	r3, #1
 800f8a2:	b29a      	uxth	r2, r3
 800f8a4:	687b      	ldr	r3, [r7, #4]
 800f8a6:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800f8aa:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800f8ac:	3b01      	subs	r3, #1
 800f8ae:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800f8b0:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800f8b2:	2b00      	cmp	r3, #0
 800f8b4:	d19f      	bne.n	800f7f6 <UART_TxISR_16BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 800f8b6:	e7ff      	b.n	800f8b8 <UART_TxISR_16BIT_FIFOEN+0xde>
 800f8b8:	bf00      	nop
 800f8ba:	3744      	adds	r7, #68	@ 0x44
 800f8bc:	46bd      	mov	sp, r7
 800f8be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8c2:	4770      	bx	lr

0800f8c4 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800f8c4:	b580      	push	{r7, lr}
 800f8c6:	b088      	sub	sp, #32
 800f8c8:	af00      	add	r7, sp, #0
 800f8ca:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800f8cc:	687b      	ldr	r3, [r7, #4]
 800f8ce:	681b      	ldr	r3, [r3, #0]
 800f8d0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f8d2:	68fb      	ldr	r3, [r7, #12]
 800f8d4:	e853 3f00 	ldrex	r3, [r3]
 800f8d8:	60bb      	str	r3, [r7, #8]
   return(result);
 800f8da:	68bb      	ldr	r3, [r7, #8]
 800f8dc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f8e0:	61fb      	str	r3, [r7, #28]
 800f8e2:	687b      	ldr	r3, [r7, #4]
 800f8e4:	681b      	ldr	r3, [r3, #0]
 800f8e6:	461a      	mov	r2, r3
 800f8e8:	69fb      	ldr	r3, [r7, #28]
 800f8ea:	61bb      	str	r3, [r7, #24]
 800f8ec:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f8ee:	6979      	ldr	r1, [r7, #20]
 800f8f0:	69ba      	ldr	r2, [r7, #24]
 800f8f2:	e841 2300 	strex	r3, r2, [r1]
 800f8f6:	613b      	str	r3, [r7, #16]
   return(result);
 800f8f8:	693b      	ldr	r3, [r7, #16]
 800f8fa:	2b00      	cmp	r3, #0
 800f8fc:	d1e6      	bne.n	800f8cc <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800f8fe:	687b      	ldr	r3, [r7, #4]
 800f900:	2220      	movs	r2, #32
 800f902:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800f906:	687b      	ldr	r3, [r7, #4]
 800f908:	2200      	movs	r2, #0
 800f90a:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800f90c:	6878      	ldr	r0, [r7, #4]
 800f90e:	f7f3 fffd 	bl	800390c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800f912:	bf00      	nop
 800f914:	3720      	adds	r7, #32
 800f916:	46bd      	mov	sp, r7
 800f918:	bd80      	pop	{r7, pc}
	...

0800f91c <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800f91c:	b580      	push	{r7, lr}
 800f91e:	b09c      	sub	sp, #112	@ 0x70
 800f920:	af00      	add	r7, sp, #0
 800f922:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800f924:	687b      	ldr	r3, [r7, #4]
 800f926:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800f92a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800f92e:	687b      	ldr	r3, [r7, #4]
 800f930:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800f934:	2b22      	cmp	r3, #34	@ 0x22
 800f936:	f040 80be 	bne.w	800fab6 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800f93a:	687b      	ldr	r3, [r7, #4]
 800f93c:	681b      	ldr	r3, [r3, #0]
 800f93e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f940:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800f944:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800f948:	b2d9      	uxtb	r1, r3
 800f94a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800f94e:	b2da      	uxtb	r2, r3
 800f950:	687b      	ldr	r3, [r7, #4]
 800f952:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f954:	400a      	ands	r2, r1
 800f956:	b2d2      	uxtb	r2, r2
 800f958:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800f95a:	687b      	ldr	r3, [r7, #4]
 800f95c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f95e:	1c5a      	adds	r2, r3, #1
 800f960:	687b      	ldr	r3, [r7, #4]
 800f962:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800f964:	687b      	ldr	r3, [r7, #4]
 800f966:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800f96a:	b29b      	uxth	r3, r3
 800f96c:	3b01      	subs	r3, #1
 800f96e:	b29a      	uxth	r2, r3
 800f970:	687b      	ldr	r3, [r7, #4]
 800f972:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800f976:	687b      	ldr	r3, [r7, #4]
 800f978:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800f97c:	b29b      	uxth	r3, r3
 800f97e:	2b00      	cmp	r3, #0
 800f980:	f040 80a1 	bne.w	800fac6 <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800f984:	687b      	ldr	r3, [r7, #4]
 800f986:	681b      	ldr	r3, [r3, #0]
 800f988:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f98a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f98c:	e853 3f00 	ldrex	r3, [r3]
 800f990:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800f992:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f994:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800f998:	66bb      	str	r3, [r7, #104]	@ 0x68
 800f99a:	687b      	ldr	r3, [r7, #4]
 800f99c:	681b      	ldr	r3, [r3, #0]
 800f99e:	461a      	mov	r2, r3
 800f9a0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800f9a2:	65bb      	str	r3, [r7, #88]	@ 0x58
 800f9a4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f9a6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800f9a8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800f9aa:	e841 2300 	strex	r3, r2, [r1]
 800f9ae:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800f9b0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f9b2:	2b00      	cmp	r3, #0
 800f9b4:	d1e6      	bne.n	800f984 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f9b6:	687b      	ldr	r3, [r7, #4]
 800f9b8:	681b      	ldr	r3, [r3, #0]
 800f9ba:	3308      	adds	r3, #8
 800f9bc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f9be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f9c0:	e853 3f00 	ldrex	r3, [r3]
 800f9c4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800f9c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f9c8:	f023 0301 	bic.w	r3, r3, #1
 800f9cc:	667b      	str	r3, [r7, #100]	@ 0x64
 800f9ce:	687b      	ldr	r3, [r7, #4]
 800f9d0:	681b      	ldr	r3, [r3, #0]
 800f9d2:	3308      	adds	r3, #8
 800f9d4:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800f9d6:	647a      	str	r2, [r7, #68]	@ 0x44
 800f9d8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f9da:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800f9dc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800f9de:	e841 2300 	strex	r3, r2, [r1]
 800f9e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800f9e4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f9e6:	2b00      	cmp	r3, #0
 800f9e8:	d1e5      	bne.n	800f9b6 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800f9ea:	687b      	ldr	r3, [r7, #4]
 800f9ec:	2220      	movs	r2, #32
 800f9ee:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800f9f2:	687b      	ldr	r3, [r7, #4]
 800f9f4:	2200      	movs	r2, #0
 800f9f6:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800f9f8:	687b      	ldr	r3, [r7, #4]
 800f9fa:	2200      	movs	r2, #0
 800f9fc:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800f9fe:	687b      	ldr	r3, [r7, #4]
 800fa00:	681b      	ldr	r3, [r3, #0]
 800fa02:	4a33      	ldr	r2, [pc, #204]	@ (800fad0 <UART_RxISR_8BIT+0x1b4>)
 800fa04:	4293      	cmp	r3, r2
 800fa06:	d01f      	beq.n	800fa48 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800fa08:	687b      	ldr	r3, [r7, #4]
 800fa0a:	681b      	ldr	r3, [r3, #0]
 800fa0c:	685b      	ldr	r3, [r3, #4]
 800fa0e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800fa12:	2b00      	cmp	r3, #0
 800fa14:	d018      	beq.n	800fa48 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800fa16:	687b      	ldr	r3, [r7, #4]
 800fa18:	681b      	ldr	r3, [r3, #0]
 800fa1a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fa1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fa1e:	e853 3f00 	ldrex	r3, [r3]
 800fa22:	623b      	str	r3, [r7, #32]
   return(result);
 800fa24:	6a3b      	ldr	r3, [r7, #32]
 800fa26:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800fa2a:	663b      	str	r3, [r7, #96]	@ 0x60
 800fa2c:	687b      	ldr	r3, [r7, #4]
 800fa2e:	681b      	ldr	r3, [r3, #0]
 800fa30:	461a      	mov	r2, r3
 800fa32:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800fa34:	633b      	str	r3, [r7, #48]	@ 0x30
 800fa36:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fa38:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800fa3a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800fa3c:	e841 2300 	strex	r3, r2, [r1]
 800fa40:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800fa42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fa44:	2b00      	cmp	r3, #0
 800fa46:	d1e6      	bne.n	800fa16 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800fa48:	687b      	ldr	r3, [r7, #4]
 800fa4a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800fa4c:	2b01      	cmp	r3, #1
 800fa4e:	d12e      	bne.n	800faae <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800fa50:	687b      	ldr	r3, [r7, #4]
 800fa52:	2200      	movs	r2, #0
 800fa54:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800fa56:	687b      	ldr	r3, [r7, #4]
 800fa58:	681b      	ldr	r3, [r3, #0]
 800fa5a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fa5c:	693b      	ldr	r3, [r7, #16]
 800fa5e:	e853 3f00 	ldrex	r3, [r3]
 800fa62:	60fb      	str	r3, [r7, #12]
   return(result);
 800fa64:	68fb      	ldr	r3, [r7, #12]
 800fa66:	f023 0310 	bic.w	r3, r3, #16
 800fa6a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800fa6c:	687b      	ldr	r3, [r7, #4]
 800fa6e:	681b      	ldr	r3, [r3, #0]
 800fa70:	461a      	mov	r2, r3
 800fa72:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800fa74:	61fb      	str	r3, [r7, #28]
 800fa76:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fa78:	69b9      	ldr	r1, [r7, #24]
 800fa7a:	69fa      	ldr	r2, [r7, #28]
 800fa7c:	e841 2300 	strex	r3, r2, [r1]
 800fa80:	617b      	str	r3, [r7, #20]
   return(result);
 800fa82:	697b      	ldr	r3, [r7, #20]
 800fa84:	2b00      	cmp	r3, #0
 800fa86:	d1e6      	bne.n	800fa56 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800fa88:	687b      	ldr	r3, [r7, #4]
 800fa8a:	681b      	ldr	r3, [r3, #0]
 800fa8c:	69db      	ldr	r3, [r3, #28]
 800fa8e:	f003 0310 	and.w	r3, r3, #16
 800fa92:	2b10      	cmp	r3, #16
 800fa94:	d103      	bne.n	800fa9e <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800fa96:	687b      	ldr	r3, [r7, #4]
 800fa98:	681b      	ldr	r3, [r3, #0]
 800fa9a:	2210      	movs	r2, #16
 800fa9c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800fa9e:	687b      	ldr	r3, [r7, #4]
 800faa0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800faa4:	4619      	mov	r1, r3
 800faa6:	6878      	ldr	r0, [r7, #4]
 800faa8:	f7fe fca2 	bl	800e3f0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800faac:	e00b      	b.n	800fac6 <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800faae:	6878      	ldr	r0, [r7, #4]
 800fab0:	f7f3 ff1a 	bl	80038e8 <HAL_UART_RxCpltCallback>
}
 800fab4:	e007      	b.n	800fac6 <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800fab6:	687b      	ldr	r3, [r7, #4]
 800fab8:	681b      	ldr	r3, [r3, #0]
 800faba:	699a      	ldr	r2, [r3, #24]
 800fabc:	687b      	ldr	r3, [r7, #4]
 800fabe:	681b      	ldr	r3, [r3, #0]
 800fac0:	f042 0208 	orr.w	r2, r2, #8
 800fac4:	619a      	str	r2, [r3, #24]
}
 800fac6:	bf00      	nop
 800fac8:	3770      	adds	r7, #112	@ 0x70
 800faca:	46bd      	mov	sp, r7
 800facc:	bd80      	pop	{r7, pc}
 800face:	bf00      	nop
 800fad0:	58000c00 	.word	0x58000c00

0800fad4 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800fad4:	b580      	push	{r7, lr}
 800fad6:	b09c      	sub	sp, #112	@ 0x70
 800fad8:	af00      	add	r7, sp, #0
 800fada:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800fadc:	687b      	ldr	r3, [r7, #4]
 800fade:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800fae2:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800fae6:	687b      	ldr	r3, [r7, #4]
 800fae8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800faec:	2b22      	cmp	r3, #34	@ 0x22
 800faee:	f040 80be 	bne.w	800fc6e <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800faf2:	687b      	ldr	r3, [r7, #4]
 800faf4:	681b      	ldr	r3, [r3, #0]
 800faf6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800faf8:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800fafc:	687b      	ldr	r3, [r7, #4]
 800fafe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800fb00:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800fb02:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800fb06:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800fb0a:	4013      	ands	r3, r2
 800fb0c:	b29a      	uxth	r2, r3
 800fb0e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800fb10:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800fb12:	687b      	ldr	r3, [r7, #4]
 800fb14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800fb16:	1c9a      	adds	r2, r3, #2
 800fb18:	687b      	ldr	r3, [r7, #4]
 800fb1a:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800fb1c:	687b      	ldr	r3, [r7, #4]
 800fb1e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800fb22:	b29b      	uxth	r3, r3
 800fb24:	3b01      	subs	r3, #1
 800fb26:	b29a      	uxth	r2, r3
 800fb28:	687b      	ldr	r3, [r7, #4]
 800fb2a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800fb2e:	687b      	ldr	r3, [r7, #4]
 800fb30:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800fb34:	b29b      	uxth	r3, r3
 800fb36:	2b00      	cmp	r3, #0
 800fb38:	f040 80a1 	bne.w	800fc7e <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800fb3c:	687b      	ldr	r3, [r7, #4]
 800fb3e:	681b      	ldr	r3, [r3, #0]
 800fb40:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fb42:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800fb44:	e853 3f00 	ldrex	r3, [r3]
 800fb48:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800fb4a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800fb4c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800fb50:	667b      	str	r3, [r7, #100]	@ 0x64
 800fb52:	687b      	ldr	r3, [r7, #4]
 800fb54:	681b      	ldr	r3, [r3, #0]
 800fb56:	461a      	mov	r2, r3
 800fb58:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800fb5a:	657b      	str	r3, [r7, #84]	@ 0x54
 800fb5c:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fb5e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800fb60:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800fb62:	e841 2300 	strex	r3, r2, [r1]
 800fb66:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800fb68:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800fb6a:	2b00      	cmp	r3, #0
 800fb6c:	d1e6      	bne.n	800fb3c <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800fb6e:	687b      	ldr	r3, [r7, #4]
 800fb70:	681b      	ldr	r3, [r3, #0]
 800fb72:	3308      	adds	r3, #8
 800fb74:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fb76:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fb78:	e853 3f00 	ldrex	r3, [r3]
 800fb7c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800fb7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fb80:	f023 0301 	bic.w	r3, r3, #1
 800fb84:	663b      	str	r3, [r7, #96]	@ 0x60
 800fb86:	687b      	ldr	r3, [r7, #4]
 800fb88:	681b      	ldr	r3, [r3, #0]
 800fb8a:	3308      	adds	r3, #8
 800fb8c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800fb8e:	643a      	str	r2, [r7, #64]	@ 0x40
 800fb90:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fb92:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800fb94:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800fb96:	e841 2300 	strex	r3, r2, [r1]
 800fb9a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800fb9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fb9e:	2b00      	cmp	r3, #0
 800fba0:	d1e5      	bne.n	800fb6e <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800fba2:	687b      	ldr	r3, [r7, #4]
 800fba4:	2220      	movs	r2, #32
 800fba6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800fbaa:	687b      	ldr	r3, [r7, #4]
 800fbac:	2200      	movs	r2, #0
 800fbae:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800fbb0:	687b      	ldr	r3, [r7, #4]
 800fbb2:	2200      	movs	r2, #0
 800fbb4:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800fbb6:	687b      	ldr	r3, [r7, #4]
 800fbb8:	681b      	ldr	r3, [r3, #0]
 800fbba:	4a33      	ldr	r2, [pc, #204]	@ (800fc88 <UART_RxISR_16BIT+0x1b4>)
 800fbbc:	4293      	cmp	r3, r2
 800fbbe:	d01f      	beq.n	800fc00 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800fbc0:	687b      	ldr	r3, [r7, #4]
 800fbc2:	681b      	ldr	r3, [r3, #0]
 800fbc4:	685b      	ldr	r3, [r3, #4]
 800fbc6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800fbca:	2b00      	cmp	r3, #0
 800fbcc:	d018      	beq.n	800fc00 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800fbce:	687b      	ldr	r3, [r7, #4]
 800fbd0:	681b      	ldr	r3, [r3, #0]
 800fbd2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fbd4:	6a3b      	ldr	r3, [r7, #32]
 800fbd6:	e853 3f00 	ldrex	r3, [r3]
 800fbda:	61fb      	str	r3, [r7, #28]
   return(result);
 800fbdc:	69fb      	ldr	r3, [r7, #28]
 800fbde:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800fbe2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800fbe4:	687b      	ldr	r3, [r7, #4]
 800fbe6:	681b      	ldr	r3, [r3, #0]
 800fbe8:	461a      	mov	r2, r3
 800fbea:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800fbec:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800fbee:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fbf0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800fbf2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800fbf4:	e841 2300 	strex	r3, r2, [r1]
 800fbf8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800fbfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fbfc:	2b00      	cmp	r3, #0
 800fbfe:	d1e6      	bne.n	800fbce <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800fc00:	687b      	ldr	r3, [r7, #4]
 800fc02:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800fc04:	2b01      	cmp	r3, #1
 800fc06:	d12e      	bne.n	800fc66 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800fc08:	687b      	ldr	r3, [r7, #4]
 800fc0a:	2200      	movs	r2, #0
 800fc0c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800fc0e:	687b      	ldr	r3, [r7, #4]
 800fc10:	681b      	ldr	r3, [r3, #0]
 800fc12:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fc14:	68fb      	ldr	r3, [r7, #12]
 800fc16:	e853 3f00 	ldrex	r3, [r3]
 800fc1a:	60bb      	str	r3, [r7, #8]
   return(result);
 800fc1c:	68bb      	ldr	r3, [r7, #8]
 800fc1e:	f023 0310 	bic.w	r3, r3, #16
 800fc22:	65bb      	str	r3, [r7, #88]	@ 0x58
 800fc24:	687b      	ldr	r3, [r7, #4]
 800fc26:	681b      	ldr	r3, [r3, #0]
 800fc28:	461a      	mov	r2, r3
 800fc2a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800fc2c:	61bb      	str	r3, [r7, #24]
 800fc2e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fc30:	6979      	ldr	r1, [r7, #20]
 800fc32:	69ba      	ldr	r2, [r7, #24]
 800fc34:	e841 2300 	strex	r3, r2, [r1]
 800fc38:	613b      	str	r3, [r7, #16]
   return(result);
 800fc3a:	693b      	ldr	r3, [r7, #16]
 800fc3c:	2b00      	cmp	r3, #0
 800fc3e:	d1e6      	bne.n	800fc0e <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800fc40:	687b      	ldr	r3, [r7, #4]
 800fc42:	681b      	ldr	r3, [r3, #0]
 800fc44:	69db      	ldr	r3, [r3, #28]
 800fc46:	f003 0310 	and.w	r3, r3, #16
 800fc4a:	2b10      	cmp	r3, #16
 800fc4c:	d103      	bne.n	800fc56 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800fc4e:	687b      	ldr	r3, [r7, #4]
 800fc50:	681b      	ldr	r3, [r3, #0]
 800fc52:	2210      	movs	r2, #16
 800fc54:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800fc56:	687b      	ldr	r3, [r7, #4]
 800fc58:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800fc5c:	4619      	mov	r1, r3
 800fc5e:	6878      	ldr	r0, [r7, #4]
 800fc60:	f7fe fbc6 	bl	800e3f0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800fc64:	e00b      	b.n	800fc7e <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800fc66:	6878      	ldr	r0, [r7, #4]
 800fc68:	f7f3 fe3e 	bl	80038e8 <HAL_UART_RxCpltCallback>
}
 800fc6c:	e007      	b.n	800fc7e <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800fc6e:	687b      	ldr	r3, [r7, #4]
 800fc70:	681b      	ldr	r3, [r3, #0]
 800fc72:	699a      	ldr	r2, [r3, #24]
 800fc74:	687b      	ldr	r3, [r7, #4]
 800fc76:	681b      	ldr	r3, [r3, #0]
 800fc78:	f042 0208 	orr.w	r2, r2, #8
 800fc7c:	619a      	str	r2, [r3, #24]
}
 800fc7e:	bf00      	nop
 800fc80:	3770      	adds	r7, #112	@ 0x70
 800fc82:	46bd      	mov	sp, r7
 800fc84:	bd80      	pop	{r7, pc}
 800fc86:	bf00      	nop
 800fc88:	58000c00 	.word	0x58000c00

0800fc8c <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800fc8c:	b580      	push	{r7, lr}
 800fc8e:	b0ac      	sub	sp, #176	@ 0xb0
 800fc90:	af00      	add	r7, sp, #0
 800fc92:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800fc94:	687b      	ldr	r3, [r7, #4]
 800fc96:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800fc9a:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800fc9e:	687b      	ldr	r3, [r7, #4]
 800fca0:	681b      	ldr	r3, [r3, #0]
 800fca2:	69db      	ldr	r3, [r3, #28]
 800fca4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800fca8:	687b      	ldr	r3, [r7, #4]
 800fcaa:	681b      	ldr	r3, [r3, #0]
 800fcac:	681b      	ldr	r3, [r3, #0]
 800fcae:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800fcb2:	687b      	ldr	r3, [r7, #4]
 800fcb4:	681b      	ldr	r3, [r3, #0]
 800fcb6:	689b      	ldr	r3, [r3, #8]
 800fcb8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800fcbc:	687b      	ldr	r3, [r7, #4]
 800fcbe:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800fcc2:	2b22      	cmp	r3, #34	@ 0x22
 800fcc4:	f040 8181 	bne.w	800ffca <UART_RxISR_8BIT_FIFOEN+0x33e>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800fcc8:	687b      	ldr	r3, [r7, #4]
 800fcca:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800fcce:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800fcd2:	e124      	b.n	800ff1e <UART_RxISR_8BIT_FIFOEN+0x292>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800fcd4:	687b      	ldr	r3, [r7, #4]
 800fcd6:	681b      	ldr	r3, [r3, #0]
 800fcd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fcda:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800fcde:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 800fce2:	b2d9      	uxtb	r1, r3
 800fce4:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 800fce8:	b2da      	uxtb	r2, r3
 800fcea:	687b      	ldr	r3, [r7, #4]
 800fcec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800fcee:	400a      	ands	r2, r1
 800fcf0:	b2d2      	uxtb	r2, r2
 800fcf2:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800fcf4:	687b      	ldr	r3, [r7, #4]
 800fcf6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800fcf8:	1c5a      	adds	r2, r3, #1
 800fcfa:	687b      	ldr	r3, [r7, #4]
 800fcfc:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800fcfe:	687b      	ldr	r3, [r7, #4]
 800fd00:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800fd04:	b29b      	uxth	r3, r3
 800fd06:	3b01      	subs	r3, #1
 800fd08:	b29a      	uxth	r2, r3
 800fd0a:	687b      	ldr	r3, [r7, #4]
 800fd0c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800fd10:	687b      	ldr	r3, [r7, #4]
 800fd12:	681b      	ldr	r3, [r3, #0]
 800fd14:	69db      	ldr	r3, [r3, #28]
 800fd16:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800fd1a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fd1e:	f003 0307 	and.w	r3, r3, #7
 800fd22:	2b00      	cmp	r3, #0
 800fd24:	d053      	beq.n	800fdce <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800fd26:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fd2a:	f003 0301 	and.w	r3, r3, #1
 800fd2e:	2b00      	cmp	r3, #0
 800fd30:	d011      	beq.n	800fd56 <UART_RxISR_8BIT_FIFOEN+0xca>
 800fd32:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800fd36:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800fd3a:	2b00      	cmp	r3, #0
 800fd3c:	d00b      	beq.n	800fd56 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800fd3e:	687b      	ldr	r3, [r7, #4]
 800fd40:	681b      	ldr	r3, [r3, #0]
 800fd42:	2201      	movs	r2, #1
 800fd44:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800fd46:	687b      	ldr	r3, [r7, #4]
 800fd48:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fd4c:	f043 0201 	orr.w	r2, r3, #1
 800fd50:	687b      	ldr	r3, [r7, #4]
 800fd52:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800fd56:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fd5a:	f003 0302 	and.w	r3, r3, #2
 800fd5e:	2b00      	cmp	r3, #0
 800fd60:	d011      	beq.n	800fd86 <UART_RxISR_8BIT_FIFOEN+0xfa>
 800fd62:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800fd66:	f003 0301 	and.w	r3, r3, #1
 800fd6a:	2b00      	cmp	r3, #0
 800fd6c:	d00b      	beq.n	800fd86 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800fd6e:	687b      	ldr	r3, [r7, #4]
 800fd70:	681b      	ldr	r3, [r3, #0]
 800fd72:	2202      	movs	r2, #2
 800fd74:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800fd76:	687b      	ldr	r3, [r7, #4]
 800fd78:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fd7c:	f043 0204 	orr.w	r2, r3, #4
 800fd80:	687b      	ldr	r3, [r7, #4]
 800fd82:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800fd86:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fd8a:	f003 0304 	and.w	r3, r3, #4
 800fd8e:	2b00      	cmp	r3, #0
 800fd90:	d011      	beq.n	800fdb6 <UART_RxISR_8BIT_FIFOEN+0x12a>
 800fd92:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800fd96:	f003 0301 	and.w	r3, r3, #1
 800fd9a:	2b00      	cmp	r3, #0
 800fd9c:	d00b      	beq.n	800fdb6 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800fd9e:	687b      	ldr	r3, [r7, #4]
 800fda0:	681b      	ldr	r3, [r3, #0]
 800fda2:	2204      	movs	r2, #4
 800fda4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800fda6:	687b      	ldr	r3, [r7, #4]
 800fda8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fdac:	f043 0202 	orr.w	r2, r3, #2
 800fdb0:	687b      	ldr	r3, [r7, #4]
 800fdb2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800fdb6:	687b      	ldr	r3, [r7, #4]
 800fdb8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fdbc:	2b00      	cmp	r3, #0
 800fdbe:	d006      	beq.n	800fdce <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800fdc0:	6878      	ldr	r0, [r7, #4]
 800fdc2:	f7fe fb0b 	bl	800e3dc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800fdc6:	687b      	ldr	r3, [r7, #4]
 800fdc8:	2200      	movs	r2, #0
 800fdca:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800fdce:	687b      	ldr	r3, [r7, #4]
 800fdd0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800fdd4:	b29b      	uxth	r3, r3
 800fdd6:	2b00      	cmp	r3, #0
 800fdd8:	f040 80a1 	bne.w	800ff1e <UART_RxISR_8BIT_FIFOEN+0x292>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800fddc:	687b      	ldr	r3, [r7, #4]
 800fdde:	681b      	ldr	r3, [r3, #0]
 800fde0:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fde2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800fde4:	e853 3f00 	ldrex	r3, [r3]
 800fde8:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 800fdea:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fdec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800fdf0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800fdf4:	687b      	ldr	r3, [r7, #4]
 800fdf6:	681b      	ldr	r3, [r3, #0]
 800fdf8:	461a      	mov	r2, r3
 800fdfa:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800fdfe:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800fe00:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fe02:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 800fe04:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800fe06:	e841 2300 	strex	r3, r2, [r1]
 800fe0a:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 800fe0c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800fe0e:	2b00      	cmp	r3, #0
 800fe10:	d1e4      	bne.n	800fddc <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800fe12:	687b      	ldr	r3, [r7, #4]
 800fe14:	681b      	ldr	r3, [r3, #0]
 800fe16:	3308      	adds	r3, #8
 800fe18:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fe1a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800fe1c:	e853 3f00 	ldrex	r3, [r3]
 800fe20:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800fe22:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800fe24:	4b6f      	ldr	r3, [pc, #444]	@ (800ffe4 <UART_RxISR_8BIT_FIFOEN+0x358>)
 800fe26:	4013      	ands	r3, r2
 800fe28:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800fe2c:	687b      	ldr	r3, [r7, #4]
 800fe2e:	681b      	ldr	r3, [r3, #0]
 800fe30:	3308      	adds	r3, #8
 800fe32:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800fe36:	66ba      	str	r2, [r7, #104]	@ 0x68
 800fe38:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fe3a:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800fe3c:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800fe3e:	e841 2300 	strex	r3, r2, [r1]
 800fe42:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800fe44:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800fe46:	2b00      	cmp	r3, #0
 800fe48:	d1e3      	bne.n	800fe12 <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800fe4a:	687b      	ldr	r3, [r7, #4]
 800fe4c:	2220      	movs	r2, #32
 800fe4e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800fe52:	687b      	ldr	r3, [r7, #4]
 800fe54:	2200      	movs	r2, #0
 800fe56:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800fe58:	687b      	ldr	r3, [r7, #4]
 800fe5a:	2200      	movs	r2, #0
 800fe5c:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800fe5e:	687b      	ldr	r3, [r7, #4]
 800fe60:	681b      	ldr	r3, [r3, #0]
 800fe62:	4a61      	ldr	r2, [pc, #388]	@ (800ffe8 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 800fe64:	4293      	cmp	r3, r2
 800fe66:	d021      	beq.n	800feac <UART_RxISR_8BIT_FIFOEN+0x220>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800fe68:	687b      	ldr	r3, [r7, #4]
 800fe6a:	681b      	ldr	r3, [r3, #0]
 800fe6c:	685b      	ldr	r3, [r3, #4]
 800fe6e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800fe72:	2b00      	cmp	r3, #0
 800fe74:	d01a      	beq.n	800feac <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800fe76:	687b      	ldr	r3, [r7, #4]
 800fe78:	681b      	ldr	r3, [r3, #0]
 800fe7a:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fe7c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800fe7e:	e853 3f00 	ldrex	r3, [r3]
 800fe82:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800fe84:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800fe86:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800fe8a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800fe8e:	687b      	ldr	r3, [r7, #4]
 800fe90:	681b      	ldr	r3, [r3, #0]
 800fe92:	461a      	mov	r2, r3
 800fe94:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800fe98:	657b      	str	r3, [r7, #84]	@ 0x54
 800fe9a:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fe9c:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800fe9e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800fea0:	e841 2300 	strex	r3, r2, [r1]
 800fea4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800fea6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800fea8:	2b00      	cmp	r3, #0
 800feaa:	d1e4      	bne.n	800fe76 <UART_RxISR_8BIT_FIFOEN+0x1ea>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800feac:	687b      	ldr	r3, [r7, #4]
 800feae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800feb0:	2b01      	cmp	r3, #1
 800feb2:	d130      	bne.n	800ff16 <UART_RxISR_8BIT_FIFOEN+0x28a>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800feb4:	687b      	ldr	r3, [r7, #4]
 800feb6:	2200      	movs	r2, #0
 800feb8:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800feba:	687b      	ldr	r3, [r7, #4]
 800febc:	681b      	ldr	r3, [r3, #0]
 800febe:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fec0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fec2:	e853 3f00 	ldrex	r3, [r3]
 800fec6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800fec8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800feca:	f023 0310 	bic.w	r3, r3, #16
 800fece:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800fed2:	687b      	ldr	r3, [r7, #4]
 800fed4:	681b      	ldr	r3, [r3, #0]
 800fed6:	461a      	mov	r2, r3
 800fed8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800fedc:	643b      	str	r3, [r7, #64]	@ 0x40
 800fede:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fee0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800fee2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800fee4:	e841 2300 	strex	r3, r2, [r1]
 800fee8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800feea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800feec:	2b00      	cmp	r3, #0
 800feee:	d1e4      	bne.n	800feba <UART_RxISR_8BIT_FIFOEN+0x22e>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800fef0:	687b      	ldr	r3, [r7, #4]
 800fef2:	681b      	ldr	r3, [r3, #0]
 800fef4:	69db      	ldr	r3, [r3, #28]
 800fef6:	f003 0310 	and.w	r3, r3, #16
 800fefa:	2b10      	cmp	r3, #16
 800fefc:	d103      	bne.n	800ff06 <UART_RxISR_8BIT_FIFOEN+0x27a>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800fefe:	687b      	ldr	r3, [r7, #4]
 800ff00:	681b      	ldr	r3, [r3, #0]
 800ff02:	2210      	movs	r2, #16
 800ff04:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800ff06:	687b      	ldr	r3, [r7, #4]
 800ff08:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800ff0c:	4619      	mov	r1, r3
 800ff0e:	6878      	ldr	r0, [r7, #4]
 800ff10:	f7fe fa6e 	bl	800e3f0 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800ff14:	e00e      	b.n	800ff34 <UART_RxISR_8BIT_FIFOEN+0x2a8>
          HAL_UART_RxCpltCallback(huart);
 800ff16:	6878      	ldr	r0, [r7, #4]
 800ff18:	f7f3 fce6 	bl	80038e8 <HAL_UART_RxCpltCallback>
        break;
 800ff1c:	e00a      	b.n	800ff34 <UART_RxISR_8BIT_FIFOEN+0x2a8>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800ff1e:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 800ff22:	2b00      	cmp	r3, #0
 800ff24:	d006      	beq.n	800ff34 <UART_RxISR_8BIT_FIFOEN+0x2a8>
 800ff26:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ff2a:	f003 0320 	and.w	r3, r3, #32
 800ff2e:	2b00      	cmp	r3, #0
 800ff30:	f47f aed0 	bne.w	800fcd4 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800ff34:	687b      	ldr	r3, [r7, #4]
 800ff36:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ff3a:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800ff3e:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800ff42:	2b00      	cmp	r3, #0
 800ff44:	d049      	beq.n	800ffda <UART_RxISR_8BIT_FIFOEN+0x34e>
 800ff46:	687b      	ldr	r3, [r7, #4]
 800ff48:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800ff4c:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 800ff50:	429a      	cmp	r2, r3
 800ff52:	d242      	bcs.n	800ffda <UART_RxISR_8BIT_FIFOEN+0x34e>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800ff54:	687b      	ldr	r3, [r7, #4]
 800ff56:	681b      	ldr	r3, [r3, #0]
 800ff58:	3308      	adds	r3, #8
 800ff5a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ff5c:	6a3b      	ldr	r3, [r7, #32]
 800ff5e:	e853 3f00 	ldrex	r3, [r3]
 800ff62:	61fb      	str	r3, [r7, #28]
   return(result);
 800ff64:	69fb      	ldr	r3, [r7, #28]
 800ff66:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800ff6a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800ff6e:	687b      	ldr	r3, [r7, #4]
 800ff70:	681b      	ldr	r3, [r3, #0]
 800ff72:	3308      	adds	r3, #8
 800ff74:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800ff78:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800ff7a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ff7c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800ff7e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ff80:	e841 2300 	strex	r3, r2, [r1]
 800ff84:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800ff86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ff88:	2b00      	cmp	r3, #0
 800ff8a:	d1e3      	bne.n	800ff54 <UART_RxISR_8BIT_FIFOEN+0x2c8>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800ff8c:	687b      	ldr	r3, [r7, #4]
 800ff8e:	4a17      	ldr	r2, [pc, #92]	@ (800ffec <UART_RxISR_8BIT_FIFOEN+0x360>)
 800ff90:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800ff92:	687b      	ldr	r3, [r7, #4]
 800ff94:	681b      	ldr	r3, [r3, #0]
 800ff96:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ff98:	68fb      	ldr	r3, [r7, #12]
 800ff9a:	e853 3f00 	ldrex	r3, [r3]
 800ff9e:	60bb      	str	r3, [r7, #8]
   return(result);
 800ffa0:	68bb      	ldr	r3, [r7, #8]
 800ffa2:	f043 0320 	orr.w	r3, r3, #32
 800ffa6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800ffaa:	687b      	ldr	r3, [r7, #4]
 800ffac:	681b      	ldr	r3, [r3, #0]
 800ffae:	461a      	mov	r2, r3
 800ffb0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800ffb4:	61bb      	str	r3, [r7, #24]
 800ffb6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ffb8:	6979      	ldr	r1, [r7, #20]
 800ffba:	69ba      	ldr	r2, [r7, #24]
 800ffbc:	e841 2300 	strex	r3, r2, [r1]
 800ffc0:	613b      	str	r3, [r7, #16]
   return(result);
 800ffc2:	693b      	ldr	r3, [r7, #16]
 800ffc4:	2b00      	cmp	r3, #0
 800ffc6:	d1e4      	bne.n	800ff92 <UART_RxISR_8BIT_FIFOEN+0x306>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800ffc8:	e007      	b.n	800ffda <UART_RxISR_8BIT_FIFOEN+0x34e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800ffca:	687b      	ldr	r3, [r7, #4]
 800ffcc:	681b      	ldr	r3, [r3, #0]
 800ffce:	699a      	ldr	r2, [r3, #24]
 800ffd0:	687b      	ldr	r3, [r7, #4]
 800ffd2:	681b      	ldr	r3, [r3, #0]
 800ffd4:	f042 0208 	orr.w	r2, r2, #8
 800ffd8:	619a      	str	r2, [r3, #24]
}
 800ffda:	bf00      	nop
 800ffdc:	37b0      	adds	r7, #176	@ 0xb0
 800ffde:	46bd      	mov	sp, r7
 800ffe0:	bd80      	pop	{r7, pc}
 800ffe2:	bf00      	nop
 800ffe4:	effffffe 	.word	0xeffffffe
 800ffe8:	58000c00 	.word	0x58000c00
 800ffec:	0800f91d 	.word	0x0800f91d

0800fff0 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800fff0:	b580      	push	{r7, lr}
 800fff2:	b0ae      	sub	sp, #184	@ 0xb8
 800fff4:	af00      	add	r7, sp, #0
 800fff6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800fff8:	687b      	ldr	r3, [r7, #4]
 800fffa:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800fffe:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8010002:	687b      	ldr	r3, [r7, #4]
 8010004:	681b      	ldr	r3, [r3, #0]
 8010006:	69db      	ldr	r3, [r3, #28]
 8010008:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 801000c:	687b      	ldr	r3, [r7, #4]
 801000e:	681b      	ldr	r3, [r3, #0]
 8010010:	681b      	ldr	r3, [r3, #0]
 8010012:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8010016:	687b      	ldr	r3, [r7, #4]
 8010018:	681b      	ldr	r3, [r3, #0]
 801001a:	689b      	ldr	r3, [r3, #8]
 801001c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8010020:	687b      	ldr	r3, [r7, #4]
 8010022:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8010026:	2b22      	cmp	r3, #34	@ 0x22
 8010028:	f040 8185 	bne.w	8010336 <UART_RxISR_16BIT_FIFOEN+0x346>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 801002c:	687b      	ldr	r3, [r7, #4]
 801002e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8010032:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8010036:	e128      	b.n	801028a <UART_RxISR_16BIT_FIFOEN+0x29a>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8010038:	687b      	ldr	r3, [r7, #4]
 801003a:	681b      	ldr	r3, [r3, #0]
 801003c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801003e:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8010042:	687b      	ldr	r3, [r7, #4]
 8010044:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010046:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 801004a:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 801004e:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 8010052:	4013      	ands	r3, r2
 8010054:	b29a      	uxth	r2, r3
 8010056:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 801005a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 801005c:	687b      	ldr	r3, [r7, #4]
 801005e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010060:	1c9a      	adds	r2, r3, #2
 8010062:	687b      	ldr	r3, [r7, #4]
 8010064:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8010066:	687b      	ldr	r3, [r7, #4]
 8010068:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 801006c:	b29b      	uxth	r3, r3
 801006e:	3b01      	subs	r3, #1
 8010070:	b29a      	uxth	r2, r3
 8010072:	687b      	ldr	r3, [r7, #4]
 8010074:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8010078:	687b      	ldr	r3, [r7, #4]
 801007a:	681b      	ldr	r3, [r3, #0]
 801007c:	69db      	ldr	r3, [r3, #28]
 801007e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8010082:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8010086:	f003 0307 	and.w	r3, r3, #7
 801008a:	2b00      	cmp	r3, #0
 801008c:	d053      	beq.n	8010136 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 801008e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8010092:	f003 0301 	and.w	r3, r3, #1
 8010096:	2b00      	cmp	r3, #0
 8010098:	d011      	beq.n	80100be <UART_RxISR_16BIT_FIFOEN+0xce>
 801009a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801009e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80100a2:	2b00      	cmp	r3, #0
 80100a4:	d00b      	beq.n	80100be <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80100a6:	687b      	ldr	r3, [r7, #4]
 80100a8:	681b      	ldr	r3, [r3, #0]
 80100aa:	2201      	movs	r2, #1
 80100ac:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80100ae:	687b      	ldr	r3, [r7, #4]
 80100b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80100b4:	f043 0201 	orr.w	r2, r3, #1
 80100b8:	687b      	ldr	r3, [r7, #4]
 80100ba:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80100be:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80100c2:	f003 0302 	and.w	r3, r3, #2
 80100c6:	2b00      	cmp	r3, #0
 80100c8:	d011      	beq.n	80100ee <UART_RxISR_16BIT_FIFOEN+0xfe>
 80100ca:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80100ce:	f003 0301 	and.w	r3, r3, #1
 80100d2:	2b00      	cmp	r3, #0
 80100d4:	d00b      	beq.n	80100ee <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80100d6:	687b      	ldr	r3, [r7, #4]
 80100d8:	681b      	ldr	r3, [r3, #0]
 80100da:	2202      	movs	r2, #2
 80100dc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80100de:	687b      	ldr	r3, [r7, #4]
 80100e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80100e4:	f043 0204 	orr.w	r2, r3, #4
 80100e8:	687b      	ldr	r3, [r7, #4]
 80100ea:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80100ee:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80100f2:	f003 0304 	and.w	r3, r3, #4
 80100f6:	2b00      	cmp	r3, #0
 80100f8:	d011      	beq.n	801011e <UART_RxISR_16BIT_FIFOEN+0x12e>
 80100fa:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80100fe:	f003 0301 	and.w	r3, r3, #1
 8010102:	2b00      	cmp	r3, #0
 8010104:	d00b      	beq.n	801011e <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8010106:	687b      	ldr	r3, [r7, #4]
 8010108:	681b      	ldr	r3, [r3, #0]
 801010a:	2204      	movs	r2, #4
 801010c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 801010e:	687b      	ldr	r3, [r7, #4]
 8010110:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010114:	f043 0202 	orr.w	r2, r3, #2
 8010118:	687b      	ldr	r3, [r7, #4]
 801011a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 801011e:	687b      	ldr	r3, [r7, #4]
 8010120:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010124:	2b00      	cmp	r3, #0
 8010126:	d006      	beq.n	8010136 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8010128:	6878      	ldr	r0, [r7, #4]
 801012a:	f7fe f957 	bl	800e3dc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 801012e:	687b      	ldr	r3, [r7, #4]
 8010130:	2200      	movs	r2, #0
 8010132:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8010136:	687b      	ldr	r3, [r7, #4]
 8010138:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 801013c:	b29b      	uxth	r3, r3
 801013e:	2b00      	cmp	r3, #0
 8010140:	f040 80a3 	bne.w	801028a <UART_RxISR_16BIT_FIFOEN+0x29a>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8010144:	687b      	ldr	r3, [r7, #4]
 8010146:	681b      	ldr	r3, [r3, #0]
 8010148:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801014a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 801014c:	e853 3f00 	ldrex	r3, [r3]
 8010150:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8010152:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8010154:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8010158:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 801015c:	687b      	ldr	r3, [r7, #4]
 801015e:	681b      	ldr	r3, [r3, #0]
 8010160:	461a      	mov	r2, r3
 8010162:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8010166:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 801016a:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801016c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 801016e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8010172:	e841 2300 	strex	r3, r2, [r1]
 8010176:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8010178:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801017a:	2b00      	cmp	r3, #0
 801017c:	d1e2      	bne.n	8010144 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 801017e:	687b      	ldr	r3, [r7, #4]
 8010180:	681b      	ldr	r3, [r3, #0]
 8010182:	3308      	adds	r3, #8
 8010184:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010186:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8010188:	e853 3f00 	ldrex	r3, [r3]
 801018c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 801018e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8010190:	4b6f      	ldr	r3, [pc, #444]	@ (8010350 <UART_RxISR_16BIT_FIFOEN+0x360>)
 8010192:	4013      	ands	r3, r2
 8010194:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8010198:	687b      	ldr	r3, [r7, #4]
 801019a:	681b      	ldr	r3, [r3, #0]
 801019c:	3308      	adds	r3, #8
 801019e:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 80101a2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80101a4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80101a6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80101a8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80101aa:	e841 2300 	strex	r3, r2, [r1]
 80101ae:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80101b0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80101b2:	2b00      	cmp	r3, #0
 80101b4:	d1e3      	bne.n	801017e <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80101b6:	687b      	ldr	r3, [r7, #4]
 80101b8:	2220      	movs	r2, #32
 80101ba:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80101be:	687b      	ldr	r3, [r7, #4]
 80101c0:	2200      	movs	r2, #0
 80101c2:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 80101c4:	687b      	ldr	r3, [r7, #4]
 80101c6:	2200      	movs	r2, #0
 80101c8:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80101ca:	687b      	ldr	r3, [r7, #4]
 80101cc:	681b      	ldr	r3, [r3, #0]
 80101ce:	4a61      	ldr	r2, [pc, #388]	@ (8010354 <UART_RxISR_16BIT_FIFOEN+0x364>)
 80101d0:	4293      	cmp	r3, r2
 80101d2:	d021      	beq.n	8010218 <UART_RxISR_16BIT_FIFOEN+0x228>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80101d4:	687b      	ldr	r3, [r7, #4]
 80101d6:	681b      	ldr	r3, [r3, #0]
 80101d8:	685b      	ldr	r3, [r3, #4]
 80101da:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80101de:	2b00      	cmp	r3, #0
 80101e0:	d01a      	beq.n	8010218 <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80101e2:	687b      	ldr	r3, [r7, #4]
 80101e4:	681b      	ldr	r3, [r3, #0]
 80101e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80101e8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80101ea:	e853 3f00 	ldrex	r3, [r3]
 80101ee:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80101f0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80101f2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80101f6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80101fa:	687b      	ldr	r3, [r7, #4]
 80101fc:	681b      	ldr	r3, [r3, #0]
 80101fe:	461a      	mov	r2, r3
 8010200:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8010204:	65bb      	str	r3, [r7, #88]	@ 0x58
 8010206:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010208:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 801020a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 801020c:	e841 2300 	strex	r3, r2, [r1]
 8010210:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8010212:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010214:	2b00      	cmp	r3, #0
 8010216:	d1e4      	bne.n	80101e2 <UART_RxISR_16BIT_FIFOEN+0x1f2>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010218:	687b      	ldr	r3, [r7, #4]
 801021a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801021c:	2b01      	cmp	r3, #1
 801021e:	d130      	bne.n	8010282 <UART_RxISR_16BIT_FIFOEN+0x292>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010220:	687b      	ldr	r3, [r7, #4]
 8010222:	2200      	movs	r2, #0
 8010224:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8010226:	687b      	ldr	r3, [r7, #4]
 8010228:	681b      	ldr	r3, [r3, #0]
 801022a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801022c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801022e:	e853 3f00 	ldrex	r3, [r3]
 8010232:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8010234:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010236:	f023 0310 	bic.w	r3, r3, #16
 801023a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 801023e:	687b      	ldr	r3, [r7, #4]
 8010240:	681b      	ldr	r3, [r3, #0]
 8010242:	461a      	mov	r2, r3
 8010244:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8010248:	647b      	str	r3, [r7, #68]	@ 0x44
 801024a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801024c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 801024e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8010250:	e841 2300 	strex	r3, r2, [r1]
 8010254:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8010256:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010258:	2b00      	cmp	r3, #0
 801025a:	d1e4      	bne.n	8010226 <UART_RxISR_16BIT_FIFOEN+0x236>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 801025c:	687b      	ldr	r3, [r7, #4]
 801025e:	681b      	ldr	r3, [r3, #0]
 8010260:	69db      	ldr	r3, [r3, #28]
 8010262:	f003 0310 	and.w	r3, r3, #16
 8010266:	2b10      	cmp	r3, #16
 8010268:	d103      	bne.n	8010272 <UART_RxISR_16BIT_FIFOEN+0x282>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 801026a:	687b      	ldr	r3, [r7, #4]
 801026c:	681b      	ldr	r3, [r3, #0]
 801026e:	2210      	movs	r2, #16
 8010270:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8010272:	687b      	ldr	r3, [r7, #4]
 8010274:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8010278:	4619      	mov	r1, r3
 801027a:	6878      	ldr	r0, [r7, #4]
 801027c:	f7fe f8b8 	bl	800e3f0 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8010280:	e00e      	b.n	80102a0 <UART_RxISR_16BIT_FIFOEN+0x2b0>
          HAL_UART_RxCpltCallback(huart);
 8010282:	6878      	ldr	r0, [r7, #4]
 8010284:	f7f3 fb30 	bl	80038e8 <HAL_UART_RxCpltCallback>
        break;
 8010288:	e00a      	b.n	80102a0 <UART_RxISR_16BIT_FIFOEN+0x2b0>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 801028a:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 801028e:	2b00      	cmp	r3, #0
 8010290:	d006      	beq.n	80102a0 <UART_RxISR_16BIT_FIFOEN+0x2b0>
 8010292:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8010296:	f003 0320 	and.w	r3, r3, #32
 801029a:	2b00      	cmp	r3, #0
 801029c:	f47f aecc 	bne.w	8010038 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80102a0:	687b      	ldr	r3, [r7, #4]
 80102a2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80102a6:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80102aa:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 80102ae:	2b00      	cmp	r3, #0
 80102b0:	d049      	beq.n	8010346 <UART_RxISR_16BIT_FIFOEN+0x356>
 80102b2:	687b      	ldr	r3, [r7, #4]
 80102b4:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80102b8:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 80102bc:	429a      	cmp	r2, r3
 80102be:	d242      	bcs.n	8010346 <UART_RxISR_16BIT_FIFOEN+0x356>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80102c0:	687b      	ldr	r3, [r7, #4]
 80102c2:	681b      	ldr	r3, [r3, #0]
 80102c4:	3308      	adds	r3, #8
 80102c6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80102c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80102ca:	e853 3f00 	ldrex	r3, [r3]
 80102ce:	623b      	str	r3, [r7, #32]
   return(result);
 80102d0:	6a3b      	ldr	r3, [r7, #32]
 80102d2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80102d6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80102da:	687b      	ldr	r3, [r7, #4]
 80102dc:	681b      	ldr	r3, [r3, #0]
 80102de:	3308      	adds	r3, #8
 80102e0:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 80102e4:	633a      	str	r2, [r7, #48]	@ 0x30
 80102e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80102e8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80102ea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80102ec:	e841 2300 	strex	r3, r2, [r1]
 80102f0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80102f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80102f4:	2b00      	cmp	r3, #0
 80102f6:	d1e3      	bne.n	80102c0 <UART_RxISR_16BIT_FIFOEN+0x2d0>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 80102f8:	687b      	ldr	r3, [r7, #4]
 80102fa:	4a17      	ldr	r2, [pc, #92]	@ (8010358 <UART_RxISR_16BIT_FIFOEN+0x368>)
 80102fc:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80102fe:	687b      	ldr	r3, [r7, #4]
 8010300:	681b      	ldr	r3, [r3, #0]
 8010302:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010304:	693b      	ldr	r3, [r7, #16]
 8010306:	e853 3f00 	ldrex	r3, [r3]
 801030a:	60fb      	str	r3, [r7, #12]
   return(result);
 801030c:	68fb      	ldr	r3, [r7, #12]
 801030e:	f043 0320 	orr.w	r3, r3, #32
 8010312:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8010316:	687b      	ldr	r3, [r7, #4]
 8010318:	681b      	ldr	r3, [r3, #0]
 801031a:	461a      	mov	r2, r3
 801031c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8010320:	61fb      	str	r3, [r7, #28]
 8010322:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010324:	69b9      	ldr	r1, [r7, #24]
 8010326:	69fa      	ldr	r2, [r7, #28]
 8010328:	e841 2300 	strex	r3, r2, [r1]
 801032c:	617b      	str	r3, [r7, #20]
   return(result);
 801032e:	697b      	ldr	r3, [r7, #20]
 8010330:	2b00      	cmp	r3, #0
 8010332:	d1e4      	bne.n	80102fe <UART_RxISR_16BIT_FIFOEN+0x30e>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8010334:	e007      	b.n	8010346 <UART_RxISR_16BIT_FIFOEN+0x356>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8010336:	687b      	ldr	r3, [r7, #4]
 8010338:	681b      	ldr	r3, [r3, #0]
 801033a:	699a      	ldr	r2, [r3, #24]
 801033c:	687b      	ldr	r3, [r7, #4]
 801033e:	681b      	ldr	r3, [r3, #0]
 8010340:	f042 0208 	orr.w	r2, r2, #8
 8010344:	619a      	str	r2, [r3, #24]
}
 8010346:	bf00      	nop
 8010348:	37b8      	adds	r7, #184	@ 0xb8
 801034a:	46bd      	mov	sp, r7
 801034c:	bd80      	pop	{r7, pc}
 801034e:	bf00      	nop
 8010350:	effffffe 	.word	0xeffffffe
 8010354:	58000c00 	.word	0x58000c00
 8010358:	0800fad5 	.word	0x0800fad5

0801035c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 801035c:	b480      	push	{r7}
 801035e:	b083      	sub	sp, #12
 8010360:	af00      	add	r7, sp, #0
 8010362:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8010364:	bf00      	nop
 8010366:	370c      	adds	r7, #12
 8010368:	46bd      	mov	sp, r7
 801036a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801036e:	4770      	bx	lr

08010370 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8010370:	b480      	push	{r7}
 8010372:	b083      	sub	sp, #12
 8010374:	af00      	add	r7, sp, #0
 8010376:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8010378:	bf00      	nop
 801037a:	370c      	adds	r7, #12
 801037c:	46bd      	mov	sp, r7
 801037e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010382:	4770      	bx	lr

08010384 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8010384:	b480      	push	{r7}
 8010386:	b083      	sub	sp, #12
 8010388:	af00      	add	r7, sp, #0
 801038a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 801038c:	bf00      	nop
 801038e:	370c      	adds	r7, #12
 8010390:	46bd      	mov	sp, r7
 8010392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010396:	4770      	bx	lr

08010398 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8010398:	b480      	push	{r7}
 801039a:	b085      	sub	sp, #20
 801039c:	af00      	add	r7, sp, #0
 801039e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80103a0:	687b      	ldr	r3, [r7, #4]
 80103a2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80103a6:	2b01      	cmp	r3, #1
 80103a8:	d101      	bne.n	80103ae <HAL_UARTEx_DisableFifoMode+0x16>
 80103aa:	2302      	movs	r3, #2
 80103ac:	e027      	b.n	80103fe <HAL_UARTEx_DisableFifoMode+0x66>
 80103ae:	687b      	ldr	r3, [r7, #4]
 80103b0:	2201      	movs	r2, #1
 80103b2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80103b6:	687b      	ldr	r3, [r7, #4]
 80103b8:	2224      	movs	r2, #36	@ 0x24
 80103ba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80103be:	687b      	ldr	r3, [r7, #4]
 80103c0:	681b      	ldr	r3, [r3, #0]
 80103c2:	681b      	ldr	r3, [r3, #0]
 80103c4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80103c6:	687b      	ldr	r3, [r7, #4]
 80103c8:	681b      	ldr	r3, [r3, #0]
 80103ca:	681a      	ldr	r2, [r3, #0]
 80103cc:	687b      	ldr	r3, [r7, #4]
 80103ce:	681b      	ldr	r3, [r3, #0]
 80103d0:	f022 0201 	bic.w	r2, r2, #1
 80103d4:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80103d6:	68fb      	ldr	r3, [r7, #12]
 80103d8:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80103dc:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80103de:	687b      	ldr	r3, [r7, #4]
 80103e0:	2200      	movs	r2, #0
 80103e2:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80103e4:	687b      	ldr	r3, [r7, #4]
 80103e6:	681b      	ldr	r3, [r3, #0]
 80103e8:	68fa      	ldr	r2, [r7, #12]
 80103ea:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80103ec:	687b      	ldr	r3, [r7, #4]
 80103ee:	2220      	movs	r2, #32
 80103f0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80103f4:	687b      	ldr	r3, [r7, #4]
 80103f6:	2200      	movs	r2, #0
 80103f8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80103fc:	2300      	movs	r3, #0
}
 80103fe:	4618      	mov	r0, r3
 8010400:	3714      	adds	r7, #20
 8010402:	46bd      	mov	sp, r7
 8010404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010408:	4770      	bx	lr

0801040a <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 801040a:	b580      	push	{r7, lr}
 801040c:	b084      	sub	sp, #16
 801040e:	af00      	add	r7, sp, #0
 8010410:	6078      	str	r0, [r7, #4]
 8010412:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8010414:	687b      	ldr	r3, [r7, #4]
 8010416:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 801041a:	2b01      	cmp	r3, #1
 801041c:	d101      	bne.n	8010422 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 801041e:	2302      	movs	r3, #2
 8010420:	e02d      	b.n	801047e <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8010422:	687b      	ldr	r3, [r7, #4]
 8010424:	2201      	movs	r2, #1
 8010426:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 801042a:	687b      	ldr	r3, [r7, #4]
 801042c:	2224      	movs	r2, #36	@ 0x24
 801042e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8010432:	687b      	ldr	r3, [r7, #4]
 8010434:	681b      	ldr	r3, [r3, #0]
 8010436:	681b      	ldr	r3, [r3, #0]
 8010438:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 801043a:	687b      	ldr	r3, [r7, #4]
 801043c:	681b      	ldr	r3, [r3, #0]
 801043e:	681a      	ldr	r2, [r3, #0]
 8010440:	687b      	ldr	r3, [r7, #4]
 8010442:	681b      	ldr	r3, [r3, #0]
 8010444:	f022 0201 	bic.w	r2, r2, #1
 8010448:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 801044a:	687b      	ldr	r3, [r7, #4]
 801044c:	681b      	ldr	r3, [r3, #0]
 801044e:	689b      	ldr	r3, [r3, #8]
 8010450:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8010454:	687b      	ldr	r3, [r7, #4]
 8010456:	681b      	ldr	r3, [r3, #0]
 8010458:	683a      	ldr	r2, [r7, #0]
 801045a:	430a      	orrs	r2, r1
 801045c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 801045e:	6878      	ldr	r0, [r7, #4]
 8010460:	f000 f850 	bl	8010504 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8010464:	687b      	ldr	r3, [r7, #4]
 8010466:	681b      	ldr	r3, [r3, #0]
 8010468:	68fa      	ldr	r2, [r7, #12]
 801046a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 801046c:	687b      	ldr	r3, [r7, #4]
 801046e:	2220      	movs	r2, #32
 8010470:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8010474:	687b      	ldr	r3, [r7, #4]
 8010476:	2200      	movs	r2, #0
 8010478:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 801047c:	2300      	movs	r3, #0
}
 801047e:	4618      	mov	r0, r3
 8010480:	3710      	adds	r7, #16
 8010482:	46bd      	mov	sp, r7
 8010484:	bd80      	pop	{r7, pc}

08010486 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8010486:	b580      	push	{r7, lr}
 8010488:	b084      	sub	sp, #16
 801048a:	af00      	add	r7, sp, #0
 801048c:	6078      	str	r0, [r7, #4]
 801048e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8010490:	687b      	ldr	r3, [r7, #4]
 8010492:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8010496:	2b01      	cmp	r3, #1
 8010498:	d101      	bne.n	801049e <HAL_UARTEx_SetRxFifoThreshold+0x18>
 801049a:	2302      	movs	r3, #2
 801049c:	e02d      	b.n	80104fa <HAL_UARTEx_SetRxFifoThreshold+0x74>
 801049e:	687b      	ldr	r3, [r7, #4]
 80104a0:	2201      	movs	r2, #1
 80104a2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80104a6:	687b      	ldr	r3, [r7, #4]
 80104a8:	2224      	movs	r2, #36	@ 0x24
 80104aa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80104ae:	687b      	ldr	r3, [r7, #4]
 80104b0:	681b      	ldr	r3, [r3, #0]
 80104b2:	681b      	ldr	r3, [r3, #0]
 80104b4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80104b6:	687b      	ldr	r3, [r7, #4]
 80104b8:	681b      	ldr	r3, [r3, #0]
 80104ba:	681a      	ldr	r2, [r3, #0]
 80104bc:	687b      	ldr	r3, [r7, #4]
 80104be:	681b      	ldr	r3, [r3, #0]
 80104c0:	f022 0201 	bic.w	r2, r2, #1
 80104c4:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80104c6:	687b      	ldr	r3, [r7, #4]
 80104c8:	681b      	ldr	r3, [r3, #0]
 80104ca:	689b      	ldr	r3, [r3, #8]
 80104cc:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80104d0:	687b      	ldr	r3, [r7, #4]
 80104d2:	681b      	ldr	r3, [r3, #0]
 80104d4:	683a      	ldr	r2, [r7, #0]
 80104d6:	430a      	orrs	r2, r1
 80104d8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80104da:	6878      	ldr	r0, [r7, #4]
 80104dc:	f000 f812 	bl	8010504 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80104e0:	687b      	ldr	r3, [r7, #4]
 80104e2:	681b      	ldr	r3, [r3, #0]
 80104e4:	68fa      	ldr	r2, [r7, #12]
 80104e6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80104e8:	687b      	ldr	r3, [r7, #4]
 80104ea:	2220      	movs	r2, #32
 80104ec:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80104f0:	687b      	ldr	r3, [r7, #4]
 80104f2:	2200      	movs	r2, #0
 80104f4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80104f8:	2300      	movs	r3, #0
}
 80104fa:	4618      	mov	r0, r3
 80104fc:	3710      	adds	r7, #16
 80104fe:	46bd      	mov	sp, r7
 8010500:	bd80      	pop	{r7, pc}
	...

08010504 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8010504:	b480      	push	{r7}
 8010506:	b085      	sub	sp, #20
 8010508:	af00      	add	r7, sp, #0
 801050a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 801050c:	687b      	ldr	r3, [r7, #4]
 801050e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8010510:	2b00      	cmp	r3, #0
 8010512:	d108      	bne.n	8010526 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8010514:	687b      	ldr	r3, [r7, #4]
 8010516:	2201      	movs	r2, #1
 8010518:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 801051c:	687b      	ldr	r3, [r7, #4]
 801051e:	2201      	movs	r2, #1
 8010520:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8010524:	e031      	b.n	801058a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8010526:	2310      	movs	r3, #16
 8010528:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 801052a:	2310      	movs	r3, #16
 801052c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 801052e:	687b      	ldr	r3, [r7, #4]
 8010530:	681b      	ldr	r3, [r3, #0]
 8010532:	689b      	ldr	r3, [r3, #8]
 8010534:	0e5b      	lsrs	r3, r3, #25
 8010536:	b2db      	uxtb	r3, r3
 8010538:	f003 0307 	and.w	r3, r3, #7
 801053c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 801053e:	687b      	ldr	r3, [r7, #4]
 8010540:	681b      	ldr	r3, [r3, #0]
 8010542:	689b      	ldr	r3, [r3, #8]
 8010544:	0f5b      	lsrs	r3, r3, #29
 8010546:	b2db      	uxtb	r3, r3
 8010548:	f003 0307 	and.w	r3, r3, #7
 801054c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 801054e:	7bbb      	ldrb	r3, [r7, #14]
 8010550:	7b3a      	ldrb	r2, [r7, #12]
 8010552:	4911      	ldr	r1, [pc, #68]	@ (8010598 <UARTEx_SetNbDataToProcess+0x94>)
 8010554:	5c8a      	ldrb	r2, [r1, r2]
 8010556:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 801055a:	7b3a      	ldrb	r2, [r7, #12]
 801055c:	490f      	ldr	r1, [pc, #60]	@ (801059c <UARTEx_SetNbDataToProcess+0x98>)
 801055e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8010560:	fb93 f3f2 	sdiv	r3, r3, r2
 8010564:	b29a      	uxth	r2, r3
 8010566:	687b      	ldr	r3, [r7, #4]
 8010568:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 801056c:	7bfb      	ldrb	r3, [r7, #15]
 801056e:	7b7a      	ldrb	r2, [r7, #13]
 8010570:	4909      	ldr	r1, [pc, #36]	@ (8010598 <UARTEx_SetNbDataToProcess+0x94>)
 8010572:	5c8a      	ldrb	r2, [r1, r2]
 8010574:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8010578:	7b7a      	ldrb	r2, [r7, #13]
 801057a:	4908      	ldr	r1, [pc, #32]	@ (801059c <UARTEx_SetNbDataToProcess+0x98>)
 801057c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 801057e:	fb93 f3f2 	sdiv	r3, r3, r2
 8010582:	b29a      	uxth	r2, r3
 8010584:	687b      	ldr	r3, [r7, #4]
 8010586:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 801058a:	bf00      	nop
 801058c:	3714      	adds	r7, #20
 801058e:	46bd      	mov	sp, r7
 8010590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010594:	4770      	bx	lr
 8010596:	bf00      	nop
 8010598:	080141c8 	.word	0x080141c8
 801059c:	080141d0 	.word	0x080141d0

080105a0 <malloc>:
 80105a0:	4b02      	ldr	r3, [pc, #8]	@ (80105ac <malloc+0xc>)
 80105a2:	4601      	mov	r1, r0
 80105a4:	6818      	ldr	r0, [r3, #0]
 80105a6:	f000 b82d 	b.w	8010604 <_malloc_r>
 80105aa:	bf00      	nop
 80105ac:	240001d4 	.word	0x240001d4

080105b0 <free>:
 80105b0:	4b02      	ldr	r3, [pc, #8]	@ (80105bc <free+0xc>)
 80105b2:	4601      	mov	r1, r0
 80105b4:	6818      	ldr	r0, [r3, #0]
 80105b6:	f001 be5d 	b.w	8012274 <_free_r>
 80105ba:	bf00      	nop
 80105bc:	240001d4 	.word	0x240001d4

080105c0 <sbrk_aligned>:
 80105c0:	b570      	push	{r4, r5, r6, lr}
 80105c2:	4e0f      	ldr	r6, [pc, #60]	@ (8010600 <sbrk_aligned+0x40>)
 80105c4:	460c      	mov	r4, r1
 80105c6:	6831      	ldr	r1, [r6, #0]
 80105c8:	4605      	mov	r5, r0
 80105ca:	b911      	cbnz	r1, 80105d2 <sbrk_aligned+0x12>
 80105cc:	f001 f806 	bl	80115dc <_sbrk_r>
 80105d0:	6030      	str	r0, [r6, #0]
 80105d2:	4621      	mov	r1, r4
 80105d4:	4628      	mov	r0, r5
 80105d6:	f001 f801 	bl	80115dc <_sbrk_r>
 80105da:	1c43      	adds	r3, r0, #1
 80105dc:	d103      	bne.n	80105e6 <sbrk_aligned+0x26>
 80105de:	f04f 34ff 	mov.w	r4, #4294967295
 80105e2:	4620      	mov	r0, r4
 80105e4:	bd70      	pop	{r4, r5, r6, pc}
 80105e6:	1cc4      	adds	r4, r0, #3
 80105e8:	f024 0403 	bic.w	r4, r4, #3
 80105ec:	42a0      	cmp	r0, r4
 80105ee:	d0f8      	beq.n	80105e2 <sbrk_aligned+0x22>
 80105f0:	1a21      	subs	r1, r4, r0
 80105f2:	4628      	mov	r0, r5
 80105f4:	f000 fff2 	bl	80115dc <_sbrk_r>
 80105f8:	3001      	adds	r0, #1
 80105fa:	d1f2      	bne.n	80105e2 <sbrk_aligned+0x22>
 80105fc:	e7ef      	b.n	80105de <sbrk_aligned+0x1e>
 80105fe:	bf00      	nop
 8010600:	240008c8 	.word	0x240008c8

08010604 <_malloc_r>:
 8010604:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010608:	1ccd      	adds	r5, r1, #3
 801060a:	f025 0503 	bic.w	r5, r5, #3
 801060e:	3508      	adds	r5, #8
 8010610:	2d0c      	cmp	r5, #12
 8010612:	bf38      	it	cc
 8010614:	250c      	movcc	r5, #12
 8010616:	2d00      	cmp	r5, #0
 8010618:	4606      	mov	r6, r0
 801061a:	db01      	blt.n	8010620 <_malloc_r+0x1c>
 801061c:	42a9      	cmp	r1, r5
 801061e:	d904      	bls.n	801062a <_malloc_r+0x26>
 8010620:	230c      	movs	r3, #12
 8010622:	6033      	str	r3, [r6, #0]
 8010624:	2000      	movs	r0, #0
 8010626:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801062a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8010700 <_malloc_r+0xfc>
 801062e:	f000 f869 	bl	8010704 <__malloc_lock>
 8010632:	f8d8 3000 	ldr.w	r3, [r8]
 8010636:	461c      	mov	r4, r3
 8010638:	bb44      	cbnz	r4, 801068c <_malloc_r+0x88>
 801063a:	4629      	mov	r1, r5
 801063c:	4630      	mov	r0, r6
 801063e:	f7ff ffbf 	bl	80105c0 <sbrk_aligned>
 8010642:	1c43      	adds	r3, r0, #1
 8010644:	4604      	mov	r4, r0
 8010646:	d158      	bne.n	80106fa <_malloc_r+0xf6>
 8010648:	f8d8 4000 	ldr.w	r4, [r8]
 801064c:	4627      	mov	r7, r4
 801064e:	2f00      	cmp	r7, #0
 8010650:	d143      	bne.n	80106da <_malloc_r+0xd6>
 8010652:	2c00      	cmp	r4, #0
 8010654:	d04b      	beq.n	80106ee <_malloc_r+0xea>
 8010656:	6823      	ldr	r3, [r4, #0]
 8010658:	4639      	mov	r1, r7
 801065a:	4630      	mov	r0, r6
 801065c:	eb04 0903 	add.w	r9, r4, r3
 8010660:	f000 ffbc 	bl	80115dc <_sbrk_r>
 8010664:	4581      	cmp	r9, r0
 8010666:	d142      	bne.n	80106ee <_malloc_r+0xea>
 8010668:	6821      	ldr	r1, [r4, #0]
 801066a:	1a6d      	subs	r5, r5, r1
 801066c:	4629      	mov	r1, r5
 801066e:	4630      	mov	r0, r6
 8010670:	f7ff ffa6 	bl	80105c0 <sbrk_aligned>
 8010674:	3001      	adds	r0, #1
 8010676:	d03a      	beq.n	80106ee <_malloc_r+0xea>
 8010678:	6823      	ldr	r3, [r4, #0]
 801067a:	442b      	add	r3, r5
 801067c:	6023      	str	r3, [r4, #0]
 801067e:	f8d8 3000 	ldr.w	r3, [r8]
 8010682:	685a      	ldr	r2, [r3, #4]
 8010684:	bb62      	cbnz	r2, 80106e0 <_malloc_r+0xdc>
 8010686:	f8c8 7000 	str.w	r7, [r8]
 801068a:	e00f      	b.n	80106ac <_malloc_r+0xa8>
 801068c:	6822      	ldr	r2, [r4, #0]
 801068e:	1b52      	subs	r2, r2, r5
 8010690:	d420      	bmi.n	80106d4 <_malloc_r+0xd0>
 8010692:	2a0b      	cmp	r2, #11
 8010694:	d917      	bls.n	80106c6 <_malloc_r+0xc2>
 8010696:	1961      	adds	r1, r4, r5
 8010698:	42a3      	cmp	r3, r4
 801069a:	6025      	str	r5, [r4, #0]
 801069c:	bf18      	it	ne
 801069e:	6059      	strne	r1, [r3, #4]
 80106a0:	6863      	ldr	r3, [r4, #4]
 80106a2:	bf08      	it	eq
 80106a4:	f8c8 1000 	streq.w	r1, [r8]
 80106a8:	5162      	str	r2, [r4, r5]
 80106aa:	604b      	str	r3, [r1, #4]
 80106ac:	4630      	mov	r0, r6
 80106ae:	f000 f82f 	bl	8010710 <__malloc_unlock>
 80106b2:	f104 000b 	add.w	r0, r4, #11
 80106b6:	1d23      	adds	r3, r4, #4
 80106b8:	f020 0007 	bic.w	r0, r0, #7
 80106bc:	1ac2      	subs	r2, r0, r3
 80106be:	bf1c      	itt	ne
 80106c0:	1a1b      	subne	r3, r3, r0
 80106c2:	50a3      	strne	r3, [r4, r2]
 80106c4:	e7af      	b.n	8010626 <_malloc_r+0x22>
 80106c6:	6862      	ldr	r2, [r4, #4]
 80106c8:	42a3      	cmp	r3, r4
 80106ca:	bf0c      	ite	eq
 80106cc:	f8c8 2000 	streq.w	r2, [r8]
 80106d0:	605a      	strne	r2, [r3, #4]
 80106d2:	e7eb      	b.n	80106ac <_malloc_r+0xa8>
 80106d4:	4623      	mov	r3, r4
 80106d6:	6864      	ldr	r4, [r4, #4]
 80106d8:	e7ae      	b.n	8010638 <_malloc_r+0x34>
 80106da:	463c      	mov	r4, r7
 80106dc:	687f      	ldr	r7, [r7, #4]
 80106de:	e7b6      	b.n	801064e <_malloc_r+0x4a>
 80106e0:	461a      	mov	r2, r3
 80106e2:	685b      	ldr	r3, [r3, #4]
 80106e4:	42a3      	cmp	r3, r4
 80106e6:	d1fb      	bne.n	80106e0 <_malloc_r+0xdc>
 80106e8:	2300      	movs	r3, #0
 80106ea:	6053      	str	r3, [r2, #4]
 80106ec:	e7de      	b.n	80106ac <_malloc_r+0xa8>
 80106ee:	230c      	movs	r3, #12
 80106f0:	6033      	str	r3, [r6, #0]
 80106f2:	4630      	mov	r0, r6
 80106f4:	f000 f80c 	bl	8010710 <__malloc_unlock>
 80106f8:	e794      	b.n	8010624 <_malloc_r+0x20>
 80106fa:	6005      	str	r5, [r0, #0]
 80106fc:	e7d6      	b.n	80106ac <_malloc_r+0xa8>
 80106fe:	bf00      	nop
 8010700:	240008cc 	.word	0x240008cc

08010704 <__malloc_lock>:
 8010704:	4801      	ldr	r0, [pc, #4]	@ (801070c <__malloc_lock+0x8>)
 8010706:	f000 bfb6 	b.w	8011676 <__retarget_lock_acquire_recursive>
 801070a:	bf00      	nop
 801070c:	24000a10 	.word	0x24000a10

08010710 <__malloc_unlock>:
 8010710:	4801      	ldr	r0, [pc, #4]	@ (8010718 <__malloc_unlock+0x8>)
 8010712:	f000 bfb1 	b.w	8011678 <__retarget_lock_release_recursive>
 8010716:	bf00      	nop
 8010718:	24000a10 	.word	0x24000a10

0801071c <realloc>:
 801071c:	4b02      	ldr	r3, [pc, #8]	@ (8010728 <realloc+0xc>)
 801071e:	460a      	mov	r2, r1
 8010720:	4601      	mov	r1, r0
 8010722:	6818      	ldr	r0, [r3, #0]
 8010724:	f000 b802 	b.w	801072c <_realloc_r>
 8010728:	240001d4 	.word	0x240001d4

0801072c <_realloc_r>:
 801072c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010730:	4607      	mov	r7, r0
 8010732:	4614      	mov	r4, r2
 8010734:	460d      	mov	r5, r1
 8010736:	b921      	cbnz	r1, 8010742 <_realloc_r+0x16>
 8010738:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801073c:	4611      	mov	r1, r2
 801073e:	f7ff bf61 	b.w	8010604 <_malloc_r>
 8010742:	b92a      	cbnz	r2, 8010750 <_realloc_r+0x24>
 8010744:	f001 fd96 	bl	8012274 <_free_r>
 8010748:	4625      	mov	r5, r4
 801074a:	4628      	mov	r0, r5
 801074c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010750:	f002 f966 	bl	8012a20 <_malloc_usable_size_r>
 8010754:	4284      	cmp	r4, r0
 8010756:	4606      	mov	r6, r0
 8010758:	d802      	bhi.n	8010760 <_realloc_r+0x34>
 801075a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801075e:	d8f4      	bhi.n	801074a <_realloc_r+0x1e>
 8010760:	4621      	mov	r1, r4
 8010762:	4638      	mov	r0, r7
 8010764:	f7ff ff4e 	bl	8010604 <_malloc_r>
 8010768:	4680      	mov	r8, r0
 801076a:	b908      	cbnz	r0, 8010770 <_realloc_r+0x44>
 801076c:	4645      	mov	r5, r8
 801076e:	e7ec      	b.n	801074a <_realloc_r+0x1e>
 8010770:	42b4      	cmp	r4, r6
 8010772:	4622      	mov	r2, r4
 8010774:	4629      	mov	r1, r5
 8010776:	bf28      	it	cs
 8010778:	4632      	movcs	r2, r6
 801077a:	f000 ff86 	bl	801168a <memcpy>
 801077e:	4629      	mov	r1, r5
 8010780:	4638      	mov	r0, r7
 8010782:	f001 fd77 	bl	8012274 <_free_r>
 8010786:	e7f1      	b.n	801076c <_realloc_r+0x40>

08010788 <__cvt>:
 8010788:	b5f0      	push	{r4, r5, r6, r7, lr}
 801078a:	ed2d 8b02 	vpush	{d8}
 801078e:	eeb0 8b40 	vmov.f64	d8, d0
 8010792:	b085      	sub	sp, #20
 8010794:	4617      	mov	r7, r2
 8010796:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 8010798:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801079a:	ee18 2a90 	vmov	r2, s17
 801079e:	f025 0520 	bic.w	r5, r5, #32
 80107a2:	2a00      	cmp	r2, #0
 80107a4:	bfb6      	itet	lt
 80107a6:	222d      	movlt	r2, #45	@ 0x2d
 80107a8:	2200      	movge	r2, #0
 80107aa:	eeb1 8b40 	vneglt.f64	d8, d0
 80107ae:	2d46      	cmp	r5, #70	@ 0x46
 80107b0:	460c      	mov	r4, r1
 80107b2:	701a      	strb	r2, [r3, #0]
 80107b4:	d004      	beq.n	80107c0 <__cvt+0x38>
 80107b6:	2d45      	cmp	r5, #69	@ 0x45
 80107b8:	d100      	bne.n	80107bc <__cvt+0x34>
 80107ba:	3401      	adds	r4, #1
 80107bc:	2102      	movs	r1, #2
 80107be:	e000      	b.n	80107c2 <__cvt+0x3a>
 80107c0:	2103      	movs	r1, #3
 80107c2:	ab03      	add	r3, sp, #12
 80107c4:	9301      	str	r3, [sp, #4]
 80107c6:	ab02      	add	r3, sp, #8
 80107c8:	9300      	str	r3, [sp, #0]
 80107ca:	4622      	mov	r2, r4
 80107cc:	4633      	mov	r3, r6
 80107ce:	eeb0 0b48 	vmov.f64	d0, d8
 80107d2:	f000 fff1 	bl	80117b8 <_dtoa_r>
 80107d6:	2d47      	cmp	r5, #71	@ 0x47
 80107d8:	d114      	bne.n	8010804 <__cvt+0x7c>
 80107da:	07fb      	lsls	r3, r7, #31
 80107dc:	d50a      	bpl.n	80107f4 <__cvt+0x6c>
 80107de:	1902      	adds	r2, r0, r4
 80107e0:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80107e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80107e8:	bf08      	it	eq
 80107ea:	9203      	streq	r2, [sp, #12]
 80107ec:	2130      	movs	r1, #48	@ 0x30
 80107ee:	9b03      	ldr	r3, [sp, #12]
 80107f0:	4293      	cmp	r3, r2
 80107f2:	d319      	bcc.n	8010828 <__cvt+0xa0>
 80107f4:	9b03      	ldr	r3, [sp, #12]
 80107f6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80107f8:	1a1b      	subs	r3, r3, r0
 80107fa:	6013      	str	r3, [r2, #0]
 80107fc:	b005      	add	sp, #20
 80107fe:	ecbd 8b02 	vpop	{d8}
 8010802:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010804:	2d46      	cmp	r5, #70	@ 0x46
 8010806:	eb00 0204 	add.w	r2, r0, r4
 801080a:	d1e9      	bne.n	80107e0 <__cvt+0x58>
 801080c:	7803      	ldrb	r3, [r0, #0]
 801080e:	2b30      	cmp	r3, #48	@ 0x30
 8010810:	d107      	bne.n	8010822 <__cvt+0x9a>
 8010812:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8010816:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801081a:	bf1c      	itt	ne
 801081c:	f1c4 0401 	rsbne	r4, r4, #1
 8010820:	6034      	strne	r4, [r6, #0]
 8010822:	6833      	ldr	r3, [r6, #0]
 8010824:	441a      	add	r2, r3
 8010826:	e7db      	b.n	80107e0 <__cvt+0x58>
 8010828:	1c5c      	adds	r4, r3, #1
 801082a:	9403      	str	r4, [sp, #12]
 801082c:	7019      	strb	r1, [r3, #0]
 801082e:	e7de      	b.n	80107ee <__cvt+0x66>

08010830 <__exponent>:
 8010830:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010832:	2900      	cmp	r1, #0
 8010834:	bfba      	itte	lt
 8010836:	4249      	neglt	r1, r1
 8010838:	232d      	movlt	r3, #45	@ 0x2d
 801083a:	232b      	movge	r3, #43	@ 0x2b
 801083c:	2909      	cmp	r1, #9
 801083e:	7002      	strb	r2, [r0, #0]
 8010840:	7043      	strb	r3, [r0, #1]
 8010842:	dd29      	ble.n	8010898 <__exponent+0x68>
 8010844:	f10d 0307 	add.w	r3, sp, #7
 8010848:	461d      	mov	r5, r3
 801084a:	270a      	movs	r7, #10
 801084c:	461a      	mov	r2, r3
 801084e:	fbb1 f6f7 	udiv	r6, r1, r7
 8010852:	fb07 1416 	mls	r4, r7, r6, r1
 8010856:	3430      	adds	r4, #48	@ 0x30
 8010858:	f802 4c01 	strb.w	r4, [r2, #-1]
 801085c:	460c      	mov	r4, r1
 801085e:	2c63      	cmp	r4, #99	@ 0x63
 8010860:	f103 33ff 	add.w	r3, r3, #4294967295
 8010864:	4631      	mov	r1, r6
 8010866:	dcf1      	bgt.n	801084c <__exponent+0x1c>
 8010868:	3130      	adds	r1, #48	@ 0x30
 801086a:	1e94      	subs	r4, r2, #2
 801086c:	f803 1c01 	strb.w	r1, [r3, #-1]
 8010870:	1c41      	adds	r1, r0, #1
 8010872:	4623      	mov	r3, r4
 8010874:	42ab      	cmp	r3, r5
 8010876:	d30a      	bcc.n	801088e <__exponent+0x5e>
 8010878:	f10d 0309 	add.w	r3, sp, #9
 801087c:	1a9b      	subs	r3, r3, r2
 801087e:	42ac      	cmp	r4, r5
 8010880:	bf88      	it	hi
 8010882:	2300      	movhi	r3, #0
 8010884:	3302      	adds	r3, #2
 8010886:	4403      	add	r3, r0
 8010888:	1a18      	subs	r0, r3, r0
 801088a:	b003      	add	sp, #12
 801088c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801088e:	f813 6b01 	ldrb.w	r6, [r3], #1
 8010892:	f801 6f01 	strb.w	r6, [r1, #1]!
 8010896:	e7ed      	b.n	8010874 <__exponent+0x44>
 8010898:	2330      	movs	r3, #48	@ 0x30
 801089a:	3130      	adds	r1, #48	@ 0x30
 801089c:	7083      	strb	r3, [r0, #2]
 801089e:	70c1      	strb	r1, [r0, #3]
 80108a0:	1d03      	adds	r3, r0, #4
 80108a2:	e7f1      	b.n	8010888 <__exponent+0x58>
 80108a4:	0000      	movs	r0, r0
	...

080108a8 <_printf_float>:
 80108a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80108ac:	b08d      	sub	sp, #52	@ 0x34
 80108ae:	460c      	mov	r4, r1
 80108b0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80108b4:	4616      	mov	r6, r2
 80108b6:	461f      	mov	r7, r3
 80108b8:	4605      	mov	r5, r0
 80108ba:	f000 fe57 	bl	801156c <_localeconv_r>
 80108be:	f8d0 b000 	ldr.w	fp, [r0]
 80108c2:	4658      	mov	r0, fp
 80108c4:	f7ef fd5c 	bl	8000380 <strlen>
 80108c8:	2300      	movs	r3, #0
 80108ca:	930a      	str	r3, [sp, #40]	@ 0x28
 80108cc:	f8d8 3000 	ldr.w	r3, [r8]
 80108d0:	f894 9018 	ldrb.w	r9, [r4, #24]
 80108d4:	6822      	ldr	r2, [r4, #0]
 80108d6:	9005      	str	r0, [sp, #20]
 80108d8:	3307      	adds	r3, #7
 80108da:	f023 0307 	bic.w	r3, r3, #7
 80108de:	f103 0108 	add.w	r1, r3, #8
 80108e2:	f8c8 1000 	str.w	r1, [r8]
 80108e6:	ed93 0b00 	vldr	d0, [r3]
 80108ea:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 8010b48 <_printf_float+0x2a0>
 80108ee:	eeb0 7bc0 	vabs.f64	d7, d0
 80108f2:	eeb4 7b46 	vcmp.f64	d7, d6
 80108f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80108fa:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 80108fe:	dd24      	ble.n	801094a <_printf_float+0xa2>
 8010900:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8010904:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010908:	d502      	bpl.n	8010910 <_printf_float+0x68>
 801090a:	232d      	movs	r3, #45	@ 0x2d
 801090c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8010910:	498f      	ldr	r1, [pc, #572]	@ (8010b50 <_printf_float+0x2a8>)
 8010912:	4b90      	ldr	r3, [pc, #576]	@ (8010b54 <_printf_float+0x2ac>)
 8010914:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 8010918:	bf8c      	ite	hi
 801091a:	4688      	movhi	r8, r1
 801091c:	4698      	movls	r8, r3
 801091e:	f022 0204 	bic.w	r2, r2, #4
 8010922:	2303      	movs	r3, #3
 8010924:	6123      	str	r3, [r4, #16]
 8010926:	6022      	str	r2, [r4, #0]
 8010928:	f04f 0a00 	mov.w	sl, #0
 801092c:	9700      	str	r7, [sp, #0]
 801092e:	4633      	mov	r3, r6
 8010930:	aa0b      	add	r2, sp, #44	@ 0x2c
 8010932:	4621      	mov	r1, r4
 8010934:	4628      	mov	r0, r5
 8010936:	f000 f9d1 	bl	8010cdc <_printf_common>
 801093a:	3001      	adds	r0, #1
 801093c:	f040 8089 	bne.w	8010a52 <_printf_float+0x1aa>
 8010940:	f04f 30ff 	mov.w	r0, #4294967295
 8010944:	b00d      	add	sp, #52	@ 0x34
 8010946:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801094a:	eeb4 0b40 	vcmp.f64	d0, d0
 801094e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010952:	d709      	bvc.n	8010968 <_printf_float+0xc0>
 8010954:	ee10 3a90 	vmov	r3, s1
 8010958:	2b00      	cmp	r3, #0
 801095a:	bfbc      	itt	lt
 801095c:	232d      	movlt	r3, #45	@ 0x2d
 801095e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8010962:	497d      	ldr	r1, [pc, #500]	@ (8010b58 <_printf_float+0x2b0>)
 8010964:	4b7d      	ldr	r3, [pc, #500]	@ (8010b5c <_printf_float+0x2b4>)
 8010966:	e7d5      	b.n	8010914 <_printf_float+0x6c>
 8010968:	6863      	ldr	r3, [r4, #4]
 801096a:	1c59      	adds	r1, r3, #1
 801096c:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 8010970:	d139      	bne.n	80109e6 <_printf_float+0x13e>
 8010972:	2306      	movs	r3, #6
 8010974:	6063      	str	r3, [r4, #4]
 8010976:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 801097a:	2300      	movs	r3, #0
 801097c:	6022      	str	r2, [r4, #0]
 801097e:	9303      	str	r3, [sp, #12]
 8010980:	ab0a      	add	r3, sp, #40	@ 0x28
 8010982:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8010986:	ab09      	add	r3, sp, #36	@ 0x24
 8010988:	9300      	str	r3, [sp, #0]
 801098a:	6861      	ldr	r1, [r4, #4]
 801098c:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8010990:	4628      	mov	r0, r5
 8010992:	f7ff fef9 	bl	8010788 <__cvt>
 8010996:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 801099a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801099c:	4680      	mov	r8, r0
 801099e:	d129      	bne.n	80109f4 <_printf_float+0x14c>
 80109a0:	1cc8      	adds	r0, r1, #3
 80109a2:	db02      	blt.n	80109aa <_printf_float+0x102>
 80109a4:	6863      	ldr	r3, [r4, #4]
 80109a6:	4299      	cmp	r1, r3
 80109a8:	dd41      	ble.n	8010a2e <_printf_float+0x186>
 80109aa:	f1a9 0902 	sub.w	r9, r9, #2
 80109ae:	fa5f f989 	uxtb.w	r9, r9
 80109b2:	3901      	subs	r1, #1
 80109b4:	464a      	mov	r2, r9
 80109b6:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80109ba:	9109      	str	r1, [sp, #36]	@ 0x24
 80109bc:	f7ff ff38 	bl	8010830 <__exponent>
 80109c0:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80109c2:	1813      	adds	r3, r2, r0
 80109c4:	2a01      	cmp	r2, #1
 80109c6:	4682      	mov	sl, r0
 80109c8:	6123      	str	r3, [r4, #16]
 80109ca:	dc02      	bgt.n	80109d2 <_printf_float+0x12a>
 80109cc:	6822      	ldr	r2, [r4, #0]
 80109ce:	07d2      	lsls	r2, r2, #31
 80109d0:	d501      	bpl.n	80109d6 <_printf_float+0x12e>
 80109d2:	3301      	adds	r3, #1
 80109d4:	6123      	str	r3, [r4, #16]
 80109d6:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80109da:	2b00      	cmp	r3, #0
 80109dc:	d0a6      	beq.n	801092c <_printf_float+0x84>
 80109de:	232d      	movs	r3, #45	@ 0x2d
 80109e0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80109e4:	e7a2      	b.n	801092c <_printf_float+0x84>
 80109e6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80109ea:	d1c4      	bne.n	8010976 <_printf_float+0xce>
 80109ec:	2b00      	cmp	r3, #0
 80109ee:	d1c2      	bne.n	8010976 <_printf_float+0xce>
 80109f0:	2301      	movs	r3, #1
 80109f2:	e7bf      	b.n	8010974 <_printf_float+0xcc>
 80109f4:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 80109f8:	d9db      	bls.n	80109b2 <_printf_float+0x10a>
 80109fa:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 80109fe:	d118      	bne.n	8010a32 <_printf_float+0x18a>
 8010a00:	2900      	cmp	r1, #0
 8010a02:	6863      	ldr	r3, [r4, #4]
 8010a04:	dd0b      	ble.n	8010a1e <_printf_float+0x176>
 8010a06:	6121      	str	r1, [r4, #16]
 8010a08:	b913      	cbnz	r3, 8010a10 <_printf_float+0x168>
 8010a0a:	6822      	ldr	r2, [r4, #0]
 8010a0c:	07d0      	lsls	r0, r2, #31
 8010a0e:	d502      	bpl.n	8010a16 <_printf_float+0x16e>
 8010a10:	3301      	adds	r3, #1
 8010a12:	440b      	add	r3, r1
 8010a14:	6123      	str	r3, [r4, #16]
 8010a16:	65a1      	str	r1, [r4, #88]	@ 0x58
 8010a18:	f04f 0a00 	mov.w	sl, #0
 8010a1c:	e7db      	b.n	80109d6 <_printf_float+0x12e>
 8010a1e:	b913      	cbnz	r3, 8010a26 <_printf_float+0x17e>
 8010a20:	6822      	ldr	r2, [r4, #0]
 8010a22:	07d2      	lsls	r2, r2, #31
 8010a24:	d501      	bpl.n	8010a2a <_printf_float+0x182>
 8010a26:	3302      	adds	r3, #2
 8010a28:	e7f4      	b.n	8010a14 <_printf_float+0x16c>
 8010a2a:	2301      	movs	r3, #1
 8010a2c:	e7f2      	b.n	8010a14 <_printf_float+0x16c>
 8010a2e:	f04f 0967 	mov.w	r9, #103	@ 0x67
 8010a32:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010a34:	4299      	cmp	r1, r3
 8010a36:	db05      	blt.n	8010a44 <_printf_float+0x19c>
 8010a38:	6823      	ldr	r3, [r4, #0]
 8010a3a:	6121      	str	r1, [r4, #16]
 8010a3c:	07d8      	lsls	r0, r3, #31
 8010a3e:	d5ea      	bpl.n	8010a16 <_printf_float+0x16e>
 8010a40:	1c4b      	adds	r3, r1, #1
 8010a42:	e7e7      	b.n	8010a14 <_printf_float+0x16c>
 8010a44:	2900      	cmp	r1, #0
 8010a46:	bfd4      	ite	le
 8010a48:	f1c1 0202 	rsble	r2, r1, #2
 8010a4c:	2201      	movgt	r2, #1
 8010a4e:	4413      	add	r3, r2
 8010a50:	e7e0      	b.n	8010a14 <_printf_float+0x16c>
 8010a52:	6823      	ldr	r3, [r4, #0]
 8010a54:	055a      	lsls	r2, r3, #21
 8010a56:	d407      	bmi.n	8010a68 <_printf_float+0x1c0>
 8010a58:	6923      	ldr	r3, [r4, #16]
 8010a5a:	4642      	mov	r2, r8
 8010a5c:	4631      	mov	r1, r6
 8010a5e:	4628      	mov	r0, r5
 8010a60:	47b8      	blx	r7
 8010a62:	3001      	adds	r0, #1
 8010a64:	d12a      	bne.n	8010abc <_printf_float+0x214>
 8010a66:	e76b      	b.n	8010940 <_printf_float+0x98>
 8010a68:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8010a6c:	f240 80e0 	bls.w	8010c30 <_printf_float+0x388>
 8010a70:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 8010a74:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8010a78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010a7c:	d133      	bne.n	8010ae6 <_printf_float+0x23e>
 8010a7e:	4a38      	ldr	r2, [pc, #224]	@ (8010b60 <_printf_float+0x2b8>)
 8010a80:	2301      	movs	r3, #1
 8010a82:	4631      	mov	r1, r6
 8010a84:	4628      	mov	r0, r5
 8010a86:	47b8      	blx	r7
 8010a88:	3001      	adds	r0, #1
 8010a8a:	f43f af59 	beq.w	8010940 <_printf_float+0x98>
 8010a8e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8010a92:	4543      	cmp	r3, r8
 8010a94:	db02      	blt.n	8010a9c <_printf_float+0x1f4>
 8010a96:	6823      	ldr	r3, [r4, #0]
 8010a98:	07d8      	lsls	r0, r3, #31
 8010a9a:	d50f      	bpl.n	8010abc <_printf_float+0x214>
 8010a9c:	9b05      	ldr	r3, [sp, #20]
 8010a9e:	465a      	mov	r2, fp
 8010aa0:	4631      	mov	r1, r6
 8010aa2:	4628      	mov	r0, r5
 8010aa4:	47b8      	blx	r7
 8010aa6:	3001      	adds	r0, #1
 8010aa8:	f43f af4a 	beq.w	8010940 <_printf_float+0x98>
 8010aac:	f04f 0900 	mov.w	r9, #0
 8010ab0:	f108 38ff 	add.w	r8, r8, #4294967295
 8010ab4:	f104 0a1a 	add.w	sl, r4, #26
 8010ab8:	45c8      	cmp	r8, r9
 8010aba:	dc09      	bgt.n	8010ad0 <_printf_float+0x228>
 8010abc:	6823      	ldr	r3, [r4, #0]
 8010abe:	079b      	lsls	r3, r3, #30
 8010ac0:	f100 8107 	bmi.w	8010cd2 <_printf_float+0x42a>
 8010ac4:	68e0      	ldr	r0, [r4, #12]
 8010ac6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010ac8:	4298      	cmp	r0, r3
 8010aca:	bfb8      	it	lt
 8010acc:	4618      	movlt	r0, r3
 8010ace:	e739      	b.n	8010944 <_printf_float+0x9c>
 8010ad0:	2301      	movs	r3, #1
 8010ad2:	4652      	mov	r2, sl
 8010ad4:	4631      	mov	r1, r6
 8010ad6:	4628      	mov	r0, r5
 8010ad8:	47b8      	blx	r7
 8010ada:	3001      	adds	r0, #1
 8010adc:	f43f af30 	beq.w	8010940 <_printf_float+0x98>
 8010ae0:	f109 0901 	add.w	r9, r9, #1
 8010ae4:	e7e8      	b.n	8010ab8 <_printf_float+0x210>
 8010ae6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010ae8:	2b00      	cmp	r3, #0
 8010aea:	dc3b      	bgt.n	8010b64 <_printf_float+0x2bc>
 8010aec:	4a1c      	ldr	r2, [pc, #112]	@ (8010b60 <_printf_float+0x2b8>)
 8010aee:	2301      	movs	r3, #1
 8010af0:	4631      	mov	r1, r6
 8010af2:	4628      	mov	r0, r5
 8010af4:	47b8      	blx	r7
 8010af6:	3001      	adds	r0, #1
 8010af8:	f43f af22 	beq.w	8010940 <_printf_float+0x98>
 8010afc:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8010b00:	ea59 0303 	orrs.w	r3, r9, r3
 8010b04:	d102      	bne.n	8010b0c <_printf_float+0x264>
 8010b06:	6823      	ldr	r3, [r4, #0]
 8010b08:	07d9      	lsls	r1, r3, #31
 8010b0a:	d5d7      	bpl.n	8010abc <_printf_float+0x214>
 8010b0c:	9b05      	ldr	r3, [sp, #20]
 8010b0e:	465a      	mov	r2, fp
 8010b10:	4631      	mov	r1, r6
 8010b12:	4628      	mov	r0, r5
 8010b14:	47b8      	blx	r7
 8010b16:	3001      	adds	r0, #1
 8010b18:	f43f af12 	beq.w	8010940 <_printf_float+0x98>
 8010b1c:	f04f 0a00 	mov.w	sl, #0
 8010b20:	f104 0b1a 	add.w	fp, r4, #26
 8010b24:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010b26:	425b      	negs	r3, r3
 8010b28:	4553      	cmp	r3, sl
 8010b2a:	dc01      	bgt.n	8010b30 <_printf_float+0x288>
 8010b2c:	464b      	mov	r3, r9
 8010b2e:	e794      	b.n	8010a5a <_printf_float+0x1b2>
 8010b30:	2301      	movs	r3, #1
 8010b32:	465a      	mov	r2, fp
 8010b34:	4631      	mov	r1, r6
 8010b36:	4628      	mov	r0, r5
 8010b38:	47b8      	blx	r7
 8010b3a:	3001      	adds	r0, #1
 8010b3c:	f43f af00 	beq.w	8010940 <_printf_float+0x98>
 8010b40:	f10a 0a01 	add.w	sl, sl, #1
 8010b44:	e7ee      	b.n	8010b24 <_printf_float+0x27c>
 8010b46:	bf00      	nop
 8010b48:	ffffffff 	.word	0xffffffff
 8010b4c:	7fefffff 	.word	0x7fefffff
 8010b50:	080142dd 	.word	0x080142dd
 8010b54:	080142d9 	.word	0x080142d9
 8010b58:	080142e5 	.word	0x080142e5
 8010b5c:	080142e1 	.word	0x080142e1
 8010b60:	08014422 	.word	0x08014422
 8010b64:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8010b66:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8010b6a:	4553      	cmp	r3, sl
 8010b6c:	bfa8      	it	ge
 8010b6e:	4653      	movge	r3, sl
 8010b70:	2b00      	cmp	r3, #0
 8010b72:	4699      	mov	r9, r3
 8010b74:	dc37      	bgt.n	8010be6 <_printf_float+0x33e>
 8010b76:	2300      	movs	r3, #0
 8010b78:	9307      	str	r3, [sp, #28]
 8010b7a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8010b7e:	f104 021a 	add.w	r2, r4, #26
 8010b82:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8010b84:	9907      	ldr	r1, [sp, #28]
 8010b86:	9306      	str	r3, [sp, #24]
 8010b88:	eba3 0309 	sub.w	r3, r3, r9
 8010b8c:	428b      	cmp	r3, r1
 8010b8e:	dc31      	bgt.n	8010bf4 <_printf_float+0x34c>
 8010b90:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010b92:	459a      	cmp	sl, r3
 8010b94:	dc3b      	bgt.n	8010c0e <_printf_float+0x366>
 8010b96:	6823      	ldr	r3, [r4, #0]
 8010b98:	07da      	lsls	r2, r3, #31
 8010b9a:	d438      	bmi.n	8010c0e <_printf_float+0x366>
 8010b9c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010b9e:	ebaa 0903 	sub.w	r9, sl, r3
 8010ba2:	9b06      	ldr	r3, [sp, #24]
 8010ba4:	ebaa 0303 	sub.w	r3, sl, r3
 8010ba8:	4599      	cmp	r9, r3
 8010baa:	bfa8      	it	ge
 8010bac:	4699      	movge	r9, r3
 8010bae:	f1b9 0f00 	cmp.w	r9, #0
 8010bb2:	dc34      	bgt.n	8010c1e <_printf_float+0x376>
 8010bb4:	f04f 0800 	mov.w	r8, #0
 8010bb8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8010bbc:	f104 0b1a 	add.w	fp, r4, #26
 8010bc0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010bc2:	ebaa 0303 	sub.w	r3, sl, r3
 8010bc6:	eba3 0309 	sub.w	r3, r3, r9
 8010bca:	4543      	cmp	r3, r8
 8010bcc:	f77f af76 	ble.w	8010abc <_printf_float+0x214>
 8010bd0:	2301      	movs	r3, #1
 8010bd2:	465a      	mov	r2, fp
 8010bd4:	4631      	mov	r1, r6
 8010bd6:	4628      	mov	r0, r5
 8010bd8:	47b8      	blx	r7
 8010bda:	3001      	adds	r0, #1
 8010bdc:	f43f aeb0 	beq.w	8010940 <_printf_float+0x98>
 8010be0:	f108 0801 	add.w	r8, r8, #1
 8010be4:	e7ec      	b.n	8010bc0 <_printf_float+0x318>
 8010be6:	4642      	mov	r2, r8
 8010be8:	4631      	mov	r1, r6
 8010bea:	4628      	mov	r0, r5
 8010bec:	47b8      	blx	r7
 8010bee:	3001      	adds	r0, #1
 8010bf0:	d1c1      	bne.n	8010b76 <_printf_float+0x2ce>
 8010bf2:	e6a5      	b.n	8010940 <_printf_float+0x98>
 8010bf4:	2301      	movs	r3, #1
 8010bf6:	4631      	mov	r1, r6
 8010bf8:	4628      	mov	r0, r5
 8010bfa:	9206      	str	r2, [sp, #24]
 8010bfc:	47b8      	blx	r7
 8010bfe:	3001      	adds	r0, #1
 8010c00:	f43f ae9e 	beq.w	8010940 <_printf_float+0x98>
 8010c04:	9b07      	ldr	r3, [sp, #28]
 8010c06:	9a06      	ldr	r2, [sp, #24]
 8010c08:	3301      	adds	r3, #1
 8010c0a:	9307      	str	r3, [sp, #28]
 8010c0c:	e7b9      	b.n	8010b82 <_printf_float+0x2da>
 8010c0e:	9b05      	ldr	r3, [sp, #20]
 8010c10:	465a      	mov	r2, fp
 8010c12:	4631      	mov	r1, r6
 8010c14:	4628      	mov	r0, r5
 8010c16:	47b8      	blx	r7
 8010c18:	3001      	adds	r0, #1
 8010c1a:	d1bf      	bne.n	8010b9c <_printf_float+0x2f4>
 8010c1c:	e690      	b.n	8010940 <_printf_float+0x98>
 8010c1e:	9a06      	ldr	r2, [sp, #24]
 8010c20:	464b      	mov	r3, r9
 8010c22:	4442      	add	r2, r8
 8010c24:	4631      	mov	r1, r6
 8010c26:	4628      	mov	r0, r5
 8010c28:	47b8      	blx	r7
 8010c2a:	3001      	adds	r0, #1
 8010c2c:	d1c2      	bne.n	8010bb4 <_printf_float+0x30c>
 8010c2e:	e687      	b.n	8010940 <_printf_float+0x98>
 8010c30:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 8010c34:	f1b9 0f01 	cmp.w	r9, #1
 8010c38:	dc01      	bgt.n	8010c3e <_printf_float+0x396>
 8010c3a:	07db      	lsls	r3, r3, #31
 8010c3c:	d536      	bpl.n	8010cac <_printf_float+0x404>
 8010c3e:	2301      	movs	r3, #1
 8010c40:	4642      	mov	r2, r8
 8010c42:	4631      	mov	r1, r6
 8010c44:	4628      	mov	r0, r5
 8010c46:	47b8      	blx	r7
 8010c48:	3001      	adds	r0, #1
 8010c4a:	f43f ae79 	beq.w	8010940 <_printf_float+0x98>
 8010c4e:	9b05      	ldr	r3, [sp, #20]
 8010c50:	465a      	mov	r2, fp
 8010c52:	4631      	mov	r1, r6
 8010c54:	4628      	mov	r0, r5
 8010c56:	47b8      	blx	r7
 8010c58:	3001      	adds	r0, #1
 8010c5a:	f43f ae71 	beq.w	8010940 <_printf_float+0x98>
 8010c5e:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 8010c62:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8010c66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010c6a:	f109 39ff 	add.w	r9, r9, #4294967295
 8010c6e:	d018      	beq.n	8010ca2 <_printf_float+0x3fa>
 8010c70:	464b      	mov	r3, r9
 8010c72:	f108 0201 	add.w	r2, r8, #1
 8010c76:	4631      	mov	r1, r6
 8010c78:	4628      	mov	r0, r5
 8010c7a:	47b8      	blx	r7
 8010c7c:	3001      	adds	r0, #1
 8010c7e:	d10c      	bne.n	8010c9a <_printf_float+0x3f2>
 8010c80:	e65e      	b.n	8010940 <_printf_float+0x98>
 8010c82:	2301      	movs	r3, #1
 8010c84:	465a      	mov	r2, fp
 8010c86:	4631      	mov	r1, r6
 8010c88:	4628      	mov	r0, r5
 8010c8a:	47b8      	blx	r7
 8010c8c:	3001      	adds	r0, #1
 8010c8e:	f43f ae57 	beq.w	8010940 <_printf_float+0x98>
 8010c92:	f108 0801 	add.w	r8, r8, #1
 8010c96:	45c8      	cmp	r8, r9
 8010c98:	dbf3      	blt.n	8010c82 <_printf_float+0x3da>
 8010c9a:	4653      	mov	r3, sl
 8010c9c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8010ca0:	e6dc      	b.n	8010a5c <_printf_float+0x1b4>
 8010ca2:	f04f 0800 	mov.w	r8, #0
 8010ca6:	f104 0b1a 	add.w	fp, r4, #26
 8010caa:	e7f4      	b.n	8010c96 <_printf_float+0x3ee>
 8010cac:	2301      	movs	r3, #1
 8010cae:	4642      	mov	r2, r8
 8010cb0:	e7e1      	b.n	8010c76 <_printf_float+0x3ce>
 8010cb2:	2301      	movs	r3, #1
 8010cb4:	464a      	mov	r2, r9
 8010cb6:	4631      	mov	r1, r6
 8010cb8:	4628      	mov	r0, r5
 8010cba:	47b8      	blx	r7
 8010cbc:	3001      	adds	r0, #1
 8010cbe:	f43f ae3f 	beq.w	8010940 <_printf_float+0x98>
 8010cc2:	f108 0801 	add.w	r8, r8, #1
 8010cc6:	68e3      	ldr	r3, [r4, #12]
 8010cc8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8010cca:	1a5b      	subs	r3, r3, r1
 8010ccc:	4543      	cmp	r3, r8
 8010cce:	dcf0      	bgt.n	8010cb2 <_printf_float+0x40a>
 8010cd0:	e6f8      	b.n	8010ac4 <_printf_float+0x21c>
 8010cd2:	f04f 0800 	mov.w	r8, #0
 8010cd6:	f104 0919 	add.w	r9, r4, #25
 8010cda:	e7f4      	b.n	8010cc6 <_printf_float+0x41e>

08010cdc <_printf_common>:
 8010cdc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010ce0:	4616      	mov	r6, r2
 8010ce2:	4698      	mov	r8, r3
 8010ce4:	688a      	ldr	r2, [r1, #8]
 8010ce6:	690b      	ldr	r3, [r1, #16]
 8010ce8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8010cec:	4293      	cmp	r3, r2
 8010cee:	bfb8      	it	lt
 8010cf0:	4613      	movlt	r3, r2
 8010cf2:	6033      	str	r3, [r6, #0]
 8010cf4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8010cf8:	4607      	mov	r7, r0
 8010cfa:	460c      	mov	r4, r1
 8010cfc:	b10a      	cbz	r2, 8010d02 <_printf_common+0x26>
 8010cfe:	3301      	adds	r3, #1
 8010d00:	6033      	str	r3, [r6, #0]
 8010d02:	6823      	ldr	r3, [r4, #0]
 8010d04:	0699      	lsls	r1, r3, #26
 8010d06:	bf42      	ittt	mi
 8010d08:	6833      	ldrmi	r3, [r6, #0]
 8010d0a:	3302      	addmi	r3, #2
 8010d0c:	6033      	strmi	r3, [r6, #0]
 8010d0e:	6825      	ldr	r5, [r4, #0]
 8010d10:	f015 0506 	ands.w	r5, r5, #6
 8010d14:	d106      	bne.n	8010d24 <_printf_common+0x48>
 8010d16:	f104 0a19 	add.w	sl, r4, #25
 8010d1a:	68e3      	ldr	r3, [r4, #12]
 8010d1c:	6832      	ldr	r2, [r6, #0]
 8010d1e:	1a9b      	subs	r3, r3, r2
 8010d20:	42ab      	cmp	r3, r5
 8010d22:	dc26      	bgt.n	8010d72 <_printf_common+0x96>
 8010d24:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8010d28:	6822      	ldr	r2, [r4, #0]
 8010d2a:	3b00      	subs	r3, #0
 8010d2c:	bf18      	it	ne
 8010d2e:	2301      	movne	r3, #1
 8010d30:	0692      	lsls	r2, r2, #26
 8010d32:	d42b      	bmi.n	8010d8c <_printf_common+0xb0>
 8010d34:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8010d38:	4641      	mov	r1, r8
 8010d3a:	4638      	mov	r0, r7
 8010d3c:	47c8      	blx	r9
 8010d3e:	3001      	adds	r0, #1
 8010d40:	d01e      	beq.n	8010d80 <_printf_common+0xa4>
 8010d42:	6823      	ldr	r3, [r4, #0]
 8010d44:	6922      	ldr	r2, [r4, #16]
 8010d46:	f003 0306 	and.w	r3, r3, #6
 8010d4a:	2b04      	cmp	r3, #4
 8010d4c:	bf02      	ittt	eq
 8010d4e:	68e5      	ldreq	r5, [r4, #12]
 8010d50:	6833      	ldreq	r3, [r6, #0]
 8010d52:	1aed      	subeq	r5, r5, r3
 8010d54:	68a3      	ldr	r3, [r4, #8]
 8010d56:	bf0c      	ite	eq
 8010d58:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8010d5c:	2500      	movne	r5, #0
 8010d5e:	4293      	cmp	r3, r2
 8010d60:	bfc4      	itt	gt
 8010d62:	1a9b      	subgt	r3, r3, r2
 8010d64:	18ed      	addgt	r5, r5, r3
 8010d66:	2600      	movs	r6, #0
 8010d68:	341a      	adds	r4, #26
 8010d6a:	42b5      	cmp	r5, r6
 8010d6c:	d11a      	bne.n	8010da4 <_printf_common+0xc8>
 8010d6e:	2000      	movs	r0, #0
 8010d70:	e008      	b.n	8010d84 <_printf_common+0xa8>
 8010d72:	2301      	movs	r3, #1
 8010d74:	4652      	mov	r2, sl
 8010d76:	4641      	mov	r1, r8
 8010d78:	4638      	mov	r0, r7
 8010d7a:	47c8      	blx	r9
 8010d7c:	3001      	adds	r0, #1
 8010d7e:	d103      	bne.n	8010d88 <_printf_common+0xac>
 8010d80:	f04f 30ff 	mov.w	r0, #4294967295
 8010d84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010d88:	3501      	adds	r5, #1
 8010d8a:	e7c6      	b.n	8010d1a <_printf_common+0x3e>
 8010d8c:	18e1      	adds	r1, r4, r3
 8010d8e:	1c5a      	adds	r2, r3, #1
 8010d90:	2030      	movs	r0, #48	@ 0x30
 8010d92:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8010d96:	4422      	add	r2, r4
 8010d98:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8010d9c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8010da0:	3302      	adds	r3, #2
 8010da2:	e7c7      	b.n	8010d34 <_printf_common+0x58>
 8010da4:	2301      	movs	r3, #1
 8010da6:	4622      	mov	r2, r4
 8010da8:	4641      	mov	r1, r8
 8010daa:	4638      	mov	r0, r7
 8010dac:	47c8      	blx	r9
 8010dae:	3001      	adds	r0, #1
 8010db0:	d0e6      	beq.n	8010d80 <_printf_common+0xa4>
 8010db2:	3601      	adds	r6, #1
 8010db4:	e7d9      	b.n	8010d6a <_printf_common+0x8e>
	...

08010db8 <_printf_i>:
 8010db8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8010dbc:	7e0f      	ldrb	r7, [r1, #24]
 8010dbe:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8010dc0:	2f78      	cmp	r7, #120	@ 0x78
 8010dc2:	4691      	mov	r9, r2
 8010dc4:	4680      	mov	r8, r0
 8010dc6:	460c      	mov	r4, r1
 8010dc8:	469a      	mov	sl, r3
 8010dca:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8010dce:	d807      	bhi.n	8010de0 <_printf_i+0x28>
 8010dd0:	2f62      	cmp	r7, #98	@ 0x62
 8010dd2:	d80a      	bhi.n	8010dea <_printf_i+0x32>
 8010dd4:	2f00      	cmp	r7, #0
 8010dd6:	f000 80d1 	beq.w	8010f7c <_printf_i+0x1c4>
 8010dda:	2f58      	cmp	r7, #88	@ 0x58
 8010ddc:	f000 80b8 	beq.w	8010f50 <_printf_i+0x198>
 8010de0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8010de4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8010de8:	e03a      	b.n	8010e60 <_printf_i+0xa8>
 8010dea:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8010dee:	2b15      	cmp	r3, #21
 8010df0:	d8f6      	bhi.n	8010de0 <_printf_i+0x28>
 8010df2:	a101      	add	r1, pc, #4	@ (adr r1, 8010df8 <_printf_i+0x40>)
 8010df4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8010df8:	08010e51 	.word	0x08010e51
 8010dfc:	08010e65 	.word	0x08010e65
 8010e00:	08010de1 	.word	0x08010de1
 8010e04:	08010de1 	.word	0x08010de1
 8010e08:	08010de1 	.word	0x08010de1
 8010e0c:	08010de1 	.word	0x08010de1
 8010e10:	08010e65 	.word	0x08010e65
 8010e14:	08010de1 	.word	0x08010de1
 8010e18:	08010de1 	.word	0x08010de1
 8010e1c:	08010de1 	.word	0x08010de1
 8010e20:	08010de1 	.word	0x08010de1
 8010e24:	08010f63 	.word	0x08010f63
 8010e28:	08010e8f 	.word	0x08010e8f
 8010e2c:	08010f1d 	.word	0x08010f1d
 8010e30:	08010de1 	.word	0x08010de1
 8010e34:	08010de1 	.word	0x08010de1
 8010e38:	08010f85 	.word	0x08010f85
 8010e3c:	08010de1 	.word	0x08010de1
 8010e40:	08010e8f 	.word	0x08010e8f
 8010e44:	08010de1 	.word	0x08010de1
 8010e48:	08010de1 	.word	0x08010de1
 8010e4c:	08010f25 	.word	0x08010f25
 8010e50:	6833      	ldr	r3, [r6, #0]
 8010e52:	1d1a      	adds	r2, r3, #4
 8010e54:	681b      	ldr	r3, [r3, #0]
 8010e56:	6032      	str	r2, [r6, #0]
 8010e58:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8010e5c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8010e60:	2301      	movs	r3, #1
 8010e62:	e09c      	b.n	8010f9e <_printf_i+0x1e6>
 8010e64:	6833      	ldr	r3, [r6, #0]
 8010e66:	6820      	ldr	r0, [r4, #0]
 8010e68:	1d19      	adds	r1, r3, #4
 8010e6a:	6031      	str	r1, [r6, #0]
 8010e6c:	0606      	lsls	r6, r0, #24
 8010e6e:	d501      	bpl.n	8010e74 <_printf_i+0xbc>
 8010e70:	681d      	ldr	r5, [r3, #0]
 8010e72:	e003      	b.n	8010e7c <_printf_i+0xc4>
 8010e74:	0645      	lsls	r5, r0, #25
 8010e76:	d5fb      	bpl.n	8010e70 <_printf_i+0xb8>
 8010e78:	f9b3 5000 	ldrsh.w	r5, [r3]
 8010e7c:	2d00      	cmp	r5, #0
 8010e7e:	da03      	bge.n	8010e88 <_printf_i+0xd0>
 8010e80:	232d      	movs	r3, #45	@ 0x2d
 8010e82:	426d      	negs	r5, r5
 8010e84:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8010e88:	4858      	ldr	r0, [pc, #352]	@ (8010fec <_printf_i+0x234>)
 8010e8a:	230a      	movs	r3, #10
 8010e8c:	e011      	b.n	8010eb2 <_printf_i+0xfa>
 8010e8e:	6821      	ldr	r1, [r4, #0]
 8010e90:	6833      	ldr	r3, [r6, #0]
 8010e92:	0608      	lsls	r0, r1, #24
 8010e94:	f853 5b04 	ldr.w	r5, [r3], #4
 8010e98:	d402      	bmi.n	8010ea0 <_printf_i+0xe8>
 8010e9a:	0649      	lsls	r1, r1, #25
 8010e9c:	bf48      	it	mi
 8010e9e:	b2ad      	uxthmi	r5, r5
 8010ea0:	2f6f      	cmp	r7, #111	@ 0x6f
 8010ea2:	4852      	ldr	r0, [pc, #328]	@ (8010fec <_printf_i+0x234>)
 8010ea4:	6033      	str	r3, [r6, #0]
 8010ea6:	bf14      	ite	ne
 8010ea8:	230a      	movne	r3, #10
 8010eaa:	2308      	moveq	r3, #8
 8010eac:	2100      	movs	r1, #0
 8010eae:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8010eb2:	6866      	ldr	r6, [r4, #4]
 8010eb4:	60a6      	str	r6, [r4, #8]
 8010eb6:	2e00      	cmp	r6, #0
 8010eb8:	db05      	blt.n	8010ec6 <_printf_i+0x10e>
 8010eba:	6821      	ldr	r1, [r4, #0]
 8010ebc:	432e      	orrs	r6, r5
 8010ebe:	f021 0104 	bic.w	r1, r1, #4
 8010ec2:	6021      	str	r1, [r4, #0]
 8010ec4:	d04b      	beq.n	8010f5e <_printf_i+0x1a6>
 8010ec6:	4616      	mov	r6, r2
 8010ec8:	fbb5 f1f3 	udiv	r1, r5, r3
 8010ecc:	fb03 5711 	mls	r7, r3, r1, r5
 8010ed0:	5dc7      	ldrb	r7, [r0, r7]
 8010ed2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8010ed6:	462f      	mov	r7, r5
 8010ed8:	42bb      	cmp	r3, r7
 8010eda:	460d      	mov	r5, r1
 8010edc:	d9f4      	bls.n	8010ec8 <_printf_i+0x110>
 8010ede:	2b08      	cmp	r3, #8
 8010ee0:	d10b      	bne.n	8010efa <_printf_i+0x142>
 8010ee2:	6823      	ldr	r3, [r4, #0]
 8010ee4:	07df      	lsls	r7, r3, #31
 8010ee6:	d508      	bpl.n	8010efa <_printf_i+0x142>
 8010ee8:	6923      	ldr	r3, [r4, #16]
 8010eea:	6861      	ldr	r1, [r4, #4]
 8010eec:	4299      	cmp	r1, r3
 8010eee:	bfde      	ittt	le
 8010ef0:	2330      	movle	r3, #48	@ 0x30
 8010ef2:	f806 3c01 	strble.w	r3, [r6, #-1]
 8010ef6:	f106 36ff 	addle.w	r6, r6, #4294967295
 8010efa:	1b92      	subs	r2, r2, r6
 8010efc:	6122      	str	r2, [r4, #16]
 8010efe:	f8cd a000 	str.w	sl, [sp]
 8010f02:	464b      	mov	r3, r9
 8010f04:	aa03      	add	r2, sp, #12
 8010f06:	4621      	mov	r1, r4
 8010f08:	4640      	mov	r0, r8
 8010f0a:	f7ff fee7 	bl	8010cdc <_printf_common>
 8010f0e:	3001      	adds	r0, #1
 8010f10:	d14a      	bne.n	8010fa8 <_printf_i+0x1f0>
 8010f12:	f04f 30ff 	mov.w	r0, #4294967295
 8010f16:	b004      	add	sp, #16
 8010f18:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010f1c:	6823      	ldr	r3, [r4, #0]
 8010f1e:	f043 0320 	orr.w	r3, r3, #32
 8010f22:	6023      	str	r3, [r4, #0]
 8010f24:	4832      	ldr	r0, [pc, #200]	@ (8010ff0 <_printf_i+0x238>)
 8010f26:	2778      	movs	r7, #120	@ 0x78
 8010f28:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8010f2c:	6823      	ldr	r3, [r4, #0]
 8010f2e:	6831      	ldr	r1, [r6, #0]
 8010f30:	061f      	lsls	r7, r3, #24
 8010f32:	f851 5b04 	ldr.w	r5, [r1], #4
 8010f36:	d402      	bmi.n	8010f3e <_printf_i+0x186>
 8010f38:	065f      	lsls	r7, r3, #25
 8010f3a:	bf48      	it	mi
 8010f3c:	b2ad      	uxthmi	r5, r5
 8010f3e:	6031      	str	r1, [r6, #0]
 8010f40:	07d9      	lsls	r1, r3, #31
 8010f42:	bf44      	itt	mi
 8010f44:	f043 0320 	orrmi.w	r3, r3, #32
 8010f48:	6023      	strmi	r3, [r4, #0]
 8010f4a:	b11d      	cbz	r5, 8010f54 <_printf_i+0x19c>
 8010f4c:	2310      	movs	r3, #16
 8010f4e:	e7ad      	b.n	8010eac <_printf_i+0xf4>
 8010f50:	4826      	ldr	r0, [pc, #152]	@ (8010fec <_printf_i+0x234>)
 8010f52:	e7e9      	b.n	8010f28 <_printf_i+0x170>
 8010f54:	6823      	ldr	r3, [r4, #0]
 8010f56:	f023 0320 	bic.w	r3, r3, #32
 8010f5a:	6023      	str	r3, [r4, #0]
 8010f5c:	e7f6      	b.n	8010f4c <_printf_i+0x194>
 8010f5e:	4616      	mov	r6, r2
 8010f60:	e7bd      	b.n	8010ede <_printf_i+0x126>
 8010f62:	6833      	ldr	r3, [r6, #0]
 8010f64:	6825      	ldr	r5, [r4, #0]
 8010f66:	6961      	ldr	r1, [r4, #20]
 8010f68:	1d18      	adds	r0, r3, #4
 8010f6a:	6030      	str	r0, [r6, #0]
 8010f6c:	062e      	lsls	r6, r5, #24
 8010f6e:	681b      	ldr	r3, [r3, #0]
 8010f70:	d501      	bpl.n	8010f76 <_printf_i+0x1be>
 8010f72:	6019      	str	r1, [r3, #0]
 8010f74:	e002      	b.n	8010f7c <_printf_i+0x1c4>
 8010f76:	0668      	lsls	r0, r5, #25
 8010f78:	d5fb      	bpl.n	8010f72 <_printf_i+0x1ba>
 8010f7a:	8019      	strh	r1, [r3, #0]
 8010f7c:	2300      	movs	r3, #0
 8010f7e:	6123      	str	r3, [r4, #16]
 8010f80:	4616      	mov	r6, r2
 8010f82:	e7bc      	b.n	8010efe <_printf_i+0x146>
 8010f84:	6833      	ldr	r3, [r6, #0]
 8010f86:	1d1a      	adds	r2, r3, #4
 8010f88:	6032      	str	r2, [r6, #0]
 8010f8a:	681e      	ldr	r6, [r3, #0]
 8010f8c:	6862      	ldr	r2, [r4, #4]
 8010f8e:	2100      	movs	r1, #0
 8010f90:	4630      	mov	r0, r6
 8010f92:	f7ef f9a5 	bl	80002e0 <memchr>
 8010f96:	b108      	cbz	r0, 8010f9c <_printf_i+0x1e4>
 8010f98:	1b80      	subs	r0, r0, r6
 8010f9a:	6060      	str	r0, [r4, #4]
 8010f9c:	6863      	ldr	r3, [r4, #4]
 8010f9e:	6123      	str	r3, [r4, #16]
 8010fa0:	2300      	movs	r3, #0
 8010fa2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8010fa6:	e7aa      	b.n	8010efe <_printf_i+0x146>
 8010fa8:	6923      	ldr	r3, [r4, #16]
 8010faa:	4632      	mov	r2, r6
 8010fac:	4649      	mov	r1, r9
 8010fae:	4640      	mov	r0, r8
 8010fb0:	47d0      	blx	sl
 8010fb2:	3001      	adds	r0, #1
 8010fb4:	d0ad      	beq.n	8010f12 <_printf_i+0x15a>
 8010fb6:	6823      	ldr	r3, [r4, #0]
 8010fb8:	079b      	lsls	r3, r3, #30
 8010fba:	d413      	bmi.n	8010fe4 <_printf_i+0x22c>
 8010fbc:	68e0      	ldr	r0, [r4, #12]
 8010fbe:	9b03      	ldr	r3, [sp, #12]
 8010fc0:	4298      	cmp	r0, r3
 8010fc2:	bfb8      	it	lt
 8010fc4:	4618      	movlt	r0, r3
 8010fc6:	e7a6      	b.n	8010f16 <_printf_i+0x15e>
 8010fc8:	2301      	movs	r3, #1
 8010fca:	4632      	mov	r2, r6
 8010fcc:	4649      	mov	r1, r9
 8010fce:	4640      	mov	r0, r8
 8010fd0:	47d0      	blx	sl
 8010fd2:	3001      	adds	r0, #1
 8010fd4:	d09d      	beq.n	8010f12 <_printf_i+0x15a>
 8010fd6:	3501      	adds	r5, #1
 8010fd8:	68e3      	ldr	r3, [r4, #12]
 8010fda:	9903      	ldr	r1, [sp, #12]
 8010fdc:	1a5b      	subs	r3, r3, r1
 8010fde:	42ab      	cmp	r3, r5
 8010fe0:	dcf2      	bgt.n	8010fc8 <_printf_i+0x210>
 8010fe2:	e7eb      	b.n	8010fbc <_printf_i+0x204>
 8010fe4:	2500      	movs	r5, #0
 8010fe6:	f104 0619 	add.w	r6, r4, #25
 8010fea:	e7f5      	b.n	8010fd8 <_printf_i+0x220>
 8010fec:	080142e9 	.word	0x080142e9
 8010ff0:	080142fa 	.word	0x080142fa

08010ff4 <std>:
 8010ff4:	2300      	movs	r3, #0
 8010ff6:	b510      	push	{r4, lr}
 8010ff8:	4604      	mov	r4, r0
 8010ffa:	e9c0 3300 	strd	r3, r3, [r0]
 8010ffe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8011002:	6083      	str	r3, [r0, #8]
 8011004:	8181      	strh	r1, [r0, #12]
 8011006:	6643      	str	r3, [r0, #100]	@ 0x64
 8011008:	81c2      	strh	r2, [r0, #14]
 801100a:	6183      	str	r3, [r0, #24]
 801100c:	4619      	mov	r1, r3
 801100e:	2208      	movs	r2, #8
 8011010:	305c      	adds	r0, #92	@ 0x5c
 8011012:	f000 fa7f 	bl	8011514 <memset>
 8011016:	4b0d      	ldr	r3, [pc, #52]	@ (801104c <std+0x58>)
 8011018:	6263      	str	r3, [r4, #36]	@ 0x24
 801101a:	4b0d      	ldr	r3, [pc, #52]	@ (8011050 <std+0x5c>)
 801101c:	62a3      	str	r3, [r4, #40]	@ 0x28
 801101e:	4b0d      	ldr	r3, [pc, #52]	@ (8011054 <std+0x60>)
 8011020:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8011022:	4b0d      	ldr	r3, [pc, #52]	@ (8011058 <std+0x64>)
 8011024:	6323      	str	r3, [r4, #48]	@ 0x30
 8011026:	4b0d      	ldr	r3, [pc, #52]	@ (801105c <std+0x68>)
 8011028:	6224      	str	r4, [r4, #32]
 801102a:	429c      	cmp	r4, r3
 801102c:	d006      	beq.n	801103c <std+0x48>
 801102e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8011032:	4294      	cmp	r4, r2
 8011034:	d002      	beq.n	801103c <std+0x48>
 8011036:	33d0      	adds	r3, #208	@ 0xd0
 8011038:	429c      	cmp	r4, r3
 801103a:	d105      	bne.n	8011048 <std+0x54>
 801103c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8011040:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011044:	f000 bb16 	b.w	8011674 <__retarget_lock_init_recursive>
 8011048:	bd10      	pop	{r4, pc}
 801104a:	bf00      	nop
 801104c:	08011361 	.word	0x08011361
 8011050:	08011387 	.word	0x08011387
 8011054:	080113bf 	.word	0x080113bf
 8011058:	080113e3 	.word	0x080113e3
 801105c:	240008d0 	.word	0x240008d0

08011060 <stdio_exit_handler>:
 8011060:	4a02      	ldr	r2, [pc, #8]	@ (801106c <stdio_exit_handler+0xc>)
 8011062:	4903      	ldr	r1, [pc, #12]	@ (8011070 <stdio_exit_handler+0x10>)
 8011064:	4803      	ldr	r0, [pc, #12]	@ (8011074 <stdio_exit_handler+0x14>)
 8011066:	f000 b869 	b.w	801113c <_fwalk_sglue>
 801106a:	bf00      	nop
 801106c:	2400005c 	.word	0x2400005c
 8011070:	080136c1 	.word	0x080136c1
 8011074:	240001d8 	.word	0x240001d8

08011078 <cleanup_stdio>:
 8011078:	6841      	ldr	r1, [r0, #4]
 801107a:	4b0c      	ldr	r3, [pc, #48]	@ (80110ac <cleanup_stdio+0x34>)
 801107c:	4299      	cmp	r1, r3
 801107e:	b510      	push	{r4, lr}
 8011080:	4604      	mov	r4, r0
 8011082:	d001      	beq.n	8011088 <cleanup_stdio+0x10>
 8011084:	f002 fb1c 	bl	80136c0 <_fflush_r>
 8011088:	68a1      	ldr	r1, [r4, #8]
 801108a:	4b09      	ldr	r3, [pc, #36]	@ (80110b0 <cleanup_stdio+0x38>)
 801108c:	4299      	cmp	r1, r3
 801108e:	d002      	beq.n	8011096 <cleanup_stdio+0x1e>
 8011090:	4620      	mov	r0, r4
 8011092:	f002 fb15 	bl	80136c0 <_fflush_r>
 8011096:	68e1      	ldr	r1, [r4, #12]
 8011098:	4b06      	ldr	r3, [pc, #24]	@ (80110b4 <cleanup_stdio+0x3c>)
 801109a:	4299      	cmp	r1, r3
 801109c:	d004      	beq.n	80110a8 <cleanup_stdio+0x30>
 801109e:	4620      	mov	r0, r4
 80110a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80110a4:	f002 bb0c 	b.w	80136c0 <_fflush_r>
 80110a8:	bd10      	pop	{r4, pc}
 80110aa:	bf00      	nop
 80110ac:	240008d0 	.word	0x240008d0
 80110b0:	24000938 	.word	0x24000938
 80110b4:	240009a0 	.word	0x240009a0

080110b8 <global_stdio_init.part.0>:
 80110b8:	b510      	push	{r4, lr}
 80110ba:	4b0b      	ldr	r3, [pc, #44]	@ (80110e8 <global_stdio_init.part.0+0x30>)
 80110bc:	4c0b      	ldr	r4, [pc, #44]	@ (80110ec <global_stdio_init.part.0+0x34>)
 80110be:	4a0c      	ldr	r2, [pc, #48]	@ (80110f0 <global_stdio_init.part.0+0x38>)
 80110c0:	601a      	str	r2, [r3, #0]
 80110c2:	4620      	mov	r0, r4
 80110c4:	2200      	movs	r2, #0
 80110c6:	2104      	movs	r1, #4
 80110c8:	f7ff ff94 	bl	8010ff4 <std>
 80110cc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80110d0:	2201      	movs	r2, #1
 80110d2:	2109      	movs	r1, #9
 80110d4:	f7ff ff8e 	bl	8010ff4 <std>
 80110d8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80110dc:	2202      	movs	r2, #2
 80110de:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80110e2:	2112      	movs	r1, #18
 80110e4:	f7ff bf86 	b.w	8010ff4 <std>
 80110e8:	24000a08 	.word	0x24000a08
 80110ec:	240008d0 	.word	0x240008d0
 80110f0:	08011061 	.word	0x08011061

080110f4 <__sfp_lock_acquire>:
 80110f4:	4801      	ldr	r0, [pc, #4]	@ (80110fc <__sfp_lock_acquire+0x8>)
 80110f6:	f000 babe 	b.w	8011676 <__retarget_lock_acquire_recursive>
 80110fa:	bf00      	nop
 80110fc:	24000a11 	.word	0x24000a11

08011100 <__sfp_lock_release>:
 8011100:	4801      	ldr	r0, [pc, #4]	@ (8011108 <__sfp_lock_release+0x8>)
 8011102:	f000 bab9 	b.w	8011678 <__retarget_lock_release_recursive>
 8011106:	bf00      	nop
 8011108:	24000a11 	.word	0x24000a11

0801110c <__sinit>:
 801110c:	b510      	push	{r4, lr}
 801110e:	4604      	mov	r4, r0
 8011110:	f7ff fff0 	bl	80110f4 <__sfp_lock_acquire>
 8011114:	6a23      	ldr	r3, [r4, #32]
 8011116:	b11b      	cbz	r3, 8011120 <__sinit+0x14>
 8011118:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801111c:	f7ff bff0 	b.w	8011100 <__sfp_lock_release>
 8011120:	4b04      	ldr	r3, [pc, #16]	@ (8011134 <__sinit+0x28>)
 8011122:	6223      	str	r3, [r4, #32]
 8011124:	4b04      	ldr	r3, [pc, #16]	@ (8011138 <__sinit+0x2c>)
 8011126:	681b      	ldr	r3, [r3, #0]
 8011128:	2b00      	cmp	r3, #0
 801112a:	d1f5      	bne.n	8011118 <__sinit+0xc>
 801112c:	f7ff ffc4 	bl	80110b8 <global_stdio_init.part.0>
 8011130:	e7f2      	b.n	8011118 <__sinit+0xc>
 8011132:	bf00      	nop
 8011134:	08011079 	.word	0x08011079
 8011138:	24000a08 	.word	0x24000a08

0801113c <_fwalk_sglue>:
 801113c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011140:	4607      	mov	r7, r0
 8011142:	4688      	mov	r8, r1
 8011144:	4614      	mov	r4, r2
 8011146:	2600      	movs	r6, #0
 8011148:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801114c:	f1b9 0901 	subs.w	r9, r9, #1
 8011150:	d505      	bpl.n	801115e <_fwalk_sglue+0x22>
 8011152:	6824      	ldr	r4, [r4, #0]
 8011154:	2c00      	cmp	r4, #0
 8011156:	d1f7      	bne.n	8011148 <_fwalk_sglue+0xc>
 8011158:	4630      	mov	r0, r6
 801115a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801115e:	89ab      	ldrh	r3, [r5, #12]
 8011160:	2b01      	cmp	r3, #1
 8011162:	d907      	bls.n	8011174 <_fwalk_sglue+0x38>
 8011164:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8011168:	3301      	adds	r3, #1
 801116a:	d003      	beq.n	8011174 <_fwalk_sglue+0x38>
 801116c:	4629      	mov	r1, r5
 801116e:	4638      	mov	r0, r7
 8011170:	47c0      	blx	r8
 8011172:	4306      	orrs	r6, r0
 8011174:	3568      	adds	r5, #104	@ 0x68
 8011176:	e7e9      	b.n	801114c <_fwalk_sglue+0x10>

08011178 <iprintf>:
 8011178:	b40f      	push	{r0, r1, r2, r3}
 801117a:	b507      	push	{r0, r1, r2, lr}
 801117c:	4906      	ldr	r1, [pc, #24]	@ (8011198 <iprintf+0x20>)
 801117e:	ab04      	add	r3, sp, #16
 8011180:	6808      	ldr	r0, [r1, #0]
 8011182:	f853 2b04 	ldr.w	r2, [r3], #4
 8011186:	6881      	ldr	r1, [r0, #8]
 8011188:	9301      	str	r3, [sp, #4]
 801118a:	f001 ffaf 	bl	80130ec <_vfiprintf_r>
 801118e:	b003      	add	sp, #12
 8011190:	f85d eb04 	ldr.w	lr, [sp], #4
 8011194:	b004      	add	sp, #16
 8011196:	4770      	bx	lr
 8011198:	240001d4 	.word	0x240001d4

0801119c <_puts_r>:
 801119c:	6a03      	ldr	r3, [r0, #32]
 801119e:	b570      	push	{r4, r5, r6, lr}
 80111a0:	6884      	ldr	r4, [r0, #8]
 80111a2:	4605      	mov	r5, r0
 80111a4:	460e      	mov	r6, r1
 80111a6:	b90b      	cbnz	r3, 80111ac <_puts_r+0x10>
 80111a8:	f7ff ffb0 	bl	801110c <__sinit>
 80111ac:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80111ae:	07db      	lsls	r3, r3, #31
 80111b0:	d405      	bmi.n	80111be <_puts_r+0x22>
 80111b2:	89a3      	ldrh	r3, [r4, #12]
 80111b4:	0598      	lsls	r0, r3, #22
 80111b6:	d402      	bmi.n	80111be <_puts_r+0x22>
 80111b8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80111ba:	f000 fa5c 	bl	8011676 <__retarget_lock_acquire_recursive>
 80111be:	89a3      	ldrh	r3, [r4, #12]
 80111c0:	0719      	lsls	r1, r3, #28
 80111c2:	d502      	bpl.n	80111ca <_puts_r+0x2e>
 80111c4:	6923      	ldr	r3, [r4, #16]
 80111c6:	2b00      	cmp	r3, #0
 80111c8:	d135      	bne.n	8011236 <_puts_r+0x9a>
 80111ca:	4621      	mov	r1, r4
 80111cc:	4628      	mov	r0, r5
 80111ce:	f000 f94b 	bl	8011468 <__swsetup_r>
 80111d2:	b380      	cbz	r0, 8011236 <_puts_r+0x9a>
 80111d4:	f04f 35ff 	mov.w	r5, #4294967295
 80111d8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80111da:	07da      	lsls	r2, r3, #31
 80111dc:	d405      	bmi.n	80111ea <_puts_r+0x4e>
 80111de:	89a3      	ldrh	r3, [r4, #12]
 80111e0:	059b      	lsls	r3, r3, #22
 80111e2:	d402      	bmi.n	80111ea <_puts_r+0x4e>
 80111e4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80111e6:	f000 fa47 	bl	8011678 <__retarget_lock_release_recursive>
 80111ea:	4628      	mov	r0, r5
 80111ec:	bd70      	pop	{r4, r5, r6, pc}
 80111ee:	2b00      	cmp	r3, #0
 80111f0:	da04      	bge.n	80111fc <_puts_r+0x60>
 80111f2:	69a2      	ldr	r2, [r4, #24]
 80111f4:	429a      	cmp	r2, r3
 80111f6:	dc17      	bgt.n	8011228 <_puts_r+0x8c>
 80111f8:	290a      	cmp	r1, #10
 80111fa:	d015      	beq.n	8011228 <_puts_r+0x8c>
 80111fc:	6823      	ldr	r3, [r4, #0]
 80111fe:	1c5a      	adds	r2, r3, #1
 8011200:	6022      	str	r2, [r4, #0]
 8011202:	7019      	strb	r1, [r3, #0]
 8011204:	68a3      	ldr	r3, [r4, #8]
 8011206:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 801120a:	3b01      	subs	r3, #1
 801120c:	60a3      	str	r3, [r4, #8]
 801120e:	2900      	cmp	r1, #0
 8011210:	d1ed      	bne.n	80111ee <_puts_r+0x52>
 8011212:	2b00      	cmp	r3, #0
 8011214:	da11      	bge.n	801123a <_puts_r+0x9e>
 8011216:	4622      	mov	r2, r4
 8011218:	210a      	movs	r1, #10
 801121a:	4628      	mov	r0, r5
 801121c:	f000 f8e5 	bl	80113ea <__swbuf_r>
 8011220:	3001      	adds	r0, #1
 8011222:	d0d7      	beq.n	80111d4 <_puts_r+0x38>
 8011224:	250a      	movs	r5, #10
 8011226:	e7d7      	b.n	80111d8 <_puts_r+0x3c>
 8011228:	4622      	mov	r2, r4
 801122a:	4628      	mov	r0, r5
 801122c:	f000 f8dd 	bl	80113ea <__swbuf_r>
 8011230:	3001      	adds	r0, #1
 8011232:	d1e7      	bne.n	8011204 <_puts_r+0x68>
 8011234:	e7ce      	b.n	80111d4 <_puts_r+0x38>
 8011236:	3e01      	subs	r6, #1
 8011238:	e7e4      	b.n	8011204 <_puts_r+0x68>
 801123a:	6823      	ldr	r3, [r4, #0]
 801123c:	1c5a      	adds	r2, r3, #1
 801123e:	6022      	str	r2, [r4, #0]
 8011240:	220a      	movs	r2, #10
 8011242:	701a      	strb	r2, [r3, #0]
 8011244:	e7ee      	b.n	8011224 <_puts_r+0x88>
	...

08011248 <puts>:
 8011248:	4b02      	ldr	r3, [pc, #8]	@ (8011254 <puts+0xc>)
 801124a:	4601      	mov	r1, r0
 801124c:	6818      	ldr	r0, [r3, #0]
 801124e:	f7ff bfa5 	b.w	801119c <_puts_r>
 8011252:	bf00      	nop
 8011254:	240001d4 	.word	0x240001d4

08011258 <sniprintf>:
 8011258:	b40c      	push	{r2, r3}
 801125a:	b530      	push	{r4, r5, lr}
 801125c:	4b18      	ldr	r3, [pc, #96]	@ (80112c0 <sniprintf+0x68>)
 801125e:	1e0c      	subs	r4, r1, #0
 8011260:	681d      	ldr	r5, [r3, #0]
 8011262:	b09d      	sub	sp, #116	@ 0x74
 8011264:	da08      	bge.n	8011278 <sniprintf+0x20>
 8011266:	238b      	movs	r3, #139	@ 0x8b
 8011268:	602b      	str	r3, [r5, #0]
 801126a:	f04f 30ff 	mov.w	r0, #4294967295
 801126e:	b01d      	add	sp, #116	@ 0x74
 8011270:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8011274:	b002      	add	sp, #8
 8011276:	4770      	bx	lr
 8011278:	f44f 7302 	mov.w	r3, #520	@ 0x208
 801127c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8011280:	f04f 0300 	mov.w	r3, #0
 8011284:	931b      	str	r3, [sp, #108]	@ 0x6c
 8011286:	bf14      	ite	ne
 8011288:	f104 33ff 	addne.w	r3, r4, #4294967295
 801128c:	4623      	moveq	r3, r4
 801128e:	9304      	str	r3, [sp, #16]
 8011290:	9307      	str	r3, [sp, #28]
 8011292:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8011296:	9002      	str	r0, [sp, #8]
 8011298:	9006      	str	r0, [sp, #24]
 801129a:	f8ad 3016 	strh.w	r3, [sp, #22]
 801129e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80112a0:	ab21      	add	r3, sp, #132	@ 0x84
 80112a2:	a902      	add	r1, sp, #8
 80112a4:	4628      	mov	r0, r5
 80112a6:	9301      	str	r3, [sp, #4]
 80112a8:	f001 fc2a 	bl	8012b00 <_svfiprintf_r>
 80112ac:	1c43      	adds	r3, r0, #1
 80112ae:	bfbc      	itt	lt
 80112b0:	238b      	movlt	r3, #139	@ 0x8b
 80112b2:	602b      	strlt	r3, [r5, #0]
 80112b4:	2c00      	cmp	r4, #0
 80112b6:	d0da      	beq.n	801126e <sniprintf+0x16>
 80112b8:	9b02      	ldr	r3, [sp, #8]
 80112ba:	2200      	movs	r2, #0
 80112bc:	701a      	strb	r2, [r3, #0]
 80112be:	e7d6      	b.n	801126e <sniprintf+0x16>
 80112c0:	240001d4 	.word	0x240001d4

080112c4 <siprintf>:
 80112c4:	b40e      	push	{r1, r2, r3}
 80112c6:	b510      	push	{r4, lr}
 80112c8:	b09d      	sub	sp, #116	@ 0x74
 80112ca:	ab1f      	add	r3, sp, #124	@ 0x7c
 80112cc:	9002      	str	r0, [sp, #8]
 80112ce:	9006      	str	r0, [sp, #24]
 80112d0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80112d4:	480a      	ldr	r0, [pc, #40]	@ (8011300 <siprintf+0x3c>)
 80112d6:	9107      	str	r1, [sp, #28]
 80112d8:	9104      	str	r1, [sp, #16]
 80112da:	490a      	ldr	r1, [pc, #40]	@ (8011304 <siprintf+0x40>)
 80112dc:	f853 2b04 	ldr.w	r2, [r3], #4
 80112e0:	9105      	str	r1, [sp, #20]
 80112e2:	2400      	movs	r4, #0
 80112e4:	a902      	add	r1, sp, #8
 80112e6:	6800      	ldr	r0, [r0, #0]
 80112e8:	9301      	str	r3, [sp, #4]
 80112ea:	941b      	str	r4, [sp, #108]	@ 0x6c
 80112ec:	f001 fc08 	bl	8012b00 <_svfiprintf_r>
 80112f0:	9b02      	ldr	r3, [sp, #8]
 80112f2:	701c      	strb	r4, [r3, #0]
 80112f4:	b01d      	add	sp, #116	@ 0x74
 80112f6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80112fa:	b003      	add	sp, #12
 80112fc:	4770      	bx	lr
 80112fe:	bf00      	nop
 8011300:	240001d4 	.word	0x240001d4
 8011304:	ffff0208 	.word	0xffff0208

08011308 <siscanf>:
 8011308:	b40e      	push	{r1, r2, r3}
 801130a:	b570      	push	{r4, r5, r6, lr}
 801130c:	b09d      	sub	sp, #116	@ 0x74
 801130e:	ac21      	add	r4, sp, #132	@ 0x84
 8011310:	2500      	movs	r5, #0
 8011312:	f44f 7201 	mov.w	r2, #516	@ 0x204
 8011316:	f854 6b04 	ldr.w	r6, [r4], #4
 801131a:	f8ad 2014 	strh.w	r2, [sp, #20]
 801131e:	951b      	str	r5, [sp, #108]	@ 0x6c
 8011320:	9002      	str	r0, [sp, #8]
 8011322:	9006      	str	r0, [sp, #24]
 8011324:	f7ef f82c 	bl	8000380 <strlen>
 8011328:	4b0b      	ldr	r3, [pc, #44]	@ (8011358 <siscanf+0x50>)
 801132a:	9003      	str	r0, [sp, #12]
 801132c:	9007      	str	r0, [sp, #28]
 801132e:	480b      	ldr	r0, [pc, #44]	@ (801135c <siscanf+0x54>)
 8011330:	930b      	str	r3, [sp, #44]	@ 0x2c
 8011332:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8011336:	f8ad 3016 	strh.w	r3, [sp, #22]
 801133a:	4632      	mov	r2, r6
 801133c:	4623      	mov	r3, r4
 801133e:	a902      	add	r1, sp, #8
 8011340:	6800      	ldr	r0, [r0, #0]
 8011342:	950f      	str	r5, [sp, #60]	@ 0x3c
 8011344:	9514      	str	r5, [sp, #80]	@ 0x50
 8011346:	9401      	str	r4, [sp, #4]
 8011348:	f001 fd30 	bl	8012dac <__ssvfiscanf_r>
 801134c:	b01d      	add	sp, #116	@ 0x74
 801134e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8011352:	b003      	add	sp, #12
 8011354:	4770      	bx	lr
 8011356:	bf00      	nop
 8011358:	08011383 	.word	0x08011383
 801135c:	240001d4 	.word	0x240001d4

08011360 <__sread>:
 8011360:	b510      	push	{r4, lr}
 8011362:	460c      	mov	r4, r1
 8011364:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011368:	f000 f926 	bl	80115b8 <_read_r>
 801136c:	2800      	cmp	r0, #0
 801136e:	bfab      	itete	ge
 8011370:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8011372:	89a3      	ldrhlt	r3, [r4, #12]
 8011374:	181b      	addge	r3, r3, r0
 8011376:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801137a:	bfac      	ite	ge
 801137c:	6563      	strge	r3, [r4, #84]	@ 0x54
 801137e:	81a3      	strhlt	r3, [r4, #12]
 8011380:	bd10      	pop	{r4, pc}

08011382 <__seofread>:
 8011382:	2000      	movs	r0, #0
 8011384:	4770      	bx	lr

08011386 <__swrite>:
 8011386:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801138a:	461f      	mov	r7, r3
 801138c:	898b      	ldrh	r3, [r1, #12]
 801138e:	05db      	lsls	r3, r3, #23
 8011390:	4605      	mov	r5, r0
 8011392:	460c      	mov	r4, r1
 8011394:	4616      	mov	r6, r2
 8011396:	d505      	bpl.n	80113a4 <__swrite+0x1e>
 8011398:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801139c:	2302      	movs	r3, #2
 801139e:	2200      	movs	r2, #0
 80113a0:	f000 f8f8 	bl	8011594 <_lseek_r>
 80113a4:	89a3      	ldrh	r3, [r4, #12]
 80113a6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80113aa:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80113ae:	81a3      	strh	r3, [r4, #12]
 80113b0:	4632      	mov	r2, r6
 80113b2:	463b      	mov	r3, r7
 80113b4:	4628      	mov	r0, r5
 80113b6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80113ba:	f000 b91f 	b.w	80115fc <_write_r>

080113be <__sseek>:
 80113be:	b510      	push	{r4, lr}
 80113c0:	460c      	mov	r4, r1
 80113c2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80113c6:	f000 f8e5 	bl	8011594 <_lseek_r>
 80113ca:	1c43      	adds	r3, r0, #1
 80113cc:	89a3      	ldrh	r3, [r4, #12]
 80113ce:	bf15      	itete	ne
 80113d0:	6560      	strne	r0, [r4, #84]	@ 0x54
 80113d2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80113d6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80113da:	81a3      	strheq	r3, [r4, #12]
 80113dc:	bf18      	it	ne
 80113de:	81a3      	strhne	r3, [r4, #12]
 80113e0:	bd10      	pop	{r4, pc}

080113e2 <__sclose>:
 80113e2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80113e6:	f000 b8c5 	b.w	8011574 <_close_r>

080113ea <__swbuf_r>:
 80113ea:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80113ec:	460e      	mov	r6, r1
 80113ee:	4614      	mov	r4, r2
 80113f0:	4605      	mov	r5, r0
 80113f2:	b118      	cbz	r0, 80113fc <__swbuf_r+0x12>
 80113f4:	6a03      	ldr	r3, [r0, #32]
 80113f6:	b90b      	cbnz	r3, 80113fc <__swbuf_r+0x12>
 80113f8:	f7ff fe88 	bl	801110c <__sinit>
 80113fc:	69a3      	ldr	r3, [r4, #24]
 80113fe:	60a3      	str	r3, [r4, #8]
 8011400:	89a3      	ldrh	r3, [r4, #12]
 8011402:	071a      	lsls	r2, r3, #28
 8011404:	d501      	bpl.n	801140a <__swbuf_r+0x20>
 8011406:	6923      	ldr	r3, [r4, #16]
 8011408:	b943      	cbnz	r3, 801141c <__swbuf_r+0x32>
 801140a:	4621      	mov	r1, r4
 801140c:	4628      	mov	r0, r5
 801140e:	f000 f82b 	bl	8011468 <__swsetup_r>
 8011412:	b118      	cbz	r0, 801141c <__swbuf_r+0x32>
 8011414:	f04f 37ff 	mov.w	r7, #4294967295
 8011418:	4638      	mov	r0, r7
 801141a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801141c:	6823      	ldr	r3, [r4, #0]
 801141e:	6922      	ldr	r2, [r4, #16]
 8011420:	1a98      	subs	r0, r3, r2
 8011422:	6963      	ldr	r3, [r4, #20]
 8011424:	b2f6      	uxtb	r6, r6
 8011426:	4283      	cmp	r3, r0
 8011428:	4637      	mov	r7, r6
 801142a:	dc05      	bgt.n	8011438 <__swbuf_r+0x4e>
 801142c:	4621      	mov	r1, r4
 801142e:	4628      	mov	r0, r5
 8011430:	f002 f946 	bl	80136c0 <_fflush_r>
 8011434:	2800      	cmp	r0, #0
 8011436:	d1ed      	bne.n	8011414 <__swbuf_r+0x2a>
 8011438:	68a3      	ldr	r3, [r4, #8]
 801143a:	3b01      	subs	r3, #1
 801143c:	60a3      	str	r3, [r4, #8]
 801143e:	6823      	ldr	r3, [r4, #0]
 8011440:	1c5a      	adds	r2, r3, #1
 8011442:	6022      	str	r2, [r4, #0]
 8011444:	701e      	strb	r6, [r3, #0]
 8011446:	6962      	ldr	r2, [r4, #20]
 8011448:	1c43      	adds	r3, r0, #1
 801144a:	429a      	cmp	r2, r3
 801144c:	d004      	beq.n	8011458 <__swbuf_r+0x6e>
 801144e:	89a3      	ldrh	r3, [r4, #12]
 8011450:	07db      	lsls	r3, r3, #31
 8011452:	d5e1      	bpl.n	8011418 <__swbuf_r+0x2e>
 8011454:	2e0a      	cmp	r6, #10
 8011456:	d1df      	bne.n	8011418 <__swbuf_r+0x2e>
 8011458:	4621      	mov	r1, r4
 801145a:	4628      	mov	r0, r5
 801145c:	f002 f930 	bl	80136c0 <_fflush_r>
 8011460:	2800      	cmp	r0, #0
 8011462:	d0d9      	beq.n	8011418 <__swbuf_r+0x2e>
 8011464:	e7d6      	b.n	8011414 <__swbuf_r+0x2a>
	...

08011468 <__swsetup_r>:
 8011468:	b538      	push	{r3, r4, r5, lr}
 801146a:	4b29      	ldr	r3, [pc, #164]	@ (8011510 <__swsetup_r+0xa8>)
 801146c:	4605      	mov	r5, r0
 801146e:	6818      	ldr	r0, [r3, #0]
 8011470:	460c      	mov	r4, r1
 8011472:	b118      	cbz	r0, 801147c <__swsetup_r+0x14>
 8011474:	6a03      	ldr	r3, [r0, #32]
 8011476:	b90b      	cbnz	r3, 801147c <__swsetup_r+0x14>
 8011478:	f7ff fe48 	bl	801110c <__sinit>
 801147c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011480:	0719      	lsls	r1, r3, #28
 8011482:	d422      	bmi.n	80114ca <__swsetup_r+0x62>
 8011484:	06da      	lsls	r2, r3, #27
 8011486:	d407      	bmi.n	8011498 <__swsetup_r+0x30>
 8011488:	2209      	movs	r2, #9
 801148a:	602a      	str	r2, [r5, #0]
 801148c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011490:	81a3      	strh	r3, [r4, #12]
 8011492:	f04f 30ff 	mov.w	r0, #4294967295
 8011496:	e033      	b.n	8011500 <__swsetup_r+0x98>
 8011498:	0758      	lsls	r0, r3, #29
 801149a:	d512      	bpl.n	80114c2 <__swsetup_r+0x5a>
 801149c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801149e:	b141      	cbz	r1, 80114b2 <__swsetup_r+0x4a>
 80114a0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80114a4:	4299      	cmp	r1, r3
 80114a6:	d002      	beq.n	80114ae <__swsetup_r+0x46>
 80114a8:	4628      	mov	r0, r5
 80114aa:	f000 fee3 	bl	8012274 <_free_r>
 80114ae:	2300      	movs	r3, #0
 80114b0:	6363      	str	r3, [r4, #52]	@ 0x34
 80114b2:	89a3      	ldrh	r3, [r4, #12]
 80114b4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80114b8:	81a3      	strh	r3, [r4, #12]
 80114ba:	2300      	movs	r3, #0
 80114bc:	6063      	str	r3, [r4, #4]
 80114be:	6923      	ldr	r3, [r4, #16]
 80114c0:	6023      	str	r3, [r4, #0]
 80114c2:	89a3      	ldrh	r3, [r4, #12]
 80114c4:	f043 0308 	orr.w	r3, r3, #8
 80114c8:	81a3      	strh	r3, [r4, #12]
 80114ca:	6923      	ldr	r3, [r4, #16]
 80114cc:	b94b      	cbnz	r3, 80114e2 <__swsetup_r+0x7a>
 80114ce:	89a3      	ldrh	r3, [r4, #12]
 80114d0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80114d4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80114d8:	d003      	beq.n	80114e2 <__swsetup_r+0x7a>
 80114da:	4621      	mov	r1, r4
 80114dc:	4628      	mov	r0, r5
 80114de:	f002 f93d 	bl	801375c <__smakebuf_r>
 80114e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80114e6:	f013 0201 	ands.w	r2, r3, #1
 80114ea:	d00a      	beq.n	8011502 <__swsetup_r+0x9a>
 80114ec:	2200      	movs	r2, #0
 80114ee:	60a2      	str	r2, [r4, #8]
 80114f0:	6962      	ldr	r2, [r4, #20]
 80114f2:	4252      	negs	r2, r2
 80114f4:	61a2      	str	r2, [r4, #24]
 80114f6:	6922      	ldr	r2, [r4, #16]
 80114f8:	b942      	cbnz	r2, 801150c <__swsetup_r+0xa4>
 80114fa:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80114fe:	d1c5      	bne.n	801148c <__swsetup_r+0x24>
 8011500:	bd38      	pop	{r3, r4, r5, pc}
 8011502:	0799      	lsls	r1, r3, #30
 8011504:	bf58      	it	pl
 8011506:	6962      	ldrpl	r2, [r4, #20]
 8011508:	60a2      	str	r2, [r4, #8]
 801150a:	e7f4      	b.n	80114f6 <__swsetup_r+0x8e>
 801150c:	2000      	movs	r0, #0
 801150e:	e7f7      	b.n	8011500 <__swsetup_r+0x98>
 8011510:	240001d4 	.word	0x240001d4

08011514 <memset>:
 8011514:	4402      	add	r2, r0
 8011516:	4603      	mov	r3, r0
 8011518:	4293      	cmp	r3, r2
 801151a:	d100      	bne.n	801151e <memset+0xa>
 801151c:	4770      	bx	lr
 801151e:	f803 1b01 	strb.w	r1, [r3], #1
 8011522:	e7f9      	b.n	8011518 <memset+0x4>

08011524 <strchr>:
 8011524:	b2c9      	uxtb	r1, r1
 8011526:	4603      	mov	r3, r0
 8011528:	4618      	mov	r0, r3
 801152a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801152e:	b112      	cbz	r2, 8011536 <strchr+0x12>
 8011530:	428a      	cmp	r2, r1
 8011532:	d1f9      	bne.n	8011528 <strchr+0x4>
 8011534:	4770      	bx	lr
 8011536:	2900      	cmp	r1, #0
 8011538:	bf18      	it	ne
 801153a:	2000      	movne	r0, #0
 801153c:	4770      	bx	lr

0801153e <strstr>:
 801153e:	780a      	ldrb	r2, [r1, #0]
 8011540:	b570      	push	{r4, r5, r6, lr}
 8011542:	b96a      	cbnz	r2, 8011560 <strstr+0x22>
 8011544:	bd70      	pop	{r4, r5, r6, pc}
 8011546:	429a      	cmp	r2, r3
 8011548:	d109      	bne.n	801155e <strstr+0x20>
 801154a:	460c      	mov	r4, r1
 801154c:	4605      	mov	r5, r0
 801154e:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8011552:	2b00      	cmp	r3, #0
 8011554:	d0f6      	beq.n	8011544 <strstr+0x6>
 8011556:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 801155a:	429e      	cmp	r6, r3
 801155c:	d0f7      	beq.n	801154e <strstr+0x10>
 801155e:	3001      	adds	r0, #1
 8011560:	7803      	ldrb	r3, [r0, #0]
 8011562:	2b00      	cmp	r3, #0
 8011564:	d1ef      	bne.n	8011546 <strstr+0x8>
 8011566:	4618      	mov	r0, r3
 8011568:	e7ec      	b.n	8011544 <strstr+0x6>
	...

0801156c <_localeconv_r>:
 801156c:	4800      	ldr	r0, [pc, #0]	@ (8011570 <_localeconv_r+0x4>)
 801156e:	4770      	bx	lr
 8011570:	24000158 	.word	0x24000158

08011574 <_close_r>:
 8011574:	b538      	push	{r3, r4, r5, lr}
 8011576:	4d06      	ldr	r5, [pc, #24]	@ (8011590 <_close_r+0x1c>)
 8011578:	2300      	movs	r3, #0
 801157a:	4604      	mov	r4, r0
 801157c:	4608      	mov	r0, r1
 801157e:	602b      	str	r3, [r5, #0]
 8011580:	f7f2 fdc4 	bl	800410c <_close>
 8011584:	1c43      	adds	r3, r0, #1
 8011586:	d102      	bne.n	801158e <_close_r+0x1a>
 8011588:	682b      	ldr	r3, [r5, #0]
 801158a:	b103      	cbz	r3, 801158e <_close_r+0x1a>
 801158c:	6023      	str	r3, [r4, #0]
 801158e:	bd38      	pop	{r3, r4, r5, pc}
 8011590:	24000a0c 	.word	0x24000a0c

08011594 <_lseek_r>:
 8011594:	b538      	push	{r3, r4, r5, lr}
 8011596:	4d07      	ldr	r5, [pc, #28]	@ (80115b4 <_lseek_r+0x20>)
 8011598:	4604      	mov	r4, r0
 801159a:	4608      	mov	r0, r1
 801159c:	4611      	mov	r1, r2
 801159e:	2200      	movs	r2, #0
 80115a0:	602a      	str	r2, [r5, #0]
 80115a2:	461a      	mov	r2, r3
 80115a4:	f7f2 fdd9 	bl	800415a <_lseek>
 80115a8:	1c43      	adds	r3, r0, #1
 80115aa:	d102      	bne.n	80115b2 <_lseek_r+0x1e>
 80115ac:	682b      	ldr	r3, [r5, #0]
 80115ae:	b103      	cbz	r3, 80115b2 <_lseek_r+0x1e>
 80115b0:	6023      	str	r3, [r4, #0]
 80115b2:	bd38      	pop	{r3, r4, r5, pc}
 80115b4:	24000a0c 	.word	0x24000a0c

080115b8 <_read_r>:
 80115b8:	b538      	push	{r3, r4, r5, lr}
 80115ba:	4d07      	ldr	r5, [pc, #28]	@ (80115d8 <_read_r+0x20>)
 80115bc:	4604      	mov	r4, r0
 80115be:	4608      	mov	r0, r1
 80115c0:	4611      	mov	r1, r2
 80115c2:	2200      	movs	r2, #0
 80115c4:	602a      	str	r2, [r5, #0]
 80115c6:	461a      	mov	r2, r3
 80115c8:	f7f2 fd83 	bl	80040d2 <_read>
 80115cc:	1c43      	adds	r3, r0, #1
 80115ce:	d102      	bne.n	80115d6 <_read_r+0x1e>
 80115d0:	682b      	ldr	r3, [r5, #0]
 80115d2:	b103      	cbz	r3, 80115d6 <_read_r+0x1e>
 80115d4:	6023      	str	r3, [r4, #0]
 80115d6:	bd38      	pop	{r3, r4, r5, pc}
 80115d8:	24000a0c 	.word	0x24000a0c

080115dc <_sbrk_r>:
 80115dc:	b538      	push	{r3, r4, r5, lr}
 80115de:	4d06      	ldr	r5, [pc, #24]	@ (80115f8 <_sbrk_r+0x1c>)
 80115e0:	2300      	movs	r3, #0
 80115e2:	4604      	mov	r4, r0
 80115e4:	4608      	mov	r0, r1
 80115e6:	602b      	str	r3, [r5, #0]
 80115e8:	f7f2 fdc4 	bl	8004174 <_sbrk>
 80115ec:	1c43      	adds	r3, r0, #1
 80115ee:	d102      	bne.n	80115f6 <_sbrk_r+0x1a>
 80115f0:	682b      	ldr	r3, [r5, #0]
 80115f2:	b103      	cbz	r3, 80115f6 <_sbrk_r+0x1a>
 80115f4:	6023      	str	r3, [r4, #0]
 80115f6:	bd38      	pop	{r3, r4, r5, pc}
 80115f8:	24000a0c 	.word	0x24000a0c

080115fc <_write_r>:
 80115fc:	b538      	push	{r3, r4, r5, lr}
 80115fe:	4d07      	ldr	r5, [pc, #28]	@ (801161c <_write_r+0x20>)
 8011600:	4604      	mov	r4, r0
 8011602:	4608      	mov	r0, r1
 8011604:	4611      	mov	r1, r2
 8011606:	2200      	movs	r2, #0
 8011608:	602a      	str	r2, [r5, #0]
 801160a:	461a      	mov	r2, r3
 801160c:	f7f2 f990 	bl	8003930 <_write>
 8011610:	1c43      	adds	r3, r0, #1
 8011612:	d102      	bne.n	801161a <_write_r+0x1e>
 8011614:	682b      	ldr	r3, [r5, #0]
 8011616:	b103      	cbz	r3, 801161a <_write_r+0x1e>
 8011618:	6023      	str	r3, [r4, #0]
 801161a:	bd38      	pop	{r3, r4, r5, pc}
 801161c:	24000a0c 	.word	0x24000a0c

08011620 <__errno>:
 8011620:	4b01      	ldr	r3, [pc, #4]	@ (8011628 <__errno+0x8>)
 8011622:	6818      	ldr	r0, [r3, #0]
 8011624:	4770      	bx	lr
 8011626:	bf00      	nop
 8011628:	240001d4 	.word	0x240001d4

0801162c <__libc_init_array>:
 801162c:	b570      	push	{r4, r5, r6, lr}
 801162e:	4d0d      	ldr	r5, [pc, #52]	@ (8011664 <__libc_init_array+0x38>)
 8011630:	4c0d      	ldr	r4, [pc, #52]	@ (8011668 <__libc_init_array+0x3c>)
 8011632:	1b64      	subs	r4, r4, r5
 8011634:	10a4      	asrs	r4, r4, #2
 8011636:	2600      	movs	r6, #0
 8011638:	42a6      	cmp	r6, r4
 801163a:	d109      	bne.n	8011650 <__libc_init_array+0x24>
 801163c:	4d0b      	ldr	r5, [pc, #44]	@ (801166c <__libc_init_array+0x40>)
 801163e:	4c0c      	ldr	r4, [pc, #48]	@ (8011670 <__libc_init_array+0x44>)
 8011640:	f002 faf4 	bl	8013c2c <_init>
 8011644:	1b64      	subs	r4, r4, r5
 8011646:	10a4      	asrs	r4, r4, #2
 8011648:	2600      	movs	r6, #0
 801164a:	42a6      	cmp	r6, r4
 801164c:	d105      	bne.n	801165a <__libc_init_array+0x2e>
 801164e:	bd70      	pop	{r4, r5, r6, pc}
 8011650:	f855 3b04 	ldr.w	r3, [r5], #4
 8011654:	4798      	blx	r3
 8011656:	3601      	adds	r6, #1
 8011658:	e7ee      	b.n	8011638 <__libc_init_array+0xc>
 801165a:	f855 3b04 	ldr.w	r3, [r5], #4
 801165e:	4798      	blx	r3
 8011660:	3601      	adds	r6, #1
 8011662:	e7f2      	b.n	801164a <__libc_init_array+0x1e>
 8011664:	08014568 	.word	0x08014568
 8011668:	08014568 	.word	0x08014568
 801166c:	08014568 	.word	0x08014568
 8011670:	0801456c 	.word	0x0801456c

08011674 <__retarget_lock_init_recursive>:
 8011674:	4770      	bx	lr

08011676 <__retarget_lock_acquire_recursive>:
 8011676:	4770      	bx	lr

08011678 <__retarget_lock_release_recursive>:
 8011678:	4770      	bx	lr

0801167a <strcpy>:
 801167a:	4603      	mov	r3, r0
 801167c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8011680:	f803 2b01 	strb.w	r2, [r3], #1
 8011684:	2a00      	cmp	r2, #0
 8011686:	d1f9      	bne.n	801167c <strcpy+0x2>
 8011688:	4770      	bx	lr

0801168a <memcpy>:
 801168a:	440a      	add	r2, r1
 801168c:	4291      	cmp	r1, r2
 801168e:	f100 33ff 	add.w	r3, r0, #4294967295
 8011692:	d100      	bne.n	8011696 <memcpy+0xc>
 8011694:	4770      	bx	lr
 8011696:	b510      	push	{r4, lr}
 8011698:	f811 4b01 	ldrb.w	r4, [r1], #1
 801169c:	f803 4f01 	strb.w	r4, [r3, #1]!
 80116a0:	4291      	cmp	r1, r2
 80116a2:	d1f9      	bne.n	8011698 <memcpy+0xe>
 80116a4:	bd10      	pop	{r4, pc}

080116a6 <quorem>:
 80116a6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80116aa:	6903      	ldr	r3, [r0, #16]
 80116ac:	690c      	ldr	r4, [r1, #16]
 80116ae:	42a3      	cmp	r3, r4
 80116b0:	4607      	mov	r7, r0
 80116b2:	db7e      	blt.n	80117b2 <quorem+0x10c>
 80116b4:	3c01      	subs	r4, #1
 80116b6:	f101 0814 	add.w	r8, r1, #20
 80116ba:	00a3      	lsls	r3, r4, #2
 80116bc:	f100 0514 	add.w	r5, r0, #20
 80116c0:	9300      	str	r3, [sp, #0]
 80116c2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80116c6:	9301      	str	r3, [sp, #4]
 80116c8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80116cc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80116d0:	3301      	adds	r3, #1
 80116d2:	429a      	cmp	r2, r3
 80116d4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80116d8:	fbb2 f6f3 	udiv	r6, r2, r3
 80116dc:	d32e      	bcc.n	801173c <quorem+0x96>
 80116de:	f04f 0a00 	mov.w	sl, #0
 80116e2:	46c4      	mov	ip, r8
 80116e4:	46ae      	mov	lr, r5
 80116e6:	46d3      	mov	fp, sl
 80116e8:	f85c 3b04 	ldr.w	r3, [ip], #4
 80116ec:	b298      	uxth	r0, r3
 80116ee:	fb06 a000 	mla	r0, r6, r0, sl
 80116f2:	0c02      	lsrs	r2, r0, #16
 80116f4:	0c1b      	lsrs	r3, r3, #16
 80116f6:	fb06 2303 	mla	r3, r6, r3, r2
 80116fa:	f8de 2000 	ldr.w	r2, [lr]
 80116fe:	b280      	uxth	r0, r0
 8011700:	b292      	uxth	r2, r2
 8011702:	1a12      	subs	r2, r2, r0
 8011704:	445a      	add	r2, fp
 8011706:	f8de 0000 	ldr.w	r0, [lr]
 801170a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801170e:	b29b      	uxth	r3, r3
 8011710:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8011714:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8011718:	b292      	uxth	r2, r2
 801171a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 801171e:	45e1      	cmp	r9, ip
 8011720:	f84e 2b04 	str.w	r2, [lr], #4
 8011724:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8011728:	d2de      	bcs.n	80116e8 <quorem+0x42>
 801172a:	9b00      	ldr	r3, [sp, #0]
 801172c:	58eb      	ldr	r3, [r5, r3]
 801172e:	b92b      	cbnz	r3, 801173c <quorem+0x96>
 8011730:	9b01      	ldr	r3, [sp, #4]
 8011732:	3b04      	subs	r3, #4
 8011734:	429d      	cmp	r5, r3
 8011736:	461a      	mov	r2, r3
 8011738:	d32f      	bcc.n	801179a <quorem+0xf4>
 801173a:	613c      	str	r4, [r7, #16]
 801173c:	4638      	mov	r0, r7
 801173e:	f001 f867 	bl	8012810 <__mcmp>
 8011742:	2800      	cmp	r0, #0
 8011744:	db25      	blt.n	8011792 <quorem+0xec>
 8011746:	4629      	mov	r1, r5
 8011748:	2000      	movs	r0, #0
 801174a:	f858 2b04 	ldr.w	r2, [r8], #4
 801174e:	f8d1 c000 	ldr.w	ip, [r1]
 8011752:	fa1f fe82 	uxth.w	lr, r2
 8011756:	fa1f f38c 	uxth.w	r3, ip
 801175a:	eba3 030e 	sub.w	r3, r3, lr
 801175e:	4403      	add	r3, r0
 8011760:	0c12      	lsrs	r2, r2, #16
 8011762:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8011766:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 801176a:	b29b      	uxth	r3, r3
 801176c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8011770:	45c1      	cmp	r9, r8
 8011772:	f841 3b04 	str.w	r3, [r1], #4
 8011776:	ea4f 4022 	mov.w	r0, r2, asr #16
 801177a:	d2e6      	bcs.n	801174a <quorem+0xa4>
 801177c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8011780:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8011784:	b922      	cbnz	r2, 8011790 <quorem+0xea>
 8011786:	3b04      	subs	r3, #4
 8011788:	429d      	cmp	r5, r3
 801178a:	461a      	mov	r2, r3
 801178c:	d30b      	bcc.n	80117a6 <quorem+0x100>
 801178e:	613c      	str	r4, [r7, #16]
 8011790:	3601      	adds	r6, #1
 8011792:	4630      	mov	r0, r6
 8011794:	b003      	add	sp, #12
 8011796:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801179a:	6812      	ldr	r2, [r2, #0]
 801179c:	3b04      	subs	r3, #4
 801179e:	2a00      	cmp	r2, #0
 80117a0:	d1cb      	bne.n	801173a <quorem+0x94>
 80117a2:	3c01      	subs	r4, #1
 80117a4:	e7c6      	b.n	8011734 <quorem+0x8e>
 80117a6:	6812      	ldr	r2, [r2, #0]
 80117a8:	3b04      	subs	r3, #4
 80117aa:	2a00      	cmp	r2, #0
 80117ac:	d1ef      	bne.n	801178e <quorem+0xe8>
 80117ae:	3c01      	subs	r4, #1
 80117b0:	e7ea      	b.n	8011788 <quorem+0xe2>
 80117b2:	2000      	movs	r0, #0
 80117b4:	e7ee      	b.n	8011794 <quorem+0xee>
	...

080117b8 <_dtoa_r>:
 80117b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80117bc:	ed2d 8b02 	vpush	{d8}
 80117c0:	69c7      	ldr	r7, [r0, #28]
 80117c2:	b091      	sub	sp, #68	@ 0x44
 80117c4:	ed8d 0b02 	vstr	d0, [sp, #8]
 80117c8:	ec55 4b10 	vmov	r4, r5, d0
 80117cc:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 80117ce:	9107      	str	r1, [sp, #28]
 80117d0:	4681      	mov	r9, r0
 80117d2:	9209      	str	r2, [sp, #36]	@ 0x24
 80117d4:	930d      	str	r3, [sp, #52]	@ 0x34
 80117d6:	b97f      	cbnz	r7, 80117f8 <_dtoa_r+0x40>
 80117d8:	2010      	movs	r0, #16
 80117da:	f7fe fee1 	bl	80105a0 <malloc>
 80117de:	4602      	mov	r2, r0
 80117e0:	f8c9 001c 	str.w	r0, [r9, #28]
 80117e4:	b920      	cbnz	r0, 80117f0 <_dtoa_r+0x38>
 80117e6:	4ba0      	ldr	r3, [pc, #640]	@ (8011a68 <_dtoa_r+0x2b0>)
 80117e8:	21ef      	movs	r1, #239	@ 0xef
 80117ea:	48a0      	ldr	r0, [pc, #640]	@ (8011a6c <_dtoa_r+0x2b4>)
 80117ec:	f002 f8a2 	bl	8013934 <__assert_func>
 80117f0:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80117f4:	6007      	str	r7, [r0, #0]
 80117f6:	60c7      	str	r7, [r0, #12]
 80117f8:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80117fc:	6819      	ldr	r1, [r3, #0]
 80117fe:	b159      	cbz	r1, 8011818 <_dtoa_r+0x60>
 8011800:	685a      	ldr	r2, [r3, #4]
 8011802:	604a      	str	r2, [r1, #4]
 8011804:	2301      	movs	r3, #1
 8011806:	4093      	lsls	r3, r2
 8011808:	608b      	str	r3, [r1, #8]
 801180a:	4648      	mov	r0, r9
 801180c:	f000 fdce 	bl	80123ac <_Bfree>
 8011810:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8011814:	2200      	movs	r2, #0
 8011816:	601a      	str	r2, [r3, #0]
 8011818:	1e2b      	subs	r3, r5, #0
 801181a:	bfbb      	ittet	lt
 801181c:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8011820:	9303      	strlt	r3, [sp, #12]
 8011822:	2300      	movge	r3, #0
 8011824:	2201      	movlt	r2, #1
 8011826:	bfac      	ite	ge
 8011828:	6033      	strge	r3, [r6, #0]
 801182a:	6032      	strlt	r2, [r6, #0]
 801182c:	4b90      	ldr	r3, [pc, #576]	@ (8011a70 <_dtoa_r+0x2b8>)
 801182e:	9e03      	ldr	r6, [sp, #12]
 8011830:	43b3      	bics	r3, r6
 8011832:	d110      	bne.n	8011856 <_dtoa_r+0x9e>
 8011834:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8011836:	f242 730f 	movw	r3, #9999	@ 0x270f
 801183a:	6013      	str	r3, [r2, #0]
 801183c:	f3c6 0313 	ubfx	r3, r6, #0, #20
 8011840:	4323      	orrs	r3, r4
 8011842:	f000 84e6 	beq.w	8012212 <_dtoa_r+0xa5a>
 8011846:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8011848:	4f8a      	ldr	r7, [pc, #552]	@ (8011a74 <_dtoa_r+0x2bc>)
 801184a:	2b00      	cmp	r3, #0
 801184c:	f000 84e8 	beq.w	8012220 <_dtoa_r+0xa68>
 8011850:	1cfb      	adds	r3, r7, #3
 8011852:	f000 bce3 	b.w	801221c <_dtoa_r+0xa64>
 8011856:	ed9d 8b02 	vldr	d8, [sp, #8]
 801185a:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801185e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011862:	d10a      	bne.n	801187a <_dtoa_r+0xc2>
 8011864:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8011866:	2301      	movs	r3, #1
 8011868:	6013      	str	r3, [r2, #0]
 801186a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801186c:	b113      	cbz	r3, 8011874 <_dtoa_r+0xbc>
 801186e:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8011870:	4b81      	ldr	r3, [pc, #516]	@ (8011a78 <_dtoa_r+0x2c0>)
 8011872:	6013      	str	r3, [r2, #0]
 8011874:	4f81      	ldr	r7, [pc, #516]	@ (8011a7c <_dtoa_r+0x2c4>)
 8011876:	f000 bcd3 	b.w	8012220 <_dtoa_r+0xa68>
 801187a:	aa0e      	add	r2, sp, #56	@ 0x38
 801187c:	a90f      	add	r1, sp, #60	@ 0x3c
 801187e:	4648      	mov	r0, r9
 8011880:	eeb0 0b48 	vmov.f64	d0, d8
 8011884:	f001 f874 	bl	8012970 <__d2b>
 8011888:	f3c6 530a 	ubfx	r3, r6, #20, #11
 801188c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801188e:	9001      	str	r0, [sp, #4]
 8011890:	2b00      	cmp	r3, #0
 8011892:	d045      	beq.n	8011920 <_dtoa_r+0x168>
 8011894:	eeb0 7b48 	vmov.f64	d7, d8
 8011898:	ee18 1a90 	vmov	r1, s17
 801189c:	f3c1 0113 	ubfx	r1, r1, #0, #20
 80118a0:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 80118a4:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 80118a8:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 80118ac:	2500      	movs	r5, #0
 80118ae:	ee07 1a90 	vmov	s15, r1
 80118b2:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 80118b6:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8011a50 <_dtoa_r+0x298>
 80118ba:	ee37 7b46 	vsub.f64	d7, d7, d6
 80118be:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 8011a58 <_dtoa_r+0x2a0>
 80118c2:	eea7 6b05 	vfma.f64	d6, d7, d5
 80118c6:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8011a60 <_dtoa_r+0x2a8>
 80118ca:	ee07 3a90 	vmov	s15, r3
 80118ce:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 80118d2:	eeb0 7b46 	vmov.f64	d7, d6
 80118d6:	eea4 7b05 	vfma.f64	d7, d4, d5
 80118da:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 80118de:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80118e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80118e6:	ee16 8a90 	vmov	r8, s13
 80118ea:	d508      	bpl.n	80118fe <_dtoa_r+0x146>
 80118ec:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 80118f0:	eeb4 6b47 	vcmp.f64	d6, d7
 80118f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80118f8:	bf18      	it	ne
 80118fa:	f108 38ff 	addne.w	r8, r8, #4294967295
 80118fe:	f1b8 0f16 	cmp.w	r8, #22
 8011902:	d82b      	bhi.n	801195c <_dtoa_r+0x1a4>
 8011904:	495e      	ldr	r1, [pc, #376]	@ (8011a80 <_dtoa_r+0x2c8>)
 8011906:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 801190a:	ed91 7b00 	vldr	d7, [r1]
 801190e:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8011912:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011916:	d501      	bpl.n	801191c <_dtoa_r+0x164>
 8011918:	f108 38ff 	add.w	r8, r8, #4294967295
 801191c:	2100      	movs	r1, #0
 801191e:	e01e      	b.n	801195e <_dtoa_r+0x1a6>
 8011920:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011922:	4413      	add	r3, r2
 8011924:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 8011928:	2920      	cmp	r1, #32
 801192a:	bfc1      	itttt	gt
 801192c:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 8011930:	408e      	lslgt	r6, r1
 8011932:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 8011936:	fa24 f101 	lsrgt.w	r1, r4, r1
 801193a:	bfd6      	itet	le
 801193c:	f1c1 0120 	rsble	r1, r1, #32
 8011940:	4331      	orrgt	r1, r6
 8011942:	fa04 f101 	lslle.w	r1, r4, r1
 8011946:	ee07 1a90 	vmov	s15, r1
 801194a:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 801194e:	3b01      	subs	r3, #1
 8011950:	ee17 1a90 	vmov	r1, s15
 8011954:	2501      	movs	r5, #1
 8011956:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 801195a:	e7a8      	b.n	80118ae <_dtoa_r+0xf6>
 801195c:	2101      	movs	r1, #1
 801195e:	1ad2      	subs	r2, r2, r3
 8011960:	1e53      	subs	r3, r2, #1
 8011962:	9306      	str	r3, [sp, #24]
 8011964:	bf45      	ittet	mi
 8011966:	f1c2 0301 	rsbmi	r3, r2, #1
 801196a:	9304      	strmi	r3, [sp, #16]
 801196c:	2300      	movpl	r3, #0
 801196e:	2300      	movmi	r3, #0
 8011970:	bf4c      	ite	mi
 8011972:	9306      	strmi	r3, [sp, #24]
 8011974:	9304      	strpl	r3, [sp, #16]
 8011976:	f1b8 0f00 	cmp.w	r8, #0
 801197a:	910c      	str	r1, [sp, #48]	@ 0x30
 801197c:	db18      	blt.n	80119b0 <_dtoa_r+0x1f8>
 801197e:	9b06      	ldr	r3, [sp, #24]
 8011980:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8011984:	4443      	add	r3, r8
 8011986:	9306      	str	r3, [sp, #24]
 8011988:	2300      	movs	r3, #0
 801198a:	9a07      	ldr	r2, [sp, #28]
 801198c:	2a09      	cmp	r2, #9
 801198e:	d845      	bhi.n	8011a1c <_dtoa_r+0x264>
 8011990:	2a05      	cmp	r2, #5
 8011992:	bfc4      	itt	gt
 8011994:	3a04      	subgt	r2, #4
 8011996:	9207      	strgt	r2, [sp, #28]
 8011998:	9a07      	ldr	r2, [sp, #28]
 801199a:	f1a2 0202 	sub.w	r2, r2, #2
 801199e:	bfcc      	ite	gt
 80119a0:	2400      	movgt	r4, #0
 80119a2:	2401      	movle	r4, #1
 80119a4:	2a03      	cmp	r2, #3
 80119a6:	d844      	bhi.n	8011a32 <_dtoa_r+0x27a>
 80119a8:	e8df f002 	tbb	[pc, r2]
 80119ac:	0b173634 	.word	0x0b173634
 80119b0:	9b04      	ldr	r3, [sp, #16]
 80119b2:	2200      	movs	r2, #0
 80119b4:	eba3 0308 	sub.w	r3, r3, r8
 80119b8:	9304      	str	r3, [sp, #16]
 80119ba:	920a      	str	r2, [sp, #40]	@ 0x28
 80119bc:	f1c8 0300 	rsb	r3, r8, #0
 80119c0:	e7e3      	b.n	801198a <_dtoa_r+0x1d2>
 80119c2:	2201      	movs	r2, #1
 80119c4:	9208      	str	r2, [sp, #32]
 80119c6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80119c8:	eb08 0b02 	add.w	fp, r8, r2
 80119cc:	f10b 0a01 	add.w	sl, fp, #1
 80119d0:	4652      	mov	r2, sl
 80119d2:	2a01      	cmp	r2, #1
 80119d4:	bfb8      	it	lt
 80119d6:	2201      	movlt	r2, #1
 80119d8:	e006      	b.n	80119e8 <_dtoa_r+0x230>
 80119da:	2201      	movs	r2, #1
 80119dc:	9208      	str	r2, [sp, #32]
 80119de:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80119e0:	2a00      	cmp	r2, #0
 80119e2:	dd29      	ble.n	8011a38 <_dtoa_r+0x280>
 80119e4:	4693      	mov	fp, r2
 80119e6:	4692      	mov	sl, r2
 80119e8:	f8d9 701c 	ldr.w	r7, [r9, #28]
 80119ec:	2100      	movs	r1, #0
 80119ee:	2004      	movs	r0, #4
 80119f0:	f100 0614 	add.w	r6, r0, #20
 80119f4:	4296      	cmp	r6, r2
 80119f6:	d926      	bls.n	8011a46 <_dtoa_r+0x28e>
 80119f8:	6079      	str	r1, [r7, #4]
 80119fa:	4648      	mov	r0, r9
 80119fc:	9305      	str	r3, [sp, #20]
 80119fe:	f000 fc95 	bl	801232c <_Balloc>
 8011a02:	9b05      	ldr	r3, [sp, #20]
 8011a04:	4607      	mov	r7, r0
 8011a06:	2800      	cmp	r0, #0
 8011a08:	d13e      	bne.n	8011a88 <_dtoa_r+0x2d0>
 8011a0a:	4b1e      	ldr	r3, [pc, #120]	@ (8011a84 <_dtoa_r+0x2cc>)
 8011a0c:	4602      	mov	r2, r0
 8011a0e:	f240 11af 	movw	r1, #431	@ 0x1af
 8011a12:	e6ea      	b.n	80117ea <_dtoa_r+0x32>
 8011a14:	2200      	movs	r2, #0
 8011a16:	e7e1      	b.n	80119dc <_dtoa_r+0x224>
 8011a18:	2200      	movs	r2, #0
 8011a1a:	e7d3      	b.n	80119c4 <_dtoa_r+0x20c>
 8011a1c:	2401      	movs	r4, #1
 8011a1e:	2200      	movs	r2, #0
 8011a20:	e9cd 2407 	strd	r2, r4, [sp, #28]
 8011a24:	f04f 3bff 	mov.w	fp, #4294967295
 8011a28:	2100      	movs	r1, #0
 8011a2a:	46da      	mov	sl, fp
 8011a2c:	2212      	movs	r2, #18
 8011a2e:	9109      	str	r1, [sp, #36]	@ 0x24
 8011a30:	e7da      	b.n	80119e8 <_dtoa_r+0x230>
 8011a32:	2201      	movs	r2, #1
 8011a34:	9208      	str	r2, [sp, #32]
 8011a36:	e7f5      	b.n	8011a24 <_dtoa_r+0x26c>
 8011a38:	f04f 0b01 	mov.w	fp, #1
 8011a3c:	46da      	mov	sl, fp
 8011a3e:	465a      	mov	r2, fp
 8011a40:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 8011a44:	e7d0      	b.n	80119e8 <_dtoa_r+0x230>
 8011a46:	3101      	adds	r1, #1
 8011a48:	0040      	lsls	r0, r0, #1
 8011a4a:	e7d1      	b.n	80119f0 <_dtoa_r+0x238>
 8011a4c:	f3af 8000 	nop.w
 8011a50:	636f4361 	.word	0x636f4361
 8011a54:	3fd287a7 	.word	0x3fd287a7
 8011a58:	8b60c8b3 	.word	0x8b60c8b3
 8011a5c:	3fc68a28 	.word	0x3fc68a28
 8011a60:	509f79fb 	.word	0x509f79fb
 8011a64:	3fd34413 	.word	0x3fd34413
 8011a68:	08014322 	.word	0x08014322
 8011a6c:	08014339 	.word	0x08014339
 8011a70:	7ff00000 	.word	0x7ff00000
 8011a74:	0801431e 	.word	0x0801431e
 8011a78:	08014423 	.word	0x08014423
 8011a7c:	08014422 	.word	0x08014422
 8011a80:	08014498 	.word	0x08014498
 8011a84:	08014391 	.word	0x08014391
 8011a88:	f8d9 201c 	ldr.w	r2, [r9, #28]
 8011a8c:	f1ba 0f0e 	cmp.w	sl, #14
 8011a90:	6010      	str	r0, [r2, #0]
 8011a92:	d86e      	bhi.n	8011b72 <_dtoa_r+0x3ba>
 8011a94:	2c00      	cmp	r4, #0
 8011a96:	d06c      	beq.n	8011b72 <_dtoa_r+0x3ba>
 8011a98:	f1b8 0f00 	cmp.w	r8, #0
 8011a9c:	f340 80b4 	ble.w	8011c08 <_dtoa_r+0x450>
 8011aa0:	4ac8      	ldr	r2, [pc, #800]	@ (8011dc4 <_dtoa_r+0x60c>)
 8011aa2:	f008 010f 	and.w	r1, r8, #15
 8011aa6:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8011aaa:	f418 7f80 	tst.w	r8, #256	@ 0x100
 8011aae:	ed92 7b00 	vldr	d7, [r2]
 8011ab2:	ea4f 1128 	mov.w	r1, r8, asr #4
 8011ab6:	f000 809b 	beq.w	8011bf0 <_dtoa_r+0x438>
 8011aba:	4ac3      	ldr	r2, [pc, #780]	@ (8011dc8 <_dtoa_r+0x610>)
 8011abc:	ed92 6b08 	vldr	d6, [r2, #32]
 8011ac0:	ee88 6b06 	vdiv.f64	d6, d8, d6
 8011ac4:	ed8d 6b02 	vstr	d6, [sp, #8]
 8011ac8:	f001 010f 	and.w	r1, r1, #15
 8011acc:	2203      	movs	r2, #3
 8011ace:	48be      	ldr	r0, [pc, #760]	@ (8011dc8 <_dtoa_r+0x610>)
 8011ad0:	2900      	cmp	r1, #0
 8011ad2:	f040 808f 	bne.w	8011bf4 <_dtoa_r+0x43c>
 8011ad6:	ed9d 6b02 	vldr	d6, [sp, #8]
 8011ada:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8011ade:	ed8d 7b02 	vstr	d7, [sp, #8]
 8011ae2:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8011ae4:	ed9d 7b02 	vldr	d7, [sp, #8]
 8011ae8:	2900      	cmp	r1, #0
 8011aea:	f000 80b3 	beq.w	8011c54 <_dtoa_r+0x49c>
 8011aee:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 8011af2:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8011af6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011afa:	f140 80ab 	bpl.w	8011c54 <_dtoa_r+0x49c>
 8011afe:	f1ba 0f00 	cmp.w	sl, #0
 8011b02:	f000 80a7 	beq.w	8011c54 <_dtoa_r+0x49c>
 8011b06:	f1bb 0f00 	cmp.w	fp, #0
 8011b0a:	dd30      	ble.n	8011b6e <_dtoa_r+0x3b6>
 8011b0c:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 8011b10:	ee27 7b06 	vmul.f64	d7, d7, d6
 8011b14:	ed8d 7b02 	vstr	d7, [sp, #8]
 8011b18:	f108 31ff 	add.w	r1, r8, #4294967295
 8011b1c:	9105      	str	r1, [sp, #20]
 8011b1e:	3201      	adds	r2, #1
 8011b20:	465c      	mov	r4, fp
 8011b22:	ed9d 6b02 	vldr	d6, [sp, #8]
 8011b26:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 8011b2a:	ee07 2a90 	vmov	s15, r2
 8011b2e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8011b32:	eea7 5b06 	vfma.f64	d5, d7, d6
 8011b36:	ee15 2a90 	vmov	r2, s11
 8011b3a:	ec51 0b15 	vmov	r0, r1, d5
 8011b3e:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 8011b42:	2c00      	cmp	r4, #0
 8011b44:	f040 808a 	bne.w	8011c5c <_dtoa_r+0x4a4>
 8011b48:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 8011b4c:	ee36 6b47 	vsub.f64	d6, d6, d7
 8011b50:	ec41 0b17 	vmov	d7, r0, r1
 8011b54:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8011b58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011b5c:	f300 826a 	bgt.w	8012034 <_dtoa_r+0x87c>
 8011b60:	eeb1 7b47 	vneg.f64	d7, d7
 8011b64:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8011b68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011b6c:	d423      	bmi.n	8011bb6 <_dtoa_r+0x3fe>
 8011b6e:	ed8d 8b02 	vstr	d8, [sp, #8]
 8011b72:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8011b74:	2a00      	cmp	r2, #0
 8011b76:	f2c0 8129 	blt.w	8011dcc <_dtoa_r+0x614>
 8011b7a:	f1b8 0f0e 	cmp.w	r8, #14
 8011b7e:	f300 8125 	bgt.w	8011dcc <_dtoa_r+0x614>
 8011b82:	4b90      	ldr	r3, [pc, #576]	@ (8011dc4 <_dtoa_r+0x60c>)
 8011b84:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8011b88:	ed93 6b00 	vldr	d6, [r3]
 8011b8c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011b8e:	2b00      	cmp	r3, #0
 8011b90:	f280 80c8 	bge.w	8011d24 <_dtoa_r+0x56c>
 8011b94:	f1ba 0f00 	cmp.w	sl, #0
 8011b98:	f300 80c4 	bgt.w	8011d24 <_dtoa_r+0x56c>
 8011b9c:	d10b      	bne.n	8011bb6 <_dtoa_r+0x3fe>
 8011b9e:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 8011ba2:	ee26 6b07 	vmul.f64	d6, d6, d7
 8011ba6:	ed9d 7b02 	vldr	d7, [sp, #8]
 8011baa:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8011bae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011bb2:	f2c0 823c 	blt.w	801202e <_dtoa_r+0x876>
 8011bb6:	2400      	movs	r4, #0
 8011bb8:	4625      	mov	r5, r4
 8011bba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011bbc:	43db      	mvns	r3, r3
 8011bbe:	9305      	str	r3, [sp, #20]
 8011bc0:	463e      	mov	r6, r7
 8011bc2:	f04f 0800 	mov.w	r8, #0
 8011bc6:	4621      	mov	r1, r4
 8011bc8:	4648      	mov	r0, r9
 8011bca:	f000 fbef 	bl	80123ac <_Bfree>
 8011bce:	2d00      	cmp	r5, #0
 8011bd0:	f000 80a2 	beq.w	8011d18 <_dtoa_r+0x560>
 8011bd4:	f1b8 0f00 	cmp.w	r8, #0
 8011bd8:	d005      	beq.n	8011be6 <_dtoa_r+0x42e>
 8011bda:	45a8      	cmp	r8, r5
 8011bdc:	d003      	beq.n	8011be6 <_dtoa_r+0x42e>
 8011bde:	4641      	mov	r1, r8
 8011be0:	4648      	mov	r0, r9
 8011be2:	f000 fbe3 	bl	80123ac <_Bfree>
 8011be6:	4629      	mov	r1, r5
 8011be8:	4648      	mov	r0, r9
 8011bea:	f000 fbdf 	bl	80123ac <_Bfree>
 8011bee:	e093      	b.n	8011d18 <_dtoa_r+0x560>
 8011bf0:	2202      	movs	r2, #2
 8011bf2:	e76c      	b.n	8011ace <_dtoa_r+0x316>
 8011bf4:	07cc      	lsls	r4, r1, #31
 8011bf6:	d504      	bpl.n	8011c02 <_dtoa_r+0x44a>
 8011bf8:	ed90 6b00 	vldr	d6, [r0]
 8011bfc:	3201      	adds	r2, #1
 8011bfe:	ee27 7b06 	vmul.f64	d7, d7, d6
 8011c02:	1049      	asrs	r1, r1, #1
 8011c04:	3008      	adds	r0, #8
 8011c06:	e763      	b.n	8011ad0 <_dtoa_r+0x318>
 8011c08:	d022      	beq.n	8011c50 <_dtoa_r+0x498>
 8011c0a:	f1c8 0100 	rsb	r1, r8, #0
 8011c0e:	4a6d      	ldr	r2, [pc, #436]	@ (8011dc4 <_dtoa_r+0x60c>)
 8011c10:	f001 000f 	and.w	r0, r1, #15
 8011c14:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8011c18:	ed92 7b00 	vldr	d7, [r2]
 8011c1c:	ee28 7b07 	vmul.f64	d7, d8, d7
 8011c20:	ed8d 7b02 	vstr	d7, [sp, #8]
 8011c24:	4868      	ldr	r0, [pc, #416]	@ (8011dc8 <_dtoa_r+0x610>)
 8011c26:	1109      	asrs	r1, r1, #4
 8011c28:	2400      	movs	r4, #0
 8011c2a:	2202      	movs	r2, #2
 8011c2c:	b929      	cbnz	r1, 8011c3a <_dtoa_r+0x482>
 8011c2e:	2c00      	cmp	r4, #0
 8011c30:	f43f af57 	beq.w	8011ae2 <_dtoa_r+0x32a>
 8011c34:	ed8d 7b02 	vstr	d7, [sp, #8]
 8011c38:	e753      	b.n	8011ae2 <_dtoa_r+0x32a>
 8011c3a:	07ce      	lsls	r6, r1, #31
 8011c3c:	d505      	bpl.n	8011c4a <_dtoa_r+0x492>
 8011c3e:	ed90 6b00 	vldr	d6, [r0]
 8011c42:	3201      	adds	r2, #1
 8011c44:	2401      	movs	r4, #1
 8011c46:	ee27 7b06 	vmul.f64	d7, d7, d6
 8011c4a:	1049      	asrs	r1, r1, #1
 8011c4c:	3008      	adds	r0, #8
 8011c4e:	e7ed      	b.n	8011c2c <_dtoa_r+0x474>
 8011c50:	2202      	movs	r2, #2
 8011c52:	e746      	b.n	8011ae2 <_dtoa_r+0x32a>
 8011c54:	f8cd 8014 	str.w	r8, [sp, #20]
 8011c58:	4654      	mov	r4, sl
 8011c5a:	e762      	b.n	8011b22 <_dtoa_r+0x36a>
 8011c5c:	4a59      	ldr	r2, [pc, #356]	@ (8011dc4 <_dtoa_r+0x60c>)
 8011c5e:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 8011c62:	ed12 4b02 	vldr	d4, [r2, #-8]
 8011c66:	9a08      	ldr	r2, [sp, #32]
 8011c68:	ec41 0b17 	vmov	d7, r0, r1
 8011c6c:	443c      	add	r4, r7
 8011c6e:	b34a      	cbz	r2, 8011cc4 <_dtoa_r+0x50c>
 8011c70:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 8011c74:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 8011c78:	463e      	mov	r6, r7
 8011c7a:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8011c7e:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 8011c82:	ee35 7b47 	vsub.f64	d7, d5, d7
 8011c86:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8011c8a:	ee14 2a90 	vmov	r2, s9
 8011c8e:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8011c92:	3230      	adds	r2, #48	@ 0x30
 8011c94:	ee36 6b45 	vsub.f64	d6, d6, d5
 8011c98:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8011c9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011ca0:	f806 2b01 	strb.w	r2, [r6], #1
 8011ca4:	d438      	bmi.n	8011d18 <_dtoa_r+0x560>
 8011ca6:	ee32 5b46 	vsub.f64	d5, d2, d6
 8011caa:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8011cae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011cb2:	d46e      	bmi.n	8011d92 <_dtoa_r+0x5da>
 8011cb4:	42a6      	cmp	r6, r4
 8011cb6:	f43f af5a 	beq.w	8011b6e <_dtoa_r+0x3b6>
 8011cba:	ee27 7b03 	vmul.f64	d7, d7, d3
 8011cbe:	ee26 6b03 	vmul.f64	d6, d6, d3
 8011cc2:	e7e0      	b.n	8011c86 <_dtoa_r+0x4ce>
 8011cc4:	4621      	mov	r1, r4
 8011cc6:	463e      	mov	r6, r7
 8011cc8:	ee27 7b04 	vmul.f64	d7, d7, d4
 8011ccc:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 8011cd0:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8011cd4:	ee14 2a90 	vmov	r2, s9
 8011cd8:	3230      	adds	r2, #48	@ 0x30
 8011cda:	f806 2b01 	strb.w	r2, [r6], #1
 8011cde:	42a6      	cmp	r6, r4
 8011ce0:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8011ce4:	ee36 6b45 	vsub.f64	d6, d6, d5
 8011ce8:	d119      	bne.n	8011d1e <_dtoa_r+0x566>
 8011cea:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 8011cee:	ee37 4b05 	vadd.f64	d4, d7, d5
 8011cf2:	eeb4 6bc4 	vcmpe.f64	d6, d4
 8011cf6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011cfa:	dc4a      	bgt.n	8011d92 <_dtoa_r+0x5da>
 8011cfc:	ee35 5b47 	vsub.f64	d5, d5, d7
 8011d00:	eeb4 6bc5 	vcmpe.f64	d6, d5
 8011d04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011d08:	f57f af31 	bpl.w	8011b6e <_dtoa_r+0x3b6>
 8011d0c:	460e      	mov	r6, r1
 8011d0e:	3901      	subs	r1, #1
 8011d10:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8011d14:	2b30      	cmp	r3, #48	@ 0x30
 8011d16:	d0f9      	beq.n	8011d0c <_dtoa_r+0x554>
 8011d18:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8011d1c:	e027      	b.n	8011d6e <_dtoa_r+0x5b6>
 8011d1e:	ee26 6b03 	vmul.f64	d6, d6, d3
 8011d22:	e7d5      	b.n	8011cd0 <_dtoa_r+0x518>
 8011d24:	ed9d 7b02 	vldr	d7, [sp, #8]
 8011d28:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 8011d2c:	463e      	mov	r6, r7
 8011d2e:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8011d32:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 8011d36:	ee15 3a10 	vmov	r3, s10
 8011d3a:	3330      	adds	r3, #48	@ 0x30
 8011d3c:	f806 3b01 	strb.w	r3, [r6], #1
 8011d40:	1bf3      	subs	r3, r6, r7
 8011d42:	459a      	cmp	sl, r3
 8011d44:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8011d48:	eea3 7b46 	vfms.f64	d7, d3, d6
 8011d4c:	d132      	bne.n	8011db4 <_dtoa_r+0x5fc>
 8011d4e:	ee37 7b07 	vadd.f64	d7, d7, d7
 8011d52:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8011d56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011d5a:	dc18      	bgt.n	8011d8e <_dtoa_r+0x5d6>
 8011d5c:	eeb4 7b46 	vcmp.f64	d7, d6
 8011d60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011d64:	d103      	bne.n	8011d6e <_dtoa_r+0x5b6>
 8011d66:	ee15 3a10 	vmov	r3, s10
 8011d6a:	07db      	lsls	r3, r3, #31
 8011d6c:	d40f      	bmi.n	8011d8e <_dtoa_r+0x5d6>
 8011d6e:	9901      	ldr	r1, [sp, #4]
 8011d70:	4648      	mov	r0, r9
 8011d72:	f000 fb1b 	bl	80123ac <_Bfree>
 8011d76:	2300      	movs	r3, #0
 8011d78:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8011d7a:	7033      	strb	r3, [r6, #0]
 8011d7c:	f108 0301 	add.w	r3, r8, #1
 8011d80:	6013      	str	r3, [r2, #0]
 8011d82:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8011d84:	2b00      	cmp	r3, #0
 8011d86:	f000 824b 	beq.w	8012220 <_dtoa_r+0xa68>
 8011d8a:	601e      	str	r6, [r3, #0]
 8011d8c:	e248      	b.n	8012220 <_dtoa_r+0xa68>
 8011d8e:	f8cd 8014 	str.w	r8, [sp, #20]
 8011d92:	4633      	mov	r3, r6
 8011d94:	461e      	mov	r6, r3
 8011d96:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8011d9a:	2a39      	cmp	r2, #57	@ 0x39
 8011d9c:	d106      	bne.n	8011dac <_dtoa_r+0x5f4>
 8011d9e:	429f      	cmp	r7, r3
 8011da0:	d1f8      	bne.n	8011d94 <_dtoa_r+0x5dc>
 8011da2:	9a05      	ldr	r2, [sp, #20]
 8011da4:	3201      	adds	r2, #1
 8011da6:	9205      	str	r2, [sp, #20]
 8011da8:	2230      	movs	r2, #48	@ 0x30
 8011daa:	703a      	strb	r2, [r7, #0]
 8011dac:	781a      	ldrb	r2, [r3, #0]
 8011dae:	3201      	adds	r2, #1
 8011db0:	701a      	strb	r2, [r3, #0]
 8011db2:	e7b1      	b.n	8011d18 <_dtoa_r+0x560>
 8011db4:	ee27 7b04 	vmul.f64	d7, d7, d4
 8011db8:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8011dbc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011dc0:	d1b5      	bne.n	8011d2e <_dtoa_r+0x576>
 8011dc2:	e7d4      	b.n	8011d6e <_dtoa_r+0x5b6>
 8011dc4:	08014498 	.word	0x08014498
 8011dc8:	08014470 	.word	0x08014470
 8011dcc:	9908      	ldr	r1, [sp, #32]
 8011dce:	2900      	cmp	r1, #0
 8011dd0:	f000 80e9 	beq.w	8011fa6 <_dtoa_r+0x7ee>
 8011dd4:	9907      	ldr	r1, [sp, #28]
 8011dd6:	2901      	cmp	r1, #1
 8011dd8:	f300 80cb 	bgt.w	8011f72 <_dtoa_r+0x7ba>
 8011ddc:	2d00      	cmp	r5, #0
 8011dde:	f000 80c4 	beq.w	8011f6a <_dtoa_r+0x7b2>
 8011de2:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8011de6:	9e04      	ldr	r6, [sp, #16]
 8011de8:	461c      	mov	r4, r3
 8011dea:	9305      	str	r3, [sp, #20]
 8011dec:	9b04      	ldr	r3, [sp, #16]
 8011dee:	4413      	add	r3, r2
 8011df0:	9304      	str	r3, [sp, #16]
 8011df2:	9b06      	ldr	r3, [sp, #24]
 8011df4:	2101      	movs	r1, #1
 8011df6:	4413      	add	r3, r2
 8011df8:	4648      	mov	r0, r9
 8011dfa:	9306      	str	r3, [sp, #24]
 8011dfc:	f000 fb8a 	bl	8012514 <__i2b>
 8011e00:	9b05      	ldr	r3, [sp, #20]
 8011e02:	4605      	mov	r5, r0
 8011e04:	b166      	cbz	r6, 8011e20 <_dtoa_r+0x668>
 8011e06:	9a06      	ldr	r2, [sp, #24]
 8011e08:	2a00      	cmp	r2, #0
 8011e0a:	dd09      	ble.n	8011e20 <_dtoa_r+0x668>
 8011e0c:	42b2      	cmp	r2, r6
 8011e0e:	9904      	ldr	r1, [sp, #16]
 8011e10:	bfa8      	it	ge
 8011e12:	4632      	movge	r2, r6
 8011e14:	1a89      	subs	r1, r1, r2
 8011e16:	9104      	str	r1, [sp, #16]
 8011e18:	9906      	ldr	r1, [sp, #24]
 8011e1a:	1ab6      	subs	r6, r6, r2
 8011e1c:	1a8a      	subs	r2, r1, r2
 8011e1e:	9206      	str	r2, [sp, #24]
 8011e20:	b30b      	cbz	r3, 8011e66 <_dtoa_r+0x6ae>
 8011e22:	9a08      	ldr	r2, [sp, #32]
 8011e24:	2a00      	cmp	r2, #0
 8011e26:	f000 80c5 	beq.w	8011fb4 <_dtoa_r+0x7fc>
 8011e2a:	2c00      	cmp	r4, #0
 8011e2c:	f000 80bf 	beq.w	8011fae <_dtoa_r+0x7f6>
 8011e30:	4629      	mov	r1, r5
 8011e32:	4622      	mov	r2, r4
 8011e34:	4648      	mov	r0, r9
 8011e36:	930b      	str	r3, [sp, #44]	@ 0x2c
 8011e38:	f000 fc24 	bl	8012684 <__pow5mult>
 8011e3c:	9a01      	ldr	r2, [sp, #4]
 8011e3e:	4601      	mov	r1, r0
 8011e40:	4605      	mov	r5, r0
 8011e42:	4648      	mov	r0, r9
 8011e44:	f000 fb7c 	bl	8012540 <__multiply>
 8011e48:	9901      	ldr	r1, [sp, #4]
 8011e4a:	9005      	str	r0, [sp, #20]
 8011e4c:	4648      	mov	r0, r9
 8011e4e:	f000 faad 	bl	80123ac <_Bfree>
 8011e52:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8011e54:	1b1b      	subs	r3, r3, r4
 8011e56:	f000 80b0 	beq.w	8011fba <_dtoa_r+0x802>
 8011e5a:	9905      	ldr	r1, [sp, #20]
 8011e5c:	461a      	mov	r2, r3
 8011e5e:	4648      	mov	r0, r9
 8011e60:	f000 fc10 	bl	8012684 <__pow5mult>
 8011e64:	9001      	str	r0, [sp, #4]
 8011e66:	2101      	movs	r1, #1
 8011e68:	4648      	mov	r0, r9
 8011e6a:	f000 fb53 	bl	8012514 <__i2b>
 8011e6e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011e70:	4604      	mov	r4, r0
 8011e72:	2b00      	cmp	r3, #0
 8011e74:	f000 81da 	beq.w	801222c <_dtoa_r+0xa74>
 8011e78:	461a      	mov	r2, r3
 8011e7a:	4601      	mov	r1, r0
 8011e7c:	4648      	mov	r0, r9
 8011e7e:	f000 fc01 	bl	8012684 <__pow5mult>
 8011e82:	9b07      	ldr	r3, [sp, #28]
 8011e84:	2b01      	cmp	r3, #1
 8011e86:	4604      	mov	r4, r0
 8011e88:	f300 80a0 	bgt.w	8011fcc <_dtoa_r+0x814>
 8011e8c:	9b02      	ldr	r3, [sp, #8]
 8011e8e:	2b00      	cmp	r3, #0
 8011e90:	f040 8096 	bne.w	8011fc0 <_dtoa_r+0x808>
 8011e94:	9b03      	ldr	r3, [sp, #12]
 8011e96:	f3c3 0213 	ubfx	r2, r3, #0, #20
 8011e9a:	2a00      	cmp	r2, #0
 8011e9c:	f040 8092 	bne.w	8011fc4 <_dtoa_r+0x80c>
 8011ea0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8011ea4:	0d12      	lsrs	r2, r2, #20
 8011ea6:	0512      	lsls	r2, r2, #20
 8011ea8:	2a00      	cmp	r2, #0
 8011eaa:	f000 808d 	beq.w	8011fc8 <_dtoa_r+0x810>
 8011eae:	9b04      	ldr	r3, [sp, #16]
 8011eb0:	3301      	adds	r3, #1
 8011eb2:	9304      	str	r3, [sp, #16]
 8011eb4:	9b06      	ldr	r3, [sp, #24]
 8011eb6:	3301      	adds	r3, #1
 8011eb8:	9306      	str	r3, [sp, #24]
 8011eba:	2301      	movs	r3, #1
 8011ebc:	930b      	str	r3, [sp, #44]	@ 0x2c
 8011ebe:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011ec0:	2b00      	cmp	r3, #0
 8011ec2:	f000 81b9 	beq.w	8012238 <_dtoa_r+0xa80>
 8011ec6:	6922      	ldr	r2, [r4, #16]
 8011ec8:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8011ecc:	6910      	ldr	r0, [r2, #16]
 8011ece:	f000 fad5 	bl	801247c <__hi0bits>
 8011ed2:	f1c0 0020 	rsb	r0, r0, #32
 8011ed6:	9b06      	ldr	r3, [sp, #24]
 8011ed8:	4418      	add	r0, r3
 8011eda:	f010 001f 	ands.w	r0, r0, #31
 8011ede:	f000 8081 	beq.w	8011fe4 <_dtoa_r+0x82c>
 8011ee2:	f1c0 0220 	rsb	r2, r0, #32
 8011ee6:	2a04      	cmp	r2, #4
 8011ee8:	dd73      	ble.n	8011fd2 <_dtoa_r+0x81a>
 8011eea:	9b04      	ldr	r3, [sp, #16]
 8011eec:	f1c0 001c 	rsb	r0, r0, #28
 8011ef0:	4403      	add	r3, r0
 8011ef2:	9304      	str	r3, [sp, #16]
 8011ef4:	9b06      	ldr	r3, [sp, #24]
 8011ef6:	4406      	add	r6, r0
 8011ef8:	4403      	add	r3, r0
 8011efa:	9306      	str	r3, [sp, #24]
 8011efc:	9b04      	ldr	r3, [sp, #16]
 8011efe:	2b00      	cmp	r3, #0
 8011f00:	dd05      	ble.n	8011f0e <_dtoa_r+0x756>
 8011f02:	9901      	ldr	r1, [sp, #4]
 8011f04:	461a      	mov	r2, r3
 8011f06:	4648      	mov	r0, r9
 8011f08:	f000 fc16 	bl	8012738 <__lshift>
 8011f0c:	9001      	str	r0, [sp, #4]
 8011f0e:	9b06      	ldr	r3, [sp, #24]
 8011f10:	2b00      	cmp	r3, #0
 8011f12:	dd05      	ble.n	8011f20 <_dtoa_r+0x768>
 8011f14:	4621      	mov	r1, r4
 8011f16:	461a      	mov	r2, r3
 8011f18:	4648      	mov	r0, r9
 8011f1a:	f000 fc0d 	bl	8012738 <__lshift>
 8011f1e:	4604      	mov	r4, r0
 8011f20:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8011f22:	2b00      	cmp	r3, #0
 8011f24:	d060      	beq.n	8011fe8 <_dtoa_r+0x830>
 8011f26:	9801      	ldr	r0, [sp, #4]
 8011f28:	4621      	mov	r1, r4
 8011f2a:	f000 fc71 	bl	8012810 <__mcmp>
 8011f2e:	2800      	cmp	r0, #0
 8011f30:	da5a      	bge.n	8011fe8 <_dtoa_r+0x830>
 8011f32:	f108 33ff 	add.w	r3, r8, #4294967295
 8011f36:	9305      	str	r3, [sp, #20]
 8011f38:	9901      	ldr	r1, [sp, #4]
 8011f3a:	2300      	movs	r3, #0
 8011f3c:	220a      	movs	r2, #10
 8011f3e:	4648      	mov	r0, r9
 8011f40:	f000 fa56 	bl	80123f0 <__multadd>
 8011f44:	9b08      	ldr	r3, [sp, #32]
 8011f46:	9001      	str	r0, [sp, #4]
 8011f48:	2b00      	cmp	r3, #0
 8011f4a:	f000 8177 	beq.w	801223c <_dtoa_r+0xa84>
 8011f4e:	4629      	mov	r1, r5
 8011f50:	2300      	movs	r3, #0
 8011f52:	220a      	movs	r2, #10
 8011f54:	4648      	mov	r0, r9
 8011f56:	f000 fa4b 	bl	80123f0 <__multadd>
 8011f5a:	f1bb 0f00 	cmp.w	fp, #0
 8011f5e:	4605      	mov	r5, r0
 8011f60:	dc6e      	bgt.n	8012040 <_dtoa_r+0x888>
 8011f62:	9b07      	ldr	r3, [sp, #28]
 8011f64:	2b02      	cmp	r3, #2
 8011f66:	dc48      	bgt.n	8011ffa <_dtoa_r+0x842>
 8011f68:	e06a      	b.n	8012040 <_dtoa_r+0x888>
 8011f6a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8011f6c:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8011f70:	e739      	b.n	8011de6 <_dtoa_r+0x62e>
 8011f72:	f10a 34ff 	add.w	r4, sl, #4294967295
 8011f76:	42a3      	cmp	r3, r4
 8011f78:	db07      	blt.n	8011f8a <_dtoa_r+0x7d2>
 8011f7a:	f1ba 0f00 	cmp.w	sl, #0
 8011f7e:	eba3 0404 	sub.w	r4, r3, r4
 8011f82:	db0b      	blt.n	8011f9c <_dtoa_r+0x7e4>
 8011f84:	9e04      	ldr	r6, [sp, #16]
 8011f86:	4652      	mov	r2, sl
 8011f88:	e72f      	b.n	8011dea <_dtoa_r+0x632>
 8011f8a:	1ae2      	subs	r2, r4, r3
 8011f8c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011f8e:	9e04      	ldr	r6, [sp, #16]
 8011f90:	4413      	add	r3, r2
 8011f92:	930a      	str	r3, [sp, #40]	@ 0x28
 8011f94:	4652      	mov	r2, sl
 8011f96:	4623      	mov	r3, r4
 8011f98:	2400      	movs	r4, #0
 8011f9a:	e726      	b.n	8011dea <_dtoa_r+0x632>
 8011f9c:	9a04      	ldr	r2, [sp, #16]
 8011f9e:	eba2 060a 	sub.w	r6, r2, sl
 8011fa2:	2200      	movs	r2, #0
 8011fa4:	e721      	b.n	8011dea <_dtoa_r+0x632>
 8011fa6:	9e04      	ldr	r6, [sp, #16]
 8011fa8:	9d08      	ldr	r5, [sp, #32]
 8011faa:	461c      	mov	r4, r3
 8011fac:	e72a      	b.n	8011e04 <_dtoa_r+0x64c>
 8011fae:	9a01      	ldr	r2, [sp, #4]
 8011fb0:	9205      	str	r2, [sp, #20]
 8011fb2:	e752      	b.n	8011e5a <_dtoa_r+0x6a2>
 8011fb4:	9901      	ldr	r1, [sp, #4]
 8011fb6:	461a      	mov	r2, r3
 8011fb8:	e751      	b.n	8011e5e <_dtoa_r+0x6a6>
 8011fba:	9b05      	ldr	r3, [sp, #20]
 8011fbc:	9301      	str	r3, [sp, #4]
 8011fbe:	e752      	b.n	8011e66 <_dtoa_r+0x6ae>
 8011fc0:	2300      	movs	r3, #0
 8011fc2:	e77b      	b.n	8011ebc <_dtoa_r+0x704>
 8011fc4:	9b02      	ldr	r3, [sp, #8]
 8011fc6:	e779      	b.n	8011ebc <_dtoa_r+0x704>
 8011fc8:	920b      	str	r2, [sp, #44]	@ 0x2c
 8011fca:	e778      	b.n	8011ebe <_dtoa_r+0x706>
 8011fcc:	2300      	movs	r3, #0
 8011fce:	930b      	str	r3, [sp, #44]	@ 0x2c
 8011fd0:	e779      	b.n	8011ec6 <_dtoa_r+0x70e>
 8011fd2:	d093      	beq.n	8011efc <_dtoa_r+0x744>
 8011fd4:	9b04      	ldr	r3, [sp, #16]
 8011fd6:	321c      	adds	r2, #28
 8011fd8:	4413      	add	r3, r2
 8011fda:	9304      	str	r3, [sp, #16]
 8011fdc:	9b06      	ldr	r3, [sp, #24]
 8011fde:	4416      	add	r6, r2
 8011fe0:	4413      	add	r3, r2
 8011fe2:	e78a      	b.n	8011efa <_dtoa_r+0x742>
 8011fe4:	4602      	mov	r2, r0
 8011fe6:	e7f5      	b.n	8011fd4 <_dtoa_r+0x81c>
 8011fe8:	f1ba 0f00 	cmp.w	sl, #0
 8011fec:	f8cd 8014 	str.w	r8, [sp, #20]
 8011ff0:	46d3      	mov	fp, sl
 8011ff2:	dc21      	bgt.n	8012038 <_dtoa_r+0x880>
 8011ff4:	9b07      	ldr	r3, [sp, #28]
 8011ff6:	2b02      	cmp	r3, #2
 8011ff8:	dd1e      	ble.n	8012038 <_dtoa_r+0x880>
 8011ffa:	f1bb 0f00 	cmp.w	fp, #0
 8011ffe:	f47f addc 	bne.w	8011bba <_dtoa_r+0x402>
 8012002:	4621      	mov	r1, r4
 8012004:	465b      	mov	r3, fp
 8012006:	2205      	movs	r2, #5
 8012008:	4648      	mov	r0, r9
 801200a:	f000 f9f1 	bl	80123f0 <__multadd>
 801200e:	4601      	mov	r1, r0
 8012010:	4604      	mov	r4, r0
 8012012:	9801      	ldr	r0, [sp, #4]
 8012014:	f000 fbfc 	bl	8012810 <__mcmp>
 8012018:	2800      	cmp	r0, #0
 801201a:	f77f adce 	ble.w	8011bba <_dtoa_r+0x402>
 801201e:	463e      	mov	r6, r7
 8012020:	2331      	movs	r3, #49	@ 0x31
 8012022:	f806 3b01 	strb.w	r3, [r6], #1
 8012026:	9b05      	ldr	r3, [sp, #20]
 8012028:	3301      	adds	r3, #1
 801202a:	9305      	str	r3, [sp, #20]
 801202c:	e5c9      	b.n	8011bc2 <_dtoa_r+0x40a>
 801202e:	f8cd 8014 	str.w	r8, [sp, #20]
 8012032:	4654      	mov	r4, sl
 8012034:	4625      	mov	r5, r4
 8012036:	e7f2      	b.n	801201e <_dtoa_r+0x866>
 8012038:	9b08      	ldr	r3, [sp, #32]
 801203a:	2b00      	cmp	r3, #0
 801203c:	f000 8102 	beq.w	8012244 <_dtoa_r+0xa8c>
 8012040:	2e00      	cmp	r6, #0
 8012042:	dd05      	ble.n	8012050 <_dtoa_r+0x898>
 8012044:	4629      	mov	r1, r5
 8012046:	4632      	mov	r2, r6
 8012048:	4648      	mov	r0, r9
 801204a:	f000 fb75 	bl	8012738 <__lshift>
 801204e:	4605      	mov	r5, r0
 8012050:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8012052:	2b00      	cmp	r3, #0
 8012054:	d058      	beq.n	8012108 <_dtoa_r+0x950>
 8012056:	6869      	ldr	r1, [r5, #4]
 8012058:	4648      	mov	r0, r9
 801205a:	f000 f967 	bl	801232c <_Balloc>
 801205e:	4606      	mov	r6, r0
 8012060:	b928      	cbnz	r0, 801206e <_dtoa_r+0x8b6>
 8012062:	4b82      	ldr	r3, [pc, #520]	@ (801226c <_dtoa_r+0xab4>)
 8012064:	4602      	mov	r2, r0
 8012066:	f240 21ef 	movw	r1, #751	@ 0x2ef
 801206a:	f7ff bbbe 	b.w	80117ea <_dtoa_r+0x32>
 801206e:	692a      	ldr	r2, [r5, #16]
 8012070:	3202      	adds	r2, #2
 8012072:	0092      	lsls	r2, r2, #2
 8012074:	f105 010c 	add.w	r1, r5, #12
 8012078:	300c      	adds	r0, #12
 801207a:	f7ff fb06 	bl	801168a <memcpy>
 801207e:	2201      	movs	r2, #1
 8012080:	4631      	mov	r1, r6
 8012082:	4648      	mov	r0, r9
 8012084:	f000 fb58 	bl	8012738 <__lshift>
 8012088:	1c7b      	adds	r3, r7, #1
 801208a:	9304      	str	r3, [sp, #16]
 801208c:	eb07 030b 	add.w	r3, r7, fp
 8012090:	9309      	str	r3, [sp, #36]	@ 0x24
 8012092:	9b02      	ldr	r3, [sp, #8]
 8012094:	f003 0301 	and.w	r3, r3, #1
 8012098:	46a8      	mov	r8, r5
 801209a:	9308      	str	r3, [sp, #32]
 801209c:	4605      	mov	r5, r0
 801209e:	9b04      	ldr	r3, [sp, #16]
 80120a0:	9801      	ldr	r0, [sp, #4]
 80120a2:	4621      	mov	r1, r4
 80120a4:	f103 3bff 	add.w	fp, r3, #4294967295
 80120a8:	f7ff fafd 	bl	80116a6 <quorem>
 80120ac:	4641      	mov	r1, r8
 80120ae:	9002      	str	r0, [sp, #8]
 80120b0:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 80120b4:	9801      	ldr	r0, [sp, #4]
 80120b6:	f000 fbab 	bl	8012810 <__mcmp>
 80120ba:	462a      	mov	r2, r5
 80120bc:	9006      	str	r0, [sp, #24]
 80120be:	4621      	mov	r1, r4
 80120c0:	4648      	mov	r0, r9
 80120c2:	f000 fbc1 	bl	8012848 <__mdiff>
 80120c6:	68c2      	ldr	r2, [r0, #12]
 80120c8:	4606      	mov	r6, r0
 80120ca:	b9fa      	cbnz	r2, 801210c <_dtoa_r+0x954>
 80120cc:	4601      	mov	r1, r0
 80120ce:	9801      	ldr	r0, [sp, #4]
 80120d0:	f000 fb9e 	bl	8012810 <__mcmp>
 80120d4:	4602      	mov	r2, r0
 80120d6:	4631      	mov	r1, r6
 80120d8:	4648      	mov	r0, r9
 80120da:	920a      	str	r2, [sp, #40]	@ 0x28
 80120dc:	f000 f966 	bl	80123ac <_Bfree>
 80120e0:	9b07      	ldr	r3, [sp, #28]
 80120e2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80120e4:	9e04      	ldr	r6, [sp, #16]
 80120e6:	ea42 0103 	orr.w	r1, r2, r3
 80120ea:	9b08      	ldr	r3, [sp, #32]
 80120ec:	4319      	orrs	r1, r3
 80120ee:	d10f      	bne.n	8012110 <_dtoa_r+0x958>
 80120f0:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 80120f4:	d028      	beq.n	8012148 <_dtoa_r+0x990>
 80120f6:	9b06      	ldr	r3, [sp, #24]
 80120f8:	2b00      	cmp	r3, #0
 80120fa:	dd02      	ble.n	8012102 <_dtoa_r+0x94a>
 80120fc:	9b02      	ldr	r3, [sp, #8]
 80120fe:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 8012102:	f88b a000 	strb.w	sl, [fp]
 8012106:	e55e      	b.n	8011bc6 <_dtoa_r+0x40e>
 8012108:	4628      	mov	r0, r5
 801210a:	e7bd      	b.n	8012088 <_dtoa_r+0x8d0>
 801210c:	2201      	movs	r2, #1
 801210e:	e7e2      	b.n	80120d6 <_dtoa_r+0x91e>
 8012110:	9b06      	ldr	r3, [sp, #24]
 8012112:	2b00      	cmp	r3, #0
 8012114:	db04      	blt.n	8012120 <_dtoa_r+0x968>
 8012116:	9907      	ldr	r1, [sp, #28]
 8012118:	430b      	orrs	r3, r1
 801211a:	9908      	ldr	r1, [sp, #32]
 801211c:	430b      	orrs	r3, r1
 801211e:	d120      	bne.n	8012162 <_dtoa_r+0x9aa>
 8012120:	2a00      	cmp	r2, #0
 8012122:	ddee      	ble.n	8012102 <_dtoa_r+0x94a>
 8012124:	9901      	ldr	r1, [sp, #4]
 8012126:	2201      	movs	r2, #1
 8012128:	4648      	mov	r0, r9
 801212a:	f000 fb05 	bl	8012738 <__lshift>
 801212e:	4621      	mov	r1, r4
 8012130:	9001      	str	r0, [sp, #4]
 8012132:	f000 fb6d 	bl	8012810 <__mcmp>
 8012136:	2800      	cmp	r0, #0
 8012138:	dc03      	bgt.n	8012142 <_dtoa_r+0x98a>
 801213a:	d1e2      	bne.n	8012102 <_dtoa_r+0x94a>
 801213c:	f01a 0f01 	tst.w	sl, #1
 8012140:	d0df      	beq.n	8012102 <_dtoa_r+0x94a>
 8012142:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8012146:	d1d9      	bne.n	80120fc <_dtoa_r+0x944>
 8012148:	2339      	movs	r3, #57	@ 0x39
 801214a:	f88b 3000 	strb.w	r3, [fp]
 801214e:	4633      	mov	r3, r6
 8012150:	461e      	mov	r6, r3
 8012152:	3b01      	subs	r3, #1
 8012154:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8012158:	2a39      	cmp	r2, #57	@ 0x39
 801215a:	d052      	beq.n	8012202 <_dtoa_r+0xa4a>
 801215c:	3201      	adds	r2, #1
 801215e:	701a      	strb	r2, [r3, #0]
 8012160:	e531      	b.n	8011bc6 <_dtoa_r+0x40e>
 8012162:	2a00      	cmp	r2, #0
 8012164:	dd07      	ble.n	8012176 <_dtoa_r+0x9be>
 8012166:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 801216a:	d0ed      	beq.n	8012148 <_dtoa_r+0x990>
 801216c:	f10a 0301 	add.w	r3, sl, #1
 8012170:	f88b 3000 	strb.w	r3, [fp]
 8012174:	e527      	b.n	8011bc6 <_dtoa_r+0x40e>
 8012176:	9b04      	ldr	r3, [sp, #16]
 8012178:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801217a:	f803 ac01 	strb.w	sl, [r3, #-1]
 801217e:	4293      	cmp	r3, r2
 8012180:	d029      	beq.n	80121d6 <_dtoa_r+0xa1e>
 8012182:	9901      	ldr	r1, [sp, #4]
 8012184:	2300      	movs	r3, #0
 8012186:	220a      	movs	r2, #10
 8012188:	4648      	mov	r0, r9
 801218a:	f000 f931 	bl	80123f0 <__multadd>
 801218e:	45a8      	cmp	r8, r5
 8012190:	9001      	str	r0, [sp, #4]
 8012192:	f04f 0300 	mov.w	r3, #0
 8012196:	f04f 020a 	mov.w	r2, #10
 801219a:	4641      	mov	r1, r8
 801219c:	4648      	mov	r0, r9
 801219e:	d107      	bne.n	80121b0 <_dtoa_r+0x9f8>
 80121a0:	f000 f926 	bl	80123f0 <__multadd>
 80121a4:	4680      	mov	r8, r0
 80121a6:	4605      	mov	r5, r0
 80121a8:	9b04      	ldr	r3, [sp, #16]
 80121aa:	3301      	adds	r3, #1
 80121ac:	9304      	str	r3, [sp, #16]
 80121ae:	e776      	b.n	801209e <_dtoa_r+0x8e6>
 80121b0:	f000 f91e 	bl	80123f0 <__multadd>
 80121b4:	4629      	mov	r1, r5
 80121b6:	4680      	mov	r8, r0
 80121b8:	2300      	movs	r3, #0
 80121ba:	220a      	movs	r2, #10
 80121bc:	4648      	mov	r0, r9
 80121be:	f000 f917 	bl	80123f0 <__multadd>
 80121c2:	4605      	mov	r5, r0
 80121c4:	e7f0      	b.n	80121a8 <_dtoa_r+0x9f0>
 80121c6:	f1bb 0f00 	cmp.w	fp, #0
 80121ca:	bfcc      	ite	gt
 80121cc:	465e      	movgt	r6, fp
 80121ce:	2601      	movle	r6, #1
 80121d0:	443e      	add	r6, r7
 80121d2:	f04f 0800 	mov.w	r8, #0
 80121d6:	9901      	ldr	r1, [sp, #4]
 80121d8:	2201      	movs	r2, #1
 80121da:	4648      	mov	r0, r9
 80121dc:	f000 faac 	bl	8012738 <__lshift>
 80121e0:	4621      	mov	r1, r4
 80121e2:	9001      	str	r0, [sp, #4]
 80121e4:	f000 fb14 	bl	8012810 <__mcmp>
 80121e8:	2800      	cmp	r0, #0
 80121ea:	dcb0      	bgt.n	801214e <_dtoa_r+0x996>
 80121ec:	d102      	bne.n	80121f4 <_dtoa_r+0xa3c>
 80121ee:	f01a 0f01 	tst.w	sl, #1
 80121f2:	d1ac      	bne.n	801214e <_dtoa_r+0x996>
 80121f4:	4633      	mov	r3, r6
 80121f6:	461e      	mov	r6, r3
 80121f8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80121fc:	2a30      	cmp	r2, #48	@ 0x30
 80121fe:	d0fa      	beq.n	80121f6 <_dtoa_r+0xa3e>
 8012200:	e4e1      	b.n	8011bc6 <_dtoa_r+0x40e>
 8012202:	429f      	cmp	r7, r3
 8012204:	d1a4      	bne.n	8012150 <_dtoa_r+0x998>
 8012206:	9b05      	ldr	r3, [sp, #20]
 8012208:	3301      	adds	r3, #1
 801220a:	9305      	str	r3, [sp, #20]
 801220c:	2331      	movs	r3, #49	@ 0x31
 801220e:	703b      	strb	r3, [r7, #0]
 8012210:	e4d9      	b.n	8011bc6 <_dtoa_r+0x40e>
 8012212:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8012214:	4f16      	ldr	r7, [pc, #88]	@ (8012270 <_dtoa_r+0xab8>)
 8012216:	b11b      	cbz	r3, 8012220 <_dtoa_r+0xa68>
 8012218:	f107 0308 	add.w	r3, r7, #8
 801221c:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 801221e:	6013      	str	r3, [r2, #0]
 8012220:	4638      	mov	r0, r7
 8012222:	b011      	add	sp, #68	@ 0x44
 8012224:	ecbd 8b02 	vpop	{d8}
 8012228:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801222c:	9b07      	ldr	r3, [sp, #28]
 801222e:	2b01      	cmp	r3, #1
 8012230:	f77f ae2c 	ble.w	8011e8c <_dtoa_r+0x6d4>
 8012234:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8012236:	930b      	str	r3, [sp, #44]	@ 0x2c
 8012238:	2001      	movs	r0, #1
 801223a:	e64c      	b.n	8011ed6 <_dtoa_r+0x71e>
 801223c:	f1bb 0f00 	cmp.w	fp, #0
 8012240:	f77f aed8 	ble.w	8011ff4 <_dtoa_r+0x83c>
 8012244:	463e      	mov	r6, r7
 8012246:	9801      	ldr	r0, [sp, #4]
 8012248:	4621      	mov	r1, r4
 801224a:	f7ff fa2c 	bl	80116a6 <quorem>
 801224e:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 8012252:	f806 ab01 	strb.w	sl, [r6], #1
 8012256:	1bf2      	subs	r2, r6, r7
 8012258:	4593      	cmp	fp, r2
 801225a:	ddb4      	ble.n	80121c6 <_dtoa_r+0xa0e>
 801225c:	9901      	ldr	r1, [sp, #4]
 801225e:	2300      	movs	r3, #0
 8012260:	220a      	movs	r2, #10
 8012262:	4648      	mov	r0, r9
 8012264:	f000 f8c4 	bl	80123f0 <__multadd>
 8012268:	9001      	str	r0, [sp, #4]
 801226a:	e7ec      	b.n	8012246 <_dtoa_r+0xa8e>
 801226c:	08014391 	.word	0x08014391
 8012270:	08014315 	.word	0x08014315

08012274 <_free_r>:
 8012274:	b538      	push	{r3, r4, r5, lr}
 8012276:	4605      	mov	r5, r0
 8012278:	2900      	cmp	r1, #0
 801227a:	d041      	beq.n	8012300 <_free_r+0x8c>
 801227c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8012280:	1f0c      	subs	r4, r1, #4
 8012282:	2b00      	cmp	r3, #0
 8012284:	bfb8      	it	lt
 8012286:	18e4      	addlt	r4, r4, r3
 8012288:	f7fe fa3c 	bl	8010704 <__malloc_lock>
 801228c:	4a1d      	ldr	r2, [pc, #116]	@ (8012304 <_free_r+0x90>)
 801228e:	6813      	ldr	r3, [r2, #0]
 8012290:	b933      	cbnz	r3, 80122a0 <_free_r+0x2c>
 8012292:	6063      	str	r3, [r4, #4]
 8012294:	6014      	str	r4, [r2, #0]
 8012296:	4628      	mov	r0, r5
 8012298:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801229c:	f7fe ba38 	b.w	8010710 <__malloc_unlock>
 80122a0:	42a3      	cmp	r3, r4
 80122a2:	d908      	bls.n	80122b6 <_free_r+0x42>
 80122a4:	6820      	ldr	r0, [r4, #0]
 80122a6:	1821      	adds	r1, r4, r0
 80122a8:	428b      	cmp	r3, r1
 80122aa:	bf01      	itttt	eq
 80122ac:	6819      	ldreq	r1, [r3, #0]
 80122ae:	685b      	ldreq	r3, [r3, #4]
 80122b0:	1809      	addeq	r1, r1, r0
 80122b2:	6021      	streq	r1, [r4, #0]
 80122b4:	e7ed      	b.n	8012292 <_free_r+0x1e>
 80122b6:	461a      	mov	r2, r3
 80122b8:	685b      	ldr	r3, [r3, #4]
 80122ba:	b10b      	cbz	r3, 80122c0 <_free_r+0x4c>
 80122bc:	42a3      	cmp	r3, r4
 80122be:	d9fa      	bls.n	80122b6 <_free_r+0x42>
 80122c0:	6811      	ldr	r1, [r2, #0]
 80122c2:	1850      	adds	r0, r2, r1
 80122c4:	42a0      	cmp	r0, r4
 80122c6:	d10b      	bne.n	80122e0 <_free_r+0x6c>
 80122c8:	6820      	ldr	r0, [r4, #0]
 80122ca:	4401      	add	r1, r0
 80122cc:	1850      	adds	r0, r2, r1
 80122ce:	4283      	cmp	r3, r0
 80122d0:	6011      	str	r1, [r2, #0]
 80122d2:	d1e0      	bne.n	8012296 <_free_r+0x22>
 80122d4:	6818      	ldr	r0, [r3, #0]
 80122d6:	685b      	ldr	r3, [r3, #4]
 80122d8:	6053      	str	r3, [r2, #4]
 80122da:	4408      	add	r0, r1
 80122dc:	6010      	str	r0, [r2, #0]
 80122de:	e7da      	b.n	8012296 <_free_r+0x22>
 80122e0:	d902      	bls.n	80122e8 <_free_r+0x74>
 80122e2:	230c      	movs	r3, #12
 80122e4:	602b      	str	r3, [r5, #0]
 80122e6:	e7d6      	b.n	8012296 <_free_r+0x22>
 80122e8:	6820      	ldr	r0, [r4, #0]
 80122ea:	1821      	adds	r1, r4, r0
 80122ec:	428b      	cmp	r3, r1
 80122ee:	bf04      	itt	eq
 80122f0:	6819      	ldreq	r1, [r3, #0]
 80122f2:	685b      	ldreq	r3, [r3, #4]
 80122f4:	6063      	str	r3, [r4, #4]
 80122f6:	bf04      	itt	eq
 80122f8:	1809      	addeq	r1, r1, r0
 80122fa:	6021      	streq	r1, [r4, #0]
 80122fc:	6054      	str	r4, [r2, #4]
 80122fe:	e7ca      	b.n	8012296 <_free_r+0x22>
 8012300:	bd38      	pop	{r3, r4, r5, pc}
 8012302:	bf00      	nop
 8012304:	240008cc 	.word	0x240008cc

08012308 <__ascii_mbtowc>:
 8012308:	b082      	sub	sp, #8
 801230a:	b901      	cbnz	r1, 801230e <__ascii_mbtowc+0x6>
 801230c:	a901      	add	r1, sp, #4
 801230e:	b142      	cbz	r2, 8012322 <__ascii_mbtowc+0x1a>
 8012310:	b14b      	cbz	r3, 8012326 <__ascii_mbtowc+0x1e>
 8012312:	7813      	ldrb	r3, [r2, #0]
 8012314:	600b      	str	r3, [r1, #0]
 8012316:	7812      	ldrb	r2, [r2, #0]
 8012318:	1e10      	subs	r0, r2, #0
 801231a:	bf18      	it	ne
 801231c:	2001      	movne	r0, #1
 801231e:	b002      	add	sp, #8
 8012320:	4770      	bx	lr
 8012322:	4610      	mov	r0, r2
 8012324:	e7fb      	b.n	801231e <__ascii_mbtowc+0x16>
 8012326:	f06f 0001 	mvn.w	r0, #1
 801232a:	e7f8      	b.n	801231e <__ascii_mbtowc+0x16>

0801232c <_Balloc>:
 801232c:	b570      	push	{r4, r5, r6, lr}
 801232e:	69c6      	ldr	r6, [r0, #28]
 8012330:	4604      	mov	r4, r0
 8012332:	460d      	mov	r5, r1
 8012334:	b976      	cbnz	r6, 8012354 <_Balloc+0x28>
 8012336:	2010      	movs	r0, #16
 8012338:	f7fe f932 	bl	80105a0 <malloc>
 801233c:	4602      	mov	r2, r0
 801233e:	61e0      	str	r0, [r4, #28]
 8012340:	b920      	cbnz	r0, 801234c <_Balloc+0x20>
 8012342:	4b18      	ldr	r3, [pc, #96]	@ (80123a4 <_Balloc+0x78>)
 8012344:	4818      	ldr	r0, [pc, #96]	@ (80123a8 <_Balloc+0x7c>)
 8012346:	216b      	movs	r1, #107	@ 0x6b
 8012348:	f001 faf4 	bl	8013934 <__assert_func>
 801234c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8012350:	6006      	str	r6, [r0, #0]
 8012352:	60c6      	str	r6, [r0, #12]
 8012354:	69e6      	ldr	r6, [r4, #28]
 8012356:	68f3      	ldr	r3, [r6, #12]
 8012358:	b183      	cbz	r3, 801237c <_Balloc+0x50>
 801235a:	69e3      	ldr	r3, [r4, #28]
 801235c:	68db      	ldr	r3, [r3, #12]
 801235e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8012362:	b9b8      	cbnz	r0, 8012394 <_Balloc+0x68>
 8012364:	2101      	movs	r1, #1
 8012366:	fa01 f605 	lsl.w	r6, r1, r5
 801236a:	1d72      	adds	r2, r6, #5
 801236c:	0092      	lsls	r2, r2, #2
 801236e:	4620      	mov	r0, r4
 8012370:	f001 fafe 	bl	8013970 <_calloc_r>
 8012374:	b160      	cbz	r0, 8012390 <_Balloc+0x64>
 8012376:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801237a:	e00e      	b.n	801239a <_Balloc+0x6e>
 801237c:	2221      	movs	r2, #33	@ 0x21
 801237e:	2104      	movs	r1, #4
 8012380:	4620      	mov	r0, r4
 8012382:	f001 faf5 	bl	8013970 <_calloc_r>
 8012386:	69e3      	ldr	r3, [r4, #28]
 8012388:	60f0      	str	r0, [r6, #12]
 801238a:	68db      	ldr	r3, [r3, #12]
 801238c:	2b00      	cmp	r3, #0
 801238e:	d1e4      	bne.n	801235a <_Balloc+0x2e>
 8012390:	2000      	movs	r0, #0
 8012392:	bd70      	pop	{r4, r5, r6, pc}
 8012394:	6802      	ldr	r2, [r0, #0]
 8012396:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801239a:	2300      	movs	r3, #0
 801239c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80123a0:	e7f7      	b.n	8012392 <_Balloc+0x66>
 80123a2:	bf00      	nop
 80123a4:	08014322 	.word	0x08014322
 80123a8:	080143a2 	.word	0x080143a2

080123ac <_Bfree>:
 80123ac:	b570      	push	{r4, r5, r6, lr}
 80123ae:	69c6      	ldr	r6, [r0, #28]
 80123b0:	4605      	mov	r5, r0
 80123b2:	460c      	mov	r4, r1
 80123b4:	b976      	cbnz	r6, 80123d4 <_Bfree+0x28>
 80123b6:	2010      	movs	r0, #16
 80123b8:	f7fe f8f2 	bl	80105a0 <malloc>
 80123bc:	4602      	mov	r2, r0
 80123be:	61e8      	str	r0, [r5, #28]
 80123c0:	b920      	cbnz	r0, 80123cc <_Bfree+0x20>
 80123c2:	4b09      	ldr	r3, [pc, #36]	@ (80123e8 <_Bfree+0x3c>)
 80123c4:	4809      	ldr	r0, [pc, #36]	@ (80123ec <_Bfree+0x40>)
 80123c6:	218f      	movs	r1, #143	@ 0x8f
 80123c8:	f001 fab4 	bl	8013934 <__assert_func>
 80123cc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80123d0:	6006      	str	r6, [r0, #0]
 80123d2:	60c6      	str	r6, [r0, #12]
 80123d4:	b13c      	cbz	r4, 80123e6 <_Bfree+0x3a>
 80123d6:	69eb      	ldr	r3, [r5, #28]
 80123d8:	6862      	ldr	r2, [r4, #4]
 80123da:	68db      	ldr	r3, [r3, #12]
 80123dc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80123e0:	6021      	str	r1, [r4, #0]
 80123e2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80123e6:	bd70      	pop	{r4, r5, r6, pc}
 80123e8:	08014322 	.word	0x08014322
 80123ec:	080143a2 	.word	0x080143a2

080123f0 <__multadd>:
 80123f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80123f4:	690d      	ldr	r5, [r1, #16]
 80123f6:	4607      	mov	r7, r0
 80123f8:	460c      	mov	r4, r1
 80123fa:	461e      	mov	r6, r3
 80123fc:	f101 0c14 	add.w	ip, r1, #20
 8012400:	2000      	movs	r0, #0
 8012402:	f8dc 3000 	ldr.w	r3, [ip]
 8012406:	b299      	uxth	r1, r3
 8012408:	fb02 6101 	mla	r1, r2, r1, r6
 801240c:	0c1e      	lsrs	r6, r3, #16
 801240e:	0c0b      	lsrs	r3, r1, #16
 8012410:	fb02 3306 	mla	r3, r2, r6, r3
 8012414:	b289      	uxth	r1, r1
 8012416:	3001      	adds	r0, #1
 8012418:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 801241c:	4285      	cmp	r5, r0
 801241e:	f84c 1b04 	str.w	r1, [ip], #4
 8012422:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8012426:	dcec      	bgt.n	8012402 <__multadd+0x12>
 8012428:	b30e      	cbz	r6, 801246e <__multadd+0x7e>
 801242a:	68a3      	ldr	r3, [r4, #8]
 801242c:	42ab      	cmp	r3, r5
 801242e:	dc19      	bgt.n	8012464 <__multadd+0x74>
 8012430:	6861      	ldr	r1, [r4, #4]
 8012432:	4638      	mov	r0, r7
 8012434:	3101      	adds	r1, #1
 8012436:	f7ff ff79 	bl	801232c <_Balloc>
 801243a:	4680      	mov	r8, r0
 801243c:	b928      	cbnz	r0, 801244a <__multadd+0x5a>
 801243e:	4602      	mov	r2, r0
 8012440:	4b0c      	ldr	r3, [pc, #48]	@ (8012474 <__multadd+0x84>)
 8012442:	480d      	ldr	r0, [pc, #52]	@ (8012478 <__multadd+0x88>)
 8012444:	21ba      	movs	r1, #186	@ 0xba
 8012446:	f001 fa75 	bl	8013934 <__assert_func>
 801244a:	6922      	ldr	r2, [r4, #16]
 801244c:	3202      	adds	r2, #2
 801244e:	f104 010c 	add.w	r1, r4, #12
 8012452:	0092      	lsls	r2, r2, #2
 8012454:	300c      	adds	r0, #12
 8012456:	f7ff f918 	bl	801168a <memcpy>
 801245a:	4621      	mov	r1, r4
 801245c:	4638      	mov	r0, r7
 801245e:	f7ff ffa5 	bl	80123ac <_Bfree>
 8012462:	4644      	mov	r4, r8
 8012464:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8012468:	3501      	adds	r5, #1
 801246a:	615e      	str	r6, [r3, #20]
 801246c:	6125      	str	r5, [r4, #16]
 801246e:	4620      	mov	r0, r4
 8012470:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012474:	08014391 	.word	0x08014391
 8012478:	080143a2 	.word	0x080143a2

0801247c <__hi0bits>:
 801247c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8012480:	4603      	mov	r3, r0
 8012482:	bf36      	itet	cc
 8012484:	0403      	lslcc	r3, r0, #16
 8012486:	2000      	movcs	r0, #0
 8012488:	2010      	movcc	r0, #16
 801248a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801248e:	bf3c      	itt	cc
 8012490:	021b      	lslcc	r3, r3, #8
 8012492:	3008      	addcc	r0, #8
 8012494:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8012498:	bf3c      	itt	cc
 801249a:	011b      	lslcc	r3, r3, #4
 801249c:	3004      	addcc	r0, #4
 801249e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80124a2:	bf3c      	itt	cc
 80124a4:	009b      	lslcc	r3, r3, #2
 80124a6:	3002      	addcc	r0, #2
 80124a8:	2b00      	cmp	r3, #0
 80124aa:	db05      	blt.n	80124b8 <__hi0bits+0x3c>
 80124ac:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80124b0:	f100 0001 	add.w	r0, r0, #1
 80124b4:	bf08      	it	eq
 80124b6:	2020      	moveq	r0, #32
 80124b8:	4770      	bx	lr

080124ba <__lo0bits>:
 80124ba:	6803      	ldr	r3, [r0, #0]
 80124bc:	4602      	mov	r2, r0
 80124be:	f013 0007 	ands.w	r0, r3, #7
 80124c2:	d00b      	beq.n	80124dc <__lo0bits+0x22>
 80124c4:	07d9      	lsls	r1, r3, #31
 80124c6:	d421      	bmi.n	801250c <__lo0bits+0x52>
 80124c8:	0798      	lsls	r0, r3, #30
 80124ca:	bf49      	itett	mi
 80124cc:	085b      	lsrmi	r3, r3, #1
 80124ce:	089b      	lsrpl	r3, r3, #2
 80124d0:	2001      	movmi	r0, #1
 80124d2:	6013      	strmi	r3, [r2, #0]
 80124d4:	bf5c      	itt	pl
 80124d6:	6013      	strpl	r3, [r2, #0]
 80124d8:	2002      	movpl	r0, #2
 80124da:	4770      	bx	lr
 80124dc:	b299      	uxth	r1, r3
 80124de:	b909      	cbnz	r1, 80124e4 <__lo0bits+0x2a>
 80124e0:	0c1b      	lsrs	r3, r3, #16
 80124e2:	2010      	movs	r0, #16
 80124e4:	b2d9      	uxtb	r1, r3
 80124e6:	b909      	cbnz	r1, 80124ec <__lo0bits+0x32>
 80124e8:	3008      	adds	r0, #8
 80124ea:	0a1b      	lsrs	r3, r3, #8
 80124ec:	0719      	lsls	r1, r3, #28
 80124ee:	bf04      	itt	eq
 80124f0:	091b      	lsreq	r3, r3, #4
 80124f2:	3004      	addeq	r0, #4
 80124f4:	0799      	lsls	r1, r3, #30
 80124f6:	bf04      	itt	eq
 80124f8:	089b      	lsreq	r3, r3, #2
 80124fa:	3002      	addeq	r0, #2
 80124fc:	07d9      	lsls	r1, r3, #31
 80124fe:	d403      	bmi.n	8012508 <__lo0bits+0x4e>
 8012500:	085b      	lsrs	r3, r3, #1
 8012502:	f100 0001 	add.w	r0, r0, #1
 8012506:	d003      	beq.n	8012510 <__lo0bits+0x56>
 8012508:	6013      	str	r3, [r2, #0]
 801250a:	4770      	bx	lr
 801250c:	2000      	movs	r0, #0
 801250e:	4770      	bx	lr
 8012510:	2020      	movs	r0, #32
 8012512:	4770      	bx	lr

08012514 <__i2b>:
 8012514:	b510      	push	{r4, lr}
 8012516:	460c      	mov	r4, r1
 8012518:	2101      	movs	r1, #1
 801251a:	f7ff ff07 	bl	801232c <_Balloc>
 801251e:	4602      	mov	r2, r0
 8012520:	b928      	cbnz	r0, 801252e <__i2b+0x1a>
 8012522:	4b05      	ldr	r3, [pc, #20]	@ (8012538 <__i2b+0x24>)
 8012524:	4805      	ldr	r0, [pc, #20]	@ (801253c <__i2b+0x28>)
 8012526:	f240 1145 	movw	r1, #325	@ 0x145
 801252a:	f001 fa03 	bl	8013934 <__assert_func>
 801252e:	2301      	movs	r3, #1
 8012530:	6144      	str	r4, [r0, #20]
 8012532:	6103      	str	r3, [r0, #16]
 8012534:	bd10      	pop	{r4, pc}
 8012536:	bf00      	nop
 8012538:	08014391 	.word	0x08014391
 801253c:	080143a2 	.word	0x080143a2

08012540 <__multiply>:
 8012540:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012544:	4617      	mov	r7, r2
 8012546:	690a      	ldr	r2, [r1, #16]
 8012548:	693b      	ldr	r3, [r7, #16]
 801254a:	429a      	cmp	r2, r3
 801254c:	bfa8      	it	ge
 801254e:	463b      	movge	r3, r7
 8012550:	4689      	mov	r9, r1
 8012552:	bfa4      	itt	ge
 8012554:	460f      	movge	r7, r1
 8012556:	4699      	movge	r9, r3
 8012558:	693d      	ldr	r5, [r7, #16]
 801255a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 801255e:	68bb      	ldr	r3, [r7, #8]
 8012560:	6879      	ldr	r1, [r7, #4]
 8012562:	eb05 060a 	add.w	r6, r5, sl
 8012566:	42b3      	cmp	r3, r6
 8012568:	b085      	sub	sp, #20
 801256a:	bfb8      	it	lt
 801256c:	3101      	addlt	r1, #1
 801256e:	f7ff fedd 	bl	801232c <_Balloc>
 8012572:	b930      	cbnz	r0, 8012582 <__multiply+0x42>
 8012574:	4602      	mov	r2, r0
 8012576:	4b41      	ldr	r3, [pc, #260]	@ (801267c <__multiply+0x13c>)
 8012578:	4841      	ldr	r0, [pc, #260]	@ (8012680 <__multiply+0x140>)
 801257a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 801257e:	f001 f9d9 	bl	8013934 <__assert_func>
 8012582:	f100 0414 	add.w	r4, r0, #20
 8012586:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 801258a:	4623      	mov	r3, r4
 801258c:	2200      	movs	r2, #0
 801258e:	4573      	cmp	r3, lr
 8012590:	d320      	bcc.n	80125d4 <__multiply+0x94>
 8012592:	f107 0814 	add.w	r8, r7, #20
 8012596:	f109 0114 	add.w	r1, r9, #20
 801259a:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 801259e:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80125a2:	9302      	str	r3, [sp, #8]
 80125a4:	1beb      	subs	r3, r5, r7
 80125a6:	3b15      	subs	r3, #21
 80125a8:	f023 0303 	bic.w	r3, r3, #3
 80125ac:	3304      	adds	r3, #4
 80125ae:	3715      	adds	r7, #21
 80125b0:	42bd      	cmp	r5, r7
 80125b2:	bf38      	it	cc
 80125b4:	2304      	movcc	r3, #4
 80125b6:	9301      	str	r3, [sp, #4]
 80125b8:	9b02      	ldr	r3, [sp, #8]
 80125ba:	9103      	str	r1, [sp, #12]
 80125bc:	428b      	cmp	r3, r1
 80125be:	d80c      	bhi.n	80125da <__multiply+0x9a>
 80125c0:	2e00      	cmp	r6, #0
 80125c2:	dd03      	ble.n	80125cc <__multiply+0x8c>
 80125c4:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80125c8:	2b00      	cmp	r3, #0
 80125ca:	d055      	beq.n	8012678 <__multiply+0x138>
 80125cc:	6106      	str	r6, [r0, #16]
 80125ce:	b005      	add	sp, #20
 80125d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80125d4:	f843 2b04 	str.w	r2, [r3], #4
 80125d8:	e7d9      	b.n	801258e <__multiply+0x4e>
 80125da:	f8b1 a000 	ldrh.w	sl, [r1]
 80125de:	f1ba 0f00 	cmp.w	sl, #0
 80125e2:	d01f      	beq.n	8012624 <__multiply+0xe4>
 80125e4:	46c4      	mov	ip, r8
 80125e6:	46a1      	mov	r9, r4
 80125e8:	2700      	movs	r7, #0
 80125ea:	f85c 2b04 	ldr.w	r2, [ip], #4
 80125ee:	f8d9 3000 	ldr.w	r3, [r9]
 80125f2:	fa1f fb82 	uxth.w	fp, r2
 80125f6:	b29b      	uxth	r3, r3
 80125f8:	fb0a 330b 	mla	r3, sl, fp, r3
 80125fc:	443b      	add	r3, r7
 80125fe:	f8d9 7000 	ldr.w	r7, [r9]
 8012602:	0c12      	lsrs	r2, r2, #16
 8012604:	0c3f      	lsrs	r7, r7, #16
 8012606:	fb0a 7202 	mla	r2, sl, r2, r7
 801260a:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 801260e:	b29b      	uxth	r3, r3
 8012610:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8012614:	4565      	cmp	r5, ip
 8012616:	f849 3b04 	str.w	r3, [r9], #4
 801261a:	ea4f 4712 	mov.w	r7, r2, lsr #16
 801261e:	d8e4      	bhi.n	80125ea <__multiply+0xaa>
 8012620:	9b01      	ldr	r3, [sp, #4]
 8012622:	50e7      	str	r7, [r4, r3]
 8012624:	9b03      	ldr	r3, [sp, #12]
 8012626:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 801262a:	3104      	adds	r1, #4
 801262c:	f1b9 0f00 	cmp.w	r9, #0
 8012630:	d020      	beq.n	8012674 <__multiply+0x134>
 8012632:	6823      	ldr	r3, [r4, #0]
 8012634:	4647      	mov	r7, r8
 8012636:	46a4      	mov	ip, r4
 8012638:	f04f 0a00 	mov.w	sl, #0
 801263c:	f8b7 b000 	ldrh.w	fp, [r7]
 8012640:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8012644:	fb09 220b 	mla	r2, r9, fp, r2
 8012648:	4452      	add	r2, sl
 801264a:	b29b      	uxth	r3, r3
 801264c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8012650:	f84c 3b04 	str.w	r3, [ip], #4
 8012654:	f857 3b04 	ldr.w	r3, [r7], #4
 8012658:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801265c:	f8bc 3000 	ldrh.w	r3, [ip]
 8012660:	fb09 330a 	mla	r3, r9, sl, r3
 8012664:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8012668:	42bd      	cmp	r5, r7
 801266a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801266e:	d8e5      	bhi.n	801263c <__multiply+0xfc>
 8012670:	9a01      	ldr	r2, [sp, #4]
 8012672:	50a3      	str	r3, [r4, r2]
 8012674:	3404      	adds	r4, #4
 8012676:	e79f      	b.n	80125b8 <__multiply+0x78>
 8012678:	3e01      	subs	r6, #1
 801267a:	e7a1      	b.n	80125c0 <__multiply+0x80>
 801267c:	08014391 	.word	0x08014391
 8012680:	080143a2 	.word	0x080143a2

08012684 <__pow5mult>:
 8012684:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012688:	4615      	mov	r5, r2
 801268a:	f012 0203 	ands.w	r2, r2, #3
 801268e:	4607      	mov	r7, r0
 8012690:	460e      	mov	r6, r1
 8012692:	d007      	beq.n	80126a4 <__pow5mult+0x20>
 8012694:	4c25      	ldr	r4, [pc, #148]	@ (801272c <__pow5mult+0xa8>)
 8012696:	3a01      	subs	r2, #1
 8012698:	2300      	movs	r3, #0
 801269a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801269e:	f7ff fea7 	bl	80123f0 <__multadd>
 80126a2:	4606      	mov	r6, r0
 80126a4:	10ad      	asrs	r5, r5, #2
 80126a6:	d03d      	beq.n	8012724 <__pow5mult+0xa0>
 80126a8:	69fc      	ldr	r4, [r7, #28]
 80126aa:	b97c      	cbnz	r4, 80126cc <__pow5mult+0x48>
 80126ac:	2010      	movs	r0, #16
 80126ae:	f7fd ff77 	bl	80105a0 <malloc>
 80126b2:	4602      	mov	r2, r0
 80126b4:	61f8      	str	r0, [r7, #28]
 80126b6:	b928      	cbnz	r0, 80126c4 <__pow5mult+0x40>
 80126b8:	4b1d      	ldr	r3, [pc, #116]	@ (8012730 <__pow5mult+0xac>)
 80126ba:	481e      	ldr	r0, [pc, #120]	@ (8012734 <__pow5mult+0xb0>)
 80126bc:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80126c0:	f001 f938 	bl	8013934 <__assert_func>
 80126c4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80126c8:	6004      	str	r4, [r0, #0]
 80126ca:	60c4      	str	r4, [r0, #12]
 80126cc:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80126d0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80126d4:	b94c      	cbnz	r4, 80126ea <__pow5mult+0x66>
 80126d6:	f240 2171 	movw	r1, #625	@ 0x271
 80126da:	4638      	mov	r0, r7
 80126dc:	f7ff ff1a 	bl	8012514 <__i2b>
 80126e0:	2300      	movs	r3, #0
 80126e2:	f8c8 0008 	str.w	r0, [r8, #8]
 80126e6:	4604      	mov	r4, r0
 80126e8:	6003      	str	r3, [r0, #0]
 80126ea:	f04f 0900 	mov.w	r9, #0
 80126ee:	07eb      	lsls	r3, r5, #31
 80126f0:	d50a      	bpl.n	8012708 <__pow5mult+0x84>
 80126f2:	4631      	mov	r1, r6
 80126f4:	4622      	mov	r2, r4
 80126f6:	4638      	mov	r0, r7
 80126f8:	f7ff ff22 	bl	8012540 <__multiply>
 80126fc:	4631      	mov	r1, r6
 80126fe:	4680      	mov	r8, r0
 8012700:	4638      	mov	r0, r7
 8012702:	f7ff fe53 	bl	80123ac <_Bfree>
 8012706:	4646      	mov	r6, r8
 8012708:	106d      	asrs	r5, r5, #1
 801270a:	d00b      	beq.n	8012724 <__pow5mult+0xa0>
 801270c:	6820      	ldr	r0, [r4, #0]
 801270e:	b938      	cbnz	r0, 8012720 <__pow5mult+0x9c>
 8012710:	4622      	mov	r2, r4
 8012712:	4621      	mov	r1, r4
 8012714:	4638      	mov	r0, r7
 8012716:	f7ff ff13 	bl	8012540 <__multiply>
 801271a:	6020      	str	r0, [r4, #0]
 801271c:	f8c0 9000 	str.w	r9, [r0]
 8012720:	4604      	mov	r4, r0
 8012722:	e7e4      	b.n	80126ee <__pow5mult+0x6a>
 8012724:	4630      	mov	r0, r6
 8012726:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801272a:	bf00      	nop
 801272c:	08014464 	.word	0x08014464
 8012730:	08014322 	.word	0x08014322
 8012734:	080143a2 	.word	0x080143a2

08012738 <__lshift>:
 8012738:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801273c:	460c      	mov	r4, r1
 801273e:	6849      	ldr	r1, [r1, #4]
 8012740:	6923      	ldr	r3, [r4, #16]
 8012742:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8012746:	68a3      	ldr	r3, [r4, #8]
 8012748:	4607      	mov	r7, r0
 801274a:	4691      	mov	r9, r2
 801274c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8012750:	f108 0601 	add.w	r6, r8, #1
 8012754:	42b3      	cmp	r3, r6
 8012756:	db0b      	blt.n	8012770 <__lshift+0x38>
 8012758:	4638      	mov	r0, r7
 801275a:	f7ff fde7 	bl	801232c <_Balloc>
 801275e:	4605      	mov	r5, r0
 8012760:	b948      	cbnz	r0, 8012776 <__lshift+0x3e>
 8012762:	4602      	mov	r2, r0
 8012764:	4b28      	ldr	r3, [pc, #160]	@ (8012808 <__lshift+0xd0>)
 8012766:	4829      	ldr	r0, [pc, #164]	@ (801280c <__lshift+0xd4>)
 8012768:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 801276c:	f001 f8e2 	bl	8013934 <__assert_func>
 8012770:	3101      	adds	r1, #1
 8012772:	005b      	lsls	r3, r3, #1
 8012774:	e7ee      	b.n	8012754 <__lshift+0x1c>
 8012776:	2300      	movs	r3, #0
 8012778:	f100 0114 	add.w	r1, r0, #20
 801277c:	f100 0210 	add.w	r2, r0, #16
 8012780:	4618      	mov	r0, r3
 8012782:	4553      	cmp	r3, sl
 8012784:	db33      	blt.n	80127ee <__lshift+0xb6>
 8012786:	6920      	ldr	r0, [r4, #16]
 8012788:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801278c:	f104 0314 	add.w	r3, r4, #20
 8012790:	f019 091f 	ands.w	r9, r9, #31
 8012794:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8012798:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801279c:	d02b      	beq.n	80127f6 <__lshift+0xbe>
 801279e:	f1c9 0e20 	rsb	lr, r9, #32
 80127a2:	468a      	mov	sl, r1
 80127a4:	2200      	movs	r2, #0
 80127a6:	6818      	ldr	r0, [r3, #0]
 80127a8:	fa00 f009 	lsl.w	r0, r0, r9
 80127ac:	4310      	orrs	r0, r2
 80127ae:	f84a 0b04 	str.w	r0, [sl], #4
 80127b2:	f853 2b04 	ldr.w	r2, [r3], #4
 80127b6:	459c      	cmp	ip, r3
 80127b8:	fa22 f20e 	lsr.w	r2, r2, lr
 80127bc:	d8f3      	bhi.n	80127a6 <__lshift+0x6e>
 80127be:	ebac 0304 	sub.w	r3, ip, r4
 80127c2:	3b15      	subs	r3, #21
 80127c4:	f023 0303 	bic.w	r3, r3, #3
 80127c8:	3304      	adds	r3, #4
 80127ca:	f104 0015 	add.w	r0, r4, #21
 80127ce:	4560      	cmp	r0, ip
 80127d0:	bf88      	it	hi
 80127d2:	2304      	movhi	r3, #4
 80127d4:	50ca      	str	r2, [r1, r3]
 80127d6:	b10a      	cbz	r2, 80127dc <__lshift+0xa4>
 80127d8:	f108 0602 	add.w	r6, r8, #2
 80127dc:	3e01      	subs	r6, #1
 80127de:	4638      	mov	r0, r7
 80127e0:	612e      	str	r6, [r5, #16]
 80127e2:	4621      	mov	r1, r4
 80127e4:	f7ff fde2 	bl	80123ac <_Bfree>
 80127e8:	4628      	mov	r0, r5
 80127ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80127ee:	f842 0f04 	str.w	r0, [r2, #4]!
 80127f2:	3301      	adds	r3, #1
 80127f4:	e7c5      	b.n	8012782 <__lshift+0x4a>
 80127f6:	3904      	subs	r1, #4
 80127f8:	f853 2b04 	ldr.w	r2, [r3], #4
 80127fc:	f841 2f04 	str.w	r2, [r1, #4]!
 8012800:	459c      	cmp	ip, r3
 8012802:	d8f9      	bhi.n	80127f8 <__lshift+0xc0>
 8012804:	e7ea      	b.n	80127dc <__lshift+0xa4>
 8012806:	bf00      	nop
 8012808:	08014391 	.word	0x08014391
 801280c:	080143a2 	.word	0x080143a2

08012810 <__mcmp>:
 8012810:	690a      	ldr	r2, [r1, #16]
 8012812:	4603      	mov	r3, r0
 8012814:	6900      	ldr	r0, [r0, #16]
 8012816:	1a80      	subs	r0, r0, r2
 8012818:	b530      	push	{r4, r5, lr}
 801281a:	d10e      	bne.n	801283a <__mcmp+0x2a>
 801281c:	3314      	adds	r3, #20
 801281e:	3114      	adds	r1, #20
 8012820:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8012824:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8012828:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 801282c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8012830:	4295      	cmp	r5, r2
 8012832:	d003      	beq.n	801283c <__mcmp+0x2c>
 8012834:	d205      	bcs.n	8012842 <__mcmp+0x32>
 8012836:	f04f 30ff 	mov.w	r0, #4294967295
 801283a:	bd30      	pop	{r4, r5, pc}
 801283c:	42a3      	cmp	r3, r4
 801283e:	d3f3      	bcc.n	8012828 <__mcmp+0x18>
 8012840:	e7fb      	b.n	801283a <__mcmp+0x2a>
 8012842:	2001      	movs	r0, #1
 8012844:	e7f9      	b.n	801283a <__mcmp+0x2a>
	...

08012848 <__mdiff>:
 8012848:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801284c:	4689      	mov	r9, r1
 801284e:	4606      	mov	r6, r0
 8012850:	4611      	mov	r1, r2
 8012852:	4648      	mov	r0, r9
 8012854:	4614      	mov	r4, r2
 8012856:	f7ff ffdb 	bl	8012810 <__mcmp>
 801285a:	1e05      	subs	r5, r0, #0
 801285c:	d112      	bne.n	8012884 <__mdiff+0x3c>
 801285e:	4629      	mov	r1, r5
 8012860:	4630      	mov	r0, r6
 8012862:	f7ff fd63 	bl	801232c <_Balloc>
 8012866:	4602      	mov	r2, r0
 8012868:	b928      	cbnz	r0, 8012876 <__mdiff+0x2e>
 801286a:	4b3f      	ldr	r3, [pc, #252]	@ (8012968 <__mdiff+0x120>)
 801286c:	f240 2137 	movw	r1, #567	@ 0x237
 8012870:	483e      	ldr	r0, [pc, #248]	@ (801296c <__mdiff+0x124>)
 8012872:	f001 f85f 	bl	8013934 <__assert_func>
 8012876:	2301      	movs	r3, #1
 8012878:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801287c:	4610      	mov	r0, r2
 801287e:	b003      	add	sp, #12
 8012880:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012884:	bfbc      	itt	lt
 8012886:	464b      	movlt	r3, r9
 8012888:	46a1      	movlt	r9, r4
 801288a:	4630      	mov	r0, r6
 801288c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8012890:	bfba      	itte	lt
 8012892:	461c      	movlt	r4, r3
 8012894:	2501      	movlt	r5, #1
 8012896:	2500      	movge	r5, #0
 8012898:	f7ff fd48 	bl	801232c <_Balloc>
 801289c:	4602      	mov	r2, r0
 801289e:	b918      	cbnz	r0, 80128a8 <__mdiff+0x60>
 80128a0:	4b31      	ldr	r3, [pc, #196]	@ (8012968 <__mdiff+0x120>)
 80128a2:	f240 2145 	movw	r1, #581	@ 0x245
 80128a6:	e7e3      	b.n	8012870 <__mdiff+0x28>
 80128a8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80128ac:	6926      	ldr	r6, [r4, #16]
 80128ae:	60c5      	str	r5, [r0, #12]
 80128b0:	f109 0310 	add.w	r3, r9, #16
 80128b4:	f109 0514 	add.w	r5, r9, #20
 80128b8:	f104 0e14 	add.w	lr, r4, #20
 80128bc:	f100 0b14 	add.w	fp, r0, #20
 80128c0:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80128c4:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80128c8:	9301      	str	r3, [sp, #4]
 80128ca:	46d9      	mov	r9, fp
 80128cc:	f04f 0c00 	mov.w	ip, #0
 80128d0:	9b01      	ldr	r3, [sp, #4]
 80128d2:	f85e 0b04 	ldr.w	r0, [lr], #4
 80128d6:	f853 af04 	ldr.w	sl, [r3, #4]!
 80128da:	9301      	str	r3, [sp, #4]
 80128dc:	fa1f f38a 	uxth.w	r3, sl
 80128e0:	4619      	mov	r1, r3
 80128e2:	b283      	uxth	r3, r0
 80128e4:	1acb      	subs	r3, r1, r3
 80128e6:	0c00      	lsrs	r0, r0, #16
 80128e8:	4463      	add	r3, ip
 80128ea:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80128ee:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80128f2:	b29b      	uxth	r3, r3
 80128f4:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80128f8:	4576      	cmp	r6, lr
 80128fa:	f849 3b04 	str.w	r3, [r9], #4
 80128fe:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8012902:	d8e5      	bhi.n	80128d0 <__mdiff+0x88>
 8012904:	1b33      	subs	r3, r6, r4
 8012906:	3b15      	subs	r3, #21
 8012908:	f023 0303 	bic.w	r3, r3, #3
 801290c:	3415      	adds	r4, #21
 801290e:	3304      	adds	r3, #4
 8012910:	42a6      	cmp	r6, r4
 8012912:	bf38      	it	cc
 8012914:	2304      	movcc	r3, #4
 8012916:	441d      	add	r5, r3
 8012918:	445b      	add	r3, fp
 801291a:	461e      	mov	r6, r3
 801291c:	462c      	mov	r4, r5
 801291e:	4544      	cmp	r4, r8
 8012920:	d30e      	bcc.n	8012940 <__mdiff+0xf8>
 8012922:	f108 0103 	add.w	r1, r8, #3
 8012926:	1b49      	subs	r1, r1, r5
 8012928:	f021 0103 	bic.w	r1, r1, #3
 801292c:	3d03      	subs	r5, #3
 801292e:	45a8      	cmp	r8, r5
 8012930:	bf38      	it	cc
 8012932:	2100      	movcc	r1, #0
 8012934:	440b      	add	r3, r1
 8012936:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801293a:	b191      	cbz	r1, 8012962 <__mdiff+0x11a>
 801293c:	6117      	str	r7, [r2, #16]
 801293e:	e79d      	b.n	801287c <__mdiff+0x34>
 8012940:	f854 1b04 	ldr.w	r1, [r4], #4
 8012944:	46e6      	mov	lr, ip
 8012946:	0c08      	lsrs	r0, r1, #16
 8012948:	fa1c fc81 	uxtah	ip, ip, r1
 801294c:	4471      	add	r1, lr
 801294e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8012952:	b289      	uxth	r1, r1
 8012954:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8012958:	f846 1b04 	str.w	r1, [r6], #4
 801295c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8012960:	e7dd      	b.n	801291e <__mdiff+0xd6>
 8012962:	3f01      	subs	r7, #1
 8012964:	e7e7      	b.n	8012936 <__mdiff+0xee>
 8012966:	bf00      	nop
 8012968:	08014391 	.word	0x08014391
 801296c:	080143a2 	.word	0x080143a2

08012970 <__d2b>:
 8012970:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8012974:	460f      	mov	r7, r1
 8012976:	2101      	movs	r1, #1
 8012978:	ec59 8b10 	vmov	r8, r9, d0
 801297c:	4616      	mov	r6, r2
 801297e:	f7ff fcd5 	bl	801232c <_Balloc>
 8012982:	4604      	mov	r4, r0
 8012984:	b930      	cbnz	r0, 8012994 <__d2b+0x24>
 8012986:	4602      	mov	r2, r0
 8012988:	4b23      	ldr	r3, [pc, #140]	@ (8012a18 <__d2b+0xa8>)
 801298a:	4824      	ldr	r0, [pc, #144]	@ (8012a1c <__d2b+0xac>)
 801298c:	f240 310f 	movw	r1, #783	@ 0x30f
 8012990:	f000 ffd0 	bl	8013934 <__assert_func>
 8012994:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8012998:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801299c:	b10d      	cbz	r5, 80129a2 <__d2b+0x32>
 801299e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80129a2:	9301      	str	r3, [sp, #4]
 80129a4:	f1b8 0300 	subs.w	r3, r8, #0
 80129a8:	d023      	beq.n	80129f2 <__d2b+0x82>
 80129aa:	4668      	mov	r0, sp
 80129ac:	9300      	str	r3, [sp, #0]
 80129ae:	f7ff fd84 	bl	80124ba <__lo0bits>
 80129b2:	e9dd 1200 	ldrd	r1, r2, [sp]
 80129b6:	b1d0      	cbz	r0, 80129ee <__d2b+0x7e>
 80129b8:	f1c0 0320 	rsb	r3, r0, #32
 80129bc:	fa02 f303 	lsl.w	r3, r2, r3
 80129c0:	430b      	orrs	r3, r1
 80129c2:	40c2      	lsrs	r2, r0
 80129c4:	6163      	str	r3, [r4, #20]
 80129c6:	9201      	str	r2, [sp, #4]
 80129c8:	9b01      	ldr	r3, [sp, #4]
 80129ca:	61a3      	str	r3, [r4, #24]
 80129cc:	2b00      	cmp	r3, #0
 80129ce:	bf0c      	ite	eq
 80129d0:	2201      	moveq	r2, #1
 80129d2:	2202      	movne	r2, #2
 80129d4:	6122      	str	r2, [r4, #16]
 80129d6:	b1a5      	cbz	r5, 8012a02 <__d2b+0x92>
 80129d8:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80129dc:	4405      	add	r5, r0
 80129de:	603d      	str	r5, [r7, #0]
 80129e0:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80129e4:	6030      	str	r0, [r6, #0]
 80129e6:	4620      	mov	r0, r4
 80129e8:	b003      	add	sp, #12
 80129ea:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80129ee:	6161      	str	r1, [r4, #20]
 80129f0:	e7ea      	b.n	80129c8 <__d2b+0x58>
 80129f2:	a801      	add	r0, sp, #4
 80129f4:	f7ff fd61 	bl	80124ba <__lo0bits>
 80129f8:	9b01      	ldr	r3, [sp, #4]
 80129fa:	6163      	str	r3, [r4, #20]
 80129fc:	3020      	adds	r0, #32
 80129fe:	2201      	movs	r2, #1
 8012a00:	e7e8      	b.n	80129d4 <__d2b+0x64>
 8012a02:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8012a06:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8012a0a:	6038      	str	r0, [r7, #0]
 8012a0c:	6918      	ldr	r0, [r3, #16]
 8012a0e:	f7ff fd35 	bl	801247c <__hi0bits>
 8012a12:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8012a16:	e7e5      	b.n	80129e4 <__d2b+0x74>
 8012a18:	08014391 	.word	0x08014391
 8012a1c:	080143a2 	.word	0x080143a2

08012a20 <_malloc_usable_size_r>:
 8012a20:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8012a24:	1f18      	subs	r0, r3, #4
 8012a26:	2b00      	cmp	r3, #0
 8012a28:	bfbc      	itt	lt
 8012a2a:	580b      	ldrlt	r3, [r1, r0]
 8012a2c:	18c0      	addlt	r0, r0, r3
 8012a2e:	4770      	bx	lr

08012a30 <__ascii_wctomb>:
 8012a30:	4603      	mov	r3, r0
 8012a32:	4608      	mov	r0, r1
 8012a34:	b141      	cbz	r1, 8012a48 <__ascii_wctomb+0x18>
 8012a36:	2aff      	cmp	r2, #255	@ 0xff
 8012a38:	d904      	bls.n	8012a44 <__ascii_wctomb+0x14>
 8012a3a:	228a      	movs	r2, #138	@ 0x8a
 8012a3c:	601a      	str	r2, [r3, #0]
 8012a3e:	f04f 30ff 	mov.w	r0, #4294967295
 8012a42:	4770      	bx	lr
 8012a44:	700a      	strb	r2, [r1, #0]
 8012a46:	2001      	movs	r0, #1
 8012a48:	4770      	bx	lr

08012a4a <__ssputs_r>:
 8012a4a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012a4e:	688e      	ldr	r6, [r1, #8]
 8012a50:	461f      	mov	r7, r3
 8012a52:	42be      	cmp	r6, r7
 8012a54:	680b      	ldr	r3, [r1, #0]
 8012a56:	4682      	mov	sl, r0
 8012a58:	460c      	mov	r4, r1
 8012a5a:	4690      	mov	r8, r2
 8012a5c:	d82d      	bhi.n	8012aba <__ssputs_r+0x70>
 8012a5e:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8012a62:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8012a66:	d026      	beq.n	8012ab6 <__ssputs_r+0x6c>
 8012a68:	6965      	ldr	r5, [r4, #20]
 8012a6a:	6909      	ldr	r1, [r1, #16]
 8012a6c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8012a70:	eba3 0901 	sub.w	r9, r3, r1
 8012a74:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8012a78:	1c7b      	adds	r3, r7, #1
 8012a7a:	444b      	add	r3, r9
 8012a7c:	106d      	asrs	r5, r5, #1
 8012a7e:	429d      	cmp	r5, r3
 8012a80:	bf38      	it	cc
 8012a82:	461d      	movcc	r5, r3
 8012a84:	0553      	lsls	r3, r2, #21
 8012a86:	d527      	bpl.n	8012ad8 <__ssputs_r+0x8e>
 8012a88:	4629      	mov	r1, r5
 8012a8a:	f7fd fdbb 	bl	8010604 <_malloc_r>
 8012a8e:	4606      	mov	r6, r0
 8012a90:	b360      	cbz	r0, 8012aec <__ssputs_r+0xa2>
 8012a92:	6921      	ldr	r1, [r4, #16]
 8012a94:	464a      	mov	r2, r9
 8012a96:	f7fe fdf8 	bl	801168a <memcpy>
 8012a9a:	89a3      	ldrh	r3, [r4, #12]
 8012a9c:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8012aa0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012aa4:	81a3      	strh	r3, [r4, #12]
 8012aa6:	6126      	str	r6, [r4, #16]
 8012aa8:	6165      	str	r5, [r4, #20]
 8012aaa:	444e      	add	r6, r9
 8012aac:	eba5 0509 	sub.w	r5, r5, r9
 8012ab0:	6026      	str	r6, [r4, #0]
 8012ab2:	60a5      	str	r5, [r4, #8]
 8012ab4:	463e      	mov	r6, r7
 8012ab6:	42be      	cmp	r6, r7
 8012ab8:	d900      	bls.n	8012abc <__ssputs_r+0x72>
 8012aba:	463e      	mov	r6, r7
 8012abc:	6820      	ldr	r0, [r4, #0]
 8012abe:	4632      	mov	r2, r6
 8012ac0:	4641      	mov	r1, r8
 8012ac2:	f000 fefa 	bl	80138ba <memmove>
 8012ac6:	68a3      	ldr	r3, [r4, #8]
 8012ac8:	1b9b      	subs	r3, r3, r6
 8012aca:	60a3      	str	r3, [r4, #8]
 8012acc:	6823      	ldr	r3, [r4, #0]
 8012ace:	4433      	add	r3, r6
 8012ad0:	6023      	str	r3, [r4, #0]
 8012ad2:	2000      	movs	r0, #0
 8012ad4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012ad8:	462a      	mov	r2, r5
 8012ada:	f7fd fe27 	bl	801072c <_realloc_r>
 8012ade:	4606      	mov	r6, r0
 8012ae0:	2800      	cmp	r0, #0
 8012ae2:	d1e0      	bne.n	8012aa6 <__ssputs_r+0x5c>
 8012ae4:	6921      	ldr	r1, [r4, #16]
 8012ae6:	4650      	mov	r0, sl
 8012ae8:	f7ff fbc4 	bl	8012274 <_free_r>
 8012aec:	230c      	movs	r3, #12
 8012aee:	f8ca 3000 	str.w	r3, [sl]
 8012af2:	89a3      	ldrh	r3, [r4, #12]
 8012af4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012af8:	81a3      	strh	r3, [r4, #12]
 8012afa:	f04f 30ff 	mov.w	r0, #4294967295
 8012afe:	e7e9      	b.n	8012ad4 <__ssputs_r+0x8a>

08012b00 <_svfiprintf_r>:
 8012b00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012b04:	4698      	mov	r8, r3
 8012b06:	898b      	ldrh	r3, [r1, #12]
 8012b08:	061b      	lsls	r3, r3, #24
 8012b0a:	b09d      	sub	sp, #116	@ 0x74
 8012b0c:	4607      	mov	r7, r0
 8012b0e:	460d      	mov	r5, r1
 8012b10:	4614      	mov	r4, r2
 8012b12:	d510      	bpl.n	8012b36 <_svfiprintf_r+0x36>
 8012b14:	690b      	ldr	r3, [r1, #16]
 8012b16:	b973      	cbnz	r3, 8012b36 <_svfiprintf_r+0x36>
 8012b18:	2140      	movs	r1, #64	@ 0x40
 8012b1a:	f7fd fd73 	bl	8010604 <_malloc_r>
 8012b1e:	6028      	str	r0, [r5, #0]
 8012b20:	6128      	str	r0, [r5, #16]
 8012b22:	b930      	cbnz	r0, 8012b32 <_svfiprintf_r+0x32>
 8012b24:	230c      	movs	r3, #12
 8012b26:	603b      	str	r3, [r7, #0]
 8012b28:	f04f 30ff 	mov.w	r0, #4294967295
 8012b2c:	b01d      	add	sp, #116	@ 0x74
 8012b2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012b32:	2340      	movs	r3, #64	@ 0x40
 8012b34:	616b      	str	r3, [r5, #20]
 8012b36:	2300      	movs	r3, #0
 8012b38:	9309      	str	r3, [sp, #36]	@ 0x24
 8012b3a:	2320      	movs	r3, #32
 8012b3c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8012b40:	f8cd 800c 	str.w	r8, [sp, #12]
 8012b44:	2330      	movs	r3, #48	@ 0x30
 8012b46:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8012ce4 <_svfiprintf_r+0x1e4>
 8012b4a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8012b4e:	f04f 0901 	mov.w	r9, #1
 8012b52:	4623      	mov	r3, r4
 8012b54:	469a      	mov	sl, r3
 8012b56:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012b5a:	b10a      	cbz	r2, 8012b60 <_svfiprintf_r+0x60>
 8012b5c:	2a25      	cmp	r2, #37	@ 0x25
 8012b5e:	d1f9      	bne.n	8012b54 <_svfiprintf_r+0x54>
 8012b60:	ebba 0b04 	subs.w	fp, sl, r4
 8012b64:	d00b      	beq.n	8012b7e <_svfiprintf_r+0x7e>
 8012b66:	465b      	mov	r3, fp
 8012b68:	4622      	mov	r2, r4
 8012b6a:	4629      	mov	r1, r5
 8012b6c:	4638      	mov	r0, r7
 8012b6e:	f7ff ff6c 	bl	8012a4a <__ssputs_r>
 8012b72:	3001      	adds	r0, #1
 8012b74:	f000 80a7 	beq.w	8012cc6 <_svfiprintf_r+0x1c6>
 8012b78:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8012b7a:	445a      	add	r2, fp
 8012b7c:	9209      	str	r2, [sp, #36]	@ 0x24
 8012b7e:	f89a 3000 	ldrb.w	r3, [sl]
 8012b82:	2b00      	cmp	r3, #0
 8012b84:	f000 809f 	beq.w	8012cc6 <_svfiprintf_r+0x1c6>
 8012b88:	2300      	movs	r3, #0
 8012b8a:	f04f 32ff 	mov.w	r2, #4294967295
 8012b8e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8012b92:	f10a 0a01 	add.w	sl, sl, #1
 8012b96:	9304      	str	r3, [sp, #16]
 8012b98:	9307      	str	r3, [sp, #28]
 8012b9a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8012b9e:	931a      	str	r3, [sp, #104]	@ 0x68
 8012ba0:	4654      	mov	r4, sl
 8012ba2:	2205      	movs	r2, #5
 8012ba4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012ba8:	484e      	ldr	r0, [pc, #312]	@ (8012ce4 <_svfiprintf_r+0x1e4>)
 8012baa:	f7ed fb99 	bl	80002e0 <memchr>
 8012bae:	9a04      	ldr	r2, [sp, #16]
 8012bb0:	b9d8      	cbnz	r0, 8012bea <_svfiprintf_r+0xea>
 8012bb2:	06d0      	lsls	r0, r2, #27
 8012bb4:	bf44      	itt	mi
 8012bb6:	2320      	movmi	r3, #32
 8012bb8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8012bbc:	0711      	lsls	r1, r2, #28
 8012bbe:	bf44      	itt	mi
 8012bc0:	232b      	movmi	r3, #43	@ 0x2b
 8012bc2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8012bc6:	f89a 3000 	ldrb.w	r3, [sl]
 8012bca:	2b2a      	cmp	r3, #42	@ 0x2a
 8012bcc:	d015      	beq.n	8012bfa <_svfiprintf_r+0xfa>
 8012bce:	9a07      	ldr	r2, [sp, #28]
 8012bd0:	4654      	mov	r4, sl
 8012bd2:	2000      	movs	r0, #0
 8012bd4:	f04f 0c0a 	mov.w	ip, #10
 8012bd8:	4621      	mov	r1, r4
 8012bda:	f811 3b01 	ldrb.w	r3, [r1], #1
 8012bde:	3b30      	subs	r3, #48	@ 0x30
 8012be0:	2b09      	cmp	r3, #9
 8012be2:	d94b      	bls.n	8012c7c <_svfiprintf_r+0x17c>
 8012be4:	b1b0      	cbz	r0, 8012c14 <_svfiprintf_r+0x114>
 8012be6:	9207      	str	r2, [sp, #28]
 8012be8:	e014      	b.n	8012c14 <_svfiprintf_r+0x114>
 8012bea:	eba0 0308 	sub.w	r3, r0, r8
 8012bee:	fa09 f303 	lsl.w	r3, r9, r3
 8012bf2:	4313      	orrs	r3, r2
 8012bf4:	9304      	str	r3, [sp, #16]
 8012bf6:	46a2      	mov	sl, r4
 8012bf8:	e7d2      	b.n	8012ba0 <_svfiprintf_r+0xa0>
 8012bfa:	9b03      	ldr	r3, [sp, #12]
 8012bfc:	1d19      	adds	r1, r3, #4
 8012bfe:	681b      	ldr	r3, [r3, #0]
 8012c00:	9103      	str	r1, [sp, #12]
 8012c02:	2b00      	cmp	r3, #0
 8012c04:	bfbb      	ittet	lt
 8012c06:	425b      	neglt	r3, r3
 8012c08:	f042 0202 	orrlt.w	r2, r2, #2
 8012c0c:	9307      	strge	r3, [sp, #28]
 8012c0e:	9307      	strlt	r3, [sp, #28]
 8012c10:	bfb8      	it	lt
 8012c12:	9204      	strlt	r2, [sp, #16]
 8012c14:	7823      	ldrb	r3, [r4, #0]
 8012c16:	2b2e      	cmp	r3, #46	@ 0x2e
 8012c18:	d10a      	bne.n	8012c30 <_svfiprintf_r+0x130>
 8012c1a:	7863      	ldrb	r3, [r4, #1]
 8012c1c:	2b2a      	cmp	r3, #42	@ 0x2a
 8012c1e:	d132      	bne.n	8012c86 <_svfiprintf_r+0x186>
 8012c20:	9b03      	ldr	r3, [sp, #12]
 8012c22:	1d1a      	adds	r2, r3, #4
 8012c24:	681b      	ldr	r3, [r3, #0]
 8012c26:	9203      	str	r2, [sp, #12]
 8012c28:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8012c2c:	3402      	adds	r4, #2
 8012c2e:	9305      	str	r3, [sp, #20]
 8012c30:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8012cf4 <_svfiprintf_r+0x1f4>
 8012c34:	7821      	ldrb	r1, [r4, #0]
 8012c36:	2203      	movs	r2, #3
 8012c38:	4650      	mov	r0, sl
 8012c3a:	f7ed fb51 	bl	80002e0 <memchr>
 8012c3e:	b138      	cbz	r0, 8012c50 <_svfiprintf_r+0x150>
 8012c40:	9b04      	ldr	r3, [sp, #16]
 8012c42:	eba0 000a 	sub.w	r0, r0, sl
 8012c46:	2240      	movs	r2, #64	@ 0x40
 8012c48:	4082      	lsls	r2, r0
 8012c4a:	4313      	orrs	r3, r2
 8012c4c:	3401      	adds	r4, #1
 8012c4e:	9304      	str	r3, [sp, #16]
 8012c50:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012c54:	4824      	ldr	r0, [pc, #144]	@ (8012ce8 <_svfiprintf_r+0x1e8>)
 8012c56:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8012c5a:	2206      	movs	r2, #6
 8012c5c:	f7ed fb40 	bl	80002e0 <memchr>
 8012c60:	2800      	cmp	r0, #0
 8012c62:	d036      	beq.n	8012cd2 <_svfiprintf_r+0x1d2>
 8012c64:	4b21      	ldr	r3, [pc, #132]	@ (8012cec <_svfiprintf_r+0x1ec>)
 8012c66:	bb1b      	cbnz	r3, 8012cb0 <_svfiprintf_r+0x1b0>
 8012c68:	9b03      	ldr	r3, [sp, #12]
 8012c6a:	3307      	adds	r3, #7
 8012c6c:	f023 0307 	bic.w	r3, r3, #7
 8012c70:	3308      	adds	r3, #8
 8012c72:	9303      	str	r3, [sp, #12]
 8012c74:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012c76:	4433      	add	r3, r6
 8012c78:	9309      	str	r3, [sp, #36]	@ 0x24
 8012c7a:	e76a      	b.n	8012b52 <_svfiprintf_r+0x52>
 8012c7c:	fb0c 3202 	mla	r2, ip, r2, r3
 8012c80:	460c      	mov	r4, r1
 8012c82:	2001      	movs	r0, #1
 8012c84:	e7a8      	b.n	8012bd8 <_svfiprintf_r+0xd8>
 8012c86:	2300      	movs	r3, #0
 8012c88:	3401      	adds	r4, #1
 8012c8a:	9305      	str	r3, [sp, #20]
 8012c8c:	4619      	mov	r1, r3
 8012c8e:	f04f 0c0a 	mov.w	ip, #10
 8012c92:	4620      	mov	r0, r4
 8012c94:	f810 2b01 	ldrb.w	r2, [r0], #1
 8012c98:	3a30      	subs	r2, #48	@ 0x30
 8012c9a:	2a09      	cmp	r2, #9
 8012c9c:	d903      	bls.n	8012ca6 <_svfiprintf_r+0x1a6>
 8012c9e:	2b00      	cmp	r3, #0
 8012ca0:	d0c6      	beq.n	8012c30 <_svfiprintf_r+0x130>
 8012ca2:	9105      	str	r1, [sp, #20]
 8012ca4:	e7c4      	b.n	8012c30 <_svfiprintf_r+0x130>
 8012ca6:	fb0c 2101 	mla	r1, ip, r1, r2
 8012caa:	4604      	mov	r4, r0
 8012cac:	2301      	movs	r3, #1
 8012cae:	e7f0      	b.n	8012c92 <_svfiprintf_r+0x192>
 8012cb0:	ab03      	add	r3, sp, #12
 8012cb2:	9300      	str	r3, [sp, #0]
 8012cb4:	462a      	mov	r2, r5
 8012cb6:	4b0e      	ldr	r3, [pc, #56]	@ (8012cf0 <_svfiprintf_r+0x1f0>)
 8012cb8:	a904      	add	r1, sp, #16
 8012cba:	4638      	mov	r0, r7
 8012cbc:	f7fd fdf4 	bl	80108a8 <_printf_float>
 8012cc0:	1c42      	adds	r2, r0, #1
 8012cc2:	4606      	mov	r6, r0
 8012cc4:	d1d6      	bne.n	8012c74 <_svfiprintf_r+0x174>
 8012cc6:	89ab      	ldrh	r3, [r5, #12]
 8012cc8:	065b      	lsls	r3, r3, #25
 8012cca:	f53f af2d 	bmi.w	8012b28 <_svfiprintf_r+0x28>
 8012cce:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8012cd0:	e72c      	b.n	8012b2c <_svfiprintf_r+0x2c>
 8012cd2:	ab03      	add	r3, sp, #12
 8012cd4:	9300      	str	r3, [sp, #0]
 8012cd6:	462a      	mov	r2, r5
 8012cd8:	4b05      	ldr	r3, [pc, #20]	@ (8012cf0 <_svfiprintf_r+0x1f0>)
 8012cda:	a904      	add	r1, sp, #16
 8012cdc:	4638      	mov	r0, r7
 8012cde:	f7fe f86b 	bl	8010db8 <_printf_i>
 8012ce2:	e7ed      	b.n	8012cc0 <_svfiprintf_r+0x1c0>
 8012ce4:	080143fb 	.word	0x080143fb
 8012ce8:	08014405 	.word	0x08014405
 8012cec:	080108a9 	.word	0x080108a9
 8012cf0:	08012a4b 	.word	0x08012a4b
 8012cf4:	08014401 	.word	0x08014401

08012cf8 <_sungetc_r>:
 8012cf8:	b538      	push	{r3, r4, r5, lr}
 8012cfa:	1c4b      	adds	r3, r1, #1
 8012cfc:	4614      	mov	r4, r2
 8012cfe:	d103      	bne.n	8012d08 <_sungetc_r+0x10>
 8012d00:	f04f 35ff 	mov.w	r5, #4294967295
 8012d04:	4628      	mov	r0, r5
 8012d06:	bd38      	pop	{r3, r4, r5, pc}
 8012d08:	8993      	ldrh	r3, [r2, #12]
 8012d0a:	f023 0320 	bic.w	r3, r3, #32
 8012d0e:	8193      	strh	r3, [r2, #12]
 8012d10:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8012d12:	6852      	ldr	r2, [r2, #4]
 8012d14:	b2cd      	uxtb	r5, r1
 8012d16:	b18b      	cbz	r3, 8012d3c <_sungetc_r+0x44>
 8012d18:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8012d1a:	4293      	cmp	r3, r2
 8012d1c:	dd08      	ble.n	8012d30 <_sungetc_r+0x38>
 8012d1e:	6823      	ldr	r3, [r4, #0]
 8012d20:	1e5a      	subs	r2, r3, #1
 8012d22:	6022      	str	r2, [r4, #0]
 8012d24:	f803 5c01 	strb.w	r5, [r3, #-1]
 8012d28:	6863      	ldr	r3, [r4, #4]
 8012d2a:	3301      	adds	r3, #1
 8012d2c:	6063      	str	r3, [r4, #4]
 8012d2e:	e7e9      	b.n	8012d04 <_sungetc_r+0xc>
 8012d30:	4621      	mov	r1, r4
 8012d32:	f000 fd88 	bl	8013846 <__submore>
 8012d36:	2800      	cmp	r0, #0
 8012d38:	d0f1      	beq.n	8012d1e <_sungetc_r+0x26>
 8012d3a:	e7e1      	b.n	8012d00 <_sungetc_r+0x8>
 8012d3c:	6921      	ldr	r1, [r4, #16]
 8012d3e:	6823      	ldr	r3, [r4, #0]
 8012d40:	b151      	cbz	r1, 8012d58 <_sungetc_r+0x60>
 8012d42:	4299      	cmp	r1, r3
 8012d44:	d208      	bcs.n	8012d58 <_sungetc_r+0x60>
 8012d46:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8012d4a:	42a9      	cmp	r1, r5
 8012d4c:	d104      	bne.n	8012d58 <_sungetc_r+0x60>
 8012d4e:	3b01      	subs	r3, #1
 8012d50:	3201      	adds	r2, #1
 8012d52:	6023      	str	r3, [r4, #0]
 8012d54:	6062      	str	r2, [r4, #4]
 8012d56:	e7d5      	b.n	8012d04 <_sungetc_r+0xc>
 8012d58:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 8012d5c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8012d60:	6363      	str	r3, [r4, #52]	@ 0x34
 8012d62:	2303      	movs	r3, #3
 8012d64:	63a3      	str	r3, [r4, #56]	@ 0x38
 8012d66:	4623      	mov	r3, r4
 8012d68:	f803 5f46 	strb.w	r5, [r3, #70]!
 8012d6c:	6023      	str	r3, [r4, #0]
 8012d6e:	2301      	movs	r3, #1
 8012d70:	e7dc      	b.n	8012d2c <_sungetc_r+0x34>

08012d72 <__ssrefill_r>:
 8012d72:	b510      	push	{r4, lr}
 8012d74:	460c      	mov	r4, r1
 8012d76:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8012d78:	b169      	cbz	r1, 8012d96 <__ssrefill_r+0x24>
 8012d7a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8012d7e:	4299      	cmp	r1, r3
 8012d80:	d001      	beq.n	8012d86 <__ssrefill_r+0x14>
 8012d82:	f7ff fa77 	bl	8012274 <_free_r>
 8012d86:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8012d88:	6063      	str	r3, [r4, #4]
 8012d8a:	2000      	movs	r0, #0
 8012d8c:	6360      	str	r0, [r4, #52]	@ 0x34
 8012d8e:	b113      	cbz	r3, 8012d96 <__ssrefill_r+0x24>
 8012d90:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8012d92:	6023      	str	r3, [r4, #0]
 8012d94:	bd10      	pop	{r4, pc}
 8012d96:	6923      	ldr	r3, [r4, #16]
 8012d98:	6023      	str	r3, [r4, #0]
 8012d9a:	2300      	movs	r3, #0
 8012d9c:	6063      	str	r3, [r4, #4]
 8012d9e:	89a3      	ldrh	r3, [r4, #12]
 8012da0:	f043 0320 	orr.w	r3, r3, #32
 8012da4:	81a3      	strh	r3, [r4, #12]
 8012da6:	f04f 30ff 	mov.w	r0, #4294967295
 8012daa:	e7f3      	b.n	8012d94 <__ssrefill_r+0x22>

08012dac <__ssvfiscanf_r>:
 8012dac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012db0:	460c      	mov	r4, r1
 8012db2:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 8012db6:	2100      	movs	r1, #0
 8012db8:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 8012dbc:	49a6      	ldr	r1, [pc, #664]	@ (8013058 <__ssvfiscanf_r+0x2ac>)
 8012dbe:	91a0      	str	r1, [sp, #640]	@ 0x280
 8012dc0:	f10d 0804 	add.w	r8, sp, #4
 8012dc4:	49a5      	ldr	r1, [pc, #660]	@ (801305c <__ssvfiscanf_r+0x2b0>)
 8012dc6:	4fa6      	ldr	r7, [pc, #664]	@ (8013060 <__ssvfiscanf_r+0x2b4>)
 8012dc8:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 8012dcc:	4606      	mov	r6, r0
 8012dce:	91a1      	str	r1, [sp, #644]	@ 0x284
 8012dd0:	9300      	str	r3, [sp, #0]
 8012dd2:	f892 9000 	ldrb.w	r9, [r2]
 8012dd6:	f1b9 0f00 	cmp.w	r9, #0
 8012dda:	f000 8158 	beq.w	801308e <__ssvfiscanf_r+0x2e2>
 8012dde:	f817 3009 	ldrb.w	r3, [r7, r9]
 8012de2:	f013 0308 	ands.w	r3, r3, #8
 8012de6:	f102 0501 	add.w	r5, r2, #1
 8012dea:	d019      	beq.n	8012e20 <__ssvfiscanf_r+0x74>
 8012dec:	6863      	ldr	r3, [r4, #4]
 8012dee:	2b00      	cmp	r3, #0
 8012df0:	dd0f      	ble.n	8012e12 <__ssvfiscanf_r+0x66>
 8012df2:	6823      	ldr	r3, [r4, #0]
 8012df4:	781a      	ldrb	r2, [r3, #0]
 8012df6:	5cba      	ldrb	r2, [r7, r2]
 8012df8:	0712      	lsls	r2, r2, #28
 8012dfa:	d401      	bmi.n	8012e00 <__ssvfiscanf_r+0x54>
 8012dfc:	462a      	mov	r2, r5
 8012dfe:	e7e8      	b.n	8012dd2 <__ssvfiscanf_r+0x26>
 8012e00:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8012e02:	3201      	adds	r2, #1
 8012e04:	9245      	str	r2, [sp, #276]	@ 0x114
 8012e06:	6862      	ldr	r2, [r4, #4]
 8012e08:	3301      	adds	r3, #1
 8012e0a:	3a01      	subs	r2, #1
 8012e0c:	6062      	str	r2, [r4, #4]
 8012e0e:	6023      	str	r3, [r4, #0]
 8012e10:	e7ec      	b.n	8012dec <__ssvfiscanf_r+0x40>
 8012e12:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8012e14:	4621      	mov	r1, r4
 8012e16:	4630      	mov	r0, r6
 8012e18:	4798      	blx	r3
 8012e1a:	2800      	cmp	r0, #0
 8012e1c:	d0e9      	beq.n	8012df2 <__ssvfiscanf_r+0x46>
 8012e1e:	e7ed      	b.n	8012dfc <__ssvfiscanf_r+0x50>
 8012e20:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 8012e24:	f040 8085 	bne.w	8012f32 <__ssvfiscanf_r+0x186>
 8012e28:	9341      	str	r3, [sp, #260]	@ 0x104
 8012e2a:	9343      	str	r3, [sp, #268]	@ 0x10c
 8012e2c:	7853      	ldrb	r3, [r2, #1]
 8012e2e:	2b2a      	cmp	r3, #42	@ 0x2a
 8012e30:	bf02      	ittt	eq
 8012e32:	2310      	moveq	r3, #16
 8012e34:	1c95      	addeq	r5, r2, #2
 8012e36:	9341      	streq	r3, [sp, #260]	@ 0x104
 8012e38:	220a      	movs	r2, #10
 8012e3a:	46aa      	mov	sl, r5
 8012e3c:	f81a 1b01 	ldrb.w	r1, [sl], #1
 8012e40:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 8012e44:	2b09      	cmp	r3, #9
 8012e46:	d91e      	bls.n	8012e86 <__ssvfiscanf_r+0xda>
 8012e48:	f8df b218 	ldr.w	fp, [pc, #536]	@ 8013064 <__ssvfiscanf_r+0x2b8>
 8012e4c:	2203      	movs	r2, #3
 8012e4e:	4658      	mov	r0, fp
 8012e50:	f7ed fa46 	bl	80002e0 <memchr>
 8012e54:	b138      	cbz	r0, 8012e66 <__ssvfiscanf_r+0xba>
 8012e56:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8012e58:	eba0 000b 	sub.w	r0, r0, fp
 8012e5c:	2301      	movs	r3, #1
 8012e5e:	4083      	lsls	r3, r0
 8012e60:	4313      	orrs	r3, r2
 8012e62:	9341      	str	r3, [sp, #260]	@ 0x104
 8012e64:	4655      	mov	r5, sl
 8012e66:	f815 3b01 	ldrb.w	r3, [r5], #1
 8012e6a:	2b78      	cmp	r3, #120	@ 0x78
 8012e6c:	d806      	bhi.n	8012e7c <__ssvfiscanf_r+0xd0>
 8012e6e:	2b57      	cmp	r3, #87	@ 0x57
 8012e70:	d810      	bhi.n	8012e94 <__ssvfiscanf_r+0xe8>
 8012e72:	2b25      	cmp	r3, #37	@ 0x25
 8012e74:	d05d      	beq.n	8012f32 <__ssvfiscanf_r+0x186>
 8012e76:	d857      	bhi.n	8012f28 <__ssvfiscanf_r+0x17c>
 8012e78:	2b00      	cmp	r3, #0
 8012e7a:	d075      	beq.n	8012f68 <__ssvfiscanf_r+0x1bc>
 8012e7c:	2303      	movs	r3, #3
 8012e7e:	9347      	str	r3, [sp, #284]	@ 0x11c
 8012e80:	230a      	movs	r3, #10
 8012e82:	9342      	str	r3, [sp, #264]	@ 0x108
 8012e84:	e088      	b.n	8012f98 <__ssvfiscanf_r+0x1ec>
 8012e86:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 8012e88:	fb02 1103 	mla	r1, r2, r3, r1
 8012e8c:	3930      	subs	r1, #48	@ 0x30
 8012e8e:	9143      	str	r1, [sp, #268]	@ 0x10c
 8012e90:	4655      	mov	r5, sl
 8012e92:	e7d2      	b.n	8012e3a <__ssvfiscanf_r+0x8e>
 8012e94:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 8012e98:	2a20      	cmp	r2, #32
 8012e9a:	d8ef      	bhi.n	8012e7c <__ssvfiscanf_r+0xd0>
 8012e9c:	a101      	add	r1, pc, #4	@ (adr r1, 8012ea4 <__ssvfiscanf_r+0xf8>)
 8012e9e:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8012ea2:	bf00      	nop
 8012ea4:	08012f77 	.word	0x08012f77
 8012ea8:	08012e7d 	.word	0x08012e7d
 8012eac:	08012e7d 	.word	0x08012e7d
 8012eb0:	08012fd1 	.word	0x08012fd1
 8012eb4:	08012e7d 	.word	0x08012e7d
 8012eb8:	08012e7d 	.word	0x08012e7d
 8012ebc:	08012e7d 	.word	0x08012e7d
 8012ec0:	08012e7d 	.word	0x08012e7d
 8012ec4:	08012e7d 	.word	0x08012e7d
 8012ec8:	08012e7d 	.word	0x08012e7d
 8012ecc:	08012e7d 	.word	0x08012e7d
 8012ed0:	08012fe7 	.word	0x08012fe7
 8012ed4:	08012fcd 	.word	0x08012fcd
 8012ed8:	08012f2f 	.word	0x08012f2f
 8012edc:	08012f2f 	.word	0x08012f2f
 8012ee0:	08012f2f 	.word	0x08012f2f
 8012ee4:	08012e7d 	.word	0x08012e7d
 8012ee8:	08012f89 	.word	0x08012f89
 8012eec:	08012e7d 	.word	0x08012e7d
 8012ef0:	08012e7d 	.word	0x08012e7d
 8012ef4:	08012e7d 	.word	0x08012e7d
 8012ef8:	08012e7d 	.word	0x08012e7d
 8012efc:	08012ff7 	.word	0x08012ff7
 8012f00:	08012f91 	.word	0x08012f91
 8012f04:	08012f6f 	.word	0x08012f6f
 8012f08:	08012e7d 	.word	0x08012e7d
 8012f0c:	08012e7d 	.word	0x08012e7d
 8012f10:	08012ff3 	.word	0x08012ff3
 8012f14:	08012e7d 	.word	0x08012e7d
 8012f18:	08012fcd 	.word	0x08012fcd
 8012f1c:	08012e7d 	.word	0x08012e7d
 8012f20:	08012e7d 	.word	0x08012e7d
 8012f24:	08012f77 	.word	0x08012f77
 8012f28:	3b45      	subs	r3, #69	@ 0x45
 8012f2a:	2b02      	cmp	r3, #2
 8012f2c:	d8a6      	bhi.n	8012e7c <__ssvfiscanf_r+0xd0>
 8012f2e:	2305      	movs	r3, #5
 8012f30:	e031      	b.n	8012f96 <__ssvfiscanf_r+0x1ea>
 8012f32:	6863      	ldr	r3, [r4, #4]
 8012f34:	2b00      	cmp	r3, #0
 8012f36:	dd0d      	ble.n	8012f54 <__ssvfiscanf_r+0x1a8>
 8012f38:	6823      	ldr	r3, [r4, #0]
 8012f3a:	781a      	ldrb	r2, [r3, #0]
 8012f3c:	454a      	cmp	r2, r9
 8012f3e:	f040 80a6 	bne.w	801308e <__ssvfiscanf_r+0x2e2>
 8012f42:	3301      	adds	r3, #1
 8012f44:	6862      	ldr	r2, [r4, #4]
 8012f46:	6023      	str	r3, [r4, #0]
 8012f48:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 8012f4a:	3a01      	subs	r2, #1
 8012f4c:	3301      	adds	r3, #1
 8012f4e:	6062      	str	r2, [r4, #4]
 8012f50:	9345      	str	r3, [sp, #276]	@ 0x114
 8012f52:	e753      	b.n	8012dfc <__ssvfiscanf_r+0x50>
 8012f54:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8012f56:	4621      	mov	r1, r4
 8012f58:	4630      	mov	r0, r6
 8012f5a:	4798      	blx	r3
 8012f5c:	2800      	cmp	r0, #0
 8012f5e:	d0eb      	beq.n	8012f38 <__ssvfiscanf_r+0x18c>
 8012f60:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8012f62:	2800      	cmp	r0, #0
 8012f64:	f040 808b 	bne.w	801307e <__ssvfiscanf_r+0x2d2>
 8012f68:	f04f 30ff 	mov.w	r0, #4294967295
 8012f6c:	e08b      	b.n	8013086 <__ssvfiscanf_r+0x2da>
 8012f6e:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8012f70:	f042 0220 	orr.w	r2, r2, #32
 8012f74:	9241      	str	r2, [sp, #260]	@ 0x104
 8012f76:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8012f78:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8012f7c:	9241      	str	r2, [sp, #260]	@ 0x104
 8012f7e:	2210      	movs	r2, #16
 8012f80:	2b6e      	cmp	r3, #110	@ 0x6e
 8012f82:	9242      	str	r2, [sp, #264]	@ 0x108
 8012f84:	d902      	bls.n	8012f8c <__ssvfiscanf_r+0x1e0>
 8012f86:	e005      	b.n	8012f94 <__ssvfiscanf_r+0x1e8>
 8012f88:	2300      	movs	r3, #0
 8012f8a:	9342      	str	r3, [sp, #264]	@ 0x108
 8012f8c:	2303      	movs	r3, #3
 8012f8e:	e002      	b.n	8012f96 <__ssvfiscanf_r+0x1ea>
 8012f90:	2308      	movs	r3, #8
 8012f92:	9342      	str	r3, [sp, #264]	@ 0x108
 8012f94:	2304      	movs	r3, #4
 8012f96:	9347      	str	r3, [sp, #284]	@ 0x11c
 8012f98:	6863      	ldr	r3, [r4, #4]
 8012f9a:	2b00      	cmp	r3, #0
 8012f9c:	dd39      	ble.n	8013012 <__ssvfiscanf_r+0x266>
 8012f9e:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8012fa0:	0659      	lsls	r1, r3, #25
 8012fa2:	d404      	bmi.n	8012fae <__ssvfiscanf_r+0x202>
 8012fa4:	6823      	ldr	r3, [r4, #0]
 8012fa6:	781a      	ldrb	r2, [r3, #0]
 8012fa8:	5cba      	ldrb	r2, [r7, r2]
 8012faa:	0712      	lsls	r2, r2, #28
 8012fac:	d438      	bmi.n	8013020 <__ssvfiscanf_r+0x274>
 8012fae:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 8012fb0:	2b02      	cmp	r3, #2
 8012fb2:	dc47      	bgt.n	8013044 <__ssvfiscanf_r+0x298>
 8012fb4:	466b      	mov	r3, sp
 8012fb6:	4622      	mov	r2, r4
 8012fb8:	a941      	add	r1, sp, #260	@ 0x104
 8012fba:	4630      	mov	r0, r6
 8012fbc:	f000 f9ae 	bl	801331c <_scanf_chars>
 8012fc0:	2801      	cmp	r0, #1
 8012fc2:	d064      	beq.n	801308e <__ssvfiscanf_r+0x2e2>
 8012fc4:	2802      	cmp	r0, #2
 8012fc6:	f47f af19 	bne.w	8012dfc <__ssvfiscanf_r+0x50>
 8012fca:	e7c9      	b.n	8012f60 <__ssvfiscanf_r+0x1b4>
 8012fcc:	220a      	movs	r2, #10
 8012fce:	e7d7      	b.n	8012f80 <__ssvfiscanf_r+0x1d4>
 8012fd0:	4629      	mov	r1, r5
 8012fd2:	4640      	mov	r0, r8
 8012fd4:	f000 fbfe 	bl	80137d4 <__sccl>
 8012fd8:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8012fda:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012fde:	9341      	str	r3, [sp, #260]	@ 0x104
 8012fe0:	4605      	mov	r5, r0
 8012fe2:	2301      	movs	r3, #1
 8012fe4:	e7d7      	b.n	8012f96 <__ssvfiscanf_r+0x1ea>
 8012fe6:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8012fe8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012fec:	9341      	str	r3, [sp, #260]	@ 0x104
 8012fee:	2300      	movs	r3, #0
 8012ff0:	e7d1      	b.n	8012f96 <__ssvfiscanf_r+0x1ea>
 8012ff2:	2302      	movs	r3, #2
 8012ff4:	e7cf      	b.n	8012f96 <__ssvfiscanf_r+0x1ea>
 8012ff6:	9841      	ldr	r0, [sp, #260]	@ 0x104
 8012ff8:	06c3      	lsls	r3, r0, #27
 8012ffa:	f53f aeff 	bmi.w	8012dfc <__ssvfiscanf_r+0x50>
 8012ffe:	9b00      	ldr	r3, [sp, #0]
 8013000:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8013002:	1d19      	adds	r1, r3, #4
 8013004:	9100      	str	r1, [sp, #0]
 8013006:	681b      	ldr	r3, [r3, #0]
 8013008:	07c0      	lsls	r0, r0, #31
 801300a:	bf4c      	ite	mi
 801300c:	801a      	strhmi	r2, [r3, #0]
 801300e:	601a      	strpl	r2, [r3, #0]
 8013010:	e6f4      	b.n	8012dfc <__ssvfiscanf_r+0x50>
 8013012:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8013014:	4621      	mov	r1, r4
 8013016:	4630      	mov	r0, r6
 8013018:	4798      	blx	r3
 801301a:	2800      	cmp	r0, #0
 801301c:	d0bf      	beq.n	8012f9e <__ssvfiscanf_r+0x1f2>
 801301e:	e79f      	b.n	8012f60 <__ssvfiscanf_r+0x1b4>
 8013020:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8013022:	3201      	adds	r2, #1
 8013024:	9245      	str	r2, [sp, #276]	@ 0x114
 8013026:	6862      	ldr	r2, [r4, #4]
 8013028:	3a01      	subs	r2, #1
 801302a:	2a00      	cmp	r2, #0
 801302c:	6062      	str	r2, [r4, #4]
 801302e:	dd02      	ble.n	8013036 <__ssvfiscanf_r+0x28a>
 8013030:	3301      	adds	r3, #1
 8013032:	6023      	str	r3, [r4, #0]
 8013034:	e7b6      	b.n	8012fa4 <__ssvfiscanf_r+0x1f8>
 8013036:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8013038:	4621      	mov	r1, r4
 801303a:	4630      	mov	r0, r6
 801303c:	4798      	blx	r3
 801303e:	2800      	cmp	r0, #0
 8013040:	d0b0      	beq.n	8012fa4 <__ssvfiscanf_r+0x1f8>
 8013042:	e78d      	b.n	8012f60 <__ssvfiscanf_r+0x1b4>
 8013044:	2b04      	cmp	r3, #4
 8013046:	dc0f      	bgt.n	8013068 <__ssvfiscanf_r+0x2bc>
 8013048:	466b      	mov	r3, sp
 801304a:	4622      	mov	r2, r4
 801304c:	a941      	add	r1, sp, #260	@ 0x104
 801304e:	4630      	mov	r0, r6
 8013050:	f000 f9be 	bl	80133d0 <_scanf_i>
 8013054:	e7b4      	b.n	8012fc0 <__ssvfiscanf_r+0x214>
 8013056:	bf00      	nop
 8013058:	08012cf9 	.word	0x08012cf9
 801305c:	08012d73 	.word	0x08012d73
 8013060:	080141d9 	.word	0x080141d9
 8013064:	08014401 	.word	0x08014401
 8013068:	4b0a      	ldr	r3, [pc, #40]	@ (8013094 <__ssvfiscanf_r+0x2e8>)
 801306a:	2b00      	cmp	r3, #0
 801306c:	f43f aec6 	beq.w	8012dfc <__ssvfiscanf_r+0x50>
 8013070:	466b      	mov	r3, sp
 8013072:	4622      	mov	r2, r4
 8013074:	a941      	add	r1, sp, #260	@ 0x104
 8013076:	4630      	mov	r0, r6
 8013078:	f3af 8000 	nop.w
 801307c:	e7a0      	b.n	8012fc0 <__ssvfiscanf_r+0x214>
 801307e:	89a3      	ldrh	r3, [r4, #12]
 8013080:	065b      	lsls	r3, r3, #25
 8013082:	f53f af71 	bmi.w	8012f68 <__ssvfiscanf_r+0x1bc>
 8013086:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 801308a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801308e:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8013090:	e7f9      	b.n	8013086 <__ssvfiscanf_r+0x2da>
 8013092:	bf00      	nop
 8013094:	00000000 	.word	0x00000000

08013098 <__sfputc_r>:
 8013098:	6893      	ldr	r3, [r2, #8]
 801309a:	3b01      	subs	r3, #1
 801309c:	2b00      	cmp	r3, #0
 801309e:	b410      	push	{r4}
 80130a0:	6093      	str	r3, [r2, #8]
 80130a2:	da08      	bge.n	80130b6 <__sfputc_r+0x1e>
 80130a4:	6994      	ldr	r4, [r2, #24]
 80130a6:	42a3      	cmp	r3, r4
 80130a8:	db01      	blt.n	80130ae <__sfputc_r+0x16>
 80130aa:	290a      	cmp	r1, #10
 80130ac:	d103      	bne.n	80130b6 <__sfputc_r+0x1e>
 80130ae:	f85d 4b04 	ldr.w	r4, [sp], #4
 80130b2:	f7fe b99a 	b.w	80113ea <__swbuf_r>
 80130b6:	6813      	ldr	r3, [r2, #0]
 80130b8:	1c58      	adds	r0, r3, #1
 80130ba:	6010      	str	r0, [r2, #0]
 80130bc:	7019      	strb	r1, [r3, #0]
 80130be:	4608      	mov	r0, r1
 80130c0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80130c4:	4770      	bx	lr

080130c6 <__sfputs_r>:
 80130c6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80130c8:	4606      	mov	r6, r0
 80130ca:	460f      	mov	r7, r1
 80130cc:	4614      	mov	r4, r2
 80130ce:	18d5      	adds	r5, r2, r3
 80130d0:	42ac      	cmp	r4, r5
 80130d2:	d101      	bne.n	80130d8 <__sfputs_r+0x12>
 80130d4:	2000      	movs	r0, #0
 80130d6:	e007      	b.n	80130e8 <__sfputs_r+0x22>
 80130d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80130dc:	463a      	mov	r2, r7
 80130de:	4630      	mov	r0, r6
 80130e0:	f7ff ffda 	bl	8013098 <__sfputc_r>
 80130e4:	1c43      	adds	r3, r0, #1
 80130e6:	d1f3      	bne.n	80130d0 <__sfputs_r+0xa>
 80130e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080130ec <_vfiprintf_r>:
 80130ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80130f0:	460d      	mov	r5, r1
 80130f2:	b09d      	sub	sp, #116	@ 0x74
 80130f4:	4614      	mov	r4, r2
 80130f6:	4698      	mov	r8, r3
 80130f8:	4606      	mov	r6, r0
 80130fa:	b118      	cbz	r0, 8013104 <_vfiprintf_r+0x18>
 80130fc:	6a03      	ldr	r3, [r0, #32]
 80130fe:	b90b      	cbnz	r3, 8013104 <_vfiprintf_r+0x18>
 8013100:	f7fe f804 	bl	801110c <__sinit>
 8013104:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8013106:	07d9      	lsls	r1, r3, #31
 8013108:	d405      	bmi.n	8013116 <_vfiprintf_r+0x2a>
 801310a:	89ab      	ldrh	r3, [r5, #12]
 801310c:	059a      	lsls	r2, r3, #22
 801310e:	d402      	bmi.n	8013116 <_vfiprintf_r+0x2a>
 8013110:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8013112:	f7fe fab0 	bl	8011676 <__retarget_lock_acquire_recursive>
 8013116:	89ab      	ldrh	r3, [r5, #12]
 8013118:	071b      	lsls	r3, r3, #28
 801311a:	d501      	bpl.n	8013120 <_vfiprintf_r+0x34>
 801311c:	692b      	ldr	r3, [r5, #16]
 801311e:	b99b      	cbnz	r3, 8013148 <_vfiprintf_r+0x5c>
 8013120:	4629      	mov	r1, r5
 8013122:	4630      	mov	r0, r6
 8013124:	f7fe f9a0 	bl	8011468 <__swsetup_r>
 8013128:	b170      	cbz	r0, 8013148 <_vfiprintf_r+0x5c>
 801312a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801312c:	07dc      	lsls	r4, r3, #31
 801312e:	d504      	bpl.n	801313a <_vfiprintf_r+0x4e>
 8013130:	f04f 30ff 	mov.w	r0, #4294967295
 8013134:	b01d      	add	sp, #116	@ 0x74
 8013136:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801313a:	89ab      	ldrh	r3, [r5, #12]
 801313c:	0598      	lsls	r0, r3, #22
 801313e:	d4f7      	bmi.n	8013130 <_vfiprintf_r+0x44>
 8013140:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8013142:	f7fe fa99 	bl	8011678 <__retarget_lock_release_recursive>
 8013146:	e7f3      	b.n	8013130 <_vfiprintf_r+0x44>
 8013148:	2300      	movs	r3, #0
 801314a:	9309      	str	r3, [sp, #36]	@ 0x24
 801314c:	2320      	movs	r3, #32
 801314e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8013152:	f8cd 800c 	str.w	r8, [sp, #12]
 8013156:	2330      	movs	r3, #48	@ 0x30
 8013158:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8013308 <_vfiprintf_r+0x21c>
 801315c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8013160:	f04f 0901 	mov.w	r9, #1
 8013164:	4623      	mov	r3, r4
 8013166:	469a      	mov	sl, r3
 8013168:	f813 2b01 	ldrb.w	r2, [r3], #1
 801316c:	b10a      	cbz	r2, 8013172 <_vfiprintf_r+0x86>
 801316e:	2a25      	cmp	r2, #37	@ 0x25
 8013170:	d1f9      	bne.n	8013166 <_vfiprintf_r+0x7a>
 8013172:	ebba 0b04 	subs.w	fp, sl, r4
 8013176:	d00b      	beq.n	8013190 <_vfiprintf_r+0xa4>
 8013178:	465b      	mov	r3, fp
 801317a:	4622      	mov	r2, r4
 801317c:	4629      	mov	r1, r5
 801317e:	4630      	mov	r0, r6
 8013180:	f7ff ffa1 	bl	80130c6 <__sfputs_r>
 8013184:	3001      	adds	r0, #1
 8013186:	f000 80a7 	beq.w	80132d8 <_vfiprintf_r+0x1ec>
 801318a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801318c:	445a      	add	r2, fp
 801318e:	9209      	str	r2, [sp, #36]	@ 0x24
 8013190:	f89a 3000 	ldrb.w	r3, [sl]
 8013194:	2b00      	cmp	r3, #0
 8013196:	f000 809f 	beq.w	80132d8 <_vfiprintf_r+0x1ec>
 801319a:	2300      	movs	r3, #0
 801319c:	f04f 32ff 	mov.w	r2, #4294967295
 80131a0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80131a4:	f10a 0a01 	add.w	sl, sl, #1
 80131a8:	9304      	str	r3, [sp, #16]
 80131aa:	9307      	str	r3, [sp, #28]
 80131ac:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80131b0:	931a      	str	r3, [sp, #104]	@ 0x68
 80131b2:	4654      	mov	r4, sl
 80131b4:	2205      	movs	r2, #5
 80131b6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80131ba:	4853      	ldr	r0, [pc, #332]	@ (8013308 <_vfiprintf_r+0x21c>)
 80131bc:	f7ed f890 	bl	80002e0 <memchr>
 80131c0:	9a04      	ldr	r2, [sp, #16]
 80131c2:	b9d8      	cbnz	r0, 80131fc <_vfiprintf_r+0x110>
 80131c4:	06d1      	lsls	r1, r2, #27
 80131c6:	bf44      	itt	mi
 80131c8:	2320      	movmi	r3, #32
 80131ca:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80131ce:	0713      	lsls	r3, r2, #28
 80131d0:	bf44      	itt	mi
 80131d2:	232b      	movmi	r3, #43	@ 0x2b
 80131d4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80131d8:	f89a 3000 	ldrb.w	r3, [sl]
 80131dc:	2b2a      	cmp	r3, #42	@ 0x2a
 80131de:	d015      	beq.n	801320c <_vfiprintf_r+0x120>
 80131e0:	9a07      	ldr	r2, [sp, #28]
 80131e2:	4654      	mov	r4, sl
 80131e4:	2000      	movs	r0, #0
 80131e6:	f04f 0c0a 	mov.w	ip, #10
 80131ea:	4621      	mov	r1, r4
 80131ec:	f811 3b01 	ldrb.w	r3, [r1], #1
 80131f0:	3b30      	subs	r3, #48	@ 0x30
 80131f2:	2b09      	cmp	r3, #9
 80131f4:	d94b      	bls.n	801328e <_vfiprintf_r+0x1a2>
 80131f6:	b1b0      	cbz	r0, 8013226 <_vfiprintf_r+0x13a>
 80131f8:	9207      	str	r2, [sp, #28]
 80131fa:	e014      	b.n	8013226 <_vfiprintf_r+0x13a>
 80131fc:	eba0 0308 	sub.w	r3, r0, r8
 8013200:	fa09 f303 	lsl.w	r3, r9, r3
 8013204:	4313      	orrs	r3, r2
 8013206:	9304      	str	r3, [sp, #16]
 8013208:	46a2      	mov	sl, r4
 801320a:	e7d2      	b.n	80131b2 <_vfiprintf_r+0xc6>
 801320c:	9b03      	ldr	r3, [sp, #12]
 801320e:	1d19      	adds	r1, r3, #4
 8013210:	681b      	ldr	r3, [r3, #0]
 8013212:	9103      	str	r1, [sp, #12]
 8013214:	2b00      	cmp	r3, #0
 8013216:	bfbb      	ittet	lt
 8013218:	425b      	neglt	r3, r3
 801321a:	f042 0202 	orrlt.w	r2, r2, #2
 801321e:	9307      	strge	r3, [sp, #28]
 8013220:	9307      	strlt	r3, [sp, #28]
 8013222:	bfb8      	it	lt
 8013224:	9204      	strlt	r2, [sp, #16]
 8013226:	7823      	ldrb	r3, [r4, #0]
 8013228:	2b2e      	cmp	r3, #46	@ 0x2e
 801322a:	d10a      	bne.n	8013242 <_vfiprintf_r+0x156>
 801322c:	7863      	ldrb	r3, [r4, #1]
 801322e:	2b2a      	cmp	r3, #42	@ 0x2a
 8013230:	d132      	bne.n	8013298 <_vfiprintf_r+0x1ac>
 8013232:	9b03      	ldr	r3, [sp, #12]
 8013234:	1d1a      	adds	r2, r3, #4
 8013236:	681b      	ldr	r3, [r3, #0]
 8013238:	9203      	str	r2, [sp, #12]
 801323a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801323e:	3402      	adds	r4, #2
 8013240:	9305      	str	r3, [sp, #20]
 8013242:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8013318 <_vfiprintf_r+0x22c>
 8013246:	7821      	ldrb	r1, [r4, #0]
 8013248:	2203      	movs	r2, #3
 801324a:	4650      	mov	r0, sl
 801324c:	f7ed f848 	bl	80002e0 <memchr>
 8013250:	b138      	cbz	r0, 8013262 <_vfiprintf_r+0x176>
 8013252:	9b04      	ldr	r3, [sp, #16]
 8013254:	eba0 000a 	sub.w	r0, r0, sl
 8013258:	2240      	movs	r2, #64	@ 0x40
 801325a:	4082      	lsls	r2, r0
 801325c:	4313      	orrs	r3, r2
 801325e:	3401      	adds	r4, #1
 8013260:	9304      	str	r3, [sp, #16]
 8013262:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013266:	4829      	ldr	r0, [pc, #164]	@ (801330c <_vfiprintf_r+0x220>)
 8013268:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801326c:	2206      	movs	r2, #6
 801326e:	f7ed f837 	bl	80002e0 <memchr>
 8013272:	2800      	cmp	r0, #0
 8013274:	d03f      	beq.n	80132f6 <_vfiprintf_r+0x20a>
 8013276:	4b26      	ldr	r3, [pc, #152]	@ (8013310 <_vfiprintf_r+0x224>)
 8013278:	bb1b      	cbnz	r3, 80132c2 <_vfiprintf_r+0x1d6>
 801327a:	9b03      	ldr	r3, [sp, #12]
 801327c:	3307      	adds	r3, #7
 801327e:	f023 0307 	bic.w	r3, r3, #7
 8013282:	3308      	adds	r3, #8
 8013284:	9303      	str	r3, [sp, #12]
 8013286:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013288:	443b      	add	r3, r7
 801328a:	9309      	str	r3, [sp, #36]	@ 0x24
 801328c:	e76a      	b.n	8013164 <_vfiprintf_r+0x78>
 801328e:	fb0c 3202 	mla	r2, ip, r2, r3
 8013292:	460c      	mov	r4, r1
 8013294:	2001      	movs	r0, #1
 8013296:	e7a8      	b.n	80131ea <_vfiprintf_r+0xfe>
 8013298:	2300      	movs	r3, #0
 801329a:	3401      	adds	r4, #1
 801329c:	9305      	str	r3, [sp, #20]
 801329e:	4619      	mov	r1, r3
 80132a0:	f04f 0c0a 	mov.w	ip, #10
 80132a4:	4620      	mov	r0, r4
 80132a6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80132aa:	3a30      	subs	r2, #48	@ 0x30
 80132ac:	2a09      	cmp	r2, #9
 80132ae:	d903      	bls.n	80132b8 <_vfiprintf_r+0x1cc>
 80132b0:	2b00      	cmp	r3, #0
 80132b2:	d0c6      	beq.n	8013242 <_vfiprintf_r+0x156>
 80132b4:	9105      	str	r1, [sp, #20]
 80132b6:	e7c4      	b.n	8013242 <_vfiprintf_r+0x156>
 80132b8:	fb0c 2101 	mla	r1, ip, r1, r2
 80132bc:	4604      	mov	r4, r0
 80132be:	2301      	movs	r3, #1
 80132c0:	e7f0      	b.n	80132a4 <_vfiprintf_r+0x1b8>
 80132c2:	ab03      	add	r3, sp, #12
 80132c4:	9300      	str	r3, [sp, #0]
 80132c6:	462a      	mov	r2, r5
 80132c8:	4b12      	ldr	r3, [pc, #72]	@ (8013314 <_vfiprintf_r+0x228>)
 80132ca:	a904      	add	r1, sp, #16
 80132cc:	4630      	mov	r0, r6
 80132ce:	f7fd faeb 	bl	80108a8 <_printf_float>
 80132d2:	4607      	mov	r7, r0
 80132d4:	1c78      	adds	r0, r7, #1
 80132d6:	d1d6      	bne.n	8013286 <_vfiprintf_r+0x19a>
 80132d8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80132da:	07d9      	lsls	r1, r3, #31
 80132dc:	d405      	bmi.n	80132ea <_vfiprintf_r+0x1fe>
 80132de:	89ab      	ldrh	r3, [r5, #12]
 80132e0:	059a      	lsls	r2, r3, #22
 80132e2:	d402      	bmi.n	80132ea <_vfiprintf_r+0x1fe>
 80132e4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80132e6:	f7fe f9c7 	bl	8011678 <__retarget_lock_release_recursive>
 80132ea:	89ab      	ldrh	r3, [r5, #12]
 80132ec:	065b      	lsls	r3, r3, #25
 80132ee:	f53f af1f 	bmi.w	8013130 <_vfiprintf_r+0x44>
 80132f2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80132f4:	e71e      	b.n	8013134 <_vfiprintf_r+0x48>
 80132f6:	ab03      	add	r3, sp, #12
 80132f8:	9300      	str	r3, [sp, #0]
 80132fa:	462a      	mov	r2, r5
 80132fc:	4b05      	ldr	r3, [pc, #20]	@ (8013314 <_vfiprintf_r+0x228>)
 80132fe:	a904      	add	r1, sp, #16
 8013300:	4630      	mov	r0, r6
 8013302:	f7fd fd59 	bl	8010db8 <_printf_i>
 8013306:	e7e4      	b.n	80132d2 <_vfiprintf_r+0x1e6>
 8013308:	080143fb 	.word	0x080143fb
 801330c:	08014405 	.word	0x08014405
 8013310:	080108a9 	.word	0x080108a9
 8013314:	080130c7 	.word	0x080130c7
 8013318:	08014401 	.word	0x08014401

0801331c <_scanf_chars>:
 801331c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013320:	4615      	mov	r5, r2
 8013322:	688a      	ldr	r2, [r1, #8]
 8013324:	4680      	mov	r8, r0
 8013326:	460c      	mov	r4, r1
 8013328:	b932      	cbnz	r2, 8013338 <_scanf_chars+0x1c>
 801332a:	698a      	ldr	r2, [r1, #24]
 801332c:	2a00      	cmp	r2, #0
 801332e:	bf14      	ite	ne
 8013330:	f04f 32ff 	movne.w	r2, #4294967295
 8013334:	2201      	moveq	r2, #1
 8013336:	608a      	str	r2, [r1, #8]
 8013338:	6822      	ldr	r2, [r4, #0]
 801333a:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 80133cc <_scanf_chars+0xb0>
 801333e:	06d1      	lsls	r1, r2, #27
 8013340:	bf5f      	itttt	pl
 8013342:	681a      	ldrpl	r2, [r3, #0]
 8013344:	1d11      	addpl	r1, r2, #4
 8013346:	6019      	strpl	r1, [r3, #0]
 8013348:	6816      	ldrpl	r6, [r2, #0]
 801334a:	2700      	movs	r7, #0
 801334c:	69a0      	ldr	r0, [r4, #24]
 801334e:	b188      	cbz	r0, 8013374 <_scanf_chars+0x58>
 8013350:	2801      	cmp	r0, #1
 8013352:	d107      	bne.n	8013364 <_scanf_chars+0x48>
 8013354:	682b      	ldr	r3, [r5, #0]
 8013356:	781a      	ldrb	r2, [r3, #0]
 8013358:	6963      	ldr	r3, [r4, #20]
 801335a:	5c9b      	ldrb	r3, [r3, r2]
 801335c:	b953      	cbnz	r3, 8013374 <_scanf_chars+0x58>
 801335e:	2f00      	cmp	r7, #0
 8013360:	d031      	beq.n	80133c6 <_scanf_chars+0xaa>
 8013362:	e022      	b.n	80133aa <_scanf_chars+0x8e>
 8013364:	2802      	cmp	r0, #2
 8013366:	d120      	bne.n	80133aa <_scanf_chars+0x8e>
 8013368:	682b      	ldr	r3, [r5, #0]
 801336a:	781b      	ldrb	r3, [r3, #0]
 801336c:	f819 3003 	ldrb.w	r3, [r9, r3]
 8013370:	071b      	lsls	r3, r3, #28
 8013372:	d41a      	bmi.n	80133aa <_scanf_chars+0x8e>
 8013374:	6823      	ldr	r3, [r4, #0]
 8013376:	06da      	lsls	r2, r3, #27
 8013378:	bf5e      	ittt	pl
 801337a:	682b      	ldrpl	r3, [r5, #0]
 801337c:	781b      	ldrbpl	r3, [r3, #0]
 801337e:	f806 3b01 	strbpl.w	r3, [r6], #1
 8013382:	682a      	ldr	r2, [r5, #0]
 8013384:	686b      	ldr	r3, [r5, #4]
 8013386:	3201      	adds	r2, #1
 8013388:	602a      	str	r2, [r5, #0]
 801338a:	68a2      	ldr	r2, [r4, #8]
 801338c:	3b01      	subs	r3, #1
 801338e:	3a01      	subs	r2, #1
 8013390:	606b      	str	r3, [r5, #4]
 8013392:	3701      	adds	r7, #1
 8013394:	60a2      	str	r2, [r4, #8]
 8013396:	b142      	cbz	r2, 80133aa <_scanf_chars+0x8e>
 8013398:	2b00      	cmp	r3, #0
 801339a:	dcd7      	bgt.n	801334c <_scanf_chars+0x30>
 801339c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80133a0:	4629      	mov	r1, r5
 80133a2:	4640      	mov	r0, r8
 80133a4:	4798      	blx	r3
 80133a6:	2800      	cmp	r0, #0
 80133a8:	d0d0      	beq.n	801334c <_scanf_chars+0x30>
 80133aa:	6823      	ldr	r3, [r4, #0]
 80133ac:	f013 0310 	ands.w	r3, r3, #16
 80133b0:	d105      	bne.n	80133be <_scanf_chars+0xa2>
 80133b2:	68e2      	ldr	r2, [r4, #12]
 80133b4:	3201      	adds	r2, #1
 80133b6:	60e2      	str	r2, [r4, #12]
 80133b8:	69a2      	ldr	r2, [r4, #24]
 80133ba:	b102      	cbz	r2, 80133be <_scanf_chars+0xa2>
 80133bc:	7033      	strb	r3, [r6, #0]
 80133be:	6923      	ldr	r3, [r4, #16]
 80133c0:	443b      	add	r3, r7
 80133c2:	6123      	str	r3, [r4, #16]
 80133c4:	2000      	movs	r0, #0
 80133c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80133ca:	bf00      	nop
 80133cc:	080141d9 	.word	0x080141d9

080133d0 <_scanf_i>:
 80133d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80133d4:	4698      	mov	r8, r3
 80133d6:	4b74      	ldr	r3, [pc, #464]	@ (80135a8 <_scanf_i+0x1d8>)
 80133d8:	460c      	mov	r4, r1
 80133da:	4682      	mov	sl, r0
 80133dc:	4616      	mov	r6, r2
 80133de:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80133e2:	b087      	sub	sp, #28
 80133e4:	ab03      	add	r3, sp, #12
 80133e6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80133ea:	4b70      	ldr	r3, [pc, #448]	@ (80135ac <_scanf_i+0x1dc>)
 80133ec:	69a1      	ldr	r1, [r4, #24]
 80133ee:	4a70      	ldr	r2, [pc, #448]	@ (80135b0 <_scanf_i+0x1e0>)
 80133f0:	2903      	cmp	r1, #3
 80133f2:	bf08      	it	eq
 80133f4:	461a      	moveq	r2, r3
 80133f6:	68a3      	ldr	r3, [r4, #8]
 80133f8:	9201      	str	r2, [sp, #4]
 80133fa:	1e5a      	subs	r2, r3, #1
 80133fc:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8013400:	bf88      	it	hi
 8013402:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8013406:	4627      	mov	r7, r4
 8013408:	bf82      	ittt	hi
 801340a:	eb03 0905 	addhi.w	r9, r3, r5
 801340e:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8013412:	60a3      	strhi	r3, [r4, #8]
 8013414:	f857 3b1c 	ldr.w	r3, [r7], #28
 8013418:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 801341c:	bf98      	it	ls
 801341e:	f04f 0900 	movls.w	r9, #0
 8013422:	6023      	str	r3, [r4, #0]
 8013424:	463d      	mov	r5, r7
 8013426:	f04f 0b00 	mov.w	fp, #0
 801342a:	6831      	ldr	r1, [r6, #0]
 801342c:	ab03      	add	r3, sp, #12
 801342e:	7809      	ldrb	r1, [r1, #0]
 8013430:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8013434:	2202      	movs	r2, #2
 8013436:	f7ec ff53 	bl	80002e0 <memchr>
 801343a:	b328      	cbz	r0, 8013488 <_scanf_i+0xb8>
 801343c:	f1bb 0f01 	cmp.w	fp, #1
 8013440:	d159      	bne.n	80134f6 <_scanf_i+0x126>
 8013442:	6862      	ldr	r2, [r4, #4]
 8013444:	b92a      	cbnz	r2, 8013452 <_scanf_i+0x82>
 8013446:	6822      	ldr	r2, [r4, #0]
 8013448:	2108      	movs	r1, #8
 801344a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 801344e:	6061      	str	r1, [r4, #4]
 8013450:	6022      	str	r2, [r4, #0]
 8013452:	6822      	ldr	r2, [r4, #0]
 8013454:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 8013458:	6022      	str	r2, [r4, #0]
 801345a:	68a2      	ldr	r2, [r4, #8]
 801345c:	1e51      	subs	r1, r2, #1
 801345e:	60a1      	str	r1, [r4, #8]
 8013460:	b192      	cbz	r2, 8013488 <_scanf_i+0xb8>
 8013462:	6832      	ldr	r2, [r6, #0]
 8013464:	1c51      	adds	r1, r2, #1
 8013466:	6031      	str	r1, [r6, #0]
 8013468:	7812      	ldrb	r2, [r2, #0]
 801346a:	f805 2b01 	strb.w	r2, [r5], #1
 801346e:	6872      	ldr	r2, [r6, #4]
 8013470:	3a01      	subs	r2, #1
 8013472:	2a00      	cmp	r2, #0
 8013474:	6072      	str	r2, [r6, #4]
 8013476:	dc07      	bgt.n	8013488 <_scanf_i+0xb8>
 8013478:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 801347c:	4631      	mov	r1, r6
 801347e:	4650      	mov	r0, sl
 8013480:	4790      	blx	r2
 8013482:	2800      	cmp	r0, #0
 8013484:	f040 8085 	bne.w	8013592 <_scanf_i+0x1c2>
 8013488:	f10b 0b01 	add.w	fp, fp, #1
 801348c:	f1bb 0f03 	cmp.w	fp, #3
 8013490:	d1cb      	bne.n	801342a <_scanf_i+0x5a>
 8013492:	6863      	ldr	r3, [r4, #4]
 8013494:	b90b      	cbnz	r3, 801349a <_scanf_i+0xca>
 8013496:	230a      	movs	r3, #10
 8013498:	6063      	str	r3, [r4, #4]
 801349a:	6863      	ldr	r3, [r4, #4]
 801349c:	4945      	ldr	r1, [pc, #276]	@ (80135b4 <_scanf_i+0x1e4>)
 801349e:	6960      	ldr	r0, [r4, #20]
 80134a0:	1ac9      	subs	r1, r1, r3
 80134a2:	f000 f997 	bl	80137d4 <__sccl>
 80134a6:	f04f 0b00 	mov.w	fp, #0
 80134aa:	68a3      	ldr	r3, [r4, #8]
 80134ac:	6822      	ldr	r2, [r4, #0]
 80134ae:	2b00      	cmp	r3, #0
 80134b0:	d03d      	beq.n	801352e <_scanf_i+0x15e>
 80134b2:	6831      	ldr	r1, [r6, #0]
 80134b4:	6960      	ldr	r0, [r4, #20]
 80134b6:	f891 c000 	ldrb.w	ip, [r1]
 80134ba:	f810 000c 	ldrb.w	r0, [r0, ip]
 80134be:	2800      	cmp	r0, #0
 80134c0:	d035      	beq.n	801352e <_scanf_i+0x15e>
 80134c2:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 80134c6:	d124      	bne.n	8013512 <_scanf_i+0x142>
 80134c8:	0510      	lsls	r0, r2, #20
 80134ca:	d522      	bpl.n	8013512 <_scanf_i+0x142>
 80134cc:	f10b 0b01 	add.w	fp, fp, #1
 80134d0:	f1b9 0f00 	cmp.w	r9, #0
 80134d4:	d003      	beq.n	80134de <_scanf_i+0x10e>
 80134d6:	3301      	adds	r3, #1
 80134d8:	f109 39ff 	add.w	r9, r9, #4294967295
 80134dc:	60a3      	str	r3, [r4, #8]
 80134de:	6873      	ldr	r3, [r6, #4]
 80134e0:	3b01      	subs	r3, #1
 80134e2:	2b00      	cmp	r3, #0
 80134e4:	6073      	str	r3, [r6, #4]
 80134e6:	dd1b      	ble.n	8013520 <_scanf_i+0x150>
 80134e8:	6833      	ldr	r3, [r6, #0]
 80134ea:	3301      	adds	r3, #1
 80134ec:	6033      	str	r3, [r6, #0]
 80134ee:	68a3      	ldr	r3, [r4, #8]
 80134f0:	3b01      	subs	r3, #1
 80134f2:	60a3      	str	r3, [r4, #8]
 80134f4:	e7d9      	b.n	80134aa <_scanf_i+0xda>
 80134f6:	f1bb 0f02 	cmp.w	fp, #2
 80134fa:	d1ae      	bne.n	801345a <_scanf_i+0x8a>
 80134fc:	6822      	ldr	r2, [r4, #0]
 80134fe:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 8013502:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8013506:	d1c4      	bne.n	8013492 <_scanf_i+0xc2>
 8013508:	2110      	movs	r1, #16
 801350a:	6061      	str	r1, [r4, #4]
 801350c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8013510:	e7a2      	b.n	8013458 <_scanf_i+0x88>
 8013512:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 8013516:	6022      	str	r2, [r4, #0]
 8013518:	780b      	ldrb	r3, [r1, #0]
 801351a:	f805 3b01 	strb.w	r3, [r5], #1
 801351e:	e7de      	b.n	80134de <_scanf_i+0x10e>
 8013520:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8013524:	4631      	mov	r1, r6
 8013526:	4650      	mov	r0, sl
 8013528:	4798      	blx	r3
 801352a:	2800      	cmp	r0, #0
 801352c:	d0df      	beq.n	80134ee <_scanf_i+0x11e>
 801352e:	6823      	ldr	r3, [r4, #0]
 8013530:	05d9      	lsls	r1, r3, #23
 8013532:	d50d      	bpl.n	8013550 <_scanf_i+0x180>
 8013534:	42bd      	cmp	r5, r7
 8013536:	d909      	bls.n	801354c <_scanf_i+0x17c>
 8013538:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 801353c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8013540:	4632      	mov	r2, r6
 8013542:	4650      	mov	r0, sl
 8013544:	4798      	blx	r3
 8013546:	f105 39ff 	add.w	r9, r5, #4294967295
 801354a:	464d      	mov	r5, r9
 801354c:	42bd      	cmp	r5, r7
 801354e:	d028      	beq.n	80135a2 <_scanf_i+0x1d2>
 8013550:	6822      	ldr	r2, [r4, #0]
 8013552:	f012 0210 	ands.w	r2, r2, #16
 8013556:	d113      	bne.n	8013580 <_scanf_i+0x1b0>
 8013558:	702a      	strb	r2, [r5, #0]
 801355a:	6863      	ldr	r3, [r4, #4]
 801355c:	9e01      	ldr	r6, [sp, #4]
 801355e:	4639      	mov	r1, r7
 8013560:	4650      	mov	r0, sl
 8013562:	47b0      	blx	r6
 8013564:	f8d8 3000 	ldr.w	r3, [r8]
 8013568:	6821      	ldr	r1, [r4, #0]
 801356a:	1d1a      	adds	r2, r3, #4
 801356c:	f8c8 2000 	str.w	r2, [r8]
 8013570:	f011 0f20 	tst.w	r1, #32
 8013574:	681b      	ldr	r3, [r3, #0]
 8013576:	d00f      	beq.n	8013598 <_scanf_i+0x1c8>
 8013578:	6018      	str	r0, [r3, #0]
 801357a:	68e3      	ldr	r3, [r4, #12]
 801357c:	3301      	adds	r3, #1
 801357e:	60e3      	str	r3, [r4, #12]
 8013580:	6923      	ldr	r3, [r4, #16]
 8013582:	1bed      	subs	r5, r5, r7
 8013584:	445d      	add	r5, fp
 8013586:	442b      	add	r3, r5
 8013588:	6123      	str	r3, [r4, #16]
 801358a:	2000      	movs	r0, #0
 801358c:	b007      	add	sp, #28
 801358e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013592:	f04f 0b00 	mov.w	fp, #0
 8013596:	e7ca      	b.n	801352e <_scanf_i+0x15e>
 8013598:	07ca      	lsls	r2, r1, #31
 801359a:	bf4c      	ite	mi
 801359c:	8018      	strhmi	r0, [r3, #0]
 801359e:	6018      	strpl	r0, [r3, #0]
 80135a0:	e7eb      	b.n	801357a <_scanf_i+0x1aa>
 80135a2:	2001      	movs	r0, #1
 80135a4:	e7f2      	b.n	801358c <_scanf_i+0x1bc>
 80135a6:	bf00      	nop
 80135a8:	08014180 	.word	0x08014180
 80135ac:	08013a8d 	.word	0x08013a8d
 80135b0:	08013b6d 	.word	0x08013b6d
 80135b4:	0801441c 	.word	0x0801441c

080135b8 <__sflush_r>:
 80135b8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80135bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80135c0:	0716      	lsls	r6, r2, #28
 80135c2:	4605      	mov	r5, r0
 80135c4:	460c      	mov	r4, r1
 80135c6:	d454      	bmi.n	8013672 <__sflush_r+0xba>
 80135c8:	684b      	ldr	r3, [r1, #4]
 80135ca:	2b00      	cmp	r3, #0
 80135cc:	dc02      	bgt.n	80135d4 <__sflush_r+0x1c>
 80135ce:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80135d0:	2b00      	cmp	r3, #0
 80135d2:	dd48      	ble.n	8013666 <__sflush_r+0xae>
 80135d4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80135d6:	2e00      	cmp	r6, #0
 80135d8:	d045      	beq.n	8013666 <__sflush_r+0xae>
 80135da:	2300      	movs	r3, #0
 80135dc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80135e0:	682f      	ldr	r7, [r5, #0]
 80135e2:	6a21      	ldr	r1, [r4, #32]
 80135e4:	602b      	str	r3, [r5, #0]
 80135e6:	d030      	beq.n	801364a <__sflush_r+0x92>
 80135e8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80135ea:	89a3      	ldrh	r3, [r4, #12]
 80135ec:	0759      	lsls	r1, r3, #29
 80135ee:	d505      	bpl.n	80135fc <__sflush_r+0x44>
 80135f0:	6863      	ldr	r3, [r4, #4]
 80135f2:	1ad2      	subs	r2, r2, r3
 80135f4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80135f6:	b10b      	cbz	r3, 80135fc <__sflush_r+0x44>
 80135f8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80135fa:	1ad2      	subs	r2, r2, r3
 80135fc:	2300      	movs	r3, #0
 80135fe:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8013600:	6a21      	ldr	r1, [r4, #32]
 8013602:	4628      	mov	r0, r5
 8013604:	47b0      	blx	r6
 8013606:	1c43      	adds	r3, r0, #1
 8013608:	89a3      	ldrh	r3, [r4, #12]
 801360a:	d106      	bne.n	801361a <__sflush_r+0x62>
 801360c:	6829      	ldr	r1, [r5, #0]
 801360e:	291d      	cmp	r1, #29
 8013610:	d82b      	bhi.n	801366a <__sflush_r+0xb2>
 8013612:	4a2a      	ldr	r2, [pc, #168]	@ (80136bc <__sflush_r+0x104>)
 8013614:	40ca      	lsrs	r2, r1
 8013616:	07d6      	lsls	r6, r2, #31
 8013618:	d527      	bpl.n	801366a <__sflush_r+0xb2>
 801361a:	2200      	movs	r2, #0
 801361c:	6062      	str	r2, [r4, #4]
 801361e:	04d9      	lsls	r1, r3, #19
 8013620:	6922      	ldr	r2, [r4, #16]
 8013622:	6022      	str	r2, [r4, #0]
 8013624:	d504      	bpl.n	8013630 <__sflush_r+0x78>
 8013626:	1c42      	adds	r2, r0, #1
 8013628:	d101      	bne.n	801362e <__sflush_r+0x76>
 801362a:	682b      	ldr	r3, [r5, #0]
 801362c:	b903      	cbnz	r3, 8013630 <__sflush_r+0x78>
 801362e:	6560      	str	r0, [r4, #84]	@ 0x54
 8013630:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8013632:	602f      	str	r7, [r5, #0]
 8013634:	b1b9      	cbz	r1, 8013666 <__sflush_r+0xae>
 8013636:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801363a:	4299      	cmp	r1, r3
 801363c:	d002      	beq.n	8013644 <__sflush_r+0x8c>
 801363e:	4628      	mov	r0, r5
 8013640:	f7fe fe18 	bl	8012274 <_free_r>
 8013644:	2300      	movs	r3, #0
 8013646:	6363      	str	r3, [r4, #52]	@ 0x34
 8013648:	e00d      	b.n	8013666 <__sflush_r+0xae>
 801364a:	2301      	movs	r3, #1
 801364c:	4628      	mov	r0, r5
 801364e:	47b0      	blx	r6
 8013650:	4602      	mov	r2, r0
 8013652:	1c50      	adds	r0, r2, #1
 8013654:	d1c9      	bne.n	80135ea <__sflush_r+0x32>
 8013656:	682b      	ldr	r3, [r5, #0]
 8013658:	2b00      	cmp	r3, #0
 801365a:	d0c6      	beq.n	80135ea <__sflush_r+0x32>
 801365c:	2b1d      	cmp	r3, #29
 801365e:	d001      	beq.n	8013664 <__sflush_r+0xac>
 8013660:	2b16      	cmp	r3, #22
 8013662:	d11e      	bne.n	80136a2 <__sflush_r+0xea>
 8013664:	602f      	str	r7, [r5, #0]
 8013666:	2000      	movs	r0, #0
 8013668:	e022      	b.n	80136b0 <__sflush_r+0xf8>
 801366a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801366e:	b21b      	sxth	r3, r3
 8013670:	e01b      	b.n	80136aa <__sflush_r+0xf2>
 8013672:	690f      	ldr	r7, [r1, #16]
 8013674:	2f00      	cmp	r7, #0
 8013676:	d0f6      	beq.n	8013666 <__sflush_r+0xae>
 8013678:	0793      	lsls	r3, r2, #30
 801367a:	680e      	ldr	r6, [r1, #0]
 801367c:	bf08      	it	eq
 801367e:	694b      	ldreq	r3, [r1, #20]
 8013680:	600f      	str	r7, [r1, #0]
 8013682:	bf18      	it	ne
 8013684:	2300      	movne	r3, #0
 8013686:	eba6 0807 	sub.w	r8, r6, r7
 801368a:	608b      	str	r3, [r1, #8]
 801368c:	f1b8 0f00 	cmp.w	r8, #0
 8013690:	dde9      	ble.n	8013666 <__sflush_r+0xae>
 8013692:	6a21      	ldr	r1, [r4, #32]
 8013694:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8013696:	4643      	mov	r3, r8
 8013698:	463a      	mov	r2, r7
 801369a:	4628      	mov	r0, r5
 801369c:	47b0      	blx	r6
 801369e:	2800      	cmp	r0, #0
 80136a0:	dc08      	bgt.n	80136b4 <__sflush_r+0xfc>
 80136a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80136a6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80136aa:	81a3      	strh	r3, [r4, #12]
 80136ac:	f04f 30ff 	mov.w	r0, #4294967295
 80136b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80136b4:	4407      	add	r7, r0
 80136b6:	eba8 0800 	sub.w	r8, r8, r0
 80136ba:	e7e7      	b.n	801368c <__sflush_r+0xd4>
 80136bc:	20400001 	.word	0x20400001

080136c0 <_fflush_r>:
 80136c0:	b538      	push	{r3, r4, r5, lr}
 80136c2:	690b      	ldr	r3, [r1, #16]
 80136c4:	4605      	mov	r5, r0
 80136c6:	460c      	mov	r4, r1
 80136c8:	b913      	cbnz	r3, 80136d0 <_fflush_r+0x10>
 80136ca:	2500      	movs	r5, #0
 80136cc:	4628      	mov	r0, r5
 80136ce:	bd38      	pop	{r3, r4, r5, pc}
 80136d0:	b118      	cbz	r0, 80136da <_fflush_r+0x1a>
 80136d2:	6a03      	ldr	r3, [r0, #32]
 80136d4:	b90b      	cbnz	r3, 80136da <_fflush_r+0x1a>
 80136d6:	f7fd fd19 	bl	801110c <__sinit>
 80136da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80136de:	2b00      	cmp	r3, #0
 80136e0:	d0f3      	beq.n	80136ca <_fflush_r+0xa>
 80136e2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80136e4:	07d0      	lsls	r0, r2, #31
 80136e6:	d404      	bmi.n	80136f2 <_fflush_r+0x32>
 80136e8:	0599      	lsls	r1, r3, #22
 80136ea:	d402      	bmi.n	80136f2 <_fflush_r+0x32>
 80136ec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80136ee:	f7fd ffc2 	bl	8011676 <__retarget_lock_acquire_recursive>
 80136f2:	4628      	mov	r0, r5
 80136f4:	4621      	mov	r1, r4
 80136f6:	f7ff ff5f 	bl	80135b8 <__sflush_r>
 80136fa:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80136fc:	07da      	lsls	r2, r3, #31
 80136fe:	4605      	mov	r5, r0
 8013700:	d4e4      	bmi.n	80136cc <_fflush_r+0xc>
 8013702:	89a3      	ldrh	r3, [r4, #12]
 8013704:	059b      	lsls	r3, r3, #22
 8013706:	d4e1      	bmi.n	80136cc <_fflush_r+0xc>
 8013708:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801370a:	f7fd ffb5 	bl	8011678 <__retarget_lock_release_recursive>
 801370e:	e7dd      	b.n	80136cc <_fflush_r+0xc>

08013710 <__swhatbuf_r>:
 8013710:	b570      	push	{r4, r5, r6, lr}
 8013712:	460c      	mov	r4, r1
 8013714:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013718:	2900      	cmp	r1, #0
 801371a:	b096      	sub	sp, #88	@ 0x58
 801371c:	4615      	mov	r5, r2
 801371e:	461e      	mov	r6, r3
 8013720:	da0d      	bge.n	801373e <__swhatbuf_r+0x2e>
 8013722:	89a3      	ldrh	r3, [r4, #12]
 8013724:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8013728:	f04f 0100 	mov.w	r1, #0
 801372c:	bf14      	ite	ne
 801372e:	2340      	movne	r3, #64	@ 0x40
 8013730:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8013734:	2000      	movs	r0, #0
 8013736:	6031      	str	r1, [r6, #0]
 8013738:	602b      	str	r3, [r5, #0]
 801373a:	b016      	add	sp, #88	@ 0x58
 801373c:	bd70      	pop	{r4, r5, r6, pc}
 801373e:	466a      	mov	r2, sp
 8013740:	f000 f8d6 	bl	80138f0 <_fstat_r>
 8013744:	2800      	cmp	r0, #0
 8013746:	dbec      	blt.n	8013722 <__swhatbuf_r+0x12>
 8013748:	9901      	ldr	r1, [sp, #4]
 801374a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801374e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8013752:	4259      	negs	r1, r3
 8013754:	4159      	adcs	r1, r3
 8013756:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801375a:	e7eb      	b.n	8013734 <__swhatbuf_r+0x24>

0801375c <__smakebuf_r>:
 801375c:	898b      	ldrh	r3, [r1, #12]
 801375e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8013760:	079d      	lsls	r5, r3, #30
 8013762:	4606      	mov	r6, r0
 8013764:	460c      	mov	r4, r1
 8013766:	d507      	bpl.n	8013778 <__smakebuf_r+0x1c>
 8013768:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801376c:	6023      	str	r3, [r4, #0]
 801376e:	6123      	str	r3, [r4, #16]
 8013770:	2301      	movs	r3, #1
 8013772:	6163      	str	r3, [r4, #20]
 8013774:	b003      	add	sp, #12
 8013776:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013778:	ab01      	add	r3, sp, #4
 801377a:	466a      	mov	r2, sp
 801377c:	f7ff ffc8 	bl	8013710 <__swhatbuf_r>
 8013780:	9f00      	ldr	r7, [sp, #0]
 8013782:	4605      	mov	r5, r0
 8013784:	4639      	mov	r1, r7
 8013786:	4630      	mov	r0, r6
 8013788:	f7fc ff3c 	bl	8010604 <_malloc_r>
 801378c:	b948      	cbnz	r0, 80137a2 <__smakebuf_r+0x46>
 801378e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013792:	059a      	lsls	r2, r3, #22
 8013794:	d4ee      	bmi.n	8013774 <__smakebuf_r+0x18>
 8013796:	f023 0303 	bic.w	r3, r3, #3
 801379a:	f043 0302 	orr.w	r3, r3, #2
 801379e:	81a3      	strh	r3, [r4, #12]
 80137a0:	e7e2      	b.n	8013768 <__smakebuf_r+0xc>
 80137a2:	89a3      	ldrh	r3, [r4, #12]
 80137a4:	6020      	str	r0, [r4, #0]
 80137a6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80137aa:	81a3      	strh	r3, [r4, #12]
 80137ac:	9b01      	ldr	r3, [sp, #4]
 80137ae:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80137b2:	b15b      	cbz	r3, 80137cc <__smakebuf_r+0x70>
 80137b4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80137b8:	4630      	mov	r0, r6
 80137ba:	f000 f8ab 	bl	8013914 <_isatty_r>
 80137be:	b128      	cbz	r0, 80137cc <__smakebuf_r+0x70>
 80137c0:	89a3      	ldrh	r3, [r4, #12]
 80137c2:	f023 0303 	bic.w	r3, r3, #3
 80137c6:	f043 0301 	orr.w	r3, r3, #1
 80137ca:	81a3      	strh	r3, [r4, #12]
 80137cc:	89a3      	ldrh	r3, [r4, #12]
 80137ce:	431d      	orrs	r5, r3
 80137d0:	81a5      	strh	r5, [r4, #12]
 80137d2:	e7cf      	b.n	8013774 <__smakebuf_r+0x18>

080137d4 <__sccl>:
 80137d4:	b570      	push	{r4, r5, r6, lr}
 80137d6:	780b      	ldrb	r3, [r1, #0]
 80137d8:	4604      	mov	r4, r0
 80137da:	2b5e      	cmp	r3, #94	@ 0x5e
 80137dc:	bf0b      	itete	eq
 80137de:	784b      	ldrbeq	r3, [r1, #1]
 80137e0:	1c4a      	addne	r2, r1, #1
 80137e2:	1c8a      	addeq	r2, r1, #2
 80137e4:	2100      	movne	r1, #0
 80137e6:	bf08      	it	eq
 80137e8:	2101      	moveq	r1, #1
 80137ea:	3801      	subs	r0, #1
 80137ec:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 80137f0:	f800 1f01 	strb.w	r1, [r0, #1]!
 80137f4:	42a8      	cmp	r0, r5
 80137f6:	d1fb      	bne.n	80137f0 <__sccl+0x1c>
 80137f8:	b90b      	cbnz	r3, 80137fe <__sccl+0x2a>
 80137fa:	1e50      	subs	r0, r2, #1
 80137fc:	bd70      	pop	{r4, r5, r6, pc}
 80137fe:	f081 0101 	eor.w	r1, r1, #1
 8013802:	54e1      	strb	r1, [r4, r3]
 8013804:	4610      	mov	r0, r2
 8013806:	4602      	mov	r2, r0
 8013808:	f812 5b01 	ldrb.w	r5, [r2], #1
 801380c:	2d2d      	cmp	r5, #45	@ 0x2d
 801380e:	d005      	beq.n	801381c <__sccl+0x48>
 8013810:	2d5d      	cmp	r5, #93	@ 0x5d
 8013812:	d016      	beq.n	8013842 <__sccl+0x6e>
 8013814:	2d00      	cmp	r5, #0
 8013816:	d0f1      	beq.n	80137fc <__sccl+0x28>
 8013818:	462b      	mov	r3, r5
 801381a:	e7f2      	b.n	8013802 <__sccl+0x2e>
 801381c:	7846      	ldrb	r6, [r0, #1]
 801381e:	2e5d      	cmp	r6, #93	@ 0x5d
 8013820:	d0fa      	beq.n	8013818 <__sccl+0x44>
 8013822:	42b3      	cmp	r3, r6
 8013824:	dcf8      	bgt.n	8013818 <__sccl+0x44>
 8013826:	3002      	adds	r0, #2
 8013828:	461a      	mov	r2, r3
 801382a:	3201      	adds	r2, #1
 801382c:	4296      	cmp	r6, r2
 801382e:	54a1      	strb	r1, [r4, r2]
 8013830:	dcfb      	bgt.n	801382a <__sccl+0x56>
 8013832:	1af2      	subs	r2, r6, r3
 8013834:	3a01      	subs	r2, #1
 8013836:	1c5d      	adds	r5, r3, #1
 8013838:	42b3      	cmp	r3, r6
 801383a:	bfa8      	it	ge
 801383c:	2200      	movge	r2, #0
 801383e:	18ab      	adds	r3, r5, r2
 8013840:	e7e1      	b.n	8013806 <__sccl+0x32>
 8013842:	4610      	mov	r0, r2
 8013844:	e7da      	b.n	80137fc <__sccl+0x28>

08013846 <__submore>:
 8013846:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801384a:	460c      	mov	r4, r1
 801384c:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 801384e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8013852:	4299      	cmp	r1, r3
 8013854:	d11d      	bne.n	8013892 <__submore+0x4c>
 8013856:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 801385a:	f7fc fed3 	bl	8010604 <_malloc_r>
 801385e:	b918      	cbnz	r0, 8013868 <__submore+0x22>
 8013860:	f04f 30ff 	mov.w	r0, #4294967295
 8013864:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013868:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801386c:	63a3      	str	r3, [r4, #56]	@ 0x38
 801386e:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 8013872:	6360      	str	r0, [r4, #52]	@ 0x34
 8013874:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 8013878:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 801387c:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 8013880:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8013884:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 8013888:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 801388c:	6020      	str	r0, [r4, #0]
 801388e:	2000      	movs	r0, #0
 8013890:	e7e8      	b.n	8013864 <__submore+0x1e>
 8013892:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 8013894:	0077      	lsls	r7, r6, #1
 8013896:	463a      	mov	r2, r7
 8013898:	f7fc ff48 	bl	801072c <_realloc_r>
 801389c:	4605      	mov	r5, r0
 801389e:	2800      	cmp	r0, #0
 80138a0:	d0de      	beq.n	8013860 <__submore+0x1a>
 80138a2:	eb00 0806 	add.w	r8, r0, r6
 80138a6:	4601      	mov	r1, r0
 80138a8:	4632      	mov	r2, r6
 80138aa:	4640      	mov	r0, r8
 80138ac:	f7fd feed 	bl	801168a <memcpy>
 80138b0:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 80138b4:	f8c4 8000 	str.w	r8, [r4]
 80138b8:	e7e9      	b.n	801388e <__submore+0x48>

080138ba <memmove>:
 80138ba:	4288      	cmp	r0, r1
 80138bc:	b510      	push	{r4, lr}
 80138be:	eb01 0402 	add.w	r4, r1, r2
 80138c2:	d902      	bls.n	80138ca <memmove+0x10>
 80138c4:	4284      	cmp	r4, r0
 80138c6:	4623      	mov	r3, r4
 80138c8:	d807      	bhi.n	80138da <memmove+0x20>
 80138ca:	1e43      	subs	r3, r0, #1
 80138cc:	42a1      	cmp	r1, r4
 80138ce:	d008      	beq.n	80138e2 <memmove+0x28>
 80138d0:	f811 2b01 	ldrb.w	r2, [r1], #1
 80138d4:	f803 2f01 	strb.w	r2, [r3, #1]!
 80138d8:	e7f8      	b.n	80138cc <memmove+0x12>
 80138da:	4402      	add	r2, r0
 80138dc:	4601      	mov	r1, r0
 80138de:	428a      	cmp	r2, r1
 80138e0:	d100      	bne.n	80138e4 <memmove+0x2a>
 80138e2:	bd10      	pop	{r4, pc}
 80138e4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80138e8:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80138ec:	e7f7      	b.n	80138de <memmove+0x24>
	...

080138f0 <_fstat_r>:
 80138f0:	b538      	push	{r3, r4, r5, lr}
 80138f2:	4d07      	ldr	r5, [pc, #28]	@ (8013910 <_fstat_r+0x20>)
 80138f4:	2300      	movs	r3, #0
 80138f6:	4604      	mov	r4, r0
 80138f8:	4608      	mov	r0, r1
 80138fa:	4611      	mov	r1, r2
 80138fc:	602b      	str	r3, [r5, #0]
 80138fe:	f7f0 fc11 	bl	8004124 <_fstat>
 8013902:	1c43      	adds	r3, r0, #1
 8013904:	d102      	bne.n	801390c <_fstat_r+0x1c>
 8013906:	682b      	ldr	r3, [r5, #0]
 8013908:	b103      	cbz	r3, 801390c <_fstat_r+0x1c>
 801390a:	6023      	str	r3, [r4, #0]
 801390c:	bd38      	pop	{r3, r4, r5, pc}
 801390e:	bf00      	nop
 8013910:	24000a0c 	.word	0x24000a0c

08013914 <_isatty_r>:
 8013914:	b538      	push	{r3, r4, r5, lr}
 8013916:	4d06      	ldr	r5, [pc, #24]	@ (8013930 <_isatty_r+0x1c>)
 8013918:	2300      	movs	r3, #0
 801391a:	4604      	mov	r4, r0
 801391c:	4608      	mov	r0, r1
 801391e:	602b      	str	r3, [r5, #0]
 8013920:	f7f0 fc10 	bl	8004144 <_isatty>
 8013924:	1c43      	adds	r3, r0, #1
 8013926:	d102      	bne.n	801392e <_isatty_r+0x1a>
 8013928:	682b      	ldr	r3, [r5, #0]
 801392a:	b103      	cbz	r3, 801392e <_isatty_r+0x1a>
 801392c:	6023      	str	r3, [r4, #0]
 801392e:	bd38      	pop	{r3, r4, r5, pc}
 8013930:	24000a0c 	.word	0x24000a0c

08013934 <__assert_func>:
 8013934:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8013936:	4614      	mov	r4, r2
 8013938:	461a      	mov	r2, r3
 801393a:	4b09      	ldr	r3, [pc, #36]	@ (8013960 <__assert_func+0x2c>)
 801393c:	681b      	ldr	r3, [r3, #0]
 801393e:	4605      	mov	r5, r0
 8013940:	68d8      	ldr	r0, [r3, #12]
 8013942:	b14c      	cbz	r4, 8013958 <__assert_func+0x24>
 8013944:	4b07      	ldr	r3, [pc, #28]	@ (8013964 <__assert_func+0x30>)
 8013946:	9100      	str	r1, [sp, #0]
 8013948:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801394c:	4906      	ldr	r1, [pc, #24]	@ (8013968 <__assert_func+0x34>)
 801394e:	462b      	mov	r3, r5
 8013950:	f000 f90e 	bl	8013b70 <fiprintf>
 8013954:	f000 f91e 	bl	8013b94 <abort>
 8013958:	4b04      	ldr	r3, [pc, #16]	@ (801396c <__assert_func+0x38>)
 801395a:	461c      	mov	r4, r3
 801395c:	e7f3      	b.n	8013946 <__assert_func+0x12>
 801395e:	bf00      	nop
 8013960:	240001d4 	.word	0x240001d4
 8013964:	08014427 	.word	0x08014427
 8013968:	08014434 	.word	0x08014434
 801396c:	08014462 	.word	0x08014462

08013970 <_calloc_r>:
 8013970:	b570      	push	{r4, r5, r6, lr}
 8013972:	fba1 5402 	umull	r5, r4, r1, r2
 8013976:	b934      	cbnz	r4, 8013986 <_calloc_r+0x16>
 8013978:	4629      	mov	r1, r5
 801397a:	f7fc fe43 	bl	8010604 <_malloc_r>
 801397e:	4606      	mov	r6, r0
 8013980:	b928      	cbnz	r0, 801398e <_calloc_r+0x1e>
 8013982:	4630      	mov	r0, r6
 8013984:	bd70      	pop	{r4, r5, r6, pc}
 8013986:	220c      	movs	r2, #12
 8013988:	6002      	str	r2, [r0, #0]
 801398a:	2600      	movs	r6, #0
 801398c:	e7f9      	b.n	8013982 <_calloc_r+0x12>
 801398e:	462a      	mov	r2, r5
 8013990:	4621      	mov	r1, r4
 8013992:	f7fd fdbf 	bl	8011514 <memset>
 8013996:	e7f4      	b.n	8013982 <_calloc_r+0x12>

08013998 <_strtol_l.isra.0>:
 8013998:	2b24      	cmp	r3, #36	@ 0x24
 801399a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801399e:	4686      	mov	lr, r0
 80139a0:	4690      	mov	r8, r2
 80139a2:	d801      	bhi.n	80139a8 <_strtol_l.isra.0+0x10>
 80139a4:	2b01      	cmp	r3, #1
 80139a6:	d106      	bne.n	80139b6 <_strtol_l.isra.0+0x1e>
 80139a8:	f7fd fe3a 	bl	8011620 <__errno>
 80139ac:	2316      	movs	r3, #22
 80139ae:	6003      	str	r3, [r0, #0]
 80139b0:	2000      	movs	r0, #0
 80139b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80139b6:	4834      	ldr	r0, [pc, #208]	@ (8013a88 <_strtol_l.isra.0+0xf0>)
 80139b8:	460d      	mov	r5, r1
 80139ba:	462a      	mov	r2, r5
 80139bc:	f815 4b01 	ldrb.w	r4, [r5], #1
 80139c0:	5d06      	ldrb	r6, [r0, r4]
 80139c2:	f016 0608 	ands.w	r6, r6, #8
 80139c6:	d1f8      	bne.n	80139ba <_strtol_l.isra.0+0x22>
 80139c8:	2c2d      	cmp	r4, #45	@ 0x2d
 80139ca:	d110      	bne.n	80139ee <_strtol_l.isra.0+0x56>
 80139cc:	782c      	ldrb	r4, [r5, #0]
 80139ce:	2601      	movs	r6, #1
 80139d0:	1c95      	adds	r5, r2, #2
 80139d2:	f033 0210 	bics.w	r2, r3, #16
 80139d6:	d115      	bne.n	8013a04 <_strtol_l.isra.0+0x6c>
 80139d8:	2c30      	cmp	r4, #48	@ 0x30
 80139da:	d10d      	bne.n	80139f8 <_strtol_l.isra.0+0x60>
 80139dc:	782a      	ldrb	r2, [r5, #0]
 80139de:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80139e2:	2a58      	cmp	r2, #88	@ 0x58
 80139e4:	d108      	bne.n	80139f8 <_strtol_l.isra.0+0x60>
 80139e6:	786c      	ldrb	r4, [r5, #1]
 80139e8:	3502      	adds	r5, #2
 80139ea:	2310      	movs	r3, #16
 80139ec:	e00a      	b.n	8013a04 <_strtol_l.isra.0+0x6c>
 80139ee:	2c2b      	cmp	r4, #43	@ 0x2b
 80139f0:	bf04      	itt	eq
 80139f2:	782c      	ldrbeq	r4, [r5, #0]
 80139f4:	1c95      	addeq	r5, r2, #2
 80139f6:	e7ec      	b.n	80139d2 <_strtol_l.isra.0+0x3a>
 80139f8:	2b00      	cmp	r3, #0
 80139fa:	d1f6      	bne.n	80139ea <_strtol_l.isra.0+0x52>
 80139fc:	2c30      	cmp	r4, #48	@ 0x30
 80139fe:	bf14      	ite	ne
 8013a00:	230a      	movne	r3, #10
 8013a02:	2308      	moveq	r3, #8
 8013a04:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8013a08:	f10c 3cff 	add.w	ip, ip, #4294967295
 8013a0c:	2200      	movs	r2, #0
 8013a0e:	fbbc f9f3 	udiv	r9, ip, r3
 8013a12:	4610      	mov	r0, r2
 8013a14:	fb03 ca19 	mls	sl, r3, r9, ip
 8013a18:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8013a1c:	2f09      	cmp	r7, #9
 8013a1e:	d80f      	bhi.n	8013a40 <_strtol_l.isra.0+0xa8>
 8013a20:	463c      	mov	r4, r7
 8013a22:	42a3      	cmp	r3, r4
 8013a24:	dd1b      	ble.n	8013a5e <_strtol_l.isra.0+0xc6>
 8013a26:	1c57      	adds	r7, r2, #1
 8013a28:	d007      	beq.n	8013a3a <_strtol_l.isra.0+0xa2>
 8013a2a:	4581      	cmp	r9, r0
 8013a2c:	d314      	bcc.n	8013a58 <_strtol_l.isra.0+0xc0>
 8013a2e:	d101      	bne.n	8013a34 <_strtol_l.isra.0+0x9c>
 8013a30:	45a2      	cmp	sl, r4
 8013a32:	db11      	blt.n	8013a58 <_strtol_l.isra.0+0xc0>
 8013a34:	fb00 4003 	mla	r0, r0, r3, r4
 8013a38:	2201      	movs	r2, #1
 8013a3a:	f815 4b01 	ldrb.w	r4, [r5], #1
 8013a3e:	e7eb      	b.n	8013a18 <_strtol_l.isra.0+0x80>
 8013a40:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8013a44:	2f19      	cmp	r7, #25
 8013a46:	d801      	bhi.n	8013a4c <_strtol_l.isra.0+0xb4>
 8013a48:	3c37      	subs	r4, #55	@ 0x37
 8013a4a:	e7ea      	b.n	8013a22 <_strtol_l.isra.0+0x8a>
 8013a4c:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8013a50:	2f19      	cmp	r7, #25
 8013a52:	d804      	bhi.n	8013a5e <_strtol_l.isra.0+0xc6>
 8013a54:	3c57      	subs	r4, #87	@ 0x57
 8013a56:	e7e4      	b.n	8013a22 <_strtol_l.isra.0+0x8a>
 8013a58:	f04f 32ff 	mov.w	r2, #4294967295
 8013a5c:	e7ed      	b.n	8013a3a <_strtol_l.isra.0+0xa2>
 8013a5e:	1c53      	adds	r3, r2, #1
 8013a60:	d108      	bne.n	8013a74 <_strtol_l.isra.0+0xdc>
 8013a62:	2322      	movs	r3, #34	@ 0x22
 8013a64:	f8ce 3000 	str.w	r3, [lr]
 8013a68:	4660      	mov	r0, ip
 8013a6a:	f1b8 0f00 	cmp.w	r8, #0
 8013a6e:	d0a0      	beq.n	80139b2 <_strtol_l.isra.0+0x1a>
 8013a70:	1e69      	subs	r1, r5, #1
 8013a72:	e006      	b.n	8013a82 <_strtol_l.isra.0+0xea>
 8013a74:	b106      	cbz	r6, 8013a78 <_strtol_l.isra.0+0xe0>
 8013a76:	4240      	negs	r0, r0
 8013a78:	f1b8 0f00 	cmp.w	r8, #0
 8013a7c:	d099      	beq.n	80139b2 <_strtol_l.isra.0+0x1a>
 8013a7e:	2a00      	cmp	r2, #0
 8013a80:	d1f6      	bne.n	8013a70 <_strtol_l.isra.0+0xd8>
 8013a82:	f8c8 1000 	str.w	r1, [r8]
 8013a86:	e794      	b.n	80139b2 <_strtol_l.isra.0+0x1a>
 8013a88:	080141d9 	.word	0x080141d9

08013a8c <_strtol_r>:
 8013a8c:	f7ff bf84 	b.w	8013998 <_strtol_l.isra.0>

08013a90 <_strtoul_l.isra.0>:
 8013a90:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8013a94:	4e34      	ldr	r6, [pc, #208]	@ (8013b68 <_strtoul_l.isra.0+0xd8>)
 8013a96:	4686      	mov	lr, r0
 8013a98:	460d      	mov	r5, r1
 8013a9a:	4628      	mov	r0, r5
 8013a9c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8013aa0:	5d37      	ldrb	r7, [r6, r4]
 8013aa2:	f017 0708 	ands.w	r7, r7, #8
 8013aa6:	d1f8      	bne.n	8013a9a <_strtoul_l.isra.0+0xa>
 8013aa8:	2c2d      	cmp	r4, #45	@ 0x2d
 8013aaa:	d110      	bne.n	8013ace <_strtoul_l.isra.0+0x3e>
 8013aac:	782c      	ldrb	r4, [r5, #0]
 8013aae:	2701      	movs	r7, #1
 8013ab0:	1c85      	adds	r5, r0, #2
 8013ab2:	f033 0010 	bics.w	r0, r3, #16
 8013ab6:	d115      	bne.n	8013ae4 <_strtoul_l.isra.0+0x54>
 8013ab8:	2c30      	cmp	r4, #48	@ 0x30
 8013aba:	d10d      	bne.n	8013ad8 <_strtoul_l.isra.0+0x48>
 8013abc:	7828      	ldrb	r0, [r5, #0]
 8013abe:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 8013ac2:	2858      	cmp	r0, #88	@ 0x58
 8013ac4:	d108      	bne.n	8013ad8 <_strtoul_l.isra.0+0x48>
 8013ac6:	786c      	ldrb	r4, [r5, #1]
 8013ac8:	3502      	adds	r5, #2
 8013aca:	2310      	movs	r3, #16
 8013acc:	e00a      	b.n	8013ae4 <_strtoul_l.isra.0+0x54>
 8013ace:	2c2b      	cmp	r4, #43	@ 0x2b
 8013ad0:	bf04      	itt	eq
 8013ad2:	782c      	ldrbeq	r4, [r5, #0]
 8013ad4:	1c85      	addeq	r5, r0, #2
 8013ad6:	e7ec      	b.n	8013ab2 <_strtoul_l.isra.0+0x22>
 8013ad8:	2b00      	cmp	r3, #0
 8013ada:	d1f6      	bne.n	8013aca <_strtoul_l.isra.0+0x3a>
 8013adc:	2c30      	cmp	r4, #48	@ 0x30
 8013ade:	bf14      	ite	ne
 8013ae0:	230a      	movne	r3, #10
 8013ae2:	2308      	moveq	r3, #8
 8013ae4:	f04f 38ff 	mov.w	r8, #4294967295
 8013ae8:	2600      	movs	r6, #0
 8013aea:	fbb8 f8f3 	udiv	r8, r8, r3
 8013aee:	fb03 f908 	mul.w	r9, r3, r8
 8013af2:	ea6f 0909 	mvn.w	r9, r9
 8013af6:	4630      	mov	r0, r6
 8013af8:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 8013afc:	f1bc 0f09 	cmp.w	ip, #9
 8013b00:	d810      	bhi.n	8013b24 <_strtoul_l.isra.0+0x94>
 8013b02:	4664      	mov	r4, ip
 8013b04:	42a3      	cmp	r3, r4
 8013b06:	dd1e      	ble.n	8013b46 <_strtoul_l.isra.0+0xb6>
 8013b08:	f1b6 3fff 	cmp.w	r6, #4294967295
 8013b0c:	d007      	beq.n	8013b1e <_strtoul_l.isra.0+0x8e>
 8013b0e:	4580      	cmp	r8, r0
 8013b10:	d316      	bcc.n	8013b40 <_strtoul_l.isra.0+0xb0>
 8013b12:	d101      	bne.n	8013b18 <_strtoul_l.isra.0+0x88>
 8013b14:	45a1      	cmp	r9, r4
 8013b16:	db13      	blt.n	8013b40 <_strtoul_l.isra.0+0xb0>
 8013b18:	fb00 4003 	mla	r0, r0, r3, r4
 8013b1c:	2601      	movs	r6, #1
 8013b1e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8013b22:	e7e9      	b.n	8013af8 <_strtoul_l.isra.0+0x68>
 8013b24:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 8013b28:	f1bc 0f19 	cmp.w	ip, #25
 8013b2c:	d801      	bhi.n	8013b32 <_strtoul_l.isra.0+0xa2>
 8013b2e:	3c37      	subs	r4, #55	@ 0x37
 8013b30:	e7e8      	b.n	8013b04 <_strtoul_l.isra.0+0x74>
 8013b32:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 8013b36:	f1bc 0f19 	cmp.w	ip, #25
 8013b3a:	d804      	bhi.n	8013b46 <_strtoul_l.isra.0+0xb6>
 8013b3c:	3c57      	subs	r4, #87	@ 0x57
 8013b3e:	e7e1      	b.n	8013b04 <_strtoul_l.isra.0+0x74>
 8013b40:	f04f 36ff 	mov.w	r6, #4294967295
 8013b44:	e7eb      	b.n	8013b1e <_strtoul_l.isra.0+0x8e>
 8013b46:	1c73      	adds	r3, r6, #1
 8013b48:	d106      	bne.n	8013b58 <_strtoul_l.isra.0+0xc8>
 8013b4a:	2322      	movs	r3, #34	@ 0x22
 8013b4c:	f8ce 3000 	str.w	r3, [lr]
 8013b50:	4630      	mov	r0, r6
 8013b52:	b932      	cbnz	r2, 8013b62 <_strtoul_l.isra.0+0xd2>
 8013b54:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8013b58:	b107      	cbz	r7, 8013b5c <_strtoul_l.isra.0+0xcc>
 8013b5a:	4240      	negs	r0, r0
 8013b5c:	2a00      	cmp	r2, #0
 8013b5e:	d0f9      	beq.n	8013b54 <_strtoul_l.isra.0+0xc4>
 8013b60:	b106      	cbz	r6, 8013b64 <_strtoul_l.isra.0+0xd4>
 8013b62:	1e69      	subs	r1, r5, #1
 8013b64:	6011      	str	r1, [r2, #0]
 8013b66:	e7f5      	b.n	8013b54 <_strtoul_l.isra.0+0xc4>
 8013b68:	080141d9 	.word	0x080141d9

08013b6c <_strtoul_r>:
 8013b6c:	f7ff bf90 	b.w	8013a90 <_strtoul_l.isra.0>

08013b70 <fiprintf>:
 8013b70:	b40e      	push	{r1, r2, r3}
 8013b72:	b503      	push	{r0, r1, lr}
 8013b74:	4601      	mov	r1, r0
 8013b76:	ab03      	add	r3, sp, #12
 8013b78:	4805      	ldr	r0, [pc, #20]	@ (8013b90 <fiprintf+0x20>)
 8013b7a:	f853 2b04 	ldr.w	r2, [r3], #4
 8013b7e:	6800      	ldr	r0, [r0, #0]
 8013b80:	9301      	str	r3, [sp, #4]
 8013b82:	f7ff fab3 	bl	80130ec <_vfiprintf_r>
 8013b86:	b002      	add	sp, #8
 8013b88:	f85d eb04 	ldr.w	lr, [sp], #4
 8013b8c:	b003      	add	sp, #12
 8013b8e:	4770      	bx	lr
 8013b90:	240001d4 	.word	0x240001d4

08013b94 <abort>:
 8013b94:	b508      	push	{r3, lr}
 8013b96:	2006      	movs	r0, #6
 8013b98:	f000 f82c 	bl	8013bf4 <raise>
 8013b9c:	2001      	movs	r0, #1
 8013b9e:	f7f0 fa8d 	bl	80040bc <_exit>

08013ba2 <_raise_r>:
 8013ba2:	291f      	cmp	r1, #31
 8013ba4:	b538      	push	{r3, r4, r5, lr}
 8013ba6:	4605      	mov	r5, r0
 8013ba8:	460c      	mov	r4, r1
 8013baa:	d904      	bls.n	8013bb6 <_raise_r+0x14>
 8013bac:	2316      	movs	r3, #22
 8013bae:	6003      	str	r3, [r0, #0]
 8013bb0:	f04f 30ff 	mov.w	r0, #4294967295
 8013bb4:	bd38      	pop	{r3, r4, r5, pc}
 8013bb6:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8013bb8:	b112      	cbz	r2, 8013bc0 <_raise_r+0x1e>
 8013bba:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8013bbe:	b94b      	cbnz	r3, 8013bd4 <_raise_r+0x32>
 8013bc0:	4628      	mov	r0, r5
 8013bc2:	f000 f831 	bl	8013c28 <_getpid_r>
 8013bc6:	4622      	mov	r2, r4
 8013bc8:	4601      	mov	r1, r0
 8013bca:	4628      	mov	r0, r5
 8013bcc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8013bd0:	f000 b818 	b.w	8013c04 <_kill_r>
 8013bd4:	2b01      	cmp	r3, #1
 8013bd6:	d00a      	beq.n	8013bee <_raise_r+0x4c>
 8013bd8:	1c59      	adds	r1, r3, #1
 8013bda:	d103      	bne.n	8013be4 <_raise_r+0x42>
 8013bdc:	2316      	movs	r3, #22
 8013bde:	6003      	str	r3, [r0, #0]
 8013be0:	2001      	movs	r0, #1
 8013be2:	e7e7      	b.n	8013bb4 <_raise_r+0x12>
 8013be4:	2100      	movs	r1, #0
 8013be6:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8013bea:	4620      	mov	r0, r4
 8013bec:	4798      	blx	r3
 8013bee:	2000      	movs	r0, #0
 8013bf0:	e7e0      	b.n	8013bb4 <_raise_r+0x12>
	...

08013bf4 <raise>:
 8013bf4:	4b02      	ldr	r3, [pc, #8]	@ (8013c00 <raise+0xc>)
 8013bf6:	4601      	mov	r1, r0
 8013bf8:	6818      	ldr	r0, [r3, #0]
 8013bfa:	f7ff bfd2 	b.w	8013ba2 <_raise_r>
 8013bfe:	bf00      	nop
 8013c00:	240001d4 	.word	0x240001d4

08013c04 <_kill_r>:
 8013c04:	b538      	push	{r3, r4, r5, lr}
 8013c06:	4d07      	ldr	r5, [pc, #28]	@ (8013c24 <_kill_r+0x20>)
 8013c08:	2300      	movs	r3, #0
 8013c0a:	4604      	mov	r4, r0
 8013c0c:	4608      	mov	r0, r1
 8013c0e:	4611      	mov	r1, r2
 8013c10:	602b      	str	r3, [r5, #0]
 8013c12:	f7f0 fa43 	bl	800409c <_kill>
 8013c16:	1c43      	adds	r3, r0, #1
 8013c18:	d102      	bne.n	8013c20 <_kill_r+0x1c>
 8013c1a:	682b      	ldr	r3, [r5, #0]
 8013c1c:	b103      	cbz	r3, 8013c20 <_kill_r+0x1c>
 8013c1e:	6023      	str	r3, [r4, #0]
 8013c20:	bd38      	pop	{r3, r4, r5, pc}
 8013c22:	bf00      	nop
 8013c24:	24000a0c 	.word	0x24000a0c

08013c28 <_getpid_r>:
 8013c28:	f7f0 ba30 	b.w	800408c <_getpid>

08013c2c <_init>:
 8013c2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013c2e:	bf00      	nop
 8013c30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013c32:	bc08      	pop	{r3}
 8013c34:	469e      	mov	lr, r3
 8013c36:	4770      	bx	lr

08013c38 <_fini>:
 8013c38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013c3a:	bf00      	nop
 8013c3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013c3e:	bc08      	pop	{r3}
 8013c40:	469e      	mov	lr, r3
 8013c42:	4770      	bx	lr
