Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o D:/Examples/22_FIR_Filter_Direct_Form_Pipeline_2/FIR_Direct_Form_VHDL/FIR_DF_Top_tb_isim_beh.exe -prj D:/Examples/22_FIR_Filter_Direct_Form_Pipeline_2/FIR_Direct_Form_VHDL/FIR_DF_Top_tb_beh.prj work.FIR_DF_Top_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "D:/Examples/22_FIR_Filter_Direct_Form_Pipeline_2/FIR_Direct_Form_VHDL/FIR_DF_Top.vhd" into library work
Parsing VHDL file "D:/Examples/22_FIR_Filter_Direct_Form_Pipeline_2/FIR_Direct_Form_VHDL/FIR_DF_Top_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package textio
Compiling package std_logic_textio
Compiling architecture behavioral of entity FIR_DF_Top [fir_df_top_default]
Compiling architecture behavior of entity fir_df_top_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 8 VHDL Units
Built simulation executable D:/Examples/22_FIR_Filter_Direct_Form_Pipeline_2/FIR_Direct_Form_VHDL/FIR_DF_Top_tb_isim_beh.exe
Fuse Memory Usage: 35100 KB
Fuse CPU Usage: 562 ms
