{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1753104787038 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1753104787038 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 21 19:03:06 2025 " "Processing started: Mon Jul 21 19:03:06 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1753104787038 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104787038 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off eb_controller -c eb_controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off eb_controller -c eb_controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104787038 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1753104787558 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1753104787558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "message_select.v 1 1 " "Found 1 design units, including 1 entities, in source file message_select.v" { { "Info" "ISGN_ENTITY_NAME" "1 message_select " "Found entity 1: message_select" {  } { { "message_select.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/message_select.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753104796559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104796559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/reset_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/reset_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 reset_ff " "Found entity 1: reset_ff" {  } { { "code/components/reset_ff.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/code/components/reset_ff.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753104796559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104796559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "code/components/reg_file.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/code/components/reg_file.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753104796559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104796559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/mux4.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/mux4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "code/components/mux4.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/code/components/mux4.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753104796569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104796569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/mux3.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/mux3.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "code/components/mux3.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/code/components/mux3.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753104796569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104796569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "code/components/mux2.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/code/components/mux2.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753104796569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104796569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/main_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/main_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_decoder " "Found entity 1: main_decoder" {  } { { "code/components/main_decoder.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/code/components/main_decoder.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753104796569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104796569 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "imm_extend.v(19) " "Verilog HDL warning at imm_extend.v(19): extended using \"x\" or \"z\"" {  } { { "code/components/imm_extend.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/code/components/imm_extend.v" 19 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1753104796569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/imm_extend.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/imm_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 imm_extend " "Found entity 1: imm_extend" {  } { { "code/components/imm_extend.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/code/components/imm_extend.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753104796569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104796569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "code/components/datapath.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/code/components/datapath.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753104796569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104796569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "code/components/controller.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/code/components/controller.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753104796585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104796585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/alu_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/alu_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_decoder " "Found entity 1: alu_decoder" {  } { { "code/components/alu_decoder.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/code/components/alu_decoder.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753104796585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104796585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "code/components/alu.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/code/components/alu.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753104796585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104796585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "code/components/adder.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/code/components/adder.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753104796585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104796585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/t1c_riscv_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file code/t1c_riscv_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 t1c_riscv_cpu " "Found entity 1: t1c_riscv_cpu" {  } { { "code/t1c_riscv_cpu.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/code/t1c_riscv_cpu.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753104796585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104796585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/riscv_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file code/riscv_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_cpu " "Found entity 1: riscv_cpu" {  } { { "code/riscv_cpu.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/code/riscv_cpu.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753104796598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104796598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/instr_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file code/instr_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 instr_mem " "Found entity 1: instr_mem" {  } { { "code/instr_mem.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/code/instr_mem.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753104796598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104796598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/data_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file code/data_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "code/data_mem.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/code/data_mem.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753104796598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104796598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "black_line_following.v 1 1 " "Found 1 design units, including 1 entities, in source file black_line_following.v" { { "Info" "ISGN_ENTITY_NAME" "1 black_line_following " "Found entity 1: black_line_following" {  } { { "Black_line_following.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/Black_line_following.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753104796598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104796598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_Controller " "Found entity 1: ADC_Controller" {  } { { "ADC_controller.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/ADC_controller.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753104796598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104796598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_scaling_3125k.v 1 1 " "Found 1 design units, including 1 entities, in source file freq_scaling_3125k.v" { { "Info" "ISGN_ENTITY_NAME" "1 freq_scaling_3125k " "Found entity 1: freq_scaling_3125k" {  } { { "freq_scaling_3125k.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/freq_scaling_3125k.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753104796598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104796598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sam_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file sam_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 SAM_Decoder " "Found entity 1: SAM_Decoder" {  } { { "SAM_Decoder.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/SAM_Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753104796614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104796614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "csl_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file csl_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 CSL_Decoder " "Found entity 1: CSL_Decoder" {  } { { "CSL_Decoder.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/CSL_Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753104796614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104796614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "turn_direction_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file turn_direction_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 turn_direction_logic " "Found entity 1: turn_direction_logic" {  } { { "turn_direction_logic.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/turn_direction_logic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753104796614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104796614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm_generator " "Found entity 1: pwm_generator" {  } { { "pwm_generator.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/pwm_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753104796614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104796614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_sensor.v 1 1 " "Found 1 design units, including 1 entities, in source file color_sensor.v" { { "Info" "ISGN_ENTITY_NAME" "1 color_sensor " "Found entity 1: color_sensor" {  } { { "color_sensor.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/color_sensor.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753104796614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104796614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file led_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_logic " "Found entity 1: led_logic" {  } { { "led_logic.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/led_logic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753104796614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104796614 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "uart_rx.v(67) " "Verilog HDL information at uart_rx.v(67): always construct contains both blocking and non-blocking assignments" {  } { { "uart_rx.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/uart_rx.v" 67 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1753104796614 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PARITY parity uart_rx.v(48) " "Verilog HDL Declaration information at uart_rx.v(48): object \"PARITY\" differs only in case from object \"parity\" in the same scope" {  } { { "uart_rx.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/uart_rx.v" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1753104796614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "uart_rx.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/uart_rx.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753104796628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104796628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slm.v 1 1 " "Found 1 design units, including 1 entities, in source file slm.v" { { "Info" "ISGN_ENTITY_NAME" "1 SLM " "Found entity 1: SLM" {  } { { "SLM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/SLM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753104796628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104796628 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "data DATA uart_tx.v(34) " "Verilog HDL Declaration information at uart_tx.v(34): object \"data\" differs only in case from object \"DATA\" in the same scope" {  } { { "uart_tx.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/uart_tx.v" 34 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1753104796628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_tx.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/uart_tx.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753104796628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104796628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rpm.v 1 1 " "Found 1 design units, including 1 entities, in source file rpm.v" { { "Info" "ISGN_ENTITY_NAME" "1 RPM " "Found entity 1: RPM" {  } { { "RPM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753104796628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104796628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rdm.v 1 1 " "Found 1 design units, including 1 entities, in source file rdm.v" { { "Info" "ISGN_ENTITY_NAME" "1 RDM " "Found entity 1: RDM" {  } { { "RDM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753104796638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104796638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "start_end_points_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file start_end_points_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 start_end_points_decoder " "Found entity 1: start_end_points_decoder" {  } { { "start_end_points_decoder.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/start_end_points_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753104796638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104796638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_controller " "Found entity 1: cpu_controller" {  } { { "cpu_controller.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/cpu_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753104796643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104796643 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "cross node_position_direction.v(66) " "Verilog HDL Declaration warning at node_position_direction.v(66): \"cross\" is SystemVerilog-2005 keyword" {  } { { "node_position_direction.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/node_position_direction.v" 66 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1753104796643 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "node_position_direction.v(70) " "Verilog HDL information at node_position_direction.v(70): always construct contains both blocking and non-blocking assignments" {  } { { "node_position_direction.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/node_position_direction.v" 70 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1753104796643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "node_position_direction.v 1 1 " "Found 1 design units, including 1 entities, in source file node_position_direction.v" { { "Info" "ISGN_ENTITY_NAME" "1 node_position_direction " "Found entity 1: node_position_direction" {  } { { "node_position_direction.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/node_position_direction.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753104796643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104796643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eb_controller_top_module.bdf 1 1 " "Found 1 design units, including 1 entities, in source file eb_controller_top_module.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 eb_controller_top_module " "Found entity 1: eb_controller_top_module" {  } { { "eb_controller_top_module.bdf" "" { Schematic "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/eb_controller_top_module.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753104796648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104796648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "csl_valid.v 1 1 " "Found 1 design units, including 1 entities, in source file csl_valid.v" { { "Info" "ISGN_ENTITY_NAME" "1 csl_valid " "Found entity 1: csl_valid" {  } { { "csl_valid.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/csl_valid.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753104796648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104796648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_resolved.v 1 1 " "Found 1 design units, including 1 entities, in source file all_resolved.v" { { "Info" "ISGN_ENTITY_NAME" "1 all_resolved " "Found entity 1: all_resolved" {  } { { "all_resolved.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/all_resolved.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753104796648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104796648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "robot_enabler.v 1 1 " "Found 1 design units, including 1 entities, in source file robot_enabler.v" { { "Info" "ISGN_ENTITY_NAME" "1 robot_enabler " "Found entity 1: robot_enabler" {  } { { "robot_enabler.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/robot_enabler.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753104796648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104796648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "servo_gripper.v 1 1 " "Found 1 design units, including 1 entities, in source file servo_gripper.v" { { "Info" "ISGN_ENTITY_NAME" "1 servo_gripper " "Found entity 1: servo_gripper" {  } { { "servo_gripper.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/servo_gripper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753104796648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104796648 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PCSrc riscv_cpu.v(19) " "Verilog HDL Implicit Net warning at riscv_cpu.v(19): created implicit net for \"PCSrc\"" {  } { { "code/riscv_cpu.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/code/riscv_cpu.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753104796648 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "eb_controller_top_module " "Elaborating entity \"eb_controller_top_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1753104796724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_scaling_3125k freq_scaling_3125k:inst9 " "Elaborating entity \"freq_scaling_3125k\" for hierarchy \"freq_scaling_3125k:inst9\"" {  } { { "eb_controller_top_module.bdf" "inst9" { Schematic "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/eb_controller_top_module.bdf" { { 176 -256 -72 256 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753104796767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_Controller ADC_Controller:inst1 " "Elaborating entity \"ADC_Controller\" for hierarchy \"ADC_Controller:inst1\"" {  } { { "eb_controller_top_module.bdf" "inst1" { Schematic "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/eb_controller_top_module.bdf" { { 160 320 520 272 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753104796788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:inst17 " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:inst17\"" {  } { { "eb_controller_top_module.bdf" "inst17" { Schematic "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/eb_controller_top_module.bdf" { { 840 392 560 952 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753104796808 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 uart_tx.v(86) " "Verilog HDL assignment warning at uart_tx.v(86): truncated value with size 32 to match size of target (5)" {  } { { "uart_tx.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/uart_tx.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753104796808 "|eb_controller_top_module|uart_tx:inst17"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_tx.v(94) " "Verilog HDL assignment warning at uart_tx.v(94): truncated value with size 32 to match size of target (4)" {  } { { "uart_tx.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/uart_tx.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753104796808 "|eb_controller_top_module|uart_tx:inst17"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 uart_tx.v(98) " "Verilog HDL assignment warning at uart_tx.v(98): truncated value with size 32 to match size of target (5)" {  } { { "uart_tx.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/uart_tx.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753104796808 "|eb_controller_top_module|uart_tx:inst17"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 uart_tx.v(107) " "Verilog HDL assignment warning at uart_tx.v(107): truncated value with size 32 to match size of target (5)" {  } { { "uart_tx.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/uart_tx.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753104796808 "|eb_controller_top_module|uart_tx:inst17"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 uart_tx.v(117) " "Verilog HDL assignment warning at uart_tx.v(117): truncated value with size 32 to match size of target (5)" {  } { { "uart_tx.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/uart_tx.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753104796808 "|eb_controller_top_module|uart_tx:inst17"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "message_select message_select:inst24 " "Elaborating entity \"message_select\" for hierarchy \"message_select:inst24\"" {  } { { "eb_controller_top_module.bdf" "inst24" { Schematic "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/eb_controller_top_module.bdf" { { 1056 336 552 1264 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753104796817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RDM RDM:inst21 " "Elaborating entity \"RDM\" for hierarchy \"RDM:inst21\"" {  } { { "eb_controller_top_module.bdf" "inst21" { Schematic "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/eb_controller_top_module.bdf" { { 1016 -40 184 1160 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753104796828 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RDM.v(17) " "Verilog HDL assignment warning at RDM.v(17): truncated value with size 8 to match size of target (5)" {  } { { "RDM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753104796828 "|eb_controller_top_module|RDM:inst21"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RDM.v(18) " "Verilog HDL assignment warning at RDM.v(18): truncated value with size 8 to match size of target (5)" {  } { { "RDM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753104796828 "|eb_controller_top_module|RDM:inst21"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RDM.v(19) " "Verilog HDL assignment warning at RDM.v(19): truncated value with size 8 to match size of target (5)" {  } { { "RDM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753104796828 "|eb_controller_top_module|RDM:inst21"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RDM.v(21) " "Verilog HDL assignment warning at RDM.v(21): truncated value with size 8 to match size of target (5)" {  } { { "RDM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753104796828 "|eb_controller_top_module|RDM:inst21"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RDM.v(22) " "Verilog HDL assignment warning at RDM.v(22): truncated value with size 8 to match size of target (5)" {  } { { "RDM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753104796828 "|eb_controller_top_module|RDM:inst21"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RDM.v(23) " "Verilog HDL assignment warning at RDM.v(23): truncated value with size 8 to match size of target (5)" {  } { { "RDM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753104796828 "|eb_controller_top_module|RDM:inst21"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RDM.v(25) " "Verilog HDL assignment warning at RDM.v(25): truncated value with size 8 to match size of target (5)" {  } { { "RDM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753104796828 "|eb_controller_top_module|RDM:inst21"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RDM.v(26) " "Verilog HDL assignment warning at RDM.v(26): truncated value with size 8 to match size of target (5)" {  } { { "RDM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753104796828 "|eb_controller_top_module|RDM:inst21"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RDM.v(27) " "Verilog HDL assignment warning at RDM.v(27): truncated value with size 8 to match size of target (5)" {  } { { "RDM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753104796828 "|eb_controller_top_module|RDM:inst21"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RDM.v(29) " "Verilog HDL assignment warning at RDM.v(29): truncated value with size 8 to match size of target (5)" {  } { { "RDM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753104796828 "|eb_controller_top_module|RDM:inst21"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RDM.v(30) " "Verilog HDL assignment warning at RDM.v(30): truncated value with size 8 to match size of target (5)" {  } { { "RDM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753104796828 "|eb_controller_top_module|RDM:inst21"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RDM.v(31) " "Verilog HDL assignment warning at RDM.v(31): truncated value with size 8 to match size of target (5)" {  } { { "RDM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753104796828 "|eb_controller_top_module|RDM:inst21"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RDM.v(230) " "Verilog HDL assignment warning at RDM.v(230): truncated value with size 32 to match size of target (4)" {  } { { "RDM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753104796828 "|eb_controller_top_module|RDM:inst21"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i RDM.v(53) " "Verilog HDL Always Construct warning at RDM.v(53): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "RDM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v" 53 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1753104796828 "|eb_controller_top_module|RDM:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[15\]\[0\] RDM.v(53) " "Inferred latch for \"message\[15\]\[0\]\" at RDM.v(53)" {  } { { "RDM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104796828 "|eb_controller_top_module|RDM:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[15\]\[1\] RDM.v(53) " "Inferred latch for \"message\[15\]\[1\]\" at RDM.v(53)" {  } { { "RDM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104796828 "|eb_controller_top_module|RDM:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[15\]\[2\] RDM.v(53) " "Inferred latch for \"message\[15\]\[2\]\" at RDM.v(53)" {  } { { "RDM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104796828 "|eb_controller_top_module|RDM:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[15\]\[3\] RDM.v(53) " "Inferred latch for \"message\[15\]\[3\]\" at RDM.v(53)" {  } { { "RDM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104796828 "|eb_controller_top_module|RDM:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[15\]\[4\] RDM.v(53) " "Inferred latch for \"message\[15\]\[4\]\" at RDM.v(53)" {  } { { "RDM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104796828 "|eb_controller_top_module|RDM:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[15\]\[5\] RDM.v(53) " "Inferred latch for \"message\[15\]\[5\]\" at RDM.v(53)" {  } { { "RDM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104796828 "|eb_controller_top_module|RDM:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[15\]\[6\] RDM.v(53) " "Inferred latch for \"message\[15\]\[6\]\" at RDM.v(53)" {  } { { "RDM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104796828 "|eb_controller_top_module|RDM:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[15\]\[7\] RDM.v(53) " "Inferred latch for \"message\[15\]\[7\]\" at RDM.v(53)" {  } { { "RDM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104796828 "|eb_controller_top_module|RDM:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[14\]\[0\] RDM.v(53) " "Inferred latch for \"message\[14\]\[0\]\" at RDM.v(53)" {  } { { "RDM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104796828 "|eb_controller_top_module|RDM:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[14\]\[1\] RDM.v(53) " "Inferred latch for \"message\[14\]\[1\]\" at RDM.v(53)" {  } { { "RDM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104796828 "|eb_controller_top_module|RDM:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[14\]\[2\] RDM.v(53) " "Inferred latch for \"message\[14\]\[2\]\" at RDM.v(53)" {  } { { "RDM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104796828 "|eb_controller_top_module|RDM:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[14\]\[3\] RDM.v(53) " "Inferred latch for \"message\[14\]\[3\]\" at RDM.v(53)" {  } { { "RDM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104796828 "|eb_controller_top_module|RDM:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[14\]\[4\] RDM.v(53) " "Inferred latch for \"message\[14\]\[4\]\" at RDM.v(53)" {  } { { "RDM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104796828 "|eb_controller_top_module|RDM:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[14\]\[5\] RDM.v(53) " "Inferred latch for \"message\[14\]\[5\]\" at RDM.v(53)" {  } { { "RDM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104796828 "|eb_controller_top_module|RDM:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[14\]\[6\] RDM.v(53) " "Inferred latch for \"message\[14\]\[6\]\" at RDM.v(53)" {  } { { "RDM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104796828 "|eb_controller_top_module|RDM:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[14\]\[7\] RDM.v(53) " "Inferred latch for \"message\[14\]\[7\]\" at RDM.v(53)" {  } { { "RDM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104796828 "|eb_controller_top_module|RDM:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[13\]\[0\] RDM.v(53) " "Inferred latch for \"message\[13\]\[0\]\" at RDM.v(53)" {  } { { "RDM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104796828 "|eb_controller_top_module|RDM:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[13\]\[1\] RDM.v(53) " "Inferred latch for \"message\[13\]\[1\]\" at RDM.v(53)" {  } { { "RDM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104796828 "|eb_controller_top_module|RDM:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[13\]\[2\] RDM.v(53) " "Inferred latch for \"message\[13\]\[2\]\" at RDM.v(53)" {  } { { "RDM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104796828 "|eb_controller_top_module|RDM:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[13\]\[3\] RDM.v(53) " "Inferred latch for \"message\[13\]\[3\]\" at RDM.v(53)" {  } { { "RDM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104796828 "|eb_controller_top_module|RDM:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[13\]\[4\] RDM.v(53) " "Inferred latch for \"message\[13\]\[4\]\" at RDM.v(53)" {  } { { "RDM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104796828 "|eb_controller_top_module|RDM:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[13\]\[5\] RDM.v(53) " "Inferred latch for \"message\[13\]\[5\]\" at RDM.v(53)" {  } { { "RDM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104796828 "|eb_controller_top_module|RDM:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[13\]\[6\] RDM.v(53) " "Inferred latch for \"message\[13\]\[6\]\" at RDM.v(53)" {  } { { "RDM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104796828 "|eb_controller_top_module|RDM:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[13\]\[7\] RDM.v(53) " "Inferred latch for \"message\[13\]\[7\]\" at RDM.v(53)" {  } { { "RDM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104796828 "|eb_controller_top_module|RDM:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[12\]\[0\] RDM.v(53) " "Inferred latch for \"message\[12\]\[0\]\" at RDM.v(53)" {  } { { "RDM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104796828 "|eb_controller_top_module|RDM:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[12\]\[1\] RDM.v(53) " "Inferred latch for \"message\[12\]\[1\]\" at RDM.v(53)" {  } { { "RDM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104796828 "|eb_controller_top_module|RDM:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[12\]\[2\] RDM.v(53) " "Inferred latch for \"message\[12\]\[2\]\" at RDM.v(53)" {  } { { "RDM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104796828 "|eb_controller_top_module|RDM:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[12\]\[3\] RDM.v(53) " "Inferred latch for \"message\[12\]\[3\]\" at RDM.v(53)" {  } { { "RDM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104796828 "|eb_controller_top_module|RDM:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[12\]\[4\] RDM.v(53) " "Inferred latch for \"message\[12\]\[4\]\" at RDM.v(53)" {  } { { "RDM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104796828 "|eb_controller_top_module|RDM:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[12\]\[5\] RDM.v(53) " "Inferred latch for \"message\[12\]\[5\]\" at RDM.v(53)" {  } { { "RDM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104796828 "|eb_controller_top_module|RDM:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[12\]\[6\] RDM.v(53) " "Inferred latch for \"message\[12\]\[6\]\" at RDM.v(53)" {  } { { "RDM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104796828 "|eb_controller_top_module|RDM:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[12\]\[7\] RDM.v(53) " "Inferred latch for \"message\[12\]\[7\]\" at RDM.v(53)" {  } { { "RDM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104796828 "|eb_controller_top_module|RDM:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[11\]\[0\] RDM.v(53) " "Inferred latch for \"message\[11\]\[0\]\" at RDM.v(53)" {  } { { "RDM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104796828 "|eb_controller_top_module|RDM:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[11\]\[1\] RDM.v(53) " "Inferred latch for \"message\[11\]\[1\]\" at RDM.v(53)" {  } { { "RDM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104796828 "|eb_controller_top_module|RDM:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[11\]\[2\] RDM.v(53) " "Inferred latch for \"message\[11\]\[2\]\" at RDM.v(53)" {  } { { "RDM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104796828 "|eb_controller_top_module|RDM:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[11\]\[3\] RDM.v(53) " "Inferred latch for \"message\[11\]\[3\]\" at RDM.v(53)" {  } { { "RDM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104796828 "|eb_controller_top_module|RDM:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[11\]\[4\] RDM.v(53) " "Inferred latch for \"message\[11\]\[4\]\" at RDM.v(53)" {  } { { "RDM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104796828 "|eb_controller_top_module|RDM:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[11\]\[5\] RDM.v(53) " "Inferred latch for \"message\[11\]\[5\]\" at RDM.v(53)" {  } { { "RDM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104796828 "|eb_controller_top_module|RDM:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[11\]\[6\] RDM.v(53) " "Inferred latch for \"message\[11\]\[6\]\" at RDM.v(53)" {  } { { "RDM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104796828 "|eb_controller_top_module|RDM:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[11\]\[7\] RDM.v(53) " "Inferred latch for \"message\[11\]\[7\]\" at RDM.v(53)" {  } { { "RDM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104796828 "|eb_controller_top_module|RDM:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[10\]\[0\] RDM.v(53) " "Inferred latch for \"message\[10\]\[0\]\" at RDM.v(53)" {  } { { "RDM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104796828 "|eb_controller_top_module|RDM:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[10\]\[1\] RDM.v(53) " "Inferred latch for \"message\[10\]\[1\]\" at RDM.v(53)" {  } { { "RDM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104796828 "|eb_controller_top_module|RDM:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[10\]\[2\] RDM.v(53) " "Inferred latch for \"message\[10\]\[2\]\" at RDM.v(53)" {  } { { "RDM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104796828 "|eb_controller_top_module|RDM:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[10\]\[3\] RDM.v(53) " "Inferred latch for \"message\[10\]\[3\]\" at RDM.v(53)" {  } { { "RDM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104796828 "|eb_controller_top_module|RDM:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[10\]\[4\] RDM.v(53) " "Inferred latch for \"message\[10\]\[4\]\" at RDM.v(53)" {  } { { "RDM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104796828 "|eb_controller_top_module|RDM:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[10\]\[5\] RDM.v(53) " "Inferred latch for \"message\[10\]\[5\]\" at RDM.v(53)" {  } { { "RDM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104796828 "|eb_controller_top_module|RDM:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[10\]\[6\] RDM.v(53) " "Inferred latch for \"message\[10\]\[6\]\" at RDM.v(53)" {  } { { "RDM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104796828 "|eb_controller_top_module|RDM:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[10\]\[7\] RDM.v(53) " "Inferred latch for \"message\[10\]\[7\]\" at RDM.v(53)" {  } { { "RDM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RDM.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104796828 "|eb_controller_top_module|RDM:inst21"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "servo_gripper servo_gripper:inst4 " "Elaborating entity \"servo_gripper\" for hierarchy \"servo_gripper:inst4\"" {  } { { "eb_controller_top_module.bdf" "inst4" { Schematic "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/eb_controller_top_module.bdf" { { 1080 -552 -352 1192 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753104796858 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 servo_gripper.v(78) " "Verilog HDL assignment warning at servo_gripper.v(78): truncated value with size 32 to match size of target (26)" {  } { { "servo_gripper.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/servo_gripper.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753104796858 "|eb_controller_top_module|servo_gripper:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "grip_done servo_gripper.v(119) " "Verilog HDL Always Construct warning at servo_gripper.v(119): inferring latch(es) for variable \"grip_done\", which holds its previous value in one or more paths through the always construct" {  } { { "servo_gripper.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/servo_gripper.v" 119 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1753104796858 "|eb_controller_top_module|servo_gripper:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "leave_done servo_gripper.v(119) " "Verilog HDL Always Construct warning at servo_gripper.v(119): inferring latch(es) for variable \"leave_done\", which holds its previous value in one or more paths through the always construct" {  } { { "servo_gripper.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/servo_gripper.v" 119 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1753104796858 "|eb_controller_top_module|servo_gripper:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 servo_gripper.v(193) " "Verilog HDL assignment warning at servo_gripper.v(193): truncated value with size 32 to match size of target (26)" {  } { { "servo_gripper.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/servo_gripper.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753104796858 "|eb_controller_top_module|servo_gripper:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 servo_gripper.v(199) " "Verilog HDL assignment warning at servo_gripper.v(199): truncated value with size 32 to match size of target (26)" {  } { { "servo_gripper.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/servo_gripper.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753104796858 "|eb_controller_top_module|servo_gripper:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "arm_control servo_gripper.v(183) " "Verilog HDL Always Construct warning at servo_gripper.v(183): inferring latch(es) for variable \"arm_control\", which holds its previous value in one or more paths through the always construct" {  } { { "servo_gripper.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/servo_gripper.v" 183 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1753104796858 "|eb_controller_top_module|servo_gripper:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 servo_gripper.v(218) " "Verilog HDL assignment warning at servo_gripper.v(218): truncated value with size 32 to match size of target (26)" {  } { { "servo_gripper.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/servo_gripper.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753104796858 "|eb_controller_top_module|servo_gripper:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 servo_gripper.v(224) " "Verilog HDL assignment warning at servo_gripper.v(224): truncated value with size 32 to match size of target (26)" {  } { { "servo_gripper.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/servo_gripper.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753104796858 "|eb_controller_top_module|servo_gripper:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "gripper_control servo_gripper.v(208) " "Verilog HDL Always Construct warning at servo_gripper.v(208): inferring latch(es) for variable \"gripper_control\", which holds its previous value in one or more paths through the always construct" {  } { { "servo_gripper.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/servo_gripper.v" 208 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1753104796858 "|eb_controller_top_module|servo_gripper:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 servo_gripper.v(238) " "Verilog HDL assignment warning at servo_gripper.v(238): truncated value with size 32 to match size of target (20)" {  } { { "servo_gripper.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/servo_gripper.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753104796858 "|eb_controller_top_module|servo_gripper:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 servo_gripper.v(254) " "Verilog HDL assignment warning at servo_gripper.v(254): truncated value with size 32 to match size of target (20)" {  } { { "servo_gripper.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/servo_gripper.v" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753104796858 "|eb_controller_top_module|servo_gripper:inst4"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "servo_gripper.v(266) " "Verilog HDL Case Statement information at servo_gripper.v(266): all case item expressions in this case statement are onehot" {  } { { "servo_gripper.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/servo_gripper.v" 266 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1753104796858 "|eb_controller_top_module|servo_gripper:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gripper_control\[0\] servo_gripper.v(208) " "Inferred latch for \"gripper_control\[0\]\" at servo_gripper.v(208)" {  } { { "servo_gripper.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/servo_gripper.v" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104796858 "|eb_controller_top_module|servo_gripper:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gripper_control\[1\] servo_gripper.v(208) " "Inferred latch for \"gripper_control\[1\]\" at servo_gripper.v(208)" {  } { { "servo_gripper.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/servo_gripper.v" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104796858 "|eb_controller_top_module|servo_gripper:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arm_control\[0\] servo_gripper.v(183) " "Inferred latch for \"arm_control\[0\]\" at servo_gripper.v(183)" {  } { { "servo_gripper.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/servo_gripper.v" 183 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104796858 "|eb_controller_top_module|servo_gripper:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arm_control\[1\] servo_gripper.v(183) " "Inferred latch for \"arm_control\[1\]\" at servo_gripper.v(183)" {  } { { "servo_gripper.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/servo_gripper.v" 183 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104796858 "|eb_controller_top_module|servo_gripper:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leave_done servo_gripper.v(119) " "Inferred latch for \"leave_done\" at servo_gripper.v(119)" {  } { { "servo_gripper.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/servo_gripper.v" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104796858 "|eb_controller_top_module|servo_gripper:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "grip_done servo_gripper.v(119) " "Inferred latch for \"grip_done\" at servo_gripper.v(119)" {  } { { "servo_gripper.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/servo_gripper.v" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104796858 "|eb_controller_top_module|servo_gripper:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "start_end_points_decoder start_end_points_decoder:inst13 " "Elaborating entity \"start_end_points_decoder\" for hierarchy \"start_end_points_decoder:inst13\"" {  } { { "eb_controller_top_module.bdf" "inst13" { Schematic "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/eb_controller_top_module.bdf" { { 400 72 440 640 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753104796896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csl_valid csl_valid:inst2 " "Elaborating entity \"csl_valid\" for hierarchy \"csl_valid:inst2\"" {  } { { "eb_controller_top_module.bdf" "inst2" { Schematic "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/eb_controller_top_module.bdf" { { 960 1648 1824 1072 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753104796896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CSL_Decoder CSL_Decoder:inst28 " "Elaborating entity \"CSL_Decoder\" for hierarchy \"CSL_Decoder:inst28\"" {  } { { "eb_controller_top_module.bdf" "inst28" { Schematic "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/eb_controller_top_module.bdf" { { 984 696 992 1160 "inst28" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753104796918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:inst16 " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:inst16\"" {  } { { "eb_controller_top_module.bdf" "inst16" { Schematic "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/eb_controller_top_module.bdf" { { 696 0 184 808 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753104796938 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parity_calc uart_rx.v(53) " "Verilog HDL or VHDL warning at uart_rx.v(53): object \"parity_calc\" assigned a value but never read" {  } { { "uart_rx.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/uart_rx.v" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1753104796938 "|eb_controller_top_module|uart_rx:inst16"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 uart_rx.v(88) " "Verilog HDL assignment warning at uart_rx.v(88): truncated value with size 32 to match size of target (5)" {  } { { "uart_rx.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/uart_rx.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753104796938 "|eb_controller_top_module|uart_rx:inst16"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_rx.v(100) " "Verilog HDL assignment warning at uart_rx.v(100): truncated value with size 32 to match size of target (3)" {  } { { "uart_rx.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/uart_rx.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753104796938 "|eb_controller_top_module|uart_rx:inst16"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 uart_rx.v(105) " "Verilog HDL assignment warning at uart_rx.v(105): truncated value with size 32 to match size of target (5)" {  } { { "uart_rx.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/uart_rx.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753104796938 "|eb_controller_top_module|uart_rx:inst16"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 uart_rx.v(107) " "Verilog HDL assignment warning at uart_rx.v(107): truncated value with size 32 to match size of target (5)" {  } { { "uart_rx.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/uart_rx.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753104796938 "|eb_controller_top_module|uart_rx:inst16"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 uart_rx.v(125) " "Verilog HDL assignment warning at uart_rx.v(125): truncated value with size 32 to match size of target (5)" {  } { { "uart_rx.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/uart_rx.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753104796938 "|eb_controller_top_module|uart_rx:inst16"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 uart_rx.v(127) " "Verilog HDL assignment warning at uart_rx.v(127): truncated value with size 32 to match size of target (5)" {  } { { "uart_rx.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/uart_rx.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753104796938 "|eb_controller_top_module|uart_rx:inst16"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 uart_rx.v(141) " "Verilog HDL assignment warning at uart_rx.v(141): truncated value with size 32 to match size of target (5)" {  } { { "uart_rx.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/uart_rx.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753104796938 "|eb_controller_top_module|uart_rx:inst16"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "turn_direction_logic turn_direction_logic:inst " "Elaborating entity \"turn_direction_logic\" for hierarchy \"turn_direction_logic:inst\"" {  } { { "eb_controller_top_module.bdf" "inst" { Schematic "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/eb_controller_top_module.bdf" { { 160 1584 1880 368 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753104796938 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mode turn_direction_logic.v(43) " "Verilog HDL or VHDL warning at turn_direction_logic.v(43): object \"mode\" assigned a value but never read" {  } { { "turn_direction_logic.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/turn_direction_logic.v" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1753104796938 "|eb_controller_top_module|turn_direction_logic:inst"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "PU_seq turn_direction_logic.v(33) " "Verilog HDL warning at turn_direction_logic.v(33): initial value for variable PU_seq should be constant" {  } { { "turn_direction_logic.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/turn_direction_logic.v" 33 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1753104796954 "|eb_controller_top_module|turn_direction_logic:inst"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "FU_seq turn_direction_logic.v(33) " "Verilog HDL warning at turn_direction_logic.v(33): initial value for variable FU_seq should be constant" {  } { { "turn_direction_logic.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/turn_direction_logic.v" 33 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1753104796954 "|eb_controller_top_module|turn_direction_logic:inst"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "WU_seq turn_direction_logic.v(33) " "Verilog HDL warning at turn_direction_logic.v(33): initial value for variable WU_seq should be constant" {  } { { "turn_direction_logic.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/turn_direction_logic.v" 33 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1753104796954 "|eb_controller_top_module|turn_direction_logic:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 turn_direction_logic.v(81) " "Verilog HDL assignment warning at turn_direction_logic.v(81): truncated value with size 32 to match size of target (4)" {  } { { "turn_direction_logic.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/turn_direction_logic.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753104796954 "|eb_controller_top_module|turn_direction_logic:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 turn_direction_logic.v(94) " "Verilog HDL assignment warning at turn_direction_logic.v(94): truncated value with size 32 to match size of target (4)" {  } { { "turn_direction_logic.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/turn_direction_logic.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753104796954 "|eb_controller_top_module|turn_direction_logic:inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "PU_seq 0 turn_direction_logic.v(32) " "Net \"PU_seq\" at turn_direction_logic.v(32) has no driver or initial value, using a default initial value '0'" {  } { { "turn_direction_logic.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/turn_direction_logic.v" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1753104796954 "|eb_controller_top_module|turn_direction_logic:inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "FU_seq 0 turn_direction_logic.v(32) " "Net \"FU_seq\" at turn_direction_logic.v(32) has no driver or initial value, using a default initial value '0'" {  } { { "turn_direction_logic.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/turn_direction_logic.v" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1753104796954 "|eb_controller_top_module|turn_direction_logic:inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "WU_seq 0 turn_direction_logic.v(32) " "Net \"WU_seq\" at turn_direction_logic.v(32) has no driver or initial value, using a default initial value '0'" {  } { { "turn_direction_logic.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/turn_direction_logic.v" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1753104796954 "|eb_controller_top_module|turn_direction_logic:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "node_position_direction node_position_direction:inst11 " "Elaborating entity \"node_position_direction\" for hierarchy \"node_position_direction:inst11\"" {  } { { "eb_controller_top_module.bdf" "inst11" { Schematic "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/eb_controller_top_module.bdf" { { 208 1152 1456 320 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753104796967 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 node_position_direction.v(25) " "Verilog HDL assignment warning at node_position_direction.v(25): truncated value with size 32 to match size of target (4)" {  } { { "node_position_direction.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/node_position_direction.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753104796968 "|eb_controller_top_module|node_position_direction:inst11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 node_position_direction.v(27) " "Verilog HDL assignment warning at node_position_direction.v(27): truncated value with size 32 to match size of target (4)" {  } { { "node_position_direction.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/node_position_direction.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753104796968 "|eb_controller_top_module|node_position_direction:inst11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 node_position_direction.v(28) " "Verilog HDL assignment warning at node_position_direction.v(28): truncated value with size 32 to match size of target (4)" {  } { { "node_position_direction.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/node_position_direction.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753104796968 "|eb_controller_top_module|node_position_direction:inst11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 node_position_direction.v(29) " "Verilog HDL assignment warning at node_position_direction.v(29): truncated value with size 32 to match size of target (4)" {  } { { "node_position_direction.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/node_position_direction.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753104796968 "|eb_controller_top_module|node_position_direction:inst11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 node_position_direction.v(30) " "Verilog HDL assignment warning at node_position_direction.v(30): truncated value with size 32 to match size of target (4)" {  } { { "node_position_direction.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/node_position_direction.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753104796968 "|eb_controller_top_module|node_position_direction:inst11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 node_position_direction.v(31) " "Verilog HDL assignment warning at node_position_direction.v(31): truncated value with size 32 to match size of target (4)" {  } { { "node_position_direction.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/node_position_direction.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753104796968 "|eb_controller_top_module|node_position_direction:inst11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 node_position_direction.v(32) " "Verilog HDL assignment warning at node_position_direction.v(32): truncated value with size 32 to match size of target (4)" {  } { { "node_position_direction.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/node_position_direction.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753104796968 "|eb_controller_top_module|node_position_direction:inst11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 node_position_direction.v(33) " "Verilog HDL assignment warning at node_position_direction.v(33): truncated value with size 32 to match size of target (4)" {  } { { "node_position_direction.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/node_position_direction.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753104796968 "|eb_controller_top_module|node_position_direction:inst11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 node_position_direction.v(34) " "Verilog HDL assignment warning at node_position_direction.v(34): truncated value with size 32 to match size of target (4)" {  } { { "node_position_direction.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/node_position_direction.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753104796968 "|eb_controller_top_module|node_position_direction:inst11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 node_position_direction.v(35) " "Verilog HDL assignment warning at node_position_direction.v(35): truncated value with size 32 to match size of target (4)" {  } { { "node_position_direction.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/node_position_direction.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753104796968 "|eb_controller_top_module|node_position_direction:inst11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 node_position_direction.v(48) " "Verilog HDL assignment warning at node_position_direction.v(48): truncated value with size 32 to match size of target (4)" {  } { { "node_position_direction.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/node_position_direction.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753104796968 "|eb_controller_top_module|node_position_direction:inst11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 node_position_direction.v(49) " "Verilog HDL assignment warning at node_position_direction.v(49): truncated value with size 32 to match size of target (4)" {  } { { "node_position_direction.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/node_position_direction.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753104796968 "|eb_controller_top_module|node_position_direction:inst11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 node_position_direction.v(50) " "Verilog HDL assignment warning at node_position_direction.v(50): truncated value with size 32 to match size of target (4)" {  } { { "node_position_direction.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/node_position_direction.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753104796968 "|eb_controller_top_module|node_position_direction:inst11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 node_position_direction.v(51) " "Verilog HDL assignment warning at node_position_direction.v(51): truncated value with size 32 to match size of target (4)" {  } { { "node_position_direction.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/node_position_direction.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753104796968 "|eb_controller_top_module|node_position_direction:inst11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 node_position_direction.v(52) " "Verilog HDL assignment warning at node_position_direction.v(52): truncated value with size 32 to match size of target (4)" {  } { { "node_position_direction.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/node_position_direction.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753104796968 "|eb_controller_top_module|node_position_direction:inst11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 node_position_direction.v(53) " "Verilog HDL assignment warning at node_position_direction.v(53): truncated value with size 32 to match size of target (4)" {  } { { "node_position_direction.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/node_position_direction.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753104796968 "|eb_controller_top_module|node_position_direction:inst11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 node_position_direction.v(54) " "Verilog HDL assignment warning at node_position_direction.v(54): truncated value with size 32 to match size of target (4)" {  } { { "node_position_direction.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/node_position_direction.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753104796968 "|eb_controller_top_module|node_position_direction:inst11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 node_position_direction.v(55) " "Verilog HDL assignment warning at node_position_direction.v(55): truncated value with size 32 to match size of target (4)" {  } { { "node_position_direction.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/node_position_direction.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753104796968 "|eb_controller_top_module|node_position_direction:inst11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 node_position_direction.v(56) " "Verilog HDL assignment warning at node_position_direction.v(56): truncated value with size 32 to match size of target (4)" {  } { { "node_position_direction.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/node_position_direction.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753104796968 "|eb_controller_top_module|node_position_direction:inst11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_controller cpu_controller:inst8 " "Elaborating entity \"cpu_controller\" for hierarchy \"cpu_controller:inst8\"" {  } { { "eb_controller_top_module.bdf" "inst8" { Schematic "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/eb_controller_top_module.bdf" { { 328 752 1016 472 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753104797069 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 cpu_controller.v(44) " "Verilog HDL assignment warning at cpu_controller.v(44): truncated value with size 8 to match size of target (5)" {  } { { "cpu_controller.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/cpu_controller.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753104797069 "|eb_controller_top_module|cpu_controller:inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t1c_riscv_cpu t1c_riscv_cpu:inst14 " "Elaborating entity \"t1c_riscv_cpu\" for hierarchy \"t1c_riscv_cpu:inst14\"" {  } { { "eb_controller_top_module.bdf" "inst14" { Schematic "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/eb_controller_top_module.bdf" { { 360 1168 1416 504 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753104797102 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 t1c_riscv_cpu.v(33) " "Verilog HDL assignment warning at t1c_riscv_cpu.v(33): truncated value with size 32 to match size of target (1)" {  } { { "code/t1c_riscv_cpu.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/code/t1c_riscv_cpu.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753104797102 "|eb_controller_top_module|t1c_riscv_cpu:inst14"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "riscv_cpu t1c_riscv_cpu:inst14\|riscv_cpu:rvcpu " "Elaborating entity \"riscv_cpu\" for hierarchy \"t1c_riscv_cpu:inst14\|riscv_cpu:rvcpu\"" {  } { { "code/t1c_riscv_cpu.v" "rvcpu" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/code/t1c_riscv_cpu.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753104797118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller t1c_riscv_cpu:inst14\|riscv_cpu:rvcpu\|controller:c " "Elaborating entity \"controller\" for hierarchy \"t1c_riscv_cpu:inst14\|riscv_cpu:rvcpu\|controller:c\"" {  } { { "code/riscv_cpu.v" "c" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/code/riscv_cpu.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753104797134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_decoder t1c_riscv_cpu:inst14\|riscv_cpu:rvcpu\|controller:c\|main_decoder:md " "Elaborating entity \"main_decoder\" for hierarchy \"t1c_riscv_cpu:inst14\|riscv_cpu:rvcpu\|controller:c\|main_decoder:md\"" {  } { { "code/components/controller.v" "md" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/code/components/controller.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753104797147 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "main_decoder.v(27) " "Verilog HDL Case Statement warning at main_decoder.v(27): incomplete case statement has no default case item" {  } { { "code/components/main_decoder.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/code/components/main_decoder.v" 27 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1753104797147 "|eb_controller_top_module|t1c_riscv_cpu:inst14|riscv_cpu:rvcpu|controller:c|main_decoder:md"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_decoder t1c_riscv_cpu:inst14\|riscv_cpu:rvcpu\|controller:c\|alu_decoder:ad " "Elaborating entity \"alu_decoder\" for hierarchy \"t1c_riscv_cpu:inst14\|riscv_cpu:rvcpu\|controller:c\|alu_decoder:ad\"" {  } { { "code/components/controller.v" "ad" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/code/components/controller.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753104797163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath t1c_riscv_cpu:inst14\|riscv_cpu:rvcpu\|datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"t1c_riscv_cpu:inst14\|riscv_cpu:rvcpu\|datapath:dp\"" {  } { { "code/riscv_cpu.v" "dp" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/code/riscv_cpu.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753104797163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_ff t1c_riscv_cpu:inst14\|riscv_cpu:rvcpu\|datapath:dp\|reset_ff:pcreg " "Elaborating entity \"reset_ff\" for hierarchy \"t1c_riscv_cpu:inst14\|riscv_cpu:rvcpu\|datapath:dp\|reset_ff:pcreg\"" {  } { { "code/components/datapath.v" "pcreg" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/code/components/datapath.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753104797196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder t1c_riscv_cpu:inst14\|riscv_cpu:rvcpu\|datapath:dp\|adder:pcadd4 " "Elaborating entity \"adder\" for hierarchy \"t1c_riscv_cpu:inst14\|riscv_cpu:rvcpu\|datapath:dp\|adder:pcadd4\"" {  } { { "code/components/datapath.v" "pcadd4" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/code/components/datapath.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753104797196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 t1c_riscv_cpu:inst14\|riscv_cpu:rvcpu\|datapath:dp\|mux2:pcmux " "Elaborating entity \"mux2\" for hierarchy \"t1c_riscv_cpu:inst14\|riscv_cpu:rvcpu\|datapath:dp\|mux2:pcmux\"" {  } { { "code/components/datapath.v" "pcmux" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/code/components/datapath.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753104797208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file t1c_riscv_cpu:inst14\|riscv_cpu:rvcpu\|datapath:dp\|reg_file:rf " "Elaborating entity \"reg_file\" for hierarchy \"t1c_riscv_cpu:inst14\|riscv_cpu:rvcpu\|datapath:dp\|reg_file:rf\"" {  } { { "code/components/datapath.v" "rf" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/code/components/datapath.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753104797218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imm_extend t1c_riscv_cpu:inst14\|riscv_cpu:rvcpu\|datapath:dp\|imm_extend:ext " "Elaborating entity \"imm_extend\" for hierarchy \"t1c_riscv_cpu:inst14\|riscv_cpu:rvcpu\|datapath:dp\|imm_extend:ext\"" {  } { { "code/components/datapath.v" "ext" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/code/components/datapath.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753104797228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu t1c_riscv_cpu:inst14\|riscv_cpu:rvcpu\|datapath:dp\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"t1c_riscv_cpu:inst14\|riscv_cpu:rvcpu\|datapath:dp\|alu:alu\"" {  } { { "code/components/datapath.v" "alu" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/code/components/datapath.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753104797244 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.v(26) " "Verilog HDL Case Statement warning at alu.v(26): incomplete case statement has no default case item" {  } { { "code/components/alu.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/code/components/alu.v" 26 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1753104797244 "|eb_controller_top_module|t1c_riscv_cpu:inst14|riscv_cpu:rvcpu|datapath:dp|alu:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 t1c_riscv_cpu:inst14\|riscv_cpu:rvcpu\|datapath:dp\|mux4:resultmux " "Elaborating entity \"mux4\" for hierarchy \"t1c_riscv_cpu:inst14\|riscv_cpu:rvcpu\|datapath:dp\|mux4:resultmux\"" {  } { { "code/components/datapath.v" "resultmux" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/code/components/datapath.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753104797247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_mem t1c_riscv_cpu:inst14\|instr_mem:instrmem " "Elaborating entity \"instr_mem\" for hierarchy \"t1c_riscv_cpu:inst14\|instr_mem:instrmem\"" {  } { { "code/t1c_riscv_cpu.v" "instrmem" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/code/t1c_riscv_cpu.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753104797268 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "256 0 511 instr_mem.v(15) " "Verilog HDL warning at instr_mem.v(15): number of words (256) in memory file does not match the number of elements in the address range \[0:511\]" {  } { { "code/instr_mem.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/code/instr_mem.v" 15 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1753104797268 "|eb_controller_top_module|t1c_riscv_cpu:inst14|instr_mem:instrmem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instr_ram.data_a 0 instr_mem.v(10) " "Net \"instr_ram.data_a\" at instr_mem.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "code/instr_mem.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/code/instr_mem.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1753104797283 "|eb_controller_top_module|t1c_riscv_cpu:inst14|instr_mem:instrmem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instr_ram.waddr_a 0 instr_mem.v(10) " "Net \"instr_ram.waddr_a\" at instr_mem.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "code/instr_mem.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/code/instr_mem.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1753104797283 "|eb_controller_top_module|t1c_riscv_cpu:inst14|instr_mem:instrmem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instr_ram.we_a 0 instr_mem.v(10) " "Net \"instr_ram.we_a\" at instr_mem.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "code/instr_mem.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/code/instr_mem.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1753104797283 "|eb_controller_top_module|t1c_riscv_cpu:inst14|instr_mem:instrmem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mem t1c_riscv_cpu:inst14\|data_mem:datamem " "Elaborating entity \"data_mem\" for hierarchy \"t1c_riscv_cpu:inst14\|data_mem:datamem\"" {  } { { "code/t1c_riscv_cpu.v" "datamem" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/code/t1c_riscv_cpu.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753104797299 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 data_mem.v(14) " "Verilog HDL assignment warning at data_mem.v(14): truncated value with size 32 to match size of target (6)" {  } { { "code/data_mem.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/code/data_mem.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753104797299 "|eb_controller_top_module|t1c_riscv_cpu:inst14|data_mem:datamem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 data_mem.v(42) " "Verilog HDL assignment warning at data_mem.v(42): truncated value with size 32 to match size of target (8)" {  } { { "code/data_mem.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/code/data_mem.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753104797314 "|eb_controller_top_module|t1c_riscv_cpu:inst14|data_mem:datamem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 data_mem.v(43) " "Verilog HDL assignment warning at data_mem.v(43): truncated value with size 32 to match size of target (16)" {  } { { "code/data_mem.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/code/data_mem.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753104797314 "|eb_controller_top_module|t1c_riscv_cpu:inst14|data_mem:datamem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SAM_Decoder SAM_Decoder:inst27 " "Elaborating entity \"SAM_Decoder\" for hierarchy \"SAM_Decoder:inst27\"" {  } { { "eb_controller_top_module.bdf" "inst27" { Schematic "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/eb_controller_top_module.bdf" { { 768 696 920 912 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753104797890 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 SAM_Decoder.v(112) " "Verilog HDL assignment warning at SAM_Decoder.v(112): truncated value with size 8 to match size of target (5)" {  } { { "SAM_Decoder.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/SAM_Decoder.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753104797890 "|eb_controller_top_module|SAM_Decoder:inst27"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 SAM_Decoder.v(113) " "Verilog HDL assignment warning at SAM_Decoder.v(113): truncated value with size 8 to match size of target (5)" {  } { { "SAM_Decoder.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/SAM_Decoder.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753104797890 "|eb_controller_top_module|SAM_Decoder:inst27"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 SAM_Decoder.v(297) " "Verilog HDL assignment warning at SAM_Decoder.v(297): truncated value with size 32 to match size of target (2)" {  } { { "SAM_Decoder.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/SAM_Decoder.v" 297 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753104797890 "|eb_controller_top_module|SAM_Decoder:inst27"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 SAM_Decoder.v(302) " "Verilog HDL assignment warning at SAM_Decoder.v(302): truncated value with size 8 to match size of target (5)" {  } { { "SAM_Decoder.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/SAM_Decoder.v" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753104797890 "|eb_controller_top_module|SAM_Decoder:inst27"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 SAM_Decoder.v(311) " "Verilog HDL assignment warning at SAM_Decoder.v(311): truncated value with size 8 to match size of target (5)" {  } { { "SAM_Decoder.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/SAM_Decoder.v" 311 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753104797890 "|eb_controller_top_module|SAM_Decoder:inst27"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 SAM_Decoder.v(319) " "Verilog HDL assignment warning at SAM_Decoder.v(319): truncated value with size 8 to match size of target (5)" {  } { { "SAM_Decoder.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/SAM_Decoder.v" 319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753104797890 "|eb_controller_top_module|SAM_Decoder:inst27"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 SAM_Decoder.v(320) " "Verilog HDL assignment warning at SAM_Decoder.v(320): truncated value with size 8 to match size of target (5)" {  } { { "SAM_Decoder.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/SAM_Decoder.v" 320 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753104797890 "|eb_controller_top_module|SAM_Decoder:inst27"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 SAM_Decoder.v(330) " "Verilog HDL assignment warning at SAM_Decoder.v(330): truncated value with size 32 to match size of target (2)" {  } { { "SAM_Decoder.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/SAM_Decoder.v" 330 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753104797890 "|eb_controller_top_module|SAM_Decoder:inst27"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 SAM_Decoder.v(333) " "Verilog HDL assignment warning at SAM_Decoder.v(333): truncated value with size 8 to match size of target (5)" {  } { { "SAM_Decoder.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/SAM_Decoder.v" 333 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753104797890 "|eb_controller_top_module|SAM_Decoder:inst27"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 SAM_Decoder.v(341) " "Verilog HDL assignment warning at SAM_Decoder.v(341): truncated value with size 8 to match size of target (5)" {  } { { "SAM_Decoder.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/SAM_Decoder.v" 341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753104797890 "|eb_controller_top_module|SAM_Decoder:inst27"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 SAM_Decoder.v(349) " "Verilog HDL assignment warning at SAM_Decoder.v(349): truncated value with size 8 to match size of target (5)" {  } { { "SAM_Decoder.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/SAM_Decoder.v" 349 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753104797890 "|eb_controller_top_module|SAM_Decoder:inst27"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 SAM_Decoder.v(350) " "Verilog HDL assignment warning at SAM_Decoder.v(350): truncated value with size 8 to match size of target (5)" {  } { { "SAM_Decoder.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/SAM_Decoder.v" 350 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753104797890 "|eb_controller_top_module|SAM_Decoder:inst27"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 SAM_Decoder.v(360) " "Verilog HDL assignment warning at SAM_Decoder.v(360): truncated value with size 32 to match size of target (2)" {  } { { "SAM_Decoder.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/SAM_Decoder.v" 360 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753104797898 "|eb_controller_top_module|SAM_Decoder:inst27"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 SAM_Decoder.v(363) " "Verilog HDL assignment warning at SAM_Decoder.v(363): truncated value with size 8 to match size of target (5)" {  } { { "SAM_Decoder.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/SAM_Decoder.v" 363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753104797898 "|eb_controller_top_module|SAM_Decoder:inst27"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 SAM_Decoder.v(371) " "Verilog HDL assignment warning at SAM_Decoder.v(371): truncated value with size 8 to match size of target (5)" {  } { { "SAM_Decoder.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/SAM_Decoder.v" 371 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753104797898 "|eb_controller_top_module|SAM_Decoder:inst27"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 SAM_Decoder.v(379) " "Verilog HDL assignment warning at SAM_Decoder.v(379): truncated value with size 8 to match size of target (5)" {  } { { "SAM_Decoder.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/SAM_Decoder.v" 379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753104797898 "|eb_controller_top_module|SAM_Decoder:inst27"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 SAM_Decoder.v(380) " "Verilog HDL assignment warning at SAM_Decoder.v(380): truncated value with size 8 to match size of target (5)" {  } { { "SAM_Decoder.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/SAM_Decoder.v" 380 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753104797898 "|eb_controller_top_module|SAM_Decoder:inst27"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 SAM_Decoder.v(399) " "Verilog HDL assignment warning at SAM_Decoder.v(399): truncated value with size 32 to match size of target (2)" {  } { { "SAM_Decoder.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/SAM_Decoder.v" 399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753104797898 "|eb_controller_top_module|SAM_Decoder:inst27"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RPM RPM:inst22 " "Elaborating entity \"RPM\" for hierarchy \"RPM:inst22\"" {  } { { "eb_controller_top_module.bdf" "inst22" { Schematic "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/eb_controller_top_module.bdf" { { 1176 -48 168 1320 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753104797939 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RPM.v(17) " "Verilog HDL assignment warning at RPM.v(17): truncated value with size 8 to match size of target (5)" {  } { { "RPM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753104797939 "|eb_controller_top_module|RPM:inst22"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RPM.v(18) " "Verilog HDL assignment warning at RPM.v(18): truncated value with size 8 to match size of target (5)" {  } { { "RPM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753104797939 "|eb_controller_top_module|RPM:inst22"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RPM.v(19) " "Verilog HDL assignment warning at RPM.v(19): truncated value with size 8 to match size of target (5)" {  } { { "RPM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753104797939 "|eb_controller_top_module|RPM:inst22"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RPM.v(21) " "Verilog HDL assignment warning at RPM.v(21): truncated value with size 8 to match size of target (5)" {  } { { "RPM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753104797939 "|eb_controller_top_module|RPM:inst22"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RPM.v(22) " "Verilog HDL assignment warning at RPM.v(22): truncated value with size 8 to match size of target (5)" {  } { { "RPM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753104797939 "|eb_controller_top_module|RPM:inst22"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RPM.v(23) " "Verilog HDL assignment warning at RPM.v(23): truncated value with size 8 to match size of target (5)" {  } { { "RPM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753104797939 "|eb_controller_top_module|RPM:inst22"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RPM.v(25) " "Verilog HDL assignment warning at RPM.v(25): truncated value with size 8 to match size of target (5)" {  } { { "RPM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753104797939 "|eb_controller_top_module|RPM:inst22"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RPM.v(26) " "Verilog HDL assignment warning at RPM.v(26): truncated value with size 8 to match size of target (5)" {  } { { "RPM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753104797939 "|eb_controller_top_module|RPM:inst22"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RPM.v(27) " "Verilog HDL assignment warning at RPM.v(27): truncated value with size 8 to match size of target (5)" {  } { { "RPM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753104797939 "|eb_controller_top_module|RPM:inst22"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RPM.v(29) " "Verilog HDL assignment warning at RPM.v(29): truncated value with size 8 to match size of target (5)" {  } { { "RPM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753104797939 "|eb_controller_top_module|RPM:inst22"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RPM.v(30) " "Verilog HDL assignment warning at RPM.v(30): truncated value with size 8 to match size of target (5)" {  } { { "RPM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753104797939 "|eb_controller_top_module|RPM:inst22"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RPM.v(31) " "Verilog HDL assignment warning at RPM.v(31): truncated value with size 8 to match size of target (5)" {  } { { "RPM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753104797939 "|eb_controller_top_module|RPM:inst22"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RPM.v(233) " "Verilog HDL assignment warning at RPM.v(233): truncated value with size 32 to match size of target (4)" {  } { { "RPM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753104797939 "|eb_controller_top_module|RPM:inst22"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i RPM.v(53) " "Verilog HDL Always Construct warning at RPM.v(53): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "RPM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v" 53 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1753104797939 "|eb_controller_top_module|RPM:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[15\]\[0\] RPM.v(53) " "Inferred latch for \"message\[15\]\[0\]\" at RPM.v(53)" {  } { { "RPM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104797939 "|eb_controller_top_module|RPM:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[15\]\[1\] RPM.v(53) " "Inferred latch for \"message\[15\]\[1\]\" at RPM.v(53)" {  } { { "RPM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104797939 "|eb_controller_top_module|RPM:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[15\]\[2\] RPM.v(53) " "Inferred latch for \"message\[15\]\[2\]\" at RPM.v(53)" {  } { { "RPM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104797939 "|eb_controller_top_module|RPM:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[15\]\[3\] RPM.v(53) " "Inferred latch for \"message\[15\]\[3\]\" at RPM.v(53)" {  } { { "RPM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104797939 "|eb_controller_top_module|RPM:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[15\]\[4\] RPM.v(53) " "Inferred latch for \"message\[15\]\[4\]\" at RPM.v(53)" {  } { { "RPM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104797939 "|eb_controller_top_module|RPM:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[15\]\[5\] RPM.v(53) " "Inferred latch for \"message\[15\]\[5\]\" at RPM.v(53)" {  } { { "RPM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104797939 "|eb_controller_top_module|RPM:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[15\]\[6\] RPM.v(53) " "Inferred latch for \"message\[15\]\[6\]\" at RPM.v(53)" {  } { { "RPM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104797939 "|eb_controller_top_module|RPM:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[15\]\[7\] RPM.v(53) " "Inferred latch for \"message\[15\]\[7\]\" at RPM.v(53)" {  } { { "RPM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104797939 "|eb_controller_top_module|RPM:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[14\]\[0\] RPM.v(53) " "Inferred latch for \"message\[14\]\[0\]\" at RPM.v(53)" {  } { { "RPM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104797939 "|eb_controller_top_module|RPM:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[14\]\[1\] RPM.v(53) " "Inferred latch for \"message\[14\]\[1\]\" at RPM.v(53)" {  } { { "RPM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104797939 "|eb_controller_top_module|RPM:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[14\]\[2\] RPM.v(53) " "Inferred latch for \"message\[14\]\[2\]\" at RPM.v(53)" {  } { { "RPM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104797939 "|eb_controller_top_module|RPM:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[14\]\[3\] RPM.v(53) " "Inferred latch for \"message\[14\]\[3\]\" at RPM.v(53)" {  } { { "RPM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104797939 "|eb_controller_top_module|RPM:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[14\]\[4\] RPM.v(53) " "Inferred latch for \"message\[14\]\[4\]\" at RPM.v(53)" {  } { { "RPM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104797939 "|eb_controller_top_module|RPM:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[14\]\[5\] RPM.v(53) " "Inferred latch for \"message\[14\]\[5\]\" at RPM.v(53)" {  } { { "RPM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104797939 "|eb_controller_top_module|RPM:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[14\]\[6\] RPM.v(53) " "Inferred latch for \"message\[14\]\[6\]\" at RPM.v(53)" {  } { { "RPM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104797939 "|eb_controller_top_module|RPM:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[14\]\[7\] RPM.v(53) " "Inferred latch for \"message\[14\]\[7\]\" at RPM.v(53)" {  } { { "RPM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104797939 "|eb_controller_top_module|RPM:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[13\]\[0\] RPM.v(53) " "Inferred latch for \"message\[13\]\[0\]\" at RPM.v(53)" {  } { { "RPM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104797939 "|eb_controller_top_module|RPM:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[13\]\[1\] RPM.v(53) " "Inferred latch for \"message\[13\]\[1\]\" at RPM.v(53)" {  } { { "RPM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104797939 "|eb_controller_top_module|RPM:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[13\]\[2\] RPM.v(53) " "Inferred latch for \"message\[13\]\[2\]\" at RPM.v(53)" {  } { { "RPM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104797939 "|eb_controller_top_module|RPM:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[13\]\[3\] RPM.v(53) " "Inferred latch for \"message\[13\]\[3\]\" at RPM.v(53)" {  } { { "RPM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104797939 "|eb_controller_top_module|RPM:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[13\]\[4\] RPM.v(53) " "Inferred latch for \"message\[13\]\[4\]\" at RPM.v(53)" {  } { { "RPM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104797939 "|eb_controller_top_module|RPM:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[13\]\[5\] RPM.v(53) " "Inferred latch for \"message\[13\]\[5\]\" at RPM.v(53)" {  } { { "RPM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104797939 "|eb_controller_top_module|RPM:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[13\]\[6\] RPM.v(53) " "Inferred latch for \"message\[13\]\[6\]\" at RPM.v(53)" {  } { { "RPM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104797939 "|eb_controller_top_module|RPM:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[13\]\[7\] RPM.v(53) " "Inferred latch for \"message\[13\]\[7\]\" at RPM.v(53)" {  } { { "RPM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104797939 "|eb_controller_top_module|RPM:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[12\]\[0\] RPM.v(53) " "Inferred latch for \"message\[12\]\[0\]\" at RPM.v(53)" {  } { { "RPM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104797939 "|eb_controller_top_module|RPM:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[12\]\[1\] RPM.v(53) " "Inferred latch for \"message\[12\]\[1\]\" at RPM.v(53)" {  } { { "RPM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104797939 "|eb_controller_top_module|RPM:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[12\]\[2\] RPM.v(53) " "Inferred latch for \"message\[12\]\[2\]\" at RPM.v(53)" {  } { { "RPM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104797939 "|eb_controller_top_module|RPM:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[12\]\[3\] RPM.v(53) " "Inferred latch for \"message\[12\]\[3\]\" at RPM.v(53)" {  } { { "RPM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104797939 "|eb_controller_top_module|RPM:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[12\]\[4\] RPM.v(53) " "Inferred latch for \"message\[12\]\[4\]\" at RPM.v(53)" {  } { { "RPM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104797939 "|eb_controller_top_module|RPM:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[12\]\[5\] RPM.v(53) " "Inferred latch for \"message\[12\]\[5\]\" at RPM.v(53)" {  } { { "RPM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104797939 "|eb_controller_top_module|RPM:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[12\]\[6\] RPM.v(53) " "Inferred latch for \"message\[12\]\[6\]\" at RPM.v(53)" {  } { { "RPM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104797939 "|eb_controller_top_module|RPM:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[12\]\[7\] RPM.v(53) " "Inferred latch for \"message\[12\]\[7\]\" at RPM.v(53)" {  } { { "RPM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104797939 "|eb_controller_top_module|RPM:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[11\]\[0\] RPM.v(53) " "Inferred latch for \"message\[11\]\[0\]\" at RPM.v(53)" {  } { { "RPM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104797939 "|eb_controller_top_module|RPM:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[11\]\[1\] RPM.v(53) " "Inferred latch for \"message\[11\]\[1\]\" at RPM.v(53)" {  } { { "RPM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104797939 "|eb_controller_top_module|RPM:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[11\]\[2\] RPM.v(53) " "Inferred latch for \"message\[11\]\[2\]\" at RPM.v(53)" {  } { { "RPM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104797939 "|eb_controller_top_module|RPM:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[11\]\[3\] RPM.v(53) " "Inferred latch for \"message\[11\]\[3\]\" at RPM.v(53)" {  } { { "RPM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104797939 "|eb_controller_top_module|RPM:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[11\]\[4\] RPM.v(53) " "Inferred latch for \"message\[11\]\[4\]\" at RPM.v(53)" {  } { { "RPM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104797939 "|eb_controller_top_module|RPM:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[11\]\[5\] RPM.v(53) " "Inferred latch for \"message\[11\]\[5\]\" at RPM.v(53)" {  } { { "RPM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104797939 "|eb_controller_top_module|RPM:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[11\]\[6\] RPM.v(53) " "Inferred latch for \"message\[11\]\[6\]\" at RPM.v(53)" {  } { { "RPM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104797939 "|eb_controller_top_module|RPM:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[11\]\[7\] RPM.v(53) " "Inferred latch for \"message\[11\]\[7\]\" at RPM.v(53)" {  } { { "RPM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104797939 "|eb_controller_top_module|RPM:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[10\]\[0\] RPM.v(53) " "Inferred latch for \"message\[10\]\[0\]\" at RPM.v(53)" {  } { { "RPM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104797939 "|eb_controller_top_module|RPM:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[10\]\[1\] RPM.v(53) " "Inferred latch for \"message\[10\]\[1\]\" at RPM.v(53)" {  } { { "RPM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104797939 "|eb_controller_top_module|RPM:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[10\]\[2\] RPM.v(53) " "Inferred latch for \"message\[10\]\[2\]\" at RPM.v(53)" {  } { { "RPM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104797939 "|eb_controller_top_module|RPM:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[10\]\[3\] RPM.v(53) " "Inferred latch for \"message\[10\]\[3\]\" at RPM.v(53)" {  } { { "RPM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104797939 "|eb_controller_top_module|RPM:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[10\]\[4\] RPM.v(53) " "Inferred latch for \"message\[10\]\[4\]\" at RPM.v(53)" {  } { { "RPM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104797954 "|eb_controller_top_module|RPM:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[10\]\[5\] RPM.v(53) " "Inferred latch for \"message\[10\]\[5\]\" at RPM.v(53)" {  } { { "RPM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104797954 "|eb_controller_top_module|RPM:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[10\]\[6\] RPM.v(53) " "Inferred latch for \"message\[10\]\[6\]\" at RPM.v(53)" {  } { { "RPM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104797954 "|eb_controller_top_module|RPM:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[10\]\[7\] RPM.v(53) " "Inferred latch for \"message\[10\]\[7\]\" at RPM.v(53)" {  } { { "RPM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104797954 "|eb_controller_top_module|RPM:inst22"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SLM SLM:inst18 " "Elaborating entity \"SLM\" for hierarchy \"SLM:inst18\"" {  } { { "eb_controller_top_module.bdf" "inst18" { Schematic "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/eb_controller_top_module.bdf" { { 856 -48 160 1000 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753104797968 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 SLM.v(163) " "Verilog HDL assignment warning at SLM.v(163): truncated value with size 32 to match size of target (2)" {  } { { "SLM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/SLM.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753104797968 "|eb_controller_top_module|SLM:inst18"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 SLM.v(169) " "Verilog HDL assignment warning at SLM.v(169): truncated value with size 32 to match size of target (2)" {  } { { "SLM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/SLM.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753104797968 "|eb_controller_top_module|SLM:inst18"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 SLM.v(175) " "Verilog HDL assignment warning at SLM.v(175): truncated value with size 32 to match size of target (2)" {  } { { "SLM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/SLM.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753104797968 "|eb_controller_top_module|SLM:inst18"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SLM.v(199) " "Verilog HDL assignment warning at SLM.v(199): truncated value with size 32 to match size of target (4)" {  } { { "SLM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/SLM.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753104797968 "|eb_controller_top_module|SLM:inst18"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i SLM.v(30) " "Verilog HDL Always Construct warning at SLM.v(30): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "SLM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/SLM.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1753104797968 "|eb_controller_top_module|SLM:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[15\]\[0\] SLM.v(30) " "Inferred latch for \"message\[15\]\[0\]\" at SLM.v(30)" {  } { { "SLM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/SLM.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104797968 "|eb_controller_top_module|SLM:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[15\]\[1\] SLM.v(30) " "Inferred latch for \"message\[15\]\[1\]\" at SLM.v(30)" {  } { { "SLM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/SLM.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104797968 "|eb_controller_top_module|SLM:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[15\]\[2\] SLM.v(30) " "Inferred latch for \"message\[15\]\[2\]\" at SLM.v(30)" {  } { { "SLM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/SLM.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104797968 "|eb_controller_top_module|SLM:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[15\]\[3\] SLM.v(30) " "Inferred latch for \"message\[15\]\[3\]\" at SLM.v(30)" {  } { { "SLM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/SLM.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104797968 "|eb_controller_top_module|SLM:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[15\]\[4\] SLM.v(30) " "Inferred latch for \"message\[15\]\[4\]\" at SLM.v(30)" {  } { { "SLM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/SLM.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104797968 "|eb_controller_top_module|SLM:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[15\]\[5\] SLM.v(30) " "Inferred latch for \"message\[15\]\[5\]\" at SLM.v(30)" {  } { { "SLM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/SLM.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104797968 "|eb_controller_top_module|SLM:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[15\]\[6\] SLM.v(30) " "Inferred latch for \"message\[15\]\[6\]\" at SLM.v(30)" {  } { { "SLM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/SLM.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104797968 "|eb_controller_top_module|SLM:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[15\]\[7\] SLM.v(30) " "Inferred latch for \"message\[15\]\[7\]\" at SLM.v(30)" {  } { { "SLM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/SLM.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104797968 "|eb_controller_top_module|SLM:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[14\]\[0\] SLM.v(30) " "Inferred latch for \"message\[14\]\[0\]\" at SLM.v(30)" {  } { { "SLM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/SLM.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104797968 "|eb_controller_top_module|SLM:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[14\]\[1\] SLM.v(30) " "Inferred latch for \"message\[14\]\[1\]\" at SLM.v(30)" {  } { { "SLM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/SLM.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104797968 "|eb_controller_top_module|SLM:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[14\]\[2\] SLM.v(30) " "Inferred latch for \"message\[14\]\[2\]\" at SLM.v(30)" {  } { { "SLM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/SLM.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104797968 "|eb_controller_top_module|SLM:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[14\]\[3\] SLM.v(30) " "Inferred latch for \"message\[14\]\[3\]\" at SLM.v(30)" {  } { { "SLM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/SLM.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104797968 "|eb_controller_top_module|SLM:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[14\]\[4\] SLM.v(30) " "Inferred latch for \"message\[14\]\[4\]\" at SLM.v(30)" {  } { { "SLM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/SLM.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104797968 "|eb_controller_top_module|SLM:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[14\]\[5\] SLM.v(30) " "Inferred latch for \"message\[14\]\[5\]\" at SLM.v(30)" {  } { { "SLM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/SLM.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104797968 "|eb_controller_top_module|SLM:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[14\]\[6\] SLM.v(30) " "Inferred latch for \"message\[14\]\[6\]\" at SLM.v(30)" {  } { { "SLM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/SLM.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104797968 "|eb_controller_top_module|SLM:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[14\]\[7\] SLM.v(30) " "Inferred latch for \"message\[14\]\[7\]\" at SLM.v(30)" {  } { { "SLM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/SLM.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104797968 "|eb_controller_top_module|SLM:inst18"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_sensor color_sensor:inst7 " "Elaborating entity \"color_sensor\" for hierarchy \"color_sensor:inst7\"" {  } { { "eb_controller_top_module.bdf" "inst7" { Schematic "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/eb_controller_top_module.bdf" { { 624 744 920 704 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753104797999 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 color_sensor.v(84) " "Verilog HDL assignment warning at color_sensor.v(84): truncated value with size 32 to match size of target (14)" {  } { { "color_sensor.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/color_sensor.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753104797999 "|eb_controller_top_module|color_sensor:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 color_sensor.v(90) " "Verilog HDL assignment warning at color_sensor.v(90): truncated value with size 32 to match size of target (16)" {  } { { "color_sensor.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/color_sensor.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753104797999 "|eb_controller_top_module|color_sensor:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 color_sensor.v(91) " "Verilog HDL assignment warning at color_sensor.v(91): truncated value with size 32 to match size of target (16)" {  } { { "color_sensor.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/color_sensor.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753104797999 "|eb_controller_top_module|color_sensor:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 color_sensor.v(92) " "Verilog HDL assignment warning at color_sensor.v(92): truncated value with size 32 to match size of target (16)" {  } { { "color_sensor.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/color_sensor.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753104797999 "|eb_controller_top_module|color_sensor:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm_generator pwm_generator:inst12 " "Elaborating entity \"pwm_generator\" for hierarchy \"pwm_generator:inst12\"" {  } { { "eb_controller_top_module.bdf" "inst12" { Schematic "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/eb_controller_top_module.bdf" { { 640 360 544 752 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753104798015 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 pwm_generator.v(23) " "Verilog HDL assignment warning at pwm_generator.v(23): truncated value with size 32 to match size of target (5)" {  } { { "pwm_generator.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/pwm_generator.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753104798015 "|eb_controller_top_module|pwm_generator:inst12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 pwm_generator.v(34) " "Verilog HDL assignment warning at pwm_generator.v(34): truncated value with size 32 to match size of target (11)" {  } { { "pwm_generator.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/pwm_generator.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753104798018 "|eb_controller_top_module|pwm_generator:inst12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 pwm_generator.v(40) " "Verilog HDL assignment warning at pwm_generator.v(40): truncated value with size 32 to match size of target (11)" {  } { { "pwm_generator.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/pwm_generator.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753104798018 "|eb_controller_top_module|pwm_generator:inst12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "black_line_following black_line_following:inst25 " "Elaborating entity \"black_line_following\" for hierarchy \"black_line_following:inst25\"" {  } { { "eb_controller_top_module.bdf" "inst25" { Schematic "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/eb_controller_top_module.bdf" { { 288 2048 2264 496 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753104798028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "robot_enabler robot_enabler:inst10 " "Elaborating entity \"robot_enabler\" for hierarchy \"robot_enabler:inst10\"" {  } { { "eb_controller_top_module.bdf" "inst10" { Schematic "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/eb_controller_top_module.bdf" { { 384 1608 1800 496 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753104798039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "all_resolved all_resolved:inst6 " "Elaborating entity \"all_resolved\" for hierarchy \"all_resolved:inst6\"" {  } { { "eb_controller_top_module.bdf" "inst6" { Schematic "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/eb_controller_top_module.bdf" { { 920 1168 1360 1000 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753104798048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_logic led_logic:inst5 " "Elaborating entity \"led_logic\" for hierarchy \"led_logic:inst5\"" {  } { { "eb_controller_top_module.bdf" "inst5" { Schematic "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/eb_controller_top_module.bdf" { { 712 1136 1328 856 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753104798048 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 led_logic.v(42) " "Verilog HDL assignment warning at led_logic.v(42): truncated value with size 32 to match size of target (21)" {  } { { "led_logic.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/led_logic.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753104798048 "|eb_controller_top_module|led_logic:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 led_logic.v(88) " "Verilog HDL assignment warning at led_logic.v(88): truncated value with size 32 to match size of target (20)" {  } { { "led_logic.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/led_logic.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753104798048 "|eb_controller_top_module|led_logic:inst5"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0824.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0824.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0824 " "Found entity 1: altsyncram_0824" {  } { { "db/altsyncram_0824.tdf" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/db/altsyncram_0824.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753104801718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104801718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ssc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ssc " "Found entity 1: mux_ssc" {  } { { "db/mux_ssc.tdf" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/db/mux_ssc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753104801958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104801958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753104802059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104802059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ii.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ii.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ii " "Found entity 1: cntr_1ii" {  } { { "db/cntr_1ii.tdf" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/db/cntr_1ii.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753104802196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104802196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ugc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ugc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ugc " "Found entity 1: cmpr_ugc" {  } { { "db/cmpr_ugc.tdf" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/db/cmpr_ugc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753104802239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104802239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i6j " "Found entity 1: cntr_i6j" {  } { { "db/cntr_i6j.tdf" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/db/cntr_i6j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753104802320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104802320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/db/cntr_egi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753104802428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104802428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/db/cmpr_qgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753104802481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104802481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753104802543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104802543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753104802598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104802598 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753104803279 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1753104803517 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2025.07.21.19:03:27 Progress: Loading sld9eb61013/alt_sld_fab_wrapper_hw.tcl " "2025.07.21.19:03:27 Progress: Loading sld9eb61013/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104807388 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104810663 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104810801 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104815285 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104815512 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104815697 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104815861 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104815882 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104815898 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1753104816623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9eb61013/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9eb61013/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld9eb61013/alt_sld_fab.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/db/ip/sld9eb61013/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753104816968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104816968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9eb61013/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9eb61013/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld9eb61013/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/db/ip/sld9eb61013/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753104817095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104817095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9eb61013/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9eb61013/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld9eb61013/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/db/ip/sld9eb61013/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753104817095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104817095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9eb61013/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9eb61013/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld9eb61013/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/db/ip/sld9eb61013/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753104817207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104817207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9eb61013/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld9eb61013/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld9eb61013/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/db/ip/sld9eb61013/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753104817316 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld9eb61013/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/db/ip/sld9eb61013/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753104817316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104817316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9eb61013/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9eb61013/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld9eb61013/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/db/ip/sld9eb61013/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753104817398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104817398 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "t1c_riscv_cpu:inst14\|riscv_cpu:rvcpu\|datapath:dp\|reg_file:rf\|reg_file_arr " "RAM logic \"t1c_riscv_cpu:inst14\|riscv_cpu:rvcpu\|datapath:dp\|reg_file:rf\|reg_file_arr\" is uninferred due to asynchronous read logic" {  } { { "code/components/reg_file.v" "reg_file_arr" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/code/components/reg_file.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1753104822017 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1753104822017 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/db/eb_controller.ram0_instr_mem_8ff0214b.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/db/eb_controller.ram0_instr_mem_8ff0214b.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1753104822032 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "20 " "Inferred 20 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "node_position_direction:inst11\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"node_position_direction:inst11\|Mult1\"" {  } { { "node_position_direction.v" "Mult1" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/node_position_direction.v" 102 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1753104834365 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "node_position_direction:inst11\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"node_position_direction:inst11\|Mult0\"" {  } { { "node_position_direction.v" "Mult0" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/node_position_direction.v" 102 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1753104834365 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "node_position_direction:inst11\|Mult11 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"node_position_direction:inst11\|Mult11\"" {  } { { "node_position_direction.v" "Mult11" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/node_position_direction.v" 102 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1753104834365 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "node_position_direction:inst11\|Mult10 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"node_position_direction:inst11\|Mult10\"" {  } { { "node_position_direction.v" "Mult10" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/node_position_direction.v" 102 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1753104834365 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "node_position_direction:inst11\|Mult13 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"node_position_direction:inst11\|Mult13\"" {  } { { "node_position_direction.v" "Mult13" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/node_position_direction.v" 102 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1753104834365 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "node_position_direction:inst11\|Mult12 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"node_position_direction:inst11\|Mult12\"" {  } { { "node_position_direction.v" "Mult12" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/node_position_direction.v" 102 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1753104834365 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "node_position_direction:inst11\|Mult15 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"node_position_direction:inst11\|Mult15\"" {  } { { "node_position_direction.v" "Mult15" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/node_position_direction.v" 102 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1753104834365 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "node_position_direction:inst11\|Mult14 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"node_position_direction:inst11\|Mult14\"" {  } { { "node_position_direction.v" "Mult14" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/node_position_direction.v" 102 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1753104834365 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "node_position_direction:inst11\|Mult17 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"node_position_direction:inst11\|Mult17\"" {  } { { "node_position_direction.v" "Mult17" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/node_position_direction.v" 102 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1753104834365 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "node_position_direction:inst11\|Mult16 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"node_position_direction:inst11\|Mult16\"" {  } { { "node_position_direction.v" "Mult16" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/node_position_direction.v" 102 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1753104834365 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "node_position_direction:inst11\|Mult19 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"node_position_direction:inst11\|Mult19\"" {  } { { "node_position_direction.v" "Mult19" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/node_position_direction.v" 102 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1753104834365 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "node_position_direction:inst11\|Mult18 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"node_position_direction:inst11\|Mult18\"" {  } { { "node_position_direction.v" "Mult18" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/node_position_direction.v" 102 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1753104834365 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "node_position_direction:inst11\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"node_position_direction:inst11\|Mult3\"" {  } { { "node_position_direction.v" "Mult3" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/node_position_direction.v" 102 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1753104834365 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "node_position_direction:inst11\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"node_position_direction:inst11\|Mult2\"" {  } { { "node_position_direction.v" "Mult2" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/node_position_direction.v" 102 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1753104834365 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "node_position_direction:inst11\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"node_position_direction:inst11\|Mult5\"" {  } { { "node_position_direction.v" "Mult5" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/node_position_direction.v" 102 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1753104834365 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "node_position_direction:inst11\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"node_position_direction:inst11\|Mult4\"" {  } { { "node_position_direction.v" "Mult4" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/node_position_direction.v" 102 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1753104834365 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "node_position_direction:inst11\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"node_position_direction:inst11\|Mult7\"" {  } { { "node_position_direction.v" "Mult7" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/node_position_direction.v" 102 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1753104834365 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "node_position_direction:inst11\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"node_position_direction:inst11\|Mult6\"" {  } { { "node_position_direction.v" "Mult6" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/node_position_direction.v" 102 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1753104834365 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "node_position_direction:inst11\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"node_position_direction:inst11\|Mult9\"" {  } { { "node_position_direction.v" "Mult9" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/node_position_direction.v" 102 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1753104834365 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "node_position_direction:inst11\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"node_position_direction:inst11\|Mult8\"" {  } { { "node_position_direction.v" "Mult8" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/node_position_direction.v" 102 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1753104834365 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1753104834365 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "node_position_direction:inst11\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"node_position_direction:inst11\|lpm_mult:Mult1\"" {  } { { "node_position_direction.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/node_position_direction.v" 102 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753104834459 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "node_position_direction:inst11\|lpm_mult:Mult1 " "Instantiated megafunction \"node_position_direction:inst11\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753104834459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753104834459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 8 " "Parameter \"LPM_WIDTHP\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753104834459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 8 " "Parameter \"LPM_WIDTHR\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753104834459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753104834459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753104834459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753104834459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753104834459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753104834459 ""}  } { { "node_position_direction.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/node_position_direction.v" 102 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1753104834459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_g1t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_g1t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_g1t " "Found entity 1: mult_g1t" {  } { { "db/mult_g1t.tdf" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/db/mult_g1t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753104834509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104834509 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "640 " "Ignored 640 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "40 " "Ignored 40 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1753104836998 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "600 " "Ignored 600 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1753104836998 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1753104836998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "servo_gripper:inst4\|grip_done " "Latch servo_gripper:inst4\|grip_done has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA servo_gripper:inst4\|current_state.GRIP_MOVING_UP " "Ports D and ENA on the latch are fed by the same signal servo_gripper:inst4\|current_state.GRIP_MOVING_UP" {  } { { "servo_gripper.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/servo_gripper.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753104837044 ""}  } { { "servo_gripper.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/servo_gripper.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753104837044 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "servo_gripper:inst4\|leave_done " "Latch servo_gripper:inst4\|leave_done has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA servo_gripper:inst4\|current_state.LEAVE_MOVING_UP " "Ports D and ENA on the latch are fed by the same signal servo_gripper:inst4\|current_state.LEAVE_MOVING_UP" {  } { { "servo_gripper.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/servo_gripper.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753104837044 ""}  } { { "servo_gripper.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/servo_gripper.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753104837044 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "start_end_points_decoder.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/start_end_points_decoder.v" 52 -1 0 } } { "turn_direction_logic.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/turn_direction_logic.v" 65 -1 0 } } { "SLM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/SLM.v" 49 -1 0 } } { "RPM.v" "" { Text "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/RPM.v" 66 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1753104837108 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1753104837108 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "rgb_mi\[2\] GND " "Pin \"rgb_mi\[2\]\" is stuck at GND" {  } { { "eb_controller_top_module.bdf" "" { Schematic "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/eb_controller_top_module.bdf" { { 880 1432 1608 896 "rgb_mi\[2..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1753104843901 "|eb_controller_top_module|rgb_mi[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1753104843901 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753104844354 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "34 " "34 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1753104861599 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/output_files/eb_controller.map.smsg " "Generated suppressed messages file C:/Users/LeeladithyaSagar/Downloads/eb_1102_task5/output_files/eb_controller.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104862199 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 279 295 0 0 16 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 279 of its 295 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 16 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1753104863798 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1753104863959 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753104863959 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "13234 " "Implemented 13234 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1753104864893 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1753104864893 ""} { "Info" "ICUT_CUT_TM_LCELLS" "13067 " "Implemented 13067 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1753104864893 ""} { "Info" "ICUT_CUT_TM_RAMS" "131 " "Implemented 131 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1753104864893 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1753104864893 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 134 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 134 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4947 " "Peak virtual memory: 4947 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1753104864974 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 21 19:04:24 2025 " "Processing ended: Mon Jul 21 19:04:24 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1753104864974 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:18 " "Elapsed time: 00:01:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1753104864974 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:37 " "Total CPU time (on all processors): 00:01:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1753104864974 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1753104864974 ""}
