Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Fri Nov 10 17:22:11 2023
| Host         : PARALED07 running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_control_sets -verbose -file Simple_Test_VGA_control_sets_placed.rpt
| Design       : Simple_Test_VGA
| Device       : xc7a35t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    55 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              59 |           22 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              11 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------+---------------------------------+-------------------------------------------------+------------------+----------------+--------------+
|                    Clock Signal                    |          Enable Signal          |                 Set/Reset Signal                | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------+---------------------------------+-------------------------------------------------+------------------+----------------+--------------+
|  Inst_vga_ctrl_640x480_60Hz/clk_25MHz_reg_n_0_BUFG |                                 | Inst_vga_ctrl_640x480_60Hz/VS0                  |                1 |              1 |         1.00 |
|  Inst_vga_ctrl_640x480_60Hz/clk_25MHz_reg_n_0_BUFG |                                 | Inst_vga_ctrl_640x480_60Hz/HS0                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                     |                                 |                                                 |                1 |              1 |         1.00 |
|  clk_interno_reg_n_0                               |                                 |                                                 |                2 |              2 |         1.00 |
|  draw1/clk_1Hz_reg_n_0                             |                                 | draw1/clear                                     |                3 |              9 |         3.00 |
|  Inst_vga_ctrl_640x480_60Hz/clk_25MHz_reg_n_0_BUFG |                                 | Inst_vga_ctrl_640x480_60Hz/hcounter[10]_i_1_n_0 |                5 |             11 |         2.20 |
|  Inst_vga_ctrl_640x480_60Hz/clk_25MHz_reg_n_0_BUFG | Inst_vga_ctrl_640x480_60Hz/eqOp | Inst_vga_ctrl_640x480_60Hz/vcounter[10]_i_1_n_0 |                4 |             11 |         2.75 |
|  Inst_vga_ctrl_640x480_60Hz/clk_25MHz_reg_n_0_BUFG |                                 | Inst_vga_ctrl_640x480_60Hz/rgb_out[11]_i_1_n_0  |                5 |             12 |         2.40 |
|  clk_interno_reg_n_0                               |                                 | draw1/clk_1Hz                                   |                7 |             25 |         3.57 |
+----------------------------------------------------+---------------------------------+-------------------------------------------------+------------------+----------------+--------------+


