# Sequence Detector `0110` (Verilog)

## ğŸ“Œ Overview
This project implements a **sequence detector** in **Verilog HDL** that detects the bit pattern **`0110`**.  

The detector is modeled as a **Finite State Machine (FSM)** and raises the output `z` high whenever the sequence is detected in the input stream. Both **overlapping** sequences are supported.

---

## ğŸ“‚ Project Structure
sequence-detector-0110/

â”‚â”€â”€ sq0110.v            # Verilog module

â”‚â”€â”€ tb_sq0110.v         # Testbench

â”‚â”€â”€ sq0110.vcd          # Waveform dump after simulation

â”‚â”€â”€ docs/
â”‚    â”œâ”€â”€ fsm.png        # FSM design diagram
â”‚    â”œâ”€â”€ output.png     # GTKWave output screenshot
â”‚â”€â”€ README.md


---

## âš™ï¸ Requirements
- [Icarus Verilog](http://iverilog.icarus.com/) â€“ Verilog simulator  
- [GTKWave](http://gtkwave.sourceforge.net/) â€“ waveform viewer  

---

## ğŸš€ How to Run
1. Clone this repository
     ```bash
     git clone https://github.com/your-username/sequence-detector-0110.git
     ```
     ```
     cd sequence-detector-0110
     ```
2. Compile the design and testbench:
     ```
     iverilog -o sq0110 sq0110.v tb_sq0110.v
     ```
3. Run the simulation
   ```
      vvp sq0110
   ```
4. Open the waveform in GTKWave
   ```
      gtkwave sq0110.vcd
   ```

## Example Input/Output :
Input (x):  0 0 1 1 0 1 1 0 0 1 1 0
Output (z):          1       1

