BlockRAM0_w.v,verilog,xil_defaultlib,../../../../Lab2_Q2.gen/sources_1/ip/BlockRAM0_w/sim/BlockRAM0_w.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
