{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II " "Info: Running Quartus II Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 21 01:36:33 2020 " "Info: Processing started: Sat Nov 21 01:36:33 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EA4163 -c EA4163 --analysis_and_elaboration " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off EA4163 -c EA4163 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VME/vmemux.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file VME/vmemux.v" { { "Info" "ISGN_ENTITY_NAME" "1 vmemux " "Info: Found entity 1: vmemux" {  } { { "VME/vmemux.v" "" { Text "C:/Altera_PRJ/EA4163/VME/vmemux.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "EA4163.v(158) " "Warning (10273): Verilog HDL warning at EA4163.v(158): extended using \"x\" or \"z\"" {  } { { "EA4163.v" "" { Text "C:/Altera_PRJ/EA4163/EA4163.v" 158 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "EA4163.v(288) " "Warning (10275): Verilog HDL Module Instantiation warning at EA4163.v(288): ignored dangling comma in List of Port Connections" {  } { { "EA4163.v" "" { Text "C:/Altera_PRJ/EA4163/EA4163.v" 288 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "EA4163.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file EA4163.v" { { "Info" "ISGN_ENTITY_NAME" "1 EA4163 " "Info: Found entity 1: EA4163" {  } { { "EA4163.v" "" { Text "C:/Altera_PRJ/EA4163/EA4163.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VME/vmeds.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file VME/vmeds.v" { { "Info" "ISGN_ENTITY_NAME" "1 vmeds " "Info: Found entity 1: vmeds" {  } { { "VME/vmeds.v" "" { Text "C:/Altera_PRJ/EA4163/VME/vmeds.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "EA4163/eacmdds.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file EA4163/eacmdds.v" { { "Info" "ISGN_ENTITY_NAME" "1 eacmdds " "Info: Found entity 1: eacmdds" {  } { { "EA4163/eacmdds.v" "" { Text "C:/Altera_PRJ/EA4163/EA4163/eacmdds.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "EA4163/eafmtds.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file EA4163/eafmtds.v" { { "Info" "ISGN_ENTITY_NAME" "1 eafmtds " "Info: Found entity 1: eafmtds" {  } { { "EA4163/eafmtds.v" "" { Text "C:/Altera_PRJ/EA4163/EA4163/eafmtds.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "KL_VME EA4163.v(141) " "Warning (10236): Verilog HDL Implicit Net warning at EA4163.v(141): created implicit net for \"KL_VME\"" {  } { { "EA4163.v" "" { Text "C:/Altera_PRJ/EA4163/EA4163.v" 141 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "OUTPUTS_EN EA4163.v(142) " "Warning (10236): Verilog HDL Implicit Net warning at EA4163.v(142): created implicit net for \"OUTPUTS_EN\"" {  } { { "EA4163.v" "" { Text "C:/Altera_PRJ/EA4163/EA4163.v" 142 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LED_DISABLE EA4163.v(144) " "Warning (10236): Verilog HDL Implicit Net warning at EA4163.v(144): created implicit net for \"LED_DISABLE\"" {  } { { "EA4163.v" "" { Text "C:/Altera_PRJ/EA4163/EA4163.v" 144 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "FMTCH_17_24 EA4163.v(287) " "Warning (10236): Verilog HDL Implicit Net warning at EA4163.v(287): created implicit net for \"FMTCH_17_24\"" {  } { { "EA4163.v" "" { Text "C:/Altera_PRJ/EA4163/EA4163.v" 287 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "FMTCH_25_32 EA4163.v(295) " "Warning (10236): Verilog HDL Implicit Net warning at EA4163.v(295): created implicit net for \"FMTCH_25_32\"" {  } { { "EA4163.v" "" { Text "C:/Altera_PRJ/EA4163/EA4163.v" 295 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_INDEX_NON_ARRAY" "FMTCH_17_24 EA4163.v(186) " "Error (10053): Verilog HDL error at EA4163.v(186): can't index object \"FMTCH_17_24\" with zero packed or unpacked array dimensions" {  } { { "EA4163.v" "" { Text "C:/Altera_PRJ/EA4163/EA4163.v" 186 0 0 } }  } 0 10053 "Verilog HDL error at %2!s!: can't index object \"%1!s!\" with zero packed or unpacked array dimensions" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_INDEX_NON_ARRAY" "FMTCH_17_24 EA4163.v(187) " "Error (10053): Verilog HDL error at EA4163.v(187): can't index object \"FMTCH_17_24\" with zero packed or unpacked array dimensions" {  } { { "EA4163.v" "" { Text "C:/Altera_PRJ/EA4163/EA4163.v" 187 0 0 } }  } 0 10053 "Verilog HDL error at %2!s!: can't index object \"%1!s!\" with zero packed or unpacked array dimensions" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_INDEX_NON_ARRAY" "FMTCH_17_24 EA4163.v(188) " "Error (10053): Verilog HDL error at EA4163.v(188): can't index object \"FMTCH_17_24\" with zero packed or unpacked array dimensions" {  } { { "EA4163.v" "" { Text "C:/Altera_PRJ/EA4163/EA4163.v" 188 0 0 } }  } 0 10053 "Verilog HDL error at %2!s!: can't index object \"%1!s!\" with zero packed or unpacked array dimensions" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Altera_PRJ/EA4163/EA4163.map.smsg " "Info: Generated suppressed messages file C:/Altera_PRJ/EA4163/EA4163.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 3 s 6 s Quartus II " "Error: Quartus II Analysis & Elaboration was unsuccessful. 3 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "219 " "Error: Peak virtual memory: 219 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Sat Nov 21 01:36:33 2020 " "Error: Processing ended: Sat Nov 21 01:36:33 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Error: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
