--------------------------------------------------------------------------------
Release 14.2 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.2/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 20 -fastpaths -xml
fpgaTop.twx fpgaTop.ncd -o fpgaTop.twr fpgaTop.pcf

Design file:              fpgaTop.ncd
Physical constraint file: fpgaTop.pcf
Device,package,speed:     xc3sd3400a,fg676,-5 (PRODUCTION 1.34 2012-07-09)
Report level:             verbose report, limited to 20 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 12 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.000ns.
--------------------------------------------------------------------------------
Slack (setup path):     10.483ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          12.000ns
  Data Path Delay:      1.509ns (Levels of Logic = 1)
  Clock Path Skew:      -0.008ns (0.030 - 0.038)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y17.YQ      Tcko                  0.596   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X51Y16.G4      net (fanout=1)        0.312   ftop/clkN210/locked_d
    SLICE_X51Y16.CLK     Tgck                  0.601   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.509ns (1.197ns logic, 0.312ns route)
                                                       (79.3% logic, 20.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.660ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          12.000ns
  Data Path Delay:      1.340ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y16.YQ      Tcko                  0.524   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X51Y16.BX      net (fanout=2)        0.645   ftop/clkN210/unlock2
    SLICE_X51Y16.CLK     Tdick                 0.171   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.340ns (0.695ns logic, 0.645ns route)
                                                       (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 12 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.997ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.997ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 12.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y16.YQ      Tcko                  0.419   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X51Y16.BX      net (fanout=2)        0.516   ftop/clkN210/unlock2
    SLICE_X51Y16.CLK     Tckdi       (-Th)    -0.062   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      0.997ns (0.481ns logic, 0.516ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.124ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.132ns (Levels of Logic = 1)
  Clock Path Skew:      0.008ns (0.038 - 0.030)
  Source Clock:         ftop/clkIn_O rising at 12.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y17.YQ      Tcko                  0.477   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X51Y16.G4      net (fanout=1)        0.249   ftop/clkN210/locked_d
    SLICE_X51Y16.CLK     Tckg        (-Th)    -0.406   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.132ns (0.883ns logic, 0.249ns route)
                                                       (78.0% logic, 22.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 12 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.430ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.430ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X50Y17.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X50Y17.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X50Y17.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X65Y59.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X65Y59.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X65Y59.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X51Y16.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X51Y16.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X51Y16.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X51Y16.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X51Y16.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X51Y16.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 188.000ns (max period limit - period)
  Period: 12.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 188.000ns (max period limit - period)
  Period: 12.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 214575 paths analyzed, 5316 endpoints analyzed, 1559 failing endpoints
 1559 timing errors detected. (1549 setup errors, 10 hold errors, 0 component switching limit errors)
 Minimum period is  13.205ns.
--------------------------------------------------------------------------------
Slack (setup path):     -5.205ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.038ns (Levels of Logic = 10)
  Clock Path Skew:      -0.167ns (0.299 - 0.466)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y38.YQ      Tcko                  0.524   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<66>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66
    SLICE_X99Y41.F2      net (fanout=4)        0.970   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<66>
    SLICE_X99Y41.X       Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1151853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1151853
    SLICE_X99Y38.G1      net (fanout=1)        0.374   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1151853
    SLICE_X99Y38.Y       Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d11518136
    SLICE_X99Y38.F2      net (fanout=3)        0.306   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1151
    SLICE_X99Y38.X       Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X99Y35.G1      net (fanout=1)        0.578   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X99Y35.Y       Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33_SW0
    SLICE_X99Y35.F4      net (fanout=1)        0.022   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33_SW0/O
    SLICE_X99Y35.X       Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
    SLICE_X94Y34.F2      net (fanout=1)        0.288   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
    SLICE_X94Y34.X       Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X92Y35.G3      net (fanout=84)       0.641   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X92Y35.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X92Y35.F3      net (fanout=58)       0.182   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X92Y35.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X93Y27.G3      net (fanout=7)        0.788   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X93Y27.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X88Y28.G1      net (fanout=43)       1.188   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X88Y28.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N4
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<6>_SW0
    SLICE_X89Y28.SR      net (fanout=1)        0.941   ftop/gbe0/dcp_dcp_dcpRespF/N6
    SLICE_X89Y28.CLK     Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<6>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_6
    -------------------------------------------------  ---------------------------
    Total                                     13.038ns (6.760ns logic, 6.278ns route)
                                                       (51.8% logic, 48.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.004ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_24 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.798ns (Levels of Logic = 10)
  Clock Path Skew:      -0.206ns (0.260 - 0.466)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y38.YQ      Tcko                  0.524   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<66>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66
    SLICE_X99Y41.F2      net (fanout=4)        0.970   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<66>
    SLICE_X99Y41.X       Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1151853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1151853
    SLICE_X99Y38.G1      net (fanout=1)        0.374   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1151853
    SLICE_X99Y38.Y       Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d11518136
    SLICE_X99Y38.F2      net (fanout=3)        0.306   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1151
    SLICE_X99Y38.X       Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X99Y35.G1      net (fanout=1)        0.578   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X99Y35.Y       Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33_SW0
    SLICE_X99Y35.F4      net (fanout=1)        0.022   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33_SW0/O
    SLICE_X99Y35.X       Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
    SLICE_X94Y34.F2      net (fanout=1)        0.288   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
    SLICE_X94Y34.X       Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X92Y35.G3      net (fanout=84)       0.641   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X92Y35.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X92Y35.F3      net (fanout=58)       0.182   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X92Y35.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X93Y27.G3      net (fanout=7)        0.788   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X93Y27.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X92Y20.F2      net (fanout=43)       1.177   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X92Y20.X       Tilo                  0.601   ftop/gbe0/dcpRespF_D_OUT<24>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<24>_SW0
    SLICE_X90Y24.SR      net (fanout=1)        0.727   ftop/gbe0/dcp_dcp_dcpRespF/N56
    SLICE_X90Y24.CLK     Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<24>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_24
    -------------------------------------------------  ---------------------------
    Total                                     12.798ns (6.745ns logic, 6.053ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.916ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_31 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.701ns (Levels of Logic = 10)
  Clock Path Skew:      -0.215ns (0.251 - 0.466)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y38.YQ      Tcko                  0.524   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<66>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66
    SLICE_X99Y41.F2      net (fanout=4)        0.970   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<66>
    SLICE_X99Y41.X       Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1151853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1151853
    SLICE_X99Y38.G1      net (fanout=1)        0.374   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1151853
    SLICE_X99Y38.Y       Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d11518136
    SLICE_X99Y38.F2      net (fanout=3)        0.306   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1151
    SLICE_X99Y38.X       Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X99Y35.G1      net (fanout=1)        0.578   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X99Y35.Y       Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33_SW0
    SLICE_X99Y35.F4      net (fanout=1)        0.022   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33_SW0/O
    SLICE_X99Y35.X       Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
    SLICE_X94Y34.F2      net (fanout=1)        0.288   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
    SLICE_X94Y34.X       Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X92Y35.G3      net (fanout=84)       0.641   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X92Y35.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X92Y35.F3      net (fanout=58)       0.182   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X92Y35.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X93Y27.G3      net (fanout=7)        0.788   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X93Y27.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X90Y21.F2      net (fanout=43)       1.250   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X90Y21.X       Tilo                  0.601   ftop/gbe0/dcpRespF_D_OUT<31>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<31>_SW0
    SLICE_X90Y17.SR      net (fanout=1)        0.557   ftop/gbe0/dcp_dcp_dcpRespF/N40
    SLICE_X90Y17.CLK     Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<31>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_31
    -------------------------------------------------  ---------------------------
    Total                                     12.701ns (6.745ns logic, 5.956ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.915ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_23 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.697ns (Levels of Logic = 10)
  Clock Path Skew:      -0.218ns (0.248 - 0.466)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y38.YQ      Tcko                  0.524   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<66>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66
    SLICE_X99Y41.F2      net (fanout=4)        0.970   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<66>
    SLICE_X99Y41.X       Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1151853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1151853
    SLICE_X99Y38.G1      net (fanout=1)        0.374   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1151853
    SLICE_X99Y38.Y       Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d11518136
    SLICE_X99Y38.F2      net (fanout=3)        0.306   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1151
    SLICE_X99Y38.X       Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X99Y35.G1      net (fanout=1)        0.578   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X99Y35.Y       Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33_SW0
    SLICE_X99Y35.F4      net (fanout=1)        0.022   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33_SW0/O
    SLICE_X99Y35.X       Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
    SLICE_X94Y34.F2      net (fanout=1)        0.288   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
    SLICE_X94Y34.X       Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X92Y35.G3      net (fanout=84)       0.641   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X92Y35.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X92Y35.F3      net (fanout=58)       0.182   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X92Y35.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X93Y27.G3      net (fanout=7)        0.788   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X93Y27.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X93Y30.F2      net (fanout=43)       0.851   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X93Y30.X       Tilo                  0.562   ftop/gbe0/dcpRespF_D_OUT<23>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<23>_SW0
    SLICE_X91Y21.SR      net (fanout=1)        0.991   ftop/gbe0/dcp_dcp_dcpRespF/N58
    SLICE_X91Y21.CLK     Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<23>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_23
    -------------------------------------------------  ---------------------------
    Total                                     12.697ns (6.706ns logic, 5.991ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.885ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.689ns (Levels of Logic = 10)
  Clock Path Skew:      -0.196ns (0.571 - 0.767)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y40.YQ      Tcko                  0.596   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<67>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67
    SLICE_X99Y41.F3      net (fanout=4)        0.549   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<67>
    SLICE_X99Y41.X       Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1151853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1151853
    SLICE_X99Y38.G1      net (fanout=1)        0.374   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1151853
    SLICE_X99Y38.Y       Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d11518136
    SLICE_X99Y38.F2      net (fanout=3)        0.306   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1151
    SLICE_X99Y38.X       Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X99Y35.G1      net (fanout=1)        0.578   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X99Y35.Y       Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33_SW0
    SLICE_X99Y35.F4      net (fanout=1)        0.022   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33_SW0/O
    SLICE_X99Y35.X       Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
    SLICE_X94Y34.F2      net (fanout=1)        0.288   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
    SLICE_X94Y34.X       Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X92Y35.G3      net (fanout=84)       0.641   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X92Y35.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X92Y35.F3      net (fanout=58)       0.182   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X92Y35.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X93Y27.G3      net (fanout=7)        0.788   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X93Y27.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X88Y28.G1      net (fanout=43)       1.188   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X88Y28.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N4
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<6>_SW0
    SLICE_X89Y28.SR      net (fanout=1)        0.941   ftop/gbe0/dcp_dcp_dcpRespF/N6
    SLICE_X89Y28.CLK     Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<6>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_6
    -------------------------------------------------  ---------------------------
    Total                                     12.689ns (6.832ns logic, 5.857ns route)
                                                       (53.8% logic, 46.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.838ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_64 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.679ns (Levels of Logic = 10)
  Clock Path Skew:      -0.159ns (0.299 - 0.458)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_64 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y36.YQ      Tcko                  0.596   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<64>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_64
    SLICE_X101Y38.F4     net (fanout=4)        0.604   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<64>
    SLICE_X101Y38.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1151826
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1151826
    SLICE_X99Y38.G3      net (fanout=1)        0.309   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1151826
    SLICE_X99Y38.Y       Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d11518136
    SLICE_X99Y38.F2      net (fanout=3)        0.306   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1151
    SLICE_X99Y38.X       Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X99Y35.G1      net (fanout=1)        0.578   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X99Y35.Y       Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33_SW0
    SLICE_X99Y35.F4      net (fanout=1)        0.022   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33_SW0/O
    SLICE_X99Y35.X       Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
    SLICE_X94Y34.F2      net (fanout=1)        0.288   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
    SLICE_X94Y34.X       Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X92Y35.G3      net (fanout=84)       0.641   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X92Y35.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X92Y35.F3      net (fanout=58)       0.182   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X92Y35.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X93Y27.G3      net (fanout=7)        0.788   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X93Y27.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X88Y28.G1      net (fanout=43)       1.188   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X88Y28.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N4
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<6>_SW0
    SLICE_X89Y28.SR      net (fanout=1)        0.941   ftop/gbe0/dcp_dcp_dcpRespF/N6
    SLICE_X89Y28.CLK     Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<6>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_6
    -------------------------------------------------  ---------------------------
    Total                                     12.679ns (6.832ns logic, 5.847ns route)
                                                       (53.9% logic, 46.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.835ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_44 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.643ns (Levels of Logic = 10)
  Clock Path Skew:      -0.192ns (0.274 - 0.466)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y38.YQ      Tcko                  0.524   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<66>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66
    SLICE_X99Y41.F2      net (fanout=4)        0.970   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<66>
    SLICE_X99Y41.X       Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1151853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1151853
    SLICE_X99Y38.G1      net (fanout=1)        0.374   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1151853
    SLICE_X99Y38.Y       Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d11518136
    SLICE_X99Y38.F2      net (fanout=3)        0.306   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1151
    SLICE_X99Y38.X       Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X99Y35.G1      net (fanout=1)        0.578   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X99Y35.Y       Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33_SW0
    SLICE_X99Y35.F4      net (fanout=1)        0.022   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33_SW0/O
    SLICE_X99Y35.X       Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
    SLICE_X94Y34.F2      net (fanout=1)        0.288   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
    SLICE_X94Y34.X       Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X92Y35.G3      net (fanout=84)       0.641   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X92Y35.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X92Y35.F3      net (fanout=58)       0.182   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X92Y35.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X93Y27.G3      net (fanout=7)        0.788   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X93Y27.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X97Y24.F1      net (fanout=43)       1.247   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X97Y24.X       Tilo                  0.562   ftop/gbe0/dcpRespF_D_OUT<43>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<44>_SW0
    SLICE_X97Y23.SR      net (fanout=1)        0.541   ftop/gbe0/dcp_dcp_dcpRespF/N12
    SLICE_X97Y23.CLK     Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_44
    -------------------------------------------------  ---------------------------
    Total                                     12.643ns (6.706ns logic, 5.937ns route)
                                                       (53.0% logic, 47.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.815ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_18 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.609ns (Levels of Logic = 10)
  Clock Path Skew:      -0.206ns (0.260 - 0.466)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y38.YQ      Tcko                  0.524   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<66>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66
    SLICE_X99Y41.F2      net (fanout=4)        0.970   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<66>
    SLICE_X99Y41.X       Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1151853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1151853
    SLICE_X99Y38.G1      net (fanout=1)        0.374   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1151853
    SLICE_X99Y38.Y       Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d11518136
    SLICE_X99Y38.F2      net (fanout=3)        0.306   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1151
    SLICE_X99Y38.X       Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X99Y35.G1      net (fanout=1)        0.578   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X99Y35.Y       Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33_SW0
    SLICE_X99Y35.F4      net (fanout=1)        0.022   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33_SW0/O
    SLICE_X99Y35.X       Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
    SLICE_X94Y34.F2      net (fanout=1)        0.288   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
    SLICE_X94Y34.X       Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X92Y35.G3      net (fanout=84)       0.641   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X92Y35.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X92Y35.F3      net (fanout=58)       0.182   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X92Y35.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X93Y27.G3      net (fanout=7)        0.788   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X93Y27.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X90Y26.F4      net (fanout=43)       0.521   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X90Y26.X       Tilo                  0.601   ftop/gbe0/dcpRespF_D_OUT<18>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<18>_SW0
    SLICE_X90Y25.SR      net (fanout=1)        1.194   ftop/gbe0/dcp_dcp_dcpRespF/N68
    SLICE_X90Y25.CLK     Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<18>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_18
    -------------------------------------------------  ---------------------------
    Total                                     12.609ns (6.745ns logic, 5.864ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.760ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_6 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.611ns (Levels of Logic = 10)
  Clock Path Skew:      -0.149ns (0.299 - 0.448)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_6 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y39.YQ      Tcko                  0.596   ftop/gbe0/dcp_dcp_lastTag<7>
                                                       ftop/gbe0/dcp_dcp_lastTag_6
    SLICE_X99Y39.G1      net (fanout=2)        0.822   ftop/gbe0/dcp_dcp_lastTag<6>
    SLICE_X99Y39.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d11508120
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d11518120
    SLICE_X99Y38.G4      net (fanout=1)        0.024   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d11518120
    SLICE_X99Y38.Y       Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d11518136
    SLICE_X99Y38.F2      net (fanout=3)        0.306   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1151
    SLICE_X99Y38.X       Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X99Y35.G1      net (fanout=1)        0.578   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X99Y35.Y       Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33_SW0
    SLICE_X99Y35.F4      net (fanout=1)        0.022   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33_SW0/O
    SLICE_X99Y35.X       Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
    SLICE_X94Y34.F2      net (fanout=1)        0.288   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
    SLICE_X94Y34.X       Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X92Y35.G3      net (fanout=84)       0.641   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X92Y35.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X92Y35.F3      net (fanout=58)       0.182   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X92Y35.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X93Y27.G3      net (fanout=7)        0.788   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X93Y27.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X88Y28.G1      net (fanout=43)       1.188   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X88Y28.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N4
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<6>_SW0
    SLICE_X89Y28.SR      net (fanout=1)        0.941   ftop/gbe0/dcp_dcp_dcpRespF/N6
    SLICE_X89Y28.CLK     Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<6>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_6
    -------------------------------------------------  ---------------------------
    Total                                     12.611ns (6.831ns logic, 5.780ns route)
                                                       (54.2% logic, 45.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.746ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.550ns (Levels of Logic = 10)
  Clock Path Skew:      -0.196ns (0.270 - 0.466)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y38.YQ      Tcko                  0.524   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<66>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66
    SLICE_X99Y41.F2      net (fanout=4)        0.970   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<66>
    SLICE_X99Y41.X       Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1151853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1151853
    SLICE_X99Y38.G1      net (fanout=1)        0.374   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1151853
    SLICE_X99Y38.Y       Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d11518136
    SLICE_X99Y38.F2      net (fanout=3)        0.306   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1151
    SLICE_X99Y38.X       Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X99Y35.G1      net (fanout=1)        0.578   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X99Y35.Y       Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33_SW0
    SLICE_X99Y35.F4      net (fanout=1)        0.022   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33_SW0/O
    SLICE_X99Y35.X       Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
    SLICE_X94Y34.F2      net (fanout=1)        0.288   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
    SLICE_X94Y34.X       Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X92Y35.G3      net (fanout=84)       0.641   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X92Y35.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X92Y35.F3      net (fanout=58)       0.182   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X92Y35.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X93Y27.G3      net (fanout=7)        0.788   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X93Y27.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X92Y23.F4      net (fanout=43)       0.945   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X92Y23.X       Tilo                  0.601   ftop/gbe0/dcpRespF_D_OUT<11>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<11>_SW0
    SLICE_X92Y18.SR      net (fanout=1)        0.711   ftop/gbe0/dcp_dcp_dcpRespF/N82
    SLICE_X92Y18.CLK     Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<11>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_11
    -------------------------------------------------  ---------------------------
    Total                                     12.550ns (6.745ns logic, 5.805ns route)
                                                       (53.7% logic, 46.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.718ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_37 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.589ns (Levels of Logic = 10)
  Clock Path Skew:      -0.129ns (0.011 - 0.140)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y38.YQ      Tcko                  0.524   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<66>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66
    SLICE_X99Y41.F2      net (fanout=4)        0.970   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<66>
    SLICE_X99Y41.X       Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1151853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1151853
    SLICE_X99Y38.G1      net (fanout=1)        0.374   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1151853
    SLICE_X99Y38.Y       Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d11518136
    SLICE_X99Y38.F2      net (fanout=3)        0.306   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1151
    SLICE_X99Y38.X       Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X99Y35.G1      net (fanout=1)        0.578   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X99Y35.Y       Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33_SW0
    SLICE_X99Y35.F4      net (fanout=1)        0.022   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33_SW0/O
    SLICE_X99Y35.X       Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
    SLICE_X94Y34.F2      net (fanout=1)        0.288   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
    SLICE_X94Y34.X       Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X92Y35.G3      net (fanout=84)       0.641   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X92Y35.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X92Y35.F3      net (fanout=58)       0.182   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X92Y35.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X93Y27.G3      net (fanout=7)        0.788   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X93Y27.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X97Y30.F2      net (fanout=43)       0.744   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X97Y30.X       Tilo                  0.562   ftop/gbe0/dcpRespF_D_OUT<37>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<37>_SW0
    SLICE_X96Y25.SR      net (fanout=1)        0.990   ftop/gbe0/dcp_dcp_dcpRespF/N28
    SLICE_X96Y25.CLK     Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<37>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_37
    -------------------------------------------------  ---------------------------
    Total                                     12.589ns (6.706ns logic, 5.883ns route)
                                                       (53.3% logic, 46.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.688ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.470ns (Levels of Logic = 10)
  Clock Path Skew:      -0.218ns (0.248 - 0.466)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y38.YQ      Tcko                  0.524   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<66>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66
    SLICE_X99Y41.F2      net (fanout=4)        0.970   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<66>
    SLICE_X99Y41.X       Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1151853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1151853
    SLICE_X99Y38.G1      net (fanout=1)        0.374   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1151853
    SLICE_X99Y38.Y       Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d11518136
    SLICE_X99Y38.F2      net (fanout=3)        0.306   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1151
    SLICE_X99Y38.X       Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X99Y35.G1      net (fanout=1)        0.578   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X99Y35.Y       Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33_SW0
    SLICE_X99Y35.F4      net (fanout=1)        0.022   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33_SW0/O
    SLICE_X99Y35.X       Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
    SLICE_X94Y34.F2      net (fanout=1)        0.288   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
    SLICE_X94Y34.X       Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X92Y35.G3      net (fanout=84)       0.641   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X92Y35.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X92Y35.F3      net (fanout=58)       0.182   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X92Y35.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X93Y27.G3      net (fanout=7)        0.788   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X93Y27.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X88Y28.F3      net (fanout=43)       0.847   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X88Y28.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF/N4
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<7>_SW0
    SLICE_X89Y25.SR      net (fanout=1)        0.729   ftop/gbe0/dcp_dcp_dcpRespF/N4
    SLICE_X89Y25.CLK     Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<7>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_7
    -------------------------------------------------  ---------------------------
    Total                                     12.470ns (6.745ns logic, 5.725ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.684ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_24 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.449ns (Levels of Logic = 10)
  Clock Path Skew:      -0.235ns (0.532 - 0.767)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y40.YQ      Tcko                  0.596   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<67>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67
    SLICE_X99Y41.F3      net (fanout=4)        0.549   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<67>
    SLICE_X99Y41.X       Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1151853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1151853
    SLICE_X99Y38.G1      net (fanout=1)        0.374   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1151853
    SLICE_X99Y38.Y       Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d11518136
    SLICE_X99Y38.F2      net (fanout=3)        0.306   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1151
    SLICE_X99Y38.X       Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X99Y35.G1      net (fanout=1)        0.578   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X99Y35.Y       Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33_SW0
    SLICE_X99Y35.F4      net (fanout=1)        0.022   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33_SW0/O
    SLICE_X99Y35.X       Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
    SLICE_X94Y34.F2      net (fanout=1)        0.288   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
    SLICE_X94Y34.X       Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X92Y35.G3      net (fanout=84)       0.641   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X92Y35.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X92Y35.F3      net (fanout=58)       0.182   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X92Y35.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X93Y27.G3      net (fanout=7)        0.788   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X93Y27.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X92Y20.F2      net (fanout=43)       1.177   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X92Y20.X       Tilo                  0.601   ftop/gbe0/dcpRespF_D_OUT<24>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<24>_SW0
    SLICE_X90Y24.SR      net (fanout=1)        0.727   ftop/gbe0/dcp_dcp_dcpRespF/N56
    SLICE_X90Y24.CLK     Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<24>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_24
    -------------------------------------------------  ---------------------------
    Total                                     12.449ns (6.817ns logic, 5.632ns route)
                                                       (54.8% logic, 45.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.679ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_2 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.498ns (Levels of Logic = 10)
  Clock Path Skew:      -0.181ns (0.571 - 0.752)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_2 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y40.YQ      Tcko                  0.524   ftop/gbe0/dcp_dcp_lastTag<3>
                                                       ftop/gbe0/dcp_dcp_lastTag_2
    SLICE_X99Y41.F1      net (fanout=2)        0.430   ftop/gbe0/dcp_dcp_lastTag<2>
    SLICE_X99Y41.X       Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1151853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1151853
    SLICE_X99Y38.G1      net (fanout=1)        0.374   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1151853
    SLICE_X99Y38.Y       Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d11518136
    SLICE_X99Y38.F2      net (fanout=3)        0.306   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1151
    SLICE_X99Y38.X       Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X99Y35.G1      net (fanout=1)        0.578   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X99Y35.Y       Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33_SW0
    SLICE_X99Y35.F4      net (fanout=1)        0.022   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33_SW0/O
    SLICE_X99Y35.X       Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
    SLICE_X94Y34.F2      net (fanout=1)        0.288   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
    SLICE_X94Y34.X       Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X92Y35.G3      net (fanout=84)       0.641   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X92Y35.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X92Y35.F3      net (fanout=58)       0.182   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X92Y35.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X93Y27.G3      net (fanout=7)        0.788   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X93Y27.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X88Y28.G1      net (fanout=43)       1.188   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X88Y28.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N4
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<6>_SW0
    SLICE_X89Y28.SR      net (fanout=1)        0.941   ftop/gbe0/dcp_dcp_dcpRespF/N6
    SLICE_X89Y28.CLK     Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<6>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_6
    -------------------------------------------------  ---------------------------
    Total                                     12.498ns (6.760ns logic, 5.738ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.674ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.468ns (Levels of Logic = 10)
  Clock Path Skew:      -0.206ns (0.260 - 0.466)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y38.YQ      Tcko                  0.524   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<66>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66
    SLICE_X99Y41.F2      net (fanout=4)        0.970   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<66>
    SLICE_X99Y41.X       Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1151853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1151853
    SLICE_X99Y38.G1      net (fanout=1)        0.374   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1151853
    SLICE_X99Y38.Y       Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d11518136
    SLICE_X99Y38.F2      net (fanout=3)        0.306   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1151
    SLICE_X99Y38.X       Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X99Y35.G1      net (fanout=1)        0.578   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X99Y35.Y       Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33_SW0
    SLICE_X99Y35.F4      net (fanout=1)        0.022   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33_SW0/O
    SLICE_X99Y35.X       Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
    SLICE_X94Y34.F2      net (fanout=1)        0.288   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
    SLICE_X94Y34.X       Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X92Y35.G3      net (fanout=84)       0.641   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X92Y35.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X92Y35.F3      net (fanout=58)       0.182   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X92Y35.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X93Y27.G3      net (fanout=7)        0.788   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X93Y27.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X93Y26.G1      net (fanout=43)       0.893   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X93Y26.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N8
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<4>_SW0
    SLICE_X91Y25.SR      net (fanout=1)        0.721   ftop/gbe0/dcp_dcp_dcpRespF/N10
    SLICE_X91Y25.CLK     Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<4>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_4
    -------------------------------------------------  ---------------------------
    Total                                     12.468ns (6.705ns logic, 5.763ns route)
                                                       (53.8% logic, 46.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.671ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_65 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.526ns (Levels of Logic = 10)
  Clock Path Skew:      -0.145ns (0.299 - 0.444)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_65 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y36.YQ      Tcko                  0.596   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<65>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_65
    SLICE_X101Y38.F3     net (fanout=4)        0.451   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<65>
    SLICE_X101Y38.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1151826
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1151826
    SLICE_X99Y38.G3      net (fanout=1)        0.309   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1151826
    SLICE_X99Y38.Y       Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d11518136
    SLICE_X99Y38.F2      net (fanout=3)        0.306   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1151
    SLICE_X99Y38.X       Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X99Y35.G1      net (fanout=1)        0.578   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X99Y35.Y       Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33_SW0
    SLICE_X99Y35.F4      net (fanout=1)        0.022   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33_SW0/O
    SLICE_X99Y35.X       Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
    SLICE_X94Y34.F2      net (fanout=1)        0.288   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
    SLICE_X94Y34.X       Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X92Y35.G3      net (fanout=84)       0.641   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X92Y35.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X92Y35.F3      net (fanout=58)       0.182   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X92Y35.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X93Y27.G3      net (fanout=7)        0.788   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X93Y27.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X88Y28.G1      net (fanout=43)       1.188   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X88Y28.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N4
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<6>_SW0
    SLICE_X89Y28.SR      net (fanout=1)        0.941   ftop/gbe0/dcp_dcp_dcpRespF/N6
    SLICE_X89Y28.CLK     Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<6>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_6
    -------------------------------------------------  ---------------------------
    Total                                     12.526ns (6.832ns logic, 5.694ns route)
                                                       (54.5% logic, 45.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.661ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_4 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.485ns (Levels of Logic = 10)
  Clock Path Skew:      -0.176ns (0.571 - 0.747)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_4 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y42.YQ      Tcko                  0.596   ftop/gbe0/dcp_dcp_lastTag<5>
                                                       ftop/gbe0/dcp_dcp_lastTag_4
    SLICE_X99Y42.F1      net (fanout=2)        0.430   ftop/gbe0/dcp_dcp_lastTag<4>
    SLICE_X99Y42.X       Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1151893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1151893
    SLICE_X99Y38.G2      net (fanout=1)        0.289   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1151893
    SLICE_X99Y38.Y       Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d11518136
    SLICE_X99Y38.F2      net (fanout=3)        0.306   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1151
    SLICE_X99Y38.X       Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X99Y35.G1      net (fanout=1)        0.578   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X99Y35.Y       Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33_SW0
    SLICE_X99Y35.F4      net (fanout=1)        0.022   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33_SW0/O
    SLICE_X99Y35.X       Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
    SLICE_X94Y34.F2      net (fanout=1)        0.288   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
    SLICE_X94Y34.X       Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X92Y35.G3      net (fanout=84)       0.641   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X92Y35.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X92Y35.F3      net (fanout=58)       0.182   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X92Y35.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X93Y27.G3      net (fanout=7)        0.788   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X93Y27.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X88Y28.G1      net (fanout=43)       1.188   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X88Y28.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N4
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<6>_SW0
    SLICE_X89Y28.SR      net (fanout=1)        0.941   ftop/gbe0/dcp_dcp_dcpRespF/N6
    SLICE_X89Y28.CLK     Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<6>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_6
    -------------------------------------------------  ---------------------------
    Total                                     12.485ns (6.832ns logic, 5.653ns route)
                                                       (54.7% logic, 45.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.657ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/macAddress_40 (FF)
  Destination:          ftop/gbe0/rxDCPtag_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.468ns (Levels of Logic = 9)
  Clock Path Skew:      -0.189ns (0.605 - 0.794)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/macAddress_40 to ftop/gbe0/rxDCPtag_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y35.YQ     Tcko                  0.524   ftop/gbe0/macAddress<41>
                                                       ftop/gbe0/macAddress_40
    SLICE_X107Y52.F2     net (fanout=3)        2.405   ftop/gbe0/macAddress<40>
    SLICE_X107Y52.COUT   Topcyf                1.026   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_lut<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<21>
    SLICE_X107Y53.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<21>
    SLICE_X107Y53.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<23>
    SLICE_X104Y52.G3     net (fanout=3)        0.437   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<23>
    SLICE_X104Y52.Y      Tilo                  0.616   ftop/gbe0/N1101
                                                       ftop/gbe0/rxHdr_sV_74_BIT_112_75_OR_NOT_rxHdr_sV_74_BITS_ETC___d5861
    SLICE_X104Y52.F4     net (fanout=2)        0.055   ftop/gbe0/rxHdr_sV_74_BIT_112_75_OR_NOT_rxHdr_sV_74_BITS_ETC___d586
    SLICE_X104Y52.X      Tilo                  0.601   ftop/gbe0/N1101
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data_SW1
    SLICE_X101Y52.F1     net (fanout=1)        0.856   ftop/gbe0/N1101
    SLICE_X101Y52.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X100Y56.G3     net (fanout=14)       0.371   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X100Y56.Y      Tilo                  0.616   ftop/gbe0/MUX_rxDCPMesgPos_write_1__SEL_2
                                                       ftop/gbe0/MUX_rxDCPPLI_write_1__SEL_112_SW0
    SLICE_X100Y56.F1     net (fanout=1)        0.373   ftop/gbe0/MUX_rxDCPPLI_write_1__SEL_112_SW0/O
    SLICE_X100Y56.X      Tilo                  0.601   ftop/gbe0/MUX_rxDCPMesgPos_write_1__SEL_2
                                                       ftop/gbe0/MUX_rxDCPPLI_write_1__SEL_112
    SLICE_X98Y57.G3      net (fanout=35)       0.447   ftop/gbe0/MUX_rxDCPMesgPos_write_1__SEL_2
    SLICE_X98Y57.Y       Tilo                  0.616   ftop/gbe0/rxDCPmt_EN
                                                       ftop/gbe0/MUX_rxDCPPLI_write_1__SEL_111
    SLICE_X98Y52.G1      net (fanout=11)       0.704   ftop/gbe0/N44
    SLICE_X98Y52.Y       Tilo                  0.616   ftop/gbe0/N112
                                                       ftop/gbe0/rxDCPtag_EN1
    SLICE_X97Y48.CE      net (fanout=4)        0.757   ftop/gbe0/rxDCPtag_EN
    SLICE_X97Y48.CLK     Tceck                 0.155   ftop/gbe0/rxDCPtag<7>
                                                       ftop/gbe0/rxDCPtag_7
    -------------------------------------------------  ---------------------------
    Total                                     12.468ns (6.063ns logic, 6.405ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.657ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/macAddress_40 (FF)
  Destination:          ftop/gbe0/rxDCPtag_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.468ns (Levels of Logic = 9)
  Clock Path Skew:      -0.189ns (0.605 - 0.794)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/macAddress_40 to ftop/gbe0/rxDCPtag_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y35.YQ     Tcko                  0.524   ftop/gbe0/macAddress<41>
                                                       ftop/gbe0/macAddress_40
    SLICE_X107Y52.F2     net (fanout=3)        2.405   ftop/gbe0/macAddress<40>
    SLICE_X107Y52.COUT   Topcyf                1.026   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_lut<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<21>
    SLICE_X107Y53.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<21>
    SLICE_X107Y53.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<23>
    SLICE_X104Y52.G3     net (fanout=3)        0.437   ftop/gbe0/Mcompar_rxHdr_sV_74_BITS_111_TO_64_79_EQ_macAddress_78___d582_cy<23>
    SLICE_X104Y52.Y      Tilo                  0.616   ftop/gbe0/N1101
                                                       ftop/gbe0/rxHdr_sV_74_BIT_112_75_OR_NOT_rxHdr_sV_74_BITS_ETC___d5861
    SLICE_X104Y52.F4     net (fanout=2)        0.055   ftop/gbe0/rxHdr_sV_74_BIT_112_75_OR_NOT_rxHdr_sV_74_BITS_ETC___d586
    SLICE_X104Y52.X      Tilo                  0.601   ftop/gbe0/N1101
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data_SW1
    SLICE_X101Y52.F1     net (fanout=1)        0.856   ftop/gbe0/N1101
    SLICE_X101Y52.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X100Y56.G3     net (fanout=14)       0.371   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X100Y56.Y      Tilo                  0.616   ftop/gbe0/MUX_rxDCPMesgPos_write_1__SEL_2
                                                       ftop/gbe0/MUX_rxDCPPLI_write_1__SEL_112_SW0
    SLICE_X100Y56.F1     net (fanout=1)        0.373   ftop/gbe0/MUX_rxDCPPLI_write_1__SEL_112_SW0/O
    SLICE_X100Y56.X      Tilo                  0.601   ftop/gbe0/MUX_rxDCPMesgPos_write_1__SEL_2
                                                       ftop/gbe0/MUX_rxDCPPLI_write_1__SEL_112
    SLICE_X98Y57.G3      net (fanout=35)       0.447   ftop/gbe0/MUX_rxDCPMesgPos_write_1__SEL_2
    SLICE_X98Y57.Y       Tilo                  0.616   ftop/gbe0/rxDCPmt_EN
                                                       ftop/gbe0/MUX_rxDCPPLI_write_1__SEL_111
    SLICE_X98Y52.G1      net (fanout=11)       0.704   ftop/gbe0/N44
    SLICE_X98Y52.Y       Tilo                  0.616   ftop/gbe0/N112
                                                       ftop/gbe0/rxDCPtag_EN1
    SLICE_X97Y48.CE      net (fanout=4)        0.757   ftop/gbe0/rxDCPtag_EN
    SLICE_X97Y48.CLK     Tceck                 0.155   ftop/gbe0/rxDCPtag<7>
                                                       ftop/gbe0/rxDCPtag_6
    -------------------------------------------------  ---------------------------
    Total                                     12.468ns (6.063ns logic, 6.405ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.653ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_71 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.437ns (Levels of Logic = 10)
  Clock Path Skew:      -0.216ns (0.571 - 0.787)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_71 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y41.YQ      Tcko                  0.596   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<71>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_71
    SLICE_X99Y39.G3      net (fanout=4)        0.648   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<71>
    SLICE_X99Y39.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d11508120
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d11518120
    SLICE_X99Y38.G4      net (fanout=1)        0.024   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d11518120
    SLICE_X99Y38.Y       Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d11518136
    SLICE_X99Y38.F2      net (fanout=3)        0.306   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1151
    SLICE_X99Y38.X       Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X99Y35.G1      net (fanout=1)        0.578   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X99Y35.Y       Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33_SW0
    SLICE_X99Y35.F4      net (fanout=1)        0.022   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33_SW0/O
    SLICE_X99Y35.X       Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
    SLICE_X94Y34.F2      net (fanout=1)        0.288   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
    SLICE_X94Y34.X       Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X92Y35.G3      net (fanout=84)       0.641   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X92Y35.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X92Y35.F3      net (fanout=58)       0.182   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X92Y35.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X93Y27.G3      net (fanout=7)        0.788   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X93Y27.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X88Y28.G1      net (fanout=43)       1.188   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X88Y28.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N4
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<6>_SW0
    SLICE_X89Y28.SR      net (fanout=1)        0.941   ftop/gbe0/dcp_dcp_dcpRespF/N6
    SLICE_X89Y28.CLK     Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<6>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_6
    -------------------------------------------------  ---------------------------
    Total                                     12.437ns (6.831ns logic, 5.606ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      -4.314ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.939ns (Levels of Logic = 0)
  Clock Path Skew:      6.253ns (6.919 - 0.666)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y121.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<7>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F
    SLICE_X100Y147.BX    net (fanout=1)        0.687   ftop/gbe0/gmac/txRS_txF/_varindex0000<7>
    SLICE_X100Y147.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txRS_txF_dD_OUT<7>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_7
    -------------------------------------------------  ---------------------------
    Total                                      1.939ns (1.252ns logic, 0.687ns route)
                                                       (64.6% logic, 35.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.309ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.939ns (Levels of Logic = 0)
  Clock Path Skew:      6.248ns (6.930 - 0.682)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y121.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<1>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F
    SLICE_X102Y146.BX    net (fanout=1)        0.687   ftop/gbe0/gmac/txRS_txF/_varindex0000<1>
    SLICE_X102Y146.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txRS_txF_dD_OUT<1>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_1
    -------------------------------------------------  ---------------------------
    Total                                      1.939ns (1.252ns logic, 0.687ns route)
                                                       (64.6% logic, 35.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.275ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.974ns (Levels of Logic = 0)
  Clock Path Skew:      6.249ns (6.925 - 0.676)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y123.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<4>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F
    SLICE_X100Y144.BY    net (fanout=1)        0.687   ftop/gbe0/gmac/txRS_txF/_varindex0000<4>
    SLICE_X100Y144.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/txRS_txF_dD_OUT<5>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_4
    -------------------------------------------------  ---------------------------
    Total                                      1.974ns (1.287ns logic, 0.687ns route)
                                                       (65.2% logic, 34.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.236ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.982ns (Levels of Logic = 0)
  Clock Path Skew:      6.218ns (6.925 - 0.707)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y124.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<5>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F
    SLICE_X100Y144.BX    net (fanout=1)        0.730   ftop/gbe0/gmac/txRS_txF/_varindex0000<5>
    SLICE_X100Y144.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txRS_txF_dD_OUT<5>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_5
    -------------------------------------------------  ---------------------------
    Total                                      1.982ns (1.252ns logic, 0.730ns route)
                                                       (63.2% logic, 36.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.106ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.147ns (Levels of Logic = 0)
  Clock Path Skew:      6.253ns (6.919 - 0.666)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y120.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<6>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F
    SLICE_X100Y147.BY    net (fanout=1)        0.860   ftop/gbe0/gmac/txRS_txF/_varindex0000<6>
    SLICE_X100Y147.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/txRS_txF_dD_OUT<7>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_6
    -------------------------------------------------  ---------------------------
    Total                                      2.147ns (1.287ns logic, 0.860ns route)
                                                       (59.9% logic, 40.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.101ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.136ns (Levels of Logic = 0)
  Clock Path Skew:      6.237ns (6.925 - 0.688)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y124.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<8>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F
    SLICE_X101Y144.BY    net (fanout=1)        0.864   ftop/gbe0/gmac/txRS_txF/_varindex0000<8>
    SLICE_X101Y144.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    -------------------------------------------------  ---------------------------
    Total                                      2.136ns (1.272ns logic, 0.864ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.056ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.192ns (Levels of Logic = 0)
  Clock Path Skew:      6.248ns (6.930 - 0.682)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y120.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<0>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F
    SLICE_X102Y146.BY    net (fanout=1)        0.905   ftop/gbe0/gmac/txRS_txF/_varindex0000<0>
    SLICE_X102Y146.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/txRS_txF_dD_OUT<1>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_0
    -------------------------------------------------  ---------------------------
    Total                                      2.192ns (1.287ns logic, 0.905ns route)
                                                       (58.7% logic, 41.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.028ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.206ns (Levels of Logic = 0)
  Clock Path Skew:      6.234ns (6.930 - 0.696)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y123.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<3>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F
    SLICE_X103Y146.BX    net (fanout=1)        0.994   ftop/gbe0/gmac/txRS_txF/_varindex0000<3>
    SLICE_X103Y146.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txRS_txF_dD_OUT<3>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_3
    -------------------------------------------------  ---------------------------
    Total                                      2.206ns (1.212ns logic, 0.994ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      -3.993ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.244ns (Levels of Logic = 0)
  Clock Path Skew:      6.237ns (6.925 - 0.688)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y125.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<9>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F
    SLICE_X101Y144.BX    net (fanout=1)        1.032   ftop/gbe0/gmac/txRS_txF/_varindex0000<9>
    SLICE_X101Y144.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    -------------------------------------------------  ---------------------------
    Total                                      2.244ns (1.212ns logic, 1.032ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      -3.716ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.518ns (Levels of Logic = 0)
  Clock Path Skew:      6.234ns (6.930 - 0.696)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y122.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<2>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F
    SLICE_X103Y146.BY    net (fanout=1)        1.246   ftop/gbe0/gmac/txRS_txF/_varindex0000<2>
    SLICE_X103Y146.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/txRS_txF_dD_OUT<3>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_2
    -------------------------------------------------  ---------------------------
    Total                                      2.518ns (1.272ns logic, 1.246ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.524ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_31 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem32.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.615ns (Levels of Logic = 1)
  Clock Path Skew:      0.091ns (0.400 - 0.309)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_31 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem32.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y37.YQ      Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<31>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_31
    SLICE_X80Y37.BY      net (fanout=2)        0.326   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<31>
    SLICE_X80Y37.CLK     Tdh         (-Th)     0.130   ftop/gbe0/dcp_cpReqAF/_varindex0000<31>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem32.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.615ns (0.289ns logic, 0.326ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.525ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_31 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem32.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.616ns (Levels of Logic = 1)
  Clock Path Skew:      0.091ns (0.400 - 0.309)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_31 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem32.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y37.YQ      Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<31>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_31
    SLICE_X80Y37.BY      net (fanout=2)        0.326   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<31>
    SLICE_X80Y37.CLK     Tdh         (-Th)     0.129   ftop/gbe0/dcp_cpReqAF/_varindex0000<31>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem32.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.616ns (0.290ns logic, 0.326ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.542ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/rxDCPMesg_25 (FF)
  Destination:          ftop/gbe0/Mshreg_rxDCPMesg_41 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.562ns (Levels of Logic = 1)
  Clock Path Skew:      0.020ns (0.137 - 0.117)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/rxDCPMesg_25 to ftop/gbe0/Mshreg_rxDCPMesg_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y45.XQ      Tcko                  0.396   ftop/gbe0/rxDCPMesg<25>
                                                       ftop/gbe0/rxDCPMesg_25
    SLICE_X94Y45.BX      net (fanout=2)        0.318   ftop/gbe0/rxDCPMesg<25>
    SLICE_X94Y45.CLK     Tdh         (-Th)     0.152   ftop/gbe0/rxDCPMesg<41>
                                                       ftop/gbe0/Mshreg_rxDCPMesg_41
    -------------------------------------------------  ---------------------------
    Total                                      0.562ns (0.244ns logic, 0.318ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.581ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_33 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem34.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.634ns (Levels of Logic = 1)
  Clock Path Skew:      0.053ns (0.378 - 0.325)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_33 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem34.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y41.YQ      Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<33>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_33
    SLICE_X76Y41.BY      net (fanout=2)        0.345   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<33>
    SLICE_X76Y41.CLK     Tdh         (-Th)     0.130   ftop/gbe0/dcp_cpReqAF/_varindex0000<33>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem34.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.634ns (0.289ns logic, 0.345ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.582ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_33 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem34.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.635ns (Levels of Logic = 1)
  Clock Path Skew:      0.053ns (0.378 - 0.325)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_33 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem34.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y41.YQ      Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<33>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_33
    SLICE_X76Y41.BY      net (fanout=2)        0.345   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<33>
    SLICE_X76Y41.CLK     Tdh         (-Th)     0.129   ftop/gbe0/dcp_cpReqAF/_varindex0000<33>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem34.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.635ns (0.290ns logic, 0.345ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.589ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_3 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem4.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.630ns (Levels of Logic = 1)
  Clock Path Skew:      0.041ns (0.314 - 0.273)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_3 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem4.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y29.YQ      Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<3>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_3
    SLICE_X78Y28.BY      net (fanout=2)        0.341   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<3>
    SLICE_X78Y28.CLK     Tdh         (-Th)     0.130   ftop/gbe0/dcp_cpReqAF/_varindex0000<3>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem4.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.630ns (0.289ns logic, 0.341ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.590ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_3 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem4.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.631ns (Levels of Logic = 1)
  Clock Path Skew:      0.041ns (0.314 - 0.273)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_3 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem4.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y29.YQ      Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<3>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_3
    SLICE_X78Y28.BY      net (fanout=2)        0.341   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<3>
    SLICE_X78Y28.CLK     Tdh         (-Th)     0.129   ftop/gbe0/dcp_cpReqAF/_varindex0000<3>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem4.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.631ns (0.290ns logic, 0.341ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.608ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.800ns (Levels of Logic = 0)
  Clock Path Skew:      0.192ns (0.696 - 0.504)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/dSyncReg1_1 to ftop/gbe0/gmac/txRS_txF/dEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y135.XQ     Tcko                  0.396   ftop/gbe0/gmac/txRS_txF/dSyncReg1<1>
                                                       ftop/gbe0/gmac/txRS_txF/dSyncReg1_1
    SLICE_X96Y136.BX     net (fanout=1)        0.302   ftop/gbe0/gmac/txRS_txF/dSyncReg1<1>
    SLICE_X96Y136.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txRS_txF/dEnqPtr<1>
                                                       ftop/gbe0/gmac/txRS_txF/dEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.800ns (0.498ns logic, 0.302ns route)
                                                       (62.2% logic, 37.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.616ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_41 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem42.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.629ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.083 - 0.070)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_41 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem42.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y46.YQ      Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<41>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_41
    SLICE_X78Y47.BY      net (fanout=2)        0.340   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<41>
    SLICE_X78Y47.CLK     Tdh         (-Th)     0.130   ftop/gbe0/dcp_cpReqAF/_varindex0000<41>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem42.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.629ns (0.289ns logic, 0.340ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.617ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_41 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem42.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.630ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.083 - 0.070)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_41 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem42.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y46.YQ      Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<41>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_41
    SLICE_X78Y47.BY      net (fanout=2)        0.340   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<41>
    SLICE_X78Y47.CLK     Tdh         (-Th)     0.129   ftop/gbe0/dcp_cpReqAF/_varindex0000<41>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem42.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.630ns (0.290ns logic, 0.340ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/edp_dgdpRespAF/dGDeqPtr1<0>/SR
  Logical resource: ftop/gbe0/edp_dgdpRespAF/dGDeqPtr1_0/SR
  Location pin: SLICE_X108Y80.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/edp_dgdpRespAF/dGDeqPtr1<0>/SR
  Logical resource: ftop/gbe0/edp_dgdpRespAF/dGDeqPtr1_0/SR
  Location pin: SLICE_X108Y80.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/edp_dgdpRespAF/dGDeqPtr1<0>/SR
  Logical resource: ftop/gbe0/edp_dgdpRespAF/dGDeqPtr1_1/SR
  Location pin: SLICE_X108Y80.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/edp_dgdpRespAF/dGDeqPtr1<0>/SR
  Logical resource: ftop/gbe0/edp_dgdpRespAF/dGDeqPtr1_1/SR
  Location pin: SLICE_X108Y80.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/edp_dgdpRespAF/dEnqPtr<2>/SR
  Logical resource: ftop/gbe0/edp_dgdpRespAF/dEnqPtr_2/SR
  Location pin: SLICE_X108Y79.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/edp_dgdpRespAF/dEnqPtr<2>/SR
  Logical resource: ftop/gbe0/edp_dgdpRespAF/dEnqPtr_2/SR
  Location pin: SLICE_X108Y79.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr_3/SR
  Location pin: SLICE_X102Y126.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr_3/SR
  Location pin: SLICE_X102Y126.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr_2/SR
  Location pin: SLICE_X102Y126.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr_2/SR
  Location pin: SLICE_X102Y126.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac_RDY_rx_get/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/dNotEmptyReg/SR
  Location pin: SLICE_X100Y93.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac_RDY_rx_get/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/dNotEmptyReg/SR
  Location pin: SLICE_X100Y93.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gmiixo_rst/reset_hold<0>/SR
  Logical resource: ftop/gmiixo_rst/reset_hold_0/SR
  Location pin: SLICE_X102Y61.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gmiixo_rst/reset_hold<0>/SR
  Logical resource: ftop/gmiixo_rst/reset_hold_0/SR
  Location pin: SLICE_X102Y61.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sSyncReg1_1/SR
  Location pin: SLICE_X100Y127.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sSyncReg1_1/SR
  Location pin: SLICE_X100Y127.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sSyncReg1_0/SR
  Location pin: SLICE_X100Y127.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sSyncReg1_0/SR
  Location pin: SLICE_X100Y127.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3/SR
  Location pin: SLICE_X96Y139.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3/SR
  Location pin: SLICE_X96Y139.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2522 paths analyzed, 488 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.791ns.
--------------------------------------------------------------------------------
Slack (setup path):     1.209ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.662ns (Levels of Logic = 5)
  Clock Path Skew:      -0.129ns (0.472 - 0.601)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X90Y144.F2     net (fanout=3)        0.994   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X90Y144.X      Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X91Y143.F3     net (fanout=1)        0.264   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X91Y143.X      Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X94Y134.G2     net (fanout=4)        0.843   ftop/gbe0/gmac/N31
    SLICE_X94Y134.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X93Y128.F4     net (fanout=9)        0.559   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X93Y128.X      Tilo                  0.562   ftop/gbe0/gmac/rxRS_rxF_sD_IN<4>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<4>1
    SLICE_X94Y122.BY     net (fanout=1)        1.212   ftop/gbe0/gmac/rxRS_rxF_sD_IN<4>
    SLICE_X94Y122.CLK    Tds                  -0.075   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<4>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      6.662ns (2.790ns logic, 3.872ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.210ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.661ns (Levels of Logic = 5)
  Clock Path Skew:      -0.129ns (0.472 - 0.601)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X90Y144.F2     net (fanout=3)        0.994   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X90Y144.X      Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X91Y143.F3     net (fanout=1)        0.264   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X91Y143.X      Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X94Y134.G2     net (fanout=4)        0.843   ftop/gbe0/gmac/N31
    SLICE_X94Y134.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X93Y128.F4     net (fanout=9)        0.559   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X93Y128.X      Tilo                  0.562   ftop/gbe0/gmac/rxRS_rxF_sD_IN<4>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<4>1
    SLICE_X94Y122.BY     net (fanout=1)        1.212   ftop/gbe0/gmac/rxRS_rxF_sD_IN<4>
    SLICE_X94Y122.CLK    Tds                  -0.076   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<4>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      6.661ns (2.789ns logic, 3.872ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.211ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.743ns (Levels of Logic = 4)
  Clock Path Skew:      -0.046ns (0.287 - 0.333)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_preambleCnt_value_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y146.YQ     Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X90Y145.G4     net (fanout=3)        1.075   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X90Y145.Y      Tilo                  0.616   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame11
    SLICE_X90Y145.F1     net (fanout=1)        0.342   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame11
    SLICE_X90Y145.X      Tilo                  0.601   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
    SLICE_X100Y146.G4    net (fanout=14)       1.114   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
    SLICE_X100Y146.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame74
    SLICE_X100Y146.F4    net (fanout=2)        0.056   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame
    SLICE_X100Y146.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X97Y146.CE     net (fanout=2)        0.971   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
    SLICE_X97Y146.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_preambleCnt_value<1>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_1
    -------------------------------------------------  ---------------------------
    Total                                      6.743ns (3.185ns logic, 3.558ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.211ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.743ns (Levels of Logic = 4)
  Clock Path Skew:      -0.046ns (0.287 - 0.333)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_preambleCnt_value_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y146.YQ     Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X90Y145.G4     net (fanout=3)        1.075   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X90Y145.Y      Tilo                  0.616   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame11
    SLICE_X90Y145.F1     net (fanout=1)        0.342   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame11
    SLICE_X90Y145.X      Tilo                  0.601   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
    SLICE_X100Y146.G4    net (fanout=14)       1.114   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
    SLICE_X100Y146.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame74
    SLICE_X100Y146.F4    net (fanout=2)        0.056   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame
    SLICE_X100Y146.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X97Y146.CE     net (fanout=2)        0.971   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
    SLICE_X97Y146.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_preambleCnt_value<1>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_0
    -------------------------------------------------  ---------------------------
    Total                                      6.743ns (3.185ns logic, 3.558ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.285ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.614ns (Levels of Logic = 5)
  Clock Path Skew:      -0.101ns (0.261 - 0.362)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y134.YQ     Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X91Y143.G3     net (fanout=20)       1.156   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X91Y143.Y      Tilo                  0.561   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X91Y143.F4     net (fanout=1)        0.022   ftop/gbe0/gmac/N161
    SLICE_X91Y143.X      Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X94Y134.G2     net (fanout=4)        0.843   ftop/gbe0/gmac/N31
    SLICE_X94Y134.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X93Y128.F4     net (fanout=9)        0.559   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X93Y128.X      Tilo                  0.562   ftop/gbe0/gmac/rxRS_rxF_sD_IN<4>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<4>1
    SLICE_X94Y122.BY     net (fanout=1)        1.212   ftop/gbe0/gmac/rxRS_rxF_sD_IN<4>
    SLICE_X94Y122.CLK    Tds                  -0.075   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<4>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      6.614ns (2.822ns logic, 3.792ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.286ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.613ns (Levels of Logic = 5)
  Clock Path Skew:      -0.101ns (0.261 - 0.362)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y134.YQ     Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X91Y143.G3     net (fanout=20)       1.156   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X91Y143.Y      Tilo                  0.561   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X91Y143.F4     net (fanout=1)        0.022   ftop/gbe0/gmac/N161
    SLICE_X91Y143.X      Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X94Y134.G2     net (fanout=4)        0.843   ftop/gbe0/gmac/N31
    SLICE_X94Y134.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X93Y128.F4     net (fanout=9)        0.559   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X93Y128.X      Tilo                  0.562   ftop/gbe0/gmac/rxRS_rxF_sD_IN<4>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<4>1
    SLICE_X94Y122.BY     net (fanout=1)        1.212   ftop/gbe0/gmac/rxRS_rxF_sD_IN<4>
    SLICE_X94Y122.CLK    Tds                  -0.076   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<4>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      6.613ns (2.821ns logic, 3.792ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.314ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.575ns (Levels of Logic = 5)
  Clock Path Skew:      -0.111ns (0.490 - 0.601)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X90Y144.F2     net (fanout=3)        0.994   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X90Y144.X      Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X91Y143.F3     net (fanout=1)        0.264   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X91Y143.X      Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X94Y134.G2     net (fanout=4)        0.843   ftop/gbe0/gmac/N31
    SLICE_X94Y134.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X93Y130.G3     net (fanout=9)        0.808   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X93Y130.Y      Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<6>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<5>1
    SLICE_X96Y123.BY     net (fanout=1)        0.877   ftop/gbe0/gmac/rxRS_rxF_sD_IN<5>
    SLICE_X96Y123.CLK    Tds                  -0.075   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      6.575ns (2.789ns logic, 3.786ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.315ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.574ns (Levels of Logic = 5)
  Clock Path Skew:      -0.111ns (0.490 - 0.601)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X90Y144.F2     net (fanout=3)        0.994   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X90Y144.X      Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X91Y143.F3     net (fanout=1)        0.264   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X91Y143.X      Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X94Y134.G2     net (fanout=4)        0.843   ftop/gbe0/gmac/N31
    SLICE_X94Y134.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X93Y130.G3     net (fanout=9)        0.808   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X93Y130.Y      Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<6>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<5>1
    SLICE_X96Y123.BY     net (fanout=1)        0.877   ftop/gbe0/gmac/rxRS_rxF_sD_IN<5>
    SLICE_X96Y123.CLK    Tds                  -0.076   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      6.574ns (2.788ns logic, 3.786ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.324ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.520ns (Levels of Logic = 5)
  Clock Path Skew:      -0.156ns (0.472 - 0.628)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y146.YQ     Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X90Y144.F3     net (fanout=3)        0.780   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X90Y144.X      Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X91Y143.F3     net (fanout=1)        0.264   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X91Y143.X      Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X94Y134.G2     net (fanout=4)        0.843   ftop/gbe0/gmac/N31
    SLICE_X94Y134.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X93Y128.F4     net (fanout=9)        0.559   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X93Y128.X      Tilo                  0.562   ftop/gbe0/gmac/rxRS_rxF_sD_IN<4>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<4>1
    SLICE_X94Y122.BY     net (fanout=1)        1.212   ftop/gbe0/gmac/rxRS_rxF_sD_IN<4>
    SLICE_X94Y122.CLK    Tds                  -0.075   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<4>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      6.520ns (2.862ns logic, 3.658ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.325ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.519ns (Levels of Logic = 5)
  Clock Path Skew:      -0.156ns (0.472 - 0.628)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y146.YQ     Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X90Y144.F3     net (fanout=3)        0.780   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X90Y144.X      Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X91Y143.F3     net (fanout=1)        0.264   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X91Y143.X      Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X94Y134.G2     net (fanout=4)        0.843   ftop/gbe0/gmac/N31
    SLICE_X94Y134.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X93Y128.F4     net (fanout=9)        0.559   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X93Y128.X      Tilo                  0.562   ftop/gbe0/gmac/rxRS_rxF_sD_IN<4>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<4>1
    SLICE_X94Y122.BY     net (fanout=1)        1.212   ftop/gbe0/gmac/rxRS_rxF_sD_IN<4>
    SLICE_X94Y122.CLK    Tds                  -0.076   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<4>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      6.519ns (2.861ns logic, 3.658ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.341ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.491ns (Levels of Logic = 4)
  Clock Path Skew:      -0.168ns (0.472 - 0.640)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_crcEnd to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y144.YQ     Tcko                  0.596   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crcEnd
    SLICE_X91Y143.F1     net (fanout=15)       1.616   ftop/gbe0/gmac/rxRS_crcEnd
    SLICE_X91Y143.X      Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X94Y134.G2     net (fanout=4)        0.843   ftop/gbe0/gmac/N31
    SLICE_X94Y134.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X93Y128.F4     net (fanout=9)        0.559   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X93Y128.X      Tilo                  0.562   ftop/gbe0/gmac/rxRS_rxF_sD_IN<4>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<4>1
    SLICE_X94Y122.BY     net (fanout=1)        1.212   ftop/gbe0/gmac/rxRS_rxF_sD_IN<4>
    SLICE_X94Y122.CLK    Tds                  -0.075   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<4>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      6.491ns (2.261ns logic, 4.230ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.342ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.490ns (Levels of Logic = 4)
  Clock Path Skew:      -0.168ns (0.472 - 0.640)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_crcEnd to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y144.YQ     Tcko                  0.596   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crcEnd
    SLICE_X91Y143.F1     net (fanout=15)       1.616   ftop/gbe0/gmac/rxRS_crcEnd
    SLICE_X91Y143.X      Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X94Y134.G2     net (fanout=4)        0.843   ftop/gbe0/gmac/N31
    SLICE_X94Y134.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X93Y128.F4     net (fanout=9)        0.559   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X93Y128.X      Tilo                  0.562   ftop/gbe0/gmac/rxRS_rxF_sD_IN<4>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<4>1
    SLICE_X94Y122.BY     net (fanout=1)        1.212   ftop/gbe0/gmac/rxRS_rxF_sD_IN<4>
    SLICE_X94Y122.CLK    Tds                  -0.076   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<4>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      6.490ns (2.260ns logic, 4.230ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.390ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.527ns (Levels of Logic = 5)
  Clock Path Skew:      -0.083ns (0.279 - 0.362)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y134.YQ     Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X91Y143.G3     net (fanout=20)       1.156   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X91Y143.Y      Tilo                  0.561   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X91Y143.F4     net (fanout=1)        0.022   ftop/gbe0/gmac/N161
    SLICE_X91Y143.X      Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X94Y134.G2     net (fanout=4)        0.843   ftop/gbe0/gmac/N31
    SLICE_X94Y134.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X93Y130.G3     net (fanout=9)        0.808   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X93Y130.Y      Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<6>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<5>1
    SLICE_X96Y123.BY     net (fanout=1)        0.877   ftop/gbe0/gmac/rxRS_rxF_sD_IN<5>
    SLICE_X96Y123.CLK    Tds                  -0.075   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      6.527ns (2.821ns logic, 3.706ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.391ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.526ns (Levels of Logic = 5)
  Clock Path Skew:      -0.083ns (0.279 - 0.362)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y134.YQ     Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X91Y143.G3     net (fanout=20)       1.156   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X91Y143.Y      Tilo                  0.561   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X91Y143.F4     net (fanout=1)        0.022   ftop/gbe0/gmac/N161
    SLICE_X91Y143.X      Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X94Y134.G2     net (fanout=4)        0.843   ftop/gbe0/gmac/N31
    SLICE_X94Y134.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X93Y130.G3     net (fanout=9)        0.808   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X93Y130.Y      Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<6>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<5>1
    SLICE_X96Y123.BY     net (fanout=1)        0.877   ftop/gbe0/gmac/rxRS_rxF_sD_IN<5>
    SLICE_X96Y123.CLK    Tds                  -0.076   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      6.526ns (2.820ns logic, 3.706ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.429ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.433ns (Levels of Logic = 5)
  Clock Path Skew:      -0.138ns (0.490 - 0.628)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y146.YQ     Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X90Y144.F3     net (fanout=3)        0.780   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X90Y144.X      Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X91Y143.F3     net (fanout=1)        0.264   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X91Y143.X      Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X94Y134.G2     net (fanout=4)        0.843   ftop/gbe0/gmac/N31
    SLICE_X94Y134.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X93Y130.G3     net (fanout=9)        0.808   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X93Y130.Y      Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<6>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<5>1
    SLICE_X96Y123.BY     net (fanout=1)        0.877   ftop/gbe0/gmac/rxRS_rxF_sD_IN<5>
    SLICE_X96Y123.CLK    Tds                  -0.075   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      6.433ns (2.861ns logic, 3.572ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.430ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.432ns (Levels of Logic = 5)
  Clock Path Skew:      -0.138ns (0.490 - 0.628)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y146.YQ     Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X90Y144.F3     net (fanout=3)        0.780   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X90Y144.X      Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X91Y143.F3     net (fanout=1)        0.264   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X91Y143.X      Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X94Y134.G2     net (fanout=4)        0.843   ftop/gbe0/gmac/N31
    SLICE_X94Y134.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X93Y130.G3     net (fanout=9)        0.808   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X93Y130.Y      Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<6>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<5>1
    SLICE_X96Y123.BY     net (fanout=1)        0.877   ftop/gbe0/gmac/rxRS_rxF_sD_IN<5>
    SLICE_X96Y123.CLK    Tds                  -0.076   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      6.432ns (2.860ns logic, 3.572ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.435ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.454ns (Levels of Logic = 5)
  Clock Path Skew:      -0.111ns (0.490 - 0.601)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X90Y144.F2     net (fanout=3)        0.994   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X90Y144.X      Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X91Y143.F3     net (fanout=1)        0.264   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X91Y143.X      Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X94Y134.G2     net (fanout=4)        0.843   ftop/gbe0/gmac/N31
    SLICE_X94Y134.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X93Y130.F4     net (fanout=9)        0.545   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X93Y130.X      Tilo                  0.562   ftop/gbe0/gmac/rxRS_rxF_sD_IN<6>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<6>1
    SLICE_X96Y122.BY     net (fanout=1)        1.018   ftop/gbe0/gmac/rxRS_rxF_sD_IN<6>
    SLICE_X96Y122.CLK    Tds                  -0.075   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      6.454ns (2.790ns logic, 3.664ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.436ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.453ns (Levels of Logic = 5)
  Clock Path Skew:      -0.111ns (0.490 - 0.601)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y145.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X90Y144.F2     net (fanout=3)        0.994   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X90Y144.X      Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X91Y143.F3     net (fanout=1)        0.264   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X91Y143.X      Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X94Y134.G2     net (fanout=4)        0.843   ftop/gbe0/gmac/N31
    SLICE_X94Y134.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X93Y130.F4     net (fanout=9)        0.545   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X93Y130.X      Tilo                  0.562   ftop/gbe0/gmac/rxRS_rxF_sD_IN<6>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<6>1
    SLICE_X96Y122.BY     net (fanout=1)        1.018   ftop/gbe0/gmac/rxRS_rxF_sD_IN<6>
    SLICE_X96Y122.CLK    Tds                  -0.076   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      6.453ns (2.789ns logic, 3.664ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.446ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.404ns (Levels of Logic = 4)
  Clock Path Skew:      -0.150ns (0.490 - 0.640)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_crcEnd to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y144.YQ     Tcko                  0.596   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crcEnd
    SLICE_X91Y143.F1     net (fanout=15)       1.616   ftop/gbe0/gmac/rxRS_crcEnd
    SLICE_X91Y143.X      Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X94Y134.G2     net (fanout=4)        0.843   ftop/gbe0/gmac/N31
    SLICE_X94Y134.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X93Y130.G3     net (fanout=9)        0.808   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X93Y130.Y      Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<6>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<5>1
    SLICE_X96Y123.BY     net (fanout=1)        0.877   ftop/gbe0/gmac/rxRS_rxF_sD_IN<5>
    SLICE_X96Y123.CLK    Tds                  -0.075   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      6.404ns (2.260ns logic, 4.144ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.447ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.403ns (Levels of Logic = 4)
  Clock Path Skew:      -0.150ns (0.490 - 0.640)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_crcEnd to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y144.YQ     Tcko                  0.596   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crcEnd
    SLICE_X91Y143.F1     net (fanout=15)       1.616   ftop/gbe0/gmac/rxRS_crcEnd
    SLICE_X91Y143.X      Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X94Y134.G2     net (fanout=4)        0.843   ftop/gbe0/gmac/N31
    SLICE_X94Y134.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X93Y130.G3     net (fanout=9)        0.808   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X93Y130.Y      Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<6>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<5>1
    SLICE_X96Y123.BY     net (fanout=1)        0.877   ftop/gbe0/gmac/rxRS_rxF_sD_IN<5>
    SLICE_X96Y123.CLK    Tds                  -0.076   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      6.403ns (2.259ns logic, 4.144ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.763ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_39 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_47 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.776ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.083 - 0.070)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_39 to ftop/gbe0/gmac/rxRS_rxPipe_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y135.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<39>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_39
    SLICE_X93Y134.BX     net (fanout=2)        0.318   ftop/gbe0/gmac/rxRS_rxPipe<39>
    SLICE_X93Y134.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<47>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_47
    -------------------------------------------------  ---------------------------
    Total                                      0.776ns (0.458ns logic, 0.318ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.793ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.800ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.036 - 0.029)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_3 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y133.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_3
    SLICE_X96Y134.BX     net (fanout=1)        0.302   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>
    SLICE_X96Y134.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.800ns (0.498ns logic, 0.302ns route)
                                                       (62.2% logic, 37.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.793ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_15 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.808ns (Levels of Logic = 0)
  Clock Path Skew:      0.015ns (0.026 - 0.011)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_15 to ftop/gbe0/gmac/rxRS_rxPipe_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y149.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<15>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_15
    SLICE_X92Y146.BX     net (fanout=2)        0.310   ftop/gbe0/gmac/rxRS_rxPipe<15>
    SLICE_X92Y146.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_23
    -------------------------------------------------  ---------------------------
    Total                                      0.808ns (0.498ns logic, 0.310ns route)
                                                       (61.6% logic, 38.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.809ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_33 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_41 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.816ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.077 - 0.070)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_33 to ftop/gbe0/gmac/rxRS_rxPipe_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y134.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<33>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_33
    SLICE_X92Y132.BX     net (fanout=2)        0.297   ftop/gbe0/gmac/rxRS_rxPipe<33>
    SLICE_X92Y132.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<41>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_41
    -------------------------------------------------  ---------------------------
    Total                                      0.816ns (0.519ns logic, 0.297ns route)
                                                       (63.6% logic, 36.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.816ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.821ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.053 - 0.048)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y138.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1
    SLICE_X94Y141.BX     net (fanout=1)        0.302   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>
    SLICE_X94Y141.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.821ns (0.519ns logic, 0.302ns route)
                                                       (63.2% logic, 36.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.816ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_21 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.844ns (Levels of Logic = 0)
  Clock Path Skew:      0.028ns (0.299 - 0.271)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_21 to ftop/gbe0/gmac/rxRS_rxPipe_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y147.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_21
    SLICE_X90Y147.BX     net (fanout=2)        0.325   ftop/gbe0/gmac/rxRS_rxPipe<21>
    SLICE_X90Y147.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<29>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_29
    -------------------------------------------------  ---------------------------
    Total                                      0.844ns (0.519ns logic, 0.325ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.850ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_11 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.860ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.041 - 0.031)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_11 to ftop/gbe0/gmac/rxRS_rxPipe_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y145.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<11>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_11
    SLICE_X92Y143.BX     net (fanout=2)        0.341   ftop/gbe0/gmac/rxRS_rxPipe<11>
    SLICE_X92Y143.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_19
    -------------------------------------------------  ---------------------------
    Total                                      0.860ns (0.519ns logic, 0.341ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.852ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_17 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.860ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.044 - 0.036)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_17 to ftop/gbe0/gmac/rxRS_rxPipe_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y142.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_17
    SLICE_X92Y140.BX     net (fanout=2)        0.341   ftop/gbe0/gmac/rxRS_rxPipe<17>
    SLICE_X92Y140.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<25>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_25
    -------------------------------------------------  ---------------------------
    Total                                      0.860ns (0.519ns logic, 0.341ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.854ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.861ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.036 - 0.029)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_2 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y133.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_2
    SLICE_X96Y134.BY     net (fanout=1)        0.305   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<2>
    SLICE_X96Y134.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_2
    -------------------------------------------------  ---------------------------
    Total                                      0.861ns (0.556ns logic, 0.305ns route)
                                                       (64.6% logic, 35.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.855ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_14 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.870ns (Levels of Logic = 0)
  Clock Path Skew:      0.015ns (0.026 - 0.011)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_14 to ftop/gbe0/gmac/rxRS_rxPipe_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y149.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxPipe<15>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_14
    SLICE_X92Y146.BY     net (fanout=2)        0.314   ftop/gbe0/gmac/rxRS_rxPipe<14>
    SLICE_X92Y146.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_22
    -------------------------------------------------  ---------------------------
    Total                                      0.870ns (0.556ns logic, 0.314ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.869ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_38 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_46 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.882ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.083 - 0.070)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_38 to ftop/gbe0/gmac/rxRS_rxPipe_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y135.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxPipe<39>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_38
    SLICE_X93Y134.BY     net (fanout=2)        0.341   ftop/gbe0/gmac/rxRS_rxPipe<38>
    SLICE_X93Y134.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxPipe<47>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_46
    -------------------------------------------------  ---------------------------
    Total                                      0.882ns (0.541ns logic, 0.341ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.892ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_34 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_42 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.900ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.058 - 0.050)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_34 to ftop/gbe0/gmac/rxRS_rxPipe_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y129.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxPipe<35>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_34
    SLICE_X92Y129.BY     net (fanout=2)        0.344   ftop/gbe0/gmac/rxRS_rxPipe<34>
    SLICE_X92Y129.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxPipe<43>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_42
    -------------------------------------------------  ---------------------------
    Total                                      0.900ns (0.556ns logic, 0.344ns route)
                                                       (61.8% logic, 38.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.899ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_10 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.909ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.041 - 0.031)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_10 to ftop/gbe0/gmac/rxRS_rxPipe_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y145.YQ     Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxPipe<11>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_10
    SLICE_X92Y143.BY     net (fanout=2)        0.295   ftop/gbe0/gmac/rxRS_rxPipe<10>
    SLICE_X92Y143.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_18
    -------------------------------------------------  ---------------------------
    Total                                      0.909ns (0.614ns logic, 0.295ns route)
                                                       (67.5% logic, 32.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.901ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_16 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.909ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.044 - 0.036)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_16 to ftop/gbe0/gmac/rxRS_rxPipe_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y142.YQ     Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_16
    SLICE_X92Y140.BY     net (fanout=2)        0.295   ftop/gbe0/gmac/rxRS_rxPipe<16>
    SLICE_X92Y140.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxPipe<25>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_24
    -------------------------------------------------  ---------------------------
    Total                                      0.909ns (0.614ns logic, 0.295ns route)
                                                       (67.5% logic, 32.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.908ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.912ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.023 - 0.019)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0 to ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y132.YQ     Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxRst/reset_hold<0>
                                                       ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0
    SLICE_X95Y132.BY     net (fanout=1)        0.313   ftop/gbe0/gmac/rxRS_rxRst/reset_hold<0>
    SLICE_X95Y132.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
                                                       ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1
    -------------------------------------------------  ---------------------------
    Total                                      0.912ns (0.599ns logic, 0.313ns route)
                                                       (65.7% logic, 34.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.914ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.919ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.053 - 0.048)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y138.YQ     Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0
    SLICE_X94Y141.BY     net (fanout=1)        0.305   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<0>
    SLICE_X94Y141.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.919ns (0.614ns logic, 0.305ns route)
                                                       (66.8% logic, 33.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.923ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_25 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_33 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.012ns (Levels of Logic = 0)
  Clock Path Skew:      0.089ns (0.625 - 0.536)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_25 to ftop/gbe0/gmac/rxRS_rxPipe_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y140.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<25>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_25
    SLICE_X92Y134.BX     net (fanout=5)        0.493   ftop/gbe0/gmac/rxRS_rxPipe<25>
    SLICE_X92Y134.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<33>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_33
    -------------------------------------------------  ---------------------------
    Total                                      1.012ns (0.519ns logic, 0.493ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.927ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_20 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_28 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.955ns (Levels of Logic = 0)
  Clock Path Skew:      0.028ns (0.299 - 0.271)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_20 to ftop/gbe0/gmac/rxRS_rxPipe_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y147.YQ     Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_20
    SLICE_X90Y147.BY     net (fanout=2)        0.341   ftop/gbe0/gmac/rxRS_rxPipe<20>
    SLICE_X90Y147.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxPipe<29>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_28
    -------------------------------------------------  ---------------------------
    Total                                      0.955ns (0.614ns logic, 0.341ns route)
                                                       (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.944ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_36 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_44 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.954ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.069 - 0.059)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_36 to ftop/gbe0/gmac/rxRS_rxPipe_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y131.YQ     Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxPipe<37>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_36
    SLICE_X92Y130.BY     net (fanout=2)        0.340   ftop/gbe0/gmac/rxRS_rxPipe<36>
    SLICE_X92Y130.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxPipe<45>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_44
    -------------------------------------------------  ---------------------------
    Total                                      0.954ns (0.614ns logic, 0.340ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.952ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_13 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.998ns (Levels of Logic = 0)
  Clock Path Skew:      0.046ns (0.318 - 0.272)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_13 to ftop/gbe0/gmac/rxRS_rxPipe_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y149.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<13>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_13
    SLICE_X92Y147.BX     net (fanout=2)        0.500   ftop/gbe0/gmac/rxRS_rxPipe<13>
    SLICE_X92Y147.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_21
    -------------------------------------------------  ---------------------------
    Total                                      0.998ns (0.498ns logic, 0.500ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2/SR
  Location pin: SLICE_X98Y134.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2/SR
  Location pin: SLICE_X98Y134.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0/SR
  Location pin: SLICE_X94Y142.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0/SR
  Location pin: SLICE_X94Y142.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_1/SR
  Location pin: SLICE_X94Y142.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_1/SR
  Location pin: SLICE_X94Y142.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF_sFULL_N/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sNotFullReg/SR
  Location pin: SLICE_X94Y140.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF_sFULL_N/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sNotFullReg/SR
  Location pin: SLICE_X94Y140.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_4/SR
  Location pin: SLICE_X96Y140.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_4/SR
  Location pin: SLICE_X96Y140.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1/SR
  Location pin: SLICE_X94Y141.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1/SR
  Location pin: SLICE_X94Y141.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0/SR
  Location pin: SLICE_X94Y141.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0/SR
  Location pin: SLICE_X94Y141.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_3/SR
  Location pin: SLICE_X96Y134.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_3/SR
  Location pin: SLICE_X96Y134.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_2/SR
  Location pin: SLICE_X96Y134.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_2/SR
  Location pin: SLICE_X96Y134.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold<0>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0/SR
  Location pin: SLICE_X94Y132.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold<0>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0/SR
  Location pin: SLICE_X94Y132.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clk0_unbuf"         TS_SYS0CLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 120797343 paths analyzed, 46002 endpoints analyzed, 6231 failing endpoints
 6231 timing errors detected. (6231 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  26.230ns.
--------------------------------------------------------------------------------
Slack (setup path):     -14.230ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_1_1 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_171 (FF)
  Requirement:          12.000ns
  Data Path Delay:      25.951ns (Levels of Logic = 15)
  Clock Path Skew:      -0.279ns (0.733 - 1.012)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_1_1 to ftop/edp0/edp_dgdpTx_vec_171
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y109.YQ     Tcko                  0.596   ftop/edp0/dpControl_1_1
                                                       ftop/edp0/dpControl_1_1
    SLICE_X58Y108.F2     net (fanout=2)        0.365   ftop/edp0/dpControl_1_1
    SLICE_X58Y108.X      Tilo                  0.601   ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111
                                                       ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111_1
    SLICE_X62Y108.F3     net (fanout=1)        0.745   ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111
    SLICE_X62Y108.X      Tilo                  0.601   ftop/edp0/N125
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X62Y110.G3     net (fanout=14)       0.311   ftop/edp0/N125
    SLICE_X62Y110.Y      Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29_1
    SLICE_X64Y108.G1     net (fanout=11)       0.649   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X64Y108.Y      Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0_1
    SLICE_X66Y111.G2     net (fanout=2)        0.615   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0
    SLICE_X66Y111.Y      Tilo                  0.616   ftop/edp0/N2
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X68Y110.F1     net (fanout=3)        0.433   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X68Y110.X      Tilo                  0.601   ftop/edp0/edp_dbgBytesTxEnq_EN1
                                                       ftop/edp0/edp_dbgBytesTxEnq_EN1_1
    SLICE_X67Y110.G4     net (fanout=1)        0.256   ftop/edp0/edp_dbgBytesTxEnq_EN1
    SLICE_X67Y110.Y      Tilo                  0.561   ftop/edp0/N144
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6275<4>1_1
    SLICE_X62Y106.G2     net (fanout=8)        0.851   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6275<4>1
    SLICE_X62Y106.Y      Tilo                  0.616   ftop/edp0/x__h55201_and0015<0>15
                                                       ftop/edp0/x__h55201_and0014<0>41
    SLICE_X70Y112.G2     net (fanout=8)        1.286   ftop/edp0/N209
    SLICE_X70Y112.Y      Tilo                  0.616   ftop/edp0/x__h55201<2>
                                                       ftop/edp0/x__h55201_and0015<2>15
    SLICE_X70Y112.F4     net (fanout=2)        0.054   ftop/edp0/x__h55201_and0015<2>15
    SLICE_X70Y112.X      Tilo                  0.601   ftop/edp0/x__h55201<2>
                                                       ftop/edp0/x__h55201_and0015<2>17
    SLICE_X73Y95.G2      net (fanout=4)        1.397   ftop/edp0/x__h55201<2>
    SLICE_X73Y95.X       Tif5x                 0.791   ftop/edp0/Sh4003
                                                       ftop/edp0/Sh4003_F
                                                       ftop/edp0/Sh4003
    SLICE_X56Y95.F3      net (fanout=11)       3.281   ftop/edp0/Sh4003
    SLICE_X56Y95.X       Tilo                  0.601   ftop/edp0/N2924
                                                       ftop/edp0/Sh4811_SW0_SW1
    SLICE_X74Y93.F4      net (fanout=1)        1.195   ftop/edp0/N2924
    SLICE_X74Y93.X       Tif5x                 0.853   ftop/edp0/Sh5643
                                                       ftop/edp0/Sh5643_G
                                                       ftop/edp0/Sh5643
    SLICE_X82Y102.BX     net (fanout=8)        1.605   ftop/edp0/Sh5643
    SLICE_X82Y102.X      Tbxx                  0.705   ftop/edp0/Sh6571
                                                       ftop/edp0/Sh6571
    SLICE_X102Y102.G4    net (fanout=3)        1.807   ftop/edp0/Sh6571
    SLICE_X102Y102.Y     Tilo                  0.616   ftop/edp0/N873
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7812<1>_SW0
    SLICE_X101Y100.SR    net (fanout=1)        0.461   ftop/edp0/N873
    SLICE_X101Y100.CLK   Tsrck                 0.433   ftop/edp0/edp_dgdpTx_vec<171>
                                                       ftop/edp0/edp_dgdpTx_vec_171
    -------------------------------------------------  ---------------------------
    Total                                     25.951ns (10.640ns logic, 15.311ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -14.166ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_0_1 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_171 (FF)
  Requirement:          12.000ns
  Data Path Delay:      25.887ns (Levels of Logic = 15)
  Clock Path Skew:      -0.279ns (0.733 - 1.012)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_0_1 to ftop/edp0/edp_dgdpTx_vec_171
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y108.YQ     Tcko                  0.524   ftop/edp0/dpControl_0_1
                                                       ftop/edp0/dpControl_0_1
    SLICE_X58Y108.F4     net (fanout=2)        0.373   ftop/edp0/dpControl_0_1
    SLICE_X58Y108.X      Tilo                  0.601   ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111
                                                       ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111_1
    SLICE_X62Y108.F3     net (fanout=1)        0.745   ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111
    SLICE_X62Y108.X      Tilo                  0.601   ftop/edp0/N125
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X62Y110.G3     net (fanout=14)       0.311   ftop/edp0/N125
    SLICE_X62Y110.Y      Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29_1
    SLICE_X64Y108.G1     net (fanout=11)       0.649   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X64Y108.Y      Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0_1
    SLICE_X66Y111.G2     net (fanout=2)        0.615   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0
    SLICE_X66Y111.Y      Tilo                  0.616   ftop/edp0/N2
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X68Y110.F1     net (fanout=3)        0.433   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X68Y110.X      Tilo                  0.601   ftop/edp0/edp_dbgBytesTxEnq_EN1
                                                       ftop/edp0/edp_dbgBytesTxEnq_EN1_1
    SLICE_X67Y110.G4     net (fanout=1)        0.256   ftop/edp0/edp_dbgBytesTxEnq_EN1
    SLICE_X67Y110.Y      Tilo                  0.561   ftop/edp0/N144
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6275<4>1_1
    SLICE_X62Y106.G2     net (fanout=8)        0.851   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6275<4>1
    SLICE_X62Y106.Y      Tilo                  0.616   ftop/edp0/x__h55201_and0015<0>15
                                                       ftop/edp0/x__h55201_and0014<0>41
    SLICE_X70Y112.G2     net (fanout=8)        1.286   ftop/edp0/N209
    SLICE_X70Y112.Y      Tilo                  0.616   ftop/edp0/x__h55201<2>
                                                       ftop/edp0/x__h55201_and0015<2>15
    SLICE_X70Y112.F4     net (fanout=2)        0.054   ftop/edp0/x__h55201_and0015<2>15
    SLICE_X70Y112.X      Tilo                  0.601   ftop/edp0/x__h55201<2>
                                                       ftop/edp0/x__h55201_and0015<2>17
    SLICE_X73Y95.G2      net (fanout=4)        1.397   ftop/edp0/x__h55201<2>
    SLICE_X73Y95.X       Tif5x                 0.791   ftop/edp0/Sh4003
                                                       ftop/edp0/Sh4003_F
                                                       ftop/edp0/Sh4003
    SLICE_X56Y95.F3      net (fanout=11)       3.281   ftop/edp0/Sh4003
    SLICE_X56Y95.X       Tilo                  0.601   ftop/edp0/N2924
                                                       ftop/edp0/Sh4811_SW0_SW1
    SLICE_X74Y93.F4      net (fanout=1)        1.195   ftop/edp0/N2924
    SLICE_X74Y93.X       Tif5x                 0.853   ftop/edp0/Sh5643
                                                       ftop/edp0/Sh5643_G
                                                       ftop/edp0/Sh5643
    SLICE_X82Y102.BX     net (fanout=8)        1.605   ftop/edp0/Sh5643
    SLICE_X82Y102.X      Tbxx                  0.705   ftop/edp0/Sh6571
                                                       ftop/edp0/Sh6571
    SLICE_X102Y102.G4    net (fanout=3)        1.807   ftop/edp0/Sh6571
    SLICE_X102Y102.Y     Tilo                  0.616   ftop/edp0/N873
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7812<1>_SW0
    SLICE_X101Y100.SR    net (fanout=1)        0.461   ftop/edp0/N873
    SLICE_X101Y100.CLK   Tsrck                 0.433   ftop/edp0/edp_dgdpTx_vec<171>
                                                       ftop/edp0/edp_dgdpTx_vec_171
    -------------------------------------------------  ---------------------------
    Total                                     25.887ns (10.568ns logic, 15.319ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -14.112ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_1_1 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_171 (FF)
  Requirement:          12.000ns
  Data Path Delay:      25.833ns (Levels of Logic = 15)
  Clock Path Skew:      -0.279ns (0.733 - 1.012)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_1_1 to ftop/edp0/edp_dgdpTx_vec_171
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y109.YQ     Tcko                  0.596   ftop/edp0/dpControl_1_1
                                                       ftop/edp0/dpControl_1_1
    SLICE_X58Y108.F2     net (fanout=2)        0.365   ftop/edp0/dpControl_1_1
    SLICE_X58Y108.X      Tilo                  0.601   ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111
                                                       ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111_1
    SLICE_X62Y108.F3     net (fanout=1)        0.745   ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111
    SLICE_X62Y108.X      Tilo                  0.601   ftop/edp0/N125
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X62Y110.G3     net (fanout=14)       0.311   ftop/edp0/N125
    SLICE_X62Y110.Y      Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29_1
    SLICE_X64Y108.G1     net (fanout=11)       0.649   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X64Y108.Y      Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0_1
    SLICE_X66Y111.G2     net (fanout=2)        0.615   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0
    SLICE_X66Y111.Y      Tilo                  0.616   ftop/edp0/N2
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X68Y110.F1     net (fanout=3)        0.433   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X68Y110.X      Tilo                  0.601   ftop/edp0/edp_dbgBytesTxEnq_EN1
                                                       ftop/edp0/edp_dbgBytesTxEnq_EN1_1
    SLICE_X67Y110.G4     net (fanout=1)        0.256   ftop/edp0/edp_dbgBytesTxEnq_EN1
    SLICE_X67Y110.Y      Tilo                  0.561   ftop/edp0/N144
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6275<4>1_1
    SLICE_X62Y106.G2     net (fanout=8)        0.851   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6275<4>1
    SLICE_X62Y106.Y      Tilo                  0.616   ftop/edp0/x__h55201_and0015<0>15
                                                       ftop/edp0/x__h55201_and0014<0>41
    SLICE_X70Y112.G2     net (fanout=8)        1.286   ftop/edp0/N209
    SLICE_X70Y112.Y      Tilo                  0.616   ftop/edp0/x__h55201<2>
                                                       ftop/edp0/x__h55201_and0015<2>15
    SLICE_X70Y112.F4     net (fanout=2)        0.054   ftop/edp0/x__h55201_and0015<2>15
    SLICE_X70Y112.X      Tilo                  0.601   ftop/edp0/x__h55201<2>
                                                       ftop/edp0/x__h55201_and0015<2>17
    SLICE_X73Y95.G2      net (fanout=4)        1.397   ftop/edp0/x__h55201<2>
    SLICE_X73Y95.X       Tif5x                 0.791   ftop/edp0/Sh4003
                                                       ftop/edp0/Sh4003_F
                                                       ftop/edp0/Sh4003
    SLICE_X56Y95.G1      net (fanout=11)       3.144   ftop/edp0/Sh4003
    SLICE_X56Y95.Y       Tilo                  0.616   ftop/edp0/N2924
                                                       ftop/edp0/Sh4811_SW0_SW0
    SLICE_X74Y93.F3      net (fanout=1)        1.199   ftop/edp0/N2923
    SLICE_X74Y93.X       Tif5x                 0.853   ftop/edp0/Sh5643
                                                       ftop/edp0/Sh5643_G
                                                       ftop/edp0/Sh5643
    SLICE_X82Y102.BX     net (fanout=8)        1.605   ftop/edp0/Sh5643
    SLICE_X82Y102.X      Tbxx                  0.705   ftop/edp0/Sh6571
                                                       ftop/edp0/Sh6571
    SLICE_X102Y102.G4    net (fanout=3)        1.807   ftop/edp0/Sh6571
    SLICE_X102Y102.Y     Tilo                  0.616   ftop/edp0/N873
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7812<1>_SW0
    SLICE_X101Y100.SR    net (fanout=1)        0.461   ftop/edp0/N873
    SLICE_X101Y100.CLK   Tsrck                 0.433   ftop/edp0/edp_dgdpTx_vec<171>
                                                       ftop/edp0/edp_dgdpTx_vec_171
    -------------------------------------------------  ---------------------------
    Total                                     25.833ns (10.655ns logic, 15.178ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -14.082ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_1_1 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_171 (FF)
  Requirement:          12.000ns
  Data Path Delay:      25.803ns (Levels of Logic = 15)
  Clock Path Skew:      -0.279ns (0.733 - 1.012)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_1_1 to ftop/edp0/edp_dgdpTx_vec_171
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y109.YQ     Tcko                  0.596   ftop/edp0/dpControl_1_1
                                                       ftop/edp0/dpControl_1_1
    SLICE_X58Y108.F2     net (fanout=2)        0.365   ftop/edp0/dpControl_1_1
    SLICE_X58Y108.X      Tilo                  0.601   ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111
                                                       ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111_1
    SLICE_X62Y108.F3     net (fanout=1)        0.745   ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111
    SLICE_X62Y108.X      Tilo                  0.601   ftop/edp0/N125
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X62Y110.G3     net (fanout=14)       0.311   ftop/edp0/N125
    SLICE_X62Y110.Y      Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29_1
    SLICE_X64Y108.G1     net (fanout=11)       0.649   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X64Y108.Y      Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0_1
    SLICE_X66Y111.G2     net (fanout=2)        0.615   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0
    SLICE_X66Y111.Y      Tilo                  0.616   ftop/edp0/N2
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X66Y111.F1     net (fanout=3)        0.433   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X66Y111.X      Tilo                  0.601   ftop/edp0/N2
                                                       ftop/edp0/x__h55201_and0010<1>11
    SLICE_X67Y110.G3     net (fanout=10)       0.108   ftop/edp0/N2
    SLICE_X67Y110.Y      Tilo                  0.561   ftop/edp0/N144
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6275<4>1_1
    SLICE_X62Y106.G2     net (fanout=8)        0.851   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6275<4>1
    SLICE_X62Y106.Y      Tilo                  0.616   ftop/edp0/x__h55201_and0015<0>15
                                                       ftop/edp0/x__h55201_and0014<0>41
    SLICE_X70Y112.G2     net (fanout=8)        1.286   ftop/edp0/N209
    SLICE_X70Y112.Y      Tilo                  0.616   ftop/edp0/x__h55201<2>
                                                       ftop/edp0/x__h55201_and0015<2>15
    SLICE_X70Y112.F4     net (fanout=2)        0.054   ftop/edp0/x__h55201_and0015<2>15
    SLICE_X70Y112.X      Tilo                  0.601   ftop/edp0/x__h55201<2>
                                                       ftop/edp0/x__h55201_and0015<2>17
    SLICE_X73Y95.G2      net (fanout=4)        1.397   ftop/edp0/x__h55201<2>
    SLICE_X73Y95.X       Tif5x                 0.791   ftop/edp0/Sh4003
                                                       ftop/edp0/Sh4003_F
                                                       ftop/edp0/Sh4003
    SLICE_X56Y95.F3      net (fanout=11)       3.281   ftop/edp0/Sh4003
    SLICE_X56Y95.X       Tilo                  0.601   ftop/edp0/N2924
                                                       ftop/edp0/Sh4811_SW0_SW1
    SLICE_X74Y93.F4      net (fanout=1)        1.195   ftop/edp0/N2924
    SLICE_X74Y93.X       Tif5x                 0.853   ftop/edp0/Sh5643
                                                       ftop/edp0/Sh5643_G
                                                       ftop/edp0/Sh5643
    SLICE_X82Y102.BX     net (fanout=8)        1.605   ftop/edp0/Sh5643
    SLICE_X82Y102.X      Tbxx                  0.705   ftop/edp0/Sh6571
                                                       ftop/edp0/Sh6571
    SLICE_X102Y102.G4    net (fanout=3)        1.807   ftop/edp0/Sh6571
    SLICE_X102Y102.Y     Tilo                  0.616   ftop/edp0/N873
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7812<1>_SW0
    SLICE_X101Y100.SR    net (fanout=1)        0.461   ftop/edp0/N873
    SLICE_X101Y100.CLK   Tsrck                 0.433   ftop/edp0/edp_dgdpTx_vec<171>
                                                       ftop/edp0/edp_dgdpTx_vec_171
    -------------------------------------------------  ---------------------------
    Total                                     25.803ns (10.640ns logic, 15.163ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -14.048ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_0_1 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_171 (FF)
  Requirement:          12.000ns
  Data Path Delay:      25.769ns (Levels of Logic = 15)
  Clock Path Skew:      -0.279ns (0.733 - 1.012)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_0_1 to ftop/edp0/edp_dgdpTx_vec_171
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y108.YQ     Tcko                  0.524   ftop/edp0/dpControl_0_1
                                                       ftop/edp0/dpControl_0_1
    SLICE_X58Y108.F4     net (fanout=2)        0.373   ftop/edp0/dpControl_0_1
    SLICE_X58Y108.X      Tilo                  0.601   ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111
                                                       ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111_1
    SLICE_X62Y108.F3     net (fanout=1)        0.745   ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111
    SLICE_X62Y108.X      Tilo                  0.601   ftop/edp0/N125
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X62Y110.G3     net (fanout=14)       0.311   ftop/edp0/N125
    SLICE_X62Y110.Y      Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29_1
    SLICE_X64Y108.G1     net (fanout=11)       0.649   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X64Y108.Y      Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0_1
    SLICE_X66Y111.G2     net (fanout=2)        0.615   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0
    SLICE_X66Y111.Y      Tilo                  0.616   ftop/edp0/N2
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X68Y110.F1     net (fanout=3)        0.433   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X68Y110.X      Tilo                  0.601   ftop/edp0/edp_dbgBytesTxEnq_EN1
                                                       ftop/edp0/edp_dbgBytesTxEnq_EN1_1
    SLICE_X67Y110.G4     net (fanout=1)        0.256   ftop/edp0/edp_dbgBytesTxEnq_EN1
    SLICE_X67Y110.Y      Tilo                  0.561   ftop/edp0/N144
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6275<4>1_1
    SLICE_X62Y106.G2     net (fanout=8)        0.851   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6275<4>1
    SLICE_X62Y106.Y      Tilo                  0.616   ftop/edp0/x__h55201_and0015<0>15
                                                       ftop/edp0/x__h55201_and0014<0>41
    SLICE_X70Y112.G2     net (fanout=8)        1.286   ftop/edp0/N209
    SLICE_X70Y112.Y      Tilo                  0.616   ftop/edp0/x__h55201<2>
                                                       ftop/edp0/x__h55201_and0015<2>15
    SLICE_X70Y112.F4     net (fanout=2)        0.054   ftop/edp0/x__h55201_and0015<2>15
    SLICE_X70Y112.X      Tilo                  0.601   ftop/edp0/x__h55201<2>
                                                       ftop/edp0/x__h55201_and0015<2>17
    SLICE_X73Y95.G2      net (fanout=4)        1.397   ftop/edp0/x__h55201<2>
    SLICE_X73Y95.X       Tif5x                 0.791   ftop/edp0/Sh4003
                                                       ftop/edp0/Sh4003_F
                                                       ftop/edp0/Sh4003
    SLICE_X56Y95.G1      net (fanout=11)       3.144   ftop/edp0/Sh4003
    SLICE_X56Y95.Y       Tilo                  0.616   ftop/edp0/N2924
                                                       ftop/edp0/Sh4811_SW0_SW0
    SLICE_X74Y93.F3      net (fanout=1)        1.199   ftop/edp0/N2923
    SLICE_X74Y93.X       Tif5x                 0.853   ftop/edp0/Sh5643
                                                       ftop/edp0/Sh5643_G
                                                       ftop/edp0/Sh5643
    SLICE_X82Y102.BX     net (fanout=8)        1.605   ftop/edp0/Sh5643
    SLICE_X82Y102.X      Tbxx                  0.705   ftop/edp0/Sh6571
                                                       ftop/edp0/Sh6571
    SLICE_X102Y102.G4    net (fanout=3)        1.807   ftop/edp0/Sh6571
    SLICE_X102Y102.Y     Tilo                  0.616   ftop/edp0/N873
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7812<1>_SW0
    SLICE_X101Y100.SR    net (fanout=1)        0.461   ftop/edp0/N873
    SLICE_X101Y100.CLK   Tsrck                 0.433   ftop/edp0/edp_dgdpTx_vec<171>
                                                       ftop/edp0/edp_dgdpTx_vec_171
    -------------------------------------------------  ---------------------------
    Total                                     25.769ns (10.583ns logic, 15.186ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -14.018ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_0_1 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_171 (FF)
  Requirement:          12.000ns
  Data Path Delay:      25.739ns (Levels of Logic = 15)
  Clock Path Skew:      -0.279ns (0.733 - 1.012)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_0_1 to ftop/edp0/edp_dgdpTx_vec_171
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y108.YQ     Tcko                  0.524   ftop/edp0/dpControl_0_1
                                                       ftop/edp0/dpControl_0_1
    SLICE_X58Y108.F4     net (fanout=2)        0.373   ftop/edp0/dpControl_0_1
    SLICE_X58Y108.X      Tilo                  0.601   ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111
                                                       ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111_1
    SLICE_X62Y108.F3     net (fanout=1)        0.745   ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111
    SLICE_X62Y108.X      Tilo                  0.601   ftop/edp0/N125
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X62Y110.G3     net (fanout=14)       0.311   ftop/edp0/N125
    SLICE_X62Y110.Y      Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29_1
    SLICE_X64Y108.G1     net (fanout=11)       0.649   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X64Y108.Y      Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0_1
    SLICE_X66Y111.G2     net (fanout=2)        0.615   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0
    SLICE_X66Y111.Y      Tilo                  0.616   ftop/edp0/N2
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X66Y111.F1     net (fanout=3)        0.433   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X66Y111.X      Tilo                  0.601   ftop/edp0/N2
                                                       ftop/edp0/x__h55201_and0010<1>11
    SLICE_X67Y110.G3     net (fanout=10)       0.108   ftop/edp0/N2
    SLICE_X67Y110.Y      Tilo                  0.561   ftop/edp0/N144
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6275<4>1_1
    SLICE_X62Y106.G2     net (fanout=8)        0.851   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6275<4>1
    SLICE_X62Y106.Y      Tilo                  0.616   ftop/edp0/x__h55201_and0015<0>15
                                                       ftop/edp0/x__h55201_and0014<0>41
    SLICE_X70Y112.G2     net (fanout=8)        1.286   ftop/edp0/N209
    SLICE_X70Y112.Y      Tilo                  0.616   ftop/edp0/x__h55201<2>
                                                       ftop/edp0/x__h55201_and0015<2>15
    SLICE_X70Y112.F4     net (fanout=2)        0.054   ftop/edp0/x__h55201_and0015<2>15
    SLICE_X70Y112.X      Tilo                  0.601   ftop/edp0/x__h55201<2>
                                                       ftop/edp0/x__h55201_and0015<2>17
    SLICE_X73Y95.G2      net (fanout=4)        1.397   ftop/edp0/x__h55201<2>
    SLICE_X73Y95.X       Tif5x                 0.791   ftop/edp0/Sh4003
                                                       ftop/edp0/Sh4003_F
                                                       ftop/edp0/Sh4003
    SLICE_X56Y95.F3      net (fanout=11)       3.281   ftop/edp0/Sh4003
    SLICE_X56Y95.X       Tilo                  0.601   ftop/edp0/N2924
                                                       ftop/edp0/Sh4811_SW0_SW1
    SLICE_X74Y93.F4      net (fanout=1)        1.195   ftop/edp0/N2924
    SLICE_X74Y93.X       Tif5x                 0.853   ftop/edp0/Sh5643
                                                       ftop/edp0/Sh5643_G
                                                       ftop/edp0/Sh5643
    SLICE_X82Y102.BX     net (fanout=8)        1.605   ftop/edp0/Sh5643
    SLICE_X82Y102.X      Tbxx                  0.705   ftop/edp0/Sh6571
                                                       ftop/edp0/Sh6571
    SLICE_X102Y102.G4    net (fanout=3)        1.807   ftop/edp0/Sh6571
    SLICE_X102Y102.Y     Tilo                  0.616   ftop/edp0/N873
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7812<1>_SW0
    SLICE_X101Y100.SR    net (fanout=1)        0.461   ftop/edp0/N873
    SLICE_X101Y100.CLK   Tsrck                 0.433   ftop/edp0/edp_dgdpTx_vec<171>
                                                       ftop/edp0/edp_dgdpTx_vec_171
    -------------------------------------------------  ---------------------------
    Total                                     25.739ns (10.568ns logic, 15.171ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -13.964ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_1_1 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_171 (FF)
  Requirement:          12.000ns
  Data Path Delay:      25.685ns (Levels of Logic = 15)
  Clock Path Skew:      -0.279ns (0.733 - 1.012)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_1_1 to ftop/edp0/edp_dgdpTx_vec_171
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y109.YQ     Tcko                  0.596   ftop/edp0/dpControl_1_1
                                                       ftop/edp0/dpControl_1_1
    SLICE_X58Y108.F2     net (fanout=2)        0.365   ftop/edp0/dpControl_1_1
    SLICE_X58Y108.X      Tilo                  0.601   ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111
                                                       ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111_1
    SLICE_X62Y108.F3     net (fanout=1)        0.745   ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111
    SLICE_X62Y108.X      Tilo                  0.601   ftop/edp0/N125
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X62Y110.G3     net (fanout=14)       0.311   ftop/edp0/N125
    SLICE_X62Y110.Y      Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29_1
    SLICE_X64Y108.G1     net (fanout=11)       0.649   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X64Y108.Y      Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0_1
    SLICE_X66Y111.G2     net (fanout=2)        0.615   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0
    SLICE_X66Y111.Y      Tilo                  0.616   ftop/edp0/N2
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X66Y111.F1     net (fanout=3)        0.433   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X66Y111.X      Tilo                  0.601   ftop/edp0/N2
                                                       ftop/edp0/x__h55201_and0010<1>11
    SLICE_X67Y110.G3     net (fanout=10)       0.108   ftop/edp0/N2
    SLICE_X67Y110.Y      Tilo                  0.561   ftop/edp0/N144
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6275<4>1_1
    SLICE_X62Y106.G2     net (fanout=8)        0.851   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6275<4>1
    SLICE_X62Y106.Y      Tilo                  0.616   ftop/edp0/x__h55201_and0015<0>15
                                                       ftop/edp0/x__h55201_and0014<0>41
    SLICE_X70Y112.G2     net (fanout=8)        1.286   ftop/edp0/N209
    SLICE_X70Y112.Y      Tilo                  0.616   ftop/edp0/x__h55201<2>
                                                       ftop/edp0/x__h55201_and0015<2>15
    SLICE_X70Y112.F4     net (fanout=2)        0.054   ftop/edp0/x__h55201_and0015<2>15
    SLICE_X70Y112.X      Tilo                  0.601   ftop/edp0/x__h55201<2>
                                                       ftop/edp0/x__h55201_and0015<2>17
    SLICE_X73Y95.G2      net (fanout=4)        1.397   ftop/edp0/x__h55201<2>
    SLICE_X73Y95.X       Tif5x                 0.791   ftop/edp0/Sh4003
                                                       ftop/edp0/Sh4003_F
                                                       ftop/edp0/Sh4003
    SLICE_X56Y95.G1      net (fanout=11)       3.144   ftop/edp0/Sh4003
    SLICE_X56Y95.Y       Tilo                  0.616   ftop/edp0/N2924
                                                       ftop/edp0/Sh4811_SW0_SW0
    SLICE_X74Y93.F3      net (fanout=1)        1.199   ftop/edp0/N2923
    SLICE_X74Y93.X       Tif5x                 0.853   ftop/edp0/Sh5643
                                                       ftop/edp0/Sh5643_G
                                                       ftop/edp0/Sh5643
    SLICE_X82Y102.BX     net (fanout=8)        1.605   ftop/edp0/Sh5643
    SLICE_X82Y102.X      Tbxx                  0.705   ftop/edp0/Sh6571
                                                       ftop/edp0/Sh6571
    SLICE_X102Y102.G4    net (fanout=3)        1.807   ftop/edp0/Sh6571
    SLICE_X102Y102.Y     Tilo                  0.616   ftop/edp0/N873
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7812<1>_SW0
    SLICE_X101Y100.SR    net (fanout=1)        0.461   ftop/edp0/N873
    SLICE_X101Y100.CLK   Tsrck                 0.433   ftop/edp0/edp_dgdpTx_vec<171>
                                                       ftop/edp0/edp_dgdpTx_vec_171
    -------------------------------------------------  ---------------------------
    Total                                     25.685ns (10.655ns logic, 15.030ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -13.900ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_0_1 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_171 (FF)
  Requirement:          12.000ns
  Data Path Delay:      25.621ns (Levels of Logic = 15)
  Clock Path Skew:      -0.279ns (0.733 - 1.012)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_0_1 to ftop/edp0/edp_dgdpTx_vec_171
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y108.YQ     Tcko                  0.524   ftop/edp0/dpControl_0_1
                                                       ftop/edp0/dpControl_0_1
    SLICE_X58Y108.F4     net (fanout=2)        0.373   ftop/edp0/dpControl_0_1
    SLICE_X58Y108.X      Tilo                  0.601   ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111
                                                       ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111_1
    SLICE_X62Y108.F3     net (fanout=1)        0.745   ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111
    SLICE_X62Y108.X      Tilo                  0.601   ftop/edp0/N125
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X62Y110.G3     net (fanout=14)       0.311   ftop/edp0/N125
    SLICE_X62Y110.Y      Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29_1
    SLICE_X64Y108.G1     net (fanout=11)       0.649   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X64Y108.Y      Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0_1
    SLICE_X66Y111.G2     net (fanout=2)        0.615   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0
    SLICE_X66Y111.Y      Tilo                  0.616   ftop/edp0/N2
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X66Y111.F1     net (fanout=3)        0.433   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X66Y111.X      Tilo                  0.601   ftop/edp0/N2
                                                       ftop/edp0/x__h55201_and0010<1>11
    SLICE_X67Y110.G3     net (fanout=10)       0.108   ftop/edp0/N2
    SLICE_X67Y110.Y      Tilo                  0.561   ftop/edp0/N144
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6275<4>1_1
    SLICE_X62Y106.G2     net (fanout=8)        0.851   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6275<4>1
    SLICE_X62Y106.Y      Tilo                  0.616   ftop/edp0/x__h55201_and0015<0>15
                                                       ftop/edp0/x__h55201_and0014<0>41
    SLICE_X70Y112.G2     net (fanout=8)        1.286   ftop/edp0/N209
    SLICE_X70Y112.Y      Tilo                  0.616   ftop/edp0/x__h55201<2>
                                                       ftop/edp0/x__h55201_and0015<2>15
    SLICE_X70Y112.F4     net (fanout=2)        0.054   ftop/edp0/x__h55201_and0015<2>15
    SLICE_X70Y112.X      Tilo                  0.601   ftop/edp0/x__h55201<2>
                                                       ftop/edp0/x__h55201_and0015<2>17
    SLICE_X73Y95.G2      net (fanout=4)        1.397   ftop/edp0/x__h55201<2>
    SLICE_X73Y95.X       Tif5x                 0.791   ftop/edp0/Sh4003
                                                       ftop/edp0/Sh4003_F
                                                       ftop/edp0/Sh4003
    SLICE_X56Y95.G1      net (fanout=11)       3.144   ftop/edp0/Sh4003
    SLICE_X56Y95.Y       Tilo                  0.616   ftop/edp0/N2924
                                                       ftop/edp0/Sh4811_SW0_SW0
    SLICE_X74Y93.F3      net (fanout=1)        1.199   ftop/edp0/N2923
    SLICE_X74Y93.X       Tif5x                 0.853   ftop/edp0/Sh5643
                                                       ftop/edp0/Sh5643_G
                                                       ftop/edp0/Sh5643
    SLICE_X82Y102.BX     net (fanout=8)        1.605   ftop/edp0/Sh5643
    SLICE_X82Y102.X      Tbxx                  0.705   ftop/edp0/Sh6571
                                                       ftop/edp0/Sh6571
    SLICE_X102Y102.G4    net (fanout=3)        1.807   ftop/edp0/Sh6571
    SLICE_X102Y102.Y     Tilo                  0.616   ftop/edp0/N873
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7812<1>_SW0
    SLICE_X101Y100.SR    net (fanout=1)        0.461   ftop/edp0/N873
    SLICE_X101Y100.CLK   Tsrck                 0.433   ftop/edp0/edp_dgdpTx_vec<171>
                                                       ftop/edp0/edp_dgdpTx_vec_171
    -------------------------------------------------  ---------------------------
    Total                                     25.621ns (10.583ns logic, 15.038ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -13.694ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_postSeqDwell_1 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_171 (FF)
  Requirement:          12.000ns
  Data Path Delay:      25.564ns (Levels of Logic = 15)
  Clock Path Skew:      -0.130ns (0.733 - 0.863)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_postSeqDwell_1 to ftop/edp0/edp_dgdpTx_vec_171
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y116.XQ     Tcko                  0.495   ftop/edp0/edp_postSeqDwell<1>
                                                       ftop/edp0/edp_postSeqDwell_1
    SLICE_X62Y115.G1     net (fanout=4)        0.507   ftop/edp0/edp_postSeqDwell<1>
    SLICE_X62Y115.Y      Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta8
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta_cmp_eq00001
    SLICE_X62Y115.F3     net (fanout=5)        0.044   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta_cmp_eq0000
    SLICE_X62Y115.X      Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta8
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta8
    SLICE_X62Y110.G4     net (fanout=3)        0.569   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta8
    SLICE_X62Y110.Y      Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29_1
    SLICE_X64Y108.G1     net (fanout=11)       0.649   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X64Y108.Y      Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0_1
    SLICE_X66Y111.G2     net (fanout=2)        0.615   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0
    SLICE_X66Y111.Y      Tilo                  0.616   ftop/edp0/N2
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X68Y110.F1     net (fanout=3)        0.433   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X68Y110.X      Tilo                  0.601   ftop/edp0/edp_dbgBytesTxEnq_EN1
                                                       ftop/edp0/edp_dbgBytesTxEnq_EN1_1
    SLICE_X67Y110.G4     net (fanout=1)        0.256   ftop/edp0/edp_dbgBytesTxEnq_EN1
    SLICE_X67Y110.Y      Tilo                  0.561   ftop/edp0/N144
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6275<4>1_1
    SLICE_X62Y106.G2     net (fanout=8)        0.851   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6275<4>1
    SLICE_X62Y106.Y      Tilo                  0.616   ftop/edp0/x__h55201_and0015<0>15
                                                       ftop/edp0/x__h55201_and0014<0>41
    SLICE_X70Y112.G2     net (fanout=8)        1.286   ftop/edp0/N209
    SLICE_X70Y112.Y      Tilo                  0.616   ftop/edp0/x__h55201<2>
                                                       ftop/edp0/x__h55201_and0015<2>15
    SLICE_X70Y112.F4     net (fanout=2)        0.054   ftop/edp0/x__h55201_and0015<2>15
    SLICE_X70Y112.X      Tilo                  0.601   ftop/edp0/x__h55201<2>
                                                       ftop/edp0/x__h55201_and0015<2>17
    SLICE_X73Y95.G2      net (fanout=4)        1.397   ftop/edp0/x__h55201<2>
    SLICE_X73Y95.X       Tif5x                 0.791   ftop/edp0/Sh4003
                                                       ftop/edp0/Sh4003_F
                                                       ftop/edp0/Sh4003
    SLICE_X56Y95.F3      net (fanout=11)       3.281   ftop/edp0/Sh4003
    SLICE_X56Y95.X       Tilo                  0.601   ftop/edp0/N2924
                                                       ftop/edp0/Sh4811_SW0_SW1
    SLICE_X74Y93.F4      net (fanout=1)        1.195   ftop/edp0/N2924
    SLICE_X74Y93.X       Tif5x                 0.853   ftop/edp0/Sh5643
                                                       ftop/edp0/Sh5643_G
                                                       ftop/edp0/Sh5643
    SLICE_X82Y102.BX     net (fanout=8)        1.605   ftop/edp0/Sh5643
    SLICE_X82Y102.X      Tbxx                  0.705   ftop/edp0/Sh6571
                                                       ftop/edp0/Sh6571
    SLICE_X102Y102.G4    net (fanout=3)        1.807   ftop/edp0/Sh6571
    SLICE_X102Y102.Y     Tilo                  0.616   ftop/edp0/N873
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7812<1>_SW0
    SLICE_X101Y100.SR    net (fanout=1)        0.461   ftop/edp0/N873
    SLICE_X101Y100.CLK   Tsrck                 0.433   ftop/edp0/edp_dgdpTx_vec<171>
                                                       ftop/edp0/edp_dgdpTx_vec_171
    -------------------------------------------------  ---------------------------
    Total                                     25.564ns (10.554ns logic, 15.010ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -13.674ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_postSeqDwell_2 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_171 (FF)
  Requirement:          12.000ns
  Data Path Delay:      25.534ns (Levels of Logic = 15)
  Clock Path Skew:      -0.140ns (0.733 - 0.873)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_postSeqDwell_2 to ftop/edp0/edp_dgdpTx_vec_171
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y114.YQ     Tcko                  0.596   ftop/edp0/edp_postSeqDwell<3>
                                                       ftop/edp0/edp_postSeqDwell_2
    SLICE_X62Y115.G4     net (fanout=3)        0.376   ftop/edp0/edp_postSeqDwell<2>
    SLICE_X62Y115.Y      Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta8
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta_cmp_eq00001
    SLICE_X62Y115.F3     net (fanout=5)        0.044   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta_cmp_eq0000
    SLICE_X62Y115.X      Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta8
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta8
    SLICE_X62Y110.G4     net (fanout=3)        0.569   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta8
    SLICE_X62Y110.Y      Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29_1
    SLICE_X64Y108.G1     net (fanout=11)       0.649   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X64Y108.Y      Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0_1
    SLICE_X66Y111.G2     net (fanout=2)        0.615   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0
    SLICE_X66Y111.Y      Tilo                  0.616   ftop/edp0/N2
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X68Y110.F1     net (fanout=3)        0.433   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X68Y110.X      Tilo                  0.601   ftop/edp0/edp_dbgBytesTxEnq_EN1
                                                       ftop/edp0/edp_dbgBytesTxEnq_EN1_1
    SLICE_X67Y110.G4     net (fanout=1)        0.256   ftop/edp0/edp_dbgBytesTxEnq_EN1
    SLICE_X67Y110.Y      Tilo                  0.561   ftop/edp0/N144
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6275<4>1_1
    SLICE_X62Y106.G2     net (fanout=8)        0.851   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6275<4>1
    SLICE_X62Y106.Y      Tilo                  0.616   ftop/edp0/x__h55201_and0015<0>15
                                                       ftop/edp0/x__h55201_and0014<0>41
    SLICE_X70Y112.G2     net (fanout=8)        1.286   ftop/edp0/N209
    SLICE_X70Y112.Y      Tilo                  0.616   ftop/edp0/x__h55201<2>
                                                       ftop/edp0/x__h55201_and0015<2>15
    SLICE_X70Y112.F4     net (fanout=2)        0.054   ftop/edp0/x__h55201_and0015<2>15
    SLICE_X70Y112.X      Tilo                  0.601   ftop/edp0/x__h55201<2>
                                                       ftop/edp0/x__h55201_and0015<2>17
    SLICE_X73Y95.G2      net (fanout=4)        1.397   ftop/edp0/x__h55201<2>
    SLICE_X73Y95.X       Tif5x                 0.791   ftop/edp0/Sh4003
                                                       ftop/edp0/Sh4003_F
                                                       ftop/edp0/Sh4003
    SLICE_X56Y95.F3      net (fanout=11)       3.281   ftop/edp0/Sh4003
    SLICE_X56Y95.X       Tilo                  0.601   ftop/edp0/N2924
                                                       ftop/edp0/Sh4811_SW0_SW1
    SLICE_X74Y93.F4      net (fanout=1)        1.195   ftop/edp0/N2924
    SLICE_X74Y93.X       Tif5x                 0.853   ftop/edp0/Sh5643
                                                       ftop/edp0/Sh5643_G
                                                       ftop/edp0/Sh5643
    SLICE_X82Y102.BX     net (fanout=8)        1.605   ftop/edp0/Sh5643
    SLICE_X82Y102.X      Tbxx                  0.705   ftop/edp0/Sh6571
                                                       ftop/edp0/Sh6571
    SLICE_X102Y102.G4    net (fanout=3)        1.807   ftop/edp0/Sh6571
    SLICE_X102Y102.Y     Tilo                  0.616   ftop/edp0/N873
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7812<1>_SW0
    SLICE_X101Y100.SR    net (fanout=1)        0.461   ftop/edp0/N873
    SLICE_X101Y100.CLK   Tsrck                 0.433   ftop/edp0/edp_dgdpTx_vec<171>
                                                       ftop/edp0/edp_dgdpTx_vec_171
    -------------------------------------------------  ---------------------------
    Total                                     25.534ns (10.655ns logic, 14.879ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -13.644ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_postSeqDwell_3 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_171 (FF)
  Requirement:          12.000ns
  Data Path Delay:      25.504ns (Levels of Logic = 15)
  Clock Path Skew:      -0.140ns (0.733 - 0.873)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_postSeqDwell_3 to ftop/edp0/edp_dgdpTx_vec_171
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y114.XQ     Tcko                  0.521   ftop/edp0/edp_postSeqDwell<3>
                                                       ftop/edp0/edp_postSeqDwell_3
    SLICE_X62Y115.G2     net (fanout=2)        0.421   ftop/edp0/edp_postSeqDwell<3>
    SLICE_X62Y115.Y      Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta8
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta_cmp_eq00001
    SLICE_X62Y115.F3     net (fanout=5)        0.044   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta_cmp_eq0000
    SLICE_X62Y115.X      Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta8
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta8
    SLICE_X62Y110.G4     net (fanout=3)        0.569   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta8
    SLICE_X62Y110.Y      Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29_1
    SLICE_X64Y108.G1     net (fanout=11)       0.649   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X64Y108.Y      Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0_1
    SLICE_X66Y111.G2     net (fanout=2)        0.615   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0
    SLICE_X66Y111.Y      Tilo                  0.616   ftop/edp0/N2
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X68Y110.F1     net (fanout=3)        0.433   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X68Y110.X      Tilo                  0.601   ftop/edp0/edp_dbgBytesTxEnq_EN1
                                                       ftop/edp0/edp_dbgBytesTxEnq_EN1_1
    SLICE_X67Y110.G4     net (fanout=1)        0.256   ftop/edp0/edp_dbgBytesTxEnq_EN1
    SLICE_X67Y110.Y      Tilo                  0.561   ftop/edp0/N144
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6275<4>1_1
    SLICE_X62Y106.G2     net (fanout=8)        0.851   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6275<4>1
    SLICE_X62Y106.Y      Tilo                  0.616   ftop/edp0/x__h55201_and0015<0>15
                                                       ftop/edp0/x__h55201_and0014<0>41
    SLICE_X70Y112.G2     net (fanout=8)        1.286   ftop/edp0/N209
    SLICE_X70Y112.Y      Tilo                  0.616   ftop/edp0/x__h55201<2>
                                                       ftop/edp0/x__h55201_and0015<2>15
    SLICE_X70Y112.F4     net (fanout=2)        0.054   ftop/edp0/x__h55201_and0015<2>15
    SLICE_X70Y112.X      Tilo                  0.601   ftop/edp0/x__h55201<2>
                                                       ftop/edp0/x__h55201_and0015<2>17
    SLICE_X73Y95.G2      net (fanout=4)        1.397   ftop/edp0/x__h55201<2>
    SLICE_X73Y95.X       Tif5x                 0.791   ftop/edp0/Sh4003
                                                       ftop/edp0/Sh4003_F
                                                       ftop/edp0/Sh4003
    SLICE_X56Y95.F3      net (fanout=11)       3.281   ftop/edp0/Sh4003
    SLICE_X56Y95.X       Tilo                  0.601   ftop/edp0/N2924
                                                       ftop/edp0/Sh4811_SW0_SW1
    SLICE_X74Y93.F4      net (fanout=1)        1.195   ftop/edp0/N2924
    SLICE_X74Y93.X       Tif5x                 0.853   ftop/edp0/Sh5643
                                                       ftop/edp0/Sh5643_G
                                                       ftop/edp0/Sh5643
    SLICE_X82Y102.BX     net (fanout=8)        1.605   ftop/edp0/Sh5643
    SLICE_X82Y102.X      Tbxx                  0.705   ftop/edp0/Sh6571
                                                       ftop/edp0/Sh6571
    SLICE_X102Y102.G4    net (fanout=3)        1.807   ftop/edp0/Sh6571
    SLICE_X102Y102.Y     Tilo                  0.616   ftop/edp0/N873
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7812<1>_SW0
    SLICE_X101Y100.SR    net (fanout=1)        0.461   ftop/edp0/N873
    SLICE_X101Y100.CLK   Tsrck                 0.433   ftop/edp0/edp_dgdpTx_vec<171>
                                                       ftop/edp0/edp_dgdpTx_vec_171
    -------------------------------------------------  ---------------------------
    Total                                     25.504ns (10.580ns logic, 14.924ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -13.635ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_empty_2 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_171 (FF)
  Requirement:          12.000ns
  Data Path Delay:      25.514ns (Levels of Logic = 15)
  Clock Path Skew:      -0.121ns (0.733 - 0.854)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_empty_2 to ftop/edp0/edp_dgdpTx_vec_171
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y114.YQ     Tcko                  0.596   ftop/edp0/edp_dgdpTx_num_empty<3>
                                                       ftop/edp0/edp_dgdpTx_num_empty_2
    SLICE_X66Y115.G3     net (fanout=4)        0.356   ftop/edp0/edp_dgdpTx_num_empty<2>
    SLICE_X66Y115.Y      Tilo                  0.616   ftop/edp0/N274
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta2_SW0
    SLICE_X66Y115.F3     net (fanout=1)        0.021   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta2_SW0/O
    SLICE_X66Y115.X      Tilo                  0.601   ftop/edp0/N274
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta2
    SLICE_X62Y110.G2     net (fanout=5)        0.592   ftop/edp0/N274
    SLICE_X62Y110.Y      Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29_1
    SLICE_X64Y108.G1     net (fanout=11)       0.649   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X64Y108.Y      Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0_1
    SLICE_X66Y111.G2     net (fanout=2)        0.615   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0
    SLICE_X66Y111.Y      Tilo                  0.616   ftop/edp0/N2
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X68Y110.F1     net (fanout=3)        0.433   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X68Y110.X      Tilo                  0.601   ftop/edp0/edp_dbgBytesTxEnq_EN1
                                                       ftop/edp0/edp_dbgBytesTxEnq_EN1_1
    SLICE_X67Y110.G4     net (fanout=1)        0.256   ftop/edp0/edp_dbgBytesTxEnq_EN1
    SLICE_X67Y110.Y      Tilo                  0.561   ftop/edp0/N144
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6275<4>1_1
    SLICE_X62Y106.G2     net (fanout=8)        0.851   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6275<4>1
    SLICE_X62Y106.Y      Tilo                  0.616   ftop/edp0/x__h55201_and0015<0>15
                                                       ftop/edp0/x__h55201_and0014<0>41
    SLICE_X70Y112.G2     net (fanout=8)        1.286   ftop/edp0/N209
    SLICE_X70Y112.Y      Tilo                  0.616   ftop/edp0/x__h55201<2>
                                                       ftop/edp0/x__h55201_and0015<2>15
    SLICE_X70Y112.F4     net (fanout=2)        0.054   ftop/edp0/x__h55201_and0015<2>15
    SLICE_X70Y112.X      Tilo                  0.601   ftop/edp0/x__h55201<2>
                                                       ftop/edp0/x__h55201_and0015<2>17
    SLICE_X73Y95.G2      net (fanout=4)        1.397   ftop/edp0/x__h55201<2>
    SLICE_X73Y95.X       Tif5x                 0.791   ftop/edp0/Sh4003
                                                       ftop/edp0/Sh4003_F
                                                       ftop/edp0/Sh4003
    SLICE_X56Y95.F3      net (fanout=11)       3.281   ftop/edp0/Sh4003
    SLICE_X56Y95.X       Tilo                  0.601   ftop/edp0/N2924
                                                       ftop/edp0/Sh4811_SW0_SW1
    SLICE_X74Y93.F4      net (fanout=1)        1.195   ftop/edp0/N2924
    SLICE_X74Y93.X       Tif5x                 0.853   ftop/edp0/Sh5643
                                                       ftop/edp0/Sh5643_G
                                                       ftop/edp0/Sh5643
    SLICE_X82Y102.BX     net (fanout=8)        1.605   ftop/edp0/Sh5643
    SLICE_X82Y102.X      Tbxx                  0.705   ftop/edp0/Sh6571
                                                       ftop/edp0/Sh6571
    SLICE_X102Y102.G4    net (fanout=3)        1.807   ftop/edp0/Sh6571
    SLICE_X102Y102.Y     Tilo                  0.616   ftop/edp0/N873
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7812<1>_SW0
    SLICE_X101Y100.SR    net (fanout=1)        0.461   ftop/edp0/N873
    SLICE_X101Y100.CLK   Tsrck                 0.433   ftop/edp0/edp_dgdpTx_vec<171>
                                                       ftop/edp0/edp_dgdpTx_vec_171
    -------------------------------------------------  ---------------------------
    Total                                     25.514ns (10.655ns logic, 14.859ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -13.626ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_empty_3 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_171 (FF)
  Requirement:          12.000ns
  Data Path Delay:      25.505ns (Levels of Logic = 15)
  Clock Path Skew:      -0.121ns (0.733 - 0.854)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_empty_3 to ftop/edp0/edp_dgdpTx_vec_171
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y114.XQ     Tcko                  0.521   ftop/edp0/edp_dgdpTx_num_empty<3>
                                                       ftop/edp0/edp_dgdpTx_num_empty_3
    SLICE_X66Y115.G1     net (fanout=3)        0.422   ftop/edp0/edp_dgdpTx_num_empty<3>
    SLICE_X66Y115.Y      Tilo                  0.616   ftop/edp0/N274
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta2_SW0
    SLICE_X66Y115.F3     net (fanout=1)        0.021   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta2_SW0/O
    SLICE_X66Y115.X      Tilo                  0.601   ftop/edp0/N274
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta2
    SLICE_X62Y110.G2     net (fanout=5)        0.592   ftop/edp0/N274
    SLICE_X62Y110.Y      Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29_1
    SLICE_X64Y108.G1     net (fanout=11)       0.649   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X64Y108.Y      Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0_1
    SLICE_X66Y111.G2     net (fanout=2)        0.615   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0
    SLICE_X66Y111.Y      Tilo                  0.616   ftop/edp0/N2
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X68Y110.F1     net (fanout=3)        0.433   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X68Y110.X      Tilo                  0.601   ftop/edp0/edp_dbgBytesTxEnq_EN1
                                                       ftop/edp0/edp_dbgBytesTxEnq_EN1_1
    SLICE_X67Y110.G4     net (fanout=1)        0.256   ftop/edp0/edp_dbgBytesTxEnq_EN1
    SLICE_X67Y110.Y      Tilo                  0.561   ftop/edp0/N144
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6275<4>1_1
    SLICE_X62Y106.G2     net (fanout=8)        0.851   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6275<4>1
    SLICE_X62Y106.Y      Tilo                  0.616   ftop/edp0/x__h55201_and0015<0>15
                                                       ftop/edp0/x__h55201_and0014<0>41
    SLICE_X70Y112.G2     net (fanout=8)        1.286   ftop/edp0/N209
    SLICE_X70Y112.Y      Tilo                  0.616   ftop/edp0/x__h55201<2>
                                                       ftop/edp0/x__h55201_and0015<2>15
    SLICE_X70Y112.F4     net (fanout=2)        0.054   ftop/edp0/x__h55201_and0015<2>15
    SLICE_X70Y112.X      Tilo                  0.601   ftop/edp0/x__h55201<2>
                                                       ftop/edp0/x__h55201_and0015<2>17
    SLICE_X73Y95.G2      net (fanout=4)        1.397   ftop/edp0/x__h55201<2>
    SLICE_X73Y95.X       Tif5x                 0.791   ftop/edp0/Sh4003
                                                       ftop/edp0/Sh4003_F
                                                       ftop/edp0/Sh4003
    SLICE_X56Y95.F3      net (fanout=11)       3.281   ftop/edp0/Sh4003
    SLICE_X56Y95.X       Tilo                  0.601   ftop/edp0/N2924
                                                       ftop/edp0/Sh4811_SW0_SW1
    SLICE_X74Y93.F4      net (fanout=1)        1.195   ftop/edp0/N2924
    SLICE_X74Y93.X       Tif5x                 0.853   ftop/edp0/Sh5643
                                                       ftop/edp0/Sh5643_G
                                                       ftop/edp0/Sh5643
    SLICE_X82Y102.BX     net (fanout=8)        1.605   ftop/edp0/Sh5643
    SLICE_X82Y102.X      Tbxx                  0.705   ftop/edp0/Sh6571
                                                       ftop/edp0/Sh6571
    SLICE_X102Y102.G4    net (fanout=3)        1.807   ftop/edp0/Sh6571
    SLICE_X102Y102.Y     Tilo                  0.616   ftop/edp0/N873
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7812<1>_SW0
    SLICE_X101Y100.SR    net (fanout=1)        0.461   ftop/edp0/N873
    SLICE_X101Y100.CLK   Tsrck                 0.433   ftop/edp0/edp_dgdpTx_vec<171>
                                                       ftop/edp0/edp_dgdpTx_vec_171
    -------------------------------------------------  ---------------------------
    Total                                     25.505ns (10.580ns logic, 14.925ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -13.586ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_1_1 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_171 (FF)
  Requirement:          12.000ns
  Data Path Delay:      25.307ns (Levels of Logic = 14)
  Clock Path Skew:      -0.279ns (0.733 - 1.012)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_1_1 to ftop/edp0/edp_dgdpTx_vec_171
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y109.YQ     Tcko                  0.596   ftop/edp0/dpControl_1_1
                                                       ftop/edp0/dpControl_1_1
    SLICE_X58Y108.F2     net (fanout=2)        0.365   ftop/edp0/dpControl_1_1
    SLICE_X58Y108.X      Tilo                  0.601   ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111
                                                       ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111_1
    SLICE_X62Y108.F3     net (fanout=1)        0.745   ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111
    SLICE_X62Y108.X      Tilo                  0.601   ftop/edp0/N125
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X68Y111.G4     net (fanout=14)       0.657   ftop/edp0/N125
    SLICE_X68Y111.Y      Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29_2
    SLICE_X68Y110.G2     net (fanout=2)        0.714   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta291
    SLICE_X68Y110.Y      Tilo                  0.616   ftop/edp0/edp_dbgBytesTxEnq_EN1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X69Y110.F4     net (fanout=97)       0.579   ftop/edp0/N163
    SLICE_X69Y110.X      Tilo                  0.562   ftop/edp0/MUX_edp_dbgBytesTxEnq_write_1__SEL_31
                                                       ftop/edp0/MUX_edp_dbgBytesTxEnq_write_1__SEL_31_1
    SLICE_X67Y110.G2     net (fanout=3)        0.325   ftop/edp0/MUX_edp_dbgBytesTxEnq_write_1__SEL_31
    SLICE_X67Y110.Y      Tilo                  0.561   ftop/edp0/N144
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6275<4>1_1
    SLICE_X62Y106.G2     net (fanout=8)        0.851   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6275<4>1
    SLICE_X62Y106.Y      Tilo                  0.616   ftop/edp0/x__h55201_and0015<0>15
                                                       ftop/edp0/x__h55201_and0014<0>41
    SLICE_X70Y112.G2     net (fanout=8)        1.286   ftop/edp0/N209
    SLICE_X70Y112.Y      Tilo                  0.616   ftop/edp0/x__h55201<2>
                                                       ftop/edp0/x__h55201_and0015<2>15
    SLICE_X70Y112.F4     net (fanout=2)        0.054   ftop/edp0/x__h55201_and0015<2>15
    SLICE_X70Y112.X      Tilo                  0.601   ftop/edp0/x__h55201<2>
                                                       ftop/edp0/x__h55201_and0015<2>17
    SLICE_X73Y95.G2      net (fanout=4)        1.397   ftop/edp0/x__h55201<2>
    SLICE_X73Y95.X       Tif5x                 0.791   ftop/edp0/Sh4003
                                                       ftop/edp0/Sh4003_F
                                                       ftop/edp0/Sh4003
    SLICE_X56Y95.F3      net (fanout=11)       3.281   ftop/edp0/Sh4003
    SLICE_X56Y95.X       Tilo                  0.601   ftop/edp0/N2924
                                                       ftop/edp0/Sh4811_SW0_SW1
    SLICE_X74Y93.F4      net (fanout=1)        1.195   ftop/edp0/N2924
    SLICE_X74Y93.X       Tif5x                 0.853   ftop/edp0/Sh5643
                                                       ftop/edp0/Sh5643_G
                                                       ftop/edp0/Sh5643
    SLICE_X82Y102.BX     net (fanout=8)        1.605   ftop/edp0/Sh5643
    SLICE_X82Y102.X      Tbxx                  0.705   ftop/edp0/Sh6571
                                                       ftop/edp0/Sh6571
    SLICE_X102Y102.G4    net (fanout=3)        1.807   ftop/edp0/Sh6571
    SLICE_X102Y102.Y     Tilo                  0.616   ftop/edp0/N873
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7812<1>_SW0
    SLICE_X101Y100.SR    net (fanout=1)        0.461   ftop/edp0/N873
    SLICE_X101Y100.CLK   Tsrck                 0.433   ftop/edp0/edp_dgdpTx_vec<171>
                                                       ftop/edp0/edp_dgdpTx_vec_171
    -------------------------------------------------  ---------------------------
    Total                                     25.307ns (9.985ns logic, 15.322ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -13.576ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_postSeqDwell_1 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_171 (FF)
  Requirement:          12.000ns
  Data Path Delay:      25.446ns (Levels of Logic = 15)
  Clock Path Skew:      -0.130ns (0.733 - 0.863)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_postSeqDwell_1 to ftop/edp0/edp_dgdpTx_vec_171
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y116.XQ     Tcko                  0.495   ftop/edp0/edp_postSeqDwell<1>
                                                       ftop/edp0/edp_postSeqDwell_1
    SLICE_X62Y115.G1     net (fanout=4)        0.507   ftop/edp0/edp_postSeqDwell<1>
    SLICE_X62Y115.Y      Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta8
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta_cmp_eq00001
    SLICE_X62Y115.F3     net (fanout=5)        0.044   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta_cmp_eq0000
    SLICE_X62Y115.X      Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta8
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta8
    SLICE_X62Y110.G4     net (fanout=3)        0.569   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta8
    SLICE_X62Y110.Y      Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29_1
    SLICE_X64Y108.G1     net (fanout=11)       0.649   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X64Y108.Y      Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0_1
    SLICE_X66Y111.G2     net (fanout=2)        0.615   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0
    SLICE_X66Y111.Y      Tilo                  0.616   ftop/edp0/N2
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X68Y110.F1     net (fanout=3)        0.433   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X68Y110.X      Tilo                  0.601   ftop/edp0/edp_dbgBytesTxEnq_EN1
                                                       ftop/edp0/edp_dbgBytesTxEnq_EN1_1
    SLICE_X67Y110.G4     net (fanout=1)        0.256   ftop/edp0/edp_dbgBytesTxEnq_EN1
    SLICE_X67Y110.Y      Tilo                  0.561   ftop/edp0/N144
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6275<4>1_1
    SLICE_X62Y106.G2     net (fanout=8)        0.851   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6275<4>1
    SLICE_X62Y106.Y      Tilo                  0.616   ftop/edp0/x__h55201_and0015<0>15
                                                       ftop/edp0/x__h55201_and0014<0>41
    SLICE_X70Y112.G2     net (fanout=8)        1.286   ftop/edp0/N209
    SLICE_X70Y112.Y      Tilo                  0.616   ftop/edp0/x__h55201<2>
                                                       ftop/edp0/x__h55201_and0015<2>15
    SLICE_X70Y112.F4     net (fanout=2)        0.054   ftop/edp0/x__h55201_and0015<2>15
    SLICE_X70Y112.X      Tilo                  0.601   ftop/edp0/x__h55201<2>
                                                       ftop/edp0/x__h55201_and0015<2>17
    SLICE_X73Y95.G2      net (fanout=4)        1.397   ftop/edp0/x__h55201<2>
    SLICE_X73Y95.X       Tif5x                 0.791   ftop/edp0/Sh4003
                                                       ftop/edp0/Sh4003_F
                                                       ftop/edp0/Sh4003
    SLICE_X56Y95.G1      net (fanout=11)       3.144   ftop/edp0/Sh4003
    SLICE_X56Y95.Y       Tilo                  0.616   ftop/edp0/N2924
                                                       ftop/edp0/Sh4811_SW0_SW0
    SLICE_X74Y93.F3      net (fanout=1)        1.199   ftop/edp0/N2923
    SLICE_X74Y93.X       Tif5x                 0.853   ftop/edp0/Sh5643
                                                       ftop/edp0/Sh5643_G
                                                       ftop/edp0/Sh5643
    SLICE_X82Y102.BX     net (fanout=8)        1.605   ftop/edp0/Sh5643
    SLICE_X82Y102.X      Tbxx                  0.705   ftop/edp0/Sh6571
                                                       ftop/edp0/Sh6571
    SLICE_X102Y102.G4    net (fanout=3)        1.807   ftop/edp0/Sh6571
    SLICE_X102Y102.Y     Tilo                  0.616   ftop/edp0/N873
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7812<1>_SW0
    SLICE_X101Y100.SR    net (fanout=1)        0.461   ftop/edp0/N873
    SLICE_X101Y100.CLK   Tsrck                 0.433   ftop/edp0/edp_dgdpTx_vec<171>
                                                       ftop/edp0/edp_dgdpTx_vec_171
    -------------------------------------------------  ---------------------------
    Total                                     25.446ns (10.569ns logic, 14.877ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -13.576ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_1_1 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_756 (FF)
  Requirement:          12.000ns
  Data Path Delay:      25.294ns (Levels of Logic = 17)
  Clock Path Skew:      -0.282ns (0.313 - 0.595)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_1_1 to ftop/edp0/edp_dgdpTx_vec_756
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y109.YQ     Tcko                  0.596   ftop/edp0/dpControl_1_1
                                                       ftop/edp0/dpControl_1_1
    SLICE_X58Y108.F2     net (fanout=2)        0.365   ftop/edp0/dpControl_1_1
    SLICE_X58Y108.X      Tilo                  0.601   ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111
                                                       ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111_1
    SLICE_X62Y108.F3     net (fanout=1)        0.745   ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111
    SLICE_X62Y108.X      Tilo                  0.601   ftop/edp0/N125
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X62Y110.G3     net (fanout=14)       0.311   ftop/edp0/N125
    SLICE_X62Y110.Y      Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29_1
    SLICE_X64Y108.G1     net (fanout=11)       0.649   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X64Y108.Y      Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0_1
    SLICE_X66Y111.G2     net (fanout=2)        0.615   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0
    SLICE_X66Y111.Y      Tilo                  0.616   ftop/edp0/N2
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X68Y110.F1     net (fanout=3)        0.433   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X68Y110.X      Tilo                  0.601   ftop/edp0/edp_dbgBytesTxEnq_EN1
                                                       ftop/edp0/edp_dbgBytesTxEnq_EN1_1
    SLICE_X67Y110.G4     net (fanout=1)        0.256   ftop/edp0/edp_dbgBytesTxEnq_EN1
    SLICE_X67Y110.Y      Tilo                  0.561   ftop/edp0/N144
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6275<4>1_1
    SLICE_X65Y111.G2     net (fanout=8)        0.361   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6275<4>1
    SLICE_X65Y111.Y      Tilo                  0.561   ftop/edp0/x__h55201_and0010<7>18
                                                       ftop/edp0/x__h55201_and0010<1>51_1
    SLICE_X71Y117.G3     net (fanout=11)       0.860   ftop/edp0/x__h55201_and0010<1>51
    SLICE_X71Y117.Y      Tilo                  0.561   ftop/edp0/x__h55201<45>
                                                       ftop/edp0/x__h55201_and0011<5>18
    SLICE_X71Y117.F1     net (fanout=1)        0.627   ftop/edp0/x__h55201_and0011<5>18/O
    SLICE_X71Y117.X      Tilo                  0.562   ftop/edp0/x__h55201<45>
                                                       ftop/edp0/x__h55201_and0011<5>20
    SLICE_X67Y104.F2     net (fanout=4)        1.646   ftop/edp0/x__h55201<45>
    SLICE_X67Y104.X      Tilo                  0.562   ftop/edp0/N1635
                                                       ftop/edp0/Sh4048_SW0
    SLICE_X71Y92.F1      net (fanout=1)        0.875   ftop/edp0/N1635
    SLICE_X71Y92.X       Tilo                  0.562   ftop/edp0/Sh4048
                                                       ftop/edp0/Sh4048
    SLICE_X64Y81.G1      net (fanout=4)        0.894   ftop/edp0/Sh4048
    SLICE_X64Y81.X       Tif5x                 0.853   ftop/edp0/Sh4852
                                                       ftop/edp0/Sh485230_F
                                                       ftop/edp0/Sh485230
    SLICE_X65Y82.G4      net (fanout=4)        0.299   ftop/edp0/Sh4852
    SLICE_X65Y82.X       Tif5x                 0.791   ftop/edp0/Sh5652
                                                       ftop/edp0/Sh565232_F
                                                       ftop/edp0/Sh565232
    SLICE_X80Y100.G1     net (fanout=6)        3.683   ftop/edp0/Sh5652
    SLICE_X80Y100.Y      Tilo                  0.616   ftop/edp0/Sh6644
                                                       ftop/edp0/Sh6644_SW0
    SLICE_X80Y100.F2     net (fanout=1)        0.315   ftop/edp0/Sh6644_SW0/O
    SLICE_X80Y100.X      Tilo                  0.601   ftop/edp0/Sh6644
                                                       ftop/edp0/Sh6644
    SLICE_X80Y105.G2     net (fanout=3)        1.212   ftop/edp0/Sh6644
    SLICE_X80Y105.CLK    Tgck                  0.671   ftop/edp0/edp_dgdpTx_vec<500>
                                                       ftop/edp0/edp_dgdpTx_vec_756_rstpot
                                                       ftop/edp0/edp_dgdpTx_vec_756
    -------------------------------------------------  ---------------------------
    Total                                     25.294ns (11.148ns logic, 14.146ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -13.572ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_postSeqDwell_0 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_171 (FF)
  Requirement:          12.000ns
  Data Path Delay:      25.442ns (Levels of Logic = 15)
  Clock Path Skew:      -0.130ns (0.733 - 0.863)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_postSeqDwell_0 to ftop/edp0/edp_dgdpTx_vec_171
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y116.YQ     Tcko                  0.524   ftop/edp0/edp_postSeqDwell<1>
                                                       ftop/edp0/edp_postSeqDwell_0
    SLICE_X62Y115.G3     net (fanout=5)        0.356   ftop/edp0/edp_postSeqDwell<0>
    SLICE_X62Y115.Y      Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta8
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta_cmp_eq00001
    SLICE_X62Y115.F3     net (fanout=5)        0.044   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta_cmp_eq0000
    SLICE_X62Y115.X      Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta8
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta8
    SLICE_X62Y110.G4     net (fanout=3)        0.569   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta8
    SLICE_X62Y110.Y      Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29_1
    SLICE_X64Y108.G1     net (fanout=11)       0.649   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X64Y108.Y      Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0_1
    SLICE_X66Y111.G2     net (fanout=2)        0.615   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0
    SLICE_X66Y111.Y      Tilo                  0.616   ftop/edp0/N2
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X68Y110.F1     net (fanout=3)        0.433   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X68Y110.X      Tilo                  0.601   ftop/edp0/edp_dbgBytesTxEnq_EN1
                                                       ftop/edp0/edp_dbgBytesTxEnq_EN1_1
    SLICE_X67Y110.G4     net (fanout=1)        0.256   ftop/edp0/edp_dbgBytesTxEnq_EN1
    SLICE_X67Y110.Y      Tilo                  0.561   ftop/edp0/N144
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6275<4>1_1
    SLICE_X62Y106.G2     net (fanout=8)        0.851   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6275<4>1
    SLICE_X62Y106.Y      Tilo                  0.616   ftop/edp0/x__h55201_and0015<0>15
                                                       ftop/edp0/x__h55201_and0014<0>41
    SLICE_X70Y112.G2     net (fanout=8)        1.286   ftop/edp0/N209
    SLICE_X70Y112.Y      Tilo                  0.616   ftop/edp0/x__h55201<2>
                                                       ftop/edp0/x__h55201_and0015<2>15
    SLICE_X70Y112.F4     net (fanout=2)        0.054   ftop/edp0/x__h55201_and0015<2>15
    SLICE_X70Y112.X      Tilo                  0.601   ftop/edp0/x__h55201<2>
                                                       ftop/edp0/x__h55201_and0015<2>17
    SLICE_X73Y95.G2      net (fanout=4)        1.397   ftop/edp0/x__h55201<2>
    SLICE_X73Y95.X       Tif5x                 0.791   ftop/edp0/Sh4003
                                                       ftop/edp0/Sh4003_F
                                                       ftop/edp0/Sh4003
    SLICE_X56Y95.F3      net (fanout=11)       3.281   ftop/edp0/Sh4003
    SLICE_X56Y95.X       Tilo                  0.601   ftop/edp0/N2924
                                                       ftop/edp0/Sh4811_SW0_SW1
    SLICE_X74Y93.F4      net (fanout=1)        1.195   ftop/edp0/N2924
    SLICE_X74Y93.X       Tif5x                 0.853   ftop/edp0/Sh5643
                                                       ftop/edp0/Sh5643_G
                                                       ftop/edp0/Sh5643
    SLICE_X82Y102.BX     net (fanout=8)        1.605   ftop/edp0/Sh5643
    SLICE_X82Y102.X      Tbxx                  0.705   ftop/edp0/Sh6571
                                                       ftop/edp0/Sh6571
    SLICE_X102Y102.G4    net (fanout=3)        1.807   ftop/edp0/Sh6571
    SLICE_X102Y102.Y     Tilo                  0.616   ftop/edp0/N873
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7812<1>_SW0
    SLICE_X101Y100.SR    net (fanout=1)        0.461   ftop/edp0/N873
    SLICE_X101Y100.CLK   Tsrck                 0.433   ftop/edp0/edp_dgdpTx_vec<171>
                                                       ftop/edp0/edp_dgdpTx_vec_171
    -------------------------------------------------  ---------------------------
    Total                                     25.442ns (10.583ns logic, 14.859ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -13.570ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_1_1 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_171 (FF)
  Requirement:          12.000ns
  Data Path Delay:      25.291ns (Levels of Logic = 15)
  Clock Path Skew:      -0.279ns (0.733 - 1.012)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_1_1 to ftop/edp0/edp_dgdpTx_vec_171
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y109.YQ     Tcko                  0.596   ftop/edp0/dpControl_1_1
                                                       ftop/edp0/dpControl_1_1
    SLICE_X58Y108.F2     net (fanout=2)        0.365   ftop/edp0/dpControl_1_1
    SLICE_X58Y108.X      Tilo                  0.601   ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111
                                                       ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111_1
    SLICE_X62Y108.F3     net (fanout=1)        0.745   ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111
    SLICE_X62Y108.X      Tilo                  0.601   ftop/edp0/N125
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X62Y110.G3     net (fanout=14)       0.311   ftop/edp0/N125
    SLICE_X62Y110.Y      Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29_1
    SLICE_X62Y110.F4     net (fanout=11)       0.064   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X62Y110.X      Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1_1
    SLICE_X66Y111.G3     net (fanout=2)        0.555   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X66Y111.Y      Tilo                  0.616   ftop/edp0/N2
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X68Y110.F1     net (fanout=3)        0.433   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X68Y110.X      Tilo                  0.601   ftop/edp0/edp_dbgBytesTxEnq_EN1
                                                       ftop/edp0/edp_dbgBytesTxEnq_EN1_1
    SLICE_X67Y110.G4     net (fanout=1)        0.256   ftop/edp0/edp_dbgBytesTxEnq_EN1
    SLICE_X67Y110.Y      Tilo                  0.561   ftop/edp0/N144
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6275<4>1_1
    SLICE_X62Y106.G2     net (fanout=8)        0.851   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6275<4>1
    SLICE_X62Y106.Y      Tilo                  0.616   ftop/edp0/x__h55201_and0015<0>15
                                                       ftop/edp0/x__h55201_and0014<0>41
    SLICE_X70Y112.G2     net (fanout=8)        1.286   ftop/edp0/N209
    SLICE_X70Y112.Y      Tilo                  0.616   ftop/edp0/x__h55201<2>
                                                       ftop/edp0/x__h55201_and0015<2>15
    SLICE_X70Y112.F4     net (fanout=2)        0.054   ftop/edp0/x__h55201_and0015<2>15
    SLICE_X70Y112.X      Tilo                  0.601   ftop/edp0/x__h55201<2>
                                                       ftop/edp0/x__h55201_and0015<2>17
    SLICE_X73Y95.G2      net (fanout=4)        1.397   ftop/edp0/x__h55201<2>
    SLICE_X73Y95.X       Tif5x                 0.791   ftop/edp0/Sh4003
                                                       ftop/edp0/Sh4003_F
                                                       ftop/edp0/Sh4003
    SLICE_X56Y95.F3      net (fanout=11)       3.281   ftop/edp0/Sh4003
    SLICE_X56Y95.X       Tilo                  0.601   ftop/edp0/N2924
                                                       ftop/edp0/Sh4811_SW0_SW1
    SLICE_X74Y93.F4      net (fanout=1)        1.195   ftop/edp0/N2924
    SLICE_X74Y93.X       Tif5x                 0.853   ftop/edp0/Sh5643
                                                       ftop/edp0/Sh5643_G
                                                       ftop/edp0/Sh5643
    SLICE_X82Y102.BX     net (fanout=8)        1.605   ftop/edp0/Sh5643
    SLICE_X82Y102.X      Tbxx                  0.705   ftop/edp0/Sh6571
                                                       ftop/edp0/Sh6571
    SLICE_X102Y102.G4    net (fanout=3)        1.807   ftop/edp0/Sh6571
    SLICE_X102Y102.Y     Tilo                  0.616   ftop/edp0/N873
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7812<1>_SW0
    SLICE_X101Y100.SR    net (fanout=1)        0.461   ftop/edp0/N873
    SLICE_X101Y100.CLK   Tsrck                 0.433   ftop/edp0/edp_dgdpTx_vec<171>
                                                       ftop/edp0/edp_dgdpTx_vec_171
    -------------------------------------------------  ---------------------------
    Total                                     25.291ns (10.625ns logic, 14.666ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -13.556ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_postSeqDwell_2 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_171 (FF)
  Requirement:          12.000ns
  Data Path Delay:      25.416ns (Levels of Logic = 15)
  Clock Path Skew:      -0.140ns (0.733 - 0.873)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_postSeqDwell_2 to ftop/edp0/edp_dgdpTx_vec_171
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y114.YQ     Tcko                  0.596   ftop/edp0/edp_postSeqDwell<3>
                                                       ftop/edp0/edp_postSeqDwell_2
    SLICE_X62Y115.G4     net (fanout=3)        0.376   ftop/edp0/edp_postSeqDwell<2>
    SLICE_X62Y115.Y      Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta8
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta_cmp_eq00001
    SLICE_X62Y115.F3     net (fanout=5)        0.044   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta_cmp_eq0000
    SLICE_X62Y115.X      Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta8
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta8
    SLICE_X62Y110.G4     net (fanout=3)        0.569   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta8
    SLICE_X62Y110.Y      Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29_1
    SLICE_X64Y108.G1     net (fanout=11)       0.649   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X64Y108.Y      Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0_1
    SLICE_X66Y111.G2     net (fanout=2)        0.615   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0
    SLICE_X66Y111.Y      Tilo                  0.616   ftop/edp0/N2
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X68Y110.F1     net (fanout=3)        0.433   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X68Y110.X      Tilo                  0.601   ftop/edp0/edp_dbgBytesTxEnq_EN1
                                                       ftop/edp0/edp_dbgBytesTxEnq_EN1_1
    SLICE_X67Y110.G4     net (fanout=1)        0.256   ftop/edp0/edp_dbgBytesTxEnq_EN1
    SLICE_X67Y110.Y      Tilo                  0.561   ftop/edp0/N144
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6275<4>1_1
    SLICE_X62Y106.G2     net (fanout=8)        0.851   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6275<4>1
    SLICE_X62Y106.Y      Tilo                  0.616   ftop/edp0/x__h55201_and0015<0>15
                                                       ftop/edp0/x__h55201_and0014<0>41
    SLICE_X70Y112.G2     net (fanout=8)        1.286   ftop/edp0/N209
    SLICE_X70Y112.Y      Tilo                  0.616   ftop/edp0/x__h55201<2>
                                                       ftop/edp0/x__h55201_and0015<2>15
    SLICE_X70Y112.F4     net (fanout=2)        0.054   ftop/edp0/x__h55201_and0015<2>15
    SLICE_X70Y112.X      Tilo                  0.601   ftop/edp0/x__h55201<2>
                                                       ftop/edp0/x__h55201_and0015<2>17
    SLICE_X73Y95.G2      net (fanout=4)        1.397   ftop/edp0/x__h55201<2>
    SLICE_X73Y95.X       Tif5x                 0.791   ftop/edp0/Sh4003
                                                       ftop/edp0/Sh4003_F
                                                       ftop/edp0/Sh4003
    SLICE_X56Y95.G1      net (fanout=11)       3.144   ftop/edp0/Sh4003
    SLICE_X56Y95.Y       Tilo                  0.616   ftop/edp0/N2924
                                                       ftop/edp0/Sh4811_SW0_SW0
    SLICE_X74Y93.F3      net (fanout=1)        1.199   ftop/edp0/N2923
    SLICE_X74Y93.X       Tif5x                 0.853   ftop/edp0/Sh5643
                                                       ftop/edp0/Sh5643_G
                                                       ftop/edp0/Sh5643
    SLICE_X82Y102.BX     net (fanout=8)        1.605   ftop/edp0/Sh5643
    SLICE_X82Y102.X      Tbxx                  0.705   ftop/edp0/Sh6571
                                                       ftop/edp0/Sh6571
    SLICE_X102Y102.G4    net (fanout=3)        1.807   ftop/edp0/Sh6571
    SLICE_X102Y102.Y     Tilo                  0.616   ftop/edp0/N873
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7812<1>_SW0
    SLICE_X101Y100.SR    net (fanout=1)        0.461   ftop/edp0/N873
    SLICE_X101Y100.CLK   Tsrck                 0.433   ftop/edp0/edp_dgdpTx_vec<171>
                                                       ftop/edp0/edp_dgdpTx_vec_171
    -------------------------------------------------  ---------------------------
    Total                                     25.416ns (10.670ns logic, 14.746ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -13.546ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_postSeqDwell_1 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_171 (FF)
  Requirement:          12.000ns
  Data Path Delay:      25.416ns (Levels of Logic = 15)
  Clock Path Skew:      -0.130ns (0.733 - 0.863)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_postSeqDwell_1 to ftop/edp0/edp_dgdpTx_vec_171
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y116.XQ     Tcko                  0.495   ftop/edp0/edp_postSeqDwell<1>
                                                       ftop/edp0/edp_postSeqDwell_1
    SLICE_X62Y115.G1     net (fanout=4)        0.507   ftop/edp0/edp_postSeqDwell<1>
    SLICE_X62Y115.Y      Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta8
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta_cmp_eq00001
    SLICE_X62Y115.F3     net (fanout=5)        0.044   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta_cmp_eq0000
    SLICE_X62Y115.X      Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta8
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta8
    SLICE_X62Y110.G4     net (fanout=3)        0.569   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta8
    SLICE_X62Y110.Y      Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29_1
    SLICE_X64Y108.G1     net (fanout=11)       0.649   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X64Y108.Y      Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0_1
    SLICE_X66Y111.G2     net (fanout=2)        0.615   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0
    SLICE_X66Y111.Y      Tilo                  0.616   ftop/edp0/N2
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X66Y111.F1     net (fanout=3)        0.433   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X66Y111.X      Tilo                  0.601   ftop/edp0/N2
                                                       ftop/edp0/x__h55201_and0010<1>11
    SLICE_X67Y110.G3     net (fanout=10)       0.108   ftop/edp0/N2
    SLICE_X67Y110.Y      Tilo                  0.561   ftop/edp0/N144
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6275<4>1_1
    SLICE_X62Y106.G2     net (fanout=8)        0.851   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d6275<4>1
    SLICE_X62Y106.Y      Tilo                  0.616   ftop/edp0/x__h55201_and0015<0>15
                                                       ftop/edp0/x__h55201_and0014<0>41
    SLICE_X70Y112.G2     net (fanout=8)        1.286   ftop/edp0/N209
    SLICE_X70Y112.Y      Tilo                  0.616   ftop/edp0/x__h55201<2>
                                                       ftop/edp0/x__h55201_and0015<2>15
    SLICE_X70Y112.F4     net (fanout=2)        0.054   ftop/edp0/x__h55201_and0015<2>15
    SLICE_X70Y112.X      Tilo                  0.601   ftop/edp0/x__h55201<2>
                                                       ftop/edp0/x__h55201_and0015<2>17
    SLICE_X73Y95.G2      net (fanout=4)        1.397   ftop/edp0/x__h55201<2>
    SLICE_X73Y95.X       Tif5x                 0.791   ftop/edp0/Sh4003
                                                       ftop/edp0/Sh4003_F
                                                       ftop/edp0/Sh4003
    SLICE_X56Y95.F3      net (fanout=11)       3.281   ftop/edp0/Sh4003
    SLICE_X56Y95.X       Tilo                  0.601   ftop/edp0/N2924
                                                       ftop/edp0/Sh4811_SW0_SW1
    SLICE_X74Y93.F4      net (fanout=1)        1.195   ftop/edp0/N2924
    SLICE_X74Y93.X       Tif5x                 0.853   ftop/edp0/Sh5643
                                                       ftop/edp0/Sh5643_G
                                                       ftop/edp0/Sh5643
    SLICE_X82Y102.BX     net (fanout=8)        1.605   ftop/edp0/Sh5643
    SLICE_X82Y102.X      Tbxx                  0.705   ftop/edp0/Sh6571
                                                       ftop/edp0/Sh6571
    SLICE_X102Y102.G4    net (fanout=3)        1.807   ftop/edp0/Sh6571
    SLICE_X102Y102.Y     Tilo                  0.616   ftop/edp0/N873
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7812<1>_SW0
    SLICE_X101Y100.SR    net (fanout=1)        0.461   ftop/edp0/N873
    SLICE_X101Y100.CLK   Tsrck                 0.433   ftop/edp0/edp_dgdpTx_vec<171>
                                                       ftop/edp0/edp_dgdpTx_vec_171
    -------------------------------------------------  ---------------------------
    Total                                     25.416ns (10.554ns logic, 14.862ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.480ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_21 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr22.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.581ns (Levels of Logic = 1)
  Clock Path Skew:      0.101ns (0.546 - 0.445)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_21 to ftop/sma0/wci_wslv_reqF/Mram_arr22.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y46.XQ      Tcko                  0.396   ftop/cp_wci_Vm_6_MData<21>
                                                       ftop/cp/wci_reqF_1_q_0_21
    SLICE_X42Y49.BY      net (fanout=2)        0.315   ftop/cp_wci_Vm_6_MData<21>
    SLICE_X42Y49.CLK     Tdh         (-Th)     0.130   ftop/sma0/wci_wslv_reqF/_varindex0000<21>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr22.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.581ns (0.266ns logic, 0.315ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.481ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_21 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr22.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.582ns (Levels of Logic = 1)
  Clock Path Skew:      0.101ns (0.546 - 0.445)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_21 to ftop/sma0/wci_wslv_reqF/Mram_arr22.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y46.XQ      Tcko                  0.396   ftop/cp_wci_Vm_6_MData<21>
                                                       ftop/cp/wci_reqF_1_q_0_21
    SLICE_X42Y49.BY      net (fanout=2)        0.315   ftop/cp_wci_Vm_6_MData<21>
    SLICE_X42Y49.CLK     Tdh         (-Th)     0.129   ftop/sma0/wci_wslv_reqF/_varindex0000<21>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr22.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.582ns (0.267ns logic, 0.315ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.493ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_13 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr14.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.584ns (Levels of Logic = 1)
  Clock Path Skew:      0.091ns (0.493 - 0.402)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_13 to ftop/pwrk/wci_wslv_reqF/Mram_arr14.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y28.XQ      Tcko                  0.396   ftop/cp_wci_Vm_7_MData<13>
                                                       ftop/cp/wci_reqF_2_q_0_13
    SLICE_X70Y30.BY      net (fanout=2)        0.318   ftop/cp_wci_Vm_7_MData<13>
    SLICE_X70Y30.CLK     Tdh         (-Th)     0.130   ftop/pwrk/wci_wslv_reqF/_varindex0000<13>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr14.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.584ns (0.266ns logic, 0.318ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.494ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_13 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr14.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.585ns (Levels of Logic = 1)
  Clock Path Skew:      0.091ns (0.493 - 0.402)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_13 to ftop/pwrk/wci_wslv_reqF/Mram_arr14.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y28.XQ      Tcko                  0.396   ftop/cp_wci_Vm_7_MData<13>
                                                       ftop/cp/wci_reqF_2_q_0_13
    SLICE_X70Y30.BY      net (fanout=2)        0.318   ftop/cp_wci_Vm_7_MData<13>
    SLICE_X70Y30.CLK     Tdh         (-Th)     0.129   ftop/pwrk/wci_wslv_reqF/_varindex0000<13>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr14.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.585ns (0.267ns logic, 0.318ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.499ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_29 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr30.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.577ns (Levels of Logic = 1)
  Clock Path Skew:      0.078ns (0.559 - 0.481)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_29 to ftop/sma0/wci_wslv_reqF/Mram_arr30.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y64.XQ      Tcko                  0.396   ftop/cp_wci_Vm_6_MData<29>
                                                       ftop/cp/wci_reqF_1_q_0_29
    SLICE_X42Y65.BY      net (fanout=2)        0.311   ftop/cp_wci_Vm_6_MData<29>
    SLICE_X42Y65.CLK     Tdh         (-Th)     0.130   ftop/sma0/wci_wslv_reqF/_varindex0000<29>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr30.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.577ns (0.266ns logic, 0.311ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.500ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_29 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr30.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.578ns (Levels of Logic = 1)
  Clock Path Skew:      0.078ns (0.559 - 0.481)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_29 to ftop/sma0/wci_wslv_reqF/Mram_arr30.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y64.XQ      Tcko                  0.396   ftop/cp_wci_Vm_6_MData<29>
                                                       ftop/cp/wci_reqF_1_q_0_29
    SLICE_X42Y65.BY      net (fanout=2)        0.311   ftop/cp_wci_Vm_6_MData<29>
    SLICE_X42Y65.CLK     Tdh         (-Th)     0.129   ftop/sma0/wci_wslv_reqF/_varindex0000<29>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr30.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.578ns (0.267ns logic, 0.311ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.505ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_4_q_0_13 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr14.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.592ns (Levels of Logic = 1)
  Clock Path Skew:      0.087ns (0.457 - 0.370)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_4_q_0_13 to ftop/iqadc/wci_wslv_reqF/Mram_arr14.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y81.XQ       Tcko                  0.396   ftop/cp_wci_Vm_10_MData<13>
                                                       ftop/cp/wci_reqF_4_q_0_13
    SLICE_X4Y81.BY       net (fanout=2)        0.326   ftop/cp_wci_Vm_10_MData<13>
    SLICE_X4Y81.CLK      Tdh         (-Th)     0.130   ftop/iqadc/wci_wslv_reqF/_varindex0000<13>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr14.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.592ns (0.266ns logic, 0.326ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.506ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_4_q_0_13 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr14.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.593ns (Levels of Logic = 1)
  Clock Path Skew:      0.087ns (0.457 - 0.370)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_4_q_0_13 to ftop/iqadc/wci_wslv_reqF/Mram_arr14.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y81.XQ       Tcko                  0.396   ftop/cp_wci_Vm_10_MData<13>
                                                       ftop/cp/wci_reqF_4_q_0_13
    SLICE_X4Y81.BY       net (fanout=2)        0.326   ftop/cp_wci_Vm_10_MData<13>
    SLICE_X4Y81.CLK      Tdh         (-Th)     0.129   ftop/iqadc/wci_wslv_reqF/_varindex0000<13>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr14.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.593ns (0.267ns logic, 0.326ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.515ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_25 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr26.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.592ns (Levels of Logic = 1)
  Clock Path Skew:      0.077ns (0.523 - 0.446)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_25 to ftop/sma0/wci_wslv_reqF/Mram_arr26.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y60.XQ      Tcko                  0.396   ftop/cp_wci_Vm_6_MData<25>
                                                       ftop/cp/wci_reqF_1_q_0_25
    SLICE_X40Y60.BY      net (fanout=2)        0.326   ftop/cp_wci_Vm_6_MData<25>
    SLICE_X40Y60.CLK     Tdh         (-Th)     0.130   ftop/sma0/wci_wslv_reqF/_varindex0000<25>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr26.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.592ns (0.266ns logic, 0.326ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.516ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_25 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr26.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.593ns (Levels of Logic = 1)
  Clock Path Skew:      0.077ns (0.523 - 0.446)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_25 to ftop/sma0/wci_wslv_reqF/Mram_arr26.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y60.XQ      Tcko                  0.396   ftop/cp_wci_Vm_6_MData<25>
                                                       ftop/cp/wci_reqF_1_q_0_25
    SLICE_X40Y60.BY      net (fanout=2)        0.326   ftop/cp_wci_Vm_6_MData<25>
    SLICE_X40Y60.CLK     Tdh         (-Th)     0.129   ftop/sma0/wci_wslv_reqF/_varindex0000<25>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr26.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.593ns (0.267ns logic, 0.326ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.528ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_3 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr4.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.577ns (Levels of Logic = 1)
  Clock Path Skew:      0.049ns (0.416 - 0.367)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_3 to ftop/pwrk/wci_wslv_reqF/Mram_arr4.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y20.XQ      Tcko                  0.396   ftop/cp_wci_Vm_7_MData<3>
                                                       ftop/cp/wci_reqF_2_q_0_3
    SLICE_X70Y20.BY      net (fanout=2)        0.311   ftop/cp_wci_Vm_7_MData<3>
    SLICE_X70Y20.CLK     Tdh         (-Th)     0.130   ftop/pwrk/wci_wslv_reqF/_varindex0000<3>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr4.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.577ns (0.266ns logic, 0.311ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.529ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_3 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr4.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.578ns (Levels of Logic = 1)
  Clock Path Skew:      0.049ns (0.416 - 0.367)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_3 to ftop/pwrk/wci_wslv_reqF/Mram_arr4.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y20.XQ      Tcko                  0.396   ftop/cp_wci_Vm_7_MData<3>
                                                       ftop/cp/wci_reqF_2_q_0_3
    SLICE_X70Y20.BY      net (fanout=2)        0.311   ftop/cp_wci_Vm_7_MData<3>
    SLICE_X70Y20.CLK     Tdh         (-Th)     0.129   ftop/pwrk/wci_wslv_reqF/_varindex0000<3>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr4.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.578ns (0.267ns logic, 0.311ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.537ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_19 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr20.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.605ns (Levels of Logic = 1)
  Clock Path Skew:      0.068ns (0.450 - 0.382)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_19 to ftop/pwrk/wci_wslv_reqF/Mram_arr20.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y16.XQ      Tcko                  0.417   ftop/cp_wci_Vm_7_MData<19>
                                                       ftop/cp/wci_reqF_2_q_0_19
    SLICE_X66Y19.BY      net (fanout=2)        0.318   ftop/cp_wci_Vm_7_MData<19>
    SLICE_X66Y19.CLK     Tdh         (-Th)     0.130   ftop/pwrk/wci_wslv_reqF/_varindex0000<19>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr20.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.605ns (0.287ns logic, 0.318ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.538ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_19 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr20.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.606ns (Levels of Logic = 1)
  Clock Path Skew:      0.068ns (0.450 - 0.382)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_19 to ftop/pwrk/wci_wslv_reqF/Mram_arr20.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y16.XQ      Tcko                  0.417   ftop/cp_wci_Vm_7_MData<19>
                                                       ftop/cp/wci_reqF_2_q_0_19
    SLICE_X66Y19.BY      net (fanout=2)        0.318   ftop/cp_wci_Vm_7_MData<19>
    SLICE_X66Y19.CLK     Tdh         (-Th)     0.129   ftop/pwrk/wci_wslv_reqF/_varindex0000<19>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr20.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.606ns (0.288ns logic, 0.318ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.538ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_4_q_0_23 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr24.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.610ns (Levels of Logic = 1)
  Clock Path Skew:      0.072ns (0.517 - 0.445)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_4_q_0_23 to ftop/iqadc/wci_wslv_reqF/Mram_arr24.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y62.XQ       Tcko                  0.396   ftop/cp_wci_Vm_10_MData<23>
                                                       ftop/cp/wci_reqF_4_q_0_23
    SLICE_X0Y62.BY       net (fanout=2)        0.344   ftop/cp_wci_Vm_10_MData<23>
    SLICE_X0Y62.CLK      Tdh         (-Th)     0.130   ftop/iqadc/wci_wslv_reqF/_varindex0000<23>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr24.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.610ns (0.266ns logic, 0.344ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.539ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_4_q_0_23 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr24.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.611ns (Levels of Logic = 1)
  Clock Path Skew:      0.072ns (0.517 - 0.445)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_4_q_0_23 to ftop/iqadc/wci_wslv_reqF/Mram_arr24.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y62.XQ       Tcko                  0.396   ftop/cp_wci_Vm_10_MData<23>
                                                       ftop/cp/wci_reqF_4_q_0_23
    SLICE_X0Y62.BY       net (fanout=2)        0.344   ftop/cp_wci_Vm_10_MData<23>
    SLICE_X0Y62.CLK      Tdh         (-Th)     0.129   ftop/iqadc/wci_wslv_reqF/_varindex0000<23>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr24.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.611ns (0.267ns logic, 0.344ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.541ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_4_q_0_14 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr15.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.634ns (Levels of Logic = 1)
  Clock Path Skew:      0.093ns (0.485 - 0.392)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_4_q_0_14 to ftop/iqadc/wci_wslv_reqF/Mram_arr15.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y72.YQ       Tcko                  0.419   ftop/cp_wci_Vm_10_MData<15>
                                                       ftop/cp/wci_reqF_4_q_0_14
    SLICE_X4Y72.BY       net (fanout=2)        0.345   ftop/cp_wci_Vm_10_MData<14>
    SLICE_X4Y72.CLK      Tdh         (-Th)     0.130   ftop/iqadc/wci_wslv_reqF/_varindex0000<14>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr15.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.634ns (0.289ns logic, 0.345ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.542ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_4_q_0_14 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr15.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.635ns (Levels of Logic = 1)
  Clock Path Skew:      0.093ns (0.485 - 0.392)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_4_q_0_14 to ftop/iqadc/wci_wslv_reqF/Mram_arr15.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y72.YQ       Tcko                  0.419   ftop/cp_wci_Vm_10_MData<15>
                                                       ftop/cp/wci_reqF_4_q_0_14
    SLICE_X4Y72.BY       net (fanout=2)        0.345   ftop/cp_wci_Vm_10_MData<14>
    SLICE_X4Y72.CLK      Tdh         (-Th)     0.129   ftop/iqadc/wci_wslv_reqF/_varindex0000<14>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr15.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.635ns (0.290ns logic, 0.345ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.553ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_29 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr30.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.615ns (Levels of Logic = 1)
  Clock Path Skew:      0.062ns (0.489 - 0.427)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_29 to ftop/pwrk/wci_wslv_reqF/Mram_arr30.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y29.XQ      Tcko                  0.417   ftop/cp_wci_Vm_7_MData<29>
                                                       ftop/cp/wci_reqF_2_q_0_29
    SLICE_X66Y28.BY      net (fanout=2)        0.328   ftop/cp_wci_Vm_7_MData<29>
    SLICE_X66Y28.CLK     Tdh         (-Th)     0.130   ftop/pwrk/wci_wslv_reqF/_varindex0000<29>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr30.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.615ns (0.287ns logic, 0.328ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.554ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_29 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr30.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.616ns (Levels of Logic = 1)
  Clock Path Skew:      0.062ns (0.489 - 0.427)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_29 to ftop/pwrk/wci_wslv_reqF/Mram_arr30.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y29.XQ      Tcko                  0.417   ftop/cp_wci_Vm_7_MData<29>
                                                       ftop/cp/wci_reqF_2_q_0_29
    SLICE_X66Y28.BY      net (fanout=2)        0.328   ftop/cp_wci_Vm_7_MData<29>
    SLICE_X66Y28.CLK     Tdh         (-Th)     0.129   ftop/pwrk/wci_wslv_reqF/_varindex0000<29>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr30.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.616ns (0.288ns logic, 0.328ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_maxBurstLengthR/sDataSyncIn<3>/SR
  Logical resource: ftop/iqadc/adcCore_maxBurstLengthR/sDataSyncIn_3/SR
  Location pin: SLICE_X10Y112.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_maxBurstLengthR/sDataSyncIn<3>/SR
  Logical resource: ftop/iqadc/adcCore_maxBurstLengthR/sDataSyncIn_3/SR
  Location pin: SLICE_X10Y112.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_maxBurstLengthR/sDataSyncIn<3>/SR
  Logical resource: ftop/iqadc/adcCore_maxBurstLengthR/sDataSyncIn_2/SR
  Location pin: SLICE_X10Y112.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_maxBurstLengthR/sDataSyncIn<3>/SR
  Logical resource: ftop/iqadc/adcCore_maxBurstLengthR/sDataSyncIn_2/SR
  Location pin: SLICE_X10Y112.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_maxBurstLengthR/sDataSyncIn<7>/SR
  Logical resource: ftop/iqadc/adcCore_maxBurstLengthR/sDataSyncIn_7/SR
  Location pin: SLICE_X8Y115.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_maxBurstLengthR/sDataSyncIn<7>/SR
  Logical resource: ftop/iqadc/adcCore_maxBurstLengthR/sDataSyncIn_7/SR
  Location pin: SLICE_X8Y115.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_maxBurstLengthR/sDataSyncIn<7>/SR
  Logical resource: ftop/iqadc/adcCore_maxBurstLengthR/sDataSyncIn_6/SR
  Location pin: SLICE_X8Y115.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_maxBurstLengthR/sDataSyncIn<7>/SR
  Logical resource: ftop/iqadc/adcCore_maxBurstLengthR/sDataSyncIn_6/SR
  Location pin: SLICE_X8Y115.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sdrRst/reset_hold<0>/SR
  Logical resource: ftop/iqadc/adcCore_sdrRst/reset_hold_0/SR
  Location pin: SLICE_X14Y177.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sdrRst/reset_hold<0>/SR
  Logical resource: ftop/iqadc/adcCore_sdrRst/reset_hold_0/SR
  Location pin: SLICE_X14Y177.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rWrPtr_rsCounter<2>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rWrPtr_rsCounter_2/SR
  Location pin: SLICE_X66Y162.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rWrPtr_rsCounter<2>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rWrPtr_rsCounter_2/SR
  Location pin: SLICE_X66Y162.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/edp0/wmi_wmi_isReset_isInReset/SR
  Logical resource: ftop/edp0/wmi_wmi_isReset_isInReset/SR
  Location pin: SLICE_X12Y112.SR
  Clock network: ftop/cp_RST_N_wci_Vm_13
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/edp0/wmi_wmi_isReset_isInReset/SR
  Logical resource: ftop/edp0/wmi_wmi_isReset_isInReset/SR
  Location pin: SLICE_X12Y112.SR
  Clock network: ftop/cp_RST_N_wci_Vm_13
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset/rstSync/reset_hold<0>/SR
  Logical resource: ftop/cp/wci_mReset/rstSync/reset_hold_0/SR
  Location pin: SLICE_X10Y15.SR
  Clock network: ftop/cp/wci_mReset/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset/rstSync/reset_hold<0>/SR
  Logical resource: ftop/cp/wci_mReset/rstSync/reset_hold_0/SR
  Location pin: SLICE_X10Y15.SR
  Clock network: ftop/cp/wci_mReset/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp_RST_N_wci_Vm_11/SR
  Logical resource: ftop/cp/wci_mReset/rstSync/reset_hold_1/SR
  Location pin: SLICE_X10Y14.SR
  Clock network: ftop/cp/wci_mReset/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp_RST_N_wci_Vm_11/SR
  Logical resource: ftop/cp/wci_mReset/rstSync/reset_hold_1/SR
  Location pin: SLICE_X10Y14.SR
  Clock network: ftop/cp/wci_mReset/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounter<3>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounter_3/SR
  Location pin: SLICE_X58Y168.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounter<3>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounter_3/SR
  Location pin: SLICE_X58Y168.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYS0CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS0CLK                     |     12.000ns|      6.000ns|     26.230ns|            0|         6231|            2|    120797343|
| TS_ftop_clkN210_clk0_unbuf    |     12.000ns|     26.230ns|          N/A|         6231|            0|    120797343|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock gmii_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    6.791|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gmii_sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_sysclk    |   13.205|         |    3.824|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   26.230|         |         |         |
sys0_clkp      |   26.230|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   26.230|         |         |         |
sys0_clkp      |   26.230|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 7790  Score: 22250695  (Setup/Max: 22209561, Hold: 41134)

Constraints cover 121014442 paths, 0 nets, and 101016 connections

Design statistics:
   Minimum period:  26.230ns{1}   (Maximum frequency:  38.124MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Aug 31 09:48:55 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 828 MB



