

================================================================
== Vitis HLS Report for 'bnn'
================================================================
* Date:           Sun Jun 23 03:37:36 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        bnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.471 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    20701|    41101|  0.104 ms|  0.206 ms|  20702|  41102|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration |  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency  |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_16_1  |    20700|    41100|  207 ~ 411|          -|          -|   100|        no|
        +-------------------+---------+---------+-----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 5 
4 --> 5 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 6 'alloca' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [HLS-benchmarks/DSS/BNNKernel/src/g1.cpp:10->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:17]   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%spectopmodule_ln12 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:12]   --->   Operation 8 'spectopmodule' 'spectopmodule_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %addr_in, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %addr_in"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %alpha"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %alpha, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %w"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %addr_out, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %addr_out"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %data"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_r"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mean, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mean"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%alpha_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %alpha" [HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:12]   --->   Operation 23 'read' 'alpha_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.46ns)   --->   "%store_ln10 = store i7 0, i7 %i" [HLS-benchmarks/DSS/BNNKernel/src/g1.cpp:10->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:17]   --->   Operation 24 'store' 'store_ln10' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 25 [1/1] (0.46ns)   --->   "%store_ln0 = store i14 0, i14 %phi_mul"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln16 = br void %for.body" [HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:16]   --->   Operation 26 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.21>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%phi_mul_load = load i14 %phi_mul" [HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:16]   --->   Operation 27 'load' 'phi_mul_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%i_1 = load i7 %i" [HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:16]   --->   Operation 28 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.05ns)   --->   "%add_ln16 = add i14 %phi_mul_load, i14 100" [HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:16]   --->   Operation 29 'add' 'add_ln16' <Predicate = true> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.85ns)   --->   "%icmp_ln16 = icmp_eq  i7 %i_1, i7 100" [HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:16]   --->   Operation 30 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.85ns)   --->   "%add_ln16_1 = add i7 %i_1, i7 1" [HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:16]   --->   Operation 31 'add' 'add_ln16_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %icmp_ln16, void %for.body.split, void %for.end" [HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:16]   --->   Operation 32 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [2/2] (2.35ns)   --->   "%call_ln16 = call void @bnn_Pipeline_VITIS_LOOP_15_1, i14 %phi_mul_load, i32 %in_r, i32 %w, i32 %addr_in, i32 %data, i32 %alpha_read" [HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:16]   --->   Operation 33 'call' 'call_ln16' <Predicate = (!icmp_ln16)> <Delay = 2.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 34 [1/1] (0.85ns)   --->   "%icmp_ln24 = icmp_eq  i7 %i_1, i7 99" [HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:24]   --->   Operation 34 'icmp' 'icmp_ln24' <Predicate = (!icmp_ln16)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%ret_ln42 = ret" [HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:42]   --->   Operation 35 'ret' 'ret_ln42' <Predicate = (icmp_ln16)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%speclooptripcount_ln14 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100" [HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:14]   --->   Operation 36 'speclooptripcount' 'speclooptripcount_ln14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%specloopname_ln16 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:16]   --->   Operation 37 'specloopname' 'specloopname_ln16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/2] (0.00ns)   --->   "%call_ln16 = call void @bnn_Pipeline_VITIS_LOOP_15_1, i14 %phi_mul_load, i32 %in_r, i32 %w, i32 %addr_in, i32 %data, i32 %alpha_read" [HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:16]   --->   Operation 38 'call' 'call_ln16' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %icmp_ln24, void %for.inc, void %for.body.i.preheader" [HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:24]   --->   Operation 39 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 40 [2/2] (0.00ns)   --->   "%call_ln0 = call void @bnn_Pipeline_VITIS_LOOP_15_11, i32 %mean, i32 %addr_out, i32 %data"   --->   Operation 40 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.46>
ST_5 : Operation 41 [1/2] (0.00ns)   --->   "%call_ln0 = call void @bnn_Pipeline_VITIS_LOOP_15_11, i32 %mean, i32 %addr_out, i32 %data"   --->   Operation 41 'call' 'call_ln0' <Predicate = (icmp_ln24)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 42 'br' 'br_ln0' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.46ns)   --->   "%store_ln10 = store i7 %add_ln16_1, i7 %i" [HLS-benchmarks/DSS/BNNKernel/src/g1.cpp:10->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:17]   --->   Operation 43 'store' 'store_ln10' <Predicate = true> <Delay = 0.46>
ST_5 : Operation 44 [1/1] (0.46ns)   --->   "%store_ln16 = store i14 %add_ln16, i14 %phi_mul" [HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:16]   --->   Operation 44 'store' 'store_ln16' <Predicate = true> <Delay = 0.46>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln16 = br void %for.body" [HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:16]   --->   Operation 45 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 0.460ns
The critical path consists of the following:
	'alloca' operation 7 bit ('i', HLS-benchmarks/DSS/BNNKernel/src/g1.cpp:10->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:17) [9]  (0.000 ns)
	'store' operation 0 bit ('store_ln10', HLS-benchmarks/DSS/BNNKernel/src/g1.cpp:10->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:17) of constant 0 on local variable 'i', HLS-benchmarks/DSS/BNNKernel/src/g1.cpp:10->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:17 [26]  (0.460 ns)

 <State 2>: 3.211ns
The critical path consists of the following:
	'load' operation 7 bit ('i', HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:16) on local variable 'i', HLS-benchmarks/DSS/BNNKernel/src/g1.cpp:10->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:17 [31]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln16', HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:16) [33]  (0.856 ns)
	'call' operation 0 bit ('call_ln16', HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:16) to 'bnn_Pipeline_VITIS_LOOP_15_1' [39]  (2.356 ns)

 <State 3>: 0.000ns
The critical path consists of the following:

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 0.460ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln10', HLS-benchmarks/DSS/BNNKernel/src/g1.cpp:10->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:17) of variable 'add_ln16_1', HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:16 on local variable 'i', HLS-benchmarks/DSS/BNNKernel/src/g1.cpp:10->HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:17 [46]  (0.460 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
