project -fileorder "C:/lscc/diamond/3.10_x64/cae_library/synthesis/vhdl/machxo2.vhd" "C:/Users/Ariadna\ Gracida/Documents/arqui2020/1/fa00VHDL/and00.vhdl" "C:/Users/Ariadna\ Gracida/Documents/arqui2020/1/fa00VHDL/xor00.vhdl" "C:/Users/Ariadna\ Gracida/Documents/arqui2020/1/fa00VHDL/packageha00.vhdl" "C:/Users/Ariadna\ Gracida/Documents/arqui2020/1/fa00VHDL/or00.vhdl" "C:/Users/Ariadna\ Gracida/Documents/arqui2020/1/fa00VHDL/packagefa00.vhdl" "C:/Users/Ariadna\ Gracida/Documents/arqui2020/1/adder4bit00/xnor00.vhdl" "C:/Users/Ariadna\ Gracida/Documents/arqui2020/1/adder8bit00/packageadder8bit00.vhdl" "C:/Users/Ariadna\ Gracida/Documents/arqui2020/1/fa00VHDL/ha00.vhdl" "C:/Users/Ariadna\ Gracida/Documents/arqui2020/1/fa00VHDL/fa00.vhdl" "C:/Users/Ariadna\ Gracida/Documents/arqui2020/1/adder8bit00/topadder8bit00.vhdl" 