// Seed: 549198747
module module_0 ();
  logic [7:0] id_1;
  assign id_1[1] = id_1;
  assign id_1 = id_1;
  assign id_1 = id_1;
  assign id_1[1] = -1;
  reg id_2;
  always_ff @(posedge id_2 & -1 + -1'b0 or posedge -1 * (id_2) + id_1) begin : LABEL_0
    id_2 <= 1;
  end
  wire id_3;
  wire id_4;
  assign id_1 = id_1;
  wire id_5 = id_4;
  wire id_6;
endmodule
module module_1 #(
    parameter id_3 = 32'd1
) (
    id_1,
    id_2,
    _id_3
);
  input wire _id_3;
  output wire id_2;
  output wire id_1;
  module_0 modCall_1 ();
  wire [id_3 : ""] id_4;
  assign id_2 = id_4;
  assign id_2 = id_4;
endmodule
