
tank_top.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a650  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0001367c  0800a7e0  0800a7e0  0001a7e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801de5c  0801de5c  0003009c  2**0
                  CONTENTS
  4 .ARM          00000008  0801de5c  0801de5c  0002de5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801de64  0801de64  0003009c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801de64  0801de64  0002de64  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801de68  0801de68  0002de68  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000009c  20000000  0801de6c  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000a5b0  2000009c  0801df08  0003009c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000a64c  0801df08  0003a64c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0003009c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000300cc  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001adf7  00000000  00000000  0003010f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003823  00000000  00000000  0004af06  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000015c8  00000000  00000000  0004e730  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00022c1a  00000000  00000000  0004fcf8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001d84f  00000000  00000000  00072912  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000de867  00000000  00000000  00090161  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_rnglists 00001099  00000000  00000000  0016e9c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00006120  00000000  00000000  0016fa64  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005f  00000000  00000000  00175b84  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000009c 	.word	0x2000009c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800a7c8 	.word	0x0800a7c8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000a0 	.word	0x200000a0
 80001cc:	0800a7c8 	.word	0x0800a7c8

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_d2uiz>:
 8000b2c:	004a      	lsls	r2, r1, #1
 8000b2e:	d211      	bcs.n	8000b54 <__aeabi_d2uiz+0x28>
 8000b30:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b34:	d211      	bcs.n	8000b5a <__aeabi_d2uiz+0x2e>
 8000b36:	d50d      	bpl.n	8000b54 <__aeabi_d2uiz+0x28>
 8000b38:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b3c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b40:	d40e      	bmi.n	8000b60 <__aeabi_d2uiz+0x34>
 8000b42:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b46:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b4a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b4e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b52:	4770      	bx	lr
 8000b54:	f04f 0000 	mov.w	r0, #0
 8000b58:	4770      	bx	lr
 8000b5a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b5e:	d102      	bne.n	8000b66 <__aeabi_d2uiz+0x3a>
 8000b60:	f04f 30ff 	mov.w	r0, #4294967295
 8000b64:	4770      	bx	lr
 8000b66:	f04f 0000 	mov.w	r0, #0
 8000b6a:	4770      	bx	lr

08000b6c <__aeabi_uldivmod>:
 8000b6c:	b953      	cbnz	r3, 8000b84 <__aeabi_uldivmod+0x18>
 8000b6e:	b94a      	cbnz	r2, 8000b84 <__aeabi_uldivmod+0x18>
 8000b70:	2900      	cmp	r1, #0
 8000b72:	bf08      	it	eq
 8000b74:	2800      	cmpeq	r0, #0
 8000b76:	bf1c      	itt	ne
 8000b78:	f04f 31ff 	movne.w	r1, #4294967295
 8000b7c:	f04f 30ff 	movne.w	r0, #4294967295
 8000b80:	f000 b970 	b.w	8000e64 <__aeabi_idiv0>
 8000b84:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b88:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b8c:	f000 f806 	bl	8000b9c <__udivmoddi4>
 8000b90:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b94:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b98:	b004      	add	sp, #16
 8000b9a:	4770      	bx	lr

08000b9c <__udivmoddi4>:
 8000b9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ba0:	9e08      	ldr	r6, [sp, #32]
 8000ba2:	460d      	mov	r5, r1
 8000ba4:	4604      	mov	r4, r0
 8000ba6:	460f      	mov	r7, r1
 8000ba8:	2b00      	cmp	r3, #0
 8000baa:	d14a      	bne.n	8000c42 <__udivmoddi4+0xa6>
 8000bac:	428a      	cmp	r2, r1
 8000bae:	4694      	mov	ip, r2
 8000bb0:	d965      	bls.n	8000c7e <__udivmoddi4+0xe2>
 8000bb2:	fab2 f382 	clz	r3, r2
 8000bb6:	b143      	cbz	r3, 8000bca <__udivmoddi4+0x2e>
 8000bb8:	fa02 fc03 	lsl.w	ip, r2, r3
 8000bbc:	f1c3 0220 	rsb	r2, r3, #32
 8000bc0:	409f      	lsls	r7, r3
 8000bc2:	fa20 f202 	lsr.w	r2, r0, r2
 8000bc6:	4317      	orrs	r7, r2
 8000bc8:	409c      	lsls	r4, r3
 8000bca:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000bce:	fa1f f58c 	uxth.w	r5, ip
 8000bd2:	fbb7 f1fe 	udiv	r1, r7, lr
 8000bd6:	0c22      	lsrs	r2, r4, #16
 8000bd8:	fb0e 7711 	mls	r7, lr, r1, r7
 8000bdc:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000be0:	fb01 f005 	mul.w	r0, r1, r5
 8000be4:	4290      	cmp	r0, r2
 8000be6:	d90a      	bls.n	8000bfe <__udivmoddi4+0x62>
 8000be8:	eb1c 0202 	adds.w	r2, ip, r2
 8000bec:	f101 37ff 	add.w	r7, r1, #4294967295
 8000bf0:	f080 811c 	bcs.w	8000e2c <__udivmoddi4+0x290>
 8000bf4:	4290      	cmp	r0, r2
 8000bf6:	f240 8119 	bls.w	8000e2c <__udivmoddi4+0x290>
 8000bfa:	3902      	subs	r1, #2
 8000bfc:	4462      	add	r2, ip
 8000bfe:	1a12      	subs	r2, r2, r0
 8000c00:	b2a4      	uxth	r4, r4
 8000c02:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c06:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c0a:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c0e:	fb00 f505 	mul.w	r5, r0, r5
 8000c12:	42a5      	cmp	r5, r4
 8000c14:	d90a      	bls.n	8000c2c <__udivmoddi4+0x90>
 8000c16:	eb1c 0404 	adds.w	r4, ip, r4
 8000c1a:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c1e:	f080 8107 	bcs.w	8000e30 <__udivmoddi4+0x294>
 8000c22:	42a5      	cmp	r5, r4
 8000c24:	f240 8104 	bls.w	8000e30 <__udivmoddi4+0x294>
 8000c28:	4464      	add	r4, ip
 8000c2a:	3802      	subs	r0, #2
 8000c2c:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c30:	1b64      	subs	r4, r4, r5
 8000c32:	2100      	movs	r1, #0
 8000c34:	b11e      	cbz	r6, 8000c3e <__udivmoddi4+0xa2>
 8000c36:	40dc      	lsrs	r4, r3
 8000c38:	2300      	movs	r3, #0
 8000c3a:	e9c6 4300 	strd	r4, r3, [r6]
 8000c3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c42:	428b      	cmp	r3, r1
 8000c44:	d908      	bls.n	8000c58 <__udivmoddi4+0xbc>
 8000c46:	2e00      	cmp	r6, #0
 8000c48:	f000 80ed 	beq.w	8000e26 <__udivmoddi4+0x28a>
 8000c4c:	2100      	movs	r1, #0
 8000c4e:	e9c6 0500 	strd	r0, r5, [r6]
 8000c52:	4608      	mov	r0, r1
 8000c54:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c58:	fab3 f183 	clz	r1, r3
 8000c5c:	2900      	cmp	r1, #0
 8000c5e:	d149      	bne.n	8000cf4 <__udivmoddi4+0x158>
 8000c60:	42ab      	cmp	r3, r5
 8000c62:	d302      	bcc.n	8000c6a <__udivmoddi4+0xce>
 8000c64:	4282      	cmp	r2, r0
 8000c66:	f200 80f8 	bhi.w	8000e5a <__udivmoddi4+0x2be>
 8000c6a:	1a84      	subs	r4, r0, r2
 8000c6c:	eb65 0203 	sbc.w	r2, r5, r3
 8000c70:	2001      	movs	r0, #1
 8000c72:	4617      	mov	r7, r2
 8000c74:	2e00      	cmp	r6, #0
 8000c76:	d0e2      	beq.n	8000c3e <__udivmoddi4+0xa2>
 8000c78:	e9c6 4700 	strd	r4, r7, [r6]
 8000c7c:	e7df      	b.n	8000c3e <__udivmoddi4+0xa2>
 8000c7e:	b902      	cbnz	r2, 8000c82 <__udivmoddi4+0xe6>
 8000c80:	deff      	udf	#255	; 0xff
 8000c82:	fab2 f382 	clz	r3, r2
 8000c86:	2b00      	cmp	r3, #0
 8000c88:	f040 8090 	bne.w	8000dac <__udivmoddi4+0x210>
 8000c8c:	1a8a      	subs	r2, r1, r2
 8000c8e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c92:	fa1f fe8c 	uxth.w	lr, ip
 8000c96:	2101      	movs	r1, #1
 8000c98:	fbb2 f5f7 	udiv	r5, r2, r7
 8000c9c:	fb07 2015 	mls	r0, r7, r5, r2
 8000ca0:	0c22      	lsrs	r2, r4, #16
 8000ca2:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000ca6:	fb0e f005 	mul.w	r0, lr, r5
 8000caa:	4290      	cmp	r0, r2
 8000cac:	d908      	bls.n	8000cc0 <__udivmoddi4+0x124>
 8000cae:	eb1c 0202 	adds.w	r2, ip, r2
 8000cb2:	f105 38ff 	add.w	r8, r5, #4294967295
 8000cb6:	d202      	bcs.n	8000cbe <__udivmoddi4+0x122>
 8000cb8:	4290      	cmp	r0, r2
 8000cba:	f200 80cb 	bhi.w	8000e54 <__udivmoddi4+0x2b8>
 8000cbe:	4645      	mov	r5, r8
 8000cc0:	1a12      	subs	r2, r2, r0
 8000cc2:	b2a4      	uxth	r4, r4
 8000cc4:	fbb2 f0f7 	udiv	r0, r2, r7
 8000cc8:	fb07 2210 	mls	r2, r7, r0, r2
 8000ccc:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000cd0:	fb0e fe00 	mul.w	lr, lr, r0
 8000cd4:	45a6      	cmp	lr, r4
 8000cd6:	d908      	bls.n	8000cea <__udivmoddi4+0x14e>
 8000cd8:	eb1c 0404 	adds.w	r4, ip, r4
 8000cdc:	f100 32ff 	add.w	r2, r0, #4294967295
 8000ce0:	d202      	bcs.n	8000ce8 <__udivmoddi4+0x14c>
 8000ce2:	45a6      	cmp	lr, r4
 8000ce4:	f200 80bb 	bhi.w	8000e5e <__udivmoddi4+0x2c2>
 8000ce8:	4610      	mov	r0, r2
 8000cea:	eba4 040e 	sub.w	r4, r4, lr
 8000cee:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000cf2:	e79f      	b.n	8000c34 <__udivmoddi4+0x98>
 8000cf4:	f1c1 0720 	rsb	r7, r1, #32
 8000cf8:	408b      	lsls	r3, r1
 8000cfa:	fa22 fc07 	lsr.w	ip, r2, r7
 8000cfe:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d02:	fa05 f401 	lsl.w	r4, r5, r1
 8000d06:	fa20 f307 	lsr.w	r3, r0, r7
 8000d0a:	40fd      	lsrs	r5, r7
 8000d0c:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d10:	4323      	orrs	r3, r4
 8000d12:	fbb5 f8f9 	udiv	r8, r5, r9
 8000d16:	fa1f fe8c 	uxth.w	lr, ip
 8000d1a:	fb09 5518 	mls	r5, r9, r8, r5
 8000d1e:	0c1c      	lsrs	r4, r3, #16
 8000d20:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000d24:	fb08 f50e 	mul.w	r5, r8, lr
 8000d28:	42a5      	cmp	r5, r4
 8000d2a:	fa02 f201 	lsl.w	r2, r2, r1
 8000d2e:	fa00 f001 	lsl.w	r0, r0, r1
 8000d32:	d90b      	bls.n	8000d4c <__udivmoddi4+0x1b0>
 8000d34:	eb1c 0404 	adds.w	r4, ip, r4
 8000d38:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d3c:	f080 8088 	bcs.w	8000e50 <__udivmoddi4+0x2b4>
 8000d40:	42a5      	cmp	r5, r4
 8000d42:	f240 8085 	bls.w	8000e50 <__udivmoddi4+0x2b4>
 8000d46:	f1a8 0802 	sub.w	r8, r8, #2
 8000d4a:	4464      	add	r4, ip
 8000d4c:	1b64      	subs	r4, r4, r5
 8000d4e:	b29d      	uxth	r5, r3
 8000d50:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d54:	fb09 4413 	mls	r4, r9, r3, r4
 8000d58:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000d5c:	fb03 fe0e 	mul.w	lr, r3, lr
 8000d60:	45a6      	cmp	lr, r4
 8000d62:	d908      	bls.n	8000d76 <__udivmoddi4+0x1da>
 8000d64:	eb1c 0404 	adds.w	r4, ip, r4
 8000d68:	f103 35ff 	add.w	r5, r3, #4294967295
 8000d6c:	d26c      	bcs.n	8000e48 <__udivmoddi4+0x2ac>
 8000d6e:	45a6      	cmp	lr, r4
 8000d70:	d96a      	bls.n	8000e48 <__udivmoddi4+0x2ac>
 8000d72:	3b02      	subs	r3, #2
 8000d74:	4464      	add	r4, ip
 8000d76:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d7a:	fba3 9502 	umull	r9, r5, r3, r2
 8000d7e:	eba4 040e 	sub.w	r4, r4, lr
 8000d82:	42ac      	cmp	r4, r5
 8000d84:	46c8      	mov	r8, r9
 8000d86:	46ae      	mov	lr, r5
 8000d88:	d356      	bcc.n	8000e38 <__udivmoddi4+0x29c>
 8000d8a:	d053      	beq.n	8000e34 <__udivmoddi4+0x298>
 8000d8c:	b156      	cbz	r6, 8000da4 <__udivmoddi4+0x208>
 8000d8e:	ebb0 0208 	subs.w	r2, r0, r8
 8000d92:	eb64 040e 	sbc.w	r4, r4, lr
 8000d96:	fa04 f707 	lsl.w	r7, r4, r7
 8000d9a:	40ca      	lsrs	r2, r1
 8000d9c:	40cc      	lsrs	r4, r1
 8000d9e:	4317      	orrs	r7, r2
 8000da0:	e9c6 7400 	strd	r7, r4, [r6]
 8000da4:	4618      	mov	r0, r3
 8000da6:	2100      	movs	r1, #0
 8000da8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dac:	f1c3 0120 	rsb	r1, r3, #32
 8000db0:	fa02 fc03 	lsl.w	ip, r2, r3
 8000db4:	fa20 f201 	lsr.w	r2, r0, r1
 8000db8:	fa25 f101 	lsr.w	r1, r5, r1
 8000dbc:	409d      	lsls	r5, r3
 8000dbe:	432a      	orrs	r2, r5
 8000dc0:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000dc4:	fa1f fe8c 	uxth.w	lr, ip
 8000dc8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dcc:	fb07 1510 	mls	r5, r7, r0, r1
 8000dd0:	0c11      	lsrs	r1, r2, #16
 8000dd2:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000dd6:	fb00 f50e 	mul.w	r5, r0, lr
 8000dda:	428d      	cmp	r5, r1
 8000ddc:	fa04 f403 	lsl.w	r4, r4, r3
 8000de0:	d908      	bls.n	8000df4 <__udivmoddi4+0x258>
 8000de2:	eb1c 0101 	adds.w	r1, ip, r1
 8000de6:	f100 38ff 	add.w	r8, r0, #4294967295
 8000dea:	d22f      	bcs.n	8000e4c <__udivmoddi4+0x2b0>
 8000dec:	428d      	cmp	r5, r1
 8000dee:	d92d      	bls.n	8000e4c <__udivmoddi4+0x2b0>
 8000df0:	3802      	subs	r0, #2
 8000df2:	4461      	add	r1, ip
 8000df4:	1b49      	subs	r1, r1, r5
 8000df6:	b292      	uxth	r2, r2
 8000df8:	fbb1 f5f7 	udiv	r5, r1, r7
 8000dfc:	fb07 1115 	mls	r1, r7, r5, r1
 8000e00:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e04:	fb05 f10e 	mul.w	r1, r5, lr
 8000e08:	4291      	cmp	r1, r2
 8000e0a:	d908      	bls.n	8000e1e <__udivmoddi4+0x282>
 8000e0c:	eb1c 0202 	adds.w	r2, ip, r2
 8000e10:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e14:	d216      	bcs.n	8000e44 <__udivmoddi4+0x2a8>
 8000e16:	4291      	cmp	r1, r2
 8000e18:	d914      	bls.n	8000e44 <__udivmoddi4+0x2a8>
 8000e1a:	3d02      	subs	r5, #2
 8000e1c:	4462      	add	r2, ip
 8000e1e:	1a52      	subs	r2, r2, r1
 8000e20:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000e24:	e738      	b.n	8000c98 <__udivmoddi4+0xfc>
 8000e26:	4631      	mov	r1, r6
 8000e28:	4630      	mov	r0, r6
 8000e2a:	e708      	b.n	8000c3e <__udivmoddi4+0xa2>
 8000e2c:	4639      	mov	r1, r7
 8000e2e:	e6e6      	b.n	8000bfe <__udivmoddi4+0x62>
 8000e30:	4610      	mov	r0, r2
 8000e32:	e6fb      	b.n	8000c2c <__udivmoddi4+0x90>
 8000e34:	4548      	cmp	r0, r9
 8000e36:	d2a9      	bcs.n	8000d8c <__udivmoddi4+0x1f0>
 8000e38:	ebb9 0802 	subs.w	r8, r9, r2
 8000e3c:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000e40:	3b01      	subs	r3, #1
 8000e42:	e7a3      	b.n	8000d8c <__udivmoddi4+0x1f0>
 8000e44:	4645      	mov	r5, r8
 8000e46:	e7ea      	b.n	8000e1e <__udivmoddi4+0x282>
 8000e48:	462b      	mov	r3, r5
 8000e4a:	e794      	b.n	8000d76 <__udivmoddi4+0x1da>
 8000e4c:	4640      	mov	r0, r8
 8000e4e:	e7d1      	b.n	8000df4 <__udivmoddi4+0x258>
 8000e50:	46d0      	mov	r8, sl
 8000e52:	e77b      	b.n	8000d4c <__udivmoddi4+0x1b0>
 8000e54:	3d02      	subs	r5, #2
 8000e56:	4462      	add	r2, ip
 8000e58:	e732      	b.n	8000cc0 <__udivmoddi4+0x124>
 8000e5a:	4608      	mov	r0, r1
 8000e5c:	e70a      	b.n	8000c74 <__udivmoddi4+0xd8>
 8000e5e:	4464      	add	r4, ip
 8000e60:	3802      	subs	r0, #2
 8000e62:	e742      	b.n	8000cea <__udivmoddi4+0x14e>

08000e64 <__aeabi_idiv0>:
 8000e64:	4770      	bx	lr
 8000e66:	bf00      	nop

08000e68 <arm_cmplx_mag_f32>:
#else
void arm_cmplx_mag_f32(
  const float32_t * pSrc,
        float32_t * pDst,
        uint32_t numSamples)
{
 8000e68:	b480      	push	{r7}
 8000e6a:	b08b      	sub	sp, #44	; 0x2c
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	60f8      	str	r0, [r7, #12]
 8000e70:	60b9      	str	r1, [r7, #8]
 8000e72:	607a      	str	r2, [r7, #4]
  blkCnt = numSamples % 0x4U;

#else

  /* Initialize blkCnt with number of samples */
  blkCnt = numSamples;
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	627b      	str	r3, [r7, #36]	; 0x24

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
#endif /* #if defined(ARM_MATH_NEON) */

  while (blkCnt > 0U)
 8000e78:	e030      	b.n	8000edc <arm_cmplx_mag_f32+0x74>
  {
    /* C[0] = sqrt(A[0] * A[0] + A[1] * A[1]) */

    real = *pSrc++;
 8000e7a:	68fb      	ldr	r3, [r7, #12]
 8000e7c:	1d1a      	adds	r2, r3, #4
 8000e7e:	60fa      	str	r2, [r7, #12]
 8000e80:	681b      	ldr	r3, [r3, #0]
 8000e82:	623b      	str	r3, [r7, #32]
    imag = *pSrc++;
 8000e84:	68fb      	ldr	r3, [r7, #12]
 8000e86:	1d1a      	adds	r2, r3, #4
 8000e88:	60fa      	str	r2, [r7, #12]
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	61fb      	str	r3, [r7, #28]

    /* store result in destination buffer. */
    arm_sqrt_f32((real * real) + (imag * imag), pDst++);
 8000e8e:	edd7 7a08 	vldr	s15, [r7, #32]
 8000e92:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8000e96:	edd7 7a07 	vldr	s15, [r7, #28]
 8000e9a:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8000e9e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000ea2:	68bb      	ldr	r3, [r7, #8]
 8000ea4:	1d1a      	adds	r2, r3, #4
 8000ea6:	60ba      	str	r2, [r7, #8]
 8000ea8:	edc7 7a06 	vstr	s15, [r7, #24]
 8000eac:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE arm_status arm_sqrt_f32(
  const float32_t in,
  float32_t * pOut)
  {
    if (in >= 0.0f)
 8000eae:	edd7 7a06 	vldr	s15, [r7, #24]
 8000eb2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000eb6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000eba:	db07      	blt.n	8000ecc <arm_cmplx_mag_f32+0x64>
      *pOut = _sqrtf(in);
#elif defined(__GNUC_PYTHON__)
      *pOut = sqrtf(in);
#elif defined ( __GNUC__ )
  #if defined (__VFP_FP__) && !defined(__SOFTFP__)
      __ASM("VSQRT.F32 %0,%1" : "=t"(*pOut) : "t"(in));
 8000ebc:	edd7 7a06 	vldr	s15, [r7, #24]
 8000ec0:	eef1 7ae7 	vsqrt.f32	s15, s15
 8000ec4:	697b      	ldr	r3, [r7, #20]
 8000ec6:	edc3 7a00 	vstr	s15, [r3]
  #endif
#else
      *pOut = sqrtf(in);
#endif

      return (ARM_MATH_SUCCESS);
 8000eca:	e004      	b.n	8000ed6 <arm_cmplx_mag_f32+0x6e>
    }
    else
    {
      *pOut = 0.0f;
 8000ecc:	697b      	ldr	r3, [r7, #20]
 8000ece:	f04f 0200 	mov.w	r2, #0
 8000ed2:	601a      	str	r2, [r3, #0]
      return (ARM_MATH_ARGUMENT_ERROR);
 8000ed4:	bf00      	nop

    /* Decrement loop counter */
    blkCnt--;
 8000ed6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ed8:	3b01      	subs	r3, #1
 8000eda:	627b      	str	r3, [r7, #36]	; 0x24
  while (blkCnt > 0U)
 8000edc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	d1cb      	bne.n	8000e7a <arm_cmplx_mag_f32+0x12>
  }

}
 8000ee2:	bf00      	nop
 8000ee4:	bf00      	nop
 8000ee6:	372c      	adds	r7, #44	; 0x2c
 8000ee8:	46bd      	mov	sp, r7
 8000eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eee:	4770      	bx	lr

08000ef0 <arm_bitreversal_32>:

void arm_bitreversal_32(
        uint32_t *pSrc,
  const uint16_t bitRevLen,
  const uint16_t *pBitRevTab)
{
 8000ef0:	b480      	push	{r7}
 8000ef2:	b089      	sub	sp, #36	; 0x24
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	60f8      	str	r0, [r7, #12]
 8000ef8:	460b      	mov	r3, r1
 8000efa:	607a      	str	r2, [r7, #4]
 8000efc:	817b      	strh	r3, [r7, #10]
  uint32_t a, b, i, tmp;

  for (i = 0; i < bitRevLen; )
 8000efe:	2300      	movs	r3, #0
 8000f00:	61fb      	str	r3, [r7, #28]
 8000f02:	e043      	b.n	8000f8c <arm_bitreversal_32+0x9c>
  {
     a = pBitRevTab[i    ] >> 2;
 8000f04:	69fb      	ldr	r3, [r7, #28]
 8000f06:	005b      	lsls	r3, r3, #1
 8000f08:	687a      	ldr	r2, [r7, #4]
 8000f0a:	4413      	add	r3, r2
 8000f0c:	881b      	ldrh	r3, [r3, #0]
 8000f0e:	089b      	lsrs	r3, r3, #2
 8000f10:	b29b      	uxth	r3, r3
 8000f12:	61bb      	str	r3, [r7, #24]
     b = pBitRevTab[i + 1] >> 2;
 8000f14:	69fb      	ldr	r3, [r7, #28]
 8000f16:	3301      	adds	r3, #1
 8000f18:	005b      	lsls	r3, r3, #1
 8000f1a:	687a      	ldr	r2, [r7, #4]
 8000f1c:	4413      	add	r3, r2
 8000f1e:	881b      	ldrh	r3, [r3, #0]
 8000f20:	089b      	lsrs	r3, r3, #2
 8000f22:	b29b      	uxth	r3, r3
 8000f24:	617b      	str	r3, [r7, #20]

     //real
     tmp = pSrc[a];
 8000f26:	69bb      	ldr	r3, [r7, #24]
 8000f28:	009b      	lsls	r3, r3, #2
 8000f2a:	68fa      	ldr	r2, [r7, #12]
 8000f2c:	4413      	add	r3, r2
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	613b      	str	r3, [r7, #16]
     pSrc[a] = pSrc[b];
 8000f32:	697b      	ldr	r3, [r7, #20]
 8000f34:	009b      	lsls	r3, r3, #2
 8000f36:	68fa      	ldr	r2, [r7, #12]
 8000f38:	441a      	add	r2, r3
 8000f3a:	69bb      	ldr	r3, [r7, #24]
 8000f3c:	009b      	lsls	r3, r3, #2
 8000f3e:	68f9      	ldr	r1, [r7, #12]
 8000f40:	440b      	add	r3, r1
 8000f42:	6812      	ldr	r2, [r2, #0]
 8000f44:	601a      	str	r2, [r3, #0]
     pSrc[b] = tmp;
 8000f46:	697b      	ldr	r3, [r7, #20]
 8000f48:	009b      	lsls	r3, r3, #2
 8000f4a:	68fa      	ldr	r2, [r7, #12]
 8000f4c:	4413      	add	r3, r2
 8000f4e:	693a      	ldr	r2, [r7, #16]
 8000f50:	601a      	str	r2, [r3, #0]

     //complex
     tmp = pSrc[a+1];
 8000f52:	69bb      	ldr	r3, [r7, #24]
 8000f54:	3301      	adds	r3, #1
 8000f56:	009b      	lsls	r3, r3, #2
 8000f58:	68fa      	ldr	r2, [r7, #12]
 8000f5a:	4413      	add	r3, r2
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	613b      	str	r3, [r7, #16]
     pSrc[a+1] = pSrc[b+1];
 8000f60:	697b      	ldr	r3, [r7, #20]
 8000f62:	3301      	adds	r3, #1
 8000f64:	009b      	lsls	r3, r3, #2
 8000f66:	68fa      	ldr	r2, [r7, #12]
 8000f68:	441a      	add	r2, r3
 8000f6a:	69bb      	ldr	r3, [r7, #24]
 8000f6c:	3301      	adds	r3, #1
 8000f6e:	009b      	lsls	r3, r3, #2
 8000f70:	68f9      	ldr	r1, [r7, #12]
 8000f72:	440b      	add	r3, r1
 8000f74:	6812      	ldr	r2, [r2, #0]
 8000f76:	601a      	str	r2, [r3, #0]
     pSrc[b+1] = tmp;
 8000f78:	697b      	ldr	r3, [r7, #20]
 8000f7a:	3301      	adds	r3, #1
 8000f7c:	009b      	lsls	r3, r3, #2
 8000f7e:	68fa      	ldr	r2, [r7, #12]
 8000f80:	4413      	add	r3, r2
 8000f82:	693a      	ldr	r2, [r7, #16]
 8000f84:	601a      	str	r2, [r3, #0]

    i += 2;
 8000f86:	69fb      	ldr	r3, [r7, #28]
 8000f88:	3302      	adds	r3, #2
 8000f8a:	61fb      	str	r3, [r7, #28]
  for (i = 0; i < bitRevLen; )
 8000f8c:	897b      	ldrh	r3, [r7, #10]
 8000f8e:	69fa      	ldr	r2, [r7, #28]
 8000f90:	429a      	cmp	r2, r3
 8000f92:	d3b7      	bcc.n	8000f04 <arm_bitreversal_32+0x14>
  }
}
 8000f94:	bf00      	nop
 8000f96:	bf00      	nop
 8000f98:	3724      	adds	r7, #36	; 0x24
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa0:	4770      	bx	lr

08000fa2 <arm_cfft_radix8by2_f32>:
  @endcode

 */

void arm_cfft_radix8by2_f32 (arm_cfft_instance_f32 * S, float32_t * p1)
{
 8000fa2:	b580      	push	{r7, lr}
 8000fa4:	b0a0      	sub	sp, #128	; 0x80
 8000fa6:	af00      	add	r7, sp, #0
 8000fa8:	6078      	str	r0, [r7, #4]
 8000faa:	6039      	str	r1, [r7, #0]
  uint32_t    L  = S->fftLen;
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	881b      	ldrh	r3, [r3, #0]
 8000fb0:	66bb      	str	r3, [r7, #104]	; 0x68
  float32_t * pCol1, * pCol2, * pMid1, * pMid2;
  float32_t * p2 = p1 + L;
 8000fb2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8000fb4:	009b      	lsls	r3, r3, #2
 8000fb6:	683a      	ldr	r2, [r7, #0]
 8000fb8:	4413      	add	r3, r2
 8000fba:	677b      	str	r3, [r7, #116]	; 0x74
  const float32_t * tw = (float32_t *) S->pTwiddle;
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	685b      	ldr	r3, [r3, #4]
 8000fc0:	673b      	str	r3, [r7, #112]	; 0x70
  float32_t t1[4], t2[4], t3[4], t4[4], twR, twI;
  float32_t m0, m1, m2, m3;
  uint32_t l;

  pCol1 = p1;
 8000fc2:	683b      	ldr	r3, [r7, #0]
 8000fc4:	667b      	str	r3, [r7, #100]	; 0x64
  pCol2 = p2;
 8000fc6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8000fc8:	663b      	str	r3, [r7, #96]	; 0x60

  /* Define new length */
  L >>= 1;
 8000fca:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8000fcc:	085b      	lsrs	r3, r3, #1
 8000fce:	66bb      	str	r3, [r7, #104]	; 0x68

  /* Initialize mid pointers */
  pMid1 = p1 + L;
 8000fd0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8000fd2:	009b      	lsls	r3, r3, #2
 8000fd4:	683a      	ldr	r2, [r7, #0]
 8000fd6:	4413      	add	r3, r2
 8000fd8:	67fb      	str	r3, [r7, #124]	; 0x7c
  pMid2 = p2 + L;
 8000fda:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8000fdc:	009b      	lsls	r3, r3, #2
 8000fde:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8000fe0:	4413      	add	r3, r2
 8000fe2:	67bb      	str	r3, [r7, #120]	; 0x78

  /* do two dot Fourier transform */
  for (l = L >> 2; l > 0; l-- )
 8000fe4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8000fe6:	089b      	lsrs	r3, r3, #2
 8000fe8:	66fb      	str	r3, [r7, #108]	; 0x6c
 8000fea:	e1b6      	b.n	800135a <arm_cfft_radix8by2_f32+0x3b8>
  {
    t1[0] = p1[0];
 8000fec:	683b      	ldr	r3, [r7, #0]
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	63bb      	str	r3, [r7, #56]	; 0x38
    t1[1] = p1[1];
 8000ff2:	683b      	ldr	r3, [r7, #0]
 8000ff4:	685b      	ldr	r3, [r3, #4]
 8000ff6:	63fb      	str	r3, [r7, #60]	; 0x3c
    t1[2] = p1[2];
 8000ff8:	683b      	ldr	r3, [r7, #0]
 8000ffa:	689b      	ldr	r3, [r3, #8]
 8000ffc:	643b      	str	r3, [r7, #64]	; 0x40
    t1[3] = p1[3];
 8000ffe:	683b      	ldr	r3, [r7, #0]
 8001000:	68db      	ldr	r3, [r3, #12]
 8001002:	647b      	str	r3, [r7, #68]	; 0x44

    t2[0] = p2[0];
 8001004:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	62bb      	str	r3, [r7, #40]	; 0x28
    t2[1] = p2[1];
 800100a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800100c:	685b      	ldr	r3, [r3, #4]
 800100e:	62fb      	str	r3, [r7, #44]	; 0x2c
    t2[2] = p2[2];
 8001010:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001012:	689b      	ldr	r3, [r3, #8]
 8001014:	633b      	str	r3, [r7, #48]	; 0x30
    t2[3] = p2[3];
 8001016:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001018:	68db      	ldr	r3, [r3, #12]
 800101a:	637b      	str	r3, [r7, #52]	; 0x34

    t3[0] = pMid1[0];
 800101c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	61bb      	str	r3, [r7, #24]
    t3[1] = pMid1[1];
 8001022:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001024:	685b      	ldr	r3, [r3, #4]
 8001026:	61fb      	str	r3, [r7, #28]
    t3[2] = pMid1[2];
 8001028:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800102a:	689b      	ldr	r3, [r3, #8]
 800102c:	623b      	str	r3, [r7, #32]
    t3[3] = pMid1[3];
 800102e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001030:	68db      	ldr	r3, [r3, #12]
 8001032:	627b      	str	r3, [r7, #36]	; 0x24

    t4[0] = pMid2[0];
 8001034:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	60bb      	str	r3, [r7, #8]
    t4[1] = pMid2[1];
 800103a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800103c:	685b      	ldr	r3, [r3, #4]
 800103e:	60fb      	str	r3, [r7, #12]
    t4[2] = pMid2[2];
 8001040:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001042:	689b      	ldr	r3, [r3, #8]
 8001044:	613b      	str	r3, [r7, #16]
    t4[3] = pMid2[3];
 8001046:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001048:	68db      	ldr	r3, [r3, #12]
 800104a:	617b      	str	r3, [r7, #20]

    *p1++ = t1[0] + t2[0];
 800104c:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8001050:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8001054:	683b      	ldr	r3, [r7, #0]
 8001056:	1d1a      	adds	r2, r3, #4
 8001058:	603a      	str	r2, [r7, #0]
 800105a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800105e:	edc3 7a00 	vstr	s15, [r3]
    *p1++ = t1[1] + t2[1];
 8001062:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8001066:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800106a:	683b      	ldr	r3, [r7, #0]
 800106c:	1d1a      	adds	r2, r3, #4
 800106e:	603a      	str	r2, [r7, #0]
 8001070:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001074:	edc3 7a00 	vstr	s15, [r3]
    *p1++ = t1[2] + t2[2];
 8001078:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 800107c:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8001080:	683b      	ldr	r3, [r7, #0]
 8001082:	1d1a      	adds	r2, r3, #4
 8001084:	603a      	str	r2, [r7, #0]
 8001086:	ee77 7a27 	vadd.f32	s15, s14, s15
 800108a:	edc3 7a00 	vstr	s15, [r3]
    *p1++ = t1[3] + t2[3];    /* col 1 */
 800108e:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8001092:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8001096:	683b      	ldr	r3, [r7, #0]
 8001098:	1d1a      	adds	r2, r3, #4
 800109a:	603a      	str	r2, [r7, #0]
 800109c:	ee77 7a27 	vadd.f32	s15, s14, s15
 80010a0:	edc3 7a00 	vstr	s15, [r3]

    t2[0] = t1[0] - t2[0];
 80010a4:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 80010a8:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 80010ac:	ee77 7a67 	vsub.f32	s15, s14, s15
 80010b0:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
    t2[1] = t1[1] - t2[1];
 80010b4:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 80010b8:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80010bc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80010c0:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
    t2[2] = t1[2] - t2[2];
 80010c4:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 80010c8:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 80010cc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80010d0:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
    t2[3] = t1[3] - t2[3];    /* for col 2 */
 80010d4:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 80010d8:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 80010dc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80010e0:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34

    *pMid1++ = t3[0] + t4[0];
 80010e4:	ed97 7a06 	vldr	s14, [r7, #24]
 80010e8:	edd7 7a02 	vldr	s15, [r7, #8]
 80010ec:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80010ee:	1d1a      	adds	r2, r3, #4
 80010f0:	67fa      	str	r2, [r7, #124]	; 0x7c
 80010f2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80010f6:	edc3 7a00 	vstr	s15, [r3]
    *pMid1++ = t3[1] + t4[1];
 80010fa:	ed97 7a07 	vldr	s14, [r7, #28]
 80010fe:	edd7 7a03 	vldr	s15, [r7, #12]
 8001102:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001104:	1d1a      	adds	r2, r3, #4
 8001106:	67fa      	str	r2, [r7, #124]	; 0x7c
 8001108:	ee77 7a27 	vadd.f32	s15, s14, s15
 800110c:	edc3 7a00 	vstr	s15, [r3]
    *pMid1++ = t3[2] + t4[2];
 8001110:	ed97 7a08 	vldr	s14, [r7, #32]
 8001114:	edd7 7a04 	vldr	s15, [r7, #16]
 8001118:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800111a:	1d1a      	adds	r2, r3, #4
 800111c:	67fa      	str	r2, [r7, #124]	; 0x7c
 800111e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001122:	edc3 7a00 	vstr	s15, [r3]
    *pMid1++ = t3[3] + t4[3]; /* col 1 */
 8001126:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 800112a:	edd7 7a05 	vldr	s15, [r7, #20]
 800112e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001130:	1d1a      	adds	r2, r3, #4
 8001132:	67fa      	str	r2, [r7, #124]	; 0x7c
 8001134:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001138:	edc3 7a00 	vstr	s15, [r3]

    t4[0] = t4[0] - t3[0];
 800113c:	ed97 7a02 	vldr	s14, [r7, #8]
 8001140:	edd7 7a06 	vldr	s15, [r7, #24]
 8001144:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001148:	edc7 7a02 	vstr	s15, [r7, #8]
    t4[1] = t4[1] - t3[1];
 800114c:	ed97 7a03 	vldr	s14, [r7, #12]
 8001150:	edd7 7a07 	vldr	s15, [r7, #28]
 8001154:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001158:	edc7 7a03 	vstr	s15, [r7, #12]
    t4[2] = t4[2] - t3[2];
 800115c:	ed97 7a04 	vldr	s14, [r7, #16]
 8001160:	edd7 7a08 	vldr	s15, [r7, #32]
 8001164:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001168:	edc7 7a04 	vstr	s15, [r7, #16]
    t4[3] = t4[3] - t3[3];    /* for col 2 */
 800116c:	ed97 7a05 	vldr	s14, [r7, #20]
 8001170:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001174:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001178:	edc7 7a05 	vstr	s15, [r7, #20]

    twR = *tw++;
 800117c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800117e:	1d1a      	adds	r2, r3, #4
 8001180:	673a      	str	r2, [r7, #112]	; 0x70
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	65fb      	str	r3, [r7, #92]	; 0x5c
    twI = *tw++;
 8001186:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001188:	1d1a      	adds	r2, r3, #4
 800118a:	673a      	str	r2, [r7, #112]	; 0x70
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	65bb      	str	r3, [r7, #88]	; 0x58

    /* multiply by twiddle factors */
    m0 = t2[0] * twR;
 8001190:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8001194:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 8001198:	ee67 7a27 	vmul.f32	s15, s14, s15
 800119c:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
    m1 = t2[1] * twI;
 80011a0:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80011a4:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 80011a8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80011ac:	edc7 7a14 	vstr	s15, [r7, #80]	; 0x50
    m2 = t2[1] * twR;
 80011b0:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80011b4:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 80011b8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80011bc:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
    m3 = t2[0] * twI;
 80011c0:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 80011c4:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 80011c8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80011cc:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48

    /* R  =  R  *  Tr - I * Ti */
    *p2++ = m0 + m1;
 80011d0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80011d2:	1d1a      	adds	r2, r3, #4
 80011d4:	677a      	str	r2, [r7, #116]	; 0x74
 80011d6:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 80011da:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 80011de:	ee77 7a27 	vadd.f32	s15, s14, s15
 80011e2:	edc3 7a00 	vstr	s15, [r3]
    /* I  =  I  *  Tr + R * Ti */
    *p2++ = m2 - m3;
 80011e6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80011e8:	1d1a      	adds	r2, r3, #4
 80011ea:	677a      	str	r2, [r7, #116]	; 0x74
 80011ec:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 80011f0:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 80011f4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80011f8:	edc3 7a00 	vstr	s15, [r3]

    /* use vertical symmetry */
    /*  0.9988 - 0.0491i <==> -0.0491 - 0.9988i */
    m0 = t4[0] * twI;
 80011fc:	edd7 7a02 	vldr	s15, [r7, #8]
 8001200:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 8001204:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001208:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
    m1 = t4[1] * twR;
 800120c:	edd7 7a03 	vldr	s15, [r7, #12]
 8001210:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 8001214:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001218:	edc7 7a14 	vstr	s15, [r7, #80]	; 0x50
    m2 = t4[1] * twI;
 800121c:	edd7 7a03 	vldr	s15, [r7, #12]
 8001220:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 8001224:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001228:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
    m3 = t4[0] * twR;
 800122c:	edd7 7a02 	vldr	s15, [r7, #8]
 8001230:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 8001234:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001238:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48

    *pMid2++ = m0 - m1;
 800123c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800123e:	1d1a      	adds	r2, r3, #4
 8001240:	67ba      	str	r2, [r7, #120]	; 0x78
 8001242:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 8001246:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 800124a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800124e:	edc3 7a00 	vstr	s15, [r3]
    *pMid2++ = m2 + m3;
 8001252:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001254:	1d1a      	adds	r2, r3, #4
 8001256:	67ba      	str	r2, [r7, #120]	; 0x78
 8001258:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 800125c:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8001260:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001264:	edc3 7a00 	vstr	s15, [r3]

    twR = *tw++;
 8001268:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800126a:	1d1a      	adds	r2, r3, #4
 800126c:	673a      	str	r2, [r7, #112]	; 0x70
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	65fb      	str	r3, [r7, #92]	; 0x5c
    twI = *tw++;
 8001272:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001274:	1d1a      	adds	r2, r3, #4
 8001276:	673a      	str	r2, [r7, #112]	; 0x70
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	65bb      	str	r3, [r7, #88]	; 0x58

    m0 = t2[2] * twR;
 800127c:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8001280:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 8001284:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001288:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
    m1 = t2[3] * twI;
 800128c:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8001290:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 8001294:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001298:	edc7 7a14 	vstr	s15, [r7, #80]	; 0x50
    m2 = t2[3] * twR;
 800129c:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 80012a0:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 80012a4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80012a8:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
    m3 = t2[2] * twI;
 80012ac:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 80012b0:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 80012b4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80012b8:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48

    *p2++ = m0 + m1;
 80012bc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80012be:	1d1a      	adds	r2, r3, #4
 80012c0:	677a      	str	r2, [r7, #116]	; 0x74
 80012c2:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 80012c6:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 80012ca:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012ce:	edc3 7a00 	vstr	s15, [r3]
    *p2++ = m2 - m3;
 80012d2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80012d4:	1d1a      	adds	r2, r3, #4
 80012d6:	677a      	str	r2, [r7, #116]	; 0x74
 80012d8:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 80012dc:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 80012e0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80012e4:	edc3 7a00 	vstr	s15, [r3]

    m0 = t4[2] * twI;
 80012e8:	edd7 7a04 	vldr	s15, [r7, #16]
 80012ec:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 80012f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80012f4:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
    m1 = t4[3] * twR;
 80012f8:	edd7 7a05 	vldr	s15, [r7, #20]
 80012fc:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 8001300:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001304:	edc7 7a14 	vstr	s15, [r7, #80]	; 0x50
    m2 = t4[3] * twI;
 8001308:	edd7 7a05 	vldr	s15, [r7, #20]
 800130c:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 8001310:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001314:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
    m3 = t4[2] * twR;
 8001318:	edd7 7a04 	vldr	s15, [r7, #16]
 800131c:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 8001320:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001324:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48

    *pMid2++ = m0 - m1;
 8001328:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800132a:	1d1a      	adds	r2, r3, #4
 800132c:	67ba      	str	r2, [r7, #120]	; 0x78
 800132e:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 8001332:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 8001336:	ee77 7a67 	vsub.f32	s15, s14, s15
 800133a:	edc3 7a00 	vstr	s15, [r3]
    *pMid2++ = m2 + m3;
 800133e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001340:	1d1a      	adds	r2, r3, #4
 8001342:	67ba      	str	r2, [r7, #120]	; 0x78
 8001344:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8001348:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 800134c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001350:	edc3 7a00 	vstr	s15, [r3]
  for (l = L >> 2; l > 0; l-- )
 8001354:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001356:	3b01      	subs	r3, #1
 8001358:	66fb      	str	r3, [r7, #108]	; 0x6c
 800135a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800135c:	2b00      	cmp	r3, #0
 800135e:	f47f ae45 	bne.w	8000fec <arm_cfft_radix8by2_f32+0x4a>
  }

  /* first col */
  arm_radix8_butterfly_f32 (pCol1, L, (float32_t *) S->pTwiddle, 2U);
 8001362:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001364:	b299      	uxth	r1, r3
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	685a      	ldr	r2, [r3, #4]
 800136a:	2302      	movs	r3, #2
 800136c:	6e78      	ldr	r0, [r7, #100]	; 0x64
 800136e:	f001 f80f 	bl	8002390 <arm_radix8_butterfly_f32>

  /* second col */
  arm_radix8_butterfly_f32 (pCol2, L, (float32_t *) S->pTwiddle, 2U);
 8001372:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001374:	b299      	uxth	r1, r3
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	685a      	ldr	r2, [r3, #4]
 800137a:	2302      	movs	r3, #2
 800137c:	6e38      	ldr	r0, [r7, #96]	; 0x60
 800137e:	f001 f807 	bl	8002390 <arm_radix8_butterfly_f32>
}
 8001382:	bf00      	nop
 8001384:	3780      	adds	r7, #128	; 0x80
 8001386:	46bd      	mov	sp, r7
 8001388:	bd80      	pop	{r7, pc}

0800138a <arm_cfft_radix8by4_f32>:

void arm_cfft_radix8by4_f32 (arm_cfft_instance_f32 * S, float32_t * p1)
{
 800138a:	b580      	push	{r7, lr}
 800138c:	b0ac      	sub	sp, #176	; 0xb0
 800138e:	af00      	add	r7, sp, #0
 8001390:	6078      	str	r0, [r7, #4]
 8001392:	6039      	str	r1, [r7, #0]
    uint32_t    L  = S->fftLen >> 1;
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	881b      	ldrh	r3, [r3, #0]
 8001398:	085b      	lsrs	r3, r3, #1
 800139a:	b29b      	uxth	r3, r3
 800139c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    float32_t * pCol1, *pCol2, *pCol3, *pCol4, *pEnd1, *pEnd2, *pEnd3, *pEnd4;
    const float32_t *tw2, *tw3, *tw4;
    float32_t * p2 = p1 + L;
 80013a0:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80013a4:	009b      	lsls	r3, r3, #2
 80013a6:	683a      	ldr	r2, [r7, #0]
 80013a8:	4413      	add	r3, r2
 80013aa:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    float32_t * p3 = p2 + L;
 80013ae:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80013b2:	009b      	lsls	r3, r3, #2
 80013b4:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 80013b8:	4413      	add	r3, r2
 80013ba:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    float32_t * p4 = p3 + L;
 80013be:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80013c2:	009b      	lsls	r3, r3, #2
 80013c4:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 80013c8:	4413      	add	r3, r2
 80013ca:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    float32_t t2[4], t3[4], t4[4], twR, twI;
    float32_t p1ap3_0, p1sp3_0, p1ap3_1, p1sp3_1;
    float32_t m0, m1, m2, m3;
    uint32_t l, twMod2, twMod3, twMod4;

    pCol1 = p1;         /* points to real values by default */
 80013ce:	683b      	ldr	r3, [r7, #0]
 80013d0:	67fb      	str	r3, [r7, #124]	; 0x7c
    pCol2 = p2;
 80013d2:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80013d6:	67bb      	str	r3, [r7, #120]	; 0x78
    pCol3 = p3;
 80013d8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80013dc:	677b      	str	r3, [r7, #116]	; 0x74
    pCol4 = p4;
 80013de:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80013e2:	673b      	str	r3, [r7, #112]	; 0x70
    pEnd1 = p2 - 1;     /* points to imaginary values by default */
 80013e4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80013e8:	3b04      	subs	r3, #4
 80013ea:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    pEnd2 = p3 - 1;
 80013ee:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80013f2:	3b04      	subs	r3, #4
 80013f4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    pEnd3 = p4 - 1;
 80013f8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80013fc:	3b04      	subs	r3, #4
 80013fe:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    pEnd4 = pEnd3 + L;
 8001402:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001406:	009b      	lsls	r3, r3, #2
 8001408:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 800140c:	4413      	add	r3, r2
 800140e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

    tw2 = tw3 = tw4 = (float32_t *) S->pTwiddle;
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	685b      	ldr	r3, [r3, #4]
 8001416:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800141a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800141e:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8001422:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8001426:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

    L >>= 1;
 800142a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800142e:	085b      	lsrs	r3, r3, #1
 8001430:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80

    /* do four dot Fourier transform */

    twMod2 = 2;
 8001434:	2302      	movs	r3, #2
 8001436:	66fb      	str	r3, [r7, #108]	; 0x6c
    twMod3 = 4;
 8001438:	2304      	movs	r3, #4
 800143a:	66bb      	str	r3, [r7, #104]	; 0x68
    twMod4 = 6;
 800143c:	2306      	movs	r3, #6
 800143e:	667b      	str	r3, [r7, #100]	; 0x64

    /* TOP */
    p1ap3_0 = p1[0] + p3[0];
 8001440:	683b      	ldr	r3, [r7, #0]
 8001442:	ed93 7a00 	vldr	s14, [r3]
 8001446:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800144a:	edd3 7a00 	vldr	s15, [r3]
 800144e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001452:	edc7 7a18 	vstr	s15, [r7, #96]	; 0x60
    p1sp3_0 = p1[0] - p3[0];
 8001456:	683b      	ldr	r3, [r7, #0]
 8001458:	ed93 7a00 	vldr	s14, [r3]
 800145c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001460:	edd3 7a00 	vldr	s15, [r3]
 8001464:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001468:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c
    p1ap3_1 = p1[1] + p3[1];
 800146c:	683b      	ldr	r3, [r7, #0]
 800146e:	3304      	adds	r3, #4
 8001470:	ed93 7a00 	vldr	s14, [r3]
 8001474:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001478:	3304      	adds	r3, #4
 800147a:	edd3 7a00 	vldr	s15, [r3]
 800147e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001482:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
    p1sp3_1 = p1[1] - p3[1];
 8001486:	683b      	ldr	r3, [r7, #0]
 8001488:	3304      	adds	r3, #4
 800148a:	ed93 7a00 	vldr	s14, [r3]
 800148e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001492:	3304      	adds	r3, #4
 8001494:	edd3 7a00 	vldr	s15, [r3]
 8001498:	ee77 7a67 	vsub.f32	s15, s14, s15
 800149c:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54

    /* col 2 */
    t2[0] = p1sp3_0 + p2[1] - p4[1];
 80014a0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80014a4:	3304      	adds	r3, #4
 80014a6:	ed93 7a00 	vldr	s14, [r3]
 80014aa:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 80014ae:	ee37 7a27 	vadd.f32	s14, s14, s15
 80014b2:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80014b6:	3304      	adds	r3, #4
 80014b8:	edd3 7a00 	vldr	s15, [r3]
 80014bc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80014c0:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
    t2[1] = p1sp3_1 - p2[0] + p4[0];
 80014c4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80014c8:	edd3 7a00 	vldr	s15, [r3]
 80014cc:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 80014d0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80014d4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80014d8:	edd3 7a00 	vldr	s15, [r3]
 80014dc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80014e0:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
    /* col 3 */
    t3[0] = p1ap3_0 - p2[0] - p4[0];
 80014e4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80014e8:	edd3 7a00 	vldr	s15, [r3]
 80014ec:	ed97 7a18 	vldr	s14, [r7, #96]	; 0x60
 80014f0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80014f4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80014f8:	edd3 7a00 	vldr	s15, [r3]
 80014fc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001500:	edc7 7a07 	vstr	s15, [r7, #28]
    t3[1] = p1ap3_1 - p2[1] - p4[1];
 8001504:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001508:	3304      	adds	r3, #4
 800150a:	edd3 7a00 	vldr	s15, [r3]
 800150e:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 8001512:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001516:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800151a:	3304      	adds	r3, #4
 800151c:	edd3 7a00 	vldr	s15, [r3]
 8001520:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001524:	edc7 7a08 	vstr	s15, [r7, #32]
    /* col 4 */
    t4[0] = p1sp3_0 - p2[1] + p4[1];
 8001528:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800152c:	3304      	adds	r3, #4
 800152e:	edd3 7a00 	vldr	s15, [r3]
 8001532:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 8001536:	ee37 7a67 	vsub.f32	s14, s14, s15
 800153a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800153e:	3304      	adds	r3, #4
 8001540:	edd3 7a00 	vldr	s15, [r3]
 8001544:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001548:	edc7 7a03 	vstr	s15, [r7, #12]
    t4[1] = p1sp3_1 + p2[0] - p4[0];
 800154c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001550:	ed93 7a00 	vldr	s14, [r3]
 8001554:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8001558:	ee37 7a27 	vadd.f32	s14, s14, s15
 800155c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001560:	edd3 7a00 	vldr	s15, [r3]
 8001564:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001568:	edc7 7a04 	vstr	s15, [r7, #16]
    /* col 1 */
    *p1++ = p1ap3_0 + p2[0] + p4[0];
 800156c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001570:	ed93 7a00 	vldr	s14, [r3]
 8001574:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8001578:	ee37 7a27 	vadd.f32	s14, s14, s15
 800157c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001580:	edd3 7a00 	vldr	s15, [r3]
 8001584:	683b      	ldr	r3, [r7, #0]
 8001586:	1d1a      	adds	r2, r3, #4
 8001588:	603a      	str	r2, [r7, #0]
 800158a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800158e:	edc3 7a00 	vstr	s15, [r3]
    *p1++ = p1ap3_1 + p2[1] + p4[1];
 8001592:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001596:	3304      	adds	r3, #4
 8001598:	ed93 7a00 	vldr	s14, [r3]
 800159c:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 80015a0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80015a4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80015a8:	3304      	adds	r3, #4
 80015aa:	edd3 7a00 	vldr	s15, [r3]
 80015ae:	683b      	ldr	r3, [r7, #0]
 80015b0:	1d1a      	adds	r2, r3, #4
 80015b2:	603a      	str	r2, [r7, #0]
 80015b4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80015b8:	edc3 7a00 	vstr	s15, [r3]

    /* Twiddle factors are ones */
    *p2++ = t2[0];
 80015bc:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80015c0:	1d1a      	adds	r2, r3, #4
 80015c2:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
 80015c6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80015c8:	601a      	str	r2, [r3, #0]
    *p2++ = t2[1];
 80015ca:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80015ce:	1d1a      	adds	r2, r3, #4
 80015d0:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
 80015d4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80015d6:	601a      	str	r2, [r3, #0]
    *p3++ = t3[0];
 80015d8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80015dc:	1d1a      	adds	r2, r3, #4
 80015de:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80015e2:	69fa      	ldr	r2, [r7, #28]
 80015e4:	601a      	str	r2, [r3, #0]
    *p3++ = t3[1];
 80015e6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80015ea:	1d1a      	adds	r2, r3, #4
 80015ec:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80015f0:	6a3a      	ldr	r2, [r7, #32]
 80015f2:	601a      	str	r2, [r3, #0]
    *p4++ = t4[0];
 80015f4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80015f8:	1d1a      	adds	r2, r3, #4
 80015fa:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 80015fe:	68fa      	ldr	r2, [r7, #12]
 8001600:	601a      	str	r2, [r3, #0]
    *p4++ = t4[1];
 8001602:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001606:	1d1a      	adds	r2, r3, #4
 8001608:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 800160c:	693a      	ldr	r2, [r7, #16]
 800160e:	601a      	str	r2, [r3, #0]

    tw2 += twMod2;
 8001610:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001612:	009b      	lsls	r3, r3, #2
 8001614:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 8001618:	4413      	add	r3, r2
 800161a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    tw3 += twMod3;
 800161e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001620:	009b      	lsls	r3, r3, #2
 8001622:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8001626:	4413      	add	r3, r2
 8001628:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    tw4 += twMod4;
 800162c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800162e:	009b      	lsls	r3, r3, #2
 8001630:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8001634:	4413      	add	r3, r2
 8001636:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94

    for (l = (L - 2) >> 1; l > 0; l-- )
 800163a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800163e:	3b02      	subs	r3, #2
 8001640:	085b      	lsrs	r3, r3, #1
 8001642:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8001646:	e31c      	b.n	8001c82 <arm_cfft_radix8by4_f32+0x8f8>
    {
      /* TOP */
      p1ap3_0 = p1[0] + p3[0];
 8001648:	683b      	ldr	r3, [r7, #0]
 800164a:	ed93 7a00 	vldr	s14, [r3]
 800164e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001652:	edd3 7a00 	vldr	s15, [r3]
 8001656:	ee77 7a27 	vadd.f32	s15, s14, s15
 800165a:	edc7 7a18 	vstr	s15, [r7, #96]	; 0x60
      p1sp3_0 = p1[0] - p3[0];
 800165e:	683b      	ldr	r3, [r7, #0]
 8001660:	ed93 7a00 	vldr	s14, [r3]
 8001664:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001668:	edd3 7a00 	vldr	s15, [r3]
 800166c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001670:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c
      p1ap3_1 = p1[1] + p3[1];
 8001674:	683b      	ldr	r3, [r7, #0]
 8001676:	3304      	adds	r3, #4
 8001678:	ed93 7a00 	vldr	s14, [r3]
 800167c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001680:	3304      	adds	r3, #4
 8001682:	edd3 7a00 	vldr	s15, [r3]
 8001686:	ee77 7a27 	vadd.f32	s15, s14, s15
 800168a:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
      p1sp3_1 = p1[1] - p3[1];
 800168e:	683b      	ldr	r3, [r7, #0]
 8001690:	3304      	adds	r3, #4
 8001692:	ed93 7a00 	vldr	s14, [r3]
 8001696:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800169a:	3304      	adds	r3, #4
 800169c:	edd3 7a00 	vldr	s15, [r3]
 80016a0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80016a4:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
      /* col 2 */
      t2[0] = p1sp3_0 + p2[1] - p4[1];
 80016a8:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80016ac:	3304      	adds	r3, #4
 80016ae:	ed93 7a00 	vldr	s14, [r3]
 80016b2:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 80016b6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80016ba:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80016be:	3304      	adds	r3, #4
 80016c0:	edd3 7a00 	vldr	s15, [r3]
 80016c4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80016c8:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
      t2[1] = p1sp3_1 - p2[0] + p4[0];
 80016cc:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80016d0:	edd3 7a00 	vldr	s15, [r3]
 80016d4:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 80016d8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80016dc:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80016e0:	edd3 7a00 	vldr	s15, [r3]
 80016e4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80016e8:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
      /* col 3 */
      t3[0] = p1ap3_0 - p2[0] - p4[0];
 80016ec:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80016f0:	edd3 7a00 	vldr	s15, [r3]
 80016f4:	ed97 7a18 	vldr	s14, [r7, #96]	; 0x60
 80016f8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80016fc:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001700:	edd3 7a00 	vldr	s15, [r3]
 8001704:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001708:	edc7 7a07 	vstr	s15, [r7, #28]
      t3[1] = p1ap3_1 - p2[1] - p4[1];
 800170c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001710:	3304      	adds	r3, #4
 8001712:	edd3 7a00 	vldr	s15, [r3]
 8001716:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 800171a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800171e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001722:	3304      	adds	r3, #4
 8001724:	edd3 7a00 	vldr	s15, [r3]
 8001728:	ee77 7a67 	vsub.f32	s15, s14, s15
 800172c:	edc7 7a08 	vstr	s15, [r7, #32]
      /* col 4 */
      t4[0] = p1sp3_0 - p2[1] + p4[1];
 8001730:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001734:	3304      	adds	r3, #4
 8001736:	edd3 7a00 	vldr	s15, [r3]
 800173a:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 800173e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001742:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001746:	3304      	adds	r3, #4
 8001748:	edd3 7a00 	vldr	s15, [r3]
 800174c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001750:	edc7 7a03 	vstr	s15, [r7, #12]
      t4[1] = p1sp3_1 + p2[0] - p4[0];
 8001754:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001758:	ed93 7a00 	vldr	s14, [r3]
 800175c:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8001760:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001764:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001768:	edd3 7a00 	vldr	s15, [r3]
 800176c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001770:	edc7 7a04 	vstr	s15, [r7, #16]
      /* col 1 - top */
      *p1++ = p1ap3_0 + p2[0] + p4[0];
 8001774:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001778:	ed93 7a00 	vldr	s14, [r3]
 800177c:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8001780:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001784:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001788:	edd3 7a00 	vldr	s15, [r3]
 800178c:	683b      	ldr	r3, [r7, #0]
 800178e:	1d1a      	adds	r2, r3, #4
 8001790:	603a      	str	r2, [r7, #0]
 8001792:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001796:	edc3 7a00 	vstr	s15, [r3]
      *p1++ = p1ap3_1 + p2[1] + p4[1];
 800179a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800179e:	3304      	adds	r3, #4
 80017a0:	ed93 7a00 	vldr	s14, [r3]
 80017a4:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 80017a8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80017ac:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80017b0:	3304      	adds	r3, #4
 80017b2:	edd3 7a00 	vldr	s15, [r3]
 80017b6:	683b      	ldr	r3, [r7, #0]
 80017b8:	1d1a      	adds	r2, r3, #4
 80017ba:	603a      	str	r2, [r7, #0]
 80017bc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80017c0:	edc3 7a00 	vstr	s15, [r3]

      /* BOTTOM */
      p1ap3_1 = pEnd1[-1] + pEnd3[-1];
 80017c4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80017c8:	3b04      	subs	r3, #4
 80017ca:	ed93 7a00 	vldr	s14, [r3]
 80017ce:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80017d2:	3b04      	subs	r3, #4
 80017d4:	edd3 7a00 	vldr	s15, [r3]
 80017d8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80017dc:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
      p1sp3_1 = pEnd1[-1] - pEnd3[-1];
 80017e0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80017e4:	3b04      	subs	r3, #4
 80017e6:	ed93 7a00 	vldr	s14, [r3]
 80017ea:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80017ee:	3b04      	subs	r3, #4
 80017f0:	edd3 7a00 	vldr	s15, [r3]
 80017f4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80017f8:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
      p1ap3_0 = pEnd1[ 0] + pEnd3[0];
 80017fc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001800:	ed93 7a00 	vldr	s14, [r3]
 8001804:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8001808:	edd3 7a00 	vldr	s15, [r3]
 800180c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001810:	edc7 7a18 	vstr	s15, [r7, #96]	; 0x60
      p1sp3_0 = pEnd1[ 0] - pEnd3[0];
 8001814:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001818:	ed93 7a00 	vldr	s14, [r3]
 800181c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8001820:	edd3 7a00 	vldr	s15, [r3]
 8001824:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001828:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c
      /* col 2 */
      t2[2] = pEnd2[0] - pEnd4[0] + p1sp3_1;
 800182c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8001830:	ed93 7a00 	vldr	s14, [r3]
 8001834:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8001838:	edd3 7a00 	vldr	s15, [r3]
 800183c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001840:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8001844:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001848:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
      t2[3] = pEnd1[0] - pEnd3[0] - pEnd2[-1] + pEnd4[-1];
 800184c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001850:	ed93 7a00 	vldr	s14, [r3]
 8001854:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8001858:	edd3 7a00 	vldr	s15, [r3]
 800185c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001860:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8001864:	3b04      	subs	r3, #4
 8001866:	edd3 7a00 	vldr	s15, [r3]
 800186a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800186e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8001872:	3b04      	subs	r3, #4
 8001874:	edd3 7a00 	vldr	s15, [r3]
 8001878:	ee77 7a27 	vadd.f32	s15, s14, s15
 800187c:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
      /* col 3 */
      t3[2] = p1ap3_1 - pEnd2[-1] - pEnd4[-1];
 8001880:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8001884:	3b04      	subs	r3, #4
 8001886:	edd3 7a00 	vldr	s15, [r3]
 800188a:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 800188e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001892:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8001896:	3b04      	subs	r3, #4
 8001898:	edd3 7a00 	vldr	s15, [r3]
 800189c:	ee77 7a67 	vsub.f32	s15, s14, s15
 80018a0:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
      t3[3] = p1ap3_0 - pEnd2[ 0] - pEnd4[ 0];
 80018a4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80018a8:	edd3 7a00 	vldr	s15, [r3]
 80018ac:	ed97 7a18 	vldr	s14, [r7, #96]	; 0x60
 80018b0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80018b4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80018b8:	edd3 7a00 	vldr	s15, [r3]
 80018bc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80018c0:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
      /* col 4 */
      t4[2] = pEnd2[ 0] - pEnd4[ 0] - p1sp3_1;
 80018c4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80018c8:	ed93 7a00 	vldr	s14, [r3]
 80018cc:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80018d0:	edd3 7a00 	vldr	s15, [r3]
 80018d4:	ee37 7a67 	vsub.f32	s14, s14, s15
 80018d8:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 80018dc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80018e0:	edc7 7a05 	vstr	s15, [r7, #20]
      t4[3] = pEnd4[-1] - pEnd2[-1] - p1sp3_0;
 80018e4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80018e8:	3b04      	subs	r3, #4
 80018ea:	ed93 7a00 	vldr	s14, [r3]
 80018ee:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80018f2:	3b04      	subs	r3, #4
 80018f4:	edd3 7a00 	vldr	s15, [r3]
 80018f8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80018fc:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8001900:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001904:	edc7 7a06 	vstr	s15, [r7, #24]
      /* col 1 - Bottom */
      *pEnd1-- = p1ap3_0 + pEnd2[ 0] + pEnd4[ 0];
 8001908:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800190c:	ed93 7a00 	vldr	s14, [r3]
 8001910:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8001914:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001918:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800191c:	edd3 7a00 	vldr	s15, [r3]
 8001920:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001924:	1f1a      	subs	r2, r3, #4
 8001926:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800192a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800192e:	edc3 7a00 	vstr	s15, [r3]
      *pEnd1-- = p1ap3_1 + pEnd2[-1] + pEnd4[-1];
 8001932:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8001936:	3b04      	subs	r3, #4
 8001938:	ed93 7a00 	vldr	s14, [r3]
 800193c:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8001940:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001944:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8001948:	3b04      	subs	r3, #4
 800194a:	edd3 7a00 	vldr	s15, [r3]
 800194e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001952:	1f1a      	subs	r2, r3, #4
 8001954:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8001958:	ee77 7a27 	vadd.f32	s15, s14, s15
 800195c:	edc3 7a00 	vstr	s15, [r3]

      /* COL 2 */
      /* read twiddle factors */
      twR = *tw2++;
 8001960:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8001964:	1d1a      	adds	r2, r3, #4
 8001966:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	653b      	str	r3, [r7, #80]	; 0x50
      twI = *tw2++;
 800196e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8001972:	1d1a      	adds	r2, r3, #4
 8001974:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	64fb      	str	r3, [r7, #76]	; 0x4c
      /* multiply by twiddle factors */
      /*  let    Z1 = a + i(b),   Z2 = c + i(d) */
      /*   =>  Z1 * Z2  =  (a*c - b*d) + i(b*c + a*d) */

      /* Top */
      m0 = t2[0] * twR;
 800197c:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8001980:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8001984:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001988:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
      m1 = t2[1] * twI;
 800198c:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8001990:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8001994:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001998:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
      m2 = t2[1] * twR;
 800199c:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 80019a0:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 80019a4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80019a8:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
      m3 = t2[0] * twI;
 80019ac:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80019b0:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 80019b4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80019b8:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c

      *p2++ = m0 + m1;
 80019bc:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80019c0:	1d1a      	adds	r2, r3, #4
 80019c2:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
 80019c6:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 80019ca:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 80019ce:	ee77 7a27 	vadd.f32	s15, s14, s15
 80019d2:	edc3 7a00 	vstr	s15, [r3]
      *p2++ = m2 - m3;
 80019d6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80019da:	1d1a      	adds	r2, r3, #4
 80019dc:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
 80019e0:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 80019e4:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 80019e8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80019ec:	edc3 7a00 	vstr	s15, [r3]
      /* use vertical symmetry col 2 */
      /* 0.9997 - 0.0245i  <==>  0.0245 - 0.9997i */
      /* Bottom */
      m0 = t2[3] * twI;
 80019f0:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 80019f4:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 80019f8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80019fc:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
      m1 = t2[2] * twR;
 8001a00:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8001a04:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8001a08:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a0c:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
      m2 = t2[2] * twI;
 8001a10:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8001a14:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8001a18:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a1c:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
      m3 = t2[3] * twR;
 8001a20:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8001a24:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8001a28:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a2c:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c

      *pEnd2-- = m0 - m1;
 8001a30:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8001a34:	1f1a      	subs	r2, r3, #4
 8001a36:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8001a3a:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8001a3e:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001a42:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001a46:	edc3 7a00 	vstr	s15, [r3]
      *pEnd2-- = m2 + m3;
 8001a4a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8001a4e:	1f1a      	subs	r2, r3, #4
 8001a50:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8001a54:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8001a58:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8001a5c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a60:	edc3 7a00 	vstr	s15, [r3]

      /* COL 3 */
      twR = tw3[0];
 8001a64:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	653b      	str	r3, [r7, #80]	; 0x50
      twI = tw3[1];
 8001a6c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8001a70:	3304      	adds	r3, #4
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	64fb      	str	r3, [r7, #76]	; 0x4c
      tw3 += twMod3;
 8001a76:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001a78:	009b      	lsls	r3, r3, #2
 8001a7a:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8001a7e:	4413      	add	r3, r2
 8001a80:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
      /* Top */
      m0 = t3[0] * twR;
 8001a84:	edd7 7a07 	vldr	s15, [r7, #28]
 8001a88:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8001a8c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a90:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
      m1 = t3[1] * twI;
 8001a94:	edd7 7a08 	vldr	s15, [r7, #32]
 8001a98:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8001a9c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001aa0:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
      m2 = t3[1] * twR;
 8001aa4:	edd7 7a08 	vldr	s15, [r7, #32]
 8001aa8:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8001aac:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001ab0:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
      m3 = t3[0] * twI;
 8001ab4:	edd7 7a07 	vldr	s15, [r7, #28]
 8001ab8:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8001abc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001ac0:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c

      *p3++ = m0 + m1;
 8001ac4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001ac8:	1d1a      	adds	r2, r3, #4
 8001aca:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8001ace:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8001ad2:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001ad6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ada:	edc3 7a00 	vstr	s15, [r3]
      *p3++ = m2 - m3;
 8001ade:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001ae2:	1d1a      	adds	r2, r3, #4
 8001ae4:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8001ae8:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8001aec:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8001af0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001af4:	edc3 7a00 	vstr	s15, [r3]
      /* use vertical symmetry col 3 */
      /* 0.9988 - 0.0491i  <==>  -0.9988 - 0.0491i */
      /* Bottom */
      m0 = -t3[3] * twR;
 8001af8:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8001afc:	eef1 7a67 	vneg.f32	s15, s15
 8001b00:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8001b04:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b08:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
      m1 =  t3[2] * twI;
 8001b0c:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001b10:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8001b14:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b18:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
      m2 =  t3[2] * twR;
 8001b1c:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001b20:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8001b24:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b28:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
      m3 =  t3[3] * twI;
 8001b2c:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8001b30:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8001b34:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b38:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c

      *pEnd3-- = m0 - m1;
 8001b3c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8001b40:	1f1a      	subs	r2, r3, #4
 8001b42:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8001b46:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8001b4a:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001b4e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b52:	edc3 7a00 	vstr	s15, [r3]
      *pEnd3-- = m3 - m2;
 8001b56:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8001b5a:	1f1a      	subs	r2, r3, #4
 8001b5c:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8001b60:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8001b64:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8001b68:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b6c:	edc3 7a00 	vstr	s15, [r3]

      /* COL 4 */
      twR = tw4[0];
 8001b70:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	653b      	str	r3, [r7, #80]	; 0x50
      twI = tw4[1];
 8001b78:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8001b7c:	3304      	adds	r3, #4
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	64fb      	str	r3, [r7, #76]	; 0x4c
      tw4 += twMod4;
 8001b82:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001b84:	009b      	lsls	r3, r3, #2
 8001b86:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8001b8a:	4413      	add	r3, r2
 8001b8c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
      /* Top */
      m0 = t4[0] * twR;
 8001b90:	edd7 7a03 	vldr	s15, [r7, #12]
 8001b94:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8001b98:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b9c:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
      m1 = t4[1] * twI;
 8001ba0:	edd7 7a04 	vldr	s15, [r7, #16]
 8001ba4:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8001ba8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001bac:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
      m2 = t4[1] * twR;
 8001bb0:	edd7 7a04 	vldr	s15, [r7, #16]
 8001bb4:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8001bb8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001bbc:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
      m3 = t4[0] * twI;
 8001bc0:	edd7 7a03 	vldr	s15, [r7, #12]
 8001bc4:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8001bc8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001bcc:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c

      *p4++ = m0 + m1;
 8001bd0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001bd4:	1d1a      	adds	r2, r3, #4
 8001bd6:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8001bda:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8001bde:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001be2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001be6:	edc3 7a00 	vstr	s15, [r3]
      *p4++ = m2 - m3;
 8001bea:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001bee:	1d1a      	adds	r2, r3, #4
 8001bf0:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8001bf4:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8001bf8:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8001bfc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001c00:	edc3 7a00 	vstr	s15, [r3]
      /* use vertical symmetry col 4 */
      /* 0.9973 - 0.0736i  <==>  -0.0736 + 0.9973i */
      /* Bottom */
      m0 = t4[3] * twI;
 8001c04:	edd7 7a06 	vldr	s15, [r7, #24]
 8001c08:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8001c0c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c10:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
      m1 = t4[2] * twR;
 8001c14:	edd7 7a05 	vldr	s15, [r7, #20]
 8001c18:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8001c1c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c20:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
      m2 = t4[2] * twI;
 8001c24:	edd7 7a05 	vldr	s15, [r7, #20]
 8001c28:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8001c2c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c30:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
      m3 = t4[3] * twR;
 8001c34:	edd7 7a06 	vldr	s15, [r7, #24]
 8001c38:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8001c3c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c40:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c

      *pEnd4-- = m0 - m1;
 8001c44:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8001c48:	1f1a      	subs	r2, r3, #4
 8001c4a:	f8c7 20a0 	str.w	r2, [r7, #160]	; 0xa0
 8001c4e:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8001c52:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001c56:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001c5a:	edc3 7a00 	vstr	s15, [r3]
      *pEnd4-- = m2 + m3;
 8001c5e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8001c62:	1f1a      	subs	r2, r3, #4
 8001c64:	f8c7 20a0 	str.w	r2, [r7, #160]	; 0xa0
 8001c68:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8001c6c:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8001c70:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c74:	edc3 7a00 	vstr	s15, [r3]
    for (l = (L - 2) >> 1; l > 0; l-- )
 8001c78:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001c7c:	3b01      	subs	r3, #1
 8001c7e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8001c82:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	f47f acde 	bne.w	8001648 <arm_cfft_radix8by4_f32+0x2be>
    }

    /* MIDDLE */
    /* Twiddle factors are */
    /*  1.0000  0.7071-0.7071i  -1.0000i  -0.7071-0.7071i */
    p1ap3_0 = p1[0] + p3[0];
 8001c8c:	683b      	ldr	r3, [r7, #0]
 8001c8e:	ed93 7a00 	vldr	s14, [r3]
 8001c92:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001c96:	edd3 7a00 	vldr	s15, [r3]
 8001c9a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c9e:	edc7 7a18 	vstr	s15, [r7, #96]	; 0x60
    p1sp3_0 = p1[0] - p3[0];
 8001ca2:	683b      	ldr	r3, [r7, #0]
 8001ca4:	ed93 7a00 	vldr	s14, [r3]
 8001ca8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001cac:	edd3 7a00 	vldr	s15, [r3]
 8001cb0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001cb4:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c
    p1ap3_1 = p1[1] + p3[1];
 8001cb8:	683b      	ldr	r3, [r7, #0]
 8001cba:	3304      	adds	r3, #4
 8001cbc:	ed93 7a00 	vldr	s14, [r3]
 8001cc0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001cc4:	3304      	adds	r3, #4
 8001cc6:	edd3 7a00 	vldr	s15, [r3]
 8001cca:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001cce:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
    p1sp3_1 = p1[1] - p3[1];
 8001cd2:	683b      	ldr	r3, [r7, #0]
 8001cd4:	3304      	adds	r3, #4
 8001cd6:	ed93 7a00 	vldr	s14, [r3]
 8001cda:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001cde:	3304      	adds	r3, #4
 8001ce0:	edd3 7a00 	vldr	s15, [r3]
 8001ce4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001ce8:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54

    /* col 2 */
    t2[0] = p1sp3_0 + p2[1] - p4[1];
 8001cec:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001cf0:	3304      	adds	r3, #4
 8001cf2:	ed93 7a00 	vldr	s14, [r3]
 8001cf6:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8001cfa:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001cfe:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001d02:	3304      	adds	r3, #4
 8001d04:	edd3 7a00 	vldr	s15, [r3]
 8001d08:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001d0c:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
    t2[1] = p1sp3_1 - p2[0] + p4[0];
 8001d10:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001d14:	edd3 7a00 	vldr	s15, [r3]
 8001d18:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 8001d1c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001d20:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001d24:	edd3 7a00 	vldr	s15, [r3]
 8001d28:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d2c:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
    /* col 3 */
    t3[0] = p1ap3_0 - p2[0] - p4[0];
 8001d30:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001d34:	edd3 7a00 	vldr	s15, [r3]
 8001d38:	ed97 7a18 	vldr	s14, [r7, #96]	; 0x60
 8001d3c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001d40:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001d44:	edd3 7a00 	vldr	s15, [r3]
 8001d48:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001d4c:	edc7 7a07 	vstr	s15, [r7, #28]
    t3[1] = p1ap3_1 - p2[1] - p4[1];
 8001d50:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001d54:	3304      	adds	r3, #4
 8001d56:	edd3 7a00 	vldr	s15, [r3]
 8001d5a:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 8001d5e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001d62:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001d66:	3304      	adds	r3, #4
 8001d68:	edd3 7a00 	vldr	s15, [r3]
 8001d6c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001d70:	edc7 7a08 	vstr	s15, [r7, #32]
    /* col 4 */
    t4[0] = p1sp3_0 - p2[1] + p4[1];
 8001d74:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001d78:	3304      	adds	r3, #4
 8001d7a:	edd3 7a00 	vldr	s15, [r3]
 8001d7e:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 8001d82:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001d86:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001d8a:	3304      	adds	r3, #4
 8001d8c:	edd3 7a00 	vldr	s15, [r3]
 8001d90:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d94:	edc7 7a03 	vstr	s15, [r7, #12]
    t4[1] = p1sp3_1 + p2[0] - p4[0];
 8001d98:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001d9c:	ed93 7a00 	vldr	s14, [r3]
 8001da0:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8001da4:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001da8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001dac:	edd3 7a00 	vldr	s15, [r3]
 8001db0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001db4:	edc7 7a04 	vstr	s15, [r7, #16]
    /* col 1 - Top */
    *p1++ = p1ap3_0 + p2[0] + p4[0];
 8001db8:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001dbc:	ed93 7a00 	vldr	s14, [r3]
 8001dc0:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8001dc4:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001dc8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001dcc:	edd3 7a00 	vldr	s15, [r3]
 8001dd0:	683b      	ldr	r3, [r7, #0]
 8001dd2:	1d1a      	adds	r2, r3, #4
 8001dd4:	603a      	str	r2, [r7, #0]
 8001dd6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001dda:	edc3 7a00 	vstr	s15, [r3]
    *p1++ = p1ap3_1 + p2[1] + p4[1];
 8001dde:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001de2:	3304      	adds	r3, #4
 8001de4:	ed93 7a00 	vldr	s14, [r3]
 8001de8:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8001dec:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001df0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001df4:	3304      	adds	r3, #4
 8001df6:	edd3 7a00 	vldr	s15, [r3]
 8001dfa:	683b      	ldr	r3, [r7, #0]
 8001dfc:	1d1a      	adds	r2, r3, #4
 8001dfe:	603a      	str	r2, [r7, #0]
 8001e00:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e04:	edc3 7a00 	vstr	s15, [r3]

    /* COL 2 */
    twR = tw2[0];
 8001e08:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	653b      	str	r3, [r7, #80]	; 0x50
    twI = tw2[1];
 8001e10:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8001e14:	3304      	adds	r3, #4
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	64fb      	str	r3, [r7, #76]	; 0x4c

    m0 = t2[0] * twR;
 8001e1a:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8001e1e:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8001e22:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e26:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
    m1 = t2[1] * twI;
 8001e2a:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8001e2e:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8001e32:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e36:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
    m2 = t2[1] * twR;
 8001e3a:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8001e3e:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8001e42:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e46:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
    m3 = t2[0] * twI;
 8001e4a:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8001e4e:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8001e52:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e56:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c

    *p2++ = m0 + m1;
 8001e5a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001e5e:	1d1a      	adds	r2, r3, #4
 8001e60:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
 8001e64:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8001e68:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001e6c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e70:	edc3 7a00 	vstr	s15, [r3]
    *p2++ = m2 - m3;
 8001e74:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001e78:	1d1a      	adds	r2, r3, #4
 8001e7a:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
 8001e7e:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8001e82:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8001e86:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001e8a:	edc3 7a00 	vstr	s15, [r3]
    /* COL 3 */
    twR = tw3[0];
 8001e8e:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	653b      	str	r3, [r7, #80]	; 0x50
    twI = tw3[1];
 8001e96:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8001e9a:	3304      	adds	r3, #4
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	64fb      	str	r3, [r7, #76]	; 0x4c

    m0 = t3[0] * twR;
 8001ea0:	edd7 7a07 	vldr	s15, [r7, #28]
 8001ea4:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8001ea8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001eac:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
    m1 = t3[1] * twI;
 8001eb0:	edd7 7a08 	vldr	s15, [r7, #32]
 8001eb4:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8001eb8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001ebc:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
    m2 = t3[1] * twR;
 8001ec0:	edd7 7a08 	vldr	s15, [r7, #32]
 8001ec4:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8001ec8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001ecc:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
    m3 = t3[0] * twI;
 8001ed0:	edd7 7a07 	vldr	s15, [r7, #28]
 8001ed4:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8001ed8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001edc:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c

    *p3++ = m0 + m1;
 8001ee0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001ee4:	1d1a      	adds	r2, r3, #4
 8001ee6:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8001eea:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8001eee:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001ef2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ef6:	edc3 7a00 	vstr	s15, [r3]
    *p3++ = m2 - m3;
 8001efa:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001efe:	1d1a      	adds	r2, r3, #4
 8001f00:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8001f04:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8001f08:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8001f0c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001f10:	edc3 7a00 	vstr	s15, [r3]
    /* COL 4 */
    twR = tw4[0];
 8001f14:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	653b      	str	r3, [r7, #80]	; 0x50
    twI = tw4[1];
 8001f1c:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8001f20:	3304      	adds	r3, #4
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	64fb      	str	r3, [r7, #76]	; 0x4c

    m0 = t4[0] * twR;
 8001f26:	edd7 7a03 	vldr	s15, [r7, #12]
 8001f2a:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8001f2e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f32:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
    m1 = t4[1] * twI;
 8001f36:	edd7 7a04 	vldr	s15, [r7, #16]
 8001f3a:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8001f3e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f42:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
    m2 = t4[1] * twR;
 8001f46:	edd7 7a04 	vldr	s15, [r7, #16]
 8001f4a:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8001f4e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f52:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
    m3 = t4[0] * twI;
 8001f56:	edd7 7a03 	vldr	s15, [r7, #12]
 8001f5a:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8001f5e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f62:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c

    *p4++ = m0 + m1;
 8001f66:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001f6a:	1d1a      	adds	r2, r3, #4
 8001f6c:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8001f70:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8001f74:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001f78:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f7c:	edc3 7a00 	vstr	s15, [r3]
    *p4++ = m2 - m3;
 8001f80:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001f84:	1d1a      	adds	r2, r3, #4
 8001f86:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8001f8a:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8001f8e:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8001f92:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001f96:	edc3 7a00 	vstr	s15, [r3]

    /* first col */
    arm_radix8_butterfly_f32 (pCol1, L, (float32_t *) S->pTwiddle, 4U);
 8001f9a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001f9e:	b299      	uxth	r1, r3
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	685a      	ldr	r2, [r3, #4]
 8001fa4:	2304      	movs	r3, #4
 8001fa6:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 8001fa8:	f000 f9f2 	bl	8002390 <arm_radix8_butterfly_f32>

    /* second col */
    arm_radix8_butterfly_f32 (pCol2, L, (float32_t *) S->pTwiddle, 4U);
 8001fac:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001fb0:	b299      	uxth	r1, r3
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	685a      	ldr	r2, [r3, #4]
 8001fb6:	2304      	movs	r3, #4
 8001fb8:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 8001fba:	f000 f9e9 	bl	8002390 <arm_radix8_butterfly_f32>

    /* third col */
    arm_radix8_butterfly_f32 (pCol3, L, (float32_t *) S->pTwiddle, 4U);
 8001fbe:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001fc2:	b299      	uxth	r1, r3
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	685a      	ldr	r2, [r3, #4]
 8001fc8:	2304      	movs	r3, #4
 8001fca:	6f78      	ldr	r0, [r7, #116]	; 0x74
 8001fcc:	f000 f9e0 	bl	8002390 <arm_radix8_butterfly_f32>

    /* fourth col */
    arm_radix8_butterfly_f32 (pCol4, L, (float32_t *) S->pTwiddle, 4U);
 8001fd0:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001fd4:	b299      	uxth	r1, r3
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	685a      	ldr	r2, [r3, #4]
 8001fda:	2304      	movs	r3, #4
 8001fdc:	6f38      	ldr	r0, [r7, #112]	; 0x70
 8001fde:	f000 f9d7 	bl	8002390 <arm_radix8_butterfly_f32>
}
 8001fe2:	bf00      	nop
 8001fe4:	37b0      	adds	r7, #176	; 0xb0
 8001fe6:	46bd      	mov	sp, r7
 8001fe8:	bd80      	pop	{r7, pc}

08001fea <arm_cfft_f32>:
void arm_cfft_f32(
  const arm_cfft_instance_f32 * S,
        float32_t * p1,
        uint8_t ifftFlag,
        uint8_t bitReverseFlag)
{
 8001fea:	b580      	push	{r7, lr}
 8001fec:	b088      	sub	sp, #32
 8001fee:	af00      	add	r7, sp, #0
 8001ff0:	60f8      	str	r0, [r7, #12]
 8001ff2:	60b9      	str	r1, [r7, #8]
 8001ff4:	4611      	mov	r1, r2
 8001ff6:	461a      	mov	r2, r3
 8001ff8:	460b      	mov	r3, r1
 8001ffa:	71fb      	strb	r3, [r7, #7]
 8001ffc:	4613      	mov	r3, r2
 8001ffe:	71bb      	strb	r3, [r7, #6]
  uint32_t  L = S->fftLen, l;
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	881b      	ldrh	r3, [r3, #0]
 8002004:	617b      	str	r3, [r7, #20]
  float32_t invL, * pSrc;

  if (ifftFlag == 1U)
 8002006:	79fb      	ldrb	r3, [r7, #7]
 8002008:	2b01      	cmp	r3, #1
 800200a:	d117      	bne.n	800203c <arm_cfft_f32+0x52>
  {
    /* Conjugate input data */
    pSrc = p1 + 1;
 800200c:	68bb      	ldr	r3, [r7, #8]
 800200e:	3304      	adds	r3, #4
 8002010:	61bb      	str	r3, [r7, #24]
    for (l = 0; l < L; l++)
 8002012:	2300      	movs	r3, #0
 8002014:	61fb      	str	r3, [r7, #28]
 8002016:	e00d      	b.n	8002034 <arm_cfft_f32+0x4a>
    {
      *pSrc = -*pSrc;
 8002018:	69bb      	ldr	r3, [r7, #24]
 800201a:	edd3 7a00 	vldr	s15, [r3]
 800201e:	eef1 7a67 	vneg.f32	s15, s15
 8002022:	69bb      	ldr	r3, [r7, #24]
 8002024:	edc3 7a00 	vstr	s15, [r3]
      pSrc += 2;
 8002028:	69bb      	ldr	r3, [r7, #24]
 800202a:	3308      	adds	r3, #8
 800202c:	61bb      	str	r3, [r7, #24]
    for (l = 0; l < L; l++)
 800202e:	69fb      	ldr	r3, [r7, #28]
 8002030:	3301      	adds	r3, #1
 8002032:	61fb      	str	r3, [r7, #28]
 8002034:	69fa      	ldr	r2, [r7, #28]
 8002036:	697b      	ldr	r3, [r7, #20]
 8002038:	429a      	cmp	r2, r3
 800203a:	d3ed      	bcc.n	8002018 <arm_cfft_f32+0x2e>
    }
  }

  switch (L)
 800203c:	697b      	ldr	r3, [r7, #20]
 800203e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002042:	d040      	beq.n	80020c6 <arm_cfft_f32+0xdc>
 8002044:	697b      	ldr	r3, [r7, #20]
 8002046:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800204a:	d845      	bhi.n	80020d8 <arm_cfft_f32+0xee>
 800204c:	697b      	ldr	r3, [r7, #20]
 800204e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002052:	d033      	beq.n	80020bc <arm_cfft_f32+0xd2>
 8002054:	697b      	ldr	r3, [r7, #20]
 8002056:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800205a:	d83d      	bhi.n	80020d8 <arm_cfft_f32+0xee>
 800205c:	697b      	ldr	r3, [r7, #20]
 800205e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002062:	d026      	beq.n	80020b2 <arm_cfft_f32+0xc8>
 8002064:	697b      	ldr	r3, [r7, #20]
 8002066:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800206a:	d835      	bhi.n	80020d8 <arm_cfft_f32+0xee>
 800206c:	697b      	ldr	r3, [r7, #20]
 800206e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002072:	d028      	beq.n	80020c6 <arm_cfft_f32+0xdc>
 8002074:	697b      	ldr	r3, [r7, #20]
 8002076:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800207a:	d82d      	bhi.n	80020d8 <arm_cfft_f32+0xee>
 800207c:	697b      	ldr	r3, [r7, #20]
 800207e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002082:	d01b      	beq.n	80020bc <arm_cfft_f32+0xd2>
 8002084:	697b      	ldr	r3, [r7, #20]
 8002086:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800208a:	d825      	bhi.n	80020d8 <arm_cfft_f32+0xee>
 800208c:	697b      	ldr	r3, [r7, #20]
 800208e:	2b80      	cmp	r3, #128	; 0x80
 8002090:	d00f      	beq.n	80020b2 <arm_cfft_f32+0xc8>
 8002092:	697b      	ldr	r3, [r7, #20]
 8002094:	2b80      	cmp	r3, #128	; 0x80
 8002096:	d81f      	bhi.n	80020d8 <arm_cfft_f32+0xee>
 8002098:	697b      	ldr	r3, [r7, #20]
 800209a:	2b40      	cmp	r3, #64	; 0x40
 800209c:	d013      	beq.n	80020c6 <arm_cfft_f32+0xdc>
 800209e:	697b      	ldr	r3, [r7, #20]
 80020a0:	2b40      	cmp	r3, #64	; 0x40
 80020a2:	d819      	bhi.n	80020d8 <arm_cfft_f32+0xee>
 80020a4:	697b      	ldr	r3, [r7, #20]
 80020a6:	2b10      	cmp	r3, #16
 80020a8:	d003      	beq.n	80020b2 <arm_cfft_f32+0xc8>
 80020aa:	697b      	ldr	r3, [r7, #20]
 80020ac:	2b20      	cmp	r3, #32
 80020ae:	d005      	beq.n	80020bc <arm_cfft_f32+0xd2>
 80020b0:	e012      	b.n	80020d8 <arm_cfft_f32+0xee>
  {
  case 16:
  case 128:
  case 1024:
    arm_cfft_radix8by2_f32 ( (arm_cfft_instance_f32 *) S, p1);
 80020b2:	68b9      	ldr	r1, [r7, #8]
 80020b4:	68f8      	ldr	r0, [r7, #12]
 80020b6:	f7fe ff74 	bl	8000fa2 <arm_cfft_radix8by2_f32>
    break;
 80020ba:	e00d      	b.n	80020d8 <arm_cfft_f32+0xee>
  case 32:
  case 256:
  case 2048:
    arm_cfft_radix8by4_f32 ( (arm_cfft_instance_f32 *) S, p1);
 80020bc:	68b9      	ldr	r1, [r7, #8]
 80020be:	68f8      	ldr	r0, [r7, #12]
 80020c0:	f7ff f963 	bl	800138a <arm_cfft_radix8by4_f32>
    break;
 80020c4:	e008      	b.n	80020d8 <arm_cfft_f32+0xee>
  case 64:
  case 512:
  case 4096:
    arm_radix8_butterfly_f32 ( p1, L, (float32_t *) S->pTwiddle, 1);
 80020c6:	697b      	ldr	r3, [r7, #20]
 80020c8:	b299      	uxth	r1, r3
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	685a      	ldr	r2, [r3, #4]
 80020ce:	2301      	movs	r3, #1
 80020d0:	68b8      	ldr	r0, [r7, #8]
 80020d2:	f000 f95d 	bl	8002390 <arm_radix8_butterfly_f32>
    break;
 80020d6:	bf00      	nop
  }

  if ( bitReverseFlag )
 80020d8:	79bb      	ldrb	r3, [r7, #6]
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d007      	beq.n	80020ee <arm_cfft_f32+0x104>
    arm_bitreversal_32 ((uint32_t*) p1, S->bitRevLength, S->pBitRevTable);
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	8999      	ldrh	r1, [r3, #12]
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	689b      	ldr	r3, [r3, #8]
 80020e6:	461a      	mov	r2, r3
 80020e8:	68b8      	ldr	r0, [r7, #8]
 80020ea:	f7fe ff01 	bl	8000ef0 <arm_bitreversal_32>

  if (ifftFlag == 1U)
 80020ee:	79fb      	ldrb	r3, [r7, #7]
 80020f0:	2b01      	cmp	r3, #1
 80020f2:	d130      	bne.n	8002156 <arm_cfft_f32+0x16c>
  {
    invL = 1.0f / (float32_t)L;
 80020f4:	697b      	ldr	r3, [r7, #20]
 80020f6:	ee07 3a90 	vmov	s15, r3
 80020fa:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80020fe:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002102:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002106:	edc7 7a04 	vstr	s15, [r7, #16]

    /* Conjugate and scale output data */
    pSrc = p1;
 800210a:	68bb      	ldr	r3, [r7, #8]
 800210c:	61bb      	str	r3, [r7, #24]
    for (l= 0; l < L; l++)
 800210e:	2300      	movs	r3, #0
 8002110:	61fb      	str	r3, [r7, #28]
 8002112:	e01c      	b.n	800214e <arm_cfft_f32+0x164>
    {
      *pSrc++ *=   invL ;
 8002114:	69bb      	ldr	r3, [r7, #24]
 8002116:	1d1a      	adds	r2, r3, #4
 8002118:	61ba      	str	r2, [r7, #24]
 800211a:	ed93 7a00 	vldr	s14, [r3]
 800211e:	edd7 7a04 	vldr	s15, [r7, #16]
 8002122:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002126:	edc3 7a00 	vstr	s15, [r3]
      *pSrc    = -(*pSrc) * invL;
 800212a:	69bb      	ldr	r3, [r7, #24]
 800212c:	edd3 7a00 	vldr	s15, [r3]
 8002130:	eeb1 7a67 	vneg.f32	s14, s15
 8002134:	edd7 7a04 	vldr	s15, [r7, #16]
 8002138:	ee67 7a27 	vmul.f32	s15, s14, s15
 800213c:	69bb      	ldr	r3, [r7, #24]
 800213e:	edc3 7a00 	vstr	s15, [r3]
      pSrc++;
 8002142:	69bb      	ldr	r3, [r7, #24]
 8002144:	3304      	adds	r3, #4
 8002146:	61bb      	str	r3, [r7, #24]
    for (l= 0; l < L; l++)
 8002148:	69fb      	ldr	r3, [r7, #28]
 800214a:	3301      	adds	r3, #1
 800214c:	61fb      	str	r3, [r7, #28]
 800214e:	69fa      	ldr	r2, [r7, #28]
 8002150:	697b      	ldr	r3, [r7, #20]
 8002152:	429a      	cmp	r2, r3
 8002154:	d3de      	bcc.n	8002114 <arm_cfft_f32+0x12a>
    }
  }
}
 8002156:	bf00      	nop
 8002158:	3720      	adds	r7, #32
 800215a:	46bd      	mov	sp, r7
 800215c:	bd80      	pop	{r7, pc}
	...

08002160 <arm_cfft_init_2048_f32>:

  @par          Use of this function is mandatory only for the MVE version of the FFT.
                Other versions can still initialize directly the data structure using 
                variables declared in arm_const_structs.h
 */
CFFTINIT_F32(2048,1024);
 8002160:	b480      	push	{r7}
 8002162:	b085      	sub	sp, #20
 8002164:	af00      	add	r7, sp, #0
 8002166:	6078      	str	r0, [r7, #4]
 8002168:	2300      	movs	r3, #0
 800216a:	73fb      	strb	r3, [r7, #15]
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002172:	801a      	strh	r2, [r3, #0]
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	2200      	movs	r2, #0
 8002178:	605a      	str	r2, [r3, #4]
 800217a:	4b0a      	ldr	r3, [pc, #40]	; (80021a4 <arm_cfft_init_2048_f32+0x44>)
 800217c:	899a      	ldrh	r2, [r3, #12]
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	819a      	strh	r2, [r3, #12]
 8002182:	4b08      	ldr	r3, [pc, #32]	; (80021a4 <arm_cfft_init_2048_f32+0x44>)
 8002184:	689a      	ldr	r2, [r3, #8]
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	609a      	str	r2, [r3, #8]
 800218a:	4b06      	ldr	r3, [pc, #24]	; (80021a4 <arm_cfft_init_2048_f32+0x44>)
 800218c:	685a      	ldr	r2, [r3, #4]
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	605a      	str	r2, [r3, #4]
 8002192:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002196:	4618      	mov	r0, r3
 8002198:	3714      	adds	r7, #20
 800219a:	46bd      	mov	sp, r7
 800219c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a0:	4770      	bx	lr
 80021a2:	bf00      	nop
 80021a4:	0801dcb4 	.word	0x0801dcb4

080021a8 <arm_cfft_init_1024_f32>:

  @par          Use of this function is mandatory only for the MVE version of the FFT.
                Other versions can still initialize directly the data structure using 
                variables declared in arm_const_structs.h
 */
CFFTINIT_F32(1024,1024);
 80021a8:	b480      	push	{r7}
 80021aa:	b085      	sub	sp, #20
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	6078      	str	r0, [r7, #4]
 80021b0:	2300      	movs	r3, #0
 80021b2:	73fb      	strb	r3, [r7, #15]
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80021ba:	801a      	strh	r2, [r3, #0]
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	2200      	movs	r2, #0
 80021c0:	605a      	str	r2, [r3, #4]
 80021c2:	4b0a      	ldr	r3, [pc, #40]	; (80021ec <arm_cfft_init_1024_f32+0x44>)
 80021c4:	899a      	ldrh	r2, [r3, #12]
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	819a      	strh	r2, [r3, #12]
 80021ca:	4b08      	ldr	r3, [pc, #32]	; (80021ec <arm_cfft_init_1024_f32+0x44>)
 80021cc:	689a      	ldr	r2, [r3, #8]
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	609a      	str	r2, [r3, #8]
 80021d2:	4b06      	ldr	r3, [pc, #24]	; (80021ec <arm_cfft_init_1024_f32+0x44>)
 80021d4:	685a      	ldr	r2, [r3, #4]
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	605a      	str	r2, [r3, #4]
 80021da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80021de:	4618      	mov	r0, r3
 80021e0:	3714      	adds	r7, #20
 80021e2:	46bd      	mov	sp, r7
 80021e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e8:	4770      	bx	lr
 80021ea:	bf00      	nop
 80021ec:	0801dca4 	.word	0x0801dca4

080021f0 <arm_cfft_init_512_f32>:

  @par          Use of this function is mandatory only for the MVE version of the FFT.
                Other versions can still initialize directly the data structure using 
                variables declared in arm_const_structs.h
 */
CFFTINIT_F32(512,256);
 80021f0:	b480      	push	{r7}
 80021f2:	b085      	sub	sp, #20
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	6078      	str	r0, [r7, #4]
 80021f8:	2300      	movs	r3, #0
 80021fa:	73fb      	strb	r3, [r7, #15]
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002202:	801a      	strh	r2, [r3, #0]
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	2200      	movs	r2, #0
 8002208:	605a      	str	r2, [r3, #4]
 800220a:	4b0a      	ldr	r3, [pc, #40]	; (8002234 <arm_cfft_init_512_f32+0x44>)
 800220c:	899a      	ldrh	r2, [r3, #12]
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	819a      	strh	r2, [r3, #12]
 8002212:	4b08      	ldr	r3, [pc, #32]	; (8002234 <arm_cfft_init_512_f32+0x44>)
 8002214:	689a      	ldr	r2, [r3, #8]
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	609a      	str	r2, [r3, #8]
 800221a:	4b06      	ldr	r3, [pc, #24]	; (8002234 <arm_cfft_init_512_f32+0x44>)
 800221c:	685a      	ldr	r2, [r3, #4]
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	605a      	str	r2, [r3, #4]
 8002222:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002226:	4618      	mov	r0, r3
 8002228:	3714      	adds	r7, #20
 800222a:	46bd      	mov	sp, r7
 800222c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002230:	4770      	bx	lr
 8002232:	bf00      	nop
 8002234:	0801dc94 	.word	0x0801dc94

08002238 <arm_cfft_init_256_f32>:

  @par          Use of this function is mandatory only for the MVE version of the FFT.
                Other versions can still initialize directly the data structure using 
                variables declared in arm_const_structs.h
 */
CFFTINIT_F32(256,256);
 8002238:	b480      	push	{r7}
 800223a:	b085      	sub	sp, #20
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
 8002240:	2300      	movs	r3, #0
 8002242:	73fb      	strb	r3, [r7, #15]
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	f44f 7280 	mov.w	r2, #256	; 0x100
 800224a:	801a      	strh	r2, [r3, #0]
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	2200      	movs	r2, #0
 8002250:	605a      	str	r2, [r3, #4]
 8002252:	4b0a      	ldr	r3, [pc, #40]	; (800227c <arm_cfft_init_256_f32+0x44>)
 8002254:	899a      	ldrh	r2, [r3, #12]
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	819a      	strh	r2, [r3, #12]
 800225a:	4b08      	ldr	r3, [pc, #32]	; (800227c <arm_cfft_init_256_f32+0x44>)
 800225c:	689a      	ldr	r2, [r3, #8]
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	609a      	str	r2, [r3, #8]
 8002262:	4b06      	ldr	r3, [pc, #24]	; (800227c <arm_cfft_init_256_f32+0x44>)
 8002264:	685a      	ldr	r2, [r3, #4]
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	605a      	str	r2, [r3, #4]
 800226a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800226e:	4618      	mov	r0, r3
 8002270:	3714      	adds	r7, #20
 8002272:	46bd      	mov	sp, r7
 8002274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002278:	4770      	bx	lr
 800227a:	bf00      	nop
 800227c:	0801dc84 	.word	0x0801dc84

08002280 <arm_cfft_init_128_f32>:

  @par          Use of this function is mandatory only for the MVE version of the FFT.
                Other versions can still initialize directly the data structure using 
                variables declared in arm_const_structs.h
 */
CFFTINIT_F32(128,64);
 8002280:	b480      	push	{r7}
 8002282:	b085      	sub	sp, #20
 8002284:	af00      	add	r7, sp, #0
 8002286:	6078      	str	r0, [r7, #4]
 8002288:	2300      	movs	r3, #0
 800228a:	73fb      	strb	r3, [r7, #15]
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	2280      	movs	r2, #128	; 0x80
 8002290:	801a      	strh	r2, [r3, #0]
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	2200      	movs	r2, #0
 8002296:	605a      	str	r2, [r3, #4]
 8002298:	4b09      	ldr	r3, [pc, #36]	; (80022c0 <arm_cfft_init_128_f32+0x40>)
 800229a:	899a      	ldrh	r2, [r3, #12]
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	819a      	strh	r2, [r3, #12]
 80022a0:	4b07      	ldr	r3, [pc, #28]	; (80022c0 <arm_cfft_init_128_f32+0x40>)
 80022a2:	689a      	ldr	r2, [r3, #8]
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	609a      	str	r2, [r3, #8]
 80022a8:	4b05      	ldr	r3, [pc, #20]	; (80022c0 <arm_cfft_init_128_f32+0x40>)
 80022aa:	685a      	ldr	r2, [r3, #4]
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	605a      	str	r2, [r3, #4]
 80022b0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80022b4:	4618      	mov	r0, r3
 80022b6:	3714      	adds	r7, #20
 80022b8:	46bd      	mov	sp, r7
 80022ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022be:	4770      	bx	lr
 80022c0:	0801dc74 	.word	0x0801dc74

080022c4 <arm_cfft_init_64_f32>:

  @par          Use of this function is mandatory only for the MVE version of the FFT.
                Other versions can still initialize directly the data structure using 
                variables declared in arm_const_structs.h
 */
CFFTINIT_F32(64,64);
 80022c4:	b480      	push	{r7}
 80022c6:	b085      	sub	sp, #20
 80022c8:	af00      	add	r7, sp, #0
 80022ca:	6078      	str	r0, [r7, #4]
 80022cc:	2300      	movs	r3, #0
 80022ce:	73fb      	strb	r3, [r7, #15]
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	2240      	movs	r2, #64	; 0x40
 80022d4:	801a      	strh	r2, [r3, #0]
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	2200      	movs	r2, #0
 80022da:	605a      	str	r2, [r3, #4]
 80022dc:	4b09      	ldr	r3, [pc, #36]	; (8002304 <arm_cfft_init_64_f32+0x40>)
 80022de:	899a      	ldrh	r2, [r3, #12]
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	819a      	strh	r2, [r3, #12]
 80022e4:	4b07      	ldr	r3, [pc, #28]	; (8002304 <arm_cfft_init_64_f32+0x40>)
 80022e6:	689a      	ldr	r2, [r3, #8]
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	609a      	str	r2, [r3, #8]
 80022ec:	4b05      	ldr	r3, [pc, #20]	; (8002304 <arm_cfft_init_64_f32+0x40>)
 80022ee:	685a      	ldr	r2, [r3, #4]
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	605a      	str	r2, [r3, #4]
 80022f4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80022f8:	4618      	mov	r0, r3
 80022fa:	3714      	adds	r7, #20
 80022fc:	46bd      	mov	sp, r7
 80022fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002302:	4770      	bx	lr
 8002304:	0801dc64 	.word	0x0801dc64

08002308 <arm_cfft_init_32_f32>:

  @par          Use of this function is mandatory only for the MVE version of the FFT.
                Other versions can still initialize directly the data structure using 
                variables declared in arm_const_structs.h
 */
CFFTINIT_F32(32,16);
 8002308:	b480      	push	{r7}
 800230a:	b085      	sub	sp, #20
 800230c:	af00      	add	r7, sp, #0
 800230e:	6078      	str	r0, [r7, #4]
 8002310:	2300      	movs	r3, #0
 8002312:	73fb      	strb	r3, [r7, #15]
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	2220      	movs	r2, #32
 8002318:	801a      	strh	r2, [r3, #0]
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	2200      	movs	r2, #0
 800231e:	605a      	str	r2, [r3, #4]
 8002320:	4b09      	ldr	r3, [pc, #36]	; (8002348 <arm_cfft_init_32_f32+0x40>)
 8002322:	899a      	ldrh	r2, [r3, #12]
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	819a      	strh	r2, [r3, #12]
 8002328:	4b07      	ldr	r3, [pc, #28]	; (8002348 <arm_cfft_init_32_f32+0x40>)
 800232a:	689a      	ldr	r2, [r3, #8]
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	609a      	str	r2, [r3, #8]
 8002330:	4b05      	ldr	r3, [pc, #20]	; (8002348 <arm_cfft_init_32_f32+0x40>)
 8002332:	685a      	ldr	r2, [r3, #4]
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	605a      	str	r2, [r3, #4]
 8002338:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800233c:	4618      	mov	r0, r3
 800233e:	3714      	adds	r7, #20
 8002340:	46bd      	mov	sp, r7
 8002342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002346:	4770      	bx	lr
 8002348:	0801dc54 	.word	0x0801dc54

0800234c <arm_cfft_init_16_f32>:

  @par          Use of this function is mandatory only for the MVE version of the FFT.
                Other versions can still initialize directly the data structure using 
                variables declared in arm_const_structs.h
 */
CFFTINIT_F32(16,16);
 800234c:	b480      	push	{r7}
 800234e:	b085      	sub	sp, #20
 8002350:	af00      	add	r7, sp, #0
 8002352:	6078      	str	r0, [r7, #4]
 8002354:	2300      	movs	r3, #0
 8002356:	73fb      	strb	r3, [r7, #15]
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	2210      	movs	r2, #16
 800235c:	801a      	strh	r2, [r3, #0]
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	2200      	movs	r2, #0
 8002362:	605a      	str	r2, [r3, #4]
 8002364:	4b09      	ldr	r3, [pc, #36]	; (800238c <arm_cfft_init_16_f32+0x40>)
 8002366:	899a      	ldrh	r2, [r3, #12]
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	819a      	strh	r2, [r3, #12]
 800236c:	4b07      	ldr	r3, [pc, #28]	; (800238c <arm_cfft_init_16_f32+0x40>)
 800236e:	689a      	ldr	r2, [r3, #8]
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	609a      	str	r2, [r3, #8]
 8002374:	4b05      	ldr	r3, [pc, #20]	; (800238c <arm_cfft_init_16_f32+0x40>)
 8002376:	685a      	ldr	r2, [r3, #4]
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	605a      	str	r2, [r3, #4]
 800237c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002380:	4618      	mov	r0, r3
 8002382:	3714      	adds	r7, #20
 8002384:	46bd      	mov	sp, r7
 8002386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800238a:	4770      	bx	lr
 800238c:	0801dc44 	.word	0x0801dc44

08002390 <arm_radix8_butterfly_f32>:
void arm_radix8_butterfly_f32(
  float32_t * pSrc,
  uint16_t fftLen,
  const float32_t * pCoef,
  uint16_t twidCoefModifier)
{
 8002390:	b480      	push	{r7}
 8002392:	b0bd      	sub	sp, #244	; 0xf4
 8002394:	af00      	add	r7, sp, #0
 8002396:	60f8      	str	r0, [r7, #12]
 8002398:	607a      	str	r2, [r7, #4]
 800239a:	461a      	mov	r2, r3
 800239c:	460b      	mov	r3, r1
 800239e:	817b      	strh	r3, [r7, #10]
 80023a0:	4613      	mov	r3, r2
 80023a2:	813b      	strh	r3, [r7, #8]
   float32_t t1, t2;
   float32_t s1, s2, s3, s4, s5, s6, s7, s8;
   float32_t p1, p2, p3, p4;
   float32_t co2, co3, co4, co5, co6, co7, co8;
   float32_t si2, si3, si4, si5, si6, si7, si8;
   const float32_t C81 = 0.70710678118f;
 80023a4:	4b09      	ldr	r3, [pc, #36]	; (80023cc <arm_radix8_butterfly_f32+0x3c>)
 80023a6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

   n2 = fftLen;
 80023aa:	897b      	ldrh	r3, [r7, #10]
 80023ac:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4

   do
   {
      n1 = n2;
 80023b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80023b4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
      n2 = n2 >> 3;
 80023b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80023bc:	08db      	lsrs	r3, r3, #3
 80023be:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
      i1 = 0;
 80023c2:	2300      	movs	r3, #0
 80023c4:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80023c8:	e002      	b.n	80023d0 <arm_radix8_butterfly_f32+0x40>
 80023ca:	bf00      	nop
 80023cc:	3f3504f3 	.word	0x3f3504f3

      do
      {
         i2 = i1 + n2;
 80023d0:	f8d7 20e8 	ldr.w	r2, [r7, #232]	; 0xe8
 80023d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80023d8:	4413      	add	r3, r2
 80023da:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
         i3 = i2 + n2;
 80023de:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
 80023e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80023e6:	4413      	add	r3, r2
 80023e8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
         i4 = i3 + n2;
 80023ec:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80023f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80023f4:	4413      	add	r3, r2
 80023f6:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
         i5 = i4 + n2;
 80023fa:	f8d7 20cc 	ldr.w	r2, [r7, #204]	; 0xcc
 80023fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002402:	4413      	add	r3, r2
 8002404:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
         i6 = i5 + n2;
 8002408:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800240c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002410:	4413      	add	r3, r2
 8002412:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
         i7 = i6 + n2;
 8002416:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800241a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800241e:	4413      	add	r3, r2
 8002420:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
         i8 = i7 + n2;
 8002424:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8002428:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800242c:	4413      	add	r3, r2
 800242e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
         r1 = pSrc[2 * i1] + pSrc[2 * i5];
 8002432:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8002436:	00db      	lsls	r3, r3, #3
 8002438:	68fa      	ldr	r2, [r7, #12]
 800243a:	4413      	add	r3, r2
 800243c:	ed93 7a00 	vldr	s14, [r3]
 8002440:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8002444:	00db      	lsls	r3, r3, #3
 8002446:	68fa      	ldr	r2, [r7, #12]
 8002448:	4413      	add	r3, r2
 800244a:	edd3 7a00 	vldr	s15, [r3]
 800244e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002452:	edc7 7a2e 	vstr	s15, [r7, #184]	; 0xb8
         r5 = pSrc[2 * i1] - pSrc[2 * i5];
 8002456:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800245a:	00db      	lsls	r3, r3, #3
 800245c:	68fa      	ldr	r2, [r7, #12]
 800245e:	4413      	add	r3, r2
 8002460:	ed93 7a00 	vldr	s14, [r3]
 8002464:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8002468:	00db      	lsls	r3, r3, #3
 800246a:	68fa      	ldr	r2, [r7, #12]
 800246c:	4413      	add	r3, r2
 800246e:	edd3 7a00 	vldr	s15, [r3]
 8002472:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002476:	edc7 7a2d 	vstr	s15, [r7, #180]	; 0xb4
         r2 = pSrc[2 * i2] + pSrc[2 * i6];
 800247a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800247e:	00db      	lsls	r3, r3, #3
 8002480:	68fa      	ldr	r2, [r7, #12]
 8002482:	4413      	add	r3, r2
 8002484:	ed93 7a00 	vldr	s14, [r3]
 8002488:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800248c:	00db      	lsls	r3, r3, #3
 800248e:	68fa      	ldr	r2, [r7, #12]
 8002490:	4413      	add	r3, r2
 8002492:	edd3 7a00 	vldr	s15, [r3]
 8002496:	ee77 7a27 	vadd.f32	s15, s14, s15
 800249a:	edc7 7a2c 	vstr	s15, [r7, #176]	; 0xb0
         r6 = pSrc[2 * i2] - pSrc[2 * i6];
 800249e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80024a2:	00db      	lsls	r3, r3, #3
 80024a4:	68fa      	ldr	r2, [r7, #12]
 80024a6:	4413      	add	r3, r2
 80024a8:	ed93 7a00 	vldr	s14, [r3]
 80024ac:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80024b0:	00db      	lsls	r3, r3, #3
 80024b2:	68fa      	ldr	r2, [r7, #12]
 80024b4:	4413      	add	r3, r2
 80024b6:	edd3 7a00 	vldr	s15, [r3]
 80024ba:	ee77 7a67 	vsub.f32	s15, s14, s15
 80024be:	edc7 7a2b 	vstr	s15, [r7, #172]	; 0xac
         r3 = pSrc[2 * i3] + pSrc[2 * i7];
 80024c2:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80024c6:	00db      	lsls	r3, r3, #3
 80024c8:	68fa      	ldr	r2, [r7, #12]
 80024ca:	4413      	add	r3, r2
 80024cc:	ed93 7a00 	vldr	s14, [r3]
 80024d0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80024d4:	00db      	lsls	r3, r3, #3
 80024d6:	68fa      	ldr	r2, [r7, #12]
 80024d8:	4413      	add	r3, r2
 80024da:	edd3 7a00 	vldr	s15, [r3]
 80024de:	ee77 7a27 	vadd.f32	s15, s14, s15
 80024e2:	edc7 7a2a 	vstr	s15, [r7, #168]	; 0xa8
         r7 = pSrc[2 * i3] - pSrc[2 * i7];
 80024e6:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80024ea:	00db      	lsls	r3, r3, #3
 80024ec:	68fa      	ldr	r2, [r7, #12]
 80024ee:	4413      	add	r3, r2
 80024f0:	ed93 7a00 	vldr	s14, [r3]
 80024f4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80024f8:	00db      	lsls	r3, r3, #3
 80024fa:	68fa      	ldr	r2, [r7, #12]
 80024fc:	4413      	add	r3, r2
 80024fe:	edd3 7a00 	vldr	s15, [r3]
 8002502:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002506:	edc7 7a29 	vstr	s15, [r7, #164]	; 0xa4
         r4 = pSrc[2 * i4] + pSrc[2 * i8];
 800250a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800250e:	00db      	lsls	r3, r3, #3
 8002510:	68fa      	ldr	r2, [r7, #12]
 8002512:	4413      	add	r3, r2
 8002514:	ed93 7a00 	vldr	s14, [r3]
 8002518:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800251c:	00db      	lsls	r3, r3, #3
 800251e:	68fa      	ldr	r2, [r7, #12]
 8002520:	4413      	add	r3, r2
 8002522:	edd3 7a00 	vldr	s15, [r3]
 8002526:	ee77 7a27 	vadd.f32	s15, s14, s15
 800252a:	edc7 7a28 	vstr	s15, [r7, #160]	; 0xa0
         r8 = pSrc[2 * i4] - pSrc[2 * i8];
 800252e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8002532:	00db      	lsls	r3, r3, #3
 8002534:	68fa      	ldr	r2, [r7, #12]
 8002536:	4413      	add	r3, r2
 8002538:	ed93 7a00 	vldr	s14, [r3]
 800253c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8002540:	00db      	lsls	r3, r3, #3
 8002542:	68fa      	ldr	r2, [r7, #12]
 8002544:	4413      	add	r3, r2
 8002546:	edd3 7a00 	vldr	s15, [r3]
 800254a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800254e:	edc7 7a27 	vstr	s15, [r7, #156]	; 0x9c
         t1 = r1 - r3;
 8002552:	ed97 7a2e 	vldr	s14, [r7, #184]	; 0xb8
 8002556:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 800255a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800255e:	edc7 7a26 	vstr	s15, [r7, #152]	; 0x98
         r1 = r1 + r3;
 8002562:	ed97 7a2e 	vldr	s14, [r7, #184]	; 0xb8
 8002566:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 800256a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800256e:	edc7 7a2e 	vstr	s15, [r7, #184]	; 0xb8
         r3 = r2 - r4;
 8002572:	ed97 7a2c 	vldr	s14, [r7, #176]	; 0xb0
 8002576:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 800257a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800257e:	edc7 7a2a 	vstr	s15, [r7, #168]	; 0xa8
         r2 = r2 + r4;
 8002582:	ed97 7a2c 	vldr	s14, [r7, #176]	; 0xb0
 8002586:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 800258a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800258e:	edc7 7a2c 	vstr	s15, [r7, #176]	; 0xb0
         pSrc[2 * i1] = r1 + r2;
 8002592:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8002596:	00db      	lsls	r3, r3, #3
 8002598:	68fa      	ldr	r2, [r7, #12]
 800259a:	4413      	add	r3, r2
 800259c:	ed97 7a2e 	vldr	s14, [r7, #184]	; 0xb8
 80025a0:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 80025a4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80025a8:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i5] = r1 - r2;
 80025ac:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80025b0:	00db      	lsls	r3, r3, #3
 80025b2:	68fa      	ldr	r2, [r7, #12]
 80025b4:	4413      	add	r3, r2
 80025b6:	ed97 7a2e 	vldr	s14, [r7, #184]	; 0xb8
 80025ba:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 80025be:	ee77 7a67 	vsub.f32	s15, s14, s15
 80025c2:	edc3 7a00 	vstr	s15, [r3]
         r1 = pSrc[2 * i1 + 1] + pSrc[2 * i5 + 1];
 80025c6:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80025ca:	00db      	lsls	r3, r3, #3
 80025cc:	3304      	adds	r3, #4
 80025ce:	68fa      	ldr	r2, [r7, #12]
 80025d0:	4413      	add	r3, r2
 80025d2:	ed93 7a00 	vldr	s14, [r3]
 80025d6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80025da:	00db      	lsls	r3, r3, #3
 80025dc:	3304      	adds	r3, #4
 80025de:	68fa      	ldr	r2, [r7, #12]
 80025e0:	4413      	add	r3, r2
 80025e2:	edd3 7a00 	vldr	s15, [r3]
 80025e6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80025ea:	edc7 7a2e 	vstr	s15, [r7, #184]	; 0xb8
         s5 = pSrc[2 * i1 + 1] - pSrc[2 * i5 + 1];
 80025ee:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80025f2:	00db      	lsls	r3, r3, #3
 80025f4:	3304      	adds	r3, #4
 80025f6:	68fa      	ldr	r2, [r7, #12]
 80025f8:	4413      	add	r3, r2
 80025fa:	ed93 7a00 	vldr	s14, [r3]
 80025fe:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8002602:	00db      	lsls	r3, r3, #3
 8002604:	3304      	adds	r3, #4
 8002606:	68fa      	ldr	r2, [r7, #12]
 8002608:	4413      	add	r3, r2
 800260a:	edd3 7a00 	vldr	s15, [r3]
 800260e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002612:	edc7 7a25 	vstr	s15, [r7, #148]	; 0x94
         r2 = pSrc[2 * i2 + 1] + pSrc[2 * i6 + 1];
 8002616:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800261a:	00db      	lsls	r3, r3, #3
 800261c:	3304      	adds	r3, #4
 800261e:	68fa      	ldr	r2, [r7, #12]
 8002620:	4413      	add	r3, r2
 8002622:	ed93 7a00 	vldr	s14, [r3]
 8002626:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800262a:	00db      	lsls	r3, r3, #3
 800262c:	3304      	adds	r3, #4
 800262e:	68fa      	ldr	r2, [r7, #12]
 8002630:	4413      	add	r3, r2
 8002632:	edd3 7a00 	vldr	s15, [r3]
 8002636:	ee77 7a27 	vadd.f32	s15, s14, s15
 800263a:	edc7 7a2c 	vstr	s15, [r7, #176]	; 0xb0
         s6 = pSrc[2 * i2 + 1] - pSrc[2 * i6 + 1];
 800263e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8002642:	00db      	lsls	r3, r3, #3
 8002644:	3304      	adds	r3, #4
 8002646:	68fa      	ldr	r2, [r7, #12]
 8002648:	4413      	add	r3, r2
 800264a:	ed93 7a00 	vldr	s14, [r3]
 800264e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002652:	00db      	lsls	r3, r3, #3
 8002654:	3304      	adds	r3, #4
 8002656:	68fa      	ldr	r2, [r7, #12]
 8002658:	4413      	add	r3, r2
 800265a:	edd3 7a00 	vldr	s15, [r3]
 800265e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002662:	edc7 7a24 	vstr	s15, [r7, #144]	; 0x90
         s3 = pSrc[2 * i3 + 1] + pSrc[2 * i7 + 1];
 8002666:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800266a:	00db      	lsls	r3, r3, #3
 800266c:	3304      	adds	r3, #4
 800266e:	68fa      	ldr	r2, [r7, #12]
 8002670:	4413      	add	r3, r2
 8002672:	ed93 7a00 	vldr	s14, [r3]
 8002676:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800267a:	00db      	lsls	r3, r3, #3
 800267c:	3304      	adds	r3, #4
 800267e:	68fa      	ldr	r2, [r7, #12]
 8002680:	4413      	add	r3, r2
 8002682:	edd3 7a00 	vldr	s15, [r3]
 8002686:	ee77 7a27 	vadd.f32	s15, s14, s15
 800268a:	edc7 7a23 	vstr	s15, [r7, #140]	; 0x8c
         s7 = pSrc[2 * i3 + 1] - pSrc[2 * i7 + 1];
 800268e:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8002692:	00db      	lsls	r3, r3, #3
 8002694:	3304      	adds	r3, #4
 8002696:	68fa      	ldr	r2, [r7, #12]
 8002698:	4413      	add	r3, r2
 800269a:	ed93 7a00 	vldr	s14, [r3]
 800269e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80026a2:	00db      	lsls	r3, r3, #3
 80026a4:	3304      	adds	r3, #4
 80026a6:	68fa      	ldr	r2, [r7, #12]
 80026a8:	4413      	add	r3, r2
 80026aa:	edd3 7a00 	vldr	s15, [r3]
 80026ae:	ee77 7a67 	vsub.f32	s15, s14, s15
 80026b2:	edc7 7a22 	vstr	s15, [r7, #136]	; 0x88
         r4 = pSrc[2 * i4 + 1] + pSrc[2 * i8 + 1];
 80026b6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80026ba:	00db      	lsls	r3, r3, #3
 80026bc:	3304      	adds	r3, #4
 80026be:	68fa      	ldr	r2, [r7, #12]
 80026c0:	4413      	add	r3, r2
 80026c2:	ed93 7a00 	vldr	s14, [r3]
 80026c6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80026ca:	00db      	lsls	r3, r3, #3
 80026cc:	3304      	adds	r3, #4
 80026ce:	68fa      	ldr	r2, [r7, #12]
 80026d0:	4413      	add	r3, r2
 80026d2:	edd3 7a00 	vldr	s15, [r3]
 80026d6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80026da:	edc7 7a28 	vstr	s15, [r7, #160]	; 0xa0
         s8 = pSrc[2 * i4 + 1] - pSrc[2 * i8 + 1];
 80026de:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80026e2:	00db      	lsls	r3, r3, #3
 80026e4:	3304      	adds	r3, #4
 80026e6:	68fa      	ldr	r2, [r7, #12]
 80026e8:	4413      	add	r3, r2
 80026ea:	ed93 7a00 	vldr	s14, [r3]
 80026ee:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80026f2:	00db      	lsls	r3, r3, #3
 80026f4:	3304      	adds	r3, #4
 80026f6:	68fa      	ldr	r2, [r7, #12]
 80026f8:	4413      	add	r3, r2
 80026fa:	edd3 7a00 	vldr	s15, [r3]
 80026fe:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002702:	edc7 7a21 	vstr	s15, [r7, #132]	; 0x84
         t2 = r1 - s3;
 8002706:	ed97 7a2e 	vldr	s14, [r7, #184]	; 0xb8
 800270a:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 800270e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002712:	edc7 7a20 	vstr	s15, [r7, #128]	; 0x80
         r1 = r1 + s3;
 8002716:	ed97 7a2e 	vldr	s14, [r7, #184]	; 0xb8
 800271a:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 800271e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002722:	edc7 7a2e 	vstr	s15, [r7, #184]	; 0xb8
         s3 = r2 - r4;
 8002726:	ed97 7a2c 	vldr	s14, [r7, #176]	; 0xb0
 800272a:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 800272e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002732:	edc7 7a23 	vstr	s15, [r7, #140]	; 0x8c
         r2 = r2 + r4;
 8002736:	ed97 7a2c 	vldr	s14, [r7, #176]	; 0xb0
 800273a:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 800273e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002742:	edc7 7a2c 	vstr	s15, [r7, #176]	; 0xb0
         pSrc[2 * i1 + 1] = r1 + r2;
 8002746:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800274a:	00db      	lsls	r3, r3, #3
 800274c:	3304      	adds	r3, #4
 800274e:	68fa      	ldr	r2, [r7, #12]
 8002750:	4413      	add	r3, r2
 8002752:	ed97 7a2e 	vldr	s14, [r7, #184]	; 0xb8
 8002756:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 800275a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800275e:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i5 + 1] = r1 - r2;
 8002762:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8002766:	00db      	lsls	r3, r3, #3
 8002768:	3304      	adds	r3, #4
 800276a:	68fa      	ldr	r2, [r7, #12]
 800276c:	4413      	add	r3, r2
 800276e:	ed97 7a2e 	vldr	s14, [r7, #184]	; 0xb8
 8002772:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 8002776:	ee77 7a67 	vsub.f32	s15, s14, s15
 800277a:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i3]     = t1 + s3;
 800277e:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8002782:	00db      	lsls	r3, r3, #3
 8002784:	68fa      	ldr	r2, [r7, #12]
 8002786:	4413      	add	r3, r2
 8002788:	ed97 7a26 	vldr	s14, [r7, #152]	; 0x98
 800278c:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 8002790:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002794:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i7]     = t1 - s3;
 8002798:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800279c:	00db      	lsls	r3, r3, #3
 800279e:	68fa      	ldr	r2, [r7, #12]
 80027a0:	4413      	add	r3, r2
 80027a2:	ed97 7a26 	vldr	s14, [r7, #152]	; 0x98
 80027a6:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 80027aa:	ee77 7a67 	vsub.f32	s15, s14, s15
 80027ae:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i3 + 1] = t2 - r3;
 80027b2:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80027b6:	00db      	lsls	r3, r3, #3
 80027b8:	3304      	adds	r3, #4
 80027ba:	68fa      	ldr	r2, [r7, #12]
 80027bc:	4413      	add	r3, r2
 80027be:	ed97 7a20 	vldr	s14, [r7, #128]	; 0x80
 80027c2:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 80027c6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80027ca:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i7 + 1] = t2 + r3;
 80027ce:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80027d2:	00db      	lsls	r3, r3, #3
 80027d4:	3304      	adds	r3, #4
 80027d6:	68fa      	ldr	r2, [r7, #12]
 80027d8:	4413      	add	r3, r2
 80027da:	ed97 7a20 	vldr	s14, [r7, #128]	; 0x80
 80027de:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 80027e2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80027e6:	edc3 7a00 	vstr	s15, [r3]
         r1 = (r6 - r8) * C81;
 80027ea:	ed97 7a2b 	vldr	s14, [r7, #172]	; 0xac
 80027ee:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 80027f2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80027f6:	ed97 7a37 	vldr	s14, [r7, #220]	; 0xdc
 80027fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80027fe:	edc7 7a2e 	vstr	s15, [r7, #184]	; 0xb8
         r6 = (r6 + r8) * C81;
 8002802:	ed97 7a2b 	vldr	s14, [r7, #172]	; 0xac
 8002806:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 800280a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800280e:	ed97 7a37 	vldr	s14, [r7, #220]	; 0xdc
 8002812:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002816:	edc7 7a2b 	vstr	s15, [r7, #172]	; 0xac
         r2 = (s6 - s8) * C81;
 800281a:	ed97 7a24 	vldr	s14, [r7, #144]	; 0x90
 800281e:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8002822:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002826:	ed97 7a37 	vldr	s14, [r7, #220]	; 0xdc
 800282a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800282e:	edc7 7a2c 	vstr	s15, [r7, #176]	; 0xb0
         s6 = (s6 + s8) * C81;
 8002832:	ed97 7a24 	vldr	s14, [r7, #144]	; 0x90
 8002836:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 800283a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800283e:	ed97 7a37 	vldr	s14, [r7, #220]	; 0xdc
 8002842:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002846:	edc7 7a24 	vstr	s15, [r7, #144]	; 0x90
         t1 = r5 - r1;
 800284a:	ed97 7a2d 	vldr	s14, [r7, #180]	; 0xb4
 800284e:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 8002852:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002856:	edc7 7a26 	vstr	s15, [r7, #152]	; 0x98
         r5 = r5 + r1;
 800285a:	ed97 7a2d 	vldr	s14, [r7, #180]	; 0xb4
 800285e:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 8002862:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002866:	edc7 7a2d 	vstr	s15, [r7, #180]	; 0xb4
         r8 = r7 - r6;
 800286a:	ed97 7a29 	vldr	s14, [r7, #164]	; 0xa4
 800286e:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 8002872:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002876:	edc7 7a27 	vstr	s15, [r7, #156]	; 0x9c
         r7 = r7 + r6;
 800287a:	ed97 7a29 	vldr	s14, [r7, #164]	; 0xa4
 800287e:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 8002882:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002886:	edc7 7a29 	vstr	s15, [r7, #164]	; 0xa4
         t2 = s5 - r2;
 800288a:	ed97 7a25 	vldr	s14, [r7, #148]	; 0x94
 800288e:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 8002892:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002896:	edc7 7a20 	vstr	s15, [r7, #128]	; 0x80
         s5 = s5 + r2;
 800289a:	ed97 7a25 	vldr	s14, [r7, #148]	; 0x94
 800289e:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 80028a2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80028a6:	edc7 7a25 	vstr	s15, [r7, #148]	; 0x94
         s8 = s7 - s6;
 80028aa:	ed97 7a22 	vldr	s14, [r7, #136]	; 0x88
 80028ae:	edd7 7a24 	vldr	s15, [r7, #144]	; 0x90
 80028b2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80028b6:	edc7 7a21 	vstr	s15, [r7, #132]	; 0x84
         s7 = s7 + s6;
 80028ba:	ed97 7a22 	vldr	s14, [r7, #136]	; 0x88
 80028be:	edd7 7a24 	vldr	s15, [r7, #144]	; 0x90
 80028c2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80028c6:	edc7 7a22 	vstr	s15, [r7, #136]	; 0x88
         pSrc[2 * i2]     = r5 + s7;
 80028ca:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80028ce:	00db      	lsls	r3, r3, #3
 80028d0:	68fa      	ldr	r2, [r7, #12]
 80028d2:	4413      	add	r3, r2
 80028d4:	ed97 7a2d 	vldr	s14, [r7, #180]	; 0xb4
 80028d8:	edd7 7a22 	vldr	s15, [r7, #136]	; 0x88
 80028dc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80028e0:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i8]     = r5 - s7;
 80028e4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80028e8:	00db      	lsls	r3, r3, #3
 80028ea:	68fa      	ldr	r2, [r7, #12]
 80028ec:	4413      	add	r3, r2
 80028ee:	ed97 7a2d 	vldr	s14, [r7, #180]	; 0xb4
 80028f2:	edd7 7a22 	vldr	s15, [r7, #136]	; 0x88
 80028f6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80028fa:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i6]     = t1 + s8;
 80028fe:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002902:	00db      	lsls	r3, r3, #3
 8002904:	68fa      	ldr	r2, [r7, #12]
 8002906:	4413      	add	r3, r2
 8002908:	ed97 7a26 	vldr	s14, [r7, #152]	; 0x98
 800290c:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8002910:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002914:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i4]     = t1 - s8;
 8002918:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800291c:	00db      	lsls	r3, r3, #3
 800291e:	68fa      	ldr	r2, [r7, #12]
 8002920:	4413      	add	r3, r2
 8002922:	ed97 7a26 	vldr	s14, [r7, #152]	; 0x98
 8002926:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 800292a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800292e:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i2 + 1] = s5 - r7;
 8002932:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8002936:	00db      	lsls	r3, r3, #3
 8002938:	3304      	adds	r3, #4
 800293a:	68fa      	ldr	r2, [r7, #12]
 800293c:	4413      	add	r3, r2
 800293e:	ed97 7a25 	vldr	s14, [r7, #148]	; 0x94
 8002942:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8002946:	ee77 7a67 	vsub.f32	s15, s14, s15
 800294a:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i8 + 1] = s5 + r7;
 800294e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8002952:	00db      	lsls	r3, r3, #3
 8002954:	3304      	adds	r3, #4
 8002956:	68fa      	ldr	r2, [r7, #12]
 8002958:	4413      	add	r3, r2
 800295a:	ed97 7a25 	vldr	s14, [r7, #148]	; 0x94
 800295e:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8002962:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002966:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i6 + 1] = t2 - r8;
 800296a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800296e:	00db      	lsls	r3, r3, #3
 8002970:	3304      	adds	r3, #4
 8002972:	68fa      	ldr	r2, [r7, #12]
 8002974:	4413      	add	r3, r2
 8002976:	ed97 7a20 	vldr	s14, [r7, #128]	; 0x80
 800297a:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 800297e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002982:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i4 + 1] = t2 + r8;
 8002986:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800298a:	00db      	lsls	r3, r3, #3
 800298c:	3304      	adds	r3, #4
 800298e:	68fa      	ldr	r2, [r7, #12]
 8002990:	4413      	add	r3, r2
 8002992:	ed97 7a20 	vldr	s14, [r7, #128]	; 0x80
 8002996:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 800299a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800299e:	edc3 7a00 	vstr	s15, [r3]

         i1 += n1;
 80029a2:	f8d7 20e8 	ldr.w	r2, [r7, #232]	; 0xe8
 80029a6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80029aa:	4413      	add	r3, r2
 80029ac:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
      } while (i1 < fftLen);
 80029b0:	897b      	ldrh	r3, [r7, #10]
 80029b2:	f8d7 20e8 	ldr.w	r2, [r7, #232]	; 0xe8
 80029b6:	429a      	cmp	r2, r3
 80029b8:	f4ff ad0a 	bcc.w	80023d0 <arm_radix8_butterfly_f32+0x40>

      if (n2 < 8)
 80029bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80029c0:	2b07      	cmp	r3, #7
 80029c2:	f240 84e3 	bls.w	800338c <arm_radix8_butterfly_f32+0xffc>
         break;

      ia1 = 0;
 80029c6:	2300      	movs	r3, #0
 80029c8:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
      j = 1;
 80029cc:	2301      	movs	r3, #1
 80029ce:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0

      do
      {
         /*  index calculation for the coefficients */
         id  = ia1 + twidCoefModifier;
 80029d2:	893b      	ldrh	r3, [r7, #8]
 80029d4:	f8d7 20ec 	ldr.w	r2, [r7, #236]	; 0xec
 80029d8:	4413      	add	r3, r2
 80029da:	67fb      	str	r3, [r7, #124]	; 0x7c
         ia1 = id;
 80029dc:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80029de:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
         ia2 = ia1 + id;
 80029e2:	f8d7 20ec 	ldr.w	r2, [r7, #236]	; 0xec
 80029e6:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80029e8:	4413      	add	r3, r2
 80029ea:	67bb      	str	r3, [r7, #120]	; 0x78
         ia3 = ia2 + id;
 80029ec:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80029ee:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80029f0:	4413      	add	r3, r2
 80029f2:	677b      	str	r3, [r7, #116]	; 0x74
         ia4 = ia3 + id;
 80029f4:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 80029f6:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80029f8:	4413      	add	r3, r2
 80029fa:	673b      	str	r3, [r7, #112]	; 0x70
         ia5 = ia4 + id;
 80029fc:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 80029fe:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002a00:	4413      	add	r3, r2
 8002a02:	66fb      	str	r3, [r7, #108]	; 0x6c
         ia6 = ia5 + id;
 8002a04:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8002a06:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002a08:	4413      	add	r3, r2
 8002a0a:	66bb      	str	r3, [r7, #104]	; 0x68
         ia7 = ia6 + id;
 8002a0c:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8002a0e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002a10:	4413      	add	r3, r2
 8002a12:	667b      	str	r3, [r7, #100]	; 0x64

         co2 = pCoef[2 * ia1];
 8002a14:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8002a18:	00db      	lsls	r3, r3, #3
 8002a1a:	687a      	ldr	r2, [r7, #4]
 8002a1c:	4413      	add	r3, r2
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	663b      	str	r3, [r7, #96]	; 0x60
         co3 = pCoef[2 * ia2];
 8002a22:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002a24:	00db      	lsls	r3, r3, #3
 8002a26:	687a      	ldr	r2, [r7, #4]
 8002a28:	4413      	add	r3, r2
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	65fb      	str	r3, [r7, #92]	; 0x5c
         co4 = pCoef[2 * ia3];
 8002a2e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002a30:	00db      	lsls	r3, r3, #3
 8002a32:	687a      	ldr	r2, [r7, #4]
 8002a34:	4413      	add	r3, r2
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	65bb      	str	r3, [r7, #88]	; 0x58
         co5 = pCoef[2 * ia4];
 8002a3a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002a3c:	00db      	lsls	r3, r3, #3
 8002a3e:	687a      	ldr	r2, [r7, #4]
 8002a40:	4413      	add	r3, r2
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	657b      	str	r3, [r7, #84]	; 0x54
         co6 = pCoef[2 * ia5];
 8002a46:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002a48:	00db      	lsls	r3, r3, #3
 8002a4a:	687a      	ldr	r2, [r7, #4]
 8002a4c:	4413      	add	r3, r2
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	653b      	str	r3, [r7, #80]	; 0x50
         co7 = pCoef[2 * ia6];
 8002a52:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002a54:	00db      	lsls	r3, r3, #3
 8002a56:	687a      	ldr	r2, [r7, #4]
 8002a58:	4413      	add	r3, r2
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	64fb      	str	r3, [r7, #76]	; 0x4c
         co8 = pCoef[2 * ia7];
 8002a5e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002a60:	00db      	lsls	r3, r3, #3
 8002a62:	687a      	ldr	r2, [r7, #4]
 8002a64:	4413      	add	r3, r2
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	64bb      	str	r3, [r7, #72]	; 0x48
         si2 = pCoef[2 * ia1 + 1];
 8002a6a:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8002a6e:	00db      	lsls	r3, r3, #3
 8002a70:	3304      	adds	r3, #4
 8002a72:	687a      	ldr	r2, [r7, #4]
 8002a74:	4413      	add	r3, r2
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	647b      	str	r3, [r7, #68]	; 0x44
         si3 = pCoef[2 * ia2 + 1];
 8002a7a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002a7c:	00db      	lsls	r3, r3, #3
 8002a7e:	3304      	adds	r3, #4
 8002a80:	687a      	ldr	r2, [r7, #4]
 8002a82:	4413      	add	r3, r2
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	643b      	str	r3, [r7, #64]	; 0x40
         si4 = pCoef[2 * ia3 + 1];
 8002a88:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002a8a:	00db      	lsls	r3, r3, #3
 8002a8c:	3304      	adds	r3, #4
 8002a8e:	687a      	ldr	r2, [r7, #4]
 8002a90:	4413      	add	r3, r2
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	63fb      	str	r3, [r7, #60]	; 0x3c
         si5 = pCoef[2 * ia4 + 1];
 8002a96:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002a98:	00db      	lsls	r3, r3, #3
 8002a9a:	3304      	adds	r3, #4
 8002a9c:	687a      	ldr	r2, [r7, #4]
 8002a9e:	4413      	add	r3, r2
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	63bb      	str	r3, [r7, #56]	; 0x38
         si6 = pCoef[2 * ia5 + 1];
 8002aa4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002aa6:	00db      	lsls	r3, r3, #3
 8002aa8:	3304      	adds	r3, #4
 8002aaa:	687a      	ldr	r2, [r7, #4]
 8002aac:	4413      	add	r3, r2
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	637b      	str	r3, [r7, #52]	; 0x34
         si7 = pCoef[2 * ia6 + 1];
 8002ab2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002ab4:	00db      	lsls	r3, r3, #3
 8002ab6:	3304      	adds	r3, #4
 8002ab8:	687a      	ldr	r2, [r7, #4]
 8002aba:	4413      	add	r3, r2
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	633b      	str	r3, [r7, #48]	; 0x30
         si8 = pCoef[2 * ia7 + 1];
 8002ac0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002ac2:	00db      	lsls	r3, r3, #3
 8002ac4:	3304      	adds	r3, #4
 8002ac6:	687a      	ldr	r2, [r7, #4]
 8002ac8:	4413      	add	r3, r2
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	62fb      	str	r3, [r7, #44]	; 0x2c

         i1 = j;
 8002ace:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002ad2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8

         do
         {
            /*  index calculation for the input */
            i2 = i1 + n2;
 8002ad6:	f8d7 20e8 	ldr.w	r2, [r7, #232]	; 0xe8
 8002ada:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002ade:	4413      	add	r3, r2
 8002ae0:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
            i3 = i2 + n2;
 8002ae4:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
 8002ae8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002aec:	4413      	add	r3, r2
 8002aee:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
            i4 = i3 + n2;
 8002af2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8002af6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002afa:	4413      	add	r3, r2
 8002afc:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
            i5 = i4 + n2;
 8002b00:	f8d7 20cc 	ldr.w	r2, [r7, #204]	; 0xcc
 8002b04:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002b08:	4413      	add	r3, r2
 8002b0a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
            i6 = i5 + n2;
 8002b0e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8002b12:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002b16:	4413      	add	r3, r2
 8002b18:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
            i7 = i6 + n2;
 8002b1c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8002b20:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002b24:	4413      	add	r3, r2
 8002b26:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
            i8 = i7 + n2;
 8002b2a:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8002b2e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002b32:	4413      	add	r3, r2
 8002b34:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
            r1 = pSrc[2 * i1] + pSrc[2 * i5];
 8002b38:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8002b3c:	00db      	lsls	r3, r3, #3
 8002b3e:	68fa      	ldr	r2, [r7, #12]
 8002b40:	4413      	add	r3, r2
 8002b42:	ed93 7a00 	vldr	s14, [r3]
 8002b46:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8002b4a:	00db      	lsls	r3, r3, #3
 8002b4c:	68fa      	ldr	r2, [r7, #12]
 8002b4e:	4413      	add	r3, r2
 8002b50:	edd3 7a00 	vldr	s15, [r3]
 8002b54:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b58:	edc7 7a2e 	vstr	s15, [r7, #184]	; 0xb8
            r5 = pSrc[2 * i1] - pSrc[2 * i5];
 8002b5c:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8002b60:	00db      	lsls	r3, r3, #3
 8002b62:	68fa      	ldr	r2, [r7, #12]
 8002b64:	4413      	add	r3, r2
 8002b66:	ed93 7a00 	vldr	s14, [r3]
 8002b6a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8002b6e:	00db      	lsls	r3, r3, #3
 8002b70:	68fa      	ldr	r2, [r7, #12]
 8002b72:	4413      	add	r3, r2
 8002b74:	edd3 7a00 	vldr	s15, [r3]
 8002b78:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002b7c:	edc7 7a2d 	vstr	s15, [r7, #180]	; 0xb4
            r2 = pSrc[2 * i2] + pSrc[2 * i6];
 8002b80:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8002b84:	00db      	lsls	r3, r3, #3
 8002b86:	68fa      	ldr	r2, [r7, #12]
 8002b88:	4413      	add	r3, r2
 8002b8a:	ed93 7a00 	vldr	s14, [r3]
 8002b8e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002b92:	00db      	lsls	r3, r3, #3
 8002b94:	68fa      	ldr	r2, [r7, #12]
 8002b96:	4413      	add	r3, r2
 8002b98:	edd3 7a00 	vldr	s15, [r3]
 8002b9c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ba0:	edc7 7a2c 	vstr	s15, [r7, #176]	; 0xb0
            r6 = pSrc[2 * i2] - pSrc[2 * i6];
 8002ba4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8002ba8:	00db      	lsls	r3, r3, #3
 8002baa:	68fa      	ldr	r2, [r7, #12]
 8002bac:	4413      	add	r3, r2
 8002bae:	ed93 7a00 	vldr	s14, [r3]
 8002bb2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002bb6:	00db      	lsls	r3, r3, #3
 8002bb8:	68fa      	ldr	r2, [r7, #12]
 8002bba:	4413      	add	r3, r2
 8002bbc:	edd3 7a00 	vldr	s15, [r3]
 8002bc0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002bc4:	edc7 7a2b 	vstr	s15, [r7, #172]	; 0xac
            r3 = pSrc[2 * i3] + pSrc[2 * i7];
 8002bc8:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8002bcc:	00db      	lsls	r3, r3, #3
 8002bce:	68fa      	ldr	r2, [r7, #12]
 8002bd0:	4413      	add	r3, r2
 8002bd2:	ed93 7a00 	vldr	s14, [r3]
 8002bd6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002bda:	00db      	lsls	r3, r3, #3
 8002bdc:	68fa      	ldr	r2, [r7, #12]
 8002bde:	4413      	add	r3, r2
 8002be0:	edd3 7a00 	vldr	s15, [r3]
 8002be4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002be8:	edc7 7a2a 	vstr	s15, [r7, #168]	; 0xa8
            r7 = pSrc[2 * i3] - pSrc[2 * i7];
 8002bec:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8002bf0:	00db      	lsls	r3, r3, #3
 8002bf2:	68fa      	ldr	r2, [r7, #12]
 8002bf4:	4413      	add	r3, r2
 8002bf6:	ed93 7a00 	vldr	s14, [r3]
 8002bfa:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002bfe:	00db      	lsls	r3, r3, #3
 8002c00:	68fa      	ldr	r2, [r7, #12]
 8002c02:	4413      	add	r3, r2
 8002c04:	edd3 7a00 	vldr	s15, [r3]
 8002c08:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002c0c:	edc7 7a29 	vstr	s15, [r7, #164]	; 0xa4
            r4 = pSrc[2 * i4] + pSrc[2 * i8];
 8002c10:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8002c14:	00db      	lsls	r3, r3, #3
 8002c16:	68fa      	ldr	r2, [r7, #12]
 8002c18:	4413      	add	r3, r2
 8002c1a:	ed93 7a00 	vldr	s14, [r3]
 8002c1e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8002c22:	00db      	lsls	r3, r3, #3
 8002c24:	68fa      	ldr	r2, [r7, #12]
 8002c26:	4413      	add	r3, r2
 8002c28:	edd3 7a00 	vldr	s15, [r3]
 8002c2c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c30:	edc7 7a28 	vstr	s15, [r7, #160]	; 0xa0
            r8 = pSrc[2 * i4] - pSrc[2 * i8];
 8002c34:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8002c38:	00db      	lsls	r3, r3, #3
 8002c3a:	68fa      	ldr	r2, [r7, #12]
 8002c3c:	4413      	add	r3, r2
 8002c3e:	ed93 7a00 	vldr	s14, [r3]
 8002c42:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8002c46:	00db      	lsls	r3, r3, #3
 8002c48:	68fa      	ldr	r2, [r7, #12]
 8002c4a:	4413      	add	r3, r2
 8002c4c:	edd3 7a00 	vldr	s15, [r3]
 8002c50:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002c54:	edc7 7a27 	vstr	s15, [r7, #156]	; 0x9c
            t1 = r1 - r3;
 8002c58:	ed97 7a2e 	vldr	s14, [r7, #184]	; 0xb8
 8002c5c:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 8002c60:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002c64:	edc7 7a26 	vstr	s15, [r7, #152]	; 0x98
            r1 = r1 + r3;
 8002c68:	ed97 7a2e 	vldr	s14, [r7, #184]	; 0xb8
 8002c6c:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 8002c70:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c74:	edc7 7a2e 	vstr	s15, [r7, #184]	; 0xb8
            r3 = r2 - r4;
 8002c78:	ed97 7a2c 	vldr	s14, [r7, #176]	; 0xb0
 8002c7c:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 8002c80:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002c84:	edc7 7a2a 	vstr	s15, [r7, #168]	; 0xa8
            r2 = r2 + r4;
 8002c88:	ed97 7a2c 	vldr	s14, [r7, #176]	; 0xb0
 8002c8c:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 8002c90:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c94:	edc7 7a2c 	vstr	s15, [r7, #176]	; 0xb0
            pSrc[2 * i1] = r1 + r2;
 8002c98:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8002c9c:	00db      	lsls	r3, r3, #3
 8002c9e:	68fa      	ldr	r2, [r7, #12]
 8002ca0:	4413      	add	r3, r2
 8002ca2:	ed97 7a2e 	vldr	s14, [r7, #184]	; 0xb8
 8002ca6:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 8002caa:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002cae:	edc3 7a00 	vstr	s15, [r3]
            r2 = r1 - r2;
 8002cb2:	ed97 7a2e 	vldr	s14, [r7, #184]	; 0xb8
 8002cb6:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 8002cba:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002cbe:	edc7 7a2c 	vstr	s15, [r7, #176]	; 0xb0
            s1 = pSrc[2 * i1 + 1] + pSrc[2 * i5 + 1];
 8002cc2:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8002cc6:	00db      	lsls	r3, r3, #3
 8002cc8:	3304      	adds	r3, #4
 8002cca:	68fa      	ldr	r2, [r7, #12]
 8002ccc:	4413      	add	r3, r2
 8002cce:	ed93 7a00 	vldr	s14, [r3]
 8002cd2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8002cd6:	00db      	lsls	r3, r3, #3
 8002cd8:	3304      	adds	r3, #4
 8002cda:	68fa      	ldr	r2, [r7, #12]
 8002cdc:	4413      	add	r3, r2
 8002cde:	edd3 7a00 	vldr	s15, [r3]
 8002ce2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ce6:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
            s5 = pSrc[2 * i1 + 1] - pSrc[2 * i5 + 1];
 8002cea:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8002cee:	00db      	lsls	r3, r3, #3
 8002cf0:	3304      	adds	r3, #4
 8002cf2:	68fa      	ldr	r2, [r7, #12]
 8002cf4:	4413      	add	r3, r2
 8002cf6:	ed93 7a00 	vldr	s14, [r3]
 8002cfa:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8002cfe:	00db      	lsls	r3, r3, #3
 8002d00:	3304      	adds	r3, #4
 8002d02:	68fa      	ldr	r2, [r7, #12]
 8002d04:	4413      	add	r3, r2
 8002d06:	edd3 7a00 	vldr	s15, [r3]
 8002d0a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002d0e:	edc7 7a25 	vstr	s15, [r7, #148]	; 0x94
            s2 = pSrc[2 * i2 + 1] + pSrc[2 * i6 + 1];
 8002d12:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8002d16:	00db      	lsls	r3, r3, #3
 8002d18:	3304      	adds	r3, #4
 8002d1a:	68fa      	ldr	r2, [r7, #12]
 8002d1c:	4413      	add	r3, r2
 8002d1e:	ed93 7a00 	vldr	s14, [r3]
 8002d22:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002d26:	00db      	lsls	r3, r3, #3
 8002d28:	3304      	adds	r3, #4
 8002d2a:	68fa      	ldr	r2, [r7, #12]
 8002d2c:	4413      	add	r3, r2
 8002d2e:	edd3 7a00 	vldr	s15, [r3]
 8002d32:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002d36:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
            s6 = pSrc[2 * i2 + 1] - pSrc[2 * i6 + 1];
 8002d3a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8002d3e:	00db      	lsls	r3, r3, #3
 8002d40:	3304      	adds	r3, #4
 8002d42:	68fa      	ldr	r2, [r7, #12]
 8002d44:	4413      	add	r3, r2
 8002d46:	ed93 7a00 	vldr	s14, [r3]
 8002d4a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002d4e:	00db      	lsls	r3, r3, #3
 8002d50:	3304      	adds	r3, #4
 8002d52:	68fa      	ldr	r2, [r7, #12]
 8002d54:	4413      	add	r3, r2
 8002d56:	edd3 7a00 	vldr	s15, [r3]
 8002d5a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002d5e:	edc7 7a24 	vstr	s15, [r7, #144]	; 0x90
            s3 = pSrc[2 * i3 + 1] + pSrc[2 * i7 + 1];
 8002d62:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8002d66:	00db      	lsls	r3, r3, #3
 8002d68:	3304      	adds	r3, #4
 8002d6a:	68fa      	ldr	r2, [r7, #12]
 8002d6c:	4413      	add	r3, r2
 8002d6e:	ed93 7a00 	vldr	s14, [r3]
 8002d72:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002d76:	00db      	lsls	r3, r3, #3
 8002d78:	3304      	adds	r3, #4
 8002d7a:	68fa      	ldr	r2, [r7, #12]
 8002d7c:	4413      	add	r3, r2
 8002d7e:	edd3 7a00 	vldr	s15, [r3]
 8002d82:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002d86:	edc7 7a23 	vstr	s15, [r7, #140]	; 0x8c
            s7 = pSrc[2 * i3 + 1] - pSrc[2 * i7 + 1];
 8002d8a:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8002d8e:	00db      	lsls	r3, r3, #3
 8002d90:	3304      	adds	r3, #4
 8002d92:	68fa      	ldr	r2, [r7, #12]
 8002d94:	4413      	add	r3, r2
 8002d96:	ed93 7a00 	vldr	s14, [r3]
 8002d9a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002d9e:	00db      	lsls	r3, r3, #3
 8002da0:	3304      	adds	r3, #4
 8002da2:	68fa      	ldr	r2, [r7, #12]
 8002da4:	4413      	add	r3, r2
 8002da6:	edd3 7a00 	vldr	s15, [r3]
 8002daa:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002dae:	edc7 7a22 	vstr	s15, [r7, #136]	; 0x88
            s4 = pSrc[2 * i4 + 1] + pSrc[2 * i8 + 1];
 8002db2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8002db6:	00db      	lsls	r3, r3, #3
 8002db8:	3304      	adds	r3, #4
 8002dba:	68fa      	ldr	r2, [r7, #12]
 8002dbc:	4413      	add	r3, r2
 8002dbe:	ed93 7a00 	vldr	s14, [r3]
 8002dc2:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8002dc6:	00db      	lsls	r3, r3, #3
 8002dc8:	3304      	adds	r3, #4
 8002dca:	68fa      	ldr	r2, [r7, #12]
 8002dcc:	4413      	add	r3, r2
 8002dce:	edd3 7a00 	vldr	s15, [r3]
 8002dd2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002dd6:	edc7 7a08 	vstr	s15, [r7, #32]
            s8 = pSrc[2 * i4 + 1] - pSrc[2 * i8 + 1];
 8002dda:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8002dde:	00db      	lsls	r3, r3, #3
 8002de0:	3304      	adds	r3, #4
 8002de2:	68fa      	ldr	r2, [r7, #12]
 8002de4:	4413      	add	r3, r2
 8002de6:	ed93 7a00 	vldr	s14, [r3]
 8002dea:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8002dee:	00db      	lsls	r3, r3, #3
 8002df0:	3304      	adds	r3, #4
 8002df2:	68fa      	ldr	r2, [r7, #12]
 8002df4:	4413      	add	r3, r2
 8002df6:	edd3 7a00 	vldr	s15, [r3]
 8002dfa:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002dfe:	edc7 7a21 	vstr	s15, [r7, #132]	; 0x84
            t2 = s1 - s3;
 8002e02:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8002e06:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 8002e0a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002e0e:	edc7 7a20 	vstr	s15, [r7, #128]	; 0x80
            s1 = s1 + s3;
 8002e12:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8002e16:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 8002e1a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002e1e:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
            s3 = s2 - s4;
 8002e22:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8002e26:	edd7 7a08 	vldr	s15, [r7, #32]
 8002e2a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002e2e:	edc7 7a23 	vstr	s15, [r7, #140]	; 0x8c
            s2 = s2 + s4;
 8002e32:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8002e36:	edd7 7a08 	vldr	s15, [r7, #32]
 8002e3a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002e3e:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
            r1 = t1 + s3;
 8002e42:	ed97 7a26 	vldr	s14, [r7, #152]	; 0x98
 8002e46:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 8002e4a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002e4e:	edc7 7a2e 	vstr	s15, [r7, #184]	; 0xb8
            t1 = t1 - s3;
 8002e52:	ed97 7a26 	vldr	s14, [r7, #152]	; 0x98
 8002e56:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 8002e5a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002e5e:	edc7 7a26 	vstr	s15, [r7, #152]	; 0x98
            pSrc[2 * i1 + 1] = s1 + s2;
 8002e62:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8002e66:	00db      	lsls	r3, r3, #3
 8002e68:	3304      	adds	r3, #4
 8002e6a:	68fa      	ldr	r2, [r7, #12]
 8002e6c:	4413      	add	r3, r2
 8002e6e:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8002e72:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002e76:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002e7a:	edc3 7a00 	vstr	s15, [r3]
            s2 = s1 - s2;
 8002e7e:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8002e82:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002e86:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002e8a:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
            s1 = t2 - r3;
 8002e8e:	ed97 7a20 	vldr	s14, [r7, #128]	; 0x80
 8002e92:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 8002e96:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002e9a:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
            t2 = t2 + r3;
 8002e9e:	ed97 7a20 	vldr	s14, [r7, #128]	; 0x80
 8002ea2:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 8002ea6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002eaa:	edc7 7a20 	vstr	s15, [r7, #128]	; 0x80
            p1 = co5 * r2;
 8002eae:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 8002eb2:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 8002eb6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002eba:	edc7 7a07 	vstr	s15, [r7, #28]
            p2 = si5 * s2;
 8002ebe:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8002ec2:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002ec6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002eca:	edc7 7a06 	vstr	s15, [r7, #24]
            p3 = co5 * s2;
 8002ece:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 8002ed2:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002ed6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002eda:	edc7 7a05 	vstr	s15, [r7, #20]
            p4 = si5 * r2;
 8002ede:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8002ee2:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 8002ee6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002eea:	edc7 7a04 	vstr	s15, [r7, #16]
            pSrc[2 * i5]     = p1 + p2;
 8002eee:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8002ef2:	00db      	lsls	r3, r3, #3
 8002ef4:	68fa      	ldr	r2, [r7, #12]
 8002ef6:	4413      	add	r3, r2
 8002ef8:	ed97 7a07 	vldr	s14, [r7, #28]
 8002efc:	edd7 7a06 	vldr	s15, [r7, #24]
 8002f00:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f04:	edc3 7a00 	vstr	s15, [r3]
            pSrc[2 * i5 + 1] = p3 - p4;
 8002f08:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8002f0c:	00db      	lsls	r3, r3, #3
 8002f0e:	3304      	adds	r3, #4
 8002f10:	68fa      	ldr	r2, [r7, #12]
 8002f12:	4413      	add	r3, r2
 8002f14:	ed97 7a05 	vldr	s14, [r7, #20]
 8002f18:	edd7 7a04 	vldr	s15, [r7, #16]
 8002f1c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002f20:	edc3 7a00 	vstr	s15, [r3]
            p1 = co3 * r1;
 8002f24:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 8002f28:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 8002f2c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002f30:	edc7 7a07 	vstr	s15, [r7, #28]
            p2 = si3 * s1;
 8002f34:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8002f38:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8002f3c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002f40:	edc7 7a06 	vstr	s15, [r7, #24]
            p3 = co3 * s1;
 8002f44:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 8002f48:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8002f4c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002f50:	edc7 7a05 	vstr	s15, [r7, #20]
            p4 = si3 * r1;
 8002f54:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8002f58:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 8002f5c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002f60:	edc7 7a04 	vstr	s15, [r7, #16]
            pSrc[2 * i3]     = p1 + p2;
 8002f64:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8002f68:	00db      	lsls	r3, r3, #3
 8002f6a:	68fa      	ldr	r2, [r7, #12]
 8002f6c:	4413      	add	r3, r2
 8002f6e:	ed97 7a07 	vldr	s14, [r7, #28]
 8002f72:	edd7 7a06 	vldr	s15, [r7, #24]
 8002f76:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f7a:	edc3 7a00 	vstr	s15, [r3]
            pSrc[2 * i3 + 1] = p3 - p4;
 8002f7e:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8002f82:	00db      	lsls	r3, r3, #3
 8002f84:	3304      	adds	r3, #4
 8002f86:	68fa      	ldr	r2, [r7, #12]
 8002f88:	4413      	add	r3, r2
 8002f8a:	ed97 7a05 	vldr	s14, [r7, #20]
 8002f8e:	edd7 7a04 	vldr	s15, [r7, #16]
 8002f92:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002f96:	edc3 7a00 	vstr	s15, [r3]
            p1 = co7 * t1;
 8002f9a:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8002f9e:	edd7 7a26 	vldr	s15, [r7, #152]	; 0x98
 8002fa2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002fa6:	edc7 7a07 	vstr	s15, [r7, #28]
            p2 = si7 * t2;
 8002faa:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 8002fae:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 8002fb2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002fb6:	edc7 7a06 	vstr	s15, [r7, #24]
            p3 = co7 * t2;
 8002fba:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8002fbe:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 8002fc2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002fc6:	edc7 7a05 	vstr	s15, [r7, #20]
            p4 = si7 * t1;
 8002fca:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 8002fce:	edd7 7a26 	vldr	s15, [r7, #152]	; 0x98
 8002fd2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002fd6:	edc7 7a04 	vstr	s15, [r7, #16]
            pSrc[2 * i7]     = p1 + p2;
 8002fda:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002fde:	00db      	lsls	r3, r3, #3
 8002fe0:	68fa      	ldr	r2, [r7, #12]
 8002fe2:	4413      	add	r3, r2
 8002fe4:	ed97 7a07 	vldr	s14, [r7, #28]
 8002fe8:	edd7 7a06 	vldr	s15, [r7, #24]
 8002fec:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ff0:	edc3 7a00 	vstr	s15, [r3]
            pSrc[2 * i7 + 1] = p3 - p4;
 8002ff4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002ff8:	00db      	lsls	r3, r3, #3
 8002ffa:	3304      	adds	r3, #4
 8002ffc:	68fa      	ldr	r2, [r7, #12]
 8002ffe:	4413      	add	r3, r2
 8003000:	ed97 7a05 	vldr	s14, [r7, #20]
 8003004:	edd7 7a04 	vldr	s15, [r7, #16]
 8003008:	ee77 7a67 	vsub.f32	s15, s14, s15
 800300c:	edc3 7a00 	vstr	s15, [r3]
            r1 = (r6 - r8) * C81;
 8003010:	ed97 7a2b 	vldr	s14, [r7, #172]	; 0xac
 8003014:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 8003018:	ee77 7a67 	vsub.f32	s15, s14, s15
 800301c:	ed97 7a37 	vldr	s14, [r7, #220]	; 0xdc
 8003020:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003024:	edc7 7a2e 	vstr	s15, [r7, #184]	; 0xb8
            r6 = (r6 + r8) * C81;
 8003028:	ed97 7a2b 	vldr	s14, [r7, #172]	; 0xac
 800302c:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 8003030:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003034:	ed97 7a37 	vldr	s14, [r7, #220]	; 0xdc
 8003038:	ee67 7a27 	vmul.f32	s15, s14, s15
 800303c:	edc7 7a2b 	vstr	s15, [r7, #172]	; 0xac
            s1 = (s6 - s8) * C81;
 8003040:	ed97 7a24 	vldr	s14, [r7, #144]	; 0x90
 8003044:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8003048:	ee77 7a67 	vsub.f32	s15, s14, s15
 800304c:	ed97 7a37 	vldr	s14, [r7, #220]	; 0xdc
 8003050:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003054:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
            s6 = (s6 + s8) * C81;
 8003058:	ed97 7a24 	vldr	s14, [r7, #144]	; 0x90
 800305c:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8003060:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003064:	ed97 7a37 	vldr	s14, [r7, #220]	; 0xdc
 8003068:	ee67 7a27 	vmul.f32	s15, s14, s15
 800306c:	edc7 7a24 	vstr	s15, [r7, #144]	; 0x90
            t1 = r5 - r1;
 8003070:	ed97 7a2d 	vldr	s14, [r7, #180]	; 0xb4
 8003074:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 8003078:	ee77 7a67 	vsub.f32	s15, s14, s15
 800307c:	edc7 7a26 	vstr	s15, [r7, #152]	; 0x98
            r5 = r5 + r1;
 8003080:	ed97 7a2d 	vldr	s14, [r7, #180]	; 0xb4
 8003084:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 8003088:	ee77 7a27 	vadd.f32	s15, s14, s15
 800308c:	edc7 7a2d 	vstr	s15, [r7, #180]	; 0xb4
            r8 = r7 - r6;
 8003090:	ed97 7a29 	vldr	s14, [r7, #164]	; 0xa4
 8003094:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 8003098:	ee77 7a67 	vsub.f32	s15, s14, s15
 800309c:	edc7 7a27 	vstr	s15, [r7, #156]	; 0x9c
            r7 = r7 + r6;
 80030a0:	ed97 7a29 	vldr	s14, [r7, #164]	; 0xa4
 80030a4:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 80030a8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80030ac:	edc7 7a29 	vstr	s15, [r7, #164]	; 0xa4
            t2 = s5 - s1;
 80030b0:	ed97 7a25 	vldr	s14, [r7, #148]	; 0x94
 80030b4:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 80030b8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80030bc:	edc7 7a20 	vstr	s15, [r7, #128]	; 0x80
            s5 = s5 + s1;
 80030c0:	ed97 7a25 	vldr	s14, [r7, #148]	; 0x94
 80030c4:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 80030c8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80030cc:	edc7 7a25 	vstr	s15, [r7, #148]	; 0x94
            s8 = s7 - s6;
 80030d0:	ed97 7a22 	vldr	s14, [r7, #136]	; 0x88
 80030d4:	edd7 7a24 	vldr	s15, [r7, #144]	; 0x90
 80030d8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80030dc:	edc7 7a21 	vstr	s15, [r7, #132]	; 0x84
            s7 = s7 + s6;
 80030e0:	ed97 7a22 	vldr	s14, [r7, #136]	; 0x88
 80030e4:	edd7 7a24 	vldr	s15, [r7, #144]	; 0x90
 80030e8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80030ec:	edc7 7a22 	vstr	s15, [r7, #136]	; 0x88
            r1 = r5 + s7;
 80030f0:	ed97 7a2d 	vldr	s14, [r7, #180]	; 0xb4
 80030f4:	edd7 7a22 	vldr	s15, [r7, #136]	; 0x88
 80030f8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80030fc:	edc7 7a2e 	vstr	s15, [r7, #184]	; 0xb8
            r5 = r5 - s7;
 8003100:	ed97 7a2d 	vldr	s14, [r7, #180]	; 0xb4
 8003104:	edd7 7a22 	vldr	s15, [r7, #136]	; 0x88
 8003108:	ee77 7a67 	vsub.f32	s15, s14, s15
 800310c:	edc7 7a2d 	vstr	s15, [r7, #180]	; 0xb4
            r6 = t1 + s8;
 8003110:	ed97 7a26 	vldr	s14, [r7, #152]	; 0x98
 8003114:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8003118:	ee77 7a27 	vadd.f32	s15, s14, s15
 800311c:	edc7 7a2b 	vstr	s15, [r7, #172]	; 0xac
            t1 = t1 - s8;
 8003120:	ed97 7a26 	vldr	s14, [r7, #152]	; 0x98
 8003124:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8003128:	ee77 7a67 	vsub.f32	s15, s14, s15
 800312c:	edc7 7a26 	vstr	s15, [r7, #152]	; 0x98
            s1 = s5 - r7;
 8003130:	ed97 7a25 	vldr	s14, [r7, #148]	; 0x94
 8003134:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8003138:	ee77 7a67 	vsub.f32	s15, s14, s15
 800313c:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
            s5 = s5 + r7;
 8003140:	ed97 7a25 	vldr	s14, [r7, #148]	; 0x94
 8003144:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8003148:	ee77 7a27 	vadd.f32	s15, s14, s15
 800314c:	edc7 7a25 	vstr	s15, [r7, #148]	; 0x94
            s6 = t2 - r8;
 8003150:	ed97 7a20 	vldr	s14, [r7, #128]	; 0x80
 8003154:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 8003158:	ee77 7a67 	vsub.f32	s15, s14, s15
 800315c:	edc7 7a24 	vstr	s15, [r7, #144]	; 0x90
            t2 = t2 + r8;
 8003160:	ed97 7a20 	vldr	s14, [r7, #128]	; 0x80
 8003164:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 8003168:	ee77 7a27 	vadd.f32	s15, s14, s15
 800316c:	edc7 7a20 	vstr	s15, [r7, #128]	; 0x80
            p1 = co2 * r1;
 8003170:	ed97 7a18 	vldr	s14, [r7, #96]	; 0x60
 8003174:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 8003178:	ee67 7a27 	vmul.f32	s15, s14, s15
 800317c:	edc7 7a07 	vstr	s15, [r7, #28]
            p2 = si2 * s1;
 8003180:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8003184:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8003188:	ee67 7a27 	vmul.f32	s15, s14, s15
 800318c:	edc7 7a06 	vstr	s15, [r7, #24]
            p3 = co2 * s1;
 8003190:	ed97 7a18 	vldr	s14, [r7, #96]	; 0x60
 8003194:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8003198:	ee67 7a27 	vmul.f32	s15, s14, s15
 800319c:	edc7 7a05 	vstr	s15, [r7, #20]
            p4 = si2 * r1;
 80031a0:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 80031a4:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 80031a8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80031ac:	edc7 7a04 	vstr	s15, [r7, #16]
            pSrc[2 * i2]     = p1 + p2;
 80031b0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80031b4:	00db      	lsls	r3, r3, #3
 80031b6:	68fa      	ldr	r2, [r7, #12]
 80031b8:	4413      	add	r3, r2
 80031ba:	ed97 7a07 	vldr	s14, [r7, #28]
 80031be:	edd7 7a06 	vldr	s15, [r7, #24]
 80031c2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80031c6:	edc3 7a00 	vstr	s15, [r3]
            pSrc[2 * i2 + 1] = p3 - p4;
 80031ca:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80031ce:	00db      	lsls	r3, r3, #3
 80031d0:	3304      	adds	r3, #4
 80031d2:	68fa      	ldr	r2, [r7, #12]
 80031d4:	4413      	add	r3, r2
 80031d6:	ed97 7a05 	vldr	s14, [r7, #20]
 80031da:	edd7 7a04 	vldr	s15, [r7, #16]
 80031de:	ee77 7a67 	vsub.f32	s15, s14, s15
 80031e2:	edc3 7a00 	vstr	s15, [r3]
            p1 = co8 * r5;
 80031e6:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 80031ea:	edd7 7a2d 	vldr	s15, [r7, #180]	; 0xb4
 80031ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 80031f2:	edc7 7a07 	vstr	s15, [r7, #28]
            p2 = si8 * s5;
 80031f6:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 80031fa:	edd7 7a25 	vldr	s15, [r7, #148]	; 0x94
 80031fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003202:	edc7 7a06 	vstr	s15, [r7, #24]
            p3 = co8 * s5;
 8003206:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 800320a:	edd7 7a25 	vldr	s15, [r7, #148]	; 0x94
 800320e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003212:	edc7 7a05 	vstr	s15, [r7, #20]
            p4 = si8 * r5;
 8003216:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 800321a:	edd7 7a2d 	vldr	s15, [r7, #180]	; 0xb4
 800321e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003222:	edc7 7a04 	vstr	s15, [r7, #16]
            pSrc[2 * i8]     = p1 + p2;
 8003226:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800322a:	00db      	lsls	r3, r3, #3
 800322c:	68fa      	ldr	r2, [r7, #12]
 800322e:	4413      	add	r3, r2
 8003230:	ed97 7a07 	vldr	s14, [r7, #28]
 8003234:	edd7 7a06 	vldr	s15, [r7, #24]
 8003238:	ee77 7a27 	vadd.f32	s15, s14, s15
 800323c:	edc3 7a00 	vstr	s15, [r3]
            pSrc[2 * i8 + 1] = p3 - p4;
 8003240:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8003244:	00db      	lsls	r3, r3, #3
 8003246:	3304      	adds	r3, #4
 8003248:	68fa      	ldr	r2, [r7, #12]
 800324a:	4413      	add	r3, r2
 800324c:	ed97 7a05 	vldr	s14, [r7, #20]
 8003250:	edd7 7a04 	vldr	s15, [r7, #16]
 8003254:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003258:	edc3 7a00 	vstr	s15, [r3]
            p1 = co6 * r6;
 800325c:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8003260:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 8003264:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003268:	edc7 7a07 	vstr	s15, [r7, #28]
            p2 = si6 * s6;
 800326c:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8003270:	edd7 7a24 	vldr	s15, [r7, #144]	; 0x90
 8003274:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003278:	edc7 7a06 	vstr	s15, [r7, #24]
            p3 = co6 * s6;
 800327c:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8003280:	edd7 7a24 	vldr	s15, [r7, #144]	; 0x90
 8003284:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003288:	edc7 7a05 	vstr	s15, [r7, #20]
            p4 = si6 * r6;
 800328c:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8003290:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 8003294:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003298:	edc7 7a04 	vstr	s15, [r7, #16]
            pSrc[2 * i6]     = p1 + p2;
 800329c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80032a0:	00db      	lsls	r3, r3, #3
 80032a2:	68fa      	ldr	r2, [r7, #12]
 80032a4:	4413      	add	r3, r2
 80032a6:	ed97 7a07 	vldr	s14, [r7, #28]
 80032aa:	edd7 7a06 	vldr	s15, [r7, #24]
 80032ae:	ee77 7a27 	vadd.f32	s15, s14, s15
 80032b2:	edc3 7a00 	vstr	s15, [r3]
            pSrc[2 * i6 + 1] = p3 - p4;
 80032b6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80032ba:	00db      	lsls	r3, r3, #3
 80032bc:	3304      	adds	r3, #4
 80032be:	68fa      	ldr	r2, [r7, #12]
 80032c0:	4413      	add	r3, r2
 80032c2:	ed97 7a05 	vldr	s14, [r7, #20]
 80032c6:	edd7 7a04 	vldr	s15, [r7, #16]
 80032ca:	ee77 7a67 	vsub.f32	s15, s14, s15
 80032ce:	edc3 7a00 	vstr	s15, [r3]
            p1 = co4 * t1;
 80032d2:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 80032d6:	edd7 7a26 	vldr	s15, [r7, #152]	; 0x98
 80032da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80032de:	edc7 7a07 	vstr	s15, [r7, #28]
            p2 = si4 * t2;
 80032e2:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 80032e6:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 80032ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80032ee:	edc7 7a06 	vstr	s15, [r7, #24]
            p3 = co4 * t2;
 80032f2:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 80032f6:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 80032fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80032fe:	edc7 7a05 	vstr	s15, [r7, #20]
            p4 = si4 * t1;
 8003302:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8003306:	edd7 7a26 	vldr	s15, [r7, #152]	; 0x98
 800330a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800330e:	edc7 7a04 	vstr	s15, [r7, #16]
            pSrc[2 * i4]     = p1 + p2;
 8003312:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8003316:	00db      	lsls	r3, r3, #3
 8003318:	68fa      	ldr	r2, [r7, #12]
 800331a:	4413      	add	r3, r2
 800331c:	ed97 7a07 	vldr	s14, [r7, #28]
 8003320:	edd7 7a06 	vldr	s15, [r7, #24]
 8003324:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003328:	edc3 7a00 	vstr	s15, [r3]
            pSrc[2 * i4 + 1] = p3 - p4;
 800332c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8003330:	00db      	lsls	r3, r3, #3
 8003332:	3304      	adds	r3, #4
 8003334:	68fa      	ldr	r2, [r7, #12]
 8003336:	4413      	add	r3, r2
 8003338:	ed97 7a05 	vldr	s14, [r7, #20]
 800333c:	edd7 7a04 	vldr	s15, [r7, #16]
 8003340:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003344:	edc3 7a00 	vstr	s15, [r3]

            i1 += n1;
 8003348:	f8d7 20e8 	ldr.w	r2, [r7, #232]	; 0xe8
 800334c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003350:	4413      	add	r3, r2
 8003352:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
         } while (i1 < fftLen);
 8003356:	897b      	ldrh	r3, [r7, #10]
 8003358:	f8d7 20e8 	ldr.w	r2, [r7, #232]	; 0xe8
 800335c:	429a      	cmp	r2, r3
 800335e:	f4ff abba 	bcc.w	8002ad6 <arm_radix8_butterfly_f32+0x746>

         j++;
 8003362:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003366:	3301      	adds	r3, #1
 8003368:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
      } while (j < n2);
 800336c:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8003370:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003374:	429a      	cmp	r2, r3
 8003376:	f4ff ab2c 	bcc.w	80029d2 <arm_radix8_butterfly_f32+0x642>

      twidCoefModifier <<= 3;
 800337a:	893b      	ldrh	r3, [r7, #8]
 800337c:	00db      	lsls	r3, r3, #3
 800337e:	813b      	strh	r3, [r7, #8]
   } while (n2 > 7);
 8003380:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003384:	2b07      	cmp	r3, #7
 8003386:	f63f a813 	bhi.w	80023b0 <arm_radix8_butterfly_f32+0x20>
}
 800338a:	e000      	b.n	800338e <arm_radix8_butterfly_f32+0xffe>
         break;
 800338c:	bf00      	nop
}
 800338e:	bf00      	nop
 8003390:	37f4      	adds	r7, #244	; 0xf4
 8003392:	46bd      	mov	sp, r7
 8003394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003398:	4770      	bx	lr
 800339a:	bf00      	nop

0800339c <stage_rfft_f32>:
#else
void stage_rfft_f32(
  const arm_rfft_fast_instance_f32 * S,
        float32_t * p,
        float32_t * pOut)
{
 800339c:	b480      	push	{r7}
 800339e:	b095      	sub	sp, #84	; 0x54
 80033a0:	af00      	add	r7, sp, #0
 80033a2:	60f8      	str	r0, [r7, #12]
 80033a4:	60b9      	str	r1, [r7, #8]
 80033a6:	607a      	str	r2, [r7, #4]
        int32_t  k;                                /* Loop Counter */
        float32_t twR, twI;                         /* RFFT Twiddle coefficients */
  const float32_t * pCoeff = S->pTwiddleRFFT;       /* Points to RFFT Twiddle factors */
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	695b      	ldr	r3, [r3, #20]
 80033ac:	64bb      	str	r3, [r7, #72]	; 0x48
        float32_t *pA = p;                          /* increasing pointer */
 80033ae:	68bb      	ldr	r3, [r7, #8]
 80033b0:	647b      	str	r3, [r7, #68]	; 0x44
        float32_t *pB = p;                          /* decreasing pointer */
 80033b2:	68bb      	ldr	r3, [r7, #8]
 80033b4:	643b      	str	r3, [r7, #64]	; 0x40
        float32_t xAR, xAI, xBR, xBI;               /* temporary variables */
        float32_t t1a, t1b;                         /* temporary variables */
        float32_t p0, p1, p2, p3;                   /* temporary variables */


   k = (S->Sint).fftLen - 1;
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	881b      	ldrh	r3, [r3, #0]
 80033ba:	3b01      	subs	r3, #1
 80033bc:	64fb      	str	r3, [r7, #76]	; 0x4c

   /* Pack first and last sample of the frequency domain together */

   xBR = pB[0];
 80033be:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	63fb      	str	r3, [r7, #60]	; 0x3c
   xBI = pB[1];
 80033c4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80033c6:	685b      	ldr	r3, [r3, #4]
 80033c8:	63bb      	str	r3, [r7, #56]	; 0x38
   xAR = pA[0];
 80033ca:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	637b      	str	r3, [r7, #52]	; 0x34
   xAI = pA[1];
 80033d0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80033d2:	685b      	ldr	r3, [r3, #4]
 80033d4:	633b      	str	r3, [r7, #48]	; 0x30

   twR = *pCoeff++ ;
 80033d6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80033d8:	1d1a      	adds	r2, r3, #4
 80033da:	64ba      	str	r2, [r7, #72]	; 0x48
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	62fb      	str	r3, [r7, #44]	; 0x2c
   twI = *pCoeff++ ;
 80033e0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80033e2:	1d1a      	adds	r2, r3, #4
 80033e4:	64ba      	str	r2, [r7, #72]	; 0x48
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	62bb      	str	r3, [r7, #40]	; 0x28


   // U1 = XA(1) + XB(1); % It is real
   t1a = xBR + xAR  ;
 80033ea:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 80033ee:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 80033f2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80033f6:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24

   // U2 = XB(1) - XA(1); % It is imaginary
   t1b = xBI + xAI  ;
 80033fa:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 80033fe:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8003402:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003406:	edc7 7a08 	vstr	s15, [r7, #32]

   // real(tw * (xB - xA)) = twR * (xBR - xAR) - twI * (xBI - xAI);
   // imag(tw * (xB - xA)) = twI * (xBR - xAR) + twR * (xBI - xAI);
   *pOut++ = 0.5f * ( t1a + t1b );
 800340a:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 800340e:	edd7 7a08 	vldr	s15, [r7, #32]
 8003412:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	1d1a      	adds	r2, r3, #4
 800341a:	607a      	str	r2, [r7, #4]
 800341c:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8003420:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003424:	edc3 7a00 	vstr	s15, [r3]
   *pOut++ = 0.5f * ( t1a - t1b );
 8003428:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 800342c:	edd7 7a08 	vldr	s15, [r7, #32]
 8003430:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	1d1a      	adds	r2, r3, #4
 8003438:	607a      	str	r2, [r7, #4]
 800343a:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800343e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003442:	edc3 7a00 	vstr	s15, [r3]

   // XA(1) = 1/2*( U1 - imag(U2) +  i*( U1 +imag(U2) ));
   pB  = p + 2*k;
 8003446:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003448:	00db      	lsls	r3, r3, #3
 800344a:	68ba      	ldr	r2, [r7, #8]
 800344c:	4413      	add	r3, r2
 800344e:	643b      	str	r3, [r7, #64]	; 0x40
   pA += 2;
 8003450:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003452:	3308      	adds	r3, #8
 8003454:	647b      	str	r3, [r7, #68]	; 0x44
         end
         XA(1) = 1/2* (XA(1) + XB(1) + TW(1) * (XB(1) - XA(1))) + i*( 1/2*( XA(1) + XB(1) + i*( XA(1) - XB(1))));
         X = XA;
      */

      xBI = pB[1];
 8003456:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003458:	685b      	ldr	r3, [r3, #4]
 800345a:	63bb      	str	r3, [r7, #56]	; 0x38
      xBR = pB[0];
 800345c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	63fb      	str	r3, [r7, #60]	; 0x3c
      xAR = pA[0];
 8003462:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	637b      	str	r3, [r7, #52]	; 0x34
      xAI = pA[1];
 8003468:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800346a:	685b      	ldr	r3, [r3, #4]
 800346c:	633b      	str	r3, [r7, #48]	; 0x30

      twR = *pCoeff++;
 800346e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003470:	1d1a      	adds	r2, r3, #4
 8003472:	64ba      	str	r2, [r7, #72]	; 0x48
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	62fb      	str	r3, [r7, #44]	; 0x2c
      twI = *pCoeff++;
 8003478:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800347a:	1d1a      	adds	r2, r3, #4
 800347c:	64ba      	str	r2, [r7, #72]	; 0x48
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	62bb      	str	r3, [r7, #40]	; 0x28

      t1a = xBR - xAR ;
 8003482:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8003486:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 800348a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800348e:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
      t1b = xBI + xAI ;
 8003492:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8003496:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 800349a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800349e:	edc7 7a08 	vstr	s15, [r7, #32]

      // real(tw * (xB - xA)) = twR * (xBR - xAR) - twI * (xBI - xAI);
      // imag(tw * (xB - xA)) = twI * (xBR - xAR) + twR * (xBI - xAI);
      p0 = twR * t1a;
 80034a2:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 80034a6:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80034aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80034ae:	edc7 7a07 	vstr	s15, [r7, #28]
      p1 = twI * t1a;
 80034b2:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 80034b6:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80034ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 80034be:	edc7 7a06 	vstr	s15, [r7, #24]
      p2 = twR * t1b;
 80034c2:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 80034c6:	edd7 7a08 	vldr	s15, [r7, #32]
 80034ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80034ce:	edc7 7a05 	vstr	s15, [r7, #20]
      p3 = twI * t1b;
 80034d2:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 80034d6:	edd7 7a08 	vldr	s15, [r7, #32]
 80034da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80034de:	edc7 7a04 	vstr	s15, [r7, #16]

      *pOut++ = 0.5f * (xAR + xBR + p0 + p3 ); //xAR
 80034e2:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 80034e6:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 80034ea:	ee37 7a27 	vadd.f32	s14, s14, s15
 80034ee:	edd7 7a07 	vldr	s15, [r7, #28]
 80034f2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80034f6:	edd7 7a04 	vldr	s15, [r7, #16]
 80034fa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	1d1a      	adds	r2, r3, #4
 8003502:	607a      	str	r2, [r7, #4]
 8003504:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8003508:	ee67 7a87 	vmul.f32	s15, s15, s14
 800350c:	edc3 7a00 	vstr	s15, [r3]
      *pOut++ = 0.5f * (xAI - xBI + p1 - p2 ); //xAI
 8003510:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 8003514:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8003518:	ee37 7a67 	vsub.f32	s14, s14, s15
 800351c:	edd7 7a06 	vldr	s15, [r7, #24]
 8003520:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003524:	edd7 7a05 	vldr	s15, [r7, #20]
 8003528:	ee77 7a67 	vsub.f32	s15, s14, s15
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	1d1a      	adds	r2, r3, #4
 8003530:	607a      	str	r2, [r7, #4]
 8003532:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8003536:	ee67 7a87 	vmul.f32	s15, s15, s14
 800353a:	edc3 7a00 	vstr	s15, [r3]


      pA += 2;
 800353e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003540:	3308      	adds	r3, #8
 8003542:	647b      	str	r3, [r7, #68]	; 0x44
      pB -= 2;
 8003544:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003546:	3b08      	subs	r3, #8
 8003548:	643b      	str	r3, [r7, #64]	; 0x40
      k--;
 800354a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800354c:	3b01      	subs	r3, #1
 800354e:	64fb      	str	r3, [r7, #76]	; 0x4c
   } while (k > 0);
 8003550:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003552:	2b00      	cmp	r3, #0
 8003554:	f73f af7f 	bgt.w	8003456 <stage_rfft_f32+0xba>
}
 8003558:	bf00      	nop
 800355a:	bf00      	nop
 800355c:	3754      	adds	r7, #84	; 0x54
 800355e:	46bd      	mov	sp, r7
 8003560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003564:	4770      	bx	lr

08003566 <merge_rfft_f32>:
/* Prepares data for inverse cfft */
void merge_rfft_f32(
  const arm_rfft_fast_instance_f32 * S,
        float32_t * p,
        float32_t * pOut)
{
 8003566:	b480      	push	{r7}
 8003568:	b095      	sub	sp, #84	; 0x54
 800356a:	af00      	add	r7, sp, #0
 800356c:	60f8      	str	r0, [r7, #12]
 800356e:	60b9      	str	r1, [r7, #8]
 8003570:	607a      	str	r2, [r7, #4]
        int32_t  k;                                /* Loop Counter */
        float32_t twR, twI;                         /* RFFT Twiddle coefficients */
  const float32_t *pCoeff = S->pTwiddleRFFT;        /* Points to RFFT Twiddle factors */
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	695b      	ldr	r3, [r3, #20]
 8003576:	64bb      	str	r3, [r7, #72]	; 0x48
        float32_t *pA = p;                          /* increasing pointer */
 8003578:	68bb      	ldr	r3, [r7, #8]
 800357a:	647b      	str	r3, [r7, #68]	; 0x44
        float32_t *pB = p;                          /* decreasing pointer */
 800357c:	68bb      	ldr	r3, [r7, #8]
 800357e:	643b      	str	r3, [r7, #64]	; 0x40
        float32_t xAR, xAI, xBR, xBI;               /* temporary variables */
        float32_t t1a, t1b, r, s, t, u;             /* temporary variables */

   k = (S->Sint).fftLen - 1;
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	881b      	ldrh	r3, [r3, #0]
 8003584:	3b01      	subs	r3, #1
 8003586:	64fb      	str	r3, [r7, #76]	; 0x4c

   xAR = pA[0];
 8003588:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	63fb      	str	r3, [r7, #60]	; 0x3c
   xAI = pA[1];
 800358e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003590:	685b      	ldr	r3, [r3, #4]
 8003592:	63bb      	str	r3, [r7, #56]	; 0x38

   pCoeff += 2 ;
 8003594:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003596:	3308      	adds	r3, #8
 8003598:	64bb      	str	r3, [r7, #72]	; 0x48

   *pOut++ = 0.5f * ( xAR + xAI );
 800359a:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 800359e:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 80035a2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	1d1a      	adds	r2, r3, #4
 80035aa:	607a      	str	r2, [r7, #4]
 80035ac:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80035b0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80035b4:	edc3 7a00 	vstr	s15, [r3]
   *pOut++ = 0.5f * ( xAR - xAI );
 80035b8:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 80035bc:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 80035c0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	1d1a      	adds	r2, r3, #4
 80035c8:	607a      	str	r2, [r7, #4]
 80035ca:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80035ce:	ee67 7a87 	vmul.f32	s15, s15, s14
 80035d2:	edc3 7a00 	vstr	s15, [r3]

   pB  =  p + 2*k ;
 80035d6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80035d8:	00db      	lsls	r3, r3, #3
 80035da:	68ba      	ldr	r2, [r7, #8]
 80035dc:	4413      	add	r3, r2
 80035de:	643b      	str	r3, [r7, #64]	; 0x40
   pA +=  2	   ;
 80035e0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80035e2:	3308      	adds	r3, #8
 80035e4:	647b      	str	r3, [r7, #68]	; 0x44

   while (k > 0)
 80035e6:	e07c      	b.n	80036e2 <merge_rfft_f32+0x17c>
   {
      /* G is half of the frequency complex spectrum */
      //for k = 2:N
      //    Xk(k) = 1/2 * (G(k) + conj(G(N-k+2)) + Tw(k)*( G(k) - conj(G(N-k+2))));
      xBI =   pB[1]    ;
 80035e8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80035ea:	685b      	ldr	r3, [r3, #4]
 80035ec:	637b      	str	r3, [r7, #52]	; 0x34
      xBR =   pB[0]    ;
 80035ee:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	633b      	str	r3, [r7, #48]	; 0x30
      xAR =  pA[0];
 80035f4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	63fb      	str	r3, [r7, #60]	; 0x3c
      xAI =  pA[1];
 80035fa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80035fc:	685b      	ldr	r3, [r3, #4]
 80035fe:	63bb      	str	r3, [r7, #56]	; 0x38

      twR = *pCoeff++;
 8003600:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003602:	1d1a      	adds	r2, r3, #4
 8003604:	64ba      	str	r2, [r7, #72]	; 0x48
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	62fb      	str	r3, [r7, #44]	; 0x2c
      twI = *pCoeff++;
 800360a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800360c:	1d1a      	adds	r2, r3, #4
 800360e:	64ba      	str	r2, [r7, #72]	; 0x48
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	62bb      	str	r3, [r7, #40]	; 0x28

      t1a = xAR - xBR ;
 8003614:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8003618:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 800361c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003620:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
      t1b = xAI + xBI ;
 8003624:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8003628:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 800362c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003630:	edc7 7a08 	vstr	s15, [r7, #32]

      r = twR * t1a;
 8003634:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8003638:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800363c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003640:	edc7 7a07 	vstr	s15, [r7, #28]
      s = twI * t1b;
 8003644:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8003648:	edd7 7a08 	vldr	s15, [r7, #32]
 800364c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003650:	edc7 7a06 	vstr	s15, [r7, #24]
      t = twI * t1a;
 8003654:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8003658:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800365c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003660:	edc7 7a05 	vstr	s15, [r7, #20]
      u = twR * t1b;
 8003664:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8003668:	edd7 7a08 	vldr	s15, [r7, #32]
 800366c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003670:	edc7 7a04 	vstr	s15, [r7, #16]

      // real(tw * (xA - xB)) = twR * (xAR - xBR) - twI * (xAI - xBI);
      // imag(tw * (xA - xB)) = twI * (xAR - xBR) + twR * (xAI - xBI);
      *pOut++ = 0.5f * (xAR + xBR - r - s ); //xAR
 8003674:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8003678:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 800367c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003680:	edd7 7a07 	vldr	s15, [r7, #28]
 8003684:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003688:	edd7 7a06 	vldr	s15, [r7, #24]
 800368c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	1d1a      	adds	r2, r3, #4
 8003694:	607a      	str	r2, [r7, #4]
 8003696:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800369a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800369e:	edc3 7a00 	vstr	s15, [r3]
      *pOut++ = 0.5f * (xAI - xBI + t - u ); //xAI
 80036a2:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 80036a6:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 80036aa:	ee37 7a67 	vsub.f32	s14, s14, s15
 80036ae:	edd7 7a05 	vldr	s15, [r7, #20]
 80036b2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80036b6:	edd7 7a04 	vldr	s15, [r7, #16]
 80036ba:	ee77 7a67 	vsub.f32	s15, s14, s15
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	1d1a      	adds	r2, r3, #4
 80036c2:	607a      	str	r2, [r7, #4]
 80036c4:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80036c8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80036cc:	edc3 7a00 	vstr	s15, [r3]

      pA += 2;
 80036d0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80036d2:	3308      	adds	r3, #8
 80036d4:	647b      	str	r3, [r7, #68]	; 0x44
      pB -= 2;
 80036d6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80036d8:	3b08      	subs	r3, #8
 80036da:	643b      	str	r3, [r7, #64]	; 0x40
      k--;
 80036dc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80036de:	3b01      	subs	r3, #1
 80036e0:	64fb      	str	r3, [r7, #76]	; 0x4c
   while (k > 0)
 80036e2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	f73f af7f 	bgt.w	80035e8 <merge_rfft_f32+0x82>
   }

}
 80036ea:	bf00      	nop
 80036ec:	bf00      	nop
 80036ee:	3754      	adds	r7, #84	; 0x54
 80036f0:	46bd      	mov	sp, r7
 80036f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f6:	4770      	bx	lr

080036f8 <arm_rfft_fast_f32>:
void arm_rfft_fast_f32(
  const arm_rfft_fast_instance_f32 * S,
  float32_t * p,
  float32_t * pOut,
  uint8_t ifftFlag)
{
 80036f8:	b580      	push	{r7, lr}
 80036fa:	b086      	sub	sp, #24
 80036fc:	af00      	add	r7, sp, #0
 80036fe:	60f8      	str	r0, [r7, #12]
 8003700:	60b9      	str	r1, [r7, #8]
 8003702:	607a      	str	r2, [r7, #4]
 8003704:	70fb      	strb	r3, [r7, #3]
   const arm_cfft_instance_f32 * Sint = &(S->Sint);
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	617b      	str	r3, [r7, #20]

   /* Calculation of Real FFT */
   if (ifftFlag)
 800370a:	78fb      	ldrb	r3, [r7, #3]
 800370c:	2b00      	cmp	r3, #0
 800370e:	d00b      	beq.n	8003728 <arm_rfft_fast_f32+0x30>
   {
      /*  Real FFT compression */
      merge_rfft_f32(S, p, pOut);
 8003710:	687a      	ldr	r2, [r7, #4]
 8003712:	68b9      	ldr	r1, [r7, #8]
 8003714:	68f8      	ldr	r0, [r7, #12]
 8003716:	f7ff ff26 	bl	8003566 <merge_rfft_f32>
      /* Complex radix-4 IFFT process */
      arm_cfft_f32( Sint, pOut, ifftFlag, 1);
 800371a:	78fa      	ldrb	r2, [r7, #3]
 800371c:	2301      	movs	r3, #1
 800371e:	6879      	ldr	r1, [r7, #4]
 8003720:	6978      	ldr	r0, [r7, #20]
 8003722:	f7fe fc62 	bl	8001fea <arm_cfft_f32>
      arm_cfft_f32( Sint, p, ifftFlag, 1);

      /*  Real FFT extraction */
      stage_rfft_f32(S, p, pOut);
   }
}
 8003726:	e00a      	b.n	800373e <arm_rfft_fast_f32+0x46>
      arm_cfft_f32( Sint, p, ifftFlag, 1);
 8003728:	78fa      	ldrb	r2, [r7, #3]
 800372a:	2301      	movs	r3, #1
 800372c:	68b9      	ldr	r1, [r7, #8]
 800372e:	6978      	ldr	r0, [r7, #20]
 8003730:	f7fe fc5b 	bl	8001fea <arm_cfft_f32>
      stage_rfft_f32(S, p, pOut);
 8003734:	687a      	ldr	r2, [r7, #4]
 8003736:	68b9      	ldr	r1, [r7, #8]
 8003738:	68f8      	ldr	r0, [r7, #12]
 800373a:	f7ff fe2f 	bl	800339c <stage_rfft_f32>
}
 800373e:	bf00      	nop
 8003740:	3718      	adds	r7, #24
 8003742:	46bd      	mov	sp, r7
 8003744:	bd80      	pop	{r7, pc}
	...

08003748 <arm_rfft_fast_init_32_f32>:
  @return        execution status
                   - \ref ARM_MATH_SUCCESS        : Operation successful
                   - \ref ARM_MATH_ARGUMENT_ERROR : an error is detected
 */

arm_status arm_rfft_fast_init_32_f32( arm_rfft_fast_instance_f32 * S ) {
 8003748:	b580      	push	{r7, lr}
 800374a:	b084      	sub	sp, #16
 800374c:	af00      	add	r7, sp, #0
 800374e:	6078      	str	r0, [r7, #4]

  arm_status status;

  if( !S ) return ARM_MATH_ARGUMENT_ERROR;
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	2b00      	cmp	r3, #0
 8003754:	d102      	bne.n	800375c <arm_rfft_fast_init_32_f32+0x14>
 8003756:	f04f 33ff 	mov.w	r3, #4294967295
 800375a:	e013      	b.n	8003784 <arm_rfft_fast_init_32_f32+0x3c>

  status=arm_cfft_init_16_f32(&(S->Sint));
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	4618      	mov	r0, r3
 8003760:	f7fe fdf4 	bl	800234c <arm_cfft_init_16_f32>
 8003764:	4603      	mov	r3, r0
 8003766:	73fb      	strb	r3, [r7, #15]
  if (status != ARM_MATH_SUCCESS)
 8003768:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800376c:	2b00      	cmp	r3, #0
 800376e:	d002      	beq.n	8003776 <arm_rfft_fast_init_32_f32+0x2e>
  {
    return(status);
 8003770:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003774:	e006      	b.n	8003784 <arm_rfft_fast_init_32_f32+0x3c>
  }

  S->fftLenRFFT = 32U;
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	2220      	movs	r2, #32
 800377a:	821a      	strh	r2, [r3, #16]
  S->pTwiddleRFFT    = (float32_t *) twiddleCoef_rfft_32;
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	4a03      	ldr	r2, [pc, #12]	; (800378c <arm_rfft_fast_init_32_f32+0x44>)
 8003780:	615a      	str	r2, [r3, #20]

  return ARM_MATH_SUCCESS;
 8003782:	2300      	movs	r3, #0
}
 8003784:	4618      	mov	r0, r3
 8003786:	3710      	adds	r7, #16
 8003788:	46bd      	mov	sp, r7
 800378a:	bd80      	pop	{r7, pc}
 800378c:	08015cc4 	.word	0x08015cc4

08003790 <arm_rfft_fast_init_64_f32>:
  @return        execution status
                   - \ref ARM_MATH_SUCCESS        : Operation successful
                   - \ref ARM_MATH_ARGUMENT_ERROR : an error is detected
 */

arm_status arm_rfft_fast_init_64_f32( arm_rfft_fast_instance_f32 * S ) {
 8003790:	b580      	push	{r7, lr}
 8003792:	b084      	sub	sp, #16
 8003794:	af00      	add	r7, sp, #0
 8003796:	6078      	str	r0, [r7, #4]

  arm_status status;

  if( !S ) return ARM_MATH_ARGUMENT_ERROR;
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	2b00      	cmp	r3, #0
 800379c:	d102      	bne.n	80037a4 <arm_rfft_fast_init_64_f32+0x14>
 800379e:	f04f 33ff 	mov.w	r3, #4294967295
 80037a2:	e013      	b.n	80037cc <arm_rfft_fast_init_64_f32+0x3c>

  status=arm_cfft_init_32_f32(&(S->Sint));
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	4618      	mov	r0, r3
 80037a8:	f7fe fdae 	bl	8002308 <arm_cfft_init_32_f32>
 80037ac:	4603      	mov	r3, r0
 80037ae:	73fb      	strb	r3, [r7, #15]
  if (status != ARM_MATH_SUCCESS)
 80037b0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d002      	beq.n	80037be <arm_rfft_fast_init_64_f32+0x2e>
  {
    return(status);
 80037b8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80037bc:	e006      	b.n	80037cc <arm_rfft_fast_init_64_f32+0x3c>
  }
  S->fftLenRFFT = 64U;
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	2240      	movs	r2, #64	; 0x40
 80037c2:	821a      	strh	r2, [r3, #16]

  S->pTwiddleRFFT    = (float32_t *) twiddleCoef_rfft_64;
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	4a03      	ldr	r2, [pc, #12]	; (80037d4 <arm_rfft_fast_init_64_f32+0x44>)
 80037c8:	615a      	str	r2, [r3, #20]

  return ARM_MATH_SUCCESS;
 80037ca:	2300      	movs	r3, #0
}
 80037cc:	4618      	mov	r0, r3
 80037ce:	3710      	adds	r7, #16
 80037d0:	46bd      	mov	sp, r7
 80037d2:	bd80      	pop	{r7, pc}
 80037d4:	08015d44 	.word	0x08015d44

080037d8 <arm_rfft_fast_init_128_f32>:
  @return        execution status
                   - \ref ARM_MATH_SUCCESS        : Operation successful
                   - \ref ARM_MATH_ARGUMENT_ERROR : an error is detected
 */

arm_status arm_rfft_fast_init_128_f32( arm_rfft_fast_instance_f32 * S ) {
 80037d8:	b580      	push	{r7, lr}
 80037da:	b084      	sub	sp, #16
 80037dc:	af00      	add	r7, sp, #0
 80037de:	6078      	str	r0, [r7, #4]

  arm_status status;

  if( !S ) return ARM_MATH_ARGUMENT_ERROR;
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d102      	bne.n	80037ec <arm_rfft_fast_init_128_f32+0x14>
 80037e6:	f04f 33ff 	mov.w	r3, #4294967295
 80037ea:	e013      	b.n	8003814 <arm_rfft_fast_init_128_f32+0x3c>

  status=arm_cfft_init_64_f32(&(S->Sint));
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	4618      	mov	r0, r3
 80037f0:	f7fe fd68 	bl	80022c4 <arm_cfft_init_64_f32>
 80037f4:	4603      	mov	r3, r0
 80037f6:	73fb      	strb	r3, [r7, #15]
  if (status != ARM_MATH_SUCCESS)
 80037f8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d002      	beq.n	8003806 <arm_rfft_fast_init_128_f32+0x2e>
  {
    return(status);
 8003800:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003804:	e006      	b.n	8003814 <arm_rfft_fast_init_128_f32+0x3c>
  }
  S->fftLenRFFT = 128;
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	2280      	movs	r2, #128	; 0x80
 800380a:	821a      	strh	r2, [r3, #16]

  S->pTwiddleRFFT    = (float32_t *) twiddleCoef_rfft_128;
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	4a03      	ldr	r2, [pc, #12]	; (800381c <arm_rfft_fast_init_128_f32+0x44>)
 8003810:	615a      	str	r2, [r3, #20]

  return ARM_MATH_SUCCESS;
 8003812:	2300      	movs	r3, #0
}
 8003814:	4618      	mov	r0, r3
 8003816:	3710      	adds	r7, #16
 8003818:	46bd      	mov	sp, r7
 800381a:	bd80      	pop	{r7, pc}
 800381c:	08015e44 	.word	0x08015e44

08003820 <arm_rfft_fast_init_256_f32>:
  @return        execution status
                   - \ref ARM_MATH_SUCCESS        : Operation successful
                   - \ref ARM_MATH_ARGUMENT_ERROR : an error is detected
*/

arm_status arm_rfft_fast_init_256_f32( arm_rfft_fast_instance_f32 * S ) {
 8003820:	b580      	push	{r7, lr}
 8003822:	b084      	sub	sp, #16
 8003824:	af00      	add	r7, sp, #0
 8003826:	6078      	str	r0, [r7, #4]

  arm_status status;

  if( !S ) return ARM_MATH_ARGUMENT_ERROR;
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	2b00      	cmp	r3, #0
 800382c:	d102      	bne.n	8003834 <arm_rfft_fast_init_256_f32+0x14>
 800382e:	f04f 33ff 	mov.w	r3, #4294967295
 8003832:	e014      	b.n	800385e <arm_rfft_fast_init_256_f32+0x3e>

  status=arm_cfft_init_128_f32(&(S->Sint));
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	4618      	mov	r0, r3
 8003838:	f7fe fd22 	bl	8002280 <arm_cfft_init_128_f32>
 800383c:	4603      	mov	r3, r0
 800383e:	73fb      	strb	r3, [r7, #15]
  if (status != ARM_MATH_SUCCESS)
 8003840:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003844:	2b00      	cmp	r3, #0
 8003846:	d002      	beq.n	800384e <arm_rfft_fast_init_256_f32+0x2e>
  {
    return(status);
 8003848:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800384c:	e007      	b.n	800385e <arm_rfft_fast_init_256_f32+0x3e>
  }
  S->fftLenRFFT = 256U;
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003854:	821a      	strh	r2, [r3, #16]

  S->pTwiddleRFFT    = (float32_t *) twiddleCoef_rfft_256;
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	4a03      	ldr	r2, [pc, #12]	; (8003868 <arm_rfft_fast_init_256_f32+0x48>)
 800385a:	615a      	str	r2, [r3, #20]

  return ARM_MATH_SUCCESS;
 800385c:	2300      	movs	r3, #0
}
 800385e:	4618      	mov	r0, r3
 8003860:	3710      	adds	r7, #16
 8003862:	46bd      	mov	sp, r7
 8003864:	bd80      	pop	{r7, pc}
 8003866:	bf00      	nop
 8003868:	08016044 	.word	0x08016044

0800386c <arm_rfft_fast_init_512_f32>:
  @return        execution status
                   - \ref ARM_MATH_SUCCESS        : Operation successful
                   - \ref ARM_MATH_ARGUMENT_ERROR : an error is detected
 */

arm_status arm_rfft_fast_init_512_f32( arm_rfft_fast_instance_f32 * S ) {
 800386c:	b580      	push	{r7, lr}
 800386e:	b084      	sub	sp, #16
 8003870:	af00      	add	r7, sp, #0
 8003872:	6078      	str	r0, [r7, #4]

  arm_status status;

  if( !S ) return ARM_MATH_ARGUMENT_ERROR;
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	2b00      	cmp	r3, #0
 8003878:	d102      	bne.n	8003880 <arm_rfft_fast_init_512_f32+0x14>
 800387a:	f04f 33ff 	mov.w	r3, #4294967295
 800387e:	e014      	b.n	80038aa <arm_rfft_fast_init_512_f32+0x3e>

  status=arm_cfft_init_256_f32(&(S->Sint));
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	4618      	mov	r0, r3
 8003884:	f7fe fcd8 	bl	8002238 <arm_cfft_init_256_f32>
 8003888:	4603      	mov	r3, r0
 800388a:	73fb      	strb	r3, [r7, #15]
  if (status != ARM_MATH_SUCCESS)
 800388c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003890:	2b00      	cmp	r3, #0
 8003892:	d002      	beq.n	800389a <arm_rfft_fast_init_512_f32+0x2e>
  {
    return(status);
 8003894:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003898:	e007      	b.n	80038aa <arm_rfft_fast_init_512_f32+0x3e>
  }
  S->fftLenRFFT = 512U;
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	f44f 7200 	mov.w	r2, #512	; 0x200
 80038a0:	821a      	strh	r2, [r3, #16]

  S->pTwiddleRFFT    = (float32_t *) twiddleCoef_rfft_512;
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	4a03      	ldr	r2, [pc, #12]	; (80038b4 <arm_rfft_fast_init_512_f32+0x48>)
 80038a6:	615a      	str	r2, [r3, #20]

  return ARM_MATH_SUCCESS;
 80038a8:	2300      	movs	r3, #0
}
 80038aa:	4618      	mov	r0, r3
 80038ac:	3710      	adds	r7, #16
 80038ae:	46bd      	mov	sp, r7
 80038b0:	bd80      	pop	{r7, pc}
 80038b2:	bf00      	nop
 80038b4:	08016444 	.word	0x08016444

080038b8 <arm_rfft_fast_init_1024_f32>:
  @return        execution status
                   - \ref ARM_MATH_SUCCESS        : Operation successful
                   - \ref ARM_MATH_ARGUMENT_ERROR : an error is detected
 */

arm_status arm_rfft_fast_init_1024_f32( arm_rfft_fast_instance_f32 * S ) {
 80038b8:	b580      	push	{r7, lr}
 80038ba:	b084      	sub	sp, #16
 80038bc:	af00      	add	r7, sp, #0
 80038be:	6078      	str	r0, [r7, #4]

  arm_status status;

  if( !S ) return ARM_MATH_ARGUMENT_ERROR;
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d102      	bne.n	80038cc <arm_rfft_fast_init_1024_f32+0x14>
 80038c6:	f04f 33ff 	mov.w	r3, #4294967295
 80038ca:	e014      	b.n	80038f6 <arm_rfft_fast_init_1024_f32+0x3e>

  status=arm_cfft_init_512_f32(&(S->Sint));
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	4618      	mov	r0, r3
 80038d0:	f7fe fc8e 	bl	80021f0 <arm_cfft_init_512_f32>
 80038d4:	4603      	mov	r3, r0
 80038d6:	73fb      	strb	r3, [r7, #15]
  if (status != ARM_MATH_SUCCESS)
 80038d8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d002      	beq.n	80038e6 <arm_rfft_fast_init_1024_f32+0x2e>
  {
    return(status);
 80038e0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80038e4:	e007      	b.n	80038f6 <arm_rfft_fast_init_1024_f32+0x3e>
  }
  S->fftLenRFFT = 1024U;
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80038ec:	821a      	strh	r2, [r3, #16]

  S->pTwiddleRFFT    = (float32_t *) twiddleCoef_rfft_1024;
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	4a03      	ldr	r2, [pc, #12]	; (8003900 <arm_rfft_fast_init_1024_f32+0x48>)
 80038f2:	615a      	str	r2, [r3, #20]

  return ARM_MATH_SUCCESS;
 80038f4:	2300      	movs	r3, #0
}
 80038f6:	4618      	mov	r0, r3
 80038f8:	3710      	adds	r7, #16
 80038fa:	46bd      	mov	sp, r7
 80038fc:	bd80      	pop	{r7, pc}
 80038fe:	bf00      	nop
 8003900:	08016c44 	.word	0x08016c44

08003904 <arm_rfft_fast_init_2048_f32>:
  @param[in,out] S  points to an arm_rfft_fast_instance_f32 structure
  @return        execution status
                   - \ref ARM_MATH_SUCCESS        : Operation successful
                   - \ref ARM_MATH_ARGUMENT_ERROR : an error is detected
 */
arm_status arm_rfft_fast_init_2048_f32( arm_rfft_fast_instance_f32 * S ) {
 8003904:	b580      	push	{r7, lr}
 8003906:	b084      	sub	sp, #16
 8003908:	af00      	add	r7, sp, #0
 800390a:	6078      	str	r0, [r7, #4]

  arm_status status;

  if( !S ) return ARM_MATH_ARGUMENT_ERROR;
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	2b00      	cmp	r3, #0
 8003910:	d102      	bne.n	8003918 <arm_rfft_fast_init_2048_f32+0x14>
 8003912:	f04f 33ff 	mov.w	r3, #4294967295
 8003916:	e014      	b.n	8003942 <arm_rfft_fast_init_2048_f32+0x3e>

  status=arm_cfft_init_1024_f32(&(S->Sint));
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	4618      	mov	r0, r3
 800391c:	f7fe fc44 	bl	80021a8 <arm_cfft_init_1024_f32>
 8003920:	4603      	mov	r3, r0
 8003922:	73fb      	strb	r3, [r7, #15]
  if (status != ARM_MATH_SUCCESS)
 8003924:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003928:	2b00      	cmp	r3, #0
 800392a:	d002      	beq.n	8003932 <arm_rfft_fast_init_2048_f32+0x2e>
  {
    return(status);
 800392c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003930:	e007      	b.n	8003942 <arm_rfft_fast_init_2048_f32+0x3e>
  }
  S->fftLenRFFT = 2048U;
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003938:	821a      	strh	r2, [r3, #16]

  S->pTwiddleRFFT    = (float32_t *) twiddleCoef_rfft_2048;
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	4a03      	ldr	r2, [pc, #12]	; (800394c <arm_rfft_fast_init_2048_f32+0x48>)
 800393e:	615a      	str	r2, [r3, #20]

  return ARM_MATH_SUCCESS;
 8003940:	2300      	movs	r3, #0
}
 8003942:	4618      	mov	r0, r3
 8003944:	3710      	adds	r7, #16
 8003946:	46bd      	mov	sp, r7
 8003948:	bd80      	pop	{r7, pc}
 800394a:	bf00      	nop
 800394c:	08017c44 	.word	0x08017c44

08003950 <arm_rfft_fast_init_4096_f32>:
  @return        execution status
                   - \ref ARM_MATH_SUCCESS        : Operation successful
                   - \ref ARM_MATH_ARGUMENT_ERROR : an error is detected
 */

arm_status arm_rfft_fast_init_4096_f32( arm_rfft_fast_instance_f32 * S ) {
 8003950:	b580      	push	{r7, lr}
 8003952:	b084      	sub	sp, #16
 8003954:	af00      	add	r7, sp, #0
 8003956:	6078      	str	r0, [r7, #4]

  arm_status status;

  if( !S ) return ARM_MATH_ARGUMENT_ERROR;
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	2b00      	cmp	r3, #0
 800395c:	d102      	bne.n	8003964 <arm_rfft_fast_init_4096_f32+0x14>
 800395e:	f04f 33ff 	mov.w	r3, #4294967295
 8003962:	e014      	b.n	800398e <arm_rfft_fast_init_4096_f32+0x3e>

  status=arm_cfft_init_2048_f32(&(S->Sint));
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	4618      	mov	r0, r3
 8003968:	f7fe fbfa 	bl	8002160 <arm_cfft_init_2048_f32>
 800396c:	4603      	mov	r3, r0
 800396e:	73fb      	strb	r3, [r7, #15]
  if (status != ARM_MATH_SUCCESS)
 8003970:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003974:	2b00      	cmp	r3, #0
 8003976:	d002      	beq.n	800397e <arm_rfft_fast_init_4096_f32+0x2e>
  {
    return(status);
 8003978:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800397c:	e007      	b.n	800398e <arm_rfft_fast_init_4096_f32+0x3e>
  }
  S->fftLenRFFT = 4096U;
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003984:	821a      	strh	r2, [r3, #16]

  S->pTwiddleRFFT    = (float32_t *) twiddleCoef_rfft_4096;
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	4a03      	ldr	r2, [pc, #12]	; (8003998 <arm_rfft_fast_init_4096_f32+0x48>)
 800398a:	615a      	str	r2, [r3, #20]

  return ARM_MATH_SUCCESS;
 800398c:	2300      	movs	r3, #0
}
 800398e:	4618      	mov	r0, r3
 8003990:	3710      	adds	r7, #16
 8003992:	46bd      	mov	sp, r7
 8003994:	bd80      	pop	{r7, pc}
 8003996:	bf00      	nop
 8003998:	08019c44 	.word	0x08019c44

0800399c <arm_rfft_fast_init_f32>:
 */

arm_status arm_rfft_fast_init_f32(
  arm_rfft_fast_instance_f32 * S,
  uint16_t fftLen)
{
 800399c:	b580      	push	{r7, lr}
 800399e:	b084      	sub	sp, #16
 80039a0:	af00      	add	r7, sp, #0
 80039a2:	6078      	str	r0, [r7, #4]
 80039a4:	460b      	mov	r3, r1
 80039a6:	807b      	strh	r3, [r7, #2]
  arm_status status;


  switch (fftLen)
 80039a8:	887b      	ldrh	r3, [r7, #2]
 80039aa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80039ae:	d023      	beq.n	80039f8 <arm_rfft_fast_init_f32+0x5c>
 80039b0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80039b4:	dc50      	bgt.n	8003a58 <arm_rfft_fast_init_f32+0xbc>
 80039b6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80039ba:	d023      	beq.n	8003a04 <arm_rfft_fast_init_f32+0x68>
 80039bc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80039c0:	dc4a      	bgt.n	8003a58 <arm_rfft_fast_init_f32+0xbc>
 80039c2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80039c6:	d023      	beq.n	8003a10 <arm_rfft_fast_init_f32+0x74>
 80039c8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80039cc:	dc44      	bgt.n	8003a58 <arm_rfft_fast_init_f32+0xbc>
 80039ce:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80039d2:	d023      	beq.n	8003a1c <arm_rfft_fast_init_f32+0x80>
 80039d4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80039d8:	dc3e      	bgt.n	8003a58 <arm_rfft_fast_init_f32+0xbc>
 80039da:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80039de:	d023      	beq.n	8003a28 <arm_rfft_fast_init_f32+0x8c>
 80039e0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80039e4:	dc38      	bgt.n	8003a58 <arm_rfft_fast_init_f32+0xbc>
 80039e6:	2b80      	cmp	r3, #128	; 0x80
 80039e8:	d024      	beq.n	8003a34 <arm_rfft_fast_init_f32+0x98>
 80039ea:	2b80      	cmp	r3, #128	; 0x80
 80039ec:	dc34      	bgt.n	8003a58 <arm_rfft_fast_init_f32+0xbc>
 80039ee:	2b20      	cmp	r3, #32
 80039f0:	d02c      	beq.n	8003a4c <arm_rfft_fast_init_f32+0xb0>
 80039f2:	2b40      	cmp	r3, #64	; 0x40
 80039f4:	d024      	beq.n	8003a40 <arm_rfft_fast_init_f32+0xa4>
 80039f6:	e02f      	b.n	8003a58 <arm_rfft_fast_init_f32+0xbc>
  {
  case 4096U:
    status = arm_rfft_fast_init_4096_f32(S);
 80039f8:	6878      	ldr	r0, [r7, #4]
 80039fa:	f7ff ffa9 	bl	8003950 <arm_rfft_fast_init_4096_f32>
 80039fe:	4603      	mov	r3, r0
 8003a00:	73fb      	strb	r3, [r7, #15]
    break;
 8003a02:	e02c      	b.n	8003a5e <arm_rfft_fast_init_f32+0xc2>
  case 2048U:
    status = arm_rfft_fast_init_2048_f32(S);
 8003a04:	6878      	ldr	r0, [r7, #4]
 8003a06:	f7ff ff7d 	bl	8003904 <arm_rfft_fast_init_2048_f32>
 8003a0a:	4603      	mov	r3, r0
 8003a0c:	73fb      	strb	r3, [r7, #15]
    break;
 8003a0e:	e026      	b.n	8003a5e <arm_rfft_fast_init_f32+0xc2>
  case 1024U:
    status = arm_rfft_fast_init_1024_f32(S);
 8003a10:	6878      	ldr	r0, [r7, #4]
 8003a12:	f7ff ff51 	bl	80038b8 <arm_rfft_fast_init_1024_f32>
 8003a16:	4603      	mov	r3, r0
 8003a18:	73fb      	strb	r3, [r7, #15]
    break;
 8003a1a:	e020      	b.n	8003a5e <arm_rfft_fast_init_f32+0xc2>
  case 512U:
    status = arm_rfft_fast_init_512_f32(S);
 8003a1c:	6878      	ldr	r0, [r7, #4]
 8003a1e:	f7ff ff25 	bl	800386c <arm_rfft_fast_init_512_f32>
 8003a22:	4603      	mov	r3, r0
 8003a24:	73fb      	strb	r3, [r7, #15]
    break;
 8003a26:	e01a      	b.n	8003a5e <arm_rfft_fast_init_f32+0xc2>
  case 256U:
    status = arm_rfft_fast_init_256_f32(S);
 8003a28:	6878      	ldr	r0, [r7, #4]
 8003a2a:	f7ff fef9 	bl	8003820 <arm_rfft_fast_init_256_f32>
 8003a2e:	4603      	mov	r3, r0
 8003a30:	73fb      	strb	r3, [r7, #15]
    break;
 8003a32:	e014      	b.n	8003a5e <arm_rfft_fast_init_f32+0xc2>
  case 128U:
    status = arm_rfft_fast_init_128_f32(S);
 8003a34:	6878      	ldr	r0, [r7, #4]
 8003a36:	f7ff fecf 	bl	80037d8 <arm_rfft_fast_init_128_f32>
 8003a3a:	4603      	mov	r3, r0
 8003a3c:	73fb      	strb	r3, [r7, #15]
    break;
 8003a3e:	e00e      	b.n	8003a5e <arm_rfft_fast_init_f32+0xc2>
  case 64U:
    status = arm_rfft_fast_init_64_f32(S);
 8003a40:	6878      	ldr	r0, [r7, #4]
 8003a42:	f7ff fea5 	bl	8003790 <arm_rfft_fast_init_64_f32>
 8003a46:	4603      	mov	r3, r0
 8003a48:	73fb      	strb	r3, [r7, #15]
    break;
 8003a4a:	e008      	b.n	8003a5e <arm_rfft_fast_init_f32+0xc2>
  case 32U:
    status = arm_rfft_fast_init_32_f32(S);
 8003a4c:	6878      	ldr	r0, [r7, #4]
 8003a4e:	f7ff fe7b 	bl	8003748 <arm_rfft_fast_init_32_f32>
 8003a52:	4603      	mov	r3, r0
 8003a54:	73fb      	strb	r3, [r7, #15]
    break;
 8003a56:	e002      	b.n	8003a5e <arm_rfft_fast_init_f32+0xc2>
  default:
    return(ARM_MATH_ARGUMENT_ERROR);
 8003a58:	f04f 33ff 	mov.w	r3, #4294967295
 8003a5c:	e001      	b.n	8003a62 <arm_rfft_fast_init_f32+0xc6>
    break;
  }

  return(status);
 8003a5e:	f997 300f 	ldrsb.w	r3, [r7, #15]

}
 8003a62:	4618      	mov	r0, r3
 8003a64:	3710      	adds	r7, #16
 8003a66:	46bd      	mov	sp, r7
 8003a68:	bd80      	pop	{r7, pc}
	...

08003a6c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003a6c:	b580      	push	{r7, lr}
 8003a6e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003a70:	f000 fde1 	bl	8004636 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003a74:	f000 f86c 	bl	8003b50 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003a78:	f000 f9fc 	bl	8003e74 <MX_GPIO_Init>
  MX_TIM2_Init();
 8003a7c:	f000 f92e 	bl	8003cdc <MX_TIM2_Init>
  MX_ADC1_Init();
 8003a80:	f000 f8c8 	bl	8003c14 <MX_ADC1_Init>
  MX_USART2_UART_Init();
 8003a84:	f000 f9c4 	bl	8003e10 <MX_USART2_UART_Init>
  MX_TIM16_Init();
 8003a88:	f000 f99c 	bl	8003dc4 <MX_TIM16_Init>
  /* USER CODE BEGIN 2 */
	HAL_UART_Transmit(&huart2, (uint8_t*) msg, strlen(msg), HAL_MAX_DELAY);
 8003a8c:	4826      	ldr	r0, [pc, #152]	; (8003b28 <main+0xbc>)
 8003a8e:	f7fc fb9f 	bl	80001d0 <strlen>
 8003a92:	4603      	mov	r3, r0
 8003a94:	b29a      	uxth	r2, r3
 8003a96:	f04f 33ff 	mov.w	r3, #4294967295
 8003a9a:	4923      	ldr	r1, [pc, #140]	; (8003b28 <main+0xbc>)
 8003a9c:	4823      	ldr	r0, [pc, #140]	; (8003b2c <main+0xc0>)
 8003a9e:	f004 fd65 	bl	800856c <HAL_UART_Transmit>
	arm_rfft_fast_init_f32(&fftHandler, FFT_BUFFER_SIZE);
 8003aa2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003aa6:	4822      	ldr	r0, [pc, #136]	; (8003b30 <main+0xc4>)
 8003aa8:	f7ff ff78 	bl	800399c <arm_rfft_fast_init_f32>
	HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 8003aac:	217f      	movs	r1, #127	; 0x7f
 8003aae:	4821      	ldr	r0, [pc, #132]	; (8003b34 <main+0xc8>)
 8003ab0:	f001 ff7c 	bl	80059ac <HAL_ADCEx_Calibration_Start>
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*) buffer, BUFFER_SIZE);
 8003ab4:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003ab8:	491f      	ldr	r1, [pc, #124]	; (8003b38 <main+0xcc>)
 8003aba:	481e      	ldr	r0, [pc, #120]	; (8003b34 <main+0xc8>)
 8003abc:	f001 f960 	bl	8004d80 <HAL_ADC_Start_DMA>
	HAL_TIM_Base_Start_IT(&htim2);
 8003ac0:	481e      	ldr	r0, [pc, #120]	; (8003b3c <main+0xd0>)
 8003ac2:	f003 fd95 	bl	80075f0 <HAL_TIM_Base_Start_IT>

	STEPPERS_Init_TMR(&htim16);
 8003ac6:	481e      	ldr	r0, [pc, #120]	; (8003b40 <main+0xd4>)
 8003ac8:	f005 fdd6 	bl	8009678 <STEPPERS_Init_TMR>

	STEPPER_SetSpeed(STEPPER_MOTOR1, 10);
 8003acc:	210a      	movs	r1, #10
 8003ace:	2000      	movs	r0, #0
 8003ad0:	f005 fe1a 	bl	8009708 <STEPPER_SetSpeed>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
		sprintf(msg, "peepoo\r\n");
 8003ad4:	491b      	ldr	r1, [pc, #108]	; (8003b44 <main+0xd8>)
 8003ad6:	4814      	ldr	r0, [pc, #80]	; (8003b28 <main+0xbc>)
 8003ad8:	f006 f9d2 	bl	8009e80 <siprintf>
		HAL_UART_Transmit(&huart2, (uint8_t*) msg, strlen(msg), HAL_MAX_DELAY);
 8003adc:	4812      	ldr	r0, [pc, #72]	; (8003b28 <main+0xbc>)
 8003ade:	f7fc fb77 	bl	80001d0 <strlen>
 8003ae2:	4603      	mov	r3, r0
 8003ae4:	b29a      	uxth	r2, r3
 8003ae6:	f04f 33ff 	mov.w	r3, #4294967295
 8003aea:	490f      	ldr	r1, [pc, #60]	; (8003b28 <main+0xbc>)
 8003aec:	480f      	ldr	r0, [pc, #60]	; (8003b2c <main+0xc0>)
 8003aee:	f004 fd3d 	bl	800856c <HAL_UART_Transmit>

		 updatedFlag = 0;
		 }
		 }
		 */
		if (halfFlag) {
 8003af2:	4b15      	ldr	r3, [pc, #84]	; (8003b48 <main+0xdc>)
 8003af4:	781b      	ldrb	r3, [r3, #0]
 8003af6:	b2db      	uxtb	r3, r3
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d006      	beq.n	8003b0a <main+0x9e>
			process_data(0, BUFFER_SIZE / 2);
 8003afc:	2180      	movs	r1, #128	; 0x80
 8003afe:	2000      	movs	r0, #0
 8003b00:	f000 fae4 	bl	80040cc <process_data>
			halfFlag = 0;
 8003b04:	4b10      	ldr	r3, [pc, #64]	; (8003b48 <main+0xdc>)
 8003b06:	2200      	movs	r2, #0
 8003b08:	701a      	strb	r2, [r3, #0]
		}

		if (fullFlag) {
 8003b0a:	4b10      	ldr	r3, [pc, #64]	; (8003b4c <main+0xe0>)
 8003b0c:	781b      	ldrb	r3, [r3, #0]
 8003b0e:	b2db      	uxtb	r3, r3
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d0df      	beq.n	8003ad4 <main+0x68>
			process_data(BUFFER_SIZE / 2, BUFFER_SIZE);
 8003b14:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003b18:	2080      	movs	r0, #128	; 0x80
 8003b1a:	f000 fad7 	bl	80040cc <process_data>
			fullFlag = 0;
 8003b1e:	4b0b      	ldr	r3, [pc, #44]	; (8003b4c <main+0xe0>)
 8003b20:	2200      	movs	r2, #0
 8003b22:	701a      	strb	r2, [r3, #0]
		sprintf(msg, "peepoo\r\n");
 8003b24:	e7d6      	b.n	8003ad4 <main+0x68>
 8003b26:	bf00      	nop
 8003b28:	2000023c 	.word	0x2000023c
 8003b2c:	200001b4 	.word	0x200001b4
 8003b30:	2000044c 	.word	0x2000044c
 8003b34:	200000b8 	.word	0x200000b8
 8003b38:	20000248 	.word	0x20000248
 8003b3c:	2000011c 	.word	0x2000011c
 8003b40:	20000168 	.word	0x20000168
 8003b44:	0800a7e0 	.word	0x0800a7e0
 8003b48:	20000448 	.word	0x20000448
 8003b4c:	20000449 	.word	0x20000449

08003b50 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003b50:	b580      	push	{r7, lr}
 8003b52:	b096      	sub	sp, #88	; 0x58
 8003b54:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003b56:	f107 0314 	add.w	r3, r7, #20
 8003b5a:	2244      	movs	r2, #68	; 0x44
 8003b5c:	2100      	movs	r1, #0
 8003b5e:	4618      	mov	r0, r3
 8003b60:	f006 f9ae 	bl	8009ec0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003b64:	463b      	mov	r3, r7
 8003b66:	2200      	movs	r2, #0
 8003b68:	601a      	str	r2, [r3, #0]
 8003b6a:	605a      	str	r2, [r3, #4]
 8003b6c:	609a      	str	r2, [r3, #8]
 8003b6e:	60da      	str	r2, [r3, #12]
 8003b70:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8003b72:	f44f 7000 	mov.w	r0, #512	; 0x200
 8003b76:	f002 fb5d 	bl	8006234 <HAL_PWREx_ControlVoltageScaling>
 8003b7a:	4603      	mov	r3, r0
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d001      	beq.n	8003b84 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8003b80:	f000 fb6b 	bl	800425a <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8003b84:	f002 fb38 	bl	80061f8 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8003b88:	4b21      	ldr	r3, [pc, #132]	; (8003c10 <SystemClock_Config+0xc0>)
 8003b8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b8e:	4a20      	ldr	r2, [pc, #128]	; (8003c10 <SystemClock_Config+0xc0>)
 8003b90:	f023 0318 	bic.w	r3, r3, #24
 8003b94:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8003b98:	2314      	movs	r3, #20
 8003b9a:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8003b9c:	2301      	movs	r3, #1
 8003b9e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8003ba0:	2301      	movs	r3, #1
 8003ba2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8003ba4:	2300      	movs	r3, #0
 8003ba6:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8003ba8:	2360      	movs	r3, #96	; 0x60
 8003baa:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003bac:	2302      	movs	r3, #2
 8003bae:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8003bb0:	2301      	movs	r3, #1
 8003bb2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8003bb4:	2301      	movs	r3, #1
 8003bb6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 8003bb8:	2328      	movs	r3, #40	; 0x28
 8003bba:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8003bbc:	2307      	movs	r3, #7
 8003bbe:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8003bc0:	2302      	movs	r3, #2
 8003bc2:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8003bc4:	2302      	movs	r3, #2
 8003bc6:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003bc8:	f107 0314 	add.w	r3, r7, #20
 8003bcc:	4618      	mov	r0, r3
 8003bce:	f002 fb87 	bl	80062e0 <HAL_RCC_OscConfig>
 8003bd2:	4603      	mov	r3, r0
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d001      	beq.n	8003bdc <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8003bd8:	f000 fb3f 	bl	800425a <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003bdc:	230f      	movs	r3, #15
 8003bde:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003be0:	2303      	movs	r3, #3
 8003be2:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003be4:	2300      	movs	r3, #0
 8003be6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003be8:	2300      	movs	r3, #0
 8003bea:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003bec:	2300      	movs	r3, #0
 8003bee:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8003bf0:	463b      	mov	r3, r7
 8003bf2:	2104      	movs	r1, #4
 8003bf4:	4618      	mov	r0, r3
 8003bf6:	f002 ff87 	bl	8006b08 <HAL_RCC_ClockConfig>
 8003bfa:	4603      	mov	r3, r0
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d001      	beq.n	8003c04 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8003c00:	f000 fb2b 	bl	800425a <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8003c04:	f003 fb9a 	bl	800733c <HAL_RCCEx_EnableMSIPLLMode>
}
 8003c08:	bf00      	nop
 8003c0a:	3758      	adds	r7, #88	; 0x58
 8003c0c:	46bd      	mov	sp, r7
 8003c0e:	bd80      	pop	{r7, pc}
 8003c10:	40021000 	.word	0x40021000

08003c14 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8003c14:	b580      	push	{r7, lr}
 8003c16:	b086      	sub	sp, #24
 8003c18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8003c1a:	463b      	mov	r3, r7
 8003c1c:	2200      	movs	r2, #0
 8003c1e:	601a      	str	r2, [r3, #0]
 8003c20:	605a      	str	r2, [r3, #4]
 8003c22:	609a      	str	r2, [r3, #8]
 8003c24:	60da      	str	r2, [r3, #12]
 8003c26:	611a      	str	r2, [r3, #16]
 8003c28:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8003c2a:	4b29      	ldr	r3, [pc, #164]	; (8003cd0 <MX_ADC1_Init+0xbc>)
 8003c2c:	4a29      	ldr	r2, [pc, #164]	; (8003cd4 <MX_ADC1_Init+0xc0>)
 8003c2e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8003c30:	4b27      	ldr	r3, [pc, #156]	; (8003cd0 <MX_ADC1_Init+0xbc>)
 8003c32:	2200      	movs	r2, #0
 8003c34:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8003c36:	4b26      	ldr	r3, [pc, #152]	; (8003cd0 <MX_ADC1_Init+0xbc>)
 8003c38:	2200      	movs	r2, #0
 8003c3a:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003c3c:	4b24      	ldr	r3, [pc, #144]	; (8003cd0 <MX_ADC1_Init+0xbc>)
 8003c3e:	2200      	movs	r2, #0
 8003c40:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8003c42:	4b23      	ldr	r3, [pc, #140]	; (8003cd0 <MX_ADC1_Init+0xbc>)
 8003c44:	2200      	movs	r2, #0
 8003c46:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8003c48:	4b21      	ldr	r3, [pc, #132]	; (8003cd0 <MX_ADC1_Init+0xbc>)
 8003c4a:	2204      	movs	r2, #4
 8003c4c:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8003c4e:	4b20      	ldr	r3, [pc, #128]	; (8003cd0 <MX_ADC1_Init+0xbc>)
 8003c50:	2200      	movs	r2, #0
 8003c52:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8003c54:	4b1e      	ldr	r3, [pc, #120]	; (8003cd0 <MX_ADC1_Init+0xbc>)
 8003c56:	2200      	movs	r2, #0
 8003c58:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8003c5a:	4b1d      	ldr	r3, [pc, #116]	; (8003cd0 <MX_ADC1_Init+0xbc>)
 8003c5c:	2201      	movs	r2, #1
 8003c5e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8003c60:	4b1b      	ldr	r3, [pc, #108]	; (8003cd0 <MX_ADC1_Init+0xbc>)
 8003c62:	2200      	movs	r2, #0
 8003c64:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003c68:	4b19      	ldr	r3, [pc, #100]	; (8003cd0 <MX_ADC1_Init+0xbc>)
 8003c6a:	2200      	movs	r2, #0
 8003c6c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8003c6e:	4b18      	ldr	r3, [pc, #96]	; (8003cd0 <MX_ADC1_Init+0xbc>)
 8003c70:	2200      	movs	r2, #0
 8003c72:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8003c74:	4b16      	ldr	r3, [pc, #88]	; (8003cd0 <MX_ADC1_Init+0xbc>)
 8003c76:	2200      	movs	r2, #0
 8003c78:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8003c7c:	4b14      	ldr	r3, [pc, #80]	; (8003cd0 <MX_ADC1_Init+0xbc>)
 8003c7e:	2200      	movs	r2, #0
 8003c80:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8003c82:	4b13      	ldr	r3, [pc, #76]	; (8003cd0 <MX_ADC1_Init+0xbc>)
 8003c84:	2200      	movs	r2, #0
 8003c86:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8003c8a:	4811      	ldr	r0, [pc, #68]	; (8003cd0 <MX_ADC1_Init+0xbc>)
 8003c8c:	f000 ff36 	bl	8004afc <HAL_ADC_Init>
 8003c90:	4603      	mov	r3, r0
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d001      	beq.n	8003c9a <MX_ADC1_Init+0x86>
  {
    Error_Handler();
 8003c96:	f000 fae0 	bl	800425a <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8003c9a:	4b0f      	ldr	r3, [pc, #60]	; (8003cd8 <MX_ADC1_Init+0xc4>)
 8003c9c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8003c9e:	2306      	movs	r3, #6
 8003ca0:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8003ca2:	2300      	movs	r3, #0
 8003ca4:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8003ca6:	237f      	movs	r3, #127	; 0x7f
 8003ca8:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8003caa:	2304      	movs	r3, #4
 8003cac:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8003cae:	2300      	movs	r3, #0
 8003cb0:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003cb2:	463b      	mov	r3, r7
 8003cb4:	4619      	mov	r1, r3
 8003cb6:	4806      	ldr	r0, [pc, #24]	; (8003cd0 <MX_ADC1_Init+0xbc>)
 8003cb8:	f001 f8f0 	bl	8004e9c <HAL_ADC_ConfigChannel>
 8003cbc:	4603      	mov	r3, r0
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d001      	beq.n	8003cc6 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8003cc2:	f000 faca 	bl	800425a <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8003cc6:	bf00      	nop
 8003cc8:	3718      	adds	r7, #24
 8003cca:	46bd      	mov	sp, r7
 8003ccc:	bd80      	pop	{r7, pc}
 8003cce:	bf00      	nop
 8003cd0:	200000b8 	.word	0x200000b8
 8003cd4:	50040000 	.word	0x50040000
 8003cd8:	2e300800 	.word	0x2e300800

08003cdc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8003cdc:	b580      	push	{r7, lr}
 8003cde:	b08e      	sub	sp, #56	; 0x38
 8003ce0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003ce2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003ce6:	2200      	movs	r2, #0
 8003ce8:	601a      	str	r2, [r3, #0]
 8003cea:	605a      	str	r2, [r3, #4]
 8003cec:	609a      	str	r2, [r3, #8]
 8003cee:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003cf0:	f107 031c 	add.w	r3, r7, #28
 8003cf4:	2200      	movs	r2, #0
 8003cf6:	601a      	str	r2, [r3, #0]
 8003cf8:	605a      	str	r2, [r3, #4]
 8003cfa:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003cfc:	463b      	mov	r3, r7
 8003cfe:	2200      	movs	r2, #0
 8003d00:	601a      	str	r2, [r3, #0]
 8003d02:	605a      	str	r2, [r3, #4]
 8003d04:	609a      	str	r2, [r3, #8]
 8003d06:	60da      	str	r2, [r3, #12]
 8003d08:	611a      	str	r2, [r3, #16]
 8003d0a:	615a      	str	r2, [r3, #20]
 8003d0c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003d0e:	4b2c      	ldr	r3, [pc, #176]	; (8003dc0 <MX_TIM2_Init+0xe4>)
 8003d10:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003d14:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 3;
 8003d16:	4b2a      	ldr	r3, [pc, #168]	; (8003dc0 <MX_TIM2_Init+0xe4>)
 8003d18:	2203      	movs	r2, #3
 8003d1a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003d1c:	4b28      	ldr	r3, [pc, #160]	; (8003dc0 <MX_TIM2_Init+0xe4>)
 8003d1e:	2200      	movs	r2, #0
 8003d20:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 499;
 8003d22:	4b27      	ldr	r3, [pc, #156]	; (8003dc0 <MX_TIM2_Init+0xe4>)
 8003d24:	f240 12f3 	movw	r2, #499	; 0x1f3
 8003d28:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003d2a:	4b25      	ldr	r3, [pc, #148]	; (8003dc0 <MX_TIM2_Init+0xe4>)
 8003d2c:	2200      	movs	r2, #0
 8003d2e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003d30:	4b23      	ldr	r3, [pc, #140]	; (8003dc0 <MX_TIM2_Init+0xe4>)
 8003d32:	2200      	movs	r2, #0
 8003d34:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003d36:	4822      	ldr	r0, [pc, #136]	; (8003dc0 <MX_TIM2_Init+0xe4>)
 8003d38:	f003 fc02 	bl	8007540 <HAL_TIM_Base_Init>
 8003d3c:	4603      	mov	r3, r0
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d001      	beq.n	8003d46 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8003d42:	f000 fa8a 	bl	800425a <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003d46:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003d4a:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003d4c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003d50:	4619      	mov	r1, r3
 8003d52:	481b      	ldr	r0, [pc, #108]	; (8003dc0 <MX_TIM2_Init+0xe4>)
 8003d54:	f003 ff18 	bl	8007b88 <HAL_TIM_ConfigClockSource>
 8003d58:	4603      	mov	r3, r0
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d001      	beq.n	8003d62 <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 8003d5e:	f000 fa7c 	bl	800425a <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8003d62:	4817      	ldr	r0, [pc, #92]	; (8003dc0 <MX_TIM2_Init+0xe4>)
 8003d64:	f003 fc98 	bl	8007698 <HAL_TIM_PWM_Init>
 8003d68:	4603      	mov	r3, r0
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d001      	beq.n	8003d72 <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 8003d6e:	f000 fa74 	bl	800425a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003d72:	2300      	movs	r3, #0
 8003d74:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003d76:	2300      	movs	r3, #0
 8003d78:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003d7a:	f107 031c 	add.w	r3, r7, #28
 8003d7e:	4619      	mov	r1, r3
 8003d80:	480f      	ldr	r0, [pc, #60]	; (8003dc0 <MX_TIM2_Init+0xe4>)
 8003d82:	f004 fb6f 	bl	8008464 <HAL_TIMEx_MasterConfigSynchronization>
 8003d86:	4603      	mov	r3, r0
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d001      	beq.n	8003d90 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8003d8c:	f000 fa65 	bl	800425a <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003d90:	2360      	movs	r3, #96	; 0x60
 8003d92:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8003d94:	2300      	movs	r3, #0
 8003d96:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003d98:	2300      	movs	r3, #0
 8003d9a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003d9c:	2300      	movs	r3, #0
 8003d9e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003da0:	463b      	mov	r3, r7
 8003da2:	2200      	movs	r2, #0
 8003da4:	4619      	mov	r1, r3
 8003da6:	4806      	ldr	r0, [pc, #24]	; (8003dc0 <MX_TIM2_Init+0xe4>)
 8003da8:	f003 fdda 	bl	8007960 <HAL_TIM_PWM_ConfigChannel>
 8003dac:	4603      	mov	r3, r0
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d001      	beq.n	8003db6 <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 8003db2:	f000 fa52 	bl	800425a <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8003db6:	bf00      	nop
 8003db8:	3738      	adds	r7, #56	; 0x38
 8003dba:	46bd      	mov	sp, r7
 8003dbc:	bd80      	pop	{r7, pc}
 8003dbe:	bf00      	nop
 8003dc0:	2000011c 	.word	0x2000011c

08003dc4 <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 8003dc4:	b580      	push	{r7, lr}
 8003dc6:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8003dc8:	4b0f      	ldr	r3, [pc, #60]	; (8003e08 <MX_TIM16_Init+0x44>)
 8003dca:	4a10      	ldr	r2, [pc, #64]	; (8003e0c <MX_TIM16_Init+0x48>)
 8003dcc:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 0;
 8003dce:	4b0e      	ldr	r3, [pc, #56]	; (8003e08 <MX_TIM16_Init+0x44>)
 8003dd0:	2200      	movs	r2, #0
 8003dd2:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003dd4:	4b0c      	ldr	r3, [pc, #48]	; (8003e08 <MX_TIM16_Init+0x44>)
 8003dd6:	2200      	movs	r2, #0
 8003dd8:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 65535;
 8003dda:	4b0b      	ldr	r3, [pc, #44]	; (8003e08 <MX_TIM16_Init+0x44>)
 8003ddc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003de0:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003de2:	4b09      	ldr	r3, [pc, #36]	; (8003e08 <MX_TIM16_Init+0x44>)
 8003de4:	2200      	movs	r2, #0
 8003de6:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8003de8:	4b07      	ldr	r3, [pc, #28]	; (8003e08 <MX_TIM16_Init+0x44>)
 8003dea:	2200      	movs	r2, #0
 8003dec:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003dee:	4b06      	ldr	r3, [pc, #24]	; (8003e08 <MX_TIM16_Init+0x44>)
 8003df0:	2200      	movs	r2, #0
 8003df2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8003df4:	4804      	ldr	r0, [pc, #16]	; (8003e08 <MX_TIM16_Init+0x44>)
 8003df6:	f003 fba3 	bl	8007540 <HAL_TIM_Base_Init>
 8003dfa:	4603      	mov	r3, r0
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d001      	beq.n	8003e04 <MX_TIM16_Init+0x40>
  {
    Error_Handler();
 8003e00:	f000 fa2b 	bl	800425a <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 8003e04:	bf00      	nop
 8003e06:	bd80      	pop	{r7, pc}
 8003e08:	20000168 	.word	0x20000168
 8003e0c:	40014400 	.word	0x40014400

08003e10 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8003e10:	b580      	push	{r7, lr}
 8003e12:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003e14:	4b15      	ldr	r3, [pc, #84]	; (8003e6c <MX_USART2_UART_Init+0x5c>)
 8003e16:	4a16      	ldr	r2, [pc, #88]	; (8003e70 <MX_USART2_UART_Init+0x60>)
 8003e18:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8003e1a:	4b14      	ldr	r3, [pc, #80]	; (8003e6c <MX_USART2_UART_Init+0x5c>)
 8003e1c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003e20:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003e22:	4b12      	ldr	r3, [pc, #72]	; (8003e6c <MX_USART2_UART_Init+0x5c>)
 8003e24:	2200      	movs	r2, #0
 8003e26:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003e28:	4b10      	ldr	r3, [pc, #64]	; (8003e6c <MX_USART2_UART_Init+0x5c>)
 8003e2a:	2200      	movs	r2, #0
 8003e2c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8003e2e:	4b0f      	ldr	r3, [pc, #60]	; (8003e6c <MX_USART2_UART_Init+0x5c>)
 8003e30:	2200      	movs	r2, #0
 8003e32:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003e34:	4b0d      	ldr	r3, [pc, #52]	; (8003e6c <MX_USART2_UART_Init+0x5c>)
 8003e36:	220c      	movs	r2, #12
 8003e38:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003e3a:	4b0c      	ldr	r3, [pc, #48]	; (8003e6c <MX_USART2_UART_Init+0x5c>)
 8003e3c:	2200      	movs	r2, #0
 8003e3e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003e40:	4b0a      	ldr	r3, [pc, #40]	; (8003e6c <MX_USART2_UART_Init+0x5c>)
 8003e42:	2200      	movs	r2, #0
 8003e44:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003e46:	4b09      	ldr	r3, [pc, #36]	; (8003e6c <MX_USART2_UART_Init+0x5c>)
 8003e48:	2200      	movs	r2, #0
 8003e4a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003e4c:	4b07      	ldr	r3, [pc, #28]	; (8003e6c <MX_USART2_UART_Init+0x5c>)
 8003e4e:	2200      	movs	r2, #0
 8003e50:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RS485Ex_Init(&huart2, UART_DE_POLARITY_HIGH, 0, 0) != HAL_OK)
 8003e52:	2300      	movs	r3, #0
 8003e54:	2200      	movs	r2, #0
 8003e56:	2100      	movs	r1, #0
 8003e58:	4804      	ldr	r0, [pc, #16]	; (8003e6c <MX_USART2_UART_Init+0x5c>)
 8003e5a:	f005 fb9c 	bl	8009596 <HAL_RS485Ex_Init>
 8003e5e:	4603      	mov	r3, r0
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d001      	beq.n	8003e68 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8003e64:	f000 f9f9 	bl	800425a <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003e68:	bf00      	nop
 8003e6a:	bd80      	pop	{r7, pc}
 8003e6c:	200001b4 	.word	0x200001b4
 8003e70:	40004400 	.word	0x40004400

08003e74 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003e74:	b580      	push	{r7, lr}
 8003e76:	b088      	sub	sp, #32
 8003e78:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003e7a:	f107 030c 	add.w	r3, r7, #12
 8003e7e:	2200      	movs	r2, #0
 8003e80:	601a      	str	r2, [r3, #0]
 8003e82:	605a      	str	r2, [r3, #4]
 8003e84:	609a      	str	r2, [r3, #8]
 8003e86:	60da      	str	r2, [r3, #12]
 8003e88:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003e8a:	4b1e      	ldr	r3, [pc, #120]	; (8003f04 <MX_GPIO_Init+0x90>)
 8003e8c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e8e:	4a1d      	ldr	r2, [pc, #116]	; (8003f04 <MX_GPIO_Init+0x90>)
 8003e90:	f043 0304 	orr.w	r3, r3, #4
 8003e94:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003e96:	4b1b      	ldr	r3, [pc, #108]	; (8003f04 <MX_GPIO_Init+0x90>)
 8003e98:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e9a:	f003 0304 	and.w	r3, r3, #4
 8003e9e:	60bb      	str	r3, [r7, #8]
 8003ea0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003ea2:	4b18      	ldr	r3, [pc, #96]	; (8003f04 <MX_GPIO_Init+0x90>)
 8003ea4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ea6:	4a17      	ldr	r2, [pc, #92]	; (8003f04 <MX_GPIO_Init+0x90>)
 8003ea8:	f043 0301 	orr.w	r3, r3, #1
 8003eac:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003eae:	4b15      	ldr	r3, [pc, #84]	; (8003f04 <MX_GPIO_Init+0x90>)
 8003eb0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003eb2:	f003 0301 	and.w	r3, r3, #1
 8003eb6:	607b      	str	r3, [r7, #4]
 8003eb8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003eba:	4b12      	ldr	r3, [pc, #72]	; (8003f04 <MX_GPIO_Init+0x90>)
 8003ebc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ebe:	4a11      	ldr	r2, [pc, #68]	; (8003f04 <MX_GPIO_Init+0x90>)
 8003ec0:	f043 0302 	orr.w	r3, r3, #2
 8003ec4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003ec6:	4b0f      	ldr	r3, [pc, #60]	; (8003f04 <MX_GPIO_Init+0x90>)
 8003ec8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003eca:	f003 0302 	and.w	r3, r3, #2
 8003ece:	603b      	str	r3, [r7, #0]
 8003ed0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin : PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8003ed2:	2320      	movs	r3, #32
 8003ed4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8003ed6:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 8003eda:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003edc:	2302      	movs	r3, #2
 8003ede:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003ee0:	f107 030c 	add.w	r3, r7, #12
 8003ee4:	4619      	mov	r1, r3
 8003ee6:	4808      	ldr	r0, [pc, #32]	; (8003f08 <MX_GPIO_Init+0x94>)
 8003ee8:	f001 ffe0 	bl	8005eac <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8003eec:	2200      	movs	r2, #0
 8003eee:	2100      	movs	r1, #0
 8003ef0:	2017      	movs	r0, #23
 8003ef2:	f001 fe96 	bl	8005c22 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8003ef6:	2017      	movs	r0, #23
 8003ef8:	f001 feaf 	bl	8005c5a <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8003efc:	bf00      	nop
 8003efe:	3720      	adds	r7, #32
 8003f00:	46bd      	mov	sp, r7
 8003f02:	bd80      	pop	{r7, pc}
 8003f04:	40021000 	.word	0x40021000
 8003f08:	48000400 	.word	0x48000400

08003f0c <receive_bit>:

/* USER CODE BEGIN 4 */
void receive_bit(int bit, int amount) {
 8003f0c:	b5b0      	push	{r4, r5, r7, lr}
 8003f0e:	b086      	sub	sp, #24
 8003f10:	af00      	add	r7, sp, #0
 8003f12:	6078      	str	r0, [r7, #4]
 8003f14:	6039      	str	r1, [r7, #0]
	if (amount == 0) {
 8003f16:	683b      	ldr	r3, [r7, #0]
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	f000 8089 	beq.w	8004030 <receive_bit+0x124>
		return;
	}
	for (int count = 0; count < floor(amount / 15); count++) {
 8003f1e:	2300      	movs	r3, #0
 8003f20:	617b      	str	r3, [r7, #20]
 8003f22:	e00d      	b.n	8003f40 <receive_bit+0x34>
		received[receivedIndex] = bit;
 8003f24:	4b44      	ldr	r3, [pc, #272]	; (8004038 <receive_bit+0x12c>)
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	4944      	ldr	r1, [pc, #272]	; (800403c <receive_bit+0x130>)
 8003f2a:	687a      	ldr	r2, [r7, #4]
 8003f2c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		receivedIndex++;
 8003f30:	4b41      	ldr	r3, [pc, #260]	; (8004038 <receive_bit+0x12c>)
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	3301      	adds	r3, #1
 8003f36:	4a40      	ldr	r2, [pc, #256]	; (8004038 <receive_bit+0x12c>)
 8003f38:	6013      	str	r3, [r2, #0]
	for (int count = 0; count < floor(amount / 15); count++) {
 8003f3a:	697b      	ldr	r3, [r7, #20]
 8003f3c:	3301      	adds	r3, #1
 8003f3e:	617b      	str	r3, [r7, #20]
 8003f40:	6978      	ldr	r0, [r7, #20]
 8003f42:	f7fc faef 	bl	8000524 <__aeabi_i2d>
 8003f46:	4604      	mov	r4, r0
 8003f48:	460d      	mov	r5, r1
 8003f4a:	683b      	ldr	r3, [r7, #0]
 8003f4c:	4a3c      	ldr	r2, [pc, #240]	; (8004040 <receive_bit+0x134>)
 8003f4e:	fb82 1203 	smull	r1, r2, r2, r3
 8003f52:	441a      	add	r2, r3
 8003f54:	10d2      	asrs	r2, r2, #3
 8003f56:	17db      	asrs	r3, r3, #31
 8003f58:	1ad3      	subs	r3, r2, r3
 8003f5a:	4618      	mov	r0, r3
 8003f5c:	f7fc fae2 	bl	8000524 <__aeabi_i2d>
 8003f60:	4602      	mov	r2, r0
 8003f62:	460b      	mov	r3, r1
 8003f64:	4620      	mov	r0, r4
 8003f66:	4629      	mov	r1, r5
 8003f68:	f7fc fdb8 	bl	8000adc <__aeabi_dcmplt>
 8003f6c:	4603      	mov	r3, r0
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d1d8      	bne.n	8003f24 <receive_bit+0x18>
	}
	if (receivedIndex > 23) {
 8003f72:	4b31      	ldr	r3, [pc, #196]	; (8004038 <receive_bit+0x12c>)
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	2b17      	cmp	r3, #23
 8003f78:	dd5b      	ble.n	8004032 <receive_bit+0x126>
		 HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
		 }
		 sprintf(msg, "\r\n");
		 HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
		 */
		for (int count1 = 0, count2 = 8, count3 = 16; count1 < 8;
 8003f7a:	2300      	movs	r3, #0
 8003f7c:	613b      	str	r3, [r7, #16]
 8003f7e:	2308      	movs	r3, #8
 8003f80:	60fb      	str	r3, [r7, #12]
 8003f82:	2310      	movs	r3, #16
 8003f84:	60bb      	str	r3, [r7, #8]
 8003f86:	e033      	b.n	8003ff0 <receive_bit+0xe4>
				count1++, count2++, count3++) {
			if (received[count1] + received[count2] + received[count3] >= 2) {
 8003f88:	4a2c      	ldr	r2, [pc, #176]	; (800403c <receive_bit+0x130>)
 8003f8a:	693b      	ldr	r3, [r7, #16]
 8003f8c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8003f90:	492a      	ldr	r1, [pc, #168]	; (800403c <receive_bit+0x130>)
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8003f98:	441a      	add	r2, r3
 8003f9a:	4928      	ldr	r1, [pc, #160]	; (800403c <receive_bit+0x130>)
 8003f9c:	68bb      	ldr	r3, [r7, #8]
 8003f9e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8003fa2:	4413      	add	r3, r2
 8003fa4:	2b01      	cmp	r3, #1
 8003fa6:	dd05      	ble.n	8003fb4 <receive_bit+0xa8>
				message[count1] = '1';
 8003fa8:	4a26      	ldr	r2, [pc, #152]	; (8004044 <receive_bit+0x138>)
 8003faa:	693b      	ldr	r3, [r7, #16]
 8003fac:	4413      	add	r3, r2
 8003fae:	2231      	movs	r2, #49	; 0x31
 8003fb0:	701a      	strb	r2, [r3, #0]
 8003fb2:	e014      	b.n	8003fde <receive_bit+0xd2>
			} else if (received[count1] + received[count2] + received[count3]
 8003fb4:	4a21      	ldr	r2, [pc, #132]	; (800403c <receive_bit+0x130>)
 8003fb6:	693b      	ldr	r3, [r7, #16]
 8003fb8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8003fbc:	491f      	ldr	r1, [pc, #124]	; (800403c <receive_bit+0x130>)
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8003fc4:	441a      	add	r2, r3
 8003fc6:	491d      	ldr	r1, [pc, #116]	; (800403c <receive_bit+0x130>)
 8003fc8:	68bb      	ldr	r3, [r7, #8]
 8003fca:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8003fce:	4413      	add	r3, r2
 8003fd0:	2b01      	cmp	r3, #1
 8003fd2:	dc04      	bgt.n	8003fde <receive_bit+0xd2>
					<= 1) {
				message[count1] = '0';
 8003fd4:	4a1b      	ldr	r2, [pc, #108]	; (8004044 <receive_bit+0x138>)
 8003fd6:	693b      	ldr	r3, [r7, #16]
 8003fd8:	4413      	add	r3, r2
 8003fda:	2230      	movs	r2, #48	; 0x30
 8003fdc:	701a      	strb	r2, [r3, #0]
				count1++, count2++, count3++) {
 8003fde:	693b      	ldr	r3, [r7, #16]
 8003fe0:	3301      	adds	r3, #1
 8003fe2:	613b      	str	r3, [r7, #16]
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	3301      	adds	r3, #1
 8003fe8:	60fb      	str	r3, [r7, #12]
 8003fea:	68bb      	ldr	r3, [r7, #8]
 8003fec:	3301      	adds	r3, #1
 8003fee:	60bb      	str	r3, [r7, #8]
		for (int count1 = 0, count2 = 8, count3 = 16; count1 < 8;
 8003ff0:	693b      	ldr	r3, [r7, #16]
 8003ff2:	2b07      	cmp	r3, #7
 8003ff4:	ddc8      	ble.n	8003f88 <receive_bit+0x7c>
			}
		}

		temp = strtol(message, NULL, 2);
 8003ff6:	2202      	movs	r2, #2
 8003ff8:	2100      	movs	r1, #0
 8003ffa:	4812      	ldr	r0, [pc, #72]	; (8004044 <receive_bit+0x138>)
 8003ffc:	f005 ff36 	bl	8009e6c <strtol>
 8004000:	ee07 0a90 	vmov	s15, r0
 8004004:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004008:	4b0f      	ldr	r3, [pc, #60]	; (8004048 <receive_bit+0x13c>)
 800400a:	edc3 7a00 	vstr	s15, [r3]
		temp /= 10;
 800400e:	4b0e      	ldr	r3, [pc, #56]	; (8004048 <receive_bit+0x13c>)
 8004010:	ed93 7a00 	vldr	s14, [r3]
 8004014:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8004018:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800401c:	4b0a      	ldr	r3, [pc, #40]	; (8004048 <receive_bit+0x13c>)
 800401e:	edc3 7a00 	vstr	s15, [r3]

		updatedFlag = 1;
 8004022:	4b0a      	ldr	r3, [pc, #40]	; (800404c <receive_bit+0x140>)
 8004024:	2201      	movs	r2, #1
 8004026:	701a      	strb	r2, [r3, #0]
		receivedIndex = 0;
 8004028:	4b03      	ldr	r3, [pc, #12]	; (8004038 <receive_bit+0x12c>)
 800402a:	2200      	movs	r2, #0
 800402c:	601a      	str	r2, [r3, #0]
 800402e:	e000      	b.n	8004032 <receive_bit+0x126>
		return;
 8004030:	bf00      	nop

	}
}
 8004032:	3718      	adds	r7, #24
 8004034:	46bd      	mov	sp, r7
 8004036:	bdb0      	pop	{r4, r5, r7, pc}
 8004038:	2000a4d8 	.word	0x2000a4d8
 800403c:	2000a478 	.word	0x2000a478
 8004040:	88888889 	.word	0x88888889
 8004044:	2000a470 	.word	0x2000a470
 8004048:	2000a4e4 	.word	0x2000a4e4
 800404c:	2000044a 	.word	0x2000044a

08004050 <bit_detect>:

void bit_detect(int freq) {
 8004050:	b580      	push	{r7, lr}
 8004052:	b082      	sub	sp, #8
 8004054:	af00      	add	r7, sp, #0
 8004056:	6078      	str	r0, [r7, #4]
	if (freq > ONE_FREQ - 100 && freq < ONE_FREQ + 100) {
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	f240 726c 	movw	r2, #1900	; 0x76c
 800405e:	4293      	cmp	r3, r2
 8004060:	dd0a      	ble.n	8004078 <bit_detect+0x28>
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	f640 0233 	movw	r2, #2099	; 0x833
 8004068:	4293      	cmp	r3, r2
 800406a:	dc05      	bgt.n	8004078 <bit_detect+0x28>
		oneCount++;
 800406c:	4b15      	ldr	r3, [pc, #84]	; (80040c4 <bit_detect+0x74>)
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	3301      	adds	r3, #1
 8004072:	4a14      	ldr	r2, [pc, #80]	; (80040c4 <bit_detect+0x74>)
 8004074:	6013      	str	r3, [r2, #0]
 8004076:	e008      	b.n	800408a <bit_detect+0x3a>
	} else {
		receive_bit(1, oneCount);
 8004078:	4b12      	ldr	r3, [pc, #72]	; (80040c4 <bit_detect+0x74>)
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	4619      	mov	r1, r3
 800407e:	2001      	movs	r0, #1
 8004080:	f7ff ff44 	bl	8003f0c <receive_bit>
		oneCount = 0;
 8004084:	4b0f      	ldr	r3, [pc, #60]	; (80040c4 <bit_detect+0x74>)
 8004086:	2200      	movs	r2, #0
 8004088:	601a      	str	r2, [r3, #0]
	}
	if (freq > ZERO_FREQ - 100 && freq < ZERO_FREQ + 100) {
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	f5b3 7f61 	cmp.w	r3, #900	; 0x384
 8004090:	dd0a      	ble.n	80040a8 <bit_detect+0x58>
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	f240 424b 	movw	r2, #1099	; 0x44b
 8004098:	4293      	cmp	r3, r2
 800409a:	dc05      	bgt.n	80040a8 <bit_detect+0x58>
		zeroCount++;
 800409c:	4b0a      	ldr	r3, [pc, #40]	; (80040c8 <bit_detect+0x78>)
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	3301      	adds	r3, #1
 80040a2:	4a09      	ldr	r2, [pc, #36]	; (80040c8 <bit_detect+0x78>)
 80040a4:	6013      	str	r3, [r2, #0]
 80040a6:	e009      	b.n	80040bc <bit_detect+0x6c>
	} else {
		receive_bit(0, zeroCount);
 80040a8:	4b07      	ldr	r3, [pc, #28]	; (80040c8 <bit_detect+0x78>)
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	4619      	mov	r1, r3
 80040ae:	2000      	movs	r0, #0
 80040b0:	f7ff ff2c 	bl	8003f0c <receive_bit>
		zeroCount = 0;
 80040b4:	4b04      	ldr	r3, [pc, #16]	; (80040c8 <bit_detect+0x78>)
 80040b6:	2200      	movs	r2, #0
 80040b8:	601a      	str	r2, [r3, #0]
	}
}
 80040ba:	bf00      	nop
 80040bc:	bf00      	nop
 80040be:	3708      	adds	r7, #8
 80040c0:	46bd      	mov	sp, r7
 80040c2:	bd80      	pop	{r7, pc}
 80040c4:	2000a4e0 	.word	0x2000a4e0
 80040c8:	2000a4dc 	.word	0x2000a4dc

080040cc <process_data>:

void process_data(int start, int end) {
 80040cc:	b580      	push	{r7, lr}
 80040ce:	b084      	sub	sp, #16
 80040d0:	af00      	add	r7, sp, #0
 80040d2:	6078      	str	r0, [r7, #4]
 80040d4:	6039      	str	r1, [r7, #0]
	float in;

	for (uint8_t count = start; count < end; count++) {
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	73fb      	strb	r3, [r7, #15]
 80040da:	e076      	b.n	80041ca <process_data+0xfe>
		// Convert to float
		in = INT16_TO_FLOAT * ((float) buffer[count]);
 80040dc:	7bfb      	ldrb	r3, [r7, #15]
 80040de:	4a3f      	ldr	r2, [pc, #252]	; (80041dc <process_data+0x110>)
 80040e0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80040e4:	b29b      	uxth	r3, r3
 80040e6:	ee07 3a90 	vmov	s15, r3
 80040ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80040ee:	ed9f 7a3c 	vldr	s14, [pc, #240]	; 80041e0 <process_data+0x114>
 80040f2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80040f6:	edc7 7a02 	vstr	s15, [r7, #8]

		// Fill FFT Buffer
		fftBufIn[fftIndex] = in;
 80040fa:	4b3a      	ldr	r3, [pc, #232]	; (80041e4 <process_data+0x118>)
 80040fc:	881b      	ldrh	r3, [r3, #0]
 80040fe:	b21b      	sxth	r3, r3
 8004100:	4a39      	ldr	r2, [pc, #228]	; (80041e8 <process_data+0x11c>)
 8004102:	009b      	lsls	r3, r3, #2
 8004104:	4413      	add	r3, r2
 8004106:	68ba      	ldr	r2, [r7, #8]
 8004108:	601a      	str	r2, [r3, #0]
		fftIndex++;
 800410a:	4b36      	ldr	r3, [pc, #216]	; (80041e4 <process_data+0x118>)
 800410c:	881b      	ldrh	r3, [r3, #0]
 800410e:	b21b      	sxth	r3, r3
 8004110:	b29b      	uxth	r3, r3
 8004112:	3301      	adds	r3, #1
 8004114:	b29b      	uxth	r3, r3
 8004116:	b21a      	sxth	r2, r3
 8004118:	4b32      	ldr	r3, [pc, #200]	; (80041e4 <process_data+0x118>)
 800411a:	801a      	strh	r2, [r3, #0]

		if (fftIndex == FFT_BUFFER_SIZE) {
 800411c:	4b31      	ldr	r3, [pc, #196]	; (80041e4 <process_data+0x118>)
 800411e:	881b      	ldrh	r3, [r3, #0]
 8004120:	b21b      	sxth	r3, r3
 8004122:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004126:	d14d      	bne.n	80041c4 <process_data+0xf8>
			// Perform FFT
			arm_rfft_fast_f32(&fftHandler, fftBufIn, fftBufOut, 0);
 8004128:	2300      	movs	r3, #0
 800412a:	4a30      	ldr	r2, [pc, #192]	; (80041ec <process_data+0x120>)
 800412c:	492e      	ldr	r1, [pc, #184]	; (80041e8 <process_data+0x11c>)
 800412e:	4830      	ldr	r0, [pc, #192]	; (80041f0 <process_data+0x124>)
 8004130:	f7ff fae2 	bl	80036f8 <arm_rfft_fast_f32>
			arm_cmplx_mag_f32(fftBufOut, fftMagOut, FFT_BUFFER_SIZE / 2);
 8004134:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004138:	492e      	ldr	r1, [pc, #184]	; (80041f4 <process_data+0x128>)
 800413a:	482c      	ldr	r0, [pc, #176]	; (80041ec <process_data+0x120>)
 800413c:	f7fc fe94 	bl	8000e68 <arm_cmplx_mag_f32>

			peakVal = 0.0f;
 8004140:	4b2d      	ldr	r3, [pc, #180]	; (80041f8 <process_data+0x12c>)
 8004142:	f04f 0200 	mov.w	r2, #0
 8004146:	601a      	str	r2, [r3, #0]
			peakHz = 0.0f;
 8004148:	4b2c      	ldr	r3, [pc, #176]	; (80041fc <process_data+0x130>)
 800414a:	2200      	movs	r2, #0
 800414c:	801a      	strh	r2, [r3, #0]

			for (uint16_t index = 1; index < FFT_BUFFER_SIZE / 8; index++) {
 800414e:	2301      	movs	r3, #1
 8004150:	81bb      	strh	r3, [r7, #12]
 8004152:	e02b      	b.n	80041ac <process_data+0xe0>

				if (fftMagOut[index] > peakVal) {
 8004154:	89bb      	ldrh	r3, [r7, #12]
 8004156:	4a27      	ldr	r2, [pc, #156]	; (80041f4 <process_data+0x128>)
 8004158:	009b      	lsls	r3, r3, #2
 800415a:	4413      	add	r3, r2
 800415c:	ed93 7a00 	vldr	s14, [r3]
 8004160:	4b25      	ldr	r3, [pc, #148]	; (80041f8 <process_data+0x12c>)
 8004162:	edd3 7a00 	vldr	s15, [r3]
 8004166:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800416a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800416e:	dd1a      	ble.n	80041a6 <process_data+0xda>
					peakVal = fftMagOut[index];
 8004170:	89bb      	ldrh	r3, [r7, #12]
 8004172:	4a20      	ldr	r2, [pc, #128]	; (80041f4 <process_data+0x128>)
 8004174:	009b      	lsls	r3, r3, #2
 8004176:	4413      	add	r3, r2
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	4a1f      	ldr	r2, [pc, #124]	; (80041f8 <process_data+0x12c>)
 800417c:	6013      	str	r3, [r2, #0]
					peakHz = (uint16_t) (index * SAMPLE_RATE_HZ
 800417e:	89bb      	ldrh	r3, [r7, #12]
 8004180:	f649 4240 	movw	r2, #40000	; 0x9c40
 8004184:	fb02 f303 	mul.w	r3, r2, r3
							/ ((float) FFT_BUFFER_SIZE));
 8004188:	ee07 3a90 	vmov	s15, r3
 800418c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004190:	eddf 6a1b 	vldr	s13, [pc, #108]	; 8004200 <process_data+0x134>
 8004194:	eec7 7a26 	vdiv.f32	s15, s14, s13
					peakHz = (uint16_t) (index * SAMPLE_RATE_HZ
 8004198:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800419c:	ee17 3a90 	vmov	r3, s15
 80041a0:	b29a      	uxth	r2, r3
 80041a2:	4b16      	ldr	r3, [pc, #88]	; (80041fc <process_data+0x130>)
 80041a4:	801a      	strh	r2, [r3, #0]
			for (uint16_t index = 1; index < FFT_BUFFER_SIZE / 8; index++) {
 80041a6:	89bb      	ldrh	r3, [r7, #12]
 80041a8:	3301      	adds	r3, #1
 80041aa:	81bb      	strh	r3, [r7, #12]
 80041ac:	89bb      	ldrh	r3, [r7, #12]
 80041ae:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80041b2:	d3cf      	bcc.n	8004154 <process_data+0x88>
				}
			}
			//printf("%d\n", (int)peakHz);
			bit_detect(peakHz);
 80041b4:	4b11      	ldr	r3, [pc, #68]	; (80041fc <process_data+0x130>)
 80041b6:	881b      	ldrh	r3, [r3, #0]
 80041b8:	4618      	mov	r0, r3
 80041ba:	f7ff ff49 	bl	8004050 <bit_detect>

			// Reset FFT array index;
			fftIndex = 0;
 80041be:	4b09      	ldr	r3, [pc, #36]	; (80041e4 <process_data+0x118>)
 80041c0:	2200      	movs	r2, #0
 80041c2:	801a      	strh	r2, [r3, #0]
	for (uint8_t count = start; count < end; count++) {
 80041c4:	7bfb      	ldrb	r3, [r7, #15]
 80041c6:	3301      	adds	r3, #1
 80041c8:	73fb      	strb	r3, [r7, #15]
 80041ca:	7bfb      	ldrb	r3, [r7, #15]
 80041cc:	683a      	ldr	r2, [r7, #0]
 80041ce:	429a      	cmp	r2, r3
 80041d0:	dc84      	bgt.n	80040dc <process_data+0x10>
		}
	}

}
 80041d2:	bf00      	nop
 80041d4:	bf00      	nop
 80041d6:	3710      	adds	r7, #16
 80041d8:	46bd      	mov	sp, r7
 80041da:	bd80      	pop	{r7, pc}
 80041dc:	20000248 	.word	0x20000248
 80041e0:	37fffffc 	.word	0x37fffffc
 80041e4:	2000a464 	.word	0x2000a464
 80041e8:	20000464 	.word	0x20000464
 80041ec:	20004464 	.word	0x20004464
 80041f0:	2000044c 	.word	0x2000044c
 80041f4:	20008464 	.word	0x20008464
 80041f8:	2000a468 	.word	0x2000a468
 80041fc:	2000a46c 	.word	0x2000a46c
 8004200:	45800000 	.word	0x45800000

08004204 <HAL_ADC_ConvHalfCpltCallback>:

// Called when first half of buffer is filled
void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc) {
 8004204:	b480      	push	{r7}
 8004206:	b083      	sub	sp, #12
 8004208:	af00      	add	r7, sp, #0
 800420a:	6078      	str	r0, [r7, #4]
	halfFlag = 1;
 800420c:	4b04      	ldr	r3, [pc, #16]	; (8004220 <HAL_ADC_ConvHalfCpltCallback+0x1c>)
 800420e:	2201      	movs	r2, #1
 8004210:	701a      	strb	r2, [r3, #0]
	//process_data(0, BUFFER_SIZE/2);
}
 8004212:	bf00      	nop
 8004214:	370c      	adds	r7, #12
 8004216:	46bd      	mov	sp, r7
 8004218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800421c:	4770      	bx	lr
 800421e:	bf00      	nop
 8004220:	20000448 	.word	0x20000448

08004224 <HAL_ADC_ConvCpltCallback>:

// Called when buffer is completely filled
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc) {
 8004224:	b480      	push	{r7}
 8004226:	b083      	sub	sp, #12
 8004228:	af00      	add	r7, sp, #0
 800422a:	6078      	str	r0, [r7, #4]
	fullFlag = 1;
 800422c:	4b04      	ldr	r3, [pc, #16]	; (8004240 <HAL_ADC_ConvCpltCallback+0x1c>)
 800422e:	2201      	movs	r2, #1
 8004230:	701a      	strb	r2, [r3, #0]
	//process_data(BUFFER_SIZE/2, BUFFER_SIZE);
}
 8004232:	bf00      	nop
 8004234:	370c      	adds	r7, #12
 8004236:	46bd      	mov	sp, r7
 8004238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800423c:	4770      	bx	lr
 800423e:	bf00      	nop
 8004240:	20000449 	.word	0x20000449

08004244 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8004244:	b580      	push	{r7, lr}
 8004246:	b082      	sub	sp, #8
 8004248:	af00      	add	r7, sp, #0
 800424a:	6078      	str	r0, [r7, #4]
	STEPPER_TMR_OVF_ISR(htim);
 800424c:	6878      	ldr	r0, [r7, #4]
 800424e:	f005 fd15 	bl	8009c7c <STEPPER_TMR_OVF_ISR>
}
 8004252:	bf00      	nop
 8004254:	3708      	adds	r7, #8
 8004256:	46bd      	mov	sp, r7
 8004258:	bd80      	pop	{r7, pc}

0800425a <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800425a:	b480      	push	{r7}
 800425c:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800425e:	b672      	cpsid	i
}
 8004260:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8004262:	e7fe      	b.n	8004262 <Error_Handler+0x8>

08004264 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004264:	b480      	push	{r7}
 8004266:	b083      	sub	sp, #12
 8004268:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800426a:	4b0f      	ldr	r3, [pc, #60]	; (80042a8 <HAL_MspInit+0x44>)
 800426c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800426e:	4a0e      	ldr	r2, [pc, #56]	; (80042a8 <HAL_MspInit+0x44>)
 8004270:	f043 0301 	orr.w	r3, r3, #1
 8004274:	6613      	str	r3, [r2, #96]	; 0x60
 8004276:	4b0c      	ldr	r3, [pc, #48]	; (80042a8 <HAL_MspInit+0x44>)
 8004278:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800427a:	f003 0301 	and.w	r3, r3, #1
 800427e:	607b      	str	r3, [r7, #4]
 8004280:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004282:	4b09      	ldr	r3, [pc, #36]	; (80042a8 <HAL_MspInit+0x44>)
 8004284:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004286:	4a08      	ldr	r2, [pc, #32]	; (80042a8 <HAL_MspInit+0x44>)
 8004288:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800428c:	6593      	str	r3, [r2, #88]	; 0x58
 800428e:	4b06      	ldr	r3, [pc, #24]	; (80042a8 <HAL_MspInit+0x44>)
 8004290:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004292:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004296:	603b      	str	r3, [r7, #0]
 8004298:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800429a:	bf00      	nop
 800429c:	370c      	adds	r7, #12
 800429e:	46bd      	mov	sp, r7
 80042a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a4:	4770      	bx	lr
 80042a6:	bf00      	nop
 80042a8:	40021000 	.word	0x40021000

080042ac <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80042ac:	b580      	push	{r7, lr}
 80042ae:	b09e      	sub	sp, #120	; 0x78
 80042b0:	af00      	add	r7, sp, #0
 80042b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80042b4:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80042b8:	2200      	movs	r2, #0
 80042ba:	601a      	str	r2, [r3, #0]
 80042bc:	605a      	str	r2, [r3, #4]
 80042be:	609a      	str	r2, [r3, #8]
 80042c0:	60da      	str	r2, [r3, #12]
 80042c2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80042c4:	f107 0310 	add.w	r3, r7, #16
 80042c8:	2254      	movs	r2, #84	; 0x54
 80042ca:	2100      	movs	r1, #0
 80042cc:	4618      	mov	r0, r3
 80042ce:	f005 fdf7 	bl	8009ec0 <memset>
  if(hadc->Instance==ADC1)
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	4a25      	ldr	r2, [pc, #148]	; (800436c <HAL_ADC_MspInit+0xc0>)
 80042d8:	4293      	cmp	r3, r2
 80042da:	d143      	bne.n	8004364 <HAL_ADC_MspInit+0xb8>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80042dc:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80042e0:	613b      	str	r3, [r7, #16]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 80042e2:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80042e6:	65bb      	str	r3, [r7, #88]	; 0x58
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 80042e8:	2301      	movs	r3, #1
 80042ea:	617b      	str	r3, [r7, #20]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 80042ec:	2301      	movs	r3, #1
 80042ee:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 16;
 80042f0:	2310      	movs	r3, #16
 80042f2:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 80042f4:	2307      	movs	r3, #7
 80042f6:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 80042f8:	2302      	movs	r3, #2
 80042fa:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 80042fc:	2302      	movs	r3, #2
 80042fe:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8004300:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004304:	62fb      	str	r3, [r7, #44]	; 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004306:	f107 0310 	add.w	r3, r7, #16
 800430a:	4618      	mov	r0, r3
 800430c:	f002 fe20 	bl	8006f50 <HAL_RCCEx_PeriphCLKConfig>
 8004310:	4603      	mov	r3, r0
 8004312:	2b00      	cmp	r3, #0
 8004314:	d001      	beq.n	800431a <HAL_ADC_MspInit+0x6e>
    {
      Error_Handler();
 8004316:	f7ff ffa0 	bl	800425a <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 800431a:	4b15      	ldr	r3, [pc, #84]	; (8004370 <HAL_ADC_MspInit+0xc4>)
 800431c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800431e:	4a14      	ldr	r2, [pc, #80]	; (8004370 <HAL_ADC_MspInit+0xc4>)
 8004320:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8004324:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004326:	4b12      	ldr	r3, [pc, #72]	; (8004370 <HAL_ADC_MspInit+0xc4>)
 8004328:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800432a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800432e:	60fb      	str	r3, [r7, #12]
 8004330:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004332:	4b0f      	ldr	r3, [pc, #60]	; (8004370 <HAL_ADC_MspInit+0xc4>)
 8004334:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004336:	4a0e      	ldr	r2, [pc, #56]	; (8004370 <HAL_ADC_MspInit+0xc4>)
 8004338:	f043 0301 	orr.w	r3, r3, #1
 800433c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800433e:	4b0c      	ldr	r3, [pc, #48]	; (8004370 <HAL_ADC_MspInit+0xc4>)
 8004340:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004342:	f003 0301 	and.w	r3, r3, #1
 8004346:	60bb      	str	r3, [r7, #8]
 8004348:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA6     ------> ADC1_IN11
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800434a:	2340      	movs	r3, #64	; 0x40
 800434c:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800434e:	230b      	movs	r3, #11
 8004350:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004352:	2300      	movs	r3, #0
 8004354:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004356:	f107 0364 	add.w	r3, r7, #100	; 0x64
 800435a:	4619      	mov	r1, r3
 800435c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004360:	f001 fda4 	bl	8005eac <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8004364:	bf00      	nop
 8004366:	3778      	adds	r7, #120	; 0x78
 8004368:	46bd      	mov	sp, r7
 800436a:	bd80      	pop	{r7, pc}
 800436c:	50040000 	.word	0x50040000
 8004370:	40021000 	.word	0x40021000

08004374 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004374:	b580      	push	{r7, lr}
 8004376:	b084      	sub	sp, #16
 8004378:	af00      	add	r7, sp, #0
 800437a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004384:	d114      	bne.n	80043b0 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004386:	4b15      	ldr	r3, [pc, #84]	; (80043dc <HAL_TIM_Base_MspInit+0x68>)
 8004388:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800438a:	4a14      	ldr	r2, [pc, #80]	; (80043dc <HAL_TIM_Base_MspInit+0x68>)
 800438c:	f043 0301 	orr.w	r3, r3, #1
 8004390:	6593      	str	r3, [r2, #88]	; 0x58
 8004392:	4b12      	ldr	r3, [pc, #72]	; (80043dc <HAL_TIM_Base_MspInit+0x68>)
 8004394:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004396:	f003 0301 	and.w	r3, r3, #1
 800439a:	60fb      	str	r3, [r7, #12]
 800439c:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800439e:	2200      	movs	r2, #0
 80043a0:	2100      	movs	r1, #0
 80043a2:	201c      	movs	r0, #28
 80043a4:	f001 fc3d 	bl	8005c22 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80043a8:	201c      	movs	r0, #28
 80043aa:	f001 fc56 	bl	8005c5a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }

}
 80043ae:	e010      	b.n	80043d2 <HAL_TIM_Base_MspInit+0x5e>
  else if(htim_base->Instance==TIM16)
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	4a0a      	ldr	r2, [pc, #40]	; (80043e0 <HAL_TIM_Base_MspInit+0x6c>)
 80043b6:	4293      	cmp	r3, r2
 80043b8:	d10b      	bne.n	80043d2 <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM16_CLK_ENABLE();
 80043ba:	4b08      	ldr	r3, [pc, #32]	; (80043dc <HAL_TIM_Base_MspInit+0x68>)
 80043bc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80043be:	4a07      	ldr	r2, [pc, #28]	; (80043dc <HAL_TIM_Base_MspInit+0x68>)
 80043c0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80043c4:	6613      	str	r3, [r2, #96]	; 0x60
 80043c6:	4b05      	ldr	r3, [pc, #20]	; (80043dc <HAL_TIM_Base_MspInit+0x68>)
 80043c8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80043ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043ce:	60bb      	str	r3, [r7, #8]
 80043d0:	68bb      	ldr	r3, [r7, #8]
}
 80043d2:	bf00      	nop
 80043d4:	3710      	adds	r7, #16
 80043d6:	46bd      	mov	sp, r7
 80043d8:	bd80      	pop	{r7, pc}
 80043da:	bf00      	nop
 80043dc:	40021000 	.word	0x40021000
 80043e0:	40014400 	.word	0x40014400

080043e4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80043e4:	b580      	push	{r7, lr}
 80043e6:	b09e      	sub	sp, #120	; 0x78
 80043e8:	af00      	add	r7, sp, #0
 80043ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80043ec:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80043f0:	2200      	movs	r2, #0
 80043f2:	601a      	str	r2, [r3, #0]
 80043f4:	605a      	str	r2, [r3, #4]
 80043f6:	609a      	str	r2, [r3, #8]
 80043f8:	60da      	str	r2, [r3, #12]
 80043fa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80043fc:	f107 0310 	add.w	r3, r7, #16
 8004400:	2254      	movs	r2, #84	; 0x54
 8004402:	2100      	movs	r1, #0
 8004404:	4618      	mov	r0, r3
 8004406:	f005 fd5b 	bl	8009ec0 <memset>
  if(huart->Instance==USART2)
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	4a2c      	ldr	r2, [pc, #176]	; (80044c0 <HAL_UART_MspInit+0xdc>)
 8004410:	4293      	cmp	r3, r2
 8004412:	d150      	bne.n	80044b6 <HAL_UART_MspInit+0xd2>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8004414:	2302      	movs	r3, #2
 8004416:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8004418:	2300      	movs	r3, #0
 800441a:	637b      	str	r3, [r7, #52]	; 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800441c:	f107 0310 	add.w	r3, r7, #16
 8004420:	4618      	mov	r0, r3
 8004422:	f002 fd95 	bl	8006f50 <HAL_RCCEx_PeriphCLKConfig>
 8004426:	4603      	mov	r3, r0
 8004428:	2b00      	cmp	r3, #0
 800442a:	d001      	beq.n	8004430 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800442c:	f7ff ff15 	bl	800425a <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8004430:	4b24      	ldr	r3, [pc, #144]	; (80044c4 <HAL_UART_MspInit+0xe0>)
 8004432:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004434:	4a23      	ldr	r2, [pc, #140]	; (80044c4 <HAL_UART_MspInit+0xe0>)
 8004436:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800443a:	6593      	str	r3, [r2, #88]	; 0x58
 800443c:	4b21      	ldr	r3, [pc, #132]	; (80044c4 <HAL_UART_MspInit+0xe0>)
 800443e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004440:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004444:	60fb      	str	r3, [r7, #12]
 8004446:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004448:	4b1e      	ldr	r3, [pc, #120]	; (80044c4 <HAL_UART_MspInit+0xe0>)
 800444a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800444c:	4a1d      	ldr	r2, [pc, #116]	; (80044c4 <HAL_UART_MspInit+0xe0>)
 800444e:	f043 0301 	orr.w	r3, r3, #1
 8004452:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004454:	4b1b      	ldr	r3, [pc, #108]	; (80044c4 <HAL_UART_MspInit+0xe0>)
 8004456:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004458:	f003 0301 	and.w	r3, r3, #1
 800445c:	60bb      	str	r3, [r7, #8]
 800445e:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA1     ------> USART2_DE
    PA2     ------> USART2_TX
    PA15 (JTDI)     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 8004460:	2306      	movs	r3, #6
 8004462:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004464:	2302      	movs	r3, #2
 8004466:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004468:	2300      	movs	r3, #0
 800446a:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800446c:	2303      	movs	r3, #3
 800446e:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004470:	2307      	movs	r3, #7
 8004472:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004474:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8004478:	4619      	mov	r1, r3
 800447a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800447e:	f001 fd15 	bl	8005eac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8004482:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004486:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004488:	2302      	movs	r3, #2
 800448a:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800448c:	2300      	movs	r3, #0
 800448e:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004490:	2303      	movs	r3, #3
 8004492:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
 8004494:	2303      	movs	r3, #3
 8004496:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004498:	f107 0364 	add.w	r3, r7, #100	; 0x64
 800449c:	4619      	mov	r1, r3
 800449e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80044a2:	f001 fd03 	bl	8005eac <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80044a6:	2200      	movs	r2, #0
 80044a8:	2100      	movs	r1, #0
 80044aa:	2026      	movs	r0, #38	; 0x26
 80044ac:	f001 fbb9 	bl	8005c22 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80044b0:	2026      	movs	r0, #38	; 0x26
 80044b2:	f001 fbd2 	bl	8005c5a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80044b6:	bf00      	nop
 80044b8:	3778      	adds	r7, #120	; 0x78
 80044ba:	46bd      	mov	sp, r7
 80044bc:	bd80      	pop	{r7, pc}
 80044be:	bf00      	nop
 80044c0:	40004400 	.word	0x40004400
 80044c4:	40021000 	.word	0x40021000

080044c8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80044c8:	b480      	push	{r7}
 80044ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1) {
 80044cc:	e7fe      	b.n	80044cc <NMI_Handler+0x4>

080044ce <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80044ce:	b480      	push	{r7}
 80044d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80044d2:	e7fe      	b.n	80044d2 <HardFault_Handler+0x4>

080044d4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80044d4:	b480      	push	{r7}
 80044d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80044d8:	e7fe      	b.n	80044d8 <MemManage_Handler+0x4>

080044da <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80044da:	b480      	push	{r7}
 80044dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80044de:	e7fe      	b.n	80044de <BusFault_Handler+0x4>

080044e0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80044e0:	b480      	push	{r7}
 80044e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80044e4:	e7fe      	b.n	80044e4 <UsageFault_Handler+0x4>

080044e6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80044e6:	b480      	push	{r7}
 80044e8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80044ea:	bf00      	nop
 80044ec:	46bd      	mov	sp, r7
 80044ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f2:	4770      	bx	lr

080044f4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80044f4:	b480      	push	{r7}
 80044f6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80044f8:	bf00      	nop
 80044fa:	46bd      	mov	sp, r7
 80044fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004500:	4770      	bx	lr

08004502 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004502:	b480      	push	{r7}
 8004504:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004506:	bf00      	nop
 8004508:	46bd      	mov	sp, r7
 800450a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800450e:	4770      	bx	lr

08004510 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004510:	b580      	push	{r7, lr}
 8004512:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004514:	f000 f8e4 	bl	80046e0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004518:	bf00      	nop
 800451a:	bd80      	pop	{r7, pc}

0800451c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800451c:	b580      	push	{r7, lr}
 800451e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 8004520:	2020      	movs	r0, #32
 8004522:	f001 fe45 	bl	80061b0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */
  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8004526:	bf00      	nop
 8004528:	bd80      	pop	{r7, pc}
	...

0800452c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800452c:	b580      	push	{r7, lr}
 800452e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8004530:	4802      	ldr	r0, [pc, #8]	; (800453c <TIM2_IRQHandler+0x10>)
 8004532:	f003 f912 	bl	800775a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8004536:	bf00      	nop
 8004538:	bd80      	pop	{r7, pc}
 800453a:	bf00      	nop
 800453c:	2000011c 	.word	0x2000011c

08004540 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8004540:	b580      	push	{r7, lr}
 8004542:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8004544:	4802      	ldr	r0, [pc, #8]	; (8004550 <USART2_IRQHandler+0x10>)
 8004546:	f004 f89b 	bl	8008680 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800454a:	bf00      	nop
 800454c:	bd80      	pop	{r7, pc}
 800454e:	bf00      	nop
 8004550:	200001b4 	.word	0x200001b4

08004554 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004554:	b580      	push	{r7, lr}
 8004556:	b086      	sub	sp, #24
 8004558:	af00      	add	r7, sp, #0
 800455a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800455c:	4a14      	ldr	r2, [pc, #80]	; (80045b0 <_sbrk+0x5c>)
 800455e:	4b15      	ldr	r3, [pc, #84]	; (80045b4 <_sbrk+0x60>)
 8004560:	1ad3      	subs	r3, r2, r3
 8004562:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004564:	697b      	ldr	r3, [r7, #20]
 8004566:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004568:	4b13      	ldr	r3, [pc, #76]	; (80045b8 <_sbrk+0x64>)
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	2b00      	cmp	r3, #0
 800456e:	d102      	bne.n	8004576 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004570:	4b11      	ldr	r3, [pc, #68]	; (80045b8 <_sbrk+0x64>)
 8004572:	4a12      	ldr	r2, [pc, #72]	; (80045bc <_sbrk+0x68>)
 8004574:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004576:	4b10      	ldr	r3, [pc, #64]	; (80045b8 <_sbrk+0x64>)
 8004578:	681a      	ldr	r2, [r3, #0]
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	4413      	add	r3, r2
 800457e:	693a      	ldr	r2, [r7, #16]
 8004580:	429a      	cmp	r2, r3
 8004582:	d207      	bcs.n	8004594 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004584:	f005 fca4 	bl	8009ed0 <__errno>
 8004588:	4603      	mov	r3, r0
 800458a:	220c      	movs	r2, #12
 800458c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800458e:	f04f 33ff 	mov.w	r3, #4294967295
 8004592:	e009      	b.n	80045a8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004594:	4b08      	ldr	r3, [pc, #32]	; (80045b8 <_sbrk+0x64>)
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800459a:	4b07      	ldr	r3, [pc, #28]	; (80045b8 <_sbrk+0x64>)
 800459c:	681a      	ldr	r2, [r3, #0]
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	4413      	add	r3, r2
 80045a2:	4a05      	ldr	r2, [pc, #20]	; (80045b8 <_sbrk+0x64>)
 80045a4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80045a6:	68fb      	ldr	r3, [r7, #12]
}
 80045a8:	4618      	mov	r0, r3
 80045aa:	3718      	adds	r7, #24
 80045ac:	46bd      	mov	sp, r7
 80045ae:	bd80      	pop	{r7, pc}
 80045b0:	20010000 	.word	0x20010000
 80045b4:	00000400 	.word	0x00000400
 80045b8:	2000a4e8 	.word	0x2000a4e8
 80045bc:	2000a650 	.word	0x2000a650

080045c0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80045c0:	b480      	push	{r7}
 80045c2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80045c4:	4b06      	ldr	r3, [pc, #24]	; (80045e0 <SystemInit+0x20>)
 80045c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80045ca:	4a05      	ldr	r2, [pc, #20]	; (80045e0 <SystemInit+0x20>)
 80045cc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80045d0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 80045d4:	bf00      	nop
 80045d6:	46bd      	mov	sp, r7
 80045d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045dc:	4770      	bx	lr
 80045de:	bf00      	nop
 80045e0:	e000ed00 	.word	0xe000ed00

080045e4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80045e4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800461c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80045e8:	f7ff ffea 	bl	80045c0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80045ec:	480c      	ldr	r0, [pc, #48]	; (8004620 <LoopForever+0x6>)
  ldr r1, =_edata
 80045ee:	490d      	ldr	r1, [pc, #52]	; (8004624 <LoopForever+0xa>)
  ldr r2, =_sidata
 80045f0:	4a0d      	ldr	r2, [pc, #52]	; (8004628 <LoopForever+0xe>)
  movs r3, #0
 80045f2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80045f4:	e002      	b.n	80045fc <LoopCopyDataInit>

080045f6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80045f6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80045f8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80045fa:	3304      	adds	r3, #4

080045fc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80045fc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80045fe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004600:	d3f9      	bcc.n	80045f6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004602:	4a0a      	ldr	r2, [pc, #40]	; (800462c <LoopForever+0x12>)
  ldr r4, =_ebss
 8004604:	4c0a      	ldr	r4, [pc, #40]	; (8004630 <LoopForever+0x16>)
  movs r3, #0
 8004606:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004608:	e001      	b.n	800460e <LoopFillZerobss>

0800460a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800460a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800460c:	3204      	adds	r2, #4

0800460e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800460e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004610:	d3fb      	bcc.n	800460a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8004612:	f005 fc63 	bl	8009edc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8004616:	f7ff fa29 	bl	8003a6c <main>

0800461a <LoopForever>:

LoopForever:
    b LoopForever
 800461a:	e7fe      	b.n	800461a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800461c:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8004620:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004624:	2000009c 	.word	0x2000009c
  ldr r2, =_sidata
 8004628:	0801de6c 	.word	0x0801de6c
  ldr r2, =_sbss
 800462c:	2000009c 	.word	0x2000009c
  ldr r4, =_ebss
 8004630:	2000a64c 	.word	0x2000a64c

08004634 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8004634:	e7fe      	b.n	8004634 <ADC1_IRQHandler>

08004636 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004636:	b580      	push	{r7, lr}
 8004638:	b082      	sub	sp, #8
 800463a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800463c:	2300      	movs	r3, #0
 800463e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004640:	2003      	movs	r0, #3
 8004642:	f001 fae3 	bl	8005c0c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004646:	2000      	movs	r0, #0
 8004648:	f000 f80e 	bl	8004668 <HAL_InitTick>
 800464c:	4603      	mov	r3, r0
 800464e:	2b00      	cmp	r3, #0
 8004650:	d002      	beq.n	8004658 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8004652:	2301      	movs	r3, #1
 8004654:	71fb      	strb	r3, [r7, #7]
 8004656:	e001      	b.n	800465c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8004658:	f7ff fe04 	bl	8004264 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800465c:	79fb      	ldrb	r3, [r7, #7]
}
 800465e:	4618      	mov	r0, r3
 8004660:	3708      	adds	r7, #8
 8004662:	46bd      	mov	sp, r7
 8004664:	bd80      	pop	{r7, pc}
	...

08004668 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004668:	b580      	push	{r7, lr}
 800466a:	b084      	sub	sp, #16
 800466c:	af00      	add	r7, sp, #0
 800466e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8004670:	2300      	movs	r3, #0
 8004672:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8004674:	4b17      	ldr	r3, [pc, #92]	; (80046d4 <HAL_InitTick+0x6c>)
 8004676:	781b      	ldrb	r3, [r3, #0]
 8004678:	2b00      	cmp	r3, #0
 800467a:	d023      	beq.n	80046c4 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800467c:	4b16      	ldr	r3, [pc, #88]	; (80046d8 <HAL_InitTick+0x70>)
 800467e:	681a      	ldr	r2, [r3, #0]
 8004680:	4b14      	ldr	r3, [pc, #80]	; (80046d4 <HAL_InitTick+0x6c>)
 8004682:	781b      	ldrb	r3, [r3, #0]
 8004684:	4619      	mov	r1, r3
 8004686:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800468a:	fbb3 f3f1 	udiv	r3, r3, r1
 800468e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004692:	4618      	mov	r0, r3
 8004694:	f001 faef 	bl	8005c76 <HAL_SYSTICK_Config>
 8004698:	4603      	mov	r3, r0
 800469a:	2b00      	cmp	r3, #0
 800469c:	d10f      	bne.n	80046be <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	2b0f      	cmp	r3, #15
 80046a2:	d809      	bhi.n	80046b8 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80046a4:	2200      	movs	r2, #0
 80046a6:	6879      	ldr	r1, [r7, #4]
 80046a8:	f04f 30ff 	mov.w	r0, #4294967295
 80046ac:	f001 fab9 	bl	8005c22 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80046b0:	4a0a      	ldr	r2, [pc, #40]	; (80046dc <HAL_InitTick+0x74>)
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	6013      	str	r3, [r2, #0]
 80046b6:	e007      	b.n	80046c8 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80046b8:	2301      	movs	r3, #1
 80046ba:	73fb      	strb	r3, [r7, #15]
 80046bc:	e004      	b.n	80046c8 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80046be:	2301      	movs	r3, #1
 80046c0:	73fb      	strb	r3, [r7, #15]
 80046c2:	e001      	b.n	80046c8 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80046c4:	2301      	movs	r3, #1
 80046c6:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80046c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80046ca:	4618      	mov	r0, r3
 80046cc:	3710      	adds	r7, #16
 80046ce:	46bd      	mov	sp, r7
 80046d0:	bd80      	pop	{r7, pc}
 80046d2:	bf00      	nop
 80046d4:	20000008 	.word	0x20000008
 80046d8:	20000000 	.word	0x20000000
 80046dc:	20000004 	.word	0x20000004

080046e0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80046e0:	b480      	push	{r7}
 80046e2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80046e4:	4b06      	ldr	r3, [pc, #24]	; (8004700 <HAL_IncTick+0x20>)
 80046e6:	781b      	ldrb	r3, [r3, #0]
 80046e8:	461a      	mov	r2, r3
 80046ea:	4b06      	ldr	r3, [pc, #24]	; (8004704 <HAL_IncTick+0x24>)
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	4413      	add	r3, r2
 80046f0:	4a04      	ldr	r2, [pc, #16]	; (8004704 <HAL_IncTick+0x24>)
 80046f2:	6013      	str	r3, [r2, #0]
}
 80046f4:	bf00      	nop
 80046f6:	46bd      	mov	sp, r7
 80046f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046fc:	4770      	bx	lr
 80046fe:	bf00      	nop
 8004700:	20000008 	.word	0x20000008
 8004704:	2000a4ec 	.word	0x2000a4ec

08004708 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004708:	b480      	push	{r7}
 800470a:	af00      	add	r7, sp, #0
  return uwTick;
 800470c:	4b03      	ldr	r3, [pc, #12]	; (800471c <HAL_GetTick+0x14>)
 800470e:	681b      	ldr	r3, [r3, #0]
}
 8004710:	4618      	mov	r0, r3
 8004712:	46bd      	mov	sp, r7
 8004714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004718:	4770      	bx	lr
 800471a:	bf00      	nop
 800471c:	2000a4ec 	.word	0x2000a4ec

08004720 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8004720:	b480      	push	{r7}
 8004722:	b083      	sub	sp, #12
 8004724:	af00      	add	r7, sp, #0
 8004726:	6078      	str	r0, [r7, #4]
 8004728:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	689b      	ldr	r3, [r3, #8]
 800472e:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8004732:	683b      	ldr	r3, [r7, #0]
 8004734:	431a      	orrs	r2, r3
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	609a      	str	r2, [r3, #8]
}
 800473a:	bf00      	nop
 800473c:	370c      	adds	r7, #12
 800473e:	46bd      	mov	sp, r7
 8004740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004744:	4770      	bx	lr

08004746 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8004746:	b480      	push	{r7}
 8004748:	b083      	sub	sp, #12
 800474a:	af00      	add	r7, sp, #0
 800474c:	6078      	str	r0, [r7, #4]
 800474e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	689b      	ldr	r3, [r3, #8]
 8004754:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8004758:	683b      	ldr	r3, [r7, #0]
 800475a:	431a      	orrs	r2, r3
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	609a      	str	r2, [r3, #8]
}
 8004760:	bf00      	nop
 8004762:	370c      	adds	r7, #12
 8004764:	46bd      	mov	sp, r7
 8004766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800476a:	4770      	bx	lr

0800476c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800476c:	b480      	push	{r7}
 800476e:	b083      	sub	sp, #12
 8004770:	af00      	add	r7, sp, #0
 8004772:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	689b      	ldr	r3, [r3, #8]
 8004778:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 800477c:	4618      	mov	r0, r3
 800477e:	370c      	adds	r7, #12
 8004780:	46bd      	mov	sp, r7
 8004782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004786:	4770      	bx	lr

08004788 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8004788:	b480      	push	{r7}
 800478a:	b087      	sub	sp, #28
 800478c:	af00      	add	r7, sp, #0
 800478e:	60f8      	str	r0, [r7, #12]
 8004790:	60b9      	str	r1, [r7, #8]
 8004792:	607a      	str	r2, [r7, #4]
 8004794:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	3360      	adds	r3, #96	; 0x60
 800479a:	461a      	mov	r2, r3
 800479c:	68bb      	ldr	r3, [r7, #8]
 800479e:	009b      	lsls	r3, r3, #2
 80047a0:	4413      	add	r3, r2
 80047a2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80047a4:	697b      	ldr	r3, [r7, #20]
 80047a6:	681a      	ldr	r2, [r3, #0]
 80047a8:	4b08      	ldr	r3, [pc, #32]	; (80047cc <LL_ADC_SetOffset+0x44>)
 80047aa:	4013      	ands	r3, r2
 80047ac:	687a      	ldr	r2, [r7, #4]
 80047ae:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 80047b2:	683a      	ldr	r2, [r7, #0]
 80047b4:	430a      	orrs	r2, r1
 80047b6:	4313      	orrs	r3, r2
 80047b8:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80047bc:	697b      	ldr	r3, [r7, #20]
 80047be:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80047c0:	bf00      	nop
 80047c2:	371c      	adds	r7, #28
 80047c4:	46bd      	mov	sp, r7
 80047c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ca:	4770      	bx	lr
 80047cc:	03fff000 	.word	0x03fff000

080047d0 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80047d0:	b480      	push	{r7}
 80047d2:	b085      	sub	sp, #20
 80047d4:	af00      	add	r7, sp, #0
 80047d6:	6078      	str	r0, [r7, #4]
 80047d8:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	3360      	adds	r3, #96	; 0x60
 80047de:	461a      	mov	r2, r3
 80047e0:	683b      	ldr	r3, [r7, #0]
 80047e2:	009b      	lsls	r3, r3, #2
 80047e4:	4413      	add	r3, r2
 80047e6:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 80047f0:	4618      	mov	r0, r3
 80047f2:	3714      	adds	r7, #20
 80047f4:	46bd      	mov	sp, r7
 80047f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047fa:	4770      	bx	lr

080047fc <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80047fc:	b480      	push	{r7}
 80047fe:	b087      	sub	sp, #28
 8004800:	af00      	add	r7, sp, #0
 8004802:	60f8      	str	r0, [r7, #12]
 8004804:	60b9      	str	r1, [r7, #8]
 8004806:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	3360      	adds	r3, #96	; 0x60
 800480c:	461a      	mov	r2, r3
 800480e:	68bb      	ldr	r3, [r7, #8]
 8004810:	009b      	lsls	r3, r3, #2
 8004812:	4413      	add	r3, r2
 8004814:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004816:	697b      	ldr	r3, [r7, #20]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	431a      	orrs	r2, r3
 8004822:	697b      	ldr	r3, [r7, #20]
 8004824:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8004826:	bf00      	nop
 8004828:	371c      	adds	r7, #28
 800482a:	46bd      	mov	sp, r7
 800482c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004830:	4770      	bx	lr

08004832 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8004832:	b480      	push	{r7}
 8004834:	b083      	sub	sp, #12
 8004836:	af00      	add	r7, sp, #0
 8004838:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	68db      	ldr	r3, [r3, #12]
 800483e:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004842:	2b00      	cmp	r3, #0
 8004844:	d101      	bne.n	800484a <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8004846:	2301      	movs	r3, #1
 8004848:	e000      	b.n	800484c <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800484a:	2300      	movs	r3, #0
}
 800484c:	4618      	mov	r0, r3
 800484e:	370c      	adds	r7, #12
 8004850:	46bd      	mov	sp, r7
 8004852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004856:	4770      	bx	lr

08004858 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8004858:	b480      	push	{r7}
 800485a:	b087      	sub	sp, #28
 800485c:	af00      	add	r7, sp, #0
 800485e:	60f8      	str	r0, [r7, #12]
 8004860:	60b9      	str	r1, [r7, #8]
 8004862:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	3330      	adds	r3, #48	; 0x30
 8004868:	461a      	mov	r2, r3
 800486a:	68bb      	ldr	r3, [r7, #8]
 800486c:	0a1b      	lsrs	r3, r3, #8
 800486e:	009b      	lsls	r3, r3, #2
 8004870:	f003 030c 	and.w	r3, r3, #12
 8004874:	4413      	add	r3, r2
 8004876:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8004878:	697b      	ldr	r3, [r7, #20]
 800487a:	681a      	ldr	r2, [r3, #0]
 800487c:	68bb      	ldr	r3, [r7, #8]
 800487e:	f003 031f 	and.w	r3, r3, #31
 8004882:	211f      	movs	r1, #31
 8004884:	fa01 f303 	lsl.w	r3, r1, r3
 8004888:	43db      	mvns	r3, r3
 800488a:	401a      	ands	r2, r3
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	0e9b      	lsrs	r3, r3, #26
 8004890:	f003 011f 	and.w	r1, r3, #31
 8004894:	68bb      	ldr	r3, [r7, #8]
 8004896:	f003 031f 	and.w	r3, r3, #31
 800489a:	fa01 f303 	lsl.w	r3, r1, r3
 800489e:	431a      	orrs	r2, r3
 80048a0:	697b      	ldr	r3, [r7, #20]
 80048a2:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80048a4:	bf00      	nop
 80048a6:	371c      	adds	r7, #28
 80048a8:	46bd      	mov	sp, r7
 80048aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ae:	4770      	bx	lr

080048b0 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80048b0:	b480      	push	{r7}
 80048b2:	b087      	sub	sp, #28
 80048b4:	af00      	add	r7, sp, #0
 80048b6:	60f8      	str	r0, [r7, #12]
 80048b8:	60b9      	str	r1, [r7, #8]
 80048ba:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	3314      	adds	r3, #20
 80048c0:	461a      	mov	r2, r3
 80048c2:	68bb      	ldr	r3, [r7, #8]
 80048c4:	0e5b      	lsrs	r3, r3, #25
 80048c6:	009b      	lsls	r3, r3, #2
 80048c8:	f003 0304 	and.w	r3, r3, #4
 80048cc:	4413      	add	r3, r2
 80048ce:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80048d0:	697b      	ldr	r3, [r7, #20]
 80048d2:	681a      	ldr	r2, [r3, #0]
 80048d4:	68bb      	ldr	r3, [r7, #8]
 80048d6:	0d1b      	lsrs	r3, r3, #20
 80048d8:	f003 031f 	and.w	r3, r3, #31
 80048dc:	2107      	movs	r1, #7
 80048de:	fa01 f303 	lsl.w	r3, r1, r3
 80048e2:	43db      	mvns	r3, r3
 80048e4:	401a      	ands	r2, r3
 80048e6:	68bb      	ldr	r3, [r7, #8]
 80048e8:	0d1b      	lsrs	r3, r3, #20
 80048ea:	f003 031f 	and.w	r3, r3, #31
 80048ee:	6879      	ldr	r1, [r7, #4]
 80048f0:	fa01 f303 	lsl.w	r3, r1, r3
 80048f4:	431a      	orrs	r2, r3
 80048f6:	697b      	ldr	r3, [r7, #20]
 80048f8:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80048fa:	bf00      	nop
 80048fc:	371c      	adds	r7, #28
 80048fe:	46bd      	mov	sp, r7
 8004900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004904:	4770      	bx	lr
	...

08004908 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8004908:	b480      	push	{r7}
 800490a:	b085      	sub	sp, #20
 800490c:	af00      	add	r7, sp, #0
 800490e:	60f8      	str	r0, [r7, #12]
 8004910:	60b9      	str	r1, [r7, #8]
 8004912:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 800491a:	68bb      	ldr	r3, [r7, #8]
 800491c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004920:	43db      	mvns	r3, r3
 8004922:	401a      	ands	r2, r3
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	f003 0318 	and.w	r3, r3, #24
 800492a:	4908      	ldr	r1, [pc, #32]	; (800494c <LL_ADC_SetChannelSingleDiff+0x44>)
 800492c:	40d9      	lsrs	r1, r3
 800492e:	68bb      	ldr	r3, [r7, #8]
 8004930:	400b      	ands	r3, r1
 8004932:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004936:	431a      	orrs	r2, r3
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800493e:	bf00      	nop
 8004940:	3714      	adds	r7, #20
 8004942:	46bd      	mov	sp, r7
 8004944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004948:	4770      	bx	lr
 800494a:	bf00      	nop
 800494c:	0007ffff 	.word	0x0007ffff

08004950 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8004950:	b480      	push	{r7}
 8004952:	b083      	sub	sp, #12
 8004954:	af00      	add	r7, sp, #0
 8004956:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	689b      	ldr	r3, [r3, #8]
 800495c:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8004960:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004964:	687a      	ldr	r2, [r7, #4]
 8004966:	6093      	str	r3, [r2, #8]
}
 8004968:	bf00      	nop
 800496a:	370c      	adds	r7, #12
 800496c:	46bd      	mov	sp, r7
 800496e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004972:	4770      	bx	lr

08004974 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8004974:	b480      	push	{r7}
 8004976:	b083      	sub	sp, #12
 8004978:	af00      	add	r7, sp, #0
 800497a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	689b      	ldr	r3, [r3, #8]
 8004980:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004984:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004988:	d101      	bne.n	800498e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800498a:	2301      	movs	r3, #1
 800498c:	e000      	b.n	8004990 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800498e:	2300      	movs	r3, #0
}
 8004990:	4618      	mov	r0, r3
 8004992:	370c      	adds	r7, #12
 8004994:	46bd      	mov	sp, r7
 8004996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800499a:	4770      	bx	lr

0800499c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800499c:	b480      	push	{r7}
 800499e:	b083      	sub	sp, #12
 80049a0:	af00      	add	r7, sp, #0
 80049a2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	689b      	ldr	r3, [r3, #8]
 80049a8:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 80049ac:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80049b0:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80049b8:	bf00      	nop
 80049ba:	370c      	adds	r7, #12
 80049bc:	46bd      	mov	sp, r7
 80049be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c2:	4770      	bx	lr

080049c4 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80049c4:	b480      	push	{r7}
 80049c6:	b083      	sub	sp, #12
 80049c8:	af00      	add	r7, sp, #0
 80049ca:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	689b      	ldr	r3, [r3, #8]
 80049d0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80049d4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80049d8:	d101      	bne.n	80049de <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80049da:	2301      	movs	r3, #1
 80049dc:	e000      	b.n	80049e0 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80049de:	2300      	movs	r3, #0
}
 80049e0:	4618      	mov	r0, r3
 80049e2:	370c      	adds	r7, #12
 80049e4:	46bd      	mov	sp, r7
 80049e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ea:	4770      	bx	lr

080049ec <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80049ec:	b480      	push	{r7}
 80049ee:	b083      	sub	sp, #12
 80049f0:	af00      	add	r7, sp, #0
 80049f2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	689b      	ldr	r3, [r3, #8]
 80049f8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80049fc:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004a00:	f043 0201 	orr.w	r2, r3, #1
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8004a08:	bf00      	nop
 8004a0a:	370c      	adds	r7, #12
 8004a0c:	46bd      	mov	sp, r7
 8004a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a12:	4770      	bx	lr

08004a14 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8004a14:	b480      	push	{r7}
 8004a16:	b083      	sub	sp, #12
 8004a18:	af00      	add	r7, sp, #0
 8004a1a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	689b      	ldr	r3, [r3, #8]
 8004a20:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004a24:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004a28:	f043 0202 	orr.w	r2, r3, #2
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8004a30:	bf00      	nop
 8004a32:	370c      	adds	r7, #12
 8004a34:	46bd      	mov	sp, r7
 8004a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a3a:	4770      	bx	lr

08004a3c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8004a3c:	b480      	push	{r7}
 8004a3e:	b083      	sub	sp, #12
 8004a40:	af00      	add	r7, sp, #0
 8004a42:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	689b      	ldr	r3, [r3, #8]
 8004a48:	f003 0301 	and.w	r3, r3, #1
 8004a4c:	2b01      	cmp	r3, #1
 8004a4e:	d101      	bne.n	8004a54 <LL_ADC_IsEnabled+0x18>
 8004a50:	2301      	movs	r3, #1
 8004a52:	e000      	b.n	8004a56 <LL_ADC_IsEnabled+0x1a>
 8004a54:	2300      	movs	r3, #0
}
 8004a56:	4618      	mov	r0, r3
 8004a58:	370c      	adds	r7, #12
 8004a5a:	46bd      	mov	sp, r7
 8004a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a60:	4770      	bx	lr

08004a62 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8004a62:	b480      	push	{r7}
 8004a64:	b083      	sub	sp, #12
 8004a66:	af00      	add	r7, sp, #0
 8004a68:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	689b      	ldr	r3, [r3, #8]
 8004a6e:	f003 0302 	and.w	r3, r3, #2
 8004a72:	2b02      	cmp	r3, #2
 8004a74:	d101      	bne.n	8004a7a <LL_ADC_IsDisableOngoing+0x18>
 8004a76:	2301      	movs	r3, #1
 8004a78:	e000      	b.n	8004a7c <LL_ADC_IsDisableOngoing+0x1a>
 8004a7a:	2300      	movs	r3, #0
}
 8004a7c:	4618      	mov	r0, r3
 8004a7e:	370c      	adds	r7, #12
 8004a80:	46bd      	mov	sp, r7
 8004a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a86:	4770      	bx	lr

08004a88 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8004a88:	b480      	push	{r7}
 8004a8a:	b083      	sub	sp, #12
 8004a8c:	af00      	add	r7, sp, #0
 8004a8e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	689b      	ldr	r3, [r3, #8]
 8004a94:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004a98:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004a9c:	f043 0204 	orr.w	r2, r3, #4
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8004aa4:	bf00      	nop
 8004aa6:	370c      	adds	r7, #12
 8004aa8:	46bd      	mov	sp, r7
 8004aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aae:	4770      	bx	lr

08004ab0 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8004ab0:	b480      	push	{r7}
 8004ab2:	b083      	sub	sp, #12
 8004ab4:	af00      	add	r7, sp, #0
 8004ab6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	689b      	ldr	r3, [r3, #8]
 8004abc:	f003 0304 	and.w	r3, r3, #4
 8004ac0:	2b04      	cmp	r3, #4
 8004ac2:	d101      	bne.n	8004ac8 <LL_ADC_REG_IsConversionOngoing+0x18>
 8004ac4:	2301      	movs	r3, #1
 8004ac6:	e000      	b.n	8004aca <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004ac8:	2300      	movs	r3, #0
}
 8004aca:	4618      	mov	r0, r3
 8004acc:	370c      	adds	r7, #12
 8004ace:	46bd      	mov	sp, r7
 8004ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ad4:	4770      	bx	lr

08004ad6 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8004ad6:	b480      	push	{r7}
 8004ad8:	b083      	sub	sp, #12
 8004ada:	af00      	add	r7, sp, #0
 8004adc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	689b      	ldr	r3, [r3, #8]
 8004ae2:	f003 0308 	and.w	r3, r3, #8
 8004ae6:	2b08      	cmp	r3, #8
 8004ae8:	d101      	bne.n	8004aee <LL_ADC_INJ_IsConversionOngoing+0x18>
 8004aea:	2301      	movs	r3, #1
 8004aec:	e000      	b.n	8004af0 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8004aee:	2300      	movs	r3, #0
}
 8004af0:	4618      	mov	r0, r3
 8004af2:	370c      	adds	r7, #12
 8004af4:	46bd      	mov	sp, r7
 8004af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004afa:	4770      	bx	lr

08004afc <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004afc:	b580      	push	{r7, lr}
 8004afe:	b088      	sub	sp, #32
 8004b00:	af00      	add	r7, sp, #0
 8004b02:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004b04:	2300      	movs	r3, #0
 8004b06:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8004b08:	2300      	movs	r3, #0
 8004b0a:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d101      	bne.n	8004b16 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8004b12:	2301      	movs	r3, #1
 8004b14:	e126      	b.n	8004d64 <HAL_ADC_Init+0x268>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	691b      	ldr	r3, [r3, #16]
 8004b1a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d109      	bne.n	8004b38 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004b24:	6878      	ldr	r0, [r7, #4]
 8004b26:	f7ff fbc1 	bl	80042ac <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	2200      	movs	r2, #0
 8004b2e:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	2200      	movs	r2, #0
 8004b34:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	4618      	mov	r0, r3
 8004b3e:	f7ff ff19 	bl	8004974 <LL_ADC_IsDeepPowerDownEnabled>
 8004b42:	4603      	mov	r3, r0
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d004      	beq.n	8004b52 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	4618      	mov	r0, r3
 8004b4e:	f7ff feff 	bl	8004950 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	4618      	mov	r0, r3
 8004b58:	f7ff ff34 	bl	80049c4 <LL_ADC_IsInternalRegulatorEnabled>
 8004b5c:	4603      	mov	r3, r0
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d115      	bne.n	8004b8e <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	4618      	mov	r0, r3
 8004b68:	f7ff ff18 	bl	800499c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004b6c:	4b7f      	ldr	r3, [pc, #508]	; (8004d6c <HAL_ADC_Init+0x270>)
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	099b      	lsrs	r3, r3, #6
 8004b72:	4a7f      	ldr	r2, [pc, #508]	; (8004d70 <HAL_ADC_Init+0x274>)
 8004b74:	fba2 2303 	umull	r2, r3, r2, r3
 8004b78:	099b      	lsrs	r3, r3, #6
 8004b7a:	3301      	adds	r3, #1
 8004b7c:	005b      	lsls	r3, r3, #1
 8004b7e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8004b80:	e002      	b.n	8004b88 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	3b01      	subs	r3, #1
 8004b86:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d1f9      	bne.n	8004b82 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	4618      	mov	r0, r3
 8004b94:	f7ff ff16 	bl	80049c4 <LL_ADC_IsInternalRegulatorEnabled>
 8004b98:	4603      	mov	r3, r0
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d10d      	bne.n	8004bba <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ba2:	f043 0210 	orr.w	r2, r3, #16
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004bae:	f043 0201 	orr.w	r2, r3, #1
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8004bb6:	2301      	movs	r3, #1
 8004bb8:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	4618      	mov	r0, r3
 8004bc0:	f7ff ff76 	bl	8004ab0 <LL_ADC_REG_IsConversionOngoing>
 8004bc4:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004bca:	f003 0310 	and.w	r3, r3, #16
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	f040 80bf 	bne.w	8004d52 <HAL_ADC_Init+0x256>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8004bd4:	697b      	ldr	r3, [r7, #20]
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	f040 80bb 	bne.w	8004d52 <HAL_ADC_Init+0x256>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004be0:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8004be4:	f043 0202 	orr.w	r2, r3, #2
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	4618      	mov	r0, r3
 8004bf2:	f7ff ff23 	bl	8004a3c <LL_ADC_IsEnabled>
 8004bf6:	4603      	mov	r3, r0
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d10b      	bne.n	8004c14 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004bfc:	485d      	ldr	r0, [pc, #372]	; (8004d74 <HAL_ADC_Init+0x278>)
 8004bfe:	f7ff ff1d 	bl	8004a3c <LL_ADC_IsEnabled>
 8004c02:	4603      	mov	r3, r0
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d105      	bne.n	8004c14 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	685b      	ldr	r3, [r3, #4]
 8004c0c:	4619      	mov	r1, r3
 8004c0e:	485a      	ldr	r0, [pc, #360]	; (8004d78 <HAL_ADC_Init+0x27c>)
 8004c10:	f7ff fd86 	bl	8004720 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	7e5b      	ldrb	r3, [r3, #25]
 8004c18:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004c1e:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8004c24:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8004c2a:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004c32:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004c34:	4313      	orrs	r3, r2
 8004c36:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004c3e:	2b01      	cmp	r3, #1
 8004c40:	d106      	bne.n	8004c50 <HAL_ADC_Init+0x154>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c46:	3b01      	subs	r3, #1
 8004c48:	045b      	lsls	r3, r3, #17
 8004c4a:	69ba      	ldr	r2, [r7, #24]
 8004c4c:	4313      	orrs	r3, r2
 8004c4e:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d009      	beq.n	8004c6c <HAL_ADC_Init+0x170>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c5c:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c64:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004c66:	69ba      	ldr	r2, [r7, #24]
 8004c68:	4313      	orrs	r3, r2
 8004c6a:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	68da      	ldr	r2, [r3, #12]
 8004c72:	4b42      	ldr	r3, [pc, #264]	; (8004d7c <HAL_ADC_Init+0x280>)
 8004c74:	4013      	ands	r3, r2
 8004c76:	687a      	ldr	r2, [r7, #4]
 8004c78:	6812      	ldr	r2, [r2, #0]
 8004c7a:	69b9      	ldr	r1, [r7, #24]
 8004c7c:	430b      	orrs	r3, r1
 8004c7e:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	4618      	mov	r0, r3
 8004c86:	f7ff ff26 	bl	8004ad6 <LL_ADC_INJ_IsConversionOngoing>
 8004c8a:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004c8c:	697b      	ldr	r3, [r7, #20]
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d13d      	bne.n	8004d0e <HAL_ADC_Init+0x212>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004c92:	693b      	ldr	r3, [r7, #16]
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d13a      	bne.n	8004d0e <HAL_ADC_Init+0x212>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	7e1b      	ldrb	r3, [r3, #24]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8004c9c:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8004ca4:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8004ca6:	4313      	orrs	r3, r2
 8004ca8:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	68db      	ldr	r3, [r3, #12]
 8004cb0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004cb4:	f023 0302 	bic.w	r3, r3, #2
 8004cb8:	687a      	ldr	r2, [r7, #4]
 8004cba:	6812      	ldr	r2, [r2, #0]
 8004cbc:	69b9      	ldr	r1, [r7, #24]
 8004cbe:	430b      	orrs	r3, r1
 8004cc0:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004cc8:	2b01      	cmp	r3, #1
 8004cca:	d118      	bne.n	8004cfe <HAL_ADC_Init+0x202>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	691b      	ldr	r3, [r3, #16]
 8004cd2:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8004cd6:	f023 0304 	bic.w	r3, r3, #4
 8004cda:	687a      	ldr	r2, [r7, #4]
 8004cdc:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8004cde:	687a      	ldr	r2, [r7, #4]
 8004ce0:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8004ce2:	4311      	orrs	r1, r2
 8004ce4:	687a      	ldr	r2, [r7, #4]
 8004ce6:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8004ce8:	4311      	orrs	r1, r2
 8004cea:	687a      	ldr	r2, [r7, #4]
 8004cec:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8004cee:	430a      	orrs	r2, r1
 8004cf0:	431a      	orrs	r2, r3
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	f042 0201 	orr.w	r2, r2, #1
 8004cfa:	611a      	str	r2, [r3, #16]
 8004cfc:	e007      	b.n	8004d0e <HAL_ADC_Init+0x212>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	691a      	ldr	r2, [r3, #16]
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	f022 0201 	bic.w	r2, r2, #1
 8004d0c:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	691b      	ldr	r3, [r3, #16]
 8004d12:	2b01      	cmp	r3, #1
 8004d14:	d10c      	bne.n	8004d30 <HAL_ADC_Init+0x234>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d1c:	f023 010f 	bic.w	r1, r3, #15
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	69db      	ldr	r3, [r3, #28]
 8004d24:	1e5a      	subs	r2, r3, #1
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	430a      	orrs	r2, r1
 8004d2c:	631a      	str	r2, [r3, #48]	; 0x30
 8004d2e:	e007      	b.n	8004d40 <HAL_ADC_Init+0x244>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	f022 020f 	bic.w	r2, r2, #15
 8004d3e:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d44:	f023 0303 	bic.w	r3, r3, #3
 8004d48:	f043 0201 	orr.w	r2, r3, #1
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	655a      	str	r2, [r3, #84]	; 0x54
 8004d50:	e007      	b.n	8004d62 <HAL_ADC_Init+0x266>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d56:	f043 0210 	orr.w	r2, r3, #16
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8004d5e:	2301      	movs	r3, #1
 8004d60:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8004d62:	7ffb      	ldrb	r3, [r7, #31]
}
 8004d64:	4618      	mov	r0, r3
 8004d66:	3720      	adds	r7, #32
 8004d68:	46bd      	mov	sp, r7
 8004d6a:	bd80      	pop	{r7, pc}
 8004d6c:	20000000 	.word	0x20000000
 8004d70:	053e2d63 	.word	0x053e2d63
 8004d74:	50040000 	.word	0x50040000
 8004d78:	50040300 	.word	0x50040300
 8004d7c:	fff0c007 	.word	0xfff0c007

08004d80 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8004d80:	b580      	push	{r7, lr}
 8004d82:	b086      	sub	sp, #24
 8004d84:	af00      	add	r7, sp, #0
 8004d86:	60f8      	str	r0, [r7, #12]
 8004d88:	60b9      	str	r1, [r7, #8]
 8004d8a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	4618      	mov	r0, r3
 8004d92:	f7ff fe8d 	bl	8004ab0 <LL_ADC_REG_IsConversionOngoing>
 8004d96:	4603      	mov	r3, r0
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d167      	bne.n	8004e6c <HAL_ADC_Start_DMA+0xec>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004da2:	2b01      	cmp	r3, #1
 8004da4:	d101      	bne.n	8004daa <HAL_ADC_Start_DMA+0x2a>
 8004da6:	2302      	movs	r3, #2
 8004da8:	e063      	b.n	8004e72 <HAL_ADC_Start_DMA+0xf2>
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	2201      	movs	r2, #1
 8004dae:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8004db2:	68f8      	ldr	r0, [r7, #12]
 8004db4:	f000 fc54 	bl	8005660 <ADC_Enable>
 8004db8:	4603      	mov	r3, r0
 8004dba:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8004dbc:	7dfb      	ldrb	r3, [r7, #23]
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d14f      	bne.n	8004e62 <HAL_ADC_Start_DMA+0xe2>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004dc6:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8004dca:	f023 0301 	bic.w	r3, r3, #1
 8004dce:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	655a      	str	r2, [r3, #84]	; 0x54
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004dda:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d006      	beq.n	8004df0 <HAL_ADC_Start_DMA+0x70>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004de6:	f023 0206 	bic.w	r2, r3, #6
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	659a      	str	r2, [r3, #88]	; 0x58
 8004dee:	e002      	b.n	8004df6 <HAL_ADC_Start_DMA+0x76>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	2200      	movs	r2, #0
 8004df4:	659a      	str	r2, [r3, #88]	; 0x58
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004dfa:	4a20      	ldr	r2, [pc, #128]	; (8004e7c <HAL_ADC_Start_DMA+0xfc>)
 8004dfc:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004e02:	4a1f      	ldr	r2, [pc, #124]	; (8004e80 <HAL_ADC_Start_DMA+0x100>)
 8004e04:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004e0a:	4a1e      	ldr	r2, [pc, #120]	; (8004e84 <HAL_ADC_Start_DMA+0x104>)
 8004e0c:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	221c      	movs	r2, #28
 8004e14:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	2200      	movs	r2, #0
 8004e1a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	685a      	ldr	r2, [r3, #4]
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	f042 0210 	orr.w	r2, r2, #16
 8004e2c:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	68da      	ldr	r2, [r3, #12]
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	f042 0201 	orr.w	r2, r2, #1
 8004e3c:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	3340      	adds	r3, #64	; 0x40
 8004e48:	4619      	mov	r1, r3
 8004e4a:	68ba      	ldr	r2, [r7, #8]
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	f000 ff1e 	bl	8005c8e <HAL_DMA_Start_IT>
 8004e52:	4603      	mov	r3, r0
 8004e54:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	4618      	mov	r0, r3
 8004e5c:	f7ff fe14 	bl	8004a88 <LL_ADC_REG_StartConversion>
 8004e60:	e006      	b.n	8004e70 <HAL_ADC_Start_DMA+0xf0>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	2200      	movs	r2, #0
 8004e66:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8004e6a:	e001      	b.n	8004e70 <HAL_ADC_Start_DMA+0xf0>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8004e6c:	2302      	movs	r3, #2
 8004e6e:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8004e70:	7dfb      	ldrb	r3, [r7, #23]
}
 8004e72:	4618      	mov	r0, r3
 8004e74:	3718      	adds	r7, #24
 8004e76:	46bd      	mov	sp, r7
 8004e78:	bd80      	pop	{r7, pc}
 8004e7a:	bf00      	nop
 8004e7c:	0800582b 	.word	0x0800582b
 8004e80:	08005903 	.word	0x08005903
 8004e84:	0800591f 	.word	0x0800591f

08004e88 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8004e88:	b480      	push	{r7}
 8004e8a:	b083      	sub	sp, #12
 8004e8c:	af00      	add	r7, sp, #0
 8004e8e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8004e90:	bf00      	nop
 8004e92:	370c      	adds	r7, #12
 8004e94:	46bd      	mov	sp, r7
 8004e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e9a:	4770      	bx	lr

08004e9c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8004e9c:	b580      	push	{r7, lr}
 8004e9e:	b0b6      	sub	sp, #216	; 0xd8
 8004ea0:	af00      	add	r7, sp, #0
 8004ea2:	6078      	str	r0, [r7, #4]
 8004ea4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004ea6:	2300      	movs	r3, #0
 8004ea8:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8004eac:	2300      	movs	r3, #0
 8004eae:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004eb6:	2b01      	cmp	r3, #1
 8004eb8:	d101      	bne.n	8004ebe <HAL_ADC_ConfigChannel+0x22>
 8004eba:	2302      	movs	r3, #2
 8004ebc:	e3bb      	b.n	8005636 <HAL_ADC_ConfigChannel+0x79a>
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	2201      	movs	r2, #1
 8004ec2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	4618      	mov	r0, r3
 8004ecc:	f7ff fdf0 	bl	8004ab0 <LL_ADC_REG_IsConversionOngoing>
 8004ed0:	4603      	mov	r3, r0
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	f040 83a0 	bne.w	8005618 <HAL_ADC_ConfigChannel+0x77c>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8004ed8:	683b      	ldr	r3, [r7, #0]
 8004eda:	685b      	ldr	r3, [r3, #4]
 8004edc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8004ee0:	683b      	ldr	r3, [r7, #0]
 8004ee2:	685b      	ldr	r3, [r3, #4]
 8004ee4:	2b05      	cmp	r3, #5
 8004ee6:	d824      	bhi.n	8004f32 <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8004ee8:	683b      	ldr	r3, [r7, #0]
 8004eea:	685b      	ldr	r3, [r3, #4]
 8004eec:	3b02      	subs	r3, #2
 8004eee:	2b03      	cmp	r3, #3
 8004ef0:	d81b      	bhi.n	8004f2a <HAL_ADC_ConfigChannel+0x8e>
 8004ef2:	a201      	add	r2, pc, #4	; (adr r2, 8004ef8 <HAL_ADC_ConfigChannel+0x5c>)
 8004ef4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ef8:	08004f09 	.word	0x08004f09
 8004efc:	08004f11 	.word	0x08004f11
 8004f00:	08004f19 	.word	0x08004f19
 8004f04:	08004f21 	.word	0x08004f21
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8004f08:	230c      	movs	r3, #12
 8004f0a:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8004f0e:	e010      	b.n	8004f32 <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8004f10:	2312      	movs	r3, #18
 8004f12:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8004f16:	e00c      	b.n	8004f32 <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8004f18:	2318      	movs	r3, #24
 8004f1a:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8004f1e:	e008      	b.n	8004f32 <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8004f20:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004f24:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8004f28:	e003      	b.n	8004f32 <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 8004f2a:	2306      	movs	r3, #6
 8004f2c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8004f30:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	6818      	ldr	r0, [r3, #0]
 8004f36:	683b      	ldr	r3, [r7, #0]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	461a      	mov	r2, r3
 8004f3c:	f8d7 10d0 	ldr.w	r1, [r7, #208]	; 0xd0
 8004f40:	f7ff fc8a 	bl	8004858 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	4618      	mov	r0, r3
 8004f4a:	f7ff fdb1 	bl	8004ab0 <LL_ADC_REG_IsConversionOngoing>
 8004f4e:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	4618      	mov	r0, r3
 8004f58:	f7ff fdbd 	bl	8004ad6 <LL_ADC_INJ_IsConversionOngoing>
 8004f5c:	f8c7 00c8 	str.w	r0, [r7, #200]	; 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004f60:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	f040 81a4 	bne.w	80052b2 <HAL_ADC_ConfigChannel+0x416>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004f6a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	f040 819f 	bne.w	80052b2 <HAL_ADC_ConfigChannel+0x416>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	6818      	ldr	r0, [r3, #0]
 8004f78:	683b      	ldr	r3, [r7, #0]
 8004f7a:	6819      	ldr	r1, [r3, #0]
 8004f7c:	683b      	ldr	r3, [r7, #0]
 8004f7e:	689b      	ldr	r3, [r3, #8]
 8004f80:	461a      	mov	r2, r3
 8004f82:	f7ff fc95 	bl	80048b0 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8004f86:	683b      	ldr	r3, [r7, #0]
 8004f88:	695a      	ldr	r2, [r3, #20]
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	68db      	ldr	r3, [r3, #12]
 8004f90:	08db      	lsrs	r3, r3, #3
 8004f92:	f003 0303 	and.w	r3, r3, #3
 8004f96:	005b      	lsls	r3, r3, #1
 8004f98:	fa02 f303 	lsl.w	r3, r2, r3
 8004f9c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8004fa0:	683b      	ldr	r3, [r7, #0]
 8004fa2:	691b      	ldr	r3, [r3, #16]
 8004fa4:	2b04      	cmp	r3, #4
 8004fa6:	d00a      	beq.n	8004fbe <HAL_ADC_ConfigChannel+0x122>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	6818      	ldr	r0, [r3, #0]
 8004fac:	683b      	ldr	r3, [r7, #0]
 8004fae:	6919      	ldr	r1, [r3, #16]
 8004fb0:	683b      	ldr	r3, [r7, #0]
 8004fb2:	681a      	ldr	r2, [r3, #0]
 8004fb4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004fb8:	f7ff fbe6 	bl	8004788 <LL_ADC_SetOffset>
 8004fbc:	e179      	b.n	80052b2 <HAL_ADC_ConfigChannel+0x416>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	2100      	movs	r1, #0
 8004fc4:	4618      	mov	r0, r3
 8004fc6:	f7ff fc03 	bl	80047d0 <LL_ADC_GetOffsetChannel>
 8004fca:	4603      	mov	r3, r0
 8004fcc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d10a      	bne.n	8004fea <HAL_ADC_ConfigChannel+0x14e>
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	2100      	movs	r1, #0
 8004fda:	4618      	mov	r0, r3
 8004fdc:	f7ff fbf8 	bl	80047d0 <LL_ADC_GetOffsetChannel>
 8004fe0:	4603      	mov	r3, r0
 8004fe2:	0e9b      	lsrs	r3, r3, #26
 8004fe4:	f003 021f 	and.w	r2, r3, #31
 8004fe8:	e01e      	b.n	8005028 <HAL_ADC_ConfigChannel+0x18c>
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	2100      	movs	r1, #0
 8004ff0:	4618      	mov	r0, r3
 8004ff2:	f7ff fbed 	bl	80047d0 <LL_ADC_GetOffsetChannel>
 8004ff6:	4603      	mov	r3, r0
 8004ff8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ffc:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8005000:	fa93 f3a3 	rbit	r3, r3
 8005004:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8005008:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800500c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8005010:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8005014:	2b00      	cmp	r3, #0
 8005016:	d101      	bne.n	800501c <HAL_ADC_ConfigChannel+0x180>
  {
    return 32U;
 8005018:	2320      	movs	r3, #32
 800501a:	e004      	b.n	8005026 <HAL_ADC_ConfigChannel+0x18a>
  }
  return __builtin_clz(value);
 800501c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8005020:	fab3 f383 	clz	r3, r3
 8005024:	b2db      	uxtb	r3, r3
 8005026:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8005028:	683b      	ldr	r3, [r7, #0]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005030:	2b00      	cmp	r3, #0
 8005032:	d105      	bne.n	8005040 <HAL_ADC_ConfigChannel+0x1a4>
 8005034:	683b      	ldr	r3, [r7, #0]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	0e9b      	lsrs	r3, r3, #26
 800503a:	f003 031f 	and.w	r3, r3, #31
 800503e:	e018      	b.n	8005072 <HAL_ADC_ConfigChannel+0x1d6>
 8005040:	683b      	ldr	r3, [r7, #0]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005048:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800504c:	fa93 f3a3 	rbit	r3, r3
 8005050:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  return result;
 8005054:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8005058:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  if (value == 0U)
 800505c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8005060:	2b00      	cmp	r3, #0
 8005062:	d101      	bne.n	8005068 <HAL_ADC_ConfigChannel+0x1cc>
    return 32U;
 8005064:	2320      	movs	r3, #32
 8005066:	e004      	b.n	8005072 <HAL_ADC_ConfigChannel+0x1d6>
  return __builtin_clz(value);
 8005068:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800506c:	fab3 f383 	clz	r3, r3
 8005070:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8005072:	429a      	cmp	r2, r3
 8005074:	d106      	bne.n	8005084 <HAL_ADC_ConfigChannel+0x1e8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	2200      	movs	r2, #0
 800507c:	2100      	movs	r1, #0
 800507e:	4618      	mov	r0, r3
 8005080:	f7ff fbbc 	bl	80047fc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	2101      	movs	r1, #1
 800508a:	4618      	mov	r0, r3
 800508c:	f7ff fba0 	bl	80047d0 <LL_ADC_GetOffsetChannel>
 8005090:	4603      	mov	r3, r0
 8005092:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005096:	2b00      	cmp	r3, #0
 8005098:	d10a      	bne.n	80050b0 <HAL_ADC_ConfigChannel+0x214>
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	2101      	movs	r1, #1
 80050a0:	4618      	mov	r0, r3
 80050a2:	f7ff fb95 	bl	80047d0 <LL_ADC_GetOffsetChannel>
 80050a6:	4603      	mov	r3, r0
 80050a8:	0e9b      	lsrs	r3, r3, #26
 80050aa:	f003 021f 	and.w	r2, r3, #31
 80050ae:	e01e      	b.n	80050ee <HAL_ADC_ConfigChannel+0x252>
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	2101      	movs	r1, #1
 80050b6:	4618      	mov	r0, r3
 80050b8:	f7ff fb8a 	bl	80047d0 <LL_ADC_GetOffsetChannel>
 80050bc:	4603      	mov	r3, r0
 80050be:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80050c2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80050c6:	fa93 f3a3 	rbit	r3, r3
 80050ca:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  return result;
 80050ce:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80050d2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  if (value == 0U)
 80050d6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d101      	bne.n	80050e2 <HAL_ADC_ConfigChannel+0x246>
    return 32U;
 80050de:	2320      	movs	r3, #32
 80050e0:	e004      	b.n	80050ec <HAL_ADC_ConfigChannel+0x250>
  return __builtin_clz(value);
 80050e2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80050e6:	fab3 f383 	clz	r3, r3
 80050ea:	b2db      	uxtb	r3, r3
 80050ec:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80050ee:	683b      	ldr	r3, [r7, #0]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d105      	bne.n	8005106 <HAL_ADC_ConfigChannel+0x26a>
 80050fa:	683b      	ldr	r3, [r7, #0]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	0e9b      	lsrs	r3, r3, #26
 8005100:	f003 031f 	and.w	r3, r3, #31
 8005104:	e018      	b.n	8005138 <HAL_ADC_ConfigChannel+0x29c>
 8005106:	683b      	ldr	r3, [r7, #0]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800510e:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8005112:	fa93 f3a3 	rbit	r3, r3
 8005116:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  return result;
 800511a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800511e:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  if (value == 0U)
 8005122:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005126:	2b00      	cmp	r3, #0
 8005128:	d101      	bne.n	800512e <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 800512a:	2320      	movs	r3, #32
 800512c:	e004      	b.n	8005138 <HAL_ADC_ConfigChannel+0x29c>
  return __builtin_clz(value);
 800512e:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005132:	fab3 f383 	clz	r3, r3
 8005136:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8005138:	429a      	cmp	r2, r3
 800513a:	d106      	bne.n	800514a <HAL_ADC_ConfigChannel+0x2ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	2200      	movs	r2, #0
 8005142:	2101      	movs	r1, #1
 8005144:	4618      	mov	r0, r3
 8005146:	f7ff fb59 	bl	80047fc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	2102      	movs	r1, #2
 8005150:	4618      	mov	r0, r3
 8005152:	f7ff fb3d 	bl	80047d0 <LL_ADC_GetOffsetChannel>
 8005156:	4603      	mov	r3, r0
 8005158:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800515c:	2b00      	cmp	r3, #0
 800515e:	d10a      	bne.n	8005176 <HAL_ADC_ConfigChannel+0x2da>
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	2102      	movs	r1, #2
 8005166:	4618      	mov	r0, r3
 8005168:	f7ff fb32 	bl	80047d0 <LL_ADC_GetOffsetChannel>
 800516c:	4603      	mov	r3, r0
 800516e:	0e9b      	lsrs	r3, r3, #26
 8005170:	f003 021f 	and.w	r2, r3, #31
 8005174:	e01e      	b.n	80051b4 <HAL_ADC_ConfigChannel+0x318>
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	2102      	movs	r1, #2
 800517c:	4618      	mov	r0, r3
 800517e:	f7ff fb27 	bl	80047d0 <LL_ADC_GetOffsetChannel>
 8005182:	4603      	mov	r3, r0
 8005184:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005188:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800518c:	fa93 f3a3 	rbit	r3, r3
 8005190:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  return result;
 8005194:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005198:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (value == 0U)
 800519c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d101      	bne.n	80051a8 <HAL_ADC_ConfigChannel+0x30c>
    return 32U;
 80051a4:	2320      	movs	r3, #32
 80051a6:	e004      	b.n	80051b2 <HAL_ADC_ConfigChannel+0x316>
  return __builtin_clz(value);
 80051a8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80051ac:	fab3 f383 	clz	r3, r3
 80051b0:	b2db      	uxtb	r3, r3
 80051b2:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80051b4:	683b      	ldr	r3, [r7, #0]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d105      	bne.n	80051cc <HAL_ADC_ConfigChannel+0x330>
 80051c0:	683b      	ldr	r3, [r7, #0]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	0e9b      	lsrs	r3, r3, #26
 80051c6:	f003 031f 	and.w	r3, r3, #31
 80051ca:	e014      	b.n	80051f6 <HAL_ADC_ConfigChannel+0x35a>
 80051cc:	683b      	ldr	r3, [r7, #0]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80051d2:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80051d4:	fa93 f3a3 	rbit	r3, r3
 80051d8:	67bb      	str	r3, [r7, #120]	; 0x78
  return result;
 80051da:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80051dc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  if (value == 0U)
 80051e0:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d101      	bne.n	80051ec <HAL_ADC_ConfigChannel+0x350>
    return 32U;
 80051e8:	2320      	movs	r3, #32
 80051ea:	e004      	b.n	80051f6 <HAL_ADC_ConfigChannel+0x35a>
  return __builtin_clz(value);
 80051ec:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80051f0:	fab3 f383 	clz	r3, r3
 80051f4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80051f6:	429a      	cmp	r2, r3
 80051f8:	d106      	bne.n	8005208 <HAL_ADC_ConfigChannel+0x36c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	2200      	movs	r2, #0
 8005200:	2102      	movs	r1, #2
 8005202:	4618      	mov	r0, r3
 8005204:	f7ff fafa 	bl	80047fc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	2103      	movs	r1, #3
 800520e:	4618      	mov	r0, r3
 8005210:	f7ff fade 	bl	80047d0 <LL_ADC_GetOffsetChannel>
 8005214:	4603      	mov	r3, r0
 8005216:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800521a:	2b00      	cmp	r3, #0
 800521c:	d10a      	bne.n	8005234 <HAL_ADC_ConfigChannel+0x398>
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	2103      	movs	r1, #3
 8005224:	4618      	mov	r0, r3
 8005226:	f7ff fad3 	bl	80047d0 <LL_ADC_GetOffsetChannel>
 800522a:	4603      	mov	r3, r0
 800522c:	0e9b      	lsrs	r3, r3, #26
 800522e:	f003 021f 	and.w	r2, r3, #31
 8005232:	e017      	b.n	8005264 <HAL_ADC_ConfigChannel+0x3c8>
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	2103      	movs	r1, #3
 800523a:	4618      	mov	r0, r3
 800523c:	f7ff fac8 	bl	80047d0 <LL_ADC_GetOffsetChannel>
 8005240:	4603      	mov	r3, r0
 8005242:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005244:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005246:	fa93 f3a3 	rbit	r3, r3
 800524a:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 800524c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800524e:	677b      	str	r3, [r7, #116]	; 0x74
  if (value == 0U)
 8005250:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005252:	2b00      	cmp	r3, #0
 8005254:	d101      	bne.n	800525a <HAL_ADC_ConfigChannel+0x3be>
    return 32U;
 8005256:	2320      	movs	r3, #32
 8005258:	e003      	b.n	8005262 <HAL_ADC_ConfigChannel+0x3c6>
  return __builtin_clz(value);
 800525a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800525c:	fab3 f383 	clz	r3, r3
 8005260:	b2db      	uxtb	r3, r3
 8005262:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8005264:	683b      	ldr	r3, [r7, #0]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800526c:	2b00      	cmp	r3, #0
 800526e:	d105      	bne.n	800527c <HAL_ADC_ConfigChannel+0x3e0>
 8005270:	683b      	ldr	r3, [r7, #0]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	0e9b      	lsrs	r3, r3, #26
 8005276:	f003 031f 	and.w	r3, r3, #31
 800527a:	e011      	b.n	80052a0 <HAL_ADC_ConfigChannel+0x404>
 800527c:	683b      	ldr	r3, [r7, #0]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005282:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005284:	fa93 f3a3 	rbit	r3, r3
 8005288:	663b      	str	r3, [r7, #96]	; 0x60
  return result;
 800528a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800528c:	66bb      	str	r3, [r7, #104]	; 0x68
  if (value == 0U)
 800528e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005290:	2b00      	cmp	r3, #0
 8005292:	d101      	bne.n	8005298 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 8005294:	2320      	movs	r3, #32
 8005296:	e003      	b.n	80052a0 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 8005298:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800529a:	fab3 f383 	clz	r3, r3
 800529e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80052a0:	429a      	cmp	r2, r3
 80052a2:	d106      	bne.n	80052b2 <HAL_ADC_ConfigChannel+0x416>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	2200      	movs	r2, #0
 80052aa:	2103      	movs	r1, #3
 80052ac:	4618      	mov	r0, r3
 80052ae:	f7ff faa5 	bl	80047fc <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	4618      	mov	r0, r3
 80052b8:	f7ff fbc0 	bl	8004a3c <LL_ADC_IsEnabled>
 80052bc:	4603      	mov	r3, r0
 80052be:	2b00      	cmp	r3, #0
 80052c0:	f040 8140 	bne.w	8005544 <HAL_ADC_ConfigChannel+0x6a8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	6818      	ldr	r0, [r3, #0]
 80052c8:	683b      	ldr	r3, [r7, #0]
 80052ca:	6819      	ldr	r1, [r3, #0]
 80052cc:	683b      	ldr	r3, [r7, #0]
 80052ce:	68db      	ldr	r3, [r3, #12]
 80052d0:	461a      	mov	r2, r3
 80052d2:	f7ff fb19 	bl	8004908 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80052d6:	683b      	ldr	r3, [r7, #0]
 80052d8:	68db      	ldr	r3, [r3, #12]
 80052da:	4a8f      	ldr	r2, [pc, #572]	; (8005518 <HAL_ADC_ConfigChannel+0x67c>)
 80052dc:	4293      	cmp	r3, r2
 80052de:	f040 8131 	bne.w	8005544 <HAL_ADC_ConfigChannel+0x6a8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80052e6:	683b      	ldr	r3, [r7, #0]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d10b      	bne.n	800530a <HAL_ADC_ConfigChannel+0x46e>
 80052f2:	683b      	ldr	r3, [r7, #0]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	0e9b      	lsrs	r3, r3, #26
 80052f8:	3301      	adds	r3, #1
 80052fa:	f003 031f 	and.w	r3, r3, #31
 80052fe:	2b09      	cmp	r3, #9
 8005300:	bf94      	ite	ls
 8005302:	2301      	movls	r3, #1
 8005304:	2300      	movhi	r3, #0
 8005306:	b2db      	uxtb	r3, r3
 8005308:	e019      	b.n	800533e <HAL_ADC_ConfigChannel+0x4a2>
 800530a:	683b      	ldr	r3, [r7, #0]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005310:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005312:	fa93 f3a3 	rbit	r3, r3
 8005316:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 8005318:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800531a:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (value == 0U)
 800531c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800531e:	2b00      	cmp	r3, #0
 8005320:	d101      	bne.n	8005326 <HAL_ADC_ConfigChannel+0x48a>
    return 32U;
 8005322:	2320      	movs	r3, #32
 8005324:	e003      	b.n	800532e <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 8005326:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005328:	fab3 f383 	clz	r3, r3
 800532c:	b2db      	uxtb	r3, r3
 800532e:	3301      	adds	r3, #1
 8005330:	f003 031f 	and.w	r3, r3, #31
 8005334:	2b09      	cmp	r3, #9
 8005336:	bf94      	ite	ls
 8005338:	2301      	movls	r3, #1
 800533a:	2300      	movhi	r3, #0
 800533c:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800533e:	2b00      	cmp	r3, #0
 8005340:	d079      	beq.n	8005436 <HAL_ADC_ConfigChannel+0x59a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8005342:	683b      	ldr	r3, [r7, #0]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800534a:	2b00      	cmp	r3, #0
 800534c:	d107      	bne.n	800535e <HAL_ADC_ConfigChannel+0x4c2>
 800534e:	683b      	ldr	r3, [r7, #0]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	0e9b      	lsrs	r3, r3, #26
 8005354:	3301      	adds	r3, #1
 8005356:	069b      	lsls	r3, r3, #26
 8005358:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800535c:	e015      	b.n	800538a <HAL_ADC_ConfigChannel+0x4ee>
 800535e:	683b      	ldr	r3, [r7, #0]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005364:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005366:	fa93 f3a3 	rbit	r3, r3
 800536a:	64bb      	str	r3, [r7, #72]	; 0x48
  return result;
 800536c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800536e:	653b      	str	r3, [r7, #80]	; 0x50
  if (value == 0U)
 8005370:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005372:	2b00      	cmp	r3, #0
 8005374:	d101      	bne.n	800537a <HAL_ADC_ConfigChannel+0x4de>
    return 32U;
 8005376:	2320      	movs	r3, #32
 8005378:	e003      	b.n	8005382 <HAL_ADC_ConfigChannel+0x4e6>
  return __builtin_clz(value);
 800537a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800537c:	fab3 f383 	clz	r3, r3
 8005380:	b2db      	uxtb	r3, r3
 8005382:	3301      	adds	r3, #1
 8005384:	069b      	lsls	r3, r3, #26
 8005386:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800538a:	683b      	ldr	r3, [r7, #0]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005392:	2b00      	cmp	r3, #0
 8005394:	d109      	bne.n	80053aa <HAL_ADC_ConfigChannel+0x50e>
 8005396:	683b      	ldr	r3, [r7, #0]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	0e9b      	lsrs	r3, r3, #26
 800539c:	3301      	adds	r3, #1
 800539e:	f003 031f 	and.w	r3, r3, #31
 80053a2:	2101      	movs	r1, #1
 80053a4:	fa01 f303 	lsl.w	r3, r1, r3
 80053a8:	e017      	b.n	80053da <HAL_ADC_ConfigChannel+0x53e>
 80053aa:	683b      	ldr	r3, [r7, #0]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80053b0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80053b2:	fa93 f3a3 	rbit	r3, r3
 80053b6:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 80053b8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80053ba:	647b      	str	r3, [r7, #68]	; 0x44
  if (value == 0U)
 80053bc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d101      	bne.n	80053c6 <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 80053c2:	2320      	movs	r3, #32
 80053c4:	e003      	b.n	80053ce <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 80053c6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80053c8:	fab3 f383 	clz	r3, r3
 80053cc:	b2db      	uxtb	r3, r3
 80053ce:	3301      	adds	r3, #1
 80053d0:	f003 031f 	and.w	r3, r3, #31
 80053d4:	2101      	movs	r1, #1
 80053d6:	fa01 f303 	lsl.w	r3, r1, r3
 80053da:	ea42 0103 	orr.w	r1, r2, r3
 80053de:	683b      	ldr	r3, [r7, #0]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d10a      	bne.n	8005400 <HAL_ADC_ConfigChannel+0x564>
 80053ea:	683b      	ldr	r3, [r7, #0]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	0e9b      	lsrs	r3, r3, #26
 80053f0:	3301      	adds	r3, #1
 80053f2:	f003 021f 	and.w	r2, r3, #31
 80053f6:	4613      	mov	r3, r2
 80053f8:	005b      	lsls	r3, r3, #1
 80053fa:	4413      	add	r3, r2
 80053fc:	051b      	lsls	r3, r3, #20
 80053fe:	e018      	b.n	8005432 <HAL_ADC_ConfigChannel+0x596>
 8005400:	683b      	ldr	r3, [r7, #0]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005406:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005408:	fa93 f3a3 	rbit	r3, r3
 800540c:	633b      	str	r3, [r7, #48]	; 0x30
  return result;
 800540e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005410:	63bb      	str	r3, [r7, #56]	; 0x38
  if (value == 0U)
 8005412:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005414:	2b00      	cmp	r3, #0
 8005416:	d101      	bne.n	800541c <HAL_ADC_ConfigChannel+0x580>
    return 32U;
 8005418:	2320      	movs	r3, #32
 800541a:	e003      	b.n	8005424 <HAL_ADC_ConfigChannel+0x588>
  return __builtin_clz(value);
 800541c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800541e:	fab3 f383 	clz	r3, r3
 8005422:	b2db      	uxtb	r3, r3
 8005424:	3301      	adds	r3, #1
 8005426:	f003 021f 	and.w	r2, r3, #31
 800542a:	4613      	mov	r3, r2
 800542c:	005b      	lsls	r3, r3, #1
 800542e:	4413      	add	r3, r2
 8005430:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005432:	430b      	orrs	r3, r1
 8005434:	e081      	b.n	800553a <HAL_ADC_ConfigChannel+0x69e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8005436:	683b      	ldr	r3, [r7, #0]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800543e:	2b00      	cmp	r3, #0
 8005440:	d107      	bne.n	8005452 <HAL_ADC_ConfigChannel+0x5b6>
 8005442:	683b      	ldr	r3, [r7, #0]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	0e9b      	lsrs	r3, r3, #26
 8005448:	3301      	adds	r3, #1
 800544a:	069b      	lsls	r3, r3, #26
 800544c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8005450:	e015      	b.n	800547e <HAL_ADC_ConfigChannel+0x5e2>
 8005452:	683b      	ldr	r3, [r7, #0]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005458:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800545a:	fa93 f3a3 	rbit	r3, r3
 800545e:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 8005460:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005462:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (value == 0U)
 8005464:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005466:	2b00      	cmp	r3, #0
 8005468:	d101      	bne.n	800546e <HAL_ADC_ConfigChannel+0x5d2>
    return 32U;
 800546a:	2320      	movs	r3, #32
 800546c:	e003      	b.n	8005476 <HAL_ADC_ConfigChannel+0x5da>
  return __builtin_clz(value);
 800546e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005470:	fab3 f383 	clz	r3, r3
 8005474:	b2db      	uxtb	r3, r3
 8005476:	3301      	adds	r3, #1
 8005478:	069b      	lsls	r3, r3, #26
 800547a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800547e:	683b      	ldr	r3, [r7, #0]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005486:	2b00      	cmp	r3, #0
 8005488:	d109      	bne.n	800549e <HAL_ADC_ConfigChannel+0x602>
 800548a:	683b      	ldr	r3, [r7, #0]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	0e9b      	lsrs	r3, r3, #26
 8005490:	3301      	adds	r3, #1
 8005492:	f003 031f 	and.w	r3, r3, #31
 8005496:	2101      	movs	r1, #1
 8005498:	fa01 f303 	lsl.w	r3, r1, r3
 800549c:	e017      	b.n	80054ce <HAL_ADC_ConfigChannel+0x632>
 800549e:	683b      	ldr	r3, [r7, #0]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80054a4:	69fb      	ldr	r3, [r7, #28]
 80054a6:	fa93 f3a3 	rbit	r3, r3
 80054aa:	61bb      	str	r3, [r7, #24]
  return result;
 80054ac:	69bb      	ldr	r3, [r7, #24]
 80054ae:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 80054b0:	6a3b      	ldr	r3, [r7, #32]
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d101      	bne.n	80054ba <HAL_ADC_ConfigChannel+0x61e>
    return 32U;
 80054b6:	2320      	movs	r3, #32
 80054b8:	e003      	b.n	80054c2 <HAL_ADC_ConfigChannel+0x626>
  return __builtin_clz(value);
 80054ba:	6a3b      	ldr	r3, [r7, #32]
 80054bc:	fab3 f383 	clz	r3, r3
 80054c0:	b2db      	uxtb	r3, r3
 80054c2:	3301      	adds	r3, #1
 80054c4:	f003 031f 	and.w	r3, r3, #31
 80054c8:	2101      	movs	r1, #1
 80054ca:	fa01 f303 	lsl.w	r3, r1, r3
 80054ce:	ea42 0103 	orr.w	r1, r2, r3
 80054d2:	683b      	ldr	r3, [r7, #0]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d10d      	bne.n	80054fa <HAL_ADC_ConfigChannel+0x65e>
 80054de:	683b      	ldr	r3, [r7, #0]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	0e9b      	lsrs	r3, r3, #26
 80054e4:	3301      	adds	r3, #1
 80054e6:	f003 021f 	and.w	r2, r3, #31
 80054ea:	4613      	mov	r3, r2
 80054ec:	005b      	lsls	r3, r3, #1
 80054ee:	4413      	add	r3, r2
 80054f0:	3b1e      	subs	r3, #30
 80054f2:	051b      	lsls	r3, r3, #20
 80054f4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80054f8:	e01e      	b.n	8005538 <HAL_ADC_ConfigChannel+0x69c>
 80054fa:	683b      	ldr	r3, [r7, #0]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005500:	693b      	ldr	r3, [r7, #16]
 8005502:	fa93 f3a3 	rbit	r3, r3
 8005506:	60fb      	str	r3, [r7, #12]
  return result;
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 800550c:	697b      	ldr	r3, [r7, #20]
 800550e:	2b00      	cmp	r3, #0
 8005510:	d104      	bne.n	800551c <HAL_ADC_ConfigChannel+0x680>
    return 32U;
 8005512:	2320      	movs	r3, #32
 8005514:	e006      	b.n	8005524 <HAL_ADC_ConfigChannel+0x688>
 8005516:	bf00      	nop
 8005518:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 800551c:	697b      	ldr	r3, [r7, #20]
 800551e:	fab3 f383 	clz	r3, r3
 8005522:	b2db      	uxtb	r3, r3
 8005524:	3301      	adds	r3, #1
 8005526:	f003 021f 	and.w	r2, r3, #31
 800552a:	4613      	mov	r3, r2
 800552c:	005b      	lsls	r3, r3, #1
 800552e:	4413      	add	r3, r2
 8005530:	3b1e      	subs	r3, #30
 8005532:	051b      	lsls	r3, r3, #20
 8005534:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005538:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 800553a:	683a      	ldr	r2, [r7, #0]
 800553c:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800553e:	4619      	mov	r1, r3
 8005540:	f7ff f9b6 	bl	80048b0 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8005544:	683b      	ldr	r3, [r7, #0]
 8005546:	681a      	ldr	r2, [r3, #0]
 8005548:	4b3d      	ldr	r3, [pc, #244]	; (8005640 <HAL_ADC_ConfigChannel+0x7a4>)
 800554a:	4013      	ands	r3, r2
 800554c:	2b00      	cmp	r3, #0
 800554e:	d06c      	beq.n	800562a <HAL_ADC_ConfigChannel+0x78e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005550:	483c      	ldr	r0, [pc, #240]	; (8005644 <HAL_ADC_ConfigChannel+0x7a8>)
 8005552:	f7ff f90b 	bl	800476c <LL_ADC_GetCommonPathInternalCh>
 8005556:	f8c7 00c0 	str.w	r0, [r7, #192]	; 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800555a:	683b      	ldr	r3, [r7, #0]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	4a3a      	ldr	r2, [pc, #232]	; (8005648 <HAL_ADC_ConfigChannel+0x7ac>)
 8005560:	4293      	cmp	r3, r2
 8005562:	d127      	bne.n	80055b4 <HAL_ADC_ConfigChannel+0x718>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8005564:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8005568:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800556c:	2b00      	cmp	r3, #0
 800556e:	d121      	bne.n	80055b4 <HAL_ADC_ConfigChannel+0x718>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	4a35      	ldr	r2, [pc, #212]	; (800564c <HAL_ADC_ConfigChannel+0x7b0>)
 8005576:	4293      	cmp	r3, r2
 8005578:	d157      	bne.n	800562a <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800557a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800557e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8005582:	4619      	mov	r1, r3
 8005584:	482f      	ldr	r0, [pc, #188]	; (8005644 <HAL_ADC_ConfigChannel+0x7a8>)
 8005586:	f7ff f8de 	bl	8004746 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800558a:	4b31      	ldr	r3, [pc, #196]	; (8005650 <HAL_ADC_ConfigChannel+0x7b4>)
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	099b      	lsrs	r3, r3, #6
 8005590:	4a30      	ldr	r2, [pc, #192]	; (8005654 <HAL_ADC_ConfigChannel+0x7b8>)
 8005592:	fba2 2303 	umull	r2, r3, r2, r3
 8005596:	099b      	lsrs	r3, r3, #6
 8005598:	1c5a      	adds	r2, r3, #1
 800559a:	4613      	mov	r3, r2
 800559c:	005b      	lsls	r3, r3, #1
 800559e:	4413      	add	r3, r2
 80055a0:	009b      	lsls	r3, r3, #2
 80055a2:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80055a4:	e002      	b.n	80055ac <HAL_ADC_ConfigChannel+0x710>
          {
            wait_loop_index--;
 80055a6:	68bb      	ldr	r3, [r7, #8]
 80055a8:	3b01      	subs	r3, #1
 80055aa:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80055ac:	68bb      	ldr	r3, [r7, #8]
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d1f9      	bne.n	80055a6 <HAL_ADC_ConfigChannel+0x70a>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80055b2:	e03a      	b.n	800562a <HAL_ADC_ConfigChannel+0x78e>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80055b4:	683b      	ldr	r3, [r7, #0]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	4a27      	ldr	r2, [pc, #156]	; (8005658 <HAL_ADC_ConfigChannel+0x7bc>)
 80055ba:	4293      	cmp	r3, r2
 80055bc:	d113      	bne.n	80055e6 <HAL_ADC_ConfigChannel+0x74a>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80055be:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80055c2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d10d      	bne.n	80055e6 <HAL_ADC_ConfigChannel+0x74a>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	4a1f      	ldr	r2, [pc, #124]	; (800564c <HAL_ADC_ConfigChannel+0x7b0>)
 80055d0:	4293      	cmp	r3, r2
 80055d2:	d12a      	bne.n	800562a <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80055d4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80055d8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80055dc:	4619      	mov	r1, r3
 80055de:	4819      	ldr	r0, [pc, #100]	; (8005644 <HAL_ADC_ConfigChannel+0x7a8>)
 80055e0:	f7ff f8b1 	bl	8004746 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80055e4:	e021      	b.n	800562a <HAL_ADC_ConfigChannel+0x78e>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 80055e6:	683b      	ldr	r3, [r7, #0]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	4a1c      	ldr	r2, [pc, #112]	; (800565c <HAL_ADC_ConfigChannel+0x7c0>)
 80055ec:	4293      	cmp	r3, r2
 80055ee:	d11c      	bne.n	800562a <HAL_ADC_ConfigChannel+0x78e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80055f0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80055f4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d116      	bne.n	800562a <HAL_ADC_ConfigChannel+0x78e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	4a12      	ldr	r2, [pc, #72]	; (800564c <HAL_ADC_ConfigChannel+0x7b0>)
 8005602:	4293      	cmp	r3, r2
 8005604:	d111      	bne.n	800562a <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005606:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800560a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800560e:	4619      	mov	r1, r3
 8005610:	480c      	ldr	r0, [pc, #48]	; (8005644 <HAL_ADC_ConfigChannel+0x7a8>)
 8005612:	f7ff f898 	bl	8004746 <LL_ADC_SetCommonPathInternalCh>
 8005616:	e008      	b.n	800562a <HAL_ADC_ConfigChannel+0x78e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800561c:	f043 0220 	orr.w	r2, r3, #32
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8005624:	2301      	movs	r3, #1
 8005626:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	2200      	movs	r2, #0
 800562e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8005632:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8005636:	4618      	mov	r0, r3
 8005638:	37d8      	adds	r7, #216	; 0xd8
 800563a:	46bd      	mov	sp, r7
 800563c:	bd80      	pop	{r7, pc}
 800563e:	bf00      	nop
 8005640:	80080000 	.word	0x80080000
 8005644:	50040300 	.word	0x50040300
 8005648:	c7520000 	.word	0xc7520000
 800564c:	50040000 	.word	0x50040000
 8005650:	20000000 	.word	0x20000000
 8005654:	053e2d63 	.word	0x053e2d63
 8005658:	cb840000 	.word	0xcb840000
 800565c:	80000001 	.word	0x80000001

08005660 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8005660:	b580      	push	{r7, lr}
 8005662:	b084      	sub	sp, #16
 8005664:	af00      	add	r7, sp, #0
 8005666:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8005668:	2300      	movs	r3, #0
 800566a:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	4618      	mov	r0, r3
 8005672:	f7ff f9e3 	bl	8004a3c <LL_ADC_IsEnabled>
 8005676:	4603      	mov	r3, r0
 8005678:	2b00      	cmp	r3, #0
 800567a:	d169      	bne.n	8005750 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	689a      	ldr	r2, [r3, #8]
 8005682:	4b36      	ldr	r3, [pc, #216]	; (800575c <ADC_Enable+0xfc>)
 8005684:	4013      	ands	r3, r2
 8005686:	2b00      	cmp	r3, #0
 8005688:	d00d      	beq.n	80056a6 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800568e:	f043 0210 	orr.w	r2, r3, #16
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800569a:	f043 0201 	orr.w	r2, r3, #1
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 80056a2:	2301      	movs	r3, #1
 80056a4:	e055      	b.n	8005752 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	4618      	mov	r0, r3
 80056ac:	f7ff f99e 	bl	80049ec <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80056b0:	482b      	ldr	r0, [pc, #172]	; (8005760 <ADC_Enable+0x100>)
 80056b2:	f7ff f85b 	bl	800476c <LL_ADC_GetCommonPathInternalCh>
 80056b6:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 80056b8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d013      	beq.n	80056e8 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80056c0:	4b28      	ldr	r3, [pc, #160]	; (8005764 <ADC_Enable+0x104>)
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	099b      	lsrs	r3, r3, #6
 80056c6:	4a28      	ldr	r2, [pc, #160]	; (8005768 <ADC_Enable+0x108>)
 80056c8:	fba2 2303 	umull	r2, r3, r2, r3
 80056cc:	099b      	lsrs	r3, r3, #6
 80056ce:	1c5a      	adds	r2, r3, #1
 80056d0:	4613      	mov	r3, r2
 80056d2:	005b      	lsls	r3, r3, #1
 80056d4:	4413      	add	r3, r2
 80056d6:	009b      	lsls	r3, r3, #2
 80056d8:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80056da:	e002      	b.n	80056e2 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 80056dc:	68bb      	ldr	r3, [r7, #8]
 80056de:	3b01      	subs	r3, #1
 80056e0:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80056e2:	68bb      	ldr	r3, [r7, #8]
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d1f9      	bne.n	80056dc <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80056e8:	f7ff f80e 	bl	8004708 <HAL_GetTick>
 80056ec:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80056ee:	e028      	b.n	8005742 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	4618      	mov	r0, r3
 80056f6:	f7ff f9a1 	bl	8004a3c <LL_ADC_IsEnabled>
 80056fa:	4603      	mov	r3, r0
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d104      	bne.n	800570a <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	4618      	mov	r0, r3
 8005706:	f7ff f971 	bl	80049ec <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800570a:	f7fe fffd 	bl	8004708 <HAL_GetTick>
 800570e:	4602      	mov	r2, r0
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	1ad3      	subs	r3, r2, r3
 8005714:	2b02      	cmp	r3, #2
 8005716:	d914      	bls.n	8005742 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	f003 0301 	and.w	r3, r3, #1
 8005722:	2b01      	cmp	r3, #1
 8005724:	d00d      	beq.n	8005742 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800572a:	f043 0210 	orr.w	r2, r3, #16
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005736:	f043 0201 	orr.w	r2, r3, #1
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 800573e:	2301      	movs	r3, #1
 8005740:	e007      	b.n	8005752 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	f003 0301 	and.w	r3, r3, #1
 800574c:	2b01      	cmp	r3, #1
 800574e:	d1cf      	bne.n	80056f0 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8005750:	2300      	movs	r3, #0
}
 8005752:	4618      	mov	r0, r3
 8005754:	3710      	adds	r7, #16
 8005756:	46bd      	mov	sp, r7
 8005758:	bd80      	pop	{r7, pc}
 800575a:	bf00      	nop
 800575c:	8000003f 	.word	0x8000003f
 8005760:	50040300 	.word	0x50040300
 8005764:	20000000 	.word	0x20000000
 8005768:	053e2d63 	.word	0x053e2d63

0800576c <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 800576c:	b580      	push	{r7, lr}
 800576e:	b084      	sub	sp, #16
 8005770:	af00      	add	r7, sp, #0
 8005772:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	4618      	mov	r0, r3
 800577a:	f7ff f972 	bl	8004a62 <LL_ADC_IsDisableOngoing>
 800577e:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	4618      	mov	r0, r3
 8005786:	f7ff f959 	bl	8004a3c <LL_ADC_IsEnabled>
 800578a:	4603      	mov	r3, r0
 800578c:	2b00      	cmp	r3, #0
 800578e:	d047      	beq.n	8005820 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	2b00      	cmp	r3, #0
 8005794:	d144      	bne.n	8005820 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	689b      	ldr	r3, [r3, #8]
 800579c:	f003 030d 	and.w	r3, r3, #13
 80057a0:	2b01      	cmp	r3, #1
 80057a2:	d10c      	bne.n	80057be <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	4618      	mov	r0, r3
 80057aa:	f7ff f933 	bl	8004a14 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	2203      	movs	r2, #3
 80057b4:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80057b6:	f7fe ffa7 	bl	8004708 <HAL_GetTick>
 80057ba:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80057bc:	e029      	b.n	8005812 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80057c2:	f043 0210 	orr.w	r2, r3, #16
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	655a      	str	r2, [r3, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80057ce:	f043 0201 	orr.w	r2, r3, #1
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	659a      	str	r2, [r3, #88]	; 0x58
      return HAL_ERROR;
 80057d6:	2301      	movs	r3, #1
 80057d8:	e023      	b.n	8005822 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80057da:	f7fe ff95 	bl	8004708 <HAL_GetTick>
 80057de:	4602      	mov	r2, r0
 80057e0:	68bb      	ldr	r3, [r7, #8]
 80057e2:	1ad3      	subs	r3, r2, r3
 80057e4:	2b02      	cmp	r3, #2
 80057e6:	d914      	bls.n	8005812 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	689b      	ldr	r3, [r3, #8]
 80057ee:	f003 0301 	and.w	r3, r3, #1
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d00d      	beq.n	8005812 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80057fa:	f043 0210 	orr.w	r2, r3, #16
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005806:	f043 0201 	orr.w	r2, r3, #1
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 800580e:	2301      	movs	r3, #1
 8005810:	e007      	b.n	8005822 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	689b      	ldr	r3, [r3, #8]
 8005818:	f003 0301 	and.w	r3, r3, #1
 800581c:	2b00      	cmp	r3, #0
 800581e:	d1dc      	bne.n	80057da <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8005820:	2300      	movs	r3, #0
}
 8005822:	4618      	mov	r0, r3
 8005824:	3710      	adds	r7, #16
 8005826:	46bd      	mov	sp, r7
 8005828:	bd80      	pop	{r7, pc}

0800582a <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800582a:	b580      	push	{r7, lr}
 800582c:	b084      	sub	sp, #16
 800582e:	af00      	add	r7, sp, #0
 8005830:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005836:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800583c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8005840:	2b00      	cmp	r3, #0
 8005842:	d14b      	bne.n	80058dc <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005848:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	655a      	str	r2, [r3, #84]	; 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	f003 0308 	and.w	r3, r3, #8
 800585a:	2b00      	cmp	r3, #0
 800585c:	d021      	beq.n	80058a2 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	4618      	mov	r0, r3
 8005864:	f7fe ffe5 	bl	8004832 <LL_ADC_REG_IsTriggerSourceSWStart>
 8005868:	4603      	mov	r3, r0
 800586a:	2b00      	cmp	r3, #0
 800586c:	d032      	beq.n	80058d4 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	68db      	ldr	r3, [r3, #12]
 8005874:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005878:	2b00      	cmp	r3, #0
 800587a:	d12b      	bne.n	80058d4 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005880:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	655a      	str	r2, [r3, #84]	; 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800588c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005890:	2b00      	cmp	r3, #0
 8005892:	d11f      	bne.n	80058d4 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005898:	f043 0201 	orr.w	r2, r3, #1
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	655a      	str	r2, [r3, #84]	; 0x54
 80058a0:	e018      	b.n	80058d4 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	68db      	ldr	r3, [r3, #12]
 80058a8:	f003 0302 	and.w	r3, r3, #2
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d111      	bne.n	80058d4 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80058b4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	655a      	str	r2, [r3, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80058c0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d105      	bne.n	80058d4 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80058cc:	f043 0201 	orr.w	r2, r3, #1
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	655a      	str	r2, [r3, #84]	; 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80058d4:	68f8      	ldr	r0, [r7, #12]
 80058d6:	f7fe fca5 	bl	8004224 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80058da:	e00e      	b.n	80058fa <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80058e0:	f003 0310 	and.w	r3, r3, #16
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d003      	beq.n	80058f0 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 80058e8:	68f8      	ldr	r0, [r7, #12]
 80058ea:	f7ff facd 	bl	8004e88 <HAL_ADC_ErrorCallback>
}
 80058ee:	e004      	b.n	80058fa <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80058f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80058f6:	6878      	ldr	r0, [r7, #4]
 80058f8:	4798      	blx	r3
}
 80058fa:	bf00      	nop
 80058fc:	3710      	adds	r7, #16
 80058fe:	46bd      	mov	sp, r7
 8005900:	bd80      	pop	{r7, pc}

08005902 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8005902:	b580      	push	{r7, lr}
 8005904:	b084      	sub	sp, #16
 8005906:	af00      	add	r7, sp, #0
 8005908:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800590e:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8005910:	68f8      	ldr	r0, [r7, #12]
 8005912:	f7fe fc77 	bl	8004204 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8005916:	bf00      	nop
 8005918:	3710      	adds	r7, #16
 800591a:	46bd      	mov	sp, r7
 800591c:	bd80      	pop	{r7, pc}

0800591e <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800591e:	b580      	push	{r7, lr}
 8005920:	b084      	sub	sp, #16
 8005922:	af00      	add	r7, sp, #0
 8005924:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800592a:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005930:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800593c:	f043 0204 	orr.w	r2, r3, #4
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	659a      	str	r2, [r3, #88]	; 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8005944:	68f8      	ldr	r0, [r7, #12]
 8005946:	f7ff fa9f 	bl	8004e88 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800594a:	bf00      	nop
 800594c:	3710      	adds	r7, #16
 800594e:	46bd      	mov	sp, r7
 8005950:	bd80      	pop	{r7, pc}

08005952 <LL_ADC_StartCalibration>:
{
 8005952:	b480      	push	{r7}
 8005954:	b083      	sub	sp, #12
 8005956:	af00      	add	r7, sp, #0
 8005958:	6078      	str	r0, [r7, #4]
 800595a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	689b      	ldr	r3, [r3, #8]
 8005960:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8005964:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8005968:	683a      	ldr	r2, [r7, #0]
 800596a:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 800596e:	4313      	orrs	r3, r2
 8005970:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	609a      	str	r2, [r3, #8]
}
 8005978:	bf00      	nop
 800597a:	370c      	adds	r7, #12
 800597c:	46bd      	mov	sp, r7
 800597e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005982:	4770      	bx	lr

08005984 <LL_ADC_IsCalibrationOnGoing>:
{
 8005984:	b480      	push	{r7}
 8005986:	b083      	sub	sp, #12
 8005988:	af00      	add	r7, sp, #0
 800598a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	689b      	ldr	r3, [r3, #8]
 8005990:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005994:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005998:	d101      	bne.n	800599e <LL_ADC_IsCalibrationOnGoing+0x1a>
 800599a:	2301      	movs	r3, #1
 800599c:	e000      	b.n	80059a0 <LL_ADC_IsCalibrationOnGoing+0x1c>
 800599e:	2300      	movs	r3, #0
}
 80059a0:	4618      	mov	r0, r3
 80059a2:	370c      	adds	r7, #12
 80059a4:	46bd      	mov	sp, r7
 80059a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059aa:	4770      	bx	lr

080059ac <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 80059ac:	b580      	push	{r7, lr}
 80059ae:	b084      	sub	sp, #16
 80059b0:	af00      	add	r7, sp, #0
 80059b2:	6078      	str	r0, [r7, #4]
 80059b4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 80059b6:	2300      	movs	r3, #0
 80059b8:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80059c0:	2b01      	cmp	r3, #1
 80059c2:	d101      	bne.n	80059c8 <HAL_ADCEx_Calibration_Start+0x1c>
 80059c4:	2302      	movs	r3, #2
 80059c6:	e04d      	b.n	8005a64 <HAL_ADCEx_Calibration_Start+0xb8>
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	2201      	movs	r2, #1
 80059cc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 80059d0:	6878      	ldr	r0, [r7, #4]
 80059d2:	f7ff fecb 	bl	800576c <ADC_Disable>
 80059d6:	4603      	mov	r3, r0
 80059d8:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80059da:	7bfb      	ldrb	r3, [r7, #15]
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d136      	bne.n	8005a4e <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80059e4:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80059e8:	f023 0302 	bic.w	r3, r3, #2
 80059ec:	f043 0202 	orr.w	r2, r3, #2
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	655a      	str	r2, [r3, #84]	; 0x54
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	6839      	ldr	r1, [r7, #0]
 80059fa:	4618      	mov	r0, r3
 80059fc:	f7ff ffa9 	bl	8005952 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8005a00:	e014      	b.n	8005a2c <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8005a02:	68bb      	ldr	r3, [r7, #8]
 8005a04:	3301      	adds	r3, #1
 8005a06:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8005a08:	68bb      	ldr	r3, [r7, #8]
 8005a0a:	f5b3 2f91 	cmp.w	r3, #296960	; 0x48800
 8005a0e:	d30d      	bcc.n	8005a2c <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a14:	f023 0312 	bic.w	r3, r3, #18
 8005a18:	f043 0210 	orr.w	r2, r3, #16
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	655a      	str	r2, [r3, #84]	; 0x54
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	2200      	movs	r2, #0
 8005a24:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_ERROR;
 8005a28:	2301      	movs	r3, #1
 8005a2a:	e01b      	b.n	8005a64 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	4618      	mov	r0, r3
 8005a32:	f7ff ffa7 	bl	8005984 <LL_ADC_IsCalibrationOnGoing>
 8005a36:	4603      	mov	r3, r0
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d1e2      	bne.n	8005a02 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a40:	f023 0303 	bic.w	r3, r3, #3
 8005a44:	f043 0201 	orr.w	r2, r3, #1
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	655a      	str	r2, [r3, #84]	; 0x54
 8005a4c:	e005      	b.n	8005a5a <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a52:	f043 0210 	orr.w	r2, r3, #16
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	655a      	str	r2, [r3, #84]	; 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	2200      	movs	r2, #0
 8005a5e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8005a62:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a64:	4618      	mov	r0, r3
 8005a66:	3710      	adds	r7, #16
 8005a68:	46bd      	mov	sp, r7
 8005a6a:	bd80      	pop	{r7, pc}

08005a6c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005a6c:	b480      	push	{r7}
 8005a6e:	b085      	sub	sp, #20
 8005a70:	af00      	add	r7, sp, #0
 8005a72:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	f003 0307 	and.w	r3, r3, #7
 8005a7a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005a7c:	4b0c      	ldr	r3, [pc, #48]	; (8005ab0 <__NVIC_SetPriorityGrouping+0x44>)
 8005a7e:	68db      	ldr	r3, [r3, #12]
 8005a80:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005a82:	68ba      	ldr	r2, [r7, #8]
 8005a84:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005a88:	4013      	ands	r3, r2
 8005a8a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005a90:	68bb      	ldr	r3, [r7, #8]
 8005a92:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005a94:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005a98:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005a9c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005a9e:	4a04      	ldr	r2, [pc, #16]	; (8005ab0 <__NVIC_SetPriorityGrouping+0x44>)
 8005aa0:	68bb      	ldr	r3, [r7, #8]
 8005aa2:	60d3      	str	r3, [r2, #12]
}
 8005aa4:	bf00      	nop
 8005aa6:	3714      	adds	r7, #20
 8005aa8:	46bd      	mov	sp, r7
 8005aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aae:	4770      	bx	lr
 8005ab0:	e000ed00 	.word	0xe000ed00

08005ab4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005ab4:	b480      	push	{r7}
 8005ab6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005ab8:	4b04      	ldr	r3, [pc, #16]	; (8005acc <__NVIC_GetPriorityGrouping+0x18>)
 8005aba:	68db      	ldr	r3, [r3, #12]
 8005abc:	0a1b      	lsrs	r3, r3, #8
 8005abe:	f003 0307 	and.w	r3, r3, #7
}
 8005ac2:	4618      	mov	r0, r3
 8005ac4:	46bd      	mov	sp, r7
 8005ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aca:	4770      	bx	lr
 8005acc:	e000ed00 	.word	0xe000ed00

08005ad0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005ad0:	b480      	push	{r7}
 8005ad2:	b083      	sub	sp, #12
 8005ad4:	af00      	add	r7, sp, #0
 8005ad6:	4603      	mov	r3, r0
 8005ad8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005ada:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	db0b      	blt.n	8005afa <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005ae2:	79fb      	ldrb	r3, [r7, #7]
 8005ae4:	f003 021f 	and.w	r2, r3, #31
 8005ae8:	4907      	ldr	r1, [pc, #28]	; (8005b08 <__NVIC_EnableIRQ+0x38>)
 8005aea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005aee:	095b      	lsrs	r3, r3, #5
 8005af0:	2001      	movs	r0, #1
 8005af2:	fa00 f202 	lsl.w	r2, r0, r2
 8005af6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8005afa:	bf00      	nop
 8005afc:	370c      	adds	r7, #12
 8005afe:	46bd      	mov	sp, r7
 8005b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b04:	4770      	bx	lr
 8005b06:	bf00      	nop
 8005b08:	e000e100 	.word	0xe000e100

08005b0c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005b0c:	b480      	push	{r7}
 8005b0e:	b083      	sub	sp, #12
 8005b10:	af00      	add	r7, sp, #0
 8005b12:	4603      	mov	r3, r0
 8005b14:	6039      	str	r1, [r7, #0]
 8005b16:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005b18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	db0a      	blt.n	8005b36 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005b20:	683b      	ldr	r3, [r7, #0]
 8005b22:	b2da      	uxtb	r2, r3
 8005b24:	490c      	ldr	r1, [pc, #48]	; (8005b58 <__NVIC_SetPriority+0x4c>)
 8005b26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005b2a:	0112      	lsls	r2, r2, #4
 8005b2c:	b2d2      	uxtb	r2, r2
 8005b2e:	440b      	add	r3, r1
 8005b30:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005b34:	e00a      	b.n	8005b4c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005b36:	683b      	ldr	r3, [r7, #0]
 8005b38:	b2da      	uxtb	r2, r3
 8005b3a:	4908      	ldr	r1, [pc, #32]	; (8005b5c <__NVIC_SetPriority+0x50>)
 8005b3c:	79fb      	ldrb	r3, [r7, #7]
 8005b3e:	f003 030f 	and.w	r3, r3, #15
 8005b42:	3b04      	subs	r3, #4
 8005b44:	0112      	lsls	r2, r2, #4
 8005b46:	b2d2      	uxtb	r2, r2
 8005b48:	440b      	add	r3, r1
 8005b4a:	761a      	strb	r2, [r3, #24]
}
 8005b4c:	bf00      	nop
 8005b4e:	370c      	adds	r7, #12
 8005b50:	46bd      	mov	sp, r7
 8005b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b56:	4770      	bx	lr
 8005b58:	e000e100 	.word	0xe000e100
 8005b5c:	e000ed00 	.word	0xe000ed00

08005b60 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005b60:	b480      	push	{r7}
 8005b62:	b089      	sub	sp, #36	; 0x24
 8005b64:	af00      	add	r7, sp, #0
 8005b66:	60f8      	str	r0, [r7, #12]
 8005b68:	60b9      	str	r1, [r7, #8]
 8005b6a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	f003 0307 	and.w	r3, r3, #7
 8005b72:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005b74:	69fb      	ldr	r3, [r7, #28]
 8005b76:	f1c3 0307 	rsb	r3, r3, #7
 8005b7a:	2b04      	cmp	r3, #4
 8005b7c:	bf28      	it	cs
 8005b7e:	2304      	movcs	r3, #4
 8005b80:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005b82:	69fb      	ldr	r3, [r7, #28]
 8005b84:	3304      	adds	r3, #4
 8005b86:	2b06      	cmp	r3, #6
 8005b88:	d902      	bls.n	8005b90 <NVIC_EncodePriority+0x30>
 8005b8a:	69fb      	ldr	r3, [r7, #28]
 8005b8c:	3b03      	subs	r3, #3
 8005b8e:	e000      	b.n	8005b92 <NVIC_EncodePriority+0x32>
 8005b90:	2300      	movs	r3, #0
 8005b92:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005b94:	f04f 32ff 	mov.w	r2, #4294967295
 8005b98:	69bb      	ldr	r3, [r7, #24]
 8005b9a:	fa02 f303 	lsl.w	r3, r2, r3
 8005b9e:	43da      	mvns	r2, r3
 8005ba0:	68bb      	ldr	r3, [r7, #8]
 8005ba2:	401a      	ands	r2, r3
 8005ba4:	697b      	ldr	r3, [r7, #20]
 8005ba6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005ba8:	f04f 31ff 	mov.w	r1, #4294967295
 8005bac:	697b      	ldr	r3, [r7, #20]
 8005bae:	fa01 f303 	lsl.w	r3, r1, r3
 8005bb2:	43d9      	mvns	r1, r3
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005bb8:	4313      	orrs	r3, r2
         );
}
 8005bba:	4618      	mov	r0, r3
 8005bbc:	3724      	adds	r7, #36	; 0x24
 8005bbe:	46bd      	mov	sp, r7
 8005bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bc4:	4770      	bx	lr
	...

08005bc8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005bc8:	b580      	push	{r7, lr}
 8005bca:	b082      	sub	sp, #8
 8005bcc:	af00      	add	r7, sp, #0
 8005bce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	3b01      	subs	r3, #1
 8005bd4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005bd8:	d301      	bcc.n	8005bde <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005bda:	2301      	movs	r3, #1
 8005bdc:	e00f      	b.n	8005bfe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005bde:	4a0a      	ldr	r2, [pc, #40]	; (8005c08 <SysTick_Config+0x40>)
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	3b01      	subs	r3, #1
 8005be4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005be6:	210f      	movs	r1, #15
 8005be8:	f04f 30ff 	mov.w	r0, #4294967295
 8005bec:	f7ff ff8e 	bl	8005b0c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005bf0:	4b05      	ldr	r3, [pc, #20]	; (8005c08 <SysTick_Config+0x40>)
 8005bf2:	2200      	movs	r2, #0
 8005bf4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005bf6:	4b04      	ldr	r3, [pc, #16]	; (8005c08 <SysTick_Config+0x40>)
 8005bf8:	2207      	movs	r2, #7
 8005bfa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005bfc:	2300      	movs	r3, #0
}
 8005bfe:	4618      	mov	r0, r3
 8005c00:	3708      	adds	r7, #8
 8005c02:	46bd      	mov	sp, r7
 8005c04:	bd80      	pop	{r7, pc}
 8005c06:	bf00      	nop
 8005c08:	e000e010 	.word	0xe000e010

08005c0c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005c0c:	b580      	push	{r7, lr}
 8005c0e:	b082      	sub	sp, #8
 8005c10:	af00      	add	r7, sp, #0
 8005c12:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005c14:	6878      	ldr	r0, [r7, #4]
 8005c16:	f7ff ff29 	bl	8005a6c <__NVIC_SetPriorityGrouping>
}
 8005c1a:	bf00      	nop
 8005c1c:	3708      	adds	r7, #8
 8005c1e:	46bd      	mov	sp, r7
 8005c20:	bd80      	pop	{r7, pc}

08005c22 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005c22:	b580      	push	{r7, lr}
 8005c24:	b086      	sub	sp, #24
 8005c26:	af00      	add	r7, sp, #0
 8005c28:	4603      	mov	r3, r0
 8005c2a:	60b9      	str	r1, [r7, #8]
 8005c2c:	607a      	str	r2, [r7, #4]
 8005c2e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8005c30:	2300      	movs	r3, #0
 8005c32:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8005c34:	f7ff ff3e 	bl	8005ab4 <__NVIC_GetPriorityGrouping>
 8005c38:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005c3a:	687a      	ldr	r2, [r7, #4]
 8005c3c:	68b9      	ldr	r1, [r7, #8]
 8005c3e:	6978      	ldr	r0, [r7, #20]
 8005c40:	f7ff ff8e 	bl	8005b60 <NVIC_EncodePriority>
 8005c44:	4602      	mov	r2, r0
 8005c46:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005c4a:	4611      	mov	r1, r2
 8005c4c:	4618      	mov	r0, r3
 8005c4e:	f7ff ff5d 	bl	8005b0c <__NVIC_SetPriority>
}
 8005c52:	bf00      	nop
 8005c54:	3718      	adds	r7, #24
 8005c56:	46bd      	mov	sp, r7
 8005c58:	bd80      	pop	{r7, pc}

08005c5a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005c5a:	b580      	push	{r7, lr}
 8005c5c:	b082      	sub	sp, #8
 8005c5e:	af00      	add	r7, sp, #0
 8005c60:	4603      	mov	r3, r0
 8005c62:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005c64:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005c68:	4618      	mov	r0, r3
 8005c6a:	f7ff ff31 	bl	8005ad0 <__NVIC_EnableIRQ>
}
 8005c6e:	bf00      	nop
 8005c70:	3708      	adds	r7, #8
 8005c72:	46bd      	mov	sp, r7
 8005c74:	bd80      	pop	{r7, pc}

08005c76 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005c76:	b580      	push	{r7, lr}
 8005c78:	b082      	sub	sp, #8
 8005c7a:	af00      	add	r7, sp, #0
 8005c7c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005c7e:	6878      	ldr	r0, [r7, #4]
 8005c80:	f7ff ffa2 	bl	8005bc8 <SysTick_Config>
 8005c84:	4603      	mov	r3, r0
}
 8005c86:	4618      	mov	r0, r3
 8005c88:	3708      	adds	r7, #8
 8005c8a:	46bd      	mov	sp, r7
 8005c8c:	bd80      	pop	{r7, pc}

08005c8e <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005c8e:	b580      	push	{r7, lr}
 8005c90:	b086      	sub	sp, #24
 8005c92:	af00      	add	r7, sp, #0
 8005c94:	60f8      	str	r0, [r7, #12]
 8005c96:	60b9      	str	r1, [r7, #8]
 8005c98:	607a      	str	r2, [r7, #4]
 8005c9a:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005c9c:	2300      	movs	r3, #0
 8005c9e:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8005ca6:	2b01      	cmp	r3, #1
 8005ca8:	d101      	bne.n	8005cae <HAL_DMA_Start_IT+0x20>
 8005caa:	2302      	movs	r3, #2
 8005cac:	e04b      	b.n	8005d46 <HAL_DMA_Start_IT+0xb8>
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	2201      	movs	r2, #1
 8005cb2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8005cbc:	b2db      	uxtb	r3, r3
 8005cbe:	2b01      	cmp	r3, #1
 8005cc0:	d13a      	bne.n	8005d38 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	2202      	movs	r2, #2
 8005cc6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	2200      	movs	r2, #0
 8005cce:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	681a      	ldr	r2, [r3, #0]
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	f022 0201 	bic.w	r2, r2, #1
 8005cde:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005ce0:	683b      	ldr	r3, [r7, #0]
 8005ce2:	687a      	ldr	r2, [r7, #4]
 8005ce4:	68b9      	ldr	r1, [r7, #8]
 8005ce6:	68f8      	ldr	r0, [r7, #12]
 8005ce8:	f000 f8b0 	bl	8005e4c <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d008      	beq.n	8005d06 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	681a      	ldr	r2, [r3, #0]
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	f042 020e 	orr.w	r2, r2, #14
 8005d02:	601a      	str	r2, [r3, #0]
 8005d04:	e00f      	b.n	8005d26 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	681a      	ldr	r2, [r3, #0]
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	f022 0204 	bic.w	r2, r2, #4
 8005d14:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	681a      	ldr	r2, [r3, #0]
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	f042 020a 	orr.w	r2, r2, #10
 8005d24:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	681a      	ldr	r2, [r3, #0]
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	f042 0201 	orr.w	r2, r2, #1
 8005d34:	601a      	str	r2, [r3, #0]
 8005d36:	e005      	b.n	8005d44 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	2200      	movs	r2, #0
 8005d3c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8005d40:	2302      	movs	r3, #2
 8005d42:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8005d44:	7dfb      	ldrb	r3, [r7, #23]
}
 8005d46:	4618      	mov	r0, r3
 8005d48:	3718      	adds	r7, #24
 8005d4a:	46bd      	mov	sp, r7
 8005d4c:	bd80      	pop	{r7, pc}

08005d4e <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005d4e:	b480      	push	{r7}
 8005d50:	b085      	sub	sp, #20
 8005d52:	af00      	add	r7, sp, #0
 8005d54:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005d56:	2300      	movs	r3, #0
 8005d58:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8005d60:	b2db      	uxtb	r3, r3
 8005d62:	2b02      	cmp	r3, #2
 8005d64:	d008      	beq.n	8005d78 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	2204      	movs	r2, #4
 8005d6a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	2200      	movs	r2, #0
 8005d70:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8005d74:	2301      	movs	r3, #1
 8005d76:	e022      	b.n	8005dbe <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	681a      	ldr	r2, [r3, #0]
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	f022 020e 	bic.w	r2, r2, #14
 8005d86:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	681a      	ldr	r2, [r3, #0]
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	f022 0201 	bic.w	r2, r2, #1
 8005d96:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d9c:	f003 021c 	and.w	r2, r3, #28
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005da4:	2101      	movs	r1, #1
 8005da6:	fa01 f202 	lsl.w	r2, r1, r2
 8005daa:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	2201      	movs	r2, #1
 8005db0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	2200      	movs	r2, #0
 8005db8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 8005dbc:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8005dbe:	4618      	mov	r0, r3
 8005dc0:	3714      	adds	r7, #20
 8005dc2:	46bd      	mov	sp, r7
 8005dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dc8:	4770      	bx	lr

08005dca <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005dca:	b580      	push	{r7, lr}
 8005dcc:	b084      	sub	sp, #16
 8005dce:	af00      	add	r7, sp, #0
 8005dd0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005dd2:	2300      	movs	r3, #0
 8005dd4:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8005ddc:	b2db      	uxtb	r3, r3
 8005dde:	2b02      	cmp	r3, #2
 8005de0:	d005      	beq.n	8005dee <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	2204      	movs	r2, #4
 8005de6:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8005de8:	2301      	movs	r3, #1
 8005dea:	73fb      	strb	r3, [r7, #15]
 8005dec:	e029      	b.n	8005e42 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	681a      	ldr	r2, [r3, #0]
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	f022 020e 	bic.w	r2, r2, #14
 8005dfc:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	681a      	ldr	r2, [r3, #0]
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	f022 0201 	bic.w	r2, r2, #1
 8005e0c:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e12:	f003 021c 	and.w	r2, r3, #28
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e1a:	2101      	movs	r1, #1
 8005e1c:	fa01 f202 	lsl.w	r2, r1, r2
 8005e20:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	2201      	movs	r2, #1
 8005e26:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	2200      	movs	r2, #0
 8005e2e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d003      	beq.n	8005e42 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e3e:	6878      	ldr	r0, [r7, #4]
 8005e40:	4798      	blx	r3
    }
  }
  return status;
 8005e42:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e44:	4618      	mov	r0, r3
 8005e46:	3710      	adds	r7, #16
 8005e48:	46bd      	mov	sp, r7
 8005e4a:	bd80      	pop	{r7, pc}

08005e4c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005e4c:	b480      	push	{r7}
 8005e4e:	b085      	sub	sp, #20
 8005e50:	af00      	add	r7, sp, #0
 8005e52:	60f8      	str	r0, [r7, #12]
 8005e54:	60b9      	str	r1, [r7, #8]
 8005e56:	607a      	str	r2, [r7, #4]
 8005e58:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e5e:	f003 021c 	and.w	r2, r3, #28
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e66:	2101      	movs	r1, #1
 8005e68:	fa01 f202 	lsl.w	r2, r1, r2
 8005e6c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	683a      	ldr	r2, [r7, #0]
 8005e74:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	689b      	ldr	r3, [r3, #8]
 8005e7a:	2b10      	cmp	r3, #16
 8005e7c:	d108      	bne.n	8005e90 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	687a      	ldr	r2, [r7, #4]
 8005e84:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	68ba      	ldr	r2, [r7, #8]
 8005e8c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8005e8e:	e007      	b.n	8005ea0 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	68ba      	ldr	r2, [r7, #8]
 8005e96:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	687a      	ldr	r2, [r7, #4]
 8005e9e:	60da      	str	r2, [r3, #12]
}
 8005ea0:	bf00      	nop
 8005ea2:	3714      	adds	r7, #20
 8005ea4:	46bd      	mov	sp, r7
 8005ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eaa:	4770      	bx	lr

08005eac <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005eac:	b480      	push	{r7}
 8005eae:	b087      	sub	sp, #28
 8005eb0:	af00      	add	r7, sp, #0
 8005eb2:	6078      	str	r0, [r7, #4]
 8005eb4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005eb6:	2300      	movs	r3, #0
 8005eb8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005eba:	e148      	b.n	800614e <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8005ebc:	683b      	ldr	r3, [r7, #0]
 8005ebe:	681a      	ldr	r2, [r3, #0]
 8005ec0:	2101      	movs	r1, #1
 8005ec2:	697b      	ldr	r3, [r7, #20]
 8005ec4:	fa01 f303 	lsl.w	r3, r1, r3
 8005ec8:	4013      	ands	r3, r2
 8005eca:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	f000 813a 	beq.w	8006148 <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005ed4:	683b      	ldr	r3, [r7, #0]
 8005ed6:	685b      	ldr	r3, [r3, #4]
 8005ed8:	f003 0303 	and.w	r3, r3, #3
 8005edc:	2b01      	cmp	r3, #1
 8005ede:	d005      	beq.n	8005eec <HAL_GPIO_Init+0x40>
 8005ee0:	683b      	ldr	r3, [r7, #0]
 8005ee2:	685b      	ldr	r3, [r3, #4]
 8005ee4:	f003 0303 	and.w	r3, r3, #3
 8005ee8:	2b02      	cmp	r3, #2
 8005eea:	d130      	bne.n	8005f4e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	689b      	ldr	r3, [r3, #8]
 8005ef0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8005ef2:	697b      	ldr	r3, [r7, #20]
 8005ef4:	005b      	lsls	r3, r3, #1
 8005ef6:	2203      	movs	r2, #3
 8005ef8:	fa02 f303 	lsl.w	r3, r2, r3
 8005efc:	43db      	mvns	r3, r3
 8005efe:	693a      	ldr	r2, [r7, #16]
 8005f00:	4013      	ands	r3, r2
 8005f02:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8005f04:	683b      	ldr	r3, [r7, #0]
 8005f06:	68da      	ldr	r2, [r3, #12]
 8005f08:	697b      	ldr	r3, [r7, #20]
 8005f0a:	005b      	lsls	r3, r3, #1
 8005f0c:	fa02 f303 	lsl.w	r3, r2, r3
 8005f10:	693a      	ldr	r2, [r7, #16]
 8005f12:	4313      	orrs	r3, r2
 8005f14:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	693a      	ldr	r2, [r7, #16]
 8005f1a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	685b      	ldr	r3, [r3, #4]
 8005f20:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005f22:	2201      	movs	r2, #1
 8005f24:	697b      	ldr	r3, [r7, #20]
 8005f26:	fa02 f303 	lsl.w	r3, r2, r3
 8005f2a:	43db      	mvns	r3, r3
 8005f2c:	693a      	ldr	r2, [r7, #16]
 8005f2e:	4013      	ands	r3, r2
 8005f30:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005f32:	683b      	ldr	r3, [r7, #0]
 8005f34:	685b      	ldr	r3, [r3, #4]
 8005f36:	091b      	lsrs	r3, r3, #4
 8005f38:	f003 0201 	and.w	r2, r3, #1
 8005f3c:	697b      	ldr	r3, [r7, #20]
 8005f3e:	fa02 f303 	lsl.w	r3, r2, r3
 8005f42:	693a      	ldr	r2, [r7, #16]
 8005f44:	4313      	orrs	r3, r2
 8005f46:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	693a      	ldr	r2, [r7, #16]
 8005f4c:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005f4e:	683b      	ldr	r3, [r7, #0]
 8005f50:	685b      	ldr	r3, [r3, #4]
 8005f52:	f003 0303 	and.w	r3, r3, #3
 8005f56:	2b03      	cmp	r3, #3
 8005f58:	d017      	beq.n	8005f8a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	68db      	ldr	r3, [r3, #12]
 8005f5e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005f60:	697b      	ldr	r3, [r7, #20]
 8005f62:	005b      	lsls	r3, r3, #1
 8005f64:	2203      	movs	r2, #3
 8005f66:	fa02 f303 	lsl.w	r3, r2, r3
 8005f6a:	43db      	mvns	r3, r3
 8005f6c:	693a      	ldr	r2, [r7, #16]
 8005f6e:	4013      	ands	r3, r2
 8005f70:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005f72:	683b      	ldr	r3, [r7, #0]
 8005f74:	689a      	ldr	r2, [r3, #8]
 8005f76:	697b      	ldr	r3, [r7, #20]
 8005f78:	005b      	lsls	r3, r3, #1
 8005f7a:	fa02 f303 	lsl.w	r3, r2, r3
 8005f7e:	693a      	ldr	r2, [r7, #16]
 8005f80:	4313      	orrs	r3, r2
 8005f82:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	693a      	ldr	r2, [r7, #16]
 8005f88:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005f8a:	683b      	ldr	r3, [r7, #0]
 8005f8c:	685b      	ldr	r3, [r3, #4]
 8005f8e:	f003 0303 	and.w	r3, r3, #3
 8005f92:	2b02      	cmp	r3, #2
 8005f94:	d123      	bne.n	8005fde <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8005f96:	697b      	ldr	r3, [r7, #20]
 8005f98:	08da      	lsrs	r2, r3, #3
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	3208      	adds	r2, #8
 8005f9e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005fa2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8005fa4:	697b      	ldr	r3, [r7, #20]
 8005fa6:	f003 0307 	and.w	r3, r3, #7
 8005faa:	009b      	lsls	r3, r3, #2
 8005fac:	220f      	movs	r2, #15
 8005fae:	fa02 f303 	lsl.w	r3, r2, r3
 8005fb2:	43db      	mvns	r3, r3
 8005fb4:	693a      	ldr	r2, [r7, #16]
 8005fb6:	4013      	ands	r3, r2
 8005fb8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8005fba:	683b      	ldr	r3, [r7, #0]
 8005fbc:	691a      	ldr	r2, [r3, #16]
 8005fbe:	697b      	ldr	r3, [r7, #20]
 8005fc0:	f003 0307 	and.w	r3, r3, #7
 8005fc4:	009b      	lsls	r3, r3, #2
 8005fc6:	fa02 f303 	lsl.w	r3, r2, r3
 8005fca:	693a      	ldr	r2, [r7, #16]
 8005fcc:	4313      	orrs	r3, r2
 8005fce:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8005fd0:	697b      	ldr	r3, [r7, #20]
 8005fd2:	08da      	lsrs	r2, r3, #3
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	3208      	adds	r2, #8
 8005fd8:	6939      	ldr	r1, [r7, #16]
 8005fda:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8005fe4:	697b      	ldr	r3, [r7, #20]
 8005fe6:	005b      	lsls	r3, r3, #1
 8005fe8:	2203      	movs	r2, #3
 8005fea:	fa02 f303 	lsl.w	r3, r2, r3
 8005fee:	43db      	mvns	r3, r3
 8005ff0:	693a      	ldr	r2, [r7, #16]
 8005ff2:	4013      	ands	r3, r2
 8005ff4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8005ff6:	683b      	ldr	r3, [r7, #0]
 8005ff8:	685b      	ldr	r3, [r3, #4]
 8005ffa:	f003 0203 	and.w	r2, r3, #3
 8005ffe:	697b      	ldr	r3, [r7, #20]
 8006000:	005b      	lsls	r3, r3, #1
 8006002:	fa02 f303 	lsl.w	r3, r2, r3
 8006006:	693a      	ldr	r2, [r7, #16]
 8006008:	4313      	orrs	r3, r2
 800600a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	693a      	ldr	r2, [r7, #16]
 8006010:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8006012:	683b      	ldr	r3, [r7, #0]
 8006014:	685b      	ldr	r3, [r3, #4]
 8006016:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800601a:	2b00      	cmp	r3, #0
 800601c:	f000 8094 	beq.w	8006148 <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006020:	4b52      	ldr	r3, [pc, #328]	; (800616c <HAL_GPIO_Init+0x2c0>)
 8006022:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006024:	4a51      	ldr	r2, [pc, #324]	; (800616c <HAL_GPIO_Init+0x2c0>)
 8006026:	f043 0301 	orr.w	r3, r3, #1
 800602a:	6613      	str	r3, [r2, #96]	; 0x60
 800602c:	4b4f      	ldr	r3, [pc, #316]	; (800616c <HAL_GPIO_Init+0x2c0>)
 800602e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006030:	f003 0301 	and.w	r3, r3, #1
 8006034:	60bb      	str	r3, [r7, #8]
 8006036:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8006038:	4a4d      	ldr	r2, [pc, #308]	; (8006170 <HAL_GPIO_Init+0x2c4>)
 800603a:	697b      	ldr	r3, [r7, #20]
 800603c:	089b      	lsrs	r3, r3, #2
 800603e:	3302      	adds	r3, #2
 8006040:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006044:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8006046:	697b      	ldr	r3, [r7, #20]
 8006048:	f003 0303 	and.w	r3, r3, #3
 800604c:	009b      	lsls	r3, r3, #2
 800604e:	220f      	movs	r2, #15
 8006050:	fa02 f303 	lsl.w	r3, r2, r3
 8006054:	43db      	mvns	r3, r3
 8006056:	693a      	ldr	r2, [r7, #16]
 8006058:	4013      	ands	r3, r2
 800605a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8006062:	d00d      	beq.n	8006080 <HAL_GPIO_Init+0x1d4>
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	4a43      	ldr	r2, [pc, #268]	; (8006174 <HAL_GPIO_Init+0x2c8>)
 8006068:	4293      	cmp	r3, r2
 800606a:	d007      	beq.n	800607c <HAL_GPIO_Init+0x1d0>
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	4a42      	ldr	r2, [pc, #264]	; (8006178 <HAL_GPIO_Init+0x2cc>)
 8006070:	4293      	cmp	r3, r2
 8006072:	d101      	bne.n	8006078 <HAL_GPIO_Init+0x1cc>
 8006074:	2302      	movs	r3, #2
 8006076:	e004      	b.n	8006082 <HAL_GPIO_Init+0x1d6>
 8006078:	2307      	movs	r3, #7
 800607a:	e002      	b.n	8006082 <HAL_GPIO_Init+0x1d6>
 800607c:	2301      	movs	r3, #1
 800607e:	e000      	b.n	8006082 <HAL_GPIO_Init+0x1d6>
 8006080:	2300      	movs	r3, #0
 8006082:	697a      	ldr	r2, [r7, #20]
 8006084:	f002 0203 	and.w	r2, r2, #3
 8006088:	0092      	lsls	r2, r2, #2
 800608a:	4093      	lsls	r3, r2
 800608c:	693a      	ldr	r2, [r7, #16]
 800608e:	4313      	orrs	r3, r2
 8006090:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8006092:	4937      	ldr	r1, [pc, #220]	; (8006170 <HAL_GPIO_Init+0x2c4>)
 8006094:	697b      	ldr	r3, [r7, #20]
 8006096:	089b      	lsrs	r3, r3, #2
 8006098:	3302      	adds	r3, #2
 800609a:	693a      	ldr	r2, [r7, #16]
 800609c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80060a0:	4b36      	ldr	r3, [pc, #216]	; (800617c <HAL_GPIO_Init+0x2d0>)
 80060a2:	689b      	ldr	r3, [r3, #8]
 80060a4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	43db      	mvns	r3, r3
 80060aa:	693a      	ldr	r2, [r7, #16]
 80060ac:	4013      	ands	r3, r2
 80060ae:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80060b0:	683b      	ldr	r3, [r7, #0]
 80060b2:	685b      	ldr	r3, [r3, #4]
 80060b4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d003      	beq.n	80060c4 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 80060bc:	693a      	ldr	r2, [r7, #16]
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	4313      	orrs	r3, r2
 80060c2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80060c4:	4a2d      	ldr	r2, [pc, #180]	; (800617c <HAL_GPIO_Init+0x2d0>)
 80060c6:	693b      	ldr	r3, [r7, #16]
 80060c8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80060ca:	4b2c      	ldr	r3, [pc, #176]	; (800617c <HAL_GPIO_Init+0x2d0>)
 80060cc:	68db      	ldr	r3, [r3, #12]
 80060ce:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	43db      	mvns	r3, r3
 80060d4:	693a      	ldr	r2, [r7, #16]
 80060d6:	4013      	ands	r3, r2
 80060d8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80060da:	683b      	ldr	r3, [r7, #0]
 80060dc:	685b      	ldr	r3, [r3, #4]
 80060de:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d003      	beq.n	80060ee <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 80060e6:	693a      	ldr	r2, [r7, #16]
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	4313      	orrs	r3, r2
 80060ec:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80060ee:	4a23      	ldr	r2, [pc, #140]	; (800617c <HAL_GPIO_Init+0x2d0>)
 80060f0:	693b      	ldr	r3, [r7, #16]
 80060f2:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80060f4:	4b21      	ldr	r3, [pc, #132]	; (800617c <HAL_GPIO_Init+0x2d0>)
 80060f6:	685b      	ldr	r3, [r3, #4]
 80060f8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	43db      	mvns	r3, r3
 80060fe:	693a      	ldr	r2, [r7, #16]
 8006100:	4013      	ands	r3, r2
 8006102:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8006104:	683b      	ldr	r3, [r7, #0]
 8006106:	685b      	ldr	r3, [r3, #4]
 8006108:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800610c:	2b00      	cmp	r3, #0
 800610e:	d003      	beq.n	8006118 <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 8006110:	693a      	ldr	r2, [r7, #16]
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	4313      	orrs	r3, r2
 8006116:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8006118:	4a18      	ldr	r2, [pc, #96]	; (800617c <HAL_GPIO_Init+0x2d0>)
 800611a:	693b      	ldr	r3, [r7, #16]
 800611c:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800611e:	4b17      	ldr	r3, [pc, #92]	; (800617c <HAL_GPIO_Init+0x2d0>)
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	43db      	mvns	r3, r3
 8006128:	693a      	ldr	r2, [r7, #16]
 800612a:	4013      	ands	r3, r2
 800612c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800612e:	683b      	ldr	r3, [r7, #0]
 8006130:	685b      	ldr	r3, [r3, #4]
 8006132:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006136:	2b00      	cmp	r3, #0
 8006138:	d003      	beq.n	8006142 <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 800613a:	693a      	ldr	r2, [r7, #16]
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	4313      	orrs	r3, r2
 8006140:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8006142:	4a0e      	ldr	r2, [pc, #56]	; (800617c <HAL_GPIO_Init+0x2d0>)
 8006144:	693b      	ldr	r3, [r7, #16]
 8006146:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8006148:	697b      	ldr	r3, [r7, #20]
 800614a:	3301      	adds	r3, #1
 800614c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800614e:	683b      	ldr	r3, [r7, #0]
 8006150:	681a      	ldr	r2, [r3, #0]
 8006152:	697b      	ldr	r3, [r7, #20]
 8006154:	fa22 f303 	lsr.w	r3, r2, r3
 8006158:	2b00      	cmp	r3, #0
 800615a:	f47f aeaf 	bne.w	8005ebc <HAL_GPIO_Init+0x10>
  }
}
 800615e:	bf00      	nop
 8006160:	bf00      	nop
 8006162:	371c      	adds	r7, #28
 8006164:	46bd      	mov	sp, r7
 8006166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800616a:	4770      	bx	lr
 800616c:	40021000 	.word	0x40021000
 8006170:	40010000 	.word	0x40010000
 8006174:	48000400 	.word	0x48000400
 8006178:	48000800 	.word	0x48000800
 800617c:	40010400 	.word	0x40010400

08006180 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006180:	b480      	push	{r7}
 8006182:	b083      	sub	sp, #12
 8006184:	af00      	add	r7, sp, #0
 8006186:	6078      	str	r0, [r7, #4]
 8006188:	460b      	mov	r3, r1
 800618a:	807b      	strh	r3, [r7, #2]
 800618c:	4613      	mov	r3, r2
 800618e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006190:	787b      	ldrb	r3, [r7, #1]
 8006192:	2b00      	cmp	r3, #0
 8006194:	d003      	beq.n	800619e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8006196:	887a      	ldrh	r2, [r7, #2]
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800619c:	e002      	b.n	80061a4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800619e:	887a      	ldrh	r2, [r7, #2]
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	629a      	str	r2, [r3, #40]	; 0x28
}
 80061a4:	bf00      	nop
 80061a6:	370c      	adds	r7, #12
 80061a8:	46bd      	mov	sp, r7
 80061aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ae:	4770      	bx	lr

080061b0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80061b0:	b580      	push	{r7, lr}
 80061b2:	b082      	sub	sp, #8
 80061b4:	af00      	add	r7, sp, #0
 80061b6:	4603      	mov	r3, r0
 80061b8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80061ba:	4b08      	ldr	r3, [pc, #32]	; (80061dc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80061bc:	695a      	ldr	r2, [r3, #20]
 80061be:	88fb      	ldrh	r3, [r7, #6]
 80061c0:	4013      	ands	r3, r2
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d006      	beq.n	80061d4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80061c6:	4a05      	ldr	r2, [pc, #20]	; (80061dc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80061c8:	88fb      	ldrh	r3, [r7, #6]
 80061ca:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80061cc:	88fb      	ldrh	r3, [r7, #6]
 80061ce:	4618      	mov	r0, r3
 80061d0:	f000 f806 	bl	80061e0 <HAL_GPIO_EXTI_Callback>
  }
}
 80061d4:	bf00      	nop
 80061d6:	3708      	adds	r7, #8
 80061d8:	46bd      	mov	sp, r7
 80061da:	bd80      	pop	{r7, pc}
 80061dc:	40010400 	.word	0x40010400

080061e0 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80061e0:	b480      	push	{r7}
 80061e2:	b083      	sub	sp, #12
 80061e4:	af00      	add	r7, sp, #0
 80061e6:	4603      	mov	r3, r0
 80061e8:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80061ea:	bf00      	nop
 80061ec:	370c      	adds	r7, #12
 80061ee:	46bd      	mov	sp, r7
 80061f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061f4:	4770      	bx	lr
	...

080061f8 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80061f8:	b480      	push	{r7}
 80061fa:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80061fc:	4b05      	ldr	r3, [pc, #20]	; (8006214 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	4a04      	ldr	r2, [pc, #16]	; (8006214 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8006202:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006206:	6013      	str	r3, [r2, #0]
}
 8006208:	bf00      	nop
 800620a:	46bd      	mov	sp, r7
 800620c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006210:	4770      	bx	lr
 8006212:	bf00      	nop
 8006214:	40007000 	.word	0x40007000

08006218 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8006218:	b480      	push	{r7}
 800621a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800621c:	4b04      	ldr	r3, [pc, #16]	; (8006230 <HAL_PWREx_GetVoltageRange+0x18>)
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8006224:	4618      	mov	r0, r3
 8006226:	46bd      	mov	sp, r7
 8006228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800622c:	4770      	bx	lr
 800622e:	bf00      	nop
 8006230:	40007000 	.word	0x40007000

08006234 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8006234:	b480      	push	{r7}
 8006236:	b085      	sub	sp, #20
 8006238:	af00      	add	r7, sp, #0
 800623a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006242:	d130      	bne.n	80062a6 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8006244:	4b23      	ldr	r3, [pc, #140]	; (80062d4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800624c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006250:	d038      	beq.n	80062c4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006252:	4b20      	ldr	r3, [pc, #128]	; (80062d4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800625a:	4a1e      	ldr	r2, [pc, #120]	; (80062d4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800625c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006260:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006262:	4b1d      	ldr	r3, [pc, #116]	; (80062d8 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	2232      	movs	r2, #50	; 0x32
 8006268:	fb02 f303 	mul.w	r3, r2, r3
 800626c:	4a1b      	ldr	r2, [pc, #108]	; (80062dc <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800626e:	fba2 2303 	umull	r2, r3, r2, r3
 8006272:	0c9b      	lsrs	r3, r3, #18
 8006274:	3301      	adds	r3, #1
 8006276:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006278:	e002      	b.n	8006280 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	3b01      	subs	r3, #1
 800627e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006280:	4b14      	ldr	r3, [pc, #80]	; (80062d4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006282:	695b      	ldr	r3, [r3, #20]
 8006284:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006288:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800628c:	d102      	bne.n	8006294 <HAL_PWREx_ControlVoltageScaling+0x60>
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	2b00      	cmp	r3, #0
 8006292:	d1f2      	bne.n	800627a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8006294:	4b0f      	ldr	r3, [pc, #60]	; (80062d4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006296:	695b      	ldr	r3, [r3, #20]
 8006298:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800629c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80062a0:	d110      	bne.n	80062c4 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80062a2:	2303      	movs	r3, #3
 80062a4:	e00f      	b.n	80062c6 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80062a6:	4b0b      	ldr	r3, [pc, #44]	; (80062d4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80062ae:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80062b2:	d007      	beq.n	80062c4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80062b4:	4b07      	ldr	r3, [pc, #28]	; (80062d4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80062bc:	4a05      	ldr	r2, [pc, #20]	; (80062d4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80062be:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80062c2:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80062c4:	2300      	movs	r3, #0
}
 80062c6:	4618      	mov	r0, r3
 80062c8:	3714      	adds	r7, #20
 80062ca:	46bd      	mov	sp, r7
 80062cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062d0:	4770      	bx	lr
 80062d2:	bf00      	nop
 80062d4:	40007000 	.word	0x40007000
 80062d8:	20000000 	.word	0x20000000
 80062dc:	431bde83 	.word	0x431bde83

080062e0 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80062e0:	b580      	push	{r7, lr}
 80062e2:	b088      	sub	sp, #32
 80062e4:	af00      	add	r7, sp, #0
 80062e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d102      	bne.n	80062f4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80062ee:	2301      	movs	r3, #1
 80062f0:	f000 bc02 	b.w	8006af8 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80062f4:	4b96      	ldr	r3, [pc, #600]	; (8006550 <HAL_RCC_OscConfig+0x270>)
 80062f6:	689b      	ldr	r3, [r3, #8]
 80062f8:	f003 030c 	and.w	r3, r3, #12
 80062fc:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80062fe:	4b94      	ldr	r3, [pc, #592]	; (8006550 <HAL_RCC_OscConfig+0x270>)
 8006300:	68db      	ldr	r3, [r3, #12]
 8006302:	f003 0303 	and.w	r3, r3, #3
 8006306:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	f003 0310 	and.w	r3, r3, #16
 8006310:	2b00      	cmp	r3, #0
 8006312:	f000 80e4 	beq.w	80064de <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8006316:	69bb      	ldr	r3, [r7, #24]
 8006318:	2b00      	cmp	r3, #0
 800631a:	d007      	beq.n	800632c <HAL_RCC_OscConfig+0x4c>
 800631c:	69bb      	ldr	r3, [r7, #24]
 800631e:	2b0c      	cmp	r3, #12
 8006320:	f040 808b 	bne.w	800643a <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8006324:	697b      	ldr	r3, [r7, #20]
 8006326:	2b01      	cmp	r3, #1
 8006328:	f040 8087 	bne.w	800643a <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800632c:	4b88      	ldr	r3, [pc, #544]	; (8006550 <HAL_RCC_OscConfig+0x270>)
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	f003 0302 	and.w	r3, r3, #2
 8006334:	2b00      	cmp	r3, #0
 8006336:	d005      	beq.n	8006344 <HAL_RCC_OscConfig+0x64>
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	699b      	ldr	r3, [r3, #24]
 800633c:	2b00      	cmp	r3, #0
 800633e:	d101      	bne.n	8006344 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8006340:	2301      	movs	r3, #1
 8006342:	e3d9      	b.n	8006af8 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	6a1a      	ldr	r2, [r3, #32]
 8006348:	4b81      	ldr	r3, [pc, #516]	; (8006550 <HAL_RCC_OscConfig+0x270>)
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	f003 0308 	and.w	r3, r3, #8
 8006350:	2b00      	cmp	r3, #0
 8006352:	d004      	beq.n	800635e <HAL_RCC_OscConfig+0x7e>
 8006354:	4b7e      	ldr	r3, [pc, #504]	; (8006550 <HAL_RCC_OscConfig+0x270>)
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800635c:	e005      	b.n	800636a <HAL_RCC_OscConfig+0x8a>
 800635e:	4b7c      	ldr	r3, [pc, #496]	; (8006550 <HAL_RCC_OscConfig+0x270>)
 8006360:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006364:	091b      	lsrs	r3, r3, #4
 8006366:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800636a:	4293      	cmp	r3, r2
 800636c:	d223      	bcs.n	80063b6 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	6a1b      	ldr	r3, [r3, #32]
 8006372:	4618      	mov	r0, r3
 8006374:	f000 fd8c 	bl	8006e90 <RCC_SetFlashLatencyFromMSIRange>
 8006378:	4603      	mov	r3, r0
 800637a:	2b00      	cmp	r3, #0
 800637c:	d001      	beq.n	8006382 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 800637e:	2301      	movs	r3, #1
 8006380:	e3ba      	b.n	8006af8 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006382:	4b73      	ldr	r3, [pc, #460]	; (8006550 <HAL_RCC_OscConfig+0x270>)
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	4a72      	ldr	r2, [pc, #456]	; (8006550 <HAL_RCC_OscConfig+0x270>)
 8006388:	f043 0308 	orr.w	r3, r3, #8
 800638c:	6013      	str	r3, [r2, #0]
 800638e:	4b70      	ldr	r3, [pc, #448]	; (8006550 <HAL_RCC_OscConfig+0x270>)
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	6a1b      	ldr	r3, [r3, #32]
 800639a:	496d      	ldr	r1, [pc, #436]	; (8006550 <HAL_RCC_OscConfig+0x270>)
 800639c:	4313      	orrs	r3, r2
 800639e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80063a0:	4b6b      	ldr	r3, [pc, #428]	; (8006550 <HAL_RCC_OscConfig+0x270>)
 80063a2:	685b      	ldr	r3, [r3, #4]
 80063a4:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	69db      	ldr	r3, [r3, #28]
 80063ac:	021b      	lsls	r3, r3, #8
 80063ae:	4968      	ldr	r1, [pc, #416]	; (8006550 <HAL_RCC_OscConfig+0x270>)
 80063b0:	4313      	orrs	r3, r2
 80063b2:	604b      	str	r3, [r1, #4]
 80063b4:	e025      	b.n	8006402 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80063b6:	4b66      	ldr	r3, [pc, #408]	; (8006550 <HAL_RCC_OscConfig+0x270>)
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	4a65      	ldr	r2, [pc, #404]	; (8006550 <HAL_RCC_OscConfig+0x270>)
 80063bc:	f043 0308 	orr.w	r3, r3, #8
 80063c0:	6013      	str	r3, [r2, #0]
 80063c2:	4b63      	ldr	r3, [pc, #396]	; (8006550 <HAL_RCC_OscConfig+0x270>)
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	6a1b      	ldr	r3, [r3, #32]
 80063ce:	4960      	ldr	r1, [pc, #384]	; (8006550 <HAL_RCC_OscConfig+0x270>)
 80063d0:	4313      	orrs	r3, r2
 80063d2:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80063d4:	4b5e      	ldr	r3, [pc, #376]	; (8006550 <HAL_RCC_OscConfig+0x270>)
 80063d6:	685b      	ldr	r3, [r3, #4]
 80063d8:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	69db      	ldr	r3, [r3, #28]
 80063e0:	021b      	lsls	r3, r3, #8
 80063e2:	495b      	ldr	r1, [pc, #364]	; (8006550 <HAL_RCC_OscConfig+0x270>)
 80063e4:	4313      	orrs	r3, r2
 80063e6:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80063e8:	69bb      	ldr	r3, [r7, #24]
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d109      	bne.n	8006402 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	6a1b      	ldr	r3, [r3, #32]
 80063f2:	4618      	mov	r0, r3
 80063f4:	f000 fd4c 	bl	8006e90 <RCC_SetFlashLatencyFromMSIRange>
 80063f8:	4603      	mov	r3, r0
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d001      	beq.n	8006402 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80063fe:	2301      	movs	r3, #1
 8006400:	e37a      	b.n	8006af8 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8006402:	f000 fc81 	bl	8006d08 <HAL_RCC_GetSysClockFreq>
 8006406:	4602      	mov	r2, r0
 8006408:	4b51      	ldr	r3, [pc, #324]	; (8006550 <HAL_RCC_OscConfig+0x270>)
 800640a:	689b      	ldr	r3, [r3, #8]
 800640c:	091b      	lsrs	r3, r3, #4
 800640e:	f003 030f 	and.w	r3, r3, #15
 8006412:	4950      	ldr	r1, [pc, #320]	; (8006554 <HAL_RCC_OscConfig+0x274>)
 8006414:	5ccb      	ldrb	r3, [r1, r3]
 8006416:	f003 031f 	and.w	r3, r3, #31
 800641a:	fa22 f303 	lsr.w	r3, r2, r3
 800641e:	4a4e      	ldr	r2, [pc, #312]	; (8006558 <HAL_RCC_OscConfig+0x278>)
 8006420:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8006422:	4b4e      	ldr	r3, [pc, #312]	; (800655c <HAL_RCC_OscConfig+0x27c>)
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	4618      	mov	r0, r3
 8006428:	f7fe f91e 	bl	8004668 <HAL_InitTick>
 800642c:	4603      	mov	r3, r0
 800642e:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8006430:	7bfb      	ldrb	r3, [r7, #15]
 8006432:	2b00      	cmp	r3, #0
 8006434:	d052      	beq.n	80064dc <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8006436:	7bfb      	ldrb	r3, [r7, #15]
 8006438:	e35e      	b.n	8006af8 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	699b      	ldr	r3, [r3, #24]
 800643e:	2b00      	cmp	r3, #0
 8006440:	d032      	beq.n	80064a8 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8006442:	4b43      	ldr	r3, [pc, #268]	; (8006550 <HAL_RCC_OscConfig+0x270>)
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	4a42      	ldr	r2, [pc, #264]	; (8006550 <HAL_RCC_OscConfig+0x270>)
 8006448:	f043 0301 	orr.w	r3, r3, #1
 800644c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800644e:	f7fe f95b 	bl	8004708 <HAL_GetTick>
 8006452:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006454:	e008      	b.n	8006468 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006456:	f7fe f957 	bl	8004708 <HAL_GetTick>
 800645a:	4602      	mov	r2, r0
 800645c:	693b      	ldr	r3, [r7, #16]
 800645e:	1ad3      	subs	r3, r2, r3
 8006460:	2b02      	cmp	r3, #2
 8006462:	d901      	bls.n	8006468 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8006464:	2303      	movs	r3, #3
 8006466:	e347      	b.n	8006af8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006468:	4b39      	ldr	r3, [pc, #228]	; (8006550 <HAL_RCC_OscConfig+0x270>)
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	f003 0302 	and.w	r3, r3, #2
 8006470:	2b00      	cmp	r3, #0
 8006472:	d0f0      	beq.n	8006456 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006474:	4b36      	ldr	r3, [pc, #216]	; (8006550 <HAL_RCC_OscConfig+0x270>)
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	4a35      	ldr	r2, [pc, #212]	; (8006550 <HAL_RCC_OscConfig+0x270>)
 800647a:	f043 0308 	orr.w	r3, r3, #8
 800647e:	6013      	str	r3, [r2, #0]
 8006480:	4b33      	ldr	r3, [pc, #204]	; (8006550 <HAL_RCC_OscConfig+0x270>)
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	6a1b      	ldr	r3, [r3, #32]
 800648c:	4930      	ldr	r1, [pc, #192]	; (8006550 <HAL_RCC_OscConfig+0x270>)
 800648e:	4313      	orrs	r3, r2
 8006490:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006492:	4b2f      	ldr	r3, [pc, #188]	; (8006550 <HAL_RCC_OscConfig+0x270>)
 8006494:	685b      	ldr	r3, [r3, #4]
 8006496:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	69db      	ldr	r3, [r3, #28]
 800649e:	021b      	lsls	r3, r3, #8
 80064a0:	492b      	ldr	r1, [pc, #172]	; (8006550 <HAL_RCC_OscConfig+0x270>)
 80064a2:	4313      	orrs	r3, r2
 80064a4:	604b      	str	r3, [r1, #4]
 80064a6:	e01a      	b.n	80064de <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80064a8:	4b29      	ldr	r3, [pc, #164]	; (8006550 <HAL_RCC_OscConfig+0x270>)
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	4a28      	ldr	r2, [pc, #160]	; (8006550 <HAL_RCC_OscConfig+0x270>)
 80064ae:	f023 0301 	bic.w	r3, r3, #1
 80064b2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80064b4:	f7fe f928 	bl	8004708 <HAL_GetTick>
 80064b8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80064ba:	e008      	b.n	80064ce <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80064bc:	f7fe f924 	bl	8004708 <HAL_GetTick>
 80064c0:	4602      	mov	r2, r0
 80064c2:	693b      	ldr	r3, [r7, #16]
 80064c4:	1ad3      	subs	r3, r2, r3
 80064c6:	2b02      	cmp	r3, #2
 80064c8:	d901      	bls.n	80064ce <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 80064ca:	2303      	movs	r3, #3
 80064cc:	e314      	b.n	8006af8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80064ce:	4b20      	ldr	r3, [pc, #128]	; (8006550 <HAL_RCC_OscConfig+0x270>)
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	f003 0302 	and.w	r3, r3, #2
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d1f0      	bne.n	80064bc <HAL_RCC_OscConfig+0x1dc>
 80064da:	e000      	b.n	80064de <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80064dc:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	f003 0301 	and.w	r3, r3, #1
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	d073      	beq.n	80065d2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80064ea:	69bb      	ldr	r3, [r7, #24]
 80064ec:	2b08      	cmp	r3, #8
 80064ee:	d005      	beq.n	80064fc <HAL_RCC_OscConfig+0x21c>
 80064f0:	69bb      	ldr	r3, [r7, #24]
 80064f2:	2b0c      	cmp	r3, #12
 80064f4:	d10e      	bne.n	8006514 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80064f6:	697b      	ldr	r3, [r7, #20]
 80064f8:	2b03      	cmp	r3, #3
 80064fa:	d10b      	bne.n	8006514 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80064fc:	4b14      	ldr	r3, [pc, #80]	; (8006550 <HAL_RCC_OscConfig+0x270>)
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006504:	2b00      	cmp	r3, #0
 8006506:	d063      	beq.n	80065d0 <HAL_RCC_OscConfig+0x2f0>
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	685b      	ldr	r3, [r3, #4]
 800650c:	2b00      	cmp	r3, #0
 800650e:	d15f      	bne.n	80065d0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8006510:	2301      	movs	r3, #1
 8006512:	e2f1      	b.n	8006af8 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	685b      	ldr	r3, [r3, #4]
 8006518:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800651c:	d106      	bne.n	800652c <HAL_RCC_OscConfig+0x24c>
 800651e:	4b0c      	ldr	r3, [pc, #48]	; (8006550 <HAL_RCC_OscConfig+0x270>)
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	4a0b      	ldr	r2, [pc, #44]	; (8006550 <HAL_RCC_OscConfig+0x270>)
 8006524:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006528:	6013      	str	r3, [r2, #0]
 800652a:	e025      	b.n	8006578 <HAL_RCC_OscConfig+0x298>
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	685b      	ldr	r3, [r3, #4]
 8006530:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006534:	d114      	bne.n	8006560 <HAL_RCC_OscConfig+0x280>
 8006536:	4b06      	ldr	r3, [pc, #24]	; (8006550 <HAL_RCC_OscConfig+0x270>)
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	4a05      	ldr	r2, [pc, #20]	; (8006550 <HAL_RCC_OscConfig+0x270>)
 800653c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006540:	6013      	str	r3, [r2, #0]
 8006542:	4b03      	ldr	r3, [pc, #12]	; (8006550 <HAL_RCC_OscConfig+0x270>)
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	4a02      	ldr	r2, [pc, #8]	; (8006550 <HAL_RCC_OscConfig+0x270>)
 8006548:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800654c:	6013      	str	r3, [r2, #0]
 800654e:	e013      	b.n	8006578 <HAL_RCC_OscConfig+0x298>
 8006550:	40021000 	.word	0x40021000
 8006554:	0801dcc4 	.word	0x0801dcc4
 8006558:	20000000 	.word	0x20000000
 800655c:	20000004 	.word	0x20000004
 8006560:	4ba0      	ldr	r3, [pc, #640]	; (80067e4 <HAL_RCC_OscConfig+0x504>)
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	4a9f      	ldr	r2, [pc, #636]	; (80067e4 <HAL_RCC_OscConfig+0x504>)
 8006566:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800656a:	6013      	str	r3, [r2, #0]
 800656c:	4b9d      	ldr	r3, [pc, #628]	; (80067e4 <HAL_RCC_OscConfig+0x504>)
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	4a9c      	ldr	r2, [pc, #624]	; (80067e4 <HAL_RCC_OscConfig+0x504>)
 8006572:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006576:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	685b      	ldr	r3, [r3, #4]
 800657c:	2b00      	cmp	r3, #0
 800657e:	d013      	beq.n	80065a8 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006580:	f7fe f8c2 	bl	8004708 <HAL_GetTick>
 8006584:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006586:	e008      	b.n	800659a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006588:	f7fe f8be 	bl	8004708 <HAL_GetTick>
 800658c:	4602      	mov	r2, r0
 800658e:	693b      	ldr	r3, [r7, #16]
 8006590:	1ad3      	subs	r3, r2, r3
 8006592:	2b64      	cmp	r3, #100	; 0x64
 8006594:	d901      	bls.n	800659a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8006596:	2303      	movs	r3, #3
 8006598:	e2ae      	b.n	8006af8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800659a:	4b92      	ldr	r3, [pc, #584]	; (80067e4 <HAL_RCC_OscConfig+0x504>)
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d0f0      	beq.n	8006588 <HAL_RCC_OscConfig+0x2a8>
 80065a6:	e014      	b.n	80065d2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80065a8:	f7fe f8ae 	bl	8004708 <HAL_GetTick>
 80065ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80065ae:	e008      	b.n	80065c2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80065b0:	f7fe f8aa 	bl	8004708 <HAL_GetTick>
 80065b4:	4602      	mov	r2, r0
 80065b6:	693b      	ldr	r3, [r7, #16]
 80065b8:	1ad3      	subs	r3, r2, r3
 80065ba:	2b64      	cmp	r3, #100	; 0x64
 80065bc:	d901      	bls.n	80065c2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80065be:	2303      	movs	r3, #3
 80065c0:	e29a      	b.n	8006af8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80065c2:	4b88      	ldr	r3, [pc, #544]	; (80067e4 <HAL_RCC_OscConfig+0x504>)
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d1f0      	bne.n	80065b0 <HAL_RCC_OscConfig+0x2d0>
 80065ce:	e000      	b.n	80065d2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80065d0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	f003 0302 	and.w	r3, r3, #2
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d060      	beq.n	80066a0 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80065de:	69bb      	ldr	r3, [r7, #24]
 80065e0:	2b04      	cmp	r3, #4
 80065e2:	d005      	beq.n	80065f0 <HAL_RCC_OscConfig+0x310>
 80065e4:	69bb      	ldr	r3, [r7, #24]
 80065e6:	2b0c      	cmp	r3, #12
 80065e8:	d119      	bne.n	800661e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80065ea:	697b      	ldr	r3, [r7, #20]
 80065ec:	2b02      	cmp	r3, #2
 80065ee:	d116      	bne.n	800661e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80065f0:	4b7c      	ldr	r3, [pc, #496]	; (80067e4 <HAL_RCC_OscConfig+0x504>)
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	d005      	beq.n	8006608 <HAL_RCC_OscConfig+0x328>
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	68db      	ldr	r3, [r3, #12]
 8006600:	2b00      	cmp	r3, #0
 8006602:	d101      	bne.n	8006608 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8006604:	2301      	movs	r3, #1
 8006606:	e277      	b.n	8006af8 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006608:	4b76      	ldr	r3, [pc, #472]	; (80067e4 <HAL_RCC_OscConfig+0x504>)
 800660a:	685b      	ldr	r3, [r3, #4]
 800660c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	691b      	ldr	r3, [r3, #16]
 8006614:	061b      	lsls	r3, r3, #24
 8006616:	4973      	ldr	r1, [pc, #460]	; (80067e4 <HAL_RCC_OscConfig+0x504>)
 8006618:	4313      	orrs	r3, r2
 800661a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800661c:	e040      	b.n	80066a0 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	68db      	ldr	r3, [r3, #12]
 8006622:	2b00      	cmp	r3, #0
 8006624:	d023      	beq.n	800666e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006626:	4b6f      	ldr	r3, [pc, #444]	; (80067e4 <HAL_RCC_OscConfig+0x504>)
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	4a6e      	ldr	r2, [pc, #440]	; (80067e4 <HAL_RCC_OscConfig+0x504>)
 800662c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006630:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006632:	f7fe f869 	bl	8004708 <HAL_GetTick>
 8006636:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006638:	e008      	b.n	800664c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800663a:	f7fe f865 	bl	8004708 <HAL_GetTick>
 800663e:	4602      	mov	r2, r0
 8006640:	693b      	ldr	r3, [r7, #16]
 8006642:	1ad3      	subs	r3, r2, r3
 8006644:	2b02      	cmp	r3, #2
 8006646:	d901      	bls.n	800664c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8006648:	2303      	movs	r3, #3
 800664a:	e255      	b.n	8006af8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800664c:	4b65      	ldr	r3, [pc, #404]	; (80067e4 <HAL_RCC_OscConfig+0x504>)
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006654:	2b00      	cmp	r3, #0
 8006656:	d0f0      	beq.n	800663a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006658:	4b62      	ldr	r3, [pc, #392]	; (80067e4 <HAL_RCC_OscConfig+0x504>)
 800665a:	685b      	ldr	r3, [r3, #4]
 800665c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	691b      	ldr	r3, [r3, #16]
 8006664:	061b      	lsls	r3, r3, #24
 8006666:	495f      	ldr	r1, [pc, #380]	; (80067e4 <HAL_RCC_OscConfig+0x504>)
 8006668:	4313      	orrs	r3, r2
 800666a:	604b      	str	r3, [r1, #4]
 800666c:	e018      	b.n	80066a0 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800666e:	4b5d      	ldr	r3, [pc, #372]	; (80067e4 <HAL_RCC_OscConfig+0x504>)
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	4a5c      	ldr	r2, [pc, #368]	; (80067e4 <HAL_RCC_OscConfig+0x504>)
 8006674:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006678:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800667a:	f7fe f845 	bl	8004708 <HAL_GetTick>
 800667e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006680:	e008      	b.n	8006694 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006682:	f7fe f841 	bl	8004708 <HAL_GetTick>
 8006686:	4602      	mov	r2, r0
 8006688:	693b      	ldr	r3, [r7, #16]
 800668a:	1ad3      	subs	r3, r2, r3
 800668c:	2b02      	cmp	r3, #2
 800668e:	d901      	bls.n	8006694 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8006690:	2303      	movs	r3, #3
 8006692:	e231      	b.n	8006af8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006694:	4b53      	ldr	r3, [pc, #332]	; (80067e4 <HAL_RCC_OscConfig+0x504>)
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800669c:	2b00      	cmp	r3, #0
 800669e:	d1f0      	bne.n	8006682 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	f003 0308 	and.w	r3, r3, #8
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d03c      	beq.n	8006726 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	695b      	ldr	r3, [r3, #20]
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	d01c      	beq.n	80066ee <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80066b4:	4b4b      	ldr	r3, [pc, #300]	; (80067e4 <HAL_RCC_OscConfig+0x504>)
 80066b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80066ba:	4a4a      	ldr	r2, [pc, #296]	; (80067e4 <HAL_RCC_OscConfig+0x504>)
 80066bc:	f043 0301 	orr.w	r3, r3, #1
 80066c0:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80066c4:	f7fe f820 	bl	8004708 <HAL_GetTick>
 80066c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80066ca:	e008      	b.n	80066de <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80066cc:	f7fe f81c 	bl	8004708 <HAL_GetTick>
 80066d0:	4602      	mov	r2, r0
 80066d2:	693b      	ldr	r3, [r7, #16]
 80066d4:	1ad3      	subs	r3, r2, r3
 80066d6:	2b02      	cmp	r3, #2
 80066d8:	d901      	bls.n	80066de <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80066da:	2303      	movs	r3, #3
 80066dc:	e20c      	b.n	8006af8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80066de:	4b41      	ldr	r3, [pc, #260]	; (80067e4 <HAL_RCC_OscConfig+0x504>)
 80066e0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80066e4:	f003 0302 	and.w	r3, r3, #2
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d0ef      	beq.n	80066cc <HAL_RCC_OscConfig+0x3ec>
 80066ec:	e01b      	b.n	8006726 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80066ee:	4b3d      	ldr	r3, [pc, #244]	; (80067e4 <HAL_RCC_OscConfig+0x504>)
 80066f0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80066f4:	4a3b      	ldr	r2, [pc, #236]	; (80067e4 <HAL_RCC_OscConfig+0x504>)
 80066f6:	f023 0301 	bic.w	r3, r3, #1
 80066fa:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80066fe:	f7fe f803 	bl	8004708 <HAL_GetTick>
 8006702:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006704:	e008      	b.n	8006718 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006706:	f7fd ffff 	bl	8004708 <HAL_GetTick>
 800670a:	4602      	mov	r2, r0
 800670c:	693b      	ldr	r3, [r7, #16]
 800670e:	1ad3      	subs	r3, r2, r3
 8006710:	2b02      	cmp	r3, #2
 8006712:	d901      	bls.n	8006718 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8006714:	2303      	movs	r3, #3
 8006716:	e1ef      	b.n	8006af8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006718:	4b32      	ldr	r3, [pc, #200]	; (80067e4 <HAL_RCC_OscConfig+0x504>)
 800671a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800671e:	f003 0302 	and.w	r3, r3, #2
 8006722:	2b00      	cmp	r3, #0
 8006724:	d1ef      	bne.n	8006706 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	f003 0304 	and.w	r3, r3, #4
 800672e:	2b00      	cmp	r3, #0
 8006730:	f000 80a6 	beq.w	8006880 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006734:	2300      	movs	r3, #0
 8006736:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8006738:	4b2a      	ldr	r3, [pc, #168]	; (80067e4 <HAL_RCC_OscConfig+0x504>)
 800673a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800673c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006740:	2b00      	cmp	r3, #0
 8006742:	d10d      	bne.n	8006760 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006744:	4b27      	ldr	r3, [pc, #156]	; (80067e4 <HAL_RCC_OscConfig+0x504>)
 8006746:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006748:	4a26      	ldr	r2, [pc, #152]	; (80067e4 <HAL_RCC_OscConfig+0x504>)
 800674a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800674e:	6593      	str	r3, [r2, #88]	; 0x58
 8006750:	4b24      	ldr	r3, [pc, #144]	; (80067e4 <HAL_RCC_OscConfig+0x504>)
 8006752:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006754:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006758:	60bb      	str	r3, [r7, #8]
 800675a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800675c:	2301      	movs	r3, #1
 800675e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006760:	4b21      	ldr	r3, [pc, #132]	; (80067e8 <HAL_RCC_OscConfig+0x508>)
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006768:	2b00      	cmp	r3, #0
 800676a:	d118      	bne.n	800679e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800676c:	4b1e      	ldr	r3, [pc, #120]	; (80067e8 <HAL_RCC_OscConfig+0x508>)
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	4a1d      	ldr	r2, [pc, #116]	; (80067e8 <HAL_RCC_OscConfig+0x508>)
 8006772:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006776:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006778:	f7fd ffc6 	bl	8004708 <HAL_GetTick>
 800677c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800677e:	e008      	b.n	8006792 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006780:	f7fd ffc2 	bl	8004708 <HAL_GetTick>
 8006784:	4602      	mov	r2, r0
 8006786:	693b      	ldr	r3, [r7, #16]
 8006788:	1ad3      	subs	r3, r2, r3
 800678a:	2b02      	cmp	r3, #2
 800678c:	d901      	bls.n	8006792 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800678e:	2303      	movs	r3, #3
 8006790:	e1b2      	b.n	8006af8 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006792:	4b15      	ldr	r3, [pc, #84]	; (80067e8 <HAL_RCC_OscConfig+0x508>)
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800679a:	2b00      	cmp	r3, #0
 800679c:	d0f0      	beq.n	8006780 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	689b      	ldr	r3, [r3, #8]
 80067a2:	2b01      	cmp	r3, #1
 80067a4:	d108      	bne.n	80067b8 <HAL_RCC_OscConfig+0x4d8>
 80067a6:	4b0f      	ldr	r3, [pc, #60]	; (80067e4 <HAL_RCC_OscConfig+0x504>)
 80067a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80067ac:	4a0d      	ldr	r2, [pc, #52]	; (80067e4 <HAL_RCC_OscConfig+0x504>)
 80067ae:	f043 0301 	orr.w	r3, r3, #1
 80067b2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80067b6:	e029      	b.n	800680c <HAL_RCC_OscConfig+0x52c>
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	689b      	ldr	r3, [r3, #8]
 80067bc:	2b05      	cmp	r3, #5
 80067be:	d115      	bne.n	80067ec <HAL_RCC_OscConfig+0x50c>
 80067c0:	4b08      	ldr	r3, [pc, #32]	; (80067e4 <HAL_RCC_OscConfig+0x504>)
 80067c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80067c6:	4a07      	ldr	r2, [pc, #28]	; (80067e4 <HAL_RCC_OscConfig+0x504>)
 80067c8:	f043 0304 	orr.w	r3, r3, #4
 80067cc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80067d0:	4b04      	ldr	r3, [pc, #16]	; (80067e4 <HAL_RCC_OscConfig+0x504>)
 80067d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80067d6:	4a03      	ldr	r2, [pc, #12]	; (80067e4 <HAL_RCC_OscConfig+0x504>)
 80067d8:	f043 0301 	orr.w	r3, r3, #1
 80067dc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80067e0:	e014      	b.n	800680c <HAL_RCC_OscConfig+0x52c>
 80067e2:	bf00      	nop
 80067e4:	40021000 	.word	0x40021000
 80067e8:	40007000 	.word	0x40007000
 80067ec:	4b9a      	ldr	r3, [pc, #616]	; (8006a58 <HAL_RCC_OscConfig+0x778>)
 80067ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80067f2:	4a99      	ldr	r2, [pc, #612]	; (8006a58 <HAL_RCC_OscConfig+0x778>)
 80067f4:	f023 0301 	bic.w	r3, r3, #1
 80067f8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80067fc:	4b96      	ldr	r3, [pc, #600]	; (8006a58 <HAL_RCC_OscConfig+0x778>)
 80067fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006802:	4a95      	ldr	r2, [pc, #596]	; (8006a58 <HAL_RCC_OscConfig+0x778>)
 8006804:	f023 0304 	bic.w	r3, r3, #4
 8006808:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	689b      	ldr	r3, [r3, #8]
 8006810:	2b00      	cmp	r3, #0
 8006812:	d016      	beq.n	8006842 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006814:	f7fd ff78 	bl	8004708 <HAL_GetTick>
 8006818:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800681a:	e00a      	b.n	8006832 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800681c:	f7fd ff74 	bl	8004708 <HAL_GetTick>
 8006820:	4602      	mov	r2, r0
 8006822:	693b      	ldr	r3, [r7, #16]
 8006824:	1ad3      	subs	r3, r2, r3
 8006826:	f241 3288 	movw	r2, #5000	; 0x1388
 800682a:	4293      	cmp	r3, r2
 800682c:	d901      	bls.n	8006832 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800682e:	2303      	movs	r3, #3
 8006830:	e162      	b.n	8006af8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006832:	4b89      	ldr	r3, [pc, #548]	; (8006a58 <HAL_RCC_OscConfig+0x778>)
 8006834:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006838:	f003 0302 	and.w	r3, r3, #2
 800683c:	2b00      	cmp	r3, #0
 800683e:	d0ed      	beq.n	800681c <HAL_RCC_OscConfig+0x53c>
 8006840:	e015      	b.n	800686e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006842:	f7fd ff61 	bl	8004708 <HAL_GetTick>
 8006846:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006848:	e00a      	b.n	8006860 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800684a:	f7fd ff5d 	bl	8004708 <HAL_GetTick>
 800684e:	4602      	mov	r2, r0
 8006850:	693b      	ldr	r3, [r7, #16]
 8006852:	1ad3      	subs	r3, r2, r3
 8006854:	f241 3288 	movw	r2, #5000	; 0x1388
 8006858:	4293      	cmp	r3, r2
 800685a:	d901      	bls.n	8006860 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800685c:	2303      	movs	r3, #3
 800685e:	e14b      	b.n	8006af8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006860:	4b7d      	ldr	r3, [pc, #500]	; (8006a58 <HAL_RCC_OscConfig+0x778>)
 8006862:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006866:	f003 0302 	and.w	r3, r3, #2
 800686a:	2b00      	cmp	r3, #0
 800686c:	d1ed      	bne.n	800684a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800686e:	7ffb      	ldrb	r3, [r7, #31]
 8006870:	2b01      	cmp	r3, #1
 8006872:	d105      	bne.n	8006880 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006874:	4b78      	ldr	r3, [pc, #480]	; (8006a58 <HAL_RCC_OscConfig+0x778>)
 8006876:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006878:	4a77      	ldr	r2, [pc, #476]	; (8006a58 <HAL_RCC_OscConfig+0x778>)
 800687a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800687e:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	f003 0320 	and.w	r3, r3, #32
 8006888:	2b00      	cmp	r3, #0
 800688a:	d03c      	beq.n	8006906 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006890:	2b00      	cmp	r3, #0
 8006892:	d01c      	beq.n	80068ce <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8006894:	4b70      	ldr	r3, [pc, #448]	; (8006a58 <HAL_RCC_OscConfig+0x778>)
 8006896:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800689a:	4a6f      	ldr	r2, [pc, #444]	; (8006a58 <HAL_RCC_OscConfig+0x778>)
 800689c:	f043 0301 	orr.w	r3, r3, #1
 80068a0:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80068a4:	f7fd ff30 	bl	8004708 <HAL_GetTick>
 80068a8:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80068aa:	e008      	b.n	80068be <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80068ac:	f7fd ff2c 	bl	8004708 <HAL_GetTick>
 80068b0:	4602      	mov	r2, r0
 80068b2:	693b      	ldr	r3, [r7, #16]
 80068b4:	1ad3      	subs	r3, r2, r3
 80068b6:	2b02      	cmp	r3, #2
 80068b8:	d901      	bls.n	80068be <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 80068ba:	2303      	movs	r3, #3
 80068bc:	e11c      	b.n	8006af8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80068be:	4b66      	ldr	r3, [pc, #408]	; (8006a58 <HAL_RCC_OscConfig+0x778>)
 80068c0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80068c4:	f003 0302 	and.w	r3, r3, #2
 80068c8:	2b00      	cmp	r3, #0
 80068ca:	d0ef      	beq.n	80068ac <HAL_RCC_OscConfig+0x5cc>
 80068cc:	e01b      	b.n	8006906 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80068ce:	4b62      	ldr	r3, [pc, #392]	; (8006a58 <HAL_RCC_OscConfig+0x778>)
 80068d0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80068d4:	4a60      	ldr	r2, [pc, #384]	; (8006a58 <HAL_RCC_OscConfig+0x778>)
 80068d6:	f023 0301 	bic.w	r3, r3, #1
 80068da:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80068de:	f7fd ff13 	bl	8004708 <HAL_GetTick>
 80068e2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80068e4:	e008      	b.n	80068f8 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80068e6:	f7fd ff0f 	bl	8004708 <HAL_GetTick>
 80068ea:	4602      	mov	r2, r0
 80068ec:	693b      	ldr	r3, [r7, #16]
 80068ee:	1ad3      	subs	r3, r2, r3
 80068f0:	2b02      	cmp	r3, #2
 80068f2:	d901      	bls.n	80068f8 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80068f4:	2303      	movs	r3, #3
 80068f6:	e0ff      	b.n	8006af8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80068f8:	4b57      	ldr	r3, [pc, #348]	; (8006a58 <HAL_RCC_OscConfig+0x778>)
 80068fa:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80068fe:	f003 0302 	and.w	r3, r3, #2
 8006902:	2b00      	cmp	r3, #0
 8006904:	d1ef      	bne.n	80068e6 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800690a:	2b00      	cmp	r3, #0
 800690c:	f000 80f3 	beq.w	8006af6 <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006914:	2b02      	cmp	r3, #2
 8006916:	f040 80c9 	bne.w	8006aac <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800691a:	4b4f      	ldr	r3, [pc, #316]	; (8006a58 <HAL_RCC_OscConfig+0x778>)
 800691c:	68db      	ldr	r3, [r3, #12]
 800691e:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006920:	697b      	ldr	r3, [r7, #20]
 8006922:	f003 0203 	and.w	r2, r3, #3
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800692a:	429a      	cmp	r2, r3
 800692c:	d12c      	bne.n	8006988 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800692e:	697b      	ldr	r3, [r7, #20]
 8006930:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006938:	3b01      	subs	r3, #1
 800693a:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800693c:	429a      	cmp	r2, r3
 800693e:	d123      	bne.n	8006988 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006940:	697b      	ldr	r3, [r7, #20]
 8006942:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800694a:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800694c:	429a      	cmp	r2, r3
 800694e:	d11b      	bne.n	8006988 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006950:	697b      	ldr	r3, [r7, #20]
 8006952:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800695a:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800695c:	429a      	cmp	r2, r3
 800695e:	d113      	bne.n	8006988 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006960:	697b      	ldr	r3, [r7, #20]
 8006962:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800696a:	085b      	lsrs	r3, r3, #1
 800696c:	3b01      	subs	r3, #1
 800696e:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006970:	429a      	cmp	r2, r3
 8006972:	d109      	bne.n	8006988 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8006974:	697b      	ldr	r3, [r7, #20]
 8006976:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800697e:	085b      	lsrs	r3, r3, #1
 8006980:	3b01      	subs	r3, #1
 8006982:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006984:	429a      	cmp	r2, r3
 8006986:	d06b      	beq.n	8006a60 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006988:	69bb      	ldr	r3, [r7, #24]
 800698a:	2b0c      	cmp	r3, #12
 800698c:	d062      	beq.n	8006a54 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800698e:	4b32      	ldr	r3, [pc, #200]	; (8006a58 <HAL_RCC_OscConfig+0x778>)
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006996:	2b00      	cmp	r3, #0
 8006998:	d001      	beq.n	800699e <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 800699a:	2301      	movs	r3, #1
 800699c:	e0ac      	b.n	8006af8 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800699e:	4b2e      	ldr	r3, [pc, #184]	; (8006a58 <HAL_RCC_OscConfig+0x778>)
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	4a2d      	ldr	r2, [pc, #180]	; (8006a58 <HAL_RCC_OscConfig+0x778>)
 80069a4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80069a8:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80069aa:	f7fd fead 	bl	8004708 <HAL_GetTick>
 80069ae:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80069b0:	e008      	b.n	80069c4 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80069b2:	f7fd fea9 	bl	8004708 <HAL_GetTick>
 80069b6:	4602      	mov	r2, r0
 80069b8:	693b      	ldr	r3, [r7, #16]
 80069ba:	1ad3      	subs	r3, r2, r3
 80069bc:	2b02      	cmp	r3, #2
 80069be:	d901      	bls.n	80069c4 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 80069c0:	2303      	movs	r3, #3
 80069c2:	e099      	b.n	8006af8 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80069c4:	4b24      	ldr	r3, [pc, #144]	; (8006a58 <HAL_RCC_OscConfig+0x778>)
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	d1f0      	bne.n	80069b2 <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80069d0:	4b21      	ldr	r3, [pc, #132]	; (8006a58 <HAL_RCC_OscConfig+0x778>)
 80069d2:	68da      	ldr	r2, [r3, #12]
 80069d4:	4b21      	ldr	r3, [pc, #132]	; (8006a5c <HAL_RCC_OscConfig+0x77c>)
 80069d6:	4013      	ands	r3, r2
 80069d8:	687a      	ldr	r2, [r7, #4]
 80069da:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80069dc:	687a      	ldr	r2, [r7, #4]
 80069de:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80069e0:	3a01      	subs	r2, #1
 80069e2:	0112      	lsls	r2, r2, #4
 80069e4:	4311      	orrs	r1, r2
 80069e6:	687a      	ldr	r2, [r7, #4]
 80069e8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80069ea:	0212      	lsls	r2, r2, #8
 80069ec:	4311      	orrs	r1, r2
 80069ee:	687a      	ldr	r2, [r7, #4]
 80069f0:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80069f2:	0852      	lsrs	r2, r2, #1
 80069f4:	3a01      	subs	r2, #1
 80069f6:	0552      	lsls	r2, r2, #21
 80069f8:	4311      	orrs	r1, r2
 80069fa:	687a      	ldr	r2, [r7, #4]
 80069fc:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80069fe:	0852      	lsrs	r2, r2, #1
 8006a00:	3a01      	subs	r2, #1
 8006a02:	0652      	lsls	r2, r2, #25
 8006a04:	4311      	orrs	r1, r2
 8006a06:	687a      	ldr	r2, [r7, #4]
 8006a08:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006a0a:	06d2      	lsls	r2, r2, #27
 8006a0c:	430a      	orrs	r2, r1
 8006a0e:	4912      	ldr	r1, [pc, #72]	; (8006a58 <HAL_RCC_OscConfig+0x778>)
 8006a10:	4313      	orrs	r3, r2
 8006a12:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8006a14:	4b10      	ldr	r3, [pc, #64]	; (8006a58 <HAL_RCC_OscConfig+0x778>)
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	4a0f      	ldr	r2, [pc, #60]	; (8006a58 <HAL_RCC_OscConfig+0x778>)
 8006a1a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006a1e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006a20:	4b0d      	ldr	r3, [pc, #52]	; (8006a58 <HAL_RCC_OscConfig+0x778>)
 8006a22:	68db      	ldr	r3, [r3, #12]
 8006a24:	4a0c      	ldr	r2, [pc, #48]	; (8006a58 <HAL_RCC_OscConfig+0x778>)
 8006a26:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006a2a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8006a2c:	f7fd fe6c 	bl	8004708 <HAL_GetTick>
 8006a30:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006a32:	e008      	b.n	8006a46 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006a34:	f7fd fe68 	bl	8004708 <HAL_GetTick>
 8006a38:	4602      	mov	r2, r0
 8006a3a:	693b      	ldr	r3, [r7, #16]
 8006a3c:	1ad3      	subs	r3, r2, r3
 8006a3e:	2b02      	cmp	r3, #2
 8006a40:	d901      	bls.n	8006a46 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 8006a42:	2303      	movs	r3, #3
 8006a44:	e058      	b.n	8006af8 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006a46:	4b04      	ldr	r3, [pc, #16]	; (8006a58 <HAL_RCC_OscConfig+0x778>)
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d0f0      	beq.n	8006a34 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006a52:	e050      	b.n	8006af6 <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8006a54:	2301      	movs	r3, #1
 8006a56:	e04f      	b.n	8006af8 <HAL_RCC_OscConfig+0x818>
 8006a58:	40021000 	.word	0x40021000
 8006a5c:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006a60:	4b27      	ldr	r3, [pc, #156]	; (8006b00 <HAL_RCC_OscConfig+0x820>)
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	d144      	bne.n	8006af6 <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8006a6c:	4b24      	ldr	r3, [pc, #144]	; (8006b00 <HAL_RCC_OscConfig+0x820>)
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	4a23      	ldr	r2, [pc, #140]	; (8006b00 <HAL_RCC_OscConfig+0x820>)
 8006a72:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006a76:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006a78:	4b21      	ldr	r3, [pc, #132]	; (8006b00 <HAL_RCC_OscConfig+0x820>)
 8006a7a:	68db      	ldr	r3, [r3, #12]
 8006a7c:	4a20      	ldr	r2, [pc, #128]	; (8006b00 <HAL_RCC_OscConfig+0x820>)
 8006a7e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006a82:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8006a84:	f7fd fe40 	bl	8004708 <HAL_GetTick>
 8006a88:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006a8a:	e008      	b.n	8006a9e <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006a8c:	f7fd fe3c 	bl	8004708 <HAL_GetTick>
 8006a90:	4602      	mov	r2, r0
 8006a92:	693b      	ldr	r3, [r7, #16]
 8006a94:	1ad3      	subs	r3, r2, r3
 8006a96:	2b02      	cmp	r3, #2
 8006a98:	d901      	bls.n	8006a9e <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 8006a9a:	2303      	movs	r3, #3
 8006a9c:	e02c      	b.n	8006af8 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006a9e:	4b18      	ldr	r3, [pc, #96]	; (8006b00 <HAL_RCC_OscConfig+0x820>)
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	d0f0      	beq.n	8006a8c <HAL_RCC_OscConfig+0x7ac>
 8006aaa:	e024      	b.n	8006af6 <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006aac:	69bb      	ldr	r3, [r7, #24]
 8006aae:	2b0c      	cmp	r3, #12
 8006ab0:	d01f      	beq.n	8006af2 <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006ab2:	4b13      	ldr	r3, [pc, #76]	; (8006b00 <HAL_RCC_OscConfig+0x820>)
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	4a12      	ldr	r2, [pc, #72]	; (8006b00 <HAL_RCC_OscConfig+0x820>)
 8006ab8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006abc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006abe:	f7fd fe23 	bl	8004708 <HAL_GetTick>
 8006ac2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006ac4:	e008      	b.n	8006ad8 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006ac6:	f7fd fe1f 	bl	8004708 <HAL_GetTick>
 8006aca:	4602      	mov	r2, r0
 8006acc:	693b      	ldr	r3, [r7, #16]
 8006ace:	1ad3      	subs	r3, r2, r3
 8006ad0:	2b02      	cmp	r3, #2
 8006ad2:	d901      	bls.n	8006ad8 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 8006ad4:	2303      	movs	r3, #3
 8006ad6:	e00f      	b.n	8006af8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006ad8:	4b09      	ldr	r3, [pc, #36]	; (8006b00 <HAL_RCC_OscConfig+0x820>)
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	d1f0      	bne.n	8006ac6 <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8006ae4:	4b06      	ldr	r3, [pc, #24]	; (8006b00 <HAL_RCC_OscConfig+0x820>)
 8006ae6:	68da      	ldr	r2, [r3, #12]
 8006ae8:	4905      	ldr	r1, [pc, #20]	; (8006b00 <HAL_RCC_OscConfig+0x820>)
 8006aea:	4b06      	ldr	r3, [pc, #24]	; (8006b04 <HAL_RCC_OscConfig+0x824>)
 8006aec:	4013      	ands	r3, r2
 8006aee:	60cb      	str	r3, [r1, #12]
 8006af0:	e001      	b.n	8006af6 <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8006af2:	2301      	movs	r3, #1
 8006af4:	e000      	b.n	8006af8 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 8006af6:	2300      	movs	r3, #0
}
 8006af8:	4618      	mov	r0, r3
 8006afa:	3720      	adds	r7, #32
 8006afc:	46bd      	mov	sp, r7
 8006afe:	bd80      	pop	{r7, pc}
 8006b00:	40021000 	.word	0x40021000
 8006b04:	feeefffc 	.word	0xfeeefffc

08006b08 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006b08:	b580      	push	{r7, lr}
 8006b0a:	b084      	sub	sp, #16
 8006b0c:	af00      	add	r7, sp, #0
 8006b0e:	6078      	str	r0, [r7, #4]
 8006b10:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	2b00      	cmp	r3, #0
 8006b16:	d101      	bne.n	8006b1c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006b18:	2301      	movs	r3, #1
 8006b1a:	e0e7      	b.n	8006cec <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006b1c:	4b75      	ldr	r3, [pc, #468]	; (8006cf4 <HAL_RCC_ClockConfig+0x1ec>)
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	f003 0307 	and.w	r3, r3, #7
 8006b24:	683a      	ldr	r2, [r7, #0]
 8006b26:	429a      	cmp	r2, r3
 8006b28:	d910      	bls.n	8006b4c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006b2a:	4b72      	ldr	r3, [pc, #456]	; (8006cf4 <HAL_RCC_ClockConfig+0x1ec>)
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	f023 0207 	bic.w	r2, r3, #7
 8006b32:	4970      	ldr	r1, [pc, #448]	; (8006cf4 <HAL_RCC_ClockConfig+0x1ec>)
 8006b34:	683b      	ldr	r3, [r7, #0]
 8006b36:	4313      	orrs	r3, r2
 8006b38:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006b3a:	4b6e      	ldr	r3, [pc, #440]	; (8006cf4 <HAL_RCC_ClockConfig+0x1ec>)
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	f003 0307 	and.w	r3, r3, #7
 8006b42:	683a      	ldr	r2, [r7, #0]
 8006b44:	429a      	cmp	r2, r3
 8006b46:	d001      	beq.n	8006b4c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8006b48:	2301      	movs	r3, #1
 8006b4a:	e0cf      	b.n	8006cec <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	f003 0302 	and.w	r3, r3, #2
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	d010      	beq.n	8006b7a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	689a      	ldr	r2, [r3, #8]
 8006b5c:	4b66      	ldr	r3, [pc, #408]	; (8006cf8 <HAL_RCC_ClockConfig+0x1f0>)
 8006b5e:	689b      	ldr	r3, [r3, #8]
 8006b60:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006b64:	429a      	cmp	r2, r3
 8006b66:	d908      	bls.n	8006b7a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006b68:	4b63      	ldr	r3, [pc, #396]	; (8006cf8 <HAL_RCC_ClockConfig+0x1f0>)
 8006b6a:	689b      	ldr	r3, [r3, #8]
 8006b6c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	689b      	ldr	r3, [r3, #8]
 8006b74:	4960      	ldr	r1, [pc, #384]	; (8006cf8 <HAL_RCC_ClockConfig+0x1f0>)
 8006b76:	4313      	orrs	r3, r2
 8006b78:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	f003 0301 	and.w	r3, r3, #1
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	d04c      	beq.n	8006c20 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	685b      	ldr	r3, [r3, #4]
 8006b8a:	2b03      	cmp	r3, #3
 8006b8c:	d107      	bne.n	8006b9e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006b8e:	4b5a      	ldr	r3, [pc, #360]	; (8006cf8 <HAL_RCC_ClockConfig+0x1f0>)
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d121      	bne.n	8006bde <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8006b9a:	2301      	movs	r3, #1
 8006b9c:	e0a6      	b.n	8006cec <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	685b      	ldr	r3, [r3, #4]
 8006ba2:	2b02      	cmp	r3, #2
 8006ba4:	d107      	bne.n	8006bb6 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006ba6:	4b54      	ldr	r3, [pc, #336]	; (8006cf8 <HAL_RCC_ClockConfig+0x1f0>)
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	d115      	bne.n	8006bde <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8006bb2:	2301      	movs	r3, #1
 8006bb4:	e09a      	b.n	8006cec <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	685b      	ldr	r3, [r3, #4]
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d107      	bne.n	8006bce <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006bbe:	4b4e      	ldr	r3, [pc, #312]	; (8006cf8 <HAL_RCC_ClockConfig+0x1f0>)
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	f003 0302 	and.w	r3, r3, #2
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	d109      	bne.n	8006bde <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8006bca:	2301      	movs	r3, #1
 8006bcc:	e08e      	b.n	8006cec <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006bce:	4b4a      	ldr	r3, [pc, #296]	; (8006cf8 <HAL_RCC_ClockConfig+0x1f0>)
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d101      	bne.n	8006bde <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8006bda:	2301      	movs	r3, #1
 8006bdc:	e086      	b.n	8006cec <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006bde:	4b46      	ldr	r3, [pc, #280]	; (8006cf8 <HAL_RCC_ClockConfig+0x1f0>)
 8006be0:	689b      	ldr	r3, [r3, #8]
 8006be2:	f023 0203 	bic.w	r2, r3, #3
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	685b      	ldr	r3, [r3, #4]
 8006bea:	4943      	ldr	r1, [pc, #268]	; (8006cf8 <HAL_RCC_ClockConfig+0x1f0>)
 8006bec:	4313      	orrs	r3, r2
 8006bee:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006bf0:	f7fd fd8a 	bl	8004708 <HAL_GetTick>
 8006bf4:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006bf6:	e00a      	b.n	8006c0e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006bf8:	f7fd fd86 	bl	8004708 <HAL_GetTick>
 8006bfc:	4602      	mov	r2, r0
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	1ad3      	subs	r3, r2, r3
 8006c02:	f241 3288 	movw	r2, #5000	; 0x1388
 8006c06:	4293      	cmp	r3, r2
 8006c08:	d901      	bls.n	8006c0e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8006c0a:	2303      	movs	r3, #3
 8006c0c:	e06e      	b.n	8006cec <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006c0e:	4b3a      	ldr	r3, [pc, #232]	; (8006cf8 <HAL_RCC_ClockConfig+0x1f0>)
 8006c10:	689b      	ldr	r3, [r3, #8]
 8006c12:	f003 020c 	and.w	r2, r3, #12
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	685b      	ldr	r3, [r3, #4]
 8006c1a:	009b      	lsls	r3, r3, #2
 8006c1c:	429a      	cmp	r2, r3
 8006c1e:	d1eb      	bne.n	8006bf8 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	f003 0302 	and.w	r3, r3, #2
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	d010      	beq.n	8006c4e <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	689a      	ldr	r2, [r3, #8]
 8006c30:	4b31      	ldr	r3, [pc, #196]	; (8006cf8 <HAL_RCC_ClockConfig+0x1f0>)
 8006c32:	689b      	ldr	r3, [r3, #8]
 8006c34:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006c38:	429a      	cmp	r2, r3
 8006c3a:	d208      	bcs.n	8006c4e <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006c3c:	4b2e      	ldr	r3, [pc, #184]	; (8006cf8 <HAL_RCC_ClockConfig+0x1f0>)
 8006c3e:	689b      	ldr	r3, [r3, #8]
 8006c40:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	689b      	ldr	r3, [r3, #8]
 8006c48:	492b      	ldr	r1, [pc, #172]	; (8006cf8 <HAL_RCC_ClockConfig+0x1f0>)
 8006c4a:	4313      	orrs	r3, r2
 8006c4c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006c4e:	4b29      	ldr	r3, [pc, #164]	; (8006cf4 <HAL_RCC_ClockConfig+0x1ec>)
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	f003 0307 	and.w	r3, r3, #7
 8006c56:	683a      	ldr	r2, [r7, #0]
 8006c58:	429a      	cmp	r2, r3
 8006c5a:	d210      	bcs.n	8006c7e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006c5c:	4b25      	ldr	r3, [pc, #148]	; (8006cf4 <HAL_RCC_ClockConfig+0x1ec>)
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	f023 0207 	bic.w	r2, r3, #7
 8006c64:	4923      	ldr	r1, [pc, #140]	; (8006cf4 <HAL_RCC_ClockConfig+0x1ec>)
 8006c66:	683b      	ldr	r3, [r7, #0]
 8006c68:	4313      	orrs	r3, r2
 8006c6a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006c6c:	4b21      	ldr	r3, [pc, #132]	; (8006cf4 <HAL_RCC_ClockConfig+0x1ec>)
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	f003 0307 	and.w	r3, r3, #7
 8006c74:	683a      	ldr	r2, [r7, #0]
 8006c76:	429a      	cmp	r2, r3
 8006c78:	d001      	beq.n	8006c7e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8006c7a:	2301      	movs	r3, #1
 8006c7c:	e036      	b.n	8006cec <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	f003 0304 	and.w	r3, r3, #4
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	d008      	beq.n	8006c9c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006c8a:	4b1b      	ldr	r3, [pc, #108]	; (8006cf8 <HAL_RCC_ClockConfig+0x1f0>)
 8006c8c:	689b      	ldr	r3, [r3, #8]
 8006c8e:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	68db      	ldr	r3, [r3, #12]
 8006c96:	4918      	ldr	r1, [pc, #96]	; (8006cf8 <HAL_RCC_ClockConfig+0x1f0>)
 8006c98:	4313      	orrs	r3, r2
 8006c9a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	f003 0308 	and.w	r3, r3, #8
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	d009      	beq.n	8006cbc <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006ca8:	4b13      	ldr	r3, [pc, #76]	; (8006cf8 <HAL_RCC_ClockConfig+0x1f0>)
 8006caa:	689b      	ldr	r3, [r3, #8]
 8006cac:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	691b      	ldr	r3, [r3, #16]
 8006cb4:	00db      	lsls	r3, r3, #3
 8006cb6:	4910      	ldr	r1, [pc, #64]	; (8006cf8 <HAL_RCC_ClockConfig+0x1f0>)
 8006cb8:	4313      	orrs	r3, r2
 8006cba:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8006cbc:	f000 f824 	bl	8006d08 <HAL_RCC_GetSysClockFreq>
 8006cc0:	4602      	mov	r2, r0
 8006cc2:	4b0d      	ldr	r3, [pc, #52]	; (8006cf8 <HAL_RCC_ClockConfig+0x1f0>)
 8006cc4:	689b      	ldr	r3, [r3, #8]
 8006cc6:	091b      	lsrs	r3, r3, #4
 8006cc8:	f003 030f 	and.w	r3, r3, #15
 8006ccc:	490b      	ldr	r1, [pc, #44]	; (8006cfc <HAL_RCC_ClockConfig+0x1f4>)
 8006cce:	5ccb      	ldrb	r3, [r1, r3]
 8006cd0:	f003 031f 	and.w	r3, r3, #31
 8006cd4:	fa22 f303 	lsr.w	r3, r2, r3
 8006cd8:	4a09      	ldr	r2, [pc, #36]	; (8006d00 <HAL_RCC_ClockConfig+0x1f8>)
 8006cda:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8006cdc:	4b09      	ldr	r3, [pc, #36]	; (8006d04 <HAL_RCC_ClockConfig+0x1fc>)
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	4618      	mov	r0, r3
 8006ce2:	f7fd fcc1 	bl	8004668 <HAL_InitTick>
 8006ce6:	4603      	mov	r3, r0
 8006ce8:	72fb      	strb	r3, [r7, #11]

  return status;
 8006cea:	7afb      	ldrb	r3, [r7, #11]
}
 8006cec:	4618      	mov	r0, r3
 8006cee:	3710      	adds	r7, #16
 8006cf0:	46bd      	mov	sp, r7
 8006cf2:	bd80      	pop	{r7, pc}
 8006cf4:	40022000 	.word	0x40022000
 8006cf8:	40021000 	.word	0x40021000
 8006cfc:	0801dcc4 	.word	0x0801dcc4
 8006d00:	20000000 	.word	0x20000000
 8006d04:	20000004 	.word	0x20000004

08006d08 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006d08:	b480      	push	{r7}
 8006d0a:	b089      	sub	sp, #36	; 0x24
 8006d0c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8006d0e:	2300      	movs	r3, #0
 8006d10:	61fb      	str	r3, [r7, #28]
 8006d12:	2300      	movs	r3, #0
 8006d14:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006d16:	4b3e      	ldr	r3, [pc, #248]	; (8006e10 <HAL_RCC_GetSysClockFreq+0x108>)
 8006d18:	689b      	ldr	r3, [r3, #8]
 8006d1a:	f003 030c 	and.w	r3, r3, #12
 8006d1e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006d20:	4b3b      	ldr	r3, [pc, #236]	; (8006e10 <HAL_RCC_GetSysClockFreq+0x108>)
 8006d22:	68db      	ldr	r3, [r3, #12]
 8006d24:	f003 0303 	and.w	r3, r3, #3
 8006d28:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8006d2a:	693b      	ldr	r3, [r7, #16]
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	d005      	beq.n	8006d3c <HAL_RCC_GetSysClockFreq+0x34>
 8006d30:	693b      	ldr	r3, [r7, #16]
 8006d32:	2b0c      	cmp	r3, #12
 8006d34:	d121      	bne.n	8006d7a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	2b01      	cmp	r3, #1
 8006d3a:	d11e      	bne.n	8006d7a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8006d3c:	4b34      	ldr	r3, [pc, #208]	; (8006e10 <HAL_RCC_GetSysClockFreq+0x108>)
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	f003 0308 	and.w	r3, r3, #8
 8006d44:	2b00      	cmp	r3, #0
 8006d46:	d107      	bne.n	8006d58 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8006d48:	4b31      	ldr	r3, [pc, #196]	; (8006e10 <HAL_RCC_GetSysClockFreq+0x108>)
 8006d4a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006d4e:	0a1b      	lsrs	r3, r3, #8
 8006d50:	f003 030f 	and.w	r3, r3, #15
 8006d54:	61fb      	str	r3, [r7, #28]
 8006d56:	e005      	b.n	8006d64 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8006d58:	4b2d      	ldr	r3, [pc, #180]	; (8006e10 <HAL_RCC_GetSysClockFreq+0x108>)
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	091b      	lsrs	r3, r3, #4
 8006d5e:	f003 030f 	and.w	r3, r3, #15
 8006d62:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8006d64:	4a2b      	ldr	r2, [pc, #172]	; (8006e14 <HAL_RCC_GetSysClockFreq+0x10c>)
 8006d66:	69fb      	ldr	r3, [r7, #28]
 8006d68:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006d6c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006d6e:	693b      	ldr	r3, [r7, #16]
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d10d      	bne.n	8006d90 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8006d74:	69fb      	ldr	r3, [r7, #28]
 8006d76:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006d78:	e00a      	b.n	8006d90 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8006d7a:	693b      	ldr	r3, [r7, #16]
 8006d7c:	2b04      	cmp	r3, #4
 8006d7e:	d102      	bne.n	8006d86 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8006d80:	4b25      	ldr	r3, [pc, #148]	; (8006e18 <HAL_RCC_GetSysClockFreq+0x110>)
 8006d82:	61bb      	str	r3, [r7, #24]
 8006d84:	e004      	b.n	8006d90 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8006d86:	693b      	ldr	r3, [r7, #16]
 8006d88:	2b08      	cmp	r3, #8
 8006d8a:	d101      	bne.n	8006d90 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8006d8c:	4b23      	ldr	r3, [pc, #140]	; (8006e1c <HAL_RCC_GetSysClockFreq+0x114>)
 8006d8e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8006d90:	693b      	ldr	r3, [r7, #16]
 8006d92:	2b0c      	cmp	r3, #12
 8006d94:	d134      	bne.n	8006e00 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006d96:	4b1e      	ldr	r3, [pc, #120]	; (8006e10 <HAL_RCC_GetSysClockFreq+0x108>)
 8006d98:	68db      	ldr	r3, [r3, #12]
 8006d9a:	f003 0303 	and.w	r3, r3, #3
 8006d9e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8006da0:	68bb      	ldr	r3, [r7, #8]
 8006da2:	2b02      	cmp	r3, #2
 8006da4:	d003      	beq.n	8006dae <HAL_RCC_GetSysClockFreq+0xa6>
 8006da6:	68bb      	ldr	r3, [r7, #8]
 8006da8:	2b03      	cmp	r3, #3
 8006daa:	d003      	beq.n	8006db4 <HAL_RCC_GetSysClockFreq+0xac>
 8006dac:	e005      	b.n	8006dba <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8006dae:	4b1a      	ldr	r3, [pc, #104]	; (8006e18 <HAL_RCC_GetSysClockFreq+0x110>)
 8006db0:	617b      	str	r3, [r7, #20]
      break;
 8006db2:	e005      	b.n	8006dc0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8006db4:	4b19      	ldr	r3, [pc, #100]	; (8006e1c <HAL_RCC_GetSysClockFreq+0x114>)
 8006db6:	617b      	str	r3, [r7, #20]
      break;
 8006db8:	e002      	b.n	8006dc0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8006dba:	69fb      	ldr	r3, [r7, #28]
 8006dbc:	617b      	str	r3, [r7, #20]
      break;
 8006dbe:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006dc0:	4b13      	ldr	r3, [pc, #76]	; (8006e10 <HAL_RCC_GetSysClockFreq+0x108>)
 8006dc2:	68db      	ldr	r3, [r3, #12]
 8006dc4:	091b      	lsrs	r3, r3, #4
 8006dc6:	f003 0307 	and.w	r3, r3, #7
 8006dca:	3301      	adds	r3, #1
 8006dcc:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8006dce:	4b10      	ldr	r3, [pc, #64]	; (8006e10 <HAL_RCC_GetSysClockFreq+0x108>)
 8006dd0:	68db      	ldr	r3, [r3, #12]
 8006dd2:	0a1b      	lsrs	r3, r3, #8
 8006dd4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006dd8:	697a      	ldr	r2, [r7, #20]
 8006dda:	fb03 f202 	mul.w	r2, r3, r2
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	fbb2 f3f3 	udiv	r3, r2, r3
 8006de4:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006de6:	4b0a      	ldr	r3, [pc, #40]	; (8006e10 <HAL_RCC_GetSysClockFreq+0x108>)
 8006de8:	68db      	ldr	r3, [r3, #12]
 8006dea:	0e5b      	lsrs	r3, r3, #25
 8006dec:	f003 0303 	and.w	r3, r3, #3
 8006df0:	3301      	adds	r3, #1
 8006df2:	005b      	lsls	r3, r3, #1
 8006df4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8006df6:	697a      	ldr	r2, [r7, #20]
 8006df8:	683b      	ldr	r3, [r7, #0]
 8006dfa:	fbb2 f3f3 	udiv	r3, r2, r3
 8006dfe:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8006e00:	69bb      	ldr	r3, [r7, #24]
}
 8006e02:	4618      	mov	r0, r3
 8006e04:	3724      	adds	r7, #36	; 0x24
 8006e06:	46bd      	mov	sp, r7
 8006e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e0c:	4770      	bx	lr
 8006e0e:	bf00      	nop
 8006e10:	40021000 	.word	0x40021000
 8006e14:	0801dcdc 	.word	0x0801dcdc
 8006e18:	00f42400 	.word	0x00f42400
 8006e1c:	007a1200 	.word	0x007a1200

08006e20 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006e20:	b480      	push	{r7}
 8006e22:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006e24:	4b03      	ldr	r3, [pc, #12]	; (8006e34 <HAL_RCC_GetHCLKFreq+0x14>)
 8006e26:	681b      	ldr	r3, [r3, #0]
}
 8006e28:	4618      	mov	r0, r3
 8006e2a:	46bd      	mov	sp, r7
 8006e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e30:	4770      	bx	lr
 8006e32:	bf00      	nop
 8006e34:	20000000 	.word	0x20000000

08006e38 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006e38:	b580      	push	{r7, lr}
 8006e3a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8006e3c:	f7ff fff0 	bl	8006e20 <HAL_RCC_GetHCLKFreq>
 8006e40:	4602      	mov	r2, r0
 8006e42:	4b06      	ldr	r3, [pc, #24]	; (8006e5c <HAL_RCC_GetPCLK1Freq+0x24>)
 8006e44:	689b      	ldr	r3, [r3, #8]
 8006e46:	0a1b      	lsrs	r3, r3, #8
 8006e48:	f003 0307 	and.w	r3, r3, #7
 8006e4c:	4904      	ldr	r1, [pc, #16]	; (8006e60 <HAL_RCC_GetPCLK1Freq+0x28>)
 8006e4e:	5ccb      	ldrb	r3, [r1, r3]
 8006e50:	f003 031f 	and.w	r3, r3, #31
 8006e54:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006e58:	4618      	mov	r0, r3
 8006e5a:	bd80      	pop	{r7, pc}
 8006e5c:	40021000 	.word	0x40021000
 8006e60:	0801dcd4 	.word	0x0801dcd4

08006e64 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006e64:	b580      	push	{r7, lr}
 8006e66:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8006e68:	f7ff ffda 	bl	8006e20 <HAL_RCC_GetHCLKFreq>
 8006e6c:	4602      	mov	r2, r0
 8006e6e:	4b06      	ldr	r3, [pc, #24]	; (8006e88 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006e70:	689b      	ldr	r3, [r3, #8]
 8006e72:	0adb      	lsrs	r3, r3, #11
 8006e74:	f003 0307 	and.w	r3, r3, #7
 8006e78:	4904      	ldr	r1, [pc, #16]	; (8006e8c <HAL_RCC_GetPCLK2Freq+0x28>)
 8006e7a:	5ccb      	ldrb	r3, [r1, r3]
 8006e7c:	f003 031f 	and.w	r3, r3, #31
 8006e80:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006e84:	4618      	mov	r0, r3
 8006e86:	bd80      	pop	{r7, pc}
 8006e88:	40021000 	.word	0x40021000
 8006e8c:	0801dcd4 	.word	0x0801dcd4

08006e90 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8006e90:	b580      	push	{r7, lr}
 8006e92:	b086      	sub	sp, #24
 8006e94:	af00      	add	r7, sp, #0
 8006e96:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8006e98:	2300      	movs	r3, #0
 8006e9a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8006e9c:	4b2a      	ldr	r3, [pc, #168]	; (8006f48 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006e9e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006ea0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006ea4:	2b00      	cmp	r3, #0
 8006ea6:	d003      	beq.n	8006eb0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8006ea8:	f7ff f9b6 	bl	8006218 <HAL_PWREx_GetVoltageRange>
 8006eac:	6178      	str	r0, [r7, #20]
 8006eae:	e014      	b.n	8006eda <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8006eb0:	4b25      	ldr	r3, [pc, #148]	; (8006f48 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006eb2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006eb4:	4a24      	ldr	r2, [pc, #144]	; (8006f48 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006eb6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006eba:	6593      	str	r3, [r2, #88]	; 0x58
 8006ebc:	4b22      	ldr	r3, [pc, #136]	; (8006f48 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006ebe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006ec0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006ec4:	60fb      	str	r3, [r7, #12]
 8006ec6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8006ec8:	f7ff f9a6 	bl	8006218 <HAL_PWREx_GetVoltageRange>
 8006ecc:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8006ece:	4b1e      	ldr	r3, [pc, #120]	; (8006f48 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006ed0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006ed2:	4a1d      	ldr	r2, [pc, #116]	; (8006f48 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006ed4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006ed8:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006eda:	697b      	ldr	r3, [r7, #20]
 8006edc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006ee0:	d10b      	bne.n	8006efa <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	2b80      	cmp	r3, #128	; 0x80
 8006ee6:	d919      	bls.n	8006f1c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	2ba0      	cmp	r3, #160	; 0xa0
 8006eec:	d902      	bls.n	8006ef4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8006eee:	2302      	movs	r3, #2
 8006ef0:	613b      	str	r3, [r7, #16]
 8006ef2:	e013      	b.n	8006f1c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8006ef4:	2301      	movs	r3, #1
 8006ef6:	613b      	str	r3, [r7, #16]
 8006ef8:	e010      	b.n	8006f1c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	2b80      	cmp	r3, #128	; 0x80
 8006efe:	d902      	bls.n	8006f06 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8006f00:	2303      	movs	r3, #3
 8006f02:	613b      	str	r3, [r7, #16]
 8006f04:	e00a      	b.n	8006f1c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	2b80      	cmp	r3, #128	; 0x80
 8006f0a:	d102      	bne.n	8006f12 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8006f0c:	2302      	movs	r3, #2
 8006f0e:	613b      	str	r3, [r7, #16]
 8006f10:	e004      	b.n	8006f1c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	2b70      	cmp	r3, #112	; 0x70
 8006f16:	d101      	bne.n	8006f1c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8006f18:	2301      	movs	r3, #1
 8006f1a:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8006f1c:	4b0b      	ldr	r3, [pc, #44]	; (8006f4c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	f023 0207 	bic.w	r2, r3, #7
 8006f24:	4909      	ldr	r1, [pc, #36]	; (8006f4c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8006f26:	693b      	ldr	r3, [r7, #16]
 8006f28:	4313      	orrs	r3, r2
 8006f2a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8006f2c:	4b07      	ldr	r3, [pc, #28]	; (8006f4c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	f003 0307 	and.w	r3, r3, #7
 8006f34:	693a      	ldr	r2, [r7, #16]
 8006f36:	429a      	cmp	r2, r3
 8006f38:	d001      	beq.n	8006f3e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8006f3a:	2301      	movs	r3, #1
 8006f3c:	e000      	b.n	8006f40 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8006f3e:	2300      	movs	r3, #0
}
 8006f40:	4618      	mov	r0, r3
 8006f42:	3718      	adds	r7, #24
 8006f44:	46bd      	mov	sp, r7
 8006f46:	bd80      	pop	{r7, pc}
 8006f48:	40021000 	.word	0x40021000
 8006f4c:	40022000 	.word	0x40022000

08006f50 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006f50:	b580      	push	{r7, lr}
 8006f52:	b086      	sub	sp, #24
 8006f54:	af00      	add	r7, sp, #0
 8006f56:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006f58:	2300      	movs	r3, #0
 8006f5a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006f5c:	2300      	movs	r3, #0
 8006f5e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	d031      	beq.n	8006fd0 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006f70:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8006f74:	d01a      	beq.n	8006fac <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8006f76:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8006f7a:	d814      	bhi.n	8006fa6 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d009      	beq.n	8006f94 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8006f80:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006f84:	d10f      	bne.n	8006fa6 <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8006f86:	4b5d      	ldr	r3, [pc, #372]	; (80070fc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006f88:	68db      	ldr	r3, [r3, #12]
 8006f8a:	4a5c      	ldr	r2, [pc, #368]	; (80070fc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006f8c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006f90:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006f92:	e00c      	b.n	8006fae <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	3304      	adds	r3, #4
 8006f98:	2100      	movs	r1, #0
 8006f9a:	4618      	mov	r0, r3
 8006f9c:	f000 f9de 	bl	800735c <RCCEx_PLLSAI1_Config>
 8006fa0:	4603      	mov	r3, r0
 8006fa2:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006fa4:	e003      	b.n	8006fae <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006fa6:	2301      	movs	r3, #1
 8006fa8:	74fb      	strb	r3, [r7, #19]
      break;
 8006faa:	e000      	b.n	8006fae <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8006fac:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006fae:	7cfb      	ldrb	r3, [r7, #19]
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	d10b      	bne.n	8006fcc <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006fb4:	4b51      	ldr	r3, [pc, #324]	; (80070fc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006fb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006fba:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006fc2:	494e      	ldr	r1, [pc, #312]	; (80070fc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006fc4:	4313      	orrs	r3, r2
 8006fc6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8006fca:	e001      	b.n	8006fd0 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006fcc:	7cfb      	ldrb	r3, [r7, #19]
 8006fce:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006fd8:	2b00      	cmp	r3, #0
 8006fda:	f000 809e 	beq.w	800711a <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006fde:	2300      	movs	r3, #0
 8006fe0:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8006fe2:	4b46      	ldr	r3, [pc, #280]	; (80070fc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006fe4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006fe6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d101      	bne.n	8006ff2 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 8006fee:	2301      	movs	r3, #1
 8006ff0:	e000      	b.n	8006ff4 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 8006ff2:	2300      	movs	r3, #0
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	d00d      	beq.n	8007014 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006ff8:	4b40      	ldr	r3, [pc, #256]	; (80070fc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006ffa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006ffc:	4a3f      	ldr	r2, [pc, #252]	; (80070fc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006ffe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007002:	6593      	str	r3, [r2, #88]	; 0x58
 8007004:	4b3d      	ldr	r3, [pc, #244]	; (80070fc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007006:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007008:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800700c:	60bb      	str	r3, [r7, #8]
 800700e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007010:	2301      	movs	r3, #1
 8007012:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007014:	4b3a      	ldr	r3, [pc, #232]	; (8007100 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	4a39      	ldr	r2, [pc, #228]	; (8007100 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800701a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800701e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007020:	f7fd fb72 	bl	8004708 <HAL_GetTick>
 8007024:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8007026:	e009      	b.n	800703c <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007028:	f7fd fb6e 	bl	8004708 <HAL_GetTick>
 800702c:	4602      	mov	r2, r0
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	1ad3      	subs	r3, r2, r3
 8007032:	2b02      	cmp	r3, #2
 8007034:	d902      	bls.n	800703c <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 8007036:	2303      	movs	r3, #3
 8007038:	74fb      	strb	r3, [r7, #19]
        break;
 800703a:	e005      	b.n	8007048 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800703c:	4b30      	ldr	r3, [pc, #192]	; (8007100 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007044:	2b00      	cmp	r3, #0
 8007046:	d0ef      	beq.n	8007028 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8007048:	7cfb      	ldrb	r3, [r7, #19]
 800704a:	2b00      	cmp	r3, #0
 800704c:	d15a      	bne.n	8007104 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800704e:	4b2b      	ldr	r3, [pc, #172]	; (80070fc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007050:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007054:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007058:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800705a:	697b      	ldr	r3, [r7, #20]
 800705c:	2b00      	cmp	r3, #0
 800705e:	d01e      	beq.n	800709e <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007064:	697a      	ldr	r2, [r7, #20]
 8007066:	429a      	cmp	r2, r3
 8007068:	d019      	beq.n	800709e <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800706a:	4b24      	ldr	r3, [pc, #144]	; (80070fc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800706c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007070:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007074:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007076:	4b21      	ldr	r3, [pc, #132]	; (80070fc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007078:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800707c:	4a1f      	ldr	r2, [pc, #124]	; (80070fc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800707e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007082:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007086:	4b1d      	ldr	r3, [pc, #116]	; (80070fc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007088:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800708c:	4a1b      	ldr	r2, [pc, #108]	; (80070fc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800708e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007092:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8007096:	4a19      	ldr	r2, [pc, #100]	; (80070fc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007098:	697b      	ldr	r3, [r7, #20]
 800709a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800709e:	697b      	ldr	r3, [r7, #20]
 80070a0:	f003 0301 	and.w	r3, r3, #1
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d016      	beq.n	80070d6 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80070a8:	f7fd fb2e 	bl	8004708 <HAL_GetTick>
 80070ac:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80070ae:	e00b      	b.n	80070c8 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80070b0:	f7fd fb2a 	bl	8004708 <HAL_GetTick>
 80070b4:	4602      	mov	r2, r0
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	1ad3      	subs	r3, r2, r3
 80070ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80070be:	4293      	cmp	r3, r2
 80070c0:	d902      	bls.n	80070c8 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 80070c2:	2303      	movs	r3, #3
 80070c4:	74fb      	strb	r3, [r7, #19]
            break;
 80070c6:	e006      	b.n	80070d6 <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80070c8:	4b0c      	ldr	r3, [pc, #48]	; (80070fc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80070ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80070ce:	f003 0302 	and.w	r3, r3, #2
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	d0ec      	beq.n	80070b0 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 80070d6:	7cfb      	ldrb	r3, [r7, #19]
 80070d8:	2b00      	cmp	r3, #0
 80070da:	d10b      	bne.n	80070f4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80070dc:	4b07      	ldr	r3, [pc, #28]	; (80070fc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80070de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80070e2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80070ea:	4904      	ldr	r1, [pc, #16]	; (80070fc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80070ec:	4313      	orrs	r3, r2
 80070ee:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80070f2:	e009      	b.n	8007108 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80070f4:	7cfb      	ldrb	r3, [r7, #19]
 80070f6:	74bb      	strb	r3, [r7, #18]
 80070f8:	e006      	b.n	8007108 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 80070fa:	bf00      	nop
 80070fc:	40021000 	.word	0x40021000
 8007100:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007104:	7cfb      	ldrb	r3, [r7, #19]
 8007106:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007108:	7c7b      	ldrb	r3, [r7, #17]
 800710a:	2b01      	cmp	r3, #1
 800710c:	d105      	bne.n	800711a <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800710e:	4b8a      	ldr	r3, [pc, #552]	; (8007338 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8007110:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007112:	4a89      	ldr	r2, [pc, #548]	; (8007338 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8007114:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007118:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	f003 0301 	and.w	r3, r3, #1
 8007122:	2b00      	cmp	r3, #0
 8007124:	d00a      	beq.n	800713c <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007126:	4b84      	ldr	r3, [pc, #528]	; (8007338 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8007128:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800712c:	f023 0203 	bic.w	r2, r3, #3
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	6a1b      	ldr	r3, [r3, #32]
 8007134:	4980      	ldr	r1, [pc, #512]	; (8007338 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8007136:	4313      	orrs	r3, r2
 8007138:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	f003 0302 	and.w	r3, r3, #2
 8007144:	2b00      	cmp	r3, #0
 8007146:	d00a      	beq.n	800715e <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007148:	4b7b      	ldr	r3, [pc, #492]	; (8007338 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800714a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800714e:	f023 020c 	bic.w	r2, r3, #12
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007156:	4978      	ldr	r1, [pc, #480]	; (8007338 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8007158:	4313      	orrs	r3, r2
 800715a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	f003 0320 	and.w	r3, r3, #32
 8007166:	2b00      	cmp	r3, #0
 8007168:	d00a      	beq.n	8007180 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800716a:	4b73      	ldr	r3, [pc, #460]	; (8007338 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800716c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007170:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007178:	496f      	ldr	r1, [pc, #444]	; (8007338 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800717a:	4313      	orrs	r3, r2
 800717c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007188:	2b00      	cmp	r3, #0
 800718a:	d00a      	beq.n	80071a2 <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800718c:	4b6a      	ldr	r3, [pc, #424]	; (8007338 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800718e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007192:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800719a:	4967      	ldr	r1, [pc, #412]	; (8007338 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800719c:	4313      	orrs	r3, r2
 800719e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	d00a      	beq.n	80071c4 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80071ae:	4b62      	ldr	r3, [pc, #392]	; (8007338 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80071b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80071b4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071bc:	495e      	ldr	r1, [pc, #376]	; (8007338 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80071be:	4313      	orrs	r3, r2
 80071c0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	d00a      	beq.n	80071e6 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80071d0:	4b59      	ldr	r3, [pc, #356]	; (8007338 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80071d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80071d6:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80071de:	4956      	ldr	r1, [pc, #344]	; (8007338 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80071e0:	4313      	orrs	r3, r2
 80071e2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	d00a      	beq.n	8007208 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80071f2:	4b51      	ldr	r3, [pc, #324]	; (8007338 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80071f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80071f8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007200:	494d      	ldr	r1, [pc, #308]	; (8007338 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8007202:	4313      	orrs	r3, r2
 8007204:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007210:	2b00      	cmp	r3, #0
 8007212:	d028      	beq.n	8007266 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007214:	4b48      	ldr	r3, [pc, #288]	; (8007338 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8007216:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800721a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007222:	4945      	ldr	r1, [pc, #276]	; (8007338 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8007224:	4313      	orrs	r3, r2
 8007226:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800722e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007232:	d106      	bne.n	8007242 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007234:	4b40      	ldr	r3, [pc, #256]	; (8007338 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8007236:	68db      	ldr	r3, [r3, #12]
 8007238:	4a3f      	ldr	r2, [pc, #252]	; (8007338 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800723a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800723e:	60d3      	str	r3, [r2, #12]
 8007240:	e011      	b.n	8007266 <HAL_RCCEx_PeriphCLKConfig+0x316>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007246:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800724a:	d10c      	bne.n	8007266 <HAL_RCCEx_PeriphCLKConfig+0x316>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	3304      	adds	r3, #4
 8007250:	2101      	movs	r1, #1
 8007252:	4618      	mov	r0, r3
 8007254:	f000 f882 	bl	800735c <RCCEx_PLLSAI1_Config>
 8007258:	4603      	mov	r3, r0
 800725a:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800725c:	7cfb      	ldrb	r3, [r7, #19]
 800725e:	2b00      	cmp	r3, #0
 8007260:	d001      	beq.n	8007266 <HAL_RCCEx_PeriphCLKConfig+0x316>
        {
          /* set overall return value */
          status = ret;
 8007262:	7cfb      	ldrb	r3, [r7, #19]
 8007264:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800726e:	2b00      	cmp	r3, #0
 8007270:	d028      	beq.n	80072c4 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007272:	4b31      	ldr	r3, [pc, #196]	; (8007338 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8007274:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007278:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007280:	492d      	ldr	r1, [pc, #180]	; (8007338 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8007282:	4313      	orrs	r3, r2
 8007284:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800728c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007290:	d106      	bne.n	80072a0 <HAL_RCCEx_PeriphCLKConfig+0x350>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007292:	4b29      	ldr	r3, [pc, #164]	; (8007338 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8007294:	68db      	ldr	r3, [r3, #12]
 8007296:	4a28      	ldr	r2, [pc, #160]	; (8007338 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8007298:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800729c:	60d3      	str	r3, [r2, #12]
 800729e:	e011      	b.n	80072c4 <HAL_RCCEx_PeriphCLKConfig+0x374>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80072a4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80072a8:	d10c      	bne.n	80072c4 <HAL_RCCEx_PeriphCLKConfig+0x374>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	3304      	adds	r3, #4
 80072ae:	2101      	movs	r1, #1
 80072b0:	4618      	mov	r0, r3
 80072b2:	f000 f853 	bl	800735c <RCCEx_PLLSAI1_Config>
 80072b6:	4603      	mov	r3, r0
 80072b8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80072ba:	7cfb      	ldrb	r3, [r7, #19]
 80072bc:	2b00      	cmp	r3, #0
 80072be:	d001      	beq.n	80072c4 <HAL_RCCEx_PeriphCLKConfig+0x374>
      {
        /* set overall return value */
        status = ret;
 80072c0:	7cfb      	ldrb	r3, [r7, #19]
 80072c2:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	d01c      	beq.n	800730a <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80072d0:	4b19      	ldr	r3, [pc, #100]	; (8007338 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80072d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80072d6:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80072de:	4916      	ldr	r1, [pc, #88]	; (8007338 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80072e0:	4313      	orrs	r3, r2
 80072e2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80072ea:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80072ee:	d10c      	bne.n	800730a <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	3304      	adds	r3, #4
 80072f4:	2102      	movs	r1, #2
 80072f6:	4618      	mov	r0, r3
 80072f8:	f000 f830 	bl	800735c <RCCEx_PLLSAI1_Config>
 80072fc:	4603      	mov	r3, r0
 80072fe:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8007300:	7cfb      	ldrb	r3, [r7, #19]
 8007302:	2b00      	cmp	r3, #0
 8007304:	d001      	beq.n	800730a <HAL_RCCEx_PeriphCLKConfig+0x3ba>
      {
        /* set overall return value */
        status = ret;
 8007306:	7cfb      	ldrb	r3, [r7, #19]
 8007308:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007312:	2b00      	cmp	r3, #0
 8007314:	d00a      	beq.n	800732c <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8007316:	4b08      	ldr	r3, [pc, #32]	; (8007338 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8007318:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800731c:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007324:	4904      	ldr	r1, [pc, #16]	; (8007338 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8007326:	4313      	orrs	r3, r2
 8007328:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800732c:	7cbb      	ldrb	r3, [r7, #18]
}
 800732e:	4618      	mov	r0, r3
 8007330:	3718      	adds	r7, #24
 8007332:	46bd      	mov	sp, r7
 8007334:	bd80      	pop	{r7, pc}
 8007336:	bf00      	nop
 8007338:	40021000 	.word	0x40021000

0800733c <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 800733c:	b480      	push	{r7}
 800733e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8007340:	4b05      	ldr	r3, [pc, #20]	; (8007358 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	4a04      	ldr	r2, [pc, #16]	; (8007358 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8007346:	f043 0304 	orr.w	r3, r3, #4
 800734a:	6013      	str	r3, [r2, #0]
}
 800734c:	bf00      	nop
 800734e:	46bd      	mov	sp, r7
 8007350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007354:	4770      	bx	lr
 8007356:	bf00      	nop
 8007358:	40021000 	.word	0x40021000

0800735c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800735c:	b580      	push	{r7, lr}
 800735e:	b084      	sub	sp, #16
 8007360:	af00      	add	r7, sp, #0
 8007362:	6078      	str	r0, [r7, #4]
 8007364:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007366:	2300      	movs	r3, #0
 8007368:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800736a:	4b74      	ldr	r3, [pc, #464]	; (800753c <RCCEx_PLLSAI1_Config+0x1e0>)
 800736c:	68db      	ldr	r3, [r3, #12]
 800736e:	f003 0303 	and.w	r3, r3, #3
 8007372:	2b00      	cmp	r3, #0
 8007374:	d018      	beq.n	80073a8 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8007376:	4b71      	ldr	r3, [pc, #452]	; (800753c <RCCEx_PLLSAI1_Config+0x1e0>)
 8007378:	68db      	ldr	r3, [r3, #12]
 800737a:	f003 0203 	and.w	r2, r3, #3
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	429a      	cmp	r2, r3
 8007384:	d10d      	bne.n	80073a2 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	681b      	ldr	r3, [r3, #0]
       ||
 800738a:	2b00      	cmp	r3, #0
 800738c:	d009      	beq.n	80073a2 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800738e:	4b6b      	ldr	r3, [pc, #428]	; (800753c <RCCEx_PLLSAI1_Config+0x1e0>)
 8007390:	68db      	ldr	r3, [r3, #12]
 8007392:	091b      	lsrs	r3, r3, #4
 8007394:	f003 0307 	and.w	r3, r3, #7
 8007398:	1c5a      	adds	r2, r3, #1
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	685b      	ldr	r3, [r3, #4]
       ||
 800739e:	429a      	cmp	r2, r3
 80073a0:	d047      	beq.n	8007432 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80073a2:	2301      	movs	r3, #1
 80073a4:	73fb      	strb	r3, [r7, #15]
 80073a6:	e044      	b.n	8007432 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	2b03      	cmp	r3, #3
 80073ae:	d018      	beq.n	80073e2 <RCCEx_PLLSAI1_Config+0x86>
 80073b0:	2b03      	cmp	r3, #3
 80073b2:	d825      	bhi.n	8007400 <RCCEx_PLLSAI1_Config+0xa4>
 80073b4:	2b01      	cmp	r3, #1
 80073b6:	d002      	beq.n	80073be <RCCEx_PLLSAI1_Config+0x62>
 80073b8:	2b02      	cmp	r3, #2
 80073ba:	d009      	beq.n	80073d0 <RCCEx_PLLSAI1_Config+0x74>
 80073bc:	e020      	b.n	8007400 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80073be:	4b5f      	ldr	r3, [pc, #380]	; (800753c <RCCEx_PLLSAI1_Config+0x1e0>)
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	f003 0302 	and.w	r3, r3, #2
 80073c6:	2b00      	cmp	r3, #0
 80073c8:	d11d      	bne.n	8007406 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80073ca:	2301      	movs	r3, #1
 80073cc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80073ce:	e01a      	b.n	8007406 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80073d0:	4b5a      	ldr	r3, [pc, #360]	; (800753c <RCCEx_PLLSAI1_Config+0x1e0>)
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80073d8:	2b00      	cmp	r3, #0
 80073da:	d116      	bne.n	800740a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80073dc:	2301      	movs	r3, #1
 80073de:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80073e0:	e013      	b.n	800740a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80073e2:	4b56      	ldr	r3, [pc, #344]	; (800753c <RCCEx_PLLSAI1_Config+0x1e0>)
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	d10f      	bne.n	800740e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80073ee:	4b53      	ldr	r3, [pc, #332]	; (800753c <RCCEx_PLLSAI1_Config+0x1e0>)
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	d109      	bne.n	800740e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80073fa:	2301      	movs	r3, #1
 80073fc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80073fe:	e006      	b.n	800740e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8007400:	2301      	movs	r3, #1
 8007402:	73fb      	strb	r3, [r7, #15]
      break;
 8007404:	e004      	b.n	8007410 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8007406:	bf00      	nop
 8007408:	e002      	b.n	8007410 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800740a:	bf00      	nop
 800740c:	e000      	b.n	8007410 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800740e:	bf00      	nop
    }

    if(status == HAL_OK)
 8007410:	7bfb      	ldrb	r3, [r7, #15]
 8007412:	2b00      	cmp	r3, #0
 8007414:	d10d      	bne.n	8007432 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8007416:	4b49      	ldr	r3, [pc, #292]	; (800753c <RCCEx_PLLSAI1_Config+0x1e0>)
 8007418:	68db      	ldr	r3, [r3, #12]
 800741a:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	6819      	ldr	r1, [r3, #0]
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	685b      	ldr	r3, [r3, #4]
 8007426:	3b01      	subs	r3, #1
 8007428:	011b      	lsls	r3, r3, #4
 800742a:	430b      	orrs	r3, r1
 800742c:	4943      	ldr	r1, [pc, #268]	; (800753c <RCCEx_PLLSAI1_Config+0x1e0>)
 800742e:	4313      	orrs	r3, r2
 8007430:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8007432:	7bfb      	ldrb	r3, [r7, #15]
 8007434:	2b00      	cmp	r3, #0
 8007436:	d17c      	bne.n	8007532 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8007438:	4b40      	ldr	r3, [pc, #256]	; (800753c <RCCEx_PLLSAI1_Config+0x1e0>)
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	4a3f      	ldr	r2, [pc, #252]	; (800753c <RCCEx_PLLSAI1_Config+0x1e0>)
 800743e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8007442:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007444:	f7fd f960 	bl	8004708 <HAL_GetTick>
 8007448:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800744a:	e009      	b.n	8007460 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800744c:	f7fd f95c 	bl	8004708 <HAL_GetTick>
 8007450:	4602      	mov	r2, r0
 8007452:	68bb      	ldr	r3, [r7, #8]
 8007454:	1ad3      	subs	r3, r2, r3
 8007456:	2b02      	cmp	r3, #2
 8007458:	d902      	bls.n	8007460 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800745a:	2303      	movs	r3, #3
 800745c:	73fb      	strb	r3, [r7, #15]
        break;
 800745e:	e005      	b.n	800746c <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8007460:	4b36      	ldr	r3, [pc, #216]	; (800753c <RCCEx_PLLSAI1_Config+0x1e0>)
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007468:	2b00      	cmp	r3, #0
 800746a:	d1ef      	bne.n	800744c <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800746c:	7bfb      	ldrb	r3, [r7, #15]
 800746e:	2b00      	cmp	r3, #0
 8007470:	d15f      	bne.n	8007532 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8007472:	683b      	ldr	r3, [r7, #0]
 8007474:	2b00      	cmp	r3, #0
 8007476:	d110      	bne.n	800749a <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8007478:	4b30      	ldr	r3, [pc, #192]	; (800753c <RCCEx_PLLSAI1_Config+0x1e0>)
 800747a:	691b      	ldr	r3, [r3, #16]
 800747c:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 8007480:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8007484:	687a      	ldr	r2, [r7, #4]
 8007486:	6892      	ldr	r2, [r2, #8]
 8007488:	0211      	lsls	r1, r2, #8
 800748a:	687a      	ldr	r2, [r7, #4]
 800748c:	68d2      	ldr	r2, [r2, #12]
 800748e:	06d2      	lsls	r2, r2, #27
 8007490:	430a      	orrs	r2, r1
 8007492:	492a      	ldr	r1, [pc, #168]	; (800753c <RCCEx_PLLSAI1_Config+0x1e0>)
 8007494:	4313      	orrs	r3, r2
 8007496:	610b      	str	r3, [r1, #16]
 8007498:	e027      	b.n	80074ea <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800749a:	683b      	ldr	r3, [r7, #0]
 800749c:	2b01      	cmp	r3, #1
 800749e:	d112      	bne.n	80074c6 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80074a0:	4b26      	ldr	r3, [pc, #152]	; (800753c <RCCEx_PLLSAI1_Config+0x1e0>)
 80074a2:	691b      	ldr	r3, [r3, #16]
 80074a4:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80074a8:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80074ac:	687a      	ldr	r2, [r7, #4]
 80074ae:	6892      	ldr	r2, [r2, #8]
 80074b0:	0211      	lsls	r1, r2, #8
 80074b2:	687a      	ldr	r2, [r7, #4]
 80074b4:	6912      	ldr	r2, [r2, #16]
 80074b6:	0852      	lsrs	r2, r2, #1
 80074b8:	3a01      	subs	r2, #1
 80074ba:	0552      	lsls	r2, r2, #21
 80074bc:	430a      	orrs	r2, r1
 80074be:	491f      	ldr	r1, [pc, #124]	; (800753c <RCCEx_PLLSAI1_Config+0x1e0>)
 80074c0:	4313      	orrs	r3, r2
 80074c2:	610b      	str	r3, [r1, #16]
 80074c4:	e011      	b.n	80074ea <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80074c6:	4b1d      	ldr	r3, [pc, #116]	; (800753c <RCCEx_PLLSAI1_Config+0x1e0>)
 80074c8:	691b      	ldr	r3, [r3, #16]
 80074ca:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80074ce:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80074d2:	687a      	ldr	r2, [r7, #4]
 80074d4:	6892      	ldr	r2, [r2, #8]
 80074d6:	0211      	lsls	r1, r2, #8
 80074d8:	687a      	ldr	r2, [r7, #4]
 80074da:	6952      	ldr	r2, [r2, #20]
 80074dc:	0852      	lsrs	r2, r2, #1
 80074de:	3a01      	subs	r2, #1
 80074e0:	0652      	lsls	r2, r2, #25
 80074e2:	430a      	orrs	r2, r1
 80074e4:	4915      	ldr	r1, [pc, #84]	; (800753c <RCCEx_PLLSAI1_Config+0x1e0>)
 80074e6:	4313      	orrs	r3, r2
 80074e8:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80074ea:	4b14      	ldr	r3, [pc, #80]	; (800753c <RCCEx_PLLSAI1_Config+0x1e0>)
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	4a13      	ldr	r2, [pc, #76]	; (800753c <RCCEx_PLLSAI1_Config+0x1e0>)
 80074f0:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80074f4:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80074f6:	f7fd f907 	bl	8004708 <HAL_GetTick>
 80074fa:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80074fc:	e009      	b.n	8007512 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80074fe:	f7fd f903 	bl	8004708 <HAL_GetTick>
 8007502:	4602      	mov	r2, r0
 8007504:	68bb      	ldr	r3, [r7, #8]
 8007506:	1ad3      	subs	r3, r2, r3
 8007508:	2b02      	cmp	r3, #2
 800750a:	d902      	bls.n	8007512 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 800750c:	2303      	movs	r3, #3
 800750e:	73fb      	strb	r3, [r7, #15]
          break;
 8007510:	e005      	b.n	800751e <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8007512:	4b0a      	ldr	r3, [pc, #40]	; (800753c <RCCEx_PLLSAI1_Config+0x1e0>)
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800751a:	2b00      	cmp	r3, #0
 800751c:	d0ef      	beq.n	80074fe <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 800751e:	7bfb      	ldrb	r3, [r7, #15]
 8007520:	2b00      	cmp	r3, #0
 8007522:	d106      	bne.n	8007532 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8007524:	4b05      	ldr	r3, [pc, #20]	; (800753c <RCCEx_PLLSAI1_Config+0x1e0>)
 8007526:	691a      	ldr	r2, [r3, #16]
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	699b      	ldr	r3, [r3, #24]
 800752c:	4903      	ldr	r1, [pc, #12]	; (800753c <RCCEx_PLLSAI1_Config+0x1e0>)
 800752e:	4313      	orrs	r3, r2
 8007530:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8007532:	7bfb      	ldrb	r3, [r7, #15]
}
 8007534:	4618      	mov	r0, r3
 8007536:	3710      	adds	r7, #16
 8007538:	46bd      	mov	sp, r7
 800753a:	bd80      	pop	{r7, pc}
 800753c:	40021000 	.word	0x40021000

08007540 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007540:	b580      	push	{r7, lr}
 8007542:	b082      	sub	sp, #8
 8007544:	af00      	add	r7, sp, #0
 8007546:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	2b00      	cmp	r3, #0
 800754c:	d101      	bne.n	8007552 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800754e:	2301      	movs	r3, #1
 8007550:	e049      	b.n	80075e6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007558:	b2db      	uxtb	r3, r3
 800755a:	2b00      	cmp	r3, #0
 800755c:	d106      	bne.n	800756c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	2200      	movs	r2, #0
 8007562:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007566:	6878      	ldr	r0, [r7, #4]
 8007568:	f7fc ff04 	bl	8004374 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	2202      	movs	r2, #2
 8007570:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	681a      	ldr	r2, [r3, #0]
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	3304      	adds	r3, #4
 800757c:	4619      	mov	r1, r3
 800757e:	4610      	mov	r0, r2
 8007580:	f000 fbf4 	bl	8007d6c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	2201      	movs	r2, #1
 8007588:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	2201      	movs	r2, #1
 8007590:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	2201      	movs	r2, #1
 8007598:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	2201      	movs	r2, #1
 80075a0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	2201      	movs	r2, #1
 80075a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	2201      	movs	r2, #1
 80075b0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	2201      	movs	r2, #1
 80075b8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	2201      	movs	r2, #1
 80075c0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	2201      	movs	r2, #1
 80075c8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	2201      	movs	r2, #1
 80075d0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	2201      	movs	r2, #1
 80075d8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	2201      	movs	r2, #1
 80075e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80075e4:	2300      	movs	r3, #0
}
 80075e6:	4618      	mov	r0, r3
 80075e8:	3708      	adds	r7, #8
 80075ea:	46bd      	mov	sp, r7
 80075ec:	bd80      	pop	{r7, pc}
	...

080075f0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80075f0:	b480      	push	{r7}
 80075f2:	b085      	sub	sp, #20
 80075f4:	af00      	add	r7, sp, #0
 80075f6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80075fe:	b2db      	uxtb	r3, r3
 8007600:	2b01      	cmp	r3, #1
 8007602:	d001      	beq.n	8007608 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007604:	2301      	movs	r3, #1
 8007606:	e03b      	b.n	8007680 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	2202      	movs	r2, #2
 800760c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	68da      	ldr	r2, [r3, #12]
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	f042 0201 	orr.w	r2, r2, #1
 800761e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	4a19      	ldr	r2, [pc, #100]	; (800768c <HAL_TIM_Base_Start_IT+0x9c>)
 8007626:	4293      	cmp	r3, r2
 8007628:	d009      	beq.n	800763e <HAL_TIM_Base_Start_IT+0x4e>
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007632:	d004      	beq.n	800763e <HAL_TIM_Base_Start_IT+0x4e>
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	4a15      	ldr	r2, [pc, #84]	; (8007690 <HAL_TIM_Base_Start_IT+0xa0>)
 800763a:	4293      	cmp	r3, r2
 800763c:	d115      	bne.n	800766a <HAL_TIM_Base_Start_IT+0x7a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	689a      	ldr	r2, [r3, #8]
 8007644:	4b13      	ldr	r3, [pc, #76]	; (8007694 <HAL_TIM_Base_Start_IT+0xa4>)
 8007646:	4013      	ands	r3, r2
 8007648:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	2b06      	cmp	r3, #6
 800764e:	d015      	beq.n	800767c <HAL_TIM_Base_Start_IT+0x8c>
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007656:	d011      	beq.n	800767c <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	681a      	ldr	r2, [r3, #0]
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	f042 0201 	orr.w	r2, r2, #1
 8007666:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007668:	e008      	b.n	800767c <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	681a      	ldr	r2, [r3, #0]
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	f042 0201 	orr.w	r2, r2, #1
 8007678:	601a      	str	r2, [r3, #0]
 800767a:	e000      	b.n	800767e <HAL_TIM_Base_Start_IT+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800767c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800767e:	2300      	movs	r3, #0
}
 8007680:	4618      	mov	r0, r3
 8007682:	3714      	adds	r7, #20
 8007684:	46bd      	mov	sp, r7
 8007686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800768a:	4770      	bx	lr
 800768c:	40012c00 	.word	0x40012c00
 8007690:	40014000 	.word	0x40014000
 8007694:	00010007 	.word	0x00010007

08007698 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007698:	b580      	push	{r7, lr}
 800769a:	b082      	sub	sp, #8
 800769c:	af00      	add	r7, sp, #0
 800769e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	d101      	bne.n	80076aa <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80076a6:	2301      	movs	r3, #1
 80076a8:	e049      	b.n	800773e <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80076b0:	b2db      	uxtb	r3, r3
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	d106      	bne.n	80076c4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	2200      	movs	r2, #0
 80076ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80076be:	6878      	ldr	r0, [r7, #4]
 80076c0:	f000 f841 	bl	8007746 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	2202      	movs	r2, #2
 80076c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	681a      	ldr	r2, [r3, #0]
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	3304      	adds	r3, #4
 80076d4:	4619      	mov	r1, r3
 80076d6:	4610      	mov	r0, r2
 80076d8:	f000 fb48 	bl	8007d6c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	2201      	movs	r2, #1
 80076e0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	2201      	movs	r2, #1
 80076e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	2201      	movs	r2, #1
 80076f0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	2201      	movs	r2, #1
 80076f8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	2201      	movs	r2, #1
 8007700:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	2201      	movs	r2, #1
 8007708:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	2201      	movs	r2, #1
 8007710:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	2201      	movs	r2, #1
 8007718:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	2201      	movs	r2, #1
 8007720:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	2201      	movs	r2, #1
 8007728:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	2201      	movs	r2, #1
 8007730:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	2201      	movs	r2, #1
 8007738:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800773c:	2300      	movs	r3, #0
}
 800773e:	4618      	mov	r0, r3
 8007740:	3708      	adds	r7, #8
 8007742:	46bd      	mov	sp, r7
 8007744:	bd80      	pop	{r7, pc}

08007746 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8007746:	b480      	push	{r7}
 8007748:	b083      	sub	sp, #12
 800774a:	af00      	add	r7, sp, #0
 800774c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800774e:	bf00      	nop
 8007750:	370c      	adds	r7, #12
 8007752:	46bd      	mov	sp, r7
 8007754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007758:	4770      	bx	lr

0800775a <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800775a:	b580      	push	{r7, lr}
 800775c:	b084      	sub	sp, #16
 800775e:	af00      	add	r7, sp, #0
 8007760:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	68db      	ldr	r3, [r3, #12]
 8007768:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	691b      	ldr	r3, [r3, #16]
 8007770:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007772:	68bb      	ldr	r3, [r7, #8]
 8007774:	f003 0302 	and.w	r3, r3, #2
 8007778:	2b00      	cmp	r3, #0
 800777a:	d020      	beq.n	80077be <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800777c:	68fb      	ldr	r3, [r7, #12]
 800777e:	f003 0302 	and.w	r3, r3, #2
 8007782:	2b00      	cmp	r3, #0
 8007784:	d01b      	beq.n	80077be <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	f06f 0202 	mvn.w	r2, #2
 800778e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	2201      	movs	r2, #1
 8007794:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	699b      	ldr	r3, [r3, #24]
 800779c:	f003 0303 	and.w	r3, r3, #3
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	d003      	beq.n	80077ac <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80077a4:	6878      	ldr	r0, [r7, #4]
 80077a6:	f000 fac2 	bl	8007d2e <HAL_TIM_IC_CaptureCallback>
 80077aa:	e005      	b.n	80077b8 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80077ac:	6878      	ldr	r0, [r7, #4]
 80077ae:	f000 fab4 	bl	8007d1a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80077b2:	6878      	ldr	r0, [r7, #4]
 80077b4:	f000 fac5 	bl	8007d42 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	2200      	movs	r2, #0
 80077bc:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80077be:	68bb      	ldr	r3, [r7, #8]
 80077c0:	f003 0304 	and.w	r3, r3, #4
 80077c4:	2b00      	cmp	r3, #0
 80077c6:	d020      	beq.n	800780a <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	f003 0304 	and.w	r3, r3, #4
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	d01b      	beq.n	800780a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	f06f 0204 	mvn.w	r2, #4
 80077da:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	2202      	movs	r2, #2
 80077e0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	699b      	ldr	r3, [r3, #24]
 80077e8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80077ec:	2b00      	cmp	r3, #0
 80077ee:	d003      	beq.n	80077f8 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80077f0:	6878      	ldr	r0, [r7, #4]
 80077f2:	f000 fa9c 	bl	8007d2e <HAL_TIM_IC_CaptureCallback>
 80077f6:	e005      	b.n	8007804 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80077f8:	6878      	ldr	r0, [r7, #4]
 80077fa:	f000 fa8e 	bl	8007d1a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80077fe:	6878      	ldr	r0, [r7, #4]
 8007800:	f000 fa9f 	bl	8007d42 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	2200      	movs	r2, #0
 8007808:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800780a:	68bb      	ldr	r3, [r7, #8]
 800780c:	f003 0308 	and.w	r3, r3, #8
 8007810:	2b00      	cmp	r3, #0
 8007812:	d020      	beq.n	8007856 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	f003 0308 	and.w	r3, r3, #8
 800781a:	2b00      	cmp	r3, #0
 800781c:	d01b      	beq.n	8007856 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	f06f 0208 	mvn.w	r2, #8
 8007826:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	2204      	movs	r2, #4
 800782c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	69db      	ldr	r3, [r3, #28]
 8007834:	f003 0303 	and.w	r3, r3, #3
 8007838:	2b00      	cmp	r3, #0
 800783a:	d003      	beq.n	8007844 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800783c:	6878      	ldr	r0, [r7, #4]
 800783e:	f000 fa76 	bl	8007d2e <HAL_TIM_IC_CaptureCallback>
 8007842:	e005      	b.n	8007850 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007844:	6878      	ldr	r0, [r7, #4]
 8007846:	f000 fa68 	bl	8007d1a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800784a:	6878      	ldr	r0, [r7, #4]
 800784c:	f000 fa79 	bl	8007d42 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	2200      	movs	r2, #0
 8007854:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007856:	68bb      	ldr	r3, [r7, #8]
 8007858:	f003 0310 	and.w	r3, r3, #16
 800785c:	2b00      	cmp	r3, #0
 800785e:	d020      	beq.n	80078a2 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	f003 0310 	and.w	r3, r3, #16
 8007866:	2b00      	cmp	r3, #0
 8007868:	d01b      	beq.n	80078a2 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	f06f 0210 	mvn.w	r2, #16
 8007872:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	2208      	movs	r2, #8
 8007878:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	69db      	ldr	r3, [r3, #28]
 8007880:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007884:	2b00      	cmp	r3, #0
 8007886:	d003      	beq.n	8007890 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007888:	6878      	ldr	r0, [r7, #4]
 800788a:	f000 fa50 	bl	8007d2e <HAL_TIM_IC_CaptureCallback>
 800788e:	e005      	b.n	800789c <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007890:	6878      	ldr	r0, [r7, #4]
 8007892:	f000 fa42 	bl	8007d1a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007896:	6878      	ldr	r0, [r7, #4]
 8007898:	f000 fa53 	bl	8007d42 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	2200      	movs	r2, #0
 80078a0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80078a2:	68bb      	ldr	r3, [r7, #8]
 80078a4:	f003 0301 	and.w	r3, r3, #1
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	d00c      	beq.n	80078c6 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	f003 0301 	and.w	r3, r3, #1
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	d007      	beq.n	80078c6 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	f06f 0201 	mvn.w	r2, #1
 80078be:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80078c0:	6878      	ldr	r0, [r7, #4]
 80078c2:	f7fc fcbf 	bl	8004244 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80078c6:	68bb      	ldr	r3, [r7, #8]
 80078c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80078cc:	2b00      	cmp	r3, #0
 80078ce:	d00c      	beq.n	80078ea <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80078d6:	2b00      	cmp	r3, #0
 80078d8:	d007      	beq.n	80078ea <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80078e2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80078e4:	6878      	ldr	r0, [r7, #4]
 80078e6:	f000 fe2d 	bl	8008544 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80078ea:	68bb      	ldr	r3, [r7, #8]
 80078ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	d00c      	beq.n	800790e <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	d007      	beq.n	800790e <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8007906:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8007908:	6878      	ldr	r0, [r7, #4]
 800790a:	f000 fe25 	bl	8008558 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800790e:	68bb      	ldr	r3, [r7, #8]
 8007910:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007914:	2b00      	cmp	r3, #0
 8007916:	d00c      	beq.n	8007932 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8007918:	68fb      	ldr	r3, [r7, #12]
 800791a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800791e:	2b00      	cmp	r3, #0
 8007920:	d007      	beq.n	8007932 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800792a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800792c:	6878      	ldr	r0, [r7, #4]
 800792e:	f000 fa12 	bl	8007d56 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8007932:	68bb      	ldr	r3, [r7, #8]
 8007934:	f003 0320 	and.w	r3, r3, #32
 8007938:	2b00      	cmp	r3, #0
 800793a:	d00c      	beq.n	8007956 <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800793c:	68fb      	ldr	r3, [r7, #12]
 800793e:	f003 0320 	and.w	r3, r3, #32
 8007942:	2b00      	cmp	r3, #0
 8007944:	d007      	beq.n	8007956 <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	f06f 0220 	mvn.w	r2, #32
 800794e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007950:	6878      	ldr	r0, [r7, #4]
 8007952:	f000 fded 	bl	8008530 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007956:	bf00      	nop
 8007958:	3710      	adds	r7, #16
 800795a:	46bd      	mov	sp, r7
 800795c:	bd80      	pop	{r7, pc}
	...

08007960 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007960:	b580      	push	{r7, lr}
 8007962:	b086      	sub	sp, #24
 8007964:	af00      	add	r7, sp, #0
 8007966:	60f8      	str	r0, [r7, #12]
 8007968:	60b9      	str	r1, [r7, #8]
 800796a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800796c:	2300      	movs	r3, #0
 800796e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007970:	68fb      	ldr	r3, [r7, #12]
 8007972:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007976:	2b01      	cmp	r3, #1
 8007978:	d101      	bne.n	800797e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800797a:	2302      	movs	r3, #2
 800797c:	e0ff      	b.n	8007b7e <HAL_TIM_PWM_ConfigChannel+0x21e>
 800797e:	68fb      	ldr	r3, [r7, #12]
 8007980:	2201      	movs	r2, #1
 8007982:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	2b14      	cmp	r3, #20
 800798a:	f200 80f0 	bhi.w	8007b6e <HAL_TIM_PWM_ConfigChannel+0x20e>
 800798e:	a201      	add	r2, pc, #4	; (adr r2, 8007994 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007990:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007994:	080079e9 	.word	0x080079e9
 8007998:	08007b6f 	.word	0x08007b6f
 800799c:	08007b6f 	.word	0x08007b6f
 80079a0:	08007b6f 	.word	0x08007b6f
 80079a4:	08007a29 	.word	0x08007a29
 80079a8:	08007b6f 	.word	0x08007b6f
 80079ac:	08007b6f 	.word	0x08007b6f
 80079b0:	08007b6f 	.word	0x08007b6f
 80079b4:	08007a6b 	.word	0x08007a6b
 80079b8:	08007b6f 	.word	0x08007b6f
 80079bc:	08007b6f 	.word	0x08007b6f
 80079c0:	08007b6f 	.word	0x08007b6f
 80079c4:	08007aab 	.word	0x08007aab
 80079c8:	08007b6f 	.word	0x08007b6f
 80079cc:	08007b6f 	.word	0x08007b6f
 80079d0:	08007b6f 	.word	0x08007b6f
 80079d4:	08007aed 	.word	0x08007aed
 80079d8:	08007b6f 	.word	0x08007b6f
 80079dc:	08007b6f 	.word	0x08007b6f
 80079e0:	08007b6f 	.word	0x08007b6f
 80079e4:	08007b2d 	.word	0x08007b2d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80079e8:	68fb      	ldr	r3, [r7, #12]
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	68b9      	ldr	r1, [r7, #8]
 80079ee:	4618      	mov	r0, r3
 80079f0:	f000 fa20 	bl	8007e34 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80079f4:	68fb      	ldr	r3, [r7, #12]
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	699a      	ldr	r2, [r3, #24]
 80079fa:	68fb      	ldr	r3, [r7, #12]
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	f042 0208 	orr.w	r2, r2, #8
 8007a02:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	699a      	ldr	r2, [r3, #24]
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	f022 0204 	bic.w	r2, r2, #4
 8007a12:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007a14:	68fb      	ldr	r3, [r7, #12]
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	6999      	ldr	r1, [r3, #24]
 8007a1a:	68bb      	ldr	r3, [r7, #8]
 8007a1c:	691a      	ldr	r2, [r3, #16]
 8007a1e:	68fb      	ldr	r3, [r7, #12]
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	430a      	orrs	r2, r1
 8007a24:	619a      	str	r2, [r3, #24]
      break;
 8007a26:	e0a5      	b.n	8007b74 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007a28:	68fb      	ldr	r3, [r7, #12]
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	68b9      	ldr	r1, [r7, #8]
 8007a2e:	4618      	mov	r0, r3
 8007a30:	f000 fa7c 	bl	8007f2c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	699a      	ldr	r2, [r3, #24]
 8007a3a:	68fb      	ldr	r3, [r7, #12]
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007a42:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	699a      	ldr	r2, [r3, #24]
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007a52:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007a54:	68fb      	ldr	r3, [r7, #12]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	6999      	ldr	r1, [r3, #24]
 8007a5a:	68bb      	ldr	r3, [r7, #8]
 8007a5c:	691b      	ldr	r3, [r3, #16]
 8007a5e:	021a      	lsls	r2, r3, #8
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	430a      	orrs	r2, r1
 8007a66:	619a      	str	r2, [r3, #24]
      break;
 8007a68:	e084      	b.n	8007b74 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	68b9      	ldr	r1, [r7, #8]
 8007a70:	4618      	mov	r0, r3
 8007a72:	f000 fad5 	bl	8008020 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	69da      	ldr	r2, [r3, #28]
 8007a7c:	68fb      	ldr	r3, [r7, #12]
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	f042 0208 	orr.w	r2, r2, #8
 8007a84:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	69da      	ldr	r2, [r3, #28]
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	f022 0204 	bic.w	r2, r2, #4
 8007a94:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007a96:	68fb      	ldr	r3, [r7, #12]
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	69d9      	ldr	r1, [r3, #28]
 8007a9c:	68bb      	ldr	r3, [r7, #8]
 8007a9e:	691a      	ldr	r2, [r3, #16]
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	430a      	orrs	r2, r1
 8007aa6:	61da      	str	r2, [r3, #28]
      break;
 8007aa8:	e064      	b.n	8007b74 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007aaa:	68fb      	ldr	r3, [r7, #12]
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	68b9      	ldr	r1, [r7, #8]
 8007ab0:	4618      	mov	r0, r3
 8007ab2:	f000 fb2d 	bl	8008110 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007ab6:	68fb      	ldr	r3, [r7, #12]
 8007ab8:	681b      	ldr	r3, [r3, #0]
 8007aba:	69da      	ldr	r2, [r3, #28]
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007ac4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007ac6:	68fb      	ldr	r3, [r7, #12]
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	69da      	ldr	r2, [r3, #28]
 8007acc:	68fb      	ldr	r3, [r7, #12]
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007ad4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	69d9      	ldr	r1, [r3, #28]
 8007adc:	68bb      	ldr	r3, [r7, #8]
 8007ade:	691b      	ldr	r3, [r3, #16]
 8007ae0:	021a      	lsls	r2, r3, #8
 8007ae2:	68fb      	ldr	r3, [r7, #12]
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	430a      	orrs	r2, r1
 8007ae8:	61da      	str	r2, [r3, #28]
      break;
 8007aea:	e043      	b.n	8007b74 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8007aec:	68fb      	ldr	r3, [r7, #12]
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	68b9      	ldr	r1, [r7, #8]
 8007af2:	4618      	mov	r0, r3
 8007af4:	f000 fb6a 	bl	80081cc <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	f042 0208 	orr.w	r2, r2, #8
 8007b06:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007b0e:	68fb      	ldr	r3, [r7, #12]
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	f022 0204 	bic.w	r2, r2, #4
 8007b16:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8007b1e:	68bb      	ldr	r3, [r7, #8]
 8007b20:	691a      	ldr	r2, [r3, #16]
 8007b22:	68fb      	ldr	r3, [r7, #12]
 8007b24:	681b      	ldr	r3, [r3, #0]
 8007b26:	430a      	orrs	r2, r1
 8007b28:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8007b2a:	e023      	b.n	8007b74 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8007b2c:	68fb      	ldr	r3, [r7, #12]
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	68b9      	ldr	r1, [r7, #8]
 8007b32:	4618      	mov	r0, r3
 8007b34:	f000 fba2 	bl	800827c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007b3e:	68fb      	ldr	r3, [r7, #12]
 8007b40:	681b      	ldr	r3, [r3, #0]
 8007b42:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007b46:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8007b48:	68fb      	ldr	r3, [r7, #12]
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007b4e:	68fb      	ldr	r3, [r7, #12]
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007b56:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8007b58:	68fb      	ldr	r3, [r7, #12]
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8007b5e:	68bb      	ldr	r3, [r7, #8]
 8007b60:	691b      	ldr	r3, [r3, #16]
 8007b62:	021a      	lsls	r2, r3, #8
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	430a      	orrs	r2, r1
 8007b6a:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8007b6c:	e002      	b.n	8007b74 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8007b6e:	2301      	movs	r3, #1
 8007b70:	75fb      	strb	r3, [r7, #23]
      break;
 8007b72:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007b74:	68fb      	ldr	r3, [r7, #12]
 8007b76:	2200      	movs	r2, #0
 8007b78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007b7c:	7dfb      	ldrb	r3, [r7, #23]
}
 8007b7e:	4618      	mov	r0, r3
 8007b80:	3718      	adds	r7, #24
 8007b82:	46bd      	mov	sp, r7
 8007b84:	bd80      	pop	{r7, pc}
 8007b86:	bf00      	nop

08007b88 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007b88:	b580      	push	{r7, lr}
 8007b8a:	b084      	sub	sp, #16
 8007b8c:	af00      	add	r7, sp, #0
 8007b8e:	6078      	str	r0, [r7, #4]
 8007b90:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007b92:	2300      	movs	r3, #0
 8007b94:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007b9c:	2b01      	cmp	r3, #1
 8007b9e:	d101      	bne.n	8007ba4 <HAL_TIM_ConfigClockSource+0x1c>
 8007ba0:	2302      	movs	r3, #2
 8007ba2:	e0b6      	b.n	8007d12 <HAL_TIM_ConfigClockSource+0x18a>
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	2201      	movs	r2, #1
 8007ba8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	2202      	movs	r2, #2
 8007bb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	689b      	ldr	r3, [r3, #8]
 8007bba:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007bbc:	68bb      	ldr	r3, [r7, #8]
 8007bbe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007bc2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8007bc6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007bc8:	68bb      	ldr	r3, [r7, #8]
 8007bca:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007bce:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	68ba      	ldr	r2, [r7, #8]
 8007bd6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007bd8:	683b      	ldr	r3, [r7, #0]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007be0:	d03e      	beq.n	8007c60 <HAL_TIM_ConfigClockSource+0xd8>
 8007be2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007be6:	f200 8087 	bhi.w	8007cf8 <HAL_TIM_ConfigClockSource+0x170>
 8007bea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007bee:	f000 8086 	beq.w	8007cfe <HAL_TIM_ConfigClockSource+0x176>
 8007bf2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007bf6:	d87f      	bhi.n	8007cf8 <HAL_TIM_ConfigClockSource+0x170>
 8007bf8:	2b70      	cmp	r3, #112	; 0x70
 8007bfa:	d01a      	beq.n	8007c32 <HAL_TIM_ConfigClockSource+0xaa>
 8007bfc:	2b70      	cmp	r3, #112	; 0x70
 8007bfe:	d87b      	bhi.n	8007cf8 <HAL_TIM_ConfigClockSource+0x170>
 8007c00:	2b60      	cmp	r3, #96	; 0x60
 8007c02:	d050      	beq.n	8007ca6 <HAL_TIM_ConfigClockSource+0x11e>
 8007c04:	2b60      	cmp	r3, #96	; 0x60
 8007c06:	d877      	bhi.n	8007cf8 <HAL_TIM_ConfigClockSource+0x170>
 8007c08:	2b50      	cmp	r3, #80	; 0x50
 8007c0a:	d03c      	beq.n	8007c86 <HAL_TIM_ConfigClockSource+0xfe>
 8007c0c:	2b50      	cmp	r3, #80	; 0x50
 8007c0e:	d873      	bhi.n	8007cf8 <HAL_TIM_ConfigClockSource+0x170>
 8007c10:	2b40      	cmp	r3, #64	; 0x40
 8007c12:	d058      	beq.n	8007cc6 <HAL_TIM_ConfigClockSource+0x13e>
 8007c14:	2b40      	cmp	r3, #64	; 0x40
 8007c16:	d86f      	bhi.n	8007cf8 <HAL_TIM_ConfigClockSource+0x170>
 8007c18:	2b30      	cmp	r3, #48	; 0x30
 8007c1a:	d064      	beq.n	8007ce6 <HAL_TIM_ConfigClockSource+0x15e>
 8007c1c:	2b30      	cmp	r3, #48	; 0x30
 8007c1e:	d86b      	bhi.n	8007cf8 <HAL_TIM_ConfigClockSource+0x170>
 8007c20:	2b20      	cmp	r3, #32
 8007c22:	d060      	beq.n	8007ce6 <HAL_TIM_ConfigClockSource+0x15e>
 8007c24:	2b20      	cmp	r3, #32
 8007c26:	d867      	bhi.n	8007cf8 <HAL_TIM_ConfigClockSource+0x170>
 8007c28:	2b00      	cmp	r3, #0
 8007c2a:	d05c      	beq.n	8007ce6 <HAL_TIM_ConfigClockSource+0x15e>
 8007c2c:	2b10      	cmp	r3, #16
 8007c2e:	d05a      	beq.n	8007ce6 <HAL_TIM_ConfigClockSource+0x15e>
 8007c30:	e062      	b.n	8007cf8 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007c36:	683b      	ldr	r3, [r7, #0]
 8007c38:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007c3a:	683b      	ldr	r3, [r7, #0]
 8007c3c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007c3e:	683b      	ldr	r3, [r7, #0]
 8007c40:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007c42:	f000 fbef 	bl	8008424 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	689b      	ldr	r3, [r3, #8]
 8007c4c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007c4e:	68bb      	ldr	r3, [r7, #8]
 8007c50:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8007c54:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	68ba      	ldr	r2, [r7, #8]
 8007c5c:	609a      	str	r2, [r3, #8]
      break;
 8007c5e:	e04f      	b.n	8007d00 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007c64:	683b      	ldr	r3, [r7, #0]
 8007c66:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007c68:	683b      	ldr	r3, [r7, #0]
 8007c6a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007c6c:	683b      	ldr	r3, [r7, #0]
 8007c6e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007c70:	f000 fbd8 	bl	8008424 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	689a      	ldr	r2, [r3, #8]
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007c82:	609a      	str	r2, [r3, #8]
      break;
 8007c84:	e03c      	b.n	8007d00 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007c8a:	683b      	ldr	r3, [r7, #0]
 8007c8c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007c8e:	683b      	ldr	r3, [r7, #0]
 8007c90:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007c92:	461a      	mov	r2, r3
 8007c94:	f000 fb4c 	bl	8008330 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	2150      	movs	r1, #80	; 0x50
 8007c9e:	4618      	mov	r0, r3
 8007ca0:	f000 fba5 	bl	80083ee <TIM_ITRx_SetConfig>
      break;
 8007ca4:	e02c      	b.n	8007d00 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007caa:	683b      	ldr	r3, [r7, #0]
 8007cac:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007cae:	683b      	ldr	r3, [r7, #0]
 8007cb0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007cb2:	461a      	mov	r2, r3
 8007cb4:	f000 fb6b 	bl	800838e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	2160      	movs	r1, #96	; 0x60
 8007cbe:	4618      	mov	r0, r3
 8007cc0:	f000 fb95 	bl	80083ee <TIM_ITRx_SetConfig>
      break;
 8007cc4:	e01c      	b.n	8007d00 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007cca:	683b      	ldr	r3, [r7, #0]
 8007ccc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007cce:	683b      	ldr	r3, [r7, #0]
 8007cd0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007cd2:	461a      	mov	r2, r3
 8007cd4:	f000 fb2c 	bl	8008330 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	2140      	movs	r1, #64	; 0x40
 8007cde:	4618      	mov	r0, r3
 8007ce0:	f000 fb85 	bl	80083ee <TIM_ITRx_SetConfig>
      break;
 8007ce4:	e00c      	b.n	8007d00 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	681a      	ldr	r2, [r3, #0]
 8007cea:	683b      	ldr	r3, [r7, #0]
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	4619      	mov	r1, r3
 8007cf0:	4610      	mov	r0, r2
 8007cf2:	f000 fb7c 	bl	80083ee <TIM_ITRx_SetConfig>
      break;
 8007cf6:	e003      	b.n	8007d00 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8007cf8:	2301      	movs	r3, #1
 8007cfa:	73fb      	strb	r3, [r7, #15]
      break;
 8007cfc:	e000      	b.n	8007d00 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8007cfe:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	2201      	movs	r2, #1
 8007d04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	2200      	movs	r2, #0
 8007d0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007d10:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d12:	4618      	mov	r0, r3
 8007d14:	3710      	adds	r7, #16
 8007d16:	46bd      	mov	sp, r7
 8007d18:	bd80      	pop	{r7, pc}

08007d1a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007d1a:	b480      	push	{r7}
 8007d1c:	b083      	sub	sp, #12
 8007d1e:	af00      	add	r7, sp, #0
 8007d20:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007d22:	bf00      	nop
 8007d24:	370c      	adds	r7, #12
 8007d26:	46bd      	mov	sp, r7
 8007d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d2c:	4770      	bx	lr

08007d2e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007d2e:	b480      	push	{r7}
 8007d30:	b083      	sub	sp, #12
 8007d32:	af00      	add	r7, sp, #0
 8007d34:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007d36:	bf00      	nop
 8007d38:	370c      	adds	r7, #12
 8007d3a:	46bd      	mov	sp, r7
 8007d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d40:	4770      	bx	lr

08007d42 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007d42:	b480      	push	{r7}
 8007d44:	b083      	sub	sp, #12
 8007d46:	af00      	add	r7, sp, #0
 8007d48:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007d4a:	bf00      	nop
 8007d4c:	370c      	adds	r7, #12
 8007d4e:	46bd      	mov	sp, r7
 8007d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d54:	4770      	bx	lr

08007d56 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007d56:	b480      	push	{r7}
 8007d58:	b083      	sub	sp, #12
 8007d5a:	af00      	add	r7, sp, #0
 8007d5c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007d5e:	bf00      	nop
 8007d60:	370c      	adds	r7, #12
 8007d62:	46bd      	mov	sp, r7
 8007d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d68:	4770      	bx	lr
	...

08007d6c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007d6c:	b480      	push	{r7}
 8007d6e:	b085      	sub	sp, #20
 8007d70:	af00      	add	r7, sp, #0
 8007d72:	6078      	str	r0, [r7, #4]
 8007d74:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	681b      	ldr	r3, [r3, #0]
 8007d7a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	4a2a      	ldr	r2, [pc, #168]	; (8007e28 <TIM_Base_SetConfig+0xbc>)
 8007d80:	4293      	cmp	r3, r2
 8007d82:	d003      	beq.n	8007d8c <TIM_Base_SetConfig+0x20>
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007d8a:	d108      	bne.n	8007d9e <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007d92:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007d94:	683b      	ldr	r3, [r7, #0]
 8007d96:	685b      	ldr	r3, [r3, #4]
 8007d98:	68fa      	ldr	r2, [r7, #12]
 8007d9a:	4313      	orrs	r3, r2
 8007d9c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	4a21      	ldr	r2, [pc, #132]	; (8007e28 <TIM_Base_SetConfig+0xbc>)
 8007da2:	4293      	cmp	r3, r2
 8007da4:	d00b      	beq.n	8007dbe <TIM_Base_SetConfig+0x52>
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007dac:	d007      	beq.n	8007dbe <TIM_Base_SetConfig+0x52>
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	4a1e      	ldr	r2, [pc, #120]	; (8007e2c <TIM_Base_SetConfig+0xc0>)
 8007db2:	4293      	cmp	r3, r2
 8007db4:	d003      	beq.n	8007dbe <TIM_Base_SetConfig+0x52>
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	4a1d      	ldr	r2, [pc, #116]	; (8007e30 <TIM_Base_SetConfig+0xc4>)
 8007dba:	4293      	cmp	r3, r2
 8007dbc:	d108      	bne.n	8007dd0 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007dbe:	68fb      	ldr	r3, [r7, #12]
 8007dc0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007dc4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007dc6:	683b      	ldr	r3, [r7, #0]
 8007dc8:	68db      	ldr	r3, [r3, #12]
 8007dca:	68fa      	ldr	r2, [r7, #12]
 8007dcc:	4313      	orrs	r3, r2
 8007dce:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007dd0:	68fb      	ldr	r3, [r7, #12]
 8007dd2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007dd6:	683b      	ldr	r3, [r7, #0]
 8007dd8:	695b      	ldr	r3, [r3, #20]
 8007dda:	4313      	orrs	r3, r2
 8007ddc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	68fa      	ldr	r2, [r7, #12]
 8007de2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007de4:	683b      	ldr	r3, [r7, #0]
 8007de6:	689a      	ldr	r2, [r3, #8]
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007dec:	683b      	ldr	r3, [r7, #0]
 8007dee:	681a      	ldr	r2, [r3, #0]
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	4a0c      	ldr	r2, [pc, #48]	; (8007e28 <TIM_Base_SetConfig+0xbc>)
 8007df8:	4293      	cmp	r3, r2
 8007dfa:	d007      	beq.n	8007e0c <TIM_Base_SetConfig+0xa0>
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	4a0b      	ldr	r2, [pc, #44]	; (8007e2c <TIM_Base_SetConfig+0xc0>)
 8007e00:	4293      	cmp	r3, r2
 8007e02:	d003      	beq.n	8007e0c <TIM_Base_SetConfig+0xa0>
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	4a0a      	ldr	r2, [pc, #40]	; (8007e30 <TIM_Base_SetConfig+0xc4>)
 8007e08:	4293      	cmp	r3, r2
 8007e0a:	d103      	bne.n	8007e14 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007e0c:	683b      	ldr	r3, [r7, #0]
 8007e0e:	691a      	ldr	r2, [r3, #16]
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	2201      	movs	r2, #1
 8007e18:	615a      	str	r2, [r3, #20]
}
 8007e1a:	bf00      	nop
 8007e1c:	3714      	adds	r7, #20
 8007e1e:	46bd      	mov	sp, r7
 8007e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e24:	4770      	bx	lr
 8007e26:	bf00      	nop
 8007e28:	40012c00 	.word	0x40012c00
 8007e2c:	40014000 	.word	0x40014000
 8007e30:	40014400 	.word	0x40014400

08007e34 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007e34:	b480      	push	{r7}
 8007e36:	b087      	sub	sp, #28
 8007e38:	af00      	add	r7, sp, #0
 8007e3a:	6078      	str	r0, [r7, #4]
 8007e3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	6a1b      	ldr	r3, [r3, #32]
 8007e42:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	6a1b      	ldr	r3, [r3, #32]
 8007e48:	f023 0201 	bic.w	r2, r3, #1
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	685b      	ldr	r3, [r3, #4]
 8007e54:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	699b      	ldr	r3, [r3, #24]
 8007e5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007e5c:	68fb      	ldr	r3, [r7, #12]
 8007e5e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007e62:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007e66:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007e68:	68fb      	ldr	r3, [r7, #12]
 8007e6a:	f023 0303 	bic.w	r3, r3, #3
 8007e6e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007e70:	683b      	ldr	r3, [r7, #0]
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	68fa      	ldr	r2, [r7, #12]
 8007e76:	4313      	orrs	r3, r2
 8007e78:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007e7a:	697b      	ldr	r3, [r7, #20]
 8007e7c:	f023 0302 	bic.w	r3, r3, #2
 8007e80:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007e82:	683b      	ldr	r3, [r7, #0]
 8007e84:	689b      	ldr	r3, [r3, #8]
 8007e86:	697a      	ldr	r2, [r7, #20]
 8007e88:	4313      	orrs	r3, r2
 8007e8a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	4a24      	ldr	r2, [pc, #144]	; (8007f20 <TIM_OC1_SetConfig+0xec>)
 8007e90:	4293      	cmp	r3, r2
 8007e92:	d007      	beq.n	8007ea4 <TIM_OC1_SetConfig+0x70>
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	4a23      	ldr	r2, [pc, #140]	; (8007f24 <TIM_OC1_SetConfig+0xf0>)
 8007e98:	4293      	cmp	r3, r2
 8007e9a:	d003      	beq.n	8007ea4 <TIM_OC1_SetConfig+0x70>
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	4a22      	ldr	r2, [pc, #136]	; (8007f28 <TIM_OC1_SetConfig+0xf4>)
 8007ea0:	4293      	cmp	r3, r2
 8007ea2:	d10c      	bne.n	8007ebe <TIM_OC1_SetConfig+0x8a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007ea4:	697b      	ldr	r3, [r7, #20]
 8007ea6:	f023 0308 	bic.w	r3, r3, #8
 8007eaa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007eac:	683b      	ldr	r3, [r7, #0]
 8007eae:	68db      	ldr	r3, [r3, #12]
 8007eb0:	697a      	ldr	r2, [r7, #20]
 8007eb2:	4313      	orrs	r3, r2
 8007eb4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007eb6:	697b      	ldr	r3, [r7, #20]
 8007eb8:	f023 0304 	bic.w	r3, r3, #4
 8007ebc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	4a17      	ldr	r2, [pc, #92]	; (8007f20 <TIM_OC1_SetConfig+0xec>)
 8007ec2:	4293      	cmp	r3, r2
 8007ec4:	d007      	beq.n	8007ed6 <TIM_OC1_SetConfig+0xa2>
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	4a16      	ldr	r2, [pc, #88]	; (8007f24 <TIM_OC1_SetConfig+0xf0>)
 8007eca:	4293      	cmp	r3, r2
 8007ecc:	d003      	beq.n	8007ed6 <TIM_OC1_SetConfig+0xa2>
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	4a15      	ldr	r2, [pc, #84]	; (8007f28 <TIM_OC1_SetConfig+0xf4>)
 8007ed2:	4293      	cmp	r3, r2
 8007ed4:	d111      	bne.n	8007efa <TIM_OC1_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007ed6:	693b      	ldr	r3, [r7, #16]
 8007ed8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007edc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007ede:	693b      	ldr	r3, [r7, #16]
 8007ee0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007ee4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007ee6:	683b      	ldr	r3, [r7, #0]
 8007ee8:	695b      	ldr	r3, [r3, #20]
 8007eea:	693a      	ldr	r2, [r7, #16]
 8007eec:	4313      	orrs	r3, r2
 8007eee:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007ef0:	683b      	ldr	r3, [r7, #0]
 8007ef2:	699b      	ldr	r3, [r3, #24]
 8007ef4:	693a      	ldr	r2, [r7, #16]
 8007ef6:	4313      	orrs	r3, r2
 8007ef8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	693a      	ldr	r2, [r7, #16]
 8007efe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	68fa      	ldr	r2, [r7, #12]
 8007f04:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007f06:	683b      	ldr	r3, [r7, #0]
 8007f08:	685a      	ldr	r2, [r3, #4]
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	697a      	ldr	r2, [r7, #20]
 8007f12:	621a      	str	r2, [r3, #32]
}
 8007f14:	bf00      	nop
 8007f16:	371c      	adds	r7, #28
 8007f18:	46bd      	mov	sp, r7
 8007f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f1e:	4770      	bx	lr
 8007f20:	40012c00 	.word	0x40012c00
 8007f24:	40014000 	.word	0x40014000
 8007f28:	40014400 	.word	0x40014400

08007f2c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007f2c:	b480      	push	{r7}
 8007f2e:	b087      	sub	sp, #28
 8007f30:	af00      	add	r7, sp, #0
 8007f32:	6078      	str	r0, [r7, #4]
 8007f34:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	6a1b      	ldr	r3, [r3, #32]
 8007f3a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	6a1b      	ldr	r3, [r3, #32]
 8007f40:	f023 0210 	bic.w	r2, r3, #16
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	685b      	ldr	r3, [r3, #4]
 8007f4c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	699b      	ldr	r3, [r3, #24]
 8007f52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007f54:	68fb      	ldr	r3, [r7, #12]
 8007f56:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007f5a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007f5e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007f60:	68fb      	ldr	r3, [r7, #12]
 8007f62:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007f66:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007f68:	683b      	ldr	r3, [r7, #0]
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	021b      	lsls	r3, r3, #8
 8007f6e:	68fa      	ldr	r2, [r7, #12]
 8007f70:	4313      	orrs	r3, r2
 8007f72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007f74:	697b      	ldr	r3, [r7, #20]
 8007f76:	f023 0320 	bic.w	r3, r3, #32
 8007f7a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007f7c:	683b      	ldr	r3, [r7, #0]
 8007f7e:	689b      	ldr	r3, [r3, #8]
 8007f80:	011b      	lsls	r3, r3, #4
 8007f82:	697a      	ldr	r2, [r7, #20]
 8007f84:	4313      	orrs	r3, r2
 8007f86:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	4a22      	ldr	r2, [pc, #136]	; (8008014 <TIM_OC2_SetConfig+0xe8>)
 8007f8c:	4293      	cmp	r3, r2
 8007f8e:	d10d      	bne.n	8007fac <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007f90:	697b      	ldr	r3, [r7, #20]
 8007f92:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007f96:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007f98:	683b      	ldr	r3, [r7, #0]
 8007f9a:	68db      	ldr	r3, [r3, #12]
 8007f9c:	011b      	lsls	r3, r3, #4
 8007f9e:	697a      	ldr	r2, [r7, #20]
 8007fa0:	4313      	orrs	r3, r2
 8007fa2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007fa4:	697b      	ldr	r3, [r7, #20]
 8007fa6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007faa:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	4a19      	ldr	r2, [pc, #100]	; (8008014 <TIM_OC2_SetConfig+0xe8>)
 8007fb0:	4293      	cmp	r3, r2
 8007fb2:	d007      	beq.n	8007fc4 <TIM_OC2_SetConfig+0x98>
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	4a18      	ldr	r2, [pc, #96]	; (8008018 <TIM_OC2_SetConfig+0xec>)
 8007fb8:	4293      	cmp	r3, r2
 8007fba:	d003      	beq.n	8007fc4 <TIM_OC2_SetConfig+0x98>
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	4a17      	ldr	r2, [pc, #92]	; (800801c <TIM_OC2_SetConfig+0xf0>)
 8007fc0:	4293      	cmp	r3, r2
 8007fc2:	d113      	bne.n	8007fec <TIM_OC2_SetConfig+0xc0>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007fc4:	693b      	ldr	r3, [r7, #16]
 8007fc6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007fca:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007fcc:	693b      	ldr	r3, [r7, #16]
 8007fce:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007fd2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007fd4:	683b      	ldr	r3, [r7, #0]
 8007fd6:	695b      	ldr	r3, [r3, #20]
 8007fd8:	009b      	lsls	r3, r3, #2
 8007fda:	693a      	ldr	r2, [r7, #16]
 8007fdc:	4313      	orrs	r3, r2
 8007fde:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007fe0:	683b      	ldr	r3, [r7, #0]
 8007fe2:	699b      	ldr	r3, [r3, #24]
 8007fe4:	009b      	lsls	r3, r3, #2
 8007fe6:	693a      	ldr	r2, [r7, #16]
 8007fe8:	4313      	orrs	r3, r2
 8007fea:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	693a      	ldr	r2, [r7, #16]
 8007ff0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	68fa      	ldr	r2, [r7, #12]
 8007ff6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007ff8:	683b      	ldr	r3, [r7, #0]
 8007ffa:	685a      	ldr	r2, [r3, #4]
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	697a      	ldr	r2, [r7, #20]
 8008004:	621a      	str	r2, [r3, #32]
}
 8008006:	bf00      	nop
 8008008:	371c      	adds	r7, #28
 800800a:	46bd      	mov	sp, r7
 800800c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008010:	4770      	bx	lr
 8008012:	bf00      	nop
 8008014:	40012c00 	.word	0x40012c00
 8008018:	40014000 	.word	0x40014000
 800801c:	40014400 	.word	0x40014400

08008020 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008020:	b480      	push	{r7}
 8008022:	b087      	sub	sp, #28
 8008024:	af00      	add	r7, sp, #0
 8008026:	6078      	str	r0, [r7, #4]
 8008028:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	6a1b      	ldr	r3, [r3, #32]
 800802e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	6a1b      	ldr	r3, [r3, #32]
 8008034:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	685b      	ldr	r3, [r3, #4]
 8008040:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	69db      	ldr	r3, [r3, #28]
 8008046:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008048:	68fb      	ldr	r3, [r7, #12]
 800804a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800804e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008052:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	f023 0303 	bic.w	r3, r3, #3
 800805a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800805c:	683b      	ldr	r3, [r7, #0]
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	68fa      	ldr	r2, [r7, #12]
 8008062:	4313      	orrs	r3, r2
 8008064:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008066:	697b      	ldr	r3, [r7, #20]
 8008068:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800806c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800806e:	683b      	ldr	r3, [r7, #0]
 8008070:	689b      	ldr	r3, [r3, #8]
 8008072:	021b      	lsls	r3, r3, #8
 8008074:	697a      	ldr	r2, [r7, #20]
 8008076:	4313      	orrs	r3, r2
 8008078:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	4a21      	ldr	r2, [pc, #132]	; (8008104 <TIM_OC3_SetConfig+0xe4>)
 800807e:	4293      	cmp	r3, r2
 8008080:	d10d      	bne.n	800809e <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008082:	697b      	ldr	r3, [r7, #20]
 8008084:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008088:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800808a:	683b      	ldr	r3, [r7, #0]
 800808c:	68db      	ldr	r3, [r3, #12]
 800808e:	021b      	lsls	r3, r3, #8
 8008090:	697a      	ldr	r2, [r7, #20]
 8008092:	4313      	orrs	r3, r2
 8008094:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008096:	697b      	ldr	r3, [r7, #20]
 8008098:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800809c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	4a18      	ldr	r2, [pc, #96]	; (8008104 <TIM_OC3_SetConfig+0xe4>)
 80080a2:	4293      	cmp	r3, r2
 80080a4:	d007      	beq.n	80080b6 <TIM_OC3_SetConfig+0x96>
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	4a17      	ldr	r2, [pc, #92]	; (8008108 <TIM_OC3_SetConfig+0xe8>)
 80080aa:	4293      	cmp	r3, r2
 80080ac:	d003      	beq.n	80080b6 <TIM_OC3_SetConfig+0x96>
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	4a16      	ldr	r2, [pc, #88]	; (800810c <TIM_OC3_SetConfig+0xec>)
 80080b2:	4293      	cmp	r3, r2
 80080b4:	d113      	bne.n	80080de <TIM_OC3_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80080b6:	693b      	ldr	r3, [r7, #16]
 80080b8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80080bc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80080be:	693b      	ldr	r3, [r7, #16]
 80080c0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80080c4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80080c6:	683b      	ldr	r3, [r7, #0]
 80080c8:	695b      	ldr	r3, [r3, #20]
 80080ca:	011b      	lsls	r3, r3, #4
 80080cc:	693a      	ldr	r2, [r7, #16]
 80080ce:	4313      	orrs	r3, r2
 80080d0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80080d2:	683b      	ldr	r3, [r7, #0]
 80080d4:	699b      	ldr	r3, [r3, #24]
 80080d6:	011b      	lsls	r3, r3, #4
 80080d8:	693a      	ldr	r2, [r7, #16]
 80080da:	4313      	orrs	r3, r2
 80080dc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	693a      	ldr	r2, [r7, #16]
 80080e2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	68fa      	ldr	r2, [r7, #12]
 80080e8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80080ea:	683b      	ldr	r3, [r7, #0]
 80080ec:	685a      	ldr	r2, [r3, #4]
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	697a      	ldr	r2, [r7, #20]
 80080f6:	621a      	str	r2, [r3, #32]
}
 80080f8:	bf00      	nop
 80080fa:	371c      	adds	r7, #28
 80080fc:	46bd      	mov	sp, r7
 80080fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008102:	4770      	bx	lr
 8008104:	40012c00 	.word	0x40012c00
 8008108:	40014000 	.word	0x40014000
 800810c:	40014400 	.word	0x40014400

08008110 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008110:	b480      	push	{r7}
 8008112:	b087      	sub	sp, #28
 8008114:	af00      	add	r7, sp, #0
 8008116:	6078      	str	r0, [r7, #4]
 8008118:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	6a1b      	ldr	r3, [r3, #32]
 800811e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	6a1b      	ldr	r3, [r3, #32]
 8008124:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	685b      	ldr	r3, [r3, #4]
 8008130:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	69db      	ldr	r3, [r3, #28]
 8008136:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008138:	68fb      	ldr	r3, [r7, #12]
 800813a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800813e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008142:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008144:	68fb      	ldr	r3, [r7, #12]
 8008146:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800814a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800814c:	683b      	ldr	r3, [r7, #0]
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	021b      	lsls	r3, r3, #8
 8008152:	68fa      	ldr	r2, [r7, #12]
 8008154:	4313      	orrs	r3, r2
 8008156:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008158:	693b      	ldr	r3, [r7, #16]
 800815a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800815e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008160:	683b      	ldr	r3, [r7, #0]
 8008162:	689b      	ldr	r3, [r3, #8]
 8008164:	031b      	lsls	r3, r3, #12
 8008166:	693a      	ldr	r2, [r7, #16]
 8008168:	4313      	orrs	r3, r2
 800816a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	4a14      	ldr	r2, [pc, #80]	; (80081c0 <TIM_OC4_SetConfig+0xb0>)
 8008170:	4293      	cmp	r3, r2
 8008172:	d007      	beq.n	8008184 <TIM_OC4_SetConfig+0x74>
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	4a13      	ldr	r2, [pc, #76]	; (80081c4 <TIM_OC4_SetConfig+0xb4>)
 8008178:	4293      	cmp	r3, r2
 800817a:	d003      	beq.n	8008184 <TIM_OC4_SetConfig+0x74>
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	4a12      	ldr	r2, [pc, #72]	; (80081c8 <TIM_OC4_SetConfig+0xb8>)
 8008180:	4293      	cmp	r3, r2
 8008182:	d109      	bne.n	8008198 <TIM_OC4_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008184:	697b      	ldr	r3, [r7, #20]
 8008186:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800818a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800818c:	683b      	ldr	r3, [r7, #0]
 800818e:	695b      	ldr	r3, [r3, #20]
 8008190:	019b      	lsls	r3, r3, #6
 8008192:	697a      	ldr	r2, [r7, #20]
 8008194:	4313      	orrs	r3, r2
 8008196:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	697a      	ldr	r2, [r7, #20]
 800819c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	68fa      	ldr	r2, [r7, #12]
 80081a2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80081a4:	683b      	ldr	r3, [r7, #0]
 80081a6:	685a      	ldr	r2, [r3, #4]
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	693a      	ldr	r2, [r7, #16]
 80081b0:	621a      	str	r2, [r3, #32]
}
 80081b2:	bf00      	nop
 80081b4:	371c      	adds	r7, #28
 80081b6:	46bd      	mov	sp, r7
 80081b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081bc:	4770      	bx	lr
 80081be:	bf00      	nop
 80081c0:	40012c00 	.word	0x40012c00
 80081c4:	40014000 	.word	0x40014000
 80081c8:	40014400 	.word	0x40014400

080081cc <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80081cc:	b480      	push	{r7}
 80081ce:	b087      	sub	sp, #28
 80081d0:	af00      	add	r7, sp, #0
 80081d2:	6078      	str	r0, [r7, #4]
 80081d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	6a1b      	ldr	r3, [r3, #32]
 80081da:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	6a1b      	ldr	r3, [r3, #32]
 80081e0:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	685b      	ldr	r3, [r3, #4]
 80081ec:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80081f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80081f4:	68fb      	ldr	r3, [r7, #12]
 80081f6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80081fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80081fe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008200:	683b      	ldr	r3, [r7, #0]
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	68fa      	ldr	r2, [r7, #12]
 8008206:	4313      	orrs	r3, r2
 8008208:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800820a:	693b      	ldr	r3, [r7, #16]
 800820c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8008210:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8008212:	683b      	ldr	r3, [r7, #0]
 8008214:	689b      	ldr	r3, [r3, #8]
 8008216:	041b      	lsls	r3, r3, #16
 8008218:	693a      	ldr	r2, [r7, #16]
 800821a:	4313      	orrs	r3, r2
 800821c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	4a13      	ldr	r2, [pc, #76]	; (8008270 <TIM_OC5_SetConfig+0xa4>)
 8008222:	4293      	cmp	r3, r2
 8008224:	d007      	beq.n	8008236 <TIM_OC5_SetConfig+0x6a>
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	4a12      	ldr	r2, [pc, #72]	; (8008274 <TIM_OC5_SetConfig+0xa8>)
 800822a:	4293      	cmp	r3, r2
 800822c:	d003      	beq.n	8008236 <TIM_OC5_SetConfig+0x6a>
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	4a11      	ldr	r2, [pc, #68]	; (8008278 <TIM_OC5_SetConfig+0xac>)
 8008232:	4293      	cmp	r3, r2
 8008234:	d109      	bne.n	800824a <TIM_OC5_SetConfig+0x7e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8008236:	697b      	ldr	r3, [r7, #20]
 8008238:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800823c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800823e:	683b      	ldr	r3, [r7, #0]
 8008240:	695b      	ldr	r3, [r3, #20]
 8008242:	021b      	lsls	r3, r3, #8
 8008244:	697a      	ldr	r2, [r7, #20]
 8008246:	4313      	orrs	r3, r2
 8008248:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	697a      	ldr	r2, [r7, #20]
 800824e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	68fa      	ldr	r2, [r7, #12]
 8008254:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8008256:	683b      	ldr	r3, [r7, #0]
 8008258:	685a      	ldr	r2, [r3, #4]
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	693a      	ldr	r2, [r7, #16]
 8008262:	621a      	str	r2, [r3, #32]
}
 8008264:	bf00      	nop
 8008266:	371c      	adds	r7, #28
 8008268:	46bd      	mov	sp, r7
 800826a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800826e:	4770      	bx	lr
 8008270:	40012c00 	.word	0x40012c00
 8008274:	40014000 	.word	0x40014000
 8008278:	40014400 	.word	0x40014400

0800827c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800827c:	b480      	push	{r7}
 800827e:	b087      	sub	sp, #28
 8008280:	af00      	add	r7, sp, #0
 8008282:	6078      	str	r0, [r7, #4]
 8008284:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	6a1b      	ldr	r3, [r3, #32]
 800828a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	6a1b      	ldr	r3, [r3, #32]
 8008290:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	685b      	ldr	r3, [r3, #4]
 800829c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80082a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80082a4:	68fb      	ldr	r3, [r7, #12]
 80082a6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80082aa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80082ae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80082b0:	683b      	ldr	r3, [r7, #0]
 80082b2:	681b      	ldr	r3, [r3, #0]
 80082b4:	021b      	lsls	r3, r3, #8
 80082b6:	68fa      	ldr	r2, [r7, #12]
 80082b8:	4313      	orrs	r3, r2
 80082ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80082bc:	693b      	ldr	r3, [r7, #16]
 80082be:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80082c2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80082c4:	683b      	ldr	r3, [r7, #0]
 80082c6:	689b      	ldr	r3, [r3, #8]
 80082c8:	051b      	lsls	r3, r3, #20
 80082ca:	693a      	ldr	r2, [r7, #16]
 80082cc:	4313      	orrs	r3, r2
 80082ce:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	4a14      	ldr	r2, [pc, #80]	; (8008324 <TIM_OC6_SetConfig+0xa8>)
 80082d4:	4293      	cmp	r3, r2
 80082d6:	d007      	beq.n	80082e8 <TIM_OC6_SetConfig+0x6c>
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	4a13      	ldr	r2, [pc, #76]	; (8008328 <TIM_OC6_SetConfig+0xac>)
 80082dc:	4293      	cmp	r3, r2
 80082de:	d003      	beq.n	80082e8 <TIM_OC6_SetConfig+0x6c>
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	4a12      	ldr	r2, [pc, #72]	; (800832c <TIM_OC6_SetConfig+0xb0>)
 80082e4:	4293      	cmp	r3, r2
 80082e6:	d109      	bne.n	80082fc <TIM_OC6_SetConfig+0x80>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80082e8:	697b      	ldr	r3, [r7, #20]
 80082ea:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80082ee:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80082f0:	683b      	ldr	r3, [r7, #0]
 80082f2:	695b      	ldr	r3, [r3, #20]
 80082f4:	029b      	lsls	r3, r3, #10
 80082f6:	697a      	ldr	r2, [r7, #20]
 80082f8:	4313      	orrs	r3, r2
 80082fa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	697a      	ldr	r2, [r7, #20]
 8008300:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	68fa      	ldr	r2, [r7, #12]
 8008306:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8008308:	683b      	ldr	r3, [r7, #0]
 800830a:	685a      	ldr	r2, [r3, #4]
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	693a      	ldr	r2, [r7, #16]
 8008314:	621a      	str	r2, [r3, #32]
}
 8008316:	bf00      	nop
 8008318:	371c      	adds	r7, #28
 800831a:	46bd      	mov	sp, r7
 800831c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008320:	4770      	bx	lr
 8008322:	bf00      	nop
 8008324:	40012c00 	.word	0x40012c00
 8008328:	40014000 	.word	0x40014000
 800832c:	40014400 	.word	0x40014400

08008330 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008330:	b480      	push	{r7}
 8008332:	b087      	sub	sp, #28
 8008334:	af00      	add	r7, sp, #0
 8008336:	60f8      	str	r0, [r7, #12]
 8008338:	60b9      	str	r1, [r7, #8]
 800833a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800833c:	68fb      	ldr	r3, [r7, #12]
 800833e:	6a1b      	ldr	r3, [r3, #32]
 8008340:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008342:	68fb      	ldr	r3, [r7, #12]
 8008344:	6a1b      	ldr	r3, [r3, #32]
 8008346:	f023 0201 	bic.w	r2, r3, #1
 800834a:	68fb      	ldr	r3, [r7, #12]
 800834c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800834e:	68fb      	ldr	r3, [r7, #12]
 8008350:	699b      	ldr	r3, [r3, #24]
 8008352:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008354:	693b      	ldr	r3, [r7, #16]
 8008356:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800835a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	011b      	lsls	r3, r3, #4
 8008360:	693a      	ldr	r2, [r7, #16]
 8008362:	4313      	orrs	r3, r2
 8008364:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008366:	697b      	ldr	r3, [r7, #20]
 8008368:	f023 030a 	bic.w	r3, r3, #10
 800836c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800836e:	697a      	ldr	r2, [r7, #20]
 8008370:	68bb      	ldr	r3, [r7, #8]
 8008372:	4313      	orrs	r3, r2
 8008374:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008376:	68fb      	ldr	r3, [r7, #12]
 8008378:	693a      	ldr	r2, [r7, #16]
 800837a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800837c:	68fb      	ldr	r3, [r7, #12]
 800837e:	697a      	ldr	r2, [r7, #20]
 8008380:	621a      	str	r2, [r3, #32]
}
 8008382:	bf00      	nop
 8008384:	371c      	adds	r7, #28
 8008386:	46bd      	mov	sp, r7
 8008388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800838c:	4770      	bx	lr

0800838e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800838e:	b480      	push	{r7}
 8008390:	b087      	sub	sp, #28
 8008392:	af00      	add	r7, sp, #0
 8008394:	60f8      	str	r0, [r7, #12]
 8008396:	60b9      	str	r1, [r7, #8]
 8008398:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800839a:	68fb      	ldr	r3, [r7, #12]
 800839c:	6a1b      	ldr	r3, [r3, #32]
 800839e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80083a0:	68fb      	ldr	r3, [r7, #12]
 80083a2:	6a1b      	ldr	r3, [r3, #32]
 80083a4:	f023 0210 	bic.w	r2, r3, #16
 80083a8:	68fb      	ldr	r3, [r7, #12]
 80083aa:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80083ac:	68fb      	ldr	r3, [r7, #12]
 80083ae:	699b      	ldr	r3, [r3, #24]
 80083b0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80083b2:	693b      	ldr	r3, [r7, #16]
 80083b4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80083b8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	031b      	lsls	r3, r3, #12
 80083be:	693a      	ldr	r2, [r7, #16]
 80083c0:	4313      	orrs	r3, r2
 80083c2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80083c4:	697b      	ldr	r3, [r7, #20]
 80083c6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80083ca:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80083cc:	68bb      	ldr	r3, [r7, #8]
 80083ce:	011b      	lsls	r3, r3, #4
 80083d0:	697a      	ldr	r2, [r7, #20]
 80083d2:	4313      	orrs	r3, r2
 80083d4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80083d6:	68fb      	ldr	r3, [r7, #12]
 80083d8:	693a      	ldr	r2, [r7, #16]
 80083da:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80083dc:	68fb      	ldr	r3, [r7, #12]
 80083de:	697a      	ldr	r2, [r7, #20]
 80083e0:	621a      	str	r2, [r3, #32]
}
 80083e2:	bf00      	nop
 80083e4:	371c      	adds	r7, #28
 80083e6:	46bd      	mov	sp, r7
 80083e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083ec:	4770      	bx	lr

080083ee <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80083ee:	b480      	push	{r7}
 80083f0:	b085      	sub	sp, #20
 80083f2:	af00      	add	r7, sp, #0
 80083f4:	6078      	str	r0, [r7, #4]
 80083f6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	689b      	ldr	r3, [r3, #8]
 80083fc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80083fe:	68fb      	ldr	r3, [r7, #12]
 8008400:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008404:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008406:	683a      	ldr	r2, [r7, #0]
 8008408:	68fb      	ldr	r3, [r7, #12]
 800840a:	4313      	orrs	r3, r2
 800840c:	f043 0307 	orr.w	r3, r3, #7
 8008410:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	68fa      	ldr	r2, [r7, #12]
 8008416:	609a      	str	r2, [r3, #8]
}
 8008418:	bf00      	nop
 800841a:	3714      	adds	r7, #20
 800841c:	46bd      	mov	sp, r7
 800841e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008422:	4770      	bx	lr

08008424 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008424:	b480      	push	{r7}
 8008426:	b087      	sub	sp, #28
 8008428:	af00      	add	r7, sp, #0
 800842a:	60f8      	str	r0, [r7, #12]
 800842c:	60b9      	str	r1, [r7, #8]
 800842e:	607a      	str	r2, [r7, #4]
 8008430:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008432:	68fb      	ldr	r3, [r7, #12]
 8008434:	689b      	ldr	r3, [r3, #8]
 8008436:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008438:	697b      	ldr	r3, [r7, #20]
 800843a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800843e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008440:	683b      	ldr	r3, [r7, #0]
 8008442:	021a      	lsls	r2, r3, #8
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	431a      	orrs	r2, r3
 8008448:	68bb      	ldr	r3, [r7, #8]
 800844a:	4313      	orrs	r3, r2
 800844c:	697a      	ldr	r2, [r7, #20]
 800844e:	4313      	orrs	r3, r2
 8008450:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008452:	68fb      	ldr	r3, [r7, #12]
 8008454:	697a      	ldr	r2, [r7, #20]
 8008456:	609a      	str	r2, [r3, #8]
}
 8008458:	bf00      	nop
 800845a:	371c      	adds	r7, #28
 800845c:	46bd      	mov	sp, r7
 800845e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008462:	4770      	bx	lr

08008464 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008464:	b480      	push	{r7}
 8008466:	b085      	sub	sp, #20
 8008468:	af00      	add	r7, sp, #0
 800846a:	6078      	str	r0, [r7, #4]
 800846c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008474:	2b01      	cmp	r3, #1
 8008476:	d101      	bne.n	800847c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008478:	2302      	movs	r3, #2
 800847a:	e04f      	b.n	800851c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	2201      	movs	r2, #1
 8008480:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	2202      	movs	r2, #2
 8008488:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	685b      	ldr	r3, [r3, #4]
 8008492:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	681b      	ldr	r3, [r3, #0]
 8008498:	689b      	ldr	r3, [r3, #8]
 800849a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	4a21      	ldr	r2, [pc, #132]	; (8008528 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 80084a2:	4293      	cmp	r3, r2
 80084a4:	d108      	bne.n	80084b8 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80084a6:	68fb      	ldr	r3, [r7, #12]
 80084a8:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80084ac:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80084ae:	683b      	ldr	r3, [r7, #0]
 80084b0:	685b      	ldr	r3, [r3, #4]
 80084b2:	68fa      	ldr	r2, [r7, #12]
 80084b4:	4313      	orrs	r3, r2
 80084b6:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80084b8:	68fb      	ldr	r3, [r7, #12]
 80084ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80084be:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80084c0:	683b      	ldr	r3, [r7, #0]
 80084c2:	681b      	ldr	r3, [r3, #0]
 80084c4:	68fa      	ldr	r2, [r7, #12]
 80084c6:	4313      	orrs	r3, r2
 80084c8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	681b      	ldr	r3, [r3, #0]
 80084ce:	68fa      	ldr	r2, [r7, #12]
 80084d0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	4a14      	ldr	r2, [pc, #80]	; (8008528 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 80084d8:	4293      	cmp	r3, r2
 80084da:	d009      	beq.n	80084f0 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	681b      	ldr	r3, [r3, #0]
 80084e0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80084e4:	d004      	beq.n	80084f0 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	4a10      	ldr	r2, [pc, #64]	; (800852c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80084ec:	4293      	cmp	r3, r2
 80084ee:	d10c      	bne.n	800850a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80084f0:	68bb      	ldr	r3, [r7, #8]
 80084f2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80084f6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80084f8:	683b      	ldr	r3, [r7, #0]
 80084fa:	689b      	ldr	r3, [r3, #8]
 80084fc:	68ba      	ldr	r2, [r7, #8]
 80084fe:	4313      	orrs	r3, r2
 8008500:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	68ba      	ldr	r2, [r7, #8]
 8008508:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	2201      	movs	r2, #1
 800850e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	2200      	movs	r2, #0
 8008516:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800851a:	2300      	movs	r3, #0
}
 800851c:	4618      	mov	r0, r3
 800851e:	3714      	adds	r7, #20
 8008520:	46bd      	mov	sp, r7
 8008522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008526:	4770      	bx	lr
 8008528:	40012c00 	.word	0x40012c00
 800852c:	40014000 	.word	0x40014000

08008530 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008530:	b480      	push	{r7}
 8008532:	b083      	sub	sp, #12
 8008534:	af00      	add	r7, sp, #0
 8008536:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008538:	bf00      	nop
 800853a:	370c      	adds	r7, #12
 800853c:	46bd      	mov	sp, r7
 800853e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008542:	4770      	bx	lr

08008544 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008544:	b480      	push	{r7}
 8008546:	b083      	sub	sp, #12
 8008548:	af00      	add	r7, sp, #0
 800854a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800854c:	bf00      	nop
 800854e:	370c      	adds	r7, #12
 8008550:	46bd      	mov	sp, r7
 8008552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008556:	4770      	bx	lr

08008558 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8008558:	b480      	push	{r7}
 800855a:	b083      	sub	sp, #12
 800855c:	af00      	add	r7, sp, #0
 800855e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8008560:	bf00      	nop
 8008562:	370c      	adds	r7, #12
 8008564:	46bd      	mov	sp, r7
 8008566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800856a:	4770      	bx	lr

0800856c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800856c:	b580      	push	{r7, lr}
 800856e:	b08a      	sub	sp, #40	; 0x28
 8008570:	af02      	add	r7, sp, #8
 8008572:	60f8      	str	r0, [r7, #12]
 8008574:	60b9      	str	r1, [r7, #8]
 8008576:	603b      	str	r3, [r7, #0]
 8008578:	4613      	mov	r3, r2
 800857a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800857c:	68fb      	ldr	r3, [r7, #12]
 800857e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008580:	2b20      	cmp	r3, #32
 8008582:	d178      	bne.n	8008676 <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 8008584:	68bb      	ldr	r3, [r7, #8]
 8008586:	2b00      	cmp	r3, #0
 8008588:	d002      	beq.n	8008590 <HAL_UART_Transmit+0x24>
 800858a:	88fb      	ldrh	r3, [r7, #6]
 800858c:	2b00      	cmp	r3, #0
 800858e:	d101      	bne.n	8008594 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8008590:	2301      	movs	r3, #1
 8008592:	e071      	b.n	8008678 <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008594:	68fb      	ldr	r3, [r7, #12]
 8008596:	2200      	movs	r2, #0
 8008598:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800859c:	68fb      	ldr	r3, [r7, #12]
 800859e:	2221      	movs	r2, #33	; 0x21
 80085a0:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80085a2:	f7fc f8b1 	bl	8004708 <HAL_GetTick>
 80085a6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80085a8:	68fb      	ldr	r3, [r7, #12]
 80085aa:	88fa      	ldrh	r2, [r7, #6]
 80085ac:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80085b0:	68fb      	ldr	r3, [r7, #12]
 80085b2:	88fa      	ldrh	r2, [r7, #6]
 80085b4:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80085b8:	68fb      	ldr	r3, [r7, #12]
 80085ba:	689b      	ldr	r3, [r3, #8]
 80085bc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80085c0:	d108      	bne.n	80085d4 <HAL_UART_Transmit+0x68>
 80085c2:	68fb      	ldr	r3, [r7, #12]
 80085c4:	691b      	ldr	r3, [r3, #16]
 80085c6:	2b00      	cmp	r3, #0
 80085c8:	d104      	bne.n	80085d4 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80085ca:	2300      	movs	r3, #0
 80085cc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80085ce:	68bb      	ldr	r3, [r7, #8]
 80085d0:	61bb      	str	r3, [r7, #24]
 80085d2:	e003      	b.n	80085dc <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80085d4:	68bb      	ldr	r3, [r7, #8]
 80085d6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80085d8:	2300      	movs	r3, #0
 80085da:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80085dc:	e030      	b.n	8008640 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80085de:	683b      	ldr	r3, [r7, #0]
 80085e0:	9300      	str	r3, [sp, #0]
 80085e2:	697b      	ldr	r3, [r7, #20]
 80085e4:	2200      	movs	r2, #0
 80085e6:	2180      	movs	r1, #128	; 0x80
 80085e8:	68f8      	ldr	r0, [r7, #12]
 80085ea:	f000 fec9 	bl	8009380 <UART_WaitOnFlagUntilTimeout>
 80085ee:	4603      	mov	r3, r0
 80085f0:	2b00      	cmp	r3, #0
 80085f2:	d004      	beq.n	80085fe <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80085f4:	68fb      	ldr	r3, [r7, #12]
 80085f6:	2220      	movs	r2, #32
 80085f8:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 80085fa:	2303      	movs	r3, #3
 80085fc:	e03c      	b.n	8008678 <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 80085fe:	69fb      	ldr	r3, [r7, #28]
 8008600:	2b00      	cmp	r3, #0
 8008602:	d10b      	bne.n	800861c <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008604:	69bb      	ldr	r3, [r7, #24]
 8008606:	881a      	ldrh	r2, [r3, #0]
 8008608:	68fb      	ldr	r3, [r7, #12]
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008610:	b292      	uxth	r2, r2
 8008612:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8008614:	69bb      	ldr	r3, [r7, #24]
 8008616:	3302      	adds	r3, #2
 8008618:	61bb      	str	r3, [r7, #24]
 800861a:	e008      	b.n	800862e <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800861c:	69fb      	ldr	r3, [r7, #28]
 800861e:	781a      	ldrb	r2, [r3, #0]
 8008620:	68fb      	ldr	r3, [r7, #12]
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	b292      	uxth	r2, r2
 8008626:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8008628:	69fb      	ldr	r3, [r7, #28]
 800862a:	3301      	adds	r3, #1
 800862c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800862e:	68fb      	ldr	r3, [r7, #12]
 8008630:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8008634:	b29b      	uxth	r3, r3
 8008636:	3b01      	subs	r3, #1
 8008638:	b29a      	uxth	r2, r3
 800863a:	68fb      	ldr	r3, [r7, #12]
 800863c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8008640:	68fb      	ldr	r3, [r7, #12]
 8008642:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8008646:	b29b      	uxth	r3, r3
 8008648:	2b00      	cmp	r3, #0
 800864a:	d1c8      	bne.n	80085de <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800864c:	683b      	ldr	r3, [r7, #0]
 800864e:	9300      	str	r3, [sp, #0]
 8008650:	697b      	ldr	r3, [r7, #20]
 8008652:	2200      	movs	r2, #0
 8008654:	2140      	movs	r1, #64	; 0x40
 8008656:	68f8      	ldr	r0, [r7, #12]
 8008658:	f000 fe92 	bl	8009380 <UART_WaitOnFlagUntilTimeout>
 800865c:	4603      	mov	r3, r0
 800865e:	2b00      	cmp	r3, #0
 8008660:	d004      	beq.n	800866c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8008662:	68fb      	ldr	r3, [r7, #12]
 8008664:	2220      	movs	r2, #32
 8008666:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 8008668:	2303      	movs	r3, #3
 800866a:	e005      	b.n	8008678 <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800866c:	68fb      	ldr	r3, [r7, #12]
 800866e:	2220      	movs	r2, #32
 8008670:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8008672:	2300      	movs	r3, #0
 8008674:	e000      	b.n	8008678 <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 8008676:	2302      	movs	r3, #2
  }
}
 8008678:	4618      	mov	r0, r3
 800867a:	3720      	adds	r7, #32
 800867c:	46bd      	mov	sp, r7
 800867e:	bd80      	pop	{r7, pc}

08008680 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008680:	b580      	push	{r7, lr}
 8008682:	b0ba      	sub	sp, #232	; 0xe8
 8008684:	af00      	add	r7, sp, #0
 8008686:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	681b      	ldr	r3, [r3, #0]
 800868c:	69db      	ldr	r3, [r3, #28]
 800868e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	681b      	ldr	r3, [r3, #0]
 8008698:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	689b      	ldr	r3, [r3, #8]
 80086a2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80086a6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 80086aa:	f640 030f 	movw	r3, #2063	; 0x80f
 80086ae:	4013      	ands	r3, r2
 80086b0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 80086b4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80086b8:	2b00      	cmp	r3, #0
 80086ba:	d115      	bne.n	80086e8 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80086bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80086c0:	f003 0320 	and.w	r3, r3, #32
 80086c4:	2b00      	cmp	r3, #0
 80086c6:	d00f      	beq.n	80086e8 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80086c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80086cc:	f003 0320 	and.w	r3, r3, #32
 80086d0:	2b00      	cmp	r3, #0
 80086d2:	d009      	beq.n	80086e8 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80086d8:	2b00      	cmp	r3, #0
 80086da:	f000 82ae 	beq.w	8008c3a <HAL_UART_IRQHandler+0x5ba>
      {
        huart->RxISR(huart);
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80086e2:	6878      	ldr	r0, [r7, #4]
 80086e4:	4798      	blx	r3
      }
      return;
 80086e6:	e2a8      	b.n	8008c3a <HAL_UART_IRQHandler+0x5ba>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 80086e8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80086ec:	2b00      	cmp	r3, #0
 80086ee:	f000 8117 	beq.w	8008920 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80086f2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80086f6:	f003 0301 	and.w	r3, r3, #1
 80086fa:	2b00      	cmp	r3, #0
 80086fc:	d106      	bne.n	800870c <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80086fe:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8008702:	4b85      	ldr	r3, [pc, #532]	; (8008918 <HAL_UART_IRQHandler+0x298>)
 8008704:	4013      	ands	r3, r2
 8008706:	2b00      	cmp	r3, #0
 8008708:	f000 810a 	beq.w	8008920 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800870c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008710:	f003 0301 	and.w	r3, r3, #1
 8008714:	2b00      	cmp	r3, #0
 8008716:	d011      	beq.n	800873c <HAL_UART_IRQHandler+0xbc>
 8008718:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800871c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008720:	2b00      	cmp	r3, #0
 8008722:	d00b      	beq.n	800873c <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	681b      	ldr	r3, [r3, #0]
 8008728:	2201      	movs	r2, #1
 800872a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008732:	f043 0201 	orr.w	r2, r3, #1
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800873c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008740:	f003 0302 	and.w	r3, r3, #2
 8008744:	2b00      	cmp	r3, #0
 8008746:	d011      	beq.n	800876c <HAL_UART_IRQHandler+0xec>
 8008748:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800874c:	f003 0301 	and.w	r3, r3, #1
 8008750:	2b00      	cmp	r3, #0
 8008752:	d00b      	beq.n	800876c <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	2202      	movs	r2, #2
 800875a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008762:	f043 0204 	orr.w	r2, r3, #4
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800876c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008770:	f003 0304 	and.w	r3, r3, #4
 8008774:	2b00      	cmp	r3, #0
 8008776:	d011      	beq.n	800879c <HAL_UART_IRQHandler+0x11c>
 8008778:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800877c:	f003 0301 	and.w	r3, r3, #1
 8008780:	2b00      	cmp	r3, #0
 8008782:	d00b      	beq.n	800879c <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	681b      	ldr	r3, [r3, #0]
 8008788:	2204      	movs	r2, #4
 800878a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008792:	f043 0202 	orr.w	r2, r3, #2
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 800879c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80087a0:	f003 0308 	and.w	r3, r3, #8
 80087a4:	2b00      	cmp	r3, #0
 80087a6:	d017      	beq.n	80087d8 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80087a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80087ac:	f003 0320 	and.w	r3, r3, #32
 80087b0:	2b00      	cmp	r3, #0
 80087b2:	d105      	bne.n	80087c0 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80087b4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80087b8:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80087bc:	2b00      	cmp	r3, #0
 80087be:	d00b      	beq.n	80087d8 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	681b      	ldr	r3, [r3, #0]
 80087c4:	2208      	movs	r2, #8
 80087c6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80087ce:	f043 0208 	orr.w	r2, r3, #8
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80087d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80087dc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80087e0:	2b00      	cmp	r3, #0
 80087e2:	d012      	beq.n	800880a <HAL_UART_IRQHandler+0x18a>
 80087e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80087e8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80087ec:	2b00      	cmp	r3, #0
 80087ee:	d00c      	beq.n	800880a <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80087f8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008800:	f043 0220 	orr.w	r2, r3, #32
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008810:	2b00      	cmp	r3, #0
 8008812:	f000 8214 	beq.w	8008c3e <HAL_UART_IRQHandler+0x5be>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8008816:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800881a:	f003 0320 	and.w	r3, r3, #32
 800881e:	2b00      	cmp	r3, #0
 8008820:	d00d      	beq.n	800883e <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8008822:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008826:	f003 0320 	and.w	r3, r3, #32
 800882a:	2b00      	cmp	r3, #0
 800882c:	d007      	beq.n	800883e <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008832:	2b00      	cmp	r3, #0
 8008834:	d003      	beq.n	800883e <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800883a:	6878      	ldr	r0, [r7, #4]
 800883c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008844:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	681b      	ldr	r3, [r3, #0]
 800884c:	689b      	ldr	r3, [r3, #8]
 800884e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008852:	2b40      	cmp	r3, #64	; 0x40
 8008854:	d005      	beq.n	8008862 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8008856:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800885a:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800885e:	2b00      	cmp	r3, #0
 8008860:	d04f      	beq.n	8008902 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008862:	6878      	ldr	r0, [r7, #4]
 8008864:	f000 fdf3 	bl	800944e <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	689b      	ldr	r3, [r3, #8]
 800886e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008872:	2b40      	cmp	r3, #64	; 0x40
 8008874:	d141      	bne.n	80088fa <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	681b      	ldr	r3, [r3, #0]
 800887a:	3308      	adds	r3, #8
 800887c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008880:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8008884:	e853 3f00 	ldrex	r3, [r3]
 8008888:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800888c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8008890:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008894:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	681b      	ldr	r3, [r3, #0]
 800889c:	3308      	adds	r3, #8
 800889e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80088a2:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80088a6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088aa:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80088ae:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80088b2:	e841 2300 	strex	r3, r2, [r1]
 80088b6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80088ba:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80088be:	2b00      	cmp	r3, #0
 80088c0:	d1d9      	bne.n	8008876 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80088c6:	2b00      	cmp	r3, #0
 80088c8:	d013      	beq.n	80088f2 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80088ce:	4a13      	ldr	r2, [pc, #76]	; (800891c <HAL_UART_IRQHandler+0x29c>)
 80088d0:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80088d6:	4618      	mov	r0, r3
 80088d8:	f7fd fa77 	bl	8005dca <HAL_DMA_Abort_IT>
 80088dc:	4603      	mov	r3, r0
 80088de:	2b00      	cmp	r3, #0
 80088e0:	d017      	beq.n	8008912 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80088e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80088e8:	687a      	ldr	r2, [r7, #4]
 80088ea:	6f52      	ldr	r2, [r2, #116]	; 0x74
 80088ec:	4610      	mov	r0, r2
 80088ee:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80088f0:	e00f      	b.n	8008912 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80088f2:	6878      	ldr	r0, [r7, #4]
 80088f4:	f000 f9b8 	bl	8008c68 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80088f8:	e00b      	b.n	8008912 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80088fa:	6878      	ldr	r0, [r7, #4]
 80088fc:	f000 f9b4 	bl	8008c68 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008900:	e007      	b.n	8008912 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008902:	6878      	ldr	r0, [r7, #4]
 8008904:	f000 f9b0 	bl	8008c68 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	2200      	movs	r2, #0
 800890c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 8008910:	e195      	b.n	8008c3e <HAL_UART_IRQHandler+0x5be>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008912:	bf00      	nop
    return;
 8008914:	e193      	b.n	8008c3e <HAL_UART_IRQHandler+0x5be>
 8008916:	bf00      	nop
 8008918:	04000120 	.word	0x04000120
 800891c:	08009517 	.word	0x08009517

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008924:	2b01      	cmp	r3, #1
 8008926:	f040 814e 	bne.w	8008bc6 <HAL_UART_IRQHandler+0x546>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800892a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800892e:	f003 0310 	and.w	r3, r3, #16
 8008932:	2b00      	cmp	r3, #0
 8008934:	f000 8147 	beq.w	8008bc6 <HAL_UART_IRQHandler+0x546>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8008938:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800893c:	f003 0310 	and.w	r3, r3, #16
 8008940:	2b00      	cmp	r3, #0
 8008942:	f000 8140 	beq.w	8008bc6 <HAL_UART_IRQHandler+0x546>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	2210      	movs	r2, #16
 800894c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	689b      	ldr	r3, [r3, #8]
 8008954:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008958:	2b40      	cmp	r3, #64	; 0x40
 800895a:	f040 80b8 	bne.w	8008ace <HAL_UART_IRQHandler+0x44e>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	685b      	ldr	r3, [r3, #4]
 8008966:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800896a:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800896e:	2b00      	cmp	r3, #0
 8008970:	f000 8167 	beq.w	8008c42 <HAL_UART_IRQHandler+0x5c2>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800897a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800897e:	429a      	cmp	r2, r3
 8008980:	f080 815f 	bcs.w	8008c42 <HAL_UART_IRQHandler+0x5c2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800898a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	f003 0320 	and.w	r3, r3, #32
 800899a:	2b00      	cmp	r3, #0
 800899c:	f040 8086 	bne.w	8008aac <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089a8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80089ac:	e853 3f00 	ldrex	r3, [r3]
 80089b0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80089b4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80089b8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80089bc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	461a      	mov	r2, r3
 80089c6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80089ca:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80089ce:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089d2:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80089d6:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80089da:	e841 2300 	strex	r3, r2, [r1]
 80089de:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80089e2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80089e6:	2b00      	cmp	r3, #0
 80089e8:	d1da      	bne.n	80089a0 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	681b      	ldr	r3, [r3, #0]
 80089ee:	3308      	adds	r3, #8
 80089f0:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089f2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80089f4:	e853 3f00 	ldrex	r3, [r3]
 80089f8:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80089fa:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80089fc:	f023 0301 	bic.w	r3, r3, #1
 8008a00:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	3308      	adds	r3, #8
 8008a0a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8008a0e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8008a12:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a14:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8008a16:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8008a1a:	e841 2300 	strex	r3, r2, [r1]
 8008a1e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8008a20:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008a22:	2b00      	cmp	r3, #0
 8008a24:	d1e1      	bne.n	80089ea <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	3308      	adds	r3, #8
 8008a2c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a2e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008a30:	e853 3f00 	ldrex	r3, [r3]
 8008a34:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8008a36:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008a38:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008a3c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	681b      	ldr	r3, [r3, #0]
 8008a44:	3308      	adds	r3, #8
 8008a46:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8008a4a:	66fa      	str	r2, [r7, #108]	; 0x6c
 8008a4c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a4e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8008a50:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8008a52:	e841 2300 	strex	r3, r2, [r1]
 8008a56:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8008a58:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008a5a:	2b00      	cmp	r3, #0
 8008a5c:	d1e3      	bne.n	8008a26 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	2220      	movs	r2, #32
 8008a62:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	2200      	movs	r2, #0
 8008a6a:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	681b      	ldr	r3, [r3, #0]
 8008a70:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a72:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008a74:	e853 3f00 	ldrex	r3, [r3]
 8008a78:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8008a7a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008a7c:	f023 0310 	bic.w	r3, r3, #16
 8008a80:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	681b      	ldr	r3, [r3, #0]
 8008a88:	461a      	mov	r2, r3
 8008a8a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8008a8e:	65bb      	str	r3, [r7, #88]	; 0x58
 8008a90:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a92:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8008a94:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008a96:	e841 2300 	strex	r3, r2, [r1]
 8008a9a:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8008a9c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008a9e:	2b00      	cmp	r3, #0
 8008aa0:	d1e4      	bne.n	8008a6c <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008aa6:	4618      	mov	r0, r3
 8008aa8:	f7fd f951 	bl	8005d4e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	2202      	movs	r2, #2
 8008ab0:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008abe:	b29b      	uxth	r3, r3
 8008ac0:	1ad3      	subs	r3, r2, r3
 8008ac2:	b29b      	uxth	r3, r3
 8008ac4:	4619      	mov	r1, r3
 8008ac6:	6878      	ldr	r0, [r7, #4]
 8008ac8:	f000 f8d8 	bl	8008c7c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8008acc:	e0b9      	b.n	8008c42 <HAL_UART_IRQHandler+0x5c2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008ada:	b29b      	uxth	r3, r3
 8008adc:	1ad3      	subs	r3, r2, r3
 8008ade:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008ae8:	b29b      	uxth	r3, r3
 8008aea:	2b00      	cmp	r3, #0
 8008aec:	f000 80ab 	beq.w	8008c46 <HAL_UART_IRQHandler+0x5c6>
          && (nb_rx_data > 0U))
 8008af0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008af4:	2b00      	cmp	r3, #0
 8008af6:	f000 80a6 	beq.w	8008c46 <HAL_UART_IRQHandler+0x5c6>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	681b      	ldr	r3, [r3, #0]
 8008afe:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b02:	e853 3f00 	ldrex	r3, [r3]
 8008b06:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8008b08:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008b0a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008b0e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	681b      	ldr	r3, [r3, #0]
 8008b16:	461a      	mov	r2, r3
 8008b18:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8008b1c:	647b      	str	r3, [r7, #68]	; 0x44
 8008b1e:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b20:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008b22:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008b24:	e841 2300 	strex	r3, r2, [r1]
 8008b28:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008b2a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008b2c:	2b00      	cmp	r3, #0
 8008b2e:	d1e4      	bne.n	8008afa <HAL_UART_IRQHandler+0x47a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	3308      	adds	r3, #8
 8008b36:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b3a:	e853 3f00 	ldrex	r3, [r3]
 8008b3e:	623b      	str	r3, [r7, #32]
   return(result);
 8008b40:	6a3b      	ldr	r3, [r7, #32]
 8008b42:	f023 0301 	bic.w	r3, r3, #1
 8008b46:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	681b      	ldr	r3, [r3, #0]
 8008b4e:	3308      	adds	r3, #8
 8008b50:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8008b54:	633a      	str	r2, [r7, #48]	; 0x30
 8008b56:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b58:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008b5a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008b5c:	e841 2300 	strex	r3, r2, [r1]
 8008b60:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008b62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b64:	2b00      	cmp	r3, #0
 8008b66:	d1e3      	bne.n	8008b30 <HAL_UART_IRQHandler+0x4b0>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	2220      	movs	r2, #32
 8008b6c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	2200      	movs	r2, #0
 8008b74:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	2200      	movs	r2, #0
 8008b7a:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b82:	693b      	ldr	r3, [r7, #16]
 8008b84:	e853 3f00 	ldrex	r3, [r3]
 8008b88:	60fb      	str	r3, [r7, #12]
   return(result);
 8008b8a:	68fb      	ldr	r3, [r7, #12]
 8008b8c:	f023 0310 	bic.w	r3, r3, #16
 8008b90:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	681b      	ldr	r3, [r3, #0]
 8008b98:	461a      	mov	r2, r3
 8008b9a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8008b9e:	61fb      	str	r3, [r7, #28]
 8008ba0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ba2:	69b9      	ldr	r1, [r7, #24]
 8008ba4:	69fa      	ldr	r2, [r7, #28]
 8008ba6:	e841 2300 	strex	r3, r2, [r1]
 8008baa:	617b      	str	r3, [r7, #20]
   return(result);
 8008bac:	697b      	ldr	r3, [r7, #20]
 8008bae:	2b00      	cmp	r3, #0
 8008bb0:	d1e4      	bne.n	8008b7c <HAL_UART_IRQHandler+0x4fc>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	2202      	movs	r2, #2
 8008bb6:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008bb8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008bbc:	4619      	mov	r1, r3
 8008bbe:	6878      	ldr	r0, [r7, #4]
 8008bc0:	f000 f85c 	bl	8008c7c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8008bc4:	e03f      	b.n	8008c46 <HAL_UART_IRQHandler+0x5c6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8008bc6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008bca:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008bce:	2b00      	cmp	r3, #0
 8008bd0:	d00e      	beq.n	8008bf0 <HAL_UART_IRQHandler+0x570>
 8008bd2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008bd6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008bda:	2b00      	cmp	r3, #0
 8008bdc:	d008      	beq.n	8008bf0 <HAL_UART_IRQHandler+0x570>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	681b      	ldr	r3, [r3, #0]
 8008be2:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8008be6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8008be8:	6878      	ldr	r0, [r7, #4]
 8008bea:	f000 fd3b 	bl	8009664 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008bee:	e02d      	b.n	8008c4c <HAL_UART_IRQHandler+0x5cc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8008bf0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008bf4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008bf8:	2b00      	cmp	r3, #0
 8008bfa:	d00e      	beq.n	8008c1a <HAL_UART_IRQHandler+0x59a>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8008bfc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008c00:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008c04:	2b00      	cmp	r3, #0
 8008c06:	d008      	beq.n	8008c1a <HAL_UART_IRQHandler+0x59a>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008c0c:	2b00      	cmp	r3, #0
 8008c0e:	d01c      	beq.n	8008c4a <HAL_UART_IRQHandler+0x5ca>
    {
      huart->TxISR(huart);
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008c14:	6878      	ldr	r0, [r7, #4]
 8008c16:	4798      	blx	r3
    }
    return;
 8008c18:	e017      	b.n	8008c4a <HAL_UART_IRQHandler+0x5ca>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8008c1a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008c1e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008c22:	2b00      	cmp	r3, #0
 8008c24:	d012      	beq.n	8008c4c <HAL_UART_IRQHandler+0x5cc>
 8008c26:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008c2a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008c2e:	2b00      	cmp	r3, #0
 8008c30:	d00c      	beq.n	8008c4c <HAL_UART_IRQHandler+0x5cc>
  {
    UART_EndTransmit_IT(huart);
 8008c32:	6878      	ldr	r0, [r7, #4]
 8008c34:	f000 fc85 	bl	8009542 <UART_EndTransmit_IT>
    return;
 8008c38:	e008      	b.n	8008c4c <HAL_UART_IRQHandler+0x5cc>
      return;
 8008c3a:	bf00      	nop
 8008c3c:	e006      	b.n	8008c4c <HAL_UART_IRQHandler+0x5cc>
    return;
 8008c3e:	bf00      	nop
 8008c40:	e004      	b.n	8008c4c <HAL_UART_IRQHandler+0x5cc>
      return;
 8008c42:	bf00      	nop
 8008c44:	e002      	b.n	8008c4c <HAL_UART_IRQHandler+0x5cc>
      return;
 8008c46:	bf00      	nop
 8008c48:	e000      	b.n	8008c4c <HAL_UART_IRQHandler+0x5cc>
    return;
 8008c4a:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8008c4c:	37e8      	adds	r7, #232	; 0xe8
 8008c4e:	46bd      	mov	sp, r7
 8008c50:	bd80      	pop	{r7, pc}
 8008c52:	bf00      	nop

08008c54 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008c54:	b480      	push	{r7}
 8008c56:	b083      	sub	sp, #12
 8008c58:	af00      	add	r7, sp, #0
 8008c5a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8008c5c:	bf00      	nop
 8008c5e:	370c      	adds	r7, #12
 8008c60:	46bd      	mov	sp, r7
 8008c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c66:	4770      	bx	lr

08008c68 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008c68:	b480      	push	{r7}
 8008c6a:	b083      	sub	sp, #12
 8008c6c:	af00      	add	r7, sp, #0
 8008c6e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8008c70:	bf00      	nop
 8008c72:	370c      	adds	r7, #12
 8008c74:	46bd      	mov	sp, r7
 8008c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c7a:	4770      	bx	lr

08008c7c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008c7c:	b480      	push	{r7}
 8008c7e:	b083      	sub	sp, #12
 8008c80:	af00      	add	r7, sp, #0
 8008c82:	6078      	str	r0, [r7, #4]
 8008c84:	460b      	mov	r3, r1
 8008c86:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008c88:	bf00      	nop
 8008c8a:	370c      	adds	r7, #12
 8008c8c:	46bd      	mov	sp, r7
 8008c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c92:	4770      	bx	lr

08008c94 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008c94:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008c98:	b08a      	sub	sp, #40	; 0x28
 8008c9a:	af00      	add	r7, sp, #0
 8008c9c:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008c9e:	2300      	movs	r3, #0
 8008ca0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008ca4:	68fb      	ldr	r3, [r7, #12]
 8008ca6:	689a      	ldr	r2, [r3, #8]
 8008ca8:	68fb      	ldr	r3, [r7, #12]
 8008caa:	691b      	ldr	r3, [r3, #16]
 8008cac:	431a      	orrs	r2, r3
 8008cae:	68fb      	ldr	r3, [r7, #12]
 8008cb0:	695b      	ldr	r3, [r3, #20]
 8008cb2:	431a      	orrs	r2, r3
 8008cb4:	68fb      	ldr	r3, [r7, #12]
 8008cb6:	69db      	ldr	r3, [r3, #28]
 8008cb8:	4313      	orrs	r3, r2
 8008cba:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008cbc:	68fb      	ldr	r3, [r7, #12]
 8008cbe:	681b      	ldr	r3, [r3, #0]
 8008cc0:	681a      	ldr	r2, [r3, #0]
 8008cc2:	4bb4      	ldr	r3, [pc, #720]	; (8008f94 <UART_SetConfig+0x300>)
 8008cc4:	4013      	ands	r3, r2
 8008cc6:	68fa      	ldr	r2, [r7, #12]
 8008cc8:	6812      	ldr	r2, [r2, #0]
 8008cca:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008ccc:	430b      	orrs	r3, r1
 8008cce:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008cd0:	68fb      	ldr	r3, [r7, #12]
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	685b      	ldr	r3, [r3, #4]
 8008cd6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8008cda:	68fb      	ldr	r3, [r7, #12]
 8008cdc:	68da      	ldr	r2, [r3, #12]
 8008cde:	68fb      	ldr	r3, [r7, #12]
 8008ce0:	681b      	ldr	r3, [r3, #0]
 8008ce2:	430a      	orrs	r2, r1
 8008ce4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008ce6:	68fb      	ldr	r3, [r7, #12]
 8008ce8:	699b      	ldr	r3, [r3, #24]
 8008cea:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008cec:	68fb      	ldr	r3, [r7, #12]
 8008cee:	681b      	ldr	r3, [r3, #0]
 8008cf0:	4aa9      	ldr	r2, [pc, #676]	; (8008f98 <UART_SetConfig+0x304>)
 8008cf2:	4293      	cmp	r3, r2
 8008cf4:	d004      	beq.n	8008d00 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008cf6:	68fb      	ldr	r3, [r7, #12]
 8008cf8:	6a1b      	ldr	r3, [r3, #32]
 8008cfa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008cfc:	4313      	orrs	r3, r2
 8008cfe:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008d00:	68fb      	ldr	r3, [r7, #12]
 8008d02:	681b      	ldr	r3, [r3, #0]
 8008d04:	689b      	ldr	r3, [r3, #8]
 8008d06:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8008d0a:	68fb      	ldr	r3, [r7, #12]
 8008d0c:	681b      	ldr	r3, [r3, #0]
 8008d0e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008d10:	430a      	orrs	r2, r1
 8008d12:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008d14:	68fb      	ldr	r3, [r7, #12]
 8008d16:	681b      	ldr	r3, [r3, #0]
 8008d18:	4aa0      	ldr	r2, [pc, #640]	; (8008f9c <UART_SetConfig+0x308>)
 8008d1a:	4293      	cmp	r3, r2
 8008d1c:	d126      	bne.n	8008d6c <UART_SetConfig+0xd8>
 8008d1e:	4ba0      	ldr	r3, [pc, #640]	; (8008fa0 <UART_SetConfig+0x30c>)
 8008d20:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008d24:	f003 0303 	and.w	r3, r3, #3
 8008d28:	2b03      	cmp	r3, #3
 8008d2a:	d81b      	bhi.n	8008d64 <UART_SetConfig+0xd0>
 8008d2c:	a201      	add	r2, pc, #4	; (adr r2, 8008d34 <UART_SetConfig+0xa0>)
 8008d2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d32:	bf00      	nop
 8008d34:	08008d45 	.word	0x08008d45
 8008d38:	08008d55 	.word	0x08008d55
 8008d3c:	08008d4d 	.word	0x08008d4d
 8008d40:	08008d5d 	.word	0x08008d5d
 8008d44:	2301      	movs	r3, #1
 8008d46:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008d4a:	e080      	b.n	8008e4e <UART_SetConfig+0x1ba>
 8008d4c:	2302      	movs	r3, #2
 8008d4e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008d52:	e07c      	b.n	8008e4e <UART_SetConfig+0x1ba>
 8008d54:	2304      	movs	r3, #4
 8008d56:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008d5a:	e078      	b.n	8008e4e <UART_SetConfig+0x1ba>
 8008d5c:	2308      	movs	r3, #8
 8008d5e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008d62:	e074      	b.n	8008e4e <UART_SetConfig+0x1ba>
 8008d64:	2310      	movs	r3, #16
 8008d66:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008d6a:	e070      	b.n	8008e4e <UART_SetConfig+0x1ba>
 8008d6c:	68fb      	ldr	r3, [r7, #12]
 8008d6e:	681b      	ldr	r3, [r3, #0]
 8008d70:	4a8c      	ldr	r2, [pc, #560]	; (8008fa4 <UART_SetConfig+0x310>)
 8008d72:	4293      	cmp	r3, r2
 8008d74:	d138      	bne.n	8008de8 <UART_SetConfig+0x154>
 8008d76:	4b8a      	ldr	r3, [pc, #552]	; (8008fa0 <UART_SetConfig+0x30c>)
 8008d78:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008d7c:	f003 030c 	and.w	r3, r3, #12
 8008d80:	2b0c      	cmp	r3, #12
 8008d82:	d82d      	bhi.n	8008de0 <UART_SetConfig+0x14c>
 8008d84:	a201      	add	r2, pc, #4	; (adr r2, 8008d8c <UART_SetConfig+0xf8>)
 8008d86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d8a:	bf00      	nop
 8008d8c:	08008dc1 	.word	0x08008dc1
 8008d90:	08008de1 	.word	0x08008de1
 8008d94:	08008de1 	.word	0x08008de1
 8008d98:	08008de1 	.word	0x08008de1
 8008d9c:	08008dd1 	.word	0x08008dd1
 8008da0:	08008de1 	.word	0x08008de1
 8008da4:	08008de1 	.word	0x08008de1
 8008da8:	08008de1 	.word	0x08008de1
 8008dac:	08008dc9 	.word	0x08008dc9
 8008db0:	08008de1 	.word	0x08008de1
 8008db4:	08008de1 	.word	0x08008de1
 8008db8:	08008de1 	.word	0x08008de1
 8008dbc:	08008dd9 	.word	0x08008dd9
 8008dc0:	2300      	movs	r3, #0
 8008dc2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008dc6:	e042      	b.n	8008e4e <UART_SetConfig+0x1ba>
 8008dc8:	2302      	movs	r3, #2
 8008dca:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008dce:	e03e      	b.n	8008e4e <UART_SetConfig+0x1ba>
 8008dd0:	2304      	movs	r3, #4
 8008dd2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008dd6:	e03a      	b.n	8008e4e <UART_SetConfig+0x1ba>
 8008dd8:	2308      	movs	r3, #8
 8008dda:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008dde:	e036      	b.n	8008e4e <UART_SetConfig+0x1ba>
 8008de0:	2310      	movs	r3, #16
 8008de2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008de6:	e032      	b.n	8008e4e <UART_SetConfig+0x1ba>
 8008de8:	68fb      	ldr	r3, [r7, #12]
 8008dea:	681b      	ldr	r3, [r3, #0]
 8008dec:	4a6a      	ldr	r2, [pc, #424]	; (8008f98 <UART_SetConfig+0x304>)
 8008dee:	4293      	cmp	r3, r2
 8008df0:	d12a      	bne.n	8008e48 <UART_SetConfig+0x1b4>
 8008df2:	4b6b      	ldr	r3, [pc, #428]	; (8008fa0 <UART_SetConfig+0x30c>)
 8008df4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008df8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8008dfc:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008e00:	d01a      	beq.n	8008e38 <UART_SetConfig+0x1a4>
 8008e02:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008e06:	d81b      	bhi.n	8008e40 <UART_SetConfig+0x1ac>
 8008e08:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008e0c:	d00c      	beq.n	8008e28 <UART_SetConfig+0x194>
 8008e0e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008e12:	d815      	bhi.n	8008e40 <UART_SetConfig+0x1ac>
 8008e14:	2b00      	cmp	r3, #0
 8008e16:	d003      	beq.n	8008e20 <UART_SetConfig+0x18c>
 8008e18:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008e1c:	d008      	beq.n	8008e30 <UART_SetConfig+0x19c>
 8008e1e:	e00f      	b.n	8008e40 <UART_SetConfig+0x1ac>
 8008e20:	2300      	movs	r3, #0
 8008e22:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008e26:	e012      	b.n	8008e4e <UART_SetConfig+0x1ba>
 8008e28:	2302      	movs	r3, #2
 8008e2a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008e2e:	e00e      	b.n	8008e4e <UART_SetConfig+0x1ba>
 8008e30:	2304      	movs	r3, #4
 8008e32:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008e36:	e00a      	b.n	8008e4e <UART_SetConfig+0x1ba>
 8008e38:	2308      	movs	r3, #8
 8008e3a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008e3e:	e006      	b.n	8008e4e <UART_SetConfig+0x1ba>
 8008e40:	2310      	movs	r3, #16
 8008e42:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008e46:	e002      	b.n	8008e4e <UART_SetConfig+0x1ba>
 8008e48:	2310      	movs	r3, #16
 8008e4a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8008e4e:	68fb      	ldr	r3, [r7, #12]
 8008e50:	681b      	ldr	r3, [r3, #0]
 8008e52:	4a51      	ldr	r2, [pc, #324]	; (8008f98 <UART_SetConfig+0x304>)
 8008e54:	4293      	cmp	r3, r2
 8008e56:	d17a      	bne.n	8008f4e <UART_SetConfig+0x2ba>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8008e58:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8008e5c:	2b08      	cmp	r3, #8
 8008e5e:	d824      	bhi.n	8008eaa <UART_SetConfig+0x216>
 8008e60:	a201      	add	r2, pc, #4	; (adr r2, 8008e68 <UART_SetConfig+0x1d4>)
 8008e62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e66:	bf00      	nop
 8008e68:	08008e8d 	.word	0x08008e8d
 8008e6c:	08008eab 	.word	0x08008eab
 8008e70:	08008e95 	.word	0x08008e95
 8008e74:	08008eab 	.word	0x08008eab
 8008e78:	08008e9b 	.word	0x08008e9b
 8008e7c:	08008eab 	.word	0x08008eab
 8008e80:	08008eab 	.word	0x08008eab
 8008e84:	08008eab 	.word	0x08008eab
 8008e88:	08008ea3 	.word	0x08008ea3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008e8c:	f7fd ffd4 	bl	8006e38 <HAL_RCC_GetPCLK1Freq>
 8008e90:	61f8      	str	r0, [r7, #28]
        break;
 8008e92:	e010      	b.n	8008eb6 <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008e94:	4b44      	ldr	r3, [pc, #272]	; (8008fa8 <UART_SetConfig+0x314>)
 8008e96:	61fb      	str	r3, [r7, #28]
        break;
 8008e98:	e00d      	b.n	8008eb6 <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008e9a:	f7fd ff35 	bl	8006d08 <HAL_RCC_GetSysClockFreq>
 8008e9e:	61f8      	str	r0, [r7, #28]
        break;
 8008ea0:	e009      	b.n	8008eb6 <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008ea2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008ea6:	61fb      	str	r3, [r7, #28]
        break;
 8008ea8:	e005      	b.n	8008eb6 <UART_SetConfig+0x222>
      default:
        pclk = 0U;
 8008eaa:	2300      	movs	r3, #0
 8008eac:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8008eae:	2301      	movs	r3, #1
 8008eb0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8008eb4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8008eb6:	69fb      	ldr	r3, [r7, #28]
 8008eb8:	2b00      	cmp	r3, #0
 8008eba:	f000 8107 	beq.w	80090cc <UART_SetConfig+0x438>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8008ebe:	68fb      	ldr	r3, [r7, #12]
 8008ec0:	685a      	ldr	r2, [r3, #4]
 8008ec2:	4613      	mov	r3, r2
 8008ec4:	005b      	lsls	r3, r3, #1
 8008ec6:	4413      	add	r3, r2
 8008ec8:	69fa      	ldr	r2, [r7, #28]
 8008eca:	429a      	cmp	r2, r3
 8008ecc:	d305      	bcc.n	8008eda <UART_SetConfig+0x246>
          (pclk > (4096U * huart->Init.BaudRate)))
 8008ece:	68fb      	ldr	r3, [r7, #12]
 8008ed0:	685b      	ldr	r3, [r3, #4]
 8008ed2:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8008ed4:	69fa      	ldr	r2, [r7, #28]
 8008ed6:	429a      	cmp	r2, r3
 8008ed8:	d903      	bls.n	8008ee2 <UART_SetConfig+0x24e>
      {
        ret = HAL_ERROR;
 8008eda:	2301      	movs	r3, #1
 8008edc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8008ee0:	e0f4      	b.n	80090cc <UART_SetConfig+0x438>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8008ee2:	69fb      	ldr	r3, [r7, #28]
 8008ee4:	2200      	movs	r2, #0
 8008ee6:	461c      	mov	r4, r3
 8008ee8:	4615      	mov	r5, r2
 8008eea:	f04f 0200 	mov.w	r2, #0
 8008eee:	f04f 0300 	mov.w	r3, #0
 8008ef2:	022b      	lsls	r3, r5, #8
 8008ef4:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8008ef8:	0222      	lsls	r2, r4, #8
 8008efa:	68f9      	ldr	r1, [r7, #12]
 8008efc:	6849      	ldr	r1, [r1, #4]
 8008efe:	0849      	lsrs	r1, r1, #1
 8008f00:	2000      	movs	r0, #0
 8008f02:	4688      	mov	r8, r1
 8008f04:	4681      	mov	r9, r0
 8008f06:	eb12 0a08 	adds.w	sl, r2, r8
 8008f0a:	eb43 0b09 	adc.w	fp, r3, r9
 8008f0e:	68fb      	ldr	r3, [r7, #12]
 8008f10:	685b      	ldr	r3, [r3, #4]
 8008f12:	2200      	movs	r2, #0
 8008f14:	603b      	str	r3, [r7, #0]
 8008f16:	607a      	str	r2, [r7, #4]
 8008f18:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008f1c:	4650      	mov	r0, sl
 8008f1e:	4659      	mov	r1, fp
 8008f20:	f7f7 fe24 	bl	8000b6c <__aeabi_uldivmod>
 8008f24:	4602      	mov	r2, r0
 8008f26:	460b      	mov	r3, r1
 8008f28:	4613      	mov	r3, r2
 8008f2a:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008f2c:	69bb      	ldr	r3, [r7, #24]
 8008f2e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008f32:	d308      	bcc.n	8008f46 <UART_SetConfig+0x2b2>
 8008f34:	69bb      	ldr	r3, [r7, #24]
 8008f36:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008f3a:	d204      	bcs.n	8008f46 <UART_SetConfig+0x2b2>
        {
          huart->Instance->BRR = usartdiv;
 8008f3c:	68fb      	ldr	r3, [r7, #12]
 8008f3e:	681b      	ldr	r3, [r3, #0]
 8008f40:	69ba      	ldr	r2, [r7, #24]
 8008f42:	60da      	str	r2, [r3, #12]
 8008f44:	e0c2      	b.n	80090cc <UART_SetConfig+0x438>
        }
        else
        {
          ret = HAL_ERROR;
 8008f46:	2301      	movs	r3, #1
 8008f48:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8008f4c:	e0be      	b.n	80090cc <UART_SetConfig+0x438>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008f4e:	68fb      	ldr	r3, [r7, #12]
 8008f50:	69db      	ldr	r3, [r3, #28]
 8008f52:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008f56:	d16a      	bne.n	800902e <UART_SetConfig+0x39a>
  {
    switch (clocksource)
 8008f58:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8008f5c:	2b08      	cmp	r3, #8
 8008f5e:	d834      	bhi.n	8008fca <UART_SetConfig+0x336>
 8008f60:	a201      	add	r2, pc, #4	; (adr r2, 8008f68 <UART_SetConfig+0x2d4>)
 8008f62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f66:	bf00      	nop
 8008f68:	08008f8d 	.word	0x08008f8d
 8008f6c:	08008fad 	.word	0x08008fad
 8008f70:	08008fb5 	.word	0x08008fb5
 8008f74:	08008fcb 	.word	0x08008fcb
 8008f78:	08008fbb 	.word	0x08008fbb
 8008f7c:	08008fcb 	.word	0x08008fcb
 8008f80:	08008fcb 	.word	0x08008fcb
 8008f84:	08008fcb 	.word	0x08008fcb
 8008f88:	08008fc3 	.word	0x08008fc3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008f8c:	f7fd ff54 	bl	8006e38 <HAL_RCC_GetPCLK1Freq>
 8008f90:	61f8      	str	r0, [r7, #28]
        break;
 8008f92:	e020      	b.n	8008fd6 <UART_SetConfig+0x342>
 8008f94:	efff69f3 	.word	0xefff69f3
 8008f98:	40008000 	.word	0x40008000
 8008f9c:	40013800 	.word	0x40013800
 8008fa0:	40021000 	.word	0x40021000
 8008fa4:	40004400 	.word	0x40004400
 8008fa8:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008fac:	f7fd ff5a 	bl	8006e64 <HAL_RCC_GetPCLK2Freq>
 8008fb0:	61f8      	str	r0, [r7, #28]
        break;
 8008fb2:	e010      	b.n	8008fd6 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008fb4:	4b4c      	ldr	r3, [pc, #304]	; (80090e8 <UART_SetConfig+0x454>)
 8008fb6:	61fb      	str	r3, [r7, #28]
        break;
 8008fb8:	e00d      	b.n	8008fd6 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008fba:	f7fd fea5 	bl	8006d08 <HAL_RCC_GetSysClockFreq>
 8008fbe:	61f8      	str	r0, [r7, #28]
        break;
 8008fc0:	e009      	b.n	8008fd6 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008fc2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008fc6:	61fb      	str	r3, [r7, #28]
        break;
 8008fc8:	e005      	b.n	8008fd6 <UART_SetConfig+0x342>
      default:
        pclk = 0U;
 8008fca:	2300      	movs	r3, #0
 8008fcc:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8008fce:	2301      	movs	r3, #1
 8008fd0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8008fd4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008fd6:	69fb      	ldr	r3, [r7, #28]
 8008fd8:	2b00      	cmp	r3, #0
 8008fda:	d077      	beq.n	80090cc <UART_SetConfig+0x438>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8008fdc:	69fb      	ldr	r3, [r7, #28]
 8008fde:	005a      	lsls	r2, r3, #1
 8008fe0:	68fb      	ldr	r3, [r7, #12]
 8008fe2:	685b      	ldr	r3, [r3, #4]
 8008fe4:	085b      	lsrs	r3, r3, #1
 8008fe6:	441a      	add	r2, r3
 8008fe8:	68fb      	ldr	r3, [r7, #12]
 8008fea:	685b      	ldr	r3, [r3, #4]
 8008fec:	fbb2 f3f3 	udiv	r3, r2, r3
 8008ff0:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008ff2:	69bb      	ldr	r3, [r7, #24]
 8008ff4:	2b0f      	cmp	r3, #15
 8008ff6:	d916      	bls.n	8009026 <UART_SetConfig+0x392>
 8008ff8:	69bb      	ldr	r3, [r7, #24]
 8008ffa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008ffe:	d212      	bcs.n	8009026 <UART_SetConfig+0x392>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009000:	69bb      	ldr	r3, [r7, #24]
 8009002:	b29b      	uxth	r3, r3
 8009004:	f023 030f 	bic.w	r3, r3, #15
 8009008:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800900a:	69bb      	ldr	r3, [r7, #24]
 800900c:	085b      	lsrs	r3, r3, #1
 800900e:	b29b      	uxth	r3, r3
 8009010:	f003 0307 	and.w	r3, r3, #7
 8009014:	b29a      	uxth	r2, r3
 8009016:	8afb      	ldrh	r3, [r7, #22]
 8009018:	4313      	orrs	r3, r2
 800901a:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 800901c:	68fb      	ldr	r3, [r7, #12]
 800901e:	681b      	ldr	r3, [r3, #0]
 8009020:	8afa      	ldrh	r2, [r7, #22]
 8009022:	60da      	str	r2, [r3, #12]
 8009024:	e052      	b.n	80090cc <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 8009026:	2301      	movs	r3, #1
 8009028:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800902c:	e04e      	b.n	80090cc <UART_SetConfig+0x438>
      }
    }
  }
  else
  {
    switch (clocksource)
 800902e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8009032:	2b08      	cmp	r3, #8
 8009034:	d827      	bhi.n	8009086 <UART_SetConfig+0x3f2>
 8009036:	a201      	add	r2, pc, #4	; (adr r2, 800903c <UART_SetConfig+0x3a8>)
 8009038:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800903c:	08009061 	.word	0x08009061
 8009040:	08009069 	.word	0x08009069
 8009044:	08009071 	.word	0x08009071
 8009048:	08009087 	.word	0x08009087
 800904c:	08009077 	.word	0x08009077
 8009050:	08009087 	.word	0x08009087
 8009054:	08009087 	.word	0x08009087
 8009058:	08009087 	.word	0x08009087
 800905c:	0800907f 	.word	0x0800907f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009060:	f7fd feea 	bl	8006e38 <HAL_RCC_GetPCLK1Freq>
 8009064:	61f8      	str	r0, [r7, #28]
        break;
 8009066:	e014      	b.n	8009092 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009068:	f7fd fefc 	bl	8006e64 <HAL_RCC_GetPCLK2Freq>
 800906c:	61f8      	str	r0, [r7, #28]
        break;
 800906e:	e010      	b.n	8009092 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009070:	4b1d      	ldr	r3, [pc, #116]	; (80090e8 <UART_SetConfig+0x454>)
 8009072:	61fb      	str	r3, [r7, #28]
        break;
 8009074:	e00d      	b.n	8009092 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009076:	f7fd fe47 	bl	8006d08 <HAL_RCC_GetSysClockFreq>
 800907a:	61f8      	str	r0, [r7, #28]
        break;
 800907c:	e009      	b.n	8009092 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800907e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009082:	61fb      	str	r3, [r7, #28]
        break;
 8009084:	e005      	b.n	8009092 <UART_SetConfig+0x3fe>
      default:
        pclk = 0U;
 8009086:	2300      	movs	r3, #0
 8009088:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800908a:	2301      	movs	r3, #1
 800908c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8009090:	bf00      	nop
    }

    if (pclk != 0U)
 8009092:	69fb      	ldr	r3, [r7, #28]
 8009094:	2b00      	cmp	r3, #0
 8009096:	d019      	beq.n	80090cc <UART_SetConfig+0x438>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8009098:	68fb      	ldr	r3, [r7, #12]
 800909a:	685b      	ldr	r3, [r3, #4]
 800909c:	085a      	lsrs	r2, r3, #1
 800909e:	69fb      	ldr	r3, [r7, #28]
 80090a0:	441a      	add	r2, r3
 80090a2:	68fb      	ldr	r3, [r7, #12]
 80090a4:	685b      	ldr	r3, [r3, #4]
 80090a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80090aa:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80090ac:	69bb      	ldr	r3, [r7, #24]
 80090ae:	2b0f      	cmp	r3, #15
 80090b0:	d909      	bls.n	80090c6 <UART_SetConfig+0x432>
 80090b2:	69bb      	ldr	r3, [r7, #24]
 80090b4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80090b8:	d205      	bcs.n	80090c6 <UART_SetConfig+0x432>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80090ba:	69bb      	ldr	r3, [r7, #24]
 80090bc:	b29a      	uxth	r2, r3
 80090be:	68fb      	ldr	r3, [r7, #12]
 80090c0:	681b      	ldr	r3, [r3, #0]
 80090c2:	60da      	str	r2, [r3, #12]
 80090c4:	e002      	b.n	80090cc <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 80090c6:	2301      	movs	r3, #1
 80090c8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80090cc:	68fb      	ldr	r3, [r7, #12]
 80090ce:	2200      	movs	r2, #0
 80090d0:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 80090d2:	68fb      	ldr	r3, [r7, #12]
 80090d4:	2200      	movs	r2, #0
 80090d6:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 80090d8:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 80090dc:	4618      	mov	r0, r3
 80090de:	3728      	adds	r7, #40	; 0x28
 80090e0:	46bd      	mov	sp, r7
 80090e2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80090e6:	bf00      	nop
 80090e8:	00f42400 	.word	0x00f42400

080090ec <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80090ec:	b480      	push	{r7}
 80090ee:	b083      	sub	sp, #12
 80090f0:	af00      	add	r7, sp, #0
 80090f2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80090f8:	f003 0308 	and.w	r3, r3, #8
 80090fc:	2b00      	cmp	r3, #0
 80090fe:	d00a      	beq.n	8009116 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	681b      	ldr	r3, [r3, #0]
 8009104:	685b      	ldr	r3, [r3, #4]
 8009106:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	681b      	ldr	r3, [r3, #0]
 8009112:	430a      	orrs	r2, r1
 8009114:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800911a:	f003 0301 	and.w	r3, r3, #1
 800911e:	2b00      	cmp	r3, #0
 8009120:	d00a      	beq.n	8009138 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	681b      	ldr	r3, [r3, #0]
 8009126:	685b      	ldr	r3, [r3, #4]
 8009128:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	681b      	ldr	r3, [r3, #0]
 8009134:	430a      	orrs	r2, r1
 8009136:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800913c:	f003 0302 	and.w	r3, r3, #2
 8009140:	2b00      	cmp	r3, #0
 8009142:	d00a      	beq.n	800915a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	681b      	ldr	r3, [r3, #0]
 8009148:	685b      	ldr	r3, [r3, #4]
 800914a:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	681b      	ldr	r3, [r3, #0]
 8009156:	430a      	orrs	r2, r1
 8009158:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800915e:	f003 0304 	and.w	r3, r3, #4
 8009162:	2b00      	cmp	r3, #0
 8009164:	d00a      	beq.n	800917c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	681b      	ldr	r3, [r3, #0]
 800916a:	685b      	ldr	r3, [r3, #4]
 800916c:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	681b      	ldr	r3, [r3, #0]
 8009178:	430a      	orrs	r2, r1
 800917a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009180:	f003 0310 	and.w	r3, r3, #16
 8009184:	2b00      	cmp	r3, #0
 8009186:	d00a      	beq.n	800919e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	681b      	ldr	r3, [r3, #0]
 800918c:	689b      	ldr	r3, [r3, #8]
 800918e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	681b      	ldr	r3, [r3, #0]
 800919a:	430a      	orrs	r2, r1
 800919c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80091a2:	f003 0320 	and.w	r3, r3, #32
 80091a6:	2b00      	cmp	r3, #0
 80091a8:	d00a      	beq.n	80091c0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	681b      	ldr	r3, [r3, #0]
 80091ae:	689b      	ldr	r3, [r3, #8]
 80091b0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	681b      	ldr	r3, [r3, #0]
 80091bc:	430a      	orrs	r2, r1
 80091be:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80091c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80091c8:	2b00      	cmp	r3, #0
 80091ca:	d01a      	beq.n	8009202 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	681b      	ldr	r3, [r3, #0]
 80091d0:	685b      	ldr	r3, [r3, #4]
 80091d2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	430a      	orrs	r2, r1
 80091e0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80091e6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80091ea:	d10a      	bne.n	8009202 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	681b      	ldr	r3, [r3, #0]
 80091f0:	685b      	ldr	r3, [r3, #4]
 80091f2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	681b      	ldr	r3, [r3, #0]
 80091fe:	430a      	orrs	r2, r1
 8009200:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009206:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800920a:	2b00      	cmp	r3, #0
 800920c:	d00a      	beq.n	8009224 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	681b      	ldr	r3, [r3, #0]
 8009212:	685b      	ldr	r3, [r3, #4]
 8009214:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	681b      	ldr	r3, [r3, #0]
 8009220:	430a      	orrs	r2, r1
 8009222:	605a      	str	r2, [r3, #4]
  }
}
 8009224:	bf00      	nop
 8009226:	370c      	adds	r7, #12
 8009228:	46bd      	mov	sp, r7
 800922a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800922e:	4770      	bx	lr

08009230 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009230:	b580      	push	{r7, lr}
 8009232:	b098      	sub	sp, #96	; 0x60
 8009234:	af02      	add	r7, sp, #8
 8009236:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	2200      	movs	r2, #0
 800923c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009240:	f7fb fa62 	bl	8004708 <HAL_GetTick>
 8009244:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	681b      	ldr	r3, [r3, #0]
 800924a:	681b      	ldr	r3, [r3, #0]
 800924c:	f003 0308 	and.w	r3, r3, #8
 8009250:	2b08      	cmp	r3, #8
 8009252:	d12e      	bne.n	80092b2 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009254:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8009258:	9300      	str	r3, [sp, #0]
 800925a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800925c:	2200      	movs	r2, #0
 800925e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8009262:	6878      	ldr	r0, [r7, #4]
 8009264:	f000 f88c 	bl	8009380 <UART_WaitOnFlagUntilTimeout>
 8009268:	4603      	mov	r3, r0
 800926a:	2b00      	cmp	r3, #0
 800926c:	d021      	beq.n	80092b2 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	681b      	ldr	r3, [r3, #0]
 8009272:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009274:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009276:	e853 3f00 	ldrex	r3, [r3]
 800927a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800927c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800927e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009282:	653b      	str	r3, [r7, #80]	; 0x50
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	681b      	ldr	r3, [r3, #0]
 8009288:	461a      	mov	r2, r3
 800928a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800928c:	647b      	str	r3, [r7, #68]	; 0x44
 800928e:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009290:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8009292:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009294:	e841 2300 	strex	r3, r2, [r1]
 8009298:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800929a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800929c:	2b00      	cmp	r3, #0
 800929e:	d1e6      	bne.n	800926e <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	2220      	movs	r2, #32
 80092a4:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	2200      	movs	r2, #0
 80092aa:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80092ae:	2303      	movs	r3, #3
 80092b0:	e062      	b.n	8009378 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	681b      	ldr	r3, [r3, #0]
 80092b6:	681b      	ldr	r3, [r3, #0]
 80092b8:	f003 0304 	and.w	r3, r3, #4
 80092bc:	2b04      	cmp	r3, #4
 80092be:	d149      	bne.n	8009354 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80092c0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80092c4:	9300      	str	r3, [sp, #0]
 80092c6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80092c8:	2200      	movs	r2, #0
 80092ca:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80092ce:	6878      	ldr	r0, [r7, #4]
 80092d0:	f000 f856 	bl	8009380 <UART_WaitOnFlagUntilTimeout>
 80092d4:	4603      	mov	r3, r0
 80092d6:	2b00      	cmp	r3, #0
 80092d8:	d03c      	beq.n	8009354 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	681b      	ldr	r3, [r3, #0]
 80092de:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80092e2:	e853 3f00 	ldrex	r3, [r3]
 80092e6:	623b      	str	r3, [r7, #32]
   return(result);
 80092e8:	6a3b      	ldr	r3, [r7, #32]
 80092ea:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80092ee:	64fb      	str	r3, [r7, #76]	; 0x4c
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	681b      	ldr	r3, [r3, #0]
 80092f4:	461a      	mov	r2, r3
 80092f6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80092f8:	633b      	str	r3, [r7, #48]	; 0x30
 80092fa:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092fc:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80092fe:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009300:	e841 2300 	strex	r3, r2, [r1]
 8009304:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009306:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009308:	2b00      	cmp	r3, #0
 800930a:	d1e6      	bne.n	80092da <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	681b      	ldr	r3, [r3, #0]
 8009310:	3308      	adds	r3, #8
 8009312:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009314:	693b      	ldr	r3, [r7, #16]
 8009316:	e853 3f00 	ldrex	r3, [r3]
 800931a:	60fb      	str	r3, [r7, #12]
   return(result);
 800931c:	68fb      	ldr	r3, [r7, #12]
 800931e:	f023 0301 	bic.w	r3, r3, #1
 8009322:	64bb      	str	r3, [r7, #72]	; 0x48
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	681b      	ldr	r3, [r3, #0]
 8009328:	3308      	adds	r3, #8
 800932a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800932c:	61fa      	str	r2, [r7, #28]
 800932e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009330:	69b9      	ldr	r1, [r7, #24]
 8009332:	69fa      	ldr	r2, [r7, #28]
 8009334:	e841 2300 	strex	r3, r2, [r1]
 8009338:	617b      	str	r3, [r7, #20]
   return(result);
 800933a:	697b      	ldr	r3, [r7, #20]
 800933c:	2b00      	cmp	r3, #0
 800933e:	d1e5      	bne.n	800930c <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	2220      	movs	r2, #32
 8009344:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	2200      	movs	r2, #0
 800934c:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009350:	2303      	movs	r3, #3
 8009352:	e011      	b.n	8009378 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	2220      	movs	r2, #32
 8009358:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	2220      	movs	r2, #32
 800935e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	2200      	movs	r2, #0
 8009366:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	2200      	movs	r2, #0
 800936c:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	2200      	movs	r2, #0
 8009372:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8009376:	2300      	movs	r3, #0
}
 8009378:	4618      	mov	r0, r3
 800937a:	3758      	adds	r7, #88	; 0x58
 800937c:	46bd      	mov	sp, r7
 800937e:	bd80      	pop	{r7, pc}

08009380 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009380:	b580      	push	{r7, lr}
 8009382:	b084      	sub	sp, #16
 8009384:	af00      	add	r7, sp, #0
 8009386:	60f8      	str	r0, [r7, #12]
 8009388:	60b9      	str	r1, [r7, #8]
 800938a:	603b      	str	r3, [r7, #0]
 800938c:	4613      	mov	r3, r2
 800938e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009390:	e049      	b.n	8009426 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009392:	69bb      	ldr	r3, [r7, #24]
 8009394:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009398:	d045      	beq.n	8009426 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800939a:	f7fb f9b5 	bl	8004708 <HAL_GetTick>
 800939e:	4602      	mov	r2, r0
 80093a0:	683b      	ldr	r3, [r7, #0]
 80093a2:	1ad3      	subs	r3, r2, r3
 80093a4:	69ba      	ldr	r2, [r7, #24]
 80093a6:	429a      	cmp	r2, r3
 80093a8:	d302      	bcc.n	80093b0 <UART_WaitOnFlagUntilTimeout+0x30>
 80093aa:	69bb      	ldr	r3, [r7, #24]
 80093ac:	2b00      	cmp	r3, #0
 80093ae:	d101      	bne.n	80093b4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80093b0:	2303      	movs	r3, #3
 80093b2:	e048      	b.n	8009446 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80093b4:	68fb      	ldr	r3, [r7, #12]
 80093b6:	681b      	ldr	r3, [r3, #0]
 80093b8:	681b      	ldr	r3, [r3, #0]
 80093ba:	f003 0304 	and.w	r3, r3, #4
 80093be:	2b00      	cmp	r3, #0
 80093c0:	d031      	beq.n	8009426 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80093c2:	68fb      	ldr	r3, [r7, #12]
 80093c4:	681b      	ldr	r3, [r3, #0]
 80093c6:	69db      	ldr	r3, [r3, #28]
 80093c8:	f003 0308 	and.w	r3, r3, #8
 80093cc:	2b08      	cmp	r3, #8
 80093ce:	d110      	bne.n	80093f2 <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80093d0:	68fb      	ldr	r3, [r7, #12]
 80093d2:	681b      	ldr	r3, [r3, #0]
 80093d4:	2208      	movs	r2, #8
 80093d6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80093d8:	68f8      	ldr	r0, [r7, #12]
 80093da:	f000 f838 	bl	800944e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80093de:	68fb      	ldr	r3, [r7, #12]
 80093e0:	2208      	movs	r2, #8
 80093e2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80093e6:	68fb      	ldr	r3, [r7, #12]
 80093e8:	2200      	movs	r2, #0
 80093ea:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_ERROR;
 80093ee:	2301      	movs	r3, #1
 80093f0:	e029      	b.n	8009446 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80093f2:	68fb      	ldr	r3, [r7, #12]
 80093f4:	681b      	ldr	r3, [r3, #0]
 80093f6:	69db      	ldr	r3, [r3, #28]
 80093f8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80093fc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009400:	d111      	bne.n	8009426 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009402:	68fb      	ldr	r3, [r7, #12]
 8009404:	681b      	ldr	r3, [r3, #0]
 8009406:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800940a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800940c:	68f8      	ldr	r0, [r7, #12]
 800940e:	f000 f81e 	bl	800944e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009412:	68fb      	ldr	r3, [r7, #12]
 8009414:	2220      	movs	r2, #32
 8009416:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800941a:	68fb      	ldr	r3, [r7, #12]
 800941c:	2200      	movs	r2, #0
 800941e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8009422:	2303      	movs	r3, #3
 8009424:	e00f      	b.n	8009446 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009426:	68fb      	ldr	r3, [r7, #12]
 8009428:	681b      	ldr	r3, [r3, #0]
 800942a:	69da      	ldr	r2, [r3, #28]
 800942c:	68bb      	ldr	r3, [r7, #8]
 800942e:	4013      	ands	r3, r2
 8009430:	68ba      	ldr	r2, [r7, #8]
 8009432:	429a      	cmp	r2, r3
 8009434:	bf0c      	ite	eq
 8009436:	2301      	moveq	r3, #1
 8009438:	2300      	movne	r3, #0
 800943a:	b2db      	uxtb	r3, r3
 800943c:	461a      	mov	r2, r3
 800943e:	79fb      	ldrb	r3, [r7, #7]
 8009440:	429a      	cmp	r2, r3
 8009442:	d0a6      	beq.n	8009392 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009444:	2300      	movs	r3, #0
}
 8009446:	4618      	mov	r0, r3
 8009448:	3710      	adds	r7, #16
 800944a:	46bd      	mov	sp, r7
 800944c:	bd80      	pop	{r7, pc}

0800944e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800944e:	b480      	push	{r7}
 8009450:	b095      	sub	sp, #84	; 0x54
 8009452:	af00      	add	r7, sp, #0
 8009454:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	681b      	ldr	r3, [r3, #0]
 800945a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800945c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800945e:	e853 3f00 	ldrex	r3, [r3]
 8009462:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8009464:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009466:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800946a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	681b      	ldr	r3, [r3, #0]
 8009470:	461a      	mov	r2, r3
 8009472:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009474:	643b      	str	r3, [r7, #64]	; 0x40
 8009476:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009478:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800947a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800947c:	e841 2300 	strex	r3, r2, [r1]
 8009480:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8009482:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009484:	2b00      	cmp	r3, #0
 8009486:	d1e6      	bne.n	8009456 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	681b      	ldr	r3, [r3, #0]
 800948c:	3308      	adds	r3, #8
 800948e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009490:	6a3b      	ldr	r3, [r7, #32]
 8009492:	e853 3f00 	ldrex	r3, [r3]
 8009496:	61fb      	str	r3, [r7, #28]
   return(result);
 8009498:	69fb      	ldr	r3, [r7, #28]
 800949a:	f023 0301 	bic.w	r3, r3, #1
 800949e:	64bb      	str	r3, [r7, #72]	; 0x48
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	681b      	ldr	r3, [r3, #0]
 80094a4:	3308      	adds	r3, #8
 80094a6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80094a8:	62fa      	str	r2, [r7, #44]	; 0x2c
 80094aa:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094ac:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80094ae:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80094b0:	e841 2300 	strex	r3, r2, [r1]
 80094b4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80094b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80094b8:	2b00      	cmp	r3, #0
 80094ba:	d1e5      	bne.n	8009488 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80094c0:	2b01      	cmp	r3, #1
 80094c2:	d118      	bne.n	80094f6 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	681b      	ldr	r3, [r3, #0]
 80094c8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094ca:	68fb      	ldr	r3, [r7, #12]
 80094cc:	e853 3f00 	ldrex	r3, [r3]
 80094d0:	60bb      	str	r3, [r7, #8]
   return(result);
 80094d2:	68bb      	ldr	r3, [r7, #8]
 80094d4:	f023 0310 	bic.w	r3, r3, #16
 80094d8:	647b      	str	r3, [r7, #68]	; 0x44
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	681b      	ldr	r3, [r3, #0]
 80094de:	461a      	mov	r2, r3
 80094e0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80094e2:	61bb      	str	r3, [r7, #24]
 80094e4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094e6:	6979      	ldr	r1, [r7, #20]
 80094e8:	69ba      	ldr	r2, [r7, #24]
 80094ea:	e841 2300 	strex	r3, r2, [r1]
 80094ee:	613b      	str	r3, [r7, #16]
   return(result);
 80094f0:	693b      	ldr	r3, [r7, #16]
 80094f2:	2b00      	cmp	r3, #0
 80094f4:	d1e6      	bne.n	80094c4 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	2220      	movs	r2, #32
 80094fa:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	2200      	movs	r2, #0
 8009502:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	2200      	movs	r2, #0
 8009508:	669a      	str	r2, [r3, #104]	; 0x68
}
 800950a:	bf00      	nop
 800950c:	3754      	adds	r7, #84	; 0x54
 800950e:	46bd      	mov	sp, r7
 8009510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009514:	4770      	bx	lr

08009516 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009516:	b580      	push	{r7, lr}
 8009518:	b084      	sub	sp, #16
 800951a:	af00      	add	r7, sp, #0
 800951c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009522:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8009524:	68fb      	ldr	r3, [r7, #12]
 8009526:	2200      	movs	r2, #0
 8009528:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800952c:	68fb      	ldr	r3, [r7, #12]
 800952e:	2200      	movs	r2, #0
 8009530:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009534:	68f8      	ldr	r0, [r7, #12]
 8009536:	f7ff fb97 	bl	8008c68 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800953a:	bf00      	nop
 800953c:	3710      	adds	r7, #16
 800953e:	46bd      	mov	sp, r7
 8009540:	bd80      	pop	{r7, pc}

08009542 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009542:	b580      	push	{r7, lr}
 8009544:	b088      	sub	sp, #32
 8009546:	af00      	add	r7, sp, #0
 8009548:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	681b      	ldr	r3, [r3, #0]
 800954e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009550:	68fb      	ldr	r3, [r7, #12]
 8009552:	e853 3f00 	ldrex	r3, [r3]
 8009556:	60bb      	str	r3, [r7, #8]
   return(result);
 8009558:	68bb      	ldr	r3, [r7, #8]
 800955a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800955e:	61fb      	str	r3, [r7, #28]
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	681b      	ldr	r3, [r3, #0]
 8009564:	461a      	mov	r2, r3
 8009566:	69fb      	ldr	r3, [r7, #28]
 8009568:	61bb      	str	r3, [r7, #24]
 800956a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800956c:	6979      	ldr	r1, [r7, #20]
 800956e:	69ba      	ldr	r2, [r7, #24]
 8009570:	e841 2300 	strex	r3, r2, [r1]
 8009574:	613b      	str	r3, [r7, #16]
   return(result);
 8009576:	693b      	ldr	r3, [r7, #16]
 8009578:	2b00      	cmp	r3, #0
 800957a:	d1e6      	bne.n	800954a <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	2220      	movs	r2, #32
 8009580:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	2200      	movs	r2, #0
 8009586:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009588:	6878      	ldr	r0, [r7, #4]
 800958a:	f7ff fb63 	bl	8008c54 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800958e:	bf00      	nop
 8009590:	3720      	adds	r7, #32
 8009592:	46bd      	mov	sp, r7
 8009594:	bd80      	pop	{r7, pc}

08009596 <HAL_RS485Ex_Init>:
  *       oversampling rate).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RS485Ex_Init(UART_HandleTypeDef *huart, uint32_t Polarity, uint32_t AssertionTime,
                                   uint32_t DeassertionTime)
{
 8009596:	b580      	push	{r7, lr}
 8009598:	b086      	sub	sp, #24
 800959a:	af00      	add	r7, sp, #0
 800959c:	60f8      	str	r0, [r7, #12]
 800959e:	60b9      	str	r1, [r7, #8]
 80095a0:	607a      	str	r2, [r7, #4]
 80095a2:	603b      	str	r3, [r7, #0]
  uint32_t temp;

  /* Check the UART handle allocation */
  if (huart == NULL)
 80095a4:	68fb      	ldr	r3, [r7, #12]
 80095a6:	2b00      	cmp	r3, #0
 80095a8:	d101      	bne.n	80095ae <HAL_RS485Ex_Init+0x18>
  {
    return HAL_ERROR;
 80095aa:	2301      	movs	r3, #1
 80095ac:	e056      	b.n	800965c <HAL_RS485Ex_Init+0xc6>
  assert_param(IS_UART_ASSERTIONTIME(AssertionTime));

  /* Check the Driver Enable deassertion time */
  assert_param(IS_UART_DEASSERTIONTIME(DeassertionTime));

  if (huart->gState == HAL_UART_STATE_RESET)
 80095ae:	68fb      	ldr	r3, [r7, #12]
 80095b0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80095b2:	2b00      	cmp	r3, #0
 80095b4:	d106      	bne.n	80095c4 <HAL_RS485Ex_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80095b6:	68fb      	ldr	r3, [r7, #12]
 80095b8:	2200      	movs	r2, #0
 80095ba:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX */
    HAL_UART_MspInit(huart);
 80095be:	68f8      	ldr	r0, [r7, #12]
 80095c0:	f7fa ff10 	bl	80043e4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80095c4:	68fb      	ldr	r3, [r7, #12]
 80095c6:	2224      	movs	r2, #36	; 0x24
 80095c8:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 80095ca:	68fb      	ldr	r3, [r7, #12]
 80095cc:	681b      	ldr	r3, [r3, #0]
 80095ce:	681a      	ldr	r2, [r3, #0]
 80095d0:	68fb      	ldr	r3, [r7, #12]
 80095d2:	681b      	ldr	r3, [r3, #0]
 80095d4:	f022 0201 	bic.w	r2, r2, #1
 80095d8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80095da:	68fb      	ldr	r3, [r7, #12]
 80095dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80095de:	2b00      	cmp	r3, #0
 80095e0:	d002      	beq.n	80095e8 <HAL_RS485Ex_Init+0x52>
  {
    UART_AdvFeatureConfig(huart);
 80095e2:	68f8      	ldr	r0, [r7, #12]
 80095e4:	f7ff fd82 	bl	80090ec <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80095e8:	68f8      	ldr	r0, [r7, #12]
 80095ea:	f7ff fb53 	bl	8008c94 <UART_SetConfig>
 80095ee:	4603      	mov	r3, r0
 80095f0:	2b01      	cmp	r3, #1
 80095f2:	d101      	bne.n	80095f8 <HAL_RS485Ex_Init+0x62>
  {
    return HAL_ERROR;
 80095f4:	2301      	movs	r3, #1
 80095f6:	e031      	b.n	800965c <HAL_RS485Ex_Init+0xc6>
  }

  /* Enable the Driver Enable mode by setting the DEM bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DEM);
 80095f8:	68fb      	ldr	r3, [r7, #12]
 80095fa:	681b      	ldr	r3, [r3, #0]
 80095fc:	689a      	ldr	r2, [r3, #8]
 80095fe:	68fb      	ldr	r3, [r7, #12]
 8009600:	681b      	ldr	r3, [r3, #0]
 8009602:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8009606:	609a      	str	r2, [r3, #8]

  /* Set the Driver Enable polarity */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_DEP, Polarity);
 8009608:	68fb      	ldr	r3, [r7, #12]
 800960a:	681b      	ldr	r3, [r3, #0]
 800960c:	689b      	ldr	r3, [r3, #8]
 800960e:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8009612:	68fb      	ldr	r3, [r7, #12]
 8009614:	681b      	ldr	r3, [r3, #0]
 8009616:	68ba      	ldr	r2, [r7, #8]
 8009618:	430a      	orrs	r2, r1
 800961a:	609a      	str	r2, [r3, #8]

  /* Set the Driver Enable assertion and deassertion times */
  temp = (AssertionTime << UART_CR1_DEAT_ADDRESS_LSB_POS);
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	055b      	lsls	r3, r3, #21
 8009620:	617b      	str	r3, [r7, #20]
  temp |= (DeassertionTime << UART_CR1_DEDT_ADDRESS_LSB_POS);
 8009622:	683b      	ldr	r3, [r7, #0]
 8009624:	041b      	lsls	r3, r3, #16
 8009626:	697a      	ldr	r2, [r7, #20]
 8009628:	4313      	orrs	r3, r2
 800962a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, (USART_CR1_DEDT | USART_CR1_DEAT), temp);
 800962c:	68fb      	ldr	r3, [r7, #12]
 800962e:	681b      	ldr	r3, [r3, #0]
 8009630:	681b      	ldr	r3, [r3, #0]
 8009632:	f023 737f 	bic.w	r3, r3, #66846720	; 0x3fc0000
 8009636:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 800963a:	68fa      	ldr	r2, [r7, #12]
 800963c:	6812      	ldr	r2, [r2, #0]
 800963e:	6979      	ldr	r1, [r7, #20]
 8009640:	430b      	orrs	r3, r1
 8009642:	6013      	str	r3, [r2, #0]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 8009644:	68fb      	ldr	r3, [r7, #12]
 8009646:	681b      	ldr	r3, [r3, #0]
 8009648:	681a      	ldr	r2, [r3, #0]
 800964a:	68fb      	ldr	r3, [r7, #12]
 800964c:	681b      	ldr	r3, [r3, #0]
 800964e:	f042 0201 	orr.w	r2, r2, #1
 8009652:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009654:	68f8      	ldr	r0, [r7, #12]
 8009656:	f7ff fdeb 	bl	8009230 <UART_CheckIdleState>
 800965a:	4603      	mov	r3, r0
}
 800965c:	4618      	mov	r0, r3
 800965e:	3718      	adds	r7, #24
 8009660:	46bd      	mov	sp, r7
 8009662:	bd80      	pop	{r7, pc}

08009664 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8009664:	b480      	push	{r7}
 8009666:	b083      	sub	sp, #12
 8009668:	af00      	add	r7, sp, #0
 800966a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800966c:	bf00      	nop
 800966e:	370c      	adds	r7, #12
 8009670:	46bd      	mov	sp, r7
 8009672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009676:	4770      	bx	lr

08009678 <STEPPERS_Init_TMR>:
        GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
        HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
}

void STEPPERS_Init_TMR(TIM_HandleTypeDef* TMR_Handle)
{
 8009678:	b580      	push	{r7, lr}
 800967a:	b08a      	sub	sp, #40	; 0x28
 800967c:	af00      	add	r7, sp, #0
 800967e:	6078      	str	r0, [r7, #4]
	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8009680:	f107 0314 	add.w	r3, r7, #20
 8009684:	2200      	movs	r2, #0
 8009686:	601a      	str	r2, [r3, #0]
 8009688:	605a      	str	r2, [r3, #4]
 800968a:	609a      	str	r2, [r3, #8]
 800968c:	60da      	str	r2, [r3, #12]
    TIM_MasterConfigTypeDef sMasterConfig = {0};
 800968e:	f107 0308 	add.w	r3, r7, #8
 8009692:	2200      	movs	r2, #0
 8009694:	601a      	str	r2, [r3, #0]
 8009696:	605a      	str	r2, [r3, #4]
 8009698:	609a      	str	r2, [r3, #8]
    uint32_t ARR_Value = 0;
 800969a:	2300      	movs	r3, #0
 800969c:	627b      	str	r3, [r7, #36]	; 0x24
	//STEPPERS_Init();

	/*--------[ Configure The Stepper Timer Base If Enabled ]-------*/
    if(STEPPER_TIMER_EN == 1)
    {
    	ARR_Value = (STEPPER_TIMER_CLK * 10.0 * STEPPER_TIME_BASE);
 800969e:	f44f 7348 	mov.w	r3, #800	; 0x320
 80096a2:	627b      	str	r3, [r7, #36]	; 0x24
    	TMR_Handle->Instance = STEPPER_TIMER;
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	4a17      	ldr	r2, [pc, #92]	; (8009704 <STEPPERS_Init_TMR+0x8c>)
 80096a8:	601a      	str	r2, [r3, #0]
    	TMR_Handle->Init.Prescaler = 99;
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	2263      	movs	r2, #99	; 0x63
 80096ae:	605a      	str	r2, [r3, #4]
    	TMR_Handle->Init.CounterMode = TIM_COUNTERMODE_UP;
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	2200      	movs	r2, #0
 80096b4:	609a      	str	r2, [r3, #8]
    	TMR_Handle->Init.Period = ARR_Value-1;
 80096b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80096b8:	1e5a      	subs	r2, r3, #1
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	60da      	str	r2, [r3, #12]
    	TMR_Handle->Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	2200      	movs	r2, #0
 80096c2:	611a      	str	r2, [r3, #16]
    	TMR_Handle->Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	2280      	movs	r2, #128	; 0x80
 80096c8:	619a      	str	r2, [r3, #24]
    	HAL_TIM_Base_Init(TMR_Handle);
 80096ca:	6878      	ldr	r0, [r7, #4]
 80096cc:	f7fd ff38 	bl	8007540 <HAL_TIM_Base_Init>
    	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80096d0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80096d4:	617b      	str	r3, [r7, #20]
    	HAL_TIM_ConfigClockSource(TMR_Handle, &sClockSourceConfig);
 80096d6:	f107 0314 	add.w	r3, r7, #20
 80096da:	4619      	mov	r1, r3
 80096dc:	6878      	ldr	r0, [r7, #4]
 80096de:	f7fe fa53 	bl	8007b88 <HAL_TIM_ConfigClockSource>
    	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80096e2:	2300      	movs	r3, #0
 80096e4:	60bb      	str	r3, [r7, #8]
    	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80096e6:	2300      	movs	r3, #0
 80096e8:	613b      	str	r3, [r7, #16]
    	HAL_TIMEx_MasterConfigSynchronization(TMR_Handle, &sMasterConfig);
 80096ea:	f107 0308 	add.w	r3, r7, #8
 80096ee:	4619      	mov	r1, r3
 80096f0:	6878      	ldr	r0, [r7, #4]
 80096f2:	f7fe feb7 	bl	8008464 <HAL_TIMEx_MasterConfigSynchronization>
    	HAL_TIM_Base_Start_IT(TMR_Handle);
 80096f6:	6878      	ldr	r0, [r7, #4]
 80096f8:	f7fd ff7a 	bl	80075f0 <HAL_TIM_Base_Start_IT>
    }
}
 80096fc:	bf00      	nop
 80096fe:	3728      	adds	r7, #40	; 0x28
 8009700:	46bd      	mov	sp, r7
 8009702:	bd80      	pop	{r7, pc}
 8009704:	40014400 	.word	0x40014400

08009708 <STEPPER_SetSpeed>:

void STEPPER_SetSpeed(uint8_t au8_STEPPER_Instance, uint16_t au16_RPM)
{
 8009708:	b590      	push	{r4, r7, lr}
 800970a:	b085      	sub	sp, #20
 800970c:	af00      	add	r7, sp, #0
 800970e:	4603      	mov	r3, r0
 8009710:	460a      	mov	r2, r1
 8009712:	71fb      	strb	r3, [r7, #7]
 8009714:	4613      	mov	r3, r2
 8009716:	80bb      	strh	r3, [r7, #4]
	uint32_t Total_Steps = 0;
 8009718:	2300      	movs	r3, #0
 800971a:	60fb      	str	r3, [r7, #12]

	gs_STEPPER_info[au8_STEPPER_Instance].RPM = au16_RPM;
 800971c:	79fa      	ldrb	r2, [r7, #7]
 800971e:	4928      	ldr	r1, [pc, #160]	; (80097c0 <STEPPER_SetSpeed+0xb8>)
 8009720:	4613      	mov	r3, r2
 8009722:	009b      	lsls	r3, r3, #2
 8009724:	4413      	add	r3, r2
 8009726:	009b      	lsls	r3, r3, #2
 8009728:	440b      	add	r3, r1
 800972a:	330c      	adds	r3, #12
 800972c:	88ba      	ldrh	r2, [r7, #4]
 800972e:	801a      	strh	r2, [r3, #0]
	if(STEPPER_CfgParam[au8_STEPPER_Instance].STEPPING_Mode == HALF_STEP_DRIVE)
 8009730:	79fa      	ldrb	r2, [r7, #7]
 8009732:	4924      	ldr	r1, [pc, #144]	; (80097c4 <STEPPER_SetSpeed+0xbc>)
 8009734:	4613      	mov	r3, r2
 8009736:	00db      	lsls	r3, r3, #3
 8009738:	1a9b      	subs	r3, r3, r2
 800973a:	009b      	lsls	r3, r3, #2
 800973c:	440b      	add	r3, r1
 800973e:	331b      	adds	r3, #27
 8009740:	781b      	ldrb	r3, [r3, #0]
 8009742:	2b02      	cmp	r3, #2
 8009744:	d10b      	bne.n	800975e <STEPPER_SetSpeed+0x56>
	{
		Total_Steps = STEPPER_CfgParam[au8_STEPPER_Instance].STEPS_PER_REV << 1;
 8009746:	79fa      	ldrb	r2, [r7, #7]
 8009748:	491e      	ldr	r1, [pc, #120]	; (80097c4 <STEPPER_SetSpeed+0xbc>)
 800974a:	4613      	mov	r3, r2
 800974c:	00db      	lsls	r3, r3, #3
 800974e:	1a9b      	subs	r3, r3, r2
 8009750:	009b      	lsls	r3, r3, #2
 8009752:	440b      	add	r3, r1
 8009754:	3318      	adds	r3, #24
 8009756:	881b      	ldrh	r3, [r3, #0]
 8009758:	005b      	lsls	r3, r3, #1
 800975a:	60fb      	str	r3, [r7, #12]
 800975c:	e009      	b.n	8009772 <STEPPER_SetSpeed+0x6a>
	}
	else
	{
		Total_Steps = STEPPER_CfgParam[au8_STEPPER_Instance].STEPS_PER_REV;
 800975e:	79fa      	ldrb	r2, [r7, #7]
 8009760:	4918      	ldr	r1, [pc, #96]	; (80097c4 <STEPPER_SetSpeed+0xbc>)
 8009762:	4613      	mov	r3, r2
 8009764:	00db      	lsls	r3, r3, #3
 8009766:	1a9b      	subs	r3, r3, r2
 8009768:	009b      	lsls	r3, r3, #2
 800976a:	440b      	add	r3, r1
 800976c:	3318      	adds	r3, #24
 800976e:	881b      	ldrh	r3, [r3, #0]
 8009770:	60fb      	str	r3, [r7, #12]
	}
	gs_STEPPER_info[au8_STEPPER_Instance].Max_Ticks = (60000.0)/(STEPPER_TIME_BASE * Total_Steps * au16_RPM);
 8009772:	88bb      	ldrh	r3, [r7, #4]
 8009774:	68fa      	ldr	r2, [r7, #12]
 8009776:	fb02 f303 	mul.w	r3, r2, r3
 800977a:	4618      	mov	r0, r3
 800977c:	f7f6 fec2 	bl	8000504 <__aeabi_ui2d>
 8009780:	4602      	mov	r2, r0
 8009782:	460b      	mov	r3, r1
 8009784:	a10c      	add	r1, pc, #48	; (adr r1, 80097b8 <STEPPER_SetSpeed+0xb0>)
 8009786:	e9d1 0100 	ldrd	r0, r1, [r1]
 800978a:	f7f7 f85f 	bl	800084c <__aeabi_ddiv>
 800978e:	4602      	mov	r2, r0
 8009790:	460b      	mov	r3, r1
 8009792:	79fc      	ldrb	r4, [r7, #7]
 8009794:	4610      	mov	r0, r2
 8009796:	4619      	mov	r1, r3
 8009798:	f7f7 f9c8 	bl	8000b2c <__aeabi_d2uiz>
 800979c:	4602      	mov	r2, r0
 800979e:	4908      	ldr	r1, [pc, #32]	; (80097c0 <STEPPER_SetSpeed+0xb8>)
 80097a0:	4623      	mov	r3, r4
 80097a2:	009b      	lsls	r3, r3, #2
 80097a4:	4423      	add	r3, r4
 80097a6:	009b      	lsls	r3, r3, #2
 80097a8:	440b      	add	r3, r1
 80097aa:	3308      	adds	r3, #8
 80097ac:	601a      	str	r2, [r3, #0]
}
 80097ae:	bf00      	nop
 80097b0:	3714      	adds	r7, #20
 80097b2:	46bd      	mov	sp, r7
 80097b4:	bd90      	pop	{r4, r7, pc}
 80097b6:	bf00      	nop
 80097b8:	00000000 	.word	0x00000000
 80097bc:	40ed4c00 	.word	0x40ed4c00
 80097c0:	2000a4f0 	.word	0x2000a4f0
 80097c4:	0801dd0c 	.word	0x0801dd0c

080097c8 <STEPPER_One_Step>:

static void STEPPER_One_Step(uint8_t i)
{
 80097c8:	b590      	push	{r4, r7, lr}
 80097ca:	b083      	sub	sp, #12
 80097cc:	af00      	add	r7, sp, #0
 80097ce:	4603      	mov	r3, r0
 80097d0:	71fb      	strb	r3, [r7, #7]
	// For UniPolar Stepper Motors
	if(STEPPER_CfgParam[i].STEPPER_Cfg == STEPPER_UNIPOLAR)
 80097d2:	79fa      	ldrb	r2, [r7, #7]
 80097d4:	4999      	ldr	r1, [pc, #612]	; (8009a3c <STEPPER_One_Step+0x274>)
 80097d6:	4613      	mov	r3, r2
 80097d8:	00db      	lsls	r3, r3, #3
 80097da:	1a9b      	subs	r3, r3, r2
 80097dc:	009b      	lsls	r3, r3, #2
 80097de:	440b      	add	r3, r1
 80097e0:	331a      	adds	r3, #26
 80097e2:	781b      	ldrb	r3, [r3, #0]
 80097e4:	2b00      	cmp	r3, #0
 80097e6:	f040 81c4 	bne.w	8009b72 <STEPPER_One_Step+0x3aa>
	{
		if(STEPPER_CfgParam[i].STEPPING_Mode == WAVE_DRIVE)
 80097ea:	79fa      	ldrb	r2, [r7, #7]
 80097ec:	4993      	ldr	r1, [pc, #588]	; (8009a3c <STEPPER_One_Step+0x274>)
 80097ee:	4613      	mov	r3, r2
 80097f0:	00db      	lsls	r3, r3, #3
 80097f2:	1a9b      	subs	r3, r3, r2
 80097f4:	009b      	lsls	r3, r3, #2
 80097f6:	440b      	add	r3, r1
 80097f8:	331b      	adds	r3, #27
 80097fa:	781b      	ldrb	r3, [r3, #0]
 80097fc:	2b00      	cmp	r3, #0
 80097fe:	f040 8088 	bne.w	8009912 <STEPPER_One_Step+0x14a>
		{
			HAL_GPIO_WritePin(STEPPER_CfgParam[i].IN_GPIO[0], STEPPER_CfgParam[i].IN_PIN[0], UNIPOLAR_WD_PATTERN[gs_STEPPER_info[i].Step_Index][0]);
 8009802:	79fa      	ldrb	r2, [r7, #7]
 8009804:	498d      	ldr	r1, [pc, #564]	; (8009a3c <STEPPER_One_Step+0x274>)
 8009806:	4613      	mov	r3, r2
 8009808:	00db      	lsls	r3, r3, #3
 800980a:	1a9b      	subs	r3, r3, r2
 800980c:	009b      	lsls	r3, r3, #2
 800980e:	440b      	add	r3, r1
 8009810:	6818      	ldr	r0, [r3, #0]
 8009812:	79fa      	ldrb	r2, [r7, #7]
 8009814:	4989      	ldr	r1, [pc, #548]	; (8009a3c <STEPPER_One_Step+0x274>)
 8009816:	4613      	mov	r3, r2
 8009818:	00db      	lsls	r3, r3, #3
 800981a:	1a9b      	subs	r3, r3, r2
 800981c:	009b      	lsls	r3, r3, #2
 800981e:	440b      	add	r3, r1
 8009820:	3310      	adds	r3, #16
 8009822:	8819      	ldrh	r1, [r3, #0]
 8009824:	79fa      	ldrb	r2, [r7, #7]
 8009826:	4c86      	ldr	r4, [pc, #536]	; (8009a40 <STEPPER_One_Step+0x278>)
 8009828:	4613      	mov	r3, r2
 800982a:	009b      	lsls	r3, r3, #2
 800982c:	4413      	add	r3, r2
 800982e:	009b      	lsls	r3, r3, #2
 8009830:	4423      	add	r3, r4
 8009832:	330f      	adds	r3, #15
 8009834:	781b      	ldrb	r3, [r3, #0]
 8009836:	461a      	mov	r2, r3
 8009838:	4b82      	ldr	r3, [pc, #520]	; (8009a44 <STEPPER_One_Step+0x27c>)
 800983a:	f813 3022 	ldrb.w	r3, [r3, r2, lsl #2]
 800983e:	461a      	mov	r2, r3
 8009840:	f7fc fc9e 	bl	8006180 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(STEPPER_CfgParam[i].IN_GPIO[1], STEPPER_CfgParam[i].IN_PIN[1], UNIPOLAR_WD_PATTERN[gs_STEPPER_info[i].Step_Index][1]);
 8009844:	79fa      	ldrb	r2, [r7, #7]
 8009846:	497d      	ldr	r1, [pc, #500]	; (8009a3c <STEPPER_One_Step+0x274>)
 8009848:	4613      	mov	r3, r2
 800984a:	00db      	lsls	r3, r3, #3
 800984c:	1a9b      	subs	r3, r3, r2
 800984e:	009b      	lsls	r3, r3, #2
 8009850:	440b      	add	r3, r1
 8009852:	3304      	adds	r3, #4
 8009854:	6818      	ldr	r0, [r3, #0]
 8009856:	79fa      	ldrb	r2, [r7, #7]
 8009858:	4978      	ldr	r1, [pc, #480]	; (8009a3c <STEPPER_One_Step+0x274>)
 800985a:	4613      	mov	r3, r2
 800985c:	00db      	lsls	r3, r3, #3
 800985e:	1a9b      	subs	r3, r3, r2
 8009860:	009b      	lsls	r3, r3, #2
 8009862:	440b      	add	r3, r1
 8009864:	3312      	adds	r3, #18
 8009866:	8819      	ldrh	r1, [r3, #0]
 8009868:	79fa      	ldrb	r2, [r7, #7]
 800986a:	4c75      	ldr	r4, [pc, #468]	; (8009a40 <STEPPER_One_Step+0x278>)
 800986c:	4613      	mov	r3, r2
 800986e:	009b      	lsls	r3, r3, #2
 8009870:	4413      	add	r3, r2
 8009872:	009b      	lsls	r3, r3, #2
 8009874:	4423      	add	r3, r4
 8009876:	330f      	adds	r3, #15
 8009878:	781b      	ldrb	r3, [r3, #0]
 800987a:	4a72      	ldr	r2, [pc, #456]	; (8009a44 <STEPPER_One_Step+0x27c>)
 800987c:	009b      	lsls	r3, r3, #2
 800987e:	4413      	add	r3, r2
 8009880:	785b      	ldrb	r3, [r3, #1]
 8009882:	461a      	mov	r2, r3
 8009884:	f7fc fc7c 	bl	8006180 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(STEPPER_CfgParam[i].IN_GPIO[2], STEPPER_CfgParam[i].IN_PIN[2], UNIPOLAR_WD_PATTERN[gs_STEPPER_info[i].Step_Index][2]);
 8009888:	79fa      	ldrb	r2, [r7, #7]
 800988a:	496c      	ldr	r1, [pc, #432]	; (8009a3c <STEPPER_One_Step+0x274>)
 800988c:	4613      	mov	r3, r2
 800988e:	00db      	lsls	r3, r3, #3
 8009890:	1a9b      	subs	r3, r3, r2
 8009892:	009b      	lsls	r3, r3, #2
 8009894:	440b      	add	r3, r1
 8009896:	3308      	adds	r3, #8
 8009898:	6818      	ldr	r0, [r3, #0]
 800989a:	79fa      	ldrb	r2, [r7, #7]
 800989c:	4967      	ldr	r1, [pc, #412]	; (8009a3c <STEPPER_One_Step+0x274>)
 800989e:	4613      	mov	r3, r2
 80098a0:	00db      	lsls	r3, r3, #3
 80098a2:	1a9b      	subs	r3, r3, r2
 80098a4:	009b      	lsls	r3, r3, #2
 80098a6:	440b      	add	r3, r1
 80098a8:	3314      	adds	r3, #20
 80098aa:	8819      	ldrh	r1, [r3, #0]
 80098ac:	79fa      	ldrb	r2, [r7, #7]
 80098ae:	4c64      	ldr	r4, [pc, #400]	; (8009a40 <STEPPER_One_Step+0x278>)
 80098b0:	4613      	mov	r3, r2
 80098b2:	009b      	lsls	r3, r3, #2
 80098b4:	4413      	add	r3, r2
 80098b6:	009b      	lsls	r3, r3, #2
 80098b8:	4423      	add	r3, r4
 80098ba:	330f      	adds	r3, #15
 80098bc:	781b      	ldrb	r3, [r3, #0]
 80098be:	4a61      	ldr	r2, [pc, #388]	; (8009a44 <STEPPER_One_Step+0x27c>)
 80098c0:	009b      	lsls	r3, r3, #2
 80098c2:	4413      	add	r3, r2
 80098c4:	789b      	ldrb	r3, [r3, #2]
 80098c6:	461a      	mov	r2, r3
 80098c8:	f7fc fc5a 	bl	8006180 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(STEPPER_CfgParam[i].IN_GPIO[3], STEPPER_CfgParam[i].IN_PIN[3], UNIPOLAR_WD_PATTERN[gs_STEPPER_info[i].Step_Index][3]);
 80098cc:	79fa      	ldrb	r2, [r7, #7]
 80098ce:	495b      	ldr	r1, [pc, #364]	; (8009a3c <STEPPER_One_Step+0x274>)
 80098d0:	4613      	mov	r3, r2
 80098d2:	00db      	lsls	r3, r3, #3
 80098d4:	1a9b      	subs	r3, r3, r2
 80098d6:	009b      	lsls	r3, r3, #2
 80098d8:	440b      	add	r3, r1
 80098da:	330c      	adds	r3, #12
 80098dc:	6818      	ldr	r0, [r3, #0]
 80098de:	79fa      	ldrb	r2, [r7, #7]
 80098e0:	4956      	ldr	r1, [pc, #344]	; (8009a3c <STEPPER_One_Step+0x274>)
 80098e2:	4613      	mov	r3, r2
 80098e4:	00db      	lsls	r3, r3, #3
 80098e6:	1a9b      	subs	r3, r3, r2
 80098e8:	009b      	lsls	r3, r3, #2
 80098ea:	440b      	add	r3, r1
 80098ec:	3316      	adds	r3, #22
 80098ee:	8819      	ldrh	r1, [r3, #0]
 80098f0:	79fa      	ldrb	r2, [r7, #7]
 80098f2:	4c53      	ldr	r4, [pc, #332]	; (8009a40 <STEPPER_One_Step+0x278>)
 80098f4:	4613      	mov	r3, r2
 80098f6:	009b      	lsls	r3, r3, #2
 80098f8:	4413      	add	r3, r2
 80098fa:	009b      	lsls	r3, r3, #2
 80098fc:	4423      	add	r3, r4
 80098fe:	330f      	adds	r3, #15
 8009900:	781b      	ldrb	r3, [r3, #0]
 8009902:	4a50      	ldr	r2, [pc, #320]	; (8009a44 <STEPPER_One_Step+0x27c>)
 8009904:	009b      	lsls	r3, r3, #2
 8009906:	4413      	add	r3, r2
 8009908:	78db      	ldrb	r3, [r3, #3]
 800990a:	461a      	mov	r2, r3
 800990c:	f7fc fc38 	bl	8006180 <HAL_GPIO_WritePin>
 8009910:	e12f      	b.n	8009b72 <STEPPER_One_Step+0x3aa>
		}
		else if(STEPPER_CfgParam[i].STEPPING_Mode == FULL_STEP_DRIVE)
 8009912:	79fa      	ldrb	r2, [r7, #7]
 8009914:	4949      	ldr	r1, [pc, #292]	; (8009a3c <STEPPER_One_Step+0x274>)
 8009916:	4613      	mov	r3, r2
 8009918:	00db      	lsls	r3, r3, #3
 800991a:	1a9b      	subs	r3, r3, r2
 800991c:	009b      	lsls	r3, r3, #2
 800991e:	440b      	add	r3, r1
 8009920:	331b      	adds	r3, #27
 8009922:	781b      	ldrb	r3, [r3, #0]
 8009924:	2b01      	cmp	r3, #1
 8009926:	f040 8091 	bne.w	8009a4c <STEPPER_One_Step+0x284>
		{
			HAL_GPIO_WritePin(STEPPER_CfgParam[i].IN_GPIO[0], STEPPER_CfgParam[i].IN_PIN[0], UNIPOLAR_FS_PATTERN[gs_STEPPER_info[i].Step_Index][0]);
 800992a:	79fa      	ldrb	r2, [r7, #7]
 800992c:	4943      	ldr	r1, [pc, #268]	; (8009a3c <STEPPER_One_Step+0x274>)
 800992e:	4613      	mov	r3, r2
 8009930:	00db      	lsls	r3, r3, #3
 8009932:	1a9b      	subs	r3, r3, r2
 8009934:	009b      	lsls	r3, r3, #2
 8009936:	440b      	add	r3, r1
 8009938:	6818      	ldr	r0, [r3, #0]
 800993a:	79fa      	ldrb	r2, [r7, #7]
 800993c:	493f      	ldr	r1, [pc, #252]	; (8009a3c <STEPPER_One_Step+0x274>)
 800993e:	4613      	mov	r3, r2
 8009940:	00db      	lsls	r3, r3, #3
 8009942:	1a9b      	subs	r3, r3, r2
 8009944:	009b      	lsls	r3, r3, #2
 8009946:	440b      	add	r3, r1
 8009948:	3310      	adds	r3, #16
 800994a:	8819      	ldrh	r1, [r3, #0]
 800994c:	79fa      	ldrb	r2, [r7, #7]
 800994e:	4c3c      	ldr	r4, [pc, #240]	; (8009a40 <STEPPER_One_Step+0x278>)
 8009950:	4613      	mov	r3, r2
 8009952:	009b      	lsls	r3, r3, #2
 8009954:	4413      	add	r3, r2
 8009956:	009b      	lsls	r3, r3, #2
 8009958:	4423      	add	r3, r4
 800995a:	330f      	adds	r3, #15
 800995c:	781b      	ldrb	r3, [r3, #0]
 800995e:	461a      	mov	r2, r3
 8009960:	4b39      	ldr	r3, [pc, #228]	; (8009a48 <STEPPER_One_Step+0x280>)
 8009962:	f813 3022 	ldrb.w	r3, [r3, r2, lsl #2]
 8009966:	461a      	mov	r2, r3
 8009968:	f7fc fc0a 	bl	8006180 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(STEPPER_CfgParam[i].IN_GPIO[1], STEPPER_CfgParam[i].IN_PIN[1], UNIPOLAR_FS_PATTERN[gs_STEPPER_info[i].Step_Index][1]);
 800996c:	79fa      	ldrb	r2, [r7, #7]
 800996e:	4933      	ldr	r1, [pc, #204]	; (8009a3c <STEPPER_One_Step+0x274>)
 8009970:	4613      	mov	r3, r2
 8009972:	00db      	lsls	r3, r3, #3
 8009974:	1a9b      	subs	r3, r3, r2
 8009976:	009b      	lsls	r3, r3, #2
 8009978:	440b      	add	r3, r1
 800997a:	3304      	adds	r3, #4
 800997c:	6818      	ldr	r0, [r3, #0]
 800997e:	79fa      	ldrb	r2, [r7, #7]
 8009980:	492e      	ldr	r1, [pc, #184]	; (8009a3c <STEPPER_One_Step+0x274>)
 8009982:	4613      	mov	r3, r2
 8009984:	00db      	lsls	r3, r3, #3
 8009986:	1a9b      	subs	r3, r3, r2
 8009988:	009b      	lsls	r3, r3, #2
 800998a:	440b      	add	r3, r1
 800998c:	3312      	adds	r3, #18
 800998e:	8819      	ldrh	r1, [r3, #0]
 8009990:	79fa      	ldrb	r2, [r7, #7]
 8009992:	4c2b      	ldr	r4, [pc, #172]	; (8009a40 <STEPPER_One_Step+0x278>)
 8009994:	4613      	mov	r3, r2
 8009996:	009b      	lsls	r3, r3, #2
 8009998:	4413      	add	r3, r2
 800999a:	009b      	lsls	r3, r3, #2
 800999c:	4423      	add	r3, r4
 800999e:	330f      	adds	r3, #15
 80099a0:	781b      	ldrb	r3, [r3, #0]
 80099a2:	4a29      	ldr	r2, [pc, #164]	; (8009a48 <STEPPER_One_Step+0x280>)
 80099a4:	009b      	lsls	r3, r3, #2
 80099a6:	4413      	add	r3, r2
 80099a8:	785b      	ldrb	r3, [r3, #1]
 80099aa:	461a      	mov	r2, r3
 80099ac:	f7fc fbe8 	bl	8006180 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(STEPPER_CfgParam[i].IN_GPIO[2], STEPPER_CfgParam[i].IN_PIN[2], UNIPOLAR_FS_PATTERN[gs_STEPPER_info[i].Step_Index][2]);
 80099b0:	79fa      	ldrb	r2, [r7, #7]
 80099b2:	4922      	ldr	r1, [pc, #136]	; (8009a3c <STEPPER_One_Step+0x274>)
 80099b4:	4613      	mov	r3, r2
 80099b6:	00db      	lsls	r3, r3, #3
 80099b8:	1a9b      	subs	r3, r3, r2
 80099ba:	009b      	lsls	r3, r3, #2
 80099bc:	440b      	add	r3, r1
 80099be:	3308      	adds	r3, #8
 80099c0:	6818      	ldr	r0, [r3, #0]
 80099c2:	79fa      	ldrb	r2, [r7, #7]
 80099c4:	491d      	ldr	r1, [pc, #116]	; (8009a3c <STEPPER_One_Step+0x274>)
 80099c6:	4613      	mov	r3, r2
 80099c8:	00db      	lsls	r3, r3, #3
 80099ca:	1a9b      	subs	r3, r3, r2
 80099cc:	009b      	lsls	r3, r3, #2
 80099ce:	440b      	add	r3, r1
 80099d0:	3314      	adds	r3, #20
 80099d2:	8819      	ldrh	r1, [r3, #0]
 80099d4:	79fa      	ldrb	r2, [r7, #7]
 80099d6:	4c1a      	ldr	r4, [pc, #104]	; (8009a40 <STEPPER_One_Step+0x278>)
 80099d8:	4613      	mov	r3, r2
 80099da:	009b      	lsls	r3, r3, #2
 80099dc:	4413      	add	r3, r2
 80099de:	009b      	lsls	r3, r3, #2
 80099e0:	4423      	add	r3, r4
 80099e2:	330f      	adds	r3, #15
 80099e4:	781b      	ldrb	r3, [r3, #0]
 80099e6:	4a18      	ldr	r2, [pc, #96]	; (8009a48 <STEPPER_One_Step+0x280>)
 80099e8:	009b      	lsls	r3, r3, #2
 80099ea:	4413      	add	r3, r2
 80099ec:	789b      	ldrb	r3, [r3, #2]
 80099ee:	461a      	mov	r2, r3
 80099f0:	f7fc fbc6 	bl	8006180 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(STEPPER_CfgParam[i].IN_GPIO[3], STEPPER_CfgParam[i].IN_PIN[3], UNIPOLAR_FS_PATTERN[gs_STEPPER_info[i].Step_Index][3]);
 80099f4:	79fa      	ldrb	r2, [r7, #7]
 80099f6:	4911      	ldr	r1, [pc, #68]	; (8009a3c <STEPPER_One_Step+0x274>)
 80099f8:	4613      	mov	r3, r2
 80099fa:	00db      	lsls	r3, r3, #3
 80099fc:	1a9b      	subs	r3, r3, r2
 80099fe:	009b      	lsls	r3, r3, #2
 8009a00:	440b      	add	r3, r1
 8009a02:	330c      	adds	r3, #12
 8009a04:	6818      	ldr	r0, [r3, #0]
 8009a06:	79fa      	ldrb	r2, [r7, #7]
 8009a08:	490c      	ldr	r1, [pc, #48]	; (8009a3c <STEPPER_One_Step+0x274>)
 8009a0a:	4613      	mov	r3, r2
 8009a0c:	00db      	lsls	r3, r3, #3
 8009a0e:	1a9b      	subs	r3, r3, r2
 8009a10:	009b      	lsls	r3, r3, #2
 8009a12:	440b      	add	r3, r1
 8009a14:	3316      	adds	r3, #22
 8009a16:	8819      	ldrh	r1, [r3, #0]
 8009a18:	79fa      	ldrb	r2, [r7, #7]
 8009a1a:	4c09      	ldr	r4, [pc, #36]	; (8009a40 <STEPPER_One_Step+0x278>)
 8009a1c:	4613      	mov	r3, r2
 8009a1e:	009b      	lsls	r3, r3, #2
 8009a20:	4413      	add	r3, r2
 8009a22:	009b      	lsls	r3, r3, #2
 8009a24:	4423      	add	r3, r4
 8009a26:	330f      	adds	r3, #15
 8009a28:	781b      	ldrb	r3, [r3, #0]
 8009a2a:	4a07      	ldr	r2, [pc, #28]	; (8009a48 <STEPPER_One_Step+0x280>)
 8009a2c:	009b      	lsls	r3, r3, #2
 8009a2e:	4413      	add	r3, r2
 8009a30:	78db      	ldrb	r3, [r3, #3]
 8009a32:	461a      	mov	r2, r3
 8009a34:	f7fc fba4 	bl	8006180 <HAL_GPIO_WritePin>
 8009a38:	e09b      	b.n	8009b72 <STEPPER_One_Step+0x3aa>
 8009a3a:	bf00      	nop
 8009a3c:	0801dd0c 	.word	0x0801dd0c
 8009a40:	2000a4f0 	.word	0x2000a4f0
 8009a44:	2000000c 	.word	0x2000000c
 8009a48:	2000001c 	.word	0x2000001c
		}
		else if(STEPPER_CfgParam[i].STEPPING_Mode == HALF_STEP_DRIVE)
 8009a4c:	79fa      	ldrb	r2, [r7, #7]
 8009a4e:	4988      	ldr	r1, [pc, #544]	; (8009c70 <STEPPER_One_Step+0x4a8>)
 8009a50:	4613      	mov	r3, r2
 8009a52:	00db      	lsls	r3, r3, #3
 8009a54:	1a9b      	subs	r3, r3, r2
 8009a56:	009b      	lsls	r3, r3, #2
 8009a58:	440b      	add	r3, r1
 8009a5a:	331b      	adds	r3, #27
 8009a5c:	781b      	ldrb	r3, [r3, #0]
 8009a5e:	2b02      	cmp	r3, #2
 8009a60:	f040 8087 	bne.w	8009b72 <STEPPER_One_Step+0x3aa>
		{
			HAL_GPIO_WritePin(STEPPER_CfgParam[i].IN_GPIO[0], STEPPER_CfgParam[i].IN_PIN[0], UNIPOLAR_HS_PATTERN[gs_STEPPER_info[i].Step_Index][0]);
 8009a64:	79fa      	ldrb	r2, [r7, #7]
 8009a66:	4982      	ldr	r1, [pc, #520]	; (8009c70 <STEPPER_One_Step+0x4a8>)
 8009a68:	4613      	mov	r3, r2
 8009a6a:	00db      	lsls	r3, r3, #3
 8009a6c:	1a9b      	subs	r3, r3, r2
 8009a6e:	009b      	lsls	r3, r3, #2
 8009a70:	440b      	add	r3, r1
 8009a72:	6818      	ldr	r0, [r3, #0]
 8009a74:	79fa      	ldrb	r2, [r7, #7]
 8009a76:	497e      	ldr	r1, [pc, #504]	; (8009c70 <STEPPER_One_Step+0x4a8>)
 8009a78:	4613      	mov	r3, r2
 8009a7a:	00db      	lsls	r3, r3, #3
 8009a7c:	1a9b      	subs	r3, r3, r2
 8009a7e:	009b      	lsls	r3, r3, #2
 8009a80:	440b      	add	r3, r1
 8009a82:	3310      	adds	r3, #16
 8009a84:	8819      	ldrh	r1, [r3, #0]
 8009a86:	79fa      	ldrb	r2, [r7, #7]
 8009a88:	4c7a      	ldr	r4, [pc, #488]	; (8009c74 <STEPPER_One_Step+0x4ac>)
 8009a8a:	4613      	mov	r3, r2
 8009a8c:	009b      	lsls	r3, r3, #2
 8009a8e:	4413      	add	r3, r2
 8009a90:	009b      	lsls	r3, r3, #2
 8009a92:	4423      	add	r3, r4
 8009a94:	330f      	adds	r3, #15
 8009a96:	781b      	ldrb	r3, [r3, #0]
 8009a98:	461a      	mov	r2, r3
 8009a9a:	4b77      	ldr	r3, [pc, #476]	; (8009c78 <STEPPER_One_Step+0x4b0>)
 8009a9c:	f813 3022 	ldrb.w	r3, [r3, r2, lsl #2]
 8009aa0:	461a      	mov	r2, r3
 8009aa2:	f7fc fb6d 	bl	8006180 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(STEPPER_CfgParam[i].IN_GPIO[1], STEPPER_CfgParam[i].IN_PIN[1], UNIPOLAR_HS_PATTERN[gs_STEPPER_info[i].Step_Index][1]);
 8009aa6:	79fa      	ldrb	r2, [r7, #7]
 8009aa8:	4971      	ldr	r1, [pc, #452]	; (8009c70 <STEPPER_One_Step+0x4a8>)
 8009aaa:	4613      	mov	r3, r2
 8009aac:	00db      	lsls	r3, r3, #3
 8009aae:	1a9b      	subs	r3, r3, r2
 8009ab0:	009b      	lsls	r3, r3, #2
 8009ab2:	440b      	add	r3, r1
 8009ab4:	3304      	adds	r3, #4
 8009ab6:	6818      	ldr	r0, [r3, #0]
 8009ab8:	79fa      	ldrb	r2, [r7, #7]
 8009aba:	496d      	ldr	r1, [pc, #436]	; (8009c70 <STEPPER_One_Step+0x4a8>)
 8009abc:	4613      	mov	r3, r2
 8009abe:	00db      	lsls	r3, r3, #3
 8009ac0:	1a9b      	subs	r3, r3, r2
 8009ac2:	009b      	lsls	r3, r3, #2
 8009ac4:	440b      	add	r3, r1
 8009ac6:	3312      	adds	r3, #18
 8009ac8:	8819      	ldrh	r1, [r3, #0]
 8009aca:	79fa      	ldrb	r2, [r7, #7]
 8009acc:	4c69      	ldr	r4, [pc, #420]	; (8009c74 <STEPPER_One_Step+0x4ac>)
 8009ace:	4613      	mov	r3, r2
 8009ad0:	009b      	lsls	r3, r3, #2
 8009ad2:	4413      	add	r3, r2
 8009ad4:	009b      	lsls	r3, r3, #2
 8009ad6:	4423      	add	r3, r4
 8009ad8:	330f      	adds	r3, #15
 8009ada:	781b      	ldrb	r3, [r3, #0]
 8009adc:	4a66      	ldr	r2, [pc, #408]	; (8009c78 <STEPPER_One_Step+0x4b0>)
 8009ade:	009b      	lsls	r3, r3, #2
 8009ae0:	4413      	add	r3, r2
 8009ae2:	785b      	ldrb	r3, [r3, #1]
 8009ae4:	461a      	mov	r2, r3
 8009ae6:	f7fc fb4b 	bl	8006180 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(STEPPER_CfgParam[i].IN_GPIO[2], STEPPER_CfgParam[i].IN_PIN[2], UNIPOLAR_HS_PATTERN[gs_STEPPER_info[i].Step_Index][2]);
 8009aea:	79fa      	ldrb	r2, [r7, #7]
 8009aec:	4960      	ldr	r1, [pc, #384]	; (8009c70 <STEPPER_One_Step+0x4a8>)
 8009aee:	4613      	mov	r3, r2
 8009af0:	00db      	lsls	r3, r3, #3
 8009af2:	1a9b      	subs	r3, r3, r2
 8009af4:	009b      	lsls	r3, r3, #2
 8009af6:	440b      	add	r3, r1
 8009af8:	3308      	adds	r3, #8
 8009afa:	6818      	ldr	r0, [r3, #0]
 8009afc:	79fa      	ldrb	r2, [r7, #7]
 8009afe:	495c      	ldr	r1, [pc, #368]	; (8009c70 <STEPPER_One_Step+0x4a8>)
 8009b00:	4613      	mov	r3, r2
 8009b02:	00db      	lsls	r3, r3, #3
 8009b04:	1a9b      	subs	r3, r3, r2
 8009b06:	009b      	lsls	r3, r3, #2
 8009b08:	440b      	add	r3, r1
 8009b0a:	3314      	adds	r3, #20
 8009b0c:	8819      	ldrh	r1, [r3, #0]
 8009b0e:	79fa      	ldrb	r2, [r7, #7]
 8009b10:	4c58      	ldr	r4, [pc, #352]	; (8009c74 <STEPPER_One_Step+0x4ac>)
 8009b12:	4613      	mov	r3, r2
 8009b14:	009b      	lsls	r3, r3, #2
 8009b16:	4413      	add	r3, r2
 8009b18:	009b      	lsls	r3, r3, #2
 8009b1a:	4423      	add	r3, r4
 8009b1c:	330f      	adds	r3, #15
 8009b1e:	781b      	ldrb	r3, [r3, #0]
 8009b20:	4a55      	ldr	r2, [pc, #340]	; (8009c78 <STEPPER_One_Step+0x4b0>)
 8009b22:	009b      	lsls	r3, r3, #2
 8009b24:	4413      	add	r3, r2
 8009b26:	789b      	ldrb	r3, [r3, #2]
 8009b28:	461a      	mov	r2, r3
 8009b2a:	f7fc fb29 	bl	8006180 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(STEPPER_CfgParam[i].IN_GPIO[3], STEPPER_CfgParam[i].IN_PIN[3], UNIPOLAR_HS_PATTERN[gs_STEPPER_info[i].Step_Index][3]);
 8009b2e:	79fa      	ldrb	r2, [r7, #7]
 8009b30:	494f      	ldr	r1, [pc, #316]	; (8009c70 <STEPPER_One_Step+0x4a8>)
 8009b32:	4613      	mov	r3, r2
 8009b34:	00db      	lsls	r3, r3, #3
 8009b36:	1a9b      	subs	r3, r3, r2
 8009b38:	009b      	lsls	r3, r3, #2
 8009b3a:	440b      	add	r3, r1
 8009b3c:	330c      	adds	r3, #12
 8009b3e:	6818      	ldr	r0, [r3, #0]
 8009b40:	79fa      	ldrb	r2, [r7, #7]
 8009b42:	494b      	ldr	r1, [pc, #300]	; (8009c70 <STEPPER_One_Step+0x4a8>)
 8009b44:	4613      	mov	r3, r2
 8009b46:	00db      	lsls	r3, r3, #3
 8009b48:	1a9b      	subs	r3, r3, r2
 8009b4a:	009b      	lsls	r3, r3, #2
 8009b4c:	440b      	add	r3, r1
 8009b4e:	3316      	adds	r3, #22
 8009b50:	8819      	ldrh	r1, [r3, #0]
 8009b52:	79fa      	ldrb	r2, [r7, #7]
 8009b54:	4c47      	ldr	r4, [pc, #284]	; (8009c74 <STEPPER_One_Step+0x4ac>)
 8009b56:	4613      	mov	r3, r2
 8009b58:	009b      	lsls	r3, r3, #2
 8009b5a:	4413      	add	r3, r2
 8009b5c:	009b      	lsls	r3, r3, #2
 8009b5e:	4423      	add	r3, r4
 8009b60:	330f      	adds	r3, #15
 8009b62:	781b      	ldrb	r3, [r3, #0]
 8009b64:	4a44      	ldr	r2, [pc, #272]	; (8009c78 <STEPPER_One_Step+0x4b0>)
 8009b66:	009b      	lsls	r3, r3, #2
 8009b68:	4413      	add	r3, r2
 8009b6a:	78db      	ldrb	r3, [r3, #3]
 8009b6c:	461a      	mov	r2, r3
 8009b6e:	f7fc fb07 	bl	8006180 <HAL_GPIO_WritePin>
	else if(STEPPER_CfgParam[i].STEPPER_Cfg == STEPPER_BIPOLAR)
	{

	}
	// Update & Check The Index
	if(gs_STEPPER_info[i].Dir == DIR_CCW)
 8009b72:	79fa      	ldrb	r2, [r7, #7]
 8009b74:	493f      	ldr	r1, [pc, #252]	; (8009c74 <STEPPER_One_Step+0x4ac>)
 8009b76:	4613      	mov	r3, r2
 8009b78:	009b      	lsls	r3, r3, #2
 8009b7a:	4413      	add	r3, r2
 8009b7c:	009b      	lsls	r3, r3, #2
 8009b7e:	440b      	add	r3, r1
 8009b80:	3311      	adds	r3, #17
 8009b82:	781b      	ldrb	r3, [r3, #0]
 8009b84:	2b01      	cmp	r3, #1
 8009b86:	d132      	bne.n	8009bee <STEPPER_One_Step+0x426>
	{
		if(gs_STEPPER_info[i].Step_Index == 0)
 8009b88:	79fa      	ldrb	r2, [r7, #7]
 8009b8a:	493a      	ldr	r1, [pc, #232]	; (8009c74 <STEPPER_One_Step+0x4ac>)
 8009b8c:	4613      	mov	r3, r2
 8009b8e:	009b      	lsls	r3, r3, #2
 8009b90:	4413      	add	r3, r2
 8009b92:	009b      	lsls	r3, r3, #2
 8009b94:	440b      	add	r3, r1
 8009b96:	330f      	adds	r3, #15
 8009b98:	781b      	ldrb	r3, [r3, #0]
 8009b9a:	2b00      	cmp	r3, #0
 8009b9c:	d112      	bne.n	8009bc4 <STEPPER_One_Step+0x3fc>
		{
			gs_STEPPER_info[i].Step_Index = gs_STEPPER_info[i].Max_Index;
 8009b9e:	79f9      	ldrb	r1, [r7, #7]
 8009ba0:	79fa      	ldrb	r2, [r7, #7]
 8009ba2:	4834      	ldr	r0, [pc, #208]	; (8009c74 <STEPPER_One_Step+0x4ac>)
 8009ba4:	460b      	mov	r3, r1
 8009ba6:	009b      	lsls	r3, r3, #2
 8009ba8:	440b      	add	r3, r1
 8009baa:	009b      	lsls	r3, r3, #2
 8009bac:	4403      	add	r3, r0
 8009bae:	3310      	adds	r3, #16
 8009bb0:	7818      	ldrb	r0, [r3, #0]
 8009bb2:	4930      	ldr	r1, [pc, #192]	; (8009c74 <STEPPER_One_Step+0x4ac>)
 8009bb4:	4613      	mov	r3, r2
 8009bb6:	009b      	lsls	r3, r3, #2
 8009bb8:	4413      	add	r3, r2
 8009bba:	009b      	lsls	r3, r3, #2
 8009bbc:	440b      	add	r3, r1
 8009bbe:	330f      	adds	r3, #15
 8009bc0:	4602      	mov	r2, r0
 8009bc2:	701a      	strb	r2, [r3, #0]
		}
		gs_STEPPER_info[i].Step_Index--;
 8009bc4:	79fa      	ldrb	r2, [r7, #7]
 8009bc6:	492b      	ldr	r1, [pc, #172]	; (8009c74 <STEPPER_One_Step+0x4ac>)
 8009bc8:	4613      	mov	r3, r2
 8009bca:	009b      	lsls	r3, r3, #2
 8009bcc:	4413      	add	r3, r2
 8009bce:	009b      	lsls	r3, r3, #2
 8009bd0:	440b      	add	r3, r1
 8009bd2:	330f      	adds	r3, #15
 8009bd4:	781b      	ldrb	r3, [r3, #0]
 8009bd6:	3b01      	subs	r3, #1
 8009bd8:	b2d8      	uxtb	r0, r3
 8009bda:	4926      	ldr	r1, [pc, #152]	; (8009c74 <STEPPER_One_Step+0x4ac>)
 8009bdc:	4613      	mov	r3, r2
 8009bde:	009b      	lsls	r3, r3, #2
 8009be0:	4413      	add	r3, r2
 8009be2:	009b      	lsls	r3, r3, #2
 8009be4:	440b      	add	r3, r1
 8009be6:	330f      	adds	r3, #15
 8009be8:	4602      	mov	r2, r0
 8009bea:	701a      	strb	r2, [r3, #0]
		if(gs_STEPPER_info[i].Step_Index == gs_STEPPER_info[i].Max_Index)
		{
			gs_STEPPER_info[i].Step_Index = 0;
		}
	}
}
 8009bec:	e03c      	b.n	8009c68 <STEPPER_One_Step+0x4a0>
	else if(gs_STEPPER_info[i].Dir == DIR_CW)
 8009bee:	79fa      	ldrb	r2, [r7, #7]
 8009bf0:	4920      	ldr	r1, [pc, #128]	; (8009c74 <STEPPER_One_Step+0x4ac>)
 8009bf2:	4613      	mov	r3, r2
 8009bf4:	009b      	lsls	r3, r3, #2
 8009bf6:	4413      	add	r3, r2
 8009bf8:	009b      	lsls	r3, r3, #2
 8009bfa:	440b      	add	r3, r1
 8009bfc:	3311      	adds	r3, #17
 8009bfe:	781b      	ldrb	r3, [r3, #0]
 8009c00:	2b00      	cmp	r3, #0
 8009c02:	d131      	bne.n	8009c68 <STEPPER_One_Step+0x4a0>
		gs_STEPPER_info[i].Step_Index++;
 8009c04:	79fa      	ldrb	r2, [r7, #7]
 8009c06:	491b      	ldr	r1, [pc, #108]	; (8009c74 <STEPPER_One_Step+0x4ac>)
 8009c08:	4613      	mov	r3, r2
 8009c0a:	009b      	lsls	r3, r3, #2
 8009c0c:	4413      	add	r3, r2
 8009c0e:	009b      	lsls	r3, r3, #2
 8009c10:	440b      	add	r3, r1
 8009c12:	330f      	adds	r3, #15
 8009c14:	781b      	ldrb	r3, [r3, #0]
 8009c16:	3301      	adds	r3, #1
 8009c18:	b2d8      	uxtb	r0, r3
 8009c1a:	4916      	ldr	r1, [pc, #88]	; (8009c74 <STEPPER_One_Step+0x4ac>)
 8009c1c:	4613      	mov	r3, r2
 8009c1e:	009b      	lsls	r3, r3, #2
 8009c20:	4413      	add	r3, r2
 8009c22:	009b      	lsls	r3, r3, #2
 8009c24:	440b      	add	r3, r1
 8009c26:	330f      	adds	r3, #15
 8009c28:	4602      	mov	r2, r0
 8009c2a:	701a      	strb	r2, [r3, #0]
		if(gs_STEPPER_info[i].Step_Index == gs_STEPPER_info[i].Max_Index)
 8009c2c:	79fa      	ldrb	r2, [r7, #7]
 8009c2e:	4911      	ldr	r1, [pc, #68]	; (8009c74 <STEPPER_One_Step+0x4ac>)
 8009c30:	4613      	mov	r3, r2
 8009c32:	009b      	lsls	r3, r3, #2
 8009c34:	4413      	add	r3, r2
 8009c36:	009b      	lsls	r3, r3, #2
 8009c38:	440b      	add	r3, r1
 8009c3a:	330f      	adds	r3, #15
 8009c3c:	7819      	ldrb	r1, [r3, #0]
 8009c3e:	79fa      	ldrb	r2, [r7, #7]
 8009c40:	480c      	ldr	r0, [pc, #48]	; (8009c74 <STEPPER_One_Step+0x4ac>)
 8009c42:	4613      	mov	r3, r2
 8009c44:	009b      	lsls	r3, r3, #2
 8009c46:	4413      	add	r3, r2
 8009c48:	009b      	lsls	r3, r3, #2
 8009c4a:	4403      	add	r3, r0
 8009c4c:	3310      	adds	r3, #16
 8009c4e:	781b      	ldrb	r3, [r3, #0]
 8009c50:	4299      	cmp	r1, r3
 8009c52:	d109      	bne.n	8009c68 <STEPPER_One_Step+0x4a0>
			gs_STEPPER_info[i].Step_Index = 0;
 8009c54:	79fa      	ldrb	r2, [r7, #7]
 8009c56:	4907      	ldr	r1, [pc, #28]	; (8009c74 <STEPPER_One_Step+0x4ac>)
 8009c58:	4613      	mov	r3, r2
 8009c5a:	009b      	lsls	r3, r3, #2
 8009c5c:	4413      	add	r3, r2
 8009c5e:	009b      	lsls	r3, r3, #2
 8009c60:	440b      	add	r3, r1
 8009c62:	330f      	adds	r3, #15
 8009c64:	2200      	movs	r2, #0
 8009c66:	701a      	strb	r2, [r3, #0]
}
 8009c68:	bf00      	nop
 8009c6a:	370c      	adds	r7, #12
 8009c6c:	46bd      	mov	sp, r7
 8009c6e:	bd90      	pop	{r4, r7, pc}
 8009c70:	0801dd0c 	.word	0x0801dd0c
 8009c74:	2000a4f0 	.word	0x2000a4f0
 8009c78:	2000002c 	.word	0x2000002c

08009c7c <STEPPER_TMR_OVF_ISR>:
		}
	}
}

void STEPPER_TMR_OVF_ISR(TIM_HandleTypeDef* htim)
{
 8009c7c:	b580      	push	{r7, lr}
 8009c7e:	b084      	sub	sp, #16
 8009c80:	af00      	add	r7, sp, #0
 8009c82:	6078      	str	r0, [r7, #4]
	uint8_t i = 0;
 8009c84:	2300      	movs	r3, #0
 8009c86:	73fb      	strb	r3, [r7, #15]

	if(htim->Instance == STEPPER_TIMER)
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	681b      	ldr	r3, [r3, #0]
 8009c8c:	4a34      	ldr	r2, [pc, #208]	; (8009d60 <STEPPER_TMR_OVF_ISR+0xe4>)
 8009c8e:	4293      	cmp	r3, r2
 8009c90:	d162      	bne.n	8009d58 <STEPPER_TMR_OVF_ISR+0xdc>
	{
		for(i=0; i<STEPPER_UNITS; i++)
 8009c92:	2300      	movs	r3, #0
 8009c94:	73fb      	strb	r3, [r7, #15]
 8009c96:	e05c      	b.n	8009d52 <STEPPER_TMR_OVF_ISR+0xd6>
		{
			if((gs_STEPPER_info[i].Ticks >= gs_STEPPER_info[i].Max_Ticks) && (gs_STEPPER_info[i].Blocked != 1) && (gs_STEPPER_info[i].Steps > 0))
 8009c98:	7bfa      	ldrb	r2, [r7, #15]
 8009c9a:	4932      	ldr	r1, [pc, #200]	; (8009d64 <STEPPER_TMR_OVF_ISR+0xe8>)
 8009c9c:	4613      	mov	r3, r2
 8009c9e:	009b      	lsls	r3, r3, #2
 8009ca0:	4413      	add	r3, r2
 8009ca2:	009b      	lsls	r3, r3, #2
 8009ca4:	440b      	add	r3, r1
 8009ca6:	3304      	adds	r3, #4
 8009ca8:	6819      	ldr	r1, [r3, #0]
 8009caa:	7bfa      	ldrb	r2, [r7, #15]
 8009cac:	482d      	ldr	r0, [pc, #180]	; (8009d64 <STEPPER_TMR_OVF_ISR+0xe8>)
 8009cae:	4613      	mov	r3, r2
 8009cb0:	009b      	lsls	r3, r3, #2
 8009cb2:	4413      	add	r3, r2
 8009cb4:	009b      	lsls	r3, r3, #2
 8009cb6:	4403      	add	r3, r0
 8009cb8:	3308      	adds	r3, #8
 8009cba:	681b      	ldr	r3, [r3, #0]
 8009cbc:	4299      	cmp	r1, r3
 8009cbe:	d333      	bcc.n	8009d28 <STEPPER_TMR_OVF_ISR+0xac>
 8009cc0:	7bfa      	ldrb	r2, [r7, #15]
 8009cc2:	4928      	ldr	r1, [pc, #160]	; (8009d64 <STEPPER_TMR_OVF_ISR+0xe8>)
 8009cc4:	4613      	mov	r3, r2
 8009cc6:	009b      	lsls	r3, r3, #2
 8009cc8:	4413      	add	r3, r2
 8009cca:	009b      	lsls	r3, r3, #2
 8009ccc:	440b      	add	r3, r1
 8009cce:	330e      	adds	r3, #14
 8009cd0:	781b      	ldrb	r3, [r3, #0]
 8009cd2:	2b01      	cmp	r3, #1
 8009cd4:	d028      	beq.n	8009d28 <STEPPER_TMR_OVF_ISR+0xac>
 8009cd6:	7bfa      	ldrb	r2, [r7, #15]
 8009cd8:	4922      	ldr	r1, [pc, #136]	; (8009d64 <STEPPER_TMR_OVF_ISR+0xe8>)
 8009cda:	4613      	mov	r3, r2
 8009cdc:	009b      	lsls	r3, r3, #2
 8009cde:	4413      	add	r3, r2
 8009ce0:	009b      	lsls	r3, r3, #2
 8009ce2:	440b      	add	r3, r1
 8009ce4:	681b      	ldr	r3, [r3, #0]
 8009ce6:	2b00      	cmp	r3, #0
 8009ce8:	d01e      	beq.n	8009d28 <STEPPER_TMR_OVF_ISR+0xac>
			{
				STEPPER_One_Step(i);
 8009cea:	7bfb      	ldrb	r3, [r7, #15]
 8009cec:	4618      	mov	r0, r3
 8009cee:	f7ff fd6b 	bl	80097c8 <STEPPER_One_Step>
				gs_STEPPER_info[i].Steps--;
 8009cf2:	7bfa      	ldrb	r2, [r7, #15]
 8009cf4:	491b      	ldr	r1, [pc, #108]	; (8009d64 <STEPPER_TMR_OVF_ISR+0xe8>)
 8009cf6:	4613      	mov	r3, r2
 8009cf8:	009b      	lsls	r3, r3, #2
 8009cfa:	4413      	add	r3, r2
 8009cfc:	009b      	lsls	r3, r3, #2
 8009cfe:	440b      	add	r3, r1
 8009d00:	681b      	ldr	r3, [r3, #0]
 8009d02:	1e59      	subs	r1, r3, #1
 8009d04:	4817      	ldr	r0, [pc, #92]	; (8009d64 <STEPPER_TMR_OVF_ISR+0xe8>)
 8009d06:	4613      	mov	r3, r2
 8009d08:	009b      	lsls	r3, r3, #2
 8009d0a:	4413      	add	r3, r2
 8009d0c:	009b      	lsls	r3, r3, #2
 8009d0e:	4403      	add	r3, r0
 8009d10:	6019      	str	r1, [r3, #0]
				gs_STEPPER_info[i].Ticks = 0;
 8009d12:	7bfa      	ldrb	r2, [r7, #15]
 8009d14:	4913      	ldr	r1, [pc, #76]	; (8009d64 <STEPPER_TMR_OVF_ISR+0xe8>)
 8009d16:	4613      	mov	r3, r2
 8009d18:	009b      	lsls	r3, r3, #2
 8009d1a:	4413      	add	r3, r2
 8009d1c:	009b      	lsls	r3, r3, #2
 8009d1e:	440b      	add	r3, r1
 8009d20:	3304      	adds	r3, #4
 8009d22:	2200      	movs	r2, #0
 8009d24:	601a      	str	r2, [r3, #0]
 8009d26:	e011      	b.n	8009d4c <STEPPER_TMR_OVF_ISR+0xd0>
			}
			else
			{
				gs_STEPPER_info[i].Ticks++;
 8009d28:	7bfa      	ldrb	r2, [r7, #15]
 8009d2a:	490e      	ldr	r1, [pc, #56]	; (8009d64 <STEPPER_TMR_OVF_ISR+0xe8>)
 8009d2c:	4613      	mov	r3, r2
 8009d2e:	009b      	lsls	r3, r3, #2
 8009d30:	4413      	add	r3, r2
 8009d32:	009b      	lsls	r3, r3, #2
 8009d34:	440b      	add	r3, r1
 8009d36:	3304      	adds	r3, #4
 8009d38:	681b      	ldr	r3, [r3, #0]
 8009d3a:	1c59      	adds	r1, r3, #1
 8009d3c:	4809      	ldr	r0, [pc, #36]	; (8009d64 <STEPPER_TMR_OVF_ISR+0xe8>)
 8009d3e:	4613      	mov	r3, r2
 8009d40:	009b      	lsls	r3, r3, #2
 8009d42:	4413      	add	r3, r2
 8009d44:	009b      	lsls	r3, r3, #2
 8009d46:	4403      	add	r3, r0
 8009d48:	3304      	adds	r3, #4
 8009d4a:	6019      	str	r1, [r3, #0]
		for(i=0; i<STEPPER_UNITS; i++)
 8009d4c:	7bfb      	ldrb	r3, [r7, #15]
 8009d4e:	3301      	adds	r3, #1
 8009d50:	73fb      	strb	r3, [r7, #15]
 8009d52:	7bfb      	ldrb	r3, [r7, #15]
 8009d54:	2b00      	cmp	r3, #0
 8009d56:	d09f      	beq.n	8009c98 <STEPPER_TMR_OVF_ISR+0x1c>
			}
		}
	}
}
 8009d58:	bf00      	nop
 8009d5a:	3710      	adds	r7, #16
 8009d5c:	46bd      	mov	sp, r7
 8009d5e:	bd80      	pop	{r7, pc}
 8009d60:	40014400 	.word	0x40014400
 8009d64:	2000a4f0 	.word	0x2000a4f0

08009d68 <_strtol_l.constprop.0>:
 8009d68:	2b01      	cmp	r3, #1
 8009d6a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009d6e:	d001      	beq.n	8009d74 <_strtol_l.constprop.0+0xc>
 8009d70:	2b24      	cmp	r3, #36	; 0x24
 8009d72:	d906      	bls.n	8009d82 <_strtol_l.constprop.0+0x1a>
 8009d74:	f000 f8ac 	bl	8009ed0 <__errno>
 8009d78:	2316      	movs	r3, #22
 8009d7a:	6003      	str	r3, [r0, #0]
 8009d7c:	2000      	movs	r0, #0
 8009d7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009d82:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8009e68 <_strtol_l.constprop.0+0x100>
 8009d86:	460d      	mov	r5, r1
 8009d88:	462e      	mov	r6, r5
 8009d8a:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009d8e:	f81c 7004 	ldrb.w	r7, [ip, r4]
 8009d92:	f017 0708 	ands.w	r7, r7, #8
 8009d96:	d1f7      	bne.n	8009d88 <_strtol_l.constprop.0+0x20>
 8009d98:	2c2d      	cmp	r4, #45	; 0x2d
 8009d9a:	d132      	bne.n	8009e02 <_strtol_l.constprop.0+0x9a>
 8009d9c:	782c      	ldrb	r4, [r5, #0]
 8009d9e:	2701      	movs	r7, #1
 8009da0:	1cb5      	adds	r5, r6, #2
 8009da2:	2b00      	cmp	r3, #0
 8009da4:	d05b      	beq.n	8009e5e <_strtol_l.constprop.0+0xf6>
 8009da6:	2b10      	cmp	r3, #16
 8009da8:	d109      	bne.n	8009dbe <_strtol_l.constprop.0+0x56>
 8009daa:	2c30      	cmp	r4, #48	; 0x30
 8009dac:	d107      	bne.n	8009dbe <_strtol_l.constprop.0+0x56>
 8009dae:	782c      	ldrb	r4, [r5, #0]
 8009db0:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8009db4:	2c58      	cmp	r4, #88	; 0x58
 8009db6:	d14d      	bne.n	8009e54 <_strtol_l.constprop.0+0xec>
 8009db8:	786c      	ldrb	r4, [r5, #1]
 8009dba:	2310      	movs	r3, #16
 8009dbc:	3502      	adds	r5, #2
 8009dbe:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8009dc2:	f108 38ff 	add.w	r8, r8, #4294967295
 8009dc6:	f04f 0e00 	mov.w	lr, #0
 8009dca:	fbb8 f9f3 	udiv	r9, r8, r3
 8009dce:	4676      	mov	r6, lr
 8009dd0:	fb03 8a19 	mls	sl, r3, r9, r8
 8009dd4:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8009dd8:	f1bc 0f09 	cmp.w	ip, #9
 8009ddc:	d816      	bhi.n	8009e0c <_strtol_l.constprop.0+0xa4>
 8009dde:	4664      	mov	r4, ip
 8009de0:	42a3      	cmp	r3, r4
 8009de2:	dd24      	ble.n	8009e2e <_strtol_l.constprop.0+0xc6>
 8009de4:	f1be 3fff 	cmp.w	lr, #4294967295
 8009de8:	d008      	beq.n	8009dfc <_strtol_l.constprop.0+0x94>
 8009dea:	45b1      	cmp	r9, r6
 8009dec:	d31c      	bcc.n	8009e28 <_strtol_l.constprop.0+0xc0>
 8009dee:	d101      	bne.n	8009df4 <_strtol_l.constprop.0+0x8c>
 8009df0:	45a2      	cmp	sl, r4
 8009df2:	db19      	blt.n	8009e28 <_strtol_l.constprop.0+0xc0>
 8009df4:	fb06 4603 	mla	r6, r6, r3, r4
 8009df8:	f04f 0e01 	mov.w	lr, #1
 8009dfc:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009e00:	e7e8      	b.n	8009dd4 <_strtol_l.constprop.0+0x6c>
 8009e02:	2c2b      	cmp	r4, #43	; 0x2b
 8009e04:	bf04      	itt	eq
 8009e06:	782c      	ldrbeq	r4, [r5, #0]
 8009e08:	1cb5      	addeq	r5, r6, #2
 8009e0a:	e7ca      	b.n	8009da2 <_strtol_l.constprop.0+0x3a>
 8009e0c:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8009e10:	f1bc 0f19 	cmp.w	ip, #25
 8009e14:	d801      	bhi.n	8009e1a <_strtol_l.constprop.0+0xb2>
 8009e16:	3c37      	subs	r4, #55	; 0x37
 8009e18:	e7e2      	b.n	8009de0 <_strtol_l.constprop.0+0x78>
 8009e1a:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8009e1e:	f1bc 0f19 	cmp.w	ip, #25
 8009e22:	d804      	bhi.n	8009e2e <_strtol_l.constprop.0+0xc6>
 8009e24:	3c57      	subs	r4, #87	; 0x57
 8009e26:	e7db      	b.n	8009de0 <_strtol_l.constprop.0+0x78>
 8009e28:	f04f 3eff 	mov.w	lr, #4294967295
 8009e2c:	e7e6      	b.n	8009dfc <_strtol_l.constprop.0+0x94>
 8009e2e:	f1be 3fff 	cmp.w	lr, #4294967295
 8009e32:	d105      	bne.n	8009e40 <_strtol_l.constprop.0+0xd8>
 8009e34:	2322      	movs	r3, #34	; 0x22
 8009e36:	6003      	str	r3, [r0, #0]
 8009e38:	4646      	mov	r6, r8
 8009e3a:	b942      	cbnz	r2, 8009e4e <_strtol_l.constprop.0+0xe6>
 8009e3c:	4630      	mov	r0, r6
 8009e3e:	e79e      	b.n	8009d7e <_strtol_l.constprop.0+0x16>
 8009e40:	b107      	cbz	r7, 8009e44 <_strtol_l.constprop.0+0xdc>
 8009e42:	4276      	negs	r6, r6
 8009e44:	2a00      	cmp	r2, #0
 8009e46:	d0f9      	beq.n	8009e3c <_strtol_l.constprop.0+0xd4>
 8009e48:	f1be 0f00 	cmp.w	lr, #0
 8009e4c:	d000      	beq.n	8009e50 <_strtol_l.constprop.0+0xe8>
 8009e4e:	1e69      	subs	r1, r5, #1
 8009e50:	6011      	str	r1, [r2, #0]
 8009e52:	e7f3      	b.n	8009e3c <_strtol_l.constprop.0+0xd4>
 8009e54:	2430      	movs	r4, #48	; 0x30
 8009e56:	2b00      	cmp	r3, #0
 8009e58:	d1b1      	bne.n	8009dbe <_strtol_l.constprop.0+0x56>
 8009e5a:	2308      	movs	r3, #8
 8009e5c:	e7af      	b.n	8009dbe <_strtol_l.constprop.0+0x56>
 8009e5e:	2c30      	cmp	r4, #48	; 0x30
 8009e60:	d0a5      	beq.n	8009dae <_strtol_l.constprop.0+0x46>
 8009e62:	230a      	movs	r3, #10
 8009e64:	e7ab      	b.n	8009dbe <_strtol_l.constprop.0+0x56>
 8009e66:	bf00      	nop
 8009e68:	0801dd29 	.word	0x0801dd29

08009e6c <strtol>:
 8009e6c:	4613      	mov	r3, r2
 8009e6e:	460a      	mov	r2, r1
 8009e70:	4601      	mov	r1, r0
 8009e72:	4802      	ldr	r0, [pc, #8]	; (8009e7c <strtol+0x10>)
 8009e74:	6800      	ldr	r0, [r0, #0]
 8009e76:	f7ff bf77 	b.w	8009d68 <_strtol_l.constprop.0>
 8009e7a:	bf00      	nop
 8009e7c:	20000098 	.word	0x20000098

08009e80 <siprintf>:
 8009e80:	b40e      	push	{r1, r2, r3}
 8009e82:	b500      	push	{lr}
 8009e84:	b09c      	sub	sp, #112	; 0x70
 8009e86:	ab1d      	add	r3, sp, #116	; 0x74
 8009e88:	9002      	str	r0, [sp, #8]
 8009e8a:	9006      	str	r0, [sp, #24]
 8009e8c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009e90:	4809      	ldr	r0, [pc, #36]	; (8009eb8 <siprintf+0x38>)
 8009e92:	9107      	str	r1, [sp, #28]
 8009e94:	9104      	str	r1, [sp, #16]
 8009e96:	4909      	ldr	r1, [pc, #36]	; (8009ebc <siprintf+0x3c>)
 8009e98:	f853 2b04 	ldr.w	r2, [r3], #4
 8009e9c:	9105      	str	r1, [sp, #20]
 8009e9e:	6800      	ldr	r0, [r0, #0]
 8009ea0:	9301      	str	r3, [sp, #4]
 8009ea2:	a902      	add	r1, sp, #8
 8009ea4:	f000 f9a0 	bl	800a1e8 <_svfiprintf_r>
 8009ea8:	9b02      	ldr	r3, [sp, #8]
 8009eaa:	2200      	movs	r2, #0
 8009eac:	701a      	strb	r2, [r3, #0]
 8009eae:	b01c      	add	sp, #112	; 0x70
 8009eb0:	f85d eb04 	ldr.w	lr, [sp], #4
 8009eb4:	b003      	add	sp, #12
 8009eb6:	4770      	bx	lr
 8009eb8:	20000098 	.word	0x20000098
 8009ebc:	ffff0208 	.word	0xffff0208

08009ec0 <memset>:
 8009ec0:	4402      	add	r2, r0
 8009ec2:	4603      	mov	r3, r0
 8009ec4:	4293      	cmp	r3, r2
 8009ec6:	d100      	bne.n	8009eca <memset+0xa>
 8009ec8:	4770      	bx	lr
 8009eca:	f803 1b01 	strb.w	r1, [r3], #1
 8009ece:	e7f9      	b.n	8009ec4 <memset+0x4>

08009ed0 <__errno>:
 8009ed0:	4b01      	ldr	r3, [pc, #4]	; (8009ed8 <__errno+0x8>)
 8009ed2:	6818      	ldr	r0, [r3, #0]
 8009ed4:	4770      	bx	lr
 8009ed6:	bf00      	nop
 8009ed8:	20000098 	.word	0x20000098

08009edc <__libc_init_array>:
 8009edc:	b570      	push	{r4, r5, r6, lr}
 8009ede:	4d0d      	ldr	r5, [pc, #52]	; (8009f14 <__libc_init_array+0x38>)
 8009ee0:	4c0d      	ldr	r4, [pc, #52]	; (8009f18 <__libc_init_array+0x3c>)
 8009ee2:	1b64      	subs	r4, r4, r5
 8009ee4:	10a4      	asrs	r4, r4, #2
 8009ee6:	2600      	movs	r6, #0
 8009ee8:	42a6      	cmp	r6, r4
 8009eea:	d109      	bne.n	8009f00 <__libc_init_array+0x24>
 8009eec:	4d0b      	ldr	r5, [pc, #44]	; (8009f1c <__libc_init_array+0x40>)
 8009eee:	4c0c      	ldr	r4, [pc, #48]	; (8009f20 <__libc_init_array+0x44>)
 8009ef0:	f000 fc6a 	bl	800a7c8 <_init>
 8009ef4:	1b64      	subs	r4, r4, r5
 8009ef6:	10a4      	asrs	r4, r4, #2
 8009ef8:	2600      	movs	r6, #0
 8009efa:	42a6      	cmp	r6, r4
 8009efc:	d105      	bne.n	8009f0a <__libc_init_array+0x2e>
 8009efe:	bd70      	pop	{r4, r5, r6, pc}
 8009f00:	f855 3b04 	ldr.w	r3, [r5], #4
 8009f04:	4798      	blx	r3
 8009f06:	3601      	adds	r6, #1
 8009f08:	e7ee      	b.n	8009ee8 <__libc_init_array+0xc>
 8009f0a:	f855 3b04 	ldr.w	r3, [r5], #4
 8009f0e:	4798      	blx	r3
 8009f10:	3601      	adds	r6, #1
 8009f12:	e7f2      	b.n	8009efa <__libc_init_array+0x1e>
 8009f14:	0801de64 	.word	0x0801de64
 8009f18:	0801de64 	.word	0x0801de64
 8009f1c:	0801de64 	.word	0x0801de64
 8009f20:	0801de68 	.word	0x0801de68

08009f24 <__retarget_lock_acquire_recursive>:
 8009f24:	4770      	bx	lr

08009f26 <__retarget_lock_release_recursive>:
 8009f26:	4770      	bx	lr

08009f28 <memcpy>:
 8009f28:	440a      	add	r2, r1
 8009f2a:	4291      	cmp	r1, r2
 8009f2c:	f100 33ff 	add.w	r3, r0, #4294967295
 8009f30:	d100      	bne.n	8009f34 <memcpy+0xc>
 8009f32:	4770      	bx	lr
 8009f34:	b510      	push	{r4, lr}
 8009f36:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009f3a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009f3e:	4291      	cmp	r1, r2
 8009f40:	d1f9      	bne.n	8009f36 <memcpy+0xe>
 8009f42:	bd10      	pop	{r4, pc}

08009f44 <_free_r>:
 8009f44:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009f46:	2900      	cmp	r1, #0
 8009f48:	d044      	beq.n	8009fd4 <_free_r+0x90>
 8009f4a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009f4e:	9001      	str	r0, [sp, #4]
 8009f50:	2b00      	cmp	r3, #0
 8009f52:	f1a1 0404 	sub.w	r4, r1, #4
 8009f56:	bfb8      	it	lt
 8009f58:	18e4      	addlt	r4, r4, r3
 8009f5a:	f000 f8df 	bl	800a11c <__malloc_lock>
 8009f5e:	4a1e      	ldr	r2, [pc, #120]	; (8009fd8 <_free_r+0x94>)
 8009f60:	9801      	ldr	r0, [sp, #4]
 8009f62:	6813      	ldr	r3, [r2, #0]
 8009f64:	b933      	cbnz	r3, 8009f74 <_free_r+0x30>
 8009f66:	6063      	str	r3, [r4, #4]
 8009f68:	6014      	str	r4, [r2, #0]
 8009f6a:	b003      	add	sp, #12
 8009f6c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009f70:	f000 b8da 	b.w	800a128 <__malloc_unlock>
 8009f74:	42a3      	cmp	r3, r4
 8009f76:	d908      	bls.n	8009f8a <_free_r+0x46>
 8009f78:	6825      	ldr	r5, [r4, #0]
 8009f7a:	1961      	adds	r1, r4, r5
 8009f7c:	428b      	cmp	r3, r1
 8009f7e:	bf01      	itttt	eq
 8009f80:	6819      	ldreq	r1, [r3, #0]
 8009f82:	685b      	ldreq	r3, [r3, #4]
 8009f84:	1949      	addeq	r1, r1, r5
 8009f86:	6021      	streq	r1, [r4, #0]
 8009f88:	e7ed      	b.n	8009f66 <_free_r+0x22>
 8009f8a:	461a      	mov	r2, r3
 8009f8c:	685b      	ldr	r3, [r3, #4]
 8009f8e:	b10b      	cbz	r3, 8009f94 <_free_r+0x50>
 8009f90:	42a3      	cmp	r3, r4
 8009f92:	d9fa      	bls.n	8009f8a <_free_r+0x46>
 8009f94:	6811      	ldr	r1, [r2, #0]
 8009f96:	1855      	adds	r5, r2, r1
 8009f98:	42a5      	cmp	r5, r4
 8009f9a:	d10b      	bne.n	8009fb4 <_free_r+0x70>
 8009f9c:	6824      	ldr	r4, [r4, #0]
 8009f9e:	4421      	add	r1, r4
 8009fa0:	1854      	adds	r4, r2, r1
 8009fa2:	42a3      	cmp	r3, r4
 8009fa4:	6011      	str	r1, [r2, #0]
 8009fa6:	d1e0      	bne.n	8009f6a <_free_r+0x26>
 8009fa8:	681c      	ldr	r4, [r3, #0]
 8009faa:	685b      	ldr	r3, [r3, #4]
 8009fac:	6053      	str	r3, [r2, #4]
 8009fae:	440c      	add	r4, r1
 8009fb0:	6014      	str	r4, [r2, #0]
 8009fb2:	e7da      	b.n	8009f6a <_free_r+0x26>
 8009fb4:	d902      	bls.n	8009fbc <_free_r+0x78>
 8009fb6:	230c      	movs	r3, #12
 8009fb8:	6003      	str	r3, [r0, #0]
 8009fba:	e7d6      	b.n	8009f6a <_free_r+0x26>
 8009fbc:	6825      	ldr	r5, [r4, #0]
 8009fbe:	1961      	adds	r1, r4, r5
 8009fc0:	428b      	cmp	r3, r1
 8009fc2:	bf04      	itt	eq
 8009fc4:	6819      	ldreq	r1, [r3, #0]
 8009fc6:	685b      	ldreq	r3, [r3, #4]
 8009fc8:	6063      	str	r3, [r4, #4]
 8009fca:	bf04      	itt	eq
 8009fcc:	1949      	addeq	r1, r1, r5
 8009fce:	6021      	streq	r1, [r4, #0]
 8009fd0:	6054      	str	r4, [r2, #4]
 8009fd2:	e7ca      	b.n	8009f6a <_free_r+0x26>
 8009fd4:	b003      	add	sp, #12
 8009fd6:	bd30      	pop	{r4, r5, pc}
 8009fd8:	2000a644 	.word	0x2000a644

08009fdc <sbrk_aligned>:
 8009fdc:	b570      	push	{r4, r5, r6, lr}
 8009fde:	4e0e      	ldr	r6, [pc, #56]	; (800a018 <sbrk_aligned+0x3c>)
 8009fe0:	460c      	mov	r4, r1
 8009fe2:	6831      	ldr	r1, [r6, #0]
 8009fe4:	4605      	mov	r5, r0
 8009fe6:	b911      	cbnz	r1, 8009fee <sbrk_aligned+0x12>
 8009fe8:	f000 fba6 	bl	800a738 <_sbrk_r>
 8009fec:	6030      	str	r0, [r6, #0]
 8009fee:	4621      	mov	r1, r4
 8009ff0:	4628      	mov	r0, r5
 8009ff2:	f000 fba1 	bl	800a738 <_sbrk_r>
 8009ff6:	1c43      	adds	r3, r0, #1
 8009ff8:	d00a      	beq.n	800a010 <sbrk_aligned+0x34>
 8009ffa:	1cc4      	adds	r4, r0, #3
 8009ffc:	f024 0403 	bic.w	r4, r4, #3
 800a000:	42a0      	cmp	r0, r4
 800a002:	d007      	beq.n	800a014 <sbrk_aligned+0x38>
 800a004:	1a21      	subs	r1, r4, r0
 800a006:	4628      	mov	r0, r5
 800a008:	f000 fb96 	bl	800a738 <_sbrk_r>
 800a00c:	3001      	adds	r0, #1
 800a00e:	d101      	bne.n	800a014 <sbrk_aligned+0x38>
 800a010:	f04f 34ff 	mov.w	r4, #4294967295
 800a014:	4620      	mov	r0, r4
 800a016:	bd70      	pop	{r4, r5, r6, pc}
 800a018:	2000a648 	.word	0x2000a648

0800a01c <_malloc_r>:
 800a01c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a020:	1ccd      	adds	r5, r1, #3
 800a022:	f025 0503 	bic.w	r5, r5, #3
 800a026:	3508      	adds	r5, #8
 800a028:	2d0c      	cmp	r5, #12
 800a02a:	bf38      	it	cc
 800a02c:	250c      	movcc	r5, #12
 800a02e:	2d00      	cmp	r5, #0
 800a030:	4607      	mov	r7, r0
 800a032:	db01      	blt.n	800a038 <_malloc_r+0x1c>
 800a034:	42a9      	cmp	r1, r5
 800a036:	d905      	bls.n	800a044 <_malloc_r+0x28>
 800a038:	230c      	movs	r3, #12
 800a03a:	603b      	str	r3, [r7, #0]
 800a03c:	2600      	movs	r6, #0
 800a03e:	4630      	mov	r0, r6
 800a040:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a044:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800a118 <_malloc_r+0xfc>
 800a048:	f000 f868 	bl	800a11c <__malloc_lock>
 800a04c:	f8d8 3000 	ldr.w	r3, [r8]
 800a050:	461c      	mov	r4, r3
 800a052:	bb5c      	cbnz	r4, 800a0ac <_malloc_r+0x90>
 800a054:	4629      	mov	r1, r5
 800a056:	4638      	mov	r0, r7
 800a058:	f7ff ffc0 	bl	8009fdc <sbrk_aligned>
 800a05c:	1c43      	adds	r3, r0, #1
 800a05e:	4604      	mov	r4, r0
 800a060:	d155      	bne.n	800a10e <_malloc_r+0xf2>
 800a062:	f8d8 4000 	ldr.w	r4, [r8]
 800a066:	4626      	mov	r6, r4
 800a068:	2e00      	cmp	r6, #0
 800a06a:	d145      	bne.n	800a0f8 <_malloc_r+0xdc>
 800a06c:	2c00      	cmp	r4, #0
 800a06e:	d048      	beq.n	800a102 <_malloc_r+0xe6>
 800a070:	6823      	ldr	r3, [r4, #0]
 800a072:	4631      	mov	r1, r6
 800a074:	4638      	mov	r0, r7
 800a076:	eb04 0903 	add.w	r9, r4, r3
 800a07a:	f000 fb5d 	bl	800a738 <_sbrk_r>
 800a07e:	4581      	cmp	r9, r0
 800a080:	d13f      	bne.n	800a102 <_malloc_r+0xe6>
 800a082:	6821      	ldr	r1, [r4, #0]
 800a084:	1a6d      	subs	r5, r5, r1
 800a086:	4629      	mov	r1, r5
 800a088:	4638      	mov	r0, r7
 800a08a:	f7ff ffa7 	bl	8009fdc <sbrk_aligned>
 800a08e:	3001      	adds	r0, #1
 800a090:	d037      	beq.n	800a102 <_malloc_r+0xe6>
 800a092:	6823      	ldr	r3, [r4, #0]
 800a094:	442b      	add	r3, r5
 800a096:	6023      	str	r3, [r4, #0]
 800a098:	f8d8 3000 	ldr.w	r3, [r8]
 800a09c:	2b00      	cmp	r3, #0
 800a09e:	d038      	beq.n	800a112 <_malloc_r+0xf6>
 800a0a0:	685a      	ldr	r2, [r3, #4]
 800a0a2:	42a2      	cmp	r2, r4
 800a0a4:	d12b      	bne.n	800a0fe <_malloc_r+0xe2>
 800a0a6:	2200      	movs	r2, #0
 800a0a8:	605a      	str	r2, [r3, #4]
 800a0aa:	e00f      	b.n	800a0cc <_malloc_r+0xb0>
 800a0ac:	6822      	ldr	r2, [r4, #0]
 800a0ae:	1b52      	subs	r2, r2, r5
 800a0b0:	d41f      	bmi.n	800a0f2 <_malloc_r+0xd6>
 800a0b2:	2a0b      	cmp	r2, #11
 800a0b4:	d917      	bls.n	800a0e6 <_malloc_r+0xca>
 800a0b6:	1961      	adds	r1, r4, r5
 800a0b8:	42a3      	cmp	r3, r4
 800a0ba:	6025      	str	r5, [r4, #0]
 800a0bc:	bf18      	it	ne
 800a0be:	6059      	strne	r1, [r3, #4]
 800a0c0:	6863      	ldr	r3, [r4, #4]
 800a0c2:	bf08      	it	eq
 800a0c4:	f8c8 1000 	streq.w	r1, [r8]
 800a0c8:	5162      	str	r2, [r4, r5]
 800a0ca:	604b      	str	r3, [r1, #4]
 800a0cc:	4638      	mov	r0, r7
 800a0ce:	f104 060b 	add.w	r6, r4, #11
 800a0d2:	f000 f829 	bl	800a128 <__malloc_unlock>
 800a0d6:	f026 0607 	bic.w	r6, r6, #7
 800a0da:	1d23      	adds	r3, r4, #4
 800a0dc:	1af2      	subs	r2, r6, r3
 800a0de:	d0ae      	beq.n	800a03e <_malloc_r+0x22>
 800a0e0:	1b9b      	subs	r3, r3, r6
 800a0e2:	50a3      	str	r3, [r4, r2]
 800a0e4:	e7ab      	b.n	800a03e <_malloc_r+0x22>
 800a0e6:	42a3      	cmp	r3, r4
 800a0e8:	6862      	ldr	r2, [r4, #4]
 800a0ea:	d1dd      	bne.n	800a0a8 <_malloc_r+0x8c>
 800a0ec:	f8c8 2000 	str.w	r2, [r8]
 800a0f0:	e7ec      	b.n	800a0cc <_malloc_r+0xb0>
 800a0f2:	4623      	mov	r3, r4
 800a0f4:	6864      	ldr	r4, [r4, #4]
 800a0f6:	e7ac      	b.n	800a052 <_malloc_r+0x36>
 800a0f8:	4634      	mov	r4, r6
 800a0fa:	6876      	ldr	r6, [r6, #4]
 800a0fc:	e7b4      	b.n	800a068 <_malloc_r+0x4c>
 800a0fe:	4613      	mov	r3, r2
 800a100:	e7cc      	b.n	800a09c <_malloc_r+0x80>
 800a102:	230c      	movs	r3, #12
 800a104:	603b      	str	r3, [r7, #0]
 800a106:	4638      	mov	r0, r7
 800a108:	f000 f80e 	bl	800a128 <__malloc_unlock>
 800a10c:	e797      	b.n	800a03e <_malloc_r+0x22>
 800a10e:	6025      	str	r5, [r4, #0]
 800a110:	e7dc      	b.n	800a0cc <_malloc_r+0xb0>
 800a112:	605b      	str	r3, [r3, #4]
 800a114:	deff      	udf	#255	; 0xff
 800a116:	bf00      	nop
 800a118:	2000a644 	.word	0x2000a644

0800a11c <__malloc_lock>:
 800a11c:	4801      	ldr	r0, [pc, #4]	; (800a124 <__malloc_lock+0x8>)
 800a11e:	f7ff bf01 	b.w	8009f24 <__retarget_lock_acquire_recursive>
 800a122:	bf00      	nop
 800a124:	2000a640 	.word	0x2000a640

0800a128 <__malloc_unlock>:
 800a128:	4801      	ldr	r0, [pc, #4]	; (800a130 <__malloc_unlock+0x8>)
 800a12a:	f7ff befc 	b.w	8009f26 <__retarget_lock_release_recursive>
 800a12e:	bf00      	nop
 800a130:	2000a640 	.word	0x2000a640

0800a134 <__ssputs_r>:
 800a134:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a138:	688e      	ldr	r6, [r1, #8]
 800a13a:	461f      	mov	r7, r3
 800a13c:	42be      	cmp	r6, r7
 800a13e:	680b      	ldr	r3, [r1, #0]
 800a140:	4682      	mov	sl, r0
 800a142:	460c      	mov	r4, r1
 800a144:	4690      	mov	r8, r2
 800a146:	d82c      	bhi.n	800a1a2 <__ssputs_r+0x6e>
 800a148:	898a      	ldrh	r2, [r1, #12]
 800a14a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a14e:	d026      	beq.n	800a19e <__ssputs_r+0x6a>
 800a150:	6965      	ldr	r5, [r4, #20]
 800a152:	6909      	ldr	r1, [r1, #16]
 800a154:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a158:	eba3 0901 	sub.w	r9, r3, r1
 800a15c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a160:	1c7b      	adds	r3, r7, #1
 800a162:	444b      	add	r3, r9
 800a164:	106d      	asrs	r5, r5, #1
 800a166:	429d      	cmp	r5, r3
 800a168:	bf38      	it	cc
 800a16a:	461d      	movcc	r5, r3
 800a16c:	0553      	lsls	r3, r2, #21
 800a16e:	d527      	bpl.n	800a1c0 <__ssputs_r+0x8c>
 800a170:	4629      	mov	r1, r5
 800a172:	f7ff ff53 	bl	800a01c <_malloc_r>
 800a176:	4606      	mov	r6, r0
 800a178:	b360      	cbz	r0, 800a1d4 <__ssputs_r+0xa0>
 800a17a:	6921      	ldr	r1, [r4, #16]
 800a17c:	464a      	mov	r2, r9
 800a17e:	f7ff fed3 	bl	8009f28 <memcpy>
 800a182:	89a3      	ldrh	r3, [r4, #12]
 800a184:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a188:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a18c:	81a3      	strh	r3, [r4, #12]
 800a18e:	6126      	str	r6, [r4, #16]
 800a190:	6165      	str	r5, [r4, #20]
 800a192:	444e      	add	r6, r9
 800a194:	eba5 0509 	sub.w	r5, r5, r9
 800a198:	6026      	str	r6, [r4, #0]
 800a19a:	60a5      	str	r5, [r4, #8]
 800a19c:	463e      	mov	r6, r7
 800a19e:	42be      	cmp	r6, r7
 800a1a0:	d900      	bls.n	800a1a4 <__ssputs_r+0x70>
 800a1a2:	463e      	mov	r6, r7
 800a1a4:	6820      	ldr	r0, [r4, #0]
 800a1a6:	4632      	mov	r2, r6
 800a1a8:	4641      	mov	r1, r8
 800a1aa:	f000 faab 	bl	800a704 <memmove>
 800a1ae:	68a3      	ldr	r3, [r4, #8]
 800a1b0:	1b9b      	subs	r3, r3, r6
 800a1b2:	60a3      	str	r3, [r4, #8]
 800a1b4:	6823      	ldr	r3, [r4, #0]
 800a1b6:	4433      	add	r3, r6
 800a1b8:	6023      	str	r3, [r4, #0]
 800a1ba:	2000      	movs	r0, #0
 800a1bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a1c0:	462a      	mov	r2, r5
 800a1c2:	f000 fac9 	bl	800a758 <_realloc_r>
 800a1c6:	4606      	mov	r6, r0
 800a1c8:	2800      	cmp	r0, #0
 800a1ca:	d1e0      	bne.n	800a18e <__ssputs_r+0x5a>
 800a1cc:	6921      	ldr	r1, [r4, #16]
 800a1ce:	4650      	mov	r0, sl
 800a1d0:	f7ff feb8 	bl	8009f44 <_free_r>
 800a1d4:	230c      	movs	r3, #12
 800a1d6:	f8ca 3000 	str.w	r3, [sl]
 800a1da:	89a3      	ldrh	r3, [r4, #12]
 800a1dc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a1e0:	81a3      	strh	r3, [r4, #12]
 800a1e2:	f04f 30ff 	mov.w	r0, #4294967295
 800a1e6:	e7e9      	b.n	800a1bc <__ssputs_r+0x88>

0800a1e8 <_svfiprintf_r>:
 800a1e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a1ec:	4698      	mov	r8, r3
 800a1ee:	898b      	ldrh	r3, [r1, #12]
 800a1f0:	061b      	lsls	r3, r3, #24
 800a1f2:	b09d      	sub	sp, #116	; 0x74
 800a1f4:	4607      	mov	r7, r0
 800a1f6:	460d      	mov	r5, r1
 800a1f8:	4614      	mov	r4, r2
 800a1fa:	d50e      	bpl.n	800a21a <_svfiprintf_r+0x32>
 800a1fc:	690b      	ldr	r3, [r1, #16]
 800a1fe:	b963      	cbnz	r3, 800a21a <_svfiprintf_r+0x32>
 800a200:	2140      	movs	r1, #64	; 0x40
 800a202:	f7ff ff0b 	bl	800a01c <_malloc_r>
 800a206:	6028      	str	r0, [r5, #0]
 800a208:	6128      	str	r0, [r5, #16]
 800a20a:	b920      	cbnz	r0, 800a216 <_svfiprintf_r+0x2e>
 800a20c:	230c      	movs	r3, #12
 800a20e:	603b      	str	r3, [r7, #0]
 800a210:	f04f 30ff 	mov.w	r0, #4294967295
 800a214:	e0d0      	b.n	800a3b8 <_svfiprintf_r+0x1d0>
 800a216:	2340      	movs	r3, #64	; 0x40
 800a218:	616b      	str	r3, [r5, #20]
 800a21a:	2300      	movs	r3, #0
 800a21c:	9309      	str	r3, [sp, #36]	; 0x24
 800a21e:	2320      	movs	r3, #32
 800a220:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a224:	f8cd 800c 	str.w	r8, [sp, #12]
 800a228:	2330      	movs	r3, #48	; 0x30
 800a22a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800a3d0 <_svfiprintf_r+0x1e8>
 800a22e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a232:	f04f 0901 	mov.w	r9, #1
 800a236:	4623      	mov	r3, r4
 800a238:	469a      	mov	sl, r3
 800a23a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a23e:	b10a      	cbz	r2, 800a244 <_svfiprintf_r+0x5c>
 800a240:	2a25      	cmp	r2, #37	; 0x25
 800a242:	d1f9      	bne.n	800a238 <_svfiprintf_r+0x50>
 800a244:	ebba 0b04 	subs.w	fp, sl, r4
 800a248:	d00b      	beq.n	800a262 <_svfiprintf_r+0x7a>
 800a24a:	465b      	mov	r3, fp
 800a24c:	4622      	mov	r2, r4
 800a24e:	4629      	mov	r1, r5
 800a250:	4638      	mov	r0, r7
 800a252:	f7ff ff6f 	bl	800a134 <__ssputs_r>
 800a256:	3001      	adds	r0, #1
 800a258:	f000 80a9 	beq.w	800a3ae <_svfiprintf_r+0x1c6>
 800a25c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a25e:	445a      	add	r2, fp
 800a260:	9209      	str	r2, [sp, #36]	; 0x24
 800a262:	f89a 3000 	ldrb.w	r3, [sl]
 800a266:	2b00      	cmp	r3, #0
 800a268:	f000 80a1 	beq.w	800a3ae <_svfiprintf_r+0x1c6>
 800a26c:	2300      	movs	r3, #0
 800a26e:	f04f 32ff 	mov.w	r2, #4294967295
 800a272:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a276:	f10a 0a01 	add.w	sl, sl, #1
 800a27a:	9304      	str	r3, [sp, #16]
 800a27c:	9307      	str	r3, [sp, #28]
 800a27e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a282:	931a      	str	r3, [sp, #104]	; 0x68
 800a284:	4654      	mov	r4, sl
 800a286:	2205      	movs	r2, #5
 800a288:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a28c:	4850      	ldr	r0, [pc, #320]	; (800a3d0 <_svfiprintf_r+0x1e8>)
 800a28e:	f7f5 ffa7 	bl	80001e0 <memchr>
 800a292:	9a04      	ldr	r2, [sp, #16]
 800a294:	b9d8      	cbnz	r0, 800a2ce <_svfiprintf_r+0xe6>
 800a296:	06d0      	lsls	r0, r2, #27
 800a298:	bf44      	itt	mi
 800a29a:	2320      	movmi	r3, #32
 800a29c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a2a0:	0711      	lsls	r1, r2, #28
 800a2a2:	bf44      	itt	mi
 800a2a4:	232b      	movmi	r3, #43	; 0x2b
 800a2a6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a2aa:	f89a 3000 	ldrb.w	r3, [sl]
 800a2ae:	2b2a      	cmp	r3, #42	; 0x2a
 800a2b0:	d015      	beq.n	800a2de <_svfiprintf_r+0xf6>
 800a2b2:	9a07      	ldr	r2, [sp, #28]
 800a2b4:	4654      	mov	r4, sl
 800a2b6:	2000      	movs	r0, #0
 800a2b8:	f04f 0c0a 	mov.w	ip, #10
 800a2bc:	4621      	mov	r1, r4
 800a2be:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a2c2:	3b30      	subs	r3, #48	; 0x30
 800a2c4:	2b09      	cmp	r3, #9
 800a2c6:	d94d      	bls.n	800a364 <_svfiprintf_r+0x17c>
 800a2c8:	b1b0      	cbz	r0, 800a2f8 <_svfiprintf_r+0x110>
 800a2ca:	9207      	str	r2, [sp, #28]
 800a2cc:	e014      	b.n	800a2f8 <_svfiprintf_r+0x110>
 800a2ce:	eba0 0308 	sub.w	r3, r0, r8
 800a2d2:	fa09 f303 	lsl.w	r3, r9, r3
 800a2d6:	4313      	orrs	r3, r2
 800a2d8:	9304      	str	r3, [sp, #16]
 800a2da:	46a2      	mov	sl, r4
 800a2dc:	e7d2      	b.n	800a284 <_svfiprintf_r+0x9c>
 800a2de:	9b03      	ldr	r3, [sp, #12]
 800a2e0:	1d19      	adds	r1, r3, #4
 800a2e2:	681b      	ldr	r3, [r3, #0]
 800a2e4:	9103      	str	r1, [sp, #12]
 800a2e6:	2b00      	cmp	r3, #0
 800a2e8:	bfbb      	ittet	lt
 800a2ea:	425b      	neglt	r3, r3
 800a2ec:	f042 0202 	orrlt.w	r2, r2, #2
 800a2f0:	9307      	strge	r3, [sp, #28]
 800a2f2:	9307      	strlt	r3, [sp, #28]
 800a2f4:	bfb8      	it	lt
 800a2f6:	9204      	strlt	r2, [sp, #16]
 800a2f8:	7823      	ldrb	r3, [r4, #0]
 800a2fa:	2b2e      	cmp	r3, #46	; 0x2e
 800a2fc:	d10c      	bne.n	800a318 <_svfiprintf_r+0x130>
 800a2fe:	7863      	ldrb	r3, [r4, #1]
 800a300:	2b2a      	cmp	r3, #42	; 0x2a
 800a302:	d134      	bne.n	800a36e <_svfiprintf_r+0x186>
 800a304:	9b03      	ldr	r3, [sp, #12]
 800a306:	1d1a      	adds	r2, r3, #4
 800a308:	681b      	ldr	r3, [r3, #0]
 800a30a:	9203      	str	r2, [sp, #12]
 800a30c:	2b00      	cmp	r3, #0
 800a30e:	bfb8      	it	lt
 800a310:	f04f 33ff 	movlt.w	r3, #4294967295
 800a314:	3402      	adds	r4, #2
 800a316:	9305      	str	r3, [sp, #20]
 800a318:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800a3e0 <_svfiprintf_r+0x1f8>
 800a31c:	7821      	ldrb	r1, [r4, #0]
 800a31e:	2203      	movs	r2, #3
 800a320:	4650      	mov	r0, sl
 800a322:	f7f5 ff5d 	bl	80001e0 <memchr>
 800a326:	b138      	cbz	r0, 800a338 <_svfiprintf_r+0x150>
 800a328:	9b04      	ldr	r3, [sp, #16]
 800a32a:	eba0 000a 	sub.w	r0, r0, sl
 800a32e:	2240      	movs	r2, #64	; 0x40
 800a330:	4082      	lsls	r2, r0
 800a332:	4313      	orrs	r3, r2
 800a334:	3401      	adds	r4, #1
 800a336:	9304      	str	r3, [sp, #16]
 800a338:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a33c:	4825      	ldr	r0, [pc, #148]	; (800a3d4 <_svfiprintf_r+0x1ec>)
 800a33e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a342:	2206      	movs	r2, #6
 800a344:	f7f5 ff4c 	bl	80001e0 <memchr>
 800a348:	2800      	cmp	r0, #0
 800a34a:	d038      	beq.n	800a3be <_svfiprintf_r+0x1d6>
 800a34c:	4b22      	ldr	r3, [pc, #136]	; (800a3d8 <_svfiprintf_r+0x1f0>)
 800a34e:	bb1b      	cbnz	r3, 800a398 <_svfiprintf_r+0x1b0>
 800a350:	9b03      	ldr	r3, [sp, #12]
 800a352:	3307      	adds	r3, #7
 800a354:	f023 0307 	bic.w	r3, r3, #7
 800a358:	3308      	adds	r3, #8
 800a35a:	9303      	str	r3, [sp, #12]
 800a35c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a35e:	4433      	add	r3, r6
 800a360:	9309      	str	r3, [sp, #36]	; 0x24
 800a362:	e768      	b.n	800a236 <_svfiprintf_r+0x4e>
 800a364:	fb0c 3202 	mla	r2, ip, r2, r3
 800a368:	460c      	mov	r4, r1
 800a36a:	2001      	movs	r0, #1
 800a36c:	e7a6      	b.n	800a2bc <_svfiprintf_r+0xd4>
 800a36e:	2300      	movs	r3, #0
 800a370:	3401      	adds	r4, #1
 800a372:	9305      	str	r3, [sp, #20]
 800a374:	4619      	mov	r1, r3
 800a376:	f04f 0c0a 	mov.w	ip, #10
 800a37a:	4620      	mov	r0, r4
 800a37c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a380:	3a30      	subs	r2, #48	; 0x30
 800a382:	2a09      	cmp	r2, #9
 800a384:	d903      	bls.n	800a38e <_svfiprintf_r+0x1a6>
 800a386:	2b00      	cmp	r3, #0
 800a388:	d0c6      	beq.n	800a318 <_svfiprintf_r+0x130>
 800a38a:	9105      	str	r1, [sp, #20]
 800a38c:	e7c4      	b.n	800a318 <_svfiprintf_r+0x130>
 800a38e:	fb0c 2101 	mla	r1, ip, r1, r2
 800a392:	4604      	mov	r4, r0
 800a394:	2301      	movs	r3, #1
 800a396:	e7f0      	b.n	800a37a <_svfiprintf_r+0x192>
 800a398:	ab03      	add	r3, sp, #12
 800a39a:	9300      	str	r3, [sp, #0]
 800a39c:	462a      	mov	r2, r5
 800a39e:	4b0f      	ldr	r3, [pc, #60]	; (800a3dc <_svfiprintf_r+0x1f4>)
 800a3a0:	a904      	add	r1, sp, #16
 800a3a2:	4638      	mov	r0, r7
 800a3a4:	f3af 8000 	nop.w
 800a3a8:	1c42      	adds	r2, r0, #1
 800a3aa:	4606      	mov	r6, r0
 800a3ac:	d1d6      	bne.n	800a35c <_svfiprintf_r+0x174>
 800a3ae:	89ab      	ldrh	r3, [r5, #12]
 800a3b0:	065b      	lsls	r3, r3, #25
 800a3b2:	f53f af2d 	bmi.w	800a210 <_svfiprintf_r+0x28>
 800a3b6:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a3b8:	b01d      	add	sp, #116	; 0x74
 800a3ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a3be:	ab03      	add	r3, sp, #12
 800a3c0:	9300      	str	r3, [sp, #0]
 800a3c2:	462a      	mov	r2, r5
 800a3c4:	4b05      	ldr	r3, [pc, #20]	; (800a3dc <_svfiprintf_r+0x1f4>)
 800a3c6:	a904      	add	r1, sp, #16
 800a3c8:	4638      	mov	r0, r7
 800a3ca:	f000 f879 	bl	800a4c0 <_printf_i>
 800a3ce:	e7eb      	b.n	800a3a8 <_svfiprintf_r+0x1c0>
 800a3d0:	0801de29 	.word	0x0801de29
 800a3d4:	0801de33 	.word	0x0801de33
 800a3d8:	00000000 	.word	0x00000000
 800a3dc:	0800a135 	.word	0x0800a135
 800a3e0:	0801de2f 	.word	0x0801de2f

0800a3e4 <_printf_common>:
 800a3e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a3e8:	4616      	mov	r6, r2
 800a3ea:	4699      	mov	r9, r3
 800a3ec:	688a      	ldr	r2, [r1, #8]
 800a3ee:	690b      	ldr	r3, [r1, #16]
 800a3f0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a3f4:	4293      	cmp	r3, r2
 800a3f6:	bfb8      	it	lt
 800a3f8:	4613      	movlt	r3, r2
 800a3fa:	6033      	str	r3, [r6, #0]
 800a3fc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a400:	4607      	mov	r7, r0
 800a402:	460c      	mov	r4, r1
 800a404:	b10a      	cbz	r2, 800a40a <_printf_common+0x26>
 800a406:	3301      	adds	r3, #1
 800a408:	6033      	str	r3, [r6, #0]
 800a40a:	6823      	ldr	r3, [r4, #0]
 800a40c:	0699      	lsls	r1, r3, #26
 800a40e:	bf42      	ittt	mi
 800a410:	6833      	ldrmi	r3, [r6, #0]
 800a412:	3302      	addmi	r3, #2
 800a414:	6033      	strmi	r3, [r6, #0]
 800a416:	6825      	ldr	r5, [r4, #0]
 800a418:	f015 0506 	ands.w	r5, r5, #6
 800a41c:	d106      	bne.n	800a42c <_printf_common+0x48>
 800a41e:	f104 0a19 	add.w	sl, r4, #25
 800a422:	68e3      	ldr	r3, [r4, #12]
 800a424:	6832      	ldr	r2, [r6, #0]
 800a426:	1a9b      	subs	r3, r3, r2
 800a428:	42ab      	cmp	r3, r5
 800a42a:	dc26      	bgt.n	800a47a <_printf_common+0x96>
 800a42c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800a430:	1e13      	subs	r3, r2, #0
 800a432:	6822      	ldr	r2, [r4, #0]
 800a434:	bf18      	it	ne
 800a436:	2301      	movne	r3, #1
 800a438:	0692      	lsls	r2, r2, #26
 800a43a:	d42b      	bmi.n	800a494 <_printf_common+0xb0>
 800a43c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a440:	4649      	mov	r1, r9
 800a442:	4638      	mov	r0, r7
 800a444:	47c0      	blx	r8
 800a446:	3001      	adds	r0, #1
 800a448:	d01e      	beq.n	800a488 <_printf_common+0xa4>
 800a44a:	6823      	ldr	r3, [r4, #0]
 800a44c:	6922      	ldr	r2, [r4, #16]
 800a44e:	f003 0306 	and.w	r3, r3, #6
 800a452:	2b04      	cmp	r3, #4
 800a454:	bf02      	ittt	eq
 800a456:	68e5      	ldreq	r5, [r4, #12]
 800a458:	6833      	ldreq	r3, [r6, #0]
 800a45a:	1aed      	subeq	r5, r5, r3
 800a45c:	68a3      	ldr	r3, [r4, #8]
 800a45e:	bf0c      	ite	eq
 800a460:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a464:	2500      	movne	r5, #0
 800a466:	4293      	cmp	r3, r2
 800a468:	bfc4      	itt	gt
 800a46a:	1a9b      	subgt	r3, r3, r2
 800a46c:	18ed      	addgt	r5, r5, r3
 800a46e:	2600      	movs	r6, #0
 800a470:	341a      	adds	r4, #26
 800a472:	42b5      	cmp	r5, r6
 800a474:	d11a      	bne.n	800a4ac <_printf_common+0xc8>
 800a476:	2000      	movs	r0, #0
 800a478:	e008      	b.n	800a48c <_printf_common+0xa8>
 800a47a:	2301      	movs	r3, #1
 800a47c:	4652      	mov	r2, sl
 800a47e:	4649      	mov	r1, r9
 800a480:	4638      	mov	r0, r7
 800a482:	47c0      	blx	r8
 800a484:	3001      	adds	r0, #1
 800a486:	d103      	bne.n	800a490 <_printf_common+0xac>
 800a488:	f04f 30ff 	mov.w	r0, #4294967295
 800a48c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a490:	3501      	adds	r5, #1
 800a492:	e7c6      	b.n	800a422 <_printf_common+0x3e>
 800a494:	18e1      	adds	r1, r4, r3
 800a496:	1c5a      	adds	r2, r3, #1
 800a498:	2030      	movs	r0, #48	; 0x30
 800a49a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a49e:	4422      	add	r2, r4
 800a4a0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a4a4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a4a8:	3302      	adds	r3, #2
 800a4aa:	e7c7      	b.n	800a43c <_printf_common+0x58>
 800a4ac:	2301      	movs	r3, #1
 800a4ae:	4622      	mov	r2, r4
 800a4b0:	4649      	mov	r1, r9
 800a4b2:	4638      	mov	r0, r7
 800a4b4:	47c0      	blx	r8
 800a4b6:	3001      	adds	r0, #1
 800a4b8:	d0e6      	beq.n	800a488 <_printf_common+0xa4>
 800a4ba:	3601      	adds	r6, #1
 800a4bc:	e7d9      	b.n	800a472 <_printf_common+0x8e>
	...

0800a4c0 <_printf_i>:
 800a4c0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a4c4:	7e0f      	ldrb	r7, [r1, #24]
 800a4c6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800a4c8:	2f78      	cmp	r7, #120	; 0x78
 800a4ca:	4691      	mov	r9, r2
 800a4cc:	4680      	mov	r8, r0
 800a4ce:	460c      	mov	r4, r1
 800a4d0:	469a      	mov	sl, r3
 800a4d2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800a4d6:	d807      	bhi.n	800a4e8 <_printf_i+0x28>
 800a4d8:	2f62      	cmp	r7, #98	; 0x62
 800a4da:	d80a      	bhi.n	800a4f2 <_printf_i+0x32>
 800a4dc:	2f00      	cmp	r7, #0
 800a4de:	f000 80d4 	beq.w	800a68a <_printf_i+0x1ca>
 800a4e2:	2f58      	cmp	r7, #88	; 0x58
 800a4e4:	f000 80c0 	beq.w	800a668 <_printf_i+0x1a8>
 800a4e8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a4ec:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800a4f0:	e03a      	b.n	800a568 <_printf_i+0xa8>
 800a4f2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800a4f6:	2b15      	cmp	r3, #21
 800a4f8:	d8f6      	bhi.n	800a4e8 <_printf_i+0x28>
 800a4fa:	a101      	add	r1, pc, #4	; (adr r1, 800a500 <_printf_i+0x40>)
 800a4fc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a500:	0800a559 	.word	0x0800a559
 800a504:	0800a56d 	.word	0x0800a56d
 800a508:	0800a4e9 	.word	0x0800a4e9
 800a50c:	0800a4e9 	.word	0x0800a4e9
 800a510:	0800a4e9 	.word	0x0800a4e9
 800a514:	0800a4e9 	.word	0x0800a4e9
 800a518:	0800a56d 	.word	0x0800a56d
 800a51c:	0800a4e9 	.word	0x0800a4e9
 800a520:	0800a4e9 	.word	0x0800a4e9
 800a524:	0800a4e9 	.word	0x0800a4e9
 800a528:	0800a4e9 	.word	0x0800a4e9
 800a52c:	0800a671 	.word	0x0800a671
 800a530:	0800a599 	.word	0x0800a599
 800a534:	0800a62b 	.word	0x0800a62b
 800a538:	0800a4e9 	.word	0x0800a4e9
 800a53c:	0800a4e9 	.word	0x0800a4e9
 800a540:	0800a693 	.word	0x0800a693
 800a544:	0800a4e9 	.word	0x0800a4e9
 800a548:	0800a599 	.word	0x0800a599
 800a54c:	0800a4e9 	.word	0x0800a4e9
 800a550:	0800a4e9 	.word	0x0800a4e9
 800a554:	0800a633 	.word	0x0800a633
 800a558:	682b      	ldr	r3, [r5, #0]
 800a55a:	1d1a      	adds	r2, r3, #4
 800a55c:	681b      	ldr	r3, [r3, #0]
 800a55e:	602a      	str	r2, [r5, #0]
 800a560:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a564:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a568:	2301      	movs	r3, #1
 800a56a:	e09f      	b.n	800a6ac <_printf_i+0x1ec>
 800a56c:	6820      	ldr	r0, [r4, #0]
 800a56e:	682b      	ldr	r3, [r5, #0]
 800a570:	0607      	lsls	r7, r0, #24
 800a572:	f103 0104 	add.w	r1, r3, #4
 800a576:	6029      	str	r1, [r5, #0]
 800a578:	d501      	bpl.n	800a57e <_printf_i+0xbe>
 800a57a:	681e      	ldr	r6, [r3, #0]
 800a57c:	e003      	b.n	800a586 <_printf_i+0xc6>
 800a57e:	0646      	lsls	r6, r0, #25
 800a580:	d5fb      	bpl.n	800a57a <_printf_i+0xba>
 800a582:	f9b3 6000 	ldrsh.w	r6, [r3]
 800a586:	2e00      	cmp	r6, #0
 800a588:	da03      	bge.n	800a592 <_printf_i+0xd2>
 800a58a:	232d      	movs	r3, #45	; 0x2d
 800a58c:	4276      	negs	r6, r6
 800a58e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a592:	485a      	ldr	r0, [pc, #360]	; (800a6fc <_printf_i+0x23c>)
 800a594:	230a      	movs	r3, #10
 800a596:	e012      	b.n	800a5be <_printf_i+0xfe>
 800a598:	682b      	ldr	r3, [r5, #0]
 800a59a:	6820      	ldr	r0, [r4, #0]
 800a59c:	1d19      	adds	r1, r3, #4
 800a59e:	6029      	str	r1, [r5, #0]
 800a5a0:	0605      	lsls	r5, r0, #24
 800a5a2:	d501      	bpl.n	800a5a8 <_printf_i+0xe8>
 800a5a4:	681e      	ldr	r6, [r3, #0]
 800a5a6:	e002      	b.n	800a5ae <_printf_i+0xee>
 800a5a8:	0641      	lsls	r1, r0, #25
 800a5aa:	d5fb      	bpl.n	800a5a4 <_printf_i+0xe4>
 800a5ac:	881e      	ldrh	r6, [r3, #0]
 800a5ae:	4853      	ldr	r0, [pc, #332]	; (800a6fc <_printf_i+0x23c>)
 800a5b0:	2f6f      	cmp	r7, #111	; 0x6f
 800a5b2:	bf0c      	ite	eq
 800a5b4:	2308      	moveq	r3, #8
 800a5b6:	230a      	movne	r3, #10
 800a5b8:	2100      	movs	r1, #0
 800a5ba:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a5be:	6865      	ldr	r5, [r4, #4]
 800a5c0:	60a5      	str	r5, [r4, #8]
 800a5c2:	2d00      	cmp	r5, #0
 800a5c4:	bfa2      	ittt	ge
 800a5c6:	6821      	ldrge	r1, [r4, #0]
 800a5c8:	f021 0104 	bicge.w	r1, r1, #4
 800a5cc:	6021      	strge	r1, [r4, #0]
 800a5ce:	b90e      	cbnz	r6, 800a5d4 <_printf_i+0x114>
 800a5d0:	2d00      	cmp	r5, #0
 800a5d2:	d04b      	beq.n	800a66c <_printf_i+0x1ac>
 800a5d4:	4615      	mov	r5, r2
 800a5d6:	fbb6 f1f3 	udiv	r1, r6, r3
 800a5da:	fb03 6711 	mls	r7, r3, r1, r6
 800a5de:	5dc7      	ldrb	r7, [r0, r7]
 800a5e0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800a5e4:	4637      	mov	r7, r6
 800a5e6:	42bb      	cmp	r3, r7
 800a5e8:	460e      	mov	r6, r1
 800a5ea:	d9f4      	bls.n	800a5d6 <_printf_i+0x116>
 800a5ec:	2b08      	cmp	r3, #8
 800a5ee:	d10b      	bne.n	800a608 <_printf_i+0x148>
 800a5f0:	6823      	ldr	r3, [r4, #0]
 800a5f2:	07de      	lsls	r6, r3, #31
 800a5f4:	d508      	bpl.n	800a608 <_printf_i+0x148>
 800a5f6:	6923      	ldr	r3, [r4, #16]
 800a5f8:	6861      	ldr	r1, [r4, #4]
 800a5fa:	4299      	cmp	r1, r3
 800a5fc:	bfde      	ittt	le
 800a5fe:	2330      	movle	r3, #48	; 0x30
 800a600:	f805 3c01 	strble.w	r3, [r5, #-1]
 800a604:	f105 35ff 	addle.w	r5, r5, #4294967295
 800a608:	1b52      	subs	r2, r2, r5
 800a60a:	6122      	str	r2, [r4, #16]
 800a60c:	f8cd a000 	str.w	sl, [sp]
 800a610:	464b      	mov	r3, r9
 800a612:	aa03      	add	r2, sp, #12
 800a614:	4621      	mov	r1, r4
 800a616:	4640      	mov	r0, r8
 800a618:	f7ff fee4 	bl	800a3e4 <_printf_common>
 800a61c:	3001      	adds	r0, #1
 800a61e:	d14a      	bne.n	800a6b6 <_printf_i+0x1f6>
 800a620:	f04f 30ff 	mov.w	r0, #4294967295
 800a624:	b004      	add	sp, #16
 800a626:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a62a:	6823      	ldr	r3, [r4, #0]
 800a62c:	f043 0320 	orr.w	r3, r3, #32
 800a630:	6023      	str	r3, [r4, #0]
 800a632:	4833      	ldr	r0, [pc, #204]	; (800a700 <_printf_i+0x240>)
 800a634:	2778      	movs	r7, #120	; 0x78
 800a636:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800a63a:	6823      	ldr	r3, [r4, #0]
 800a63c:	6829      	ldr	r1, [r5, #0]
 800a63e:	061f      	lsls	r7, r3, #24
 800a640:	f851 6b04 	ldr.w	r6, [r1], #4
 800a644:	d402      	bmi.n	800a64c <_printf_i+0x18c>
 800a646:	065f      	lsls	r7, r3, #25
 800a648:	bf48      	it	mi
 800a64a:	b2b6      	uxthmi	r6, r6
 800a64c:	07df      	lsls	r7, r3, #31
 800a64e:	bf48      	it	mi
 800a650:	f043 0320 	orrmi.w	r3, r3, #32
 800a654:	6029      	str	r1, [r5, #0]
 800a656:	bf48      	it	mi
 800a658:	6023      	strmi	r3, [r4, #0]
 800a65a:	b91e      	cbnz	r6, 800a664 <_printf_i+0x1a4>
 800a65c:	6823      	ldr	r3, [r4, #0]
 800a65e:	f023 0320 	bic.w	r3, r3, #32
 800a662:	6023      	str	r3, [r4, #0]
 800a664:	2310      	movs	r3, #16
 800a666:	e7a7      	b.n	800a5b8 <_printf_i+0xf8>
 800a668:	4824      	ldr	r0, [pc, #144]	; (800a6fc <_printf_i+0x23c>)
 800a66a:	e7e4      	b.n	800a636 <_printf_i+0x176>
 800a66c:	4615      	mov	r5, r2
 800a66e:	e7bd      	b.n	800a5ec <_printf_i+0x12c>
 800a670:	682b      	ldr	r3, [r5, #0]
 800a672:	6826      	ldr	r6, [r4, #0]
 800a674:	6961      	ldr	r1, [r4, #20]
 800a676:	1d18      	adds	r0, r3, #4
 800a678:	6028      	str	r0, [r5, #0]
 800a67a:	0635      	lsls	r5, r6, #24
 800a67c:	681b      	ldr	r3, [r3, #0]
 800a67e:	d501      	bpl.n	800a684 <_printf_i+0x1c4>
 800a680:	6019      	str	r1, [r3, #0]
 800a682:	e002      	b.n	800a68a <_printf_i+0x1ca>
 800a684:	0670      	lsls	r0, r6, #25
 800a686:	d5fb      	bpl.n	800a680 <_printf_i+0x1c0>
 800a688:	8019      	strh	r1, [r3, #0]
 800a68a:	2300      	movs	r3, #0
 800a68c:	6123      	str	r3, [r4, #16]
 800a68e:	4615      	mov	r5, r2
 800a690:	e7bc      	b.n	800a60c <_printf_i+0x14c>
 800a692:	682b      	ldr	r3, [r5, #0]
 800a694:	1d1a      	adds	r2, r3, #4
 800a696:	602a      	str	r2, [r5, #0]
 800a698:	681d      	ldr	r5, [r3, #0]
 800a69a:	6862      	ldr	r2, [r4, #4]
 800a69c:	2100      	movs	r1, #0
 800a69e:	4628      	mov	r0, r5
 800a6a0:	f7f5 fd9e 	bl	80001e0 <memchr>
 800a6a4:	b108      	cbz	r0, 800a6aa <_printf_i+0x1ea>
 800a6a6:	1b40      	subs	r0, r0, r5
 800a6a8:	6060      	str	r0, [r4, #4]
 800a6aa:	6863      	ldr	r3, [r4, #4]
 800a6ac:	6123      	str	r3, [r4, #16]
 800a6ae:	2300      	movs	r3, #0
 800a6b0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a6b4:	e7aa      	b.n	800a60c <_printf_i+0x14c>
 800a6b6:	6923      	ldr	r3, [r4, #16]
 800a6b8:	462a      	mov	r2, r5
 800a6ba:	4649      	mov	r1, r9
 800a6bc:	4640      	mov	r0, r8
 800a6be:	47d0      	blx	sl
 800a6c0:	3001      	adds	r0, #1
 800a6c2:	d0ad      	beq.n	800a620 <_printf_i+0x160>
 800a6c4:	6823      	ldr	r3, [r4, #0]
 800a6c6:	079b      	lsls	r3, r3, #30
 800a6c8:	d413      	bmi.n	800a6f2 <_printf_i+0x232>
 800a6ca:	68e0      	ldr	r0, [r4, #12]
 800a6cc:	9b03      	ldr	r3, [sp, #12]
 800a6ce:	4298      	cmp	r0, r3
 800a6d0:	bfb8      	it	lt
 800a6d2:	4618      	movlt	r0, r3
 800a6d4:	e7a6      	b.n	800a624 <_printf_i+0x164>
 800a6d6:	2301      	movs	r3, #1
 800a6d8:	4632      	mov	r2, r6
 800a6da:	4649      	mov	r1, r9
 800a6dc:	4640      	mov	r0, r8
 800a6de:	47d0      	blx	sl
 800a6e0:	3001      	adds	r0, #1
 800a6e2:	d09d      	beq.n	800a620 <_printf_i+0x160>
 800a6e4:	3501      	adds	r5, #1
 800a6e6:	68e3      	ldr	r3, [r4, #12]
 800a6e8:	9903      	ldr	r1, [sp, #12]
 800a6ea:	1a5b      	subs	r3, r3, r1
 800a6ec:	42ab      	cmp	r3, r5
 800a6ee:	dcf2      	bgt.n	800a6d6 <_printf_i+0x216>
 800a6f0:	e7eb      	b.n	800a6ca <_printf_i+0x20a>
 800a6f2:	2500      	movs	r5, #0
 800a6f4:	f104 0619 	add.w	r6, r4, #25
 800a6f8:	e7f5      	b.n	800a6e6 <_printf_i+0x226>
 800a6fa:	bf00      	nop
 800a6fc:	0801de3a 	.word	0x0801de3a
 800a700:	0801de4b 	.word	0x0801de4b

0800a704 <memmove>:
 800a704:	4288      	cmp	r0, r1
 800a706:	b510      	push	{r4, lr}
 800a708:	eb01 0402 	add.w	r4, r1, r2
 800a70c:	d902      	bls.n	800a714 <memmove+0x10>
 800a70e:	4284      	cmp	r4, r0
 800a710:	4623      	mov	r3, r4
 800a712:	d807      	bhi.n	800a724 <memmove+0x20>
 800a714:	1e43      	subs	r3, r0, #1
 800a716:	42a1      	cmp	r1, r4
 800a718:	d008      	beq.n	800a72c <memmove+0x28>
 800a71a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a71e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a722:	e7f8      	b.n	800a716 <memmove+0x12>
 800a724:	4402      	add	r2, r0
 800a726:	4601      	mov	r1, r0
 800a728:	428a      	cmp	r2, r1
 800a72a:	d100      	bne.n	800a72e <memmove+0x2a>
 800a72c:	bd10      	pop	{r4, pc}
 800a72e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a732:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a736:	e7f7      	b.n	800a728 <memmove+0x24>

0800a738 <_sbrk_r>:
 800a738:	b538      	push	{r3, r4, r5, lr}
 800a73a:	4d06      	ldr	r5, [pc, #24]	; (800a754 <_sbrk_r+0x1c>)
 800a73c:	2300      	movs	r3, #0
 800a73e:	4604      	mov	r4, r0
 800a740:	4608      	mov	r0, r1
 800a742:	602b      	str	r3, [r5, #0]
 800a744:	f7f9 ff06 	bl	8004554 <_sbrk>
 800a748:	1c43      	adds	r3, r0, #1
 800a74a:	d102      	bne.n	800a752 <_sbrk_r+0x1a>
 800a74c:	682b      	ldr	r3, [r5, #0]
 800a74e:	b103      	cbz	r3, 800a752 <_sbrk_r+0x1a>
 800a750:	6023      	str	r3, [r4, #0]
 800a752:	bd38      	pop	{r3, r4, r5, pc}
 800a754:	2000a63c 	.word	0x2000a63c

0800a758 <_realloc_r>:
 800a758:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a75c:	4680      	mov	r8, r0
 800a75e:	4614      	mov	r4, r2
 800a760:	460e      	mov	r6, r1
 800a762:	b921      	cbnz	r1, 800a76e <_realloc_r+0x16>
 800a764:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a768:	4611      	mov	r1, r2
 800a76a:	f7ff bc57 	b.w	800a01c <_malloc_r>
 800a76e:	b92a      	cbnz	r2, 800a77c <_realloc_r+0x24>
 800a770:	f7ff fbe8 	bl	8009f44 <_free_r>
 800a774:	4625      	mov	r5, r4
 800a776:	4628      	mov	r0, r5
 800a778:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a77c:	f000 f81b 	bl	800a7b6 <_malloc_usable_size_r>
 800a780:	4284      	cmp	r4, r0
 800a782:	4607      	mov	r7, r0
 800a784:	d802      	bhi.n	800a78c <_realloc_r+0x34>
 800a786:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a78a:	d812      	bhi.n	800a7b2 <_realloc_r+0x5a>
 800a78c:	4621      	mov	r1, r4
 800a78e:	4640      	mov	r0, r8
 800a790:	f7ff fc44 	bl	800a01c <_malloc_r>
 800a794:	4605      	mov	r5, r0
 800a796:	2800      	cmp	r0, #0
 800a798:	d0ed      	beq.n	800a776 <_realloc_r+0x1e>
 800a79a:	42bc      	cmp	r4, r7
 800a79c:	4622      	mov	r2, r4
 800a79e:	4631      	mov	r1, r6
 800a7a0:	bf28      	it	cs
 800a7a2:	463a      	movcs	r2, r7
 800a7a4:	f7ff fbc0 	bl	8009f28 <memcpy>
 800a7a8:	4631      	mov	r1, r6
 800a7aa:	4640      	mov	r0, r8
 800a7ac:	f7ff fbca 	bl	8009f44 <_free_r>
 800a7b0:	e7e1      	b.n	800a776 <_realloc_r+0x1e>
 800a7b2:	4635      	mov	r5, r6
 800a7b4:	e7df      	b.n	800a776 <_realloc_r+0x1e>

0800a7b6 <_malloc_usable_size_r>:
 800a7b6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a7ba:	1f18      	subs	r0, r3, #4
 800a7bc:	2b00      	cmp	r3, #0
 800a7be:	bfbc      	itt	lt
 800a7c0:	580b      	ldrlt	r3, [r1, r0]
 800a7c2:	18c0      	addlt	r0, r0, r3
 800a7c4:	4770      	bx	lr
	...

0800a7c8 <_init>:
 800a7c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a7ca:	bf00      	nop
 800a7cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a7ce:	bc08      	pop	{r3}
 800a7d0:	469e      	mov	lr, r3
 800a7d2:	4770      	bx	lr

0800a7d4 <_fini>:
 800a7d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a7d6:	bf00      	nop
 800a7d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a7da:	bc08      	pop	{r3}
 800a7dc:	469e      	mov	lr, r3
 800a7de:	4770      	bx	lr
