{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1518696270694 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1518696270695 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 15 17:34:30 2018 " "Processing started: Thu Feb 15 17:34:30 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1518696270695 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1518696270695 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu -c alu " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu -c alu" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1518696270695 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1518696270886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TopLevel.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file TopLevel.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopLevel-Struct " "Found design unit 1: TopLevel-Struct" {  } { { "TopLevel.vhdl" "" { Text "/home/student/16d070044/final/TopLevel.vhdl" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1518696271538 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.vhdl" "" { Text "/home/student/16d070044/final/TopLevel.vhdl" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1518696271538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1518696271538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scan_chain.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file scan_chain.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Scan_Chain-behave " "Found design unit 1: Scan_Chain-behave" {  } { { "scan_chain.vhdl" "" { Text "/home/student/16d070044/final/scan_chain.vhdl" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1518696271540 ""} { "Info" "ISGN_ENTITY_NAME" "1 Scan_Chain " "Found entity 1: Scan_Chain" {  } { { "scan_chain.vhdl" "" { Text "/home/student/16d070044/final/scan_chain.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1518696271540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1518696271540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scan_reg.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file scan_reg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Scan_Reg-behave " "Found design unit 1: Scan_Reg-behave" {  } { { "scan_reg.vhdl" "" { Text "/home/student/16d070044/final/scan_reg.vhdl" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1518696271541 ""} { "Info" "ISGN_ENTITY_NAME" "1 Scan_Reg " "Found entity 1: Scan_Reg" {  } { { "scan_reg.vhdl" "" { Text "/home/student/16d070044/final/scan_reg.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1518696271541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1518696271541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "Testbench.vhd" "" { Text "/home/student/16d070044/final/Testbench.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1518696271542 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhd" "" { Text "/home/student/16d070044/final/Testbench.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1518696271542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1518696271542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DUT.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DUT.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhd" "" { Text "/home/student/16d070044/final/DUT.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1518696271543 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhd" "" { Text "/home/student/16d070044/final/DUT.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1518696271543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1518696271543 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX alu.vhd " "Entity \"MUX\" obtained from \"alu.vhd\" instead of from Quartus II megafunction library" {  } { { "alu.vhd" "" { Text "/home/student/16d070044/final/alu.vhd" 43 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "" 0 -1 1518696271547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 22 11 " "Found 22 design units, including 11 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter-behave " "Found design unit 1: shifter-behave" {  } { { "alu.vhd" "" { Text "/home/student/16d070044/final/alu.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1518696271547 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 MUX_bit-behave " "Found design unit 2: MUX_bit-behave" {  } { { "alu.vhd" "" { Text "/home/student/16d070044/final/alu.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1518696271547 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 MUX-behave " "Found design unit 3: MUX-behave" {  } { { "alu.vhd" "" { Text "/home/student/16d070044/final/alu.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1518696271547 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 shift_left-behave " "Found design unit 4: shift_left-behave" {  } { { "alu.vhd" "" { Text "/home/student/16d070044/final/alu.vhd" 77 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1518696271547 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 shifter_R-behave " "Found design unit 5: shifter_R-behave" {  } { { "alu.vhd" "" { Text "/home/student/16d070044/final/alu.vhd" 148 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1518696271547 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 shift_right-behave " "Found design unit 6: shift_right-behave" {  } { { "alu.vhd" "" { Text "/home/student/16d070044/final/alu.vhd" 170 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1518696271548 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 onebit_fulladder-behave " "Found design unit 7: onebit_fulladder-behave" {  } { { "alu.vhd" "" { Text "/home/student/16d070044/final/alu.vhd" 242 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1518696271548 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 inverter-behave " "Found design unit 8: inverter-behave" {  } { { "alu.vhd" "" { Text "/home/student/16d070044/final/alu.vhd" 258 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1518696271548 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 eightbit-behave " "Found design unit 9: eightbit-behave" {  } { { "alu.vhd" "" { Text "/home/student/16d070044/final/alu.vhd" 281 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1518696271548 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 Subtractor-behave " "Found design unit 10: Subtractor-behave" {  } { { "alu.vhd" "" { Text "/home/student/16d070044/final/alu.vhd" 311 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1518696271548 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 alu-behave " "Found design unit 11: alu-behave" {  } { { "alu.vhd" "" { Text "/home/student/16d070044/final/alu.vhd" 347 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1518696271548 ""} { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "alu.vhd" "" { Text "/home/student/16d070044/final/alu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1518696271548 ""} { "Info" "ISGN_ENTITY_NAME" "2 MUX_bit " "Found entity 2: MUX_bit" {  } { { "alu.vhd" "" { Text "/home/student/16d070044/final/alu.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1518696271548 ""} { "Info" "ISGN_ENTITY_NAME" "3 MUX " "Found entity 3: MUX" {  } { { "alu.vhd" "" { Text "/home/student/16d070044/final/alu.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1518696271548 ""} { "Info" "ISGN_ENTITY_NAME" "4 shift_left " "Found entity 4: shift_left" {  } { { "alu.vhd" "" { Text "/home/student/16d070044/final/alu.vhd" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1518696271548 ""} { "Info" "ISGN_ENTITY_NAME" "5 shifter_R " "Found entity 5: shifter_R" {  } { { "alu.vhd" "" { Text "/home/student/16d070044/final/alu.vhd" 141 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1518696271548 ""} { "Info" "ISGN_ENTITY_NAME" "6 shift_right " "Found entity 6: shift_right" {  } { { "alu.vhd" "" { Text "/home/student/16d070044/final/alu.vhd" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1518696271548 ""} { "Info" "ISGN_ENTITY_NAME" "7 onebit_fulladder " "Found entity 7: onebit_fulladder" {  } { { "alu.vhd" "" { Text "/home/student/16d070044/final/alu.vhd" 236 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1518696271548 ""} { "Info" "ISGN_ENTITY_NAME" "8 inverter " "Found entity 8: inverter" {  } { { "alu.vhd" "" { Text "/home/student/16d070044/final/alu.vhd" 252 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1518696271548 ""} { "Info" "ISGN_ENTITY_NAME" "9 eightbit " "Found entity 9: eightbit" {  } { { "alu.vhd" "" { Text "/home/student/16d070044/final/alu.vhd" 273 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1518696271548 ""} { "Info" "ISGN_ENTITY_NAME" "10 Subtractor " "Found entity 10: Subtractor" {  } { { "alu.vhd" "" { Text "/home/student/16d070044/final/alu.vhd" 304 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1518696271548 ""} { "Info" "ISGN_ENTITY_NAME" "11 alu " "Found entity 11: alu" {  } { { "alu.vhd" "" { Text "/home/student/16d070044/final/alu.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1518696271548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1518696271547 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1518696271629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Scan_Chain Scan_Chain:scan_instance " "Elaborating entity \"Scan_Chain\" for hierarchy \"Scan_Chain:scan_instance\"" {  } { { "TopLevel.vhdl" "scan_instance" { Text "/home/student/16d070044/final/TopLevel.vhdl" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1518696271646 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "unused scan_chain.vhdl(46) " "Verilog HDL or VHDL warning at scan_chain.vhdl(46): object \"unused\" assigned a value but never read" {  } { { "scan_chain.vhdl" "" { Text "/home/student/16d070044/final/scan_chain.vhdl" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1518696271648 "|TopLevel|Scan_Chain:scan_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Scan_Reg Scan_Chain:scan_instance\|Scan_Reg:In_Reg " "Elaborating entity \"Scan_Reg\" for hierarchy \"Scan_Chain:scan_instance\|Scan_Reg:In_Reg\"" {  } { { "scan_chain.vhdl" "In_Reg" { Text "/home/student/16d070044/final/scan_chain.vhdl" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1518696271649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Scan_Reg Scan_Chain:scan_instance\|Scan_Reg:Out_Reg " "Elaborating entity \"Scan_Reg\" for hierarchy \"Scan_Chain:scan_instance\|Scan_Reg:Out_Reg\"" {  } { { "scan_chain.vhdl" "Out_Reg" { Text "/home/student/16d070044/final/scan_chain.vhdl" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1518696271651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:dut " "Elaborating entity \"alu\" for hierarchy \"alu:dut\"" {  } { { "TopLevel.vhdl" "dut" { Text "/home/student/16d070044/final/TopLevel.vhdl" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1518696271652 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "q alu.vhd(349) " "Verilog HDL or VHDL warning at alu.vhd(349): object \"q\" assigned a value but never read" {  } { { "alu.vhd" "" { Text "/home/student/16d070044/final/alu.vhd" 349 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1518696271654 "|alu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w alu.vhd(349) " "Verilog HDL or VHDL warning at alu.vhd(349): object \"w\" assigned a value but never read" {  } { { "alu.vhd" "" { Text "/home/student/16d070044/final/alu.vhd" 349 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1518696271654 "|alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightbit alu:dut\|eightbit:a " "Elaborating entity \"eightbit\" for hierarchy \"alu:dut\|eightbit:a\"" {  } { { "alu.vhd" "a" { Text "/home/student/16d070044/final/alu.vhd" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1518696271654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onebit_fulladder alu:dut\|eightbit:a\|onebit_fulladder:x1 " "Elaborating entity \"onebit_fulladder\" for hierarchy \"alu:dut\|eightbit:a\|onebit_fulladder:x1\"" {  } { { "alu.vhd" "x1" { Text "/home/student/16d070044/final/alu.vhd" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1518696271655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_left alu:dut\|shift_left:b " "Elaborating entity \"shift_left\" for hierarchy \"alu:dut\|shift_left:b\"" {  } { { "alu.vhd" "b" { Text "/home/student/16d070044/final/alu.vhd" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1518696271658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter alu:dut\|shift_left:b\|shifter:shift_1 " "Elaborating entity \"shifter\" for hierarchy \"alu:dut\|shift_left:b\|shifter:shift_1\"" {  } { { "alu.vhd" "shift_1" { Text "/home/student/16d070044/final/alu.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1518696271660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX alu:dut\|shift_left:b\|MUX:mux_1 " "Elaborating entity \"MUX\" for hierarchy \"alu:dut\|shift_left:b\|MUX:mux_1\"" {  } { { "alu.vhd" "mux_1" { Text "/home/student/16d070044/final/alu.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1518696271660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_bit alu:dut\|shift_left:b\|MUX:mux_1\|MUX_bit:X1 " "Elaborating entity \"MUX_bit\" for hierarchy \"alu:dut\|shift_left:b\|MUX:mux_1\|MUX_bit:X1\"" {  } { { "alu.vhd" "X1" { Text "/home/student/16d070044/final/alu.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1518696271662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_right alu:dut\|shift_right:c " "Elaborating entity \"shift_right\" for hierarchy \"alu:dut\|shift_right:c\"" {  } { { "alu.vhd" "c" { Text "/home/student/16d070044/final/alu.vhd" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1518696271686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter_R alu:dut\|shift_right:c\|shifter_R:shift_1 " "Elaborating entity \"shifter_R\" for hierarchy \"alu:dut\|shift_right:c\|shifter_R:shift_1\"" {  } { { "alu.vhd" "shift_1" { Text "/home/student/16d070044/final/alu.vhd" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1518696271688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Subtractor alu:dut\|Subtractor:d " "Elaborating entity \"Subtractor\" for hierarchy \"alu:dut\|Subtractor:d\"" {  } { { "alu.vhd" "d" { Text "/home/student/16d070044/final/alu.vhd" 398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1518696271713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inverter alu:dut\|Subtractor:d\|inverter:inv " "Elaborating entity \"inverter\" for hierarchy \"alu:dut\|Subtractor:d\|inverter:inv\"" {  } { { "alu.vhd" "inv" { Text "/home/student/16d070044/final/alu.vhd" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1518696271715 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "171 " "Implemented 171 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1518696273073 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1518696273073 ""} { "Info" "ICUT_CUT_TM_LCELLS" "166 " "Implemented 166 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1518696273073 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1518696273073 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "355 " "Peak virtual memory: 355 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1518696273164 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 15 17:34:33 2018 " "Processing ended: Thu Feb 15 17:34:33 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1518696273164 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1518696273164 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1518696273164 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1518696273164 ""}
