#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Apr  2 20:39:37 2021
# Process ID: 1244
# Current directory: E:/code/diycpu/pipelinemips
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9480 E:\code\diycpu\pipelinemips\pipelinemips.xpr
# Log file: E:/code/diycpu/pipelinemips/vivado.log
# Journal file: E:/code/diycpu/pipelinemips\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/code/diycpu/pipelinemips/pipelinemips.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/vivado2019/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:25 . Memory (MB): peak = 701.844 ; gain = 115.930
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.coefficient_file {E:/code/diycpu/pipelinemips/pipelinemips.srcs/sources_1/romnew.coe}] [get_ips irom]
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/code/diycpu/pipelinemips/pipelinemips.srcs/sources_1/romnew.coe' provided. It will be converted relative to IP Instance files '../../romnew.coe'
generate_target all [get_files  E:/code/diycpu/pipelinemips/pipelinemips.srcs/sources_1/ip/irom/irom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'irom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'irom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'irom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'irom'...
catch { config_ip_cache -export [get_ips -all irom] }
export_ip_user_files -of_objects [get_files E:/code/diycpu/pipelinemips/pipelinemips.srcs/sources_1/ip/irom/irom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/code/diycpu/pipelinemips/pipelinemips.srcs/sources_1/ip/irom/irom.xci]
launch_runs -jobs 3 irom_synth_1
[Fri Apr  2 20:41:58 2021] Launched irom_synth_1...
Run output will be captured here: E:/code/diycpu/pipelinemips/pipelinemips.runs/irom_synth_1/runme.log
export_simulation -of_objects [get_files E:/code/diycpu/pipelinemips/pipelinemips.srcs/sources_1/ip/irom/irom.xci] -directory E:/code/diycpu/pipelinemips/pipelinemips.ip_user_files/sim_scripts -ip_user_files_dir E:/code/diycpu/pipelinemips/pipelinemips.ip_user_files -ipstatic_source_dir E:/code/diycpu/pipelinemips/pipelinemips.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/code/diycpu/pipelinemips/pipelinemips.cache/compile_simlib/modelsim} {questa=E:/code/diycpu/pipelinemips/pipelinemips.cache/compile_simlib/questa} {riviera=E:/code/diycpu/pipelinemips/pipelinemips.cache/compile_simlib/riviera} {activehdl=E:/code/diycpu/pipelinemips/pipelinemips.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/code/diycpu/pipelinemips/pipelinemips.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado2019/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/code/diycpu/pipelinemips/pipelinemips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'simu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/code/diycpu/pipelinemips/pipelinemips.sim/sim_1/behav/xsim/romnew.coe'
INFO: [SIM-utils-43] Exported 'E:/code/diycpu/pipelinemips/pipelinemips.sim/sim_1/behav/xsim/irom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/code/diycpu/pipelinemips/pipelinemips.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/diycpu/pipelinemips/pipelinemips.srcs/sources_1/ip/irom/sim/irom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module irom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/diycpu/pipelinemips/pipelinemips.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/diycpu/pipelinemips/pipelinemips.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/diycpu/pipelinemips/pipelinemips.srcs/sources_1/new/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/diycpu/pipelinemips/pipelinemips.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_5_32
INFO: [VRFC 10-311] analyzing module decoder_6_64
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/diycpu/pipelinemips/pipelinemips.srcs/sources_1/new/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2458] undeclared symbol to_fs_valid, assumed default net type wire [E:/code/diycpu/pipelinemips/pipelinemips.srcs/sources_1/new/mycpu_top.v:146]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/diycpu/pipelinemips/pipelinemips.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/diycpu/pipelinemips/pipelinemips.srcs/sources_1/sim/simu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simu
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/code/diycpu/pipelinemips/pipelinemips.sim/sim_1/behav/xsim'
"xelab -wto b7003740a3e1477f81e4df257e5961a5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simu_behav xil_defaultlib.simu xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado2019/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b7003740a3e1477f81e4df257e5961a5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simu_behav xil_defaultlib.simu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder_6_64
Compiling module xil_defaultlib.decoder_5_32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mycpu_top
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.irom
Compiling module xil_defaultlib.confreg
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.simu
Compiling module xil_defaultlib.glbl
Built simulation snapshot simu_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source E:/code/diycpu/pipelinemips/pipelinemips.sim/sim_1/behav/xsim/xsim.dir/simu_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'E:/code/diycpu/pipelinemips/pipelinemips.sim/sim_1/behav/xsim/xsim.dir/simu_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Apr  2 20:54:16 2021. For additional details about this file, please refer to the WebTalk help file at E:/vivado2019/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Apr  2 20:54:16 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 772.004 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/code/diycpu/pipelinemips/pipelinemips.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simu_behav -key {Behavioral:sim_1:Functional:simu} -tclbatch {simu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source simu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in simu.test.irom.inst at time                35000 ns: 
Reading from out-of-range address. Max address in simu.test.irom.inst is        1023
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 800.434 ; gain = 28.430
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 805.066 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr  2 20:54:45 2021...
