Currently a project in progress.

Current implementation is using a multicyle MIPs style processor.
Not all instructions are implemented yet and the MIPs current doesnt have dedicated data memory.


Future plans include the implementation of all instructions and datamemory.
In addition to pipeline the design.
