<def f='llvm/llvm/include/llvm/CodeGen/TargetInstrInfo.h' l='884' ll='889' type='void llvm::TargetInstrInfo::insertSelect(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator I, const llvm::DebugLoc &amp; DL, llvm::Register DstReg, ArrayRef&lt;llvm::MachineOperand&gt; Cond, llvm::Register TrueReg, llvm::Register FalseReg) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetInstrInfo.h' l='869'>/// Insert a select instruction into MBB before I that will copy TrueReg to
  /// DstReg when Cond is true, and FalseReg to DstReg when Cond is false.
  ///
  /// This function can only be called after canInsertSelect() returned true.
  /// The condition in Cond comes from analyzeBranch, and it can be assumed
  /// that the same flags or registers required by Cond are available at the
  /// insertion point.
  ///
  /// @param MBB      Block where select instruction should be inserted.
  /// @param I        Insertion point.
  /// @param DL       Source location for debugging.
  /// @param DstReg   Virtual register to be defined by select instruction.
  /// @param Cond     Condition as computed by analyzeBranch.
  /// @param TrueReg  Virtual register to copy when Cond is true.
  /// @param FalseReg Virtual register to copy when Cons is false.</doc>
<use f='llvm/llvm/lib/CodeGen/EarlyIfConversion.cpp' l='575' u='c' c='_ZN12_GLOBAL__N_19SSAIfConv16replacePHIInstrsEv'/>
<use f='llvm/llvm/lib/CodeGen/EarlyIfConversion.cpp' l='603' u='c' c='_ZN12_GLOBAL__N_19SSAIfConv18rewritePHIOperandsEv'/>
<ovr f='llvm/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp' l='656' c='_ZNK4llvm16AArch64InstrInfo12insertSelectERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterE7312218'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='2472' c='_ZNK4llvm11SIInstrInfo12insertSelectERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterENS_8A9340702'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='11373' u='c' c='_ZNK4llvm17PPCTargetLowering27EmitInstrWithCustomInserterERNS_12MachineInstrEPNS_17MachineBasicBlockE'/>
<ovr f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='1564' c='_ZNK4llvm12PPCInstrInfo12insertSelectERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterENS_81105979'/>
<ovr f='llvm/llvm/lib/Target/SystemZ/SystemZInstrInfo.cpp' l='567' c='_ZNK4llvm16SystemZInstrInfo12insertSelectERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterE6655462'/>
<ovr f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='3342' c='_ZNK4llvm12X86InstrInfo12insertSelectERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterENS_86350560'/>
