<!DOCTYPE html><html lang="en"><head><meta charset="UTF-8"><meta name="viewport" content="width=device-width,initial-scale=1,maximum-scale=2"><meta name="theme-color" content="#222"><meta name="generator" content="Hexo 4.0.0"><link rel="apple-touch-icon" sizes="180x180" href="/images/apple-touch-icon-next.png"><link rel="icon" type="image/png" sizes="32x32" href="/images/ico32x32.ico"><link rel="icon" type="image/png" sizes="16x16" href="/images/ico16x16.ico"><link rel="mask-icon" href="/images/logo.svg" color="#222"><link rel="stylesheet" href="/css/main.css"><link rel="stylesheet" href="//fonts.googleapis.com/css?family=Lato:300,300italic,400,400italic,700,700italic|Liu Jian Mao Cao:300,300italic,400,400italic,700,700italic|Shadows Into Light:300,300italic,400,400italic,700,700italic|Yeon Sung:300,300italic,400,400italic,700,700italic&display=swap&subset=latin,latin-ext"><link rel="stylesheet" href="/lib/font-awesome/css/font-awesome.min.css"><script id="hexo-configurations">var NexT=window.NexT||{},CONFIG={root:"/",scheme:"Mist",version:"7.5.0",exturl:!1,sidebar:{position:"left",width:300,display:"hide",offset:12,onmobile:!1},copycode:{enable:!1,show_result:!1,style:null},back2top:{enable:!0,sidebar:!1,scrollpercent:!0},bookmark:{enable:!1,color:"#222",save:"auto"},fancybox:!1,mediumzoom:!1,lazyload:!1,pangu:!1,algolia:{appID:"",apiKey:"",indexName:"",hits:{per_page:10},labels:{input_placeholder:"Search for Posts",hits_empty:"We didn't find any results for the search: ${query}",hits_stats:"${hits} results found in ${time} ms"}},localsearch:{enable:!0,trigger:"auto",top_n_per_article:1,unescape:!1,preload:!1},path:"search.xml",motion:{enable:!0,async:!1,transition:{post_block:"fadeIn",post_header:"slideDownIn",post_body:"slideDownIn",coll_header:"slideLeftIn",sidebar:"slideUpIn"}},translation:{copy_button:"Copy",copy_success:"Copied",copy_failure:"Copy failed"},sidebarPadding:40}</script><meta name="description" content="记录一些SV中容易忽略的小细节。"><meta name="keywords" content="SystemVerilog"><meta property="og:type" content="article"><meta property="og:title" content="Some subtleties in SV"><meta property="og:url" content="http:&#x2F;&#x2F;winter-leaf.github.io&#x2F;Some-subtleties-in-SV&#x2F;index.html"><meta property="og:site_name" content="Leaf in winter"><meta property="og:description" content="记录一些SV中容易忽略的小细节。"><meta property="og:locale" content="en"><meta property="og:updated_time" content="2021-05-29T07:38:02.469Z"><meta name="twitter:card" content="summary"><link rel="canonical" href="http://winter-leaf.github.io/Some-subtleties-in-SV/"><script id="page-configurations">CONFIG.page={sidebar:"",isHome:!1,isPost:!0,isPage:!1,isArchive:!1}</script><title>Some subtleties in SV | Leaf in winter</title><noscript><style>.sidebar-inner,.use-motion .brand,.use-motion .collection-header,.use-motion .comments,.use-motion .menu-item,.use-motion .pagination,.use-motion .post-block,.use-motion .post-body,.use-motion .post-header{opacity:initial}.use-motion .site-subtitle,.use-motion .site-title{opacity:initial;top:initial}.use-motion .logo-line-before i{left:initial}.use-motion .logo-line-after i{right:initial}</style></noscript></head><body itemscope itemtype="http://schema.org/WebPage"><div class="container use-motion"><div class="headband"></div><header class="header" itemscope itemtype="http://schema.org/WPHeader"><div class="header-inner"><div class="site-brand-container"><div class="site-meta"><div><a href="/" class="brand" rel="start"><span class="logo-line-before"><i></i></span> <span class="site-title">Leaf in winter</span><span class="logo-line-after"><i></i></span></a></div><h1 class="site-subtitle" itemprop="description">Do you see the wind?</h1></div><div class="site-nav-toggle"><div class="toggle" aria-label="Toggle navigation bar"><span class="toggle-line toggle-line-first"></span><span class="toggle-line toggle-line-middle"></span><span class="toggle-line toggle-line-last"></span></div></div></div><nav class="site-nav"><ul id="menu" class="menu"><li class="menu-item menu-item-home"><a href="/" rel="section"><i class="fa fa-fw fa-home"></i> Home</a></li><li class="menu-item menu-item-tags"><a href="/tags/" rel="section"><i class="fa fa-fw fa-tags"></i> Tags</a></li><li class="menu-item menu-item-categories"><a href="/categories/" rel="section"><i class="fa fa-fw fa-th"></i> Categories</a></li><li class="menu-item menu-item-archives"><a href="/archives/" rel="section"><i class="fa fa-fw fa-archive"></i> Archives</a></li><li class="menu-item menu-item-search"><a role="button" class="popup-trigger"><i class="fa fa-search fa-fw"></i> Search</a></li></ul></nav><div class="site-search"><div class="popup search-popup"><div class="search-header"><span class="search-icon"><i class="fa fa-search"></i></span><div class="search-input-container"> <input autocomplete="off" autocorrect="off" autocapitalize="none" placeholder="Searching..." spellcheck="false" type="text" id="search-input"></div><span class="popup-btn-close"><i class="fa fa-times-circle"></i></span></div><div id="search-result"></div></div><div class="search-pop-overlay"></div></div></div></header><div class="back-to-top"><i class="fa fa-arrow-up"></i> <span>0%</span></div><main class="main"><div class="main-inner"><div class="content-wrap"><div class="content"><div class="posts-expand"><article itemscope itemtype="http://schema.org/Article" class="post-block" lang="en"><link itemprop="mainEntityOfPage" href="http://winter-leaf.github.io/Some-subtleties-in-SV/"><span hidden itemprop="author" itemscope itemtype="http://schema.org/Person"><meta itemprop="image" content="/images/avatar.jpeg"><meta itemprop="name" content="winter leaf"><meta itemprop="description" content="Batman, if you don't believe it then superman"></span><span hidden itemprop="publisher" itemscope itemtype="http://schema.org/Organization"><meta itemprop="name" content="Leaf in winter"></span><header class="post-header"><h2 class="post-title" itemprop="name headline"> Some subtleties in SV</h2><div class="post-meta"><span class="post-meta-item"><span class="post-meta-item-icon"><i class="fa fa-calendar-o"></i></span> <span class="post-meta-item-text">Posted on</span> <time title="Created: 2021-05-29 13:03:37 / Modified: 15:38:02" itemprop="dateCreated datePublished" datetime="2021-05-29T13:03:37+08:00">2021-05-29</time></span><span class="post-meta-item"><span class="post-meta-item-icon"><i class="fa fa-folder-o"></i></span> <span class="post-meta-item-text">In</span> <span itemprop="about" itemscope itemtype="http://schema.org/Thing"><a href="/categories/SystemVerilog/" itemprop="url" rel="index"><span itemprop="name">SystemVerilog</span></a></span></span></div></header><div class="post-body" itemprop="articleBody"><p>记录一些SV中容易忽略的小细节。</p><a id="more"></a><h1 id="1-Real-type-conversion"><a href="#1-Real-type-conversion" class="headerlink" title="1. Real type conversion"></a>1. Real type conversion</h1><p>real到int的转换采用小数部分四舍五入。<br>任何带有x,z的packed二进制值向real转换时，x,z都会被转化成0.</p><h1 id="2-“-0”-in-String"><a href="#2-“-0”-in-String" class="headerlink" title="2. “\0” in String"></a>2. “\0” in String</h1><p>string中出现的”\0” 会被自动当做空字符忽略.</p><h1 id="3-enum"><a href="#3-enum" class="headerlink" title="3. enum"></a>3. enum</h1><p>enum如果出现x或z的指定赋值，后续enum值必须赋值</p><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">// Syntax error: IDLE=0, XX='x, S1=??, S2=??</span></span><br><span class="line"><span class="keyword">enum</span> <span class="keyword">integer</span> &#123;IDLE, XX='x, S1, S2&#125; state, next;</span><br></pre></td></tr></table></figure><h1 id="4-Enumeration定义序列命名"><a href="#4-Enumeration定义序列命名" class="headerlink" title="4. Enumeration定义序列命名"></a>4. Enumeration定义序列命名</h1><p>可以用数组定义的形式定义index重复的enum名字。</p><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">// 会延展成为 &#123;add, sub0, sub1, ..., sub4, jmp6, jmp7, jmp8&#125;</span></span><br><span class="line"><span class="keyword">typedef</span> <span class="keyword">enum</span> &#123; add=<span class="number">10</span>, sub[<span class="number">5</span>], jmp[<span class="number">6</span>:<span class="number">8</span>] &#125; E1; </span><br><span class="line">E1 a = sub3;</span><br><span class="line"><span class="built_in">$display</span>(<span class="string">"a = %s"</span>, a<span class="variable">.name</span>()); <span class="comment">// 输出sub3</span></span><br></pre></td></tr></table></figure><h1 id="5-可以被当做实参传递"><a href="#5-可以被当做实参传递" class="headerlink" title="5. $可以被当做实参传递"></a>5. $可以被当做实参传递</h1><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">parameter</span> r2 = $;</span><br><span class="line"><span class="keyword">property</span> inq1(r1,r2);</span><br><span class="line">  @(<span class="keyword">posedge</span> clk) a ##[r1:r2] b ##<span class="number">1</span> c |=&gt; d;</span><br><span class="line"><span class="keyword">endproperty</span> </span><br><span class="line"></span><br><span class="line"><span class="keyword">assert</span> inq1(<span class="number">3</span>);</span><br><span class="line"></span><br><span class="line"><span class="comment">// test if a constant is bound</span></span><br><span class="line"><span class="keyword">bit</span> is_unbounded = <span class="built_in">$isunbounded</span>(r2);</span><br></pre></td></tr></table></figure><h1 id="6-const和parameter-localparam的区别"><a href="#6-const和parameter-localparam的区别" class="headerlink" title="6. const和parameter/localparam的区别"></a>6. const和parameter/localparam的区别</h1><p>const是仿真时间被确定的常数。parameter/localparam是编译时间被确定的常数。</p><h1 id="7-automatic-program中的变量作用域"><a href="#7-automatic-program中的变量作用域" class="headerlink" title="7. automatic program中的变量作用域"></a>7. automatic program中的变量作用域</h1><p>即使program声明为automatic，automatic也只对内部的function，task，begin-end有效。<br>其他地方定义的变量等无效。</p><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">program</span> <span class="keyword">automatic</span> test ;</span><br><span class="line">  <span class="keyword">int</span> i; <span class="comment">// not within a procedural block - static</span></span><br><span class="line">  <span class="keyword">task</span> t ( <span class="keyword">int</span> a ); <span class="comment">// arguments and variables within task t are automatic</span></span><br><span class="line">    ...</span><br><span class="line">  <span class="keyword">endtask</span> </span><br><span class="line"><span class="keyword">endprogram</span></span><br></pre></td></tr></table></figure><h1 id="8-type-variable-name-systemverilog-legal-data-type-操作符"><a href="#8-type-variable-name-systemverilog-legal-data-type-操作符" class="headerlink" title="8. type(variable_name | systemverilog legal data type)操作符"></a>8. type(variable_name | systemverilog legal data type)操作符</h1><p><em>type(variable_name | systemverilog legal data type)</em> 操作符可用于类型转换和比较:</p><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">typedef</span> <span class="keyword">enum</span> &#123;DOG=<span class="number">0</span>, CAT=<span class="number">1</span>, PIG&#125; ani;</span><br><span class="line"><span class="keyword">real</span> a = <span class="number">1</span>;</span><br><span class="line">ani b = <span class="keyword">type</span>(b)'(a);</span><br><span class="line"><span class="built_in">$display</span>(<span class="string">"b = %s"</span>, b<span class="variable">.name</span>()); <span class="comment">// output is CAT</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">case</span>(<span class="keyword">type</span>(a)) <span class="keyword">inside</span></span><br><span class="line">  <span class="keyword">type</span>(<span class="keyword">int</span>):  ......</span><br><span class="line">  <span class="keyword">type</span>(<span class="keyword">logic</span>[<span class="number">1</span>:<span class="number">0</span>]):  ......</span><br><span class="line"><span class="keyword">endcase</span></span><br></pre></td></tr></table></figure><h1 id="9-real值的二进制转换"><a href="#9-real值的二进制转换" class="headerlink" title="9. real值的二进制转换"></a>9. real值的二进制转换</h1><p><em>shortreal</em> 类型转换为32位数时，要想保留浮点数形式，应使用$shortrealtobits()。反之则用$bitstoshortreal(). 同样的, $realtobits()适用于<em>real</em>类型.</p><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">shortreal</span> a = <span class="number">1</span><span class="variable">.25</span>;</span><br><span class="line"><span class="keyword">logic</span>[<span class="number">31</span>:<span class="number">0</span>] b;</span><br><span class="line">b = a;</span><br><span class="line"><span class="built_in">$display</span>(<span class="string">"b = %b"</span>, b); <span class="comment">// 00000000000000000000000000000001</span></span><br><span class="line">b = <span class="built_in">$shortrealtobits</span>(a);</span><br><span class="line"><span class="built_in">$display</span>(<span class="string">"b=%b"</span>,b);  <span class="comment">//00111111101000000000000000000000,sign=0,exp=127,mantisa=0100...</span></span><br></pre></td></tr></table></figure><h1 id="10-Associative-array初始化"><a href="#10-Associative-array初始化" class="headerlink" title="10. Associative array初始化"></a>10. Associative array初始化</h1><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">// 显式初始化</span></span><br><span class="line"><span class="keyword">integer</span> tab [<span class="keyword">string</span>] = '&#123;<span class="string">"Peter"</span>:<span class="number">20</span>, <span class="string">"Paul"</span>:<span class="number">22</span>, <span class="string">"Mary"</span>:<span class="number">23</span>, <span class="keyword">default</span>:-<span class="number">1</span> &#125;;</span><br><span class="line"></span><br><span class="line"><span class="comment">// Associative array 可以为未来生成的元素设定默认初始化元素值</span></span><br><span class="line"><span class="keyword">int</span> a[<span class="keyword">int</span>] = '&#123;<span class="keyword">default</span>:<span class="number">1</span>&#125;; </span><br><span class="line">a[<span class="number">666</span>]++; <span class="comment">// a[666] = 1 -&gt; a[666] = 2</span></span><br></pre></td></tr></table></figure><h1 id="11-Queue的几点注意事项"><a href="#11-Queue的几点注意事项" class="headerlink" title="11. Queue的几点注意事项"></a>11. Queue的几点注意事项</h1><ol><li>If (a &gt; b) || (a&lt;0 &amp;&amp; b&gt;=Q.size()), then Q[a:b] yields the empty queue {}.</li><li>Q[ a : b ] where a &lt; 0 is the same as Q[ 0 : b ].</li><li>Q[ a : b ] where b &gt; $ is the same as Q[ a : $ ].</li><li>任何不以ref引导并以queue形式做形参的function/task都是传值而不是传地址。数组效果类似。</li></ol><h1 id="12-Array-method-using-with-condition"><a href="#12-Array-method-using-with-condition" class="headerlink" title="12. Array method using with condition"></a>12. Array method using <em>with</em> condition</h1><h2 id="12-1-sum-of-2-dimensional-array"><a href="#12-1-sum-of-2-dimensional-array" class="headerlink" title="12.1 sum of 2 dimensional array"></a>12.1 sum of 2 dimensional array</h2><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">int</span> q[<span class="number">2</span>][<span class="number">2</span>] ='&#123; '&#123;<span class="number">5</span>, <span class="number">10</span>&#125;, '&#123;<span class="number">15</span>, <span class="number">20</span>&#125; &#125;;</span><br><span class="line">Int q_sum = q<span class="variable">.sum</span>() <span class="keyword">with</span> (item<span class="variable">.sum</span>());</span><br><span class="line"><span class="built_in">$display</span>(<span class="string">"q_sum= %0d"</span>, q_sum);</span><br></pre></td></tr></table></figure><h2 id="12-2-‘item’-has-attribute-‘index’"><a href="#12-2-‘item’-has-attribute-‘index’" class="headerlink" title="12.2 ‘item’ has attribute ‘index’"></a>12.2 ‘item’ has attribute ‘index’</h2><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">int</span> q[$] = '&#123;<span class="number">11</span>,<span class="number">1</span>,<span class="number">13</span>,<span class="number">3</span>,<span class="number">15</span>,<span class="number">16</span>&#125;;</span><br><span class="line"><span class="keyword">int</span> p[$] = q<span class="variable">.find</span>() <span class="keyword">with</span> (item<span class="variable">.index</span> == <span class="number">4</span>);</span><br><span class="line"><span class="built_in">$display</span>(<span class="string">"p = %0p"</span>, p); <span class="comment">// output is p = ’&#123;15&#125;</span></span><br></pre></td></tr></table></figure><h1 id="13-Interface-class"><a href="#13-Interface-class" class="headerlink" title="13. Interface class"></a>13. Interface class</h1><h2 id="13-1-哪些东西可以被继承"><a href="#13-1-哪些东西可以被继承" class="headerlink" title="13.1 哪些东西可以被继承"></a>13.1 哪些东西可以被继承</h2><p>父类interface class中的<em>parameters</em> 和 <em>typedef</em> 是可以被子接口类interface class <em>extends</em>继承的，但不能被实现类<em>implements</em>继承。</p><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">interface</span> <span class="keyword">class</span> A<span class="variable">#(type T=int)</span>;</span><br><span class="line">  <span class="keyword">typedef</span> <span class="keyword">logic</span>[<span class="number">1</span>:<span class="number">0</span>] logvec;</span><br><span class="line"><span class="keyword">endclass</span> </span><br><span class="line"></span><br><span class="line"><span class="keyword">interface</span> <span class="keyword">class</span> subA <span class="keyword">extends</span> A#();</span><br><span class="line">  <span class="keyword">pure</span> virtural <span class="keyword">function</span> T foo(logvec v);</span><br><span class="line"><span class="keyword">endclass</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">class</span> imp_A <span class="keyword">implements</span> A#();</span><br><span class="line">  logvec a; <span class="comment">// ERROR, logvec is not defined</span></span><br><span class="line"><span class="keyword">endclass</span></span><br></pre></td></tr></table></figure><h2 id="13-2-interface-class-casting"><a href="#13-2-interface-class-casting" class="headerlink" title="13.2 interface class casting"></a>13.2 interface class casting</h2><p>接口类也可以以多态形式接受实现类实例。</p><h1 id="14-Typedef-class"><a href="#14-Typedef-class" class="headerlink" title="14. Typedef class"></a>14. Typedef class</h1><p>由于代码书写顺序而不得不提前声明class时，有时会用<em>typedef class ClassName;</em> 的形式。<br>值得注意的是，对于参数化的类名，它<em>typedef</em>的形式与非参数化类时是一样的，并会不带参数化命名。</p><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">typedef</span> <span class="keyword">class</span> C;</span><br><span class="line"><span class="keyword">class</span> C<span class="variable">#(int a)</span>;</span><br><span class="line">  ......</span><br><span class="line"><span class="keyword">endclass</span></span><br></pre></td></tr></table></figure><h1 id="15-Wait-statement"><a href="#15-Wait-statement" class="headerlink" title="15. Wait statement"></a>15. Wait statement</h1><p>一般情况下，wait()中是不能用函数的，因为函数只能在最开始执行wait的时候执行一次，如果结果为false就会一直等待。比如wait(foo())。<br>但是有一个例外，那就是函数是系统函数或者数据类型自带函数，比如wait($onehot())，wait(array.size())。这些函数wait是可以一直感知的。</p><h1 id="16-iff-可以用在任何条件语句的逻辑表达式后"><a href="#16-iff-可以用在任何条件语句的逻辑表达式后" class="headerlink" title="16. iff 可以用在任何条件语句的逻辑表达式后"></a>16. iff 可以用在任何条件语句的逻辑表达式后</h1><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">always</span> @( (a <span class="keyword">or</span> b) <span class="keyword">iff</span> en==<span class="number">1</span> ) <span class="keyword">begin</span></span><br><span class="line">  ......</span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure><p>iff 比 or 优先级高.</p><h1 id="17-sequence-can-be-used-as-an-event"><a href="#17-sequence-can-be-used-as-an-event" class="headerlink" title="17. sequence can be used as an event"></a>17. sequence can be used as an event</h1><p>可以结合sequence和@，@结束时是在observed region。<br>其实sequence的本质就是一个systemverilog event，它也可用.triggered属性</p><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">sequence</span> abc;</span><br><span class="line">  @(<span class="keyword">posedge</span> clk) a ##<span class="number">1</span> b ##<span class="number">1</span> c;</span><br><span class="line"><span class="keyword">endsequence</span> </span><br><span class="line"></span><br><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span> </span><br><span class="line">  @ abc;</span><br><span class="line">  <span class="built_in">$display</span>( <span class="string">"Saw a-b-c"</span> );</span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure><h1 id="18-disable"><a href="#18-disable" class="headerlink" title="18. disable"></a>18. disable</h1><h2 id="18-1-disable-is-only-for-task-and-named-block"><a href="#18-1-disable-is-only-for-task-and-named-block" class="headerlink" title="18.1 disable is only for task and named block"></a>18.1 disable is only for task and named block</h2><p>disable只可以用于task和named block，而不可以用于function。function中的named block除外。</p><h2 id="18-2-disable-works-as-continue-in-named-block-in-for-loop"><a href="#18-2-disable-works-as-continue-in-named-block-in-for-loop" class="headerlink" title="18.2 disable works as continue in named block in for loop"></a>18.2 disable works as continue in named block in for loop</h2><p>disable作用于for loop中的named block时，它只会结束当前的循环，相当于continue。</p><h2 id="18-3-disable-name和return的区别"><a href="#18-3-disable-name和return的区别" class="headerlink" title="18.3 disable name和return的区别:"></a>18.3 disable name和return的区别:</h2><p>disable name会把task或named block中的所有动作都结束掉。而return只会返回主线程，如果task里有其他并发的线程是会不被结束的。</p><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">task</span> <span class="keyword">automatic</span> foo();</span><br><span class="line">  <span class="keyword">fork</span>      </span><br><span class="line">    <span class="keyword">forever</span> <span class="keyword">begin</span></span><br><span class="line">      #<span class="number">5</span>;</span><br><span class="line">      <span class="built_in">$display</span>(<span class="string">"%0t"</span>, <span class="built_in">$time</span>);</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">  <span class="keyword">join_none</span></span><br><span class="line">  </span><br><span class="line">  <span class="keyword">begin</span></span><br><span class="line">    #<span class="number">15</span>;</span><br><span class="line">    <span class="comment">// return;  // 只会返回foo(), 上面的子线程还会继续运行</span></span><br><span class="line">    <span class="comment">// disable foo;  // 会把foo()中的所有动作都取消掉</span></span><br><span class="line">  <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endtask</span></span><br></pre></td></tr></table></figure><h1 id="19-Fine-grained-process-control"><a href="#19-Fine-grained-process-control" class="headerlink" title="19. Fine grained process control"></a>19. Fine grained process control</h1><h2 id="19-1-usage-example"><a href="#19-1-usage-example" class="headerlink" title="19.1 usage example"></a>19.1 usage example</h2><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br></pre></td><td class="code"><pre><span class="line">process proc;</span><br><span class="line"><span class="keyword">fork</span></span><br><span class="line">  <span class="keyword">begin</span> : my_proc</span><br><span class="line">    proc = process::self(); <span class="comment">// 得到 my_proc 的线程句柄</span></span><br><span class="line">    do_thread_task();</span><br><span class="line">  <span class="keyword">end</span></span><br><span class="line"><span class="keyword">join_none</span> </span><br><span class="line"><span class="keyword">wait</span>(proc != <span class="literal">null</span>); <span class="comment">// 等待my_proc被建立</span></span><br><span class="line">proc<span class="variable">.await</span>(); <span class="comment">// 等待my_proc结束</span></span><br><span class="line"><span class="keyword">if</span>(proc<span class="variable">.status</span> == FINISHED) <span class="keyword">begin</span></span><br><span class="line">  <span class="built_in">$display</span>(“my_proc ends”);</span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure><h1 id="19-2-process-kill-与disable-fork的区别"><a href="#19-2-process-kill-与disable-fork的区别" class="headerlink" title="19.2 process.kill()与disable fork的区别"></a>19.2 process.kill()与disable fork的区别</h1><p>process.kill()和disable named block效果一样，它把所有内部层级fork出来的线程也全部杀死。<br>disable fork只会杀死fork的第一层。</p><h1 id="20-a-0和a-0"><a href="#20-a-0和a-0" class="headerlink" title="20. a/0和a%0"></a>20. a/0和a%0</h1><h2 id="20-1-除数为0"><a href="#20-1-除数为0" class="headerlink" title="20.1 除数为0"></a>20.1 除数为0</h2><p>SV中允许除数为0. 得出的结果永远是x。</p><h2 id="20-2-取余时，被除数或除数为负数"><a href="#20-2-取余时，被除数或除数为负数" class="headerlink" title="20.2 取余时，被除数或除数为负数"></a>20.2 取余时，被除数或除数为负数</h2><p>若按照数学定义，余数必须是非负数。<br>但SV定义余数必须与被除数同号，这会造成余数为负的情况。按照数学定义这其实是不合理的。<br>这里SV的定义并没有完全按照标准的数学定义。</p><h1 id="21-Increment-and-decrement-operators-race"><a href="#21-Increment-and-decrement-operators-race" class="headerlink" title="21. Increment and decrement operators race"></a>21. Increment and decrement operators race</h1><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line">i = <span class="number">10</span>; </span><br><span class="line">j = i++ + (i = i - <span class="number">1</span>); </span><br><span class="line">上面代码执行后，j的值可能是<span class="number">18</span>, <span class="number">19</span>, <span class="keyword">or</span> <span class="number">20</span>，无法确定。因为不能保证++/--和+/-操作符的优先级 。</span><br></pre></td></tr></table></figure><h1 id="22-小数求幂"><a href="#22-小数求幂" class="headerlink" title="22. 小数求幂"></a>22. 小数求幂</h1><p>SV允许小数求幂, real**N</p><h1 id="23-Selective-delay-time"><a href="#23-Selective-delay-time" class="headerlink" title="23. Selective delay time"></a>23. Selective delay time</h1><p>SV支持可变动delay. 形式为 #(10:20:40) output = 1’b0; // #(min : typical : max)<br>默认情况下仿真器使用typical值，可通过仿真器的runtime option动态更改.</p><h1 id="24-Global-clocking-block"><a href="#24-Global-clocking-block" class="headerlink" title="24. Global clocking block"></a>24. Global clocking block</h1><p>$global_clock()采用的global clocking block一般取”就近向上”原则进行搜索，找到的第一个global clocking block会被采用。但是有一个例外情况，在sequence，property和checker里使用的$global_clock()会从sequence，property和checker实例化的地方开始就近向上搜索，而不是从其定义的地方。</p><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top();</span><br><span class="line">  sub sub0();</span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> sub();</span><br><span class="line">  <span class="keyword">logic</span> clk_sub;</span><br><span class="line">  <span class="keyword">logic</span> req;</span><br><span class="line">  <span class="keyword">global</span> <span class="keyword">clocking</span> cb_sub @(clk_sub); <span class="keyword">endclocking</span></span><br><span class="line">  <span class="keyword">always</span> @($global_clock) <span class="keyword">begin</span> <span class="comment">// 此处$global_clock采用的是cb_sub</span></span><br><span class="line">    ... </span><br><span class="line">  <span class="keyword">end</span> </span><br><span class="line"></span><br><span class="line">  <span class="comment">// 此处是property的实例化，会就近采用global clocking block cb_sub</span></span><br><span class="line">  <span class="keyword">assert</span> <span class="keyword">property</span> (subsub<span class="variable">.p</span>(req)); </span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> subsub();</span><br><span class="line">  locig clk_subsub;</span><br><span class="line">  <span class="keyword">global</span> <span class="keyword">clocking</span> cb_subsub @(clk_subsub); <span class="keyword">endclocking</span></span><br><span class="line">  <span class="keyword">property</span> p(a); </span><br><span class="line">    <span class="comment">// 此处只是property的定义，并不会做采用任何global clocking block</span></span><br><span class="line">    <span class="comment">// 即使此module里定义了global clocking block也不会采用</span></span><br><span class="line">    @($global_clock) a |=&gt; !a; </span><br><span class="line">  <span class="keyword">endproperty</span> </span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure><h1 id="25-Pass-assign-event-handle"><a href="#25-Pass-assign-event-handle" class="headerlink" title="25. Pass/assign event handle"></a>25. Pass/assign event handle</h1><p>event可以互相赋值，赋值的效果是传递event handle。</p><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">event</span> a;</span><br><span class="line"><span class="keyword">event</span> b;</span><br><span class="line"><span class="comment">// a和b共享一个handle，此后a，b会等价触发。</span></span><br><span class="line"><span class="comment">// 任何等待event的语句如@(event), wait(event.triggered)都是在</span></span><br><span class="line"><span class="comment">// 等待相应event handle触发event。</span></span><br><span class="line">a = b; </span><br><span class="line"></span><br><span class="line"><span class="keyword">fork</span> </span><br><span class="line">  T1: <span class="keyword">forever</span> @ E2; </span><br><span class="line">  T2: <span class="keyword">forever</span> @ E1;</span><br><span class="line">  T3: <span class="keyword">begin</span> </span><br><span class="line">    E2 = E1;</span><br><span class="line">    <span class="keyword">forever</span> -&gt; E2;</span><br><span class="line">  <span class="keyword">end</span> </span><br><span class="line"><span class="keyword">join</span></span><br></pre></td></tr></table></figure><p>上面的例子中触发E2是不会触发T1的，因为handle赋值发生在等待event之后。如果在fork之前赋值，T1是可以被触发的。</p><h1 id="26-Assertion-restriction"><a href="#26-Assertion-restriction" class="headerlink" title="26. Assertion restriction"></a>26. Assertion restriction</h1><p>Restrictions are only used for formal verification as <em>assume</em>. Unlike <em>assume</em> is treated as <em>assert</em> in simulation, restrictions are completely ignored in simulation.</p><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">r1: <span class="keyword">restrict</span> <span class="keyword">property</span> (customized_property);</span><br></pre></td></tr></table></figure><h1 id="27-Large-data-copy-in-assertion"><a href="#27-Large-data-copy-in-assertion" class="headerlink" title="27. Large data copy in assertion"></a>27. Large data copy in assertion</h1><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">bit</span> a;</span><br><span class="line"><span class="keyword">integer</span> b;</span><br><span class="line"><span class="keyword">byte</span> q[$];</span><br><span class="line"></span><br><span class="line"><span class="keyword">property</span> p2;</span><br><span class="line"><span class="keyword">integer</span> l_b;</span><br><span class="line">(<span class="built_in">$rose</span>(a), l_b = b) |-&gt; ##[<span class="number">3</span>:<span class="number">10</span>] q[l_b];</span><br><span class="line"><span class="keyword">endproperty</span></span><br></pre></td></tr></table></figure><p>这种runtime动态确定目标信号的形式很有可能造成整个q都被观测。应尽量避免这种形式。</p><h1 id="28-use-sequence-like-function"><a href="#28-use-sequence-like-function" class="headerlink" title="28. use sequence like function"></a>28. use sequence like function</h1><p>可以通过local inout/output的形参定义的方式使sequence具有改变实参的功能，类似于task/function.</p><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">sequence</span> sub_seq2(<span class="keyword">local</span> <span class="keyword">inout</span> <span class="keyword">int</span> lv);</span><br><span class="line">  (a ##<span class="number">1</span> !a, lv += data_in) ##<span class="number">1</span> (data_out == lv);</span><br><span class="line"><span class="keyword">endsequence</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">sequence</span> seq2;</span><br><span class="line">  <span class="keyword">int</span> v1;</span><br><span class="line">  <span class="comment">// lv is initialized by assigning it the value of v1,</span></span><br><span class="line">  <span class="comment">// when the instance sub_seq2(v1) matches, v1 is assigned the value of lv </span></span><br><span class="line">  (c, v1 = data) ##<span class="number">1</span> sub_seq2(v1);</span><br><span class="line"><span class="keyword">endsequence</span></span><br></pre></td></tr></table></figure><h1 id="29-Cross-coverage"><a href="#29-Cross-coverage" class="headerlink" title="29. Cross coverage"></a>29. Cross coverage</h1><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">int</span> i,j;</span><br><span class="line"></span><br><span class="line"><span class="keyword">covergroup</span> ct;</span><br><span class="line">  <span class="keyword">coverpoint</span> i &#123; <span class="keyword">bins</span> i[] = &#123; [<span class="number">0</span>:<span class="number">1</span>] &#125;; &#125;</span><br><span class="line">  <span class="keyword">coverpoint</span> j &#123; <span class="keyword">bins</span> j[] = &#123; [<span class="number">0</span>:<span class="number">1</span>] &#125;; &#125;</span><br><span class="line">  x2: <span class="keyword">cross</span> i,j &#123;</span><br><span class="line">    <span class="keyword">bins</span> i_zero = <span class="keyword">binsof</span>(i) <span class="keyword">intersect</span> &#123; <span class="number">0</span> &#125;;</span><br><span class="line">  &#125;</span><br><span class="line"><span class="keyword">endgroup</span></span><br></pre></td></tr></table></figure><p>x2最终产生的产生的bin为: i_zero, &lt;i[1],j[0]&gt;, &lt;i[1],j[1]&gt;<br>在cross中显式地定义一个bins并不会删除其他自动生成的bin，其他自动生成的bin还会保留，除非用ignore_bin删除它们.</p><h1 id="Reference"><a href="#Reference" class="headerlink" title="Reference"></a>Reference</h1><ol><li>systemverilog-IEEE.std.1800-2017</li></ol></div><div><ul class="post-copyright"><li class="post-copyright-author"> <strong>Post author:</strong> winter leaf</li><li class="post-copyright-link"> <strong>Post link:</strong> <a href="http://winter-leaf.github.io/Some-subtleties-in-SV/" title="Some subtleties in SV">http://winter-leaf.github.io/Some-subtleties-in-SV/</a></li><li class="post-copyright-license"> <strong>Copyright Notice:</strong> All articles in this blog are licensed under<a href="https://creativecommons.org/licenses/by-nc-sa/4.0/null" rel="noopener" target="_blank"><i class="fa fa-fw fa-creative-commons"></i> BY-NC-SA</a> unless stating additionally. Please indicate the source when reproduce.</li></ul></div><footer class="post-footer"><div class="post-tags"> <a href="/tags/SystemVerilog/" rel="tag"># SystemVerilog</a></div><div class="post-nav"><div class="post-nav-next post-nav-item"><a href="/Regarding-sampling-event-in-SVA/" rel="next" title="Regarding sampling event in SVA"><i class="fa fa-chevron-left"></i> Regarding sampling event in SVA</a></div><span class="post-nav-divider"></span><div class="post-nav-prev post-nav-item"> <a href="/Clocking-block/" rel="prev" title="Clocking block">Clocking block<i class="fa fa-chevron-right"></i></a></div></div></footer></article></div></div></div><div class="toggle sidebar-toggle"><span class="toggle-line toggle-line-first"></span><span class="toggle-line toggle-line-middle"></span><span class="toggle-line toggle-line-last"></span></div><aside class="sidebar"><div class="sidebar-inner"><ul class="sidebar-nav motion-element"><li class="sidebar-nav-toc"> Table of Contents</li><li class="sidebar-nav-overview"> Overview</li></ul><div class="post-toc-wrap sidebar-panel"><div class="post-toc motion-element"><ol class="nav"><li class="nav-item nav-level-1"><a class="nav-link" href="#1-Real-type-conversion"><span class="nav-text">1. Real type conversion</span></a></li><li class="nav-item nav-level-1"><a class="nav-link" href="#2-“-0”-in-String"><span class="nav-text">2. “\0” in String</span></a></li><li class="nav-item nav-level-1"><a class="nav-link" href="#3-enum"><span class="nav-text">3. enum</span></a></li><li class="nav-item nav-level-1"><a class="nav-link" href="#4-Enumeration定义序列命名"><span class="nav-text">4. Enumeration定义序列命名</span></a></li><li class="nav-item nav-level-1"><a class="nav-link" href="#5-可以被当做实参传递"><span class="nav-text">5. $可以被当做实参传递</span></a></li><li class="nav-item nav-level-1"><a class="nav-link" href="#6-const和parameter-localparam的区别"><span class="nav-text">6. const和parameter/localparam的区别</span></a></li><li class="nav-item nav-level-1"><a class="nav-link" href="#7-automatic-program中的变量作用域"><span class="nav-text">7. automatic program中的变量作用域</span></a></li><li class="nav-item nav-level-1"><a class="nav-link" href="#8-type-variable-name-systemverilog-legal-data-type-操作符"><span class="nav-text">8. type(variable_name | systemverilog legal data type)操作符</span></a></li><li class="nav-item nav-level-1"><a class="nav-link" href="#9-real值的二进制转换"><span class="nav-text">9. real值的二进制转换</span></a></li><li class="nav-item nav-level-1"><a class="nav-link" href="#10-Associative-array初始化"><span class="nav-text">10. Associative array初始化</span></a></li><li class="nav-item nav-level-1"><a class="nav-link" href="#11-Queue的几点注意事项"><span class="nav-text">11. Queue的几点注意事项</span></a></li><li class="nav-item nav-level-1"><a class="nav-link" href="#12-Array-method-using-with-condition"><span class="nav-text">12. Array method using with condition</span></a><ol class="nav-child"><li class="nav-item nav-level-2"><a class="nav-link" href="#12-1-sum-of-2-dimensional-array"><span class="nav-text">12.1 sum of 2 dimensional array</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#12-2-‘item’-has-attribute-‘index’"><span class="nav-text">12.2 ‘item’ has attribute ‘index’</span></a></li></ol></li><li class="nav-item nav-level-1"><a class="nav-link" href="#13-Interface-class"><span class="nav-text">13. Interface class</span></a><ol class="nav-child"><li class="nav-item nav-level-2"><a class="nav-link" href="#13-1-哪些东西可以被继承"><span class="nav-text">13.1 哪些东西可以被继承</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#13-2-interface-class-casting"><span class="nav-text">13.2 interface class casting</span></a></li></ol></li><li class="nav-item nav-level-1"><a class="nav-link" href="#14-Typedef-class"><span class="nav-text">14. Typedef class</span></a></li><li class="nav-item nav-level-1"><a class="nav-link" href="#15-Wait-statement"><span class="nav-text">15. Wait statement</span></a></li><li class="nav-item nav-level-1"><a class="nav-link" href="#16-iff-可以用在任何条件语句的逻辑表达式后"><span class="nav-text">16. iff 可以用在任何条件语句的逻辑表达式后</span></a></li><li class="nav-item nav-level-1"><a class="nav-link" href="#17-sequence-can-be-used-as-an-event"><span class="nav-text">17. sequence can be used as an event</span></a></li><li class="nav-item nav-level-1"><a class="nav-link" href="#18-disable"><span class="nav-text">18. disable</span></a><ol class="nav-child"><li class="nav-item nav-level-2"><a class="nav-link" href="#18-1-disable-is-only-for-task-and-named-block"><span class="nav-text">18.1 disable is only for task and named block</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#18-2-disable-works-as-continue-in-named-block-in-for-loop"><span class="nav-text">18.2 disable works as continue in named block in for loop</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#18-3-disable-name和return的区别"><span class="nav-text">18.3 disable name和return的区别:</span></a></li></ol></li><li class="nav-item nav-level-1"><a class="nav-link" href="#19-Fine-grained-process-control"><span class="nav-text">19. Fine grained process control</span></a><ol class="nav-child"><li class="nav-item nav-level-2"><a class="nav-link" href="#19-1-usage-example"><span class="nav-text">19.1 usage example</span></a></li></ol></li><li class="nav-item nav-level-1"><a class="nav-link" href="#19-2-process-kill-与disable-fork的区别"><span class="nav-text">19.2 process.kill()与disable fork的区别</span></a></li><li class="nav-item nav-level-1"><a class="nav-link" href="#20-a-0和a-0"><span class="nav-text">20. a/0和a%0</span></a><ol class="nav-child"><li class="nav-item nav-level-2"><a class="nav-link" href="#20-1-除数为0"><span class="nav-text">20.1 除数为0</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#20-2-取余时，被除数或除数为负数"><span class="nav-text">20.2 取余时，被除数或除数为负数</span></a></li></ol></li><li class="nav-item nav-level-1"><a class="nav-link" href="#21-Increment-and-decrement-operators-race"><span class="nav-text">21. Increment and decrement operators race</span></a></li><li class="nav-item nav-level-1"><a class="nav-link" href="#22-小数求幂"><span class="nav-text">22. 小数求幂</span></a></li><li class="nav-item nav-level-1"><a class="nav-link" href="#23-Selective-delay-time"><span class="nav-text">23. Selective delay time</span></a></li><li class="nav-item nav-level-1"><a class="nav-link" href="#24-Global-clocking-block"><span class="nav-text">24. Global clocking block</span></a></li><li class="nav-item nav-level-1"><a class="nav-link" href="#25-Pass-assign-event-handle"><span class="nav-text">25. Pass/assign event handle</span></a></li><li class="nav-item nav-level-1"><a class="nav-link" href="#26-Assertion-restriction"><span class="nav-text">26. Assertion restriction</span></a></li><li class="nav-item nav-level-1"><a class="nav-link" href="#27-Large-data-copy-in-assertion"><span class="nav-text">27. Large data copy in assertion</span></a></li><li class="nav-item nav-level-1"><a class="nav-link" href="#28-use-sequence-like-function"><span class="nav-text">28. use sequence like function</span></a></li><li class="nav-item nav-level-1"><a class="nav-link" href="#29-Cross-coverage"><span class="nav-text">29. Cross coverage</span></a></li><li class="nav-item nav-level-1"><a class="nav-link" href="#Reference"><span class="nav-text">Reference</span></a></li></ol></div></div><div class="site-overview-wrap sidebar-panel"><div class="site-author motion-element" itemprop="author" itemscope itemtype="http://schema.org/Person"> <img class="site-author-image" itemprop="image" alt="winter leaf" src="/images/avatar.jpeg"><p class="site-author-name" itemprop="name">winter leaf</p><div class="site-description" itemprop="description">Batman, if you don't believe it then superman</div></div><div class="site-state-wrap motion-element"><nav class="site-state"><div class="site-state-item site-state-posts"> <a href="/archives/"><span class="site-state-item-count">35</span> <span class="site-state-item-name">posts</span></a></div><div class="site-state-item site-state-categories"> <span class="site-state-item-count">9</span> <span class="site-state-item-name">categories</span></div><div class="site-state-item site-state-tags"> <span class="site-state-item-count">15</span> <span class="site-state-item-name">tags</span></div></nav></div></div></div></aside><div id="sidebar-dimmer"></div></div></main><footer class="footer"><div class="footer-inner"><div class="copyright"> &copy; <span itemprop="copyrightYear">2021</span><span class="with-love"><i class="fa fa-gamepad"></i></span> <span class="author" itemprop="copyrightHolder">winter leaf</span></div></div></footer></div><script src="/lib/anime.min.js"></script><script src="/lib/velocity/velocity.min.js"></script><script src="/lib/velocity/velocity.ui.min.js"></script><script src="/js/utils.js"></script><script src="/js/motion.js"></script><script src="/js/schemes/muse.js"></script><script src="/js/next-boot.js"></script><script src="/js/local-search.js"></script></body></html>