#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Mon Jan 19 23:03:26 2026
# Process ID         : 233819
# Current directory  : /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1
# Command line       : vivado project_1.xpr
# Log file           : /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/vivado.log
# Journal file       : /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/vivado.jou
# Running On         : audrey-Precision-5520
# Platform           : Ubuntu
# Operating System   : Ubuntu 22.04.5 LTS
# Processor Detail   : Intel(R) Core(TM) i7-7820HQ CPU @ 2.90GHz
# CPU Frequency      : 3501.934 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 16612 MB
# Swap memory        : 2147 MB
# Total Virtual      : 18760 MB
# Available Virtual  : 9692 MB
#-----------------------------------------------------------
start_gui
open_project project_1.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /home/audrey/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /home/audrey/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /home/audrey/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory '/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/ip_repo/SimpleCpu_Mult_1_0'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/ip_repo/SimpleCpu_Mult_1_0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1'.)
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/audrey/Documents/Verilog_course/IP_project/ip_repo/simpleCpu_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/audrey/Xilinx/Vivado/2024.2/data/ip'.
INFO: [Project 1-5579] Found utility IPs instantiated in one or more block designs which have equivalent inline hdl with improved performance and reduced diskspace. It is recommended to migrate these utility IPs to inline hdl using the command upgrade_project -migrate_to_inline_hdl. The utility IPs may be deprecated in future releases. More information on inline hdl is available in UG994.
open_project: Time (s): cpu = 00:00:29 ; elapsed = 00:00:17 . Memory (MB): peak = 8155.777 ; gain = 697.094 ; free physical = 1110 ; free virtual = 9494
update_compile_order -fileset sources_1
open_bd_design {/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file </home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding component instance block -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- user.org:user:simpleCpu:1.0 - simpleCpu_0
Adding component instance block -- xilinx.com:ip:axi_timer:2.0 - axi_timer_0
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - axi_intc_0
Adding component instance block -- user.org:user:MyCpuMult:1.0 - MyCpuMult_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:ila:6.2 - ila_0
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: AMD recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
Successfully read diagram <design_1> from block design file </home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd>
validate_bd_design -force
INFO: [BD 5-943] Reserving offset range <0x4060_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x4000_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x44A0_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x41C0_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M03_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x4120_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M04_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x44A1_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M05_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: SmartConnect design_1_axi_smc_0 is in Low-Area Mode.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
INFO: [xilinx.com:ip:microblaze:11.0-9] /microblaze_0: Setting C_BASE_VECTORS to 0x00000000.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
validate_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 8481.004 ; gain = 0.000 ; free physical = 2132 ; free virtual = 10304
make_wrapper -files [get_files /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
Wrote  : </home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Verilog Output written to : /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
generate_target all [get_files  /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
Verilog Output written to : /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
Exporting to file /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Hardware Definition File /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_ila_0_0/design_1_ila_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
Exporting to file /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 8628.059 ; gain = 0.000 ; free physical = 1968 ; free virtual = 10203
catch { config_ip_cache -export [get_ips -all design_1_axi_smc_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_smc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 55331e234b0be59e to dir: /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.cache/ip/2024.2/5/5/55331e234b0be59e/design_1_axi_smc_0_sim_netlist.vhdl to /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.cache/ip/2024.2/5/5/55331e234b0be59e/design_1_axi_smc_0_stub.vhdl to /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.cache/ip/2024.2/5/5/55331e234b0be59e/design_1_axi_smc_0.dcp to /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.cache/ip/2024.2/5/5/55331e234b0be59e/design_1_axi_smc_0_stub.v to /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.cache/ip/2024.2/5/5/55331e234b0be59e/design_1_axi_smc_0_sim_netlist.v to /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.v
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_smc_0, cache-ID = 55331e234b0be59e; cache size = 57.682 MB.
catch { config_ip_cache -export [get_ips -all design_1_ila_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_ila_0_0
export_ip_user_files -of_objects [get_files /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_ila_0_0_synth_1 -jobs 2
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_ila_0_0
[Mon Jan 19 23:13:04 2026] Launched design_1_ila_0_0_synth_1...
Run output will be captured here: /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.runs/design_1_ila_0_0_synth_1/runme.log
export_simulation -lib_map_path [list {modelsim=/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.cache/compile_simlib/modelsim} {questa=/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.cache/compile_simlib/questa} {xcelium=/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.cache/compile_simlib/xcelium} {vcs=/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.cache/compile_simlib/vcs} {riviera=/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.cache/compile_simlib/riviera}] -of_objects [get_files /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files -ipstatic_source_dir /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
INFO: [Vivado 12-8217] Implementation run is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-run implementation and re-generate bitstream/PDI before doing hardware export.
write_hw_platform -fixed -include_bit -force -file /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/design_1_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/design_1_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/design_1_wrapper.xsa
INFO: [Hsi 55-2053] elapsed time for repository (/home/audrey/Xilinx/Vivado/2024.2/data/embeddedsw) loading 0 seconds
write_bd_tcl -force /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/design_1.tcl
WARNING: [BD 41-2937] The design that will be created by this Tcl script contains the following user IPs:
/simpleCpu_0, /MyCpuMult_0
Please add the following user repository(s):
/home/audrey/Documents/Verilog_course/IP_project/ip_repo/simpleCpu_1_0
/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd
before sourcing this Tcl script or use write_project_tcl.
INFO: [BD 5-148] Tcl file written out </home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/design_1.tcl>.

file copy -force /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.runs/impl_1/design_1_wrapper.bit /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/bitstream.bit
write_bd_tcl -force /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/design_1.tcl
WARNING: [BD 41-2937] The design that will be created by this Tcl script contains the following user IPs:
/simpleCpu_0, /MyCpuMult_0
Please add the following user repository(s):
/home/audrey/Documents/Verilog_course/IP_project/ip_repo/simpleCpu_1_0
/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd
before sourcing this Tcl script or use write_project_tcl.
INFO: [BD 5-148] Tcl file written out </home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/design_1.tcl>.

reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.runs/synth_1/design_1_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Jan 19 23:24:49 2026] Launched synth_1...
Run output will be captured here: /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.runs/synth_1/runme.log
[Mon Jan 19 23:24:49 2026] Launched impl_1...
Run output will be captured here: /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.runs/impl_1/runme.log
file copy -force /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.runs/impl_1/design_1_wrapper.bit /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/bitstream.bit
write_hw_platform -fixed -include_bit -force -file /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/design_1_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/design_1_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/design_1_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 9318.512 ; gain = 0.000 ; free physical = 3413 ; free virtual = 8913
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.2
  **** Build date : Oct 29 2024 at 10:16:47
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.2.0
  ****** Build date   : Oct 30 2024-14:19:07
    **** Build number : 2024.2.1730312347
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2026 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/887404240556A
set_property PROGRAM.FILE {/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7s50_0]
set_property PROBES.FILE {/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7s50_0]
current_hw_device [get_hw_devices xc7s50_0]
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1435] Device xc7s50 (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-2302] Device xc7s50 (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'b1 [get_hw_probes design_1_i/axi_smc_M01_AXI_WVALID -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2026-Jan-19 23:43:35
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2026-Jan-19 23:43:35
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/887404240556A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/887404240556A
INFO: [Labtools 27-1435] Device xc7s50 (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-2302] Device xc7s50 (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2026-Jan-19 23:45:29
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2026-Jan-19 23:45:47
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property TRIGGER_COMPARE_VALUE eq1'b1 [get_hw_probes design_1_i/axi_smc_M01_AXI_WREADY -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2026-Jan-19 23:50:16
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2026-Jan-19 23:50:16
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {design_1_i/axi_smc_M01_AXI_WVALID} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2026-Jan-20 00:08:39
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2026-Jan-20 00:08:39
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2026-Jan-20 00:11:42
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2026-Jan-20 00:11:42
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2026-Jan-20 00:15:51
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/887404240556A
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jan 20 12:40:31 2026...
