{"lc": 1, "type": "constructor", "id": ["langchain", "schema", "document", "Document"], "kwargs": {"metadata": {"source": "/home/guanzhideng145/research/ip_portal/patent_kg/patents/1235_US20240143524A1.pdf"}, "page_content": "of\n\nor\n\n16. The processor of claim 13, wherein the point-wise addition module is arranged to operate according to a PWA finite state transition with following states:\n\nreceiving at least two polynomials from an input FIFO of the hardware processor to RAM in two adders in the PWA module in a read state;\n\ncompleting point-wise addition, then writing computation results to the output FIFO of the hardware processor in an addition-writing-state; and\n\nafter carrying out reading, computing, and writing com- putation data in a pipelined manner, returning the point-wise addition module in an idle state;\n\nwherein in the addition-writing-state, the point-wise addi- tion module is arranged to perform subtraction by adding negative representation of one of the two polynomials another one.\n\na\n\nto\n\n17. The processor of claim 16, wherein the PWA finite state transition further includes an addition state in which more than two sets of polynomials are added by performing point-wise addition before the point-wise addition module entering the addition-writing-state.\n\n18. The processor of claim 12, wherein the plurality hardware accelerator modules includes a hash module arranged to perform a plurality of operations related hashing of computation results.\n\nof\n\nto\n\nUS 2024/0143524 Al\n\n19. The processor of claim 18, wherein the hash module a SHAKE module arranged to perform SHA-3 related PRNG functions and sampling functions.\n\nis\n\n20. The processor of claim 1, wherein the cryptosystem is Dilithium-based cryptosystem.\n\na\n\nek Ok kk\n\n16\n\nMay 2, 2024", "type": "Document"}}