Netlist file: counter.net   Architecture file: vpr_6_10_16_16_160_x5_y5.xml
Array size: 5 x 5 logic blocks
	
#block type		block name			x		y	subblk	block number
#----------		----------			--		--	------	------------
top_level       n66_1			1		1		0		#0
sub_level       top^FF_NODE~5		0		0	
sub_level       top^FF_NODE~6		0		1	
sub_level       top^FF_NODE~9		0		2	
sub_level       top^FF_NODE~10		0		3	
sub_level       top^FF_NODE~11		0		4	
sub_level       top^FF_NODE~12		0		5	
sub_level       n60			0		6	
sub_level       n86			0		7	
sub_level       n81			0		8	
sub_level       n66_1			0		9	
top_level       top^FF_NODE~16		2		1		0		#1
sub_level       (null)		0		0	
sub_level       (null)		0		1	
sub_level       (null)		0		2	
sub_level       (null)		0		3	
sub_level       top^FF_NODE~13		0		4	
sub_level       top^FF_NODE~14		0		5	
sub_level       n57			0		6	
sub_level       top^FF_NODE~15		0		7	
sub_level       top^FF_NODE~16		0		8	
sub_level       n64			0		9	
top_level       top^d_en		1		0		5		#2
sub_level       top^d_en		0		0	
top_level       top^rst			2		0		5		#3
sub_level       top^rst			0		0	
top_level       out:top^d_out~11		0		1		7		#4
sub_level       out:top^d_out~11		0		0	
top_level       out:top^d_out~10		0		1		6		#5
sub_level       out:top^d_out~10		0		0	
top_level       out:top^d_out~3		0		1		0		#6
sub_level       out:top^d_out~3		0		0	
top_level       out:top^d_out~9		1		0		3		#7
sub_level       out:top^d_out~9		0		0	
top_level       out:top^d_out~8		1		0		1		#8
sub_level       out:top^d_out~8		0		0	
top_level       out:top^d_out~2		0		1		5		#9
sub_level       out:top^d_out~2		0		0	
top_level       out:top^d_out~7		1		0		0		#10
sub_level       out:top^d_out~7		0		0	
top_level       out:top^d_out~6		0		1		2		#11
sub_level       out:top^d_out~6		0		0	
top_level       out:top^d_out~1		2		0		4		#12
sub_level       out:top^d_out~1		0		0	
top_level       out:top^d_out~5		0		1		3		#13
sub_level       out:top^d_out~5		0		0	
top_level       out:top^d_out~4		0		1		1		#14
sub_level       out:top^d_out~4		0		0	
top_level       out:top^d_out~0		0		1		4		#15
sub_level       out:top^d_out~0		0		0	
top_level       top^clock		3		0		3		#16
sub_level       top^clock		0		0	
