{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713692147325 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713692147331 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 21 17:35:47 2024 " "Processing started: Sun Apr 21 17:35:47 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713692147331 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713692147331 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uart -c uart " "Command: quartus_map --read_settings_files=on --write_settings_files=off uart -c uart" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713692147332 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1713692147719 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1713692147719 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "SPI.qsys " "Elaborating Platform Designer system entity \"SPI.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713692159395 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.04.21.17:36:04 Progress: Loading MY_UART/SPI.qsys " "2024.04.21.17:36:04 Progress: Loading MY_UART/SPI.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713692164702 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.04.21.17:36:07 Progress: Reading input file " "2024.04.21.17:36:07 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713692167019 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.04.21.17:36:07 Progress: Adding clk_0 \[clock_source 18.0\] " "2024.04.21.17:36:07 Progress: Adding clk_0 \[clock_source 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713692167092 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.04.21.17:36:08 Progress: Parameterizing module clk_0 " "2024.04.21.17:36:08 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713692168119 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.04.21.17:36:08 Progress: Adding spislave_0 \[spislave 18.0\] " "2024.04.21.17:36:08 Progress: Adding spislave_0 \[spislave 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713692168123 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.04.21.17:36:09 Progress: Parameterizing module spislave_0 " "2024.04.21.17:36:09 Progress: Parameterizing module spislave_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713692169536 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.04.21.17:36:09 Progress: Building connections " "2024.04.21.17:36:09 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713692169537 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.04.21.17:36:09 Progress: Parameterizing connections " "2024.04.21.17:36:09 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713692169567 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.04.21.17:36:09 Progress: Validating " "2024.04.21.17:36:09 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713692169568 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.04.21.17:36:09 Progress: Done reading input file " "2024.04.21.17:36:09 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713692169626 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SPI: Generating SPI \"SPI\" for QUARTUS_SYNTH " "SPI: Generating SPI \"SPI\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713692171864 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Spislave_0: \"SPI\" instantiated spislave \"spislave_0\" " "Spislave_0: \"SPI\" instantiated spislave \"spislave_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713692176502 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"SPI\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"SPI\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713692176511 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SPI: Done \"SPI\" with 3 modules, 5 files " "SPI: Done \"SPI\" with 3 modules, 5 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713692176513 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "SPI.qsys " "Finished elaborating Platform Designer system entity \"SPI.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713692177227 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "unnamed.qsys " "Elaborating Platform Designer system entity \"unnamed.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713692177232 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.04.21.17:36:22 Progress: Loading MY_UART/unnamed.qsys " "2024.04.21.17:36:22 Progress: Loading MY_UART/unnamed.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713692182190 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.04.21.17:36:24 Progress: Reading input file " "2024.04.21.17:36:24 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713692184148 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.04.21.17:36:24 Progress: Adding clk_0 \[clock_source 18.0\] " "2024.04.21.17:36:24 Progress: Adding clk_0 \[clock_source 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713692184224 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.04.21.17:36:25 Progress: Parameterizing module clk_0 " "2024.04.21.17:36:25 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713692185172 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.04.21.17:36:25 Progress: Adding rs232_0 \[altera_up_avalon_rs232 17.1\] " "2024.04.21.17:36:25 Progress: Adding rs232_0 \[altera_up_avalon_rs232 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713692185174 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.04.21.17:36:25 Progress: Parameterizing module rs232_0 " "2024.04.21.17:36:25 Progress: Parameterizing module rs232_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713692185334 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.04.21.17:36:25 Progress: Building connections " "2024.04.21.17:36:25 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713692185335 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.04.21.17:36:25 Progress: Parameterizing connections " "2024.04.21.17:36:25 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713692185364 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.04.21.17:36:25 Progress: Validating " "2024.04.21.17:36:25 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713692185365 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.04.21.17:36:25 Progress: Done reading input file " "2024.04.21.17:36:25 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713692185780 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Unnamed: Generating unnamed \"unnamed\" for QUARTUS_SYNTH " "Unnamed: Generating unnamed \"unnamed\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713692187969 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rs232_0: Starting Generation of RS232 UART " "Rs232_0: Starting Generation of RS232 UART" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713692191505 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rs232_0: \"unnamed\" instantiated altera_up_avalon_rs232 \"rs232_0\" " "Rs232_0: \"unnamed\" instantiated altera_up_avalon_rs232 \"rs232_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713692191595 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"unnamed\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"unnamed\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713692191617 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Unnamed: Done \"unnamed\" with 3 modules, 9 files " "Unnamed: Done \"unnamed\" with 3 modules, 9 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713692191619 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "unnamed.qsys " "Finished elaborating Platform Designer system entity \"unnamed.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713692192371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/ip_uart.v 0 0 " "Found 0 design units, including 0 entities, in source file output_files/ip_uart.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713692192389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.v 1 1 " "Found 1 design units, including 1 entities, in source file uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "uart.v" "" { Text "E:/FPGA_FILE/MY_UART/uart.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713692192393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713692192393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk.v 1 1 " "Found 1 design units, including 1 entities, in source file clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk " "Found entity 1: clk" {  } { { "clk.v" "" { Text "E:/FPGA_FILE/MY_UART/clk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713692192395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713692192395 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\"; \"end\" without \"begin\"  uart_tx.v(71) " "Verilog HDL syntax error at uart_tx.v(71) near text: \"end\"; \"end\" without \"begin\" . Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "output_files/uart_tx.v" "" { Text "E:/FPGA_FILE/MY_UART/output_files/uart_tx.v" 71 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1713692192397 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "uart_tx uart_tx.v(1) " "Ignored design unit \"uart_tx\" at uart_tx.v(1) due to previous errors" {  } { { "output_files/uart_tx.v" "" { Text "E:/FPGA_FILE/MY_UART/output_files/uart_tx.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1713692192397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/uart_tx.v 0 0 " "Found 0 design units, including 0 entities, in source file output_files/uart_tx.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713692192398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "output_files/uart_rx.v" "" { Text "E:/FPGA_FILE/MY_UART/output_files/uart_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713692192400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713692192400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_tx " "Found entity 1: spi_tx" {  } { { "spi_tx.v" "" { Text "E:/FPGA_FILE/MY_UART/spi_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713692192402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713692192402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_rx " "Found entity 1: spi_rx" {  } { { "spi_rx.v" "" { Text "E:/FPGA_FILE/MY_UART/spi_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713692192404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713692192404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ad9226_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file ad9226_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 AD9226_CLK " "Found entity 1: AD9226_CLK" {  } { { "AD9226_CLK.v" "" { Text "E:/FPGA_FILE/MY_UART/AD9226_CLK.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713692192408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713692192408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/spi/spi.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/spi/spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI " "Found entity 1: SPI" {  } { { "db/ip/spi/spi.v" "" { Text "E:/FPGA_FILE/MY_UART/db/ip/spi/spi.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713692192410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713692192410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/spi/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/spi/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/spi/submodules/altera_reset_controller.v" "" { Text "E:/FPGA_FILE/MY_UART/db/ip/spi/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713692192414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713692192414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/spi/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/spi/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/spi/submodules/altera_reset_synchronizer.v" "" { Text "E:/FPGA_FILE/MY_UART/db/ip/spi/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713692192416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713692192416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/spi/submodules/spiphyslave.v 6 6 " "Found 6 design units, including 6 entities, in source file db/ip/spi/submodules/spiphyslave.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPIPhy " "Found entity 1: SPIPhy" {  } { { "db/ip/spi/submodules/spiphyslave.v" "" { Text "E:/FPGA_FILE/MY_UART/db/ip/spi/submodules/spiphyslave.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713692192421 ""} { "Info" "ISGN_ENTITY_NAME" "2 MOSIctl " "Found entity 2: MOSIctl" {  } { { "db/ip/spi/submodules/spiphyslave.v" "" { Text "E:/FPGA_FILE/MY_UART/db/ip/spi/submodules/spiphyslave.v" 267 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713692192421 ""} { "Info" "ISGN_ENTITY_NAME" "3 MISOctl " "Found entity 3: MISOctl" {  } { { "db/ip/spi/submodules/spiphyslave.v" "" { Text "E:/FPGA_FILE/MY_UART/db/ip/spi/submodules/spiphyslave.v" 482 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713692192421 ""} { "Info" "ISGN_ENTITY_NAME" "4 spi_phy_internal_altera_avalon_st_idle_remover " "Found entity 4: spi_phy_internal_altera_avalon_st_idle_remover" {  } { { "db/ip/spi/submodules/spiphyslave.v" "" { Text "E:/FPGA_FILE/MY_UART/db/ip/spi/submodules/spiphyslave.v" 625 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713692192421 ""} { "Info" "ISGN_ENTITY_NAME" "5 spi_phy_internal_altera_avalon_st_idle_inserter " "Found entity 5: spi_phy_internal_altera_avalon_st_idle_inserter" {  } { { "db/ip/spi/submodules/spiphyslave.v" "" { Text "E:/FPGA_FILE/MY_UART/db/ip/spi/submodules/spiphyslave.v" 688 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713692192421 ""} { "Info" "ISGN_ENTITY_NAME" "6 single_output_pipeline_stage " "Found entity 6: single_output_pipeline_stage" {  } { { "db/ip/spi/submodules/spiphyslave.v" "" { Text "E:/FPGA_FILE/MY_UART/db/ip/spi/submodules/spiphyslave.v" 751 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713692192421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713692192421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unnamed/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unnamed/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/unnamed/submodules/altera_reset_controller.v" "" { Text "E:/FPGA_FILE/MY_UART/db/ip/unnamed/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713692192424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713692192424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unnamed/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unnamed/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/unnamed/submodules/altera_reset_synchronizer.v" "" { Text "E:/FPGA_FILE/MY_UART/db/ip/unnamed/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713692192427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713692192427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unnamed/submodules/altera_up_rs232_counters.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unnamed/submodules/altera_up_rs232_counters.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_counters " "Found entity 1: altera_up_rs232_counters" {  } { { "db/ip/unnamed/submodules/altera_up_rs232_counters.v" "" { Text "E:/FPGA_FILE/MY_UART/db/ip/unnamed/submodules/altera_up_rs232_counters.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713692192429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713692192429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unnamed/submodules/altera_up_rs232_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unnamed/submodules/altera_up_rs232_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_in_deserializer " "Found entity 1: altera_up_rs232_in_deserializer" {  } { { "db/ip/unnamed/submodules/altera_up_rs232_in_deserializer.v" "" { Text "E:/FPGA_FILE/MY_UART/db/ip/unnamed/submodules/altera_up_rs232_in_deserializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713692192431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713692192431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unnamed/submodules/altera_up_rs232_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unnamed/submodules/altera_up_rs232_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_out_serializer " "Found entity 1: altera_up_rs232_out_serializer" {  } { { "db/ip/unnamed/submodules/altera_up_rs232_out_serializer.v" "" { Text "E:/FPGA_FILE/MY_UART/db/ip/unnamed/submodules/altera_up_rs232_out_serializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713692192434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713692192434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unnamed/submodules/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unnamed/submodules/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_sync_fifo " "Found entity 1: altera_up_sync_fifo" {  } { { "db/ip/unnamed/submodules/altera_up_sync_fifo.v" "" { Text "E:/FPGA_FILE/MY_UART/db/ip/unnamed/submodules/altera_up_sync_fifo.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713692192436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713692192436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unnamed/submodules/unnamed_rs232_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unnamed/submodules/unnamed_rs232_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 unnamed_rs232_0 " "Found entity 1: unnamed_rs232_0" {  } { { "db/ip/unnamed/submodules/unnamed_rs232_0.v" "" { Text "E:/FPGA_FILE/MY_UART/db/ip/unnamed/submodules/unnamed_rs232_0.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713692192439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713692192439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unnamed/unnamed.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unnamed/unnamed.v" { { "Info" "ISGN_ENTITY_NAME" "1 unnamed " "Found entity 1: unnamed" {  } { { "db/ip/unnamed/unnamed.v" "" { Text "E:/FPGA_FILE/MY_UART/db/ip/unnamed/unnamed.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713692192442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713692192442 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4720 " "Peak virtual memory: 4720 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713692192505 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Apr 21 17:36:32 2024 " "Processing ended: Sun Apr 21 17:36:32 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713692192505 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:45 " "Elapsed time: 00:00:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713692192505 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713692192505 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713692192505 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713692193163 ""}
