#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x13ff0e390 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x13ff0f710 .scope module, "audio_timing_tb" "audio_timing_tb" 3 3;
 .timescale -9 -12;
P_0x13ff0d310 .param/l "AUDIO_CLK_COUNT" 1 3 15, +C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001001000000>;
P_0x13ff0d350 .param/l "AUDIO_RATE" 0 3 9, +C4<00000000000000001010110001000100>;
P_0x13ff0d390 .param/real "CLK_PERIOD" 0 3 10, Cr<m4a12f684bda13000gfc7>; value=37.0370
P_0x13ff0d3d0 .param/l "CLK_RATE" 0 3 8, +C4<00000001100110111111110011000000>;
P_0x13ff0d410 .param/l "I2S_BCLK_COUNT" 1 3 13, +C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001001>;
P_0x13ff0d450 .param/l "I2S_LRCLK_COUNT" 1 3 14, +C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100000>;
v0x6000010c5320_0 .net "audio_clk", 0 0, L_0x6000009c67d0;  1 drivers
v0x6000010c53b0_0 .var/i "audio_clk_count", 31 0;
v0x6000010c5440_0 .var/i "bclk_toggle_count", 31 0;
v0x6000010c54d0_0 .var "clk", 0 0;
v0x6000010c5560_0 .var "data_bit", 0 0;
v0x6000010c55f0_0 .var "data_buf", 31 0;
v0x6000010c5680_0 .var "data_shift", 15 0;
v0x6000010c5710_0 .var "data_word", 15 0;
v0x6000010c57a0_0 .net "i2s_bclk", 0 0, L_0x6000009c6840;  1 drivers
v0x6000010c5830_0 .net "i2s_data_load_strobe", 0 0, L_0x6000009c6a00;  1 drivers
v0x6000010c58c0_0 .net "i2s_data_shift_strobe", 0 0, L_0x6000009c6990;  1 drivers
v0x6000010c5950_0 .net "i2s_lrclk", 0 0, L_0x6000009c6920;  1 drivers
v0x6000010c59e0_0 .var/i "load_strobe_count", 31 0;
v0x6000010c5a70_0 .var/i "lrclk_toggle_count", 31 0;
v0x6000010c5b00_0 .var "prev_audio_clk", 0 0;
v0x6000010c5b90_0 .var "prev_i2s_bclk", 0 0;
v0x6000010c5c20_0 .var "prev_i2s_lrclk", 0 0;
v0x6000010c5cb0_0 .var "reset", 0 0;
v0x6000010c5d40_0 .var/i "shift_strobe_count", 31 0;
E_0x6000037ce700 .event posedge, v0x6000010c4b40_0;
E_0x6000037ce740 .event posedge, v0x6000010c4cf0_0;
S_0x13ff10cb0 .scope begin, "$unm_blk_28" "$unm_blk_28" 3 135, 3 135 0, S_0x13ff0f710;
 .timescale -9 -12;
v0x6000010c45a0_0 .var/real "bclk_to_lrclk_ratio", 0 0;
S_0x13ff0fcd0 .scope module, "dut" "audio_timing" 3 35, 4 6 0, S_0x13ff0f710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "audio_clk";
    .port_info 3 /OUTPUT 1 "i2s_bclk";
    .port_info 4 /OUTPUT 1 "i2s_lrclk";
    .port_info 5 /OUTPUT 1 "i2s_data_shift_strobe";
    .port_info 6 /OUTPUT 1 "i2s_data_load_strobe";
P_0x13ff06db0 .param/l "ACC_WIDTH" 1 4 35, C4<00000000000000000000000000011001>;
P_0x13ff06df0 .param/l "AUDIO_RATE" 0 4 8, C4<00000000000000001010110001000100>;
P_0x13ff06e30 .param/l "BCLK_EDGE_HZ" 1 4 30, C4<00000000001010110001000100000000>;
P_0x13ff06e70 .param/l "BCLK_HZ" 1 4 29, C4<00000000000101011000100010000000>;
P_0x13ff06eb0 .param/l "BCLK_PER_LRCLK" 0 4 11, C4<00000000000000000000000000100000>;
P_0x13ff06ef0 .param/l "BITS_PER_SAMPLE" 0 4 9, C4<00000000000000000000000000010000>;
P_0x13ff06f30 .param/l "CLK_RATE" 0 4 7, C4<00000001100110111111110011000000>;
P_0x13ff06f70 .param/l "FS_HZ" 1 4 27, C4<00000000000000001010110001000100>;
P_0x13ff06fb0 .param/l "I2S_STANDARD" 0 4 12, C4<1>;
P_0x13ff06ff0 .param/l "LR_EDGE_HZ" 1 4 28, C4<00000000000000010101100010001000>;
L_0x6000009c67d0 .functor BUFZ 1, v0x6000010c4c60_0, C4<0>, C4<0>, C4<0>;
L_0x6000009c6840 .functor BUFZ 1, v0x6000010c4ab0_0, C4<0>, C4<0>, C4<0>;
L_0x6000009c6920 .functor BUFZ 1, v0x6000010c5200_0, C4<0>, C4<0>, C4<0>;
L_0x6000009c6990 .functor BUFZ 1, v0x6000010c4990_0, C4<0>, C4<0>, C4<0>;
L_0x6000009c6a00 .functor BUFZ 1, v0x6000010c5050_0, C4<0>, C4<0>, C4<0>;
v0x6000010c4630_0 .var "acc_bedge", 25 0;
v0x6000010c46c0_0 .var "acc_fs", 25 0;
v0x6000010c4750_0 .var "acc_lr", 25 0;
v0x6000010c47e0_0 .var "acc_next", 25 0;
v0x6000010c4870_0 .net "audio_clk", 0 0, L_0x6000009c67d0;  alias, 1 drivers
v0x6000010c4900_0 .var "b_edge_pulse", 0 0;
v0x6000010c4990_0 .var "b_fall_pulse", 0 0;
v0x6000010c4a20_0 .var "bclk_prev", 0 0;
v0x6000010c4ab0_0 .var "bclk_r", 0 0;
v0x6000010c4b40_0 .net "clk", 0 0, v0x6000010c54d0_0;  1 drivers
v0x6000010c4bd0_0 .var "delay_counter", 1 0;
v0x6000010c4c60_0 .var "fs_pulse_r", 0 0;
v0x6000010c4cf0_0 .net "i2s_bclk", 0 0, L_0x6000009c6840;  alias, 1 drivers
v0x6000010c4d80_0 .net "i2s_data_load_strobe", 0 0, L_0x6000009c6a00;  alias, 1 drivers
v0x6000010c4e10_0 .net "i2s_data_shift_strobe", 0 0, L_0x6000009c6990;  alias, 1 drivers
v0x6000010c4ea0_0 .net "i2s_lrclk", 0 0, L_0x6000009c6920;  alias, 1 drivers
v0x6000010c4f30_0 .var "load_pending_lj", 0 0;
v0x6000010c4fc0_0 .var "load_pending_std", 0 0;
v0x6000010c5050_0 .var "load_strobe_r", 0 0;
v0x6000010c50e0_0 .var "lr_edge_pulse", 0 0;
v0x6000010c5170_0 .var "lrclk_prev", 0 0;
v0x6000010c5200_0 .var "lrclk_r", 0 0;
v0x6000010c5290_0 .net "reset", 0 0, v0x6000010c5cb0_0;  1 drivers
E_0x6000037cea40 .event posedge, v0x6000010c5290_0, v0x6000010c4b40_0;
    .scope S_0x13ff0fcd0;
T_0 ;
    %wait E_0x6000037cea40;
    %load/vec4 v0x6000010c5290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 26;
    %assign/vec4 v0x6000010c46c0_0, 0;
    %pushi/vec4 0, 0, 26;
    %assign/vec4 v0x6000010c4750_0, 0;
    %pushi/vec4 0, 0, 26;
    %assign/vec4 v0x6000010c4630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000010c4c60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000010c5200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000010c5170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000010c4ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000010c4a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000010c50e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000010c4900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000010c4990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000010c4fc0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000010c4bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000010c4f30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000010c5050_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000010c4c60_0, 0;
    %load/vec4 v0x6000010c46c0_0;
    %pad/u 32;
    %addi 44100, 0, 32;
    %pad/u 26;
    %store/vec4 v0x6000010c47e0_0, 0, 26;
    %load/vec4 v0x6000010c47e0_0;
    %pad/u 32;
    %cmpi/u 27000000, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_0.2, 5;
    %load/vec4 v0x6000010c47e0_0;
    %pad/u 32;
    %subi 27000000, 0, 32;
    %pad/u 26;
    %assign/vec4 v0x6000010c46c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000010c4c60_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x6000010c47e0_0;
    %assign/vec4 v0x6000010c46c0_0, 0;
T_0.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000010c50e0_0, 0;
    %load/vec4 v0x6000010c4750_0;
    %pad/u 32;
    %addi 88200, 0, 32;
    %pad/u 26;
    %store/vec4 v0x6000010c47e0_0, 0, 26;
    %load/vec4 v0x6000010c47e0_0;
    %pad/u 32;
    %cmpi/u 27000000, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_0.4, 5;
    %load/vec4 v0x6000010c47e0_0;
    %pad/u 32;
    %subi 27000000, 0, 32;
    %pad/u 26;
    %assign/vec4 v0x6000010c4750_0, 0;
    %load/vec4 v0x6000010c5200_0;
    %inv;
    %assign/vec4 v0x6000010c5200_0, 0;
    %load/vec4 v0x6000010c5200_0;
    %assign/vec4 v0x6000010c50e0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x6000010c47e0_0;
    %assign/vec4 v0x6000010c4750_0, 0;
T_0.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000010c4900_0, 0;
    %load/vec4 v0x6000010c4630_0;
    %pad/u 32;
    %addi 2822400, 0, 32;
    %pad/u 26;
    %store/vec4 v0x6000010c47e0_0, 0, 26;
    %load/vec4 v0x6000010c47e0_0;
    %pad/u 32;
    %cmpi/u 27000000, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_0.6, 5;
    %load/vec4 v0x6000010c47e0_0;
    %pad/u 32;
    %subi 27000000, 0, 32;
    %pad/u 26;
    %assign/vec4 v0x6000010c4630_0, 0;
    %load/vec4 v0x6000010c4ab0_0;
    %inv;
    %assign/vec4 v0x6000010c4ab0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000010c4900_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0x6000010c47e0_0;
    %assign/vec4 v0x6000010c4630_0, 0;
T_0.7 ;
    %load/vec4 v0x6000010c5200_0;
    %assign/vec4 v0x6000010c5170_0, 0;
    %load/vec4 v0x6000010c4ab0_0;
    %assign/vec4 v0x6000010c4a20_0, 0;
    %load/vec4 v0x6000010c4a20_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_0.9, 4;
    %load/vec4 v0x6000010c4ab0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.9;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_0.8, 8;
    %load/vec4 v0x6000010c4900_0;
    %and;
T_0.8;
    %assign/vec4 v0x6000010c4990_0, 0;
    %load/vec4 v0x6000010c50e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000010c4fc0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000010c4bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000010c5050_0, 0;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v0x6000010c4fc0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.14, 9;
    %load/vec4 v0x6000010c4900_0;
    %and;
T_0.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.12, 8;
    %load/vec4 v0x6000010c4bd0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x6000010c4bd0_0, 0;
    %load/vec4 v0x6000010c4bd0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_0.15, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000010c5050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000010c4fc0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000010c4bd0_0, 0;
    %jmp T_0.16;
T_0.15 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000010c5050_0, 0;
T_0.16 ;
    %jmp T_0.13;
T_0.12 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000010c5050_0, 0;
T_0.13 ;
T_0.11 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x13ff0f710;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000010c54d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000010c5cb0_0, 0, 1;
    %pushi/vec4 3405691582, 0, 32;
    %store/vec4 v0x6000010c55f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000010c5560_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000010c5680_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000010c5710_0, 0, 16;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000010c5440_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000010c5a70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000010c53b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000010c5d40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000010c59e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000010c5b90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000010c5c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000010c5b00_0, 0, 1;
    %end;
    .thread T_1, $init;
    .scope S_0x13ff0f710;
T_2 ;
    %delay 18519, 0;
    %load/vec4 v0x6000010c54d0_0;
    %inv;
    %store/vec4 v0x6000010c54d0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x13ff0f710;
T_3 ;
    %wait E_0x6000037ce740;
    %load/vec4 v0x6000010c55f0_0;
    %parti/s 1, 31, 6;
    %assign/vec4 v0x6000010c5560_0, 0;
    %load/vec4 v0x6000010c55f0_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x6000010c55f0_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x13ff0f710;
T_4 ;
    %wait E_0x6000037ce700;
    %load/vec4 v0x6000010c58c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x6000010c5680_0;
    %parti/s 15, 0, 2;
    %load/vec4 v0x6000010c5560_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x6000010c5680_0, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x13ff0f710;
T_5 ;
    %wait E_0x6000037ce700;
    %load/vec4 v0x6000010c5830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x6000010c5680_0;
    %assign/vec4 v0x6000010c5710_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x13ff0f710;
T_6 ;
    %wait E_0x6000037ce700;
    %load/vec4 v0x6000010c57a0_0;
    %assign/vec4 v0x6000010c5b90_0, 0;
    %load/vec4 v0x6000010c5950_0;
    %assign/vec4 v0x6000010c5c20_0, 0;
    %load/vec4 v0x6000010c5320_0;
    %assign/vec4 v0x6000010c5b00_0, 0;
    %load/vec4 v0x6000010c5cb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x6000010c57a0_0;
    %load/vec4 v0x6000010c5b90_0;
    %cmp/ne;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x6000010c5440_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x6000010c5440_0, 0;
T_6.2 ;
    %load/vec4 v0x6000010c5950_0;
    %load/vec4 v0x6000010c5c20_0;
    %cmp/ne;
    %jmp/0xz  T_6.4, 4;
    %load/vec4 v0x6000010c5a70_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x6000010c5a70_0, 0;
T_6.4 ;
    %load/vec4 v0x6000010c5320_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.8, 9;
    %load/vec4 v0x6000010c5b00_0;
    %nor/r;
    %and;
T_6.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %load/vec4 v0x6000010c53b0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x6000010c53b0_0, 0;
T_6.6 ;
    %load/vec4 v0x6000010c58c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.9, 8;
    %load/vec4 v0x6000010c5d40_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x6000010c5d40_0, 0;
T_6.9 ;
    %load/vec4 v0x6000010c5830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.11, 8;
    %load/vec4 v0x6000010c59e0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x6000010c59e0_0, 0;
T_6.11 ;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x13ff10cb0;
T_7 ;
    %load/vec4 v0x6000010c5440_0;
    %cvt/rv/s;
    %load/vec4 v0x6000010c5a70_0;
    %cvt/rv/s;
    %div/wr;
    %store/real v0x6000010c45a0_0;
    %end;
    .thread T_7, $init;
    .scope S_0x13ff0f710;
T_8 ;
    %vpi_call/w 3 105 "$dumpfile", "audio_timing_tb.vcd" {0 0 0};
    %vpi_call/w 3 106 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x13ff0f710 {0 0 0};
    %vpi_call/w 3 108 "$display", "=== Audio Timing Testbench ===" {0 0 0};
    %vpi_call/w 3 109 "$display", "CLK_RATE: %d Hz", P_0x13ff0d3d0 {0 0 0};
    %vpi_call/w 3 110 "$display", "AUDIO_RATE: %d Hz", P_0x13ff0d350 {0 0 0};
    %vpi_call/w 3 111 "$display", "Expected I2S_BCLK_COUNT: %d", P_0x13ff0d410 {0 0 0};
    %vpi_call/w 3 112 "$display", "Expected I2S_LRCLK_COUNT: %d", P_0x13ff0d450 {0 0 0};
    %vpi_call/w 3 113 "$display", "Expected AUDIO_CLK_COUNT: %d", P_0x13ff0d310 {0 0 0};
    %vpi_call/w 3 114 "$display", "Clock period: %f ns", P_0x13ff0d390 {0 0 0};
    %delay 370370, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000010c5cb0_0, 0, 1;
    %vpi_call/w 3 119 "$display", "Reset released at time %t", $time {0 0 0};
    %delay 85333333, 0;
    %vpi_call/w 3 127 "$display", "\012=== Results after 4 audio periods ===" {0 0 0};
    %vpi_call/w 3 128 "$display", "BCLK toggles: %d (expected ~%d)", v0x6000010c5440_0, 32'sb00000000000000000000000010000000 {0 0 0};
    %vpi_call/w 3 129 "$display", "LRCLK toggles: %d (expected ~%d)", v0x6000010c5a70_0, 32'sb00000000000000000000000000001000 {0 0 0};
    %vpi_call/w 3 130 "$display", "Audio clock pulses: %d (expected ~%d)", v0x6000010c53b0_0, 32'sb00000000000000000000000000000100 {0 0 0};
    %vpi_call/w 3 131 "$display", "Shift strobes: %d", v0x6000010c5d40_0 {0 0 0};
    %vpi_call/w 3 132 "$display", "Load strobes: %d", v0x6000010c59e0_0 {0 0 0};
    %load/vec4 v0x6000010c5440_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_8.2, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x6000010c5a70_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_8.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %fork t_1, S_0x13ff10cb0;
    %jmp t_0;
    .scope S_0x13ff10cb0;
t_1 ;
    %vpi_call/w 3 137 "$display", "BCLK:LRCLK ratio: %f (expected 16.0)", v0x6000010c45a0_0 {0 0 0};
    %pushi/real 2080374784, 4069; load=15.5000
    %load/real v0x6000010c45a0_0;
    %cmp/wr;
    %flag_or 5, 4;
    %flag_get/vec4 5;
    %jmp/0 T_8.5, 5;
    %load/real v0x6000010c45a0_0;
    %pushi/real 1107296256, 4070; load=16.5000
    %cmp/wr;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_8.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.3, 8;
    %vpi_call/w 3 140 "$display", "\342\234\223 BCLK:LRCLK ratio PASS" {0 0 0};
    %jmp T_8.4;
T_8.3 ;
    %vpi_call/w 3 142 "$display", "\342\234\227 BCLK:LRCLK ratio FAIL" {0 0 0};
T_8.4 ;
    %end;
    .scope S_0x13ff0f710;
t_0 %join;
T_8.0 ;
    %vpi_call/w 3 145 "$display", "\012Simulation completed at time %t", $time {0 0 0};
    %vpi_call/w 3 146 "$finish" {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x13ff0f710;
T_9 ;
    %delay 213333333, 0;
    %vpi_call/w 3 152 "$display", "ERROR: Simulation timeout!" {0 0 0};
    %vpi_call/w 3 153 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "audio_timing_tb.sv";
    "../../../hdl/sound/audio_timing.sv";
