#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Apr 19 16:49:52 2024
# Process ID: 440393
# Current directory: /home/abdul_waheed/Music/FYP
# Command line: vivado
# Log file: /home/abdul_waheed/Music/FYP/vivado.log
# Journal file: /home/abdul_waheed/Music/FYP/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/abdul_waheed/Music/FYP/vivado_gemm/vivado_gemm.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Fri Apr 19 16:50:16 2024] Launched impl_1...
Run output will be captured here: /home/abdul_waheed/Music/FYP/vivado_gemm/vivado_gemm.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:18:37
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AD322CA
set_property PROGRAM.FILE {/home/abdul_waheed/Music/FYP/vivado_gemm/vivado_gemm.runs/impl_1/CEP.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/abdul_waheed/Music/FYP/vivado_gemm/vivado_gemm.runs/impl_1/CEP.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Fri Apr 19 16:55:20 2024] Launched impl_1...
Run output will be captured here: /home/abdul_waheed/Music/FYP/vivado_gemm/vivado_gemm.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/abdul_waheed/Music/FYP/vivado_gemm/vivado_gemm.runs/impl_1/CEP.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse /home/abdul_waheed/Music/FYP/rtl/RISCV_Core/CEP_tb.sv
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292AD322CA
set_property top CEP_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/abdul_waheed/Music/FYP/vivado_gemm/vivado_gemm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CEP_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/abdul_waheed/Music/FYP/vivado_gemm/vivado_gemm.sim/sim_1/behav/xsim/ICACHE.mem'
INFO: [SIM-utils-43] Exported '/home/abdul_waheed/Music/FYP/vivado_gemm/vivado_gemm.sim/sim_1/behav/xsim/DCACHE.mem'
INFO: [SIM-utils-43] Exported '/home/abdul_waheed/Music/FYP/vivado_gemm/vivado_gemm.sim/sim_1/behav/xsim/DCACHE.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/abdul_waheed/Music/FYP/vivado_gemm/vivado_gemm.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj CEP_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/abdul_waheed/Music/FYP/rtl/Common/Config.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2458] undeclared symbol is_opr1_signed, assumed default net type wire [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/ALU.sv:43]
INFO: [VRFC 10-2458] undeclared symbol is_opr2_signed, assumed default net type wire [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/ALU.sv:44]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/Branch_block.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch_block
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/CSR_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSR_reg
INFO: [VRFC 10-2458] undeclared symbol timer_inter_occur, assumed default net type wire [/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/CSR_reg.sv:17]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Decoders/Controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/Decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/Fetch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fetch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/Hazard_detection.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_detection
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/Instrmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instrmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Decoders/LS_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LS_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/abdul_waheed/Music/FYP/rtl/Controller/Load_Ex_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Load_Ex_controller
WARNING: [VRFC 10-756] identifier cs is used before its declaration [/home/abdul_waheed/Music/FYP/rtl/Controller/Load_Ex_controller.sv:42]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/Pipeline_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/RISC_V.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/Regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Decoders/Rocc_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rocc_Controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/abdul_waheed/Music/FYP/rtl/Controller/Store_Controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/abdul_waheed/Music/FYP/rtl/Datapath/accumulator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accumulator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/abdul_waheed/Music/FYP/rtl/Datapath/acum_buffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module acum_buffer
INFO: [VRFC 10-2458] undeclared symbol wr_en_1, assumed default net type wire [/home/abdul_waheed/Music/FYP/rtl/Datapath/acum_buffer.sv:22]
INFO: [VRFC 10-2458] undeclared symbol rd_en_1, assumed default net type wire [/home/abdul_waheed/Music/FYP/rtl/Datapath/acum_buffer.sv:23]
INFO: [VRFC 10-2458] undeclared symbol empty_, assumed default net type wire [/home/abdul_waheed/Music/FYP/rtl/Datapath/acum_buffer.sv:26]
INFO: [VRFC 10-2458] undeclared symbol wr_en_2, assumed default net type wire [/home/abdul_waheed/Music/FYP/rtl/Datapath/acum_buffer.sv:36]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/abdul_waheed/Music/FYP/rtl/Utilities/buffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/abdul_waheed/Music/FYP/rtl/gemm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gemm
INFO: [VRFC 10-2458] undeclared symbol accum_start, assumed default net type wire [/home/abdul_waheed/Music/FYP/rtl/gemm.sv:62]
INFO: [VRFC 10-2458] undeclared symbol prefetch_start, assumed default net type wire [/home/abdul_waheed/Music/FYP/rtl/gemm.sv:167]
INFO: [VRFC 10-2458] undeclared symbol use_store_addr, assumed default net type wire [/home/abdul_waheed/Music/FYP/rtl/gemm.sv:168]
INFO: [VRFC 10-2458] undeclared symbol we_accum_ctrl, assumed default net type wire [/home/abdul_waheed/Music/FYP/rtl/gemm.sv:169]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/abdul_waheed/Music/FYP/rtl/Datapath/gemm_datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gemm_datapath
INFO: [VRFC 10-2458] undeclared symbol valid, assumed default net type wire [/home/abdul_waheed/Music/FYP/rtl/Datapath/gemm_datapath.sv:103]
INFO: [VRFC 10-2458] undeclared symbol accum1_valid, assumed default net type wire [/home/abdul_waheed/Music/FYP/rtl/Datapath/gemm_datapath.sv:136]
INFO: [VRFC 10-2458] undeclared symbol accum2_valid, assumed default net type wire [/home/abdul_waheed/Music/FYP/rtl/Datapath/gemm_datapath.sv:144]
INFO: [VRFC 10-2458] undeclared symbol accum3_valid, assumed default net type wire [/home/abdul_waheed/Music/FYP/rtl/Datapath/gemm_datapath.sv:152]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/abdul_waheed/Music/FYP/rtl/Datapath/gemm_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gemm_decoder
INFO: [VRFC 10-2458] undeclared symbol Tallwave, assumed default net type wire [/home/abdul_waheed/Music/FYP/rtl/Datapath/gemm_decoder.sv:14]
INFO: [VRFC 10-2458] undeclared symbol Widewave, assumed default net type wire [/home/abdul_waheed/Music/FYP/rtl/Datapath/gemm_decoder.sv:15]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/abdul_waheed/Music/FYP/rtl/Datapath/mac.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/abdul_waheed/Music/FYP/rtl/Datapath/memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/abdul_waheed/Music/FYP/rtl/Datapath/memory_mapped.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_mapped
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/mux16x1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux16x1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/abdul_waheed/Music/FYP/rtl/Utilities/muxes.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module muxes
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/abdul_waheed/Music/FYP/rtl/Datapath/pipeline_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/abdul_waheed/Music/FYP/rtl/Datapath/super_sys.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module super_sys
WARNING: [VRFC 10-756] identifier core2_if_en is used before its declaration [/home/abdul_waheed/Music/FYP/rtl/Datapath/super_sys.sv:19]
WARNING: [VRFC 10-756] identifier core2_if_en is used before its declaration [/home/abdul_waheed/Music/FYP/rtl/Datapath/super_sys.sv:20]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/abdul_waheed/Music/FYP/rtl/Datapath/systolic_setup_reverse.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_setup_reverse
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/abdul_waheed/Music/FYP/rtl/Datapath/systolic_setup.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_setup
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/abdul_waheed/Music/FYP/rtl/Datapath/systolic.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/wb_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/abdul_waheed/Music/FYP/rtl/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol is_gemm_addr, assumed default net type wire [/home/abdul_waheed/Music/FYP/rtl/top.sv:47]
INFO: [VRFC 10-2458] undeclared symbol en_gemm_conf, assumed default net type wire [/home/abdul_waheed/Music/FYP/rtl/top.sv:53]
INFO: [VRFC 10-2458] undeclared symbol en_Dmem, assumed default net type wire [/home/abdul_waheed/Music/FYP/rtl/top.sv:54]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/anodecontroller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module anodecontroller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/sevenseg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevenseg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Utilities/x7segb8.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module x7segb8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/Datapath/refreshcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module refreshcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/abdul_waheed/Music/FYP/rtl/Controller/buffer_accum_ctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer_accum_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/abdul_waheed/Music/FYP/rtl/top_gemm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_gemm
INFO: [VRFC 10-2458] undeclared symbol en_gemm_conf, assumed default net type wire [/home/abdul_waheed/Music/FYP/rtl/top_gemm.sv:23]
INFO: [VRFC 10-2458] undeclared symbol en_Dmem, assumed default net type wire [/home/abdul_waheed/Music/FYP/rtl/top_gemm.sv:42]
INFO: [VRFC 10-2458] undeclared symbol is_gemm_addr, assumed default net type wire [/home/abdul_waheed/Music/FYP/rtl/top_gemm.sv:74]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/CEP.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CEP
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/abdul_waheed/Music/FYP/rtl/tb_random_gemm.sv" into library xil_defaultlib
WARNING: [VRFC 10-2421] module Config is previously defined, ignoring this definition [/home/abdul_waheed/Music/FYP/rtl/Common/Config.sv:1]
INFO: [VRFC 10-311] analyzing module tb_random_gemm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/abdul_waheed/Music/FYP/rtl/tb_gemm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_gemm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/abdul_waheed/Music/FYP/rtl/tb_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/abdul_waheed/Music/FYP/rtl/Datapath/memory_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/abdul_waheed/Music/FYP/rtl/RISCV_Core/CEP_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CEP_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/abdul_waheed/Music/FYP/vivado_gemm/vivado_gemm.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/abdul_waheed/Music/FYP/vivado_gemm/vivado_gemm.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto e75ae2da09a94d4a9e308e2309b8f057 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CEP_tb_behav xil_defaultlib.CEP_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/abdul_waheed/Music/FYP/vivado_gemm/vivado_gemm.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Pipeline_reg(WIDTH=1,reset=0)
Compiling module xil_defaultlib.Pipeline_reg(WIDTH=2,reset=0)
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.Instrmem
Compiling module xil_defaultlib.Pipeline_reg
Compiling module xil_defaultlib.Fetch
Compiling module xil_defaultlib.Pipeline_reg(reset=0)
Compiling module xil_defaultlib.Regfile
Compiling module xil_defaultlib.mux16x1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Branch_block
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.LS_controller
Compiling module xil_defaultlib.CSR_reg
Compiling module xil_defaultlib.wb_stage
Compiling module xil_defaultlib.Hazard_detection
Compiling module xil_defaultlib.Rocc_Controller
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.RISC_V
Compiling module xil_defaultlib.x7segb8
Compiling module xil_defaultlib.CEP
Compiling module xil_defaultlib.CEP_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CEP_tb_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /home/abdul_waheed/Music/FYP/vivado_gemm/vivado_gemm.sim/sim_1/behav/xsim/xsim.dir/CEP_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Apr 19 16:57:01 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/abdul_waheed/Music/FYP/vivado_gemm/vivado_gemm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CEP_tb_behav -key {Behavioral:sim_1:Functional:CEP_tb} -tclbatch {CEP_tb.tcl} -view {/home/abdul_waheed/Music/FYP/Vivado/tb_top_behav.wcfg} -view {/home/abdul_waheed/Music/FYP/Vivado/tb_random_gemm_behav.wcfg} -view {/home/abdul_waheed/Music/FYP/Vivado/tb_top_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config /home/abdul_waheed/Music/FYP/Vivado/tb_top_behav.wcfg
WARNING: Simulation object /tb_top/DUT/RISC_V_instance/datapath/Fetch/clk was not found in the design.
WARNING: Simulation object /tb_top/DUT/RISC_V_instance/datapath/Fetch/rst was not found in the design.
WARNING: Simulation object /tb_top/DUT/RISC_V_instance/datapath/Fetch/PC_sel was not found in the design.
WARNING: Simulation object /tb_top/DUT/RISC_V_instance/datapath/Fetch/flush was not found in the design.
WARNING: Simulation object /tb_top/DUT/RISC_V_instance/datapath/Fetch/stall was not found in the design.
WARNING: Simulation object /tb_top/DUT/RISC_V_instance/datapath/Fetch/epc_taken was not found in the design.
WARNING: Simulation object /tb_top/DUT/RISC_V_instance/datapath/Fetch/epc was not found in the design.
WARNING: Simulation object /tb_top/DUT/RISC_V_instance/datapath/Fetch/ALU_o was not found in the design.
WARNING: Simulation object /tb_top/DUT/RISC_V_instance/datapath/Fetch/PC_ppl was not found in the design.
WARNING: Simulation object /tb_top/DUT/RISC_V_instance/datapath/Fetch/not_stalled was not found in the design.
WARNING: Simulation object /tb_top/DUT/RISC_V_instance/datapath/Fetch/PC_sel was not found in the design.
WARNING: Simulation object /tb_top/DUT/RISC_V_instance/datapath/Fetch/PC was not found in the design.
WARNING: Simulation object /tb_top/DUT/RISC_V_instance/datapath/Fetch/flush was not found in the design.
WARNING: Simulation object /tb_top/DUT/RISC_V_instance/datapath/Fetch/stall was not found in the design.
WARNING: Simulation object /tb_top/DUT/RISC_V_instance/datapath/Fetch/PC_mux_o was not found in the design.
WARNING: Simulation object /tb_top/DUT/RISC_V_instance/datapath/Fetch/instruction was not found in the design.
WARNING: Simulation object /tb_top/DUT/RISC_V_instance/datapath/Decode_instance/PC was not found in the design.
WARNING: Simulation object /tb_top/DUT/RISC_V_instance/datapath/Decode_instance/instruction was not found in the design.
WARNING: Simulation object /tb_top/DUT/RISC_V_instance/datapath/Decode_instance/wdata was not found in the design.
WARNING: Simulation object /tb_top/DUT/RISC_V_instance/datapath/Decode_instance/reg_wr was not found in the design.
WARNING: Simulation object /tb_top/DUT/RISC_V_instance/datapath/Decode_instance/waddr_ppl was not found in the design.
WARNING: Simulation object /tb_top/DUT/RISC_V_instance/datapath/Decode_instance/Regfile_instance/register_memory was not found in the design.
WARNING: Simulation object /tb_top/DUT/RISC_V_instance/datapath/Decode_instance/flush was not found in the design.
WARNING: Simulation object /tb_top/DUT/RISC_V_instance/datapath/Decode_instance/stall was not found in the design.
WARNING: Simulation object /tb_top/DUT/RISC_V_instance/datapath/Decode_instance/forw_a was not found in the design.
WARNING: Simulation object /tb_top/DUT/RISC_V_instance/datapath/Decode_instance/forw_b was not found in the design.
WARNING: Simulation object /tb_top/DUT/RISC_V_instance/datapath/Decode_instance/br_taken was not found in the design.
WARNING: Simulation object /tb_top/DUT/RISC_V_instance/datapath/Decode_instance/raddr1 was not found in the design.
WARNING: Simulation object /tb_top/DUT/RISC_V_instance/datapath/Decode_instance/raddr2 was not found in the design.
WARNING: Simulation object /tb_top/DUT/RISC_V_instance/datapath/Decode_instance/rdata1 was not found in the design.
WARNING: Simulation object /tb_top/DUT/RISC_V_instance/datapath/Decode_instance/rdata2 was not found in the design.
WARNING: Simulation object /tb_top/DUT/RISC_V_instance/datapath/Decode_instance/ALU_op_b was not found in the design.
WARNING: Simulation object /tb_top/DUT/RISC_V_instance/datapath/Decode_instance/ALU_op_a was not found in the design.
WARNING: Simulation object /tb_top/DUT/RISC_V_instance/datapath/Decode_instance/ALU_o was not found in the design.
WARNING: Simulation object /tb_top/DUT/RISC_V_instance/datapath/Decode_instance/ALUctrl was not found in the design.
WARNING: Simulation object /tb_top/DUT/RISC_V_instance/datapath/Decode_instance/B_sel was not found in the design.
WARNING: Simulation object /tb_top/DUT/RISC_V_instance/datapath/Decode_instance/A_sel was not found in the design.
WARNING: Simulation object /tb_top/DUT/RISC_V_instance/datapath/Decode_instance/forw_b was not found in the design.
WARNING: Simulation object /tb_top/DUT/RISC_V_instance/datapath/Decode_instance/forw_a was not found in the design.
WARNING: Simulation object /tb_top/DUT/RISC_V_instance/datapath/wb_stage_instance/PC was not found in the design.
WARNING: Simulation object /tb_top/DUT/RISC_V_instance/datapath/wb_stage_instance/instruction was not found in the design.
WARNING: Simulation object /tb_top/DUT/RISC_V_instance/datapath/wb_stage_instance/mem_wr was not found in the design.
WARNING: Simulation object /tb_top/DUT/RISC_V_instance/datapath/wb_stage_instance/mem_read was not found in the design.
WARNING: Simulation object /tb_top/DUT/RISC_V_instance/datapath/wb_stage_instance/ALU_o was not found in the design.
WARNING: Simulation object /tb_top/DUT/RISC_V_instance/datapath/wb_stage_instance/wb_sel was not found in the design.
WARNING: Simulation object /tb_top/DUT/RISC_V_instance/datapath/wb_stage_instance/system_bus_en was not found in the design.
WARNING: Simulation object /tb_top/DUT/RISC_V_instance/datapath/wb_stage_instance/system_bus_rdwr was not found in the design.
WARNING: Simulation object /tb_top/DUT/RISC_V_instance/datapath/wb_stage_instance/system_bus_addr was not found in the design.
WARNING: Simulation object /tb_top/DUT/RISC_V_instance/datapath/wb_stage_instance/system_bus_rd_data was not found in the design.
WARNING: Simulation object /tb_top/DUT/RISC_V_instance/datapath/wb_stage_instance/system_bus_mask was not found in the design.
WARNING: Simulation object /tb_top/DUT/RISC_V_instance/datapath/Hazard_detection_instance/flush was not found in the design.
WARNING: Simulation object /tb_top/DUT/RISC_V_instance/datapath/Hazard_detection_instance/stall was not found in the design.
WARNING: Simulation object /tb_top/DUT/RISC_V_instance/datapath/Decode_instance/Branch_block_instance/op_a was not found in the design.
WARNING: Simulation object /tb_top/DUT/RISC_V_instance/datapath/Decode_instance/Branch_block_instance/op_b was not found in the design.
WARNING: Simulation object /tb_top/DUT/RISC_V_instance/datapath/Decode_instance/Branch_block_instance/branch_taken was not found in the design.
WARNING: Simulation object /tb_top/DUT/RISC_V_instance/datapath/Decode_instance/Branch_block_instance/func3 was not found in the design.
WARNING: Simulation object /tb_top/DUT/RISC_V_instance/datapath/Decode_instance/Branch_block_instance/branch_taken was not found in the design.
WARNING: Simulation object /tb_top/DUT/RISC_V_instance/datapath/Decode_instance/Branch_block_instance/branch_sub was not found in the design.
WARNING: Simulation object /tb_top/DUT/RISC_V_instance/datapath/Decode_instance/Branch_block_instance/overflow was not found in the design.
WARNING: Simulation object /tb_top/DUT/RISC_V_instance/datapath/Decode_instance/Branch_block_instance/not_zero was not found in the design.
WARNING: Simulation object /tb_top/DUT/RISC_V_instance/datapath/Decode_instance/Branch_block_instance/neg was not found in the design.
WARNING: Simulation object /tb_top/DUT/RISC_V_instance/datapath/Decode_instance/Branch_block_instance/carry was not found in the design.
WARNING: Simulation object /tb_top/DUT/RISC_V_instance/datapath/Decode_instance/rdata1_forwarded was not found in the design.
WARNING: Simulation object /tb_top/DUT/RISC_V_instance/datapath/Decode_instance/rdata2_forwarded was not found in the design.
WARNING: Simulation object /tb_top/DUT/RISC_V_instance/datapath/Decode_instance/ALU_ppl was not found in the design.
WARNING: Simulation object /tb_top/DUT/RISC_V_instance/system_bus_en was not found in the design.
WARNING: Simulation object /tb_top/DUT/RISC_V_instance/system_bus_rdwr was not found in the design.
WARNING: Simulation object /tb_top/DUT/RISC_V_instance/system_bus_rd_data was not found in the design.
WARNING: Simulation object /tb_top/DUT/RISC_V_instance/system_bus_wr_data was not found in the design.
WARNING: Simulation object /tb_top/DUT/RISC_V_instance/system_bus_addr was not found in the design.
WARNING: Simulation object /tb_top/DUT/RISC_V_instance/system_bus_mask was not found in the design.
WARNING: Simulation object /tb_top/DUT/memory_instance/system_bus_en was not found in the design.
WARNING: Simulation object /tb_top/DUT/memory_instance/system_bus_rdwr was not found in the design.
WARNING: Simulation object /tb_top/DUT/memory_instance/system_bus_mask was not found in the design.
WARNING: Simulation object /tb_top/DUT/memory_instance/system_bus_rd_data was not found in the design.
WARNING: Simulation object /tb_top/DUT/memory_instance/system_bus_wr_data was not found in the design.
WARNING: Simulation object /tb_top/DUT/memory_instance/system_bus_addr was not found in the design.
WARNING: Simulation object /tb_top/DUT/RISC_V_instance/datapath/Hazard_detection_instance/mem_read was not found in the design.
WARNING: Simulation object /tb_top/DUT/RISC_V_instance/datapath/Hazard_detection_instance/stall_for_mem_read was not found in the design.
WARNING: Simulation object /tb_top/DUT/RISC_V_instance/datapath/Hazard_detection_instance/cs was not found in the design.
WARNING: Simulation object /tb_top/DUT/RISC_V_instance/datapath/Hazard_detection_instance/ns was not found in the design.
WARNING: Simulation object /tb_top/DUT/memory_instance/mem was not found in the design.
WARNING: Simulation object /tb_top/DUT/RISC_V_instance/datapath/Fetch/PC_sel was not found in the design.
WARNING: Simulation object /tb_top/DUT/RISC_V_instance/datapath/Fetch/PC_mux_o was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/memory_mapped_instance/system_bus_en was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/memory_mapped_instance/system_bus_rdwr was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/system_bus_rd_data was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/system_bus_wr_data was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/system_bus_addr was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/memory_mapped_instance/system_bus_en was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/memory_mapped_instance/system_bus_rdwr was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/memory_mapped_instance/system_bus_wr_data was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/memory_mapped_instance/system_bus_addr was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/memory_mapped_instance/system_bus_rd_data was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/memory_mapped_instance/clk was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/memory_mapped_instance/rst was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/memory_mapped_instance/read_all_buffers was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/memory_mapped_instance/system_bus_en was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/memory_mapped_instance/system_bus_rdwr was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/memory_mapped_instance/system_bus_wr_data was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/memory_mapped_instance/system_bus_addr was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/memory_mapped_instance/system_bus_rd_data was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/memory_mapped_instance/tile_A_addr was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/memory_mapped_instance/tile_B_addr was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/memory_mapped_instance/tile_C_addr was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/memory_mapped_instance/tile_A_stride was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/memory_mapped_instance/tile_B_stride was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/memory_mapped_instance/ksize was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/memory_mapped_instance/msize was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/memory_mapped_instance/nsize was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/memory_mapped_instance/store was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/memory_mapped_instance/overwrite was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/memory_mapped_instance/conf_empty was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/memory_mapped_instance/tile_A_addr_wr_en was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/memory_mapped_instance/tile_A_buff_empty was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/memory_mapped_instance/tile_A_buff_full was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/memory_mapped_instance/tile_B_addr_wr_en was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/memory_mapped_instance/tile_B_buff_empty was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/memory_mapped_instance/tile_B_buff_full was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/memory_mapped_instance/tile_C_addr_wr_en was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/memory_mapped_instance/tile_C_buff_empty was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/memory_mapped_instance/tile_C_buff_full was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/memory_mapped_instance/tile_A_stride_wr_en was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/memory_mapped_instance/tile_A_stride_buff_empty was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/memory_mapped_instance/tile_A_stride_buff_full was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/memory_mapped_instance/tile_B_stride_wr_en was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/memory_mapped_instance/tile_B_stride_buff_empty was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/memory_mapped_instance/tile_B_stride_buff_full was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/memory_mapped_instance/GEMM_control_wr_en was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/memory_mapped_instance/GEMM_control was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/memory_mapped_instance/GEMM_control_buff_empty was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/memory_mapped_instance/GEMM_control_buff_full was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/memory_mapped_instance/tile_dimension_wr_en was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/memory_mapped_instance/tile_dimension was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/memory_mapped_instance/tile_dimension_buff_empty was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/memory_mapped_instance/tile_dimension_buff_full was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/my_controller/cs was not found in the design.
WARNING: Simulation object /tb_top/DUT/memory_instance/system_bus_en was not found in the design.
WARNING: Simulation object /tb_top/DUT/memory_instance/system_bus_rdwr was not found in the design.
WARNING: Simulation object /tb_top/DUT/memory_instance/system_bus_mask was not found in the design.
WARNING: Simulation object /tb_top/DUT/memory_instance/system_bus_rd_data was not found in the design.
WARNING: Simulation object /tb_top/DUT/memory_instance/system_bus_wr_data was not found in the design.
WARNING: Simulation object /tb_top/DUT/memory_instance/system_bus_addr was not found in the design.
WARNING: Simulation object /tb_top/DUT/memory_instance/interface_rdwr was not found in the design.
WARNING: Simulation object /tb_top/DUT/memory_instance/interface_en was not found in the design.
WARNING: Simulation object /tb_top/DUT/memory_instance/interface_control was not found in the design.
WARNING: Simulation object /tb_top/DUT/memory_instance/interface_addr was not found in the design.
WARNING: Simulation object /tb_top/DUT/interface_rd_data was not found in the design.
WARNING: Simulation object /tb_top/DUT/interface_wr_data was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/ksize was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/msize was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/nsize was not found in the design.
open_wave_config /home/abdul_waheed/Music/FYP/Vivado/tb_random_gemm_behav.wcfg
WARNING: Simulation object /tb_random_gemm/test_interface_addr was not found in the design.
WARNING: Simulation object /tb_random_gemm/test_interface_wr_data was not found in the design.
WARNING: Simulation object /tb_random_gemm/test_interface_control was not found in the design.
WARNING: Simulation object /tb_random_gemm/test_interface_en was not found in the design.
WARNING: Simulation object /tb_random_gemm/test_interface_rdwr was not found in the design.
WARNING: Simulation object /tb_random_gemm/sel_for_test was not found in the design.
WARNING: Simulation object /tb_random_gemm/total_tiles was not found in the design.
WARNING: Simulation object /tb_random_gemm/DUT/interface_control was not found in the design.
WARNING: Simulation object /tb_random_gemm/DUT/interface_rdwr was not found in the design.
WARNING: Simulation object /tb_random_gemm/DUT/interface_en was not found in the design.
WARNING: Simulation object /tb_random_gemm/DUT/interface_addr was not found in the design.
WARNING: Simulation object /tb_random_gemm/interface_rd_data was not found in the design.
WARNING: Simulation object /tb_random_gemm/DUT/interface_wr_data was not found in the design.
WARNING: Simulation object /tb_random_gemm/DUT/my_store_controller/buffer_sel was not found in the design.
WARNING: Simulation object /tb_random_gemm/DUT/datapath_instance/of_data_setup was not found in the design.
WARNING: Simulation object /tb_random_gemm/DUT/memory_mapped_instance/read_all_buffers was not found in the design.
WARNING: Simulation object /tb_random_gemm/DUT/accum_start was not found in the design.
WARNING: Simulation object /tb_random_gemm/DUT/datapath_instance/accumulator_instance/\genblk1[0].acum_buffer_instance /accumulator/wptr was not found in the design.
WARNING: Simulation object /tb_random_gemm/DUT/datapath_instance/accumulator_instance/\genblk1[0].acum_buffer_instance /accumulator/rptr was not found in the design.
WARNING: Simulation object /tb_random_gemm/DUT/datapath_instance/accumulator_instance/\genblk1[0].acum_buffer_instance /accumulator/full was not found in the design.
WARNING: Simulation object /tb_random_gemm/DUT/datapath_instance/accumulator_instance/\genblk1[0].acum_buffer_instance /accumulator/empty was not found in the design.
WARNING: Simulation object /tb_random_gemm/DUT/datapath_instance/accumulator_instance/\genblk1[0].acum_buffer_instance /accumulator/din was not found in the design.
WARNING: Simulation object /tb_random_gemm/DUT/datapath_instance/accumulator_instance/\genblk1[0].acum_buffer_instance /accumulator/rd_en was not found in the design.
WARNING: Simulation object /tb_random_gemm/DUT/datapath_instance/accumulator_instance/\genblk1[0].acum_buffer_instance /accumulator/wr_en was not found in the design.
WARNING: Simulation object /tb_random_gemm/DUT/datapath_instance/accumulator_instance/\genblk1[0].acum_buffer_instance /accumulator/fifo was not found in the design.
WARNING: Simulation object /tb_random_gemm/DUT/datapath_instance/accumulator_instance/\genblk1[0].acum_buffer_instance /valid was not found in the design.
WARNING: Simulation object /tb_random_gemm/DUT/datapath_instance/accumulator_instance/\genblk1[0].acum_buffer_instance /store was not found in the design.
WARNING: Simulation object /tb_random_gemm/DUT/datapath_instance/accumulator_instance/\genblk1[0].acum_buffer_instance /rd_en was not found in the design.
WARNING: Simulation object /tb_random_gemm/DUT/datapath_instance/accumulator_instance/\genblk1[0].acum_buffer_instance /overwrite was not found in the design.
WARNING: Simulation object /tb_random_gemm/DUT/datapath_instance/accumulator_instance/\genblk1[0].acum_buffer_instance /i_data was not found in the design.
WARNING: Simulation object /tb_random_gemm/DUT/datapath_instance/accumulator_instance/\genblk1[0].acum_buffer_instance /o_data was not found in the design.
WARNING: Simulation object /tb_random_gemm/DUT/datapath_instance/accumulator_instance/\genblk1[0].acum_buffer_instance /empty was not found in the design.
WARNING: Simulation object /tb_random_gemm/DUT/datapath_instance/accumulator_instance/\genblk1[0].acum_buffer_instance /empty_ was not found in the design.
WARNING: Simulation object /tb_random_gemm/DUT/datapath_instance/accumulator_instance/\genblk1[0].acum_buffer_instance /din_1 was not found in the design.
WARNING: Simulation object /tb_random_gemm/DUT/datapath_instance/accumulator_instance/\genblk1[0].acum_buffer_instance /dout_1 was not found in the design.
WARNING: Simulation object /tb_random_gemm/DUT/datapath_instance/accumulator_instance/\genblk1[0].acum_buffer_instance /buffer_instance/full was not found in the design.
WARNING: Simulation object /tb_random_gemm/DUT/datapath_instance/accumulator_instance/\genblk1[0].acum_buffer_instance /buffer_instance/wptr was not found in the design.
WARNING: Simulation object /tb_random_gemm/DUT/datapath_instance/accumulator_instance/\genblk1[0].acum_buffer_instance /buffer_instance/rptr was not found in the design.
WARNING: Simulation object /tb_random_gemm/DUT/datapath_instance/accumulator_instance/\genblk1[0].acum_buffer_instance /wr_en_1 was not found in the design.
WARNING: Simulation object /tb_random_gemm/DUT/datapath_instance/accumulator_instance/\genblk1[0].acum_buffer_instance /rd_en_1 was not found in the design.
WARNING: Simulation object /tb_random_gemm/DUT/datapath_instance/accumulator_instance/\genblk1[0].acum_buffer_instance /wr_en_2 was not found in the design.
WARNING: Simulation object /tb_random_gemm/DUT/prefetch_done was not found in the design.
WARNING: Simulation object /tb_random_gemm/DUT/buffer_instance/wr_en was not found in the design.
WARNING: Simulation object /tb_random_gemm/DUT/buffer_instance/rd_en_true was not found in the design.
WARNING: Simulation object /tb_random_gemm/DUT/buffer_instance/rd_en was not found in the design.
WARNING: Simulation object /tb_random_gemm/DUT/buffer_instance/empty was not found in the design.
WARNING: Simulation object /tb_random_gemm/DUT/buffer_instance/full was not found in the design.
WARNING: Simulation object /tb_random_gemm/DUT/buffer_instance/wptr was not found in the design.
WARNING: Simulation object /tb_random_gemm/DUT/buffer_instance/rptr was not found in the design.
WARNING: Simulation object /tb_random_gemm/DUT/buffer_instance/cs was not found in the design.
WARNING: Simulation object /tb_random_gemm/DUT/buffer_instance/ns was not found in the design.
WARNING: Simulation object /tb_random_gemm/DUT/memory_mapped_instance/ksize was not found in the design.
WARNING: Simulation object /tb_random_gemm/DUT/memory_mapped_instance/msize was not found in the design.
WARNING: Simulation object /tb_random_gemm/DUT/memory_mapped_instance/nsize was not found in the design.
WARNING: Simulation object /tb_random_gemm/DUT/memory_mapped_instance/store was not found in the design.
WARNING: Simulation object /tb_random_gemm/DUT/memory_mapped_instance/overwrite was not found in the design.
WARNING: Simulation object /tb_random_gemm/DUT/store_buffered was not found in the design.
WARNING: Simulation object /tb_random_gemm/DUT/datapath_instance/accumulator_instance/empty was not found in the design.
WARNING: Simulation object /tb_random_gemm/DUT/my_controller/cs was not found in the design.
WARNING: Simulation object /tb_random_gemm/DUT/my_controller/done_store was not found in the design.
WARNING: Simulation object /tb_random_gemm/DUT/my_store_controller/done_store was not found in the design.
WARNING: Simulation object /tb_random_gemm/DUT/my_store_controller/cs was not found in the design.
WARNING: Simulation object /tb_random_gemm/DUT/my_controller/conf_empty was not found in the design.
WARNING: Simulation object /tb_random_gemm/DUT/my_controller/conf_buff_read_buffered was not found in the design.
WARNING: Simulation object /tb_random_gemm/DUT/my_controller/conf_buff_read was not found in the design.
WARNING: Simulation object /tb_random_gemm/DUT/my_store_controller/current_row_addr was not found in the design.
WARNING: Simulation object /tb_random_gemm/DUT/my_store_controller/current_addr was not found in the design.
WARNING: Simulation object /tb_random_gemm/DUT/datapath_instance/accumulator_instance/\genblk1[1].acum_buffer_instance /i_data was not found in the design.
WARNING: Simulation object /tb_random_gemm/DUT/datapath_instance/accumulator_instance/\genblk1[1].acum_buffer_instance /valid was not found in the design.
WARNING: Simulation object /tb_random_gemm/DUT/datapath_instance/gt4 was not found in the design.
WARNING: Simulation object /tb_random_gemm/DUT/datapath_instance/gt8 was not found in the design.
WARNING: Simulation object /tb_random_gemm/DUT/datapath_instance/gt12 was not found in the design.
WARNING: Simulation object /tb_random_gemm/DUT/my_store_controller/gt4 was not found in the design.
WARNING: Simulation object /tb_random_gemm/DUT/my_store_controller/ovf was not found in the design.
WARNING: Simulation object /tb_random_gemm/msize was not found in the design.
WARNING: Simulation object /tb_random_gemm/DUT/my_store_controller/count was not found in the design.
WARNING: Simulation object /tb_random_gemm/DUT/my_store_controller/msize was not found in the design.
WARNING: Simulation object /tb_random_gemm/DUT/datapath_instance/accumulator_instance/true_valid was not found in the design.
WARNING: Simulation object /tb_random_gemm/DUT/datapath_instance/accumulator_instance/\genblk1[1].acum_buffer_instance /o_data was not found in the design.
WARNING: Simulation object /tb_random_gemm/DUT/datapath_instance/accumulator_instance/\genblk1[1].acum_buffer_instance /dout_1 was not found in the design.
WARNING: Simulation object /tb_random_gemm/DUT/datapath_instance/accumulator_instance/\genblk1[1].acum_buffer_instance /wr_en_1 was not found in the design.
WARNING: Simulation object /tb_random_gemm/DUT/datapath_instance/accumulator_instance/\genblk1[1].acum_buffer_instance /wr_en_2 was not found in the design.
WARNING: Simulation object /tb_random_gemm/DUT/datapath_instance/valid_Psum was not found in the design.
WARNING: Simulation object /tb_random_gemm/DUT/datapath_instance/accum1_valid was not found in the design.
WARNING: Simulation object /tb_random_gemm/DUT/datapath_instance/accum2_valid was not found in the design.
WARNING: Simulation object /tb_random_gemm/DUT/datapath_instance/accum3_valid was not found in the design.
WARNING: Simulation object /tb_random_gemm/system_bus_en was not found in the design.
WARNING: Simulation object /tb_random_gemm/system_bus_rdwr was not found in the design.
WARNING: Simulation object /tb_random_gemm/system_bus_rd_data was not found in the design.
WARNING: Simulation object /tb_random_gemm/system_bus_wr_data was not found in the design.
WARNING: Simulation object /tb_random_gemm/system_bus_addr was not found in the design.
WARNING: Simulation object /tb_random_gemm/DUT/memory_mapped_instance/tile_dimension_buff_empty was not found in the design.
WARNING: Simulation object /tb_random_gemm/count_rows_compared was not found in the design.
WARNING: Simulation object /tb_random_gemm/DUT/datapath_instance/if_mux_sel was not found in the design.
WARNING: Simulation object /tb_random_gemm/DUT/datapath_instance/if_en was not found in the design.
open_wave_config /home/abdul_waheed/Music/FYP/Vivado/tb_top_behav1.wcfg
source CEP_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CEP_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 6928.848 ; gain = 25.031 ; free physical = 169 ; free virtual = 11871
current_wave_config {tb_top_behav1.wcfg}
tb_top_behav1.wcfg
add_wave {{/CEP_tb/dut/RISC_V_instance/datapath/Decode_instance/Regfile_instance/register_memory}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
current_wave_config {tb_top_behav1.wcfg}
tb_top_behav1.wcfg
add_wave {{/CEP_tb/dut/RISC_V_instance/datapath/Decode_instance/PC}} 
current_wave_config {tb_top_behav1.wcfg}
tb_top_behav1.wcfg
add_wave {{/CEP_tb/dut/RISC_V_instance/datapath/Decode_instance/Regfile_instance/write_en}} {{/CEP_tb/dut/RISC_V_instance/datapath/Decode_instance/Regfile_instance/rd}} {{/CEP_tb/dut/RISC_V_instance/datapath/Decode_instance/Regfile_instance/write_data}} {{/CEP_tb/dut/RISC_V_instance/datapath/Decode_instance/Regfile_instance/data_to_seven_led}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr 19 17:05:51 2024...
