Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto 098fd8a21d6449a58252cab9d02096f2 --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot I2C_controller_behav xil_defaultlib.I2C_controller -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture fsmd of entity xil_defaultlib.i2c_controller
Built simulation snapshot I2C_controller_behav
