Source Block: hdl/library/axi_dmac/axi_dmac.v@322:332@HdlIdDef
assign m_src_axi_awlock = 'h0;
assign m_src_axi_wid = 'h0;
assign m_src_axi_arid = 'h0;
assign m_src_axi_arlock = 'h0;

wire up_req_eot;

wire ctrl_enable;
wire ctrl_pause;

wire up_dma_req_valid;

Diff Content:
+ 327 wire [BYTES_PER_BURST_WIDTH-1:0] up_req_measured_burst_length;
+ 327 wire up_response_partial;
+ 327 wire up_response_valid;
+ 327 wire up_response_ready;

Clone Blocks:
Clone Blocks 1:
hdl/library/axi_dmac/axi_dmac.v@320:330
assign m_src_axi_wlast = 'd0;
assign m_src_axi_awid = 'h0;
assign m_src_axi_awlock = 'h0;
assign m_src_axi_wid = 'h0;
assign m_src_axi_arid = 'h0;
assign m_src_axi_arlock = 'h0;

wire up_req_eot;

wire ctrl_enable;
wire ctrl_pause;

