Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: gesamt.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "gesamt.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "gesamt"
Output Format                      : NGC
Target Device                      : xc6slx45-3-fgg676

---- Source Options
Top Module Name                    : gesamt
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\AdvancedEmbedded\EndProj\VGA_Controller.vhd" into library work
Parsing entity <VGA_Controller>.
Parsing architecture <MAIN> of entity <vga_controller>.
Parsing VHDL file "C:\AdvancedEmbedded\EndProj\MuxAddr32.vhd" into library work
Parsing entity <MuxAddr32>.
Parsing architecture <Behavioral> of entity <muxaddr32>.
Parsing VHDL file "C:\AdvancedEmbedded\EndProj\IterationWriter.vhd" into library work
Parsing entity <IterationWriter>.
Parsing architecture <Behavioral> of entity <iterationwriter>.
Parsing VHDL file "C:\AdvancedEmbedded\EndProj\ipcore_dir\clk_wiz_v3_6.vhd" into library work
Parsing entity <clk_wiz_v3_6>.
Parsing architecture <xilinx> of entity <clk_wiz_v3_6>.
Parsing VHDL file "C:\AdvancedEmbedded\EndProj\internal_ram.vhd" into library work
Parsing entity <internal_ram>.
Parsing architecture <Behavioral> of entity <internal_ram>.
Parsing VHDL file "C:\AdvancedEmbedded\EndProj\Framebuffer.vhd" into library work
Parsing entity <Framebuffer>.
Parsing architecture <Behavioral> of entity <framebuffer>.
Parsing VHDL file "C:\AdvancedEmbedded\EndProj\Conway_Ram.vhd" into library work
Parsing entity <Conway_Ram>.
Parsing architecture <Behavioral> of entity <conway_ram>.
Parsing VHDL file "C:\AdvancedEmbedded\EndProj\ConwayInitializer.vhd" into library work
Parsing entity <ConwayInitializer>.
Parsing architecture <Behavioral> of entity <conwayinitializer>.
Parsing VHDL file "C:\AdvancedEmbedded\EndProj\gesamt.vhf" into library work
Parsing entity <M2_1_HXILINX_gesamt>.
Parsing architecture <M2_1_HXILINX_gesamt_V> of entity <m2_1_hxilinx_gesamt>.
Parsing entity <gesamt>.
Parsing architecture <BEHAVIORAL> of entity <gesamt>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <gesamt> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <clk_wiz_v3_6> (architecture <xilinx>) from library <work>.

Elaborating entity <VGA_Controller> (architecture <MAIN>) from library <work>.

Elaborating entity <Framebuffer> (architecture <Behavioral>) from library <work>.

Elaborating entity <internal_ram> (architecture <Behavioral>) from library <work>.

Elaborating entity <IterationWriter> (architecture <Behavioral>) from library <work>.

Elaborating entity <Conway_Ram> (architecture <Behavioral>) from library <work>.

Elaborating entity <MuxAddr32> (architecture <Behavioral>) from library <work>.

Elaborating entity <M2_1_HXILINX_gesamt> (architecture <M2_1_HXILINX_gesamt_V>) from library <work>.
INFO:HDLCompiler:679 - "C:\AdvancedEmbedded\EndProj\gesamt.vhf" Line 44. Case statement is complete. others clause is never selected

Elaborating entity <ConwayInitializer> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "C:\AdvancedEmbedded\EndProj\ConwayInitializer.vhd" Line 50: signal_init_running should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\AdvancedEmbedded\EndProj\ConwayInitializer.vhd" Line 77: vpos should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\AdvancedEmbedded\EndProj\ConwayInitializer.vhd" Line 78: signal_data should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\AdvancedEmbedded\EndProj\ConwayInitializer.vhd" Line 79: signal_init_running should be on the sensitivity list of the process
WARNING:HDLCompiler:634 - "C:\AdvancedEmbedded\EndProj\gesamt.vhf" Line 83: Net <XLXN_189> does not have a driver.
WARNING:HDLCompiler:634 - "C:\AdvancedEmbedded\EndProj\gesamt.vhf" Line 100: Net <XLXI_49_addrConway_openSignal[31]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <gesamt>.
    Related source file is "C:\AdvancedEmbedded\EndProj\gesamt.vhf".
    Set property "INIT = 0" for instance <XLXI_17>.
    Set property "SRTYPE = SYNC" for instance <XLXI_17>.
    Set property "DDR_ALIGNMENT = NONE" for instance <XLXI_17>.
    Set property "HU_SET = XLXI_50_0" for instance <XLXI_50>.
INFO:Xst:3210 - "C:\AdvancedEmbedded\EndProj\gesamt.vhf" line 296: Output port <engine_write_finished> of the instance <XLXI_46> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <XLXI_49_addrConway_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_189> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <gesamt> synthesized.

Synthesizing Unit <clk_wiz_v3_6>.
    Related source file is "C:\AdvancedEmbedded\EndProj\ipcore_dir\clk_wiz_v3_6.vhd".
    Summary:
	no macro.
Unit <clk_wiz_v3_6> synthesized.

Synthesizing Unit <VGA_Controller>.
    Related source file is "C:\AdvancedEmbedded\EndProj\VGA_Controller.vhd".
WARNING:Xst:647 - Input <data_in<7:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <green>.
    Found 8-bit register for signal <blue>.
    Found 12-bit register for signal <pixel_x>.
    Found 12-bit register for signal <pixel_y>.
    Found 7-bit register for signal <HSCALE>.
    Found 11-bit register for signal <HPOS>.
    Found 11-bit register for signal <VPOS>.
    Found 7-bit register for signal <VSCALE>.
    Found 1-bit register for signal <mutex>.
    Found 1-bit register for signal <sync_hor>.
    Found 1-bit register for signal <sync_vert>.
    Found 8-bit register for signal <red>.
    Found 7-bit adder for signal <HSCALE[6]_GND_14_o_add_5_OUT> created at line 68.
    Found 11-bit adder for signal <HPOS[10]_GND_14_o_add_14_OUT> created at line 80.
    Found 11-bit adder for signal <VPOS[10]_GND_14_o_add_16_OUT> created at line 84.
    Found 7-bit adder for signal <VSCALE[6]_GND_14_o_add_21_OUT> created at line 87.
    Found 4-bit subtractor for signal <GND_14_o_GND_14_o_sub_2_OUT<3:0>> created at line 60.
    Found 4-bit subtractor for signal <GND_14_o_GND_14_o_sub_19_OUT<3:0>> created at line 85.
    Found 11-bit comparator greater for signal <n0000> created at line 60
    Found 11-bit comparator greater for signal <n0004> created at line 60
    Found 7-bit comparator lessequal for signal <HSCALE[6]_PWR_9_o_LessThan_5_o> created at line 65
    Found 11-bit comparator greater for signal <HPOS[10]_PWR_9_o_LessThan_14_o> created at line 79
    Found 11-bit comparator greater for signal <VPOS[10]_PWR_9_o_LessThan_16_o> created at line 83
    Found 11-bit comparator greater for signal <GND_14_o_VPOS[10]_LessThan_18_o> created at line 85
    Found 7-bit comparator lessequal for signal <VSCALE[6]_GND_14_o_LessThan_21_o> created at line 86
    Found 11-bit comparator greater for signal <GND_14_o_HPOS[10]_LessThan_30_o> created at line 94
    Found 11-bit comparator greater for signal <GND_14_o_HPOS[10]_LessThan_37_o> created at line 99
    Found 11-bit comparator greater for signal <HPOS[10]_GND_14_o_LessThan_38_o> created at line 99
    Found 11-bit comparator greater for signal <GND_14_o_VPOS[10]_LessThan_39_o> created at line 99
    Found 11-bit comparator greater for signal <VPOS[10]_GND_14_o_LessThan_40_o> created at line 99
    Found 11-bit comparator greater for signal <GND_14_o_HPOS[10]_LessThan_41_o> created at line 104
    Found 11-bit comparator greater for signal <HPOS[10]_GND_14_o_LessThan_42_o> created at line 104
    Found 11-bit comparator greater for signal <GND_14_o_VPOS[10]_LessThan_46_o> created at line 112
    Found 11-bit comparator greater for signal <VPOS[10]_GND_14_o_LessThan_47_o> created at line 112
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred  87 D-type flip-flop(s).
	inferred  16 Comparator(s).
Unit <VGA_Controller> synthesized.

Synthesizing Unit <Framebuffer>.
    Related source file is "C:\AdvancedEmbedded\EndProj\Framebuffer.vhd".
    Found 32-bit register for signal <ram_address>.
    Found 1-bit register for signal <ram_we>.
    Found 8-bit register for signal <ram_data_output>.
    Found 8-bit register for signal <value_out>.
    Found 1-bit register for signal <take_data_pre>.
    Found 1-bit register for signal <writeable>.
    Found 20-bit adder for signal <n0044[19:0]> created at line 62.
    Found 20-bit adder for signal <n0047[19:0]> created at line 72.
    Found 12x7-bit multiplier for signal <data_pixel_y[11]_PWR_12_o_MuLt_0_OUT> created at line 62.
    Found 12x7-bit multiplier for signal <vga_pixel_y[11]_PWR_12_o_MuLt_4_OUT> created at line 72.
    Summary:
	inferred   2 Multiplier(s).
	inferred   2 Adder/Subtractor(s).
	inferred  51 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <Framebuffer> synthesized.

Synthesizing Unit <internal_ram>.
    Related source file is "C:\AdvancedEmbedded\EndProj\internal_ram.vhd".
WARNING:Xst:647 - Input <address<31:13>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <ram>, simulation mismatch.
    Found 5121x8-bit single-port RAM <Mram_ram> for signal <ram>.
    Found 8-bit register for signal <data_output>.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <internal_ram> synthesized.

Synthesizing Unit <IterationWriter>.
    Related source file is "C:\AdvancedEmbedded\EndProj\IterationWriter.vhd".
WARNING:Xst:647 - Input <engine_read_start> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <engine_write_finished> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <divider>.
    Found 1-bit register for signal <signal_take_data>.
    Found 7-bit register for signal <HPOS>.
    Found 7-bit register for signal <VPOS>.
    Found 8-bit register for signal <value_out_signal>.
    Found 8-bit register for signal <framebuffer_data_out>.
    Found 12-bit register for signal <framebuffer_addr_x>.
    Found 12-bit register for signal <framebuffer_addr_y>.
    Found 1-bit register for signal <framebuffer_take_data>.
    Found 1-bit register for signal <signal_framebuffer_writeable_pre>.
    Found 32-bit register for signal <ram_addr>.
    Found 7-bit adder for signal <HPOS[6]_GND_19_o_add_3_OUT> created at line 69.
    Found 7-bit adder for signal <VPOS[6]_GND_19_o_add_5_OUT> created at line 73.
    Found 15-bit adder for signal <n0116[14:0]> created at line 79.
    Found 7x7-bit multiplier for signal <VPOS[6]_PWR_14_o_MuLt_9_OUT> created at line 79.
    Found 7-bit comparator greater for signal <HPOS[6]_PWR_14_o_LessThan_3_o> created at line 68
    Found 7-bit comparator lessequal for signal <VPOS[6]_GND_19_o_LessThan_5_o> created at line 72
    Summary:
	inferred   1 Multiplier(s).
	inferred   3 Adder/Subtractor(s).
	inferred  90 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <IterationWriter> synthesized.

Synthesizing Unit <Conway_Ram>.
    Related source file is "C:\AdvancedEmbedded\EndProj\Conway_Ram.vhd".
WARNING:Xst:647 - Input <address<31:13>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <ram>, simulation mismatch.
    Found 5121x1-bit single-port RAM <Mram_ram> for signal <ram>.
    Found 1-bit register for signal <data_output>.
    Summary:
	inferred   1 RAM(s).
	inferred   1 D-type flip-flop(s).
Unit <Conway_Ram> synthesized.

Synthesizing Unit <MuxAddr32>.
    Related source file is "C:\AdvancedEmbedded\EndProj\MuxAddr32.vhd".
    Summary:
	inferred   1 Multiplexer(s).
Unit <MuxAddr32> synthesized.

Synthesizing Unit <M2_1_HXILINX_gesamt>.
    Related source file is "C:\AdvancedEmbedded\EndProj\gesamt.vhf".
    Summary:
	inferred   1 Multiplexer(s).
Unit <M2_1_HXILINX_gesamt> synthesized.

Synthesizing Unit <ConwayInitializer>.
    Related source file is "C:\AdvancedEmbedded\EndProj\ConwayInitializer.vhd".
    Found 7-bit register for signal <VPOS>.
    Found 1-bit register for signal <signal_init_running>.
    Found 1-bit register for signal <signal_data>.
    Found 8-bit register for signal <HPOS>.
    Found 8-bit adder for signal <HPOS[7]_GND_56_o_add_1_OUT> created at line 52.
    Found 7-bit adder for signal <VPOS[6]_GND_56_o_add_3_OUT> created at line 56.
    Found 16-bit adder for signal <n0061> created at line 77.
    Found 7x7-bit multiplier for signal <VPOS[6]_PWR_18_o_MuLt_19_OUT> created at line 77.
    Found 8-bit comparator greater for signal <GND_56_o_HPOS[7]_LessThan_1_o> created at line 51
    Found 7-bit comparator lessequal for signal <VPOS[6]_GND_56_o_LessThan_3_o> created at line 55
    Summary:
	inferred   1 Multiplier(s).
	inferred   3 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <ConwayInitializer> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 5121x1-bit single-port RAM                            : 1
 5121x8-bit single-port RAM                            : 1
# Multipliers                                          : 4
 12x7-bit multiplier                                   : 2
 7x7-bit multiplier                                    : 2
# Adders/Subtractors                                   : 14
 11-bit adder                                          : 2
 15-bit adder                                          : 1
 16-bit adder                                          : 1
 20-bit adder                                          : 2
 4-bit subtractor                                      : 2
 7-bit adder                                           : 5
 8-bit adder                                           : 1
# Registers                                            : 35
 1-bit register                                        : 13
 11-bit register                                       : 2
 12-bit register                                       : 4
 32-bit register                                       : 2
 7-bit register                                        : 5
 8-bit register                                        : 9
# Comparators                                          : 20
 11-bit comparator greater                             : 14
 7-bit comparator greater                              : 1
 7-bit comparator lessequal                            : 4
 8-bit comparator greater                              : 1
# Multiplexers                                         : 7
 1-bit 2-to-1 multiplexer                              : 3
 32-bit 2-to-1 multiplexer                             : 2
 8-bit 2-to-1 multiplexer                              : 2
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <pixel_y_7> in Unit <XLXI_27> is equivalent to the following 4 FFs/Latches, which will be removed : <pixel_y_8> <pixel_y_9> <pixel_y_10> <pixel_y_11> 
INFO:Xst:2261 - The FF/Latch <blue_0> in Unit <XLXI_27> is equivalent to the following 7 FFs/Latches, which will be removed : <blue_1> <blue_2> <blue_3> <blue_4> <blue_5> <blue_6> <blue_7> 
INFO:Xst:2261 - The FF/Latch <green_0> in Unit <XLXI_27> is equivalent to the following 7 FFs/Latches, which will be removed : <green_1> <green_2> <green_3> <green_4> <green_5> <green_6> <green_7> 
INFO:Xst:2261 - The FF/Latch <red_0> in Unit <XLXI_27> is equivalent to the following 7 FFs/Latches, which will be removed : <red_1> <red_2> <red_3> <red_4> <red_5> <red_6> <red_7> 
INFO:Xst:2261 - The FF/Latch <pixel_x_7> in Unit <XLXI_27> is equivalent to the following 4 FFs/Latches, which will be removed : <pixel_x_8> <pixel_x_9> <pixel_x_10> <pixel_x_11> 
INFO:Xst:2261 - The FF/Latch <framebuffer_addr_x_7> in Unit <XLXI_46> is equivalent to the following 9 FFs/Latches, which will be removed : <framebuffer_addr_x_8> <framebuffer_addr_x_9> <framebuffer_addr_x_10> <framebuffer_addr_x_11> <framebuffer_addr_y_7> <framebuffer_addr_y_8> <framebuffer_addr_y_9> <framebuffer_addr_y_10> <framebuffer_addr_y_11> 
INFO:Xst:2261 - The FF/Latch <ram_addr_15> in Unit <XLXI_46> is equivalent to the following 16 FFs/Latches, which will be removed : <ram_addr_16> <ram_addr_17> <ram_addr_18> <ram_addr_19> <ram_addr_20> <ram_addr_21> <ram_addr_22> <ram_addr_23> <ram_addr_24> <ram_addr_25> <ram_addr_26> <ram_addr_27> <ram_addr_28> <ram_addr_29> <ram_addr_30> <ram_addr_31> 
WARNING:Xst:1710 - FF/Latch <pixel_y_7> (without init value) has a constant value of 0 in block <XLXI_27>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pixel_x_7> (without init value) has a constant value of 0 in block <XLXI_27>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <framebuffer_addr_x_7> (without init value) has a constant value of 0 in block <XLXI_46>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ram_addr_15> (without init value) has a constant value of 0 in block <XLXI_46>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <value_out_3> of sequential type is unconnected in block <XLXI_29>.
WARNING:Xst:2677 - Node <value_out_4> of sequential type is unconnected in block <XLXI_29>.
WARNING:Xst:2677 - Node <value_out_5> of sequential type is unconnected in block <XLXI_29>.
WARNING:Xst:2677 - Node <value_out_6> of sequential type is unconnected in block <XLXI_29>.
WARNING:Xst:2677 - Node <value_out_7> of sequential type is unconnected in block <XLXI_29>.
WARNING:Xst:2677 - Node <ram_address_13> of sequential type is unconnected in block <XLXI_29>.
WARNING:Xst:2677 - Node <ram_address_14> of sequential type is unconnected in block <XLXI_29>.
WARNING:Xst:2677 - Node <ram_address_15> of sequential type is unconnected in block <XLXI_29>.
WARNING:Xst:2677 - Node <ram_address_16> of sequential type is unconnected in block <XLXI_29>.
WARNING:Xst:2677 - Node <ram_address_17> of sequential type is unconnected in block <XLXI_29>.
WARNING:Xst:2677 - Node <ram_address_18> of sequential type is unconnected in block <XLXI_29>.
WARNING:Xst:2677 - Node <ram_address_19> of sequential type is unconnected in block <XLXI_29>.
WARNING:Xst:2677 - Node <ram_address_20> of sequential type is unconnected in block <XLXI_29>.
WARNING:Xst:2677 - Node <ram_address_21> of sequential type is unconnected in block <XLXI_29>.
WARNING:Xst:2677 - Node <ram_address_22> of sequential type is unconnected in block <XLXI_29>.
WARNING:Xst:2677 - Node <ram_address_23> of sequential type is unconnected in block <XLXI_29>.
WARNING:Xst:2677 - Node <ram_address_24> of sequential type is unconnected in block <XLXI_29>.
WARNING:Xst:2677 - Node <ram_address_25> of sequential type is unconnected in block <XLXI_29>.
WARNING:Xst:2677 - Node <ram_address_26> of sequential type is unconnected in block <XLXI_29>.
WARNING:Xst:2677 - Node <ram_address_27> of sequential type is unconnected in block <XLXI_29>.
WARNING:Xst:2677 - Node <ram_address_28> of sequential type is unconnected in block <XLXI_29>.
WARNING:Xst:2677 - Node <ram_address_29> of sequential type is unconnected in block <XLXI_29>.
WARNING:Xst:2677 - Node <ram_address_30> of sequential type is unconnected in block <XLXI_29>.
WARNING:Xst:2677 - Node <ram_address_31> of sequential type is unconnected in block <XLXI_29>.
WARNING:Xst:2677 - Node <data_output_3> of sequential type is unconnected in block <XLXI_30>.
WARNING:Xst:2677 - Node <data_output_4> of sequential type is unconnected in block <XLXI_30>.
WARNING:Xst:2677 - Node <data_output_5> of sequential type is unconnected in block <XLXI_30>.
WARNING:Xst:2677 - Node <data_output_6> of sequential type is unconnected in block <XLXI_30>.
WARNING:Xst:2677 - Node <data_output_7> of sequential type is unconnected in block <XLXI_30>.
WARNING:Xst:2404 -  FFs/Latches <pixel_y<11:7>> (without init value) have a constant value of 0 in block <VGA_Controller>.
WARNING:Xst:2404 -  FFs/Latches <ram_addr<31:15>> (without init value) have a constant value of 0 in block <IterationWriter>.
WARNING:Xst:2404 -  FFs/Latches <framebuffer_addr_x<11:7>> (without init value) have a constant value of 0 in block <IterationWriter>.
WARNING:Xst:2404 -  FFs/Latches <framebuffer_addr_y<11:7>> (without init value) have a constant value of 0 in block <IterationWriter>.

Synthesizing (advanced) Unit <ConwayInitializer>.
The following registers are absorbed into counter <VPOS>: 1 register on signal <VPOS>.
The following registers are absorbed into counter <HPOS>: 1 register on signal <HPOS>.
	Multiplier <Mmult_VPOS[6]_PWR_18_o_MuLt_19_OUT> in block <ConwayInitializer> and adder/subtractor <Madd_n0061> in block <ConwayInitializer> are combined into a MAC<Maddsub_VPOS[6]_PWR_18_o_MuLt_19_OUT>.
Unit <ConwayInitializer> synthesized (advanced).

Synthesizing (advanced) Unit <Conway_Ram>.
INFO:Xst:3226 - The RAM <Mram_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <data_output>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 5121-word x 1-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <address>       |          |
    |     diA            | connected to signal <data_input>    |          |
    |     doA            | connected to signal <data_output>   |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <Conway_Ram> synthesized (advanced).

Synthesizing (advanced) Unit <Framebuffer>.
	Multiplier <Mmult_vga_pixel_y[11]_PWR_12_o_MuLt_4_OUT> in block <Framebuffer> and adder/subtractor <Madd_n0047[19:0]> in block <Framebuffer> are combined into a MAC<Maddsub_vga_pixel_y[11]_PWR_12_o_MuLt_4_OUT>.
	Multiplier <Mmult_data_pixel_y[11]_PWR_12_o_MuLt_0_OUT> in block <Framebuffer> and adder/subtractor <Madd_n0044[19:0]> in block <Framebuffer> are combined into a MAC<Maddsub_data_pixel_y[11]_PWR_12_o_MuLt_0_OUT>.
Unit <Framebuffer> synthesized (advanced).

Synthesizing (advanced) Unit <IterationWriter>.
The following registers are absorbed into counter <HPOS>: 1 register on signal <HPOS>.
The following registers are absorbed into counter <VPOS>: 1 register on signal <VPOS>.
	Multiplier <Mmult_VPOS[6]_PWR_14_o_MuLt_9_OUT> in block <IterationWriter> and adder/subtractor <Madd_n0116[14:0]> in block <IterationWriter> are combined into a MAC<Maddsub_VPOS[6]_PWR_14_o_MuLt_9_OUT>.
	The following registers are also absorbed by the MAC: <ram_addr> in block <IterationWriter>.
Unit <IterationWriter> synthesized (advanced).

Synthesizing (advanced) Unit <VGA_Controller>.
The following registers are absorbed into counter <HPOS>: 1 register on signal <HPOS>.
The following registers are absorbed into counter <VPOS>: 1 register on signal <VPOS>.
The following registers are absorbed into counter <VSCALE>: 1 register on signal <VSCALE>.
The following registers are absorbed into counter <HSCALE>: 1 register on signal <HSCALE>.
Unit <VGA_Controller> synthesized (advanced).

Synthesizing (advanced) Unit <gesamt>.
INFO:Xst:3226 - The RAM <XLXI_30/Mram_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <XLXI_30/data_output>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 5121-word x 8-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <XLXN_209>      | rise     |
    |     weA            | connected to signal <XLXN_63>       | high     |
    |     addrA          | connected to signal <XLXN_78>       |          |
    |     diA            | connected to signal <XLXN_94>       |          |
    |     doA            | connected to signal <XLXN_96>       |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <gesamt> synthesized (advanced).
WARNING:Xst:2677 - Node <XLXI_29/ram_address_13> of sequential type is unconnected in block <gesamt>.
WARNING:Xst:2677 - Node <XLXI_29/ram_address_14> of sequential type is unconnected in block <gesamt>.
WARNING:Xst:2677 - Node <XLXI_29/ram_address_15> of sequential type is unconnected in block <gesamt>.
WARNING:Xst:2677 - Node <XLXI_29/ram_address_16> of sequential type is unconnected in block <gesamt>.
WARNING:Xst:2677 - Node <XLXI_29/ram_address_17> of sequential type is unconnected in block <gesamt>.
WARNING:Xst:2677 - Node <XLXI_29/ram_address_18> of sequential type is unconnected in block <gesamt>.
WARNING:Xst:2677 - Node <XLXI_29/ram_address_19> of sequential type is unconnected in block <gesamt>.
WARNING:Xst:2677 - Node <XLXI_29/ram_address_20> of sequential type is unconnected in block <gesamt>.
WARNING:Xst:2677 - Node <XLXI_29/ram_address_21> of sequential type is unconnected in block <gesamt>.
WARNING:Xst:2677 - Node <XLXI_29/ram_address_22> of sequential type is unconnected in block <gesamt>.
WARNING:Xst:2677 - Node <XLXI_29/ram_address_23> of sequential type is unconnected in block <gesamt>.
WARNING:Xst:2677 - Node <XLXI_29/ram_address_24> of sequential type is unconnected in block <gesamt>.
WARNING:Xst:2677 - Node <XLXI_29/ram_address_25> of sequential type is unconnected in block <gesamt>.
WARNING:Xst:2677 - Node <XLXI_29/ram_address_26> of sequential type is unconnected in block <gesamt>.
WARNING:Xst:2677 - Node <XLXI_29/ram_address_27> of sequential type is unconnected in block <gesamt>.
WARNING:Xst:2677 - Node <XLXI_29/ram_address_28> of sequential type is unconnected in block <gesamt>.
WARNING:Xst:2677 - Node <XLXI_29/ram_address_29> of sequential type is unconnected in block <gesamt>.
WARNING:Xst:2677 - Node <XLXI_29/ram_address_30> of sequential type is unconnected in block <gesamt>.
WARNING:Xst:2677 - Node <XLXI_29/ram_address_31> of sequential type is unconnected in block <gesamt>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 5121x1-bit single-port block RAM                      : 1
 5121x8-bit single-port block RAM                      : 1
# MACs                                                 : 4
 12x7-to-20-bit MAC                                    : 2
 7x7-to-15-bit MAC                                     : 1
 7x7-to-16-bit MAC                                     : 1
# Adders/Subtractors                                   : 2
 4-bit subtractor                                      : 2
# Counters                                             : 8
 11-bit up counter                                     : 2
 7-bit up counter                                      : 5
 8-bit up counter                                      : 1
# Registers                                            : 114
 Flip-Flops                                            : 114
# Comparators                                          : 20
 11-bit comparator greater                             : 14
 7-bit comparator greater                              : 1
 7-bit comparator lessequal                            : 4
 8-bit comparator greater                              : 1
# Multiplexers                                         : 6
 1-bit 2-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 2
 8-bit 2-to-1 multiplexer                              : 2
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <pixel_x_7> (without init value) has a constant value of 0 in block <VGA_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pixel_x_8> (without init value) has a constant value of 0 in block <VGA_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pixel_x_9> (without init value) has a constant value of 0 in block <VGA_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pixel_x_10> (without init value) has a constant value of 0 in block <VGA_Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pixel_x_11> (without init value) has a constant value of 0 in block <VGA_Controller>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <blue_0> in Unit <VGA_Controller> is equivalent to the following 7 FFs/Latches, which will be removed : <blue_1> <blue_2> <blue_3> <blue_4> <blue_5> <blue_6> <blue_7> 
INFO:Xst:2261 - The FF/Latch <green_0> in Unit <VGA_Controller> is equivalent to the following 7 FFs/Latches, which will be removed : <green_1> <green_2> <green_3> <green_4> <green_5> <green_6> <green_7> 
INFO:Xst:2261 - The FF/Latch <red_0> in Unit <VGA_Controller> is equivalent to the following 7 FFs/Latches, which will be removed : <red_1> <red_2> <red_3> <red_4> <red_5> <red_6> <red_7> 
INFO:Xst:2261 - The FF/Latch <value_out_signal_0> in Unit <IterationWriter> is equivalent to the following FF/Latch, which will be removed : <value_out_signal_7> 
INFO:Xst:2261 - The FF/Latch <value_out_signal_1> in Unit <IterationWriter> is equivalent to the following FF/Latch, which will be removed : <value_out_signal_6> 
INFO:Xst:2261 - The FF/Latch <value_out_signal_3> in Unit <IterationWriter> is equivalent to the following FF/Latch, which will be removed : <value_out_signal_4> 
INFO:Xst:2261 - The FF/Latch <value_out_signal_2> in Unit <IterationWriter> is equivalent to the following FF/Latch, which will be removed : <value_out_signal_5> 
INFO:Xst:2261 - The FF/Latch <framebuffer_data_out_0> in Unit <IterationWriter> is equivalent to the following FF/Latch, which will be removed : <framebuffer_data_out_7> 
INFO:Xst:2261 - The FF/Latch <framebuffer_data_out_1> in Unit <IterationWriter> is equivalent to the following FF/Latch, which will be removed : <framebuffer_data_out_6> 
INFO:Xst:2261 - The FF/Latch <framebuffer_data_out_2> in Unit <IterationWriter> is equivalent to the following FF/Latch, which will be removed : <framebuffer_data_out_5> 
INFO:Xst:2261 - The FF/Latch <framebuffer_data_out_3> in Unit <IterationWriter> is equivalent to the following FF/Latch, which will be removed : <framebuffer_data_out_4> 

Optimizing unit <gesamt> ...

Optimizing unit <VGA_Controller> ...

Optimizing unit <IterationWriter> ...

Optimizing unit <ConwayInitializer> ...

Optimizing unit <M2_1_HXILINX_gesamt> ...
WARNING:Xst:2677 - Node <XLXI_29/ram_data_output_4> of sequential type is unconnected in block <gesamt>.
WARNING:Xst:2677 - Node <XLXI_29/ram_data_output_5> of sequential type is unconnected in block <gesamt>.
WARNING:Xst:2677 - Node <XLXI_29/ram_data_output_6> of sequential type is unconnected in block <gesamt>.
WARNING:Xst:2677 - Node <XLXI_29/ram_data_output_7> of sequential type is unconnected in block <gesamt>.
WARNING:Xst:2677 - Node <XLXI_29/value_out_3> of sequential type is unconnected in block <gesamt>.
WARNING:Xst:2677 - Node <XLXI_29/value_out_4> of sequential type is unconnected in block <gesamt>.
WARNING:Xst:2677 - Node <XLXI_29/value_out_5> of sequential type is unconnected in block <gesamt>.
WARNING:Xst:2677 - Node <XLXI_29/value_out_6> of sequential type is unconnected in block <gesamt>.
WARNING:Xst:2677 - Node <XLXI_29/value_out_7> of sequential type is unconnected in block <gesamt>.
WARNING:Xst:2677 - Node <XLXI_30/Mram_ram3> of sequential type is unconnected in block <gesamt>.
WARNING:Xst:2677 - Node <XLXI_30/Mram_ram4> of sequential type is unconnected in block <gesamt>.
WARNING:Xst:1293 - FF/Latch <XLXI_27/VSCALE_6> has a constant value of 0 in block <gesamt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_46/VPOS_6> has a constant value of 0 in block <gesamt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_51/VPOS_6> has a constant value of 0 in block <gesamt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_27/pixel_y_6> (without init value) has a constant value of 0 in block <gesamt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_46/framebuffer_addr_y_6> (without init value) has a constant value of 0 in block <gesamt>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block gesamt, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 112
 Flip-Flops                                            : 112

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : gesamt.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 230
#      BUF                         : 1
#      GND                         : 1
#      INV                         : 9
#      LUT1                        : 27
#      LUT2                        : 8
#      LUT3                        : 43
#      LUT4                        : 18
#      LUT5                        : 22
#      LUT6                        : 43
#      MUXCY                       : 27
#      VCC                         : 1
#      XORCY                       : 30
# FlipFlops/Latches                : 113
#      FD                          : 11
#      FDE                         : 32
#      FDR                         : 13
#      FDRE                        : 51
#      FDSE                        : 5
#      ODDR2                       : 1
# RAMS                             : 3
#      RAMB16BWER                  : 2
#      RAMB8BWER                   : 1
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 28
#      IBUFG                       : 1
#      OBUF                        : 27
# DCMs                             : 1
#      DCM_SP                      : 1
# DSPs                             : 4
#      DSP48A1                     : 4

Device utilization summary:
---------------------------

Selected Device : 6slx45fgg676-3 


Slice Logic Utilization: 
 Number of Slice Registers:             113  out of  54576     0%  
 Number of Slice LUTs:                  170  out of  27288     0%  
    Number used as Logic:               170  out of  27288     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    223
   Number with an unused Flip Flop:     110  out of    223    49%  
   Number with an unused LUT:            53  out of    223    23%  
   Number of fully used LUT-FF pairs:    60  out of    223    26%  
   Number of unique control sets:        17

IO Utilization: 
 Number of IOs:                          28
 Number of bonded IOBs:                  28  out of    358     7%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                3  out of    116     2%  
    Number using Block RAM only:          3
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  
 Number of DSP48A1s:                      4  out of     58     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_in                             | DCM_SP:CLKFX           | 121   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 38.051ns (Maximum Frequency: 26.281MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 3.820ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_in'
  Clock period: 38.051ns (frequency: 26.281MHz)
  Total number of paths / destination ports: 3122 / 371
-------------------------------------------------------------------------
Delay:               8.456ns (Levels of Logic = 1)
  Source:            XLXI_51/Maddsub_VPOS[6]_PWR_18_o_MuLt_19_OUT (DSP)
  Destination:       XLXI_47/Mram_ram (RAM)
  Source Clock:      clk_in rising 4.5X
  Destination Clock: clk_in rising 4.5X

  Data Path: XLXI_51/Maddsub_VPOS[6]_PWR_18_o_MuLt_19_OUT to XLXI_47/Mram_ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     DSP48A1:CLK->P12      1   6.742   0.580  XLXI_51/Maddsub_VPOS[6]_PWR_18_o_MuLt_19_OUT (XLXN_220<12>)
     LUT3:I2->O            1   0.205   0.579  XLXI_49/Mmux_addrRam41 (XLXN_213<12>)
     RAMB8BWER:ADDRAWRADDR12        0.350          XLXI_47/Mram_ram
    ----------------------------------------
    Total                      8.456ns (7.297ns logic, 1.159ns route)
                                       (86.3% logic, 13.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_in'
  Total number of paths / destination ports: 26 / 26
-------------------------------------------------------------------------
Offset:              3.820ns (Levels of Logic = 1)
  Source:            XLXI_27/blue_0 (FF)
  Destination:       blue<7> (PAD)
  Source Clock:      clk_in rising 4.5X

  Data Path: XLXI_27/blue_0 to blue<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             8   0.447   0.802  XLXI_27/blue_0 (XLXI_27/blue_0)
     OBUF:I->O                 2.571          blue_7_OBUF (blue<7>)
    ----------------------------------------
    Total                      3.820ns (3.018ns logic, 0.802ns route)
                                       (79.0% logic, 21.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in         |    8.456|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.43 secs
 
--> 

Total memory usage is 210888 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   92 (   0 filtered)
Number of infos    :   21 (   0 filtered)

