

================================================================
== Vitis HLS Report for 'decode_decision_Pipeline_VITIS_LOOP_53_1'
================================================================
* Date:           Thu Mar 30 10:45:20 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        cabac_top
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.757 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_53_1  |        ?|        ?|         1|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    378|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     20|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     63|    -|
|Register         |        -|    -|     115|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     115|    461|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------+--------------+---------+----+---+----+-----+
    |     Instance     |    Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------+--------------+---------+----+---+----+-----+
    |mux_42_8_1_1_U21  |mux_42_8_1_1  |        0|   0|  0|  20|    0|
    +------------------+--------------+---------+----+---+----+-----+
    |Total             |              |        0|   0|  0|  20|    0|
    +------------------+--------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+-----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+-----+------------+------------+
    |add_ln14_fu_332_p2       |         +|   0|  0|   14|           9|           2|
    |add_ln16_fu_356_p2       |         +|   0|  0|   15|           8|           2|
    |add_ln6_fu_310_p2        |         +|   0|  0|   39|          32|           1|
    |and_ln24_fu_290_p2       |       and|   0|  0|    8|           8|           8|
    |icmp_ln1072_fu_232_p2    |      icmp|   0|  0|   15|          24|           1|
    |icmp_ln13_fu_264_p2      |      icmp|   0|  0|   11|           8|           1|
    |retVal_1_fu_342_p2       |      lshr|   0|  0|  100|          32|          32|
    |or_ln1543_fu_406_p2      |        or|   0|  0|    9|           9|           9|
    |retVal_3_fu_370_p3       |    select|   0|  0|    8|           1|           8|
    |retVal_6_fu_386_p3       |    select|   0|  0|    9|           1|           9|
    |select_ln13_2_fu_378_p3  |    select|   0|  0|   32|           1|          32|
    |select_ln13_fu_362_p3    |    select|   0|  0|    8|           1|           3|
    |shl_ln23_fu_274_p2       |       shl|   0|  0|  100|           8|          32|
    |ap_enable_pp0            |       xor|   0|  0|    2|           1|           2|
    |xor_ln23_fu_284_p2       |       xor|   0|  0|    8|           8|           2|
    +-------------------------+----------+----+---+-----+------------+------------+
    |Total                    |          |   0|  0|  378|         151|         144|
    +-------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+----+-----------+-----+-----------+
    |                   Name                   | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                   |   9|          2|    1|          2|
    |phi_ln59_fu_88                            |   9|          2|   32|         64|
    |state_bstate_currIdx_0_i_fu_92            |   9|          2|   32|         64|
    |state_bstate_held_aligned_word_0_i_fu_96  |   9|          2|    8|         16|
    |state_bstate_n_bits_held_0_i_fu_100       |   9|          2|    8|         16|
    |state_ivlCurrRange_1_i_fu_84              |   9|          2|   32|         64|
    +------------------------------------------+----+-----------+-----+-----------+
    |Total                                     |  63|         14|  114|        228|
    +------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                 |   1|   0|    1|          0|
    |ap_done_reg                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                   |   1|   0|    1|          0|
    |phi_ln59_fu_88                            |  32|   0|   32|          0|
    |state_bstate_currIdx_0_i_fu_92            |  32|   0|   32|          0|
    |state_bstate_held_aligned_word_0_i_fu_96  |   8|   0|    8|          0|
    |state_bstate_n_bits_held_0_i_fu_100       |   8|   0|    8|          0|
    |state_ivlCurrRange_1_i_fu_84              |  32|   0|   32|          0|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     | 115|   0|  115|          0|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------------------+-----+-----+------------+--------------------------------------------+--------------+
|                   RTL Ports                   | Dir | Bits|  Protocol  |                Source Object               |    C Type    |
+-----------------------------------------------+-----+-----+------------+--------------------------------------------+--------------+
|ap_clk                                         |   in|    1|  ap_ctrl_hs|    decode_decision_Pipeline_VITIS_LOOP_53_1|  return value|
|ap_rst                                         |   in|    1|  ap_ctrl_hs|    decode_decision_Pipeline_VITIS_LOOP_53_1|  return value|
|ap_start                                       |   in|    1|  ap_ctrl_hs|    decode_decision_Pipeline_VITIS_LOOP_53_1|  return value|
|ap_done                                        |  out|    1|  ap_ctrl_hs|    decode_decision_Pipeline_VITIS_LOOP_53_1|  return value|
|ap_idle                                        |  out|    1|  ap_ctrl_hs|    decode_decision_Pipeline_VITIS_LOOP_53_1|  return value|
|ap_ready                                       |  out|    1|  ap_ctrl_hs|    decode_decision_Pipeline_VITIS_LOOP_53_1|  return value|
|state_bstate_n_bits_held_read_assign           |   in|    8|     ap_none|        state_bstate_n_bits_held_read_assign|        scalar|
|state_bstate_held_aligned_word_read_assign     |   in|    8|     ap_none|  state_bstate_held_aligned_word_read_assign|        scalar|
|state_bstate_currIdx_read_assign               |   in|   32|     ap_none|            state_bstate_currIdx_read_assign|        scalar|
|select_ln1076_2                                |   in|   32|     ap_none|                             select_ln1076_2|        scalar|
|select_ln1076                                  |   in|   32|     ap_none|                               select_ln1076|        scalar|
|bStream_load_2                                 |   in|    8|     ap_none|                              bStream_load_2|        scalar|
|bStream1_load_2                                |   in|    8|     ap_none|                             bStream1_load_2|        scalar|
|p_read                                         |   in|    8|     ap_none|                                      p_read|        scalar|
|p_read1                                        |   in|    8|     ap_none|                                     p_read1|        scalar|
|state_bstate_n_bits_held_0_i_out               |  out|    8|      ap_vld|            state_bstate_n_bits_held_0_i_out|       pointer|
|state_bstate_n_bits_held_0_i_out_ap_vld        |  out|    1|      ap_vld|            state_bstate_n_bits_held_0_i_out|       pointer|
|state_bstate_held_aligned_word_0_i_out         |  out|    8|      ap_vld|      state_bstate_held_aligned_word_0_i_out|       pointer|
|state_bstate_held_aligned_word_0_i_out_ap_vld  |  out|    1|      ap_vld|      state_bstate_held_aligned_word_0_i_out|       pointer|
|state_bstate_currIdx_0_i_out                   |  out|   32|      ap_vld|                state_bstate_currIdx_0_i_out|       pointer|
|state_bstate_currIdx_0_i_out_ap_vld            |  out|    1|      ap_vld|                state_bstate_currIdx_0_i_out|       pointer|
|phi_ln59_out                                   |  out|   32|      ap_vld|                                phi_ln59_out|       pointer|
|phi_ln59_out_ap_vld                            |  out|    1|      ap_vld|                                phi_ln59_out|       pointer|
|state_ivlCurrRange_1_i_out                     |  out|   32|      ap_vld|                  state_ivlCurrRange_1_i_out|       pointer|
|state_ivlCurrRange_1_i_out_ap_vld              |  out|    1|      ap_vld|                  state_ivlCurrRange_1_i_out|       pointer|
+-----------------------------------------------+-----+-----+------------+--------------------------------------------+--------------+

