module Salida (
    input clk,
    input aux,
    output reg led,
    output reg sens_ult
);

// 1s = 10‚Åπ ns = 50M ciclos

reg [31:0] countAux;
parameter downLed = 26'd5000000;

initial begin
    led = 1;
    sens_ult = 0;
    countAux = 0;
end

always @(posedge clk) begin
    if (aux == 1) begin
        led <= 0;
        sens_ult <= 1;
        countAux = 0;
    end else if(countAux > downLed) begin
        led <= 1;
        sens_ult <= 0;
    end


    countAux <= countAux + 1;
end

endmodule