Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3.1 (win64) Build 2489853 Tue Mar 26 04:20:25 MDT 2019
| Date         : Sun May 22 20:05:46 2022
| Host         : mecha-7 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file vga_test_shell_control_sets_placed.rpt
| Design       : vga_test_shell
| Device       : xc7a35t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    34 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      4 |            2 |
|      5 |            2 |
|      8 |            1 |
|      9 |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              10 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               9 |            3 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              27 |            7 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------+-------------------------------------+-------------------------------------+------------------+----------------+
|       Clock Signal       |            Enable Signal            |           Set/Reset Signal          | Slice Load Count | Bel Load Count |
+--------------------------+-------------------------------------+-------------------------------------+------------------+----------------+
|  clk_ext_port_IBUF_BUFG  |                                     |                                     |                1 |              2 |
|  clocking/pixel_clk_port | controller/h_block_count[4]_i_2_n_0 | controller/h_block_count[4]_i_1_n_0 |                1 |              4 |
|  clocking/pixel_clk_port | controller/v_block_enable0_out      | controller/v_block_count[4]_i_1_n_0 |                1 |              4 |
|  clocking/pixel_clk_port | controller/h_block_tc               | controller/clear                    |                1 |              5 |
|  clocking/pixel_clk_port | controller/row_count0               | controller/row_count[4]_i_1_n_0     |                1 |              5 |
|  clocking/pixel_clk_port |                                     |                                     |                5 |              8 |
|  clocking/pixel_clk_port |                                     | controller/h_tc                     |                3 |              9 |
|  clocking/pixel_clk_port | controller/h_tc                     | controller/v_count[9]_i_1_n_0       |                3 |              9 |
+--------------------------+-------------------------------------+-------------------------------------+------------------+----------------+


