// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _softmax_HH_
#define _softmax_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "reduce_2.h"
#include "myproject_mul_mul_14s_13ns_27_3_1.h"
#include "softmax_exp_table2.h"
#include "softmax_invert_table3.h"
#include "softmax_exp_res_V.h"

namespace ap_rtl {

struct softmax : public sc_module {
    // Port declarations 14
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<4> > data_V_address0;
    sc_out< sc_logic > data_V_ce0;
    sc_in< sc_lv<14> > data_V_q0;
    sc_out< sc_lv<4> > res_V_address0;
    sc_out< sc_logic > res_V_ce0;
    sc_out< sc_logic > res_V_we0;
    sc_out< sc_lv<14> > res_V_d0;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    softmax(sc_module_name name);
    SC_HAS_PROCESS(softmax);

    ~softmax();

    sc_trace_file* mVcdFile;

    softmax_exp_table2* exp_table2_U;
    softmax_invert_table3* invert_table3_U;
    softmax_exp_res_V* exp_res_V_U;
    reduce_2* grp_reduce_2_fu_167;
    myproject_mul_mul_14s_13ns_27_3_1<1,3,14,13,27>* myproject_mul_mul_14s_13ns_27_3_1_U92;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<17> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<10> > exp_table2_address0;
    sc_signal< sc_logic > exp_table2_ce0;
    sc_signal< sc_lv<13> > exp_table2_q0;
    sc_signal< sc_lv<10> > invert_table3_address0;
    sc_signal< sc_logic > invert_table3_ce0;
    sc_signal< sc_lv<14> > invert_table3_q0;
    sc_signal< sc_lv<4> > i_1_fu_178_p2;
    sc_signal< sc_lv<4> > i_1_reg_473;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<64> > tmp_4_fu_184_p1;
    sc_signal< sc_lv<64> > tmp_4_reg_478;
    sc_signal< sc_lv<1> > tmp_fu_172_p2;
    sc_signal< sc_lv<10> > y_V_reg_488;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<13> > exp_table2_load_reg_498;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<10> > y_V_2_reg_503;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_logic > grp_reduce_2_fu_167_ap_ready;
    sc_signal< sc_logic > grp_reduce_2_fu_167_ap_done;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<27> > tmp_3_cast_cast_cast_fu_217_p1;
    sc_signal< sc_lv<27> > tmp_3_cast_cast_cast_reg_513;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<4> > i_2_fu_227_p2;
    sc_signal< sc_lv<4> > i_2_reg_521;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_lv<64> > tmp_8_fu_233_p1;
    sc_signal< sc_lv<64> > tmp_8_reg_526;
    sc_signal< sc_lv<1> > tmp_7_fu_221_p2;
    sc_signal< sc_lv<13> > exp_res_V_q0;
    sc_signal< sc_lv<13> > exp_res_V_load_reg_536;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_lv<27> > grp_fu_463_p2;
    sc_signal< sc_lv<27> > r_V_reg_546;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< sc_lv<1> > p_Result_s_reg_555;
    sc_signal< sc_lv<1> > tmp_6_reg_561;
    sc_signal< sc_lv<14> > p_Val2_2_fu_274_p2;
    sc_signal< sc_lv<14> > p_Val2_2_reg_566;
    sc_signal< sc_logic > ap_CS_fsm_state15;
    sc_signal< sc_lv<1> > carry_1_fu_294_p2;
    sc_signal< sc_lv<1> > carry_1_reg_572;
    sc_signal< sc_lv<1> > p_Result_6_fu_300_p3;
    sc_signal< sc_lv<1> > p_Result_6_reg_577;
    sc_signal< sc_lv<1> > Range1_all_ones_fu_332_p2;
    sc_signal< sc_lv<1> > Range1_all_ones_reg_582;
    sc_signal< sc_lv<1> > Range1_all_zeros_fu_338_p2;
    sc_signal< sc_lv<1> > Range1_all_zeros_reg_587;
    sc_signal< sc_lv<1> > phitmp_demorgan_fu_371_p2;
    sc_signal< sc_lv<1> > phitmp_demorgan_reg_592;
    sc_signal< sc_lv<1> > brmerge192_demorgan_fu_377_p2;
    sc_signal< sc_lv<1> > brmerge192_demorgan_reg_598;
    sc_signal< sc_lv<14> > p_097_2_fu_455_p3;
    sc_signal< sc_lv<14> > p_097_2_reg_604;
    sc_signal< sc_logic > ap_CS_fsm_state16;
    sc_signal< sc_lv<4> > exp_res_V_address0;
    sc_signal< sc_logic > exp_res_V_ce0;
    sc_signal< sc_logic > exp_res_V_we0;
    sc_signal< sc_logic > grp_reduce_2_fu_167_ap_start;
    sc_signal< sc_logic > grp_reduce_2_fu_167_ap_idle;
    sc_signal< sc_lv<4> > grp_reduce_2_fu_167_x_V_address0;
    sc_signal< sc_logic > grp_reduce_2_fu_167_x_V_ce0;
    sc_signal< sc_lv<18> > grp_reduce_2_fu_167_ap_return;
    sc_signal< sc_lv<4> > i_reg_145;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_lv<4> > i3_reg_156;
    sc_signal< sc_logic > ap_CS_fsm_state17;
    sc_signal< sc_logic > grp_reduce_2_fu_167_ap_start_reg;
    sc_signal< sc_lv<64> > tmp_5_fu_199_p1;
    sc_signal< sc_lv<64> > tmp_2_fu_213_p1;
    sc_signal< sc_lv<14> > tmp_11_cast_fu_271_p1;
    sc_signal< sc_lv<14> > p_Val2_1_fu_255_p4;
    sc_signal< sc_lv<1> > tmp_9_fu_280_p3;
    sc_signal< sc_lv<1> > p_Result_5_fu_264_p3;
    sc_signal< sc_lv<1> > rev_fu_288_p2;
    sc_signal< sc_lv<4> > tmp_11_fu_308_p4;
    sc_signal< sc_lv<5> > tmp_12_fu_323_p4;
    sc_signal< sc_lv<1> > tmp_13_fu_344_p3;
    sc_signal< sc_lv<1> > Range2_all_ones_fu_317_p2;
    sc_signal< sc_lv<1> > rev1_fu_351_p2;
    sc_signal< sc_lv<1> > p_s_fu_357_p2;
    sc_signal< sc_lv<1> > deleted_ones_fu_363_p3;
    sc_signal< sc_lv<1> > deleted_zeros_fu_383_p3;
    sc_signal< sc_lv<1> > p_not_fu_388_p2;
    sc_signal< sc_lv<1> > brmerge_fu_394_p2;
    sc_signal< sc_lv<1> > tmp_s_fu_399_p2;
    sc_signal< sc_lv<1> > tmp1_demorgan_fu_410_p2;
    sc_signal< sc_lv<1> > tmp1_fu_414_p2;
    sc_signal< sc_lv<1> > underflow_fu_420_p2;
    sc_signal< sc_lv<1> > overflow_fu_404_p2;
    sc_signal< sc_lv<1> > tmp2_fu_431_p2;
    sc_signal< sc_lv<1> > brmerge2_fu_425_p2;
    sc_signal< sc_lv<1> > p_197_not_fu_436_p2;
    sc_signal< sc_lv<14> > p_mux_fu_441_p3;
    sc_signal< sc_lv<14> > p_3_fu_448_p3;
    sc_signal< sc_lv<14> > grp_fu_463_p0;
    sc_signal< sc_lv<13> > grp_fu_463_p1;
    sc_signal< sc_lv<17> > ap_NS_fsm;
    sc_signal< sc_lv<27> > grp_fu_463_p10;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<17> ap_ST_fsm_state1;
    static const sc_lv<17> ap_ST_fsm_state2;
    static const sc_lv<17> ap_ST_fsm_state3;
    static const sc_lv<17> ap_ST_fsm_state4;
    static const sc_lv<17> ap_ST_fsm_state5;
    static const sc_lv<17> ap_ST_fsm_state6;
    static const sc_lv<17> ap_ST_fsm_state7;
    static const sc_lv<17> ap_ST_fsm_state8;
    static const sc_lv<17> ap_ST_fsm_state9;
    static const sc_lv<17> ap_ST_fsm_state10;
    static const sc_lv<17> ap_ST_fsm_state11;
    static const sc_lv<17> ap_ST_fsm_state12;
    static const sc_lv<17> ap_ST_fsm_state13;
    static const sc_lv<17> ap_ST_fsm_state14;
    static const sc_lv<17> ap_ST_fsm_state15;
    static const sc_lv<17> ap_ST_fsm_state16;
    static const sc_lv<17> ap_ST_fsm_state17;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<4> ap_const_lv4_A;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<5> ap_const_lv5_1F;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<14> ap_const_lv14_1FFF;
    static const sc_lv<14> ap_const_lv14_2000;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_Range1_all_ones_fu_332_p2();
    void thread_Range1_all_zeros_fu_338_p2();
    void thread_Range2_all_ones_fu_317_p2();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state15();
    void thread_ap_CS_fsm_state16();
    void thread_ap_CS_fsm_state17();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_state1();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_brmerge192_demorgan_fu_377_p2();
    void thread_brmerge2_fu_425_p2();
    void thread_brmerge_fu_394_p2();
    void thread_carry_1_fu_294_p2();
    void thread_data_V_address0();
    void thread_data_V_ce0();
    void thread_deleted_ones_fu_363_p3();
    void thread_deleted_zeros_fu_383_p3();
    void thread_exp_res_V_address0();
    void thread_exp_res_V_ce0();
    void thread_exp_res_V_we0();
    void thread_exp_table2_address0();
    void thread_exp_table2_ce0();
    void thread_grp_fu_463_p0();
    void thread_grp_fu_463_p1();
    void thread_grp_fu_463_p10();
    void thread_grp_reduce_2_fu_167_ap_start();
    void thread_i_1_fu_178_p2();
    void thread_i_2_fu_227_p2();
    void thread_invert_table3_address0();
    void thread_invert_table3_ce0();
    void thread_overflow_fu_404_p2();
    void thread_p_097_2_fu_455_p3();
    void thread_p_197_not_fu_436_p2();
    void thread_p_3_fu_448_p3();
    void thread_p_Result_5_fu_264_p3();
    void thread_p_Result_6_fu_300_p3();
    void thread_p_Val2_1_fu_255_p4();
    void thread_p_Val2_2_fu_274_p2();
    void thread_p_mux_fu_441_p3();
    void thread_p_not_fu_388_p2();
    void thread_p_s_fu_357_p2();
    void thread_phitmp_demorgan_fu_371_p2();
    void thread_res_V_address0();
    void thread_res_V_ce0();
    void thread_res_V_d0();
    void thread_res_V_we0();
    void thread_rev1_fu_351_p2();
    void thread_rev_fu_288_p2();
    void thread_tmp1_demorgan_fu_410_p2();
    void thread_tmp1_fu_414_p2();
    void thread_tmp2_fu_431_p2();
    void thread_tmp_11_cast_fu_271_p1();
    void thread_tmp_11_fu_308_p4();
    void thread_tmp_12_fu_323_p4();
    void thread_tmp_13_fu_344_p3();
    void thread_tmp_2_fu_213_p1();
    void thread_tmp_3_cast_cast_cast_fu_217_p1();
    void thread_tmp_4_fu_184_p1();
    void thread_tmp_5_fu_199_p1();
    void thread_tmp_7_fu_221_p2();
    void thread_tmp_8_fu_233_p1();
    void thread_tmp_9_fu_280_p3();
    void thread_tmp_fu_172_p2();
    void thread_tmp_s_fu_399_p2();
    void thread_underflow_fu_420_p2();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
