[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of XC6VLX240T-1FFG1156I production of XILINX from the text:DS152 (v3.6) March 18, 2014 www.xilinx.com\nProduct Specification 1© 2009–2014 Xilinx, Inc. XILINX, the Xilinx logo, Virtex, Zynq, Artix, Kintex, Spartan, ISE, Vivado and other designated brands  included herein are trademarks of Xilinx in the \nUnited States and other countries. All other trademarks are the property of their respective owners.Virtex-6 FPGA Electrical Characteristics\nVirtex®-6 FPGAs are available in -3, -2, -1, and -1L speed grades, with -3 having the highest performance. Virtex-6 FPGA \nDC and AC characteristics are specified in  commercial, extended, industrial, and m ilitary temperature ranges. Unless noted, \nthe Virtex-6Q FPGA DC and AC characteristics are equivalent to the commercial specifications. Except for the operating temperature range or unless otherwise noted, all the DC and AC electrical parameters are the same for a particular speed grade (that is, the timing characteristics of a -1 speed grade industrial device are the same as for a -1 speed grade commercial device). However, only selected  speed grades and/or device s are available in the extend ed, industrial, or military \ntemperature ranges.\nAll supply voltage and junction temperature specifications are representative of worst-case conditions. The parameters \nincluded are common to popular designs and typical applications.\nAvailable device and package combinations can be found at:\x81DS150\n: Virtex-6 Family Overview\n\x81DS155 : Defense-Grade Virtex-6Q Family Overview\nThis Virtex-6 FPGA data sheet, part of  an overall set of documentation on the Vi rtex-6 FPGAs, is available on the Xilinx \nwebsite at: www.xilinx.com/support/index.html /content/xilinx/en/supportNav/silic on_devices/fpga/virtex-6.html .\nVirtex-6 FPGA DC Characteristics\n Virtex-6  FPGA Data Sheet:\nDC and Switching Characteristics\nDS152 (v3.6) March 18, 2014 Product Specification\nTable  1: Absolute Maximum Ratings(1)\nSymbol Description Range Units\nVCCINTInternal supply voltage re lative to GND –0.5 to 1.1 V\nFor -1L devices: Internal supply voltage relative to GND –0.5 to 1.0 V\nVCCAUX Auxiliary supply voltage relative to GND –0.5 to 3.0 V\nVCCO Output drivers supply voltage relative to GND –0.5 to 3.0 V\nVBATT Key memory battery backup supply –0.5 to 3.0 V\nVFS External voltage supply for eFUSE programming(2) –0.5 to 3.0 V\nVREF Input reference voltage –0.5 to 3.0 V\nVIN(3) 2.5V or below I/O input voltage relative to GND(4) (user and dedicated I/Os) –0.5 to VCCO+0 . 5 V\nVTS Voltage applied to 3-state 2.5V or below output(4) (user and dedicated I/Os) –0.5 to VCCO+0 . 5 V\nTSTG Storage temperature (ambient) –65 to 150 °C\nTSOL Maximum soldering temperature(5) +220 °C\nTj Maximum junction temperature(5)+125 °C\nNotes: \n1. Stresses beyond those listed under Absolute Maximum Ratings might cause permanent damage to the device. These are stress rati ngs only, \nand functional operation of the device at these or any other conditions beyond those listed under Operating Conditions is not i mplied. \nExposure to Absolute Maximum Ratings conditions for extended periods of time might affect device reliability.\n2. When not programming eFUSE, connect VFS to GND.\n3. 2.5V I/O absolute maximum limit applied to DC and AC signals.4. For I/O operation, refer to UG361\n:Virtex-6 FPGA SelectIO Resources User Guide .\n5. For soldering guidelines and thermal considerations, see UG365 :Virtex-6 FPGA Packaging and Pinout Specification .\nVirtex-6 FPGA Data Sheet: DC and Switching Characteristics\nDS152 (v3.6) March 18, 2014 www.xilinx.com\nProduct Specification 2 Table  2: Recommended Operating Conditions\nSymbol Description Min Max Units\nVCCINTInternal supply voltage relative to GND for all devices except -1L devices. 0.95 1.05 V\nFor -1L commercial temperature range devices: internal supply voltage relative \nto GND, Tj= 0°C to +85°C0.87 0.93 V\nFor -1L industrial temperature range devices: internal supply voltage relative to GND, \nTj= –40°C to +100°C0.91 0.97 V\nVCCAUX Auxiliary supply voltage relative to GND 2.375 2.625 V\nVCCO(1)(2)(3)Supply voltage relative to GND 1.14 2.625 V\nVIN2.5V supply voltage relative to GND GND – 0.20 2.625 V\n2.5V and below supply voltage relative to GND GND – 0.20 VCCO+0 . 2 V\nIIN(5) Maximum current through any pin in a powered or unpowered bank when forward \nbiasing the clamp diode.–1 0 m A\nVBATT(6) Battery voltage relative to GND 1.0 2.5 V\nVFS(7)External voltage supply for eFUSE programming 2.375 2.625 V\nTjJunction temperature operating range for commercial (C) temperature devices 0 85 °C\nJunction temperature operating range for extended (E) temperature devices 0 100 °C\nJunction temperature operating range for industrial (I) temperature devices –40 100 °C\nJunction temperature operating range for military (M) temperature devices –55 125 °C\nNotes: \n1. Configuration data is retained even if VCCO drops to 0V.\n2. Includes VCCO of 1.2V, 1.5V, 1.8V, and 2.5V.\n3. The configuration supply voltage VCC_CONFIG  is also known as VCCO_0 .\n4. All voltages are relative to ground.\n5. A total of 100 mA per bank should not be exceeded.6. V\nBATT is required only when using bitstream encryption. If battery is not used, connect VBATT to either ground or VCCAUX .\n7. During eFUSE programming, VFS must be within the recommended operating range and Tj=+15°C to +85 °C. Otherwise, VFS can be \nconnected to GND.\nVirtex-6 FPGA Data Sheet: DC and Switching Characteristics\nDS152 (v3.6) March 18, 2014 www.xilinx.com\nProduct Specification 3 \nTable  3: DC Characteristics Over Recommended Operating Conditions(1)(2)\nSymbol Description Min Typ Max Units\nVDRINT Data retention VCCINT  voltage (below which configuration data might be lost) 0.75 – – V\nVDRI Data retention VCCAUX  voltage (below which configuration data might be lost) 2.0 – – V\nIREF VREF leakage current per pin – – 10 µA\nIL Input or output leakage current per pin (sample-tested) – – 10 µA\nCIN(3) Die input capacitance at the pad – – 8 pF\nIRPUPad pull-up (when selected) @ VIN=0 V ,  VCCO= 2 . 5 V 2 0–8 0 µ A\nPad pull-up (when selected) @ VIN=0 V ,  VCCO=1 . 8 V 8 – 4 0 µ A\nPad pull-up (when selected) @ VIN=0 V ,  VCCO=1 . 5 V 5 – 3 0 µ A\nPad pull-up (when selected) @ VIN=0 V ,  VCCO=1 . 2 V 1 – 2 0 µ A\nIRPD Pad pull-down (when selected) @ VIN=2 . 5 V 3 – 8 0 µ A\nIBATT Battery supply current – – 150 nA\nn Temperature diode ideality factor – 1.0002 – n\nr Series resistance – 5 – Ω\nNotes: \n1. Typical values are specified at nominal voltage, 25°C.\n2. Maximum value specified for worst case process at 25°C.\n3. This measurement represents the die capacitance at the pad, not including the package.\nVirtex-6 FPGA Data Sheet: DC and Switching Characteristics\nDS152 (v3.6) March 18, 2014 www.xilinx.com\nProduct Specification 4Important Note\nTypical values for quiescent supply current are specified at nominal voltage, 85°C junction temperatures (Tj). Xilinx \nrecommends analyzing static power consumption at Tj= 85°C because the majority of designs operate near the high end of \nthe commercial temperature range. Quiescent supply current is specified by speed gr ade for Virtex-6 devices. Use the Xilinx \nPower Estimator (XPE) spread sheet tool (d ownload at http://www.xilinx.com/power ) to calculate static power consumption \nfor conditions other than those specified in Table 4 .\nTable  4: Typical Quiescent Supply Current\nSymbol Description DeviceSpeed and Temp erature Grade\nUnits\n-3 (C) -2 (C, E, & I) -1 (C & I) -1 (I & M)(2)-1L (C) -1L (I)(1)\nICCINTQ Quiescent VCCINT  \nsupply currentXC6VLX75T 927 927 927 N/A 656 741 mA\nXC6VLX130T 1563 1563 1563 N/A 1102 1245 mA\nXC6VLX195T 2059 2059 2059 N/A 1441 1628 mAXC6VLX240T 2478 2478 2478 N/A 1733 1957 mA\nXC6VLX365T 3001 3001 3001 N/A 2092 2363 mA\nXC6VLX550T\n(3) N/A 4515 4515 N/A 3147 3555 mA\nXC6VLX760(3) N/A 5094 5094 N/A 3471 3921 mA\nXC6VSX315T 3476 3476 3476 N/A 2409 2721 mA\nXC6VSX475T(3) N/A 5227 5227 N/A 3622 4091 mA\nXC6VHX250T 2906 2906 2906 N/A N/A N/A mA\nXC6VHX255T 2746 2746 2746 N/A N/A N/A mA\nXC6VHX380T(4) 4160 4160 4160 N/A N/A N/A mA\nXC6VHX565T(5) N/A 5207 5207 N/A N/A N/A mA\nXQ6VLX130T N/A 1563 N/A 1563 N/A 1245 mA\nXQ6VLX240T N/A 2478 N/A 2478 N/A 1957 mAXQ6VLX550T\n(7) N/A N/A N/A 4515 N/A 3555 mA\nXQ6VSX315T N/A 3476 N/A 3476 N/A 2721 mA\nXQ6VSX475T(7) N/A N/A N/A 5227 N/A 4091 mA\nVirtex-6 FPGA Data Sheet: DC and Switching Characteristics\nDS152 (v3.6) March 18, 2014 www.xilinx.com\nProduct Specification 5ICCOQ Quiescent VCCO \nsupply currentXC6VLX75T 1 1 1 N/A 1 1 mA\nXC6VLX130T 1 1 1 N/A 1 1 mA\nXC6VLX195T 1 1 1 N/A 1 1 mAXC6VLX240T 2 2 2 N/A 2 2 mAXC6VLX365T 2 2 2 N/A 2 2 mA\nXC6VLX550T\n(3)N/A 3 3 N/A 3 3 mA\nXC6VLX760(3) N/A 3 3 N/A 3 3 mA\nXC6VSX315T 2 2 2 N/A 2 2 mA\nXC6VSX475T(3)N/A 2 2 N/A 2 2 mA\nXC6VHX250T 1 1 1 N/A N/A N/A mAXC6VHX255T 1 1 1 N/A N/A N/A mA\nXC6VHX380T\n(4) 2 2 2 N/A N/A N/A mA\nXC6VHX565T(5) N/A 2 2 N/A N/A N/A mA\nXQ6VLX130T N/A 1 N/A 1 N/A 1 mA\nXQ6VLX240T N/A 2 N/A 2 N/A 2 mA\nXQ6VLX550T(7) N/A N/A N/A 3 N/A 3 mA\nXQ6VSX315T N/A 2 N/A 2 N/A 2 mA\nXQ6VSX475T(7) N/A N/A N/A 2 N/A 2 mATable  4: Typical Quiescent Supply Current (Cont’d)\nSymbol Description DeviceSpeed and Temp erature Grade\nUnits\n-3 (C) -2 (C, E, & I) -1 (C & I) -1 (I & M)(2)-1L (C) -1L (I)(1)\nVirtex-6 FPGA Data Sheet: DC and Switching Characteristics\nDS152 (v3.6) March 18, 2014 www.xilinx.com\nProduct Specification 6Power-On Power Supply Requirements\nXilinx FPGAs require a certain amount of su pply current during power-on to insure proper device initialization. The actual \ncurrent consumed depends on the power-on sequence and ramp rate of the power supply.\nThe recommended power-on sequence for Virtex-6 devices is VCCINT , VCCAUX , and VCCO to meet the power-up current \nrequirements listed in Table 5 . VCCINT  can be powered up or down at any time, but power up current specifications can vary \nfrom Table 5 . The device will have no physical dam age or reliability concerns if VCCINT , VCCAUX , and VCCO sequence cannot \nbe followed.\nIf the recommended power-up sequence cannot be followed and the I/Os must remain 3-stated throughout configuration, \nthen VCCAUX  must be powered prior to VCCO or VCCAUX  and VCCO must be powered by the same supply. Similarly, for power-\ndown, the reverse VCCAUX  and VCCO sequence is recommended if the I/Os are to remain 3-stated.ICCAUXQ Quiescent VCCAUX  \nsupply currentXC6VLX75T 45 45 45 N/A 45 45 mA\nXC6VLX130T 75 75 75 N/A 75 75 mA\nXC6VLX195T 113 113 113 N/A 113 113 mAXC6VLX240T 135 135 135 N/A 135 135 mAXC6VLX365T 191 191 191 N/A 191 191 mA\nXC6VLX550T\n(3)N/A 286 286 N/A 286 286 mA\nXC6VLX760(3) N/A 387 387 N/A 387 387 mA\nXC6VSX315T 186 186 186 N/A 186 186 mA\nXC6VSX475T(3)N/A 279 279 N/A 279 279 mA\nXC6VHX250T 152 152 152 N/A N/A N/A mAXC6VHX255T 152 152 152 N/A N/A N/A mA\nXC6VHX380T\n(4) 227 227 227 N/A N/A N/A mA\nXC6VHX565T(5) N/A 315 315 N/A N/A N/A mA\nXQ6VLX130T(6) N/A 75 N/A 75 N/A 75 mA\nXQ6VLX240T(6) N/A 135 N/A 135 N/A 135 mA\nXQ6VLX550T(7) N/A N/A N/A 286 N/A 286 mA\nXQ6VSX315T(6) N/A 186 N/A 186 N/A 186 mA\nXQ6VSX475T(7) N/A N/A N/A 279 N/A 279 mA\nNotes: \n1. Typical values are specified at nominal voltage, 85°C junction temperatures (Tj). -1 and -2 industrial (I) grade devices have the same typical \nvalues as commercial (C) grade devices at 85°C, but higher values at 100°C. Use the XPE tool to calculate 100°C values. -1L ind ustrial \ntemperature range devices have the values specified in this column.\n2. Use the XPE tool to calculate 125°C values for -1M temperature range devices.\n3. The -2E extended temperature range (Tj= 0°C to +100°C) is only available in these devices. The -2I temperature range (Tj= –40°C to \n+100°C) is available for all other devices except the XC6VHX565T.\n4. The XC6VHX380T is available with both -2E and -2I temperature ranges.\n5. The XC6VHX565T is only available in the following temperature ranges: -1C, -1I, -2C, and -2E.\n6. The XQ6VLX130T, XQ6VLX240T, and XQ6VSX315T are available in -2I, -1I, -1M, and -1LI temperature ranges.\n7. The XQ6VLX550T and the XQ6VSX475T are only available in -1I and -1LI temperature ranges.\n8. Typical values are for blank configured devices with no output current loads, no active input pull-up resistors, all I/O pins  are 3-state and \nfloating.\n9. If DCI or differential signaling is used, more accurate quiescent current estimates can be obtained by using the XPE or XPowe r Analyzer \n(XPA) tools.Table  4: Typical Quiescent Supply Current (Cont’d)\nSymbol Description DeviceSpeed and Temp erature Grade\nUnits\n-3 (C) -2 (C, E, & I) -1 (C & I) -1 (I & M)(2)-1L (C) -1L (I)(1)\nVirtex-6 FPGA Data Sheet: DC and Switching Characteristics\nDS152 (v3.6) March 18, 2014 www.xilinx.com\nProduct Specification 7The GTH transceiver supplies must be powered using a MGTHAVCC, MGTHAVCCRX, MGTHAVCCPLL, and MGTHAVTT \nsequence. There are no sequencing requirement for these supplies with respect to the other FPGA supply voltages. For more detail see Table 27 : GTH Transceiver Power Supply Sequencing . There are no sequencing requirements for the GTX \ntransceivers power supplies.\nTable 5  shows the minimum current, in addition to I\nCCQ, that are required by Virtex-6 devices for proper power-on and \nconfiguration. If the current minimums shown in Table 4  and Table 5  are met, the device powers on after all three supplies \nhave passed through their power-on reset threshold voltages. The FPGA must be configured after applying VCCINT , VCCAUX , \nand VCCO for the appropriate  configuration banks. Once in itialized and configured, use t he XPE tools to estimate current \ndrain on these supplies.\nTable  5: Power-On Current for Virtex-6 Devices\nDeviceICCINTMIN ICCAUXMIN ICCOMINUnits\nTyp(1)Typ(1)Typ(1)\nXC6VLX75T See ICCINTQ  in Table 4 ICCAUXQ +1 0 ICCOQ + 30 mA per bank mA\nXC6VLX130T See ICCINTQ  in Table 4 ICCAUXQ +1 0 ICCOQ + 30 mA per bank mA\nXC6VLX195T See ICCINTQ  in Table 4 ICCAUXQ +4 0 ICCOQ + 30 mA per bank mA\nXC6VLX240T See ICCINTQ  in Table 4 ICCAUXQ +4 0 ICCOQ + 30 mA per bank mA\nXC6VLX365T See ICCINTQ  in Table 4 ICCAUXQ +4 0 ICCOQ + 30 mA per bank mA\nXC6VLX550T See ICCINTQ  in Table 4 ICCAUXQ +4 0 ICCOQ + 30 mA per bank mA\nXC6VLX760 See ICCINTQ  in Table 4 ICCAUXQ +4 0 ICCOQ + 30 mA per bank mA\nXC6VSX315T See ICCINTQ  in Table 4 ICCAUXQ +4 0 ICCOQ + 30 mA per bank mA\nXC6VSX475T See ICCINTQ  in Table 4 ICCAUXQ +5 0 ICCOQ + 30 mA per bank mA\nXC6VHX250T See ICCINTQ  in Table 4 ICCAUXQ +4 0 ICCOQ + 30 mA per bank mA\nXC6VHX255T See ICCINTQ  in Table 4 ICCAUXQ +4 0 ICCOQ + 30 mA per bank mA\nXC6VHX380T See ICCINTQ  in Table 4 ICCAUXQ +4 0 ICCOQ + 30 mA per bank mA\nXC6VHX565T See ICCINTQ  in Table 4 ICCAUXQ +4 0 ICCOQ + 30 mA per bank mA\nXQ6VLX130T See ICCINTQ  in Table 4 ICCAUXQ +1 0 0 ICCOQ + 30 mA per bank mA\nXQ6VLX240T See ICCINTQ  in Table 4 ICCAUXQ +1 0 0 ICCOQ + 30 mA per bank mA\nXQ6VLX550T See ICCINTQ  in Table 4 ICCAUXQ +1 0 0 ICCOQ + 30 mA per bank mA\nXQ6VSX315T See ICCINTQ  in Table 4 ICCAUXQ +1 0 0 ICCOQ + 40 mA per bank mA\nXQ6VSX475T See ICCINTQ  in Table 4 ICCAUXQ +1 0 0 ICCOQ + 40 mA per bank mA\nNotes: \n1. Typical values are specified at nominal voltage, 25°C.\n2. Use the Xilinx Power Estimator (XPE) spreadsheet tool (download at http://www.xilinx.com/power ) to calculate maximum power-on currents.\nTable  6: Power Supply Ramp Time\nSymbol Description Ramp Time Units\nVCCINT Internal supply voltage relative to GND 0.20 to 50.0 ms\nVCCO Output drivers supply voltage relative to GND 0.20 to 50.0 ms\nVCCAUX Auxiliary supply voltage relative to GND 0.20 to 50.0 ms\nVirtex-6 FPGA Data Sheet: DC and Switching Characteristics\nDS152 (v3.6) March 18, 2014 www.xilinx.com\nProduct Specification 8SelectIO™ DC Input and Output Levels\nValues for VIL and VIH are recommended input voltages. Values for IOL and IOH are guaranteed over the recommended \noperating conditions at the VOL and VOH test points. Only selected standards are tested. These are chosen to ensure that \nall standards meet their specifications. The selected standards are tested at a minimum VCCO with the respective VOL and \nVOH voltage levels shown. Other standards are sample tested.\nTable  7: SelectIO DC Input and Output Levels\nI/O StandardVIL VIH VOL VOH IOL IOH\nV, Min V, Max V, Min V, Max V, Max V, Min mA mA\nLVCMOS25, \nLVDCI25–0.3 0.7 1.7 VCCO+0 . 3 0 . 4 VCCO– 0.4 Note(3) Note(3)\nLVCMOS18, \nLVDCI18–0.3 35% VCCO 65% VCCO VCCO+ 0.3 0.45 VCCO– 0.45 Note(4) Note(4)\nLVCMOS15, \nLVDCI15–0.3 35% VCCO 65% VCCO VCCO+ 0.3 25% VCCO 75% VCCO Note(4) Note(4)\nLVCMOS12 –0.3 35% VCCO 65% VCCO VCCO+ 0.3 25% VCCO 75% VCCO Note(5) Note(5)\nHSTL I_12 –0.3 VREF–0 . 1 VREF+0 . 1 VCCO+ 0.3 25% VCCO 75% VCCO 6.3 –6.3\nHSTL I(2) –0.3 VREF–0 . 1 VREF+0 . 1 VCCO+0 . 3 0 . 4 VCCO–0 . 4 8 – 8\nHSTL II(2) –0.3 VREF–0 . 1 VREF+0 . 1 VCCO+0 . 3 0 . 4 VCCO–0 . 4 1 6 – 1 6\nHSTL III(2) –0.3 VREF–0 . 1 VREF+0 . 1 VCCO+0 . 3 0 . 4 VCCO– 0.4 24 –8\nDIFF HSTL I(2) –0.3 50% VCCO– 0.1 50% VCCO+0 . 1 VCCO+0 . 3 – – – –\nDIFF HSTL II(2) –0.3 50% VCCO– 0.1 50% VCCO+0 . 1 VCCO+0 . 3 – – – –\nSSTL2 I –0.3 VREF–0 . 1 5 VREF+0 . 1 5 VCCO+0 . 3 VTT–0 . 6 1 VTT+ 0.61 8.1 –8.1\nSSTL2 II –0.3 VREF–0 . 1 5 VREF+0 . 1 5 VCCO+0 . 3 VTT–0 . 8 1 VTT+ 0.81 16.2 –16.2\nDIFF SSTL2 I –0.3 50% \nVCCO–0 . 1 550% \nVCCO+0 . 1 5VCCO+0 . 3 – – – –\nDIFF SSTL2 II –0.3 50% \nVCCO–0 . 1 550% \nVCCO+0 . 1 5VCCO+0 . 3 – – – –\nSSTL18 I –0.3 VREF– 0.125 VREF+ 0.125 VCCO+0 . 3 VTT–0 . 4 7 VTT+ 0.47 6.7 –6.7\nSSTL18 II –0.3 VREF– 0.125 VREF+0 . 1 2 5 VCCO+0 . 3 VTT–0 . 6 0 VTT+ 0.60 13.4 –13.4\nDIFF SSTL18 I –0.3 50% \nVCCO–0 . 1 2 550% \nVCCO+0 . 1 2 5VCCO+0 . 3 – – – –\nDIFF SSTL18 II –0.3 50% \nVCCO–0 . 1 2 550% \nVCCO+0 . 1 2 5VCCO+0 . 3 – – – –\nSSTL15 –0.3 VREF–0 . 1 VREF+0 . 1 VCCO+0 . 3 VTT–0 . 1 7 5 VTT+ 0.175 14.3 –14.3\nDIFF SSTL15 –0.3 50% VCCO– 0.1 50% VCCO+0 . 1 VCCO+0 . 3 – – – –\nNotes: \n1. Tested according to relevant specifications.\n2. Applies to both 1.5V and 1.8V HSTL.\n3. Using drive strengths of 2, 4, 6, 8, 12, 16, or 24 mA.\n4. Using drive strengths of 2, 4, 6, 8, 12, or 16 mA.5. Supported drive strengths of 2, 4, 6, or 8 mA.\n6. For detailed interface specific DC voltage levels, see UG361\n:Virtex-6 FPGA SelectIO Resources User Guide .\nVirtex-6 FPGA Data Sheet: DC and Switching Characteristics\nDS152 (v3.6) March 18, 2014 www.xilinx.com\nProduct Specification 9HT DC Specifications (HT_25)\nLVDS DC Specifications (LVDS_25)\nExtended LVDS DC Specif ications (LVDSEXT_25)Table  8: HT DC Specifications\nSymbol DC Parameter Conditions Min Typ Max Units\nVCCO Supply Voltage 2.38 2.5 2.63 V\nVOD Differential Output Voltage for XC devices RT = 100 Ω across Q and Q  signals 480 600 885 mV\nDifferential Output Voltage for XQ devices 480 600 930 mV\nΔ VOD Change in VOD Magnitude –15 – 15 mV\nVOCM Output Common Mode Voltage RT = 100 Ω across Q and Q  signals 440 600 760 mV\nΔ VOCM Change in VOCM Magnitude –15 – 15 mV\nVID Input Differential Voltage 200 600 1000 mV\nΔ VID Change in VID Magnitude –15 – 15 mV\nVICM Input Common Mode Voltage 440 600 780 mV\nΔ VICM Change in VICM Magnitude –15 – 15 mV\nTable  9: LVDS DC Specifications\nSymbol DC Parameter Conditions Min Typ Max Units\nVCCO Supply Voltage 2.38 2.5 2.63 V\nVOH Output High Voltage for Q and Q RT = 100 Ω across Q and Q  signals – – 1.675 V\nVOL Output Low Voltage for Q and Q RT = 100 Ω across Q and Q  signals 0.825 – – V\nVODIFF Differential Output Voltage (Q – Q ),\nQ = High (Q –Q ) ,  Q =H i g hRT = 100 Ω across Q and Q  signals 247 350 600 mV\nVOCM Output Common-Mode Voltage for XC devices RT = 100 Ω across Q and Q  signals 1.075 1.250 1.425 V\nOutput Common-Mode Voltage for XQ devices 1.000 1.250 1.425 V\nVIDIFF Differential Input Voltage (Q – Q ),\nQ = High (Q –Q ) ,  Q =H i g h100 350 600 mV\nVICM Input Common-Mode Voltage 0.3 1.2 2.2 V\nTable  10: Extended LVDS DC Specifications\nSymbol DC Parameter Conditions Min Typ Max Units\nVCCO Supply Voltage 2.38 2.5 2.63 V\nVOH Output High Voltage for Q and Q RT = 100 Ω across Q and Q  signals – – 1.785 V\nVOL Output Low Voltage for Q and Q RT = 100 Ω across Q and Q  signals 0.715 – – V\nVODIFF Differential Output Voltage (Q – Q ),\nQ = High (Q –Q ) ,  Q =H i g h\nfor XC devicesRT = 100 Ω across Q and Q  signals 350 – 840 mV\nDifferential Output Voltage (Q – Q ),\nQ = High (Q –Q ) ,  Q =H i g h\nfor XQ devices350 – 850 mV\nVOCM Output Common-Mode Voltage for XC devices RT = 100 Ω across Q and Q  signals 1.075 1.250 1.425 V\nOutput Common-Mode Voltage for XQ devices 1.000 1.250 1.425 V\nVIDIFF Differential Input Voltage (Q – Q ),\nQ = High (Q –Q ) ,  Q =H i g hCommon-mode input \nvoltage = 1.25V100 – 1000 mV\nVICM Input Common-Mode Voltage Differential input voltage = ±350 mV 0.3 1.2 2.2 V\nVirtex-6 FPGA Data Sheet: DC and Switching Characteristics\nDS152 (v3.6) March 18, 2014 www.xilinx.com\nProduct Specification 10LVPECL DC Specifications (LVPECL_25)\nThese values are valid when driving a 100 Ω differential load only, i.e., a 100 Ω resistor between the two receiver pins. The \nVOH levels are 200 mV below standard LVPECL levels and are co mpatible with devices toler ant of lower common-mode \nranges. Table 11  summarizes the DC output sp ecifications of LVPECL. For mo re information on using LVPECL , see UG361 : \nVirtex-6 FPGA SelectIO  Resources User Guide .\n \neFUSE Read Endurance\nTable 12  lists the maximum number of read cycle operations expected. For more information, see UG360 :Virtex-6 FPGA \nConfiguration User Guide .Table  11: LVPECL DC Specifications\nSymbol DC Parameter Min Typ Max Units\nVOH Output High Voltage VCC– 1.025 1.545 VCC–0 . 8 8 V\nVOL Output Low Voltage VCC– 1.81 0.795 VCC–1 . 6 2 V\nVICM Input Common-Mode Voltage 0.6 – 2.2 V\nVIDIFF Differential Input Voltage(1)(2)0.100 – 1.5 V\nNotes: \n1. Recommended input maximum voltage not to exceed VCCAUX +0 . 2 V .\n2. Recommended input minimum voltage not to go below –0.5V.\nTable  12: eFUSE Read Endurance\nSymbol DescriptionSpeed Grade\nUnits\n-3 -2 -1 -1L\nDNA_CYCLES Number of DNA_PORT READ operations or JTAG ISC_DNA read \ncommand operations. Unaffected by SHIFT operations.30,000,000Read \nCycles\nAES_CYCLES Number of JTAG FUSE_KEY or FUSE_CNTL read command \noperations. Unaffected by SHIFT operations.30,000,000 Read \nCycles\nVirtex-6 FPGA Data Sheet: DC and Switching Characteristics\nDS152 (v3.6) March 18, 2014 www.xilinx.com\nProduct Specification 11GTX Transceiver Specifications\nGTX Transceiver DC Characteristics\n \n \n Table  13: Absolute Maximum Ratings for GTX Transceivers(1)\nSymbol Description Min Max Units\nMGTAVCCAnalog supply voltage for the GTX transmitter and receiver circuits relative to \nGND–0.5 1.1 V\nMGTAVTTAnalog supply voltage for the GTX transmitter and receiver termination circuits \nrelative to GND–0.5 1.32 V\nMGTAVTTRCALAnalog supply voltage for the resistor cali bration circuit of the GTX transceiver \ncolumn–0.5 1.32 V\nVIN Receiver (RXP/RXN) and Transmitter (T XP/TXN) absolute input voltage –0.5 1.32 V\nVMGTREFCLK Reference clock absolute input voltage –0.5 1.32 V\nNotes: \n1. Stresses beyond those listed under Absolute Maximum Ratings might cause permanent damage to the device. These are stress rati ngs only, \nand functional operation of the device at these or any other conditions beyond those listed under Operating Conditions is not i mplied. \nExposure to Absolute Maximum Ratings conditions for extended periods of time might affect device reliability.\nTable  14: Recommended Operating Conditions for GTX Transceivers(1)(2)\nSymbol DescriptionSpeed \nGradePLL \nFrequencyMin Typ Max Units\nMGTAVCCAnalog supply voltage for the GTX transmitter \nand receiver circuits relative to GND-3, -2(3)> 2.7  GHz 1.0 1.03 1.06 V\n-3, -2(3) ≤2.7  GHz 0.95 1.0 1.06 V\n-1 ≤2.7  GHz 0.95 1.0 1.06 V\n-1L ≤2.7  GHz 0.95 1.0 1.05 V\nMGTAVTTAnalog supply voltage for the GTX transmitter \nand receiver termination circuits relative to GNDAll – 1.14 1.2 1.26 V\nMGTAVTTRCALAnalog supply voltage for the resistor calibration \ncircuit of the GTX transceiver columnAll – 1.14 1.2 1.26 V\nNotes: \n1. Each voltage listed requires the filter circuit described in UG366 :Virtex-6 FPGA GTX Transceivers User Guide .\n2. Voltages are specified for the temperature range of Tj = –40°C to +100°C for all XC devices and Tj = –55°C to +125°C for the XQ devices\n3. If a GTX Quad contains transceivers operating with a mixture of PLL frequencies above and below 2.7 GHz, the MGTAVCC voltage s upply \nmust be in the range of 1.0V to 1.06V.\nTable  15: GTX Transceiver Supply Current (per Lane)(1)(2)\nSymbol Description Typ Max Units\nIMGTAVTT MGTAVTT supply current for one GTX transceiver 55.9\nNote 2mA\nIMGTAVCC MGTAVCC supply current for one GTX transceiver 56.1 mA\nMGTRREF Precision reference resistor for internal calibration termination 100.0 ± 1% tolerance Ω\nNotes: \n1. Typical values are specified at nominal voltage, 25°C, with a 3.125 Gb/s line rate.\n2. Values for currents of other transceiver configurations and conditions can be obtained by using the Xilinx Power Estimator (X PE) or XPower \nAnalyzer (XPA) tools.\nVirtex-6 FPGA Data Sheet: DC and Switching Characteristics\nDS152 (v3.6) March 18, 2014 www.xilinx.com\nProduct Specification 12GTX Transceiver DC Input and Output Levels\nTable 17  summarizes the DC output specifications of th e GTX transceivers in Virtex-6 FPGAs. Consult UG366 :Virtex-6 \nFPGA GTX Transceivers User Guide  for further details.Table  16: GTX Transceiver Quiescent Supply Current (per Lane)(1)(2)(3)\nSymbol Description Typ(4)Max Units\nIMGTAVTTQ Quiescent MGTAVTT supply curre nt for one GTX transceiver 0.9\nNote 2mA\nIMGTAVCCQ Quiescent MGTAVCC supply current for one GTX transceiver 3.5 mA\nNotes: \n1. Device powered and unconfigured.\n2. Currents for conditions other than values specified in this table can be obtained by using the XPE or XPA tools.\n3. GTX transceiver quiescent supply current for an entire device can be calculated by multiplying the values in this table by th e number of \navailable GTX transceivers.\n4. Typical values are specified at nominal voltage, 25°C.\nTable  17: GTX Transceiver DC Specifications\nSymbol DC Parameter Conditions Min Typ Max Units\nDVPPINDifferential peak-to-peak input \nvoltageExternal AC coupled ≤4.25 Gb/s 125 – 2000 mV\nExternal AC coupled > 4.25 Gb/s 175 – 2000 mV\nVINAbsolute input voltage DC coupled\nMGTAVTT = 1.2V–400 – MGTAVTT mV\nVCMINCommon mode input voltage DC coupled \nMGTAVTT = 1.2V– 2/3 MGTAVTT – mV\nDVPPOUTDifferential peak-t o-peak output \nvoltage(1)Transmitter output swing is set to maximum setting– – 1000 mV\nV\nCMOUTDCDC common mode output \nvoltage.Equation based MGTAVTT – DVPPOUT /4 mV\nRIN Differential input resistance 80 100 130 Ω\nROUT Differential output resistance 80 100 120 Ω\nTOSKEW Transmitter output pair (TXP and TXN) intra-pair skew – 2 8 ps\nCEXT Recommended external AC coupling capacitor(2) – 100 – nF\nNotes: \n1. The output swing and preemphasis levels are programmable using the attributes discussed in UG366 :Virtex-6 FPGA GTX Transceivers User \nGuide  and can result in values lower than reported in this table.\n2. Other values can be used as appropriate to conform to specific protocols and standards.\nX-Ref Target - Figure 1\nFigure 1: Single-Ended Peak-to-Peak Voltage0 +V P\nN\nds152_01_121509Single-Ended \nVoltage\nVirtex-6 FPGA Data Sheet: DC and Switching Characteristics\nDS152 (v3.6) March 18, 2014 www.xilinx.com\nProduct Specification 13 \nTable 18  summarizes the DC specifications of the clock input of the GTX transceiver. Consult UG366 :Virtex-6 FPGA GTX \nTransceivers User Guide  for further details.\nGTX Transceiver Switching Characteristics\nConsult UG366 :Virtex-6 FPGA GTX Transceivers User Guide  for further information.X-Ref Target - Figure 2\nFigure 2: Differential Peak-to-Peak Voltage\nTable  18: GTX Transceiver Clock DC Input Level Specification\nSymbol DC Parameter Min Typ Max Units\nVIDIFF Differential peak-to-peak input voltage 210 800 2000 mV\nRIN Differential input resistance 90 100 130 Ω\nCEXT Required external AC coupling capacitor(1) –1 0 0 – n F\nNotes: \n1. Other values can be used as appropriate to conform to specific protocols and standards.\nTable  19: GTX Transceiver Performance\nSymbol DescriptionSpeed Grade\nUnits\n-3 -2 -1 -1L\nFGTXMAX Maximum GTX transceiver data rate 6.6 6.6 5.0 5.0 Gb/s\nFGPLLMAX Maximum PLL frequency 3.3(1) 3.3(1) 2.7 2.7 GHz\nFGPLLMIN Minimum PLL frequency 1.2 1.2 1.2 1.2 GHz\nNotes: \n1. See Table 14  for MGTAVCC requirements when PLL frequency is greater than 2.7 GHz.\nTable  20: GTX Transceiver Dynamic Reconfiguration Port (DRP) Switching Characteristics\nSymbol DescriptionSpeed Grade\nUnits\n-3 -2 -1 -1L\nFGTXDRPCLK GTXDRPCLK maximum frequency 150 150 125 100 MHz0 +V \n–V  \n \nP–N\nds152_02_121509Differenti al\nVoltage\nVirtex-6 FPGA Data Sheet: DC and Switching Characteristics\nDS152 (v3.6) March 18, 2014 www.xilinx.com\nProduct Specification 14 Table  21: GTX Transceiver Reference Clock Switching Characteristics\nSymbol Description ConditionsAll Speed Grades\nUnits\nMin Typ Max\nFGCLK Reference clock frequency range 62.5 – 650 MHz\nTRCLK Reference clock rise time 20% – 80% – 200 – ps\nTFCLK Reference clock fall time 80% – 20% – 200 – ps\nTDCREF Reference clock duty cycle Transceiver PLL only 45 50 55 %\nTLOCKClock recovery frequency acquisition \ntimeInitial PLL lock–– 1 m s\nTPHASE Clock recovery phase acquisition timeLock to data after PLL has locked \nto the reference clock––2 0 0 µ s\nX-Ref Target - Figure 3\nFigure 3: Reference Clock Timing Parameters\nTable  22: GTX Transceiver User Clock Switching Characteristics(1)\nSymbol Description ConditionsSpeed Grade\nUnits\n-3 -2 -1 -1L\nFTXOUT TXOUTCLK maximum frequencyInternal 20-bit data path 330 330 250 250 MHz\nInternal 16-bit data path 412.5 412.5 312.5 250 MHz\nFRXREC RXRECCLK maximum frequencyInternal 20-bit data path 330 330 250 250 MHz\nInternal 16-bit data path 412.5 412.5 312.5 250 MHz\nTRX RXUSRCLK maximum frequency 412.5(2)412.5(2)312.5 250 MHz\nTRX2 RXUSRCLK2 maximum frequency1 byte interface 376 376 312.5 250 MHz\n2 byte interface 406.25 406.25 312.5 250 MHz4 byte interface 206.25 206.25 156.25 125 MHz\nT\nTX TXUSRCLK maximum frequency 412.5(3) 412.5(3) 312.5 250 MHz\nTTX2 TXUSRCLK2 maximum frequency1 byte interface 376 376 312.5 250 MHz\n2 byte interface 406.25 406.25 312.5 250 MHz4 byte interface 206.25 206.25 156.25 125 MHz\nNotes: \n1. Clocking must be implemented as described in UG366 :Virtex-6 FPGA GTX Tr ansceivers User Guide .\n2. 406.25 MHz when the RX elastic buffer is bypassed.\n3. 406.25 MHz when the TX buffer is bypassed.ds152_05_04210980% \n20% \nT FCLK T RCLK \nVirtex-6 FPGA Data Sheet: DC and Switching Characteristics\nDS152 (v3.6) March 18, 2014 www.xilinx.com\nProduct Specification 15Table  23: GTX Transceiver Transmitter Switching Characteristics\nSymbol Description Condi tion Min Typ Max Units\nFGTXTX Serial data rate range 0.480 – FGTXMAX Gb/s\nTRTX TX Rise time 20%–80% – 120 – ps\nTFTX TX Fall time 80%–20% – 120 – ps\nTLLSKEW TX lane-to-lane skew(1)– – 350 ps\nVTXOOBVDPP Electrical idle amplitude – – 15 mV\nTTXOOBTRANSITION Electrical idle transition time – – 75 ns\nTJ6.5 Total Jitter(2)(3)\n6.5 Gb/s– – 0.33 UI\nDJ6.5 Deterministic Jitter(2)(3)– – 0.17 UI\nTJ5.0 Total Jitter(2)(3)\n5.0 Gb/s– – 0.33 UI\nDJ5.0 Deterministic Jitter(2)(3)– – 0.15 UI\nTJ4.25 Total Jitter(2)(3)\n4.25 Gb/s– – 0.33 UI\nDJ4.25 Deterministic Jitter(2)(3)– – 0.14 UI\nTJ3.75 Total Jitter(2)(3)\n3.75 Gb/s– – 0.34 UI\nDJ3.75 Deterministic Jitter(2)(3) – – 0.16 UI\nTJ3.125 Total Jitter(2)(3)\n3.125 Gb/s–– 0 . 2 U I\nDJ3.125 Deterministic Jitter(2)(3) –– 0 . 1 U I\nTJ3.125L Total Jitter(2)(3)\n3.125 Gb/s(4)– – 0.35 UI\nDJ3.125L Deterministic Jitter(2)(3) – – 0.16 UI\nTJ2.5 Total Jitter(2)(3)\n2.5 Gb/s(5)– – 0.20 UI\nDJ2.5 Deterministic Jitter(2)(3) – – 0.08 UI\nTJ1.25 Total Jitter(2)(3)\n1.25 Gb/s(6)– – 0.15 UI\nDJ1.25 Deterministic Jitter(2)(3) – – 0.06 UI\nTJ600 Total Jitter(2)(3)\n600 Mb/s–– 0 . 1 U I\nDJ600 Deterministic Jitter(2)(3) – – 0.03 UI\nTJ480 Total Jitter(2)(3)\n480 Mb/s–– 0 . 1 U I\nDJ480 Deterministic Jitter(2)(3) – – 0.03 UI\nNotes: \n1. Using same REFCLK input with TXENPMAPHASEALIGN enabled for up  to 12 consecutive transmitters (three fully populated GTX Quads ).\n2. Using PLL_DIVSEL_FB = 2, 20-bit internal data width. These values are NOT intended for protocol specific compliance determinati ons.\n3. All jitter values are based on a bit-error ratio of 1e-12.\n4. PLL frequency at 1.5625 GHz and OUTDIV = 1.\n5. PLL frequency at 2.5 GHz and OUTDIV = 2.\n6. PLL frequency at 2.5 GHz and OUTDIV = 4.\nVirtex-6 FPGA Data Sheet: DC and Switching Characteristics\nDS152 (v3.6) March 18, 2014 www.xilinx.com\nProduct Specification 16Table  24: GTX Transceiver Receiver Switching Characteristics\nSymbol Description Min Typ Max Units\nFGTXRX Serial data rateRX oversampler not enabled 0.600 – FGTXMAX Gb/s\nRX oversampler enabled 0.480 – 0.600 Gb/s\nTRXELECIDLE Time for RXELECIDLE to respond to loss or restoration of data – 75 – ns\nRXOOBVDPP OOB detect threshold peak-to-peak 60 – 150 mV\nRXSSTReceiver spread-spectrum \ntracking(1) Modulated @ 33 KHz–5000 – 0 ppm\nRXRL Run length (CID) Internal AC capacitor bypassed – – 512 UI\nRXPPMTOLData/REFCLK PPM offset \ntoleranceCDR 2nd-order loop disabled –200 – 200 ppm\nCDR 2nd-order loop enabled –2000 – 2000 ppm\nSJ Jitter Tolerance(2)\nJT_SJ6.5 Sinusoidal Jitter(3) 6.5 Gb/s 0.44 – – UI\nJT_SJ5.0 Sinusoidal Jitter(3) 5.0 Gb/s 0.44 – – UI\nJT_SJ4.25 Sinusoidal Jitter(3) 4.25 Gb/s 0.44 – – UI\nJT_SJ3.75 Sinusoidal Jitter(3) 3.75 Gb/s 0.44 – – UI\nJT_SJ3.125 Sinusoidal Jitter(3) 3.125 Gb/s 0.45 – – UI\nJT_SJ3.125L Sinusoidal Jitter(3) 3.125 Gb/s(4) 0.45 – – UI\nJT_SJ2.5 Sinusoidal Jitter(3) 2.5 Gb/s(5) 0.5 – – UI\nJT_SJ1.25 Sinusoidal Jitter(3) 1.25 Gb/s(6) 0.5 – – UI\nJT_SJ600 Sinusoidal Jitter(3) 600 Mb/s 0.4 – – UI\nJT_SJ480 Sinusoidal Jitter(3) 480 Mb/s 0.4 – – UI\nSJ Jitter Tolerance with Stressed Eye(2)\nJT_TJSE3.125 Total Jitter with  Stressed Eye(7)3.125 Gb/s 0.70 – – UI\n5.0 Gb/s 0.70 – – UI\nJT_SJSE3.125Sinusoidal Jitter with Stressed \nEye(7)3.125 Gb/s 0.1 – – UI\n5.0 Gb/s 0.1 – – UI\nNotes: \n1. Using PLL_RXDIVSEL_OUT = 1, 2, and 4.\n2. All jitter values are based on a bit error ratio of 1e–12.\n3. The frequency of the injected sinusoidal jitter is 80 MHz.\n4. PLL frequency at 1.5625 GHz and OUTDIV = 1.\n5. PLL frequency at 2.5 GHz and OUTDIV = 2.6. PLL frequency at 2.5 GHz and OUTDIV = 4.\n7. Composite jitter with RX equalizer enabled. DFE disabled.\nVirtex-6 FPGA Data Sheet: DC and Switching Characteristics\nDS152 (v3.6) March 18, 2014 www.xilinx.com\nProduct Specification 17GTH Transceiver Specifications\nGTH Transceiver DC Characteristics\n \n Table  25: Absolute Maximum Ratings for GTH Transceivers(1)\nSymbol Description Min Max Units\nMGTHAVCCAnalog supply voltage for the GTH transmitter, receiver, and common analog \ncircuits–0.5 1.125 V\nMGTHAVCCRX Analog supply voltage for the GTH receiver  circuits and common analog circuits –0.5 1.125 V\nMGTHAVTT Analog supply voltage for the GTH transmitter termination circuits –0.5 1.32 V\nMGTHAVCCPLL Analog supply voltage for the GTH receiver and PLL circuits –0.5 1.935 V\nVIN Receiver (RXP/RXN) and Transmitter (TXP/ TXN) absolute input voltage –0.5 1.125 V\nVMGTREFCLK Reference clock absolute input voltage –0.5 1.935 V\nNotes: \n1. Stresses beyond those listed under Absolute Maximum Ratings might cause permanent damage to the device. These are stress rati ngs only, \nand functional operation of the device at these or any other conditions beyond those listed under Operating Conditions is not i mplied. \nExposure to Absolute Maximum Ratings conditions for extended periods of time might affect device reliability.\nTable  26: Recommended Operating Conditions for GTH Transceivers(1)(2)\nSymbol Description Min Typ Max Units\nMGTHAVCCAnalog supply voltage for the GTH transmitter, receiver, and common analog \ncircuits1.075 1.1 1.125 V\nMGTHAVCCRXAnalog supply voltage for the GTH receiver circuits and common analog \ncircuits1.075 1.1 1.125 V\nMGTHAVTT Analog supply voltage for the GTH transmitter termination circuits 1.140 1.2 1.26 V\nMGTHAVCCPLL Analog supply voltage for the GTH receiver and PLL circuit 1.710 1.8 1.89 V\nNotes: \n1. Each voltage listed requires the filter circuit described in UG371 :Virtex-6 FPGA GTH Transceivers User Guide .\n2. Voltages are specified for the temperature range of Tj = –40°C to +100°C.\nTable  27: GTH Transceiver Power Supply Sequencing(1)(2)(3)\nSymbol Description Min Max Units\nTHAVCC2HAVCCRXMaximum time between powering MGTHAVCC to when MGTHAVCCRX \nmust be powered.05 m s\nTHAVCCRX2HAVCCPLLMinimum time between powering MGTHAVCCRX to when \nMGTHAVCCPLL can be powered.10 – µs\nTHAVCCRX2HAVTTMinimum time between powering MGTHAVCCRX to when MGTHAVTT \ncan be powered.10 – µs\nNotes: \n1. MGTHAVCCRX must be powered simultaneously or within THAVCC2HAVCCRX  of MGTHAVCC, but it must not precede MGTHAVCC.\n2. MGTHAVCC and MGTHAVCCRX must be powered before MGTHAVCC PLL and MGTHAVTT. This mini mum time is defined by \nTHAVCCRX2HAVCCPLL  and THAVCCRX2HAVTT .\n3. At any time, the condition of MGTHAVCC being present and MGTHAVCCRX not being present should not occur for more than the maxi mum \nTHAVCC2HAVCCRX .\nVirtex-6 FPGA Data Sheet: DC and Switching Characteristics\nDS152 (v3.6) March 18, 2014 www.xilinx.com\nProduct Specification 18Figure 4  shows the timing parameters in Table 27 .\nX-Ref Target - Figure 4\nFigure 4: GTH Transceiver Power Supply Power-On Sequencing\nTable  28: GTH Transceiver Supply Current\nSymbol Description Typ(1)Max Units\nIMGTHAVCC MGTHAVCC supply current for one GTH Quad (4 lanes) 571 Note 2 mA\nIMGTHAVCCRX MGTHAVCCRX supply current for a GTH Quad (4 lanes) 254 Note 2 mA\nIMGTHAVTT MGTHAVTT supply current for one GTH Quad (4 lanes) 93 Note 2 mA\nIMGTHAVCCPLL MGTHAVCCPLL supply current for one GTH Quad (4 lanes) 219 Note 2 mA\nMGTRREF Precision reference resistor for internal calibration termination 1000.0 ± 1% tolerance Ω\nNotes: \n1. Typical values are specified at nominal voltage, 25°C, with a 10.3125 Gb/s line rate.\n2. Values for currents other than the values specified in this table can be obtained by using the Xilinx Power Estimator (XPE) o r XPower \nAnalyzer (XPA) tools.\nTable  29: GTH Transceiver Quiescent Supply Current(1)(2)\nSymbol Description Typ(3)Max Units\nIMGTHAVCCQ Quiescent MGTHAVCC Supply Current for one GTH Quad (4 lanes) 65 Note 4 mA\nIMGTHAVCCRXQ Quiescent MGTHAVCCRX Supply Current for one GTH Quad (4 lanes) 17 Note 4 mA\nIMGTHAVTTQ Quiescent MGTHAVTT Supply Current for one GTH Quad (4 lanes) 1 Note 4 mA\nIMGTHAVCCPLLQ Quiescent MGTHAVCCPLL Supply Current for one GTH Quad (4 lanes) 1 Note 4 mA\nNotes: \n1. Device powered and unconfigured.\n2. GTH transceiver quiescent supply current for an entire device can be calculated by multiplying the values in this table by th e number of \navailable GTH transceivers.\n3. Typical values are specified at nominal voltage, 25°C.\n4. Currents for conditions other than values specified in this table can be obtained by using the XPE or XPA tools.MGTHAVCC\n(1.1V DC)\nMGTHAVCCPLL\n(1.8V DC)MGTHAVCCRX\n(1.1V DC)\nMGTHAVTT\n(1.2V DC)THAVCC2HAVCCRX\nTHAVCCRX2HAVCCPLL\nTHAVCCRX2HAVTT\nDS152_04_051110\nVirtex-6 FPGA Data Sheet: DC and Switching Characteristics\nDS152 (v3.6) March 18, 2014 www.xilinx.com\nProduct Specification 19GTH Transceiver DC Input and Output Levels\nTable 30  summarizes the DC output specifications of th e GTH transceivers in Virtex-6 FPGAs. Consult UG371 :Virtex-6 \nFPGA GTH Transceivers User Guide  for further details.\nTable 31  summarizes the DC specifications of the clock input of the GTH transceiver. Consult UG371 :Virtex-6 FPGA GTH \nTransceivers User Guide  for further details.Table  30: GTH Transceiver DC Specifications\nSymbol DC Parameter Conditions Min Typ Max Units\nDVPPIN Differential peak-to-peak input volt age External AC coupled 175 – 1200 mV\nDVPPOUTDifferential peak-to-peak output \nvoltage(1)Transmitter output swing is set to maximum setting800 – 1200 mV\nR\nIN Differential input resistance 80 100 120 Ω\nROUT Differential output resistance 80 100 120 Ω\nTOSKEW Transmitter output pair (TXP and TXN) intra-pair skew – 2 – ps\nCEXT Recommended external AC coupling capacitor(2)–1 0 0– n F\nNotes: \n1. The output swing and preemphasis levels are programmable using the attributes discussed in UG371 :Virtex-6 FPGA GTH Transceivers User \nGuide  and can result in values lower than reported in this table.\n2. Other values can be used as appropriate to conform to specific protocols and standards.\nTable  31: GTH Transceiver Clock DC Input Level Specification\nSymbol DC Parameter Conditions Min Typ Max Units\nVIDIFF Differential peak-to-peak input voltage≤600 MHz 500 – 1600 mV\n> 600 MHz 600 – 1600 mV\nRIN Differential input resistance 80 100 120 Ω\nCEXT Required external AC coupling capacitor – 100 – nF\nVirtex-6 FPGA Data Sheet: DC and Switching Characteristics\nDS152 (v3.6) March 18, 2014 www.xilinx.com\nProduct Specification 20GTH Transceiver Switching Characteristics\nConsult UG371 :Virtex-6 FPGA GTH Transceivers User Guide  for further information.\n Table  32: GTH Transceiver Maximum Data Rate and PLL Frequency Range\nSymbol Description ConditionsSpeed Grade\nUnits\n-3 -2 -1\nFGTHMAX Maximum GTH transceiver data ratePLL Output Divider = 1 11.182 11.182 10.32 Gb/s\nPLL Output Divider = 4 2.795 2.795 2.58 Gb/s\nFGTHMIN Minimum GTH transceiver data rate(1)PLL Output Divider = 1 9.92 9.92 9.92 Gb/s\nPLL Output Divider = 4 2.48 2.48 2.48 Gb/s\nFGPLLMAX Maximum GTH PLL frequency 5.591 5.591 5.16 GHz\nFGPLLMIN Minimum GTH PLL frequency 4.96 4.96 4.96 GHz\nNotes: \n1. Lower data rates can be achieved using FPGA logic based oversampling designs.\nTable  33: GTH Transceiver Dynamic Reconfiguration Port (DRP) Switching Characteristics\nSymbol DescriptionSpeed Grade\nUnits\n-3 -2 -1\nFGTHDRPCLK GTHDRPCLK maximum frequency 70 70 60 MHz\nTable  34: GTH Transceiver Reference Clock Switching Characteristics\nSymbol Description ConditionsAll Speed Grades\nUnits\nMin Typ Max\nFGCLK Reference clock frequency range-1 speed grade 150 – 645 MHz\n-2 and -3 speed grades 150 – 700 MHz\nTRCLK Reference clock rise time 20% – 80% – 200 – ps\nTFCLK Reference clock fall time 80% – 20% – 200 – ps\nTDCREF Reference clock duty cycle CLK 45 50 55 %\nTLOCKClock recovery frequency acquisition \ntimeInitial PLL lock – – 2 ms\nTPHASE Clock recovery phase acquisition timeLock to data after PLL has locked \nto the reference clock– – 20 µs\nX-Ref Target - Figure 5\nFigure 5: Reference Clock Timing Parametersds152_05_04210980% \n20% \nT FCLK T RCLK \nVirtex-6 FPGA Data Sheet: DC and Switching Characteristics\nDS152 (v3.6) March 18, 2014 www.xilinx.com\nProduct Specification 21Table  35: GTH Transceiver User Clock Switching Characteristics(1)\nSymbol Descripti on ConditionsSpeed Grade\nUnits\n-3 -2 -1\nFTXOUT TXUSERCLKOUT maximum frequency 350 350 323 MHz\nFRXOUT RXUSERCLKOUT maximum frequency 350 350 323 MHz\nFTXIN TXUSERCLKIN maximum frequency16-bit data path 350 350 323 MHz\n20-bit data path 280 280 258 MHz32-bit data path 350 350 323 MHz40-bit data path 280 280 258 MHz64-bit data path 175 175 162 MHz80-bit data path 140 140 129 MHz64B/66B-bit data path 170 170 157 MHz\nF\nRXIN RXUSERCLKIN maximum frequency16-bit data path 350 350 323 MHz\n20-bit data path 280 280 258 MHz32-bit data path 350 350 323 MHz40-bit data path 280 280 258 MHz64-bit data path 175 175 162 MHz80-bit data path 140 140 129 MHz64B/66B-bit data path 170 170 157 MHz\nNotes: \n1. Clocking must be implemented as described in UG371 :Virtex-6 FPGA GTH Transceivers User Guide .\nTable  36: GTH Transceiver Transmitter Switching Characteristics\nSymbol Description Condition Min Typ Max Units\nTRTX TX Rise time 20%–80% – 50(3) –p s\nTFTX TX Fall time 80%–20% – 50(3) –p s\nTLLSKEW TX lane-to-lane skew within one GTH Quad – – 300 ps\nTransmitter Output Jitter(1)(2)\nTJ11.18 Total Jitter 11.181 Gb/s – – 0.280 UI\nDJ11.18 Deterministic Jitter – – 0.170 UI\nTJ10.3125 Total Jitter 10.3125 Gb/s – – 0.280 UI\nDJ10.3125 Deterministic Jitter – – 0.170 UI\nTJ9.953 Total Jitter 9.953 Gb/s – – 0.280 UI\nDJ9.953 Deterministic Jitter – – 0.170 UI\nTJ2.667 Total Jitter 2.667 Gb/s – – 0.110 UI\nDJ2.667 Deterministic Jitter – – 0.060 UI\nTJ2.488 Total Jitter 2.488 Gb/s – – 0.110 UI\nDJ2.488 Deterministic Jitter – – 0.060 UI\nNotes: \n1. These values are NOT intended for protocol specific compliance determinations.\n2. All jitter values are based on a bit-error ratio of 1e-12.\n3. Rise and fall times are specified at the transmitter package balls.\nVirtex-6 FPGA Data Sheet: DC and Switching Characteristics\nDS152 (v3.6) March 18, 2014 www.xilinx.com\nProduct Specification 22Ethernet MAC Switching Characteristics\nConsult UG368 :Virtex-6 FPGA Embedded Tri-mode Ethernet MAC User Guide  for further information.Table  37: GTH Transceiver Receiver Switching Characteristics\nSymbol Description Min Typ Max Units\nRXRL Run length (CID) 8000 – – UI\nRXPPMTOL Data/REFCLK PPM offset tolerance –200 – 200 ppm\nSJ Jitter Tolerance(1)(2)(3)(4)\nJT_SJ11.18 Sinusoidal Jitter 11.18 Gb/s 0.3 – – UI\nJT_SJ10.32 Sinusoidal Jitter 10.32 Gb/s 0.3 – – UI\nJT_SJ9.95 Sinusoidal Jitter 9.95 Gb/s 0.3 – – UI\nJT_SJ2.667 Sinusoidal Jitter 2.667 Gb/s 0.5 – – UI\nJT_SJ2.48 Sinusoidal Jitter 2.48 Gb/s 0.5 – – UI\nNotes: \n1. These values are NOT intended for protocol specific compliance determinations.\n2. All jitter values are based on a bit error ratio of 1e–12.\n3. The frequency of the injected sinusoidal jitter is 80 MHz.4. High-frequency jitter tolerance including 6 db of channel loss at a high frequency of the data rate divided by two.\nTable  38: Maximum Ethernet MAC Performance\nSymbol Description ConditionsSpeed Grade\nUnits\n-3 -2 -1 -1L\nFTEMACCLIENT Client interface maximum \nfrequency10 Mb/s – 8-bit width 2.5(1) 2.5(1) 2.5(1) 2.5(1) MHz\n100 Mb/s – 8-bit width 25(2) 25(2) 25(2) 25(2) MHz\n1000 Mb/s – 8-bit width 125 125 125 125 MHz1000 Mb/s – 16-bit width 62.5 62.5 62.5 62.5 MHz\n2000 Mb/s – 16-bit width 125 125 125 N/A MHz\n2500 Mb/s – 16-bit width 156.25 156.25 156.25 N/A MHz\nF\nTEMACPHY Physical interface maximum \nfrequency10 Mb/s – 4-bit width 2.5 2.5 2.5 2.5 MHz\n100 Mb/s – 4-bit width 25 25 25 25 MHz\n1000 Mb/s – 8-bit width 125 125 125 125 MHz2000 Mb/s – 8-bit width 250 250 250 N/A MHz\n2500 Mb/s – 8-bit width 312.5 312.5 312.5 N/A MHz\nNotes: \n1. When not using clock enable, the FMAX is lowered to 1.25 MHz.\n2. When not using clock enable, the FMAX is lowered to 12.5 MHz.\nVirtex-6 FPGA Data Sheet: DC and Switching Characteristics\nDS152 (v3.6) March 18, 2014 www.xilinx.com\nProduct Specification 23Integrated Interface Block for PCI Ex press Designs Switching Characteristics\nMore information and documentation on soluti ons for PCI Express designs can be found at: \nhttp://www.xilinx.com /technology/protoco ls/pciexpress.htm\nSystem Monitor Analog-to-Digit al Converter SpecificationTable  39: Maximum Performance for PCI Express Designs\nSymbol DescriptionSpeed Grade\nUnits\n-3 -2 -1 -1L\nFPIPECLK Pipe clock maximum frequency 250 250 250 250 MHz\nFUSERCLK User clock maximum frequency 500 500 250 250 MHz\nFDRPCLK DRP clock maximum frequency 250 250 250 250 MHz\nTable  40: Analog-to-Digital Specifications\nParameter Symbol Comments/Conditions Min Typ Max Units\nAVDD=2 . 5 V±5 % ,  VREFP = 1.25V, VREFN = 0V, ADCCLK = 5.2 MHz, Tj= –55°C to 125°C M-Grade, Typical values at Tj=+35°C\nDC Accuracy: All external input channels. Both unipolar and bipolar modes.\nResolution 10 – – Bits\nIntegral Nonlinearity INL – – ±1 LSBs\nDifferential Nonlinearity DNL No missing codes (TMIN to TMAX)\nGuaranteed Monotonic– – ±0.9 LSBs\nUnipolar Offset Error(1) Uncalibrated – ±2 ±30 LSBs\nBipolar Offset Error(1) Uncalibrated measured in bipolar mode – ±2 ±30 LSBs\nGain Error Uncalibrated - External Reference – ±0.2 ±2 %\nUncalibrated - Internal Reference – ±2 – %\nBipolar Gain Error(1) Uncalibrated - External Reference – ±0.2 ±2 %\nUncalibrated - Internal Reference – ±2 – %\nTotal Unadjusted Error\n(Uncalibrated)TUE Deviation from ideal transfer function.\nExternal 1.25V reference– ±10 – LSBs\nDeviation from ideal transfer function.\nInternal reference– ±20 – LSBs\nTotal Unadjusted Error\n(Calibrated)TUE Deviation from ideal transfer function.\nExternal 1.25V reference– ±1 ±2 LSBs\nCalibrated Gain Temperature \nCoefficientVariation of FS code with temperature – ±0.01 – LSB/°C\nDC Common-Mode Reject CMRRDC VN = VCM=0.5V ± 0.5V, \nVP–VN=100mV–7 0 – d B\nConversion Rate(2)\nConversion Time - Continuous tCONV Number of CLK cycles 26 – 32\nConversion Time - Event tCONV Number of CLK cycles – – 21\nT/H Acquisition Time tACQ Number of CLK cycles 4 – –\nDRP Clock Frequency DCLK DRP clock frequency 8 – 80 MHzADC Clock Frequency ADCCLK Derived from DCLK 1 – 5.2 MHzCLK Duty cycle 40 – 60 %\nVirtex-6 FPGA Data Sheet: DC and Switching Characteristics\nDS152 (v3.6) March 18, 2014 www.xilinx.com\nProduct Specification 24Analog Inputs(3)\nDedicated Analog Inputs\nInput Voltage Range\nVP - VNUnipolar Operation 0 – 1 Volts\nBipolar Operation –0.5 – +0.5Unipolar Common Mode Range (FS input) 0 – +0.5Bipolar Common Mode Range (FS input) +0.5 – +0.6\nBandwidth – 20 – MHz\nAuxiliary Analog Inputs\nInput Voltage Range\nV\nAUXP[0]  /VAUXN[0]  to VAUXP[15]  \n/VAUXN[15]\nTj= –55°C to 125°CUnipolar Operation 0 – 1 Volts\nBipolar Operation –0.5 – +0.5\nUnipolar Common Mode Range (FS input) 0 – +0.5\nBipolar Common Mode Range (FS input) +0.5 – +0.6Bandwidth – 10 – kHz\nInput Leakage Current A/D not converting, ADCCLK stopped – ±1.0 – µA\nInput Capacitance –1 0 – p F\nOn-chip Supply Monitor Error V\nCCINT  and VCCAUX  with calibration enabled. \nExternal 1.25V reference Tj= –55°C to 125°C.– – ±1.0 % Reading\nVCCINT  and VCCAUX  with calibration enabled. \nInternal reference Tj= –40°C to 100°C.(4)– ±2 – % Reading\nOn-chip Temperature Monitor \nErrorTj= –55°C to +125°C with calibration enabled. \nExternal 1.25V reference.––± 4 ° C\nTj= –40°C to +100°C with calibration enabled. \nInternal reference.(4)–± 5 – ° C\nExternal Reference Inputs(5)\nPositive Reference Input \nVoltage RangeVREFP Measured Relative to VREFN 1.20 1.25 1.30 Volts\nNegative Reference Input \nVoltage RangeVREFN Measured Relative to AGND –50 0 100 mV\nInput current IREF ADCCLK =5.2 MHz – – 100 µA\nPower RequirementsAnalog Power Supply AV\nDD Measured Relative to AVSS 2.375 2.5 2.625 Volts\nAnalog Supply Current AIDD ADCCLK =5.2 MHz – – 12 mA\nNotes: \n1. Offset errors are removed by enabling the System Monitor automatic gain calibration feature. \n2. See "System Monitor Timing" in UG370 :Virtex-6 FPGA System Monitor User Guide\n3. See "Analog Inputs" in UG370 :Virtex-6 FPGA System Monitor User Guide  for a detailed description.\n4. These internal references are not specified over the junction temperature operating range for military (M) temperature device s.\n5. Any variation in the reference voltage from the nominal VREFP  = 1.25V and VREFN  = 0V will result in a deviation from the ideal transfer \nfunction.This also impacts the accuracy of the internal sensor measurements (i.e., temperature and power supply). However, for external \nratiometric type applications allowing reference to vary by ±4% is permitted.Table  40: Analog-to-Digital Specifications (Cont’d)\nParameter Symbol Comments/Conditions Min Typ Max Units\nVirtex-6 FPGA Data Sheet: DC and Switching Characteristics\nDS152 (v3.6) March 18, 2014 www.xilinx.com\nProduct Specification 25Performance Characteristics\nThis section provides the performance characteristics of some common functions and designs implemented in \nVirtex-6 devices. The numbers reported here are worst-case values; they have all been fully characterized. These values are subject to the same guidelines as the Switching Characteristics, page 26 .\nTable  41: Interface Performances\nDescriptionSpeed Grade\n-3 -2 -1 -1L\nNetworking Applications\nSDR LVDS transmitter (using OSERDES; DATA_WIDTH = 4 to 8) 710 Mb/s 710 Mb/s 650 Mb/s 585 Mb/s\nDDR LVDS transmitter (using OSERDES; DATA_W IDTH = 4 to 10) 1.4 Gb/s 1.3 Gb/s 1.25 Gb/s 1.1 Gb/s\nSDR LVDS receiver (SFI-4.1)(1) 710 Mb/s 710 Mb/s 650 Mb/s 585 Mb/s\nDDR LVDS receiver (SPI-4.2)(1) 1.4 Gb/s 1.3 Gb/s 1.1 Gb/s 0.9 Gb/s\nMaximum Physical Interface (PHY) Rate for Memory Interfaces(2)(3)(4)\nDDR2 800 Mb/s 800 Mb/s 800 Mb/s 606 Mb/s\nDDR3 1066 Mb/s 1066 Mb/s 800 Mb/s 800 Mb/s\nQDR II + SRAM 400 MHz 350 MHz 300 MHz –\nRLDRAM II 500 MHz 400 MHz 350 MHz –\nNotes: \n1. LVDS receivers are typically bounded with certain applications where specific DPA algorithms dominate deterministic performan ce.\n2. Verified on Xilinx memory characterization platforms designed according to the guidelines in UG: Virtex-6 FPGA Memory Interface Solutions \nUser Guide .\n3. Consult DS186 :Virtex-6 FPGA Memory Interface Solutions Data Sheet  for performance and feature information on memory interface cores \n(controller plus PHY).\n4. Memory Interface data rates have not been tested over the junction temperature operating range for military (M) temperature d evices. \nCustomers are responsible for specifying and testing their specific M temperature grade memory implementation.\nVirtex-6 FPGA Data Sheet: DC and Switching Characteristics\nDS152 (v3.6) March 18, 2014 www.xilinx.com\nProduct Specification 26Switching Characteristics\nAll values represented in this data sheet are based on these \nspeed specifications: v1.17 for -3, -2, and -1; and v1.10 for-1L. Switching characteristics are specified on a per-speed-grade basis and can be designated as Advance, Preliminary, or Production. Each designation is defined as follows:\nAdvanceThese specifications are based on simulations only and are \ntypically available soon after device design specifications are frozen. Although speed grades with this designation are considered relatively stable and conservative, some under-reporting might still occur.\nPreliminaryThese specifications are based on complete ES \n(engineering sample) silicon characterization. Devices and \nspeed grades with this designation are intended to give a better indication of the expected performance of production silicon. The probability of under -reporting delays is greatly \nreduced as compared to Advance data.\nProductionThese specifications are released once enough production \nsilicon of a particular device  family member has been \ncharacterized to provide full correlation between specifications and devices over numerous production lots. There is no under-reporting of delays, and customers receive formal notification of any subsequent changes. Typically, the slowest speed grades transition to Production before faster speed grades. \nAll specifications are always representative of worst-case \nsupply voltage and junction temperature conditions.Since individual family members are produced at different \ntimes, the migration from one category to another depends completely on the status of the fabrication process for each device.\nTable 42  correlates the current status of each Virtex-6 \ndevice on a per speed grade basis.\nTesting of Switching Characteristics\nAll devices are 100% functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are representative values.\nFor more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer and \nback-annotate to the simulation net list. Unless otherwise noted, values apply to all Virtex-6 devices.Table  42: Virtex-6 Device Speed Grade Designations\nDeviceSpeed Grade Designations\nAdvance Preliminary Production\nXC6VLX75T -3, -2, -1, -1L \nXC6VLX130T -3, -2, -1, -1L\nXC6VLX195T -3, -2, -1, -1L\nXC6VLX240T -3, -2, -1, -1LXC6VLX365T -3, -2, -1, -1L\nXC6VLX550T -2, -1, -1L\nXC6VLX760 -2, -1, -1LXC6VSX315T -3, -2, -1, -1L\nXC6VSX475T -2, -1, -1L\nXC6VHX250T -3, -2, -1XC6VHX255T -3, -2, -1\nXC6VHX380T -3, -2, -1\nXC6VHX565T -2, -1XQ6VLX130T -2, -1, -1L\nXQ6VLX240T -2, -1, -1L\nXQ6VLX550T -1, -1LXQ6VSX315T -2, -1, -1L\nXQ6VSX475T -1, -1L\nVirtex-6 FPGA Data Sheet: DC and Switching Characteristics\nDS152 (v3.6) March 18, 2014 www.xilinx.com\nProduct Specification 27Production Silicon and ISE Software Status\nIn some cases, a particular family member (and speed grade) is released to production before a speed specification is \nreleased with the correct label ( Advance , Preliminary , Production ). Any labeling discrepancies are corrected in subsequent \nspeed specification releases.\nTable 43  lists the production released Virtex-6 family member , speed grade, and the minimum corresponding supported \nspeed specification version and ISE software revisions. The IS E® software and speed specifications listed are the minimum \nreleases required for production. All subsequent releases of software and speed specifications are valid.\nTable  43: Virtex-6 Device Production Software and Speed Specification Release\nDeviceSpeed Grade Designations\n-3 -2 -1 -1L\nXC6VLX75T ISE 12.2 v1.08 ISE 12.3 v1.07 Patch\nXC6VLX130T ISE 12.1 v1.06 ISE 11.5 v1.05(2)ISE 11.5 v1.05(2)ISE 12.2 v1.05\nXC6VLX195T ISE 12.1 v1.06 ISE 12.1 v1.06 ISE 12.1 v1.06 ISE 12.2 v1.04XC6VLX240T ISE 12.1 v1.06 ISE 11.4.1 v1.04\n(2) ISE 11.4.1 v1.04(2) ISE 12.2 v1.04\nXC6VLX365T ISE 12.2 v1.08 ISE 12.2 v1.04\nXC6VLX550T N/A ISE 12.2 v1.07 ISE 12.2 v1.04XC6VLX760 N/A ISE 12.2 v1.08 ISE 12.3 v1.07 Patch\nXC6VSX315T ISE 12.2 v1.08 ISE 12.1 v1.06 ISE 12.3 v1.07 Patch\nXC6VSX475T N/A ISE 12.2 v1.08 ISE 12.3 v1.07 PatchXC6VHX250T ISE 12.4 v1.10 N/A\nXC6VHX255T ISE 13.1 v1.14 using the ISE 13.1 software update N/A\nXC6VHX380T ISE 12.4 v1.10 N/AXC6VHX565T N/A ISE 13.1 v1.14 using the ISE 13.1 software update N/A\nXQ6VLX130T N/A ISE 13.3 v1.17 Patch ISE 13.3 v1.10\nXQ6VLX240T N/A ISE 13.3 v1.17 Patch ISE 13.3 v1.10XQ6VLX550T N/A N/A ISE 13.3 v1.17 Patch ISE 13.3 v1.10\nXQ6VSX315T N/A ISE 13.3 v1.17 Patch ISE 13.3 v1.10\nXQ6VSX475T N/A N/A ISE 13.3 v1.17 Patch ISE 13.3 v1.10\nNotes: \n1. Blank entries indicate a device and/or speed grade in advance or preliminary status.\n2. Designs utilizing the GTX transceivers must use the software version ISE 12.1 v1.06 or later.\nVirtex-6 FPGA Data Sheet: DC and Switching Characteristics\nDS152 (v3.6) March 18, 2014 www.xilinx.com\nProduct Specification 28IOB Pad Input/Output/3-State Switching Characteristics\nTable 44  (for commercial (XC) Virtex-6 devices) and Table 45  (for the Defense-grade (XQ) Virtex-6 devices) summarizes the \nvalues of standard-specific data input delay adjustments, output delays terminating at pads (based on standard) and 3-state delays.\nT\nIOPI is described as the delay from IOB pad through the input buffer to the I-pin of an IOB pad. The delay varies depending \non the capability of the SelectIO input buffer.\nTIOOP is described as the delay from the O pin to the IOB pad through the output buffer of an IOB pad. The delay varies \ndepending on th e capability of the SelectIO output buffer. \nTIOTP is described as the delay from the T pin to the IOB pad through the output buffer of an IOB pad, when 3-state is \ndisabled. The delay varies depending on the SelectIO capability of  the output buffer.\nTable 46  summarizes the value of TIOTPHZ . TIOTPHZ  is described as the delay from the T pin to the IOB pad through the \noutput buffer of an IOB pad, when 3-state is enabled (i.e., a high impedance state).\n Table  44: IOB Switching Characteristics for the Commercial (XC) Virtex-6 Devices\nI/O StandardTIOPI TIOOP TIOTP\nUnits Speed Grade Speed Grade Speed Grade\n-3 -2 -1 -1L -3 -2 -1 -1L -3 -2 -1 -1L\nLVDS_25 0.85 0.94 1.09 1.08 1.45 1. 54 1.68 1.62 1.45 1.54 1.68 1.62 ns\nLVDSEXT_25 0.85 0.94 1.09 1.08 1.53 1 .65 1.84 1.73 1.53 1.65 1.84 1.73 ns\nHT_25 0.85 0.94 1.09 1. 08 1.51 1.62 1.78 1.69 1.51 1.62 1.78 1.69 ns\nBLVDS_25 0.85 0.94 1.09 1.08 1.39 1. 50 1.67 1.65 1.39 1.50 1.67 1.65 ns\nRSDS_25 (point to point) 0.85 0.94 1.09 1 .08 1.45 1.54 1.68 1.62 1 .45 1.54 1.68 1.62 ns\nHSTL_I 0.81 0.91 1.06 1. 06 1.45 1.56 1.73 1.71 1.45 1.56 1.73 1.71 ns\nHSTL_II 0.81 0.91 1.06 1.06 1.44 1.5 61 . 7 41 . 7 21 . 4 41 . 5 61 . 7 41 . 7 2 n s\nHSTL_III 0.81 0.91 1.06 1.06 1.42 1.54 1.71 1.69 1.42 1.54 1.71 1.69 ns\nHSTL_I_18 0.81 0.91 1.06 1.06 1.47 1.58 1.75 1.72 1.47 1.58 1.75 1.72 ns\nHSTL_II_18 0.81 0.91 1. 06 1.06 1.50 1.62 1.81 1. 78 1.50 1.62 1.81 1.78 ns\nHSTL_III_18 0.81 0.91 1.06 1.06 1.42 1 .54 1.71 1.69 1.42 1.54 1.71 1.69 ns\nSSTL2_I 0.81 0.91 1.06 1.06 1.49 1. 60 1.77 1.74 1.49 1.60 1.77 1.74 ns\nSSTL2_II 0.81 0.91 1.06 1.06 1.42 1.5 41 . 7 21 . 7 11 . 4 21 . 5 41 . 7 21 . 7 1 n s\nSSTL15 0.81 0.91 1.06 1.06 1.42 1.5 41 . 7 11 . 6 91 . 4 21 . 5 41 . 7 11 . 6 9 n s\nLVCMOS25, Slow, 2 mA 0.51 0.57 0.66 0.70 5 .09 5.46 6.01 5.63 5.09 5.46 6.01 5.63 ns\nLVCMOS25, Slow, 4 mA 0.51 0.57 0.66 0.70 3 .30 3.49 3.79 3.65 3.30 3.49 3.79 3.65 ns\nLVCMOS25, Slow, 6 mA 0.51 0.57 0.66 0.70 2 .62 2.81 3.08 2.95 2.62 2.81 3.08 2.95 ns\nLVCMOS25, Slow, 8 mA 0.51 0.57 0.66 0.70 2 .21 2.41 2.72 2.59 2.21 2.41 2.72 2.59 ns\nLVCMOS25, Slow, 12 mA 0.51 0.57 0.66 0.70 1.80 1.95 2.17 2.10 1. 80 1.95 2.17 2.10 ns\nLVCMOS25, Slow, 16 mA 0.51 0.57 0.66 0.70 1.89 2.05 2.29 2.21 1. 89 2.05 2.29 2.21 ns\nLVCMOS25, Slow, 24 mA 0.51 0.57 0.66 0.70 1.68 1.82 2.02 1.98 1. 68 1.82 2.02 1.98 ns\nLVCMOS25, Fast, 2 mA 0.51 0.57 0.66 0.70 5 .12 5.49 6.04 5.62 5.12 5.49 6.04 5.62 ns\nLVCMOS25, Fast, 4 mA 0.51 0.57 0.66 0.70 3 .28 3.50 3.82 3.65 3.28 3.50 3.82 3.65 ns\nLVCMOS25, Fast, 6 mA 0.51 0.57 0.66 0.70 2 .56 2.73 2.99 2.88 2.56 2.73 2.99 2.88 ns\nLVCMOS25, Fast, 8 mA 0.51 0.57 0.66 0.70 2 .11 2.33 2.65 2.53 2.11 2.33 2.65 2.53 ns\nLVCMOS25, Fast, 12 mA 0.51 0.57 0.66 0.70 1.74 1.88 2.08 2.03 1. 74 1.88 2.08 2.03 ns\nLVCMOS25, Fast, 16 mA 0.51 0.57 0.66 0.70 1.77 1.92 2.13 2.08 1. 77 1.92 2.13 2.08 ns\nVirtex-6 FPGA Data Sheet: DC and Switching Characteristics\nDS152 (v3.6) March 18, 2014 www.xilinx.com\nProduct Specification 29LVCMOS25, Fast, 24 mA 0.51 0.57 0.66 0.70 1.66 1.79 1.99 1.96 1. 66 1.79 1.99 1.96 ns\nLVCMOS18, Slow, 2 mA 0.55 0.61 0.71 0.73 4 .21 4.47 4.87 4.30 4.21 4.47 4.87 4.30 ns\nLVCMOS18, Slow, 4 mA 0.55 0.61 0.71 0.73 2 .79 2.96 3.21 2.94 2.79 2.96 3.21 2.94 ns\nLVCMOS18, Slow, 6 mA 0.55 0.61 0.71 0.73 2 .30 2.43 2.64 2.47 2.30 2.43 2.64 2.47 ns\nLVCMOS18, Slow, 8 mA 0.55 0.61 0.71 0.73 2 .01 2.11 2.27 2.24 2.01 2.11 2.27 2.24 ns\nLVCMOS18, Slow, 12 mA 0.55 0.61 0.71 0.73 1.88 1.99 2.15 2.10 1. 88 1.99 2.15 2.10 ns\nLVCMOS18, Slow, 16 mA 0.55 0.61 0.71 0.73 1.84 1.95 2.11 2.04 1. 84 1.95 2.11 2.04 ns\nLVCMOS18, Fast, 2 mA 0.55 0.61 0.71 0.73 4 .00 4.23 4.57 4.08 4.00 4.23 4.57 4.08 ns\nLVCMOS18, Fast, 4 mA 0.55 0.61 0.71 0.73 2 .62 2.76 2.97 2.74 2.62 2.76 2.97 2.74 ns\nLVCMOS18, Fast, 6 mA 0.55 0.61 0.71 0.73 2 .15 2.28 2.46 2.32 2.15 2.28 2.46 2.32 ns\nLVCMOS18, Fast, 8 mA 0.55 0.61 0.71 0.73 1 .90 1.99 2.13 2.14 1.90 1.99 2.13 2.14 ns\nLVCMOS18, Fast, 12 mA 0.55 0.61 0.71 0.73 1.69 1.80 1.97 1.88 1. 69 1.80 1.97 1.88 ns\nLVCMOS18, Fast, 16 mA 0.55 0.61 0.71 0.73 1.63 1.74 1.91 1.88 1. 63 1.74 1.91 1.88 ns\nLVCMOS15, Slow, 2 mA 0.64 0.73 0.85 0.85 3 .43 3.77 4.29 3.91 3.43 3.77 4.29 3.91 ns\nLVCMOS15, Slow, 4 mA 0.64 0.73 0.85 0.85 2 .58 2.79 3.10 2.93 2.58 2.79 3.10 2.93 ns\nLVCMOS15, Slow, 6 mA 0.64 0.73 0.85 0.85 2 .08 2.32 2.68 2.50 2.08 2.32 2.68 2.50 ns\nLVCMOS15, Slow, 8 mA 0.64 0.73 0.85 0.85 1 .81 1.98 2.23 2.24 1.81 1.98 2.23 2.24 ns\nLVCMOS15, Slow, 12 mA 0.64 0.73 0.85 0.85 1.76 1.91 2.13 2.07 1. 76 1.91 2.13 2.07 ns\nLVCMOS15, Slow, 16 mA 0.64 0.73 0.85 0.85 1.69 1.83 2.04 1.98 1. 69 1.83 2.04 1.98 ns\nLVCMOS15, Fast, 2 mA 0.64 0.73 0.85 0.85 3 .44 3.77 4.28 3.91 3.44 3.77 4.28 3.91 ns\nLVCMOS15, Fast, 4 mA 0.64 0.73 0.85 0.85 2 .37 2.53 2.78 2.66 2.37 2.53 2.78 2.66 ns\nLVCMOS15, Fast, 6 mA 0.64 0.73 0.85 0.85 1 .80 2.05 2.42 2.16 1.80 2.05 2.42 2.16 ns\nLVCMOS15, Fast, 8 mA 0.64 0.73 0.85 0.85 1 .76 1.90 2.11 2.04 1.76 1.90 2.11 2.04 ns\nLVCMOS15, Fast, 12 mA 0.64 0.73 0.85 0.85 1.64 1.77 1.97 1.90 1. 64 1.77 1.97 1.90 ns\nLVCMOS15, Fast, 16 mA 0.64 0.73 0.85 0.85 1.62 1.76 1.96 1.92 1. 62 1.76 1.96 1.92 ns\nLVCMOS12, Slow, 2 mA 0.72 0.81 0.93 0.95 3 .14 3.39 3.75 3.54 3.14 3.39 3.75 3.54 ns\nLVCMOS12, Slow, 4 mA 0.72 0.81 0.93 0.95 2 .43 2.63 2.93 2.79 2.43 2.63 2.93 2.79 ns\nLVCMOS12, Slow, 6 mA 0.72 0.81 0.93 0.95 1 .92 2.11 2.41 2.26 1.92 2.11 2.41 2.26 ns\nLVCMOS12, Slow, 8 mA 0.72 0.81 0.93 0.95 1 .87 2.02 2.25 2.17 1.87 2.02 2.25 2.17 ns\nLVCMOS12, Fast, 2 mA 0.72 0.81 0.93 0.95 2 .71 2.98 3.39 3.11 2.71 2.98 3.39 3.11 ns\nLVCMOS12, Fast, 4 mA 0.72 0.81 0.93 0.95 1 .93 2.16 2.51 2.31 1.93 2.16 2.51 2.31 ns\nLVCMOS12, Fast, 6 mA 0.72 0.81 0.93 0.95 1 .75 1.89 2.11 2.05 1.75 1.89 2.11 2.05 ns\nLVCMOS12, Fast, 8 mA 0.72 0.81 0.93 0.95 1 .69 1.82 2.02 1.98 1.69 1.82 2.02 1.98 ns\nLVDCI_25 0.51 0.57 0.66 0. 70 2.05 2.14 2.26 2.26 2.05 2.14 2.26 2.26 ns\nLVDCI_18 0.55 0.61 0.71 0. 73 2.07 2.23 2.47 2.38 2.07 2.23 2.47 2.38 ns\nLVDCI_15 0.64 0.73 0.85 0. 85 1.85 2.01 2.24 2.18 1.85 2.01 2.24 2.18 nsTable  44: IOB Switching Characteristics for the Commercial (XC) Virtex-6 Devices (Cont’d)\nI/O StandardTIOPI TIOOP TIOTP\nUnits Speed Grade Speed Grade Speed Grade\n-3 -2 -1 -1L -3 -2 -1 -1L -3 -2 -1 -1L\nVirtex-6 FPGA Data Sheet: DC and Switching Characteristics\nDS152 (v3.6) March 18, 2014 www.xilinx.com\nProduct Specification 30LVDCI_DV2_25 0.51 0.57 0.66 0.70 1.71 1 .83 2.01 2.00 1.71 1.83 2.01 2.00 ns\nLVDCI_DV2_18 0.55 0.61 0.71 0.73 1.69 1 .81 2.00 1.98 1.69 1.81 2.00 1.98 ns\nLVDCI_DV2_15 0.64 0.73 0.85 0.85 1.68 1 .77 1.91 1.98 1.68 1.77 1.91 1.98 ns\nLVPECL_25 0.85 0.94 1.09 1.08 1.38 1.4 9 1.65 1.64 1.38 1.49 1.65 1.64 ns\nHSTL_I_12 0.81 0.91 1.06 1.06 1.48 1.60 1.78 1.74 1.48 1.60 1.78 1.74 ns\nHSTL_I_DCI 0.81 0.91 1. 06 1.06 1.40 1.50 1.66 1. 64 1.40 1.50 1.66 1.64 ns\nHSTL_II_DCI 0.81 0.91 1. 06 1.06 1.37 1.49 1.68 1. 66 1.37 1.49 1.68 1.66 ns\nHSTL_II_T_DCI 0.81 0.91 1. 06 1.06 1.40 1.50 1.66 1. 64 1.40 1.50 1.66 1.64 ns\nHSTL_III_DCI 0.81 0.91 1. 06 1.06 1.34 1.45 1.62 1. 61 1.34 1.45 1.62 1.61 ns\nHSTL_I_DCI_18 0.81 0.91 1.06 1.06 1.4 21 . 5 31 . 6 81 . 6 61 . 4 21 . 5 31 . 6 81 . 6 6 n s\nHSTL_II_DCI_18 0.81 0.91 1. 06 1.06 1.36 1.46 1.62 1. 59 1.36 1.46 1.62 1.59 ns\nHSTL_II _T_DCI_18 0.81 0.91 1.06 1.06 1 .42 1.53 1.68 1.66 1.42 1.53 1.68 1.66 ns\nHSTL_III_DCI_18 0.81 0.91 1.06 1.06 1.4 31 . 5 41 . 6 91 . 6 71 . 4 31 . 5 41 . 6 91 . 6 7 n s\nDIFF_HSTL_I_18 0.85 0.94 1.09 1.08 1.4 71 . 5 81 . 7 51 . 7 21 . 4 71 . 5 81 . 7 51 . 7 2 n s\nDIFF_HSTL_I_DCI_18 0.85 0.94 1.09 1.08 1 .42 1.53 1.68 1.66 1.42 1.53 1.68 1.66 ns\nDIFF_HSTL_I 0.85 0.94 1. 09 1.08 1.45 1.56 1.73 1. 71 1.45 1.56 1.73 1.71 ns\nDIFF_HSTL_I_DCI 0.85 0.94 1.09 1.08 1.40 1.50 1.66 1. 64 1.40 1.50 1.66 1.64 ns\nDIFF_HSTL_II_18 0.85 0.94 1.09 1.08 1.50 1.62 1.81 1. 78 1.50 1.62 1.81 1.78 ns\nDIFF_HSTL_II_DCI_18 0.85 0.94 1.09 1.08 1 .36 1.46 1.62 1.59 1.36 1.46 1.62 1.59 ns\nDIFF_HSTL_II _T_DCI_18 0.85 0.94 1.09 1.0 81 . 4 21 . 5 31 . 6 81 . 6 61 . 4 21 . 5 31 . 6 81 . 6 6 n s\nDIFF_HSTL_II 0.85 0.94 1.09 1.08 1.44 1 .56 1.74 1.72 1.44 1.56 1.74 1.72 ns\nDIFF_HSTL_II_DCI 0.85 0.94 1.09 1.08 1.37 1.49 1.68 1. 66 1.37 1.49 1.68 1.66 ns\nSSTL2_I_DCI 0.81 0.91 1. 06 1.06 1.42 1.53 1.70 1. 68 1.42 1.53 1.70 1.68 ns\nSSTL2_II_DCI 0.81 0.91 1.06 1.06 1.39 1.50 1.67 1.69 1.39 1.50 1.67 1.69 ns\nSSTL2_II_T_DCI 0.81 0.91 1.06 1.06 1.42 1.53 1.70 1.68 1.42 1.53 1.70 1.68 ns\nSSTL18_I 0.81 0.91 1.06 1.06 1.47 1.5 81 . 7 51 . 7 31 . 4 71 . 5 81 . 7 51 . 7 3 n s\nSSTL18_II 0.81 0.91 1.06 1.06 1.39 1. 50 1.67 1.66 1.39 1.50 1.67 1.66 ns\nSSTL18_I_DCI 0.81 0.91 1.06 1.06 1.40 1.51 1.67 1.65 1.40 1.51 1.67 1.65 ns\nSSTL18_II_DCI 0.81 0.91 1. 06 1.06 1.36 1.47 1.63 1. 62 1.36 1.47 1.63 1.62 ns\nSSTL18_II_T_DCI 0.81 0.91 1.06 1.06 1.40 1.51 1.67 1. 65 1.40 1.51 1.67 1.65 ns\nSSTL15_T_DCI 0.81 0.91 1.06 1.06 1.41 1 .52 1.68 1.66 1.41 1.52 1.68 1.66 ns\nSSTL15_DCI 0.81 0.91 1.06 1.06 1.41 1. 52 1.68 1.66 1.41 1.52 1.68 1.66 ns\nDIFF_SSTL2_I 0.85 0.94 1. 09 1.08 1.49 1.60 1.77 1. 74 1.49 1.60 1.77 1.74 ns\nDIFF_SSTL2_I_DCI 0. 85 0.94 1.09 1.08 1.42 1.53 1. 70 1.68 1.42 1.53 1.70 1.68 ns\nDIFF_SSTL2_II 0.85 0.94 1.09 1.08 1.42 1 .54 1.72 1.71 1.42 1.54 1.72 1.71 ns\nDIFF_SSTL2_II_DCI 0.85 0.94 1.09 1.08 1.39 1.50 1.67 1. 69 1.39 1.50 1.67 1.69 ns\nDIFF_SSTL2_II_T_DCI 0.85 0. 94 1.09 1.08 1.42 1.53 1.70 1.68 1.42 1.53 1.70 1.68 nsTable  44: IOB Switching Characteristics for the Commercial (XC) Virtex-6 Devices (Cont’d)\nI/O StandardTIOPI TIOOP TIOTP\nUnits Speed Grade Speed Grade Speed Grade\n-3 -2 -1 -1L -3 -2 -1 -1L -3 -2 -1 -1L\nVirtex-6 FPGA Data Sheet: DC and Switching Characteristics\nDS152 (v3.6) March 18, 2014 www.xilinx.com\nProduct Specification 31DIFF_SSTL18_I 0.85 0.94 1.09 1.08 1.47 1 .58 1.75 1.73 1.47 1.58 1.75 1.73 ns\nDIFF_SSTL18_I_DCI 0.85 0.94 1.09 1.08 1.40 1.51 1.67 1. 65 1.40 1.51 1.67 1.65 ns\nDIFF_SSTL18_II 0.85 0.94 1. 09 1.08 1.39 1.50 1.67 1. 66 1.39 1.50 1.67 1.66 ns\nDIFF_SSTL18_II_DCI 0.85 0. 94 1.09 1.08 1.36 1.47 1.63 1.62 1.36 1.47 1.63 1.62 ns\nDIFF_SSTL18_II_T_DCI 0.85 0.94 1.09 1.08 1. 40 1.51 1.67 1.65 1. 40 1.51 1.67 1.65 ns\nDIFF_SSTL15 0.81 0.91 1. 06 1.06 1.42 1.54 1.71 1. 69 1.42 1.54 1.71 1.69 ns\nDIFF_SSTL15_DCI 0.81 0.91 1. 06 1.06 1.41 1.52 1.68 1. 66 1.41 1.52 1.68 1.66 ns\nDIFF_SSTL15_T_DCI 0.81 0.91 1.06 1.06 1.41 1.52 1.68 1. 66 1.41 1.52 1.68 1.66 ns\nTable  45: IOB Switching Characteristics for the Defense-grade (XQ) Virtex-6 Devices\nI/O StandardTIOPI TIOOP TIOTP\nUnits Speed Grade Speed Grade Speed Grade\n-2 -1 -1L -2 -1 -1L -2 -1 -1L\nLVDS_25 0.94 1.09 1.08 1.54 2.16 1.62 1.54 2.16 1.62 ns\nLVDSEXT_25 0.94 1.09 1.08 1.65 2.20 1.73 1.65 2.20 1.73 nsHT_25 0.94 1.09 1.08 1.62 2. 20 1.69 1.62 2.20 1.69 ns\nBLVDS_25 0.94 1.09 1.08 1.50 3.18 1.65 1.50 3.18 1.65 ns\nRSDS_25 (point to point) 0.94 1.0 91 . 0 81 . 5 42 . 2 21 . 6 21 . 5 42 . 2 21 . 6 2n s\nHSTL_I 0.91 1.06 1.06 1.56 2.44 1.71 1.56 2.44 1.71 ns\nHSTL_II 0.91 1.06 1.06 1.56 2.21 1.72 1.56 2.21 1.72 ns\nHSTL_III 0.91 1.06 1.06 1.54 2.50 1.69 1.54 2.50 1.69 ns\nHSTL_I_18 0.91 1.06 1.06 1.58 2.43 1.72 1.58 2.43 1.72 ns\nHSTL_II_18 0.91 1.06 1.06 1. 62 2.30 1.78 1.62 2.30 1.78 ns\nHSTL_III_18 0.91 1.06 1.06 1.54 2.49 1.69 1.54 2.49 1.69 nsSSTL2_I 0.91 1.06 1.06 1.60 2.50 1.74 1.60 2.50 1.74 ns\nSSTL2_II 0.91 1.06 1.06 1.54 2.49 1.71 1.54 2.49 1.71 ns\nSSTL15 0.91 1.06 1.06 1.54 2.07 1.69 1.54 2.07 1.69 nsLVCMOS25, Slow, 2 mA 0.57 0.66 0.7 05 . 4 66 . 0 15 . 6 35 . 4 66 . 0 15 . 6 3n s\nLVCMOS25, Slow, 4 mA 0.57 0.66 0.7 03 . 4 93 . 7 93 . 6 53 . 4 93 . 7 93 . 6 5n s\nLVCMOS25, Slow, 6 mA 0.57 0.66 0.7 02 . 8 13 . 0 82 . 9 52 . 8 13 . 0 82 . 9 5n s\nLVCMOS25, Slow, 8 mA 0.57 0.66 0.7 02 . 4 12 . 7 22 . 5 92 . 4 12 . 7 22 . 5 9n s\nLVCMOS25, Slow, 12 mA 0.57 0.66 0. 70 1.95 2.23 2.10 1.95 2.23 2.10 ns\nLVCMOS25, Slow, 16 mA 0.57 0.66 0. 70 2.05 2.29 2.21 2.05 2.29 2.21 ns\nLVCMOS25, Slow, 24 mA 0.57 0.66 0. 70 1.82 2.24 1.98 1.82 2.24 1.98 ns\nLVCMOS25, Fast, 2 mA 0.57 0.66 0.70 5.49 6.04 5.62 5.49 6.04 5.62 ns\nLVCMOS25, Fast, 4 mA 0.57 0.66 0.70 3.50 3.82 3.65 3.50 3.82 3.65 ns\nLVCMOS25, Fast, 6 mA 0.57 0.66 0.70 2.73 2.99 2.88 2.73 2.99 2.88 nsLVCMOS25, Fast, 8 mA 0.57 0.66 0.70 2.33 2.65 2.53 2.33 2.65 2.53 ns\nLVCMOS25, Fast, 12 mA 0.57 0.66 0. 70 1.88 2.08 2.03 1.88 2.08 2.03 nsTable  44: IOB Switching Characteristics for the Commercial (XC) Virtex-6 Devices (Cont’d)\nI/O StandardTIOPI TIOOP TIOTP\nUnits Speed Grade Speed Grade Speed Grade\n-3 -2 -1 -1L -3 -2 -1 -1L -3 -2 -1 -1L\nVirtex-6 FPGA Data Sheet: DC and Switching Characteristics\nDS152 (v3.6) March 18, 2014 www.xilinx.com\nProduct Specification 32LVCMOS25, Fast, 16 mA 0.57 0.66 0. 70 1.92 2.15 2.08 1.92 2.15 2.08 ns\nLVCMOS25, Fast, 24 mA 0.57 0.66 0. 70 1.79 2.15 1.96 1.79 2.15 1.96 ns\nLVCMOS18, Slow, 2 mA 0.61 0.71 0.7 34 . 4 74 . 8 74 . 3 04 . 4 74 . 8 74 . 3 0n s\nLVCMOS18, Slow, 4 mA 0.61 0.71 0.7 32 . 9 63 . 2 12 . 9 42 . 9 63 . 2 12 . 9 4n s\nLVCMOS18, Slow, 6 mA 0.61 0.71 0.7 32 . 4 32 . 6 42 . 4 72 . 4 32 . 6 42 . 4 7n s\nLVCMOS18, Slow, 8 mA 0.61 0.71 0.7 32 . 1 12 . 4 12 . 2 42 . 1 12 . 4 12 . 2 4n s\nLVCMOS18, Slow, 12 mA 0.61 0.71 0. 73 1.99 2.30 2.10 1.99 2.30 2.10 ns\nLVCMOS18, Slow, 16 mA 0.61 0.71 0. 73 1.95 2.30 2.04 1.95 2.30 2.04 ns\nLVCMOS18, Fast, 2 mA 0.61 0.71 0.73 4.23 4.57 4.08 4.23 4.57 4.08 ns\nLVCMOS18, Fast, 4 mA 0.61 0.71 0.73 2.76 2.97 2.74 2.76 2.97 2.74 nsLVCMOS18, Fast, 6 mA 0.61 0.71 0.73 2.28 2.46 2.32 2.28 2.46 2.32 ns\nLVCMOS18, Fast, 8 mA 0.61 0.71 0.73 1.99 2.34 2.14 1.99 2.34 2.14 ns\nLVCMOS18, Fast, 12 mA 0.61 0.71 0. 73 1.80 2.19 1.88 1.80 2.19 1.88 ns\nLVCMOS18, Fast, 16 mA 0.61 0.71 0. 73 1.74 2.18 1.88 1.74 2.18 1.88 ns\nLVCMOS15, Slow, 2 mA 0.73 0.85 0.8 53 . 7 74 . 2 93 . 9 13 . 7 74 . 2 93 . 9 1n s\nLVCMOS15, Slow, 4 mA 0.73 0.85 0.8 52 . 7 93 . 1 02 . 9 32 . 7 93 . 1 02 . 9 3n s\nLVCMOS15, Slow, 6 mA 0.73 0.85 0.8 52 . 3 22 . 6 82 . 5 02 . 3 22 . 6 82 . 5 0n s\nLVCMOS15, Slow, 8 mA 0.73 0.85 0.8 51 . 9 82 . 2 92 . 2 41 . 9 82 . 2 92 . 2 4n s\nLVCMOS15, Slow, 12 mA 0.73 0.85 0. 85 1.91 2.23 2.07 1.91 2.23 2.07 ns\nLVCMOS15, Slow, 16 mA 0.73 0.85 0. 85 1.83 2.23 1.98 1.83 2.23 1.98 ns\nLVCMOS15, Fast, 2 mA 0.73 0.85 0.85 3.77 4.28 3.91 3.77 4.28 3.91 ns\nLVCMOS15, Fast, 4 mA 0.73 0.85 0.85 2.53 2.78 2.66 2.53 2.78 2.66 nsLVCMOS15, Fast, 6 mA 0.73 0.85 0.85 2.05 2.42 2.16 2.05 2.42 2.16 ns\nLVCMOS15, Fast, 8 mA 0.73 0.85 0.85 1.90 2.20 2.04 1.90 2.20 2.04 ns\nLVCMOS15, Fast, 12 mA 0.73 0.85 0. 85 1.77 2.11 1.90 1.77 2.11 1.90 ns\nLVCMOS15, Fast, 16 mA 0.73 0.85 0. 85 1.76 2.11 1.92 1.76 2.11 1.92 ns\nLVCMOS12, Slow, 2 mA 0.81 0.93 0.9 53 . 3 93 . 7 53 . 5 43 . 3 93 . 7 53 . 5 4n s\nLVCMOS12, Slow, 4 mA 0.81 0.93 0.9 52 . 6 32 . 9 32 . 7 92 . 6 32 . 9 32 . 7 9n s\nLVCMOS12, Slow, 6 mA 0.81 0.93 0.9 52 . 1 12 . 6 72 . 2 62 . 1 12 . 6 72 . 2 6n s\nLVCMOS12, Slow, 8 mA 0.81 0.93 0.9 52 . 0 22 . 2 52 . 1 72 . 0 22 . 2 52 . 1 7n s\nLVCMOS12, Fast, 2 mA 0.81 0.93 0.95 2.98 3.39 3.11 2.98 3.39 3.11 nsLVCMOS12, Fast, 4 mA 0.81 0.93 0.95 2.16 2.70 2.31 2.16 2.70 2.31 ns\nLVCMOS12, Fast, 6 mA 0.81 0.93 0.95 1.89 2.34 2.05 1.89 2.34 2.05 ns\nLVCMOS12, Fast, 8 mA 0.81 0.93 0.95 1.82 2.10 1.98 1.82 2.10 1.98 nsLVDCI_25 0.57 0.70 0.70 2.14 2.82 2.26 2.14 2.82 2.26 ns\nLVDCI_18 0.61 0.71 0.73 2.23 2.78 2.38 2.23 2.78 2.38 ns\nLVDCI_15 0.73 0.85 0.85 2.01 2.75 2.18 2.01 2.75 2.18 ns\nLVDCI_DV2_25 0.57 0.70 0.70 1.83 2.37 2.00 1.83 2.37 2.00 nsTable  45: IOB Switching Characteristics for the Defense-grade (XQ) Virtex-6 Devices (Cont’d)\nI/O StandardTIOPI TIOOP TIOTP\nUnits Speed Grade Speed Grade Speed Grade\n-2 -1 -1L -2 -1 -1L -2 -1 -1L\nVirtex-6 FPGA Data Sheet: DC and Switching Characteristics\nDS152 (v3.6) March 18, 2014 www.xilinx.com\nProduct Specification 33LVDCI_DV2_18 0.61 0.72 0.73 1.81 2.36 1.98 1.81 2.36 1.98 ns\nLVDCI_DV2_15 0.73 0.85 0.85 1.77 2.30 1.98 1.77 2.30 1.98 ns\nLVPECL_25 0.94 1.09 1.08 1.49 2.68 1.64 1.49 2.68 1.64 nsHSTL_I_12 0.91 1.06 1.06 1.60 2.48 1.74 1.60 2.48 1.74 ns\nHSTL_I_DCI 0.91 1.06 1.06 1. 50 2.43 1.64 1.50 2.43 1.64 ns\nHSTL_II_DCI 0.91 1.06 1.06 1. 49 2.39 1.66 1.49 2.39 1.66 ns\nHSTL_II_T_DCI 0.91 1.06 1.06 1. 50 2.43 1.64 1.50 2.43 1.64 ns\nHSTL_III_DCI 0.91 1.06 1.06 1. 45 2.48 1.61 1.45 2.48 1.61 ns\nHSTL_I_DCI_18 0.91 1.06 1.06 1.53 2.44 1.66 1.53 2.44 1.66 ns\nHSTL_II_DCI_18 0.91 1.06 1.06 1. 46 2.41 1.59 1.46 2.41 1.59 ns\nHSTL_II _T_DCI_18 0.91 1.06 1.0 61 . 5 32 . 4 31 . 6 61 . 5 32 . 4 31 . 6 6n s\nHSTL_III_DCI_18 0.91 1.06 1.06 1 . 5 42 . 5 01 . 6 71 . 5 42 . 5 01 . 6 7n s\nDIFF_HSTL_I_18 0.94 1.09 1.08 1.58 2.30 1.72 1.58 2.30 1.72 nsDIFF_HSTL_I_DCI_18 0.94 1.09 1.0 81 . 5 32 . 2 11 . 6 61 . 5 32 . 2 11 . 6 6n s\nDIFF_HSTL_I 0.94 1. 09 1.08 1.56 2.28 1.71 1.56 2.28 1.71 ns\nDIFF_HSTL_I_DCI 0.94 1.09 1.08 1.50 2.28 1.64 1.50 2.28 1.64 ns\nDIFF_HSTL_II_18 0.94 1.09 1.08 1.62 2.33 1.78 1.62 2.33 1.78 ns\nDIFF_HSTL_II_DCI_18 0.94 1.09 1.08 1.46 2.18 1.59 1.46 2.18 1.59 ns\nDIFF_HSTL_II _T_DCI_18 0.94 1.09 1 .08 1.53 2.22 1.66 1.53 2.22 1.66 ns\nDIFF_HSTL_II 0.94 1.09 1.08 1.56 2.29 1.72 1.56 2.29 1.72 ns\nDIFF_HSTL_II_DCI 0.94 1.09 1.08 1.49 2.26 1.66 1.49 2.26 1.66 ns\nSSTL2_I_DCI 0.91 1.06 1.06 1. 53 2.51 1.68 1.53 2.51 1.68 ns\nSSTL2_II_DCI 0.91 1.06 1.06 1. 50 2.50 1.69 1.50 2.50 1.69 ns\nSSTL2_II_T_DCI 0.91 1.06 1.06 1. 53 2.52 1.68 1.53 2.52 1.68 ns\nSSTL18_I 0.91 1.06 1.06 1.58 2.48 1.73 1.58 2.48 1.73 nsSSTL18_II 0.91 1.06 1.06 1.50 2.46 1.66 1.50 2.46 1.66 ns\nSSTL18_I_DCI 0.91 1.06 1.06 1. 51 2.49 1.65 1.51 2.49 1.65 ns\nSSTL18_II_DCI 0.91 1.06 1.06 1. 47 2.41 1.62 1.47 2.41 1.62 ns\nSSTL18_II_T_DCI 0.91 1.06 1.06 1.51 2.49 1.65 1.51 2.49 1.65 ns\nSSTL15_T_DCI 0.91 1.06 1.06 1.52 2.48 1.66 1.52 2.48 1.66 ns\nSSTL15_DCI 0.91 1.06 1.06 1.52 2.48 1.66 1.52 2.48 1.66 ns\nDIFF_SSTL2_I 0.94 1. 09 1.08 1.60 2.34 1.74 1.60 2.34 1.74 ns\nDIFF_SSTL2_I_DCI 0.94 1.09 1.08 1.53 2.25 1.68 1.53 2.25 1.68 ns\nDIFF_SSTL2_II 0.94 1.09 1.08 1.54 2.29 1.71 1.54 2.29 1.71 nsDIFF_SSTL2_II_DCI 0.94 1.09 1.08 1.50 2.23 1.69 1.50 2.23 1.69 ns\nDIFF_SSTL2_II_T_DCI 0.94 1.09 1.08 1.53 2.26 1.68 1.53 2.26 1.68 ns\nDIFF_SSTL18_I 0.94 1.09 1.08 1.58 2.22 1.73 1.58 2.22 1.73 ns\nDIFF_SSTL18_I_DCI 0.94 1.09 1.08 1.51 2.30 1.65 1.51 2.30 1.65 nsTable  45: IOB Switching Characteristics for the Defense-grade (XQ) Virtex-6 Devices (Cont’d)\nI/O StandardTIOPI TIOOP TIOTP\nUnits Speed Grade Speed Grade Speed Grade\n-2 -1 -1L -2 -1 -1L -2 -1 -1L\nVirtex-6 FPGA Data Sheet: DC and Switching Characteristics\nDS152 (v3.6) March 18, 2014 www.xilinx.com\nProduct Specification 34DIFF_SSTL18_II 0.94 1. 09 1.08 1.50 2.27 1.66 1.50 2.27 1.66 ns\nDIFF_SSTL18_II_DCI 0. 94 1.09 1.08 1.47 2.20 1.62 1.47 2.20 1.62 ns\nDIFF_SSTL18_II_T_DCI 0. 94 1.09 1.08 1.51 2.30 1.65 1.51 2.30 1.65 ns\nDIFF_SSTL15 0.91 1. 06 1.06 1.54 2.25 1.69 1.54 2.25 1.69 ns\nDIFF_SSTL15_DCI 0.91 1. 06 1.06 1.52 2.25 1.66 1.52 2.25 1.66 ns\nDIFF_SSTL15_T_DCI 0.91 1.06 1.06 1.52 2.25 1.66 1.52 2.25 1.66 ns\nTable  46: IOB 3-state ON Output Switching Characteristics (TIOTPHZ )\nSymbol DescriptionSpeed Grade\nUnits\n-3 -2 -1 -1L\nTIOTPHZ T input to Pad high-impedance 0.86 0.92 0.99 0.99 nsTable  45: IOB Switching Characteristics for the Defense-grade (XQ) Virtex-6 Devices (Cont’d)\nI/O StandardTIOPI TIOOP TIOTP\nUnits Speed Grade Speed Grade Speed Grade\n-2 -1 -1L -2 -1 -1L -2 -1 -1L\nVirtex-6 FPGA Data Sheet: DC and Switching Characteristics\nDS152 (v3.6) March 18, 2014 www.xilinx.com\nProduct Specification 35I/O Standard Adjustment Measurement Methodology\nInput Delay Measurements\nTable 47  shows the test setup parameters used for measuring input delay.\nTable  47: Input Delay Measurement Methodology\nDescription I/O Standard Attribute VL(1)(2)VH(1)(2)VMEAS\n(1)(4)(5)VREF\n(1)(3)(5)\nLVCMOS, 2.5V LVCMOS25 0 2.5 1.25 –\nLVCMOS, 1.8V LVCMOS18 0 1.8 0.9 –\nLVCMOS, 1.5V LVCMOS15 0 1.5 0.75 –\nHSTL (High-Speed Transceiver Logic), \nClass I & IIHSTL_I, HSTL_II VREF–0 . 5 VREF+0 . 5 VREF 0.75\nHSTL, Class III HSTL_III VREF–0 . 5 VREF+0 . 5 VREF 0.90\nHSTL, Class I & II, 1.8V HSTL_I_18, HSTL_II_18 VREF–0 . 5 VREF+0 . 5 VREF 0.90\nHSTL, Class III 1.8V HSTL_III_18 VREF–0 . 5 VREF+0 . 5 VREF 1.08\nSSTL (Stub Terminated Transceiver Logic), \nClass I & II, 3.3VSSTL3_I, SSTL3_II VREF–1 . 0 0 VREF+1 . 0 0 VREF 1.5\nSSTL, Class I & II, 2. 5V SSTL2_I, SSTL2_II VREF–0 . 7 5 VREF+0 . 7 5 VREF 1.25\nSSTL, Class I & II, 1.8V SSTL18_I, SSTL18_II VREF–0 . 5 VREF+0 . 5 VREF 0.90\nLVDS (Low-Voltage Differential Signal ing), 2.5V LVDS_25 1.2 – 0.125 1.2 + 0.125 0(6) –\nLVDSEXT (LVDS Extended Mode), 2. 5V LVDSEXT_25 1.2 – 0.125 1.2 + 0.125 0(6)–\nHT (HyperTransport), 2.5V LDT_25 0.6 – 0.125 0.6 + 0.125 0(6) –\nNotes: \n1. The input delay measurement methodology parameters for LVDCI are the same for LVCMOS standards of the same voltage. Input del ay \nmeasurement methodology parameters for HSLVDCI are the same as for HSTL_II standards of the same voltage. Parameters for all ot her \nDCI standards are the same for the corresponding non-DCI standards.\n2. Input waveform switches between VLand VH.\n3. Measurements are made at typical, minimum, and maximum VREF values. Reported delays reflect worst case of these measurements. VREF \nvalues listed are typical.\n4. Input voltage level from which measurement starts.\n5. This is an input voltage reference that bears no relation to the VREF / VMEAS  parameters found in IBIS models and/or noted in Figure 6 .\n6. The value given is the differential input voltage.\nVirtex-6 FPGA Data Sheet: DC and Switching Characteristics\nDS152 (v3.6) March 18, 2014 www.xilinx.com\nProduct Specification 36Output Delay Measurements\nOutput delays are measured using a Tektronix P6245 \nTDS500/600 probe (< 1 pF) across approximately 4" of FR4 microstrip trace. Standard termination was used for all testing. The propagation delay of the 4" trace is characterized separately and subtracted from the final measurement, and is therefore not included in the generalized test setups shown in Figure 6  and Figure 7 .\nMeasurements and test conditions are reflected in the IBIS \nmodels except where the IBIS format precludes it. Parameters V\nREF, RREF, CREF, and VMEAS  fully describe \nthe test conditions for each I/O standard. The most accurate prediction of propagation delay in any given application can be obtained through IBIS simulation, using the following method:\n1. Simulate the output driver of choice into the generalized \ntest setup, using values from Table 48 .\n2. Record the time to V\nMEAS .\n3. Simulate the output driver of choice into the actual PCB \ntrace and load, using the appropriate IBIS model or capacitance value to represent the load.\n4. Record the time to V\nMEAS .\n5. Compare the results of steps 2 and 4. The increase or \ndecrease in delay yields the actual propagation delay of the PCB trace.X-Ref Target - Figure 6\nFigure 6: Single Ended Test SetupVREF\nRREF\nVMEAS\n(voltage level when t aking \ndelay measurement)\nCREF \n(probe capacitance)FPGA O utput\nds152_06_042109X-Ref Target - Figure 7\nFigure 7: Differential Test SetupRREF VMEAS+\n–CREFFPGA O utput\nds152_07_042109\nTable  48: Output Delay Measurement Methodology\nDescriptionI/O Standard\nAttributeRREF \n(Ω)CREF(1) \n(pF)VMEAS\n(V)VREF\n(V)\nLVCMOS, 2.5V LVCMOS25 1M 0 1.25 0\nLVCMOS, 1.8V LVCMOS18 1M 0 0.9 0LVCMOS, 1.5V LVCMOS15 1M 0 0.75 0\nLVCMOS, 1.2V LVCMOS12 1M 0 0.75 0\nHSTL (High-Speed Transceiver Logic), Class I HSTL_I 50 0 V\nREF 0.75\nHSTL, Class II HSTL_II 25 0 VREF 0.75\nHSTL, Class III HSTL_III 50 0 0.9 1.5\nHSTL, Class I, 1.8V HSTL_I_18 50 0 VREF 0.9\nHSTL, Class II, 1.8V HSTL_II_18 25 0 VREF 0.9\nHSTL, Class III, 1.8V HSTL_III_18 50 0 1.1 1.8\nSSTL (Stub Series Terminated Logic), Class I, 1.8V SSTL18_I 50 0 VREF 0.9\nSSTL, Class II, 1.8V SSTL18_II 25 0 VREF 0.9\nSSTL, Class I, 2.5V SSTL2_I 50 0 VREF 1.25\nSSTL, Class II, 2.5V SSTL2_II 25 0 VREF 1.25\nLVDS (Low-Voltage Differential Signaling), 2.5V LVDS_25 100 0 0(2) 1.2\nLVDSEXT (LVDS Extended Mode), 2.5V LVDS_25 100 0 0(2)1.2\nBLVDS (Bus LVDS), 2.5V BLVDS_25 100 0 0(2)0\nVirtex-6 FPGA Data Sheet: DC and Switching Characteristics\nDS152 (v3.6) March 18, 2014 www.xilinx.com\nProduct Specification 37Input/Output Logic Switching Characteristics\n HT (HyperTransport), 2.5V LDT_25 100 0 0(2) 0.6\nLVPECL (Low-Voltage Positi ve Emitter-Coupled Logic), \n2.5VLVPECL_25 100 0 0(2) 0\nLVDCI/HSLVDCI, 2.5V LVDCI_25, HSLVDCI_25 1M 0 1.25 0\nLVDCI/HSLVDCI, 1.8V LVDCI_18, HSLVDCI_18 1M 0 0.9 0LVDCI/HSLVDCI, 1.5V LVDCI_15, HSLVDCI_15 1M 0 0.75 0HSTL (High-Speed Transceiver Logic), Class I & II, with DCI HSTL_I_DCI, HSTL_II_DCI 50 0 V\nREF 0.75\nHSTL, Class III, with DCI HSTL_III_DCI 50 0 0.9 1.5\nHSTL, Class I & II, 1.8V, with DCI HSTL_I_DCI_18, HSTL_II_DCI_18 50 0 VREF 0.9\nHSTL, Class III, 1.8V, with DCI HSTL_III_DCI_18 50 0 1.1 1.8\nSSTL (Stub Series Termi.Logic), Class I & II, 1.8V, with DCI SSTL18_I_DCI, SSTL18_II_DCI 50 0 VREF 0.9\nSSTL, Class I & II, 2.5V, with DCI SSTL2_I_DCI, SSTL2_II_DCI 50 0 VREF 1.25\nNotes: \n1. CREF is the capacitance of the probe, nominally 0 pF .\n2. The value given is the differential output voltage.\nTable  49: ILOGIC Switching Characteristics\nSymbol DescriptionSpeed Grade\nUnits\n-3 -2 -1 -1L\nSetup/Hold\nTICE1CK /TICKCE1 CE1 pin Setup/Hold with respect to CLK 0.21/\n0.030.25/\n0.040.27/\n0.040.31/\n0.05ns\nTISRCK /TICKSR SR pin Setup/Hold with respect to CLK 0.66/\n–0.080.78/\n–0.080.96/\n–0.081.09/\n–0.11ns\nTIDOCK /TIOCKD D pin Setup/Hold with respect to CLK without Delay 0.07/\n0.410.08/\n0.460.10/\n0.540.11/\n0.64ns\nTIDOCKD /TIOCKDD DDL Y pin Setup/Hold with respect to CLK (using IODELAY) 0.10/\n0.320.12/\n0.360.14/\n0.420.16/\n0.50ns\nCombinatorial\nTIDI D pin to O pin propagation delay, no Delay 0.15 0.17 0.20 0.23 ns\nTIDID DDL Y pin to O pin propagation delay (using IODELAY) 0.19 0.22 0.25 0.28 ns\nSequential DelaysT\nIDLO D pin to Q1 pin using flip-flop as a latch without Delay 0.48 0.54 0.64 0.73 ns\nTIDLOD DDL Y pin to Q1 pin using flip-flop as a latch (using IODELAY) 0.52 0.58 0.68 0.78 ns\nTICKQ CLK to Q outputs 0.54 0.61 0.70 0.93 ns\nTRQ_ILOGIC SR pin to OQ/TQ out 0.85 0.97 1.15 1.32 ns\nTGSRQ_ILOGIC Global Set/Reset to Q outputs 7.60 7.60 10.51 10.51 ns\nSet/Reset\nTRPW_ILOGIC Minimum Pulse Width, SR inputs 0.78 0.95 1.20 1.30 ns, MinTable  48: Output Delay Measurement Methodology (Cont’d)\nDescriptionI/O Standard\nAttributeRREF \n(Ω)CREF(1) \n(pF)VMEAS\n(V)VREF\n(V)\nVirtex-6 FPGA Data Sheet: DC and Switching Characteristics\nDS152 (v3.6) March 18, 2014 www.xilinx.com\nProduct Specification 38Table  50: OLOGIC Switching Characteristics\nSymbol DescriptionSpeed Grade\nUnits\n-3 -2 -1 (XC) -1 (XQ) -1L\nSetup/Hold\nTODCK /TOCKD D1/D2 pins Setup/Hold with respect to CLK 0.45/\n–0.080.50/\n–0.080.54/\n–0.080.54/\n–0.080.69/\n–0.11ns\nTOOCECK /TOCKOCE OCE pin Setup/Hold with respect to CLK 0.17/\n–0.030.20/\n–0.030.22/\n–0.030.27/\n–0.050.27/\n–0.04ns\nTOSRCK /TOCKSR SR pin Setup/Hold with respect to CLK 0.59/\n–0.240.62/\n–0.240.54/\n–0.080.54/\n–0.080.79/\n–0.35ns\nTOTCK /TOCKT T1/T2 pins Setup/Hold wi th respect to CLK 0.44/\n–0.070.51/\n–0.070.56/\n–0.070.60/\n–0.100.68/\n–0.13ns\nTOTCECK /TOCKTCE TCE pin Setup/Hold with respect to CLK 0.15/\n–0.040.19/\n–0.040.21/\n–0.040.27/\n–0.050.29/\n–0.05ns\nCombinatorial\nTDOQ D1 to OQ out or T1 to TQ out 0.78 0.87 1.01 1.01 1.15 ns\nSequential DelaysT\nOCKQ CLK to OQ/TQ out 0.54 0.61 0.71 0.71 0.80 ns\nTRQ SR pin to OQ/TQ out 0.80 0.90 1.05 1.05 1.19 ns\nTGSRQ Global Set/Reset to Q outputs 7.60 7.60 10.51 10.51 10.51 ns\nSet/Reset\nTRPW Minimum Pulse Width, SR inputs 0.78 0.95 1.20 1.20 1.30 ns, Min\nVirtex-6 FPGA Data Sheet: DC and Switching Characteristics\nDS152 (v3.6) March 18, 2014 www.xilinx.com\nProduct Specification 39Input Serializer/Deserializer Switching Characteristics\n Table  51: ISERDES Switching Characteristics\nSymbol DescriptionSpeed Grade\nUnits\n-3 -2 -1 (XC) -1 (XQ) -1L\nSetup/Hold for Control Lines\nTISCCK_BITSLIP / TISCKC_BITSLIP BITSLIP pin Setup/Hold with respect to \nCLKDIV0.07/\n0.150.08/\n0.160.09/\n0.170.09/\n0.170.14/\n0.17ns\nTISCCK_CE  / TISCKC_CE(2)CE pin Setup/Hold with respect to CLK \n(for CE1)0.20/\n0.030.25/\n0.040.27/\n0.040.27/\n0.040.31/\n0.05ns\nTISCCK_CE2  / TISCKC_CE2(2) CE pin Setup/Hold with respect to CLKDIV \n(for CE2)0.01/\n0.270.01\n0.290.01/\n0.310.01/\n0.31–0.05/\n0.35ns\nSetup/Hold for Data Lines\nTISDCK_D /TISCKD_D D pin Setup/Hold with respect to CLK 0.07/\n0.080.08/\n0.090.09/\n0.110.09/\n0.110.11/\n0.19ns\nTISDCK_DDLY /TISCKD_DDL Y DDL Y pin Setup/Hold with respect to CLK \n(using IODELAY)(1)0.10/\n0.050.12/\n0.060.14/\n0.070.14/\n0.070.16/\n0.15ns\nTISDCK_D_DDR /TISCKD_D_DDR D pin Setup/Hold with respect to CLK at \nDDR mode0.07/\n0.080.08/\n0.090.09/\n0.110.09/\n0.110.11/\n0.19ns\nTISDCK_DDL Y_DDR \nTISCKD_DDL Y_DDRD pin Setup/Hold with respect to CLK at \nDDR mode (using IODELAY)(1)0.10/\n0.050.12/\n0.060.14/\n0.070.14/\n0.070.16/\n0.15ns\nSequential Delays\nTISCKO_Q CLKDIV to out at Q pin 0.57 0.66 0.75 0.80 0.88 ns\nPropagation Delays\nTISDO_DO D input to DO output pin 0.19 0.22 0.25 0.25 0.28 ns\nNotes: \n1. Recorded at 0 tap value.\n2. TISCCK_CE2  and TISCKC_CE2  are reported as TISCCK_CE /TISCKC_CE  in TRACE report.\nVirtex-6 FPGA Data Sheet: DC and Switching Characteristics\nDS152 (v3.6) March 18, 2014 www.xilinx.com\nProduct Specification 40Output Serializer/Deserializ er Switching Characteristics\nTable  52: OSERDES Switching Characteristics\nSymbol DescriptionSpeed Grade\nUnits\n-3 -2 -1 (XC) -1 (XQ) -1L\nSetup/Hold \nTOSDCK_D /TOSCKD_D D input Setup/Hold with respect to CLKDIV 0.23/\n–0.100.28/\n–0.100.31/\n–0.100.35/\n–0.100.36/\n–0.15ns\nTOSDCK_T /TOSCKD_T(1)T input Setup/Hold with respect to CLK 0.44/\n–0.100.51/\n–0.090.56/\n–0.080.60/\n–0.080.68/\n–0.15ns\nTOSDCK_T2 /TOSCKD_T2(1) T input Setup/Hold with respect to CLKDIV 0.25/\n–0.100.27/\n–0.090.31/\n–0.080.31/\n–0.080.47/\n–0.15ns\nTOSCCK_OCE /TOSCKC_OCE OCE input Setup/Hold with respect to CLK 0.17/\n–0.030.20/\n–0.030.22/\n–0.030.27/\n–0.030.27/\n–0.04ns\nTOSCCK_S SR (Reset) input Setup with respect to \nCLKDIV0.07 0.07 0.07 0.07 0.08 ns\nTOSCCK_TCE /TOSCKC_TCE TCE input Setup/Hold with respect to CLK 0.15/\n–0.040.19/\n–0.040.21/\n–0.040.27/\n–0.040.29/\n–0.05ns\nSequential Delays\nTOSCKO_OQ Clock to out from CLK to OQ 0.63 0.71 0.82 0.82 0.93 ns\nTOSCKO_TQ Clock to out from CLK to TQ 0.63 0.71 0.82 0.82 0.93 ns\nCombinatorialT\nOSDO_TTQ T input to TQ Out 0.76 0.84 0.97 0.97 1.11 ns\nNotes: \n1. TOSDCK_T2  and TOSCKD_T2  are reported as TOSDCK_T /TOSCKD_T  in TRACE report.\nVirtex-6 FPGA Data Sheet: DC and Switching Characteristics\nDS152 (v3.6) March 18, 2014 www.xilinx.com\nProduct Specification 41Input/Output Delay Swit ching Characteristics\nCLB Switching CharacteristicsTable  53: Input/Output Delay Switching Characteristics\nSymbol DescriptionSpeed Grade\nUnits\n-3 -2 -1 -1L\nIDELAYCTRL\nTDLYCCO_RDY Reset to Ready for IDELAYCTRL 3.00 3.00 3.00 3.25 µs\nFIDELAYCTRL_REF REFCLK frequency = 200.0(1) 200 200 200 200 MHz\nREFCLK frequency = 300.0(1)300 300 – – MHz\nIDELAYCTRL_REF_PRECISION REFCLK precision ±10 ±10 ±10 ±10 MHz\nTIDELAYCTRL_RPW Minimum Reset pulse width 50.00 50.00 50.00 52.50 ns\nIODELAY\nTIDELAYRESOLUTION IODELAY Chain Delay Resolution 1/(32 x 2 x FREF)p s\nTIDELAYPAT_JITPattern dependent period jitter in delay \nchain for clock pattern.(2)0000 p s\nper tap\nPattern dependent period jitter in delay \nchain for random data pattern \n(PRBS 23).(3)±5 ±5 ±5 ±5 ps\nper tap\nPattern dependent period jitter in delay \nchain for random data pattern \n(PRBS 23).(4)±9 ±9 ±9 ±9 ps\nper tap\nTIODELAY_CLK_MAX Maximum frequency of CLK input to \nIODELAY500.00 420.00 300.00 300.00 MHz\nTIODCCK_CE / TIODCKC_CE CE pin Setup/Hold with respect to CK 0.45/\n–0.090.53/\n–0.090.65/\n–0.090.84/\n–0.14ns\nTIODCK_INC / TIODCKC_INC INC pin Setup/Hold with respect to CK 0.23/\n–0.020.27/\n–0.010.31/\n0.000.27/\n–0.04ns\nTIODCCK_RST / TIODCKC_RST RST pin Setup/Hold with respect to CK 0.57/\n–0.080.62/\n–0.080.69/\n–0.080.74/\n–0.13ns\nTIODDO_T TSCONTROL delay to MUXE/MUXF \nswitching and through IODELAYNote 5 Note 5 Note 5 Note 5 ps\nTIODDO_IDATAIN Propagation delay through IODELAY Note 5 Note 5 Note 5 Note 5 ps\nTIODDO_ODATAIN Propagation delay through IODELAY Note 5 Note 5 Note 5 Note 5 ps\nNotes: \n1. Average Tap Delay at 200 MHz = 78 ps, at 300 MHz = 52 ps.\n2. When HIGH_PERFORMANCE mode is set to TRUE or FALSE.\n3. When HIGH_PERFORMANCE mode is set to TRUE4. When HIGH_PERFORMANCE mode is set to FALSE.\n5. Delay depends on IODELAY tap setting. See TRACE report for actual values.\nTable  54: CLB Switching Characteristics\nSymbol DescriptionSpeed Grade\nUnits\n-3 -2 -1 -1L\nCombinatorial Delays\nTILO An – Dn LUT address to A 0.06 0.07 0.07 0.09 ns, MaxAn – Dn LUT address to AMUX/CMUX 0.18 0.20 0.22 0.25 ns, Max\nAn – Dn LUT address to BMUX_A 0.28 0.31 0.36 0.40 ns, Max\nVirtex-6 FPGA Data Sheet: DC and Switching Characteristics\nDS152 (v3.6) March 18, 2014 www.xilinx.com\nProduct Specification 42TITO An – Dn inputs to A – D Q outputs 0.59 0.67 0.79 0.85 ns, Max\nTAXA AX inputs to AMUX output 0.31 0.35 0.42 0.44 ns, Max\nTAXB AX inputs to BMUX output 0.35 0.39 0.47 0.50 ns, Max\nTAXC AX inputs to CMUX output 0.39 0.44 0.52 0.56 ns, Max\nTAXD AX inputs to DMUX output 0.42 0.47 0.55 0.60 ns, Max\nTBXB BX inputs to BMUX output 0.30 0.34 0.39 0.44 ns, Max\nTBXD BX inputs to DMUX output 0.38 0.43 0.50 0.55 ns, Max\nTCXC CX inputs to CMUX output 0.26 0.29 0.34 0.37 ns, Max\nTCXD CX inputs to DMUX output 0.30 0.34 0.40 0.44 ns, Max\nTDXD DX inputs to DMUX output 0.30 0.33 0.38 0.43 ns, Max\nTOPCYA An input to COUT output 0.32 0.36 0.41 0.47 ns, Max\nTOPCYB Bn input to COUT output 0.32 0.36 0.41 0.47 ns, Max\nTOPCYC Cn input to COUT output 0.27 0.30 0.34 0.40 ns, Max\nTOPCYD Dn input to COUT output 0.25 0.28 0.32 0.37 ns, Max\nTAXCY AX input to COUT output 0.25 0.28 0.33 0.36 ns, Max\nTBXCY BX input to COUT output 0.22 0.24 0.28 0.31 ns, Max\nTCXCY CX input to COUT output 0.15 0.17 0.20 0.22 ns, Max\nTDXCY DX input to COUT output 0.14 0.16 0.19 0.21 ns, Max\nTBYP CIN input to COUT output 0.06 0.07 0.08 0.09 ns, Max\nTCINA CIN input to AMUX output 0.21 0.24 0.28 0.30 ns, Max\nTCINB CIN input to BMUX output 0.23 0.25 0.29 0.31 ns, Max\nTCINC CIN input to CMUX output 0.23 0.26 0.30 0.33 ns, Max\nTCIND CIN input to DMUX output 0.25 0.29 0.33 0.36 ns, Max\nSequential Delays\nTCKO Clock to AQ – DQ outputs 0.29 0.33 0.39 0.44 ns, Max\nTSHCKO Clock to AMUX – DMUX outputs 0.36 0.40 0.47 0.53 ns, Max\nSetup and Hold Times of CLB Fl ip-Flops Before/After Clock CLK\nTDICK/TCKDI A – D input to CLK on A – D Flip Flops 0.30/ 0.17 0.36/0.18 0.43/0.2 0 0.44/0.25 ns, Min\nTCECK_CLB /\nTCKCE_CLBCE input to CLK on A – D Flip Flops 0. 20/0.00 0.25/0.00 0.32/0 .00 0.32/0.01 ns, Min\nTSRCK /TCKSR SR input to CLK on A – D Flip Flops 0.39/ –0.07 0.44/–0.07 0.52/–0.07 0.58/–0.08 ns, Min\nTCINCK /TCKCIN CIN input to CLK on A – D Flip Flops 0. 16/0.12 0.19/0.14 0.24/0 .16 0.23/0.22 ns, Min\nSet/Reset\nTSRMIN SR input minimum pulse width 0.90 0.90 0.97 0.80 ns, Min\nTRQ Delay from SR input to AQ – DQ flip-flops 0.52 0.58 0.68 0.77 ns, Max\nTCEO Delay from CE input to AQ – DQ flip-flops 0.41 0.48 0.59 0.61 ns, Max\nFTOG Toggle frequency (for export cont rol) 1412.00 1286.40 1098.00 1098.00 MHz\nNotes: \n1. A Zero “0” Hold Time listing indicates no hold ti me or a negative hold time. Negative values can not be guaranteed “best-case”, but if a “0” is \nlisted, there is no positive hold time.\n2. These items are of interest for Carry Chain applications.Table  54: CLB Switching Characteristics (Cont’d)\nSymbol DescriptionSpeed Grade\nUnits\n-3 -2 -1 -1L\nVirtex-6 FPGA Data Sheet: DC and Switching Characteristics\nDS152 (v3.6) March 18, 2014 www.xilinx.com\nProduct Specification 43CLB Distributed RAM Switching Characteristics (SLICEM Only)\nCLB Shift Register Switching Characteristics (SLICEM Only)Table  55: CLB Distributed RAM Swit ching Characteristics\nSymbol DescriptionSpeed Grade\nUnits\n-3 -2 -1 -1L\nSequential Delays\nTSHCKO Clock to A – B outputs 0.92 1.10 1.36 1.49 ns, Max\nTSHCKO_1 Clock to AMUX – BMUX outputs 1.19 1.40 1.71 1.87 ns, Max\nSetup and Hold Times Before/After Clock CLK\nTDS/TDH A – D inputs to CLK 0.62/0.18 0.72/0.20 0.88/0.22 0.98/0.23 ns, Min\nTAS/TAH Address An inputs to clock 0.19/0.52 0.22/0.59 0.27/0.66 0.30/0.75 ns, Min\nTWS/TWH WE input to clock 0.27/0.00 0.32 /0.00 0.40/0.00 0.47/–0.03 ns, Min\nTCECK /TCKCE CE input to CLK 0.28/–0.01 0.34/ –0.01 0.41/–0.01 0.48/–0.05 ns, Min\nClock CLK\nTMPW Minimum pulse width 0.70 0.82 1.00 1.04 ns, Min\nTMCP Minimum clock period 1.40 1.64 2.00 2.08 ns, Min\nNotes: \n1. A Zero “0” Hold Time listing indicates no hold time or a negative hold time. Negative values cannot be guaranteed “best-case” , but if a “0” is \nlisted, there is no positive hold time.\n2. TSHCKO  also represents the CLK to XMUX output. Refer to TRACE report for the CLK to XMUX path.\nTable  56: CLB Shift Register Switching Characteristics\nSymbol DescriptionSpeed Grade\nUnits\n-3 -2 -1 -1L\nSequential Delays\nTREG Clock to A – D outputs 1.11 1.30 1.58 1.74 ns, Max\nTREG_MUX Clock to AMUX – DMUX output 1.37 1.60 1.93 2.12 ns, Max\nTREG_M31 Clock to DMUX output via M31 output 1.08 1.27 1.55 1.74 ns, Max\nSetup and Hold Times Before/After Clock CLK\nTWS/TWH WE input 0.05/0.00 0.07/0.00 0.09/0.00 0.11/0.03 ns, Min\nTCECK /TCKCE CE input to CLK 0.06/ –0.01 0.08/–0.01 0.10/–0.01 0.12/0.02 ns, Min\nTDS/TDH A – D inputs to CLK 0.64/0.18 0.76/ 0.21 0.94/0.24 1.07/0.23 ns, Min\nClock CLKT\nMPW Minimum pulse width 0.60 0.70 0.85 0.89 ns, Min\nNotes: \n1. A Zero “0” Hold Time listing indicates no hold time or a negative hold time. Negative values cannot be guaranteed “best-case” , but if a “0” is \nlisted, there is no positive hold time.\nVirtex-6 FPGA Data Sheet: DC and Switching Characteristics\nDS152 (v3.6) March 18, 2014 www.xilinx.com\nProduct Specification 44Block RAM and FIFO Switching Characteristics\nTable  57: Block RAM and FIFO Switching Characteristics\nSymbol DescriptionSpeed Grade\nUnits\n-3 -2 -1 -1L\nBlock RAM and FIFO Clock-to-Out Delays\nTRCKO_DO and TRCKO_DO_REG(1)Clock CLK to DOUT output \n(without outpu t register)(2)(3)1.60 1.79 2.08 2.36 ns, Max\nClock CLK to DOUT output \n(with output register)(4)(5)0.60 0.66 0.75 0.83 ns, Max\nTRCKO_DO_ECC and \nTRCKO_DO_ECC_REGClock CLK to DOUT output with ECC (without outpu t register)\n(2)(3)2.62 2.89 3.30 3.73 ns, Max\nClock CLK to DOUT output with ECC \n(with output register)(4)(5)0.71 0.77 0.86 0.94 ns, Max\nTRCKO_CASC  and \nTRCKO_CASC_REGClock CLK to DOUT output with Cascade (without outpu t register)\n(2)2.49 2.77 3.18 3.61 ns, Max\nClock CLK to DOUT output with Cascade \n(with output register)(4)1.29 1.41 1.58 1.79 ns, Max\nTRCKO_FLAGS Clock CLK to FIFO flags outputs(6) 0.74 0.81 0.91 0.98 ns, Max\nTRCKO_POINTERS Clock CLK to FIFO pointers outputs(7) 0.90 0.98 1.09 1.21 ns, Max\nTRCKO_SDBIT_ECC  and \nTRCKO_SDBIT_ECC_REGClock CLK to BITERR (with output register) 0.62 0.68 0.76 0.82 ns, Max\nClock CLK to BITERR (without output  register) 2.21 2.46 2.84 3.23 ns, Max\nTRCKO_PARITY_ECC Clock CLK to ECCPARITY in ECC encode only \nmode0.86 0.94 1.06 1.18 ns, Max\nTRCKO_RDADDR_ECC and \nTRCKO_RDADDR_ECC_REGClock CLK to RDADDR output with ECC (without outpu t register)0.73 0.79 0.90 1.00 ns, Max\nClock CLK to RDADDR output with ECC \n(with output register)0.76 0.82 0.92 1.02 ns, Max\nSetup and Hold Times Before/After Clock CLK\nT\nRCCK_ADDR /TRCKC_ADDR ADDR inputs(8) 0.47/\n0.270.53/\n0.290.62/\n0.320.66/\n0.34ns, Min\nTRDCK_DI /TRCKD_DI DIN inputs(9) 0.84/\n0.300.95/\n0.321.11/\n0.341.26/\n0.36ns, Min\nTRDCK_DI_ECC /TRCKD_DI_ECC DIN inputs with block RAM ECC in standard mode(9) 0.47/\n0.300.52/\n0.320.59/\n0.340.68/\n0.36ns, Min\nDIN inputs with block RAM ECC encode only(9) 0.68/\n0.300.75/\n0.320.85/\n0.340.97/\n0.36ns, Min\nDIN inputs with FIFO ECC in standard mode(9) 0.77/\n0.300.87/\n0.321.02/\n0.341.16/\n0.36ns, Min\nTRCCK_CLK /TRCKC_CLK Inject single/double bit error in ECC mode 0.90/\n0.271.02/\n0.281.20/\n0.291.56/\n0.29ns, Min\nTRCCK_RDEN /TRCKC_RDEN Block RAM Enable (EN) input 0.31/\n0.260.35/\n0.270.41/\n0.300.44/\n0.31ns, Min\nTRCCK_REGCE /TRCKC_REGCE CE input of output register 0.18/\n0.250.19/\n0.270.22/\n0.310.24/\n0.33ns, Min\nTRCCK_RSTREG /TRCKC_RSTREG Synchronous RSTREG input 0.22/\n0.230.24/\n0.240.28/\n0.260.31/\n0.27ns, Min\nTRCCK_RSTRAM /TRCKC_RSTRAM Synchronous RSTRAM input 0.32/\n0.230.36/\n0.240.41/\n0.270.46/\n0.29ns, Min\nVirtex-6 FPGA Data Sheet: DC and Switching Characteristics\nDS152 (v3.6) March 18, 2014 www.xilinx.com\nProduct Specification 45TRCCK_WE /TRCKC_WE Write Enable (WE) input (Block RAM only) 0.44/\n0.190.47/\n0.250.52/\n0.350.67/\n0.24ns, Min\nTRCCK_WREN /TRCKC_WREN WREN FIFO inputs 0.47/\n0.260.50/\n0.270.55/\n0.300.68/\n0.31ns, Min\nTRCCK_RDEN /TRCKC_RDEN RDEN FIFO inputs 0.46/\n0.260.50/\n0.270.55/\n0.300.67/\n0.31ns, Min\nReset Delays\nTRCO_FLAGS Reset RST to FIFO Flags/Pointers(10) 0.90 0.98 1.10 1.23 ns, Max\nTRCCK_RSTREG /TRCKC_RSTREG FIFO reset timing(11)0.22/\n0.230.24/\n0.240.28/\n0.260.31/\n0.27ns, Min\nMaximum Frequency\nFMAX Block RAM in TDP and SDP modes\n(Write First and No Change modes)600 540 450 340 MHz\nBlock RAM (Read First mode) 525 475 400 275 MHz\nBlock RAM (SDP mode)(12) 525 475 400 275 MHz\nFMAX_CASCADE Block RAM Cascade\n(Write First and No Change modes)550 490 400 300 MHz\nBlock RAM Cascade (Read First mode) 475 425 350 235 MHz\nFMAX_FIFO FIFO in all modes 600 540 450 340 MHz\nFMAX_ECC Block RAM and FIFO in ECC configuration 450 400 325 250 MHz\nNotes:  \n1. TRACE will report all of these parameters as TRCKO_DO . \n2. TRCKO_DOR includes TRCKO_DOW , TRCKO_DOPR , and TRCKO_DOPW  as well as the B port equivalent timing parameters. \n3. These parameters also apply to synchronous FIFO with DO_REG = 0.4. T\nRCKO_DO  includes TRCKO_DOP as well as the B port equivalent timing parameters.\n5. These parameters also apply to multirate (asynchronous) and synchronous FIFO with DO_REG = 1.\n6. TRCKO_FLAGS  includes the following parameters: TRCKO_AEMPTY , TRCKO_AFULL , TRCKO_EMPTY , TRCKO_FULL , TRCKO_RDERR , TRCKO_WRERR.\n7. TRCKO_POINTERS  includes both TRCKO_RDCOUNT  and TRCKO_WRCOUNT.\n8. The ADDR setup and hold must be met when EN is asserted (even when WE is deasserted) . Otherwise, block RAM data corruption is \npossible.\n9. TRCKO_DI  includes both A and B inputs as well as the parity inputs of A and B.\n10. TRCO_FLAGS  includes the following flags: AEMPTY , AFULL, EM PTY , FULL, RDERR, WRERR, RDCOUNT, and WRCOUNT.\n11. The FIFO reset must be asserted for at least three positive clock edges.12. When using ISE software v12.4 or later, if the RDADDR_COLLISI ON_HWCONFIG attribute is set to PERFORMANCE or the block RAM is  \nin single-port operation, then the faster F\nMAX for WRITE_FIRST/NO_CHANGE modes apply.Table  57: Block RAM and FIFO Switching Characteristics (Cont’d)\nSymbol DescriptionSpeed Grade\nUnits\n-3 -2 -1 -1L\nVirtex-6 FPGA Data Sheet: DC and Switching Characteristics\nDS152 (v3.6) March 18, 2014 www.xilinx.com\nProduct Specification 46DSP48E1 Switching Characteristics\nTable  58: DSP48E1 Switching Characteristics\nSymbol DescriptionSpeed Grade\nUnits\n-3 -2-1 \n(XC)-1 \n(XQ)-1L\nSetup and Hold Times of Data/Control Pins to the Input Register Clock\nTDSPDCK_{A, ACIN; B, BCIN}_{AREG; BREG} / \nTDSPCKD_{A, ACIN; B, BCIN}_{AREG; BREG}{A, ACIN, B, BCIN} input to \n{A, B} register CLK0.25/\n0.270.29/\n0.300.35/\n0.340.36/\n0.340.46/\n0.39ns\nTDSPDCK_C_CREG /TDSPCKD_C_CREGC input to C register CLK 0.16/\n0.200.19/\n0.220.22/\n0.240.25/\n0.240.33/\n0.30ns\nTDSPDCK_D_DREG /TDSPCKD_D_DREGD input to D register CLK 0.07/\n0.310.10/\n0.340.15/\n0.390.16/\n0.390.24/\n0.45ns\nSetup and Hold Times of Data Pins to the Pipeline Register Clock\nTDSPDCK_{A, ACIN, B, BCIN}_MREG_MULT / \nTDSPCKD_{A, ACIN, B, BCIN}_MREG_MULT{A, ACIN, B, BCIN} input to M register CLK2.36/\n0.042.70/\n0.043.21/\n0.043.21/\n0.043.66/\n0.02ns\nT\nDSPDCK_{A, D}_ADREG / \nTDSPCKD_{A, D}_ADREG{A, D} input to AD register CLK 1.24/\n0.101.42/\n0.121.69/\n0.131.69/\n0.131.91/\n0.16ns\nSetup and Hold Times of Data/Control Pins to the Output  Register Clock\nTDSPDCK_{A, ACIN, B, BCIN}_PREG_MULT / \nTDSPCKD_{A, ACIN, B, BCIN}_PREG_MULT{A, ACIN, B, BCIN} input to \nP register CLK using multiplier3.83/\n–0.134.37/\n–0.135.20/\n–0.135.20/\n–0.135.94/\n–0.24ns\nTDSPDCK_D_PREG_MULT / TDSPCKD_D_PREG_MULTD input to P register CLK 3.62/\n–0.474.13/\n–0.474.90/\n–0.474.90/\n–0.475.61/\n–0.77ns\nTDSPDCK_{A, ACIN, B, BCIN}_PREG /\nTDSPCKD_{A, ACIN, B, BCIN}_PREG{A, ACIN, B, BCIN} input to \nP register CLK not using \nmultiplier1.59/\n–0.131.81/\n–0.132.15/\n–0.132.15/\n–0.132.44/\n–0.24ns\nTDSPDCK_C_PREG / TDSPCKD_C_PREGC input to P register CLK 1.42/\n–0.101.61/\n–0.101.91/\n–0.101.91/\n–0.102.16/\n–0.19ns\nTDSPDCK_{PCIN, CARRYCASCIN, MULTSIGNIN}_PREG /\nTDSPCKD_{PCIN, CARRYCASC IN, MULTSIGNIN}_PREG{PCIN, CARRYCASCIN, \nMULTSIGNIN} input to Pr e g i s t e r  C L K1.23/\n–0.021.41/\n–0.021.67/\n–0.021.67/\n–0.021.91/\n–0.07ns\nSetup and Hold Times of the CE Pins\nTDSPDCK_{CEA; CEB}_{AREG; BREG} / \nTDSPCKD_{CEA; CEB}_{AREG; BREG}{CEA; CEB} input to {A; B} \nregister CLK0.14/\n0.190.17/\n0.220.22/\n0.250.22/\n0.250.30/\n0.28ns\nTDSPDCK_CEC_CREG / TDSPCKD_CEC_CREGCEC input to C register CLK 0.15/\n0.180.18/\n0.200.24/\n0.230.24/\n0.230.31/\n0.26ns\nTDSPDCK_CED_DREG / TDSPCKD_CED_DREGCED input to D register CLK 0.20/\n0.120.24/\n0.130.31/\n0.140.31/\n0.140.43/\n0.16ns\nTDSPDCK_CEM_MREG / TDSPCKD_CEM_MREGCEM input to M register CLK 0.16/\n0.190.20/\n0.210.26/\n0.250.26/\n0.250.32/\n0.28ns\nTDSPDCK_CEP_PREG / TDSPCKD_CEP_PREGCEP input to P register CLK 0.32/\n0.020.38/\n0.020.46/\n0.030.46/\n0.030.54/\n0.04ns\nSetup and Hold Times of the RST Pins\nTDSPDCK_{RSTA; RSTB}_{AREG; BREG} / \nTDSPCKD_{RSTA; RSTB}_{AREG; BREG}{RSTA, RSTB} input to {A, B} \nregister CLK0.27/\n0.170.31/\n0.190.38/\n0.220.38/\n0.220.41/\n0.25ns\nTDSPDCK_RSTC_CREG / TDSPCKD_RSTC_CREGRSTC input to C register CLK 0.18/\n0.080.20/\n0.080.23/\n0.090.23/\n0.090.27/\n0.11ns\nTDSPDCK_RSTD_DREG / TDSPCKD_RSTD_DREGRSTD input to D register CLK 0.28/\n0.150.32/\n0.160.38/\n0.190.38/\n0.190.45/\n0.21ns\nTDSPDCK_RSTM_MREG / TDSPCKD_RSTM_MREGRSTM input to M register CLK 0.20/\n0.240.23/\n0.260.26/\n0.300.26/\n0.300.29/\n0.34ns\nVirtex-6 FPGA Data Sheet: DC and Switching Characteristics\nDS152 (v3.6) March 18, 2014 www.xilinx.com\nProduct Specification 47TDSPDCK_RSTP_PREG / TDSPCKD_RSTP_PREGRSTP input to P r egister CLK 0.26/\n0.040.30/\n0.040.35/\n0.050.35/\n0.050.43/\n0.06ns\nCombinatorial Delays from Input Pins to Output Pins\nTDSPDO_{A, B}_{P , CARRYOUT}_MULT {A, B} input to {P , CARRYOUT} \noutput using multiplier3.76 4.29 5.08 5.08 5.87 ns\nTDSPDO_D_{P , CARRYOUT}_MULT D input to {P , CARRYOUT} \noutput using multiplier3.57 4.07 4.82 4.82 5.57 ns\nTDSPDO_{A, B}_{P , CARRYOUT} {A, B} input to {P , CARRYOUT} \noutput not using multiplier1.55 1.76 2.07 2.07 2.41 ns\nTDSPDO_{C, CARRYIN}_{P , CARRYOUT} {C, CARRYIN} input to {P , \nCARRYOUT} output1.38 1.56 1.83 1.83 2.13 ns\nCombinatorial Delays from Input Pins to Cascading Output Pins\nTDSPDO_{A; B}_{ACOUT; BCOUT} {A, B} input to {ACOUT, BCOUT} \noutput0.49 0.56 0.65 0.65 0.73 ns\nTDSPDO_{A, B}_{PCOUT, CARRYCASCOUT, \nMULTSIGNOUT}_MULT{A, B} input to {PCOUT, \nCARRYCASCOUT, \nMULTSIGNOUT} output using \nmultiplier3.87 4.42 5.24 5.24 6.09 ns\nTDSPDO_D_{PCOUT, CARRYCASCOUT, \nMULTSIGNOUT}_MULTD input to {PCOUT, \nCARRYCASCOUT, \nMULTSIGNOUT} output using multiplier3.66 4.17 4.94 4.94 5.76 ns\nT\nDSPDO_{A, B}_{PCOUT, CA RRYCASCOUT, MULTSIGNOUT} {A, B} input to {PCOUT, \nCARRYCASCOUT, MULTSIGNOUT} output not \nusing multiplier1.64 1.86 2.19 2.19 2.60 ns\nT\nDSPDO__{C, CARRYIN}_{PCOUT, \nCARRYCASCOUT,MULTSIGNOUT}{C, CARRYIN} input to {PCOUT, \nCARRYCASCOUT, \nMULTSIGNOUT} output1.46 1.66 1.95 1.95 2.32 ns\nCombinatorial Delays from Cascading Input Pins to All Output Pins\nTDSPDO_{ACIN, BCIN}_{P , CARRYOUT}_MULT {ACIN, BCIN} input to {P , \nCARRYOUT} output using \nmultiplier3.67 4.19 4.97 4.97 5.75 ns\nTDSPDO_{ACIN, BCIN}_{P , CARRYOUT {ACIN, BCIN} input to {P , \nCARRYOUT} output not using \nmultiplier1.43 1.63 1.92 1.92 2.25 ns\nTDSPDO_{ACIN; BCIN}_{ACOUT; BCOUT} {ACIN, BCIN} input to {ACOUT, \nBCOUT} output0.36 0.42 0.49 0.49 0.56 ns\nTDSPDO_{ACIN, BCIN}_{P COUT, CARRYCASCOUT, \nMULTSIGNOUT}_MULT{ACIN, BCIN} input to {PCOUT, \nCARRYCASCOUT, \nMULTSIGNOUT} output using \nmultiplier3.76 4.29 5.10 5.10 5.94 ns\nTDSPDO_{ACIN, BCIN}_{P COUT, CARRYCASCOUT, \nMULTSIGNOUT}{ACIN, BCIN} input to {PCOUT, \nCARRYCASCOUT, \nMULTSIGNOUT} output not \nusing multiplier1.52 1.73 2.05 2.05 2.44 ns\nTDSPDO_{PCIN, CARRYCASCIN, MULTSIGNIN}_\n{P , CARRYOUT}{PCIN, CARRYCASCIN, \nMULTSIGNIN} input to {P , \nCARRYOUT} output1.19 1.35 1.60 1.60 1.87 nsTable  58: DSP48E1 Switching Characteristics (Cont’d)\nSymbol DescriptionSpeed Grade\nUnits\n-3 -2-1 \n(XC)-1 \n(XQ)-1L\nVirtex-6 FPGA Data Sheet: DC and Switching Characteristics\nDS152 (v3.6) March 18, 2014 www.xilinx.com\nProduct Specification 48TDSPDO_{PCIN, CARRYC ASCIN, MULTSIGNIN}_ \n{PCOUT, CARRYCASCOUT, MULTSIGNOUT}{PCIN, CARRYCASCIN, \nMULTSIGNIN} input to {PCOUT, CARRYCASCOUT, MULTSIGNOUT} output1.28 1.46 1.72 1.72 2.06 ns\nClock to Outs from Output Re gister Clock to Output Pins\nT\nDSPCKO_{P , CARRYOUT}_PREG CLK (PREG) to {P , CARRYOUT} \noutput0.38 0.43 0.50 0.50 0.57 ns\nTDSPCKO_{PCOUT, CARRYCASC OUT, MULTSIGNOUT}_PREG CLK (PREG) to \n{CARRYCASCOUT, PCOUT, MULTSIGNOUT} output0.50 0.56 0.66 0.66 0.76 ns\nClock to Outs from Pipeline Register Clock to Output Pins\nT\nDSPCKO_{P , CARRYOUT}_MREG CLK (MREG) to {P , CARRYOUT} \noutput1.72 1.96 2.30 2.30 2.69 ns\nTDSPCKO_{PCOUT, CARRYCASC OUT, MULTSIGNOUT}_MREG CLK (MREG) to {PCOUT, \nCARRYCASCOUT, MULTSIGNOUT} output1.81 2.06 2.43 2.43 2.88 ns\nT\nDSPCKO_{P , CARRYOUT}_ADREG_MULT CLK (ADREG) to {P , \nCARRYOUT} output2.79 3.16 3.72 3.72 4.32 ns\nTDSPCKO_{PCOUT, CARRYCASCOUT, \nMULTSIGNOUT}_ADREG_MULTCLK (ADREG) to {PCOUT, \nCARRYCASCOUT, \nMULTSIGNOUT} output2.87 3.26 3.84 3.84 4.51 ns\nClock to Outs from Input Re gister Clock to Output Pins\nTDSPCKO_{P , CARRYOUT }_{AREG, BREG}_MULT CLK (AREG, BREG) to {P , \nCARRYOUT} output using multiplier3.97 4.52 5.36 5.36 6.20 ns\nT\nDSPCKO_{P , CARRYOUT}_{AREG, BREG} CLK (AREG, BREG) to {P , \nCARRYOUT} output not using multiplier1.70 1.93 2.27 2.27 2.65 ns\nT\nDSPCKO_{P , CARRYOUT}_CREG CLK (CREG) to {P , CARRYOUT} \noutput1.70 1.93 2.27 2.27 2.80 ns\nTDSPCKO_{P , CARRYOUT}_DREG_MULT CLK (DREG) to {P , CARRYOUT} \noutput3.89 4.44 5.25 5.25 6.07 ns\nClock to Outs from Input Register  Clock to Cascadi ng Output Pins\nTDSPCKO_{ACOUT; BCOUT}_{AREG; BREG} CLK (AREG, BREG) to {P , \nCARRYOUT} output0.66 0.76 0.89 0.89 1.01 ns\nTDSPCKO_{PCOUT, CARRYCASCOUT, \nMULTSIGNOUT}_{AREG, BREG}_MULTCLK (AREG, BREG) to {PCOUT, \nCARRYCASCOUT, \nMULTSIGNOUT} output using \nmultiplier4.05 4.63 5.49 5.49 6.39 ns\nTDSPCKO_{PCOUT, CARRYCASCOUT, \nMULTSIGNOUT}_{AREG, BREG}CLK (AREG, BREG) to {PCOUT, \nCARRYCASCOUT, \nMULTSIGNOUT} output not using multiplier1.79 2.03 2.40 2.40 2.84 ns\nT\nDSPCKO_{PCOUT, CARRYCASCOUT, \nMULTSIGNOUT}_DREG_MULTCLK (DREG) to {PCOUT, \nCARRYCASCOUT, \nMULTSIGNOUT} output using multiplier3.98 4.54 5.38 5.38 6.26 ns\nT\nDSPCKO_{PCOUT, CARRYCASC OUT, MULTSIGNOUT}_CREG CLK (CREG) to {PCOUT, \nCARRYCASCOUT, MULTSIGNOUT} output1.78 2.03 2.40 2.40 2.99 nsTable  58: DSP48E1 Switching Characteristics (Cont’d)\nSymbol DescriptionSpeed Grade\nUnits\n-3 -2-1 \n(XC)-1 \n(XQ)-1L\nVirtex-6 FPGA Data Sheet: DC and Switching Characteristics\nDS152 (v3.6) March 18, 2014 www.xilinx.com\nProduct Specification 49Configuration Switching CharacteristicsMaximum Frequency\nFMAX With all registers used 600 540 450 450 410 MHz\nFMAX_PATDET With pattern detector 551 483 408 408 356 MHz\nFMAX_MULT_NOMREG Two register multiply without \nMREG356 311 262 262 224 MHz\nFMAX_MULT_NOMREG_PATDET Two register multiply without \nMREG with pattern detect327 286 241 241 211 MHz\nFMAX_PREADD_MULT_NOADREG Without ADREG 398 347 292 292 254 MHz\nFMAX_PREADD_MULT_NOADREG_PATDET Without ADREG with pattern \ndetect398 347 292 292 254 MHz\nFMAX_NOPIPELINEREG Without pipeline registers \n(MREG, ADREG)266 233 196 196 171 MHz\nFMAX_NOPIPELINEREG_PATDET Without pipeline registers \n(MREG, ADREG) with pattern \ndetect250 219 184 184 160 MHz\nTable  59: Configuration Switching Characteristics\nSymbol DescriptionSpeed Grade\nUnits\n-3 -2 -1 -1L\nPower-up Timing Characteristics\nTPL(1) Program Latency 5 5 5 5 ms, Max\nTPOR(1)Power-on-Reset 15/55 15/55 15/55 15/60 ms, Min/Max\nTICCK CCLK (output) delay 400 400 400 400 ns, Min\nTPROGRAM Program Pulse Width 250 250 250 250 ns, Min\nMaster/Slave Serial Mode Programming Switching\nTDCCK /TCCKD DIN Setup/Hold, slave mode 4.0/0. 0 4.0/0.0 4.0/0.0 4.5/0.0 ns, Min\nTDSCCK /TSCCKD DIN Setup/Hold, master mode 4.0/ 0.0 4.0/0.0 4.0/0.0 5.0/0.0 ns, Min\nTCCO DOUT at 2.5V 6 6 6 7 ns, Max\nDOUT at 1.8V 6 6 6 7 ns, Max\nFMCCK Maximum CCLK frequency, serial modes 105 105 105 70 MHz, Max\nFMCCKTOL Frequency Tolerance, master mode with respect to \nnominal CCLK.55 55 55 60 %\nFMSCCK Slave mode external CCLK 100 100 100 100 MHz\nSelectMAP Mode Programming Switching\nTSMDCCK /TSMCCKD SelectMAP Data Setup/Hold 4.0/0. 0 4.0/0.0 4.0/0.0 5.5/0.0 ns, Min\nTSMCSCCK /TSMCCKCS CSI_B Setup/Hold 4.0/0.0 4.0/0.0 4.0/0.0 5.5/0.0 ns, Min\nTSMCCKW /TSMWCCK RDWR_B Setup/Hold 10.0/0.0 10.0/ 0.0 10.0/0.0 16.0/0.0 ns, Min\nTSMCKCSO CSO_B clock to out\n(330Ω pull-up resistor required)6667 n s ,  M a x\nTSMCO CCLK to DATA out in readback at 2.5V 6 6 6 7 ns, Max\nCCLK to DATA out in readback at 1.8V 6 6 6 7 ns, MaxTable  58: DSP48E1 Switching Characteristics (Cont’d)\nSymbol DescriptionSpeed Grade\nUnits\n-3 -2-1 \n(XC)-1 \n(XQ)-1L\nVirtex-6 FPGA Data Sheet: DC and Switching Characteristics\nDS152 (v3.6) March 18, 2014 www.xilinx.com\nProduct Specification 50TSMCKBY CCLK to BUSY out in readback at 2.5V 6 6 6 7 ns, Max\nCCLK to BUSY out in readback at 1.8V 6 6 6 7 ns, Max\nFSMCCK Maximum Frequency with respect to nominal CCLK 100 100 100 70 MHz, Max\nFRBCCK Maximum Readback Frequency with respect to \nnominal CCLK100 100 100 60 MHz, Max\nFMCCKTOL Frequency tolerance, master mode with\nrespect to nominal CCLK55 55 55 60 %\nBoundary-Scan Port Timing Specifications\nTTAPTCK /TTCKTAP TMS and TDI Setup time before TCK/ Hold time \nafter TCK3.0/2.0 3.0/2.0 3.0/2.0 4.0/2.0 ns, Min\nTTCKTDO TCK falling edge to TDO output valid at 2.5V 6 6 6 7 ns, Max\nTCK falling edge to TDO output valid at 1.8V 6 6 6 7 ns, Max\nFTCK Maximum configuration TCK clock frequency 66 66 66 33 MHz, Max\nFTCKB_MIN Minimum boundary-scan TCK clock frequency \nwhen using IEEE Std 1149.6 (AC-JTAG). Minimum operating temperature for IEEE Std 1149.6 is 0°C.15 15 15 15 MHz, Min\nF\nTCKB Maximum boundary-scan TCK clock frequency 66 66 66 33 MHz, Max\nBPI Master Flash Mode Programming Switching\nTBPICCO(2) ADDR[25:0], RS[1:0], FCS_B, FOE_B, FWE_B \noutputs valid after CCLK rising edge at 2.5V6667 n s\nADDR[25:0], RS[1:0], FCS_B, FOE_B, FWE_B \noutputs valid after CCLK rising edge at 1.8V6667 n s\nTBPIDCC /TBPICCD Setup/Hold on D[15:0] data input pins 4.0/0.0 4.0/0.0 4.0/0.0 5.0/0.0 ns\nTINITADDR Minimum period of initial ADDR[25:0] address \ncycles3 3 3 3 CCLK cycles\nSPI Master Flash Mode Programming Switching\nTSPIDCC /TSPIDCCD DIN Setup/Hold before/after the rising CCLK edge 3.0/0.0 3.0/0.0 3.0/0.0 3.5/0.0 ns\nTSPICCM MOSI clock to out at 2.5V 6 6 6 7 ns\nMOSI clock to out at 1.8V 6 6 6 7 ns\nTSPICCFC FCS_B clock to out at 2.5V 6 6 6 7 ns\nFCS_B clock to out at 1.8V 6 6 6 7 ns\nTFSINIT /TFSINITH FS[2:0] to INIT_B rising edge Setup and Hold 2 2 2 2 µs\nCCLK Output (Master Modes)\nTMCCKL Master CCLK clock Low time duty cycle 45/55 45/55 45/55 40/60 %, Min/Max\nTMCCKH Master CCLK clock High time duty cycle 45/55 45/55 45/55 40/60 %, Min/Max\nCCLK Input (Slave Modes)\nTSCCKL Slave CCLK clock minimum Low time 2.5 2.5 2.5 2.5 ns, Min\nTSCCKH Slave CCLK clock minimum High time 2.5 2.5 2.5 2.5 ns, Min\nDynamic Reconfiguration Port (DRP) for MMCM Before and After DCLK\nFDCK Maximum frequency for DCLK 200 200 200 200 MHz\nTMMCMDCK_DADDR /\nTMMCMCKD_DADDRDADDR Setup/Hold 1.25/\n0.001.40/\n0.001.63/\n0.001.64/\n0.00nsTable  59: Configuration Switching Characteristics (Cont’d)\nSymbol DescriptionSpeed Grade\nUnits\n-3 -2 -1 -1L\nVirtex-6 FPGA Data Sheet: DC and Switching Characteristics\nDS152 (v3.6) March 18, 2014 www.xilinx.com\nProduct Specification 51Clock Buffers and NetworksTMMCMDCK_DI /\nTMMCMCKD_DIDI Setup/Hold 1.25/\n0.001.40/\n0.001.63/\n0.001.64/\n0.00ns\nTMMCMDCK_DEN /\nTMMCMCKD_DENDEN Setup/Hold time 1.25/\n0.001.40/\n0.001.63/\n0.001.64/\n0.00ns\nTMMCMDCK_DWE /\nTMMCMCKD_DWEDWE Setup/Hold time 1.25/\n0.001.40/\n0.001.63/\n0.001.64/\n0.00ns\nTMMCMCKO_DO CLK to out of DO(3) 2.60 3.02 3.64 3.68 ns\nTMMCMCKO_DRDY CLK to out of DRDY 0.32 0.34 0.38 0.38 ns\nNotes: \n1. To support longer delays in configuration, use the design solutions described in UG360 :Virtex-6 FPGA Configuration User Guide .\n2. Only during configuration, the last edge is determined by a weak pull-up/pull-down resistor in the I/O.\n3. DO will hold until next DRP operation.\nTable  60: Global Clock Switching Characte ristics (Incl uding BUFGCTRL)\nSymbol Description DevicesSpeed Grade\nUnits\n-3 -2 -1 -1L\nTBCCCK_CE /TBCCKC_CE(1) CE pins Setup/Hold All 0.11/\n0.000.13/\n0.000.16/\n0.000.13/\n0.00ns\nTBCCCK_S /TBCCKC_S(1)S pins Setup/Hold All 0.11/\n0.000.13/\n0.000.16/\n0.000.13/\n0.00ns\nTBCCKO_O(2) BUFGCTRL delay from I0/I1 to O All 0.07 0.08 0.10 0.10 ns\nMaximum Frequency\nFMAX Global clock tree (BUFG)All except LX760 800 750 700 667 MHz\nLX760 N/A 700 700 667 MHz\nNotes: \n1. TBCCCK_CE  and TBCCKC_CE  must be satisfied to assure glitch-free operation of the global clock when switching between clocks. These \nparameters do not apply to the BUFGMUX_VIRTEX4 primitive that assures glitch-free operation. The other global clock setup and h old \ntimes are optional; only needing to be satisfied if device operation requires simulation matches on a cycle-for-cycle basis whe n switching \nbetween clocks.\n2. TBGCKO_O  (BUFG delay from I0 to O) values are the same as TBCCKO_O  values.\nTable  61: Input/Output Clock Switching Characteristics (BUFIO)\nSymbol DescriptionSpeed Grade\nUnits\n-3 -2 -1 -1L\nTBIOCKO_O Clock to out delay from I to O 0.14 0.16 0.18 0.21 ns\nMaximum FrequencyF\nMAX I/O clock tree (BUFIO) 800 800 710 710 MHz\nTable  62: Regional Clock Switching Characteristics (BUFR)\nSymbol DescriptionSpeed Grade\nUnits\n-3 -2 -1 -1L\nTBRCKO_O Clock to out delay from I to O 0.56 0.62 0.73 0.82 ns\nTBRCKO_O_BYPClock to out delay from I to O with Divide Bypass attribute \nset0.28 0.31 0.36 0.41 nsTable  59: Configuration Switching Characteristics (Cont’d)\nSymbol DescriptionSpeed Grade\nUnits\n-3 -2 -1 -1L\nVirtex-6 FPGA Data Sheet: DC and Switching Characteristics\nDS152 (v3.6) March 18, 2014 www.xilinx.com\nProduct Specification 52MMCM Switching CharacteristicsTBRDO_O Propagation delay from CL R to O 0.69 0.74 0.80 1.12 ns\nMaximum Frequency\nFMAX(1)Regional clock tree (BUFR) 500 420 300 300 MHz\nNotes: \n1. The maximum input frequency to the BUFR is the BUFIO FMAX frequency.\nTable  63: Horizontal Clock Buffer Switching Characteristics (BUFH)\nSymbol DescriptionSpeed Grade\nUnits\n-3 -2 -1 -1L\nTBHCKO_O BUFH delay from I to O 0.10 0.11 0.13 0.15 ns\nTBHCCK_CE /TBHCKC_CE CE pin Setup and Hold0.04/\n0.040.04/\n0.040.05/\n0.050.04/\n0.04ns\nMaximum Frequency\nFMAX Horizontal clock buffer (BUFH) 800 750 700 667 MHz\nTable  64: MMCM Specification\nSymbol DescriptionSpeed Grade\nUnits\n-3 -2 -1 -1L\nFINMAX Maximum Input Clock Frequency(1) 800 750 700 700 MHz\nFINMIN Minimum Input Clock Frequency 10 10 10 10 MHz\nFINJITTER Maximum Input Clock Period Jitter < 20% of clock input period or 1 ns Max\nFINDUTY(2)Allowable Input Duty Cycle: 10—49 MHz 25/75 %\nAllowable Input Duty Cycle: 50—199 MHz 30/70 %\nAllowable Input Duty Cycle: 200—399 MHz 35/65 %\nAllowable Input Duty Cycle: 400—499 MHz 40/60 %Allowable Input Duty Cycle: >500 MHz 45/55 %\nF\nMIN_PSCLK Minimum Dynamic Phase Shift Clock Frequency 0.01 0.01 0.01 0.01 MHz\nFMAX_PSCLK Maximum Dynamic Phase Shift Clock Frequency 550 500 450 450 MHz\nFVCOMIN Minimum MMCM VCO Frequency 600 600 600 600 MHz\nFVCOMAX Maximum MMCM VCO Frequency 1600 1440 1200 1200 MHz\nFBANDWIDTH Low MMCM Bandwidth at Typical(3) 1.00 1.00 1.00 1.00 MHz\nHigh MMCM Bandwidth at Typical(3)4.00 4.00 4.00 4.00 MHz\nTSTATPHAOFFSET Static Phase Offset of the MMCM Outputs(4)0.12 0.12 0.12 0.12 ns\nTOUTJITTER MMCM Output Jitter(5) Note 3\nTOUTDUTY MMCM Output Clock Duty Cycle Precision(6) 0.15 0.20 0.20 0.20 ns\nTLOCKMAX MMCM Maximum Lock Time 100 100 100 100 µs\nFOUTMAX MMCM Maximum Output Frequency 800 750 700 700 MHz\nFOUTMIN MMCM Minimum Output Frequency(7)(8) 4.69 4.69 4.69 4.69 MHz\nTEXTFDVAR External Clock Feedback Variation < 20% of clock input period or 1 ns MaxTable  62: Regional Clock Switching Characteristics (BUFR) (Cont’d)\nSymbol DescriptionSpeed Grade\nUnits\n-3 -2 -1 -1L\nVirtex-6 FPGA Data Sheet: DC and Switching Characteristics\nDS152 (v3.6) March 18, 2014 www.xilinx.com\nProduct Specification 53RSTMINPULSE Minimum Reset Pulse Width 1.5 1.5 1.5 1.5 ns\nFPFDMAX Maximum Frequency at the Phase Frequency \nDetector with Bandwidth Set to High or Optimized(9)550 500 450 450 MHz\nMaximum Frequency at the Phase Frequency \nDetector with Bandwidth Set to Low300 300 300 300 MHz\nFPFDMIN Minimum Frequency at the Phase Frequency \nDetector with Bandwidth Set to High or Optimized135 135 135 135 MHz\nMinimum Frequency at the Phase Frequency \nDetector with Bandwidth Set to Low10 10 10 10 MHz\nTFBDELAY Maximum Delay in the Feedback Path 3 ns Max or one CLKIN cycle\nTMMCMDCK_PSEN /\nTMMCMCKD_PSENSetup and Hold of Phase Shift Enable 1.04\n0.001.04\n0.001.04\n0.001.04\n0.00ns\nTMMCMDCK_PSINCDEC /\nTMMCMCKD_PSINCDECSetup and Hold of Phase Shift Increment/Decrement 1.04\n0.001.04\n0.001.04\n0.001.04\n0.00ns\nTMMCMCKO_PSDONE Phase Shift Clock-to-Out of PSDONE 0.32 0.34 0.38 0.38 ns\nNotes: \n1. When DIVCLK_DIVIDE = 3 or 4, FINMAX  is 315 MHz.\n2. This duty cycle specification does not apply to the GTH_QUAD (GTH) to MMCM connection. The GTH transceivers drive the MMCMs a t the \nfollowing maximum frequencies: 323 MHz for -1 speed grade devices, 350 MHz for -2 speed grade devices, or 350 MHz for -3 speed gra de \ndevices.\n3. The MMCM does not filter typical spread-spectrum input clocks because they are usually far below the bandwidth filter frequen cies.\n4. The static offset is measured between any MMCM outputs with identical phase.5. Values for this parameter are available in the Clocking Wizard.\nSee http://www.xilinx.com/products/intellectual-property/clocking_wizard.htm\n.\n6. Includes global clock buffer.\n7. Calculated as FVCO/128 assuming output duty cycle is 50%.\n8. When CLKOUT4_CASCADE = TRUE, FOUTMIN  is 0.036 MHz.\n9. In ISE software 12.3 (or earlier versions supporting the Virtex-6 family), the phase frequency detector Optimized bandwidth s etting is \nequivalent to the High bandwidth setting. Starting with ISE software 12.4, the Optimized bandwidth setting is automatically adj usted to Low \nwhen the software can determine that the phase frequency detector input is less than 135 MHz.Table  64: MMCM Specification (Cont’d)\nSymbol DescriptionSpeed Grade\nUnits\n-3 -2 -1 -1L\nVirtex-6 FPGA Data Sheet: DC and Switching Characteristics\nDS152 (v3.6) March 18, 2014 www.xilinx.com\nProduct Specification 54Virtex-6 Device Pin-to-Pin Output Parameter Guidelines\nAll devices are 100% functionally tested. The representative values for typical pin locations and normal clock loading are \nlisted in Table 65 . Values are expressed in nanoseconds unless otherwise noted.\nTable  65: Global Clock Input to Output Delay Without MMCM\nSymbol Description DeviceSpeed Grade\nUnits\n-3 -2 -1 -1L\nLVCMOS25 Global Clock Input to Output Delay us ing Output Flip-Flop, 12mA, Fast Slew Rate, without  MMCM.\nTICKOF Global Clock input and OUTFF without  \nMMCMXC6VLX75T 4.91 5.32 5.88 6.02 ns\nXC6VLX130T 4.89 5.33 6.00 6.13 nsXC6VLX195T 5.02 5.46 6.13 6.27 ns\nXC6VLX240T 5.02 5.46 6.13 6.27 ns\nXC6VLX365T 5.30 5.75 6.43 6.37 nsXC6VLX550T N/A 6.02 6.72 6.60 ns\nXC6VLX760 N/A 6.26 6.97 6.87 ns\nXC6VSX315T 5.40 5.85 6.54 6.49 nsXC6VSX475T N/A 6.01 6.71 6.61 ns\nXC6VHX250T 5.18 5.63 6.30 N/A ns\nXC6VHX255T 5.20 5.66 6.34 N/A nsXC6VHX380T 5.38 5.84 6.53 N/A ns\nXC6VHX565T N/A 6.03 6.71 N/A ns\nXQ6VLX130T N/A 5.33 6.00 6.13 nsXQ6VLX240T N/A 5.46 6.13 6.27 ns\nXQ6VLX550T N/A N/A 6.72 6.60 ns\nXQ6VSX315T N/A 5.85 6.54 6.49 nsXQ6VSX475T N/A N/ A 6.71 6.61 ns\nNotes: \n1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column,  and where all \naccessible IOB and CLB flip-flops are clocked by the global clock net.\nVirtex-6 FPGA Data Sheet: DC and Switching Characteristics\nDS152 (v3.6) March 18, 2014 www.xilinx.com\nProduct Specification 55Table  66: Global Clock Input to Output Delay With MMCM\nSymbol Description DeviceSpeed Grade\nUnits\n-3 -2 -1 -1L\nLVCMOS25 Global Clock Input to Output Delay us ing Output Flip-Flop, 12mA, Fast Slew Rate, with MMCM.\nTICKOFMMCMGC Global Clock Input and OUTFF with \nMMCMXC6VLX75T 2.34 2.50 2.77 2.85 ns\nXC6VLX130T 2.35 2.51 2.78 2.87 ns\nXC6VLX195T 2.36 2.52 2.79 2.88 nsXC6VLX240T 2.36 2.52 2.79 2.88 nsXC6VLX365T 2.37 2.53 2.79 2.89 ns\nXC6VLX550T N/A 2.55 2.82 2.93 ns\nXC6VLX760 N/A 2.54 2.82 2.92 nsXC6VSX315T 2.35 2.51 2.79 2.87 ns\nXC6VSX475T N/A 2.43 2.70 2.79 ns\nXC6VHX250T 2.36 2.53 2.80 N/A nsXC6VHX255T 2.46 2.63 2.91 N/A ns\nXC6VHX380T 2.39 2.59 2.83 N/A ns\nXC6VHX565T N/A 2.54 2.81 N/A nsXQ6VLX130T N/A 2.51 2.78 2.87 ns\nXQ6VLX240T N/A 2.52 2.79 2.88 ns\nXQ6VLX550T N/A N/A 2.82 2.93 nsXQ6VSX315T N/A 2.51 2.79 2.87 ns\nXQ6VSX475T N/A N/A 2.70 2.79 ns\nNotes: \n1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column,  and where all \naccessible IOB and CLB flip-flops are clocked by the global clock net.\n2. MMCM output jitter is already included in the timing calculation.\nVirtex-6 FPGA Data Sheet: DC and Switching Characteristics\nDS152 (v3.6) March 18, 2014 www.xilinx.com\nProduct Specification 56Table  67: Clock-Capable Clock Input to Output Delay With MMCM\nSymbol Description DeviceSpeed Grade\nUnits\n-3 -2 -1 -1L\nLVCMOS25 Clock-capable Clock Input to Output Dela y using Output Flip-Flop, 12mA, Fast Slew Rate, with MMCM.\nTICKOFMMCMCC Clock-capable Clock Input and OUTFF \nwith MMCMXC6VLX75T 2.22 2.38 2.63 2.72 ns\nXC6VLX130T 2.24 2.39 2.65 2.74 ns\nXC6VLX195T 2.24 2.40 2.65 2.75 nsXC6VLX240T 2.24 2.40 2.65 2.75 nsXC6VLX365T 2.25 2.42 2.65 2.76 ns\nXC6VLX550T N/A 2.43 2.68 2.80 ns\nXC6VLX760 N/A 2.42 2.69 2.79 nsXC6VSX315T 2.23 2.38 2.65 2.73 ns\nXC6VSX475T N/A 2.30 2.57 2.66 ns\nXC6VHX250T 2.25 2.41 2.67 N/A nsXC6VHX255T 2.35 2.51 2.78 N/A ns\nXC6VHX380T 2.27 2.43 2.69 N/A ns\nXC6VHX565T N/A 2.41 2.68 N/A nsXQ6VLX130T N/A 2.39 2.65 2.74 ns\nXQ6VLX240T N/A 2.40 2.65 2.75 ns\nXQ6VLX550T N/A N/A 2.68 2.80 nsXQ6VSX315T N/A 2.38 2.65 2.73 ns\nXQ6VSX475T N/A N/A 2.57 2.66 ns\nNotes: \n1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column,  and where all \naccessible IOB and CLB flip-flops are clocked by the global clock net.\n2. MMCM output jitter is already included in the timing calculation.\nVirtex-6 FPGA Data Sheet: DC and Switching Characteristics\nDS152 (v3.6) March 18, 2014 www.xilinx.com\nProduct Specification 57Virtex-6 Device Pin-to-Pin  Input Parameter Guidelines\nAll devices are 100% functionally tested. The representative values for typical pin locations and normal clock loading are \nlisted in Table 68 . Values are expressed in nanoseconds unless otherwise noted.\nTable  68: Global Clock Input Setup and Hold Without MMCM\nSymbol Description DeviceSpeed Grade\nUnits\n-3 -2 -1 -1L\nInput Setup and Hold Time Relative to Global Clock Input Signal for LVCMOS25 Standard.(1)\nTPSFD / TPHFD Full Delay (Legacy Delay or Default Delay)\nGlobal Clock Input and IFF(2) without MMCMXC6VLX75T 1.33/\n0.031.44/\n0.031.75/\n0.032.18/\n–0.22ns\nXC6VLX130T 1.31/\n–0.081.54/\n–0.081.88/\n–0.082.31/\n–0.12ns\nXC6VLX195T 1.36/\n–0.111.60/\n–0.111.97/\n–0.112.40/\n–0.25ns\nXC6VLX240T 1.36/\n–0.111.60/\n–0.111.97/\n–0.112.40/\n–0.25ns\nXC6VLX365T 1.79/\n–0.281.87/\n–0.282.17/\n–0.282.48/\n–0.24ns\nXC6VLX550T N/A 2.22/\n–0.122.36/\n–0.122.77/\n–0.26ns\nXC6VLX760 N/A 2.19/\n–0.242.35/\n–0.242.71/\n–0.21ns\nXC6VSX315T 1.75/\n–0.091.85/\n–0.092.06/\n–0.092.47/\n–0.24ns\nXC6VSX475T N/A 2.14/\n–0.142.31/\n–0.142.71/\n–0.30ns\nXC6VHX250T 1.93/\n–0.222.04/\n–0.222.25/\n–0.22N/A ns\nXC6VHX255T 1.81/\n–0.332.11/\n–0.332.56/\n–0.33N/A ns\nXC6VHX380T 1.93/\n–0.112.04/\n–0.112.25/\n–0.11N/A ns\nXC6VHX565T N/A 2.20/\n–0.122.39/\n–0.12N/A ns\nXQ6VLX130T N/A 1.54/\n–0.081.88/\n–0.082.31/\n–0.12ns\nXQ6VLX240T N/A 1.60/\n–0.111.97/\n–0.112.40/\n–0.25ns\nXQ6VLX550T N/A N/A 2.36/\n–0.122.77/\n–0.26ns\nXQ6VSX315T N/A 1.85/\n–0.092.06/\n–0.092.47/\n–0.24ns\nXQ6VSX475T N/A N/A 2.31/\n–0.142.71/\n–0.30ns\nNotes: \n1. Setup and Hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative  to the \nGlobal Clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to  the Global \nClock input signal using the fastest process, lowest temperature, and highest voltage.\n2. IFF = Input Flip-Flop or Latch3. A Zero "0" Hold Time listing indicates no hold time or a negative hold time. Negative values can not be guaranteed "best-case ", but if a "0" \nis listed, there is no positive hold time.\nVirtex-6 FPGA Data Sheet: DC and Switching Characteristics\nDS152 (v3.6) March 18, 2014 www.xilinx.com\nProduct Specification 58Table  69: Global Clock Input Setup and Hold With MMCM\nSymbol Description DeviceSpeed Grade\nUnits\n-3 -2 -1 -1L\nInput Setup and Hold Time Relative to Global Clock Input Signal for LVCMOS25 Standard.(1)\nTPSMMCMGC / \nTPHMMCMGCNo Delay Global Clock Input and IFF(2) \nwith MMCMXC6VLX75T 1.45/\n–0.181.57/\n–0.181.72/\n–0.181.78/\n–0.08ns\nXC6VLX130T 1.53/\n–0.181.65/\n–0.181.81/\n–0.181.87/\n–0.07ns\nXC6VLX195T 1.54/\n–0.171.66/\n–0.171.82/\n–0.171.87/\n–0.08ns\nXC6VLX240T 1.54/\n–0.171.66/\n–0.171.82/\n–0.171.87/\n–0.08ns\nXC6VLX365T 1.55/\n–0.181.67/\n–0.181.83/\n–0.181.87/\n–0.07ns\nXC6VLX550T N/A 1.84/\n–0.172.02/\n–0.172.06/\n–0.06ns\nXC6VLX760 N/A 2.26/\n–0.132.49/\n–0.132.06/\n–0.03ns\nXC6VSX315T 1.56/\n–0.181.68/\n–0.181.84/\n–0.181.89/\n–0.08ns\nXC6VSX475T N/A 1.85/\n–0.232.03/\n–0.232.07/\n–0.13ns\nXC6VHX250T 1.52/\n–0.171.64/\n–0.171.80/\n–0.17N/A ns\nXC6VHX255T 1.52/\n–0.121.64/\n–0.121.85/\n–0.12N/A ns\nXC6VHX380T 1.68/\n–0.161.81/\n–0.161.99/\n–0.16N/A ns\nXC6VHX565T N/A 1.81/\n–0.011.99/\n–0.01N/A ns\nXQ6VLX130T N/A 1.65/\n–0.181.81/\n–0.181.87/\n–0.07ns\nXQ6VLX240T N/A 1.66/\n–0.171.82/\n–0.171.87/\n–0.08ns\nXQ6VLX550T N/A N/A 2.02/\n–0.172.06/\n–0.06ns\nXQ6VSX315T N/A 1.68/\n–0.181.84/\n–0.181.89/\n–0.08ns\nXQ6VSX475T N/A N/A 2.03/\n–0.232.07/\n–0.13ns\nNotes: \n1. Setup and Hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative  to the \nGlobal Clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to  the Global \nClock input signal using the fastest process, lowest temperature, and highest voltage.\n2. IFF = Input Flip-Flop or Latch \n3. Use IBIS to determine any duty-cycle distortion incurred using various standards.\nVirtex-6 FPGA Data Sheet: DC and Switching Characteristics\nDS152 (v3.6) March 18, 2014 www.xilinx.com\nProduct Specification 59Table  70: Clock-Capable Clock Input Setup and Hold With MMCM\nSymbol Description DeviceSpeed Grade\nUnits\n-3 -2 -1 -1L\nInput Setup and Hold Time Relative to Clock-ca pable Clock Input Signal for LVCMOS25 Standard.(1)\nTPSMMCMCC / \nTPHMMCMCCNo Delay Clock-capable Clock Input and IFF\n(2) with MMCMXC6VLX75T 1.56/\n–0.251.69/\n–0.251.86/\n–0.251.91/\n–0.15ns\nXC6VLX130T 1.64/\n–0.251.78/\n–0.251.95/\n–0.252.00/\n–0.14ns\nXC6VLX195T 1.65/\n–0.241.79/\n–0.241.96/\n–0.242.01/\n–0.15ns\nXC6VLX240T 1.65/\n–0.241.79/\n–0.241.96/\n–0.242.01/\n–0.15ns\nXC6VLX365T 1.66/\n–0.251.79/\n–0.251.97/\n–0.252.02/\n–0.15ns\nXC6VLX550T N/A 1.97/\n–0.242.16/\n–0.242.19/\n–0.14ns\nXC6VLX760 N/A 2.39/\n–0.202.63/\n–0.202.21/\n–0.10ns\nXC6VSX315T 1.67/\n–0.251.80/\n–0.251.98/\n–0.252.03/\n–0.16ns\nXC6VSX475T N/A 1.98/\n–0.292.17/\n–0.292.21/\n–0.20ns\nXC6VHX250T 1.63/\n–0.241.76/\n–0.241.94/\n–0.24N/A ns\nXC6VHX255T 1.63/\n–0.191.76/\n–0.191.99/\n–0.19N/A ns\nXC6VHX380T 1.80/\n–0.231.94/\n–0.232.13/\n–0.23N/A ns\nXC6VHX565T N/A 1.94/\n–0.082.13/\n–0.08N/A ns\nXQ6VLX130T N/A 1.78/\n–0.251.95/\n–0.252.00/\n–0.14ns\nXQ6VLX240T N/A 1.79/\n–0.241.96/\n–0.242.01/\n–0.15ns\nXQ6VLX550T N/A N/A 2.16/\n–0.242.19/\n–0.14ns\nXQ6VSX315T N/A 1.80/\n–0.251.98/\n–0.252.03/\n–0.16ns\nXQ6VSX475T N/A N/A 2.17/\n–0.292.21/\n–0.20ns\nNotes: \n1. Setup and Hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative  to the \nGlobal Clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to  the Global \nClock input signal using the fastest process, lowest temperature, and highest voltage.\n2. IFF = Input Flip-Flop or Latch \n3. Use IBIS to determine any duty-cycle distortion incurred using various standards.\nVirtex-6 FPGA Data Sheet: DC and Switching Characteristics\nDS152 (v3.6) March 18, 2014 www.xilinx.com\nProduct Specification 60Clock Switching Characteristics\nThe parameters in this section provide the necessary valu es for calculating timing budgets for Virtex-6 FPGA clock \ntransmitter and receiver data-valid windows.\nTable  71: Duty Cycle Distortion and Clock-Tree Skew\nSymbol Description DeviceSpeed Grade\nUnits\n-3 -2 -1 -1L\nTDCD_CLK Global Clock Tree Du ty Cycle Distortion(1) All 0.12 0.12 0.12 0.12 ns\nTCKSKEW Global Clock Tree Skew(2)XC6VLX75T 0.15 0.16 0.18 0.17 ns\nXC6VLX130T 0.25 0.26 0.29 0.28 nsXC6VLX195T 0.26 0.27 0.31 0.30 ns\nXC6VLX240T 0.26 0.27 0.31 0.30 ns\nXC6VLX365T 0.28 0.29 0.31 0.31 nsXC6VLX550T N/A 0.50 0.54 0.54 ns\nXC6VLX760 N/A 0.51 0.56 0.56 ns\nXC6VSX315T 0.27 0.28 0.32 0.30 nsXC6VSX475T N/A 0.39 0.44 0.42 ns\nXC6VHX250T 0.25 0.26 0.29 N/A ns\nXC6VHX255T 0.35 0.37 0.41 N/A nsXC6VHX380T 0.45 0.47 0.52 N/A ns\nXC6VHX565T N/A 0.46 0.51 N/A ns\nXQ6VLX130T N/A 0.26 0.29 0.28 nsXQ6VLX240T N/A 0.27 0.31 0.30 ns\nXQ6VLX550T N/A N/A 0.54 0.54 ns\nXQ6VSX315T N/A 0. 28 0.32 0.30 ns\nXQ6VSX475T N/A N/A 0.44 0.42 ns\nT\nDCD_BUFIO I/O clock tree duty cycle dist ortion All 0.08 0 .08 0.08 0.08 ns\nTBUFIOSKEW I/O clock tree skew across one clock region All 0.03 0.03 0.03 0.02 ns\nTBUFIOSKEW2 I/O clock tree skew across three clock regions All 0.10 0.12 0.23 0.12 ns\nTDCD_BUFR Regional clock tree duty cycle di stortion All 0.15 0.15 0.15 0.15 ns\nNotes: \n1. These parameters repr esent the worst-case duty cycle distortion observable at  the pins of the device using LVDS output buffer s. For cases \nwhere other I/O standards are used , IBIS can be used to calculate any additional duty cycle distortion that might be caused by asymmetrical \nrise/fall times. \n2. The TCKSKEW  value represents the worst-case clock-tree skew observable  between sequential I/O elements. Significantly less clock-tree \nskew exists for I/O registers that are close to each other and fed by the same or adjacent clock-tree branches. Use the Xilinx FPGA_Editor \nand Timing Analyzer tools to evaluate clock skew specific to your application.\nVirtex-6 FPGA Data Sheet: DC and Switching Characteristics\nDS152 (v3.6) March 18, 2014 www.xilinx.com\nProduct Specification 61Table  72: Package Skew\nSymbol Description Device Package Value Units\nTPKGSKEW Package Skew(1)\nXC6VLX75TFF484 95 ps\nFF784 146 ps\nXC6VLX130TFF484 95 ps\nFF784 146 ps\nFF1156 165 ps\nXC6VLX195TFF784 145 ps\nFF1156 182 ps\nXC6VLX240TFF784 146 ps\nFF1156 182 ps\nFF1759 187 ps\nXC6VLX365TFF1156 189 ps\nFF1759 184 ps\nXC6VLX550TFF1759 196 ps\nFF1760 249 ps\nXC6VLX760 FF1760 236 ps\nXC6VSX315TFF1156 168 ps\nFF1759 190 ps\nXC6VSX475TFF1156 168 ps\nFF1759 204 ps\nXC6VHX250T FF1154 166 ps\nXC6VHX255TFF1155 168 ps\nFF1923 228 ps\nXC6VHX380TFF1154 159 ps\nFF1155 172 ps\nFF1923 227 ps\nFF1924 220 ps\nXC6VHX565TFF1923 232 ps\nFF1924 197 ps\nXQ6VLX130T RF784 146 ps\nRF1156 165 ps\nFFG1156 165 ps\nXQ6VLX240T RF784 146 ps\nRF1156 182 ps\nFFG1156 182 ps\nRF1759 187 ps\nXQ6VLX550T RF1759 196 ps\nXQ6VSX315T RF1156 168 ps\nFFG1156 168 ps\nRF1759 190 ps\nXQ6VSX475T RF1156 168 ps\nFFG1156 168 ps\nRF1759 204 ps\nNotes: \n1. These values represent the worst-case skew between any two SelectIO resources in the package: shortest flight time to longest  flight time \nfrom Pad to Ball (7.0 ps per mm).\n2. Package trace length information is available for these device/package combinations. This information can be used to deskew t he package.\nVirtex-6 FPGA Data Sheet: DC and Switching Characteristics\nDS152 (v3.6) March 18, 2014 www.xilinx.com\nProduct Specification 62Revision History\nThe following table shows the revision history for this document:Table  73: Sample Window\nSymbol Description DeviceSpeed Grade\nUnits\n-3 -2 -1 -1L\nTSAMP Sampling Error at Receiver Pins(1)All 510 560 610 670 ps\nTSAMP_BUFIO Sampling Error at Receiver Pins using BUFIO(2) All 300 350 400 440 ps\nNotes: \n1. This parameter indicates the total sampling error of Virtex-6 FPGA DDR input registers, measured across voltage, temperature,  and \nprocess. The characterization methodology us es the MMCM to capture the DDR input registers’ edges of operation. These measureme nts \ninclude:- CLK0 MMCM jitter - MMCM accuracy (phase offset)- MMCM phase shift resolutionThese measurements do not include package or clock tree skew.\n2. This parameter indicates the total sampling error of Virtex-6 FPGA DDR input registers, measured across voltage, temperature,  and \nprocess. The characterization methodology uses the BUFIO clock network and IODELAY to capture the DDR input registers’ edges of  \noperation. These measurements do not include package or clock tree skew.\nTable  74: Pin-to-Pin Setup/Hold and Clock-to-Out\nSymbol DescriptionSpeed Grade\nUnits\n-3 -2 -1 -1L\nData Input Setup and Hold Times Relative to a Forwarded Clock Input Pin Using BUFIO\nTPSCS /TPHCS Setup/Hold of I/O clock –0.28/1.09 –0.28/1.16 –0.28/1.33 –0.18/1.79 ns\nPin-to-Pin Clock-to -Out Using BUFIO\nTICKOFCS Clock-to-Out of I/O clock 4.22 4.59 5.22 5.63 ns\nDate Version Description of Revisions\n06/24/2009 1.0 Initial Xilinx release.07/16/2009 1.1 Revised the maximum V\nCCAUX  and VIN numbers in T a b l e2 ,  p a g e2 . Removed empty column from \nTable 3, page 3 . Revised specifications on Table 20, page 13 . Updated Table 38, page 22  and added \nnotes 1 and 2. Revised TDLYCCO_RDY , TIDELAYCTRL_RPW , and TIDELAYPAT_JIT  in Table 53, page 41 . \nUpdated Table 58, page 46  to more closely match the DSP48E1 speed specifications. Updated \nTTAPTCK /TTCKTAP  in Table 59, page 49 . Updated XC6VLX130T parameters in Table 68  through \nTable 70, page 59 .\n08/19/2009 1.2 Added values for -1L voltages and speed grade in all pertinent tables. Added VFS and notes to Table 1  \nand Table 2 . Removed DVPPIN from the example in Figure 2 . Added networking applications to \nTable 41, page 25 . Changed and added to the block RAM FMAX section in Table 57, page 44  including \nremoving Note 12. Changed FPFDMAX  values and corrected units for TSTATPHAOFFSET  and TOUTDUTY  \nin Table 64, page 52 . Updated Table 71, page 60 .\n09/16/2009 2.0 Added Virtex-6 HXT devices to entire document including GTH Transceiver Specifications . Updated \nspeed specifications as described in Switching Characteristics , includes changes in Table 51 , \nTable 57 , Table 58 , and Table 66  through Table 70 . Comprehensive changes to Table 14 , Table 15 , and \nTable 16 . Added conditions to DVPPOUT  and revised description of TOSKEW  in Table 17 . Removed VISE \nspecification and note from Table 18 . Added note 3 to Table 23 . Updated note 3 in Table 24 . Updated \nLVCMOS25 delays in Table 44 . Updated specification for TIOTPHZ  in Table 46 . Removed TBUFHSKEW  \nfrom Table 71, page 60  and added values for TBUFIOSKEW . Added values in Table 74 .\nVirtex-6 FPGA Data Sheet: DC and Switching Characteristics\nDS152 (v3.6) March 18, 2014 www.xilinx.com\nProduct Specification 6301/18/2010 2.1 Changed absolute maximum ratings for both VIN and VTS in Table 1 . Added data to Table 3 . Added \ndata to Table 5 . Updated SSTL15 in Table 7 . Updated VOCM and VOD values in Table 8 . Added eFUSE \nendurance Table 12 . Added values to VMGTREFCLK  and VIN in Table 13, page 11 . Added values and \nupdated tables in the GTX Transceiver Specifications  and GTH Transceiver Specifications  sections. \nAdded Table 27  and Figure 4 . Revised parameters and values in Table 39 . Updated Table 40, page 23 . \nAdded data to Table 41 . Updated speed specification to v1.04 with appropriate changes to Table 42  \nand Table 43  including production release of the XC6VLX240T for -1 and -2 speed grades. Speed \nspecification changes and numerous updates also made to Table 44 , and Table 49  through Table 71 . \nAdded data to Table 73  and Table 74 .\n02/09/2010 2.2 Revised description of CIN in Table 3 . Clarified values in Table 5 . Fixed SDR LVDS unit error in \nTable 41 .\n04/12/2010 2.3 Added note 3 and update value of n in Table 3 . Clarified simultaneous power-down in Power-On Power \nSupply Requirements . Updated external reference junction temperatures in Table 40 , Analog-to-Digital \nSpecifications . Updated speed specification to v1 .05 with appropriate changes to Table 42  and \nTable 43  including production release of the XC6VLX130T for -1 and -2 speed grades. Fixed note 4 in \nTable 48 . Increased the -2 specification for FIDELAYCTRL_REF and clarified units for TIDELAYPAT_JIT in \nTable 53 . Added note 1 to Table 62 .\n05/11/2010 2.4 Updated FRXREC  in Table 22 . Revised FIDELAYCTRL_REF in Table 53 . Removed TRCKO_PARITY_ECC : \nClock CLK to ECCPARITY in standard ECC mode row in Table 57 . Added XC6VLX130T values to \nTable 72 .\n05/26/2010 2.5 Added XC6VLX195T data to Table 5 . Updated values in Table 22  including adding note 2 and note 3. \nUpdated speed specification to v1 .06 with appropriate changes to Table 42  and Table 43  including \nproduction release of the XC6VLX195T for -1 and -2 speed grades. Added XC6VLX195T values to Table 72 .\n07/16/2010 2.6 Changed Table 42  and Table 43  to production status on the -3 speed grade XC6VLX130T, \nXC6VLX195T, and XC6VLX240T devices. Added XC6VHX250Tdata to Table 4  and Table 72 . Added \nNote 6 to Table 64 .\n07/23/2010 2.7 Changed Table 42  and Table 43  to production status on the XC6VLX75T, XC6VLX365T, XC6VLX550T, \nXC6VLX760, XC6VSX315T, and XC6VSX475T devices using ISE 12.2 software with speed specification v1.08. Updated V\nCMOUTDC  equation to MGTAVTT – DVPPOUT /4 in Table 17 . Updated \nsome -3, -2, -1 specifications in Table 65  through Table 72 . Added and updated -1L specifications to \nTable 41  and for most switching characteristics tables.\n07/30/2010 2.8 Changed Table 42  and Table 43  to production status on the -1L speed grade for the XC6VLX130T, \nXC6VLX195T, XC6VLX240T, XC6VLX365T, and XC6VLX 550T devices using ISE 12.2 software with \ncurrent speed specifications. Also updated the sp eed specifications for XC6VLX75T, XC6VLX550T, \nand XC6VSX315T. Updated VCCINT  specifications for -1L speed gra de industrial temperature range \ndevices in Table 2 .\n09/20/2010 2.9 In Table 32 , changed FGPLLMAX specification in -3 column from 5.951 to 5.591. In Table 40 , changed \nFMAX for the DCLK from 250 MHz to 80 MHz.\n10/18/2010 2.10 The specificat ion change in version 2.9, Table 40  is described in XCN10032 , Virtex-6 FPGA: GTX \nTransceiver User Guide, Family Data Sh eet (SYSMON DCLK), an d JTAG ID Changes\nIn this version (2.10), -1L(I) data is added to Table 4  and clarified in Note 2. Changed Table 42  and \nTable 43  to production status on the -1L speed gr ade XC6VLX75T, XC6VLX760, XC6VSX315T, and \nXC6VSX475T devices using ISE 12.3 software with  current speed specifications. Revised the \nXC6VLX760 -1L speed specification for TPHMMCMGC  in Table 69  and TPHMMCMCC in Table 70 .\n01/17/2011 2.11 Changed in Table 42  and Table 43  to production status on the XC6VHX250T devices using ISE 12.4 \nsoftware with current speed specifications.\nAdded industrial temperature range (Tj) recommended specifications to Table 2 ; including specific \nranges for the -2I XC6VSX475T, XC6VLX550T, XC6VLX760, and XC6VHX565Tdevices. Added note 3 to Table 36  and maximum total jitter values. Added note 4 to Table 37  and maximum sinusoidal \njitter values. Added note 2 to Table 43 . Revised F\nMAX descriptions in Table 57  and added note 12. \nAdded note 8 to FPFDMIN  in Table 64 .\nThe following revisions are due to specification changes as described in XCN11009 , Virtex-6 FPGA: \nData Sheet, User Guides, and JTAG ID Updates .\nIn Table 59 :Configuration Switching Characteristics , page 49 , revised -1L specifications for TPOR, \nFMCCK , FMCCKTOL , TSMCSCCK , TSMCCKW , FRBCCK , FTCK, FTCKB , TMCCKL , and TMCCKH . In Table 64 : \nMMCM Specification , added bandwidth settings to FPFDMIN  and added note 1.Date Version Description of Revisions\nVirtex-6 FPGA Data Sheet: DC and Switching Characteristics\nDS152 (v3.6) March 18, 2014 www.xilinx.com\nProduct Specification 6402/08/2011 2.12 Removed note 1 from Table 4  as the larger devices (XC6VLX 550T, XC6VLX760, XC6VSX475T, and \nXC6VHX565T) are now offered in -2I. Updated Table 4  and Table 5  with data for the XC6VHX380T in \nthe FF(G)1154 package. In Table 41 , updated -1L specification for DDR3. Added Note 1 to Table 42 . \nMoved the XC6VHX380Tdevices in the FF(G )1154 package to production release in Table 43  using \nISE 12.4 software with current speed spec ifications. Updated description for FINDUTY  in Table 64 .\n02/25/2011 3.0 Designated the data sheet as Preliminary  for all devices not already labeled production in Table 42 . \nChanged the XC6VHX380T devices in all packages to production status in Table 42  and Table 43 . \nRemoved note 1 from Table 42 .\nAdded maximum specifications to Table 25 . Updated THAVCC2HAVCCRX  in Table 27 . Updated the \ntypical values and notes in Table 28  and Table 29 . Added values to Table 30  and Table 31 . In Table 34 , \nadded values for TLOCK  and TPHASE . Updated the values in Table 36  and added note 3. Updated \nTable 37  and added note 4.\n03/21/2011 3.1 Updated Table 2  including Note 7 . In Table 4 , added Note 3  and -2E, extended temperature range to \nthe XC6VLX550T, XC6VLX760, XC6VSX475T,  and XC6VHX380T devices, and added Note 5  for the \nXC6VHX565T. Updated Table 28  typical values. Updated the description for FIDELAYCTRL_REF  in \nTable 53 . Updated FMCCK  in Table 59 .\n04/01/2011 3.2 Added Tj values for C, E, and I temperature ranges to Table 2 . Updated the ICCQ values in Table 4 . \nUpdated FGCLK  in Table 34 .\nDesignated the data sheet as Production  for all devices not already labeled production in Table 42 . \nChanged the XC6VHX255T and XC6VHX565T devices in all packages to production status in Table 42  \nand Table 43 . This included updates to the Virtex-6 Device Pin-to-Pin Output Parameter Guidelines  \nand Virtex-6 Device Pin-to-Pin Input Parameter Guidelines  for these devices. Production speed \nspecifications for these devices are available usin g the speed specification v1.14 in the ISE 13.1 \nsoftware update.\nUpdated and added package skew values to Table 72 ; these values are correct with regards to \nprevious production released speed specifications in software. Updated copyright page 1  and Notice \nof Disclaimer .\n12/08/2011 3.3 Production release of the Defense-grade XQ devices in Table 42  and Table 43  using ISE v13.3 v1.17 \nPatch for -2 and -1 speed specifications; and v1.10 for -1L speed specifications. Added the XQ6VLX130T, XQ6VLX240T , XQ6VLX550T, XQ6VSX315T, and XQ6VSX475T to th e data sheet \nwhich included adding Table 45 . Updated T\nj in Table 2 . In Table 40 , updated Tj for most specifications \nand added Note 4 . Added Note 4  to Table 41 . Added -1(XQ) speed specification columns only to \nTable 50 , Table 51 , Table 52 , and Table 58 .\nUpdated VOD in Table 8 , VOCM in Table 9 , and VOCM and VDIFF in Table 10 . Updated the Power-On \nPower Supply Requirements  section. In Table 27 , updated maximum specification for \nTHAVCC2HAVCCRX  and added Note 3 . Updated Tj in Table 40 . In Table 41 , increased the DDR LVDS \nreceiver (SPI-4.2) -1 speed grade performan ce value from 1.0 Gb/s to 1.1 Gb/s. In Table 60 , updated \nthe FMAX to add a separate row for the LX760 device va lues. The speed specifications in the software \ntools have always matched these values for the LX7 60, the data sheet is now correct. Updated the \nnotes for TOUTJITTER  in Table 64 .\n01/12/2012 3.4 Added the temperature range -2E to Note 5  in Table 4 .\n05/17/2013 3.5 Added the DIFF _SSTL15 I/O standard to Table 7 . Added Note 1  to Table 18 .\n03/18/2014 3.6 Updated Note 8  in Table 64 . Updated Notice of Disclaimer .Date Version Description of Revisions\nVirtex-6 FPGA Data Sheet: DC and Switching Characteristics\nDS152 (v3.6) March 18, 2014 www.xilinx.com\nProduct Specification 65Notice of Disclaimer\nThe information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. T o the\nmaximum extent permitted by applicable law: (1) Materials are m ade available "AS IS" and with all faults, Xilinx hereby DISCLAI MS ALL\nWARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STAT UTORY , INCLUDING BUT NOT LIMITED TO WARRANTIES OF\nMERCHANTABILITY , NON-INFRINGEMENT, OR FITNESS FOR ANY PA RTICULAR PURPOSE; and (2) Xilinx shall not be liable\n(whether in contract or tort, including negligence, or under an y other theory of liability) for any loss or damage of any kind or nature related\nto, arising under, or in connection with, the Materials (includi ng your use of the Materials), including for any direct, indire ct, special,\nincidental, or consequential loss or damage (including loss of da ta, profits, goodwill, or any type of loss or damage suffered as a result of\nany action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the p ossibility\nof the same. Xilinx assumes no obligation to correct any errors contained in the Materials, or to advise you of any corrections  or update.\nYou may not reproduce, modify, distribute, or publicly display the Materials without prior writt en consent. Certain products ar e subject to\nthe terms and conditions of Xilinx’s li mited warranty, please refer to Xilinx’s Terms of Sale which can be viewed at\nwww.xilinx.com/legal.htm#tos ; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx\nproducts are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume  sole risk and\nliability for use of Xilinx products in such critical applications, please refer to Xilinx’s Terms of Sale which can be viewed at\nwww.xilinx.com/legal.htm#tos .\nAUTOMOTIVE APPLICATIONS DISCLAIMER\nXILINX PRODUCTS ARE NOT DESIGNED OR INTENDED TO BE FAIL -SAFE, OR FOR USE IN ANY APPLICATION REQUIRING FAIL-\nSAFE PERFORMANCE, SUCH AS APPLICATIONS RELATED TO: (I) THE DEPLOYMENT OF AIRBAGS, (II) CONTROL OF A\nVEHICLE, UNLESS THERE IS A FAIL-SAFE OR REDUNDANCY FE ATURE (WHICH DOES NOT INCL UDE USE OF SOFTWARE IN\nTHE XILINX DEVICE TO IMPLEMENT THE REDUNDANCY) AND A WA RNING SIGNAL UPON FAILURE TO THE OPERATOR, OR (III)\nUSES THAT COULD LEAD TO DEATH OR PERSONAL INJURY . CU STOMER ASSUMES THE SOLE RISK AND LIABILITY OF ANY\nUSE OF XILINX PRODUCTS IN SUCH APPLICATIONS.\n'}]
!==============================================================================!
### Component Summary: XC6VLX240T-1FFG1156I

#### Key Characteristics and Specifications:
- **Voltage Ratings:**
  - VCCINT (Internal Supply Voltage): 0.95V to 1.05V (typical for -1 speed grade)
  - VCCAUX (Auxiliary Supply Voltage): 2.375V to 2.625V
  - VCCO (Output Drivers Supply Voltage): 1.14V to 2.625V
  - VIN (I/O Input Voltage): GND - 0.20V to VCCO + 0.2V

- **Current Ratings:**
  - Quiescent VCCINT Supply Current: 2478 mA (typical)
  - Quiescent VCCAUX Supply Current: 135 mA (typical)
  - Quiescent VCCO Supply Current: 2 mA (typical)

- **Power Consumption:**
  - Power-on current requirements vary based on configuration and can be calculated using the Xilinx Power Estimator (XPE) tool.

- **Operating Temperature Range:**
  - Commercial: 0°C to 85°C
  - Industrial: -40°C to 100°C
  - Military: -55°C to 125°C

- **Package Type:**
  - FFG1156 (Fine Pitch Ball Grid Array)

- **Special Features:**
  - Supports various I/O standards including LVCMOS, LVDS, SSTL, HSTL, and more.
  - Integrated DSP slices for high-performance digital signal processing.
  - Configurable logic blocks and extensive memory resources.

- **Moisture Sensitive Level (MSL):**
  - MSL Level: 3 (according to JEDEC J-STD-020E)

#### Description:
The **XC6VLX240T-1FFG1156I** is a member of the Xilinx Virtex-6 FPGA family, designed for high-performance applications. It features a large number of configurable logic blocks, digital signal processing (DSP) slices, and extensive I/O capabilities. The device is optimized for high-speed operation and can be used in a variety of applications requiring complex computations and data processing.

#### Typical Applications:
- **Signal Processing:** The FPGA can be utilized in applications such as audio and video processing, telecommunications, and radar systems.
- **Data Management:** Ideal for data storage and retrieval systems, including high-speed data acquisition and processing.
- **Networking:** Suitable for high-speed networking applications, including routers and switches.
- **Embedded Systems:** Can be integrated into embedded systems for control and automation tasks.
- **Industrial Automation:** Used in robotics and industrial control systems for real-time processing and control.

This FPGA is particularly well-suited for applications that demand high performance, flexibility, and the ability to handle complex algorithms in real-time.