/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [5:0] _00_;
  reg [3:0] _01_;
  wire [12:0] celloutsig_0_0z;
  wire [14:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [8:0] celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [2:0] celloutsig_0_1z;
  wire [4:0] celloutsig_0_21z;
  wire celloutsig_0_3z;
  wire [23:0] celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire [13:0] celloutsig_0_8z;
  wire [8:0] celloutsig_0_9z;
  wire [18:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [2:0] celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire [7:0] celloutsig_1_8z;
  wire [4:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_18z = ~(celloutsig_0_15z[0] & celloutsig_0_14z);
  assign celloutsig_1_1z = ~(celloutsig_1_0z[12] & in_data[163]);
  assign celloutsig_1_3z = ~(in_data[131] & celloutsig_1_2z);
  assign celloutsig_1_18z = !(celloutsig_1_8z[1] ? celloutsig_1_9z[0] : celloutsig_1_12z[1]);
  assign celloutsig_1_19z = !(celloutsig_1_10z ? celloutsig_1_11z : in_data[161]);
  assign celloutsig_0_3z = ~celloutsig_0_1z[2];
  assign celloutsig_0_14z = ~celloutsig_0_13z[10];
  assign celloutsig_1_2z = ~((in_data[109] | in_data[98]) & (celloutsig_1_0z[11] | in_data[150]));
  assign celloutsig_1_10z = ~((celloutsig_1_1z | celloutsig_1_5z) & (celloutsig_1_8z[5] | celloutsig_1_3z));
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _01_ <= 4'h0;
    else _01_ <= celloutsig_0_0z[8:5];
  reg [4:0] _12_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _12_ <= 5'h00;
    else _12_ <= { celloutsig_0_17z, _01_ };
  assign out_data[36:32] = _12_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _00_ <= 6'h00;
    else _00_ <= in_data[10:5];
  assign celloutsig_0_21z = { celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_18z } & { celloutsig_0_0z[7], _01_ };
  assign celloutsig_0_5z = { in_data[43:27], _00_, celloutsig_0_3z } / { 1'h1, in_data[62:46], _00_ };
  assign celloutsig_0_13z = { _00_, celloutsig_0_9z } / { 1'h1, in_data[29:25], celloutsig_0_6z, _00_ };
  assign celloutsig_1_11z = celloutsig_1_1z & celloutsig_1_5z;
  assign celloutsig_0_17z = in_data[86] & celloutsig_0_14z;
  assign celloutsig_1_4z = ~^ { in_data[147:145], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_1_5z = ~^ { celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_1_7z = ~^ in_data[110:106];
  assign celloutsig_0_0z = in_data[68:56] >> in_data[69:57];
  assign celloutsig_0_6z = { celloutsig_0_5z[13:12], celloutsig_0_3z } >> { celloutsig_0_1z[2:1], celloutsig_0_1z[2] };
  assign celloutsig_1_12z = { in_data[176:175], celloutsig_1_11z } >> in_data[175:173];
  assign celloutsig_0_1z = celloutsig_0_0z[4:2] >> in_data[87:85];
  assign celloutsig_0_8z = { _00_[1], celloutsig_0_0z } <<< { celloutsig_0_6z[0], celloutsig_0_0z };
  assign celloutsig_0_9z = { celloutsig_0_8z[10:3], celloutsig_0_3z } <<< { celloutsig_0_0z[5:0], celloutsig_0_1z };
  assign celloutsig_1_0z = in_data[134:116] <<< in_data[179:161];
  assign celloutsig_1_8z = { celloutsig_1_0z[7:2], celloutsig_1_1z, celloutsig_1_1z } <<< { celloutsig_1_0z[5:3], celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_7z };
  assign celloutsig_0_15z = { celloutsig_0_0z[9:3], celloutsig_0_1z[2], celloutsig_0_14z } >>> { celloutsig_0_0z[7:0], celloutsig_0_3z };
  assign celloutsig_1_9z = celloutsig_1_8z[4:0] >>> { in_data[131:128], celloutsig_1_7z };
  assign { out_data[128], out_data[96], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_21z };
endmodule
