	ds align 256
	slivers:
		dw @+draw_sliver0, 0, @+draw_sliver1, 0, @+draw_sliver2, 0, @+draw_sliver3, 0
		dw @+draw_sliver4, 0, @+draw_sliver5, 0, @+draw_sliver6, 0, @+draw_sliver7, 0
		dw @+draw_sliver8, 0, @+draw_sliver9, 0, @+draw_sliver10, 0, @+draw_sliver11, 0
		dw @+draw_sliver12, 0, @+draw_sliver13, 0, @+draw_sliver14, 0, @+draw_sliver15, 0

	@draw_sliver0:
		ld (@+return + 1), de
		ld bc, -8192
		add hl, bc
		ld bc, -4
		add ix, bc
	@return:
		jp 1234

	@draw_sliver1:
		ld (@+return + 1), de
		ld (@+loadslot0 + 3), a
		ld a, (ix - 1)
		ld (@+loadslot0 + 2), a
	@loadslot0:
		ld de, (1234)
		ld (@+dispatch + 1), de
		ld de, @+end_dispatch
	@dispatch:
		jp 1234
	@end_dispatch:

		ld bc, -6272
		add hl, bc
		ld bc, -4
		add ix, bc
	@return:
		jp 1234

	@draw_sliver2:
		ld (@+return + 1), de
		ld (@+loadslot0 + 3), a
		ld bc, -2048
		add hl, bc
		ld a, (ix - 2)
		ld (@+loadslot0 + 2), a
	@loadslot0:
		ld de, (1234)
		ld (@+dispatch + 1), de
		ld de, @+end_dispatch
	@dispatch:
		jp 1234
	@end_dispatch:

		ld bc, -4224
		add hl, bc
		ld bc, -4
		add ix, bc
	@return:
		jp 1234

	@draw_sliver3:
		ld (@+return + 1), de
		ld (@+loadslot0 + 3), a
		ld (@+loadslot1 + 3), a
		ld a, (ix - 1)
		ld (@+loadslot0 + 2), a
	@loadslot0:
		ld de, (1234)
		ld (@+dispatch + 1), de
		ld de, @+end_dispatch
	@dispatch:
		jp 1234
	@end_dispatch:

		ld bc, -128
		add hl, bc
		ld a, (ix - 2)
		ld (@+loadslot1 + 2), a
	@loadslot1:
		ld de, (1234)
		ld (@+dispatch + 1), de
		ld de, @+end_dispatch
	@dispatch:
		jp 1234
	@end_dispatch:

		ld bc, -4224
		add hl, bc
		ld bc, -4
		add ix, bc
	@return:
		jp 1234

	@draw_sliver4:
		ld (@+return + 1), de
		ld (@+loadslot0 + 3), a
		ld bc, -4096
		add hl, bc
		ld a, (ix - 3)
		ld (@+loadslot0 + 2), a
	@loadslot0:
		ld de, (1234)
		ld (@+dispatch + 1), de
		ld de, @+end_dispatch
	@dispatch:
		jp 1234
	@end_dispatch:

		ld bc, -2176
		add hl, bc
		ld bc, -4
		add ix, bc
	@return:
		jp 1234

	@draw_sliver5:
		ld (@+return + 1), de
		ld (@+loadslot0 + 3), a
		ld (@+loadslot1 + 3), a
		ld a, (ix - 1)
		ld (@+loadslot0 + 2), a
	@loadslot0:
		ld de, (1234)
		ld (@+dispatch + 1), de
		ld de, @+end_dispatch
	@dispatch:
		jp 1234
	@end_dispatch:

		ld bc, -2176
		add hl, bc
		ld a, (ix - 3)
		ld (@+loadslot1 + 2), a
	@loadslot1:
		ld de, (1234)
		ld (@+dispatch + 1), de
		ld de, @+end_dispatch
	@dispatch:
		jp 1234
	@end_dispatch:

		ld bc, -2176
		add hl, bc
		ld bc, -4
		add ix, bc
	@return:
		jp 1234

	@draw_sliver6:
		ld (@+return + 1), de
		ld (@+loadslot0 + 3), a
		ld (@+loadslot1 + 3), a
		ld bc, -2048
		add hl, bc
		ld a, (ix - 2)
		ld (@+loadslot0 + 2), a
	@loadslot0:
		ld de, (1234)
		ld (@+dispatch + 1), de
		ld de, @+end_dispatch
	@dispatch:
		jp 1234
	@end_dispatch:

		ld bc, -128
		add hl, bc
		ld a, (ix - 3)
		ld (@+loadslot1 + 2), a
	@loadslot1:
		ld de, (1234)
		ld (@+dispatch + 1), de
		ld de, @+end_dispatch
	@dispatch:
		jp 1234
	@end_dispatch:

		ld bc, -2176
		add hl, bc
		ld bc, -4
		add ix, bc
	@return:
		jp 1234

	@draw_sliver7:
		ld (@+return + 1), de
		ld (@+loadslot0 + 3), a
		ld (@+loadslot1 + 3), a
		ld (@+loadslot2 + 3), a
		ld a, (ix - 1)
		ld (@+loadslot0 + 2), a
	@loadslot0:
		ld de, (1234)
		ld (@+dispatch + 1), de
		ld de, @+end_dispatch
	@dispatch:
		jp 1234
	@end_dispatch:

		ld bc, -128
		add hl, bc
		ld a, (ix - 2)
		ld (@+loadslot1 + 2), a
	@loadslot1:
		ld de, (1234)
		ld (@+dispatch + 1), de
		ld de, @+end_dispatch
	@dispatch:
		jp 1234
	@end_dispatch:

		ld bc, -128
		add hl, bc
		ld a, (ix - 3)
		ld (@+loadslot2 + 2), a
	@loadslot2:
		ld de, (1234)
		ld (@+dispatch + 1), de
		ld de, @+end_dispatch
	@dispatch:
		jp 1234
	@end_dispatch:

		ld bc, -2176
		add hl, bc
		ld bc, -4
		add ix, bc
	@return:
		jp 1234

	@draw_sliver8:
		ld (@+return + 1), de
		ld (@+loadslot0 + 3), a
		ld bc, -6144
		add hl, bc
		ld a, (ix - 4)
		ld (@+loadslot0 + 2), a
	@loadslot0:
		ld de, (1234)
		ld (@+dispatch + 1), de
		ld de, @+end_dispatch
	@dispatch:
		jp 1234
	@end_dispatch:

		ld bc, -128
		add hl, bc
		ld bc, -4
		add ix, bc
	@return:
		jp 1234

	@draw_sliver9:
		ld (@+return + 1), de
		ld (@+loadslot0 + 3), a
		ld (@+loadslot1 + 3), a
		ld a, (ix - 1)
		ld (@+loadslot0 + 2), a
	@loadslot0:
		ld de, (1234)
		ld (@+dispatch + 1), de
		ld de, @+end_dispatch
	@dispatch:
		jp 1234
	@end_dispatch:

		ld bc, -4224
		add hl, bc
		ld a, (ix - 4)
		ld (@+loadslot1 + 2), a
	@loadslot1:
		ld de, (1234)
		ld (@+dispatch + 1), de
		ld de, @+end_dispatch
	@dispatch:
		jp 1234
	@end_dispatch:

		ld bc, -128
		add hl, bc
		ld bc, -4
		add ix, bc
	@return:
		jp 1234

	@draw_sliver10:
		ld (@+return + 1), de
		ld (@+loadslot0 + 3), a
		ld (@+loadslot1 + 3), a
		ld bc, -2048
		add hl, bc
		ld a, (ix - 2)
		ld (@+loadslot0 + 2), a
	@loadslot0:
		ld de, (1234)
		ld (@+dispatch + 1), de
		ld de, @+end_dispatch
	@dispatch:
		jp 1234
	@end_dispatch:

		ld bc, -2176
		add hl, bc
		ld a, (ix - 4)
		ld (@+loadslot1 + 2), a
	@loadslot1:
		ld de, (1234)
		ld (@+dispatch + 1), de
		ld de, @+end_dispatch
	@dispatch:
		jp 1234
	@end_dispatch:

		ld bc, -128
		add hl, bc
		ld bc, -4
		add ix, bc
	@return:
		jp 1234

	@draw_sliver11:
		ld (@+return + 1), de
		ld (@+loadslot0 + 3), a
		ld (@+loadslot1 + 3), a
		ld (@+loadslot2 + 3), a
		ld a, (ix - 1)
		ld (@+loadslot0 + 2), a
	@loadslot0:
		ld de, (1234)
		ld (@+dispatch + 1), de
		ld de, @+end_dispatch
	@dispatch:
		jp 1234
	@end_dispatch:

		ld bc, -128
		add hl, bc
		ld a, (ix - 2)
		ld (@+loadslot1 + 2), a
	@loadslot1:
		ld de, (1234)
		ld (@+dispatch + 1), de
		ld de, @+end_dispatch
	@dispatch:
		jp 1234
	@end_dispatch:

		ld bc, -2176
		add hl, bc
		ld a, (ix - 4)
		ld (@+loadslot2 + 2), a
	@loadslot2:
		ld de, (1234)
		ld (@+dispatch + 1), de
		ld de, @+end_dispatch
	@dispatch:
		jp 1234
	@end_dispatch:

		ld bc, -128
		add hl, bc
		ld bc, -4
		add ix, bc
	@return:
		jp 1234

	@draw_sliver12:
		ld (@+return + 1), de
		ld (@+loadslot0 + 3), a
		ld (@+loadslot1 + 3), a
		ld bc, -4096
		add hl, bc
		ld a, (ix - 3)
		ld (@+loadslot0 + 2), a
	@loadslot0:
		ld de, (1234)
		ld (@+dispatch + 1), de
		ld de, @+end_dispatch
	@dispatch:
		jp 1234
	@end_dispatch:

		ld bc, -128
		add hl, bc
		ld a, (ix - 4)
		ld (@+loadslot1 + 2), a
	@loadslot1:
		ld de, (1234)
		ld (@+dispatch + 1), de
		ld de, @+end_dispatch
	@dispatch:
		jp 1234
	@end_dispatch:

		ld bc, -128
		add hl, bc
		ld bc, -4
		add ix, bc
	@return:
		jp 1234

	@draw_sliver13:
		ld (@+return + 1), de
		ld (@+loadslot0 + 3), a
		ld (@+loadslot1 + 3), a
		ld (@+loadslot2 + 3), a
		ld a, (ix - 1)
		ld (@+loadslot0 + 2), a
	@loadslot0:
		ld de, (1234)
		ld (@+dispatch + 1), de
		ld de, @+end_dispatch
	@dispatch:
		jp 1234
	@end_dispatch:

		ld bc, -2176
		add hl, bc
		ld a, (ix - 3)
		ld (@+loadslot1 + 2), a
	@loadslot1:
		ld de, (1234)
		ld (@+dispatch + 1), de
		ld de, @+end_dispatch
	@dispatch:
		jp 1234
	@end_dispatch:

		ld bc, -128
		add hl, bc
		ld a, (ix - 4)
		ld (@+loadslot2 + 2), a
	@loadslot2:
		ld de, (1234)
		ld (@+dispatch + 1), de
		ld de, @+end_dispatch
	@dispatch:
		jp 1234
	@end_dispatch:

		ld bc, -128
		add hl, bc
		ld bc, -4
		add ix, bc
	@return:
		jp 1234

	@draw_sliver14:
		ld (@+return + 1), de
		ld (@+loadslot0 + 3), a
		ld (@+loadslot1 + 3), a
		ld (@+loadslot2 + 3), a
		ld bc, -2048
		add hl, bc
		ld a, (ix - 2)
		ld (@+loadslot0 + 2), a
	@loadslot0:
		ld de, (1234)
		ld (@+dispatch + 1), de
		ld de, @+end_dispatch
	@dispatch:
		jp 1234
	@end_dispatch:

		ld bc, -128
		add hl, bc
		ld a, (ix - 3)
		ld (@+loadslot1 + 2), a
	@loadslot1:
		ld de, (1234)
		ld (@+dispatch + 1), de
		ld de, @+end_dispatch
	@dispatch:
		jp 1234
	@end_dispatch:

		ld bc, -128
		add hl, bc
		ld a, (ix - 4)
		ld (@+loadslot2 + 2), a
	@loadslot2:
		ld de, (1234)
		ld (@+dispatch + 1), de
		ld de, @+end_dispatch
	@dispatch:
		jp 1234
	@end_dispatch:

		ld bc, -128
		add hl, bc
		ld bc, -4
		add ix, bc
	@return:
		jp 1234

	@draw_sliver15:
		ld (@+return + 1), de
		ld (@+loadslot0 + 3), a
		ld (@+loadslot1 + 3), a
		ld (@+loadslot2 + 3), a
		ld (@+loadslot3 + 3), a
		ld a, (ix - 1)
		ld (@+loadslot0 + 2), a
	@loadslot0:
		ld de, (1234)
		ld (@+dispatch + 1), de
		ld de, @+end_dispatch
	@dispatch:
		jp 1234
	@end_dispatch:

		ld bc, -128
		add hl, bc
		ld a, (ix - 2)
		ld (@+loadslot1 + 2), a
	@loadslot1:
		ld de, (1234)
		ld (@+dispatch + 1), de
		ld de, @+end_dispatch
	@dispatch:
		jp 1234
	@end_dispatch:

		ld bc, -128
		add hl, bc
		ld a, (ix - 3)
		ld (@+loadslot2 + 2), a
	@loadslot2:
		ld de, (1234)
		ld (@+dispatch + 1), de
		ld de, @+end_dispatch
	@dispatch:
		jp 1234
	@end_dispatch:

		ld bc, -128
		add hl, bc
		ld a, (ix - 4)
		ld (@+loadslot3 + 2), a
	@loadslot3:
		ld de, (1234)
		ld (@+dispatch + 1), de
		ld de, @+end_dispatch
	@dispatch:
		jp 1234
	@end_dispatch:

		ld bc, -128
		add hl, bc
		ld bc, -4
		add ix, bc
	@return:
		jp 1234

