<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>MDCR_EL3</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr /><h1 class="register-section">MDCR_EL3, Monitor Debug Configuration Register (EL3)</h1><p>The MDCR_EL3 characteristics are:</p><h2>Purpose</h2>
        <p>Provides EL3 configuration options for self-hosted debug and the Performance Monitors Extension.</p>
      <h2>Configuration</h2><p>AArch64 System register MDCR_EL3 bits [31:0]
            
            can be mapped to
            AArch32 System register <a href="AArch32-sdcr.html">SDCR[31:0]
            </a>, but this is not architecturally mandated.
          </p><p>This register is present only
    when EL3 is implemented.
      
    Otherwise, direct accesses to MDCR_EL3 are <span class="arm-defined-word">UNDEFINED</span>.</p><h2>Attributes</h2>
            <p>MDCR_EL3 is a 64-bit register.</p>
          <h2>Field descriptions</h2><p>The MDCR_EL3 bit assignments are:</p><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#0_63">RES0</a></td></tr><tr class="firstrow"><td class="lr" colspan="3"><a href="#0_63">RES0</a></td><td class="lr" colspan="1"><a href="#MTPME_28">MTPME</a></td><td class="lr" colspan="1"><a href="#TDCC_27">TDCC</a></td><td class="lr" colspan="3"><a href="#0_26">RES0</a></td><td class="lr" colspan="1"><a href="#SCCD_23">SCCD</a></td><td class="lr" colspan="1"><a href="#0_22">RES0</a></td><td class="lr" colspan="1"><a href="#EPMAD_21">EPMAD</a></td><td class="lr" colspan="1"><a href="#EDAD_20">EDAD</a></td><td class="lr" colspan="1"><a href="#TTRF_19">TTRF</a></td><td class="lr" colspan="1"><a href="#STE_18">STE</a></td><td class="lr" colspan="1"><a href="#SPME_17">SPME</a></td><td class="lr" colspan="1"><a href="#SDD_16">SDD</a></td><td class="lr" colspan="2"><a href="#SPD32_15">SPD32</a></td><td class="lr" colspan="2"><a href="#NSPB_13">NSPB</a></td><td class="lr" colspan="1"><a href="#0_11">RES0</a></td><td class="lr" colspan="1"><a href="#TDOSA_10">TDOSA</a></td><td class="lr" colspan="1"><a href="#TDA_9">TDA</a></td><td class="lr" colspan="2"><a href="#0_8">RES0</a></td><td class="lr" colspan="1"><a href="#TPM_6">TPM</a></td><td class="lr" colspan="6"><a href="#0_5">RES0</a></td></tr></tbody><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot></table><div class="text_before_fields">
      
  

    </div><h4 id="0_63">
                Bits [63:29]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="MTPME_28">MTPME, bit [28]
              <div style="font-size:smaller;"><br />When ARMv8.6-MTPMU is implemented:
                </div></h4>
          
  <p>Multi-threaded PMU Enable. Enables use of the <a href="AArch64-pmevtypern_el0.html">PMEVTYPER&lt;n&gt;_EL0</a>.MT bits.</p>

          <table class="valuetable"><tr><th>MTPME</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>ARMv8.6-MTPMU is disabled. The Effective value of <a href="AArch64-pmevtypern_el0.html">PMEVTYPER&lt;n&gt;_EL0</a>.MT is zero.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p><a href="AArch64-pmevtypern_el0.html">PMEVTYPER&lt;n&gt;_EL0</a>.MT bits not affected by this bit.</p>
</td></tr></table>
            
  <p>If ARMv8.6-MTPMU is disabled for any other PE in the system that has the same level 1 Affinity as the PE, it is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether the PE behaves as if this bit is 0.</p>

          <p>On a Cold reset, this field resets to <span class="binarynumber">1</span>.
</p><h4 id="0_28"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="TDCC_27">TDCC, bit [27]
              <div style="font-size:smaller;"><br />When ARMv8.6-FGT is implemented:
                </div></h4>
          
  <p>Trap DCC. Traps use of the Debug Comms Channel at EL2, EL1, and EL0 to EL3.</p>

          <table class="valuetable"><tr><th>TDCC</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>This control does not cause any register accesses to be trapped.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>Accesses to the DCC registers at EL2, EL1, and EL0 generate a Trap exception to EL3, unless the access also generates a higher priority exception.</p>
<p>Traps on the DCC data transfer registers are ignored when the PE is in Debug state.</p>
</td></tr></table>
            
  <p>The DCC registers trapped by this control are:</p>
<p>AArch64: <a href="AArch64-osdtrrx_el1.html">OSDTRRX_EL1</a>, <a href="AArch64-osdtrtx_el1.html">OSDTRTX_EL1</a>, <a href="AArch64-mdccsr_el0.html">MDCCSR_EL0</a>, <a href="AArch64-mdccint_el1.html">MDCCINT_EL1</a>, and, when the PE is in Non-debug state, <a href="AArch64-dbgdtr_el0.html">DBGDTR_EL0</a>, <a href="AArch64-dbgdtrrx_el0.html">DBGDTRRX_EL0</a>, and <a href="AArch64-dbgdtrtx_el0.html">DBGDTRTX_EL0</a>.</p>
<p>AArch32: <a href="AArch32-dbgdtrrxext.html">DBGDTRRXext</a>, <a href="AArch32-dbgdtrtxext.html">DBGDTRTXext</a>, <a href="AArch32-dbgdscrint.html">DBGDSCRint</a>, <a href="AArch32-dbgdccint.html">DBGDCCINT</a>, and, when the PE is in Non-debug state, <a href="AArch32-dbgdtrrxint.html">DBGDTRRXint</a> and <a href="AArch32-dbgdtrtxint.html">DBGDTRTXint</a>.</p>
<p>The traps are reported with EC syndrome value:</p>
<ul>
<li>
<p><span class="hexnumber">0x05</span> for trapped AArch32 <span class="instruction">MRC</span> and <span class="instruction">MCR</span> accesses with coproc == <span class="binarynumber">0b1110</span>.</p>

</li><li>
<p><span class="hexnumber">0x06</span> for trapped AArch32 <span class="instruction">LDC</span> to <a href="AArch32-dbgdtrtxint.html">DBGDTRTXint</a> and <span class="instruction">STC</span> from <a href="AArch32-dbgdtrrxint.html">DBGDTRRXint</a>.</p>

</li><li>
<p><span class="hexnumber">0x18</span> for trapped AArch64 <span class="instruction">MRS</span> and <span class="instruction">MSR</span> accesses.</p>

</li></ul>
<p>When the PE is in Debug state, MDCR_EL3.TDCC does not trap any accesses to:</p>
<p>AArch64: <a href="AArch64-dbgdtr_el0.html">DBGDTR_EL0</a>, <a href="AArch64-dbgdtrrx_el0.html">DBGDTRRX_EL0</a>, and <a href="AArch64-dbgdtrtx_el0.html">DBGDTRTX_EL0</a>.</p>
<p>AArch32: <a href="AArch32-dbgdtrrxint.html">DBGDTRRXint</a> and <a href="AArch32-dbgdtrtxint.html">DBGDTRTXint</a>.</p>

          <p>On a Warm reset, this field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="0_27"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="0_26">
                Bits [26:24]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="SCCD_23">SCCD, bit [23]
              <div style="font-size:smaller;"><br />When ARMv8.5-PMU is implemented:
                </div></h4>
          
  <p>Secure Cycle Counter Disable. Prohibits <a href="AArch64-pmccntr_el0.html">PMCCNTR_EL0</a> from counting in Secure state.</p>

          <table class="valuetable"><tr><th>SCCD</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>Cycle counting by <a href="AArch64-pmccntr_el0.html">PMCCNTR_EL0</a> is not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>Cycle counting by <a href="AArch64-pmccntr_el0.html">PMCCNTR_EL0</a> is prohibited in Secure state.</p>
</td></tr></table>
            
  <p>This bit does not affect the CPU_CYCLES event or any other event that counts cycles.</p>

          <p>On a Warm reset, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="0_23"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="0_22">
                Bit [22]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="EPMAD_21">EPMAD, bit [21]
              <div style="font-size:smaller;"><br />When ARMv8.4-Debug is implemented and PMUv3 is implemented:
                </div></h4>
          
  <p>External Performance Monitors Non-secure Access Disable. Controls Non-secure access to Performance Monitor registers by an external debugger.</p>

          <table class="valuetable"><tr><th>EPMAD</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>Non-secure access to Performance Monitor registers from external debugger is permitted.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>Non-secure access to Performance Monitor registers from external debugger is not permitted.</p>
</td></tr></table>
            
  <p>If the Performance Monitors Extension does not support external debug interface accesses this bit is <span class="arm-defined-word">RES0</span>.</p>
<p>Otherwise, if EL3 is not implemented and the Effective value of <a href="AArch64-scr_el3.html">SCR_EL3</a>.NS is <span class="binarynumber">0b0</span>, then the Effective value of this bit is <span class="binarynumber">0b1</span>.</p>

          <p>On a Warm reset, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="EPMAD_21"><div style="font-size:smaller;"><br />When PMUv3 is implemented:
                </div></h4>
          
  <p>External Performance Monitors Access Disable. Controls access to Performance Monitor registers by an external debugger.</p>

          <table class="valuetable"><tr><th>EPMAD</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>Access to Performance Monitor registers from external debugger is permitted.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>Access to Performance Monitor registers from external debugger is not permitted, unless overridden by the <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> authentication interface.</p>
</td></tr></table>
            
  <p>If the Performance Monitors Extension does not support external debug interface accesses this bit is <span class="arm-defined-word">RES0</span>.</p>
<p>Otherwise, if EL3 is not implemented and the Effective value of <a href="AArch64-scr_el3.html">SCR_EL3</a>.NS is <span class="binarynumber">0b0</span>, then the Effective value of this bit is <span class="binarynumber">0b1</span>.</p>

          <p>On a Warm reset, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="0_21"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="EDAD_20">EDAD, bit [20]
              <div style="font-size:smaller;"><br />When ARMv8.4-Debug is implemented:
                </div></h4>
          
  <p>External Debug Non-secure Access Disable. Controls Non-secure access to breakpoint, watchpoint, and <a href="ext-oslar_el1.html">OSLAR_EL1</a> registers by an external debugger.</p>

          <table class="valuetable"><tr><th>EDAD</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>Non-secure access to debug registers from external debugger is permitted.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>Non-secure access to breakpoint and watchpoint registers, and <a href="ext-oslar_el1.html">OSLAR_EL1</a> from external debugger is not permitted.</p>
</td></tr></table>
            
  <p>If EL3 is not implemented and the Effective value of <a href="AArch64-scr_el3.html">SCR_EL3</a>.NS is <span class="binarynumber">0b0</span>, then the Effective value of this field is <span class="binarynumber">0b1</span>.</p>

          <p>On a Warm reset, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="EDAD_20"><div style="font-size:smaller;"><br />When ARMv8.2-Debug is implemented:
                </div></h4>
          
  <p>External Debug Access Disable. Controls access to breakpoint, watchpoint, and <a href="ext-oslar_el1.html">OSLAR_EL1</a> registers by an external debugger.</p>

          <table class="valuetable"><tr><th>EDAD</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>Access to debug registers, and to <a href="ext-oslar_el1.html">OSLAR_EL1</a> from external debugger is permitted.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>Access to breakpoint and watchpoint registers, and to <a href="ext-oslar_el1.html">OSLAR_EL1</a> from external debugger is not permitted, unless overridden by the <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> authentication interface.</p>
</td></tr></table>
            
  <p>If EL3 is not implemented and the Effective value of <a href="AArch64-scr_el3.html">SCR_EL3</a>.NS is <span class="binarynumber">0b0</span>, then the Effective value of this field is <span class="binarynumber">0b1</span>.</p>

          <p>On a Warm reset, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="EDAD_20"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
          
  <p>External Debug Access disable. Controls access to breakpoint, watchpoint, and optionally <a href="ext-oslar_el1.html">OSLAR_EL1</a> registers by an external debugger.</p>

          <table class="valuetable"><tr><th>EDAD</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>Access to debug registers from external debugger is permitted.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>Access to breakpoint and watchpoint registers from an external debugger is not permitted, unless overridden by the <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> authentication interface.</p>
<p>It is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether access to the <a href="ext-oslar_el1.html">OSLAR_EL1</a> register from an external debugger is permitted or not permitted.</p>
</td></tr></table>
            
  <p>If EL3 is not implemented and the Effective value of <a href="AArch64-scr_el3.html">SCR_EL3</a>.NS is <span class="binarynumber">0b0</span>, then the Effective value of this field is <span class="binarynumber">0b1</span>.</p>

          <p>On a Warm reset, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="TTRF_19">TTRF, bit [19]
              <div style="font-size:smaller;"><br />When ARMv8.4-Trace is implemented:
                </div></h4>
          
  <p>Trap Trace Filter controls. Traps use of the Trace Filter control registers at EL2 and EL1 to EL3.</p>
<p>The Trace Filter registers trapped by this control are:</p>
<ul>
<li>
<p><a href="AArch64-trfcr_el2.html">TRFCR_EL2</a>, TRFCR_EL12, <a href="AArch64-trfcr_el1.html">TRFCR_EL1</a>, reported using EC syndrome value <span class="hexnumber">0x18</span>.</p>

</li><li>
<p><a href="AArch32-htrfcr.html">HTRFCR</a> and <a href="AArch32-trfcr.html">TRFCR</a>, reported using EC syndrome value <span class="hexnumber">0x03</span>.</p>

</li></ul>

          <table class="valuetable"><tr><th>TTRF</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>Accesses to Trace Filter registers at EL2 and EL1 are not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>Accesses to Trace Filter registers at EL2 and EL1 generate a Trap exception to EL3, unless the access generates a higher priority exception.</p>
</td></tr></table>
            
  

          <h4 id="0_19"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="STE_18">STE, bit [18]
              <div style="font-size:smaller;"><br />When ARMv8.4-Trace is implemented:
                </div></h4>
          
  <p>Secure Trace enable. Enables tracing in Secure state.</p>

          <table class="valuetable"><tr><th>STE</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>Trace prohibited in Secure state unless overridden by the <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> authentication interface.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>Trace in Secure state is not affected by this bit.</p>
</td></tr></table>
            
  <p>This bit also controls the level of authentication required by an external debugger to enable external tracing. See <span class="xref">'Register controls to enable self-hosted trace' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile</span>.</p>
<p>If EL3 is not implemented the Effective value of <a href="AArch64-scr_el3.html">SCR_EL3</a>.NS is <span class="binarynumber">0b0</span>, the Effective value of this bit is <span class="binarynumber">0b1</span>.</p>

          <p>On a Warm reset, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="0_18"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="SPME_17">SPME, bit [17]
              <div style="font-size:smaller;"><br />When ARMv8.2-Debug is implemented and PMUv3 is implemented:
                </div></h4>
          
  <p>Secure Performance Monitors enable. This allows event counting in Secure state.</p>

          <table class="valuetable"><tr><th>SPME</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>Event counting prohibited in Secure state.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>Event counting in Secure state not affected by this bit.</p>
</td></tr></table>
            
  <p>If EL3 is not implemented the Effective value of <a href="AArch64-scr_el3.html">SCR_EL3</a>.NS is <span class="binarynumber">0b0</span>, then the Effective value of this bit is <span class="binarynumber">0b1</span>.</p>

          <p>On a Warm reset, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="SPME_17"><div style="font-size:smaller;"><br />When PMUv3 is implemented:
                </div></h4>
          
  <p>Secure Performance Monitors enable. This allows event counting in Secure state.</p>

          <table class="valuetable"><tr><th>SPME</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>Event counting prohibited in Secure state, unless ExternalSecureNoninvasiveDebugEnabled() is TRUE.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>Event counting in Secure state not affected by this bit.</p>
</td></tr></table>
            
  <p>If EL3 is not implemented the Effective value of <a href="AArch64-scr_el3.html">SCR_EL3</a>.NS is <span class="binarynumber">0b0</span>, then the Effective value of this bit is <span class="binarynumber">0b1</span>.</p>

          <p>On a Warm reset, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="0_17"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="SDD_16">SDD, bit [16]
              </h4>
          
  <p>AArch64 Secure Self-hosted invasive debug disable. Disables Software debug exceptions in Secure state, other than Breakpoint Instruction exceptions.</p>

          <table class="valuetable"><tr><th>SDD</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>Debug exceptions in Secure state are not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>Debug exceptions, other than Breakpoint Instruction exceptions, are disabled from all Exception levels in Secure state.</p>
</td></tr></table>
            
  <p>The SDD bit is ignored unless both of the following are true:</p>
<ul>
<li>The PE is in Secure state.
</li><li>The Effective value of <a href="AArch64-scr_el3.html">SCR_EL3</a>.RW is <span class="binarynumber">0b1</span>.
</li></ul>

          <p>On a Warm reset, this field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="SPD32_15">SPD32, bits [15:14]
                  <div style="font-size:smaller;"><br />When EL1 is capable of using AArch32:
                </div></h4>
          
  <p>AArch32 Secure self-hosted privileged debug. Enables or disables debug exceptions from Secure EL1 using AArch32, other than Breakpoint Instruction exceptions.</p>

          <table class="valuetable"><tr><th>SPD32</th><th>Meaning</th></tr><tr><td class="bitfield">0b00</td><td>
  <p>Legacy mode. Debug exceptions from Secure EL1 are enabled by the <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> authentication interface.</p>
</td></tr><tr><td class="bitfield">0b10</td><td>
  <p>Secure privileged debug disabled. Debug exceptions from Secure EL1 are disabled.</p>
</td></tr><tr><td class="bitfield">0b11</td><td>
  <p>Secure privileged debug enabled. Debug exceptions from Secure EL1 are enabled.</p>
</td></tr></table>
            
  <p>Other values are reserved, and have the <span class="arm-defined-word">CONSTRAINED UNPREDICTABLE</span> behavior that they must have the same behavior as <span class="binarynumber">0b00</span>. Software must not rely on this property as the behavior of reserved values might change in a future revision of the architecture.</p>
<p>This field has no effect on Breakpoint Instruction exceptions. These are always enabled.</p>
<p>This field is ignored if the PE is either:</p>
<ul>
<li>In Non-secure state.
</li><li>In Secure state and Secure EL1 is using AArch64.
</li></ul>
<p>If Secure EL1 is using AArch32 then:</p>
<ul>
<li>If debug exceptions from Secure EL1 are enabled, then debug exceptions from Secure EL0 are also enabled.
</li><li>Otherwise, debug exceptions from Secure EL0 are enabled only if the value of <a href="AArch64-sder32_el3.html">SDER32_EL3</a>.SUIDEN is <span class="binarynumber">0b1</span>.
</li></ul>
<p>If EL3 is not implemented and the Effective value of <a href="AArch64-scr_el3.html">SCR_EL3</a>.NS is <span class="binarynumber">0b0</span>, then the Effective value of this field is <span class="binarynumber">0b11</span>.</p>

          <p>On a Warm reset, this field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="0_15"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="NSPB_13">NSPB, bits [13:12]
                  <div style="font-size:smaller;"><br />When SPE is implemented:
                </div></h4>
          
  <p>Non-secure Profiling Buffer. This field controls the owning translation regime and accesses to Statistical Profiling and Profiling Buffer control registers.</p>

          <table class="valuetable"><tr><th>NSPB</th><th>Meaning</th></tr><tr><td class="bitfield">0b00</td><td>
  <p>Profiling Buffer uses Secure Virtual Addresses. Statistical Profiling enabled in Secure state and disabled in Non-secure state. Accesses to Statistical Profiling and Profiling Buffer control registers at EL2 and EL1 in both security states generate Trap exceptions to EL3.</p>
</td></tr><tr><td class="bitfield">0b01</td><td>
  <p>Profiling Buffer uses Secure Virtual Addresses. Statistical Profiling enabled in Secure state and disabled in Non-secure state. Accesses to Statistical Profiling and Profiling Buffer control registers at EL2 and EL1 in  Non-secure state generate Trap exceptions to EL3.</p>
</td></tr><tr><td class="bitfield">0b10</td><td>
  <p>Profiling Buffer uses Non-secure Virtual Addresses. Statistical Profiling enabled in Non-secure state and disabled in Secure state. Accesses to Statistical Profiling and Profiling Buffer control registers at EL2 and EL1 in both security states generate Trap exceptions to EL3.</p>
</td></tr><tr><td class="bitfield">0b11</td><td>
  <p>Profiling Buffer uses Non-secure Virtual Addresses. Statistical Profiling enabled in Non-secure state and disabled in Secure state. Accesses to Statistical Profiling and Profiling Buffer control registers at EL2 and EL1 in Secure state generate Trap exceptions to EL3.</p>
</td></tr></table>
            
  <p>The Statistical Profiling and Profiling Buffer control registers trapped by this control are: <a href="AArch64-pmblimitr_el1.html">PMBLIMITR_EL1</a>, <a href="AArch64-pmbptr_el1.html">PMBPTR_EL1</a>, <a href="AArch64-pmbsr_el1.html">PMBSR_EL1</a>, <a href="AArch64-pmscr_el1.html">PMSCR_EL1</a>, <a href="AArch64-pmscr_el2.html">PMSCR_EL2</a>, <a href="AArch64-pmsevfr_el1.html">PMSEVFR_EL1</a>, <a href="AArch64-pmsfcr_el1.html">PMSFCR_EL1</a>, <a href="AArch64-pmsicr_el1.html">PMSICR_EL1</a>, <a href="AArch64-pmsidr_el1.html">PMSIDR_EL1</a>, <a href="AArch64-pmsirr_el1.html">PMSIRR_EL1</a>, and <a href="AArch64-pmslatfr_el1.html">PMSLATFR_EL1</a>.</p>
<p>If EL3 is not implemented and the Effective value of <a href="AArch64-scr_el3.html">SCR_EL3</a>.NS is <span class="binarynumber">0b1</span>, the Effective value of this field is <span class="binarynumber">0b11</span>.</p>
<p>If EL3 is not implemented and the Effective value of <a href="AArch64-scr_el3.html">SCR_EL3</a>.NS is <span class="binarynumber">0b0</span>, the Effective value of this field is <span class="binarynumber">0b01</span>.</p>

          <p>On a Warm reset, this field resets to an <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="0_13"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="0_11">
                Bit [11]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="TDOSA_10">TDOSA, bit [10]
              <div style="font-size:smaller;"><br />When ARMv8.0-DoubleLock is implemented:
                </div></h4>
          
  <p>Trap debug OS-related register access. Traps EL2 and EL1 System register accesses to the powerdown debug registers to EL3.</p>
<p>Accesses to the registers are trapped as follows:</p>
<ul>
<li>Accesses from AArch64 state, <a href="AArch64-oslar_el1.html">OSLAR_EL1</a>, <a href="AArch64-oslsr_el1.html">OSLSR_EL1</a>, <a href="AArch64-osdlr_el1.html">OSDLR_EL1</a>, <a href="AArch64-dbgprcr_el1.html">DBGPRCR_EL1</a> and any <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> register with similar functionality that the implementation specifies as trapped by this bit, are trapped to EL3 and reported using EC syndrome value <span class="hexnumber">0x18</span>.
</li><li>Accesses using MCR or MRC to <a href="AArch32-dbgoslar.html">DBGOSLAR</a>, <a href="AArch32-dbgoslsr.html">DBGOSLSR</a>, <a href="AArch32-dbgosdlr.html">DBGOSDLR</a>, and <a href="AArch32-dbgprcr.html">DBGPRCR</a>, are trapped to EL3 and reported using EC syndrome value <span class="hexnumber">0x05</span>.
</li><li>Accesses to any <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> register with similar functionality that the implementation specifies as trapped by this bit.
</li></ul>

          <table class="valuetable"><tr><th>TDOSA</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>This control does not cause any instructions to be trapped.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>EL2 and EL1 System register accesses to the powerdown debug registers are trapped to EL3, unless it is trapped by <a href="AArch32-hdcr.html">HDCR</a>.TDOSA or <a href="AArch64-mdcr_el2.html">MDCR_EL2</a>.TDOSA.</p>
</td></tr></table>
            
  <div class="note"><span class="note-header">Note</span><p>The powerdown debug registers are not accessible at EL0.</p></div>

          <p>On a Warm reset, this field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="TDOSA_10"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
          
  <p>Trap debug OS-related register access. Traps EL2 and EL1 System register accesses to the powerdown debug registers to EL3.</p>
<p>The following registers are affected by this trap:</p>
<ul>
<li>AArch64: <a href="AArch64-oslar_el1.html">OSLAR_EL1</a>, <a href="AArch64-oslsr_el1.html">OSLSR_EL1</a>, and <a href="AArch64-dbgprcr_el1.html">DBGPRCR_EL1</a>.
</li><li>AArch32: <a href="AArch32-dbgoslar.html">DBGOSLAR</a>, <a href="AArch32-dbgoslsr.html">DBGOSLSR</a>, and <a href="AArch32-dbgprcr.html">DBGPRCR</a>.
</li><li>AArch64 and AArch32: Any <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> register with similar functionality that the implementation specifies as trapped by this bit.
</li><li>It is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether accesses to <a href="AArch64-osdlr_el1.html">OSDLR_EL1</a> and <a href="AArch32-dbgosdlr.html">DBGOSDLR</a> are trapped.
</li></ul>

          <table class="valuetable"><tr><th>TDOSA</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>This control does not cause any instructions to be trapped.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>EL2 and EL1 System register accesses to the powerdown debug registers are trapped to EL3, unless it is trapped by <a href="AArch32-hdcr.html">HDCR</a>.TDOSA or <a href="AArch64-mdcr_el2.html">MDCR_EL2</a>.TDOSA.</p>
</td></tr></table>
            
  <div class="note"><span class="note-header">Note</span><p>The powerdown debug registers are not accessible at EL0.</p></div>

          <p>On a Warm reset, this field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="TDA_9">TDA, bit [9]
              </h4>
          
  <p>Trap Debug Access. Traps EL2, EL1, and EL0 System register accesses to those debug System registers that cannot be trapped using the MDCR_EL3.TDOSA field.</p>
<p>Accesses to the debug registers are trapped as follows:</p>
<ul>
<li>In AArch64 state, the following registers are trapped to EL3 and reported using EC syndrome value <span class="hexnumber">0x18</span>:<ul>
<li><a href="AArch64-dbgbvrn_el1.html">DBGBVR&lt;n&gt;_EL1</a>, <a href="AArch64-dbgbcrn_el1.html">DBGBCR&lt;n&gt;_EL1</a>, <a href="AArch64-dbgwvrn_el1.html">DBGWVR&lt;n&gt;_EL1</a>, <a href="AArch64-dbgwcrn_el1.html">DBGWCR&lt;n&gt;_EL1</a>, <a href="AArch64-dbgclaimset_el1.html">DBGCLAIMSET_EL1</a>, <a href="AArch64-dbgclaimclr_el1.html">DBGCLAIMCLR_EL1</a>, <a href="AArch64-dbgauthstatus_el1.html">DBGAUTHSTATUS_EL1</a>, <a href="AArch64-dbgvcr32_el2.html">DBGVCR32_EL2</a>.
</li><li>AArch64: <a href="AArch64-mdcr_el2.html">MDCR_EL2</a>, <a href="AArch64-mdrar_el1.html">MDRAR_EL1</a>, <a href="AArch64-mdccsr_el0.html">MDCCSR_EL0</a>, <a href="AArch64-mdccint_el1.html">MDCCINT_EL1</a>, <a href="AArch64-mdscr_el1.html">MDSCR_EL1</a>, <a href="AArch64-osdtrrx_el1.html">OSDTRRX_EL1</a>, <a href="AArch64-osdtrtx_el1.html">OSDTRTX_EL1</a>, <a href="AArch64-oseccr_el1.html">OSECCR_EL1</a>.
</li></ul>

</li><li>In AArch32 state, <a href="AArch32-sder.html">SDER</a> is trapped to EL3 and reported using EC syndrome value <span class="hexnumber">0x03</span>.
</li><li>In AArch32 state, accesses using MCR or MRC to the following registers are reported using EC syndrome value <span class="hexnumber">0x05</span>, accesses using MCRR or MRRC are reported using EC syndrome value <span class="hexnumber">0x0C</span>:<ul>
<li><a href="AArch32-hdcr.html">HDCR</a>, <a href="AArch32-dbgdrar.html">DBGDRAR</a>, <a href="AArch32-dbgdsar.html">DBGDSAR</a>, <a href="AArch32-dbgdidr.html">DBGDIDR</a>, <a href="AArch32-dbgdccint.html">DBGDCCINT</a>, <a href="AArch32-dbgwfar.html">DBGWFAR</a>, <a href="AArch32-dbgvcr.html">DBGVCR</a>, <a href="AArch32-dbgbvrn.html">DBGBVR&lt;n&gt;</a>, <a href="AArch32-dbgbcrn.html">DBGBCR&lt;n&gt;</a>, <a href="AArch32-dbgbxvrn.html">DBGBXVR&lt;n&gt;</a>, <a href="AArch32-dbgwcrn.html">DBGWCR&lt;n&gt;</a>, <a href="AArch32-dbgwvrn.html">DBGWVR&lt;n&gt;</a>.
</li><li><a href="AArch32-dbgclaimset.html">DBGCLAIMSET</a>, <a href="AArch32-dbgclaimclr.html">DBGCLAIMCLR</a>, <a href="AArch32-dbgauthstatus.html">DBGAUTHSTATUS</a>, <a href="AArch32-dbgdevid.html">DBGDEVID</a>, <a href="AArch32-dbgdevid1.html">DBGDEVID1</a>, <a href="AArch32-dbgdevid2.html">DBGDEVID2</a>, <a href="AArch32-dbgoseccr.html">DBGOSECCR</a>.
</li></ul>

</li><li>In AArch32 state, STC accesses to <a href="AArch32-dbgdtrrxint.html">DBGDTRRXint</a> and LDC accesses to <a href="AArch32-dbgdtrtxint.html">DBGDTRTXint</a> are reported using EC syndrome value <span class="hexnumber">0x06</span>.
</li><li>When not in Debug state, the following registers are also trapped to EL3:<ul>
<li>AArch64 accesses to <a href="AArch64-dbgdtr_el0.html">DBGDTR_EL0</a>, <a href="AArch64-dbgdtrrx_el0.html">DBGDTRRX_EL0</a>, and <a href="AArch64-dbgdtrtx_el0.html">DBGDTRTX_EL0</a>, reported using EC syndrome value <span class="hexnumber">0x18</span>.
</li><li>AArch32 accesses using MCR or MRC to <a href="AArch32-dbgdtrrxint.html">DBGDTRRXint</a> and <a href="AArch32-dbgdtrtxint.html">DBGDTRTXint</a>, reported using EC syndrome value <span class="hexnumber">0x05</span>.
</li></ul>

</li></ul>

          <table class="valuetable"><tr><th>TDA</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>This control does not cause any instructions to be trapped.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>EL0, EL1, and EL2 accesses to the debug registers, other than the registers that can be trapped by MDCR_EL3.TDOSA, are trapped to EL3, from both Security states and both Execution states, unless it is trapped by <a href="AArch32-dbgdscrext.html">DBGDSCRext</a>.UDCCdis, <a href="AArch64-mdscr_el1.html">MDSCR_EL1</a>.TDCC, <a href="AArch32-hdcr.html">HDCR</a>.TDA or <a href="AArch64-mdcr_el2.html">MDCR_EL2</a>.TDA.</p>
</td></tr></table>
            
  

          <p>On a Warm reset, this field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="0_8">
                Bits [8:7]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="TPM_6">TPM, bit [6]
              <div style="font-size:smaller;"><br />When PMUv3 is implemented:
                </div></h4>
          
  <p>Trap Performance Monitor register accesses. Accesses to all Performance Monitor registers from EL0, EL1 and EL2 to EL3, from both Security states and both Execution states are trapped as follows:</p>
<ul>
<li>In AArch64 state, accesses to the following registers are trapped to EL3 and are reported using EC syndrome value <span class="hexnumber">0x18</span>:<ul>
<li><a href="AArch64-pmcr_el0.html">PMCR_EL0</a>, <a href="AArch64-pmcntenset_el0.html">PMCNTENSET_EL0</a>, <a href="AArch64-pmcntenclr_el0.html">PMCNTENCLR_EL0</a>, <a href="AArch64-pmovsclr_el0.html">PMOVSCLR_EL0</a>, <a href="AArch64-pmswinc_el0.html">PMSWINC_EL0</a>, <a href="AArch64-pmselr_el0.html">PMSELR_EL0</a>, <a href="AArch64-pmceid0_el0.html">PMCEID0_EL0</a>, <a href="AArch64-pmceid1_el0.html">PMCEID1_EL0</a>, <a href="AArch64-pmccntr_el0.html">PMCCNTR_EL0</a>, <a href="AArch64-pmxevtyper_el0.html">PMXEVTYPER_EL0</a>, <a href="AArch64-pmxevcntr_el0.html">PMXEVCNTR_EL0</a>, <a href="AArch64-pmuserenr_el0.html">PMUSERENR_EL0</a>, <a href="AArch64-pmintenset_el1.html">PMINTENSET_EL1</a>, <a href="AArch64-pmintenclr_el1.html">PMINTENCLR_EL1</a>, <a href="AArch64-pmovsset_el0.html">PMOVSSET_EL0</a>, <a href="AArch64-pmevcntrn_el0.html">PMEVCNTR&lt;n&gt;_EL0</a>, <a href="AArch64-pmevtypern_el0.html">PMEVTYPER&lt;n&gt;_EL0</a>, <a href="AArch64-pmccfiltr_el0.html">PMCCFILTR_EL0</a>.
</li><li>If ARMv8.4-PMU is implemented, <a href="AArch64-pmmir_el1.html">PMMIR_EL1</a>
</li></ul>

</li><li>In AArch32 state, accesses using MCR or MRC to the following registers are reported using EC syndrome value <span class="hexnumber">0x03</span>, accesses using MCRR or MRRC are reported using EC syndrome value <span class="hexnumber">0x04</span>:<ul>
<li><a href="AArch32-pmcr.html">PMCR</a>, <a href="AArch32-pmcntenset.html">PMCNTENSET</a>, <a href="AArch32-pmcntenclr.html">PMCNTENCLR</a>, <a href="AArch32-pmovsr.html">PMOVSR</a>, <a href="AArch32-pmswinc.html">PMSWINC</a>, <a href="AArch32-pmselr.html">PMSELR</a>, <a href="AArch32-pmceid0.html">PMCEID0</a>, <a href="AArch32-pmceid1.html">PMCEID1</a>, <a href="AArch32-pmccntr.html">PMCCNTR</a>, <a href="AArch32-pmxevtyper.html">PMXEVTYPER</a>, <a href="AArch32-pmxevcntr.html">PMXEVCNTR</a>, <a href="AArch32-pmuserenr.html">PMUSERENR</a>, <a href="AArch32-pmintenset.html">PMINTENSET</a>, <a href="AArch32-pmintenclr.html">PMINTENCLR</a>, <a href="AArch32-pmovsset.html">PMOVSSET</a>, <a href="AArch32-pmevcntrn.html">PMEVCNTR&lt;n&gt;</a>, <a href="AArch32-pmevtpern.html">PMEVTPER&lt;n&gt;</a>, <a href="AArch32-pmcfiltr.html">PMCFILTR</a>.
</li><li>If ARMv8.1-PMU is implemented, <a href="AArch32-pmceid2.html">PMCEID2</a>, and <a href="AArch32-pmceid3.html">PMCEID3</a>.
</li><li>If ARMv8.4-PMU is implemented, <a href="AArch32-pmmir.html">PMMIR</a>.
</li></ul>

</li></ul>

          <table class="valuetable"><tr><th>TPM</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>This control does not cause any instructions to be trapped.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>EL2, EL1, and EL0 System register accesses to all Performance Monitor registers are trapped to EL3, unless it is trapped by <a href="AArch32-hdcr.html">HDCR</a>.TPM or <a href="AArch64-mdcr_el2.html">MDCR_EL2</a>.TPM.</p>
</td></tr></table>
            
  

          <p>On a Warm reset, this field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="0_6"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="0_5">
                Bits [5:0]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <div class="text_after_fields">
    
  

    </div><div class="access_mechanisms"><h2>Accessing the MDCR_EL3</h2><p>Accesses to this register use the following encodings:</p><h4 class="assembler">MRS &lt;Xt&gt;, MDCR_EL3</h4><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b110</td><td>0b0001</td><td>0b0011</td><td>0b001</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    UNDEFINED;
elsif PSTATE.EL == EL2 then
    UNDEFINED;
elsif PSTATE.EL == EL3 then
    return MDCR_EL3;
              </p><h4 class="assembler">MSR MDCR_EL3, &lt;Xt&gt;</h4><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b110</td><td>0b0001</td><td>0b0011</td><td>0b001</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    UNDEFINED;
elsif PSTATE.EL == EL2 then
    UNDEFINED;
elsif PSTATE.EL == EL3 then
    MDCR_EL3 = X[t];
              </p></div><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">13/12/2019 15:13; 391b5248b29fb2f001ef74792eaacbd6fc72f211</p><p class="copyconf">Copyright © 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
