<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 1 (means success: 0)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/memsynth9.v.html" target="file-frame">third_party/tests/ivtest/ivltests/memsynth9.v</a>
defines: 
time_elapsed: 2.164s
ram usage: 38728 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpledri5vz/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/memsynth9.v.html" target="file-frame">third_party/tests/ivtest/ivltests/memsynth9.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/memsynth9.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/memsynth9.v:1</a>: No timescale set for &#34;main&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/memsynth9.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/memsynth9.v:1</a>: Compile module &#34;work@main&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/memsynth9.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/memsynth9.v:1</a>: Top level module &#34;work@main&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpledri5vz/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_main
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpledri5vz/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594645251277/work=/usr/local/src/conda/uhdm-integration-0.0_0097_gfa6ade0 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpledri5vz/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@main)
 |vpiName:work@main
 |uhdmallPackages:
 \_package: builtin, parent:work@main
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@main, file:<a href="../../../../third_party/tests/ivtest/ivltests/memsynth9.v.html" target="file-frame">third_party/tests/ivtest/ivltests/memsynth9.v</a>, line:1, parent:work@main
   |vpiDefName:work@main
   |vpiFullName:work@main
   |vpiProcess:
   \_always: , line:12
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:12
       |vpiCondition:
       \_operation: , line:12
         |vpiOpType:39
         |vpiOperand:
         \_ref_obj: (clk), line:12
           |vpiName:clk
           |vpiFullName:work@main.clk
       |vpiStmt:
       \_if_stmt: , line:13
         |vpiCondition:
         \_ref_obj: (wr), line:13
           |vpiName:wr
           |vpiFullName:work@main.wr
         |vpiStmt:
         \_assignment: , line:13
           |vpiOpType:82
           |vpiLhs:
           \_bit_select: (buff), line:13
             |vpiName:buff
             |vpiFullName:work@main.buff
             |vpiIndex:
             \_ref_obj: (addr), line:13
               |vpiName:addr
           |vpiRhs:
           \_ref_obj: (data_i), line:13
             |vpiName:data_i
             |vpiFullName:work@main.data_i
   |vpiProcess:
   \_always: , line:16
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:16
       |vpiCondition:
       \_operation: , line:16
         |vpiOpType:35
         |vpiOperand:
         \_operation: , line:16
           |vpiOpType:39
           |vpiOperand:
           \_ref_obj: (clk), line:16
             |vpiName:clk
         |vpiOperand:
         \_operation: , line:16
           |vpiOpType:39
           |vpiOperand:
           \_ref_obj: (rst), line:16
             |vpiName:rst
       |vpiStmt:
       \_begin: , line:17
         |vpiFullName:work@main
         |vpiStmt:
         \_if_else: , line:18
           |vpiCondition:
           \_ref_obj: (rst), line:18
             |vpiName:rst
             |vpiFullName:work@main.rst
           |vpiStmt:
           \_assignment: , line:19
             |vpiOpType:82
             |vpiLhs:
             \_ref_obj: (data_o), line:19
               |vpiName:data_o
               |vpiFullName:work@main.data_o
             |vpiRhs:
             \_constant: , line:19
               |vpiConstType:5
               |vpiDecompile:32&#39;h0
               |vpiSize:32
               |HEX:32&#39;h0
           |vpiElseStmt:
           \_if_else: , line:20
             |vpiCondition:
             \_ref_obj: (wr), line:20
               |vpiName:wr
               |vpiFullName:work@main.wr
             |vpiStmt:
             \_assignment: , line:21
               |vpiOpType:82
               |vpiLhs:
               \_ref_obj: (data_o), line:21
                 |vpiName:data_o
                 |vpiFullName:work@main.data_o
               |vpiRhs:
               \_ref_obj: (data_i), line:21
                 |vpiName:data_i
                 |vpiFullName:work@main.data_i
             |vpiElseStmt:
             \_assignment: , line:23
               |vpiOpType:82
               |vpiLhs:
               \_ref_obj: (data_o), line:23
                 |vpiName:data_o
                 |vpiFullName:work@main.data_o
               |vpiRhs:
               \_bit_select: (buff), line:23
                 |vpiName:buff
                 |vpiFullName:work@main.buff
                 |vpiIndex:
                 \_ref_obj: (addr), line:23
                   |vpiName:addr
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:27
       |vpiFullName:work@main
       |vpiStmt:
       \_assignment: , line:28
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (clk), line:28
           |vpiName:clk
           |vpiFullName:work@main.clk
         |vpiRhs:
         \_constant: , line:28
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiStmt:
       \_assignment: , line:29
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (rst), line:29
           |vpiName:rst
           |vpiFullName:work@main.rst
         |vpiRhs:
         \_constant: , line:29
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiStmt:
       \_assignment: , line:30
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (wr), line:30
           |vpiName:wr
           |vpiFullName:work@main.wr
         |vpiRhs:
         \_constant: , line:30
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
       |vpiStmt:
       \_for_stmt: , line:31
         |vpiFullName:work@main
         |vpiCondition:
         \_operation: , line:31
           |vpiOpType:20
           |vpiOperand:
           \_ref_obj: (addr), line:31
             |vpiName:addr
             |vpiFullName:work@main.addr
           |vpiOperand:
           \_constant: , line:31
             |vpiConstType:7
             |vpiDecompile:64
             |vpiSize:32
             |INT:64
         |vpiForInitStmt:
         \_assign_stmt: 
           |vpiRhs:
           \_constant: , line:31
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
           |vpiLhs:
           \_logic_var: , line:31
             |vpiFullName:work@main
         |vpiForIncStmt:
         \_operation: , line:31
           |vpiOpType:82
           |vpiOperand:
           \_ref_obj: (addr), line:31
             |vpiName:addr
         |vpiStmt:
         \_begin: , line:31
           |vpiFullName:work@main
           |vpiStmt:
           \_assignment: , line:32
             |vpiOpType:82
             |vpiLhs:
             \_ref_obj: (data_i), line:32
               |vpiName:data_i
               |vpiFullName:work@main.data_i
             |vpiRhs:
             \_ref_obj: (addr), line:32
               |vpiName:addr
               |vpiFullName:work@main.addr
           |vpiStmt:
           \_delay_control: , line:33
             |#1
             |vpiStmt:
             \_assignment: , line:33
               |vpiOpType:82
               |vpiBlocking:1
               |vpiLhs:
               \_ref_obj: (clk), line:33
                 |vpiName:clk
                 |vpiFullName:work@main.clk
               |vpiRhs:
               \_constant: , line:33
                 |vpiConstType:7
                 |vpiDecompile:1
                 |vpiSize:32
                 |INT:1
           |vpiStmt:
           \_delay_control: , line:34
             |#1
             |vpiStmt:
             \_assignment: , line:34
               |vpiOpType:82
               |vpiBlocking:1
               |vpiLhs:
               \_ref_obj: (clk), line:34
                 |vpiName:clk
                 |vpiFullName:work@main.clk
               |vpiRhs:
               \_constant: , line:34
                 |vpiConstType:7
                 |vpiDecompile:0
                 |vpiSize:32
                 |INT:0
           |vpiStmt:
           \_if_stmt: , line:35
             |vpiCondition:
             \_operation: , line:35
               |vpiOpType:17
               |vpiOperand:
               \_ref_obj: (data_o), line:35
                 |vpiName:data_o
                 |vpiFullName:work@main.data_o
               |vpiOperand:
               \_ref_obj: (data_i), line:35
                 |vpiName:data_i
                 |vpiFullName:work@main.data_i
             |vpiStmt:
             \_begin: , line:35
               |vpiFullName:work@main
               |vpiStmt:
               \_sys_func_call: ($display), line:36
                 |vpiName:$display
                 |vpiArgument:
                 \_constant: , line:36
                   |vpiConstType:6
                   |vpiDecompile:&#34;FAILED -- write addr=0x%h, data_o=%h&#34;
                   |vpiSize:38
                   |STRING:&#34;FAILED -- write addr=0x%h, data_o=%h&#34;
                 |vpiArgument:
                 \_ref_obj: (addr), line:36
                   |vpiName:addr
                 |vpiArgument:
                 \_ref_obj: (data_o), line:36
                   |vpiName:data_o
               |vpiStmt:
               \_sys_func_call: ($finish), line:37
                 |vpiName:$finish
       |vpiStmt:
       \_assignment: , line:41
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (wr), line:41
           |vpiName:wr
           |vpiFullName:work@main.wr
         |vpiRhs:
         \_constant: , line:41
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiStmt:
       \_assignment: , line:42
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (data_i), line:42
           |vpiName:data_i
           |vpiFullName:work@main.data_i
         |vpiRhs:
         \_constant: , line:42
           |vpiConstType:5
           |vpiDecompile:32&#39;hx
           |vpiSize:32
           |HEX:32&#39;hx
       |vpiStmt:
       \_for_stmt: , line:43
         |vpiFullName:work@main
         |vpiCondition:
         \_operation: , line:43
           |vpiOpType:20
           |vpiOperand:
           \_ref_obj: (addr), line:43
             |vpiName:addr
             |vpiFullName:work@main.addr
           |vpiOperand:
           \_constant: , line:43
             |vpiConstType:7
             |vpiDecompile:64
             |vpiSize:32
             |INT:64
         |vpiForInitStmt:
         \_assign_stmt: 
           |vpiRhs:
           \_constant: , line:43
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
           |vpiLhs:
           \_logic_var: , line:43
             |vpiFullName:work@main
         |vpiForIncStmt:
         \_operation: , line:43
           |vpiOpType:82
           |vpiOperand:
           \_ref_obj: (addr), line:43
             |vpiName:addr
         |vpiStmt:
         \_begin: , line:43
           |vpiFullName:work@main
           |vpiStmt:
           \_delay_control: , line:44
             |#1
             |vpiStmt:
             \_assignment: , line:44
               |vpiOpType:82
               |vpiBlocking:1
               |vpiLhs:
               \_ref_obj: (clk), line:44
                 |vpiName:clk
                 |vpiFullName:work@main.clk
               |vpiRhs:
               \_constant: , line:44
                 |vpiConstType:7
                 |vpiDecompile:1
                 |vpiSize:32
                 |INT:1
           |vpiStmt:
           \_delay_control: , line:45
             |#1
             |vpiStmt:
             \_assignment: , line:45
               |vpiOpType:82
               |vpiBlocking:1
               |vpiLhs:
               \_ref_obj: (clk), line:45
                 |vpiName:clk
                 |vpiFullName:work@main.clk
               |vpiRhs:
               \_constant: , line:45
                 |vpiConstType:7
                 |vpiDecompile:0
                 |vpiSize:32
                 |INT:0
           |vpiStmt:
           \_if_stmt: , line:46
             |vpiCondition:
             \_operation: , line:46
               |vpiOpType:17
               |vpiOperand:
               \_ref_obj: (data_o), line:46
                 |vpiName:data_o
                 |vpiFullName:work@main.data_o
               |vpiOperand:
               \_ref_obj: (addr), line:46
                 |vpiName:addr
                 |vpiFullName:work@main.addr
             |vpiStmt:
             \_begin: , line:46
               |vpiFullName:work@main
               |vpiStmt:
               \_sys_func_call: ($display), line:47
                 |vpiName:$display
                 |vpiArgument:
                 \_constant: , line:47
                   |vpiConstType:6
                   |vpiDecompile:&#34;FAILED -- read addr=0x%h, data_o=%h&#34;
                   |vpiSize:37
                   |STRING:&#34;FAILED -- read addr=0x%h, data_o=%h&#34;
                 |vpiArgument:
                 \_ref_obj: (addr), line:47
                   |vpiName:addr
                 |vpiArgument:
                 \_ref_obj: (data_o), line:47
                   |vpiName:data_o
               |vpiStmt:
               \_sys_func_call: ($finish), line:48
                 |vpiName:$finish
       |vpiStmt:
       \_sys_func_call: ($display), line:52
         |vpiName:$display
         |vpiArgument:
         \_constant: , line:52
           |vpiConstType:6
           |vpiDecompile:&#34;PASSED&#34;
           |vpiSize:8
           |STRING:&#34;PASSED&#34;
   |vpiNet:
   \_logic_net: (buff), line:6
     |vpiName:buff
     |vpiFullName:work@main.buff
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (data_o), line:6
     |vpiName:data_o
     |vpiFullName:work@main.data_o
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (data_i), line:6
     |vpiName:data_i
     |vpiFullName:work@main.data_i
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (addr), line:8
     |vpiName:addr
     |vpiFullName:work@main.addr
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (clk), line:9
     |vpiName:clk
     |vpiFullName:work@main.clk
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (rst), line:9
     |vpiName:rst
     |vpiFullName:work@main.rst
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (wr), line:9
     |vpiName:wr
     |vpiFullName:work@main.wr
     |vpiNetType:48
   |vpiParamAssign:
   \_param_assign: , line:3
     |vpiRhs:
     \_constant: , line:3
       |vpiConstType:7
       |vpiDecompile:128
       |vpiSize:32
       |INT:128
     |vpiLhs:
     \_parameter: (CACHE_RAM), line:3
       |vpiName:CACHE_RAM
   |vpiParamAssign:
   \_param_assign: , line:4
     |vpiRhs:
     \_constant: , line:4
       |vpiConstType:7
       |vpiDecompile:7
       |vpiSize:32
       |INT:7
     |vpiLhs:
     \_parameter: (ADR_WIDTH), line:4
       |vpiName:ADR_WIDTH
   |vpiParameter:
   \_parameter: (CACHE_RAM), line:3
   |vpiParameter:
   \_parameter: (ADR_WIDTH), line:4
 |uhdmtopModules:
 \_module: work@main (work@main), file:<a href="../../../../third_party/tests/ivtest/ivltests/memsynth9.v.html" target="file-frame">third_party/tests/ivtest/ivltests/memsynth9.v</a>, line:1
   |vpiDefName:work@main
   |vpiName:work@main
   |vpiNet:
   \_logic_net: (data_o), line:6, parent:work@main
     |vpiName:data_o
     |vpiFullName:work@main.data_o
     |vpiNetType:48
     |vpiRange:
     \_range: , line:6
       |vpiLeftRange:
       \_constant: , line:6
         |vpiConstType:7
         |vpiDecompile:31
         |vpiSize:32
         |INT:31
       |vpiRightRange:
       \_constant: , line:6
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (data_i), line:6, parent:work@main
     |vpiName:data_i
     |vpiFullName:work@main.data_i
     |vpiNetType:48
     |vpiRange:
     \_range: , line:6
       |vpiLeftRange:
       \_constant: , line:6
         |vpiConstType:7
         |vpiDecompile:31
         |vpiSize:32
         |INT:31
       |vpiRightRange:
       \_constant: , line:6
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (addr), line:8, parent:work@main
     |vpiName:addr
     |vpiFullName:work@main.addr
     |vpiNetType:48
     |vpiRange:
     \_range: , line:8
       |vpiLeftRange:
       \_constant: , line:8
         |vpiConstType:7
         |vpiDecompile:6
         |vpiSize:32
         |INT:6
       |vpiRightRange:
       \_constant: , line:8
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (clk), line:9, parent:work@main
     |vpiName:clk
     |vpiFullName:work@main.clk
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (rst), line:9, parent:work@main
     |vpiName:rst
     |vpiFullName:work@main.rst
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (wr), line:9, parent:work@main
     |vpiName:wr
     |vpiFullName:work@main.wr
     |vpiNetType:48
   |vpiArrayNet:
   \_array_net: (buff), line:6, parent:work@main
     |vpiName:buff
     |vpiFullName:work@main.buff
     |vpiSize:129
     |vpiNet:
     \_logic_net: , parent:buff
       |vpiFullName:work@main.buff
       |vpiNetType:48
       |vpiRange:
       \_range: , line:6
         |vpiLeftRange:
         \_constant: , line:6
           |vpiConstType:7
           |vpiDecompile:31
           |vpiSize:32
           |INT:31
         |vpiRightRange:
         \_constant: , line:6
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiRange:
     \_range: , line:6
       |vpiLeftRange:
       \_constant: , line:6
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
       |vpiRightRange:
       \_constant: , line:6
         |vpiConstType:7
         |vpiDecompile:128
         |vpiSize:32
         |INT:128
   |vpiParameter:
   \_parameter: (ADR_WIDTH), line:4
     |vpiName:ADR_WIDTH
     |INT:7
   |vpiParameter:
   \_parameter: (CACHE_RAM), line:3
     |vpiName:CACHE_RAM
     |INT:128
Object: \work_main of type 3000
Object: \work_main of type 32
Object: \ADR_WIDTH of type 41
Object: \CACHE_RAM of type 41
Object: \data_o of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \data_i of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \addr of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \clk of type 36
Object: \rst of type 36
Object: \wr of type 36
Object: \buff of type 114
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \work_main of type 32
Object:  of type 1
Object:  of type 13
Object:  of type 39
Object: \clk of type 608
Object:  of type 22
Object: \wr of type 608
Object:  of type 3
Object: \buff of type 106
Object: \addr of type 608
Object: \data_i of type 608
Object:  of type 1
Object:  of type 13
Object:  of type 39
Object:  of type 39
Object: \clk of type 608
Object:  of type 39
Object: \rst of type 608
Object:  of type 4
Object:  of type 23
Object: \rst of type 608
Object:  of type 3
Object: \data_o of type 608
Object:  of type 7
Object:  of type 23
Object: \wr of type 608
Object:  of type 3
Object: \data_o of type 608
Object: \data_i of type 608
Object:  of type 3
Object: \data_o of type 608
Object: \buff of type 106
Object: \addr of type 608
Object:  of type 24
Object:  of type 4
Object:  of type 3
Object: \clk of type 608
Object:  of type 7
Object:  of type 3
Object: \rst of type 608
Object:  of type 7
Object:  of type 3
Object: \wr of type 608
Object:  of type 7
Object:  of type 15
Object:  of type 2
Object:  of type 3007
Object:  of type 7
Object:  of type 39
Object: \addr of type 608
Object:  of type 7
Object:  of type 39
Object: \addr of type 608
ERROR: Encountered unhandled operation: 82

</pre>
</body>