WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2500101 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 22 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5000121 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 44 sec)
Warmup finished CPU 0 instructions: 25000003 cycles: 6250122 cumulative IPC: 4 (Simulation time: 00 hr 00 min 55 sec)
Warmup complete CPU 0 instructions: 25000003 cycles: 6250122 cumulative IPC: 4 (Simulation time: 00 hr 00 min 55 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 14115941 heartbeat IPC: 1.097 cumulative IPC: 0.6357 (Simulation time: 00 hr 01 min 25 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_12.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000000 cycles: 29712953 heartbeat IPC: 0.6411 cumulative IPC: 0.6393 (Simulation time: 00 hr 02 min 26 sec)
Heartbeat CPU 0 instructions: 50000000 cycles: 45598827 heartbeat IPC: 0.6295 cumulative IPC: 0.6353 (Simulation time: 00 hr 03 min 28 sec)
Heartbeat CPU 0 instructions: 60000000 cycles: 61313557 heartbeat IPC: 0.6363 cumulative IPC: 0.6356 (Simulation time: 00 hr 04 min 29 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_12.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000000 cycles: 76947682 heartbeat IPC: 0.6396 cumulative IPC: 0.6365 (Simulation time: 00 hr 05 min 30 sec)
Heartbeat CPU 0 instructions: 80000000 cycles: 92769507 heartbeat IPC: 0.632 cumulative IPC: 0.6357 (Simulation time: 00 hr 06 min 32 sec)
Heartbeat CPU 0 instructions: 90000000 cycles: 108502084 heartbeat IPC: 0.6356 cumulative IPC: 0.6357 (Simulation time: 00 hr 07 min 33 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_12.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000000 cycles: 124250021 heartbeat IPC: 0.635 cumulative IPC: 0.6356 (Simulation time: 00 hr 08 min 34 sec)
Heartbeat CPU 0 instructions: 110000001 cycles: 140039775 heartbeat IPC: 0.6333 cumulative IPC: 0.6353 (Simulation time: 00 hr 09 min 36 sec)
Heartbeat CPU 0 instructions: 120000001 cycles: 155669994 heartbeat IPC: 0.6398 cumulative IPC: 0.6358 (Simulation time: 00 hr 10 min 37 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_12.champsimtrace.xz")
Simulation finished CPU 0 instructions: 100000001 cycles: 157337436 cumulative IPC: 0.6356 (Simulation time: 00 hr 11 min 08 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 157337436 cumulative IPC: 0.6356 (Simulation time: 00 hr 11 min 08 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/srv/srv_12.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.6356 instructions: 100000001 cycles: 157337436
CPU 0 Branch Prediction Accuracy: 70.39% MPKI: 52.38 Average ROB Occupancy at Mispredict: 4.245
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.825
BRANCH_INDIRECT: 35.5
BRANCH_CONDITIONAL: 10.2
BRANCH_DIRECT_CALL: 2.3
BRANCH_INDIRECT_CALL: 2.16
BRANCH_RETURN: 1.44

LLC TOTAL        ACCESS:    1047738 HIT:    1033109 MISS:      14629
LLC LOAD         ACCESS:     739010 HIT:     731069 MISS:       7941
LLC RFO          ACCESS:     120486 HIT:     114272 MISS:       6214
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     184555 HIT:     184411 MISS:        144
LLC TRANSLATION  ACCESS:       3687 HIT:       3357 MISS:        330
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 188.2 cycles
cpu0_DTLB TOTAL        ACCESS:   27141591 HIT:   26031245 MISS:    1110346
cpu0_DTLB LOAD         ACCESS:   27141591 HIT:   26031245 MISS:    1110346
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 6.362 cycles
cpu0_ITLB TOTAL        ACCESS:   10195401 HIT:    8397083 MISS:    1798318
cpu0_ITLB LOAD         ACCESS:   10195401 HIT:    8397083 MISS:    1798318
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 3.099 cycles
cpu0_L1D TOTAL        ACCESS:   34008469 HIT:   30738034 MISS:    3270435
cpu0_L1D LOAD         ACCESS:   20830817 HIT:   19085745 MISS:    1745072
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:   13172803 HIT:   11652189 MISS:    1520614
cpu0_L1D TRANSLATION  ACCESS:       4849 HIT:        100 MISS:       4749
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 8.894 cycles
cpu0_L1I TOTAL        ACCESS:   11445224 HIT:    5235309 MISS:    6209915
cpu0_L1I LOAD         ACCESS:   11445224 HIT:    5235309 MISS:    6209915
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 9.508 cycles
cpu0_L2C TOTAL        ACCESS:    7920329 HIT:    7047940 MISS:     872389
cpu0_L2C LOAD         ACCESS:    6430327 HIT:    5691317 MISS:     739010
cpu0_L2C RFO          ACCESS:     547659 HIT:     427170 MISS:     120489
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     937594 HIT:     928391 MISS:       9203
cpu0_L2C TRANSLATION  ACCESS:       4749 HIT:       1062 MISS:       3687
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 22.97 cycles
cpu0_STLB TOTAL        ACCESS:    1802303 HIT:    1797644 MISS:       4659
cpu0_STLB LOAD         ACCESS:    1802303 HIT:    1797644 MISS:       4659
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 49.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       5219
  ROW_BUFFER_MISS:       9241
 AVG DBUS CONGESTED CYCLE: 3.905
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        527
  FULL:       5220
