   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"fal_tiger_init.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "../Switch/core/fal/tiger/fal_tiger_init.c"
  18              		.section	.rodata.fal_tiger_patch_qos_init.str1.4,"aMS",%progbits,1
  19              		.align	2
  20              	.LC0:
  21 0000 68616C5F 		.ascii	"hal_mem32_read(unit, regAddr, &regData)\000"
  21      6D656D33 
  21      325F7265 
  21      61642875 
  21      6E69742C 
  22              		.align	2
  23              	.LC1:
  24 0028 25732573 		.ascii	"%s%s of \"%s\" in %s\015\012\000"
  24      206F6620 
  24      22257322 
  24      20696E20 
  24      25730D0A 
  25 003d 000000   		.align	2
  26              	.LC2:
  27 0040 68616C5F 		.ascii	"hal_mem32_read(unit, regAddr + 4, &regData2)\000"
  27      6D656D33 
  27      325F7265 
  27      61642875 
  27      6E69742C 
  28 006d 000000   		.align	2
  29              	.LC3:
  30 0070 68616C5F 		.ascii	"hal_mem32_write(unit, regAddr, regData)\000"
  30      6D656D33 
  30      325F7772 
  30      69746528 
  30      756E6974 
  31              		.align	2
  32              	.LC4:
  33 0098 68616C5F 		.ascii	"hal_mem32_write(unit, regAddr + 4, regData2)\000"
  33      6D656D33 
  33      325F7772 
  33      69746528 
  33      756E6974 
  34              		.section	.text.fal_tiger_patch_qos_init,"ax",%progbits
  35              		.align	1
  36              		.syntax unified
  37              		.thumb
  38              		.thumb_func
  40              	fal_tiger_patch_qos_init:
  41              	.LVL0:
  42              	.LFB5:
   1:../Switch/core/fal/tiger/fal_tiger_init.c **** /*******************************************************************************
   2:../Switch/core/fal/tiger/fal_tiger_init.c **** *                                                                              *
   3:../Switch/core/fal/tiger/fal_tiger_init.c **** *  Copyright (c), 2022, Motorcomm Electronic Technology Co.,Ltd.               *
   4:../Switch/core/fal/tiger/fal_tiger_init.c **** *  Motorcomm Confidential and Proprietary.                                     *
   5:../Switch/core/fal/tiger/fal_tiger_init.c **** *                                                                              *
   6:../Switch/core/fal/tiger/fal_tiger_init.c **** ********************************************************************************
   7:../Switch/core/fal/tiger/fal_tiger_init.c **** */
   8:../Switch/core/fal/tiger/fal_tiger_init.c **** 
   9:../Switch/core/fal/tiger/fal_tiger_init.c **** /*
  10:../Switch/core/fal/tiger/fal_tiger_init.c ****  * Include Files
  11:../Switch/core/fal/tiger/fal_tiger_init.c ****  */
  12:../Switch/core/fal/tiger/fal_tiger_init.c **** #include "fal_cmm.h"
  13:../Switch/core/fal/tiger/fal_tiger_init.c **** #include "fal_tiger_init.h"
  14:../Switch/core/fal/tiger/fal_tiger_init.c **** #include "fal_tiger_port.h"
  15:../Switch/core/fal/tiger/fal_tiger_init.c **** #include "fal_tiger_led.h"
  16:../Switch/core/fal/tiger/fal_tiger_init.c **** //#include "osal_print.h"
  17:../Switch/core/fal/tiger/fal_tiger_init.c **** #include "fal_tiger_struct.h"
  18:../Switch/core/fal/tiger/fal_tiger_init.c **** #include "fal_tiger_entry.h"
  19:../Switch/core/fal/tiger/fal_tiger_init.c **** #include "fal_tiger_mem.h"
  20:../Switch/core/fal/tiger/fal_tiger_init.c **** #include "fal_tiger_qos.h"
  21:../Switch/core/fal/tiger/fal_tiger_init.c **** #include "fal_tiger_sys.h"
  22:../Switch/core/fal/tiger/fal_tiger_init.c **** #include "phy_drv.h"
  23:../Switch/core/fal/tiger/fal_tiger_init.c **** #include "yt_util.h"
  24:../Switch/core/fal/tiger/fal_tiger_init.c **** 
  25:../Switch/core/fal/tiger/fal_tiger_init.c **** static yt_ret_t fal_tiger_patch_init(yt_unit_t unit);
  26:../Switch/core/fal/tiger/fal_tiger_init.c **** static yt_ret_t fal_tiger_port_interface_init(yt_unit_t unit);
  27:../Switch/core/fal/tiger/fal_tiger_init.c **** static yt_ret_t fal_tiger_led_init(yt_unit_t unit);
  28:../Switch/core/fal/tiger/fal_tiger_init.c **** 
  29:../Switch/core/fal/tiger/fal_tiger_init.c **** yt_ret_t fal_tiger_init(yt_unit_t unit)
  30:../Switch/core/fal/tiger/fal_tiger_init.c **** {
  31:../Switch/core/fal/tiger/fal_tiger_init.c ****     fal_tiger_patch_init(unit);
  32:../Switch/core/fal/tiger/fal_tiger_init.c ****     fal_tiger_led_init(unit);
  33:../Switch/core/fal/tiger/fal_tiger_init.c ****     fal_tiger_port_interface_init(unit);
  34:../Switch/core/fal/tiger/fal_tiger_init.c ****     return CMM_ERR_OK;
  35:../Switch/core/fal/tiger/fal_tiger_init.c **** }
  36:../Switch/core/fal/tiger/fal_tiger_init.c **** 
  37:../Switch/core/fal/tiger/fal_tiger_init.c **** yt_ret_t fal_tiger_9218_init(yt_unit_t unit)
  38:../Switch/core/fal/tiger/fal_tiger_init.c **** {
  39:../Switch/core/fal/tiger/fal_tiger_init.c ****     fal_tiger_init(unit);
  40:../Switch/core/fal/tiger/fal_tiger_init.c **** 
  41:../Switch/core/fal/tiger/fal_tiger_init.c ****     return CMM_ERR_OK;
  42:../Switch/core/fal/tiger/fal_tiger_init.c **** }
  43:../Switch/core/fal/tiger/fal_tiger_init.c **** 
  44:../Switch/core/fal/tiger/fal_tiger_init.c **** static yt_ret_t fal_tiger_patch_qos_init(yt_unit_t unit)
  45:../Switch/core/fal/tiger/fal_tiger_init.c **** {
  43              		.loc 1 45 1 view -0
  44              		.cfi_startproc
  45              		@ args = 0, pretend = 0, frame = 8
  46              		@ frame_needed = 0, uses_anonymous_args = 0
  47              		.loc 1 45 1 is_stmt 0 view .LVU1
  48 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
  49              		.cfi_def_cfa_offset 28
  50              		.cfi_offset 4, -28
  51              		.cfi_offset 5, -24
  52              		.cfi_offset 6, -20
  53              		.cfi_offset 7, -16
  54              		.cfi_offset 8, -12
  55              		.cfi_offset 9, -8
  56              		.cfi_offset 14, -4
  57 0004 85B0     		sub	sp, sp, #20
  58              		.cfi_def_cfa_offset 48
  59 0006 0646     		mov	r6, r0
  46:../Switch/core/fal/tiger/fal_tiger_init.c ****     uint32_t port;
  60              		.loc 1 46 5 is_stmt 1 view .LVU2
  47:../Switch/core/fal/tiger/fal_tiger_init.c ****     uint32_t qid;
  61              		.loc 1 47 5 view .LVU3
  48:../Switch/core/fal/tiger/fal_tiger_init.c ****     uint32_t regAddr;
  62              		.loc 1 48 5 view .LVU4
  49:../Switch/core/fal/tiger/fal_tiger_init.c ****     uint32_t regData;
  63              		.loc 1 49 5 view .LVU5
  50:../Switch/core/fal/tiger/fal_tiger_init.c ****     uint32_t regData2;
  64              		.loc 1 50 5 view .LVU6
  51:../Switch/core/fal/tiger/fal_tiger_init.c ****     int32_t ret = 0;
  65              		.loc 1 51 5 view .LVU7
  66              	.LVL1:
  52:../Switch/core/fal/tiger/fal_tiger_init.c **** 
  53:../Switch/core/fal/tiger/fal_tiger_init.c ****     for (port = 0; port < FAL_MAX_PORT_NUM; port++)
  67              		.loc 1 53 5 view .LVU8
  68              		.loc 1 53 15 is_stmt 0 view .LVU9
  69 0008 4FF00008 		mov	r8, #0
  70              	.LVL2:
  71              	.L2:
  72              		.loc 1 53 25 is_stmt 1 discriminator 1 view .LVU10
  73 000c B8F10A0F 		cmp	r8, #10
  74 0010 00F2E680 		bhi	.L22
  54:../Switch/core/fal/tiger/fal_tiger_init.c ****     {
  55:../Switch/core/fal/tiger/fal_tiger_init.c ****         for (qid = 0; qid < CAL_MAX_UCAST_QUEUE_NUM(unit); qid++)
  75              		.loc 1 55 18 is_stmt 0 view .LVU11
  76 0014 0027     		movs	r7, #0
  77              	.L19:
  78              	.LVL3:
  79              		.loc 1 55 27 is_stmt 1 discriminator 2 view .LVU12
  80              		.loc 1 55 29 is_stmt 0 discriminator 2 view .LVU13
  81 0016 734B     		ldr	r3, .L32
  82 0018 53F82630 		ldr	r3, [r3, r6, lsl #2]
  83 001c D3F8AC30 		ldr	r3, [r3, #172]
  84 0020 1978     		ldrb	r1, [r3]	@ zero_extendqisi2
  85              		.loc 1 55 27 discriminator 2 view .LVU14
  86 0022 B942     		cmp	r1, r7
  87 0024 40F28880 		bls	.L23
  56:../Switch/core/fal/tiger/fal_tiger_init.c ****         {
  57:../Switch/core/fal/tiger/fal_tiger_init.c ****             regAddr = QOS_FORCEAC_UCASTQUE_REG(unit, port, qid);
  88              		.loc 1 57 13 is_stmt 1 view .LVU15
  89              		.loc 1 57 23 is_stmt 0 view .LVU16
  90 0028 08FB0171 		mla	r1, r8, r1, r7
  91 002c 01F5C021 		add	r1, r1, #393216
  92 0030 01F50071 		add	r1, r1, #512
  93              		.loc 1 57 21 view .LVU17
  94 0034 CD00     		lsls	r5, r1, #3
  95              	.LVL4:
  58:../Switch/core/fal/tiger/fal_tiger_init.c ****             CMM_ERR_CHK(HAL_MEM_DIRECT_READ(unit, regAddr, &regData), ret);
  96              		.loc 1 58 13 is_stmt 1 view .LVU18
  97              		.loc 1 58 13 view .LVU19
  98 0036 03AA     		add	r2, sp, #12
  99 0038 2946     		mov	r1, r5
 100 003a 3046     		mov	r0, r6
 101 003c FFF7FEFF 		bl	hal_mem32_read
 102              	.LVL5:
 103 0040 0446     		mov	r4, r0
 104 0042 0346     		mov	r3, r0
 105              	.LVL6:
 106              		.loc 1 58 13 is_stmt 0 view .LVU20
 107 0044 20BB     		cbnz	r0, .L24
 108              		.loc 1 58 13 is_stmt 1 discriminator 2 view .LVU21
  59:../Switch/core/fal/tiger/fal_tiger_init.c ****             CMM_ERR_CHK(HAL_MEM_DIRECT_READ(unit, regAddr + 4, &regData2), ret);
 109              		.loc 1 59 13 discriminator 2 view .LVU22
 110              		.loc 1 59 13 discriminator 2 view .LVU23
 111 0046 05F10409 		add	r9, r5, #4
 112 004a 02AA     		add	r2, sp, #8
 113 004c 4946     		mov	r1, r9
 114 004e 3046     		mov	r0, r6
 115              	.LVL7:
 116              		.loc 1 59 13 is_stmt 0 discriminator 2 view .LVU24
 117 0050 FFF7FEFF 		bl	hal_mem32_read
 118              	.LVL8:
 119              		.loc 1 59 13 discriminator 2 view .LVU25
 120 0054 0446     		mov	r4, r0
 121              	.LVL9:
 122              		.loc 1 59 13 discriminator 2 view .LVU26
 123 0056 0346     		mov	r3, r0
 124              	.LVL10:
 125              		.loc 1 59 13 discriminator 2 view .LVU27
 126 0058 0028     		cmp	r0, #0
 127 005a 31D1     		bne	.L25
 128              		.loc 1 59 13 is_stmt 1 discriminator 2 view .LVU28
  60:../Switch/core/fal/tiger/fal_tiger_init.c ****             regData &= ~(0xff);
 129              		.loc 1 60 13 discriminator 2 view .LVU29
 130              		.loc 1 60 21 is_stmt 0 discriminator 2 view .LVU30
 131 005c 039A     		ldr	r2, [sp, #12]
 132 005e 22F0FF02 		bic	r2, r2, #255
 133 0062 0392     		str	r2, [sp, #12]
  61:../Switch/core/fal/tiger/fal_tiger_init.c ****             regData |= 0x20;
 134              		.loc 1 61 13 is_stmt 1 discriminator 2 view .LVU31
 135              		.loc 1 61 21 is_stmt 0 discriminator 2 view .LVU32
 136 0064 42F02002 		orr	r2, r2, #32
 137 0068 0392     		str	r2, [sp, #12]
  62:../Switch/core/fal/tiger/fal_tiger_init.c ****             CMM_ERR_CHK(HAL_MEM_DIRECT_WRITE(unit, regAddr, regData), ret);
 138              		.loc 1 62 13 is_stmt 1 discriminator 2 view .LVU33
 139              		.loc 1 62 13 discriminator 2 view .LVU34
 140 006a 2946     		mov	r1, r5
 141 006c 3046     		mov	r0, r6
 142              	.LVL11:
 143              		.loc 1 62 13 is_stmt 0 discriminator 2 view .LVU35
 144 006e FFF7FEFF 		bl	hal_mem32_write
 145              	.LVL12:
 146              		.loc 1 62 13 discriminator 2 view .LVU36
 147 0072 0446     		mov	r4, r0
 148              	.LVL13:
 149              		.loc 1 62 13 discriminator 2 view .LVU37
 150 0074 0346     		mov	r3, r0
 151              	.LVL14:
 152              		.loc 1 62 13 discriminator 2 view .LVU38
 153 0076 0028     		cmp	r0, #0
 154 0078 36D1     		bne	.L26
 155              		.loc 1 62 13 is_stmt 1 discriminator 2 view .LVU39
  63:../Switch/core/fal/tiger/fal_tiger_init.c ****             CMM_ERR_CHK(HAL_MEM_DIRECT_WRITE(unit, regAddr + 4, regData2), ret);
 156              		.loc 1 63 13 discriminator 2 view .LVU40
 157              		.loc 1 63 13 discriminator 2 view .LVU41
 158 007a 029A     		ldr	r2, [sp, #8]
 159 007c 4946     		mov	r1, r9
 160 007e 3046     		mov	r0, r6
 161              	.LVL15:
 162              		.loc 1 63 13 is_stmt 0 discriminator 2 view .LVU42
 163 0080 FFF7FEFF 		bl	hal_mem32_write
 164              	.LVL16:
 165              		.loc 1 63 13 discriminator 2 view .LVU43
 166 0084 0446     		mov	r4, r0
 167              	.LVL17:
 168              		.loc 1 63 13 discriminator 2 view .LVU44
 169 0086 0346     		mov	r3, r0
 170              	.LVL18:
 171              		.loc 1 63 13 discriminator 2 view .LVU45
 172 0088 0028     		cmp	r0, #0
 173 008a 41D1     		bne	.L27
 174              		.loc 1 63 13 is_stmt 1 discriminator 2 view .LVU46
  55:../Switch/core/fal/tiger/fal_tiger_init.c ****         {
 175              		.loc 1 55 63 discriminator 2 view .LVU47
 176 008c 0137     		adds	r7, r7, #1
 177              	.LVL19:
  55:../Switch/core/fal/tiger/fal_tiger_init.c ****         {
 178              		.loc 1 55 63 is_stmt 0 discriminator 2 view .LVU48
 179 008e C2E7     		b	.L19
 180              	.L24:
  58:../Switch/core/fal/tiger/fal_tiger_init.c ****             CMM_ERR_CHK(HAL_MEM_DIRECT_READ(unit, regAddr + 4, &regData2), ret);
 181              		.loc 1 58 13 is_stmt 1 discriminator 1 view .LVU49
  58:../Switch/core/fal/tiger/fal_tiger_init.c ****             CMM_ERR_CHK(HAL_MEM_DIRECT_READ(unit, regAddr + 4, &regData2), ret);
 182              		.loc 1 58 13 discriminator 1 view .LVU50
 183 0090 554A     		ldr	r2, .L32+4
 184 0092 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 185 0094 012A     		cmp	r2, #1
 186 0096 03D8     		bhi	.L28
 187              	.LVL20:
 188              	.L1:
  64:../Switch/core/fal/tiger/fal_tiger_init.c ****         }
  65:../Switch/core/fal/tiger/fal_tiger_init.c **** 
  66:../Switch/core/fal/tiger/fal_tiger_init.c ****         for (qid = 0; qid < CAL_MAX_MCAST_QUEUE_NUM(unit); qid++)
  67:../Switch/core/fal/tiger/fal_tiger_init.c ****         {
  68:../Switch/core/fal/tiger/fal_tiger_init.c ****             regAddr = QOS_FORCEAC_MCASTQUE_REG(unit, port, qid);
  69:../Switch/core/fal/tiger/fal_tiger_init.c ****             CMM_ERR_CHK(HAL_MEM_DIRECT_READ(unit, regAddr, &regData), ret);
  70:../Switch/core/fal/tiger/fal_tiger_init.c ****             regData &= ~(0xff);
  71:../Switch/core/fal/tiger/fal_tiger_init.c ****             regData |= 0xc;
  72:../Switch/core/fal/tiger/fal_tiger_init.c ****             CMM_ERR_CHK(HAL_MEM_DIRECT_WRITE(unit, regAddr, regData), ret);
  73:../Switch/core/fal/tiger/fal_tiger_init.c ****         }
  74:../Switch/core/fal/tiger/fal_tiger_init.c ****     }
  75:../Switch/core/fal/tiger/fal_tiger_init.c **** 
  76:../Switch/core/fal/tiger/fal_tiger_init.c ****     return CMM_ERR_OK;
  77:../Switch/core/fal/tiger/fal_tiger_init.c **** }
 189              		.loc 1 77 1 is_stmt 0 view .LVU51
 190 0098 2046     		mov	r0, r4
 191 009a 05B0     		add	sp, sp, #20
 192              		.cfi_remember_state
 193              		.cfi_def_cfa_offset 28
 194              		@ sp needed
 195 009c BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 196              	.LVL21:
 197              	.L28:
 198              		.cfi_restore_state
  58:../Switch/core/fal/tiger/fal_tiger_init.c ****             CMM_ERR_CHK(HAL_MEM_DIRECT_READ(unit, regAddr + 4, &regData2), ret);
 199              		.loc 1 58 13 is_stmt 1 discriminator 3 view .LVU52
 200              	.LBB2:
  58:../Switch/core/fal/tiger/fal_tiger_init.c ****             CMM_ERR_CHK(HAL_MEM_DIRECT_READ(unit, regAddr + 4, &regData2), ret);
 201              		.loc 1 58 13 discriminator 3 view .LVU53
 202 00a0 1428     		cmp	r0, #20
 203 00a2 A8BF     		it	ge
 204 00a4 1423     		movge	r3, #20
 205 00a6 1A46     		mov	r2, r3
 206 00a8 504B     		ldr	r3, .L32+8
 207 00aa 0093     		str	r3, [sp]
 208 00ac 504B     		ldr	r3, .L32+12
 209 00ae 5149     		ldr	r1, .L32+16
 210 00b0 51F82220 		ldr	r2, [r1, r2, lsl #2]
 211 00b4 5049     		ldr	r1, .L32+20
 212 00b6 8968     		ldr	r1, [r1, #8]
 213 00b8 5048     		ldr	r0, .L32+24
 214              	.LVL22:
  58:../Switch/core/fal/tiger/fal_tiger_init.c ****             CMM_ERR_CHK(HAL_MEM_DIRECT_READ(unit, regAddr + 4, &regData2), ret);
 215              		.loc 1 58 13 is_stmt 0 discriminator 3 view .LVU54
 216 00ba FFF7FEFF 		bl	osal_printf
 217              	.LVL23:
 218              	.LBE2:
  58:../Switch/core/fal/tiger/fal_tiger_init.c ****             CMM_ERR_CHK(HAL_MEM_DIRECT_READ(unit, regAddr + 4, &regData2), ret);
 219              		.loc 1 58 13 is_stmt 1 discriminator 3 view .LVU55
  58:../Switch/core/fal/tiger/fal_tiger_init.c ****             CMM_ERR_CHK(HAL_MEM_DIRECT_READ(unit, regAddr + 4, &regData2), ret);
 220              		.loc 1 58 13 discriminator 3 view .LVU56
  58:../Switch/core/fal/tiger/fal_tiger_init.c ****             CMM_ERR_CHK(HAL_MEM_DIRECT_READ(unit, regAddr + 4, &regData2), ret);
 221              		.loc 1 58 13 discriminator 3 view .LVU57
 222 00be EBE7     		b	.L1
 223              	.LVL24:
 224              	.L25:
  59:../Switch/core/fal/tiger/fal_tiger_init.c ****             regData &= ~(0xff);
 225              		.loc 1 59 13 discriminator 1 view .LVU58
  59:../Switch/core/fal/tiger/fal_tiger_init.c ****             regData &= ~(0xff);
 226              		.loc 1 59 13 discriminator 1 view .LVU59
 227 00c0 494A     		ldr	r2, .L32+4
 228 00c2 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 229 00c4 012A     		cmp	r2, #1
 230 00c6 E7D9     		bls	.L1
  59:../Switch/core/fal/tiger/fal_tiger_init.c ****             regData &= ~(0xff);
 231              		.loc 1 59 13 discriminator 3 view .LVU60
 232              	.LBB3:
  59:../Switch/core/fal/tiger/fal_tiger_init.c ****             regData &= ~(0xff);
 233              		.loc 1 59 13 discriminator 3 view .LVU61
 234 00c8 1428     		cmp	r0, #20
 235 00ca A8BF     		it	ge
 236 00cc 1423     		movge	r3, #20
 237 00ce 1A46     		mov	r2, r3
 238 00d0 464B     		ldr	r3, .L32+8
 239 00d2 0093     		str	r3, [sp]
 240 00d4 4A4B     		ldr	r3, .L32+28
 241 00d6 4749     		ldr	r1, .L32+16
 242 00d8 51F82220 		ldr	r2, [r1, r2, lsl #2]
 243 00dc 4649     		ldr	r1, .L32+20
 244 00de 8968     		ldr	r1, [r1, #8]
 245 00e0 4648     		ldr	r0, .L32+24
 246              	.LVL25:
  59:../Switch/core/fal/tiger/fal_tiger_init.c ****             regData &= ~(0xff);
 247              		.loc 1 59 13 is_stmt 0 discriminator 3 view .LVU62
 248 00e2 FFF7FEFF 		bl	osal_printf
 249              	.LVL26:
 250              	.LBE3:
  59:../Switch/core/fal/tiger/fal_tiger_init.c ****             regData &= ~(0xff);
 251              		.loc 1 59 13 is_stmt 1 discriminator 3 view .LVU63
  59:../Switch/core/fal/tiger/fal_tiger_init.c ****             regData &= ~(0xff);
 252              		.loc 1 59 13 discriminator 3 view .LVU64
  59:../Switch/core/fal/tiger/fal_tiger_init.c ****             regData &= ~(0xff);
 253              		.loc 1 59 13 discriminator 3 view .LVU65
 254 00e6 D7E7     		b	.L1
 255              	.LVL27:
 256              	.L26:
  62:../Switch/core/fal/tiger/fal_tiger_init.c ****             CMM_ERR_CHK(HAL_MEM_DIRECT_WRITE(unit, regAddr + 4, regData2), ret);
 257              		.loc 1 62 13 discriminator 1 view .LVU66
  62:../Switch/core/fal/tiger/fal_tiger_init.c ****             CMM_ERR_CHK(HAL_MEM_DIRECT_WRITE(unit, regAddr + 4, regData2), ret);
 258              		.loc 1 62 13 discriminator 1 view .LVU67
 259 00e8 3F4A     		ldr	r2, .L32+4
 260 00ea 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 261 00ec 012A     		cmp	r2, #1
 262 00ee D3D9     		bls	.L1
  62:../Switch/core/fal/tiger/fal_tiger_init.c ****             CMM_ERR_CHK(HAL_MEM_DIRECT_WRITE(unit, regAddr + 4, regData2), ret);
 263              		.loc 1 62 13 discriminator 3 view .LVU68
 264              	.LBB4:
  62:../Switch/core/fal/tiger/fal_tiger_init.c ****             CMM_ERR_CHK(HAL_MEM_DIRECT_WRITE(unit, regAddr + 4, regData2), ret);
 265              		.loc 1 62 13 discriminator 3 view .LVU69
 266 00f0 1428     		cmp	r0, #20
 267 00f2 A8BF     		it	ge
 268 00f4 1423     		movge	r3, #20
 269 00f6 1A46     		mov	r2, r3
 270 00f8 3C4B     		ldr	r3, .L32+8
 271 00fa 0093     		str	r3, [sp]
 272 00fc 414B     		ldr	r3, .L32+32
 273 00fe 3D49     		ldr	r1, .L32+16
 274 0100 51F82220 		ldr	r2, [r1, r2, lsl #2]
 275 0104 3C49     		ldr	r1, .L32+20
 276 0106 8968     		ldr	r1, [r1, #8]
 277 0108 3C48     		ldr	r0, .L32+24
 278              	.LVL28:
  62:../Switch/core/fal/tiger/fal_tiger_init.c ****             CMM_ERR_CHK(HAL_MEM_DIRECT_WRITE(unit, regAddr + 4, regData2), ret);
 279              		.loc 1 62 13 is_stmt 0 discriminator 3 view .LVU70
 280 010a FFF7FEFF 		bl	osal_printf
 281              	.LVL29:
 282              	.LBE4:
  62:../Switch/core/fal/tiger/fal_tiger_init.c ****             CMM_ERR_CHK(HAL_MEM_DIRECT_WRITE(unit, regAddr + 4, regData2), ret);
 283              		.loc 1 62 13 is_stmt 1 discriminator 3 view .LVU71
  62:../Switch/core/fal/tiger/fal_tiger_init.c ****             CMM_ERR_CHK(HAL_MEM_DIRECT_WRITE(unit, regAddr + 4, regData2), ret);
 284              		.loc 1 62 13 discriminator 3 view .LVU72
  62:../Switch/core/fal/tiger/fal_tiger_init.c ****             CMM_ERR_CHK(HAL_MEM_DIRECT_WRITE(unit, regAddr + 4, regData2), ret);
 285              		.loc 1 62 13 discriminator 3 view .LVU73
 286 010e C3E7     		b	.L1
 287              	.LVL30:
 288              	.L27:
  63:../Switch/core/fal/tiger/fal_tiger_init.c ****         }
 289              		.loc 1 63 13 discriminator 1 view .LVU74
  63:../Switch/core/fal/tiger/fal_tiger_init.c ****         }
 290              		.loc 1 63 13 discriminator 1 view .LVU75
 291 0110 354A     		ldr	r2, .L32+4
 292 0112 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 293 0114 012A     		cmp	r2, #1
 294 0116 BFD9     		bls	.L1
  63:../Switch/core/fal/tiger/fal_tiger_init.c ****         }
 295              		.loc 1 63 13 discriminator 3 view .LVU76
 296              	.LBB5:
  63:../Switch/core/fal/tiger/fal_tiger_init.c ****         }
 297              		.loc 1 63 13 discriminator 3 view .LVU77
 298 0118 1428     		cmp	r0, #20
 299 011a A8BF     		it	ge
 300 011c 1423     		movge	r3, #20
 301 011e 1A46     		mov	r2, r3
 302 0120 324B     		ldr	r3, .L32+8
 303 0122 0093     		str	r3, [sp]
 304 0124 384B     		ldr	r3, .L32+36
 305 0126 3349     		ldr	r1, .L32+16
 306 0128 51F82220 		ldr	r2, [r1, r2, lsl #2]
 307 012c 3249     		ldr	r1, .L32+20
 308 012e 8968     		ldr	r1, [r1, #8]
 309 0130 3248     		ldr	r0, .L32+24
 310              	.LVL31:
  63:../Switch/core/fal/tiger/fal_tiger_init.c ****         }
 311              		.loc 1 63 13 is_stmt 0 discriminator 3 view .LVU78
 312 0132 FFF7FEFF 		bl	osal_printf
 313              	.LVL32:
 314              	.LBE5:
  63:../Switch/core/fal/tiger/fal_tiger_init.c ****         }
 315              		.loc 1 63 13 is_stmt 1 discriminator 3 view .LVU79
  63:../Switch/core/fal/tiger/fal_tiger_init.c ****         }
 316              		.loc 1 63 13 discriminator 3 view .LVU80
  63:../Switch/core/fal/tiger/fal_tiger_init.c ****         }
 317              		.loc 1 63 13 discriminator 3 view .LVU81
 318 0136 AFE7     		b	.L1
 319              	.LVL33:
 320              	.L23:
  66:../Switch/core/fal/tiger/fal_tiger_init.c ****         {
 321              		.loc 1 66 18 is_stmt 0 view .LVU82
 322 0138 0027     		movs	r7, #0
 323              	.LVL34:
 324              	.L13:
  66:../Switch/core/fal/tiger/fal_tiger_init.c ****         {
 325              		.loc 1 66 27 is_stmt 1 discriminator 2 view .LVU83
  66:../Switch/core/fal/tiger/fal_tiger_init.c ****         {
 326              		.loc 1 66 29 is_stmt 0 discriminator 2 view .LVU84
 327 013a 2A4B     		ldr	r3, .L32
 328 013c 53F82630 		ldr	r3, [r3, r6, lsl #2]
 329 0140 D3F8AC30 		ldr	r3, [r3, #172]
 330 0144 5978     		ldrb	r1, [r3, #1]	@ zero_extendqisi2
  66:../Switch/core/fal/tiger/fal_tiger_init.c ****         {
 331              		.loc 1 66 27 discriminator 2 view .LVU85
 332 0146 B942     		cmp	r1, r7
 333 0148 47D9     		bls	.L29
  68:../Switch/core/fal/tiger/fal_tiger_init.c ****             CMM_ERR_CHK(HAL_MEM_DIRECT_READ(unit, regAddr, &regData), ret);
 334              		.loc 1 68 13 is_stmt 1 view .LVU86
  68:../Switch/core/fal/tiger/fal_tiger_init.c ****             CMM_ERR_CHK(HAL_MEM_DIRECT_READ(unit, regAddr, &regData), ret);
 335              		.loc 1 68 23 is_stmt 0 view .LVU87
 336 014a 08FB0171 		mla	r1, r8, r1, r7
 337 014e 01F54021 		add	r1, r1, #786432
 338 0152 01F50061 		add	r1, r1, #2048
  68:../Switch/core/fal/tiger/fal_tiger_init.c ****             CMM_ERR_CHK(HAL_MEM_DIRECT_READ(unit, regAddr, &regData), ret);
 339              		.loc 1 68 21 view .LVU88
 340 0156 8D00     		lsls	r5, r1, #2
 341              	.LVL35:
  69:../Switch/core/fal/tiger/fal_tiger_init.c ****             regData &= ~(0xff);
 342              		.loc 1 69 13 is_stmt 1 view .LVU89
  69:../Switch/core/fal/tiger/fal_tiger_init.c ****             regData &= ~(0xff);
 343              		.loc 1 69 13 view .LVU90
 344 0158 03AA     		add	r2, sp, #12
 345 015a 2946     		mov	r1, r5
 346 015c 3046     		mov	r0, r6
 347 015e FFF7FEFF 		bl	hal_mem32_read
 348              	.LVL36:
 349 0162 0446     		mov	r4, r0
 350 0164 0346     		mov	r3, r0
 351              	.LVL37:
  69:../Switch/core/fal/tiger/fal_tiger_init.c ****             regData &= ~(0xff);
 352              		.loc 1 69 13 is_stmt 0 view .LVU91
 353 0166 78B9     		cbnz	r0, .L30
  69:../Switch/core/fal/tiger/fal_tiger_init.c ****             regData &= ~(0xff);
 354              		.loc 1 69 13 is_stmt 1 discriminator 2 view .LVU92
  70:../Switch/core/fal/tiger/fal_tiger_init.c ****             regData |= 0xc;
 355              		.loc 1 70 13 discriminator 2 view .LVU93
  70:../Switch/core/fal/tiger/fal_tiger_init.c ****             regData |= 0xc;
 356              		.loc 1 70 21 is_stmt 0 discriminator 2 view .LVU94
 357 0168 039A     		ldr	r2, [sp, #12]
 358 016a 22F0FF02 		bic	r2, r2, #255
 359 016e 0392     		str	r2, [sp, #12]
  71:../Switch/core/fal/tiger/fal_tiger_init.c ****             CMM_ERR_CHK(HAL_MEM_DIRECT_WRITE(unit, regAddr, regData), ret);
 360              		.loc 1 71 13 is_stmt 1 discriminator 2 view .LVU95
  71:../Switch/core/fal/tiger/fal_tiger_init.c ****             CMM_ERR_CHK(HAL_MEM_DIRECT_WRITE(unit, regAddr, regData), ret);
 361              		.loc 1 71 21 is_stmt 0 discriminator 2 view .LVU96
 362 0170 42F00C02 		orr	r2, r2, #12
 363 0174 0392     		str	r2, [sp, #12]
  72:../Switch/core/fal/tiger/fal_tiger_init.c ****         }
 364              		.loc 1 72 13 is_stmt 1 discriminator 2 view .LVU97
  72:../Switch/core/fal/tiger/fal_tiger_init.c ****         }
 365              		.loc 1 72 13 discriminator 2 view .LVU98
 366 0176 2946     		mov	r1, r5
 367 0178 3046     		mov	r0, r6
 368              	.LVL38:
  72:../Switch/core/fal/tiger/fal_tiger_init.c ****         }
 369              		.loc 1 72 13 is_stmt 0 discriminator 2 view .LVU99
 370 017a FFF7FEFF 		bl	hal_mem32_write
 371              	.LVL39:
  72:../Switch/core/fal/tiger/fal_tiger_init.c ****         }
 372              		.loc 1 72 13 discriminator 2 view .LVU100
 373 017e 0446     		mov	r4, r0
 374              	.LVL40:
  72:../Switch/core/fal/tiger/fal_tiger_init.c ****         }
 375              		.loc 1 72 13 discriminator 2 view .LVU101
 376 0180 0346     		mov	r3, r0
 377              	.LVL41:
  72:../Switch/core/fal/tiger/fal_tiger_init.c ****         }
 378              		.loc 1 72 13 discriminator 2 view .LVU102
 379 0182 A8B9     		cbnz	r0, .L31
  72:../Switch/core/fal/tiger/fal_tiger_init.c ****         }
 380              		.loc 1 72 13 is_stmt 1 discriminator 2 view .LVU103
  66:../Switch/core/fal/tiger/fal_tiger_init.c ****         {
 381              		.loc 1 66 63 discriminator 2 view .LVU104
 382 0184 0137     		adds	r7, r7, #1
 383              	.LVL42:
  66:../Switch/core/fal/tiger/fal_tiger_init.c ****         {
 384              		.loc 1 66 63 is_stmt 0 discriminator 2 view .LVU105
 385 0186 D8E7     		b	.L13
 386              	.L30:
  69:../Switch/core/fal/tiger/fal_tiger_init.c ****             regData &= ~(0xff);
 387              		.loc 1 69 13 is_stmt 1 discriminator 1 view .LVU106
  69:../Switch/core/fal/tiger/fal_tiger_init.c ****             regData &= ~(0xff);
 388              		.loc 1 69 13 discriminator 1 view .LVU107
 389 0188 174A     		ldr	r2, .L32+4
 390 018a 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 391 018c 012A     		cmp	r2, #1
 392 018e 83D9     		bls	.L1
  69:../Switch/core/fal/tiger/fal_tiger_init.c ****             regData &= ~(0xff);
 393              		.loc 1 69 13 discriminator 3 view .LVU108
 394              	.LBB6:
  69:../Switch/core/fal/tiger/fal_tiger_init.c ****             regData &= ~(0xff);
 395              		.loc 1 69 13 discriminator 3 view .LVU109
 396 0190 1428     		cmp	r0, #20
 397 0192 A8BF     		it	ge
 398 0194 1423     		movge	r3, #20
 399 0196 1A46     		mov	r2, r3
 400 0198 144B     		ldr	r3, .L32+8
 401 019a 0093     		str	r3, [sp]
 402 019c 144B     		ldr	r3, .L32+12
 403 019e 1549     		ldr	r1, .L32+16
 404 01a0 51F82220 		ldr	r2, [r1, r2, lsl #2]
 405 01a4 1449     		ldr	r1, .L32+20
 406 01a6 8968     		ldr	r1, [r1, #8]
 407 01a8 1448     		ldr	r0, .L32+24
 408              	.LVL43:
  69:../Switch/core/fal/tiger/fal_tiger_init.c ****             regData &= ~(0xff);
 409              		.loc 1 69 13 is_stmt 0 discriminator 3 view .LVU110
 410 01aa FFF7FEFF 		bl	osal_printf
 411              	.LVL44:
 412              	.LBE6:
  69:../Switch/core/fal/tiger/fal_tiger_init.c ****             regData &= ~(0xff);
 413              		.loc 1 69 13 is_stmt 1 discriminator 3 view .LVU111
  69:../Switch/core/fal/tiger/fal_tiger_init.c ****             regData &= ~(0xff);
 414              		.loc 1 69 13 discriminator 3 view .LVU112
  69:../Switch/core/fal/tiger/fal_tiger_init.c ****             regData &= ~(0xff);
 415              		.loc 1 69 13 discriminator 3 view .LVU113
 416 01ae 73E7     		b	.L1
 417              	.LVL45:
 418              	.L31:
  72:../Switch/core/fal/tiger/fal_tiger_init.c ****         }
 419              		.loc 1 72 13 discriminator 1 view .LVU114
  72:../Switch/core/fal/tiger/fal_tiger_init.c ****         }
 420              		.loc 1 72 13 discriminator 1 view .LVU115
 421 01b0 0D4A     		ldr	r2, .L32+4
 422 01b2 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 423 01b4 012A     		cmp	r2, #1
 424 01b6 7FF66FAF 		bls	.L1
  72:../Switch/core/fal/tiger/fal_tiger_init.c ****         }
 425              		.loc 1 72 13 discriminator 3 view .LVU116
 426              	.LBB7:
  72:../Switch/core/fal/tiger/fal_tiger_init.c ****         }
 427              		.loc 1 72 13 discriminator 3 view .LVU117
 428 01ba 1428     		cmp	r0, #20
 429 01bc A8BF     		it	ge
 430 01be 1423     		movge	r3, #20
 431 01c0 1A46     		mov	r2, r3
 432 01c2 0A4B     		ldr	r3, .L32+8
 433 01c4 0093     		str	r3, [sp]
 434 01c6 0F4B     		ldr	r3, .L32+32
 435 01c8 0A49     		ldr	r1, .L32+16
 436 01ca 51F82220 		ldr	r2, [r1, r2, lsl #2]
 437 01ce 0A49     		ldr	r1, .L32+20
 438 01d0 8968     		ldr	r1, [r1, #8]
 439 01d2 0A48     		ldr	r0, .L32+24
 440              	.LVL46:
  72:../Switch/core/fal/tiger/fal_tiger_init.c ****         }
 441              		.loc 1 72 13 is_stmt 0 discriminator 3 view .LVU118
 442 01d4 FFF7FEFF 		bl	osal_printf
 443              	.LVL47:
 444              	.LBE7:
  72:../Switch/core/fal/tiger/fal_tiger_init.c ****         }
 445              		.loc 1 72 13 is_stmt 1 discriminator 3 view .LVU119
  72:../Switch/core/fal/tiger/fal_tiger_init.c ****         }
 446              		.loc 1 72 13 discriminator 3 view .LVU120
  72:../Switch/core/fal/tiger/fal_tiger_init.c ****         }
 447              		.loc 1 72 13 discriminator 3 view .LVU121
 448 01d8 5EE7     		b	.L1
 449              	.LVL48:
 450              	.L29:
  53:../Switch/core/fal/tiger/fal_tiger_init.c ****     {
 451              		.loc 1 53 49 discriminator 2 view .LVU122
 452 01da 08F10108 		add	r8, r8, #1
 453              	.LVL49:
  53:../Switch/core/fal/tiger/fal_tiger_init.c ****     {
 454              		.loc 1 53 49 is_stmt 0 discriminator 2 view .LVU123
 455 01de 15E7     		b	.L2
 456              	.LVL50:
 457              	.L22:
  76:../Switch/core/fal/tiger/fal_tiger_init.c **** }
 458              		.loc 1 76 12 view .LVU124
 459 01e0 0024     		movs	r4, #0
 460 01e2 59E7     		b	.L1
 461              	.L33:
 462              		.align	2
 463              	.L32:
 464 01e4 00000000 		.word	gpSwitchUnit
 465 01e8 00000000 		.word	yt_debug_level
 466 01ec 00000000 		.word	__FUNCTION__.0
 467 01f0 00000000 		.word	.LC0
 468 01f4 00000000 		.word	_yt_errmsg
 469 01f8 00000000 		.word	_yt_prompt_msg
 470 01fc 28000000 		.word	.LC1
 471 0200 40000000 		.word	.LC2
 472 0204 70000000 		.word	.LC3
 473 0208 98000000 		.word	.LC4
 474              		.cfi_endproc
 475              	.LFE5:
 477              		.section	.rodata.fal_tiger_patch_init.str1.4,"aMS",%progbits,1
 478              		.align	2
 479              	.LC5:
 480 0000 68616C5F 		.ascii	"hal_mem32_read(unit, 0x281000+i*8, &regData)\000"
 480      6D656D33 
 480      325F7265 
 480      61642875 
 480      6E69742C 
 481 002d 000000   		.align	2
 482              	.LC6:
 483 0030 68616C5F 		.ascii	"hal_mem32_read(unit, 0x281004+i*8, &regData2)\000"
 483      6D656D33 
 483      325F7265 
 483      61642875 
 483      6E69742C 
 484 005e 0000     		.align	2
 485              	.LC7:
 486 0060 68616C5F 		.ascii	"hal_mem32_write(unit, 0x281000+i*8, regData)\000"
 486      6D656D33 
 486      325F7772 
 486      69746528 
 486      756E6974 
 487 008d 000000   		.align	2
 488              	.LC8:
 489 0090 68616C5F 		.ascii	"hal_mem32_write(unit, 0x281004+i*8, regData2)\000"
 489      6D656D33 
 489      325F7772 
 489      69746528 
 489      756E6974 
 490 00be 0000     		.align	2
 491              	.LC9:
 492 00c0 68616C5F 		.ascii	"hal_mem32_read(unit, 0x2801D0+i*4, &regData)\000"
 492      6D656D33 
 492      325F7265 
 492      61642875 
 492      6E69742C 
 493 00ed 000000   		.align	2
 494              	.LC10:
 495 00f0 68616C5F 		.ascii	"hal_mem32_write(unit, 0x2801D0+i*4, regData)\000"
 495      6D656D33 
 495      325F7772 
 495      69746528 
 495      756E6974 
 496 011d 000000   		.align	2
 497              	.LC11:
 498 0120 68616C5F 		.ascii	"hal_mem32_read(unit, (0x803A0), &regData)\000"
 498      6D656D33 
 498      325F7265 
 498      61642875 
 498      6E69742C 
 499 014a 0000     		.align	2
 500              	.LC12:
 501 014c 68616C5F 		.ascii	"hal_mem32_write(unit, (0x803A0), regData)\000"
 501      6D656D33 
 501      325F7772 
 501      69746528 
 501      756E6974 
 502              		.section	.text.fal_tiger_patch_init,"ax",%progbits
 503              		.align	1
 504              		.syntax unified
 505              		.thumb
 506              		.thumb_func
 508              	fal_tiger_patch_init:
 509              	.LVL51:
 510              	.LFB6:
  78:../Switch/core/fal/tiger/fal_tiger_init.c **** 
  79:../Switch/core/fal/tiger/fal_tiger_init.c **** static yt_ret_t fal_tiger_patch_init(yt_unit_t unit)
  80:../Switch/core/fal/tiger/fal_tiger_init.c **** {
 511              		.loc 1 80 1 is_stmt 1 view -0
 512              		.cfi_startproc
 513              		@ args = 0, pretend = 0, frame = 24
 514              		@ frame_needed = 0, uses_anonymous_args = 0
 515              		.loc 1 80 1 is_stmt 0 view .LVU126
 516 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 517              		.cfi_def_cfa_offset 24
 518              		.cfi_offset 4, -24
 519              		.cfi_offset 5, -20
 520              		.cfi_offset 6, -16
 521              		.cfi_offset 7, -12
 522              		.cfi_offset 8, -8
 523              		.cfi_offset 14, -4
 524 0004 88B0     		sub	sp, sp, #32
 525              		.cfi_def_cfa_offset 56
 526 0006 0546     		mov	r5, r0
  81:../Switch/core/fal/tiger/fal_tiger_init.c ****     uint8_t i;
 527              		.loc 1 81 5 is_stmt 1 view .LVU127
  82:../Switch/core/fal/tiger/fal_tiger_init.c ****     uint32_t regData;
 528              		.loc 1 82 5 view .LVU128
  83:../Switch/core/fal/tiger/fal_tiger_init.c ****     uint32_t regData2;
 529              		.loc 1 83 5 view .LVU129
  84:../Switch/core/fal/tiger/fal_tiger_init.c ****     cmm_err_t ret = CMM_ERR_OK;
 530              		.loc 1 84 5 view .LVU130
 531              	.LVL52:
  85:../Switch/core/fal/tiger/fal_tiger_init.c ****     l2_learn_per_port_ctrln_t l2_learn_per_port_ctrl;
 532              		.loc 1 85 5 view .LVU131
  86:../Switch/core/fal/tiger/fal_tiger_init.c ****     global_ctrl1_t gEntry;
 533              		.loc 1 86 5 view .LVU132
  87:../Switch/core/fal/tiger/fal_tiger_init.c ****     uint32_t ceiling = 0xdc;
 534              		.loc 1 87 5 view .LVU133
  88:../Switch/core/fal/tiger/fal_tiger_init.c **** 
  89:../Switch/core/fal/tiger/fal_tiger_init.c ****     uint8_t intTuneVal[4] = {0xE1, 0xE2, 0xE3, 0xE4};
 535              		.loc 1 89 5 view .LVU134
 536              		.loc 1 89 13 is_stmt 0 view .LVU135
 537 0008 AA4B     		ldr	r3, .L75
 538 000a 0393     		str	r3, [sp, #12]
  90:../Switch/core/fal/tiger/fal_tiger_init.c **** 
  91:../Switch/core/fal/tiger/fal_tiger_init.c **** #ifdef MEM_MODE_CMODEL
  92:../Switch/core/fal/tiger/fal_tiger_init.c ****     return CMM_ERR_OK;
  93:../Switch/core/fal/tiger/fal_tiger_init.c **** #endif
  94:../Switch/core/fal/tiger/fal_tiger_init.c ****     /* flow control */
  95:../Switch/core/fal/tiger/fal_tiger_init.c ****     for(i = 0; i < FAL_MAX_PORT_NUM; i++)
 539              		.loc 1 95 5 is_stmt 1 view .LVU136
 540              	.LVL53:
 541              		.loc 1 95 11 is_stmt 0 view .LVU137
 542 000c 0026     		movs	r6, #0
 543              	.LVL54:
 544              	.L35:
 545              		.loc 1 95 18 is_stmt 1 discriminator 2 view .LVU138
 546 000e 0A2E     		cmp	r6, #10
 547 0010 00F29680 		bhi	.L58
  96:../Switch/core/fal/tiger/fal_tiger_init.c ****     {
  97:../Switch/core/fal/tiger/fal_tiger_init.c ****         CMM_ERR_CHK(HAL_MEM_DIRECT_READ(unit, 0x281000+i*8, &regData), ret);
 548              		.loc 1 97 9 view .LVU139
 549              		.loc 1 97 9 view .LVU140
 550 0014 06F5A027 		add	r7, r6, #327680
 551 0018 07F50077 		add	r7, r7, #512
 552 001c FF00     		lsls	r7, r7, #3
 553 001e 07AA     		add	r2, sp, #28
 554 0020 3946     		mov	r1, r7
 555 0022 2846     		mov	r0, r5
 556 0024 FFF7FEFF 		bl	hal_mem32_read
 557              	.LVL55:
 558 0028 0446     		mov	r4, r0
 559              	.LVL56:
 560              		.loc 1 97 9 is_stmt 0 view .LVU141
 561 002a 10F0FF03 		ands	r3, r0, #255
 562 002e 2FD1     		bne	.L59
 563              		.loc 1 97 9 is_stmt 1 discriminator 2 view .LVU142
  98:../Switch/core/fal/tiger/fal_tiger_init.c ****         CMM_ERR_CHK(HAL_MEM_DIRECT_READ(unit, 0x281004+i*8, &regData2), ret);
 564              		.loc 1 98 9 discriminator 2 view .LVU143
 565              		.loc 1 98 9 discriminator 2 view .LVU144
 566 0030 A14B     		ldr	r3, .L75+4
 567 0032 03EBC608 		add	r8, r3, r6, lsl #3
 568 0036 06AA     		add	r2, sp, #24
 569 0038 4146     		mov	r1, r8
 570 003a 2846     		mov	r0, r5
 571              	.LVL57:
 572              		.loc 1 98 9 is_stmt 0 discriminator 2 view .LVU145
 573 003c FFF7FEFF 		bl	hal_mem32_read
 574              	.LVL58:
 575 0040 0446     		mov	r4, r0
 576              	.LVL59:
 577              		.loc 1 98 9 discriminator 2 view .LVU146
 578 0042 10F0FF03 		ands	r3, r0, #255
 579 0046 39D1     		bne	.L60
 580              		.loc 1 98 9 is_stmt 1 discriminator 2 view .LVU147
  99:../Switch/core/fal/tiger/fal_tiger_init.c ****         regData &= ~(0x1ff | (0x7 << 29));
 581              		.loc 1 99 9 discriminator 2 view .LVU148
 582              		.loc 1 99 17 is_stmt 0 discriminator 2 view .LVU149
 583 0048 9C4A     		ldr	r2, .L75+8
 584 004a 079B     		ldr	r3, [sp, #28]
 585 004c 1A40     		ands	r2, r2, r3
 586 004e 0792     		str	r2, [sp, #28]
 100:../Switch/core/fal/tiger/fal_tiger_init.c ****         regData2 &= ~(0xff);
 587              		.loc 1 100 9 is_stmt 1 discriminator 2 view .LVU150
 588              		.loc 1 100 18 is_stmt 0 discriminator 2 view .LVU151
 589 0050 069B     		ldr	r3, [sp, #24]
 590 0052 23F0FF03 		bic	r3, r3, #255
 591 0056 0693     		str	r3, [sp, #24]
 101:../Switch/core/fal/tiger/fal_tiger_init.c ****         regData |= ((0x4b & 0x1ff) | ((ceiling & 0x7) << 29));
 592              		.loc 1 101 9 is_stmt 1 discriminator 2 view .LVU152
 593              		.loc 1 101 17 is_stmt 0 discriminator 2 view .LVU153
 594 0058 42F00042 		orr	r2, r2, #-2147483648
 595 005c 42F04B02 		orr	r2, r2, #75
 596 0060 0792     		str	r2, [sp, #28]
 102:../Switch/core/fal/tiger/fal_tiger_init.c ****         regData2 |= ((ceiling >> 3) & 0xff);
 597              		.loc 1 102 9 is_stmt 1 discriminator 2 view .LVU154
 598              		.loc 1 102 18 is_stmt 0 discriminator 2 view .LVU155
 599 0062 43F01B03 		orr	r3, r3, #27
 600 0066 0693     		str	r3, [sp, #24]
 103:../Switch/core/fal/tiger/fal_tiger_init.c ****         CMM_ERR_CHK(HAL_MEM_DIRECT_WRITE(unit, 0x281000+i*8, regData), ret);
 601              		.loc 1 103 9 is_stmt 1 discriminator 2 view .LVU156
 602              		.loc 1 103 9 discriminator 2 view .LVU157
 603 0068 3946     		mov	r1, r7
 604 006a 2846     		mov	r0, r5
 605              	.LVL60:
 606              		.loc 1 103 9 is_stmt 0 discriminator 2 view .LVU158
 607 006c FFF7FEFF 		bl	hal_mem32_write
 608              	.LVL61:
 609 0070 0446     		mov	r4, r0
 610              	.LVL62:
 611              		.loc 1 103 9 discriminator 2 view .LVU159
 612 0072 10F0FF03 		ands	r3, r0, #255
 613 0076 37D1     		bne	.L61
 614              		.loc 1 103 9 is_stmt 1 discriminator 2 view .LVU160
 104:../Switch/core/fal/tiger/fal_tiger_init.c ****         CMM_ERR_CHK(HAL_MEM_DIRECT_WRITE(unit, 0x281004+i*8, regData2), ret);
 615              		.loc 1 104 9 discriminator 2 view .LVU161
 616              		.loc 1 104 9 discriminator 2 view .LVU162
 617 0078 069A     		ldr	r2, [sp, #24]
 618 007a 4146     		mov	r1, r8
 619 007c 2846     		mov	r0, r5
 620              	.LVL63:
 621              		.loc 1 104 9 is_stmt 0 discriminator 2 view .LVU163
 622 007e FFF7FEFF 		bl	hal_mem32_write
 623              	.LVL64:
 624 0082 0446     		mov	r4, r0
 625              	.LVL65:
 626              		.loc 1 104 9 discriminator 2 view .LVU164
 627 0084 10F0FF03 		ands	r3, r0, #255
 628 0088 44D1     		bne	.L62
 629              		.loc 1 104 9 is_stmt 1 discriminator 2 view .LVU165
  95:../Switch/core/fal/tiger/fal_tiger_init.c ****     {
 630              		.loc 1 95 39 discriminator 2 view .LVU166
 631 008a 0136     		adds	r6, r6, #1
 632              	.LVL66:
  95:../Switch/core/fal/tiger/fal_tiger_init.c ****     {
 633              		.loc 1 95 39 is_stmt 0 discriminator 2 view .LVU167
 634 008c F6B2     		uxtb	r6, r6
 635              	.LVL67:
  95:../Switch/core/fal/tiger/fal_tiger_init.c ****     {
 636              		.loc 1 95 39 discriminator 2 view .LVU168
 637 008e BEE7     		b	.L35
 638              	.L59:
  97:../Switch/core/fal/tiger/fal_tiger_init.c ****         CMM_ERR_CHK(HAL_MEM_DIRECT_READ(unit, 0x281004+i*8, &regData2), ret);
 639              		.loc 1 97 9 is_stmt 1 discriminator 1 view .LVU169
  97:../Switch/core/fal/tiger/fal_tiger_init.c ****         CMM_ERR_CHK(HAL_MEM_DIRECT_READ(unit, 0x281004+i*8, &regData2), ret);
 640              		.loc 1 97 9 discriminator 1 view .LVU170
 641 0090 8B4A     		ldr	r2, .L75+12
 642 0092 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 643 0094 012A     		cmp	r2, #1
 644 0096 01D8     		bhi	.L63
 645              	.LVL68:
 646              	.L37:
  97:../Switch/core/fal/tiger/fal_tiger_init.c ****         CMM_ERR_CHK(HAL_MEM_DIRECT_READ(unit, 0x281004+i*8, &regData2), ret);
 647              		.loc 1 97 9 discriminator 5 view .LVU171
  97:../Switch/core/fal/tiger/fal_tiger_init.c ****         CMM_ERR_CHK(HAL_MEM_DIRECT_READ(unit, 0x281004+i*8, &regData2), ret);
 648              		.loc 1 97 9 discriminator 5 view .LVU172
  97:../Switch/core/fal/tiger/fal_tiger_init.c ****         CMM_ERR_CHK(HAL_MEM_DIRECT_READ(unit, 0x281004+i*8, &regData2), ret);
 649              		.loc 1 97 9 discriminator 5 view .LVU173
 650 0098 E0B2     		uxtb	r0, r4
 651 009a 01E1     		b	.L34
 652              	.LVL69:
 653              	.L63:
  97:../Switch/core/fal/tiger/fal_tiger_init.c ****         CMM_ERR_CHK(HAL_MEM_DIRECT_READ(unit, 0x281004+i*8, &regData2), ret);
 654              		.loc 1 97 9 discriminator 3 view .LVU174
 655              	.LBB8:
  97:../Switch/core/fal/tiger/fal_tiger_init.c ****         CMM_ERR_CHK(HAL_MEM_DIRECT_READ(unit, 0x281004+i*8, &regData2), ret);
 656              		.loc 1 97 9 discriminator 3 view .LVU175
 657 009c 142B     		cmp	r3, #20
 658 009e 28BF     		it	cs
 659 00a0 1423     		movcs	r3, #20
 660 00a2 1A46     		mov	r2, r3
 661 00a4 874B     		ldr	r3, .L75+16
 662 00a6 0093     		str	r3, [sp]
 663 00a8 874B     		ldr	r3, .L75+20
 664 00aa 8849     		ldr	r1, .L75+24
 665 00ac 51F82220 		ldr	r2, [r1, r2, lsl #2]
 666 00b0 8749     		ldr	r1, .L75+28
 667 00b2 8968     		ldr	r1, [r1, #8]
 668 00b4 8748     		ldr	r0, .L75+32
 669              	.LVL70:
  97:../Switch/core/fal/tiger/fal_tiger_init.c ****         CMM_ERR_CHK(HAL_MEM_DIRECT_READ(unit, 0x281004+i*8, &regData2), ret);
 670              		.loc 1 97 9 is_stmt 0 discriminator 3 view .LVU176
 671 00b6 FFF7FEFF 		bl	osal_printf
 672              	.LVL71:
 673 00ba EDE7     		b	.L37
 674              	.LVL72:
 675              	.L60:
  97:../Switch/core/fal/tiger/fal_tiger_init.c ****         CMM_ERR_CHK(HAL_MEM_DIRECT_READ(unit, 0x281004+i*8, &regData2), ret);
 676              		.loc 1 97 9 discriminator 3 view .LVU177
 677              	.LBE8:
  98:../Switch/core/fal/tiger/fal_tiger_init.c ****         regData &= ~(0x1ff | (0x7 << 29));
 678              		.loc 1 98 9 is_stmt 1 discriminator 1 view .LVU178
  98:../Switch/core/fal/tiger/fal_tiger_init.c ****         regData &= ~(0x1ff | (0x7 << 29));
 679              		.loc 1 98 9 discriminator 1 view .LVU179
 680 00bc 804A     		ldr	r2, .L75+12
 681 00be 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 682 00c0 012A     		cmp	r2, #1
 683 00c2 01D8     		bhi	.L64
 684              	.LVL73:
 685              	.L40:
  98:../Switch/core/fal/tiger/fal_tiger_init.c ****         regData &= ~(0x1ff | (0x7 << 29));
 686              		.loc 1 98 9 discriminator 5 view .LVU180
  98:../Switch/core/fal/tiger/fal_tiger_init.c ****         regData &= ~(0x1ff | (0x7 << 29));
 687              		.loc 1 98 9 discriminator 5 view .LVU181
  98:../Switch/core/fal/tiger/fal_tiger_init.c ****         regData &= ~(0x1ff | (0x7 << 29));
 688              		.loc 1 98 9 discriminator 5 view .LVU182
 689 00c4 E0B2     		uxtb	r0, r4
 690 00c6 EBE0     		b	.L34
 691              	.LVL74:
 692              	.L64:
  98:../Switch/core/fal/tiger/fal_tiger_init.c ****         regData &= ~(0x1ff | (0x7 << 29));
 693              		.loc 1 98 9 discriminator 3 view .LVU183
 694              	.LBB9:
  98:../Switch/core/fal/tiger/fal_tiger_init.c ****         regData &= ~(0x1ff | (0x7 << 29));
 695              		.loc 1 98 9 discriminator 3 view .LVU184
 696 00c8 142B     		cmp	r3, #20
 697 00ca 28BF     		it	cs
 698 00cc 1423     		movcs	r3, #20
 699 00ce 1A46     		mov	r2, r3
 700 00d0 7C4B     		ldr	r3, .L75+16
 701 00d2 0093     		str	r3, [sp]
 702 00d4 804B     		ldr	r3, .L75+36
 703 00d6 7D49     		ldr	r1, .L75+24
 704 00d8 51F82220 		ldr	r2, [r1, r2, lsl #2]
 705 00dc 7C49     		ldr	r1, .L75+28
 706 00de 8968     		ldr	r1, [r1, #8]
 707 00e0 7C48     		ldr	r0, .L75+32
 708              	.LVL75:
  98:../Switch/core/fal/tiger/fal_tiger_init.c ****         regData &= ~(0x1ff | (0x7 << 29));
 709              		.loc 1 98 9 is_stmt 0 discriminator 3 view .LVU185
 710 00e2 FFF7FEFF 		bl	osal_printf
 711              	.LVL76:
 712 00e6 EDE7     		b	.L40
 713              	.LVL77:
 714              	.L61:
  98:../Switch/core/fal/tiger/fal_tiger_init.c ****         regData &= ~(0x1ff | (0x7 << 29));
 715              		.loc 1 98 9 discriminator 3 view .LVU186
 716              	.LBE9:
 103:../Switch/core/fal/tiger/fal_tiger_init.c ****         CMM_ERR_CHK(HAL_MEM_DIRECT_WRITE(unit, 0x281004+i*8, regData2), ret);
 717              		.loc 1 103 9 is_stmt 1 discriminator 1 view .LVU187
 103:../Switch/core/fal/tiger/fal_tiger_init.c ****         CMM_ERR_CHK(HAL_MEM_DIRECT_WRITE(unit, 0x281004+i*8, regData2), ret);
 718              		.loc 1 103 9 discriminator 1 view .LVU188
 719 00e8 754A     		ldr	r2, .L75+12
 720 00ea 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 721 00ec 012A     		cmp	r2, #1
 722 00ee 01D8     		bhi	.L65
 723              	.LVL78:
 724              	.L42:
 103:../Switch/core/fal/tiger/fal_tiger_init.c ****         CMM_ERR_CHK(HAL_MEM_DIRECT_WRITE(unit, 0x281004+i*8, regData2), ret);
 725              		.loc 1 103 9 discriminator 5 view .LVU189
 103:../Switch/core/fal/tiger/fal_tiger_init.c ****         CMM_ERR_CHK(HAL_MEM_DIRECT_WRITE(unit, 0x281004+i*8, regData2), ret);
 726              		.loc 1 103 9 discriminator 5 view .LVU190
 103:../Switch/core/fal/tiger/fal_tiger_init.c ****         CMM_ERR_CHK(HAL_MEM_DIRECT_WRITE(unit, 0x281004+i*8, regData2), ret);
 727              		.loc 1 103 9 discriminator 5 view .LVU191
 728 00f0 E0B2     		uxtb	r0, r4
 729 00f2 D5E0     		b	.L34
 730              	.LVL79:
 731              	.L65:
 103:../Switch/core/fal/tiger/fal_tiger_init.c ****         CMM_ERR_CHK(HAL_MEM_DIRECT_WRITE(unit, 0x281004+i*8, regData2), ret);
 732              		.loc 1 103 9 discriminator 3 view .LVU192
 733              	.LBB10:
 103:../Switch/core/fal/tiger/fal_tiger_init.c ****         CMM_ERR_CHK(HAL_MEM_DIRECT_WRITE(unit, 0x281004+i*8, regData2), ret);
 734              		.loc 1 103 9 discriminator 3 view .LVU193
 735 00f4 142B     		cmp	r3, #20
 736 00f6 28BF     		it	cs
 737 00f8 1423     		movcs	r3, #20
 738 00fa 1A46     		mov	r2, r3
 739 00fc 714B     		ldr	r3, .L75+16
 740 00fe 0093     		str	r3, [sp]
 741 0100 764B     		ldr	r3, .L75+40
 742 0102 7249     		ldr	r1, .L75+24
 743 0104 51F82220 		ldr	r2, [r1, r2, lsl #2]
 744 0108 7149     		ldr	r1, .L75+28
 745 010a 8968     		ldr	r1, [r1, #8]
 746 010c 7148     		ldr	r0, .L75+32
 747              	.LVL80:
 103:../Switch/core/fal/tiger/fal_tiger_init.c ****         CMM_ERR_CHK(HAL_MEM_DIRECT_WRITE(unit, 0x281004+i*8, regData2), ret);
 748              		.loc 1 103 9 is_stmt 0 discriminator 3 view .LVU194
 749 010e FFF7FEFF 		bl	osal_printf
 750              	.LVL81:
 751 0112 EDE7     		b	.L42
 752              	.LVL82:
 753              	.L62:
 103:../Switch/core/fal/tiger/fal_tiger_init.c ****         CMM_ERR_CHK(HAL_MEM_DIRECT_WRITE(unit, 0x281004+i*8, regData2), ret);
 754              		.loc 1 103 9 discriminator 3 view .LVU195
 755              	.LBE10:
 756              		.loc 1 104 9 is_stmt 1 discriminator 1 view .LVU196
 757              		.loc 1 104 9 discriminator 1 view .LVU197
 758 0114 6A4A     		ldr	r2, .L75+12
 759 0116 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 760 0118 012A     		cmp	r2, #1
 761 011a 01D8     		bhi	.L66
 762              	.LVL83:
 763              	.L44:
 764              		.loc 1 104 9 discriminator 5 view .LVU198
 765              		.loc 1 104 9 discriminator 5 view .LVU199
 766              		.loc 1 104 9 discriminator 5 view .LVU200
 767 011c E0B2     		uxtb	r0, r4
 768 011e BFE0     		b	.L34
 769              	.LVL84:
 770              	.L66:
 771              		.loc 1 104 9 discriminator 3 view .LVU201
 772              	.LBB11:
 773              		.loc 1 104 9 discriminator 3 view .LVU202
 774 0120 142B     		cmp	r3, #20
 775 0122 28BF     		it	cs
 776 0124 1423     		movcs	r3, #20
 777 0126 1A46     		mov	r2, r3
 778 0128 664B     		ldr	r3, .L75+16
 779 012a 0093     		str	r3, [sp]
 780 012c 6C4B     		ldr	r3, .L75+44
 781 012e 6749     		ldr	r1, .L75+24
 782 0130 51F82220 		ldr	r2, [r1, r2, lsl #2]
 783 0134 6649     		ldr	r1, .L75+28
 784 0136 8968     		ldr	r1, [r1, #8]
 785 0138 6648     		ldr	r0, .L75+32
 786              	.LVL85:
 787              		.loc 1 104 9 is_stmt 0 discriminator 3 view .LVU203
 788 013a FFF7FEFF 		bl	osal_printf
 789              	.LVL86:
 790 013e EDE7     		b	.L44
 791              	.LVL87:
 792              	.L58:
 793              		.loc 1 104 9 discriminator 3 view .LVU204
 794              	.LBE11:
 105:../Switch/core/fal/tiger/fal_tiger_init.c ****     }
 106:../Switch/core/fal/tiger/fal_tiger_init.c ****     for(i = 0; i < 4; i++)
 795              		.loc 1 106 11 view .LVU205
 796 0140 0026     		movs	r6, #0
 797              	.LVL88:
 798              		.loc 1 106 11 view .LVU206
 799 0142 34E0     		b	.L46
 800              	.LVL89:
 801              	.L69:
 107:../Switch/core/fal/tiger/fal_tiger_init.c ****     {
 108:../Switch/core/fal/tiger/fal_tiger_init.c ****         if (CAL_SWCHIP_MODEL(unit) == YT_SW_MODEL_9215)
 109:../Switch/core/fal/tiger/fal_tiger_init.c ****         {
 110:../Switch/core/fal/tiger/fal_tiger_init.c ****             CMM_ERR_CHK(HAL_MEM_DIRECT_READ(unit, 0x2801D0+i*4, &regData), ret);
 802              		.loc 1 110 13 is_stmt 1 discriminator 1 view .LVU207
 803              		.loc 1 110 13 discriminator 1 view .LVU208
 804 0144 5E4A     		ldr	r2, .L75+12
 805 0146 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 806 0148 012A     		cmp	r2, #1
 807 014a 01D8     		bhi	.L67
 808              	.LVL90:
 809              	.L49:
 810              		.loc 1 110 13 discriminator 5 view .LVU209
 811              		.loc 1 110 13 discriminator 5 view .LVU210
 812              		.loc 1 110 13 discriminator 5 view .LVU211
 813 014c E0B2     		uxtb	r0, r4
 814 014e A7E0     		b	.L34
 815              	.LVL91:
 816              	.L67:
 817              		.loc 1 110 13 discriminator 3 view .LVU212
 818              	.LBB12:
 819              		.loc 1 110 13 discriminator 3 view .LVU213
 820 0150 142B     		cmp	r3, #20
 821 0152 28BF     		it	cs
 822 0154 1423     		movcs	r3, #20
 823 0156 1A46     		mov	r2, r3
 824 0158 5A4B     		ldr	r3, .L75+16
 825 015a 0093     		str	r3, [sp]
 826 015c 614B     		ldr	r3, .L75+48
 827 015e 5B49     		ldr	r1, .L75+24
 828 0160 51F82220 		ldr	r2, [r1, r2, lsl #2]
 829 0164 5A49     		ldr	r1, .L75+28
 830 0166 8968     		ldr	r1, [r1, #8]
 831 0168 5A48     		ldr	r0, .L75+32
 832              	.LVL92:
 833              		.loc 1 110 13 is_stmt 0 discriminator 3 view .LVU214
 834 016a FFF7FEFF 		bl	osal_printf
 835              	.LVL93:
 836 016e EDE7     		b	.L49
 837              	.LVL94:
 838              	.L70:
 839              		.loc 1 110 13 discriminator 3 view .LVU215
 840              	.LBE12:
 111:../Switch/core/fal/tiger/fal_tiger_init.c ****             regData &= ~(0x3ff);
 112:../Switch/core/fal/tiger/fal_tiger_init.c ****             regData |= (0x14a & 0x3ff);
 113:../Switch/core/fal/tiger/fal_tiger_init.c ****             CMM_ERR_CHK(HAL_MEM_DIRECT_WRITE(unit, 0x2801D0+i*4, regData), ret);
 841              		.loc 1 113 13 is_stmt 1 discriminator 3 view .LVU216
 842              	.LBB13:
 843              		.loc 1 113 13 discriminator 3 view .LVU217
 844 0170 142B     		cmp	r3, #20
 845 0172 28BF     		it	cs
 846 0174 1423     		movcs	r3, #20
 847 0176 1A46     		mov	r2, r3
 848 0178 524B     		ldr	r3, .L75+16
 849 017a 0093     		str	r3, [sp]
 850 017c 5A4B     		ldr	r3, .L75+52
 851 017e 5349     		ldr	r1, .L75+24
 852 0180 51F82220 		ldr	r2, [r1, r2, lsl #2]
 853 0184 5249     		ldr	r1, .L75+28
 854 0186 8968     		ldr	r1, [r1, #8]
 855 0188 5248     		ldr	r0, .L75+32
 856              	.LVL95:
 857              		.loc 1 113 13 is_stmt 0 discriminator 3 view .LVU218
 858 018a FFF7FEFF 		bl	osal_printf
 859              	.LVL96:
 860 018e 38E0     		b	.L50
 861              	.LVL97:
 862              	.L47:
 863              		.loc 1 113 13 discriminator 3 view .LVU219
 864              	.LBE13:
 865              		.loc 1 113 13 is_stmt 1 discriminator 2 view .LVU220
 114:../Switch/core/fal/tiger/fal_tiger_init.c ****         }
 115:../Switch/core/fal/tiger/fal_tiger_init.c ****         HAL_MEM_DIRECT_WRITE(unit, 0x180904+i*4, intTuneVal[i]);
 866              		.loc 1 115 9 discriminator 2 view .LVU221
 867 0190 06F5C021 		add	r1, r6, #393216
 868 0194 01F24121 		addw	r1, r1, #577
 869 0198 06F12003 		add	r3, r6, #32
 870 019c 6B44     		add	r3, sp, r3
 871 019e 13F8142C 		ldrb	r2, [r3, #-20]	@ zero_extendqisi2
 872 01a2 8900     		lsls	r1, r1, #2
 873 01a4 2846     		mov	r0, r5
 874 01a6 FFF7FEFF 		bl	hal_mem32_write
 875              	.LVL98:
 106:../Switch/core/fal/tiger/fal_tiger_init.c ****     {
 876              		.loc 1 106 24 discriminator 2 view .LVU222
 877 01aa 0136     		adds	r6, r6, #1
 878              	.LVL99:
 106:../Switch/core/fal/tiger/fal_tiger_init.c ****     {
 879              		.loc 1 106 24 is_stmt 0 discriminator 2 view .LVU223
 880 01ac F6B2     		uxtb	r6, r6
 881              	.LVL100:
 882              	.L46:
 106:../Switch/core/fal/tiger/fal_tiger_init.c ****     {
 883              		.loc 1 106 18 is_stmt 1 discriminator 2 view .LVU224
 884 01ae 032E     		cmp	r6, #3
 885 01b0 29D8     		bhi	.L68
 108:../Switch/core/fal/tiger/fal_tiger_init.c ****         {
 886              		.loc 1 108 9 view .LVU225
 108:../Switch/core/fal/tiger/fal_tiger_init.c ****         {
 887              		.loc 1 108 13 is_stmt 0 view .LVU226
 888 01b2 4E4B     		ldr	r3, .L75+56
 889 01b4 53F82530 		ldr	r3, [r3, r5, lsl #2]
 890 01b8 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 108:../Switch/core/fal/tiger/fal_tiger_init.c ****         {
 891              		.loc 1 108 12 view .LVU227
 892 01ba 002B     		cmp	r3, #0
 893 01bc E8D1     		bne	.L47
 110:../Switch/core/fal/tiger/fal_tiger_init.c ****             regData &= ~(0x3ff);
 894              		.loc 1 110 13 is_stmt 1 view .LVU228
 110:../Switch/core/fal/tiger/fal_tiger_init.c ****             regData &= ~(0x3ff);
 895              		.loc 1 110 13 view .LVU229
 896 01be 06F52021 		add	r1, r6, #655360
 897 01c2 7431     		adds	r1, r1, #116
 898 01c4 8F00     		lsls	r7, r1, #2
 899 01c6 07AA     		add	r2, sp, #28
 900 01c8 3946     		mov	r1, r7
 901 01ca 2846     		mov	r0, r5
 902 01cc FFF7FEFF 		bl	hal_mem32_read
 903              	.LVL101:
 904 01d0 0446     		mov	r4, r0
 905              	.LVL102:
 110:../Switch/core/fal/tiger/fal_tiger_init.c ****             regData &= ~(0x3ff);
 906              		.loc 1 110 13 is_stmt 0 view .LVU230
 907 01d2 10F0FF03 		ands	r3, r0, #255
 908 01d6 B5D1     		bne	.L69
 110:../Switch/core/fal/tiger/fal_tiger_init.c ****             regData &= ~(0x3ff);
 909              		.loc 1 110 13 is_stmt 1 discriminator 2 view .LVU231
 111:../Switch/core/fal/tiger/fal_tiger_init.c ****             regData |= (0x14a & 0x3ff);
 910              		.loc 1 111 13 discriminator 2 view .LVU232
 111:../Switch/core/fal/tiger/fal_tiger_init.c ****             regData |= (0x14a & 0x3ff);
 911              		.loc 1 111 21 is_stmt 0 discriminator 2 view .LVU233
 912 01d8 079A     		ldr	r2, [sp, #28]
 913 01da 22F47F72 		bic	r2, r2, #1020
 914 01de 22F00302 		bic	r2, r2, #3
 915 01e2 0792     		str	r2, [sp, #28]
 112:../Switch/core/fal/tiger/fal_tiger_init.c ****             CMM_ERR_CHK(HAL_MEM_DIRECT_WRITE(unit, 0x2801D0+i*4, regData), ret);
 916              		.loc 1 112 13 is_stmt 1 discriminator 2 view .LVU234
 112:../Switch/core/fal/tiger/fal_tiger_init.c ****             CMM_ERR_CHK(HAL_MEM_DIRECT_WRITE(unit, 0x2801D0+i*4, regData), ret);
 917              		.loc 1 112 21 is_stmt 0 discriminator 2 view .LVU235
 918 01e4 42F4A572 		orr	r2, r2, #330
 919 01e8 0792     		str	r2, [sp, #28]
 113:../Switch/core/fal/tiger/fal_tiger_init.c ****         }
 920              		.loc 1 113 13 is_stmt 1 discriminator 2 view .LVU236
 113:../Switch/core/fal/tiger/fal_tiger_init.c ****         }
 921              		.loc 1 113 13 discriminator 2 view .LVU237
 922 01ea 3946     		mov	r1, r7
 923 01ec 2846     		mov	r0, r5
 924              	.LVL103:
 113:../Switch/core/fal/tiger/fal_tiger_init.c ****         }
 925              		.loc 1 113 13 is_stmt 0 discriminator 2 view .LVU238
 926 01ee FFF7FEFF 		bl	hal_mem32_write
 927              	.LVL104:
 928 01f2 0446     		mov	r4, r0
 929              	.LVL105:
 113:../Switch/core/fal/tiger/fal_tiger_init.c ****         }
 930              		.loc 1 113 13 discriminator 2 view .LVU239
 931 01f4 10F0FF03 		ands	r3, r0, #255
 932 01f8 CAD0     		beq	.L47
 113:../Switch/core/fal/tiger/fal_tiger_init.c ****         }
 933              		.loc 1 113 13 is_stmt 1 discriminator 1 view .LVU240
 113:../Switch/core/fal/tiger/fal_tiger_init.c ****         }
 934              		.loc 1 113 13 discriminator 1 view .LVU241
 935 01fa 314A     		ldr	r2, .L75+12
 936 01fc 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 937 01fe 012A     		cmp	r2, #1
 938 0200 B6D8     		bhi	.L70
 939              	.LVL106:
 940              	.L50:
 113:../Switch/core/fal/tiger/fal_tiger_init.c ****         }
 941              		.loc 1 113 13 discriminator 5 view .LVU242
 113:../Switch/core/fal/tiger/fal_tiger_init.c ****         }
 942              		.loc 1 113 13 discriminator 5 view .LVU243
 113:../Switch/core/fal/tiger/fal_tiger_init.c ****         }
 943              		.loc 1 113 13 discriminator 5 view .LVU244
 944 0202 E0B2     		uxtb	r0, r4
 945 0204 4CE0     		b	.L34
 946              	.LVL107:
 947              	.L68:
 116:../Switch/core/fal/tiger/fal_tiger_init.c ****     }
 117:../Switch/core/fal/tiger/fal_tiger_init.c **** 
 118:../Switch/core/fal/tiger/fal_tiger_init.c **** #if defined(BOARD_YT9215RB_YT8531_DEMO) || defined(BOARD_YT9215S_YT8531_FIB_DEMO)
 119:../Switch/core/fal/tiger/fal_tiger_init.c ****     /*select mdio grp1 pin*/
 120:../Switch/core/fal/tiger/fal_tiger_init.c ****     HAL_MEM_DIRECT_READ(unit, 0x80358, &regData);
 121:../Switch/core/fal/tiger/fal_tiger_init.c ****     regData |= (1 << 2);
 122:../Switch/core/fal/tiger/fal_tiger_init.c ****     HAL_MEM_DIRECT_WRITE(unit, 0x80358, regData);
 123:../Switch/core/fal/tiger/fal_tiger_init.c **** #endif
 124:../Switch/core/fal/tiger/fal_tiger_init.c **** 
 125:../Switch/core/fal/tiger/fal_tiger_init.c ****     /*disable internal cpu port learn fdb*/
 126:../Switch/core/fal/tiger/fal_tiger_init.c ****     HAL_TBL_REG_READ(unit, L2_LEARN_PER_PORT_CTRLNm, FAL_INTERNAL_CPU_MACID, sizeof(l2_learn_per_po
 948              		.loc 1 126 5 view .LVU245
 949 0206 05AC     		add	r4, sp, #20
 950 0208 0094     		str	r4, [sp]
 951 020a 0423     		movs	r3, #4
 952 020c 0A22     		movs	r2, #10
 953 020e 7C21     		movs	r1, #124
 954 0210 2846     		mov	r0, r5
 955 0212 FFF7FEFF 		bl	hal_table_reg_read
 956              	.LVL108:
 127:../Switch/core/fal/tiger/fal_tiger_init.c ****     HAL_FIELD_SET(L2_LEARN_PER_PORT_CTRLNm, L2_LEARN_PER_PORT_CTRLN_LEARN_DISABLEf, &l2_learn_per_p
 957              		.loc 1 127 5 view .LVU246
 958 0216 0123     		movs	r3, #1
 959 0218 2246     		mov	r2, r4
 960 021a 0521     		movs	r1, #5
 961 021c 7C20     		movs	r0, #124
 962 021e FFF7FEFF 		bl	hal_tbl_reg_field_set
 963              	.LVL109:
 128:../Switch/core/fal/tiger/fal_tiger_init.c ****     HAL_TBL_REG_WRITE(unit, L2_LEARN_PER_PORT_CTRLNm, FAL_INTERNAL_CPU_MACID, sizeof(l2_learn_per_p
 964              		.loc 1 128 5 view .LVU247
 965 0222 0094     		str	r4, [sp]
 966 0224 0423     		movs	r3, #4
 967 0226 0A22     		movs	r2, #10
 968 0228 7C21     		movs	r1, #124
 969 022a 2846     		mov	r0, r5
 970 022c FFF7FEFF 		bl	hal_table_reg_write
 971              	.LVL110:
 129:../Switch/core/fal/tiger/fal_tiger_init.c **** 
 130:../Switch/core/fal/tiger/fal_tiger_init.c ****     HAL_MEM_DIRECT_READ(unit, (0x80008), &regData);
 972              		.loc 1 130 5 view .LVU248
 973 0230 07AA     		add	r2, sp, #28
 974 0232 4FF00811 		mov	r1, #524296
 975 0236 2846     		mov	r0, r5
 976 0238 FFF7FEFF 		bl	hal_mem32_read
 977              	.LVL111:
 131:../Switch/core/fal/tiger/fal_tiger_init.c ****     HAL_TBL_REG_READ(unit, GLOBAL_CTRL1m, 0, sizeof(global_ctrl1_t), &gEntry);
 978              		.loc 1 131 5 view .LVU249
 979 023c 04AC     		add	r4, sp, #16
 980 023e 0094     		str	r4, [sp]
 981 0240 0423     		movs	r3, #4
 982 0242 0022     		movs	r2, #0
 983 0244 0121     		movs	r1, #1
 984 0246 2846     		mov	r0, r5
 985 0248 FFF7FEFF 		bl	hal_table_reg_read
 986              	.LVL112:
 132:../Switch/core/fal/tiger/fal_tiger_init.c ****     HAL_FIELD_SET(GLOBAL_CTRL1m, GLOBAL_CTRL1_ACL_ENf, &gEntry, YT_ENABLE);
 987              		.loc 1 132 5 view .LVU250
 988 024c 0123     		movs	r3, #1
 989 024e 2246     		mov	r2, r4
 990 0250 0221     		movs	r1, #2
 991 0252 1846     		mov	r0, r3
 992 0254 FFF7FEFF 		bl	hal_tbl_reg_field_set
 993              	.LVL113:
 133:../Switch/core/fal/tiger/fal_tiger_init.c ****     if (0x1 == (regData&0x0ffff))
 994              		.loc 1 133 5 view .LVU251
 995              		.loc 1 133 24 is_stmt 0 view .LVU252
 996 0258 BDF81C30 		ldrh	r3, [sp, #28]
 997              		.loc 1 133 8 view .LVU253
 998 025c 012B     		cmp	r3, #1
 999 025e 22D0     		beq	.L71
 1000              	.L52:
 134:../Switch/core/fal/tiger/fal_tiger_init.c ****     {
 135:../Switch/core/fal/tiger/fal_tiger_init.c ****         HAL_FIELD_SET(GLOBAL_CTRL1m, GLOBAL_CTRL1_AC_ENf, &gEntry, YT_ENABLE);
 136:../Switch/core/fal/tiger/fal_tiger_init.c ****     }
 137:../Switch/core/fal/tiger/fal_tiger_init.c ****     HAL_TBL_REG_WRITE(unit, GLOBAL_CTRL1m, 0, sizeof(global_ctrl1_t), &gEntry);
 1001              		.loc 1 137 5 is_stmt 1 view .LVU254
 1002 0260 04AB     		add	r3, sp, #16
 1003 0262 0093     		str	r3, [sp]
 1004 0264 0423     		movs	r3, #4
 1005 0266 0022     		movs	r2, #0
 1006 0268 0121     		movs	r1, #1
 1007 026a 2846     		mov	r0, r5
 1008 026c FFF7FEFF 		bl	hal_table_reg_write
 1009              	.LVL114:
 138:../Switch/core/fal/tiger/fal_tiger_init.c **** 
 139:../Switch/core/fal/tiger/fal_tiger_init.c ****     /*
 140:../Switch/core/fal/tiger/fal_tiger_init.c ****     * disable sds intf,will be enabled when config sds mode
 141:../Switch/core/fal/tiger/fal_tiger_init.c ****     * set to mdio access mode
 142:../Switch/core/fal/tiger/fal_tiger_init.c ****     */
 143:../Switch/core/fal/tiger/fal_tiger_init.c ****     HAL_MEM_DIRECT_READ(unit, (0x80028), &regData);
 1010              		.loc 1 143 5 view .LVU255
 1011 0270 1F4C     		ldr	r4, .L75+60
 1012 0272 07AA     		add	r2, sp, #28
 1013 0274 2146     		mov	r1, r4
 1014 0276 2846     		mov	r0, r5
 1015 0278 FFF7FEFF 		bl	hal_mem32_read
 1016              	.LVL115:
 144:../Switch/core/fal/tiger/fal_tiger_init.c ****     regData &= ~(0x43<<0);
 1017              		.loc 1 144 5 view .LVU256
 1018              		.loc 1 144 13 is_stmt 0 view .LVU257
 1019 027c 079A     		ldr	r2, [sp, #28]
 1020 027e 22F04302 		bic	r2, r2, #67
 1021 0282 0792     		str	r2, [sp, #28]
 145:../Switch/core/fal/tiger/fal_tiger_init.c ****     HAL_MEM_DIRECT_WRITE(unit, (0x80028), regData);
 1022              		.loc 1 145 5 is_stmt 1 view .LVU258
 1023 0284 2146     		mov	r1, r4
 1024 0286 2846     		mov	r0, r5
 1025 0288 FFF7FEFF 		bl	hal_mem32_write
 1026              	.LVL116:
 146:../Switch/core/fal/tiger/fal_tiger_init.c **** 
 147:../Switch/core/fal/tiger/fal_tiger_init.c ****     /*
 148:../Switch/core/fal/tiger/fal_tiger_init.c ****     * adjust dying gasp for YT_SW_ID_9218
 149:../Switch/core/fal/tiger/fal_tiger_init.c ****     */
 150:../Switch/core/fal/tiger/fal_tiger_init.c ****      if(YT_SW_MODEL_9218 == CAL_SWCHIP_MODEL(unit))
 1027              		.loc 1 150 6 view .LVU259
 1028              		.loc 1 150 29 is_stmt 0 view .LVU260
 1029 028c 174B     		ldr	r3, .L75+56
 1030 028e 53F82530 		ldr	r3, [r3, r5, lsl #2]
 1031 0292 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 1032              		.loc 1 150 8 view .LVU261
 1033 0294 012B     		cmp	r3, #1
 1034 0296 2DD0     		beq	.L72
 1035              	.L53:
 151:../Switch/core/fal/tiger/fal_tiger_init.c ****      {
 152:../Switch/core/fal/tiger/fal_tiger_init.c ****         CMM_ERR_CHK(HAL_MEM_DIRECT_READ(unit, (0x803A0), &regData), ret);
 153:../Switch/core/fal/tiger/fal_tiger_init.c ****         regData &= ~(0x3<<22);
 154:../Switch/core/fal/tiger/fal_tiger_init.c ****         regData |= (0x3<<22);
 155:../Switch/core/fal/tiger/fal_tiger_init.c ****         CMM_ERR_CHK(HAL_MEM_DIRECT_WRITE(unit, (0x803A0), regData), ret);
 1036              		.loc 1 155 9 is_stmt 1 discriminator 2 view .LVU262
 156:../Switch/core/fal/tiger/fal_tiger_init.c ****      }
 157:../Switch/core/fal/tiger/fal_tiger_init.c **** 
 158:../Switch/core/fal/tiger/fal_tiger_init.c ****     fal_tiger_patch_qos_init(unit);
 1037              		.loc 1 158 5 discriminator 2 view .LVU263
 1038 0298 2846     		mov	r0, r5
 1039 029a FFF7FEFF 		bl	fal_tiger_patch_qos_init
 1040              	.LVL117:
 159:../Switch/core/fal/tiger/fal_tiger_init.c **** #ifdef PORT_INCLUDED
 160:../Switch/core/fal/tiger/fal_tiger_init.c ****     fal_tiger_port_init(unit);
 161:../Switch/core/fal/tiger/fal_tiger_init.c **** #endif
 162:../Switch/core/fal/tiger/fal_tiger_init.c **** 
 163:../Switch/core/fal/tiger/fal_tiger_init.c ****     return CMM_ERR_OK;
 1041              		.loc 1 163 5 discriminator 2 view .LVU264
 1042              		.loc 1 163 12 is_stmt 0 discriminator 2 view .LVU265
 1043 029e 0020     		movs	r0, #0
 1044              	.L34:
 164:../Switch/core/fal/tiger/fal_tiger_init.c **** }
 1045              		.loc 1 164 1 view .LVU266
 1046 02a0 08B0     		add	sp, sp, #32
 1047              		.cfi_remember_state
 1048              		.cfi_def_cfa_offset 24
 1049              		@ sp needed
 1050 02a2 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 1051              	.LVL118:
 1052              	.L71:
 1053              		.cfi_restore_state
 135:../Switch/core/fal/tiger/fal_tiger_init.c ****     }
 1054              		.loc 1 135 9 is_stmt 1 view .LVU267
 1055 02a6 2246     		mov	r2, r4
 1056 02a8 1946     		mov	r1, r3
 1057 02aa 1846     		mov	r0, r3
 1058 02ac FFF7FEFF 		bl	hal_tbl_reg_field_set
 1059              	.LVL119:
 1060 02b0 D6E7     		b	.L52
 1061              	.L76:
 1062 02b2 00BF     		.align	2
 1063              	.L75:
 1064 02b4 E1E2E3E4 		.word	-454827295
 1065 02b8 04102800 		.word	2625540
 1066 02bc 00FEFF1F 		.word	536870400
 1067 02c0 00000000 		.word	yt_debug_level
 1068 02c4 00000000 		.word	__FUNCTION__.1
 1069 02c8 00000000 		.word	.LC5
 1070 02cc 00000000 		.word	_yt_errmsg
 1071 02d0 00000000 		.word	_yt_prompt_msg
 1072 02d4 28000000 		.word	.LC1
 1073 02d8 30000000 		.word	.LC6
 1074 02dc 60000000 		.word	.LC7
 1075 02e0 90000000 		.word	.LC8
 1076 02e4 C0000000 		.word	.LC9
 1077 02e8 F0000000 		.word	.LC10
 1078 02ec 00000000 		.word	gpSwitchUnit
 1079 02f0 28000800 		.word	524328
 1080              	.L72:
 152:../Switch/core/fal/tiger/fal_tiger_init.c ****         regData &= ~(0x3<<22);
 1081              		.loc 1 152 9 view .LVU268
 152:../Switch/core/fal/tiger/fal_tiger_init.c ****         regData &= ~(0x3<<22);
 1082              		.loc 1 152 9 view .LVU269
 1083 02f4 07AA     		add	r2, sp, #28
 1084 02f6 2149     		ldr	r1, .L77
 1085 02f8 2846     		mov	r0, r5
 1086 02fa FFF7FEFF 		bl	hal_mem32_read
 1087              	.LVL120:
 1088 02fe 0446     		mov	r4, r0
 1089              	.LVL121:
 152:../Switch/core/fal/tiger/fal_tiger_init.c ****         regData &= ~(0x3<<22);
 1090              		.loc 1 152 9 is_stmt 0 view .LVU270
 1091 0300 10F0FF03 		ands	r3, r0, #255
 1092 0304 15D0     		beq	.L54
 152:../Switch/core/fal/tiger/fal_tiger_init.c ****         regData &= ~(0x3<<22);
 1093              		.loc 1 152 9 is_stmt 1 discriminator 1 view .LVU271
 152:../Switch/core/fal/tiger/fal_tiger_init.c ****         regData &= ~(0x3<<22);
 1094              		.loc 1 152 9 discriminator 1 view .LVU272
 1095 0306 1E4A     		ldr	r2, .L77+4
 1096 0308 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 1097 030a 012A     		cmp	r2, #1
 1098 030c 01D8     		bhi	.L73
 1099              	.LVL122:
 1100              	.L55:
 152:../Switch/core/fal/tiger/fal_tiger_init.c ****         regData &= ~(0x3<<22);
 1101              		.loc 1 152 9 discriminator 5 view .LVU273
 152:../Switch/core/fal/tiger/fal_tiger_init.c ****         regData &= ~(0x3<<22);
 1102              		.loc 1 152 9 discriminator 5 view .LVU274
 152:../Switch/core/fal/tiger/fal_tiger_init.c ****         regData &= ~(0x3<<22);
 1103              		.loc 1 152 9 discriminator 5 view .LVU275
 1104 030e E0B2     		uxtb	r0, r4
 1105 0310 C6E7     		b	.L34
 1106              	.LVL123:
 1107              	.L73:
 152:../Switch/core/fal/tiger/fal_tiger_init.c ****         regData &= ~(0x3<<22);
 1108              		.loc 1 152 9 discriminator 3 view .LVU276
 1109              	.LBB14:
 152:../Switch/core/fal/tiger/fal_tiger_init.c ****         regData &= ~(0x3<<22);
 1110              		.loc 1 152 9 discriminator 3 view .LVU277
 1111 0312 142B     		cmp	r3, #20
 1112 0314 28BF     		it	cs
 1113 0316 1423     		movcs	r3, #20
 1114 0318 1A46     		mov	r2, r3
 1115 031a 1A4B     		ldr	r3, .L77+8
 1116 031c 0093     		str	r3, [sp]
 1117 031e 1A4B     		ldr	r3, .L77+12
 1118 0320 1A49     		ldr	r1, .L77+16
 1119 0322 51F82220 		ldr	r2, [r1, r2, lsl #2]
 1120 0326 1A49     		ldr	r1, .L77+20
 1121 0328 8968     		ldr	r1, [r1, #8]
 1122 032a 1A48     		ldr	r0, .L77+24
 1123              	.LVL124:
 152:../Switch/core/fal/tiger/fal_tiger_init.c ****         regData &= ~(0x3<<22);
 1124              		.loc 1 152 9 is_stmt 0 discriminator 3 view .LVU278
 1125 032c FFF7FEFF 		bl	osal_printf
 1126              	.LVL125:
 1127 0330 EDE7     		b	.L55
 1128              	.LVL126:
 1129              	.L54:
 152:../Switch/core/fal/tiger/fal_tiger_init.c ****         regData &= ~(0x3<<22);
 1130              		.loc 1 152 9 discriminator 3 view .LVU279
 1131              	.LBE14:
 152:../Switch/core/fal/tiger/fal_tiger_init.c ****         regData &= ~(0x3<<22);
 1132              		.loc 1 152 9 is_stmt 1 discriminator 2 view .LVU280
 153:../Switch/core/fal/tiger/fal_tiger_init.c ****         regData |= (0x3<<22);
 1133              		.loc 1 153 9 discriminator 2 view .LVU281
 153:../Switch/core/fal/tiger/fal_tiger_init.c ****         regData |= (0x3<<22);
 1134              		.loc 1 153 17 is_stmt 0 discriminator 2 view .LVU282
 1135 0332 079A     		ldr	r2, [sp, #28]
 1136 0334 22F44002 		bic	r2, r2, #12582912
 1137 0338 0792     		str	r2, [sp, #28]
 154:../Switch/core/fal/tiger/fal_tiger_init.c ****         CMM_ERR_CHK(HAL_MEM_DIRECT_WRITE(unit, (0x803A0), regData), ret);
 1138              		.loc 1 154 9 is_stmt 1 discriminator 2 view .LVU283
 154:../Switch/core/fal/tiger/fal_tiger_init.c ****         CMM_ERR_CHK(HAL_MEM_DIRECT_WRITE(unit, (0x803A0), regData), ret);
 1139              		.loc 1 154 17 is_stmt 0 discriminator 2 view .LVU284
 1140 033a 42F44002 		orr	r2, r2, #12582912
 1141 033e 0792     		str	r2, [sp, #28]
 155:../Switch/core/fal/tiger/fal_tiger_init.c ****      }
 1142              		.loc 1 155 9 is_stmt 1 discriminator 2 view .LVU285
 155:../Switch/core/fal/tiger/fal_tiger_init.c ****      }
 1143              		.loc 1 155 9 discriminator 2 view .LVU286
 1144 0340 0E49     		ldr	r1, .L77
 1145 0342 2846     		mov	r0, r5
 1146              	.LVL127:
 155:../Switch/core/fal/tiger/fal_tiger_init.c ****      }
 1147              		.loc 1 155 9 is_stmt 0 discriminator 2 view .LVU287
 1148 0344 FFF7FEFF 		bl	hal_mem32_write
 1149              	.LVL128:
 1150 0348 0446     		mov	r4, r0
 1151              	.LVL129:
 155:../Switch/core/fal/tiger/fal_tiger_init.c ****      }
 1152              		.loc 1 155 9 discriminator 2 view .LVU288
 1153 034a 10F0FF03 		ands	r3, r0, #255
 1154 034e A3D0     		beq	.L53
 155:../Switch/core/fal/tiger/fal_tiger_init.c ****      }
 1155              		.loc 1 155 9 is_stmt 1 discriminator 1 view .LVU289
 155:../Switch/core/fal/tiger/fal_tiger_init.c ****      }
 1156              		.loc 1 155 9 discriminator 1 view .LVU290
 1157 0350 0B4A     		ldr	r2, .L77+4
 1158 0352 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 1159 0354 012A     		cmp	r2, #1
 1160 0356 01D8     		bhi	.L74
 1161              	.LVL130:
 1162              	.L56:
 155:../Switch/core/fal/tiger/fal_tiger_init.c ****      }
 1163              		.loc 1 155 9 discriminator 5 view .LVU291
 155:../Switch/core/fal/tiger/fal_tiger_init.c ****      }
 1164              		.loc 1 155 9 discriminator 5 view .LVU292
 155:../Switch/core/fal/tiger/fal_tiger_init.c ****      }
 1165              		.loc 1 155 9 discriminator 5 view .LVU293
 1166 0358 E0B2     		uxtb	r0, r4
 1167 035a A1E7     		b	.L34
 1168              	.LVL131:
 1169              	.L74:
 155:../Switch/core/fal/tiger/fal_tiger_init.c ****      }
 1170              		.loc 1 155 9 discriminator 3 view .LVU294
 1171              	.LBB15:
 155:../Switch/core/fal/tiger/fal_tiger_init.c ****      }
 1172              		.loc 1 155 9 discriminator 3 view .LVU295
 1173 035c 142B     		cmp	r3, #20
 1174 035e 28BF     		it	cs
 1175 0360 1423     		movcs	r3, #20
 1176 0362 1A46     		mov	r2, r3
 1177 0364 074B     		ldr	r3, .L77+8
 1178 0366 0093     		str	r3, [sp]
 1179 0368 0B4B     		ldr	r3, .L77+28
 1180 036a 0849     		ldr	r1, .L77+16
 1181 036c 51F82220 		ldr	r2, [r1, r2, lsl #2]
 1182 0370 0749     		ldr	r1, .L77+20
 1183 0372 8968     		ldr	r1, [r1, #8]
 1184 0374 0748     		ldr	r0, .L77+24
 1185              	.LVL132:
 155:../Switch/core/fal/tiger/fal_tiger_init.c ****      }
 1186              		.loc 1 155 9 is_stmt 0 discriminator 3 view .LVU296
 1187 0376 FFF7FEFF 		bl	osal_printf
 1188              	.LVL133:
 1189 037a EDE7     		b	.L56
 1190              	.L78:
 1191              		.align	2
 1192              	.L77:
 1193 037c A0030800 		.word	525216
 1194 0380 00000000 		.word	yt_debug_level
 1195 0384 00000000 		.word	__FUNCTION__.1
 1196 0388 20010000 		.word	.LC11
 1197 038c 00000000 		.word	_yt_errmsg
 1198 0390 00000000 		.word	_yt_prompt_msg
 1199 0394 28000000 		.word	.LC1
 1200 0398 4C010000 		.word	.LC12
 1201              	.LBE15:
 1202              		.cfi_endproc
 1203              	.LFE6:
 1205              		.section	.text.fal_tiger_init,"ax",%progbits
 1206              		.align	1
 1207              		.global	fal_tiger_init
 1208              		.syntax unified
 1209              		.thumb
 1210              		.thumb_func
 1212              	fal_tiger_init:
 1213              	.LVL134:
 1214              	.LFB3:
  30:../Switch/core/fal/tiger/fal_tiger_init.c ****     fal_tiger_patch_init(unit);
 1215              		.loc 1 30 1 is_stmt 1 view -0
 1216              		.cfi_startproc
 1217              		@ args = 0, pretend = 0, frame = 0
 1218              		@ frame_needed = 0, uses_anonymous_args = 0
  30:../Switch/core/fal/tiger/fal_tiger_init.c ****     fal_tiger_patch_init(unit);
 1219              		.loc 1 30 1 is_stmt 0 view .LVU298
 1220 0000 08B5     		push	{r3, lr}
 1221              		.cfi_def_cfa_offset 8
 1222              		.cfi_offset 3, -8
 1223              		.cfi_offset 14, -4
  31:../Switch/core/fal/tiger/fal_tiger_init.c ****     fal_tiger_led_init(unit);
 1224              		.loc 1 31 5 is_stmt 1 view .LVU299
 1225 0002 FFF7FEFF 		bl	fal_tiger_patch_init
 1226              	.LVL135:
  32:../Switch/core/fal/tiger/fal_tiger_init.c ****     fal_tiger_port_interface_init(unit);
 1227              		.loc 1 32 5 view .LVU300
  33:../Switch/core/fal/tiger/fal_tiger_init.c ****     return CMM_ERR_OK;
 1228              		.loc 1 33 5 view .LVU301
  34:../Switch/core/fal/tiger/fal_tiger_init.c **** }
 1229              		.loc 1 34 5 view .LVU302
  35:../Switch/core/fal/tiger/fal_tiger_init.c **** 
 1230              		.loc 1 35 1 is_stmt 0 view .LVU303
 1231 0006 0020     		movs	r0, #0
 1232 0008 08BD     		pop	{r3, pc}
 1233              		.cfi_endproc
 1234              	.LFE3:
 1236              		.section	.text.fal_tiger_9218_init,"ax",%progbits
 1237              		.align	1
 1238              		.global	fal_tiger_9218_init
 1239              		.syntax unified
 1240              		.thumb
 1241              		.thumb_func
 1243              	fal_tiger_9218_init:
 1244              	.LVL136:
 1245              	.LFB4:
  38:../Switch/core/fal/tiger/fal_tiger_init.c ****     fal_tiger_init(unit);
 1246              		.loc 1 38 1 is_stmt 1 view -0
 1247              		.cfi_startproc
 1248              		@ args = 0, pretend = 0, frame = 0
 1249              		@ frame_needed = 0, uses_anonymous_args = 0
  38:../Switch/core/fal/tiger/fal_tiger_init.c ****     fal_tiger_init(unit);
 1250              		.loc 1 38 1 is_stmt 0 view .LVU305
 1251 0000 08B5     		push	{r3, lr}
 1252              		.cfi_def_cfa_offset 8
 1253              		.cfi_offset 3, -8
 1254              		.cfi_offset 14, -4
  39:../Switch/core/fal/tiger/fal_tiger_init.c **** 
 1255              		.loc 1 39 5 is_stmt 1 view .LVU306
 1256 0002 FFF7FEFF 		bl	fal_tiger_init
 1257              	.LVL137:
  41:../Switch/core/fal/tiger/fal_tiger_init.c **** }
 1258              		.loc 1 41 5 view .LVU307
  42:../Switch/core/fal/tiger/fal_tiger_init.c **** 
 1259              		.loc 1 42 1 is_stmt 0 view .LVU308
 1260 0006 0020     		movs	r0, #0
 1261 0008 08BD     		pop	{r3, pc}
 1262              		.cfi_endproc
 1263              	.LFE4:
 1265              		.section	.text.CMM_CALSdsMode_to_YTExtMode,"ax",%progbits
 1266              		.align	1
 1267              		.global	CMM_CALSdsMode_to_YTExtMode
 1268              		.syntax unified
 1269              		.thumb
 1270              		.thumb_func
 1272              	CMM_CALSdsMode_to_YTExtMode:
 1273              	.LVL138:
 1274              	.LFB8:
 165:../Switch/core/fal/tiger/fal_tiger_init.c **** 
 166:../Switch/core/fal/tiger/fal_tiger_init.c **** /* config interfaces according to board profile */ 
 167:../Switch/core/fal/tiger/fal_tiger_init.c **** static yt_ret_t fal_tiger_port_interface_init(yt_unit_t unit)
 168:../Switch/core/fal/tiger/fal_tiger_init.c **** {
 169:../Switch/core/fal/tiger/fal_tiger_init.c **** #ifdef PORT_INCLUDED
 170:../Switch/core/fal/tiger/fal_tiger_init.c ****     yt_port_t port;
 171:../Switch/core/fal/tiger/fal_tiger_init.c ****     yt_port_attri_t attr;
 172:../Switch/core/fal/tiger/fal_tiger_init.c ****     yt_serdes_mode_t sdsMode;
 173:../Switch/core/fal/tiger/fal_tiger_init.c ****     yt_extif_mode_t extifMode;
 174:../Switch/core/fal/tiger/fal_tiger_init.c ****     uint8_t extif_id = 0;
 175:../Switch/core/fal/tiger/fal_tiger_init.c **** #endif
 176:../Switch/core/fal/tiger/fal_tiger_init.c **** 
 177:../Switch/core/fal/tiger/fal_tiger_init.c **** #ifdef PORT_INCLUDED
 178:../Switch/core/fal/tiger/fal_tiger_init.c ****     for(port = 0; port < CAL_PORT_NUM_ON_UNIT(unit); port++)
 179:../Switch/core/fal/tiger/fal_tiger_init.c ****     {
 180:../Switch/core/fal/tiger/fal_tiger_init.c ****         attr = CAL_PORT_ATTRIBUTE(unit, port);
 181:../Switch/core/fal/tiger/fal_tiger_init.c ****         switch(attr)
 182:../Switch/core/fal/tiger/fal_tiger_init.c ****         {
 183:../Switch/core/fal/tiger/fal_tiger_init.c ****             case PORT_ATTR_EXT_RGMII:
 184:../Switch/core/fal/tiger/fal_tiger_init.c ****                 fal_tiger_port_extif_mode_set(unit, port, YT_EXTIF_MODE_RGMII);
 185:../Switch/core/fal/tiger/fal_tiger_init.c ****                 break;
 186:../Switch/core/fal/tiger/fal_tiger_init.c ****             case PORT_ATTR_EXT_RMII_MAC:
 187:../Switch/core/fal/tiger/fal_tiger_init.c ****                 fal_tiger_port_extif_mode_set(unit, port, YT_EXTIF_MODE_RMII_MAC);
 188:../Switch/core/fal/tiger/fal_tiger_init.c ****                 break;
 189:../Switch/core/fal/tiger/fal_tiger_init.c ****             case PORT_ATTR_EXT_RMII_PHY:
 190:../Switch/core/fal/tiger/fal_tiger_init.c ****                 fal_tiger_port_extif_mode_set(unit, port, YT_EXTIF_MODE_RMII_PHY);
 191:../Switch/core/fal/tiger/fal_tiger_init.c ****                 break;
 192:../Switch/core/fal/tiger/fal_tiger_init.c ****             case PORT_ATTR_EXT_MII:
 193:../Switch/core/fal/tiger/fal_tiger_init.c ****                 fal_tiger_port_extif_mode_set(unit, port, YT_EXTIF_MODE_MII);
 194:../Switch/core/fal/tiger/fal_tiger_init.c ****                 break;
 195:../Switch/core/fal/tiger/fal_tiger_init.c ****             case PORT_ATTR_ETH:
 196:../Switch/core/fal/tiger/fal_tiger_init.c ****                 /*ext port*/
 197:../Switch/core/fal/tiger/fal_tiger_init.c ****                 if(CAL_PORT_TYPE_EXT == CAL_YTP_PORT_TYPE(unit, port))
 198:../Switch/core/fal/tiger/fal_tiger_init.c ****                 {
 199:../Switch/core/fal/tiger/fal_tiger_init.c ****                     /*config serdes*/
 200:../Switch/core/fal/tiger/fal_tiger_init.c ****                     if(CAL_IS_SERDES(unit, port))
 201:../Switch/core/fal/tiger/fal_tiger_init.c ****                     {
 202:../Switch/core/fal/tiger/fal_tiger_init.c ****                         sdsMode = CAL_SERDES_MODE(unit, port);
 203:../Switch/core/fal/tiger/fal_tiger_init.c ****                         if(CMM_ERR_OK == CMM_CALSdsMode_to_YTExtMode(sdsMode, &extifMode))
 204:../Switch/core/fal/tiger/fal_tiger_init.c ****                         {
 205:../Switch/core/fal/tiger/fal_tiger_init.c ****                             fal_tiger_port_extif_mode_set(unit, port, extifMode);
 206:../Switch/core/fal/tiger/fal_tiger_init.c ****                         }
 207:../Switch/core/fal/tiger/fal_tiger_init.c ****                         /*TODO:check if sg phy,config phy if necessary*/
 208:../Switch/core/fal/tiger/fal_tiger_init.c ****                     }
 209:../Switch/core/fal/tiger/fal_tiger_init.c **** 
 210:../Switch/core/fal/tiger/fal_tiger_init.c ****                     if(CAL_IS_PHY_PORT(unit, port))
 211:../Switch/core/fal/tiger/fal_tiger_init.c ****                     {
 212:../Switch/core/fal/tiger/fal_tiger_init.c ****                         fal_tiger_port_extif_mode_set(unit, port, YT_EXTIF_MODE_RGMII);
 213:../Switch/core/fal/tiger/fal_tiger_init.c ****                         if(CAL_IS_YTPHY(unit, port))
 214:../Switch/core/fal/tiger/fal_tiger_init.c ****                         {
 215:../Switch/core/fal/tiger/fal_tiger_init.c ****                             extif_id = CAL_YTP_TO_EXTPORT(unit, port);
 216:../Switch/core/fal/tiger/fal_tiger_init.c ****                             HAL_MEM_DIRECT_WRITE(unit, 0x8035C+4*extif_id, TRUE);/*enable rgmii AN*
 217:../Switch/core/fal/tiger/fal_tiger_init.c ****                         }
 218:../Switch/core/fal/tiger/fal_tiger_init.c ****                         else
 219:../Switch/core/fal/tiger/fal_tiger_init.c ****                         {
 220:../Switch/core/fal/tiger/fal_tiger_init.c ****                             /*TODO:set mac force and start polling*/
 221:../Switch/core/fal/tiger/fal_tiger_init.c ****                         }
 222:../Switch/core/fal/tiger/fal_tiger_init.c ****                     }
 223:../Switch/core/fal/tiger/fal_tiger_init.c ****                 }
 224:../Switch/core/fal/tiger/fal_tiger_init.c ****                 /*config combo port*/
 225:../Switch/core/fal/tiger/fal_tiger_init.c ****                 if(CAL_IS_COMBO_PORT(unit, port))
 226:../Switch/core/fal/tiger/fal_tiger_init.c ****                 {
 227:../Switch/core/fal/tiger/fal_tiger_init.c ****                     /*phy combo mode*/
 228:../Switch/core/fal/tiger/fal_tiger_init.c ****                     if(CAL_IS_PHY_PORT(unit, port))
 229:../Switch/core/fal/tiger/fal_tiger_init.c ****                     {
 230:../Switch/core/fal/tiger/fal_tiger_init.c ****                         if(PORT_MEDI_COMBO_FIBER == CAL_PORT_MEDIUM(unit, port))
 231:../Switch/core/fal/tiger/fal_tiger_init.c ****                         {
 232:../Switch/core/fal/tiger/fal_tiger_init.c ****                             fal_tiger_port_phyCombo_mode_set(unit, port, COMBO_MODE_FIBER_FIRST);
 233:../Switch/core/fal/tiger/fal_tiger_init.c ****                         }
 234:../Switch/core/fal/tiger/fal_tiger_init.c ****                         else if(PORT_MEDI_COMBO_COPPER == CAL_PORT_MEDIUM(unit, port))
 235:../Switch/core/fal/tiger/fal_tiger_init.c ****                         {
 236:../Switch/core/fal/tiger/fal_tiger_init.c ****                             fal_tiger_port_phyCombo_mode_set(unit, port, COMBO_MODE_COPPER_FIRST);
 237:../Switch/core/fal/tiger/fal_tiger_init.c ****                         }
 238:../Switch/core/fal/tiger/fal_tiger_init.c ****                     }
 239:../Switch/core/fal/tiger/fal_tiger_init.c ****                     /*TODO:other*/
 240:../Switch/core/fal/tiger/fal_tiger_init.c ****                 }
 241:../Switch/core/fal/tiger/fal_tiger_init.c ****                 /*enable port*/
 242:../Switch/core/fal/tiger/fal_tiger_init.c ****                 if(CAL_IS_PHY_PORT(unit, port))
 243:../Switch/core/fal/tiger/fal_tiger_init.c ****                 {
 244:../Switch/core/fal/tiger/fal_tiger_init.c ****                     fal_tiger_port_enable_set(unit, port, YT_ENABLE);
 245:../Switch/core/fal/tiger/fal_tiger_init.c ****                 }
 246:../Switch/core/fal/tiger/fal_tiger_init.c ****                 break;
 247:../Switch/core/fal/tiger/fal_tiger_init.c ****             case PORT_ATTR_INT_CPU:
 248:../Switch/core/fal/tiger/fal_tiger_init.c ****             case PORT_ATTR_CASCADE:
 249:../Switch/core/fal/tiger/fal_tiger_init.c ****                 break;
 250:../Switch/core/fal/tiger/fal_tiger_init.c ****             default:
 251:../Switch/core/fal/tiger/fal_tiger_init.c ****                 break;
 252:../Switch/core/fal/tiger/fal_tiger_init.c ****         }
 253:../Switch/core/fal/tiger/fal_tiger_init.c ****     }
 254:../Switch/core/fal/tiger/fal_tiger_init.c **** #else
 255:../Switch/core/fal/tiger/fal_tiger_init.c ****     CMM_UNUSED_PARAM(unit);
 256:../Switch/core/fal/tiger/fal_tiger_init.c **** #endif
 257:../Switch/core/fal/tiger/fal_tiger_init.c ****     return CMM_ERR_OK;
 258:../Switch/core/fal/tiger/fal_tiger_init.c **** }
 259:../Switch/core/fal/tiger/fal_tiger_init.c **** 
 260:../Switch/core/fal/tiger/fal_tiger_init.c **** yt_ret_t CMM_CALSdsMode_to_YTExtMode(yt_serdes_mode_t sdsMode, yt_extif_mode_t *pExtifMode)
 261:../Switch/core/fal/tiger/fal_tiger_init.c **** {
 1275              		.loc 1 261 1 is_stmt 1 view -0
 1276              		.cfi_startproc
 1277              		@ args = 0, pretend = 0, frame = 0
 1278              		@ frame_needed = 0, uses_anonymous_args = 0
 1279              		@ link register save eliminated.
 262:../Switch/core/fal/tiger/fal_tiger_init.c ****     switch(sdsMode)
 1280              		.loc 1 262 5 view .LVU310
 1281 0000 0138     		subs	r0, r0, #1
 1282              	.LVL139:
 1283              		.loc 1 262 5 is_stmt 0 view .LVU311
 1284 0002 0528     		cmp	r0, #5
 1285 0004 1CD8     		bhi	.L92
 1286 0006 DFE800F0 		tbb	[pc, r0]
 1287              	.L86:
 1288 000a 03       		.byte	(.L91-.L86)/2
 1289 000b 07       		.byte	(.L90-.L86)/2
 1290 000c 0B       		.byte	(.L89-.L86)/2
 1291 000d 0F       		.byte	(.L88-.L86)/2
 1292 000e 13       		.byte	(.L87-.L86)/2
 1293 000f 17       		.byte	(.L85-.L86)/2
 1294              		.p2align 1
 1295              	.L91:
 263:../Switch/core/fal/tiger/fal_tiger_init.c ****     {
 264:../Switch/core/fal/tiger/fal_tiger_init.c ****         case SERDES_MODE_SGMII_MAC:
 265:../Switch/core/fal/tiger/fal_tiger_init.c ****             *pExtifMode = YT_EXTIF_MODE_SG_MAC;
 1296              		.loc 1 265 13 is_stmt 1 view .LVU312
 1297              		.loc 1 265 25 is_stmt 0 view .LVU313
 1298 0010 0623     		movs	r3, #6
 1299 0012 0B70     		strb	r3, [r1]
 266:../Switch/core/fal/tiger/fal_tiger_init.c ****             break;
 1300              		.loc 1 266 13 is_stmt 1 view .LVU314
 267:../Switch/core/fal/tiger/fal_tiger_init.c ****         case SERDES_MODE_SGMII_PHY:
 268:../Switch/core/fal/tiger/fal_tiger_init.c ****             *pExtifMode = YT_EXTIF_MODE_SG_PHY;
 269:../Switch/core/fal/tiger/fal_tiger_init.c ****             break;
 270:../Switch/core/fal/tiger/fal_tiger_init.c ****         case SERDES_MODE_1000BX:
 271:../Switch/core/fal/tiger/fal_tiger_init.c ****             *pExtifMode = YT_EXTIF_MODE_FIB_1000;
 272:../Switch/core/fal/tiger/fal_tiger_init.c ****             break;
 273:../Switch/core/fal/tiger/fal_tiger_init.c ****         case SERDES_MODE_100B_FX:
 274:../Switch/core/fal/tiger/fal_tiger_init.c ****             *pExtifMode = YT_EXTIF_MODE_FIB_100;
 275:../Switch/core/fal/tiger/fal_tiger_init.c ****             break;
 276:../Switch/core/fal/tiger/fal_tiger_init.c ****         case SERDES_MODE_2500BX:
 277:../Switch/core/fal/tiger/fal_tiger_init.c ****             *pExtifMode = YT_EXTIF_MODE_BX2500;
 278:../Switch/core/fal/tiger/fal_tiger_init.c ****             break;
 279:../Switch/core/fal/tiger/fal_tiger_init.c ****         case SERDES_MODE_SGMII_AS:
 280:../Switch/core/fal/tiger/fal_tiger_init.c ****             *pExtifMode = YT_EXTIF_MODE_SGFIB_AS;
 281:../Switch/core/fal/tiger/fal_tiger_init.c ****             break;
 282:../Switch/core/fal/tiger/fal_tiger_init.c ****         default:
 283:../Switch/core/fal/tiger/fal_tiger_init.c ****             return CMM_ERR_FAIL;
 284:../Switch/core/fal/tiger/fal_tiger_init.c ****     }
 285:../Switch/core/fal/tiger/fal_tiger_init.c **** 
 286:../Switch/core/fal/tiger/fal_tiger_init.c ****     return CMM_ERR_OK;
 1301              		.loc 1 286 12 is_stmt 0 view .LVU315
 1302 0014 0020     		movs	r0, #0
 266:../Switch/core/fal/tiger/fal_tiger_init.c ****             break;
 1303              		.loc 1 266 13 view .LVU316
 1304 0016 7047     		bx	lr
 1305              	.L90:
 268:../Switch/core/fal/tiger/fal_tiger_init.c ****             break;
 1306              		.loc 1 268 13 is_stmt 1 view .LVU317
 268:../Switch/core/fal/tiger/fal_tiger_init.c ****             break;
 1307              		.loc 1 268 25 is_stmt 0 view .LVU318
 1308 0018 0723     		movs	r3, #7
 1309 001a 0B70     		strb	r3, [r1]
 269:../Switch/core/fal/tiger/fal_tiger_init.c ****         case SERDES_MODE_1000BX:
 1310              		.loc 1 269 13 is_stmt 1 view .LVU319
 1311              		.loc 1 286 12 is_stmt 0 view .LVU320
 1312 001c 0020     		movs	r0, #0
 269:../Switch/core/fal/tiger/fal_tiger_init.c ****         case SERDES_MODE_1000BX:
 1313              		.loc 1 269 13 view .LVU321
 1314 001e 7047     		bx	lr
 1315              	.L89:
 271:../Switch/core/fal/tiger/fal_tiger_init.c ****             break;
 1316              		.loc 1 271 13 is_stmt 1 view .LVU322
 271:../Switch/core/fal/tiger/fal_tiger_init.c ****             break;
 1317              		.loc 1 271 25 is_stmt 0 view .LVU323
 1318 0020 0823     		movs	r3, #8
 1319 0022 0B70     		strb	r3, [r1]
 272:../Switch/core/fal/tiger/fal_tiger_init.c ****         case SERDES_MODE_100B_FX:
 1320              		.loc 1 272 13 is_stmt 1 view .LVU324
 1321              		.loc 1 286 12 is_stmt 0 view .LVU325
 1322 0024 0020     		movs	r0, #0
 272:../Switch/core/fal/tiger/fal_tiger_init.c ****         case SERDES_MODE_100B_FX:
 1323              		.loc 1 272 13 view .LVU326
 1324 0026 7047     		bx	lr
 1325              	.L88:
 274:../Switch/core/fal/tiger/fal_tiger_init.c ****             break;
 1326              		.loc 1 274 13 is_stmt 1 view .LVU327
 274:../Switch/core/fal/tiger/fal_tiger_init.c ****             break;
 1327              		.loc 1 274 25 is_stmt 0 view .LVU328
 1328 0028 0923     		movs	r3, #9
 1329 002a 0B70     		strb	r3, [r1]
 275:../Switch/core/fal/tiger/fal_tiger_init.c ****         case SERDES_MODE_2500BX:
 1330              		.loc 1 275 13 is_stmt 1 view .LVU329
 1331              		.loc 1 286 12 is_stmt 0 view .LVU330
 1332 002c 0020     		movs	r0, #0
 275:../Switch/core/fal/tiger/fal_tiger_init.c ****         case SERDES_MODE_2500BX:
 1333              		.loc 1 275 13 view .LVU331
 1334 002e 7047     		bx	lr
 1335              	.L87:
 277:../Switch/core/fal/tiger/fal_tiger_init.c ****             break;
 1336              		.loc 1 277 13 is_stmt 1 view .LVU332
 277:../Switch/core/fal/tiger/fal_tiger_init.c ****             break;
 1337              		.loc 1 277 25 is_stmt 0 view .LVU333
 1338 0030 0A23     		movs	r3, #10
 1339 0032 0B70     		strb	r3, [r1]
 278:../Switch/core/fal/tiger/fal_tiger_init.c ****         case SERDES_MODE_SGMII_AS:
 1340              		.loc 1 278 13 is_stmt 1 view .LVU334
 1341              		.loc 1 286 12 is_stmt 0 view .LVU335
 1342 0034 0020     		movs	r0, #0
 278:../Switch/core/fal/tiger/fal_tiger_init.c ****         case SERDES_MODE_SGMII_AS:
 1343              		.loc 1 278 13 view .LVU336
 1344 0036 7047     		bx	lr
 1345              	.L85:
 280:../Switch/core/fal/tiger/fal_tiger_init.c ****             break;
 1346              		.loc 1 280 13 is_stmt 1 view .LVU337
 280:../Switch/core/fal/tiger/fal_tiger_init.c ****             break;
 1347              		.loc 1 280 25 is_stmt 0 view .LVU338
 1348 0038 0B23     		movs	r3, #11
 1349 003a 0B70     		strb	r3, [r1]
 281:../Switch/core/fal/tiger/fal_tiger_init.c ****         default:
 1350              		.loc 1 281 13 is_stmt 1 view .LVU339
 1351              		.loc 1 286 12 is_stmt 0 view .LVU340
 1352 003c 0020     		movs	r0, #0
 281:../Switch/core/fal/tiger/fal_tiger_init.c ****         default:
 1353              		.loc 1 281 13 view .LVU341
 1354 003e 7047     		bx	lr
 1355              	.L92:
 262:../Switch/core/fal/tiger/fal_tiger_init.c ****     {
 1356              		.loc 1 262 5 view .LVU342
 1357 0040 0120     		movs	r0, #1
 287:../Switch/core/fal/tiger/fal_tiger_init.c **** }
 1358              		.loc 1 287 1 view .LVU343
 1359 0042 7047     		bx	lr
 1360              		.cfi_endproc
 1361              	.LFE8:
 1363              		.section	.rodata.__FUNCTION__.0,"a"
 1364              		.align	2
 1367              	__FUNCTION__.0:
 1368 0000 66616C5F 		.ascii	"fal_tiger_patch_qos_init\000"
 1368      74696765 
 1368      725F7061 
 1368      7463685F 
 1368      716F735F 
 1369              		.section	.rodata.__FUNCTION__.1,"a"
 1370              		.align	2
 1373              	__FUNCTION__.1:
 1374 0000 66616C5F 		.ascii	"fal_tiger_patch_init\000"
 1374      74696765 
 1374      725F7061 
 1374      7463685F 
 1374      696E6974 
 1375              		.text
 1376              	.Letext0:
 1377              		.file 2 "C:\\Users\\Dmitriy\\Desktop\\GD32F10x\\Switch\\common\\include/yt_types.h"
 1378              		.file 3 "C:\\Users\\Dmitriy\\Desktop\\GD32F10x\\Switch\\common\\include/yt_error.h"
 1379              		.file 4 "C:\\Users\\Dmitriy\\Desktop\\GD32F10x\\Switch\\core\\fal\\chipdef/chipdef.h"
 1380              		.file 5 "C:\\Users\\Dmitriy\\Desktop\\GD32F10x\\Switch\\core\\cal/cal_bprofile.h"
 1381              		.file 6 "../Switch/core/fal/tiger/fal_tiger_entry.h"
 1382              		.file 7 "C:\\Users\\Dmitriy\\Desktop\\GD32F10x\\Switch\\core\\hal/hal_mem.h"
DEFINED SYMBOLS
                            *ABS*:00000000 fal_tiger_init.c
C:\Users\Dmitriy\AppData\Local\Temp\ccygY0Wc.s:19     .rodata.fal_tiger_patch_qos_init.str1.4:00000000 $d
C:\Users\Dmitriy\AppData\Local\Temp\ccygY0Wc.s:35     .text.fal_tiger_patch_qos_init:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccygY0Wc.s:40     .text.fal_tiger_patch_qos_init:00000000 fal_tiger_patch_qos_init
C:\Users\Dmitriy\AppData\Local\Temp\ccygY0Wc.s:464    .text.fal_tiger_patch_qos_init:000001e4 $d
C:\Users\Dmitriy\AppData\Local\Temp\ccygY0Wc.s:1367   .rodata.__FUNCTION__.0:00000000 __FUNCTION__.0
C:\Users\Dmitriy\AppData\Local\Temp\ccygY0Wc.s:478    .rodata.fal_tiger_patch_init.str1.4:00000000 $d
C:\Users\Dmitriy\AppData\Local\Temp\ccygY0Wc.s:503    .text.fal_tiger_patch_init:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccygY0Wc.s:508    .text.fal_tiger_patch_init:00000000 fal_tiger_patch_init
C:\Users\Dmitriy\AppData\Local\Temp\ccygY0Wc.s:1064   .text.fal_tiger_patch_init:000002b4 $d
C:\Users\Dmitriy\AppData\Local\Temp\ccygY0Wc.s:1373   .rodata.__FUNCTION__.1:00000000 __FUNCTION__.1
C:\Users\Dmitriy\AppData\Local\Temp\ccygY0Wc.s:1083   .text.fal_tiger_patch_init:000002f4 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccygY0Wc.s:1193   .text.fal_tiger_patch_init:0000037c $d
C:\Users\Dmitriy\AppData\Local\Temp\ccygY0Wc.s:1206   .text.fal_tiger_init:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccygY0Wc.s:1212   .text.fal_tiger_init:00000000 fal_tiger_init
C:\Users\Dmitriy\AppData\Local\Temp\ccygY0Wc.s:1237   .text.fal_tiger_9218_init:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccygY0Wc.s:1243   .text.fal_tiger_9218_init:00000000 fal_tiger_9218_init
C:\Users\Dmitriy\AppData\Local\Temp\ccygY0Wc.s:1266   .text.CMM_CALSdsMode_to_YTExtMode:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccygY0Wc.s:1272   .text.CMM_CALSdsMode_to_YTExtMode:00000000 CMM_CALSdsMode_to_YTExtMode
C:\Users\Dmitriy\AppData\Local\Temp\ccygY0Wc.s:1288   .text.CMM_CALSdsMode_to_YTExtMode:0000000a $d
C:\Users\Dmitriy\AppData\Local\Temp\ccygY0Wc.s:1294   .text.CMM_CALSdsMode_to_YTExtMode:00000010 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccygY0Wc.s:1364   .rodata.__FUNCTION__.0:00000000 $d
C:\Users\Dmitriy\AppData\Local\Temp\ccygY0Wc.s:1370   .rodata.__FUNCTION__.1:00000000 $d
                           .group:00000000 wm4.0.353617a96a8f588ad8d04dd11dfc8225
                           .group:00000000 wm4._newlib_version.h.4.6d111ab2e95434b664b53815e5c8ccba
                           .group:00000000 wm4.newlib.h.27.d4bf77c18f14f545101dac22f0b54118
                           .group:00000000 wm4.ieeefp.h.77.0ee3146e9d892bb10bc0066c30189af1
                           .group:00000000 wm4.features.h.22.7877b139107948f7dadcf3660cc79cfd
                           .group:00000000 wm4.config.h.224.10ee1ad185d877c6e334e6581faab44d
                           .group:00000000 wm4._ansi.h.31.de524f58584151836e90d8620a16f8e8
                           .group:00000000 wm4.stdio.h.31.7c0e28c411445f3f9c5b11accf882760
                           .group:00000000 wm4._default_types.h.6.959254cf5f09734ea7516c89e8bb21bd
                           .group:00000000 wm4.stddef.h.185.cbb642e1ccd385e8aa504b15cb7fb086
                           .group:00000000 wm4.cdefs.h.49.f93868eb904b9ca05b5c0257d31128ca
                           .group:00000000 wm4.stddef.h.39.0e5f0dabba1c666ccadf0408e0d47322
                           .group:00000000 wm4.stdarg.h.34.3a23a216c0c293b3d2ea2e89281481e6
                           .group:00000000 wm4._types.h.20.dd0d04dca3800a0d2a6129b87f3adbb2
                           .group:00000000 wm4.stddef.h.158.5f30652bb2ea05b142c1bbee9108c999
                           .group:00000000 wm4._types.h.127.3bdfe3ff8ea2d0985b03d9cbe93480e3
                           .group:00000000 wm4.reent.h.17.e292bf8b0bec6c96e131a54347145a30
                           .group:00000000 wm4.lock.h.2.1461d1fff82dffe8bfddc23307f6484f
                           .group:00000000 wm4.reent.h.77.89f7dde66c62b1f1dee32bdb6ab2d544
                           .group:00000000 wm4.stdio.h.67.0cf8a9c281ab0b348aef5c02e7e48825
                           .group:00000000 wm4.stdio.h.2.4aa87247282eca6c8f36f9de33d8df1a
                           .group:00000000 wm4.stdio.h.87.a1e20d2651f9bfb66e51bfbe849db00a
                           .group:00000000 wm4.string.h.8.c4b8571ce60dff2817f43fec8b86aecd
                           .group:00000000 wm4.stddef.h.158.bfed30416c9480cd13bc4a25427d538f
                           .group:00000000 wm4.stdbool.h.29.4a1c88fe569adb8d03217dd16982ca34
                           .group:00000000 wm4.malloc.h.4.62bd13b8107d5245f60bd92bb5994838
                           .group:00000000 wm4.malloc.h.152.f5d1d9a9aabeac59da0ef41ede16d2b0
                           .group:00000000 wm4.yt_types.h.31.64aa050cf4c68d28514ce99f5dc2ddb9
                           .group:00000000 wm4.yt_util.h.17.08ae57e3898b218a2bbe57b2147a81bd
                           .group:00000000 wm4.yt_lock.h.9.5d39f1aba4451d3b9b95aa39771489dc
                           .group:00000000 wm4.yt_error.h.38.039589275c83974021fd481937e9f4a7
                           .group:00000000 wm4.chipdef_tiger.h.10.ae557adb3508daebcdc97f8fb0dc9e1a
                           .group:00000000 wm4.phy_chipdef.h.9.9a1a2dbb46f5503e32a84083ab1dbc9f
                           .group:00000000 wm4.cal_bprofile.h.23.d6ecfc2230abc149b4da600a40b20e5b
                           .group:00000000 wm4.bprofile_YT9215_default_demo.h.15.13aa65ba4a73c41dc1ffa3c5f8dcfda3
                           .group:00000000 wm4.cal_cmm.h.46.eec47faa946e01877de19a2f99ee7710
                           .group:00000000 wm4.yt_cmm.h.12.5273de39c1b049d4c73c2c31caf670b1
                           .group:00000000 wm4.yt_vlan.h.27.cbfc53d6b95550ade50fea715c623f6e
                           .group:00000000 wm4.yt_acl.h.25.ad9531373d966dccc96222e31e0234b5
                           .group:00000000 wm4.yt_nic.h.17.4e5ceed38d9cfbd9b5db2d4b069b6961
                           .group:00000000 wm4.yt_loopdetect.h.17.4739c2e436a8e779d4d8c89037b81aea
                           .group:00000000 wm4.yt_multicast.h.17.9c1d51b153e5e1785468d9c0ad6414a4
                           .group:00000000 wm4.yt_port.h.17.f9740394ebf086646c9c567db1605abb
                           .group:00000000 wm4.yt_stat.h.17.f87caec2ee71e59f920ea3778bda3fad
                           .group:00000000 wm4.fal_tiger_mem.h.6.e463db19434e1621ca889542a33dadb5
                           .group:00000000 wm4.hal_mem.h.36.24f0b260778f0666559c98f574a16e4b
                           .group:00000000 wm4.fal_cmm.h.21.abca9355ca9f68b8c1596045f4695bae
                           .group:00000000 wm4.fal_tiger_led.h.17.19600d5bce17be3cf08e2d5a2e7a7581
                           .group:00000000 wm4.fal_tiger_struct.h.6.65f60ff609860805c56cf9902d7678f2
                           .group:00000000 wm4.fal_tiger_entry.h.5.7362ab6fe03ebf954c0b1cff89cdb238
                           .group:00000000 wm4.fal_tiger_qos.h.17.f4b37d24596e99c802aec81329c236f2

UNDEFINED SYMBOLS
hal_mem32_read
hal_mem32_write
osal_printf
gpSwitchUnit
yt_debug_level
_yt_errmsg
_yt_prompt_msg
hal_table_reg_read
hal_tbl_reg_field_set
hal_table_reg_write
