v {xschem version=3.4.8RC file_version=1.3}
G {}
K {}
V {}
S {}
F {}
E {}
# Main Input Pins
C {ipin.sym} -800 -300 0 0 {name=p_vin lab=vin}
C {lab_wire.sym} -750 -300 0 0 {name=l_vin lab=vin}
C {ipin.sym} -800 -200 0 0 {name=p_vref lab=vref}
C {lab_wire.sym} -750 -200 0 0 {name=l_vref lab=vref}
C {ipin.sym} -800 -100 0 0 {name=p_start lab=start}
C {lab_wire.sym} -750 -100 0 0 {name=l_start lab=start}

# Power Pins (iopin VDD and VSS)
C {iopin.sym} -800 0 0 0 {name=p_vdd lab=vdd}
C {lab_wire.sym} -750 0 0 0 {name=l_vdd lab=vdd}
C {iopin.sym} -800 100 0 0 {name=p_vss lab=vss}
C {lab_wire.sym} -750 100 0 0 {name=l_vss lab=vss}

# Main Output Pins
C {opin.sym} 800 -200 0 0 {name=p_done lab=done}
C {lab_wire.sym} 750 -200 2 0 {name=l_done lab=done}
C {opin.sym} 800 -100 0 0 {name=p_dout lab=dout[7:0]}
C {lab_wire.sym} 750 -100 2 0 {name=l_dout lab=dout[7:0]}

# 1. Sample & Hold Block
C {sar_adc/blocks/sample_hold/sample_hold.sym} -500 -250 0 0 {name=x1}
C {lab_wire.sym} -520 -300 0 0 {name=l_sh_vin lab=vin}
C {lab_wire.sym} -520 -270 0 0 {name=l_sh_se lab=sample_en}
C {lab_wire.sym} -400 -280 2 0 {name=l_sh_vh lab=vhold}
C {lab_wire.sym} -400 -300 2 0 {name=l_sh_vd lab=vdd}
C {lab_wire.sym} -400 -260 2 0 {name=l_sh_vs lab=vss}

# 2. CDAC 8-bit Block
C {sar_adc/blocks/cdac/cdac_8bit.sym} -500 0 0 0 {name=x2}
C {lab_wire.sym} -520 -50 0 0 {name=l_cd_vr lab=vref}
C {lab_wire.sym} -520 -20 0 0 {name=l_cd_di lab=dac_in[7:0]}
C {lab_wire.sym} -390 -30 2 0 {name=l_cd_vdac lab=vdac}
C {lab_wire.sym} -390 -50 2 0 {name=l_cd_vd lab=vdd}
C {lab_wire.sym} -390 -10 2 0 {name=l_cd_vs lab=vss}

# 3. StrongARM Comparator Block
C {sar_adc/blocks/comparator/strongarm_comp.sym} -100 -100 0 0 {name=x3}
C {lab_wire.sym} -120 -190 0 0 {name=l_cp_vp lab=vhold_comp}
C {lab_wire.sym} -120 -170 0 0 {name=l_cp_vn lab=vdac_comp}
C {lab_wire.sym} -120 -150 0 0 {name=l_cp_rst lab=rst_latch}
C {lab_wire.sym} 60 -190 2 0 {name=l_cp_vd lab=vdd}
C {lab_wire.sym} 60 -170 2 0 {name=l_cp_op lab=comp_out_p}
C {lab_wire.sym} 60 -150 2 0 {name=l_cp_on lab=comp_out_n}
C {lab_wire.sym} 60 -130 2 0 {name=l_cp_cd lab=comp_done}
C {lab_wire.sym} 60 -110 2 0 {name=l_cp_vs lab=vss}

# 4. Asynchronous SAR Controller Block
C {sar_adc/blocks/async_sar/async_sar.sym} 300 -100 0 0 {name=x4}
C {lab_wire.sym} 280 -230 0 0 {name=l_as_st lab=start}
C {lab_wire.sym} 280 -210 0 0 {name=l_as_cp lab=comp_out_p}
C {lab_wire.sym} 280 -190 0 0 {name=l_as_cn lab=comp_out_n}
C {lab_wire.sym} 280 -170 0 0 {name=l_as_cd lab=comp_done}
C {lab_wire.sym} 470 -230 2 0 {name=l_as_vd lab=vdd}
C {lab_wire.sym} 470 -210 2 0 {name=l_as_dout lab=dout[7:0]}
C {lab_wire.sym} 470 -190 2 0 {name=l_as_dac lab=dac_in[7:0]}
C {lab_wire.sym} 470 -170 2 0 {name=l_as_se lab=sample_en}
C {lab_wire.sym} 470 -150 2 0 {name=l_as_rl lab=rst_latch}
C {lab_wire.sym} 470 -130 2 0 {name=l_as_vs lab=vss}
C {lab_wire.sym} 470 -110 2 0 {name=l_as_dn lab=done}

# 5. Kickback Isolation Buffers
C {devices/vcvs.sym} -300 -250 0 0 {name=E_buf_hold value=1.0}
C {lab_wire.sym} -300 -280 2 0 {name=l_ebh_p lab=vhold_comp}
C {lab_wire.sym} -300 -220 2 0 {name=l_ebh_m lab=vss}
C {lab_wire.sym} -340 -270 0 0 {name=l_ebh_cp lab=vhold}
C {lab_wire.sym} -340 -230 0 0 {name=l_ebh_cm lab=vss}

C {devices/vcvs.sym} -300 -50 0 0 {name=E_buf_dac value=1.0}
C {lab_wire.sym} -300 -80 2 0 {name=l_ebd_p lab=vdac_comp}
C {lab_wire.sym} -300 -20 2 0 {name=l_ebd_m lab=vss}
C {lab_wire.sym} -340 -70 0 0 {name=l_ebd_cp lab=vdac}
C {lab_wire.sym} -340 -30 0 0 {name=l_ebd_cm lab=vss}

# VSS Reset Switch (Reset CDAC top plate to 0V/vss during sample_en)
C {devices/switch_ngspice.sym} -300 150 0 0 {name=S_vcm_rst model=sw_ideal}
C {lab_wire.sym} -300 120 2 0 {name=l_swv_p lab=vdac}
C {lab_wire.sym} -300 180 2 0 {name=l_swv_m lab=vss}
C {lab_wire.sym} -340 150 0 0 {name=l_swv_cp lab=sample_en}
C {lab_wire.sym} -340 170 0 0 {name=l_swv_cm lab=vss}

C {devices/code.sym} 0 250 0 0 {name=s_models value=".model sw_ideal sw vt=1.65 vh=0.1 ron=10 roff=100G"}

C {title.sym} 160 300 0 0 {name=l_title author="Berkah Saluyu"}
