v 20130925 2
C 38800 41700 0 0 0 title-D.sym
C 67500 58800 1 0 0 header14.sym
{
T 68400 60600 5 10 1 1 0 6 1
refdes=J6
T 67900 60800 5 10 0 0 0 0 1
device=HEADER14
T 67900 61000 5 10 0 0 0 0 1
footprint=HEADER14_2MM
}
C 65700 48400 1 0 0 at25df041a.sym
{
T 67500 48500 5 10 1 1 0 6 1
refdes=U11
T 67200 48300 5 10 1 1 0 0 1
device=AT25DF041A
T 67400 50800 5 10 0 0 0 0 1
footprint=SO8
}
C 43800 50700 1 0 0 spartan6_io.sym
{
T 48600 50500 5 10 1 1 0 6 1
refdes=U12
T 49300 63200 5 10 0 0 0 0 1
device=SPARTAN6_IO
T 49300 63400 5 10 0 0 0 0 1
footprint=LQFP144
}
C 55100 54100 1 0 0 spartan6_misc.sym
{
T 57800 53900 5 10 1 1 0 6 1
refdes=U12
T 57800 57500 5 10 0 0 0 0 1
device=SPARTAN6_IO
T 57800 57700 5 10 0 0 0 0 1
footprint=LQFP144
}
C 55600 43000 1 0 0 spartan6_power.sym
{
T 58200 42700 5 10 1 1 0 6 1
refdes=U12
T 58200 49100 5 10 0 0 0 0 1
device=SPARTAN6_IO
T 58200 49300 5 10 0 0 0 0 1
footprint=LQFP144
}
C 55500 45200 1 0 0 gnd-1.sym
N 55600 47900 55600 45500 4
N 55600 45500 55700 45500 4
N 55700 47900 55600 47900 4
N 55700 47700 55600 47700 4
N 55700 47500 55600 47500 4
N 55700 47300 55600 47300 4
N 55700 47100 55600 47100 4
N 55700 46900 55600 46900 4
N 55600 46700 55700 46700 4
N 55600 46500 55700 46500 4
N 55600 46300 55700 46300 4
N 55600 46100 55700 46100 4
N 55600 45900 55700 45900 4
N 55700 45700 55600 45700 4
N 40800 61200 39400 61200 4
{
T 39500 61200 5 10 1 1 0 0 1
netname=CH1_SCL
}
N 39400 61000 40800 61000 4
{
T 39500 61000 5 10 1 1 0 0 1
netname=CH1_SDA
}
N 42200 60000 43900 60000 4
{
T 42300 60000 5 10 1 1 0 0 1
netname=CH1_CLK
}
N 42200 59800 43900 59800 4
{
T 42300 59800 5 10 1 1 0 0 1
netname=CH1_D7
}
N 42200 59600 43900 59600 4
{
T 42300 59600 5 10 1 1 0 0 1
netname=CH1_D6
}
N 42200 59400 43900 59400 4
{
T 42300 59400 5 10 1 1 0 0 1
netname=CH1_D5
}
N 42200 59200 43900 59200 4
{
T 42300 59200 5 10 1 1 0 0 1
netname=CH1_D4
}
N 42200 59000 43900 59000 4
{
T 42300 59000 5 10 1 1 0 0 1
netname=CH1_D3
}
N 42200 58800 43900 58800 4
{
T 42300 58800 5 10 1 1 0 0 1
netname=CH1_D2
}
N 42200 58600 43900 58600 4
{
T 42300 58600 5 10 1 1 0 0 1
netname=CH1_D1
}
N 42200 58400 43900 58400 4
{
T 42300 58400 5 10 1 1 0 0 1
netname=CH1_D0
}
N 42200 60800 43900 60800 4
{
T 42300 60800 5 10 1 1 0 0 1
netname=CH1_GC1
}
N 42200 60400 43900 60400 4
{
T 42300 60400 5 10 1 1 0 0 1
netname=CH1_SCLK
}
N 42200 60200 43900 60200 4
{
T 42300 60200 5 10 1 1 0 0 1
netname=CH1_SDIN
}
N 42200 60600 43900 60600 4
{
T 42300 60600 5 10 1 1 0 0 1
netname=CH1_CS
}
N 39300 58200 40800 58200 4
{
T 39500 58200 5 10 1 1 0 0 1
netname=CH2_SCL
}
N 39300 58000 40800 58000 4
{
T 39500 58000 5 10 1 1 0 0 1
netname=CH2_SDA
}
N 43900 57000 42200 57000 4
{
T 43100 57000 5 10 1 1 0 6 1
netname=CH2_CLK
}
N 43900 56800 42200 56800 4
{
T 43000 56800 5 10 1 1 0 6 1
netname=CH2_D7
}
N 51300 56200 49600 56200 4
{
T 51200 56200 5 10 1 1 0 6 1
netname=CH2_D6
}
N 51300 56000 49600 56000 4
{
T 51200 56000 5 10 1 1 0 6 1
netname=CH2_D5
}
N 51300 55800 49600 55800 4
{
T 51200 55800 5 10 1 1 0 6 1
netname=CH2_D4
}
N 51300 55600 49600 55600 4
{
T 51200 55600 5 10 1 1 0 6 1
netname=CH2_D3
}
N 51300 55400 49600 55400 4
{
T 51200 55400 5 10 1 1 0 6 1
netname=CH2_D2
}
N 51300 55200 49600 55200 4
{
T 51200 55200 5 10 1 1 0 6 1
netname=CH2_D1
}
N 51300 55000 49600 55000 4
{
T 51200 55000 5 10 1 1 0 6 1
netname=CH2_D0
}
N 42200 57800 43900 57800 4
{
T 42300 57800 5 10 1 1 0 0 1
netname=CH2_GC1
}
N 42200 57400 43900 57400 4
{
T 42300 57400 5 10 1 1 0 0 1
netname=CH2_SCLK
}
N 42200 57200 43900 57200 4
{
T 42300 57200 5 10 1 1 0 0 1
netname=CH2_SDIN
}
N 42200 57600 43900 57600 4
{
T 42300 57600 5 10 1 1 0 0 1
netname=CH2_CS
}
N 52600 54800 54100 54800 4
{
T 54000 54800 5 10 1 1 0 6 1
netname=CH3_SCL
}
N 52600 54600 54100 54600 4
{
T 54000 54600 5 10 1 1 0 6 1
netname=CH3_SDA
}
N 51300 53600 49600 53600 4
{
T 51200 53600 5 10 1 1 0 6 1
netname=CH3_CLK
}
N 51300 53400 49600 53400 4
{
T 51200 53400 5 10 1 1 0 6 1
netname=CH3_D7
}
N 51300 53200 49600 53200 4
{
T 51200 53200 5 10 1 1 0 6 1
netname=CH3_D6
}
N 51300 53000 49600 53000 4
{
T 51200 53000 5 10 1 1 0 6 1
netname=CH3_D5
}
N 51300 52800 49600 52800 4
{
T 51200 52800 5 10 1 1 0 6 1
netname=CH3_D4
}
N 51300 52600 49600 52600 4
{
T 51200 52600 5 10 1 1 0 6 1
netname=CH3_D3
}
N 51300 52400 49600 52400 4
{
T 51200 52400 5 10 1 1 0 6 1
netname=CH3_D2
}
N 51300 52200 49600 52200 4
{
T 51200 52200 5 10 1 1 0 6 1
netname=CH3_D1
}
N 51300 52000 49600 52000 4
{
T 51200 52000 5 10 1 1 0 6 1
netname=CH3_D0
}
N 51300 54400 49600 54400 4
{
T 51200 54400 5 10 1 1 0 6 1
netname=CH3_GC1
}
N 51300 54000 49600 54000 4
{
T 51200 54000 5 10 1 1 0 6 1
netname=CH3_SCLK
}
N 51300 53800 49600 53800 4
{
T 51200 53800 5 10 1 1 0 6 1
netname=CH3_SDIN
}
N 51300 54200 49600 54200 4
{
T 51200 54200 5 10 1 1 0 6 1
netname=CH3_CS
}
N 49600 51400 51300 51400 4
{
T 50400 51400 5 10 1 1 0 0 1
netname=CH4_SDIN
}
N 49600 57200 51300 57200 4
{
T 50500 57200 5 10 1 1 0 0 1
netname=CH4_D7
}
N 49600 57400 51300 57400 4
{
T 50500 57400 5 10 1 1 0 0 1
netname=CH4_D6
}
N 49600 57600 51300 57600 4
{
T 50500 57600 5 10 1 1 0 0 1
netname=CH4_D5
}
N 49600 57800 51300 57800 4
{
T 50500 57800 5 10 1 1 0 0 1
netname=CH4_D4
}
N 49600 58000 51300 58000 4
{
T 50500 58000 5 10 1 1 0 0 1
netname=CH4_D3
}
N 49600 58200 51300 58200 4
{
T 50500 58200 5 10 1 1 0 0 1
netname=CH4_D2
}
N 49600 58400 51300 58400 4
{
T 50500 58400 5 10 1 1 0 0 1
netname=CH4_D1
}
N 49600 58600 51300 58600 4
{
T 50500 58600 5 10 1 1 0 0 1
netname=CH4_D0
}
N 49600 51600 51300 51600 4
{
T 50300 51600 5 10 1 1 0 0 1
netname=CH4_SCLK
}
N 49600 51200 51300 51200 4
{
T 50400 51200 5 10 1 1 0 0 1
netname=CH4_CLK
}
N 49600 51800 51300 51800 4
{
T 50500 51800 5 10 1 1 0 0 1
netname=CH4_CS
}
T 67800 62800 9 24 1 0 0 0 1
FPGA
T 66100 42500 9 14 1 0 0 0 1
FPGA
T 66200 41800 9 10 1 0 0 0 1
7
T 67800 41800 9 10 1 0 0 0 1
10
T 69900 42100 9 10 1 0 0 0 1
2
T 69900 41800 9 10 1 0 0 0 1
Copyright (c) 2014 Peter Monta
N 49600 58800 51300 58800 4
{
T 50200 58800 5 10 1 1 0 0 1
netname=FPGA_CLK-
}
N 49600 59000 51300 59000 4
{
T 50200 59000 5 10 1 1 0 0 1
netname=FPGA_CLK+
}
N 49600 59400 51300 59400 4
{
T 50100 59400 5 10 1 1 0 0 1
netname=PHY_RX_CLK
}
N 49600 59600 51300 59600 4
{
T 50200 59600 5 10 1 1 0 0 1
netname=PHY_MDINT
}
N 49600 59800 51300 59800 4
{
T 50200 59800 5 10 1 1 0 0 1
netname=PHY_MDIO
}
N 49600 60000 51300 60000 4
{
T 50200 60000 5 10 1 1 0 0 1
netname=PHY_MDC
}
N 49600 60600 51300 60600 4
{
T 50200 60600 5 10 1 1 0 0 1
netname=PHY_NRESET
}
N 42200 51800 43900 51800 4
{
T 42300 51800 5 10 1 1 0 0 1
netname=PHY_RX_CTL
}
N 42200 52000 43900 52000 4
{
T 42300 52000 5 10 1 1 0 0 1
netname=PHY_RXD0
}
N 42200 52200 43900 52200 4
{
T 42300 52200 5 10 1 1 0 0 1
netname=PHY_RXD1
}
N 42200 52400 43900 52400 4
{
T 42300 52400 5 10 1 1 0 0 1
netname=PHY_RXD2
}
N 42200 52600 43900 52600 4
{
T 42300 52600 5 10 1 1 0 0 1
netname=PHY_RXD3
}
N 42200 52800 43900 52800 4
{
T 42300 52800 5 10 1 1 0 0 1
netname=PHY_TX_CTL
}
N 42200 53000 43900 53000 4
{
T 42300 53000 5 10 1 1 0 0 1
netname=PHY_TX_CLK
}
N 42200 53200 43900 53200 4
{
T 42300 53200 5 10 1 1 0 0 1
netname=PHY_TXD3
}
N 42200 53400 43900 53400 4
{
T 42300 53400 5 10 1 1 0 0 1
netname=PHY_TXD2
}
N 42200 53600 43900 53600 4
{
T 42300 53600 5 10 1 1 0 0 1
netname=PHY_TXD1
}
N 42200 53800 43900 53800 4
{
T 42300 53800 5 10 1 1 0 0 1
netname=PHY_TXD0
}
N 42200 55400 43900 55400 4
{
T 42300 55400 5 10 1 1 0 0 1
netname=UART_RX
}
N 42200 55600 43900 55600 4
{
T 42300 55600 5 10 1 1 0 0 1
netname=UART_TX
}
N 42200 54000 43900 54000 4
N 42200 54200 43900 54200 4
N 42200 54400 43900 54400 4
N 39500 54600 41300 54600 4
{
T 39600 54600 5 10 1 1 0 0 1
netname=CLOCK_READBACK
}
N 42200 54800 43900 54800 4
N 55700 43800 55700 44600 4
N 55700 44600 54300 44600 4
{
T 54400 44700 5 10 1 1 0 0 1
netname=VCC_1.2V
}
N 58500 43800 58500 44200 4
N 58500 44200 60300 44200 4
{
T 59400 44300 5 10 1 1 0 0 1
netname=VCC_3.3V
}
N 58500 44600 58500 44800 4
N 58500 44800 60300 44800 4
{
T 59400 44900 5 10 1 1 0 0 1
netname=VCC_3.3V
}
N 58500 45200 58500 45600 4
N 58500 45600 60300 45600 4
{
T 59400 45700 5 10 1 1 0 0 1
netname=VCC_3.3V
}
N 58500 46000 58500 46400 4
N 58500 46400 60300 46400 4
{
T 59400 46500 5 10 1 1 0 0 1
netname=VCC_3.3V
}
N 58500 47100 58500 47900 4
N 58500 47900 60300 47900 4
{
T 59300 48000 5 10 1 1 0 0 1
netname=VCC_3.3V
}
C 67500 58500 1 0 0 gnd-1.sym
N 67600 58800 67600 60300 4
N 69900 60300 68700 60300 4
{
T 69000 60300 5 10 1 1 0 0 1
netname=VCC_3.3V
}
N 69900 60100 68700 60100 4
{
T 69400 60100 5 10 1 1 0 0 1
netname=TMS
}
N 69900 59900 68700 59900 4
{
T 69400 59900 5 10 1 1 0 0 1
netname=TCK
}
N 69900 59700 68700 59700 4
{
T 69400 59700 5 10 1 1 0 0 1
netname=TDO
}
N 69900 59500 68700 59500 4
{
T 69400 59500 5 10 1 1 0 0 1
netname=TDI
}
N 41400 56600 43900 56600 4
N 51300 61800 49600 61800 4
{
T 50700 61800 5 10 1 1 0 0 1
netname=cclk
}
N 51300 61600 49600 61600 4
{
T 50800 61600 5 10 1 1 0 0 1
netname=m0
}
N 51300 61000 49600 61000 4
{
T 50700 61000 5 10 1 1 0 0 1
netname=din
}
N 51300 60800 49600 60800 4
{
T 50700 60800 5 10 1 1 0 0 1
netname=mosi
}
N 51300 60200 49600 60200 4
{
T 50800 60200 5 10 1 1 0 0 1
netname=m1
}
N 51300 57000 49600 57000 4
{
T 50700 57000 5 10 1 1 0 0 1
netname=init_b
}
N 51300 56800 49600 56800 4
{
T 50700 56800 5 10 1 1 0 0 1
netname=cso_b
}
C 55200 51900 1 0 0 gnd-1.sym
N 56700 52600 55300 52600 4
{
T 55400 52600 5 10 1 1 0 0 1
netname=VCC_3.3V
}
N 56700 52200 55300 52200 4
N 55200 56100 53800 56100 4
{
T 54000 56100 5 10 1 1 0 0 1
netname=TCK
}
N 55200 55900 53800 55900 4
{
T 54000 55900 5 10 1 1 0 0 1
netname=TDI
}
N 55200 55700 53800 55700 4
{
T 54000 55700 5 10 1 1 0 0 1
netname=TMS
}
N 55200 55500 53800 55500 4
{
T 54000 55500 5 10 1 1 0 0 1
netname=TDO
}
C 63600 49500 1 0 0 resistor-1.sym
{
T 63900 49900 5 10 0 0 0 0 1
device=RESISTOR
T 63800 49800 5 10 1 1 0 0 1
refdes=R38
T 64200 49800 5 10 1 1 0 0 1
value=47
T 63600 49500 5 10 0 1 0 0 1
footprint=s0402.fp
}
C 68400 49700 1 0 0 resistor-1.sym
{
T 68700 50100 5 10 0 0 0 0 1
device=RESISTOR
T 68600 50000 5 10 1 1 0 0 1
refdes=R39
T 68600 49500 5 10 1 1 0 0 1
value=47
T 68400 49700 5 10 0 1 0 0 1
footprint=s0402.fp
}
C 56700 52100 1 0 0 resistor-1.sym
{
T 57000 52500 5 10 0 0 0 0 1
device=RESISTOR
T 56900 51900 5 10 1 1 0 0 1
refdes=R40
T 57400 51900 5 10 1 1 0 0 1
value=1k
T 56700 52100 5 10 0 0 0 0 1
footprint=s0402.fp
}
C 56700 52500 1 0 0 resistor-1.sym
{
T 57000 52900 5 10 0 0 0 0 1
device=RESISTOR
T 56900 52800 5 10 1 1 0 0 1
refdes=R41
T 57400 52800 5 10 1 1 0 0 1
value=1k
T 56700 52500 5 10 0 0 0 0 1
footprint=s0402.fp
}
N 57600 52600 58400 52600 4
{
T 58000 52600 5 10 1 1 0 0 1
netname=m0
}
N 57600 52200 58400 52200 4
{
T 58000 52200 5 10 1 1 0 0 1
netname=m1
}
C 60000 55900 1 0 0 gnd-1.sym
C 58900 56100 1 0 0 resistor-1.sym
{
T 59200 56500 5 10 0 0 0 0 1
device=RESISTOR
T 59100 56400 5 10 1 1 0 0 1
refdes=R42
T 59600 56400 5 10 1 1 0 0 1
value=0
T 58900 56100 5 10 0 0 0 0 1
footprint=s0402.fp
}
N 58100 56200 58900 56200 4
N 59800 56200 60100 56200 4
C 63600 50100 1 0 0 resistor-1.sym
{
T 63900 50500 5 10 0 0 0 0 1
device=RESISTOR
T 63800 50400 5 10 1 1 0 0 1
refdes=R43
T 64200 50400 5 10 1 1 0 0 1
value=47
T 63600 50100 5 10 0 1 0 0 1
footprint=s0402.fp
}
C 57300 50100 1 90 0 resistor-1.sym
{
T 56900 50400 5 10 0 0 90 0 1
device=RESISTOR
T 57000 50300 5 10 1 1 90 0 1
refdes=R44
T 57600 50300 5 10 1 1 90 0 1
value=4.7k
T 57300 50100 5 10 0 1 0 0 1
footprint=s0402.fp
}
C 61200 57000 1 90 0 resistor-1.sym
{
T 60800 57300 5 10 0 0 90 0 1
device=RESISTOR
T 60900 57200 5 10 1 1 90 0 1
refdes=R45
T 61400 57400 5 10 1 1 90 0 1
value=330
T 61200 57000 5 10 0 1 0 0 1
footprint=s0402.fp
}
C 66800 48200 1 0 0 gnd-1.sym
N 65500 50800 68400 50800 4
{
T 67400 50900 5 10 1 1 0 0 1
netname=VCC_3.3V
}
C 40500 56500 1 0 0 resistor-1.sym
{
T 40800 56900 5 10 0 0 0 0 1
device=RESISTOR
T 40700 56800 5 10 1 1 0 0 1
refdes=R46
T 41200 56800 5 10 1 1 0 0 1
value=10k
T 40500 56500 5 10 0 0 0 0 1
footprint=s0402.fp
}
C 39900 56300 1 0 0 gnd-1.sym
N 40000 56600 40500 56600 4
C 61900 55000 1 90 0 resistor-1.sym
{
T 61500 55300 5 10 0 0 90 0 1
device=RESISTOR
T 61600 55200 5 10 1 1 90 0 1
refdes=R47
T 61900 55000 5 10 0 0 0 0 1
footprint=s0402.fp
T 62200 55100 5 10 1 1 90 0 1
value=4.7k
}
N 58100 55000 61800 55000 4
N 61100 58500 62900 58500 4
{
T 61900 58600 5 10 1 1 0 0 1
netname=VCC_3.3V
}
N 61800 55900 61800 58500 4
N 57200 50100 55300 50100 4
{
T 55400 50200 5 10 1 1 0 0 1
netname=init_b
}
N 57200 51000 57200 51200 4
N 57200 51200 58700 51200 4
{
T 57800 51300 5 10 1 1 0 0 1
netname=VCC_3.3V
}
N 65800 49200 65500 49200 4
N 65500 49200 65500 50800 4
N 65800 49800 65500 49800 4
N 67900 49800 68400 49800 4
N 69300 49800 70600 49800 4
{
T 70200 49900 5 10 1 1 0 0 1
netname=din
}
C 63600 48900 1 0 0 resistor-1.sym
{
T 63900 49300 5 10 0 0 0 0 1
device=RESISTOR
T 63800 49200 5 10 1 1 0 0 1
refdes=R48
T 64200 49200 5 10 1 1 0 0 1
value=47
T 63600 48900 5 10 0 1 0 0 1
footprint=s0402.fp
}
N 64500 50200 65200 50200 4
N 65200 50200 65200 50000 4
N 65200 50000 65800 50000 4
N 64500 49600 65800 49600 4
N 64500 49000 65200 49000 4
N 65200 49000 65200 49400 4
N 65200 49400 65800 49400 4
N 63600 50200 62200 50200 4
{
T 62300 50300 5 10 1 1 0 0 1
netname=cso_b
}
N 63600 49600 62200 49600 4
{
T 62300 49700 5 10 1 1 0 0 1
netname=cclk
}
N 63600 49000 62200 49000 4
{
T 62300 49100 5 10 1 1 0 0 1
netname=mosi
}
C 60900 57000 1 270 0 led-1.sym
{
T 61500 56200 5 10 0 0 270 0 1
device=LED
T 61300 56200 5 10 1 1 270 0 1
refdes=LED1
T 61700 56200 5 10 0 0 270 0 1
symversion=0.1
T 60900 57000 5 10 0 0 0 0 1
footprint=0603.fp
}
N 61100 58500 61100 57900 4
N 61100 56100 61100 55400 4
N 61100 55400 58100 55400 4
C 67100 46500 1 0 0 gnd-1.sym
C 67100 45000 1 0 0 gnd-1.sym
N 67200 46800 66500 46800 4
N 67200 45300 66500 45300 4
C 64300 46700 1 0 0 resistor-1.sym
{
T 64600 47100 5 10 0 0 0 0 1
device=RESISTOR
T 64500 47000 5 10 1 1 0 0 1
refdes=R49
T 64700 46500 5 10 1 1 0 0 1
value=330
T 64300 46700 5 10 0 1 270 0 1
footprint=s0402.fp
}
C 64300 45200 1 0 0 resistor-1.sym
{
T 64600 45600 5 10 0 0 0 0 1
device=RESISTOR
T 64500 45500 5 10 1 1 0 0 1
refdes=R50
T 64700 45000 5 10 1 1 0 0 1
value=330
T 64300 45200 5 10 0 1 270 0 1
footprint=s0402.fp
}
N 65600 46800 65200 46800 4
N 65600 45300 65200 45300 4
N 64300 45300 63100 45300 4
{
T 63300 45400 5 10 1 1 0 0 1
netname=led1
}
N 63100 46800 64300 46800 4
{
T 63300 46900 5 10 1 1 0 0 1
netname=led0
}
N 43900 56000 42200 56000 4
{
T 42300 56000 5 10 1 1 0 0 1
netname=led0
}
N 43900 55800 42200 55800 4
{
T 42300 55800 5 10 1 1 0 0 1
netname=led1
}
C 42900 47600 1 90 0 capacitor-1.sym
{
T 42200 47800 5 10 0 0 90 0 1
device=CAPACITOR
T 42400 47800 5 10 1 1 90 0 1
refdes=C141
T 42000 47800 5 10 0 0 90 0 1
symversion=0.1
T 42500 47300 5 10 1 1 0 0 1
value=0.1 uF
T 42900 47600 5 10 0 1 0 0 1
footprint=s0402.fp
}
C 41700 47600 1 90 0 capacitor-1.sym
{
T 41000 47800 5 10 0 0 90 0 1
device=CAPACITOR
T 41200 47800 5 10 1 1 90 0 1
refdes=C142
T 40800 47800 5 10 0 0 90 0 1
symversion=0.1
T 41700 47600 5 10 0 0 0 0 1
footprint=0805.fp
T 41300 47300 5 10 1 1 0 0 1
value=10 uF
}
C 43700 47600 1 90 0 capacitor-1.sym
{
T 43000 47800 5 10 0 0 90 0 1
device=CAPACITOR
T 43200 47800 5 10 1 1 90 0 1
refdes=C143
T 42800 47800 5 10 0 0 90 0 1
symversion=0.1
T 43300 47300 5 10 1 1 0 0 1
value=0.1 uF
T 43700 47600 5 10 0 1 0 0 1
footprint=s0402.fp
}
C 44500 47600 1 90 0 capacitor-1.sym
{
T 43800 47800 5 10 0 0 90 0 1
device=CAPACITOR
T 44000 47800 5 10 1 1 90 0 1
refdes=C144
T 43600 47800 5 10 0 0 90 0 1
symversion=0.1
T 44100 47300 5 10 1 1 0 0 1
value=0.1 uF
T 44500 47600 5 10 0 1 0 0 1
footprint=s0402.fp
}
N 40300 48500 45900 48500 4
{
T 40300 48500 5 10 1 1 0 0 1
netname=VCC_1.2V
}
N 41500 47600 46500 47600 4
C 46400 47300 1 0 0 gnd-1.sym
C 45300 47600 1 90 0 capacitor-1.sym
{
T 44600 47800 5 10 0 0 90 0 1
device=CAPACITOR
T 44800 47800 5 10 1 1 90 0 1
refdes=C145
T 44400 47800 5 10 0 0 90 0 1
symversion=0.1
T 44900 47300 5 10 1 1 0 0 1
value=0.1 uF
T 45300 47600 5 10 0 1 0 0 1
footprint=s0402.fp
}
C 46100 47600 1 90 0 capacitor-1.sym
{
T 45400 47800 5 10 0 0 90 0 1
device=CAPACITOR
T 45600 47800 5 10 1 1 90 0 1
refdes=C146
T 45200 47800 5 10 0 0 90 0 1
symversion=0.1
T 45700 47300 5 10 1 1 0 0 1
value=0.1 uF
T 46100 47600 5 10 0 1 0 0 1
footprint=s0402.fp
}
C 42900 45600 1 90 0 capacitor-1.sym
{
T 42200 45800 5 10 0 0 90 0 1
device=CAPACITOR
T 42400 45800 5 10 1 1 90 0 1
refdes=C147
T 42000 45800 5 10 0 0 90 0 1
symversion=0.1
T 42500 45300 5 10 1 1 0 0 1
value=0.1 uF
T 42900 45600 5 10 0 1 0 0 1
footprint=s0402.fp
}
C 41700 45600 1 90 0 capacitor-1.sym
{
T 41000 45800 5 10 0 0 90 0 1
device=CAPACITOR
T 41200 45800 5 10 1 1 90 0 1
refdes=C148
T 40800 45800 5 10 0 0 90 0 1
symversion=0.1
T 41700 45600 5 10 0 0 0 0 1
footprint=0805.fp
T 41300 45300 5 10 1 1 0 0 1
value=10 uF
}
C 43700 45600 1 90 0 capacitor-1.sym
{
T 43000 45800 5 10 0 0 90 0 1
device=CAPACITOR
T 43200 45800 5 10 1 1 90 0 1
refdes=C149
T 42800 45800 5 10 0 0 90 0 1
symversion=0.1
T 43300 45300 5 10 1 1 0 0 1
value=0.1 uF
T 43700 45600 5 10 0 1 0 0 1
footprint=s0402.fp
}
C 44500 45600 1 90 0 capacitor-1.sym
{
T 43800 45800 5 10 0 0 90 0 1
device=CAPACITOR
T 44000 45800 5 10 1 1 90 0 1
refdes=C150
T 43600 45800 5 10 0 0 90 0 1
symversion=0.1
T 44100 45300 5 10 1 1 0 0 1
value=0.1 uF
T 44500 45600 5 10 0 1 0 0 1
footprint=s0402.fp
}
N 40300 46500 45900 46500 4
{
T 40300 46500 5 10 1 1 0 0 1
netname=VCC_3.3V
}
N 41500 45600 46500 45600 4
C 46400 45300 1 0 0 gnd-1.sym
C 45300 45600 1 90 0 capacitor-1.sym
{
T 44600 45800 5 10 0 0 90 0 1
device=CAPACITOR
T 44800 45800 5 10 1 1 90 0 1
refdes=C151
T 44400 45800 5 10 0 0 90 0 1
symversion=0.1
T 44900 45300 5 10 1 1 0 0 1
value=0.1 uF
T 45300 45600 5 10 0 1 0 0 1
footprint=s0402.fp
}
C 46100 45600 1 90 0 capacitor-1.sym
{
T 45400 45800 5 10 0 0 90 0 1
device=CAPACITOR
T 45600 45800 5 10 1 1 90 0 1
refdes=C152
T 45200 45800 5 10 0 0 90 0 1
symversion=0.1
T 45700 45300 5 10 1 1 0 0 1
value=0.1 uF
T 46100 45600 5 10 0 1 0 0 1
footprint=s0402.fp
}
C 50500 48000 1 90 0 capacitor-1.sym
{
T 49800 48200 5 10 0 0 90 0 1
device=CAPACITOR
T 50000 48200 5 10 1 1 90 0 1
refdes=C153
T 49600 48200 5 10 0 0 90 0 1
symversion=0.1
T 50100 47700 5 10 1 1 0 0 1
value=0.1 uF
T 50500 48000 5 10 0 1 0 0 1
footprint=s0402.fp
}
C 49300 48000 1 90 0 capacitor-1.sym
{
T 48600 48200 5 10 0 0 90 0 1
device=CAPACITOR
T 48800 48200 5 10 1 1 90 0 1
refdes=C154
T 48400 48200 5 10 0 0 90 0 1
symversion=0.1
T 49300 48000 5 10 0 0 0 0 1
footprint=0805.fp
T 48900 47700 5 10 1 1 0 0 1
value=10 uF
}
C 51300 48000 1 90 0 capacitor-1.sym
{
T 50600 48200 5 10 0 0 90 0 1
device=CAPACITOR
T 50800 48200 5 10 1 1 90 0 1
refdes=C155
T 50400 48200 5 10 0 0 90 0 1
symversion=0.1
T 50900 47700 5 10 1 1 0 0 1
value=0.1 uF
T 51300 48000 5 10 0 1 0 0 1
footprint=s0402.fp
}
C 52100 48000 1 90 0 capacitor-1.sym
{
T 51400 48200 5 10 0 0 90 0 1
device=CAPACITOR
T 51600 48200 5 10 1 1 90 0 1
refdes=C156
T 51200 48200 5 10 0 0 90 0 1
symversion=0.1
T 51700 47700 5 10 1 1 0 0 1
value=0.1 uF
T 52100 48000 5 10 0 1 0 0 1
footprint=s0402.fp
}
N 47900 48900 51900 48900 4
{
T 47900 48900 5 10 1 1 0 0 1
netname=VCC_3.3V
}
N 49100 48000 52600 48000 4
C 52500 47700 1 0 0 gnd-1.sym
C 50500 46500 1 90 0 capacitor-1.sym
{
T 49800 46700 5 10 0 0 90 0 1
device=CAPACITOR
T 50000 46700 5 10 1 1 90 0 1
refdes=C157
T 49600 46700 5 10 0 0 90 0 1
symversion=0.1
T 50100 46200 5 10 1 1 0 0 1
value=0.1 uF
T 50500 46500 5 10 0 1 0 0 1
footprint=s0402.fp
}
C 49300 46500 1 90 0 capacitor-1.sym
{
T 48600 46700 5 10 0 0 90 0 1
device=CAPACITOR
T 48800 46700 5 10 1 1 90 0 1
refdes=C158
T 48400 46700 5 10 0 0 90 0 1
symversion=0.1
T 49300 46500 5 10 0 0 0 0 1
footprint=0805.fp
T 48900 46200 5 10 1 1 0 0 1
value=10 uF
}
C 51300 46500 1 90 0 capacitor-1.sym
{
T 50600 46700 5 10 0 0 90 0 1
device=CAPACITOR
T 50800 46700 5 10 1 1 90 0 1
refdes=C159
T 50400 46700 5 10 0 0 90 0 1
symversion=0.1
T 50900 46200 5 10 1 1 0 0 1
value=0.1 uF
T 51300 46500 5 10 0 1 0 0 1
footprint=s0402.fp
}
C 52100 46500 1 90 0 capacitor-1.sym
{
T 51400 46700 5 10 0 0 90 0 1
device=CAPACITOR
T 51600 46700 5 10 1 1 90 0 1
refdes=C160
T 51200 46700 5 10 0 0 90 0 1
symversion=0.1
T 51700 46200 5 10 1 1 0 0 1
value=0.1 uF
T 52100 46500 5 10 0 1 0 0 1
footprint=s0402.fp
}
N 47900 47400 51900 47400 4
{
T 47900 47400 5 10 1 1 0 0 1
netname=VCC_3.3V
}
N 49100 46500 52600 46500 4
C 52500 46200 1 0 0 gnd-1.sym
C 50500 45100 1 90 0 capacitor-1.sym
{
T 49800 45300 5 10 0 0 90 0 1
device=CAPACITOR
T 50000 45300 5 10 1 1 90 0 1
refdes=C161
T 49600 45300 5 10 0 0 90 0 1
symversion=0.1
T 50100 44800 5 10 1 1 0 0 1
value=0.1 uF
T 50500 45100 5 10 0 1 0 0 1
footprint=s0402.fp
}
C 49300 45100 1 90 0 capacitor-1.sym
{
T 48600 45300 5 10 0 0 90 0 1
device=CAPACITOR
T 48800 45300 5 10 1 1 90 0 1
refdes=C162
T 48400 45300 5 10 0 0 90 0 1
symversion=0.1
T 49300 45100 5 10 0 0 0 0 1
footprint=0805.fp
T 48900 44800 5 10 1 1 0 0 1
value=10 uF
}
C 51300 45100 1 90 0 capacitor-1.sym
{
T 50600 45300 5 10 0 0 90 0 1
device=CAPACITOR
T 50800 45300 5 10 1 1 90 0 1
refdes=C163
T 50400 45300 5 10 0 0 90 0 1
symversion=0.1
T 50900 44800 5 10 1 1 0 0 1
value=0.1 uF
T 51300 45100 5 10 0 1 0 0 1
footprint=s0402.fp
}
C 52100 45100 1 90 0 capacitor-1.sym
{
T 51400 45300 5 10 0 0 90 0 1
device=CAPACITOR
T 51600 45300 5 10 1 1 90 0 1
refdes=C164
T 51200 45300 5 10 0 0 90 0 1
symversion=0.1
T 51700 44800 5 10 1 1 0 0 1
value=0.1 uF
T 52100 45100 5 10 0 1 0 0 1
footprint=s0402.fp
}
N 47900 46000 51900 46000 4
{
T 47900 46000 5 10 1 1 0 0 1
netname=VCC_3.3V
}
N 49100 45100 52600 45100 4
C 52500 44800 1 0 0 gnd-1.sym
C 50500 43600 1 90 0 capacitor-1.sym
{
T 49800 43800 5 10 0 0 90 0 1
device=CAPACITOR
T 50000 43800 5 10 1 1 90 0 1
refdes=C165
T 49600 43800 5 10 0 0 90 0 1
symversion=0.1
T 50100 43300 5 10 1 1 0 0 1
value=0.1 uF
T 50500 43600 5 10 0 1 0 0 1
footprint=s0402.fp
}
C 49300 43600 1 90 0 capacitor-1.sym
{
T 48600 43800 5 10 0 0 90 0 1
device=CAPACITOR
T 48800 43800 5 10 1 1 90 0 1
refdes=C166
T 48400 43800 5 10 0 0 90 0 1
symversion=0.1
T 49300 43600 5 10 0 0 0 0 1
footprint=0805.fp
T 48900 43300 5 10 1 1 0 0 1
value=10 uF
}
C 51300 43600 1 90 0 capacitor-1.sym
{
T 50600 43800 5 10 0 0 90 0 1
device=CAPACITOR
T 50800 43800 5 10 1 1 90 0 1
refdes=C167
T 50400 43800 5 10 0 0 90 0 1
symversion=0.1
T 50900 43300 5 10 1 1 0 0 1
value=0.1 uF
T 51300 43600 5 10 0 1 0 0 1
footprint=s0402.fp
}
C 52100 43600 1 90 0 capacitor-1.sym
{
T 51400 43800 5 10 0 0 90 0 1
device=CAPACITOR
T 51600 43800 5 10 1 1 90 0 1
refdes=C168
T 51200 43800 5 10 0 0 90 0 1
symversion=0.1
T 51700 43300 5 10 1 1 0 0 1
value=0.1 uF
T 52100 43600 5 10 0 1 0 0 1
footprint=s0402.fp
}
N 47900 44500 51900 44500 4
{
T 47900 44500 5 10 1 1 0 0 1
netname=VCC_3.3V
}
N 49100 43600 52600 43600 4
C 52500 43300 1 0 0 gnd-1.sym
C 56800 61100 1 90 0 capacitor-1.sym
{
T 56100 61300 5 10 0 0 90 0 1
device=CAPACITOR
T 56300 61300 5 10 1 1 90 0 1
refdes=C207
T 55900 61300 5 10 0 0 90 0 1
symversion=0.1
T 56800 61100 5 10 1 1 0 0 1
value=0.1 uF
T 56800 61100 5 10 0 1 0 0 1
footprint=s0402.fp
}
C 55300 61900 1 0 0 resistor-1.sym
{
T 55600 62300 5 10 0 0 0 0 1
device=RESISTOR
T 55500 62200 5 10 1 1 0 0 1
refdes=R76
T 55400 61700 5 10 1 1 0 0 1
value=10k
T 55300 61900 5 10 0 1 0 0 1
footprint=s0402.fp
}
C 56500 60800 1 0 0 gnd-1.sym
N 55300 62000 53900 62000 4
{
T 54100 62100 5 10 1 1 0 0 1
netname=CH1_GC1
}
N 56200 62000 58300 62000 4
{
T 56900 62100 5 10 1 1 0 0 1
netname=CH1_GC1_FPGA_LPF
}
C 56800 59400 1 90 0 capacitor-1.sym
{
T 56100 59600 5 10 0 0 90 0 1
device=CAPACITOR
T 56300 59600 5 10 1 1 90 0 1
refdes=C208
T 55900 59600 5 10 0 0 90 0 1
symversion=0.1
T 56800 59400 5 10 1 1 0 0 1
value=0.1 uF
T 56800 59400 5 10 0 1 0 0 1
footprint=s0402.fp
}
C 55300 60200 1 0 0 resistor-1.sym
{
T 55600 60600 5 10 0 0 0 0 1
device=RESISTOR
T 55500 60500 5 10 1 1 0 0 1
refdes=R77
T 55400 60000 5 10 1 1 0 0 1
value=10k
T 55300 60200 5 10 0 1 0 0 1
footprint=s0402.fp
}
C 56500 59100 1 0 0 gnd-1.sym
N 55300 60300 53900 60300 4
{
T 54100 60400 5 10 1 1 0 0 1
netname=CH2_GC1
}
N 56200 60300 58300 60300 4
{
T 56900 60400 5 10 1 1 0 0 1
netname=CH2_GC1_FPGA_LPF
}
C 63100 60200 1 90 0 capacitor-1.sym
{
T 62400 60400 5 10 0 0 90 0 1
device=CAPACITOR
T 62600 60400 5 10 1 1 90 0 1
refdes=C209
T 62200 60400 5 10 0 0 90 0 1
symversion=0.1
T 63100 60200 5 10 1 1 0 0 1
value=0.1 uF
T 63100 60200 5 10 0 1 0 0 1
footprint=s0402.fp
}
C 61600 61000 1 0 0 resistor-1.sym
{
T 61900 61400 5 10 0 0 0 0 1
device=RESISTOR
T 61800 61300 5 10 1 1 0 0 1
refdes=R78
T 61700 60800 5 10 1 1 0 0 1
value=10k
T 61600 61000 5 10 0 1 0 0 1
footprint=s0402.fp
}
C 62800 59900 1 0 0 gnd-1.sym
N 61600 61100 60200 61100 4
{
T 60400 61200 5 10 1 1 0 0 1
netname=CH3_GC1
}
N 62500 61100 64600 61100 4
{
T 63200 61200 5 10 1 1 0 0 1
netname=CH3_GC1_FPGA_LPF
}
C 64600 53600 1 0 0 resistor-1.sym
{
T 64900 54000 5 10 0 0 0 0 1
device=RESISTOR
T 64800 53900 5 10 1 1 0 0 1
refdes=R85
T 64600 53600 5 10 0 0 0 0 1
footprint=s0402.fp
T 64800 53300 5 10 1 1 0 0 1
value=330
}
C 69700 53800 1 180 0 resistor-1.sym
{
T 69400 53400 5 10 0 0 180 0 1
device=RESISTOR
T 69400 54100 5 10 1 1 180 0 1
refdes=R86
T 69700 53800 5 10 0 0 180 0 1
footprint=s0402.fp
T 69400 53500 5 10 1 1 180 0 1
value=1k
}
N 63300 53700 64600 53700 4
{
T 63300 53800 5 10 1 1 0 0 1
netname=UART_TX
}
N 71000 53700 69700 53700 4
{
T 70900 53900 5 10 1 1 180 0 1
netname=UART_RX
}
N 68800 53700 67700 53700 4
N 65500 53700 66300 53700 4
T 48300 50200 9 10 1 0 0 0 1
XC6SLX9-2TQG144C
C 66300 53100 1 0 0 header16-1.sym
{
T 66350 52050 5 10 0 1 0 0 1
device=HEADER16
T 66900 56400 5 10 1 1 0 0 1
refdes=J10
T 66300 53100 5 10 0 0 0 0 1
footprint=HEADER16_100MIL.fp
}
N 66300 55700 66100 55700 4
N 66100 55700 66100 57000 4
N 66100 57000 71000 57000 4
{
T 67900 57000 5 10 1 1 0 0 1
netname=VCC_3.3V
}
N 67700 55700 67900 55700 4
N 67900 55700 67900 57000 4
N 67700 54900 68200 54900 4
N 68200 54900 68200 52800 4
N 66300 54900 65800 54900 4
N 65800 54900 65800 52800 4
N 67700 54100 68200 54100 4
N 67700 53300 68200 53300 4
N 66300 54100 65800 54100 4
N 66300 53300 65800 53300 4
C 65700 52500 1 0 0 gnd-1.sym
C 68100 52500 1 0 0 gnd-1.sym
N 66300 56100 64700 56100 4
{
T 64800 56200 5 10 1 1 0 0 1
netname=spare1_p
}
N 66300 55300 64700 55300 4
{
T 64800 55400 5 10 1 1 0 0 1
netname=spare2_p
}
N 66300 54500 64700 54500 4
{
T 64800 54600 5 10 1 1 0 0 1
netname=spare3_p
}
N 67700 56100 69400 56100 4
{
T 68500 56200 5 10 1 1 0 0 1
netname=spare1_n
}
N 67700 55300 69400 55300 4
{
T 68500 55400 5 10 1 1 0 0 1
netname=spare2_n
}
N 67700 54500 69400 54500 4
{
T 68500 54600 5 10 1 1 0 0 1
netname=spare3_n
}
N 43900 51600 42200 51600 4
{
T 42300 51600 5 10 1 1 0 0 1
netname=spare1_p
}
N 43900 51400 42200 51400 4
{
T 42300 51400 5 10 1 1 0 0 1
netname=spare1_n
}
N 43900 55000 42200 55000 4
{
T 42300 55000 5 10 1 1 0 0 1
netname=spare2_n
}
N 43900 55200 42200 55200 4
{
T 42300 55200 5 10 1 1 0 0 1
netname=spare2_p
}
N 43900 61400 42200 61400 4
{
T 42300 61400 5 10 1 1 0 0 1
netname=spare3_p
}
N 43900 61600 42200 61600 4
{
T 42300 61600 5 10 1 1 0 0 1
netname=spare3_n
}
C 49600 61500 1 270 0 testpt-1.sym
{
T 50400 61500 5 10 1 1 180 0 1
refdes=TP18
T 50500 61100 5 10 0 0 270 0 1
device=TESTPOINT
T 50300 61100 5 10 0 0 270 0 1
footprint=TP_SMT.fp
}
C 49600 61300 1 270 0 testpt-1.sym
{
T 50400 61300 5 10 1 1 180 0 1
refdes=TP19
T 50500 60900 5 10 0 0 270 0 1
device=TESTPOINT
T 50300 60900 5 10 0 0 270 0 1
footprint=TP_SMT.fp
}
C 49600 60500 1 270 0 testpt-1.sym
{
T 50400 60500 5 10 1 1 180 0 1
refdes=TP20
T 50500 60100 5 10 0 0 270 0 1
device=TESTPOINT
T 50300 60100 5 10 0 0 270 0 1
footprint=TP_SMT.fp
}
T 41400 61000 5 10 0 0 0 0 1
device=RESISTOR
T 41100 60600 8 10 0 1 0 0 1
pins=2
T 41100 60600 8 10 0 1 0 0 1
class=DISCRETE
T 40400 59900 5 10 0 0 0 0 1
device=RESISTOR
T 40100 59500 8 10 0 1 0 0 1
pins=2
T 40100 59500 8 10 0 1 0 0 1
class=DISCRETE
C 40800 61100 1 0 0 resistor-1.sym
{
T 41100 61500 5 10 0 0 0 0 1
device=RESISTOR
T 41000 61400 5 10 1 1 0 0 1
refdes=R137
T 41500 61400 5 10 1 1 0 0 1
value=1k
T 40800 61100 5 10 0 0 0 0 1
footprint=s0402.fp
}
C 40800 60900 1 0 0 resistor-1.sym
{
T 41100 61300 5 10 0 0 0 0 1
device=RESISTOR
T 41000 60700 5 10 1 1 0 0 1
refdes=R138
T 41500 60700 5 10 1 1 0 0 1
value=1k
T 40800 60900 5 10 0 0 0 0 1
footprint=s0402.fp
}
N 41700 61200 43900 61200 4
N 41700 61000 43900 61000 4
C 40800 58100 1 0 0 resistor-1.sym
{
T 41100 58500 5 10 0 0 0 0 1
device=RESISTOR
T 40800 58100 5 10 0 0 0 0 1
footprint=s0402.fp
T 41000 58400 5 10 1 1 0 0 1
refdes=R139
T 41500 58400 5 10 1 1 0 0 1
value=1k
}
C 40800 57900 1 0 0 resistor-1.sym
{
T 41100 58300 5 10 0 0 0 0 1
device=RESISTOR
T 40800 57900 5 10 0 0 0 0 1
footprint=s0402.fp
T 41000 57700 5 10 1 1 0 0 1
refdes=R140
T 41500 57700 5 10 1 1 0 0 1
value=1k
}
N 41700 58200 43900 58200 4
N 41700 58000 43900 58000 4
C 51700 54700 1 0 0 resistor-1.sym
{
T 52000 55100 5 10 0 0 0 0 1
device=RESISTOR
T 51700 54700 5 10 0 0 0 0 1
footprint=s0402.fp
T 51900 55000 5 10 1 1 0 0 1
refdes=R141
T 52400 55000 5 10 1 1 0 0 1
value=1k
}
C 51700 54500 1 0 0 resistor-1.sym
{
T 52000 54900 5 10 0 0 0 0 1
device=RESISTOR
T 51700 54500 5 10 0 0 0 0 1
footprint=s0402.fp
T 51900 54300 5 10 1 1 0 0 1
refdes=R142
T 52400 54300 5 10 1 1 0 0 1
value=1k
}
N 49600 54800 51700 54800 4
N 49600 54600 51700 54600 4
C 70500 56100 1 90 0 capacitor-1.sym
{
T 69800 56300 5 10 0 0 90 0 1
device=CAPACITOR
T 70000 56300 5 10 1 1 90 0 1
refdes=C248
T 69600 56300 5 10 0 0 90 0 1
symversion=0.1
T 70100 55800 5 10 1 1 0 0 1
value=0.1 uF
T 70500 56100 5 10 0 1 0 0 1
footprint=s0402.fp
}
C 71200 56100 1 90 0 capacitor-1.sym
{
T 70500 56300 5 10 0 0 90 0 1
device=CAPACITOR
T 70700 56300 5 10 1 1 90 0 1
refdes=C249
T 70300 56300 5 10 0 0 90 0 1
symversion=0.1
T 70800 55800 5 10 1 1 0 0 1
value=0.1 uF
T 71200 56100 5 10 0 1 0 0 1
footprint=s0402.fp
}
N 70300 56100 71600 56100 4
C 71500 55800 1 0 0 gnd-1.sym
N 49600 59200 51300 59200 4
{
T 50400 59200 5 10 1 1 0 0 1
netname=clk_3888
}
C 65600 46600 1 0 0 led-smt.sym
{
T 66400 47200 5 10 0 0 0 0 1
device=LED
T 66400 47000 5 10 1 1 0 0 1
refdes=LED3
T 66400 47400 5 10 0 0 0 0 1
symversion=0.1
T 65600 46600 5 10 0 0 0 0 1
footprint=APA2106.fp
}
C 65600 45100 1 0 0 led-smt.sym
{
T 66400 45700 5 10 0 0 0 0 1
device=LED
T 66400 45500 5 10 1 1 0 0 1
refdes=LED2
T 66400 45900 5 10 0 0 0 0 1
symversion=0.1
T 65600 45100 5 10 0 0 0 0 1
footprint=APA2106.fp
}
C 41300 54700 1 0 0 resistor-1.sym
{
T 41600 55100 5 10 0 0 0 0 1
device=RESISTOR
T 42100 54800 5 10 1 1 0 0 1
refdes=R146
T 42600 54800 5 10 1 1 0 0 1
value=10k
T 41300 54700 5 10 0 0 0 0 1
footprint=s0402.fp
}
C 41300 54500 1 0 0 resistor-1.sym
{
T 41600 54900 5 10 0 0 0 0 1
device=RESISTOR
T 42100 54600 5 10 1 1 0 0 1
refdes=R147
T 42600 54600 5 10 1 1 0 0 1
value=10k
T 41300 54500 5 10 0 0 0 0 1
footprint=s0402.fp
}
C 41300 54300 1 0 0 resistor-1.sym
{
T 41600 54700 5 10 0 0 0 0 1
device=RESISTOR
T 42100 54400 5 10 1 1 0 0 1
refdes=R148
T 42600 54400 5 10 1 1 0 0 1
value=10k
T 41300 54300 5 10 0 0 0 0 1
footprint=s0402.fp
}
C 41300 54100 1 0 0 resistor-1.sym
{
T 41600 54500 5 10 0 0 0 0 1
device=RESISTOR
T 42100 54200 5 10 1 1 0 0 1
refdes=R149
T 42600 54200 5 10 1 1 0 0 1
value=10k
T 41300 54100 5 10 0 0 0 0 1
footprint=s0402.fp
}
C 41300 53900 1 0 0 resistor-1.sym
{
T 41600 54300 5 10 0 0 0 0 1
device=RESISTOR
T 42100 54000 5 10 1 1 0 0 1
refdes=R150
T 42600 54000 5 10 1 1 0 0 1
value=10k
T 41300 53900 5 10 0 0 0 0 1
footprint=s0402.fp
}
N 39500 54800 41300 54800 4
{
T 39600 54800 5 10 1 1 0 0 1
netname=CLOCK_FTEST_LD
}
N 39500 54400 41300 54400 4
{
T 39600 54400 5 10 1 1 0 0 1
netname=CLOCK_LE
}
N 39500 54200 41300 54200 4
{
T 39600 54200 5 10 1 1 0 0 1
netname=CLOCK_DATA
}
N 39500 54000 41300 54000 4
{
T 39600 54000 5 10 1 1 0 0 1
netname=CLOCK_CLK
}
N 43900 54600 42200 54600 4
