<?xml version="1.0" encoding="utf-8" standalone="yes"?>
<rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom">
  <channel>
    <title>Brian Plancher</title>
    <link>https://plancherb1.github.io/authors/haydenkwokhayso/</link>
    <description>Recent content on Brian Plancher</description>
    <generator>Hugo -- gohugo.io</generator>
    <language>en-us</language>
    <copyright>&amp;copy; {year} Brian Plancher</copyright>
    <lastBuildDate>Mon, 01 Dec 2025 00:00:00 +0000</lastBuildDate>
    <atom:link href="https://plancherb1.github.io/authors/haydenkwokhayso/index.xml" rel="self" type="application/rss+xml" />
    <item>
      <title></title>
      <link>https://plancherb1.github.io/authors/haydenkwokhayso/</link>
      <pubDate>Mon, 01 Dec 2025 00:00:00 +0000</pubDate>
      <guid>https://plancherb1.github.io/authors/haydenkwokhayso/</guid>
      <description></description>
    </item>
    <item>
      <title>MPC Solver Hardware Generation Framework with Model-Specific Operation Fusion and Pruning</title>
      <link>https://plancherb1.github.io/publication/fpgatinympc/</link>
      <pubDate>Mon, 01 Dec 2025 00:00:00 +0000</pubDate>
      <guid>https://plancherb1.github.io/publication/fpgatinympc/</guid>
      <description>We developed a flexible MPC solver hardware generation framework which includes a parameterized and programmable vector architecture template that accommodates instruction-level and data-level parallelism in vector and matrix functional units, and a model-specific fused architecture. Implementation of the proposed processor on the Ultra96 platform achieves up to a 9.73x speedup compared to existing generic solutions on MCUs. Moreover, end-to-end performance tests reveal that this speedup reduces the overall control error by 25.96%.</description>
    </item>
  </channel>
</rss>
