INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tolga/Desktop/vivado_test/lab_8_advanced/lab_8_advanced.ip_user_files/bd/design_1/ipshared/53a3/src/counters.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counters
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tolga/Desktop/vivado_test/lab_8_advanced/lab_8_advanced.ip_user_files/bd/design_1/ip/design_1_counters_0_1/sim/design_1_counters_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_counters_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tolga/Desktop/vivado_test/lab_8_advanced/lab_8_advanced.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tolga/Desktop/vivado_test/lab_8_advanced/lab_8_advanced.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
