# Reading D:/quartusII/modelsim_ase/tcl/vsim/pref.tcl
# do test1_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim PE vmap 10.3d Lib Mapping Utility 2014.10 Oct  7 2014
# vmap -modelsim_quiet work rtl_work 
# Copying D:/quartusII/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied D:/quartusII/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/Administrator/Desktop/eda/test1/test1.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:57:16 on Dec 16,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Administrator/Desktop/eda/test1/test1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity test1
# -- Compiling architecture adder4bit of test1
# End time: 18:57:17 on Dec 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/Administrator/Desktop/eda/test1/simulation/modelsim/test1.vht}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:57:17 on Dec 16,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Administrator/Desktop/eda/test1/simulation/modelsim/test1.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity test1_vhd_tst
# -- Compiling architecture test1_arch of test1_vhd_tst
# ** Warning: [4] C:/Users/Administrator/Desktop/eda/test1/simulation/modelsim/test1.vht(38): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] C:/Users/Administrator/Desktop/eda/test1/simulation/modelsim/test1.vht(40): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] C:/Users/Administrator/Desktop/eda/test1/simulation/modelsim/test1.vht(46): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] C:/Users/Administrator/Desktop/eda/test1/simulation/modelsim/test1.vht(48): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] C:/Users/Administrator/Desktop/eda/test1/simulation/modelsim/test1.vht(54): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] C:/Users/Administrator/Desktop/eda/test1/simulation/modelsim/test1.vht(56): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] C:/Users/Administrator/Desktop/eda/test1/simulation/modelsim/test1.vht(62): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] C:/Users/Administrator/Desktop/eda/test1/simulation/modelsim/test1.vht(64): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 18:57:17 on Dec 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 8
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  test1_vhd_tst
# vsim -gui "+altera" -l msim_transcript -do "test1_run_msim_rtl_vhdl.do" 
# Start time: 18:57:18 on Dec 16,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.test1_vhd_tst(test1_arch)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.test1(adder4bit)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Break key hit
# Simulation stop requested.
# End time: 18:59:08 on Dec 16,2019, Elapsed time: 0:01:50
# Errors: 0, Warnings: 0
