--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/user/.local/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise
-v 3 -s 10 -n 3 -fastpaths -xml test_fixed_melexis.twx test_fixed_melexis.ncd
-o test_fixed_melexis.twr test_fixed_melexis.pcf -ucf test_fixed_melexis.ucf

Design file:              test_fixed_melexis.ncd
Physical constraint file: test_fixed_melexis.pcf
Device,package,speed:     xc4vsx35,ff668,-10 (PRODUCTION 1.71 2013-10-13, STEPPING level 1)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock i_clock
----------------+------------+------------+------------------+--------+
                |Max Setup to|Max Hold to |                  | Clock  |
Source          | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
----------------+------------+------------+------------------+--------+
i2c_mem_douta<0>|    3.703(R)|    2.916(R)|i_clock_IBUF      |   0.000|
i2c_mem_douta<1>|    4.554(R)|    2.932(R)|i_clock_IBUF      |   0.000|
i2c_mem_douta<2>|    3.325(R)|    2.700(R)|i_clock_IBUF      |   0.000|
i2c_mem_douta<3>|    2.547(R)|    3.101(R)|i_clock_IBUF      |   0.000|
i2c_mem_douta<4>|    2.094(R)|    3.141(R)|i_clock_IBUF      |   0.000|
i2c_mem_douta<5>|    3.466(R)|    2.865(R)|i_clock_IBUF      |   0.000|
i2c_mem_douta<6>|    3.594(R)|    2.934(R)|i_clock_IBUF      |   0.000|
i2c_mem_douta<7>|    4.631(R)|    2.673(R)|i_clock_IBUF      |   0.000|
i_addr<0>       |   -0.689(R)|    3.019(R)|i_clock_IBUF      |   0.000|
i_addr<1>       |   -1.025(R)|    3.320(R)|i_clock_IBUF      |   0.000|
i_addr<2>       |   -1.115(R)|    3.496(R)|i_clock_IBUF      |   0.000|
i_addr<3>       |   -0.834(R)|    3.143(R)|i_clock_IBUF      |   0.000|
i_addr<4>       |   -0.382(R)|    2.980(R)|i_clock_IBUF      |   0.000|
i_addr<5>       |   -1.147(R)|    3.442(R)|i_clock_IBUF      |   0.000|
i_addr<6>       |   -1.033(R)|    3.351(R)|i_clock_IBUF      |   0.000|
i_addr<7>       |   -1.256(R)|    3.528(R)|i_clock_IBUF      |   0.000|
i_addr<8>       |   -0.876(R)|    3.038(R)|i_clock_IBUF      |   0.000|
i_addr<9>       |   -0.426(R)|    2.369(R)|i_clock_IBUF      |   0.000|
i_reset         |   11.036(R)|    3.069(R)|i_clock_IBUF      |   0.000|
i_run           |   -1.856(R)|    3.387(R)|i_clock_IBUF      |   0.000|
----------------+------------+------------+------------------+--------+

Clock i_clock to Pad
-----------------+------------+------------------+--------+
                 | clk (edge) |                  | Clock  |
Destination      |   to PAD   |Internal Clock(s) | Phase  |
-----------------+------------+------------------+--------+
i2c_mem_addra<0> |   21.423(R)|i_clock_IBUF      |   0.000|
i2c_mem_addra<1> |   20.066(R)|i_clock_IBUF      |   0.000|
i2c_mem_addra<2> |   20.859(R)|i_clock_IBUF      |   0.000|
i2c_mem_addra<3> |   21.068(R)|i_clock_IBUF      |   0.000|
i2c_mem_addra<4> |   22.886(R)|i_clock_IBUF      |   0.000|
i2c_mem_addra<5> |   19.954(R)|i_clock_IBUF      |   0.000|
i2c_mem_addra<6> |   19.874(R)|i_clock_IBUF      |   0.000|
i2c_mem_addra<7> |   21.457(R)|i_clock_IBUF      |   0.000|
i2c_mem_addra<8> |   19.184(R)|i_clock_IBUF      |   0.000|
i2c_mem_addra<9> |   18.161(R)|i_clock_IBUF      |   0.000|
i2c_mem_addra<10>|   21.004(R)|i_clock_IBUF      |   0.000|
i2c_mem_addra<11>|   20.886(R)|i_clock_IBUF      |   0.000|
i2c_mem_ena      |   20.164(R)|i_clock_IBUF      |   0.000|
o_do<0>          |   15.947(R)|i_clock_IBUF      |   0.000|
o_do<1>          |   15.414(R)|i_clock_IBUF      |   0.000|
o_do<2>          |   15.241(R)|i_clock_IBUF      |   0.000|
o_do<3>          |   15.718(R)|i_clock_IBUF      |   0.000|
o_do<4>          |   15.400(R)|i_clock_IBUF      |   0.000|
o_do<5>          |   15.456(R)|i_clock_IBUF      |   0.000|
o_do<6>          |   16.112(R)|i_clock_IBUF      |   0.000|
o_do<7>          |   15.211(R)|i_clock_IBUF      |   0.000|
o_do<8>          |   14.204(R)|i_clock_IBUF      |   0.000|
o_do<9>          |   15.305(R)|i_clock_IBUF      |   0.000|
o_do<10>         |   14.494(R)|i_clock_IBUF      |   0.000|
o_do<11>         |   14.416(R)|i_clock_IBUF      |   0.000|
o_do<12>         |   14.963(R)|i_clock_IBUF      |   0.000|
o_do<13>         |   14.559(R)|i_clock_IBUF      |   0.000|
o_do<14>         |   14.466(R)|i_clock_IBUF      |   0.000|
o_do<15>         |   14.459(R)|i_clock_IBUF      |   0.000|
o_do<16>         |   15.125(R)|i_clock_IBUF      |   0.000|
o_do<17>         |   14.434(R)|i_clock_IBUF      |   0.000|
o_do<18>         |   14.874(R)|i_clock_IBUF      |   0.000|
o_do<19>         |   14.950(R)|i_clock_IBUF      |   0.000|
o_do<20>         |   15.197(R)|i_clock_IBUF      |   0.000|
o_do<21>         |   14.686(R)|i_clock_IBUF      |   0.000|
o_do<22>         |   14.599(R)|i_clock_IBUF      |   0.000|
o_do<23>         |   15.225(R)|i_clock_IBUF      |   0.000|
o_do<24>         |   15.406(R)|i_clock_IBUF      |   0.000|
o_do<25>         |   14.966(R)|i_clock_IBUF      |   0.000|
o_do<26>         |   14.392(R)|i_clock_IBUF      |   0.000|
o_do<27>         |   15.148(R)|i_clock_IBUF      |   0.000|
o_do<28>         |   14.674(R)|i_clock_IBUF      |   0.000|
o_do<29>         |   14.854(R)|i_clock_IBUF      |   0.000|
o_do<30>         |   14.988(R)|i_clock_IBUF      |   0.000|
o_do<31>         |   15.415(R)|i_clock_IBUF      |   0.000|
o_rdy            |   11.344(R)|i_clock_IBUF      |   0.000|
-----------------+------------+------------------+--------+

Clock to Setup on destination clock i_clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
i_clock        |    8.959|   -0.329|         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Sep 17 19:35:55 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 672 MB



