# MIPS-Processor-Design
This is non pipelined 8-bit MIPS processor design implementation on VHDL.
<ul>
  <li>Each folder is strructured by VIVADO design suite</li>
  <li>To open the whole project, easiest way is to clone the repo and open .xpr with VIVADO</li>
</ul>  
