Verilator Tree Dump (format 0x3900) from <e31429> to <e31819>
     NETLIST 0x555556de8000 <e1> {a0aa}  $root [1ps/1ps]
    1: MODULE 0x555556e6aea0 <e2135> {c1ai}  __024root  L1 [P] [1ps]
    1:2: VAR 0x555556e51980 <e2139> {c2al} @dt=0x555556e2e820@(G/w1)  a_0 [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2: VAR 0x555556e51b00 <e2144> {c2aq} @dt=0x555556e2e820@(G/w1)  b_0 [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2: VAR 0x555556e51c80 <e2150> {c2av} @dt=0x555556e2e820@(G/w1)  c_in [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2: VAR 0x555556e51e00 <e2156> {c7am} @dt=0x555556e2e820@(G/w1)  s_0 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x555556e96000 <e2162> {c3al} @dt=0x555556e2e820@(G/w1)  a_1 [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2: VAR 0x555556e96180 <e2168> {c3aq} @dt=0x555556e2e820@(G/w1)  b_1 [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2: VAR 0x555556e96300 <e2174> {c3av} @dt=0x555556e2e820@(G/w1)  c_1 [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x555556e96480 <e2180> {c7ar} @dt=0x555556e2e820@(G/w1)  s_1 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x555556e96600 <e2186> {c4al} @dt=0x555556e2e820@(G/w1)  a_2 [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2: VAR 0x555556e96780 <e2192> {c4aq} @dt=0x555556e2e820@(G/w1)  b_2 [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2: VAR 0x555556e96900 <e2198> {c4av} @dt=0x555556e2e820@(G/w1)  c_2 [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x555556e96a80 <e2204> {c7aw} @dt=0x555556e2e820@(G/w1)  s_2 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x555556e96c00 <e2210> {c5al} @dt=0x555556e2e820@(G/w1)  a_3 [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2: VAR 0x555556e96d80 <e2216> {c5aq} @dt=0x555556e2e820@(G/w1)  b_3 [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2: VAR 0x555556e96f00 <e2222> {c5av} @dt=0x555556e2e820@(G/w1)  c_3 [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x555556e97080 <e2228> {c7bb} @dt=0x555556e2e820@(G/w1)  s_3 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x555556e97200 <e2234> {c7bg} @dt=0x555556e2e820@(G/w1)  c_out [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x555556df5b00 <e1862> {c9ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0_1 [CLK] [VSTATIC]  WIRE
    1:2: VAR 0x555556df5c80 <e1863> {c9as} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1_2 [CLK] [VSTATIC]  WIRE
    1:2: VAR 0x555556df5e00 <e1864> {c9ba} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2_3 [CLK] [VSTATIC]  WIRE
    1:2: VAR 0x555556eba480 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [CLK] [VSTATIC]  WIRE
    1:2: VAR 0x555556eba600 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [CLK] [VSTATIC]  WIRE
    1:2: VAR 0x555556eba780 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_iANDA_D [CLK] [VSTATIC]  WIRE
    1:2: VAR 0x555556eca780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [CLK] [VSTATIC]  WIRE
    1:2: VAR 0x555556eca900 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [CLK] [VSTATIC]  WIRE
    1:2: VAR 0x555556ecaa80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_iANDA_D [CLK] [VSTATIC]  WIRE
    1:2: VAR 0x555556ed8a80 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [CLK] [VSTATIC]  WIRE
    1:2: VAR 0x555556ed8c00 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [CLK] [VSTATIC]  WIRE
    1:2: VAR 0x555556ed8d80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_iANDA_D [CLK] [VSTATIC]  WIRE
    1:2: VAR 0x555556e50780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [CLK] [VSTATIC]  WIRE
    1:2: VAR 0x555556e50900 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [CLK] [VSTATIC]  WIRE
    1:2: VAR 0x555556e50a80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_iANDA_D [CLK] [VSTATIC]  WIRE
    1:2: TOPSCOPE 0x555556eed1e0 <e3880> {c1ai}
    1:2:2: SCOPE 0x555556e561e0 <e8767> {c1ai}  TOP [abovep=0] [cellp=0] [modp=0x555556e6aea0]
    1:2: VAR 0x555557001380 <e26184> {c1ai} @dt=0x55555703e8f0@(G/w1)  __VstlTriggered MODULETEMP
    1:2: VAR 0x555557001b00 <e26847> {c1ai} @dt=0x55555703ed00@(G/w32)  __VstlIterCount MODULETEMP
    1:2: VAR 0x555557001e00 <e27076> {c1ai} @dt=0x55555703f6c0@(w1)  __VicoTriggered MODULETEMP
    1:2: VAR 0x5555570a6600 <e27311> {c1ai} @dt=0x55555703ed00@(G/w32)  __VicoIterCount MODULETEMP
    1:2: VAR 0x5555570a6900 <e27477> {c1ai} @dt=0x555556e364e0@(G/w0)  __VactTriggered MODULETEMP
    1:2: VAR 0x5555570a6f00 <e27514> {c1ai} @dt=0x555556e364e0@(G/w0)  __VnbaTriggered MODULETEMP
    1:2: VAR 0x5555570a7680 <e27917> {c1ai} @dt=0x55555703ed00@(G/w32)  __VactIterCount MODULETEMP
    1:2: VAR 0x5555570a7800 <e27939> {c1ai} @dt=0x555556fcb790@(G/w1)  __VactContinue MODULETEMP
    1:2: VAR 0x5555570a7c80 <e28414> {c1ai} @dt=0x555556e37c70@(w1)u[1:0]  __Vm_traceActivity MODULETEMP
    1:2: CFUNC 0x555557000a80 <e29499> {c1ai}  trace_init_sub__TOP__0 [SLOW]
    1:2:2: CSTMT 0x555557016dc0 <e23109> {c1ai}
    1:2:2:1: TEXT 0x555556f66e00 <e23110> {c1ai} "const int c = vlSymsp->__Vm_baseCode;..."
    1:2:3: TRACEDECL 0x555556e572c0 <e23105> {c2al} @dt=0x555556e2e820@(G/w1)  a_0 [code=16]
    1:2:3: TRACEDECL 0x555556e573b0 <e23118> {c2aq} @dt=0x555556e2e820@(G/w1)  b_0 [code=17]
    1:2:3: TRACEDECL 0x555556e574a0 <e23126> {c2av} @dt=0x555556e2e820@(G/w1)  c_in [code=18]
    1:2:3: TRACEDECL 0x555556e57590 <e23134> {c3al} @dt=0x555556e2e820@(G/w1)  a_1 [code=19]
    1:2:3: TRACEDECL 0x555556e57680 <e23142> {c3aq} @dt=0x555556e2e820@(G/w1)  b_1 [code=20]
    1:2:3: TRACEDECL 0x555556e57770 <e23150> {c3av} @dt=0x555556e2e820@(G/w1)  c_1 [code=21]
    1:2:3: TRACEDECL 0x555556e57860 <e23158> {c4al} @dt=0x555556e2e820@(G/w1)  a_2 [code=22]
    1:2:3: TRACEDECL 0x555556e57950 <e23166> {c4aq} @dt=0x555556e2e820@(G/w1)  b_2 [code=23]
    1:2:3: TRACEDECL 0x555556e57a40 <e23174> {c4av} @dt=0x555556e2e820@(G/w1)  c_2 [code=24]
    1:2:3: TRACEDECL 0x555556e57b30 <e23182> {c5al} @dt=0x555556e2e820@(G/w1)  a_3 [code=25]
    1:2:3: TRACEDECL 0x555556e57c20 <e23190> {c5aq} @dt=0x555556e2e820@(G/w1)  b_3 [code=26]
    1:2:3: TRACEDECL 0x555556e57d10 <e23198> {c5av} @dt=0x555556e2e820@(G/w1)  c_3 [code=27]
    1:2:3: TRACEDECL 0x555556e57e00 <e23206> {c7am} @dt=0x555556e2e820@(G/w1)  s_0 [code=28]
    1:2:3: TRACEDECL 0x555556e57ef0 <e23214> {c7ar} @dt=0x555556e2e820@(G/w1)  s_1 [code=29]
    1:2:3: TRACEDECL 0x55555702c000 <e23222> {c7aw} @dt=0x555556e2e820@(G/w1)  s_2 [code=30]
    1:2:3: TRACEDECL 0x55555702c0f0 <e23230> {c7bb} @dt=0x555556e2e820@(G/w1)  s_3 [code=31]
    1:2:3: TRACEDECL 0x55555702c1e0 <e23238> {c7bg} @dt=0x555556e2e820@(G/w1)  c_out [code=32]
    1:2:3: TRACEPUSHNAMEPREFIX 0x555557019450 <e23242> {c1ai}
    1:2:3: TRACEDECL 0x55555702c2d0 <e23248> {c2al} @dt=0x555556e2e820@(G/w1)  a_0 [code=16]
    1:2:3: TRACEDECL 0x55555702c3c0 <e23256> {c2aq} @dt=0x555556e2e820@(G/w1)  b_0 [code=17]
    1:2:3: TRACEDECL 0x55555702c4b0 <e23264> {c2av} @dt=0x555556e2e820@(G/w1)  c_in [code=18]
    1:2:3: TRACEDECL 0x55555702c5a0 <e23272> {c3al} @dt=0x555556e2e820@(G/w1)  a_1 [code=19]
    1:2:3: TRACEDECL 0x55555702c690 <e23280> {c3aq} @dt=0x555556e2e820@(G/w1)  b_1 [code=20]
    1:2:3: TRACEDECL 0x55555702c780 <e23288> {c3av} @dt=0x555556e2e820@(G/w1)  c_1 [code=21]
    1:2:3: TRACEDECL 0x55555702c870 <e23296> {c4al} @dt=0x555556e2e820@(G/w1)  a_2 [code=22]
    1:2:3: TRACEDECL 0x55555702c960 <e23304> {c4aq} @dt=0x555556e2e820@(G/w1)  b_2 [code=23]
    1:2:3: TRACEDECL 0x55555702ca50 <e23312> {c4av} @dt=0x555556e2e820@(G/w1)  c_2 [code=24]
    1:2:3: TRACEDECL 0x55555702cb40 <e23320> {c5al} @dt=0x555556e2e820@(G/w1)  a_3 [code=25]
    1:2:3: TRACEDECL 0x55555702cc30 <e23328> {c5aq} @dt=0x555556e2e820@(G/w1)  b_3 [code=26]
    1:2:3: TRACEDECL 0x55555702cd20 <e23336> {c5av} @dt=0x555556e2e820@(G/w1)  c_3 [code=27]
    1:2:3: TRACEDECL 0x55555702ce10 <e23344> {c7am} @dt=0x555556e2e820@(G/w1)  s_0 [code=28]
    1:2:3: TRACEDECL 0x55555702cf00 <e23352> {c7ar} @dt=0x555556e2e820@(G/w1)  s_1 [code=29]
    1:2:3: TRACEDECL 0x55555702cff0 <e23360> {c7aw} @dt=0x555556e2e820@(G/w1)  s_2 [code=30]
    1:2:3: TRACEDECL 0x55555702d0e0 <e23368> {c7bb} @dt=0x555556e2e820@(G/w1)  s_3 [code=31]
    1:2:3: TRACEDECL 0x55555702d1d0 <e23376> {c7bg} @dt=0x555556e2e820@(G/w1)  c_out [code=32]
    1:2:3: TRACEDECL 0x55555702d2c0 <e23384> {c9ak} @dt=0x555556e2e820@(G/w1)  add0_1 [code=1]
    1:2:3: TRACEDECL 0x55555702d3b0 <e23392> {c9as} @dt=0x555556e2e820@(G/w1)  add1_2 [code=2]
    1:2:3: TRACEDECL 0x55555702d4a0 <e23400> {c9ba} @dt=0x555556e2e820@(G/w1)  add2_3 [code=3]
    1:2:3: TRACEPUSHNAMEPREFIX 0x555557019520 <e23404> {c1ai}
    1:2:3: TRACEDECL 0x55555702d590 <e23410> {d2al} @dt=0x555556e2e820@(G/w1)  c_i [code=18]
    1:2:3: TRACEDECL 0x55555702d680 <e23418> {d2aq} @dt=0x555556e2e820@(G/w1)  a_i [code=16]
    1:2:3: TRACEDECL 0x55555702d770 <e23426> {d2av} @dt=0x555556e2e820@(G/w1)  b_i [code=17]
    1:2:3: TRACEDECL 0x55555702d860 <e23434> {d3am} @dt=0x555556e2e820@(G/w1)  s_i [code=28]
    1:2:3: TRACEDECL 0x55555702d950 <e23442> {d3ar} @dt=0x555556e2e820@(G/w1)  c_iplus1 [code=1]
    1:2:3: TRACEDECL 0x55555702da40 <e23450> {d4ak} @dt=0x555556e2e820@(G/w1)  a_iEXORb_i_A [code=4]
    1:2:3: TRACEDECL 0x55555702db30 <e23458> {d4ay} @dt=0x555556e2e820@(G/w1)  a_iANDb_i_B [code=5]
    1:2:3: TRACEDECL 0x55555702dc20 <e23466> {d4bl} @dt=0x555556e2e820@(G/w1)  c_iANDA_D [code=6]
    1:2:3: TRACEPUSHNAMEPREFIX 0x5555570195f0 <e23470> {c1ai}
    1:2:3: TRACEDECL 0x55555702dd10 <e23476> {e2al} @dt=0x555556e2e820@(G/w1)  a [code=16]
    1:2:3: TRACEDECL 0x55555702de00 <e23484> {e2an} @dt=0x555556e2e820@(G/w1)  b [code=17]
    1:2:3: TRACEDECL 0x55555702def0 <e23492> {e3aq} @dt=0x555556e2e820@(G/w1)  y [code=4]
    1:2:3: TRACEPOPNAMEPREFIX 0x555557016e70 <e23496> {c1ai}
    1:2:3: TRACEPUSHNAMEPREFIX 0x5555570196c0 <e23498> {c1ai}
    1:2:3: TRACEDECL 0x555557034000 <e23504> {f2al} @dt=0x555556e2e820@(G/w1)  a [code=16]
    1:2:3: TRACEDECL 0x5555570340f0 <e23512> {f2an} @dt=0x555556e2e820@(G/w1)  b [code=17]
    1:2:3: TRACEDECL 0x5555570341e0 <e23520> {f3aq} @dt=0x555556e2e820@(G/w1)  y [code=5]
    1:2:3: TRACEPOPNAMEPREFIX 0x555557016f20 <e23524> {c1ai}
    1:2:3: TRACEPUSHNAMEPREFIX 0x555557019790 <e23526> {c1ai}
    1:2:3: TRACEDECL 0x5555570342d0 <e23532> {e2al} @dt=0x555556e2e820@(G/w1)  a [code=18]
    1:2:3: TRACEDECL 0x5555570343c0 <e23540> {e2an} @dt=0x555556e2e820@(G/w1)  b [code=4]
    1:2:3: TRACEDECL 0x5555570344b0 <e23548> {e3aq} @dt=0x555556e2e820@(G/w1)  y [code=28]
    1:2:3: TRACEPOPNAMEPREFIX 0x555557016fd0 <e23552> {c1ai}
    1:2:3: TRACEPUSHNAMEPREFIX 0x555557019860 <e23554> {c1ai}
    1:2:3: TRACEDECL 0x5555570345a0 <e23560> {f2al} @dt=0x555556e2e820@(G/w1)  a [code=4]
    1:2:3: TRACEDECL 0x555557034690 <e23568> {f2an} @dt=0x555556e2e820@(G/w1)  b [code=18]
    1:2:3: TRACEDECL 0x555557034780 <e23576> {f3aq} @dt=0x555556e2e820@(G/w1)  y [code=6]
    1:2:3: TRACEPOPNAMEPREFIX 0x555557017080 <e23580> {c1ai}
    1:2:3: TRACEPUSHNAMEPREFIX 0x555557019930 <e23582> {c1ai}
    1:2:3: TRACEDECL 0x555557034870 <e23588> {g2al} @dt=0x555556e2e820@(G/w1)  a [code=6]
    1:2:3: TRACEDECL 0x555557034960 <e23596> {g2an} @dt=0x555556e2e820@(G/w1)  b [code=5]
    1:2:3: TRACEDECL 0x555557034a50 <e23604> {g3aq} @dt=0x555556e2e820@(G/w1)  y [code=1]
    1:2:3: TRACEPOPNAMEPREFIX 0x555557017130 <e23608> {c1ai}
    1:2:3: TRACEPUSHNAMEPREFIX 0x555557019a00 <e23610> {c1ai}
    1:2:3: TRACEDECL 0x555557034b40 <e23616> {d2al} @dt=0x555556e2e820@(G/w1)  c_i [code=1]
    1:2:3: TRACEDECL 0x555557034c30 <e23624> {d2aq} @dt=0x555556e2e820@(G/w1)  a_i [code=19]
    1:2:3: TRACEDECL 0x555557034d20 <e23632> {d2av} @dt=0x555556e2e820@(G/w1)  b_i [code=20]
    1:2:3: TRACEDECL 0x555557034e10 <e23640> {d3am} @dt=0x555556e2e820@(G/w1)  s_i [code=29]
    1:2:3: TRACEDECL 0x555557034f00 <e23648> {d3ar} @dt=0x555556e2e820@(G/w1)  c_iplus1 [code=2]
    1:2:3: TRACEDECL 0x555557034ff0 <e23656> {d4ak} @dt=0x555556e2e820@(G/w1)  a_iEXORb_i_A [code=7]
    1:2:3: TRACEDECL 0x5555570350e0 <e23664> {d4ay} @dt=0x555556e2e820@(G/w1)  a_iANDb_i_B [code=8]
    1:2:3: TRACEDECL 0x5555570351d0 <e23672> {d4bl} @dt=0x555556e2e820@(G/w1)  c_iANDA_D [code=9]
    1:2:3: TRACEPUSHNAMEPREFIX 0x555557019ad0 <e23676> {c1ai}
    1:2:3: TRACEDECL 0x5555570352c0 <e23682> {e2al} @dt=0x555556e2e820@(G/w1)  a [code=19]
    1:2:3: TRACEDECL 0x5555570353b0 <e23690> {e2an} @dt=0x555556e2e820@(G/w1)  b [code=20]
    1:2:3: TRACEDECL 0x5555570354a0 <e23698> {e3aq} @dt=0x555556e2e820@(G/w1)  y [code=7]
    1:2:3: TRACEPOPNAMEPREFIX 0x5555570171e0 <e23702> {c1ai}
    1:2:3: TRACEPUSHNAMEPREFIX 0x555557019ba0 <e23704> {c1ai}
    1:2:3: TRACEDECL 0x555557035590 <e23710> {f2al} @dt=0x555556e2e820@(G/w1)  a [code=19]
    1:2:3: TRACEDECL 0x555557035680 <e23718> {f2an} @dt=0x555556e2e820@(G/w1)  b [code=20]
    1:2:3: TRACEDECL 0x555557035770 <e23726> {f3aq} @dt=0x555556e2e820@(G/w1)  y [code=8]
    1:2:3: TRACEPOPNAMEPREFIX 0x555557017290 <e23730> {c1ai}
    1:2:3: TRACEPUSHNAMEPREFIX 0x555557019c70 <e23732> {c1ai}
    1:2:3: TRACEDECL 0x555557035860 <e23738> {e2al} @dt=0x555556e2e820@(G/w1)  a [code=1]
    1:2:3: TRACEDECL 0x555557035950 <e23746> {e2an} @dt=0x555556e2e820@(G/w1)  b [code=7]
    1:2:3: TRACEDECL 0x555557035a40 <e23754> {e3aq} @dt=0x555556e2e820@(G/w1)  y [code=29]
    1:2:3: TRACEPOPNAMEPREFIX 0x555557017340 <e23758> {c1ai}
    1:2:3: TRACEPUSHNAMEPREFIX 0x555557019d40 <e23760> {c1ai}
    1:2:3: TRACEDECL 0x555557035b30 <e23766> {f2al} @dt=0x555556e2e820@(G/w1)  a [code=7]
    1:2:3: TRACEDECL 0x555557035c20 <e23774> {f2an} @dt=0x555556e2e820@(G/w1)  b [code=1]
    1:2:3: TRACEDECL 0x555557035d10 <e23782> {f3aq} @dt=0x555556e2e820@(G/w1)  y [code=9]
    1:2:3: TRACEPOPNAMEPREFIX 0x5555570173f0 <e23786> {c1ai}
    1:2:3: TRACEPUSHNAMEPREFIX 0x555557019e10 <e23788> {c1ai}
    1:2:3: TRACEDECL 0x555557035e00 <e23794> {g2al} @dt=0x555556e2e820@(G/w1)  a [code=9]
    1:2:3: TRACEDECL 0x555557035ef0 <e23802> {g2an} @dt=0x555556e2e820@(G/w1)  b [code=8]
    1:2:3: TRACEDECL 0x55555703a000 <e23810> {g3aq} @dt=0x555556e2e820@(G/w1)  y [code=2]
    1:2:3: TRACEPOPNAMEPREFIX 0x5555570174a0 <e23814> {c1ai}
    1:2:3: TRACEPUSHNAMEPREFIX 0x555557019ee0 <e23816> {c1ai}
    1:2:3: TRACEDECL 0x55555703a0f0 <e23822> {d2al} @dt=0x555556e2e820@(G/w1)  c_i [code=2]
    1:2:3: TRACEDECL 0x55555703a1e0 <e23830> {d2aq} @dt=0x555556e2e820@(G/w1)  a_i [code=22]
    1:2:3: TRACEDECL 0x55555703a2d0 <e23838> {d2av} @dt=0x555556e2e820@(G/w1)  b_i [code=23]
    1:2:3: TRACEDECL 0x55555703a3c0 <e23846> {d3am} @dt=0x555556e2e820@(G/w1)  s_i [code=30]
    1:2:3: TRACEDECL 0x55555703a4b0 <e23854> {d3ar} @dt=0x555556e2e820@(G/w1)  c_iplus1 [code=3]
    1:2:3: TRACEDECL 0x55555703a5a0 <e23862> {d4ak} @dt=0x555556e2e820@(G/w1)  a_iEXORb_i_A [code=10]
    1:2:3: TRACEDECL 0x55555703a690 <e23870> {d4ay} @dt=0x555556e2e820@(G/w1)  a_iANDb_i_B [code=11]
    1:2:3: TRACEDECL 0x55555703a780 <e23878> {d4bl} @dt=0x555556e2e820@(G/w1)  c_iANDA_D [code=12]
    1:2:3: TRACEPUSHNAMEPREFIX 0x55555703e000 <e23882> {c1ai}
    1:2:3: TRACEDECL 0x55555703a870 <e23888> {e2al} @dt=0x555556e2e820@(G/w1)  a [code=22]
    1:2:3: TRACEDECL 0x55555703a960 <e23896> {e2an} @dt=0x555556e2e820@(G/w1)  b [code=23]
    1:2:3: TRACEDECL 0x55555703aa50 <e23904> {e3aq} @dt=0x555556e2e820@(G/w1)  y [code=10]
    1:2:3: TRACEPOPNAMEPREFIX 0x555557017550 <e23908> {c1ai}
    1:2:3: TRACEPUSHNAMEPREFIX 0x55555703e0d0 <e23910> {c1ai}
    1:2:3: TRACEDECL 0x55555703ab40 <e23916> {f2al} @dt=0x555556e2e820@(G/w1)  a [code=22]
    1:2:3: TRACEDECL 0x55555703ac30 <e23924> {f2an} @dt=0x555556e2e820@(G/w1)  b [code=23]
    1:2:3: TRACEDECL 0x55555703ad20 <e23932> {f3aq} @dt=0x555556e2e820@(G/w1)  y [code=11]
    1:2:3: TRACEPOPNAMEPREFIX 0x555557017600 <e23936> {c1ai}
    1:2:3: TRACEPUSHNAMEPREFIX 0x55555703e1a0 <e23938> {c1ai}
    1:2:3: TRACEDECL 0x55555703ae10 <e23944> {e2al} @dt=0x555556e2e820@(G/w1)  a [code=2]
    1:2:3: TRACEDECL 0x55555703af00 <e23952> {e2an} @dt=0x555556e2e820@(G/w1)  b [code=10]
    1:2:3: TRACEDECL 0x55555703aff0 <e23960> {e3aq} @dt=0x555556e2e820@(G/w1)  y [code=30]
    1:2:3: TRACEPOPNAMEPREFIX 0x5555570176b0 <e23964> {c1ai}
    1:2:3: TRACEPUSHNAMEPREFIX 0x55555703e270 <e23966> {c1ai}
    1:2:3: TRACEDECL 0x55555703b0e0 <e23972> {f2al} @dt=0x555556e2e820@(G/w1)  a [code=10]
    1:2:3: TRACEDECL 0x55555703b1d0 <e23980> {f2an} @dt=0x555556e2e820@(G/w1)  b [code=2]
    1:2:3: TRACEDECL 0x55555703b2c0 <e23988> {f3aq} @dt=0x555556e2e820@(G/w1)  y [code=12]
    1:2:3: TRACEPOPNAMEPREFIX 0x555557017760 <e23992> {c1ai}
    1:2:3: TRACEPUSHNAMEPREFIX 0x55555703e340 <e23994> {c1ai}
    1:2:3: TRACEDECL 0x55555703b3b0 <e24000> {g2al} @dt=0x555556e2e820@(G/w1)  a [code=12]
    1:2:3: TRACEDECL 0x55555703b4a0 <e24008> {g2an} @dt=0x555556e2e820@(G/w1)  b [code=11]
    1:2:3: TRACEDECL 0x55555703b590 <e24016> {g3aq} @dt=0x555556e2e820@(G/w1)  y [code=3]
    1:2:3: TRACEPOPNAMEPREFIX 0x555557017810 <e24020> {c1ai}
    1:2:3: TRACEPUSHNAMEPREFIX 0x55555703e410 <e24022> {c1ai}
    1:2:3: TRACEDECL 0x55555703b680 <e24028> {d2al} @dt=0x555556e2e820@(G/w1)  c_i [code=3]
    1:2:3: TRACEDECL 0x55555703b770 <e24036> {d2aq} @dt=0x555556e2e820@(G/w1)  a_i [code=25]
    1:2:3: TRACEDECL 0x55555703b860 <e24044> {d2av} @dt=0x555556e2e820@(G/w1)  b_i [code=26]
    1:2:3: TRACEDECL 0x55555703b950 <e24052> {d3am} @dt=0x555556e2e820@(G/w1)  s_i [code=31]
    1:2:3: TRACEDECL 0x55555703ba40 <e24060> {d3ar} @dt=0x555556e2e820@(G/w1)  c_iplus1 [code=32]
    1:2:3: TRACEDECL 0x55555703bb30 <e24068> {d4ak} @dt=0x555556e2e820@(G/w1)  a_iEXORb_i_A [code=13]
    1:2:3: TRACEDECL 0x55555703bc20 <e24076> {d4ay} @dt=0x555556e2e820@(G/w1)  a_iANDb_i_B [code=14]
    1:2:3: TRACEDECL 0x55555703bd10 <e24084> {d4bl} @dt=0x555556e2e820@(G/w1)  c_iANDA_D [code=15]
    1:2:3: TRACEPUSHNAMEPREFIX 0x55555703e4e0 <e24088> {c1ai}
    1:2:3: TRACEDECL 0x55555703be00 <e24094> {e2al} @dt=0x555556e2e820@(G/w1)  a [code=25]
    1:2:3: TRACEDECL 0x55555703bef0 <e24102> {e2an} @dt=0x555556e2e820@(G/w1)  b [code=26]
    1:2:3: TRACEDECL 0x555557044000 <e24110> {e3aq} @dt=0x555556e2e820@(G/w1)  y [code=13]
    1:2:3: TRACEPOPNAMEPREFIX 0x5555570178c0 <e24114> {c1ai}
    1:2:3: TRACEPUSHNAMEPREFIX 0x55555703e5b0 <e24116> {c1ai}
    1:2:3: TRACEDECL 0x5555570440f0 <e24122> {f2al} @dt=0x555556e2e820@(G/w1)  a [code=25]
    1:2:3: TRACEDECL 0x5555570441e0 <e24130> {f2an} @dt=0x555556e2e820@(G/w1)  b [code=26]
    1:2:3: TRACEDECL 0x5555570442d0 <e24138> {f3aq} @dt=0x555556e2e820@(G/w1)  y [code=14]
    1:2:3: TRACEPOPNAMEPREFIX 0x555557017970 <e24142> {c1ai}
    1:2:3: TRACEPUSHNAMEPREFIX 0x55555703e680 <e24144> {c1ai}
    1:2:3: TRACEDECL 0x5555570443c0 <e24150> {e2al} @dt=0x555556e2e820@(G/w1)  a [code=3]
    1:2:3: TRACEDECL 0x5555570444b0 <e24158> {e2an} @dt=0x555556e2e820@(G/w1)  b [code=13]
    1:2:3: TRACEDECL 0x5555570445a0 <e24166> {e3aq} @dt=0x555556e2e820@(G/w1)  y [code=31]
    1:2:3: TRACEPOPNAMEPREFIX 0x555557017a20 <e24170> {c1ai}
    1:2:3: TRACEPUSHNAMEPREFIX 0x55555703e750 <e24172> {c1ai}
    1:2:3: TRACEDECL 0x555557044690 <e24178> {f2al} @dt=0x555556e2e820@(G/w1)  a [code=13]
    1:2:3: TRACEDECL 0x555557044780 <e24186> {f2an} @dt=0x555556e2e820@(G/w1)  b [code=3]
    1:2:3: TRACEDECL 0x555557044870 <e24194> {f3aq} @dt=0x555556e2e820@(G/w1)  y [code=15]
    1:2:3: TRACEPOPNAMEPREFIX 0x555557017ad0 <e24198> {c1ai}
    1:2:3: TRACEPUSHNAMEPREFIX 0x55555703e820 <e24200> {c1ai}
    1:2:3: TRACEDECL 0x555557044960 <e24206> {g2al} @dt=0x555556e2e820@(G/w1)  a [code=15]
    1:2:3: TRACEDECL 0x555557044a50 <e24214> {g2an} @dt=0x555556e2e820@(G/w1)  b [code=14]
    1:2:3: TRACEDECL 0x555557044b40 <e24222> {g3aq} @dt=0x555556e2e820@(G/w1)  y [code=32]
    1:2:3: TRACEPOPNAMEPREFIX 0x555557017b80 <e24226> {c1ai}
    1:2: CFUNC 0x555557000c00 <e29501> {c1ai}  trace_init_top [SLOW]
    1:2:3: STMTEXPR 0x555557017c30 <e24232> {a0aa}
    1:2:3:1: CCALL 0x555557014700 <e24233> {a0aa} @dt=0x555556fa9200@(w0)void trace_init_sub__TOP__0 => CFUNC 0x555557000a80 <e29499> {c1ai}  trace_init_sub__TOP__0 [SLOW]
    1:2: CFUNC 0x555557000d80 <e29503> {a0aa}  _eval_static [SLOW]
    1:2: CFUNC 0x555557000f00 <e29505> {a0aa}  _eval_initial [SLOW]
    1:2: CFUNC 0x555557001080 <e29507> {a0aa}  _eval_final [SLOW]
    1:2: CFUNC 0x555557001200 <e29509> {a0aa}  _eval_settle [SLOW]
    1:2:2: VAR 0x5555570ce480 <e29391> {c1ai} @dt=0x555556fcb790@(G/w1)  __VstlContinue [FUNC] MODULETEMP
    1:2:3: ASSIGN 0x55555708d600 <e26862> {c1ai} @dt=0x55555703ed00@(G/w32)
    1:2:3:1: CONST 0x55555708be00 <e26860> {c1ai} @dt=0x555556e2ed00@(G/w32)  32'h0
    1:2:3:2: VARREF 0x555557090900 <e26861> {c1ai} @dt=0x55555703ed00@(G/w32)  __VstlIterCount [LV] => VAR 0x555557001b00 <e26847> {c1ai} @dt=0x55555703ed00@(G/w32)  __VstlIterCount MODULETEMP
    1:2:3: ASSIGN 0x55555708d6b0 <e29955> {c1ai} @dt=0x555556e765b0@(G/wu32/1)
    1:2:3:1: CONST 0x55555708bf00 <e29949> {c1ai} @dt=0x555556e765b0@(G/wu32/1)  1'h1
    1:2:3:2: VARREF 0x555557090a20 <e29954> {c1ai} @dt=0x555556e765b0@(G/wu32/1)  __VstlContinue [LV] => VAR 0x5555570ce480 <e29391> {c1ai} @dt=0x555556fcb790@(G/w1)  __VstlContinue [FUNC] MODULETEMP
    1:2:3: WHILE 0x55555708d760 <e26889> {c1ai}
    1:2:3:2: VARREF 0x555557090b40 <e29956> {c1ai} @dt=0x555556e765b0@(G/wu32/1)  __VstlContinue [RV] <- VAR 0x5555570ce480 <e29391> {c1ai} @dt=0x555556fcb790@(G/w1)  __VstlContinue [FUNC] MODULETEMP
    1:2:3:3: ASSIGN 0x55555708d810 <e29959> {c1ai} @dt=0x555556e765b0@(G/wu32/1)
    1:2:3:3:1: CONST 0x555557094000 <e29957> {c1ai} @dt=0x555556e765b0@(G/wu32/1)  1'h0
    1:2:3:3:2: VARREF 0x555557090c60 <e29958> {c1ai} @dt=0x555556e765b0@(G/wu32/1)  __VstlContinue [LV] => VAR 0x5555570ce480 <e29391> {c1ai} @dt=0x555556fcb790@(G/w1)  __VstlContinue [FUNC] MODULETEMP
    1:2:3:3: STMTEXPR 0x55555708d8c0 <e26906> {a0aa}
    1:2:3:3:1: CCALL 0x555557094100 <e26905> {a0aa} @dt=0x555556fa9200@(w0)void _eval_triggers__stl => CFUNC 0x555557001500 <e29511> {a0aa}  _eval_triggers__stl [SLOW]
    1:2:3:3: IF 0x555556fa9440 <e26914> {c1ai}
    1:2:3:3:1: CMETHODHARD 0x55555708fa40 <e29965> {c1ai} @dt=0x555556e765b0@(G/wu32/1)  any
    1:2:3:3:1:1: VARREF 0x555557090d80 <e29964> {c1ai} @dt=0x555556e765b0@(G/wu32/1)  __VstlTriggered [RV] <- VAR 0x555557001380 <e26184> {c1ai} @dt=0x55555703e8f0@(G/w1)  __VstlTriggered MODULETEMP
    1:2:3:3:2: ASSIGN 0x55555708d970 <e29968> {c1ai} @dt=0x555556e765b0@(G/wu32/1)
    1:2:3:3:2:1: CONST 0x555557094200 <e29966> {c1ai} @dt=0x555556e765b0@(G/wu32/1)  1'h1
    1:2:3:3:2:2: VARREF 0x555557090ea0 <e29967> {c1ai} @dt=0x555556e765b0@(G/wu32/1)  __VstlContinue [LV] => VAR 0x5555570ce480 <e29391> {c1ai} @dt=0x555556fcb790@(G/w1)  __VstlContinue [FUNC] MODULETEMP
    1:2:3:3:2: IF 0x555556fa9500 <e26941> {c1ai}
    1:2:3:3:2:1: LT 0x555556e88a50 <e29969> {c1ai} @dt=0x555556e765b0@(G/wu32/1)
    1:2:3:3:2:1:1: CONST 0x555557094300 <e28273> {c1ai} @dt=0x555556e2ed00@(G/w32)  32'h64
    1:2:3:3:2:1:2: VARREF 0x555557090fc0 <e28274> {c1ai} @dt=0x55555703ed00@(G/w32)  __VstlIterCount [RV] <- VAR 0x555557001b00 <e26847> {c1ai} @dt=0x55555703ed00@(G/w32)  __VstlIterCount MODULETEMP
    1:2:3:3:2:2: TEXTBLOCK 0x55555708fb20 <e26942> {c1ai} ""
    1:2:3:3:2:2:1: TEXT 0x55555708fc00 <e26943> {c1ai} "#ifdef VL_DEBUG..."
    1:2:3:3:2:2:1: STMTEXPR 0x55555708dad0 <e26948> {c1ai}
    1:2:3:3:2:2:1:1: CCALL 0x555557094400 <e26947> {c1ai} @dt=0x555556fa9200@(w0)void _dump_triggers__stl => CFUNC 0x555557001680 <e29513> {a0aa}  _dump_triggers__stl [SLOW]
    1:2:3:3:2:2:1: TEXT 0x55555708fce0 <e26950> {c1ai} "#endif..."
    1:2:3:3:2:2:1: TEXT 0x55555708fdc0 <e26952> {c1ai} "VL_FATAL_MT("add_4bit_structure.v", 1, "", "
    1:2:3:3:2:2:1: TEXT 0x55555708fea0 <e26954> {c1ai} ""Settle region did not converge.");..."
    1:2:3:3:2: ASSIGN 0x55555708dc30 <e30393> {c1ai} @dt=0x55555703ed00@(G/w32)
    1:2:3:3:2:1: ADD 0x5555570d44d0 <e30940> {c1ai} @dt=0x55555703ed00@(G/w32)
    1:2:3:3:2:1:1: CCAST 0x5555570dbb80 <e31006> {c1ai} @dt=0x555556e2ed00@(G/w32) sz32
    1:2:3:3:2:1:1:1: CONST 0x5555570d1700 <e31001> {c1ai} @dt=0x555556e2ed00@(G/w32)  32'h1
    1:2:3:3:2:1:2: VARREF 0x5555570aac60 <e28283> {c1ai} @dt=0x55555703ed00@(G/w32)  __VstlIterCount [RV] <- VAR 0x555557001b00 <e26847> {c1ai} @dt=0x55555703ed00@(G/w32)  __VstlIterCount MODULETEMP
    1:2:3:3:2:2: VARREF 0x5555570910e0 <e26971> {c1ai} @dt=0x55555703ed00@(G/w32)  __VstlIterCount [LV] => VAR 0x555557001b00 <e26847> {c1ai} @dt=0x55555703ed00@(G/w32)  __VstlIterCount MODULETEMP
    1:2:3:3:2: STMTEXPR 0x55555708dce0 <e26978> {a0aa}
    1:2:3:3:2:1: CCALL 0x555557094600 <e26977> {a0aa} @dt=0x555556fa9200@(w0)void _eval_stl => CFUNC 0x555557001980 <e29517> {a0aa}  _eval_stl [SLOW]
    1:2: CFUNC 0x555557001500 <e29511> {a0aa}  _eval_triggers__stl [SLOW]
    1:2:3: ASSIGN 0x55555708de40 <e29973> {c1ai} @dt=0x555556e765b0@(G/wu32/1)
    1:2:3:1: EQ 0x55555708dd90 <e29970> {c1ai} @dt=0x555556e765b0@(G/wu32/1)
    1:2:3:1:1: CONST 0x555557094800 <e28286> {c1ai} @dt=0x555556e2ed00@(G/w32)  32'h0
    1:2:3:1:2: VARREF 0x555557091440 <e28287> {c1ai} @dt=0x55555703ed00@(G/w32)  __VstlIterCount [RV] <- VAR 0x555557001b00 <e26847> {c1ai} @dt=0x55555703ed00@(G/w32)  __VstlIterCount MODULETEMP
    1:2:3:2: CMETHODHARD 0x555557096000 <e29972> {c1ai} @dt=0x555556e765b0@(G/wu32/1)  at
    1:2:3:2:1: VARREF 0x555557091320 <e29971> {c1ai} @dt=0x555556e765b0@(G/wu32/1)  __VstlTriggered [LV] => VAR 0x555557001380 <e26184> {c1ai} @dt=0x55555703e8f0@(G/w1)  __VstlTriggered MODULETEMP
    1:2:3:2:2: CONST 0x555557094700 <e26987> {c1ai} @dt=0x555556e2ed00@(G/w32)  32'h0
    1:2:3: TEXTBLOCK 0x555556f67960 <e27007> {c1ai} ""
    1:2:3:1: TEXT 0x555556f67a40 <e26220> {c1ai} "#ifdef VL_DEBUG..."
    1:2:3:1: TEXT 0x555556f67b20 <e26222> {c1ai} "if (VL_UNLIKELY(vlSymsp->_vm_contextp__->debug())) {..."
    1:2:3:1: STMTEXPR 0x555557084420 <e26227> {c1ai}
    1:2:3:1:1: CCALL 0x555557014800 <e26226> {c1ai} @dt=0x555556fa9200@(w0)void _dump_triggers__stl => CFUNC 0x555557001680 <e29513> {a0aa}  _dump_triggers__stl [SLOW]
    1:2:3:1: TEXT 0x555556f67c00 <e26229> {c1ai} "}..."
    1:2:3:1: TEXT 0x555556f67ce0 <e26231> {c1ai} "#endif..."
    1:2: CFUNC 0x555557001680 <e29513> {a0aa}  _dump_triggers__stl [SLOW]
    1:2:3: IF 0x555556fa92c0 <e26201> {c1ai}
    1:2:3:1: AND 0x5555570ae370 <e29989> {c1ai} @dt=0x555556e765b0@(G/wu32/1)
    1:2:3:1:1: CONST 0x555556e6df00 <e29985> {c1ai} @dt=0x555556e2ed00@(G/w32)  32'h1
    1:2:3:1:2: NOT 0x555556e88fd0 <e29986> {c1ai} @dt=0x555556e765b0@(G/wu32/1)
    1:2:3:1:2:1: CCAST 0x5555570da4d0 <e31015> {c1ai} @dt=0x555556e765b0@(G/wu32/1) sz32
    1:2:3:1:2:1:1: CMETHODHARD 0x555556f675e0 <e31010> {c1ai} @dt=0x555556e765b0@(G/wu32/1)  any
    1:2:3:1:2:1:1:1: VARREF 0x555557081320 <e29974> {c1ai} @dt=0x555556e765b0@(G/wu32/1)  __VstlTriggered [RV] <- VAR 0x555557001380 <e26184> {c1ai} @dt=0x55555703e8f0@(G/w1)  __VstlTriggered MODULETEMP
    1:2:3:2: TEXT 0x555556f676c0 <e28289> {c1ai} "VL_DBG_MSGF("         No triggers active\n");..."
    1:2:3: IF 0x555556fa9380 <e26217> {c1ai}
    1:2:3:1: CMETHODHARD 0x555556f677a0 <e29991> {c1ai} @dt=0x555556e765b0@(G/wu32/1)  at
    1:2:3:1:1: VARREF 0x555557081440 <e29990> {c1ai} @dt=0x555556e765b0@(G/wu32/1)  __VstlTriggered [RV] <- VAR 0x555557001380 <e26184> {c1ai} @dt=0x55555703e8f0@(G/w1)  __VstlTriggered MODULETEMP
    1:2:3:1:2: CONST 0x555557014600 <e26211> {c1ai} @dt=0x555556e2ed00@(G/w32)  32'h0
    1:2:3:2: TEXT 0x555556f67880 <e26218> {c1ai} "VL_DBG_MSGF("         'stl' region trigger index 0 is active: Internal 'stl' trigger - first iteration\n");..."
    1:2: CFUNC 0x555557001980 <e29517> {a0aa}  _eval_stl [SLOW]
    1:2:3: IF 0x555556fa9d40 <e28227> {c1ai}
    1:2:3:1: CMETHODHARD 0x555556e6eb60 <e29993> {c1ai} @dt=0x555556e765b0@(G/wu32/1)  at
    1:2:3:1:1: VARREF 0x555556e8b0e0 <e29992> {c1ai} @dt=0x555556e765b0@(G/wu32/1)  __VstlTriggered [RV] <- VAR 0x555557001380 <e26184> {c1ai} @dt=0x55555703e8f0@(G/w1)  __VstlTriggered MODULETEMP
    1:2:3:1:2: CONST 0x555556e6cd00 <e26239> {c1ai} @dt=0x555556e2ed00@(G/w32)  32'h0
    1:2:3:2: STMTEXPR 0x55555708d550 <e28224> {f5af}
    1:2:3:2:1: CCALL 0x55555708bd00 <e26696> {f5af} @dt=0x555556fa9200@(w0)void _ico_sequent__TOP__0 => CFUNC 0x5555570a6300 <e29523> {f5af}  _ico_sequent__TOP__0
    1:2:3:2: ASSIGN 0x555556e89550 <e30000> {f5af} @dt=0x555556e765b0@(G/wu32/1)
    1:2:3:2:1: CONST 0x555556e6d400 <e29994> {f5af} @dt=0x555556e765b0@(G/wu32/1)  1'h1
    1:2:3:2:2: ARRAYSEL 0x555556e894a0 <e29999> {f5af} @dt=0x555556e765b0@(G/wu32/1)
    1:2:3:2:2:1: VARREF 0x555556e8b440 <e28450> {f5af} @dt=0x555556e37c70@(w1)u[1:0]  __Vm_traceActivity [LV] => VAR 0x5555570a7c80 <e28414> {c1ai} @dt=0x555556e37c70@(w1)u[1:0]  __Vm_traceActivity MODULETEMP
    1:2:3:2:2:2: CONST 0x555556e6d300 <e28451> {f5af} @dt=0x555556e2ed00@(G/w32)  32'h1
    1:2:3:2: ASSIGN 0x555556e893f0 <e30003> {f5af} @dt=0x555556e765b0@(G/wu32/1)
    1:2:3:2:1: CONST 0x555556e6d200 <e30001> {f5af} @dt=0x555556e765b0@(G/wu32/1)  1'h1
    1:2:3:2:2: ARRAYSEL 0x555556e89340 <e30002> {f5af} @dt=0x555556e765b0@(G/wu32/1)
    1:2:3:2:2:1: VARREF 0x555556e8b320 <e28427> {f5af} @dt=0x555556e37c70@(w1)u[1:0]  __Vm_traceActivity [LV] => VAR 0x5555570a7c80 <e28414> {c1ai} @dt=0x555556e37c70@(w1)u[1:0]  __Vm_traceActivity MODULETEMP
    1:2:3:2:2:2: CONST 0x555556e6d100 <e28428> {f5af} @dt=0x555556e2ed00@(G/w32)  32'h0
    1:2: CFUNC 0x5555570a6000 <e29519> {a0aa}  _eval_triggers__ico
    1:2:3: ASSIGN 0x5555570a5290 <e30011> {c1ai} @dt=0x555556e765b0@(G/wu32/1)
    1:2:3:1: EQ 0x5555570a51e0 <e30004> {c1ai} @dt=0x555556e765b0@(G/wu32/1)
    1:2:3:1:1: CONST 0x555557095800 <e28296> {c1ai} @dt=0x555556e2ed00@(G/w32)  32'h0
    1:2:3:1:2: VARREF 0x5555570a8ea0 <e28297> {c1ai} @dt=0x55555703ed00@(G/w32)  __VicoIterCount [RV] <- VAR 0x5555570a6600 <e27311> {c1ai} @dt=0x55555703ed00@(G/w32)  __VicoIterCount MODULETEMP
    1:2:3:2: CMETHODHARD 0x555557097260 <e30010> {c1ai} @dt=0x555556e765b0@(G/wu32/1)  at
    1:2:3:2:1: VARREF 0x5555570a8d80 <e30009> {c1ai} @dt=0x555556e765b0@(G/wu32/1)  __VicoTriggered [LV] => VAR 0x555557001e00 <e27076> {c1ai} @dt=0x55555703f6c0@(w1)  __VicoTriggered MODULETEMP
    1:2:3:2:2: CONST 0x555557095700 <e27451> {c1ai} @dt=0x555556e2ed00@(G/w32)  32'h0
    1:2:3: TEXTBLOCK 0x555557096620 <e27471> {c1ai} ""
    1:2:3:1: TEXT 0x555557096700 <e27108> {c1ai} "#ifdef VL_DEBUG..."
    1:2:3:1: TEXT 0x5555570967e0 <e27110> {c1ai} "if (VL_UNLIKELY(vlSymsp->_vm_contextp__->debug())) {..."
    1:2:3:1: STMTEXPR 0x5555570a44d0 <e27115> {c1ai}
    1:2:3:1:1: CCALL 0x555557094a00 <e27114> {c1ai} @dt=0x555556fa9200@(w0)void _dump_triggers__ico => CFUNC 0x5555570a6180 <e29521> {a0aa}  _dump_triggers__ico [SLOW]
    1:2:3:1: TEXT 0x5555570968c0 <e27117> {c1ai} "}..."
    1:2:3:1: TEXT 0x5555570969a0 <e27119> {c1ai} "#endif..."
    1:2: CFUNC 0x5555570a6180 <e29521> {a0aa}  _dump_triggers__ico [SLOW]
    1:2:3: IF 0x555556fa95c0 <e27089> {c1ai}
    1:2:3:1: AND 0x5555570ae420 <e30027> {c1ai} @dt=0x555556e765b0@(G/wu32/1)
    1:2:3:1:1: CONST 0x5555570d0000 <e30023> {c1ai} @dt=0x555556e2ed00@(G/w32)  32'h1
    1:2:3:1:2: NOT 0x555556e89080 <e30024> {c1ai} @dt=0x555556e765b0@(G/wu32/1)
    1:2:3:1:2:1: CCAST 0x5555570da580 <e31024> {c1ai} @dt=0x555556e765b0@(G/wu32/1) sz32
    1:2:3:1:2:1:1: CMETHODHARD 0x5555570962a0 <e31019> {c1ai} @dt=0x555556e765b0@(G/wu32/1)  any
    1:2:3:1:2:1:1:1: VARREF 0x5555570a3e60 <e30012> {c1ai} @dt=0x555556e765b0@(G/wu32/1)  __VicoTriggered [RV] <- VAR 0x555557001e00 <e27076> {c1ai} @dt=0x55555703f6c0@(w1)  __VicoTriggered MODULETEMP
    1:2:3:2: TEXT 0x555557096380 <e28299> {c1ai} "VL_DBG_MSGF("         No triggers active\n");..."
    1:2:3: IF 0x555556fa9680 <e27105> {c1ai}
    1:2:3:1: CMETHODHARD 0x555557096460 <e30029> {c1ai} @dt=0x555556e765b0@(G/wu32/1)  at
    1:2:3:1:1: VARREF 0x5555570a8000 <e30028> {c1ai} @dt=0x555556e765b0@(G/wu32/1)  __VicoTriggered [RV] <- VAR 0x555557001e00 <e27076> {c1ai} @dt=0x55555703f6c0@(w1)  __VicoTriggered MODULETEMP
    1:2:3:1:2: CONST 0x555557094900 <e27099> {c1ai} @dt=0x555556e2ed00@(G/w32)  32'h0
    1:2:3:2: TEXT 0x555557096540 <e27106> {c1ai} "VL_DBG_MSGF("         'ico' region trigger index 0 is active: Internal 'ico' trigger - first iteration\n");..."
    1:2: CFUNC 0x5555570a6300 <e29523> {f5af}  _ico_sequent__TOP__0
    1:2:2: VAR 0x555556e78780 <e29253> {e5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx1 [FUNC] BLOCKTEMP
    1:2:2: VAR 0x555556e78a80 <e29259> {f5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx2 [FUNC] BLOCKTEMP
    1:2:2: VAR 0x555556e78d80 <e29266> {e5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx3 [FUNC] BLOCKTEMP
    1:2:2: VAR 0x555556e79080 <e29273> {f5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx4 [FUNC] BLOCKTEMP
    1:2:2: VAR 0x555556e79380 <e29280> {g5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx5 [FUNC] BLOCKTEMP
    1:2:2: VAR 0x555556e79680 <e29287> {e5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx6 [FUNC] BLOCKTEMP
    1:2:2: VAR 0x555556e79980 <e29294> {f5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx7 [FUNC] BLOCKTEMP
    1:2:2: VAR 0x555556e79c80 <e29301> {e5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx8 [FUNC] BLOCKTEMP
    1:2:2: VAR 0x5555570cc000 <e29308> {f5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx9 [FUNC] BLOCKTEMP
    1:2:2: VAR 0x5555570cc300 <e29315> {g5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx10 [FUNC] BLOCKTEMP
    1:2:2: VAR 0x5555570cc600 <e29322> {e5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx11 [FUNC] BLOCKTEMP
    1:2:2: VAR 0x5555570cc900 <e29329> {f5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx12 [FUNC] BLOCKTEMP
    1:2:2: VAR 0x5555570ccc00 <e29336> {e5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx13 [FUNC] BLOCKTEMP
    1:2:2: VAR 0x5555570ccf00 <e29343> {f5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx14 [FUNC] BLOCKTEMP
    1:2:2: VAR 0x5555570cd200 <e29350> {g5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx15 [FUNC] BLOCKTEMP
    1:2:2: VAR 0x5555570cd500 <e29357> {e5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx16 [FUNC] BLOCKTEMP
    1:2:2: VAR 0x5555570cd800 <e29364> {f5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx17 [FUNC] BLOCKTEMP
    1:2:2: VAR 0x5555570cdb00 <e29371> {e5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx18 [FUNC] BLOCKTEMP
    1:2:2: VAR 0x5555570cde00 <e29378> {f5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx19 [FUNC] BLOCKTEMP
    1:2:2: VAR 0x5555570ce180 <e29385> {g5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx20 [FUNC] BLOCKTEMP
    1:2:3: ASSIGN 0x55555709f760 <e30041> {f5af} @dt=0x555556e76b60@(G/wu32/2)
    1:2:3:1: OR 0x5555570ae9a0 <e30461> {f5af} @dt=0x555556e76b60@(G/wu32/2)
    1:2:3:1:1: SHIFTL 0x5555570ae8f0 <e30456> {f5af} @dt=0x555556e2ed00@(G/w32)
    1:2:3:1:1:1: CCAST 0x5555570dbc30 <e31033> {f5af} @dt=0x555556e765b0@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x5555570a2360 <e31028> {f5af} @dt=0x555556e765b0@(G/wu32/1)  b_3 [RV] <- VAR 0x555556e96d80 <e2216> {c5aq} @dt=0x555556e2e820@(G/w1)  b_3 [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3:1:1:2: CONST 0x5555570d0300 <e30449> {f5af} @dt=0x555556e2ed00@(G/w32)  32'h1
    1:2:3:1:2: CCAST 0x5555570dbce0 <e31042> {f5af} @dt=0x555556e765b0@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x5555570a2480 <e31037> {f5af} @dt=0x555556e765b0@(G/wu32/1)  a_3 [RV] <- VAR 0x555556e96c00 <e2210> {c5al} @dt=0x555556e2e820@(G/w1)  a_3 [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3:2: VARREF 0x5555570a25a0 <e30040> {f5af} @dt=0x555556e76b60@(G/wu32/2)  __Vtableidx17 [LV] => VAR 0x5555570cd800 <e29364> {f5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx17 [FUNC] BLOCKTEMP
    1:2:3: ASSIGN 0x55555709f8c0 <e30045> {f5af} @dt=0x555556e765b0@(G/wu32/1)
    1:2:3:1: ARRAYSEL 0x55555709f970 <e30043> {f5af} @dt=0x555556e765b0@(G/wu32/1)
    1:2:3:1:1: VARREF 0x5555570a26c0 <e21536> {f5af} @dt=0x555556fd1d40@(w1)u[3:0]  TABLE_hea96f6d0_0 [RV] <- VAR 0x555556ee8c00 <e17053> {d4ay} @dt=0x555556fd1d40@(w1)u[3:0]  TABLE_hea96f6d0_0 [CONST] MODULETEMP
    1:2:3:1:2: VARREF 0x5555570a27e0 <e30042> {f5af} @dt=0x555556e76b60@(G/wu32/2)  __Vtableidx17 [RV] <- VAR 0x5555570cd800 <e29364> {f5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx17 [FUNC] BLOCKTEMP
    1:2:3:2: VARREF 0x5555570a2900 <e30044> {f5af} @dt=0x555556e765b0@(G/wu32/1)  add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [LV] => VAR 0x555556e50900 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [CLK] [VSTATIC]  WIRE
    1:2:3: ASSIGN 0x55555709f3f0 <e30050> {e5af} @dt=0x555556e76b60@(G/wu32/2)
    1:2:3:1: OR 0x5555570aeb00 <e30486> {e5af} @dt=0x555556e76b60@(G/wu32/2)
    1:2:3:1:1: SHIFTL 0x5555570aea50 <e30481> {e5af} @dt=0x555556e2ed00@(G/w32)
    1:2:3:1:1:1: CCAST 0x5555570dbe40 <e31051> {e5af} @dt=0x555556e765b0@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x5555570a1c20 <e31046> {e5af} @dt=0x555556e765b0@(G/wu32/1)  b_3 [RV] <- VAR 0x555556e96d80 <e2216> {c5aq} @dt=0x555556e2e820@(G/w1)  b_3 [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3:1:1:2: CONST 0x5555570d0400 <e30474> {e5af} @dt=0x555556e2ed00@(G/w32)  32'h1
    1:2:3:1:2: CCAST 0x5555570dbef0 <e31060> {e5af} @dt=0x555556e765b0@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x5555570a1d40 <e31055> {e5af} @dt=0x555556e765b0@(G/wu32/1)  a_3 [RV] <- VAR 0x555556e96c00 <e2210> {c5al} @dt=0x555556e2e820@(G/w1)  a_3 [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3:2: VARREF 0x5555570a1e60 <e30049> {e5af} @dt=0x555556e76b60@(G/wu32/2)  __Vtableidx16 [LV] => VAR 0x5555570cd500 <e29357> {e5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx16 [FUNC] BLOCKTEMP
    1:2:3: ASSIGN 0x55555709f550 <e30054> {e5af} @dt=0x555556e765b0@(G/wu32/1)
    1:2:3:1: ARRAYSEL 0x55555709f600 <e30052> {e5af} @dt=0x555556e765b0@(G/wu32/1)
    1:2:3:1:1: VARREF 0x5555570a2000 <e21245> {e5af} @dt=0x555556fcbee0@(w1)u[3:0]  TABLE_h4903c59f_0 [RV] <- VAR 0x555556ee8900 <e16755> {d4ak} @dt=0x555556fcbee0@(w1)u[3:0]  TABLE_h4903c59f_0 [CONST] MODULETEMP
    1:2:3:1:2: VARREF 0x5555570a2120 <e30051> {e5af} @dt=0x555556e76b60@(G/wu32/2)  __Vtableidx16 [RV] <- VAR 0x5555570cd500 <e29357> {e5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx16 [FUNC] BLOCKTEMP
    1:2:3:2: VARREF 0x5555570a2240 <e30053> {e5af} @dt=0x555556e765b0@(G/wu32/1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [LV] => VAR 0x555556e50780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [CLK] [VSTATIC]  WIRE
    1:2:3: ASSIGN 0x55555709e630 <e30059> {f5af} @dt=0x555556e76b60@(G/wu32/2)
    1:2:3:1: OR 0x5555570aec60 <e30511> {f5af} @dt=0x555556e76b60@(G/wu32/2)
    1:2:3:1:1: SHIFTL 0x5555570aebb0 <e30506> {f5af} @dt=0x555556e2ed00@(G/w32)
    1:2:3:1:1:1: CCAST 0x5555570dc000 <e31069> {f5af} @dt=0x555556e765b0@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x5555570a0120 <e31064> {f5af} @dt=0x555556e765b0@(G/wu32/1)  b_2 [RV] <- VAR 0x555556e96780 <e2192> {c4aq} @dt=0x555556e2e820@(G/w1)  b_2 [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3:1:1:2: CONST 0x5555570d0500 <e30499> {f5af} @dt=0x555556e2ed00@(G/w32)  32'h1
    1:2:3:1:2: CCAST 0x5555570db810 <e31078> {f5af} @dt=0x555556e765b0@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x5555570a0240 <e31073> {f5af} @dt=0x555556e765b0@(G/wu32/1)  a_2 [RV] <- VAR 0x555556e96600 <e2186> {c4al} @dt=0x555556e2e820@(G/w1)  a_2 [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3:2: VARREF 0x5555570a0360 <e30058> {f5af} @dt=0x555556e76b60@(G/wu32/2)  __Vtableidx12 [LV] => VAR 0x5555570cc900 <e29329> {f5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx12 [FUNC] BLOCKTEMP
    1:2:3: ASSIGN 0x55555709e790 <e30063> {f5af} @dt=0x555556e765b0@(G/wu32/1)
    1:2:3:1: ARRAYSEL 0x55555709e840 <e30061> {f5af} @dt=0x555556e765b0@(G/wu32/1)
    1:2:3:1:1: VARREF 0x5555570a0480 <e20047> {f5af} @dt=0x555556fd1d40@(w1)u[3:0]  TABLE_hea96f6d0_0 [RV] <- VAR 0x555556ee8c00 <e17053> {d4ay} @dt=0x555556fd1d40@(w1)u[3:0]  TABLE_hea96f6d0_0 [CONST] MODULETEMP
    1:2:3:1:2: VARREF 0x5555570a05a0 <e30060> {f5af} @dt=0x555556e76b60@(G/wu32/2)  __Vtableidx12 [RV] <- VAR 0x5555570cc900 <e29329> {f5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx12 [FUNC] BLOCKTEMP
    1:2:3:2: VARREF 0x5555570a06c0 <e30062> {f5af} @dt=0x555556e765b0@(G/wu32/1)  add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [LV] => VAR 0x555556ed8c00 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [CLK] [VSTATIC]  WIRE
    1:2:3: ASSIGN 0x55555709e2c0 <e30068> {e5af} @dt=0x555556e76b60@(G/wu32/2)
    1:2:3:1: OR 0x5555570aedc0 <e30536> {e5af} @dt=0x555556e76b60@(G/wu32/2)
    1:2:3:1:1: SHIFTL 0x5555570aed10 <e30531> {e5af} @dt=0x555556e2ed00@(G/w32)
    1:2:3:1:1:1: CCAST 0x5555570db760 <e31087> {e5af} @dt=0x555556e765b0@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x55555709d9e0 <e31082> {e5af} @dt=0x555556e765b0@(G/wu32/1)  b_2 [RV] <- VAR 0x555556e96780 <e2192> {c4aq} @dt=0x555556e2e820@(G/w1)  b_2 [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3:1:1:2: CONST 0x5555570d0600 <e30524> {e5af} @dt=0x555556e2ed00@(G/w32)  32'h1
    1:2:3:1:2: CCAST 0x5555570db6b0 <e31096> {e5af} @dt=0x555556e765b0@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55555709db00 <e31091> {e5af} @dt=0x555556e765b0@(G/wu32/1)  a_2 [RV] <- VAR 0x555556e96600 <e2186> {c4al} @dt=0x555556e2e820@(G/w1)  a_2 [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3:2: VARREF 0x55555709dc20 <e30067> {e5af} @dt=0x555556e76b60@(G/wu32/2)  __Vtableidx11 [LV] => VAR 0x5555570cc600 <e29322> {e5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx11 [FUNC] BLOCKTEMP
    1:2:3: ASSIGN 0x55555709e420 <e30072> {e5af} @dt=0x555556e765b0@(G/wu32/1)
    1:2:3:1: ARRAYSEL 0x55555709e4d0 <e30070> {e5af} @dt=0x555556e765b0@(G/wu32/1)
    1:2:3:1:1: VARREF 0x55555709dd40 <e19756> {e5af} @dt=0x555556fcbee0@(w1)u[3:0]  TABLE_h4903c59f_0 [RV] <- VAR 0x555556ee8900 <e16755> {d4ak} @dt=0x555556fcbee0@(w1)u[3:0]  TABLE_h4903c59f_0 [CONST] MODULETEMP
    1:2:3:1:2: VARREF 0x55555709de60 <e30069> {e5af} @dt=0x555556e76b60@(G/wu32/2)  __Vtableidx11 [RV] <- VAR 0x5555570cc600 <e29322> {e5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx11 [FUNC] BLOCKTEMP
    1:2:3:2: VARREF 0x5555570a0000 <e30071> {e5af} @dt=0x555556e765b0@(G/wu32/1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [LV] => VAR 0x555556ed8a80 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [CLK] [VSTATIC]  WIRE
    1:2:3: ASSIGN 0x5555570994a0 <e30077> {f5af} @dt=0x555556e76b60@(G/wu32/2)
    1:2:3:1: OR 0x5555570aef20 <e30561> {f5af} @dt=0x555556e76b60@(G/wu32/2)
    1:2:3:1:1: SHIFTL 0x5555570aee70 <e30556> {f5af} @dt=0x555556e2ed00@(G/w32)
    1:2:3:1:1:1: CCAST 0x5555570db600 <e31105> {f5af} @dt=0x555556e765b0@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x55555709be60 <e31100> {f5af} @dt=0x555556e765b0@(G/wu32/1)  b_1 [RV] <- VAR 0x555556e96180 <e2168> {c3aq} @dt=0x555556e2e820@(G/w1)  b_1 [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3:1:1:2: CONST 0x5555570d0700 <e30549> {f5af} @dt=0x555556e2ed00@(G/w32)  32'h1
    1:2:3:1:2: CCAST 0x5555570db550 <e31114> {f5af} @dt=0x555556e765b0@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55555709c000 <e31109> {f5af} @dt=0x555556e765b0@(G/wu32/1)  a_1 [RV] <- VAR 0x555556e96000 <e2162> {c3al} @dt=0x555556e2e820@(G/w1)  a_1 [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3:2: VARREF 0x55555709c120 <e30076> {f5af} @dt=0x555556e76b60@(G/wu32/2)  __Vtableidx7 [LV] => VAR 0x555556e79980 <e29294> {f5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx7 [FUNC] BLOCKTEMP
    1:2:3: ASSIGN 0x555557099600 <e30081> {f5af} @dt=0x555556e765b0@(G/wu32/1)
    1:2:3:1: ARRAYSEL 0x5555570996b0 <e30079> {f5af} @dt=0x555556e765b0@(G/wu32/1)
    1:2:3:1:1: VARREF 0x55555709c240 <e18558> {f5af} @dt=0x555556fd1d40@(w1)u[3:0]  TABLE_hea96f6d0_0 [RV] <- VAR 0x555556ee8c00 <e17053> {d4ay} @dt=0x555556fd1d40@(w1)u[3:0]  TABLE_hea96f6d0_0 [CONST] MODULETEMP
    1:2:3:1:2: VARREF 0x55555709c360 <e30078> {f5af} @dt=0x555556e76b60@(G/wu32/2)  __Vtableidx7 [RV] <- VAR 0x555556e79980 <e29294> {f5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx7 [FUNC] BLOCKTEMP
    1:2:3:2: VARREF 0x55555709c480 <e30080> {f5af} @dt=0x555556e765b0@(G/wu32/1)  add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [LV] => VAR 0x555556eca900 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [CLK] [VSTATIC]  WIRE
    1:2:3: ASSIGN 0x555557099130 <e30086> {e5af} @dt=0x555556e76b60@(G/wu32/2)
    1:2:3:1: OR 0x5555570af080 <e30586> {e5af} @dt=0x555556e76b60@(G/wu32/2)
    1:2:3:1:1: SHIFTL 0x5555570aefd0 <e30581> {e5af} @dt=0x555556e2ed00@(G/w32)
    1:2:3:1:1:1: CCAST 0x5555570db4a0 <e31123> {e5af} @dt=0x555556e765b0@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x55555709b7a0 <e31118> {e5af} @dt=0x555556e765b0@(G/wu32/1)  b_1 [RV] <- VAR 0x555556e96180 <e2168> {c3aq} @dt=0x555556e2e820@(G/w1)  b_1 [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3:1:1:2: CONST 0x5555570d0800 <e30574> {e5af} @dt=0x555556e2ed00@(G/w32)  32'h1
    1:2:3:1:2: CCAST 0x5555570db3f0 <e31132> {e5af} @dt=0x555556e765b0@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55555709b8c0 <e31127> {e5af} @dt=0x555556e765b0@(G/wu32/1)  a_1 [RV] <- VAR 0x555556e96000 <e2162> {c3al} @dt=0x555556e2e820@(G/w1)  a_1 [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3:2: VARREF 0x55555709b9e0 <e30085> {e5af} @dt=0x555556e76b60@(G/wu32/2)  __Vtableidx6 [LV] => VAR 0x555556e79680 <e29287> {e5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx6 [FUNC] BLOCKTEMP
    1:2:3: ASSIGN 0x555557099290 <e30090> {e5af} @dt=0x555556e765b0@(G/wu32/1)
    1:2:3:1: ARRAYSEL 0x555557099340 <e30088> {e5af} @dt=0x555556e765b0@(G/wu32/1)
    1:2:3:1:1: VARREF 0x55555709bb00 <e18267> {e5af} @dt=0x555556fcbee0@(w1)u[3:0]  TABLE_h4903c59f_0 [RV] <- VAR 0x555556ee8900 <e16755> {d4ak} @dt=0x555556fcbee0@(w1)u[3:0]  TABLE_h4903c59f_0 [CONST] MODULETEMP
    1:2:3:1:2: VARREF 0x55555709bc20 <e30087> {e5af} @dt=0x555556e76b60@(G/wu32/2)  __Vtableidx6 [RV] <- VAR 0x555556e79680 <e29287> {e5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx6 [FUNC] BLOCKTEMP
    1:2:3:2: VARREF 0x55555709bd40 <e30089> {e5af} @dt=0x555556e765b0@(G/wu32/1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [LV] => VAR 0x555556eca780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [CLK] [VSTATIC]  WIRE
    1:2:3: ASSIGN 0x555557098370 <e30095> {f5af} @dt=0x555556e76b60@(G/wu32/2)
    1:2:3:1: OR 0x5555570af1e0 <e30611> {f5af} @dt=0x555556e76b60@(G/wu32/2)
    1:2:3:1:1: SHIFTL 0x5555570af130 <e30606> {f5af} @dt=0x555556e2ed00@(G/w32)
    1:2:3:1:1:1: CCAST 0x5555570db340 <e31141> {f5af} @dt=0x555556e765b0@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x555557091c20 <e31136> {f5af} @dt=0x555556e765b0@(G/wu32/1)  b_0 [RV] <- VAR 0x555556e51b00 <e2144> {c2aq} @dt=0x555556e2e820@(G/w1)  b_0 [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3:1:1:2: CONST 0x5555570d0900 <e30599> {f5af} @dt=0x555556e2ed00@(G/w32)  32'h1
    1:2:3:1:2: CCAST 0x5555570db290 <e31150> {f5af} @dt=0x555556e765b0@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x555557091d40 <e31145> {f5af} @dt=0x555556e765b0@(G/wu32/1)  a_0 [RV] <- VAR 0x555556e51980 <e2139> {c2al} @dt=0x555556e2e820@(G/w1)  a_0 [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3:2: VARREF 0x555557091e60 <e30094> {f5af} @dt=0x555556e76b60@(G/wu32/2)  __Vtableidx2 [LV] => VAR 0x555556e78a80 <e29259> {f5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx2 [FUNC] BLOCKTEMP
    1:2:3: ASSIGN 0x5555570984d0 <e30099> {f5af} @dt=0x555556e765b0@(G/wu32/1)
    1:2:3:1: ARRAYSEL 0x555557098580 <e30097> {f5af} @dt=0x555556e765b0@(G/wu32/1)
    1:2:3:1:1: VARREF 0x55555709a000 <e17062> {f5af} @dt=0x555556fd1d40@(w1)u[3:0]  TABLE_hea96f6d0_0 [RV] <- VAR 0x555556ee8c00 <e17053> {d4ay} @dt=0x555556fd1d40@(w1)u[3:0]  TABLE_hea96f6d0_0 [CONST] MODULETEMP
    1:2:3:1:2: VARREF 0x55555709a120 <e30096> {f5af} @dt=0x555556e76b60@(G/wu32/2)  __Vtableidx2 [RV] <- VAR 0x555556e78a80 <e29259> {f5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx2 [FUNC] BLOCKTEMP
    1:2:3:2: VARREF 0x55555709a240 <e30098> {f5af} @dt=0x555556e765b0@(G/wu32/1)  add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [LV] => VAR 0x555556eba600 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [CLK] [VSTATIC]  WIRE
    1:2:3: ASSIGN 0x555557098000 <e30104> {e5af} @dt=0x555556e76b60@(G/wu32/2)
    1:2:3:1: OR 0x5555570af340 <e30636> {e5af} @dt=0x555556e76b60@(G/wu32/2)
    1:2:3:1:1: SHIFTL 0x5555570af290 <e30631> {e5af} @dt=0x555556e2ed00@(G/w32)
    1:2:3:1:1:1: CCAST 0x5555570db1e0 <e31159> {e5af} @dt=0x555556e765b0@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x555557091560 <e31154> {e5af} @dt=0x555556e765b0@(G/wu32/1)  b_0 [RV] <- VAR 0x555556e51b00 <e2144> {c2aq} @dt=0x555556e2e820@(G/w1)  b_0 [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3:1:1:2: CONST 0x5555570d0a00 <e30624> {e5af} @dt=0x555556e2ed00@(G/w32)  32'h1
    1:2:3:1:2: CCAST 0x5555570db130 <e31168> {e5af} @dt=0x555556e765b0@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x555557091680 <e31163> {e5af} @dt=0x555556e765b0@(G/wu32/1)  a_0 [RV] <- VAR 0x555556e51980 <e2139> {c2al} @dt=0x555556e2e820@(G/w1)  a_0 [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3:2: VARREF 0x5555570917a0 <e30103> {e5af} @dt=0x555556e76b60@(G/wu32/2)  __Vtableidx1 [LV] => VAR 0x555556e78780 <e29253> {e5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx1 [FUNC] BLOCKTEMP
    1:2:3: ASSIGN 0x555557098160 <e30108> {e5af} @dt=0x555556e765b0@(G/wu32/1)
    1:2:3:1: ARRAYSEL 0x555557098210 <e30106> {e5af} @dt=0x555556e765b0@(G/wu32/1)
    1:2:3:1:1: VARREF 0x5555570918c0 <e16764> {e5af} @dt=0x555556fcbee0@(w1)u[3:0]  TABLE_h4903c59f_0 [RV] <- VAR 0x555556ee8900 <e16755> {d4ak} @dt=0x555556fcbee0@(w1)u[3:0]  TABLE_h4903c59f_0 [CONST] MODULETEMP
    1:2:3:1:2: VARREF 0x5555570919e0 <e30105> {e5af} @dt=0x555556e76b60@(G/wu32/2)  __Vtableidx1 [RV] <- VAR 0x555556e78780 <e29253> {e5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx1 [FUNC] BLOCKTEMP
    1:2:3:2: VARREF 0x555557091b00 <e30107> {e5af} @dt=0x555556e765b0@(G/wu32/1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [LV] => VAR 0x555556eba480 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [CLK] [VSTATIC]  WIRE
    1:2:3: ASSIGN 0x5555570986e0 <e30113> {e5af} @dt=0x555556e76b60@(G/wu32/2)
    1:2:3:1: OR 0x5555570af4a0 <e30661> {e5af} @dt=0x555556e76b60@(G/wu32/2)
    1:2:3:1:1: SHIFTL 0x5555570af3f0 <e30656> {e5af} @dt=0x555556e2ed00@(G/w32)
    1:2:3:1:1:1: CCAST 0x5555570db080 <e31177> {e5af} @dt=0x555556e765b0@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x55555709a360 <e31172> {e5af} @dt=0x555556e765b0@(G/wu32/1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [RV] <- VAR 0x555556eba480 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [CLK] [VSTATIC]  WIRE
    1:2:3:1:1:2: CONST 0x5555570d0b00 <e30649> {e5af} @dt=0x555556e2ed00@(G/w32)  32'h1
    1:2:3:1:2: CCAST 0x5555570dafd0 <e31186> {e5af} @dt=0x555556e765b0@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55555709a480 <e31181> {e5af} @dt=0x555556e765b0@(G/wu32/1)  c_in [RV] <- VAR 0x555556e51c80 <e2150> {c2av} @dt=0x555556e2e820@(G/w1)  c_in [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3:2: VARREF 0x55555709a5a0 <e30112> {e5af} @dt=0x555556e76b60@(G/wu32/2)  __Vtableidx3 [LV] => VAR 0x555556e78d80 <e29266> {e5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx3 [FUNC] BLOCKTEMP
    1:2:3: ASSIGN 0x555557098840 <e30117> {e5af} @dt=0x555556e765b0@(G/wu32/1)
    1:2:3:1: ARRAYSEL 0x5555570988f0 <e30115> {e5af} @dt=0x555556e765b0@(G/wu32/1)
    1:2:3:1:1: VARREF 0x55555709a6c0 <e17360> {e5af} @dt=0x555556fcbee0@(w1)u[3:0]  TABLE_h4903c59f_0 [RV] <- VAR 0x555556ee8900 <e16755> {d4ak} @dt=0x555556fcbee0@(w1)u[3:0]  TABLE_h4903c59f_0 [CONST] MODULETEMP
    1:2:3:1:2: VARREF 0x55555709a7e0 <e30114> {e5af} @dt=0x555556e76b60@(G/wu32/2)  __Vtableidx3 [RV] <- VAR 0x555556e78d80 <e29266> {e5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx3 [FUNC] BLOCKTEMP
    1:2:3:2: VARREF 0x55555709a900 <e30116> {e5af} @dt=0x555556e765b0@(G/wu32/1)  s_0 [LV] => VAR 0x555556e51e00 <e2156> {c7am} @dt=0x555556e2e820@(G/w1)  s_0 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3: ASSIGN 0x555557098a50 <e30122> {f5af} @dt=0x555556e76b60@(G/wu32/2)
    1:2:3:1: OR 0x5555570af600 <e30686> {f5af} @dt=0x555556e76b60@(G/wu32/2)
    1:2:3:1:1: SHIFTL 0x5555570af550 <e30681> {f5af} @dt=0x555556e2ed00@(G/w32)
    1:2:3:1:1:1: CCAST 0x5555570daf20 <e31195> {f5af} @dt=0x555556e765b0@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x55555709aa20 <e31190> {f5af} @dt=0x555556e765b0@(G/wu32/1)  c_in [RV] <- VAR 0x555556e51c80 <e2150> {c2av} @dt=0x555556e2e820@(G/w1)  c_in [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3:1:1:2: CONST 0x5555570d0c00 <e30674> {f5af} @dt=0x555556e2ed00@(G/w32)  32'h1
    1:2:3:1:2: CCAST 0x5555570dae70 <e31204> {f5af} @dt=0x555556e765b0@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55555709ab40 <e31199> {f5af} @dt=0x555556e765b0@(G/wu32/1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [RV] <- VAR 0x555556eba480 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [CLK] [VSTATIC]  WIRE
    1:2:3:2: VARREF 0x55555709ac60 <e30121> {f5af} @dt=0x555556e76b60@(G/wu32/2)  __Vtableidx4 [LV] => VAR 0x555556e79080 <e29273> {f5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx4 [FUNC] BLOCKTEMP
    1:2:3: ASSIGN 0x555557098bb0 <e30126> {f5af} @dt=0x555556e765b0@(G/wu32/1)
    1:2:3:1: ARRAYSEL 0x555557098c60 <e30124> {f5af} @dt=0x555556e765b0@(G/wu32/1)
    1:2:3:1:1: VARREF 0x55555709ad80 <e17651> {f5af} @dt=0x555556fd1d40@(w1)u[3:0]  TABLE_hea96f6d0_0 [RV] <- VAR 0x555556ee8c00 <e17053> {d4ay} @dt=0x555556fd1d40@(w1)u[3:0]  TABLE_hea96f6d0_0 [CONST] MODULETEMP
    1:2:3:1:2: VARREF 0x55555709aea0 <e30123> {f5af} @dt=0x555556e76b60@(G/wu32/2)  __Vtableidx4 [RV] <- VAR 0x555556e79080 <e29273> {f5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx4 [FUNC] BLOCKTEMP
    1:2:3:2: VARREF 0x55555709afc0 <e30125> {f5af} @dt=0x555556e765b0@(G/wu32/1)  add_4bit_structure__DOT__add0__DOT__c_iANDA_D [LV] => VAR 0x555556eba780 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_iANDA_D [CLK] [VSTATIC]  WIRE
    1:2:3: ASSIGN 0x555557098dc0 <e30131> {g5af} @dt=0x555556e76b60@(G/wu32/2)
    1:2:3:1: OR 0x5555570af760 <e30711> {g5af} @dt=0x555556e76b60@(G/wu32/2)
    1:2:3:1:1: SHIFTL 0x5555570af6b0 <e30706> {g5af} @dt=0x555556e2ed00@(G/w32)
    1:2:3:1:1:1: CCAST 0x5555570dadc0 <e31213> {g5af} @dt=0x555556e765b0@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x55555709b0e0 <e31208> {g5af} @dt=0x555556e765b0@(G/wu32/1)  add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [RV] <- VAR 0x555556eba600 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [CLK] [VSTATIC]  WIRE
    1:2:3:1:1:2: CONST 0x5555570d0d00 <e30699> {g5af} @dt=0x555556e2ed00@(G/w32)  32'h1
    1:2:3:1:2: CCAST 0x5555570dad10 <e31222> {g5af} @dt=0x555556e765b0@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55555709b200 <e31217> {g5af} @dt=0x555556e765b0@(G/wu32/1)  add_4bit_structure__DOT__add0__DOT__c_iANDA_D [RV] <- VAR 0x555556eba780 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_iANDA_D [CLK] [VSTATIC]  WIRE
    1:2:3:2: VARREF 0x55555709b320 <e30130> {g5af} @dt=0x555556e76b60@(G/wu32/2)  __Vtableidx5 [LV] => VAR 0x555556e79380 <e29280> {g5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx5 [FUNC] BLOCKTEMP
    1:2:3: ASSIGN 0x555557098f20 <e30135> {g5af} @dt=0x555556e765b0@(G/wu32/1)
    1:2:3:1: ARRAYSEL 0x555557098fd0 <e30133> {g5af} @dt=0x555556e765b0@(G/wu32/1)
    1:2:3:1:1: VARREF 0x55555709b440 <e17965> {g5af} @dt=0x555556fdd2b0@(w1)u[3:0]  TABLE_h4881bd17_0 [RV] <- VAR 0x555556ee9200 <e17956> {c9ak} @dt=0x555556fdd2b0@(w1)u[3:0]  TABLE_h4881bd17_0 [CONST] MODULETEMP
    1:2:3:1:2: VARREF 0x55555709b560 <e30132> {g5af} @dt=0x555556e76b60@(G/wu32/2)  __Vtableidx5 [RV] <- VAR 0x555556e79380 <e29280> {g5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx5 [FUNC] BLOCKTEMP
    1:2:3:2: VARREF 0x55555709b680 <e30134> {g5af} @dt=0x555556e765b0@(G/wu32/1)  add_4bit_structure__DOT__add0_1 [LV] => VAR 0x555556df5b00 <e1862> {c9ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0_1 [CLK] [VSTATIC]  WIRE
    1:2:3: ASSIGN 0x555557099810 <e30140> {e5af} @dt=0x555556e76b60@(G/wu32/2)
    1:2:3:1: OR 0x5555570af8c0 <e30736> {e5af} @dt=0x555556e76b60@(G/wu32/2)
    1:2:3:1:1: SHIFTL 0x5555570af810 <e30731> {e5af} @dt=0x555556e2ed00@(G/w32)
    1:2:3:1:1:1: CCAST 0x5555570dac60 <e31231> {e5af} @dt=0x555556e765b0@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x55555709c5a0 <e31226> {e5af} @dt=0x555556e765b0@(G/wu32/1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [RV] <- VAR 0x555556eca780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [CLK] [VSTATIC]  WIRE
    1:2:3:1:1:2: CONST 0x5555570d0e00 <e30724> {e5af} @dt=0x555556e2ed00@(G/w32)  32'h1
    1:2:3:1:2: CCAST 0x5555570dabb0 <e31240> {e5af} @dt=0x555556e765b0@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55555709c6c0 <e31235> {e5af} @dt=0x555556e765b0@(G/wu32/1)  add_4bit_structure__DOT__add0_1 [RV] <- VAR 0x555556df5b00 <e1862> {c9ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0_1 [CLK] [VSTATIC]  WIRE
    1:2:3:2: VARREF 0x55555709c7e0 <e30139> {e5af} @dt=0x555556e76b60@(G/wu32/2)  __Vtableidx8 [LV] => VAR 0x555556e79c80 <e29301> {e5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx8 [FUNC] BLOCKTEMP
    1:2:3: ASSIGN 0x555557099970 <e30144> {e5af} @dt=0x555556e765b0@(G/wu32/1)
    1:2:3:1: ARRAYSEL 0x555557099a20 <e30142> {e5af} @dt=0x555556e765b0@(G/wu32/1)
    1:2:3:1:1: VARREF 0x55555709c900 <e18856> {e5af} @dt=0x555556fcbee0@(w1)u[3:0]  TABLE_h4903c59f_0 [RV] <- VAR 0x555556ee8900 <e16755> {d4ak} @dt=0x555556fcbee0@(w1)u[3:0]  TABLE_h4903c59f_0 [CONST] MODULETEMP
    1:2:3:1:2: VARREF 0x55555709ca20 <e30141> {e5af} @dt=0x555556e76b60@(G/wu32/2)  __Vtableidx8 [RV] <- VAR 0x555556e79c80 <e29301> {e5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx8 [FUNC] BLOCKTEMP
    1:2:3:2: VARREF 0x55555709cb40 <e30143> {e5af} @dt=0x555556e765b0@(G/wu32/1)  s_1 [LV] => VAR 0x555556e96480 <e2180> {c7ar} @dt=0x555556e2e820@(G/w1)  s_1 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3: ASSIGN 0x555557099b80 <e30149> {f5af} @dt=0x555556e76b60@(G/wu32/2)
    1:2:3:1: OR 0x5555570afa20 <e30761> {f5af} @dt=0x555556e76b60@(G/wu32/2)
    1:2:3:1:1: SHIFTL 0x5555570af970 <e30756> {f5af} @dt=0x555556e2ed00@(G/w32)
    1:2:3:1:1:1: CCAST 0x5555570dab00 <e31249> {f5af} @dt=0x555556e765b0@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x55555709cc60 <e31244> {f5af} @dt=0x555556e765b0@(G/wu32/1)  add_4bit_structure__DOT__add0_1 [RV] <- VAR 0x555556df5b00 <e1862> {c9ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0_1 [CLK] [VSTATIC]  WIRE
    1:2:3:1:1:2: CONST 0x5555570d0f00 <e30749> {f5af} @dt=0x555556e2ed00@(G/w32)  32'h1
    1:2:3:1:2: CCAST 0x5555570daa50 <e31258> {f5af} @dt=0x555556e765b0@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55555709cd80 <e31253> {f5af} @dt=0x555556e765b0@(G/wu32/1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [RV] <- VAR 0x555556eca780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [CLK] [VSTATIC]  WIRE
    1:2:3:2: VARREF 0x55555709cea0 <e30148> {f5af} @dt=0x555556e76b60@(G/wu32/2)  __Vtableidx9 [LV] => VAR 0x5555570cc000 <e29308> {f5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx9 [FUNC] BLOCKTEMP
    1:2:3: ASSIGN 0x555557099ce0 <e30153> {f5af} @dt=0x555556e765b0@(G/wu32/1)
    1:2:3:1: ARRAYSEL 0x555557099d90 <e30151> {f5af} @dt=0x555556e765b0@(G/wu32/1)
    1:2:3:1:1: VARREF 0x55555709cfc0 <e19147> {f5af} @dt=0x555556fd1d40@(w1)u[3:0]  TABLE_hea96f6d0_0 [RV] <- VAR 0x555556ee8c00 <e17053> {d4ay} @dt=0x555556fd1d40@(w1)u[3:0]  TABLE_hea96f6d0_0 [CONST] MODULETEMP
    1:2:3:1:2: VARREF 0x55555709d0e0 <e30150> {f5af} @dt=0x555556e76b60@(G/wu32/2)  __Vtableidx9 [RV] <- VAR 0x5555570cc000 <e29308> {f5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx9 [FUNC] BLOCKTEMP
    1:2:3:2: VARREF 0x55555709d200 <e30152> {f5af} @dt=0x555556e765b0@(G/wu32/1)  add_4bit_structure__DOT__add1__DOT__c_iANDA_D [LV] => VAR 0x555556ecaa80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_iANDA_D [CLK] [VSTATIC]  WIRE
    1:2:3: ASSIGN 0x555557099ef0 <e30158> {g5af} @dt=0x555556e76b60@(G/wu32/2)
    1:2:3:1: OR 0x5555570afb80 <e30786> {g5af} @dt=0x555556e76b60@(G/wu32/2)
    1:2:3:1:1: SHIFTL 0x5555570afad0 <e30781> {g5af} @dt=0x555556e2ed00@(G/w32)
    1:2:3:1:1:1: CCAST 0x5555570da9a0 <e31267> {g5af} @dt=0x555556e765b0@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x55555709d320 <e31262> {g5af} @dt=0x555556e765b0@(G/wu32/1)  add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [RV] <- VAR 0x555556eca900 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [CLK] [VSTATIC]  WIRE
    1:2:3:1:1:2: CONST 0x5555570d1000 <e30774> {g5af} @dt=0x555556e2ed00@(G/w32)  32'h1
    1:2:3:1:2: CCAST 0x5555570da6e0 <e31276> {g5af} @dt=0x555556e765b0@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55555709d440 <e31271> {g5af} @dt=0x555556e765b0@(G/wu32/1)  add_4bit_structure__DOT__add1__DOT__c_iANDA_D [RV] <- VAR 0x555556ecaa80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_iANDA_D [CLK] [VSTATIC]  WIRE
    1:2:3:2: VARREF 0x55555709d560 <e30157> {g5af} @dt=0x555556e76b60@(G/wu32/2)  __Vtableidx10 [LV] => VAR 0x5555570cc300 <e29315> {g5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx10 [FUNC] BLOCKTEMP
    1:2:3: ASSIGN 0x55555709e0b0 <e30162> {g5af} @dt=0x555556e765b0@(G/wu32/1)
    1:2:3:1: ARRAYSEL 0x55555709e160 <e30160> {g5af} @dt=0x555556e765b0@(G/wu32/1)
    1:2:3:1:1: VARREF 0x55555709d680 <e19454> {g5af} @dt=0x555556fdd2b0@(w1)u[3:0]  TABLE_h4881bd17_0 [RV] <- VAR 0x555556ee9200 <e17956> {c9ak} @dt=0x555556fdd2b0@(w1)u[3:0]  TABLE_h4881bd17_0 [CONST] MODULETEMP
    1:2:3:1:2: VARREF 0x55555709d7a0 <e30159> {g5af} @dt=0x555556e76b60@(G/wu32/2)  __Vtableidx10 [RV] <- VAR 0x5555570cc300 <e29315> {g5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx10 [FUNC] BLOCKTEMP
    1:2:3:2: VARREF 0x55555709d8c0 <e30161> {g5af} @dt=0x555556e765b0@(G/wu32/1)  add_4bit_structure__DOT__add1_2 [LV] => VAR 0x555556df5c80 <e1863> {c9as} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1_2 [CLK] [VSTATIC]  WIRE
    1:2:3: ASSIGN 0x55555709e9a0 <e30167> {e5af} @dt=0x555556e76b60@(G/wu32/2)
    1:2:3:1: OR 0x5555570afce0 <e30811> {e5af} @dt=0x555556e76b60@(G/wu32/2)
    1:2:3:1:1: SHIFTL 0x5555570afc30 <e30806> {e5af} @dt=0x555556e2ed00@(G/w32)
    1:2:3:1:1:1: CCAST 0x5555570da8f0 <e31285> {e5af} @dt=0x555556e765b0@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x5555570a07e0 <e31280> {e5af} @dt=0x555556e765b0@(G/wu32/1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [RV] <- VAR 0x555556ed8a80 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [CLK] [VSTATIC]  WIRE
    1:2:3:1:1:2: CONST 0x5555570d1100 <e30799> {e5af} @dt=0x555556e2ed00@(G/w32)  32'h1
    1:2:3:1:2: CCAST 0x5555570da790 <e31294> {e5af} @dt=0x555556e765b0@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x5555570a0900 <e31289> {e5af} @dt=0x555556e765b0@(G/wu32/1)  add_4bit_structure__DOT__add1_2 [RV] <- VAR 0x555556df5c80 <e1863> {c9as} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1_2 [CLK] [VSTATIC]  WIRE
    1:2:3:2: VARREF 0x5555570a0a20 <e30166> {e5af} @dt=0x555556e76b60@(G/wu32/2)  __Vtableidx13 [LV] => VAR 0x5555570ccc00 <e29336> {e5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx13 [FUNC] BLOCKTEMP
    1:2:3: ASSIGN 0x55555709eb00 <e30171> {e5af} @dt=0x555556e765b0@(G/wu32/1)
    1:2:3:1: ARRAYSEL 0x55555709ebb0 <e30169> {e5af} @dt=0x555556e765b0@(G/wu32/1)
    1:2:3:1:1: VARREF 0x5555570a0b40 <e20345> {e5af} @dt=0x555556fcbee0@(w1)u[3:0]  TABLE_h4903c59f_0 [RV] <- VAR 0x555556ee8900 <e16755> {d4ak} @dt=0x555556fcbee0@(w1)u[3:0]  TABLE_h4903c59f_0 [CONST] MODULETEMP
    1:2:3:1:2: VARREF 0x5555570a0c60 <e30168> {e5af} @dt=0x555556e76b60@(G/wu32/2)  __Vtableidx13 [RV] <- VAR 0x5555570ccc00 <e29336> {e5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx13 [FUNC] BLOCKTEMP
    1:2:3:2: VARREF 0x5555570a0d80 <e30170> {e5af} @dt=0x555556e765b0@(G/wu32/1)  s_2 [LV] => VAR 0x555556e96a80 <e2204> {c7aw} @dt=0x555556e2e820@(G/w1)  s_2 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3: ASSIGN 0x55555709ed10 <e30176> {f5af} @dt=0x555556e76b60@(G/wu32/2)
    1:2:3:1: OR 0x5555570afe40 <e30836> {f5af} @dt=0x555556e76b60@(G/wu32/2)
    1:2:3:1:1: SHIFTL 0x5555570afd90 <e30831> {f5af} @dt=0x555556e2ed00@(G/w32)
    1:2:3:1:1:1: CCAST 0x5555570da840 <e31303> {f5af} @dt=0x555556e765b0@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x5555570a0ea0 <e31298> {f5af} @dt=0x555556e765b0@(G/wu32/1)  add_4bit_structure__DOT__add1_2 [RV] <- VAR 0x555556df5c80 <e1863> {c9as} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1_2 [CLK] [VSTATIC]  WIRE
    1:2:3:1:1:2: CONST 0x5555570d1200 <e30824> {f5af} @dt=0x555556e2ed00@(G/w32)  32'h1
    1:2:3:1:2: CCAST 0x5555570da630 <e31312> {f5af} @dt=0x555556e765b0@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x5555570a0fc0 <e31307> {f5af} @dt=0x555556e765b0@(G/wu32/1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [RV] <- VAR 0x555556ed8a80 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [CLK] [VSTATIC]  WIRE
    1:2:3:2: VARREF 0x5555570a10e0 <e30175> {f5af} @dt=0x555556e76b60@(G/wu32/2)  __Vtableidx14 [LV] => VAR 0x5555570ccf00 <e29343> {f5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx14 [FUNC] BLOCKTEMP
    1:2:3: ASSIGN 0x55555709ee70 <e30180> {f5af} @dt=0x555556e765b0@(G/wu32/1)
    1:2:3:1: ARRAYSEL 0x55555709ef20 <e30178> {f5af} @dt=0x555556e765b0@(G/wu32/1)
    1:2:3:1:1: VARREF 0x5555570a1200 <e20636> {f5af} @dt=0x555556fd1d40@(w1)u[3:0]  TABLE_hea96f6d0_0 [RV] <- VAR 0x555556ee8c00 <e17053> {d4ay} @dt=0x555556fd1d40@(w1)u[3:0]  TABLE_hea96f6d0_0 [CONST] MODULETEMP
    1:2:3:1:2: VARREF 0x5555570a1320 <e30177> {f5af} @dt=0x555556e76b60@(G/wu32/2)  __Vtableidx14 [RV] <- VAR 0x5555570ccf00 <e29343> {f5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx14 [FUNC] BLOCKTEMP
    1:2:3:2: VARREF 0x5555570a1440 <e30179> {f5af} @dt=0x555556e765b0@(G/wu32/1)  add_4bit_structure__DOT__add2__DOT__c_iANDA_D [LV] => VAR 0x555556ed8d80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_iANDA_D [CLK] [VSTATIC]  WIRE
    1:2:3: ASSIGN 0x55555709f080 <e30185> {g5af} @dt=0x555556e76b60@(G/wu32/2)
    1:2:3:1: OR 0x5555570d4000 <e30861> {g5af} @dt=0x555556e76b60@(G/wu32/2)
    1:2:3:1:1: SHIFTL 0x5555570afef0 <e30856> {g5af} @dt=0x555556e2ed00@(G/w32)
    1:2:3:1:1:1: CCAST 0x5555570dbd90 <e31321> {g5af} @dt=0x555556e765b0@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x5555570a1560 <e31316> {g5af} @dt=0x555556e765b0@(G/wu32/1)  add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [RV] <- VAR 0x555556ed8c00 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [CLK] [VSTATIC]  WIRE
    1:2:3:1:1:2: CONST 0x5555570d1300 <e30849> {g5af} @dt=0x555556e2ed00@(G/w32)  32'h1
    1:2:3:1:2: CCAST 0x5555570db8c0 <e31330> {g5af} @dt=0x555556e765b0@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x5555570a1680 <e31325> {g5af} @dt=0x555556e765b0@(G/wu32/1)  add_4bit_structure__DOT__add2__DOT__c_iANDA_D [RV] <- VAR 0x555556ed8d80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_iANDA_D [CLK] [VSTATIC]  WIRE
    1:2:3:2: VARREF 0x5555570a17a0 <e30184> {g5af} @dt=0x555556e76b60@(G/wu32/2)  __Vtableidx15 [LV] => VAR 0x5555570cd200 <e29350> {g5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx15 [FUNC] BLOCKTEMP
    1:2:3: ASSIGN 0x55555709f1e0 <e30189> {g5af} @dt=0x555556e765b0@(G/wu32/1)
    1:2:3:1: ARRAYSEL 0x55555709f290 <e30187> {g5af} @dt=0x555556e765b0@(G/wu32/1)
    1:2:3:1:1: VARREF 0x5555570a18c0 <e20943> {g5af} @dt=0x555556fdd2b0@(w1)u[3:0]  TABLE_h4881bd17_0 [RV] <- VAR 0x555556ee9200 <e17956> {c9ak} @dt=0x555556fdd2b0@(w1)u[3:0]  TABLE_h4881bd17_0 [CONST] MODULETEMP
    1:2:3:1:2: VARREF 0x5555570a19e0 <e30186> {g5af} @dt=0x555556e76b60@(G/wu32/2)  __Vtableidx15 [RV] <- VAR 0x5555570cd200 <e29350> {g5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx15 [FUNC] BLOCKTEMP
    1:2:3:2: VARREF 0x5555570a1b00 <e30188> {g5af} @dt=0x555556e765b0@(G/wu32/1)  add_4bit_structure__DOT__add2_3 [LV] => VAR 0x555556df5e00 <e1864> {c9ba} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2_3 [CLK] [VSTATIC]  WIRE
    1:2:3: ASSIGN 0x55555709fad0 <e30194> {e5af} @dt=0x555556e76b60@(G/wu32/2)
    1:2:3:1: OR 0x5555570d4160 <e30886> {e5af} @dt=0x555556e76b60@(G/wu32/2)
    1:2:3:1:1: SHIFTL 0x5555570d40b0 <e30881> {e5af} @dt=0x555556e2ed00@(G/w32)
    1:2:3:1:1:1: CCAST 0x5555570db970 <e31339> {e5af} @dt=0x555556e765b0@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x5555570a2a20 <e31334> {e5af} @dt=0x555556e765b0@(G/wu32/1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [RV] <- VAR 0x555556e50780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [CLK] [VSTATIC]  WIRE
    1:2:3:1:1:2: CONST 0x5555570d1400 <e30874> {e5af} @dt=0x555556e2ed00@(G/w32)  32'h1
    1:2:3:1:2: CCAST 0x5555570dba20 <e31348> {e5af} @dt=0x555556e765b0@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x5555570a2b40 <e31343> {e5af} @dt=0x555556e765b0@(G/wu32/1)  add_4bit_structure__DOT__add2_3 [RV] <- VAR 0x555556df5e00 <e1864> {c9ba} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2_3 [CLK] [VSTATIC]  WIRE
    1:2:3:2: VARREF 0x5555570a2c60 <e30193> {e5af} @dt=0x555556e76b60@(G/wu32/2)  __Vtableidx18 [LV] => VAR 0x5555570cdb00 <e29371> {e5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx18 [FUNC] BLOCKTEMP
    1:2:3: ASSIGN 0x55555709fc30 <e30198> {e5af} @dt=0x555556e765b0@(G/wu32/1)
    1:2:3:1: ARRAYSEL 0x55555709fce0 <e30196> {e5af} @dt=0x555556e765b0@(G/wu32/1)
    1:2:3:1:1: VARREF 0x5555570a2d80 <e21834> {e5af} @dt=0x555556fcbee0@(w1)u[3:0]  TABLE_h4903c59f_0 [RV] <- VAR 0x555556ee8900 <e16755> {d4ak} @dt=0x555556fcbee0@(w1)u[3:0]  TABLE_h4903c59f_0 [CONST] MODULETEMP
    1:2:3:1:2: VARREF 0x5555570a2ea0 <e30195> {e5af} @dt=0x555556e76b60@(G/wu32/2)  __Vtableidx18 [RV] <- VAR 0x5555570cdb00 <e29371> {e5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx18 [FUNC] BLOCKTEMP
    1:2:3:2: VARREF 0x5555570a2fc0 <e30197> {e5af} @dt=0x555556e765b0@(G/wu32/1)  s_3 [LV] => VAR 0x555556e97080 <e2228> {c7bb} @dt=0x555556e2e820@(G/w1)  s_3 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3: ASSIGN 0x55555709fe40 <e30203> {f5af} @dt=0x555556e76b60@(G/wu32/2)
    1:2:3:1: OR 0x5555570d42c0 <e30911> {f5af} @dt=0x555556e76b60@(G/wu32/2)
    1:2:3:1:1: SHIFTL 0x5555570d4210 <e30906> {f5af} @dt=0x555556e2ed00@(G/w32)
    1:2:3:1:1:1: CCAST 0x5555570dbad0 <e31357> {f5af} @dt=0x555556e765b0@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x5555570a30e0 <e31352> {f5af} @dt=0x555556e765b0@(G/wu32/1)  add_4bit_structure__DOT__add2_3 [RV] <- VAR 0x555556df5e00 <e1864> {c9ba} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2_3 [CLK] [VSTATIC]  WIRE
    1:2:3:1:1:2: CONST 0x5555570d1500 <e30899> {f5af} @dt=0x555556e2ed00@(G/w32)  32'h1
    1:2:3:1:2: CCAST 0x5555570da420 <e31366> {f5af} @dt=0x555556e765b0@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x5555570a3200 <e31361> {f5af} @dt=0x555556e765b0@(G/wu32/1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [RV] <- VAR 0x555556e50780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [CLK] [VSTATIC]  WIRE
    1:2:3:2: VARREF 0x5555570a3320 <e30202> {f5af} @dt=0x555556e76b60@(G/wu32/2)  __Vtableidx19 [LV] => VAR 0x5555570cde00 <e29378> {f5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx19 [FUNC] BLOCKTEMP
    1:2:3: ASSIGN 0x5555570a4000 <e30207> {f5af} @dt=0x555556e765b0@(G/wu32/1)
    1:2:3:1: ARRAYSEL 0x5555570a40b0 <e30205> {f5af} @dt=0x555556e765b0@(G/wu32/1)
    1:2:3:1:1: VARREF 0x5555570a3440 <e22125> {f5af} @dt=0x555556fd1d40@(w1)u[3:0]  TABLE_hea96f6d0_0 [RV] <- VAR 0x555556ee8c00 <e17053> {d4ay} @dt=0x555556fd1d40@(w1)u[3:0]  TABLE_hea96f6d0_0 [CONST] MODULETEMP
    1:2:3:1:2: VARREF 0x5555570a3560 <e30204> {f5af} @dt=0x555556e76b60@(G/wu32/2)  __Vtableidx19 [RV] <- VAR 0x5555570cde00 <e29378> {f5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx19 [FUNC] BLOCKTEMP
    1:2:3:2: VARREF 0x5555570a3680 <e30206> {f5af} @dt=0x555556e765b0@(G/wu32/1)  add_4bit_structure__DOT__add3__DOT__c_iANDA_D [LV] => VAR 0x555556e50a80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_iANDA_D [CLK] [VSTATIC]  WIRE
    1:2:3: ASSIGN 0x5555570a4210 <e30212> {g5af} @dt=0x555556e76b60@(G/wu32/2)
    1:2:3:1: OR 0x5555570d4420 <e30936> {g5af} @dt=0x555556e76b60@(G/wu32/2)
    1:2:3:1:1: SHIFTL 0x5555570d4370 <e30931> {g5af} @dt=0x555556e2ed00@(G/w32)
    1:2:3:1:1:1: CCAST 0x5555570da370 <e31375> {g5af} @dt=0x555556e765b0@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x5555570a37a0 <e31370> {g5af} @dt=0x555556e765b0@(G/wu32/1)  add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [RV] <- VAR 0x555556e50900 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [CLK] [VSTATIC]  WIRE
    1:2:3:1:1:2: CONST 0x5555570d1600 <e30924> {g5af} @dt=0x555556e2ed00@(G/w32)  32'h1
    1:2:3:1:2: CCAST 0x5555570da2c0 <e31384> {g5af} @dt=0x555556e765b0@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x5555570a38c0 <e31379> {g5af} @dt=0x555556e765b0@(G/wu32/1)  add_4bit_structure__DOT__add3__DOT__c_iANDA_D [RV] <- VAR 0x555556e50a80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_iANDA_D [CLK] [VSTATIC]  WIRE
    1:2:3:2: VARREF 0x5555570a39e0 <e30211> {g5af} @dt=0x555556e76b60@(G/wu32/2)  __Vtableidx20 [LV] => VAR 0x5555570ce180 <e29385> {g5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx20 [FUNC] BLOCKTEMP
    1:2:3: ASSIGN 0x5555570a4370 <e30216> {g5af} @dt=0x555556e765b0@(G/wu32/1)
    1:2:3:1: ARRAYSEL 0x5555570a4420 <e30214> {g5af} @dt=0x555556e765b0@(G/wu32/1)
    1:2:3:1:1: VARREF 0x5555570a3b00 <e22432> {g5af} @dt=0x555556fdd2b0@(w1)u[3:0]  TABLE_h4881bd17_0 [RV] <- VAR 0x555556ee9200 <e17956> {c9ak} @dt=0x555556fdd2b0@(w1)u[3:0]  TABLE_h4881bd17_0 [CONST] MODULETEMP
    1:2:3:1:2: VARREF 0x5555570a3c20 <e30213> {g5af} @dt=0x555556e76b60@(G/wu32/2)  __Vtableidx20 [RV] <- VAR 0x5555570ce180 <e29385> {g5af} @dt=0x555556fcb5f0@(G/w2)  __Vtableidx20 [FUNC] BLOCKTEMP
    1:2:3:2: VARREF 0x5555570a3d40 <e30215> {g5af} @dt=0x555556e765b0@(G/wu32/1)  c_out [LV] => VAR 0x555556e97200 <e2234> {c7bg} @dt=0x555556e2e820@(G/w1)  c_out [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: CFUNC 0x5555570a6480 <e29525> {a0aa}  _eval_ico
    1:2:3: IF 0x555556fa9e00 <e28234> {c1ai}
    1:2:3:1: CMETHODHARD 0x555556e6ec40 <e30218> {c1ai} @dt=0x555556e765b0@(G/wu32/1)  at
    1:2:3:1:1: VARREF 0x555556e8b200 <e30217> {c1ai} @dt=0x555556e765b0@(G/wu32/1)  __VicoTriggered [RV] <- VAR 0x555557001e00 <e27076> {c1ai} @dt=0x55555703f6c0@(w1)  __VicoTriggered MODULETEMP
    1:2:3:1:2: CONST 0x555556e6ce00 <e27127> {c1ai} @dt=0x555556e2ed00@(G/w32)  32'h0
    1:2:3:2: STMTEXPR 0x5555570a49a0 <e28231> {f5af}
    1:2:3:2:1: CCALL 0x555557094d00 <e27159> {f5af} @dt=0x555556fa9200@(w0)void _ico_sequent__TOP__0 => CFUNC 0x5555570a6300 <e29523> {f5af}  _ico_sequent__TOP__0
    1:2:3:2: ASSIGN 0x555556e896b0 <e30221> {f5af} @dt=0x555556e765b0@(G/wu32/1)
    1:2:3:2:1: CONST 0x555556e6d600 <e30219> {f5af} @dt=0x555556e765b0@(G/wu32/1)  1'h1
    1:2:3:2:2: ARRAYSEL 0x555556e89600 <e30220> {f5af} @dt=0x555556e765b0@(G/wu32/1)
    1:2:3:2:2:1: VARREF 0x555556e8b560 <e28469> {f5af} @dt=0x555556e37c70@(w1)u[1:0]  __Vm_traceActivity [LV] => VAR 0x5555570a7c80 <e28414> {c1ai} @dt=0x555556e37c70@(w1)u[1:0]  __Vm_traceActivity MODULETEMP
    1:2:3:2:2:2: CONST 0x555556e6d500 <e28470> {f5af} @dt=0x555556e2ed00@(G/w32)  32'h1
    1:2: CFUNC 0x5555570a6a80 <e29527> {a0aa}  _eval_triggers__act
    1:2:3: TEXTBLOCK 0x555557097500 <e27493> {c1ai} ""
    1:2:3:1: TEXT 0x5555570975e0 <e27494> {c1ai} "#ifdef VL_DEBUG..."
    1:2:3:1: TEXT 0x5555570976c0 <e27496> {c1ai} "if (VL_UNLIKELY(vlSymsp->_vm_contextp__->debug())) {..."
    1:2:3:1: STMTEXPR 0x5555570a5340 <e27501> {c1ai}
    1:2:3:1:1: CCALL 0x555557095900 <e27500> {c1ai} @dt=0x555556fa9200@(w0)void _dump_triggers__act => CFUNC 0x5555570a6c00 <e29529> {a0aa}  _dump_triggers__act [SLOW]
    1:2:3:1: TEXT 0x5555570977a0 <e27503> {c1ai} "}..."
    1:2:3:1: TEXT 0x555557097880 <e27505> {c1ai} "#endif..."
    1:2: CFUNC 0x5555570a6c00 <e29529> {a0aa}  _dump_triggers__act [SLOW]
    1:2:3: IF 0x555556fa98c0 <e27490> {c1ai}
    1:2:3:1: AND 0x5555570ae4d0 <e30241> {c1ai} @dt=0x555556e765b0@(G/wu32/1)
    1:2:3:1:1: CONST 0x5555570d0100 <e30237> {c1ai} @dt=0x555556e2ed00@(G/w32)  32'h1
    1:2:3:1:2: NOT 0x555556e89130 <e30238> {c1ai} @dt=0x555556e765b0@(G/wu32/1)
    1:2:3:1:2:1: CCAST 0x5555570da210 <e31393> {c1ai} @dt=0x555556e765b0@(G/wu32/1) sz32
    1:2:3:1:2:1:1: CMETHODHARD 0x555557097340 <e31388> {c1ai} @dt=0x555556e765b0@(G/wu32/1)  any
    1:2:3:1:2:1:1:1: VARREF 0x5555570a8fc0 <e30226> {c1ai} @dt=0x555556e2ed00@(G/w32)  __VactTriggered [RV] <- VAR 0x5555570a6900 <e27477> {c1ai} @dt=0x555556e364e0@(G/w0)  __VactTriggered MODULETEMP
    1:2:3:2: TEXT 0x555557097420 <e28305> {c1ai} "VL_DBG_MSGF("         No triggers active\n");..."
    1:2: CFUNC 0x5555570a7500 <e29531> {a0aa}  _dump_triggers__nba [SLOW]
    1:2:3: IF 0x555556fa9980 <e27490> {c1ai}
    1:2:3:1: AND 0x5555570ae580 <e30257> {c1ai} @dt=0x555556e765b0@(G/wu32/1)
    1:2:3:1:1: CONST 0x5555570d0200 <e30253> {c1ai} @dt=0x555556e2ed00@(G/w32)  32'h1
    1:2:3:1:2: NOT 0x555556e891e0 <e30254> {c1ai} @dt=0x555556e765b0@(G/wu32/1)
    1:2:3:1:2:1: CCAST 0x5555570da160 <e31402> {c1ai} @dt=0x555556e765b0@(G/wu32/1) sz32
    1:2:3:1:2:1:1: CMETHODHARD 0x555557097b20 <e31397> {c1ai} @dt=0x555556e765b0@(G/wu32/1)  any
    1:2:3:1:2:1:1:1: VARREF 0x5555570a9440 <e30242> {c1ai} @dt=0x555556e2ed00@(G/w32)  __VnbaTriggered [RV] <- VAR 0x5555570a6f00 <e27514> {c1ai} @dt=0x555556e364e0@(G/w0)  __VnbaTriggered MODULETEMP
    1:2:3:2: TEXT 0x555557097c00 <e28311> {c1ai} "VL_DBG_MSGF("         No triggers active\n");..."
    1:2: CFUNC 0x5555570a7080 <e29533> {a0aa}  _eval_act
    1:2: CFUNC 0x5555570a7200 <e29535> {a0aa}  _eval_nba
    1:2: CFUNC 0x5555570a7380 <e29537> {a0aa}  _eval
    1:2:2: VAR 0x5555570ce600 <e29394> {c1ai} @dt=0x555556fcb790@(G/w1)  __VicoContinue [FUNC] MODULETEMP
    1:2:2: VAR 0x5555570ce780 <e29398> {c1ai} @dt=0x555556e364e0@(G/w0)  __VpreTriggered [FUNC] MODULETEMP
    1:2:2: VAR 0x5555570ce900 <e29402> {c1ai} @dt=0x55555703ed00@(G/w32)  __VnbaIterCount [FUNC] MODULETEMP
    1:2:2: VAR 0x5555570cea80 <e29406> {c1ai} @dt=0x555556fcb790@(G/w1)  __VnbaContinue [FUNC] MODULETEMP
    1:2:3: ASSIGN 0x5555570a4a50 <e27326> {c1ai} @dt=0x55555703ed00@(G/w32)
    1:2:3:1: CONST 0x555557094e00 <e27324> {c1ai} @dt=0x555556e2ed00@(G/w32)  32'h0
    1:2:3:2: VARREF 0x5555570a8360 <e27325> {c1ai} @dt=0x55555703ed00@(G/w32)  __VicoIterCount [LV] => VAR 0x5555570a6600 <e27311> {c1ai} @dt=0x55555703ed00@(G/w32)  __VicoIterCount MODULETEMP
    1:2:3: ASSIGN 0x5555570a4b00 <e30260> {c1ai} @dt=0x555556e765b0@(G/wu32/1)
    1:2:3:1: CONST 0x555557094f00 <e30258> {c1ai} @dt=0x555556e765b0@(G/wu32/1)  1'h1
    1:2:3:2: VARREF 0x5555570a8480 <e30259> {c1ai} @dt=0x555556e765b0@(G/wu32/1)  __VicoContinue [LV] => VAR 0x5555570ce600 <e29394> {c1ai} @dt=0x555556fcb790@(G/w1)  __VicoContinue [FUNC] MODULETEMP
    1:2:3: WHILE 0x5555570a4bb0 <e27353> {c1ai}
    1:2:3:2: VARREF 0x5555570a85a0 <e30261> {c1ai} @dt=0x555556e765b0@(G/wu32/1)  __VicoContinue [RV] <- VAR 0x5555570ce600 <e29394> {c1ai} @dt=0x555556fcb790@(G/w1)  __VicoContinue [FUNC] MODULETEMP
    1:2:3:3: ASSIGN 0x5555570a4c60 <e30264> {c1ai} @dt=0x555556e765b0@(G/wu32/1)
    1:2:3:3:1: CONST 0x555557095000 <e30262> {c1ai} @dt=0x555556e765b0@(G/wu32/1)  1'h0
    1:2:3:3:2: VARREF 0x5555570a86c0 <e30263> {c1ai} @dt=0x555556e765b0@(G/wu32/1)  __VicoContinue [LV] => VAR 0x5555570ce600 <e29394> {c1ai} @dt=0x555556fcb790@(G/w1)  __VicoContinue [FUNC] MODULETEMP
    1:2:3:3: STMTEXPR 0x5555570a4d10 <e27370> {a0aa}
    1:2:3:3:1: CCALL 0x555557095100 <e27369> {a0aa} @dt=0x555556fa9200@(w0)void _eval_triggers__ico => CFUNC 0x5555570a6000 <e29519> {a0aa}  _eval_triggers__ico
    1:2:3:3: IF 0x555556fa9740 <e27378> {c1ai}
    1:2:3:3:1: CMETHODHARD 0x555557096d20 <e30266> {c1ai} @dt=0x555556e765b0@(G/wu32/1)  any
    1:2:3:3:1:1: VARREF 0x5555570a87e0 <e30265> {c1ai} @dt=0x555556e765b0@(G/wu32/1)  __VicoTriggered [RV] <- VAR 0x555557001e00 <e27076> {c1ai} @dt=0x55555703f6c0@(w1)  __VicoTriggered MODULETEMP
    1:2:3:3:2: ASSIGN 0x5555570a4dc0 <e30269> {c1ai} @dt=0x555556e765b0@(G/wu32/1)
    1:2:3:3:2:1: CONST 0x555557095200 <e30267> {c1ai} @dt=0x555556e765b0@(G/wu32/1)  1'h1
    1:2:3:3:2:2: VARREF 0x5555570a8900 <e30268> {c1ai} @dt=0x555556e765b0@(G/wu32/1)  __VicoContinue [LV] => VAR 0x5555570ce600 <e29394> {c1ai} @dt=0x555556fcb790@(G/w1)  __VicoContinue [FUNC] MODULETEMP
    1:2:3:3:2: IF 0x555556fa9800 <e27405> {c1ai}
    1:2:3:3:2:1: LT 0x555556e88dc0 <e30270> {c1ai} @dt=0x555556e765b0@(G/wu32/1)
    1:2:3:3:2:1:1: CONST 0x555557095300 <e28319> {c1ai} @dt=0x555556e2ed00@(G/w32)  32'h64
    1:2:3:3:2:1:2: VARREF 0x5555570a8a20 <e28320> {c1ai} @dt=0x55555703ed00@(G/w32)  __VicoIterCount [RV] <- VAR 0x5555570a6600 <e27311> {c1ai} @dt=0x55555703ed00@(G/w32)  __VicoIterCount MODULETEMP
    1:2:3:3:2:2: TEXTBLOCK 0x555557096e00 <e27406> {c1ai} ""
    1:2:3:3:2:2:1: TEXT 0x555557096ee0 <e27407> {c1ai} "#ifdef VL_DEBUG..."
    1:2:3:3:2:2:1: STMTEXPR 0x5555570a4f20 <e27412> {c1ai}
    1:2:3:3:2:2:1:1: CCALL 0x555557095400 <e27411> {c1ai} @dt=0x555556fa9200@(w0)void _dump_triggers__ico => CFUNC 0x5555570a6180 <e29521> {a0aa}  _dump_triggers__ico [SLOW]
    1:2:3:3:2:2:1: TEXT 0x555557096fc0 <e27414> {c1ai} "#endif..."
    1:2:3:3:2:2:1: TEXT 0x5555570970a0 <e27416> {c1ai} "VL_FATAL_MT("add_4bit_structure.v", 1, "", "
    1:2:3:3:2:2:1: TEXT 0x555557097180 <e27418> {c1ai} ""Input combinational region did not converge.");..."
    1:2:3:3:2: ASSIGN 0x5555570a5080 <e30407> {c1ai} @dt=0x55555703ed00@(G/w32)
    1:2:3:3:2:1: ADD 0x5555570d4580 <e30942> {c1ai} @dt=0x55555703ed00@(G/w32)
    1:2:3:3:2:1:1: CCAST 0x5555570da0b0 <e31411> {c1ai} @dt=0x555556e2ed00@(G/w32) sz32
    1:2:3:3:2:1:1:1: CONST 0x5555570d1800 <e31406> {c1ai} @dt=0x555556e2ed00@(G/w32)  32'h1
    1:2:3:3:2:1:2: VARREF 0x5555570aad80 <e28329> {c1ai} @dt=0x55555703ed00@(G/w32)  __VicoIterCount [RV] <- VAR 0x5555570a6600 <e27311> {c1ai} @dt=0x55555703ed00@(G/w32)  __VicoIterCount MODULETEMP
    1:2:3:3:2:2: VARREF 0x5555570a8b40 <e27435> {c1ai} @dt=0x55555703ed00@(G/w32)  __VicoIterCount [LV] => VAR 0x5555570a6600 <e27311> {c1ai} @dt=0x55555703ed00@(G/w32)  __VicoIterCount MODULETEMP
    1:2:3:3:2: STMTEXPR 0x5555570a5130 <e27442> {a0aa}
    1:2:3:3:2:1: CCALL 0x555557095600 <e27441> {a0aa} @dt=0x555556fa9200@(w0)void _eval_ico => CFUNC 0x5555570a6480 <e29525> {a0aa}  _eval_ico
    1:2:3: ASSIGN 0x555556e882c0 <e28216> {c1ai} @dt=0x55555703ed00@(G/w32)
    1:2:3:1: CONST 0x555556e6c500 <e28092> {c1ai} @dt=0x555556e2ed00@(G/w32)  32'h0
    1:2:3:2: VARREF 0x555556e8a5a0 <e28093> {c1ai} @dt=0x55555703ed00@(G/w32)  __VnbaIterCount [LV] => VAR 0x5555570ce900 <e29402> {c1ai} @dt=0x55555703ed00@(G/w32)  __VnbaIterCount [FUNC] MODULETEMP
    1:2:3: ASSIGN 0x555556e88370 <e30273> {c1ai} @dt=0x555556e765b0@(G/wu32/1)
    1:2:3:1: CONST 0x555556e6c600 <e30271> {c1ai} @dt=0x555556e765b0@(G/wu32/1)  1'h1
    1:2:3:2: VARREF 0x555556e8a6c0 <e30272> {c1ai} @dt=0x555556e765b0@(G/wu32/1)  __VnbaContinue [LV] => VAR 0x5555570cea80 <e29406> {c1ai} @dt=0x555556fcb790@(G/w1)  __VnbaContinue [FUNC] MODULETEMP
    1:2:3: WHILE 0x555556e88420 <e28121> {c1ai}
    1:2:3:2: VARREF 0x555556e8a7e0 <e30274> {c1ai} @dt=0x555556e765b0@(G/wu32/1)  __VnbaContinue [RV] <- VAR 0x5555570cea80 <e29406> {c1ai} @dt=0x555556fcb790@(G/w1)  __VnbaContinue [FUNC] MODULETEMP
    1:2:3:3: ASSIGN 0x555556e884d0 <e30277> {c1ai} @dt=0x555556e765b0@(G/wu32/1)
    1:2:3:3:1: CONST 0x555556e6c700 <e30275> {c1ai} @dt=0x555556e765b0@(G/wu32/1)  1'h0
    1:2:3:3:2: VARREF 0x555556e8a900 <e30276> {c1ai} @dt=0x555556e765b0@(G/wu32/1)  __VnbaContinue [LV] => VAR 0x5555570cea80 <e29406> {c1ai} @dt=0x555556fcb790@(G/w1)  __VnbaContinue [FUNC] MODULETEMP
    1:2:3:3: STMTEXPR 0x555556e88580 <e28142> {a0aa}
    1:2:3:3:1: CMETHODHARD 0x555556e6e460 <e28140> {a0aa} @dt=0x555556fa9200@(w0)void  clear
    1:2:3:3:1:1: VARREF 0x555556e8aa20 <e30278> {a0aa} @dt=0x555556e2ed00@(G/w32)  __VnbaTriggered [LV] => VAR 0x5555570a6f00 <e27514> {c1ai} @dt=0x555556e364e0@(G/w0)  __VnbaTriggered MODULETEMP
    1:2:3:3: ASSIGN 0x5555570a5970 <e28141> {c1ai} @dt=0x55555703ed00@(G/w32)
    1:2:3:3:1: CONST 0x555557095c00 <e27930> {c1ai} @dt=0x555556e2ed00@(G/w32)  32'h0
    1:2:3:3:2: VARREF 0x5555570a9560 <e27931> {c1ai} @dt=0x55555703ed00@(G/w32)  __VactIterCount [LV] => VAR 0x5555570a7680 <e27917> {c1ai} @dt=0x55555703ed00@(G/w32)  __VactIterCount MODULETEMP
    1:2:3:3: ASSIGN 0x5555570a5a20 <e30281> {c1ai} @dt=0x555556e765b0@(G/wu32/1)
    1:2:3:3:1: CONST 0x555557095d00 <e30279> {c1ai} @dt=0x555556e765b0@(G/wu32/1)  1'h1
    1:2:3:3:2: VARREF 0x5555570a9680 <e30280> {c1ai} @dt=0x555556e765b0@(G/wu32/1)  __VactContinue [LV] => VAR 0x5555570a7800 <e27939> {c1ai} @dt=0x555556fcb790@(G/w1)  __VactContinue MODULETEMP
    1:2:3:3: WHILE 0x5555570a5ad0 <e27959> {c1ai}
    1:2:3:3:2: VARREF 0x5555570a97a0 <e30282> {c1ai} @dt=0x555556e765b0@(G/wu32/1)  __VactContinue [RV] <- VAR 0x5555570a7800 <e27939> {c1ai} @dt=0x555556fcb790@(G/w1)  __VactContinue MODULETEMP
    1:2:3:3:3: ASSIGN 0x5555570a5b80 <e30285> {c1ai} @dt=0x555556e765b0@(G/wu32/1)
    1:2:3:3:3:1: CONST 0x555557095e00 <e30283> {c1ai} @dt=0x555556e765b0@(G/wu32/1)  1'h0
    1:2:3:3:3:2: VARREF 0x5555570a98c0 <e30284> {c1ai} @dt=0x555556e765b0@(G/wu32/1)  __VactContinue [LV] => VAR 0x5555570a7800 <e27939> {c1ai} @dt=0x555556fcb790@(G/w1)  __VactContinue MODULETEMP
    1:2:3:3:3: STMTEXPR 0x5555570a5c30 <e27976> {a0aa}
    1:2:3:3:3:1: CCALL 0x555557095f00 <e27975> {a0aa} @dt=0x555556fa9200@(w0)void _eval_triggers__act => CFUNC 0x5555570a6a80 <e29527> {a0aa}  _eval_triggers__act
    1:2:3:3:3: IF 0x555556fa9a40 <e27984> {c1ai}
    1:2:3:3:3:1: CMETHODHARD 0x555557097ce0 <e30287> {c1ai} @dt=0x555556e765b0@(G/wu32/1)  any
    1:2:3:3:3:1:1: VARREF 0x5555570a99e0 <e30286> {c1ai} @dt=0x555556e2ed00@(G/w32)  __VactTriggered [RV] <- VAR 0x5555570a6900 <e27477> {c1ai} @dt=0x555556e364e0@(G/w0)  __VactTriggered MODULETEMP
    1:2:3:3:3:2: ASSIGN 0x5555570a5ce0 <e30290> {c1ai} @dt=0x555556e765b0@(G/wu32/1)
    1:2:3:3:3:2:1: CONST 0x555556e6c000 <e30288> {c1ai} @dt=0x555556e765b0@(G/wu32/1)  1'h1
    1:2:3:3:3:2:2: VARREF 0x5555570a9b00 <e30289> {c1ai} @dt=0x555556e765b0@(G/wu32/1)  __VactContinue [LV] => VAR 0x5555570a7800 <e27939> {c1ai} @dt=0x555556fcb790@(G/w1)  __VactContinue MODULETEMP
    1:2:3:3:3:2: IF 0x555556fa9b00 <e28011> {c1ai}
    1:2:3:3:3:2:1: LT 0x555556e88e70 <e30291> {c1ai} @dt=0x555556e765b0@(G/wu32/1)
    1:2:3:3:3:2:1:1: CONST 0x555556e6c100 <e28333> {c1ai} @dt=0x555556e2ed00@(G/w32)  32'h64
    1:2:3:3:3:2:1:2: VARREF 0x5555570a9c20 <e28334> {c1ai} @dt=0x55555703ed00@(G/w32)  __VactIterCount [RV] <- VAR 0x5555570a7680 <e27917> {c1ai} @dt=0x55555703ed00@(G/w32)  __VactIterCount MODULETEMP
    1:2:3:3:3:2:2: TEXTBLOCK 0x555557097dc0 <e28012> {c1ai} ""
    1:2:3:3:3:2:2:1: TEXT 0x555557097ea0 <e28013> {c1ai} "#ifdef VL_DEBUG..."
    1:2:3:3:3:2:2:1: STMTEXPR 0x5555570a5e40 <e28018> {c1ai}
    1:2:3:3:3:2:2:1:1: CCALL 0x555556e6c200 <e28017> {c1ai} @dt=0x555556fa9200@(w0)void _dump_triggers__act => CFUNC 0x5555570a6c00 <e29529> {a0aa}  _dump_triggers__act [SLOW]
    1:2:3:3:3:2:2:1: TEXT 0x555556e6e000 <e28020> {c1ai} "#endif..."
    1:2:3:3:3:2:2:1: TEXT 0x555556e6e0e0 <e28022> {c1ai} "VL_FATAL_MT("add_4bit_structure.v", 1, "", "
    1:2:3:3:3:2:2:1: TEXT 0x555556e6e1c0 <e28024> {c1ai} ""Active region did not converge.");..."
    1:2:3:3:3:2: ASSIGN 0x555556e88000 <e30421> {c1ai} @dt=0x55555703ed00@(G/w32)
    1:2:3:3:3:2:1: ADD 0x5555570d4630 <e30944> {c1ai} @dt=0x55555703ed00@(G/w32)
    1:2:3:3:3:2:1:1: CCAST 0x5555570da000 <e31420> {c1ai} @dt=0x555556e2ed00@(G/w32) sz32
    1:2:3:3:3:2:1:1:1: CONST 0x5555570d1900 <e31415> {c1ai} @dt=0x555556e2ed00@(G/w32)  32'h1
    1:2:3:3:3:2:1:2: VARREF 0x5555570aaea0 <e28343> {c1ai} @dt=0x55555703ed00@(G/w32)  __VactIterCount [RV] <- VAR 0x5555570a7680 <e27917> {c1ai} @dt=0x55555703ed00@(G/w32)  __VactIterCount MODULETEMP
    1:2:3:3:3:2:2: VARREF 0x5555570a9d40 <e28041> {c1ai} @dt=0x55555703ed00@(G/w32)  __VactIterCount [LV] => VAR 0x5555570a7680 <e27917> {c1ai} @dt=0x55555703ed00@(G/w32)  __VactIterCount MODULETEMP
    1:2:3:3:3:2: STMTEXPR 0x555556e880b0 <e28071> {a0aa}
    1:2:3:3:3:2:1: CMETHODHARD 0x555556e6e2a0 <e28055> {a0aa} @dt=0x555556fa9200@(w0)void  andNot
    1:2:3:3:3:2:1:1: VARREF 0x555556e8a000 <e30292> {a0aa} @dt=0x555556e2ed00@(G/w32)  __VpreTriggered [LV] => VAR 0x5555570ce780 <e29398> {c1ai} @dt=0x555556e364e0@(G/w0)  __VpreTriggered [FUNC] MODULETEMP
    1:2:3:3:3:2:1:2: VARREF 0x555556e8a120 <e30293> {a0aa} @dt=0x555556e2ed00@(G/w32)  __VactTriggered [RV] <- VAR 0x5555570a6900 <e27477> {c1ai} @dt=0x555556e364e0@(G/w0)  __VactTriggered MODULETEMP
    1:2:3:3:3:2:1:2: VARREF 0x555556e8a240 <e30294> {a0aa} @dt=0x555556e2ed00@(G/w32)  __VnbaTriggered [RV] <- VAR 0x5555570a6f00 <e27514> {c1ai} @dt=0x555556e364e0@(G/w0)  __VnbaTriggered MODULETEMP
    1:2:3:3:3:2: STMTEXPR 0x555556e88160 <e28065> {a0aa}
    1:2:3:3:3:2:1: CMETHODHARD 0x555556e6e380 <e28064> {a0aa} @dt=0x555556fa9200@(w0)void  set
    1:2:3:3:3:2:1:1: VARREF 0x555556e8a360 <e30295> {a0aa} @dt=0x555556e2ed00@(G/w32)  __VnbaTriggered [LV] => VAR 0x5555570a6f00 <e27514> {c1ai} @dt=0x555556e364e0@(G/w0)  __VnbaTriggered MODULETEMP
    1:2:3:3:3:2:1:2: VARREF 0x555556e8a480 <e30296> {a0aa} @dt=0x555556e2ed00@(G/w32)  __VactTriggered [RV] <- VAR 0x5555570a6900 <e27477> {c1ai} @dt=0x555556e364e0@(G/w0)  __VactTriggered MODULETEMP
    1:2:3:3:3:2: STMTEXPR 0x555556e88210 <e28070> {a0aa}
    1:2:3:3:3:2:1: CCALL 0x555556e6c400 <e28069> {a0aa} @dt=0x555556fa9200@(w0)void _eval_act => CFUNC 0x5555570a7080 <e29533> {a0aa}  _eval_act
    1:2:3:3: IF 0x555556fa9bc0 <e28150> {c1ai}
    1:2:3:3:1: CMETHODHARD 0x555556e6e540 <e30298> {c1ai} @dt=0x555556e765b0@(G/wu32/1)  any
    1:2:3:3:1:1: VARREF 0x555556e8ab40 <e30297> {c1ai} @dt=0x555556e2ed00@(G/w32)  __VnbaTriggered [RV] <- VAR 0x5555570a6f00 <e27514> {c1ai} @dt=0x555556e364e0@(G/w0)  __VnbaTriggered MODULETEMP
    1:2:3:3:2: ASSIGN 0x555556e88630 <e30301> {c1ai} @dt=0x555556e765b0@(G/wu32/1)
    1:2:3:3:2:1: CONST 0x555556e6c800 <e30299> {c1ai} @dt=0x555556e765b0@(G/wu32/1)  1'h1
    1:2:3:3:2:2: VARREF 0x555556e8ac60 <e30300> {c1ai} @dt=0x555556e765b0@(G/wu32/1)  __VnbaContinue [LV] => VAR 0x5555570cea80 <e29406> {c1ai} @dt=0x555556fcb790@(G/w1)  __VnbaContinue [FUNC] MODULETEMP
    1:2:3:3:2: IF 0x555556fa9c80 <e28177> {c1ai}
    1:2:3:3:2:1: LT 0x555556e88f20 <e30302> {c1ai} @dt=0x555556e765b0@(G/wu32/1)
    1:2:3:3:2:1:1: CONST 0x555556e6c900 <e28347> {c1ai} @dt=0x555556e2ed00@(G/w32)  32'h64
    1:2:3:3:2:1:2: VARREF 0x555556e8ad80 <e28348> {c1ai} @dt=0x55555703ed00@(G/w32)  __VnbaIterCount [RV] <- VAR 0x5555570ce900 <e29402> {c1ai} @dt=0x55555703ed00@(G/w32)  __VnbaIterCount [FUNC] MODULETEMP
    1:2:3:3:2:2: TEXTBLOCK 0x555556e6e620 <e28178> {c1ai} ""
    1:2:3:3:2:2:1: TEXT 0x555556e6e700 <e28179> {c1ai} "#ifdef VL_DEBUG..."
    1:2:3:3:2:2:1: STMTEXPR 0x555556e88790 <e28184> {c1ai}
    1:2:3:3:2:2:1:1: CCALL 0x555556e6ca00 <e28183> {c1ai} @dt=0x555556fa9200@(w0)void _dump_triggers__nba => CFUNC 0x5555570a7500 <e29531> {a0aa}  _dump_triggers__nba [SLOW]
    1:2:3:3:2:2:1: TEXT 0x555556e6e7e0 <e28186> {c1ai} "#endif..."
    1:2:3:3:2:2:1: TEXT 0x555556e6e8c0 <e28188> {c1ai} "VL_FATAL_MT("add_4bit_structure.v", 1, "", "
    1:2:3:3:2:2:1: TEXT 0x555556e6e9a0 <e28190> {c1ai} ""NBA region did not converge.");..."
    1:2:3:3:2: ASSIGN 0x555556e888f0 <e30435> {c1ai} @dt=0x55555703ed00@(G/w32)
    1:2:3:3:2:1: ADD 0x5555570d46e0 <e30946> {c1ai} @dt=0x55555703ed00@(G/w32)
    1:2:3:3:2:1:1: CCAST 0x5555570d9ef0 <e31429#> {c1ai} @dt=0x555556e2ed00@(G/w32) sz32
    1:2:3:3:2:1:1:1: CONST 0x5555570d1a00 <e31424> {c1ai} @dt=0x555556e2ed00@(G/w32)  32'h1
    1:2:3:3:2:1:2: VARREF 0x5555570aafc0 <e28357> {c1ai} @dt=0x55555703ed00@(G/w32)  __VnbaIterCount [RV] <- VAR 0x5555570ce900 <e29402> {c1ai} @dt=0x55555703ed00@(G/w32)  __VnbaIterCount [FUNC] MODULETEMP
    1:2:3:3:2:2: VARREF 0x555556e8aea0 <e28207> {c1ai} @dt=0x55555703ed00@(G/w32)  __VnbaIterCount [LV] => VAR 0x5555570ce900 <e29402> {c1ai} @dt=0x55555703ed00@(G/w32)  __VnbaIterCount [FUNC] MODULETEMP
    1:2:3:3:2: STMTEXPR 0x555556e889a0 <e28214> {a0aa}
    1:2:3:3:2:1: CCALL 0x555556e6cc00 <e28213> {a0aa} @dt=0x555556fa9200@(w0)void _eval_nba => CFUNC 0x5555570a7200 <e29535> {a0aa}  _eval_nba
    1:2: CFUNC 0x5555570a7e00 <e29539> {c1ai}  trace_register [SLOW]
    1:2:3: TEXT 0x555556e6f420 <e28488> {c1ai} "tracep->addFullCb("
    1:2:3: ADDROFCFUNC 0x555556fa9ec0 <e28494> {c1ai} @dt=0x555556e761a0@(G/w64)
    1:2:3: TEXT 0x555556e6f500 <e28496> {c1ai} ", vlSelf"
    1:2:3: TEXT 0x555556e6f5e0 <e28498> {c1ai} ");..."
    1:2:3: TEXT 0x555556e6fa40 <e28645> {c1ai} "tracep->addChgCb("
    1:2:3: ADDROFCFUNC 0x555556e7b800 <e28648> {c1ai} @dt=0x555556e761a0@(G/w64)
    1:2:3: TEXT 0x555556e6fb20 <e28650> {c1ai} ", vlSelf"
    1:2:3: TEXT 0x555556e6fc00 <e28652> {c1ai} ");..."
    1:2:3: TEXT 0x5555570ac000 <e29205> {c1ai} "tracep->addCleanupCb("
    1:2:3: ADDROFCFUNC 0x555556e812c0 <e29208> {c1ai} @dt=0x555556e761a0@(G/w64)
    1:2:3: TEXT 0x5555570ac0e0 <e29210> {c1ai} ", vlSelf);..."
    1:2: CFUNC 0x555556e78000 <e29541> {c1ai}  trace_full_top_0 [SLOW] [STATIC]
    1:2:2: CSTMT 0x555556e89810 <e28483> {c1ai}
    1:2:2:1: TEXT 0x555556e6f260 <e28484> {c1ai} "Vadd_4bit_structure___024root* const __restrict vlSelf VL_ATTR_UNUSED = static_cast<Vadd_4bit_structure___024root*>(voidSelf);..."
    1:2:2: CSTMT 0x555556e89760 <e28487> {c1ai}
    1:2:2:1: TEXT 0x555556e6f340 <e28486> {c1ai} "Vadd_4bit_structure__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;..."
    1:2:3: STMTEXPR 0x555556e89970 <e28505> {c1ai}
    1:2:3:1: CCALL 0x555556e6d700 <e28506> {c1ai} @dt=0x555556fa9200@(w0)void trace_full_sub_0 => CFUNC 0x555556e78180 <e29543> {c1ai}  trace_full_sub_0 [SLOW]
    1:2: CFUNC 0x555556e78180 <e29543> {c1ai}  trace_full_sub_0 [SLOW]
    1:2:2: CSTMT 0x555556e898c0 <e28501> {c1ai}
    1:2:2:1: TEXT 0x555556e6f6c0 <e28502> {c1ai} "uint32_t* const oldp VL_ATTR_UNUSED = bufp->oldp(vlSymsp->__Vm_baseCode);..."
    1:2:3: TRACEINC 0x555556e7a000 <e28508> {c9ak} @dt=0x555556e2e820@(G/w1) -> TRACEDECL 0x55555702d2c0 <e23384> {c9ak} @dt=0x555556e2e820@(G/w1)  add0_1 [code=1]
    1:2:3:2: VARREF 0x555556e8b680 <e30303> {c9ak} @dt=0x555556e765b0@(G/wu32/1)  add_4bit_structure__DOT__add0_1 [RV] <- VAR 0x555556df5b00 <e1862> {c9ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0_1 [CLK] [VSTATIC]  WIRE
    1:2:3: TRACEINC 0x555556e7a0c0 <e28513> {c9as} @dt=0x555556e2e820@(G/w1) -> TRACEDECL 0x55555702d3b0 <e23392> {c9as} @dt=0x555556e2e820@(G/w1)  add1_2 [code=2]
    1:2:3:2: VARREF 0x555556e8b7a0 <e30304> {c9as} @dt=0x555556e765b0@(G/wu32/1)  add_4bit_structure__DOT__add1_2 [RV] <- VAR 0x555556df5c80 <e1863> {c9as} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1_2 [CLK] [VSTATIC]  WIRE
    1:2:3: TRACEINC 0x555556e7a180 <e28517> {c9ba} @dt=0x555556e2e820@(G/w1) -> TRACEDECL 0x55555702d4a0 <e23400> {c9ba} @dt=0x555556e2e820@(G/w1)  add2_3 [code=3]
    1:2:3:2: VARREF 0x555556e8b8c0 <e30305> {c9ba} @dt=0x555556e765b0@(G/wu32/1)  add_4bit_structure__DOT__add2_3 [RV] <- VAR 0x555556df5e00 <e1864> {c9ba} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2_3 [CLK] [VSTATIC]  WIRE
    1:2:3: TRACEINC 0x555556e7a240 <e28521> {d4ak} @dt=0x555556e2e820@(G/w1) -> TRACEDECL 0x55555702da40 <e23450> {d4ak} @dt=0x555556e2e820@(G/w1)  a_iEXORb_i_A [code=4]
    1:2:3:2: VARREF 0x555556e8b9e0 <e30306> {d4ak} @dt=0x555556e765b0@(G/wu32/1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [RV] <- VAR 0x555556eba480 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [CLK] [VSTATIC]  WIRE
    1:2:3: TRACEINC 0x555556e7a300 <e28525> {d4ay} @dt=0x555556e2e820@(G/w1) -> TRACEDECL 0x55555702db30 <e23458> {d4ay} @dt=0x555556e2e820@(G/w1)  a_iANDb_i_B [code=5]
    1:2:3:2: VARREF 0x555556e8bb00 <e30307> {d4ay} @dt=0x555556e765b0@(G/wu32/1)  add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [RV] <- VAR 0x555556eba600 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [CLK] [VSTATIC]  WIRE
    1:2:3: TRACEINC 0x555556e7a3c0 <e28529> {d4bl} @dt=0x555556e2e820@(G/w1) -> TRACEDECL 0x55555702dc20 <e23466> {d4bl} @dt=0x555556e2e820@(G/w1)  c_iANDA_D [code=6]
    1:2:3:2: VARREF 0x555556e8bc20 <e30308> {d4bl} @dt=0x555556e765b0@(G/wu32/1)  add_4bit_structure__DOT__add0__DOT__c_iANDA_D [RV] <- VAR 0x555556eba780 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_iANDA_D [CLK] [VSTATIC]  WIRE
    1:2:3: TRACEINC 0x555556e7a480 <e28533> {d4ak} @dt=0x555556e2e820@(G/w1) -> TRACEDECL 0x555557034ff0 <e23656> {d4ak} @dt=0x555556e2e820@(G/w1)  a_iEXORb_i_A [code=7]
    1:2:3:2: VARREF 0x555556e8bd40 <e30309> {d4ak} @dt=0x555556e765b0@(G/wu32/1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [RV] <- VAR 0x555556eca780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [CLK] [VSTATIC]  WIRE
    1:2:3: TRACEINC 0x555556e7a540 <e28537> {d4ay} @dt=0x555556e2e820@(G/w1) -> TRACEDECL 0x5555570350e0 <e23664> {d4ay} @dt=0x555556e2e820@(G/w1)  a_iANDb_i_B [code=8]
    1:2:3:2: VARREF 0x555556e8be60 <e30310> {d4ay} @dt=0x555556e765b0@(G/wu32/1)  add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [RV] <- VAR 0x555556eca900 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [CLK] [VSTATIC]  WIRE
    1:2:3: TRACEINC 0x555556e7a600 <e28541> {d4bl} @dt=0x555556e2e820@(G/w1) -> TRACEDECL 0x5555570351d0 <e23672> {d4bl} @dt=0x555556e2e820@(G/w1)  c_iANDA_D [code=9]
    1:2:3:2: VARREF 0x555556e7c000 <e30311> {d4bl} @dt=0x555556e765b0@(G/wu32/1)  add_4bit_structure__DOT__add1__DOT__c_iANDA_D [RV] <- VAR 0x555556ecaa80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_iANDA_D [CLK] [VSTATIC]  WIRE
    1:2:3: TRACEINC 0x555556e7a6c0 <e28545> {d4ak} @dt=0x555556e2e820@(G/w1) -> TRACEDECL 0x55555703a5a0 <e23862> {d4ak} @dt=0x555556e2e820@(G/w1)  a_iEXORb_i_A [code=10]
    1:2:3:2: VARREF 0x555556e7c120 <e30312> {d4ak} @dt=0x555556e765b0@(G/wu32/1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [RV] <- VAR 0x555556ed8a80 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [CLK] [VSTATIC]  WIRE
    1:2:3: TRACEINC 0x555556e7a780 <e28549> {d4ay} @dt=0x555556e2e820@(G/w1) -> TRACEDECL 0x55555703a690 <e23870> {d4ay} @dt=0x555556e2e820@(G/w1)  a_iANDb_i_B [code=11]
    1:2:3:2: VARREF 0x555556e7c240 <e30313> {d4ay} @dt=0x555556e765b0@(G/wu32/1)  add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [RV] <- VAR 0x555556ed8c00 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [CLK] [VSTATIC]  WIRE
    1:2:3: TRACEINC 0x555556e7a840 <e28553> {d4bl} @dt=0x555556e2e820@(G/w1) -> TRACEDECL 0x55555703a780 <e23878> {d4bl} @dt=0x555556e2e820@(G/w1)  c_iANDA_D [code=12]
    1:2:3:2: VARREF 0x555556e7c360 <e30314> {d4bl} @dt=0x555556e765b0@(G/wu32/1)  add_4bit_structure__DOT__add2__DOT__c_iANDA_D [RV] <- VAR 0x555556ed8d80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_iANDA_D [CLK] [VSTATIC]  WIRE
    1:2:3: TRACEINC 0x555556e7a900 <e28557> {d4ak} @dt=0x555556e2e820@(G/w1) -> TRACEDECL 0x55555703bb30 <e24068> {d4ak} @dt=0x555556e2e820@(G/w1)  a_iEXORb_i_A [code=13]
    1:2:3:2: VARREF 0x555556e7c480 <e30315> {d4ak} @dt=0x555556e765b0@(G/wu32/1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [RV] <- VAR 0x555556e50780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [CLK] [VSTATIC]  WIRE
    1:2:3: TRACEINC 0x555556e7a9c0 <e28561> {d4ay} @dt=0x555556e2e820@(G/w1) -> TRACEDECL 0x55555703bc20 <e24076> {d4ay} @dt=0x555556e2e820@(G/w1)  a_iANDb_i_B [code=14]
    1:2:3:2: VARREF 0x555556e7c5a0 <e30316> {d4ay} @dt=0x555556e765b0@(G/wu32/1)  add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [RV] <- VAR 0x555556e50900 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [CLK] [VSTATIC]  WIRE
    1:2:3: TRACEINC 0x555556e7aa80 <e28565> {d4bl} @dt=0x555556e2e820@(G/w1) -> TRACEDECL 0x55555703bd10 <e24084> {d4bl} @dt=0x555556e2e820@(G/w1)  c_iANDA_D [code=15]
    1:2:3:2: VARREF 0x555556e7c6c0 <e30317> {d4bl} @dt=0x555556e765b0@(G/wu32/1)  add_4bit_structure__DOT__add3__DOT__c_iANDA_D [RV] <- VAR 0x555556e50a80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_iANDA_D [CLK] [VSTATIC]  WIRE
    1:2:3: TRACEINC 0x555556e7ab40 <e28569> {c2al} @dt=0x555556e2e820@(G/w1) -> TRACEDECL 0x555556e572c0 <e23105> {c2al} @dt=0x555556e2e820@(G/w1)  a_0 [code=16]
    1:2:3:2: VARREF 0x555556e7c7e0 <e30318> {c2al} @dt=0x555556e765b0@(G/wu32/1)  a_0 [RV] <- VAR 0x555556e51980 <e2139> {c2al} @dt=0x555556e2e820@(G/w1)  a_0 [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3: TRACEINC 0x555556e7ac00 <e28573> {c2aq} @dt=0x555556e2e820@(G/w1) -> TRACEDECL 0x555556e573b0 <e23118> {c2aq} @dt=0x555556e2e820@(G/w1)  b_0 [code=17]
    1:2:3:2: VARREF 0x555556e7c900 <e30319> {c2aq} @dt=0x555556e765b0@(G/wu32/1)  b_0 [RV] <- VAR 0x555556e51b00 <e2144> {c2aq} @dt=0x555556e2e820@(G/w1)  b_0 [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3: TRACEINC 0x555556e7acc0 <e28577> {c2av} @dt=0x555556e2e820@(G/w1) -> TRACEDECL 0x555556e574a0 <e23126> {c2av} @dt=0x555556e2e820@(G/w1)  c_in [code=18]
    1:2:3:2: VARREF 0x555556e7ca20 <e30320> {c2av} @dt=0x555556e765b0@(G/wu32/1)  c_in [RV] <- VAR 0x555556e51c80 <e2150> {c2av} @dt=0x555556e2e820@(G/w1)  c_in [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3: TRACEINC 0x555556e7ad80 <e28581> {c3al} @dt=0x555556e2e820@(G/w1) -> TRACEDECL 0x555556e57590 <e23134> {c3al} @dt=0x555556e2e820@(G/w1)  a_1 [code=19]
    1:2:3:2: VARREF 0x555556e7cb40 <e30321> {c3al} @dt=0x555556e765b0@(G/wu32/1)  a_1 [RV] <- VAR 0x555556e96000 <e2162> {c3al} @dt=0x555556e2e820@(G/w1)  a_1 [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3: TRACEINC 0x555556e7ae40 <e28585> {c3aq} @dt=0x555556e2e820@(G/w1) -> TRACEDECL 0x555556e57680 <e23142> {c3aq} @dt=0x555556e2e820@(G/w1)  b_1 [code=20]
    1:2:3:2: VARREF 0x555556e7cc60 <e30322> {c3aq} @dt=0x555556e765b0@(G/wu32/1)  b_1 [RV] <- VAR 0x555556e96180 <e2168> {c3aq} @dt=0x555556e2e820@(G/w1)  b_1 [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3: TRACEINC 0x555556e7af00 <e28589> {c3av} @dt=0x555556e2e820@(G/w1) -> TRACEDECL 0x555556e57770 <e23150> {c3av} @dt=0x555556e2e820@(G/w1)  c_1 [code=21]
    1:2:3:2: VARREF 0x555556e7cd80 <e30323> {c3av} @dt=0x555556e765b0@(G/wu32/1)  c_1 [RV] <- VAR 0x555556e96300 <e2174> {c3av} @dt=0x555556e2e820@(G/w1)  c_1 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3: TRACEINC 0x555556e7afc0 <e28593> {c4al} @dt=0x555556e2e820@(G/w1) -> TRACEDECL 0x555556e57860 <e23158> {c4al} @dt=0x555556e2e820@(G/w1)  a_2 [code=22]
    1:2:3:2: VARREF 0x555556e7cea0 <e30324> {c4al} @dt=0x555556e765b0@(G/wu32/1)  a_2 [RV] <- VAR 0x555556e96600 <e2186> {c4al} @dt=0x555556e2e820@(G/w1)  a_2 [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3: TRACEINC 0x555556e7b080 <e28597> {c4aq} @dt=0x555556e2e820@(G/w1) -> TRACEDECL 0x555556e57950 <e23166> {c4aq} @dt=0x555556e2e820@(G/w1)  b_2 [code=23]
    1:2:3:2: VARREF 0x555556e7cfc0 <e30325> {c4aq} @dt=0x555556e765b0@(G/wu32/1)  b_2 [RV] <- VAR 0x555556e96780 <e2192> {c4aq} @dt=0x555556e2e820@(G/w1)  b_2 [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3: TRACEINC 0x555556e7b140 <e28601> {c4av} @dt=0x555556e2e820@(G/w1) -> TRACEDECL 0x555556e57a40 <e23174> {c4av} @dt=0x555556e2e820@(G/w1)  c_2 [code=24]
    1:2:3:2: VARREF 0x555556e7d0e0 <e30326> {c4av} @dt=0x555556e765b0@(G/wu32/1)  c_2 [RV] <- VAR 0x555556e96900 <e2198> {c4av} @dt=0x555556e2e820@(G/w1)  c_2 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3: TRACEINC 0x555556e7b200 <e28605> {c5al} @dt=0x555556e2e820@(G/w1) -> TRACEDECL 0x555556e57b30 <e23182> {c5al} @dt=0x555556e2e820@(G/w1)  a_3 [code=25]
    1:2:3:2: VARREF 0x555556e7d200 <e30327> {c5al} @dt=0x555556e765b0@(G/wu32/1)  a_3 [RV] <- VAR 0x555556e96c00 <e2210> {c5al} @dt=0x555556e2e820@(G/w1)  a_3 [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3: TRACEINC 0x555556e7b2c0 <e28609> {c5aq} @dt=0x555556e2e820@(G/w1) -> TRACEDECL 0x555556e57c20 <e23190> {c5aq} @dt=0x555556e2e820@(G/w1)  b_3 [code=26]
    1:2:3:2: VARREF 0x555556e7d320 <e30328> {c5aq} @dt=0x555556e765b0@(G/wu32/1)  b_3 [RV] <- VAR 0x555556e96d80 <e2216> {c5aq} @dt=0x555556e2e820@(G/w1)  b_3 [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3: TRACEINC 0x555556e7b380 <e28613> {c5av} @dt=0x555556e2e820@(G/w1) -> TRACEDECL 0x555556e57d10 <e23198> {c5av} @dt=0x555556e2e820@(G/w1)  c_3 [code=27]
    1:2:3:2: VARREF 0x555556e7d440 <e30329> {c5av} @dt=0x555556e765b0@(G/wu32/1)  c_3 [RV] <- VAR 0x555556e96f00 <e2222> {c5av} @dt=0x555556e2e820@(G/w1)  c_3 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3: TRACEINC 0x555556e7b440 <e28617> {c7am} @dt=0x555556e2e820@(G/w1) -> TRACEDECL 0x555556e57e00 <e23206> {c7am} @dt=0x555556e2e820@(G/w1)  s_0 [code=28]
    1:2:3:2: VARREF 0x555556e7d560 <e30330> {c7am} @dt=0x555556e765b0@(G/wu32/1)  s_0 [RV] <- VAR 0x555556e51e00 <e2156> {c7am} @dt=0x555556e2e820@(G/w1)  s_0 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3: TRACEINC 0x555556e7b500 <e28621> {c7ar} @dt=0x555556e2e820@(G/w1) -> TRACEDECL 0x555556e57ef0 <e23214> {c7ar} @dt=0x555556e2e820@(G/w1)  s_1 [code=29]
    1:2:3:2: VARREF 0x555556e7d680 <e30331> {c7ar} @dt=0x555556e765b0@(G/wu32/1)  s_1 [RV] <- VAR 0x555556e96480 <e2180> {c7ar} @dt=0x555556e2e820@(G/w1)  s_1 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3: TRACEINC 0x555556e7b5c0 <e28625> {c7aw} @dt=0x555556e2e820@(G/w1) -> TRACEDECL 0x55555702c000 <e23222> {c7aw} @dt=0x555556e2e820@(G/w1)  s_2 [code=30]
    1:2:3:2: VARREF 0x555556e7d7a0 <e30332> {c7aw} @dt=0x555556e765b0@(G/wu32/1)  s_2 [RV] <- VAR 0x555556e96a80 <e2204> {c7aw} @dt=0x555556e2e820@(G/w1)  s_2 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3: TRACEINC 0x555556e7b680 <e28629> {c7bb} @dt=0x555556e2e820@(G/w1) -> TRACEDECL 0x55555702c0f0 <e23230> {c7bb} @dt=0x555556e2e820@(G/w1)  s_3 [code=31]
    1:2:3:2: VARREF 0x555556e7d8c0 <e30333> {c7bb} @dt=0x555556e765b0@(G/wu32/1)  s_3 [RV] <- VAR 0x555556e97080 <e2228> {c7bb} @dt=0x555556e2e820@(G/w1)  s_3 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3: TRACEINC 0x555556e7b740 <e28633> {c7bg} @dt=0x555556e2e820@(G/w1) -> TRACEDECL 0x55555702c1e0 <e23238> {c7bg} @dt=0x555556e2e820@(G/w1)  c_out [code=32]
    1:2:3:2: VARREF 0x555556e7d9e0 <e30334> {c7bg} @dt=0x555556e765b0@(G/wu32/1)  c_out [RV] <- VAR 0x555556e97200 <e2234> {c7bg} @dt=0x555556e2e820@(G/w1)  c_out [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: CFUNC 0x555556e78300 <e29545> {c1ai}  trace_chg_top_0 [STATIC]
    1:2:2: CSTMT 0x555556e89ad0 <e28636> {c1ai}
    1:2:2:1: TEXT 0x555556e6f7a0 <e28637> {c1ai} "Vadd_4bit_structure___024root* const __restrict vlSelf VL_ATTR_UNUSED = static_cast<Vadd_4bit_structure___024root*>(voidSelf);..."
    1:2:2: CSTMT 0x555556e89a20 <e28640> {c1ai}
    1:2:2:1: TEXT 0x555556e6f880 <e28639> {c1ai} "Vadd_4bit_structure__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;..."
    1:2:2: CSTMT 0x555556e89b80 <e28643> {c1ai}
    1:2:2:1: TEXT 0x555556e6f960 <e28642> {c1ai} "if (VL_UNLIKELY(!vlSymsp->__Vm_activity)) return;..."
    1:2:3: STMTEXPR 0x555556e89ce0 <e28659> {c1ai}
    1:2:3:1: CCALL 0x555556e6d800 <e28660> {c1ai} @dt=0x555556fa9200@(w0)void trace_chg_sub_0 => CFUNC 0x555556e78480 <e29547> {c1ai}  trace_chg_sub_0
    1:2: CFUNC 0x555556e78480 <e29547> {c1ai}  trace_chg_sub_0
    1:2:2: CSTMT 0x555556e89c30 <e28655> {c1ai}
    1:2:2:1: TEXT 0x555556e6fce0 <e28656> {c1ai} "uint32_t* const oldp VL_ATTR_UNUSED = bufp->oldp(vlSymsp->__Vm_baseCode + 1);..."
    1:2:3: IF 0x555556e7b8c0 <e28673> {c1ai}
    1:2:3:1: ARRAYSEL 0x555556e89d90 <e30335> {c1ai} @dt=0x555556e765b0@(G/wu32/1)
    1:2:3:1:1: VARREF 0x555556e7db00 <e28670> {c1ai} @dt=0x555556e37c70@(w1)u[1:0]  __Vm_traceActivity [RV] <- VAR 0x5555570a7c80 <e28414> {c1ai} @dt=0x555556e37c70@(w1)u[1:0]  __Vm_traceActivity MODULETEMP
    1:2:3:1:2: CONST 0x555556e6d900 <e28671> {c1ai} @dt=0x555556e2ed00@(G/w32)  32'h1
    1:2:3:2: TRACEINC 0x555556e7b980 <e28676> {c9ak} @dt=0x555556e2e820@(G/w1) -> TRACEDECL 0x55555702d2c0 <e23384> {c9ak} @dt=0x555556e2e820@(G/w1)  add0_1 [code=1]
    1:2:3:2:2: VARREF 0x555556e7dc20 <e30336> {c9ak} @dt=0x555556e765b0@(G/wu32/1)  add_4bit_structure__DOT__add0_1 [RV] <- VAR 0x555556df5b00 <e1862> {c9ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0_1 [CLK] [VSTATIC]  WIRE
    1:2:3:2: TRACEINC 0x555556e7ba40 <e28681> {c9as} @dt=0x555556e2e820@(G/w1) -> TRACEDECL 0x55555702d3b0 <e23392> {c9as} @dt=0x555556e2e820@(G/w1)  add1_2 [code=2]
    1:2:3:2:2: VARREF 0x555556e7dd40 <e30337> {c9as} @dt=0x555556e765b0@(G/wu32/1)  add_4bit_structure__DOT__add1_2 [RV] <- VAR 0x555556df5c80 <e1863> {c9as} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1_2 [CLK] [VSTATIC]  WIRE
    1:2:3:2: TRACEINC 0x555556e7bb00 <e28685> {c9ba} @dt=0x555556e2e820@(G/w1) -> TRACEDECL 0x55555702d4a0 <e23400> {c9ba} @dt=0x555556e2e820@(G/w1)  add2_3 [code=3]
    1:2:3:2:2: VARREF 0x555556e7de60 <e30338> {c9ba} @dt=0x555556e765b0@(G/wu32/1)  add_4bit_structure__DOT__add2_3 [RV] <- VAR 0x555556df5e00 <e1864> {c9ba} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2_3 [CLK] [VSTATIC]  WIRE
    1:2:3:2: TRACEINC 0x555556e7bbc0 <e28689> {d4ak} @dt=0x555556e2e820@(G/w1) -> TRACEDECL 0x55555702da40 <e23450> {d4ak} @dt=0x555556e2e820@(G/w1)  a_iEXORb_i_A [code=4]
    1:2:3:2:2: VARREF 0x555556e7e000 <e30339> {d4ak} @dt=0x555556e765b0@(G/wu32/1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [RV] <- VAR 0x555556eba480 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [CLK] [VSTATIC]  WIRE
    1:2:3:2: TRACEINC 0x555556e7bc80 <e28693> {d4ay} @dt=0x555556e2e820@(G/w1) -> TRACEDECL 0x55555702db30 <e23458> {d4ay} @dt=0x555556e2e820@(G/w1)  a_iANDb_i_B [code=5]
    1:2:3:2:2: VARREF 0x555556e7e120 <e30340> {d4ay} @dt=0x555556e765b0@(G/wu32/1)  add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [RV] <- VAR 0x555556eba600 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [CLK] [VSTATIC]  WIRE
    1:2:3:2: TRACEINC 0x555556e7bd40 <e28697> {d4bl} @dt=0x555556e2e820@(G/w1) -> TRACEDECL 0x55555702dc20 <e23466> {d4bl} @dt=0x555556e2e820@(G/w1)  c_iANDA_D [code=6]
    1:2:3:2:2: VARREF 0x555556e7e240 <e30341> {d4bl} @dt=0x555556e765b0@(G/wu32/1)  add_4bit_structure__DOT__add0__DOT__c_iANDA_D [RV] <- VAR 0x555556eba780 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_iANDA_D [CLK] [VSTATIC]  WIRE
    1:2:3:2: TRACEINC 0x555556e7be00 <e28701> {d4ak} @dt=0x555556e2e820@(G/w1) -> TRACEDECL 0x555557034ff0 <e23656> {d4ak} @dt=0x555556e2e820@(G/w1)  a_iEXORb_i_A [code=7]
    1:2:3:2:2: VARREF 0x555556e7e360 <e30342> {d4ak} @dt=0x555556e765b0@(G/wu32/1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [RV] <- VAR 0x555556eca780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [CLK] [VSTATIC]  WIRE
    1:2:3:2: TRACEINC 0x555556e7bec0 <e28705> {d4ay} @dt=0x555556e2e820@(G/w1) -> TRACEDECL 0x5555570350e0 <e23664> {d4ay} @dt=0x555556e2e820@(G/w1)  a_iANDb_i_B [code=8]
    1:2:3:2:2: VARREF 0x555556e7e480 <e30343> {d4ay} @dt=0x555556e765b0@(G/wu32/1)  add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [RV] <- VAR 0x555556eca900 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [CLK] [VSTATIC]  WIRE
    1:2:3:2: TRACEINC 0x555556e80000 <e28709> {d4bl} @dt=0x555556e2e820@(G/w1) -> TRACEDECL 0x5555570351d0 <e23672> {d4bl} @dt=0x555556e2e820@(G/w1)  c_iANDA_D [code=9]
    1:2:3:2:2: VARREF 0x555556e7e5a0 <e30344> {d4bl} @dt=0x555556e765b0@(G/wu32/1)  add_4bit_structure__DOT__add1__DOT__c_iANDA_D [RV] <- VAR 0x555556ecaa80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_iANDA_D [CLK] [VSTATIC]  WIRE
    1:2:3:2: TRACEINC 0x555556e800c0 <e28713> {d4ak} @dt=0x555556e2e820@(G/w1) -> TRACEDECL 0x55555703a5a0 <e23862> {d4ak} @dt=0x555556e2e820@(G/w1)  a_iEXORb_i_A [code=10]
    1:2:3:2:2: VARREF 0x555556e7e6c0 <e30345> {d4ak} @dt=0x555556e765b0@(G/wu32/1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [RV] <- VAR 0x555556ed8a80 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [CLK] [VSTATIC]  WIRE
    1:2:3:2: TRACEINC 0x555556e80180 <e28717> {d4ay} @dt=0x555556e2e820@(G/w1) -> TRACEDECL 0x55555703a690 <e23870> {d4ay} @dt=0x555556e2e820@(G/w1)  a_iANDb_i_B [code=11]
    1:2:3:2:2: VARREF 0x555556e7e7e0 <e30346> {d4ay} @dt=0x555556e765b0@(G/wu32/1)  add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [RV] <- VAR 0x555556ed8c00 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [CLK] [VSTATIC]  WIRE
    1:2:3:2: TRACEINC 0x555556e80240 <e28721> {d4bl} @dt=0x555556e2e820@(G/w1) -> TRACEDECL 0x55555703a780 <e23878> {d4bl} @dt=0x555556e2e820@(G/w1)  c_iANDA_D [code=12]
    1:2:3:2:2: VARREF 0x555556e7e900 <e30347> {d4bl} @dt=0x555556e765b0@(G/wu32/1)  add_4bit_structure__DOT__add2__DOT__c_iANDA_D [RV] <- VAR 0x555556ed8d80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_iANDA_D [CLK] [VSTATIC]  WIRE
    1:2:3:2: TRACEINC 0x555556e80300 <e28725> {d4ak} @dt=0x555556e2e820@(G/w1) -> TRACEDECL 0x55555703bb30 <e24068> {d4ak} @dt=0x555556e2e820@(G/w1)  a_iEXORb_i_A [code=13]
    1:2:3:2:2: VARREF 0x555556e7ea20 <e30348> {d4ak} @dt=0x555556e765b0@(G/wu32/1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [RV] <- VAR 0x555556e50780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [CLK] [VSTATIC]  WIRE
    1:2:3:2: TRACEINC 0x555556e803c0 <e28729> {d4ay} @dt=0x555556e2e820@(G/w1) -> TRACEDECL 0x55555703bc20 <e24076> {d4ay} @dt=0x555556e2e820@(G/w1)  a_iANDb_i_B [code=14]
    1:2:3:2:2: VARREF 0x555556e7eb40 <e30349> {d4ay} @dt=0x555556e765b0@(G/wu32/1)  add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [RV] <- VAR 0x555556e50900 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [CLK] [VSTATIC]  WIRE
    1:2:3:2: TRACEINC 0x555556e80480 <e28733> {d4bl} @dt=0x555556e2e820@(G/w1) -> TRACEDECL 0x55555703bd10 <e24084> {d4bl} @dt=0x555556e2e820@(G/w1)  c_iANDA_D [code=15]
    1:2:3:2:2: VARREF 0x555556e7ec60 <e30350> {d4bl} @dt=0x555556e765b0@(G/wu32/1)  add_4bit_structure__DOT__add3__DOT__c_iANDA_D [RV] <- VAR 0x555556e50a80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_iANDA_D [CLK] [VSTATIC]  WIRE
    1:2:3: TRACEINC 0x555556e80600 <e29867> {c2al} @dt=0x555556e2e820@(G/w1) -> TRACEDECL 0x555556e572c0 <e23105> {c2al} @dt=0x555556e2e820@(G/w1)  a_0 [code=16]
    1:2:3:2: VARREF 0x555556e7ed80 <e30351> {c2al} @dt=0x555556e765b0@(G/wu32/1)  a_0 [RV] <- VAR 0x555556e51980 <e2139> {c2al} @dt=0x555556e2e820@(G/w1)  a_0 [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3: TRACEINC 0x555556e806c0 <e28749> {c2aq} @dt=0x555556e2e820@(G/w1) -> TRACEDECL 0x555556e573b0 <e23118> {c2aq} @dt=0x555556e2e820@(G/w1)  b_0 [code=17]
    1:2:3:2: VARREF 0x555556e7eea0 <e30352> {c2aq} @dt=0x555556e765b0@(G/wu32/1)  b_0 [RV] <- VAR 0x555556e51b00 <e2144> {c2aq} @dt=0x555556e2e820@(G/w1)  b_0 [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3: TRACEINC 0x555556e80780 <e28753> {c2av} @dt=0x555556e2e820@(G/w1) -> TRACEDECL 0x555556e574a0 <e23126> {c2av} @dt=0x555556e2e820@(G/w1)  c_in [code=18]
    1:2:3:2: VARREF 0x555556e7efc0 <e30353> {c2av} @dt=0x555556e765b0@(G/wu32/1)  c_in [RV] <- VAR 0x555556e51c80 <e2150> {c2av} @dt=0x555556e2e820@(G/w1)  c_in [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3: TRACEINC 0x555556e80840 <e28757> {c3al} @dt=0x555556e2e820@(G/w1) -> TRACEDECL 0x555556e57590 <e23134> {c3al} @dt=0x555556e2e820@(G/w1)  a_1 [code=19]
    1:2:3:2: VARREF 0x555556e7f0e0 <e30354> {c3al} @dt=0x555556e765b0@(G/wu32/1)  a_1 [RV] <- VAR 0x555556e96000 <e2162> {c3al} @dt=0x555556e2e820@(G/w1)  a_1 [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3: TRACEINC 0x555556e80900 <e28761> {c3aq} @dt=0x555556e2e820@(G/w1) -> TRACEDECL 0x555556e57680 <e23142> {c3aq} @dt=0x555556e2e820@(G/w1)  b_1 [code=20]
    1:2:3:2: VARREF 0x555556e7f200 <e30355> {c3aq} @dt=0x555556e765b0@(G/wu32/1)  b_1 [RV] <- VAR 0x555556e96180 <e2168> {c3aq} @dt=0x555556e2e820@(G/w1)  b_1 [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3: TRACEINC 0x555556e809c0 <e28765> {c3av} @dt=0x555556e2e820@(G/w1) -> TRACEDECL 0x555556e57770 <e23150> {c3av} @dt=0x555556e2e820@(G/w1)  c_1 [code=21]
    1:2:3:2: VARREF 0x555556e7f320 <e30356> {c3av} @dt=0x555556e765b0@(G/wu32/1)  c_1 [RV] <- VAR 0x555556e96300 <e2174> {c3av} @dt=0x555556e2e820@(G/w1)  c_1 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3: TRACEINC 0x555556e80a80 <e28769> {c4al} @dt=0x555556e2e820@(G/w1) -> TRACEDECL 0x555556e57860 <e23158> {c4al} @dt=0x555556e2e820@(G/w1)  a_2 [code=22]
    1:2:3:2: VARREF 0x555556e7f440 <e30357> {c4al} @dt=0x555556e765b0@(G/wu32/1)  a_2 [RV] <- VAR 0x555556e96600 <e2186> {c4al} @dt=0x555556e2e820@(G/w1)  a_2 [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3: TRACEINC 0x555556e80b40 <e28773> {c4aq} @dt=0x555556e2e820@(G/w1) -> TRACEDECL 0x555556e57950 <e23166> {c4aq} @dt=0x555556e2e820@(G/w1)  b_2 [code=23]
    1:2:3:2: VARREF 0x555556e7f560 <e30358> {c4aq} @dt=0x555556e765b0@(G/wu32/1)  b_2 [RV] <- VAR 0x555556e96780 <e2192> {c4aq} @dt=0x555556e2e820@(G/w1)  b_2 [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3: TRACEINC 0x555556e80c00 <e28777> {c4av} @dt=0x555556e2e820@(G/w1) -> TRACEDECL 0x555556e57a40 <e23174> {c4av} @dt=0x555556e2e820@(G/w1)  c_2 [code=24]
    1:2:3:2: VARREF 0x555556e7f680 <e30359> {c4av} @dt=0x555556e765b0@(G/wu32/1)  c_2 [RV] <- VAR 0x555556e96900 <e2198> {c4av} @dt=0x555556e2e820@(G/w1)  c_2 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3: TRACEINC 0x555556e80cc0 <e28781> {c5al} @dt=0x555556e2e820@(G/w1) -> TRACEDECL 0x555556e57b30 <e23182> {c5al} @dt=0x555556e2e820@(G/w1)  a_3 [code=25]
    1:2:3:2: VARREF 0x555556e7f7a0 <e30360> {c5al} @dt=0x555556e765b0@(G/wu32/1)  a_3 [RV] <- VAR 0x555556e96c00 <e2210> {c5al} @dt=0x555556e2e820@(G/w1)  a_3 [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3: TRACEINC 0x555556e80d80 <e28785> {c5aq} @dt=0x555556e2e820@(G/w1) -> TRACEDECL 0x555556e57c20 <e23190> {c5aq} @dt=0x555556e2e820@(G/w1)  b_3 [code=26]
    1:2:3:2: VARREF 0x555556e7f8c0 <e30361> {c5aq} @dt=0x555556e765b0@(G/wu32/1)  b_3 [RV] <- VAR 0x555556e96d80 <e2216> {c5aq} @dt=0x555556e2e820@(G/w1)  b_3 [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3: TRACEINC 0x555556e80e40 <e28789> {c5av} @dt=0x555556e2e820@(G/w1) -> TRACEDECL 0x555556e57d10 <e23198> {c5av} @dt=0x555556e2e820@(G/w1)  c_3 [code=27]
    1:2:3:2: VARREF 0x555556e7f9e0 <e30362> {c5av} @dt=0x555556e765b0@(G/wu32/1)  c_3 [RV] <- VAR 0x555556e96f00 <e2222> {c5av} @dt=0x555556e2e820@(G/w1)  c_3 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3: TRACEINC 0x555556e80f00 <e28793> {c7am} @dt=0x555556e2e820@(G/w1) -> TRACEDECL 0x555556e57e00 <e23206> {c7am} @dt=0x555556e2e820@(G/w1)  s_0 [code=28]
    1:2:3:2: VARREF 0x555556e7fb00 <e30363> {c7am} @dt=0x555556e765b0@(G/wu32/1)  s_0 [RV] <- VAR 0x555556e51e00 <e2156> {c7am} @dt=0x555556e2e820@(G/w1)  s_0 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3: TRACEINC 0x555556e80fc0 <e28797> {c7ar} @dt=0x555556e2e820@(G/w1) -> TRACEDECL 0x555556e57ef0 <e23214> {c7ar} @dt=0x555556e2e820@(G/w1)  s_1 [code=29]
    1:2:3:2: VARREF 0x555556e7fc20 <e30364> {c7ar} @dt=0x555556e765b0@(G/wu32/1)  s_1 [RV] <- VAR 0x555556e96480 <e2180> {c7ar} @dt=0x555556e2e820@(G/w1)  s_1 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3: TRACEINC 0x555556e81080 <e28801> {c7aw} @dt=0x555556e2e820@(G/w1) -> TRACEDECL 0x55555702c000 <e23222> {c7aw} @dt=0x555556e2e820@(G/w1)  s_2 [code=30]
    1:2:3:2: VARREF 0x555556e7fd40 <e30365> {c7aw} @dt=0x555556e765b0@(G/wu32/1)  s_2 [RV] <- VAR 0x555556e96a80 <e2204> {c7aw} @dt=0x555556e2e820@(G/w1)  s_2 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3: TRACEINC 0x555556e81140 <e28805> {c7bb} @dt=0x555556e2e820@(G/w1) -> TRACEDECL 0x55555702c0f0 <e23230> {c7bb} @dt=0x555556e2e820@(G/w1)  s_3 [code=31]
    1:2:3:2: VARREF 0x555556e7fe60 <e30366> {c7bb} @dt=0x555556e765b0@(G/wu32/1)  s_3 [RV] <- VAR 0x555556e97080 <e2228> {c7bb} @dt=0x555556e2e820@(G/w1)  s_3 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3: TRACEINC 0x555556e81200 <e28809> {c7bg} @dt=0x555556e2e820@(G/w1) -> TRACEDECL 0x55555702c1e0 <e23238> {c7bg} @dt=0x555556e2e820@(G/w1)  c_out [code=32]
    1:2:3:2: VARREF 0x5555570aa000 <e30367> {c7bg} @dt=0x555556e765b0@(G/wu32/1)  c_out [RV] <- VAR 0x555556e97200 <e2234> {c7bg} @dt=0x555556e2e820@(G/w1)  c_out [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: CFUNC 0x555556e78600 <e29549> {c1ai}  trace_cleanup [STATIC]
    1:2:2: CSTMT 0x555556e89ef0 <e29199> {c1ai}
    1:2:2:1: TEXT 0x555556e6fdc0 <e29200> {c1ai} "Vadd_4bit_structure___024root* const __restrict vlSelf VL_ATTR_UNUSED = static_cast<Vadd_4bit_structure___024root*>(voidSelf);..."
    1:2:2: CSTMT 0x555556e89e40 <e29203> {c1ai}
    1:2:2:1: TEXT 0x555556e6fea0 <e29202> {c1ai} "Vadd_4bit_structure__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;..."
    1:2:3: CSTMT 0x5555570ae000 <e29211> {c1ai}
    1:2:3:1: TEXT 0x5555570ac1c0 <e29212> {c1ai} "vlSymsp->__Vm_activity = false;..."
    1:2:3: ASSIGN 0x5555570ae160 <e30370> {c1ai} @dt=0x555556e765b0@(G/wu32/1)
    1:2:3:1: CONST 0x555556e6dc00 <e30368> {c1ai} @dt=0x555556e765b0@(G/wu32/1)  1'h0
    1:2:3:2: ARRAYSEL 0x5555570ae0b0 <e30369> {c1ai} @dt=0x555556e765b0@(G/wu32/1)
    1:2:3:2:1: VARREF 0x5555570aa120 <e29222> {c1ai} @dt=0x555556e37c70@(w1)u[1:0]  __Vm_traceActivity [LV] => VAR 0x5555570a7c80 <e28414> {c1ai} @dt=0x555556e37c70@(w1)u[1:0]  __Vm_traceActivity MODULETEMP
    1:2:3:2:2: CONST 0x555556e6db00 <e29223> {c1ai} @dt=0x555556e2ed00@(G/w32)  32'h0
    1:2:3: ASSIGN 0x5555570ae2c0 <e30373> {c1ai} @dt=0x555556e765b0@(G/wu32/1)
    1:2:3:1: CONST 0x555556e6de00 <e30371> {c1ai} @dt=0x555556e765b0@(G/wu32/1)  1'h0
    1:2:3:2: ARRAYSEL 0x5555570ae210 <e30372> {c1ai} @dt=0x555556e765b0@(G/wu32/1)
    1:2:3:2:1: VARREF 0x5555570aa240 <e29241> {c1ai} @dt=0x555556e37c70@(w1)u[1:0]  __Vm_traceActivity [LV] => VAR 0x5555570a7c80 <e28414> {c1ai} @dt=0x555556e37c70@(w1)u[1:0]  __Vm_traceActivity MODULETEMP
    1:2:3:2:2: CONST 0x555556e6dd00 <e29242> {c1ai} @dt=0x555556e2ed00@(G/w32)  32'h1
    1:2: CFUNC 0x5555570cf200 <e31431#> {c1ai}  _eval_debug_assertions
    1:2:3: IF 0x555556e81380 <e31445#> {c2al}
    1:2:3:1: AND 0x5555570d9e40 <e31446#> {c2al} @dt=0x555556e2e820@(G/w1)
    1:2:3:1:1: VARREF 0x5555570ab0e0 <e31440#> {c2al} @dt=0x555556e2e820@(G/w1)  a_0 [RV] <- VAR 0x555556e51980 <e2139> {c2al} @dt=0x555556e2e820@(G/w1)  a_0 [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3:1:2: CONST 0x5555570d1b00 <e31441#> {c2al} @dt=0x555556ea5790@(G/w8)  8'hfe
    1:2:3:2: CSTMT 0x5555570d9d90 <e31443#> {c2al}
    1:2:3:2:1: TEXT 0x5555570ace00 <e31444#> {c2al} "Verilated::overWidthError("a_0");"
    1:2:3: IF 0x555556e81440 <e31463#> {c2aq}
    1:2:3:1: AND 0x5555570d9ce0 <e31462#> {c2aq} @dt=0x555556e2e820@(G/w1)
    1:2:3:1:1: VARREF 0x5555570ab200 <e31456#> {c2aq} @dt=0x555556e2e820@(G/w1)  b_0 [RV] <- VAR 0x555556e51b00 <e2144> {c2aq} @dt=0x555556e2e820@(G/w1)  b_0 [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3:1:2: CONST 0x5555570d1c00 <e31457#> {c2aq} @dt=0x555556ea5790@(G/w8)  8'hfe
    1:2:3:2: CSTMT 0x5555570d9c30 <e31459#> {c2aq}
    1:2:3:2:1: TEXT 0x5555570acee0 <e31460#> {c2aq} "Verilated::overWidthError("b_0");"
    1:2:3: IF 0x555556e81500 <e31480#> {c2av}
    1:2:3:1: AND 0x5555570d9b80 <e31479#> {c2av} @dt=0x555556e2e820@(G/w1)
    1:2:3:1:1: VARREF 0x5555570ab320 <e31473#> {c2av} @dt=0x555556e2e820@(G/w1)  c_in [RV] <- VAR 0x555556e51c80 <e2150> {c2av} @dt=0x555556e2e820@(G/w1)  c_in [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3:1:2: CONST 0x5555570d1d00 <e31474#> {c2av} @dt=0x555556ea5790@(G/w8)  8'hfe
    1:2:3:2: CSTMT 0x5555570d9ad0 <e31476#> {c2av}
    1:2:3:2:1: TEXT 0x5555570acfc0 <e31477#> {c2av} "Verilated::overWidthError("c_in");"
    1:2:3: IF 0x555556e815c0 <e31497#> {c3al}
    1:2:3:1: AND 0x5555570d9a20 <e31496#> {c3al} @dt=0x555556e2e820@(G/w1)
    1:2:3:1:1: VARREF 0x5555570ab440 <e31490#> {c3al} @dt=0x555556e2e820@(G/w1)  a_1 [RV] <- VAR 0x555556e96000 <e2162> {c3al} @dt=0x555556e2e820@(G/w1)  a_1 [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3:1:2: CONST 0x5555570d1e00 <e31491#> {c3al} @dt=0x555556ea5790@(G/w8)  8'hfe
    1:2:3:2: CSTMT 0x5555570d9970 <e31493#> {c3al}
    1:2:3:2:1: TEXT 0x5555570ad0a0 <e31494#> {c3al} "Verilated::overWidthError("a_1");"
    1:2:3: IF 0x555556e81680 <e31514#> {c3aq}
    1:2:3:1: AND 0x5555570d98c0 <e31513#> {c3aq} @dt=0x555556e2e820@(G/w1)
    1:2:3:1:1: VARREF 0x5555570ab560 <e31507#> {c3aq} @dt=0x555556e2e820@(G/w1)  b_1 [RV] <- VAR 0x555556e96180 <e2168> {c3aq} @dt=0x555556e2e820@(G/w1)  b_1 [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3:1:2: CONST 0x5555570d1f00 <e31508#> {c3aq} @dt=0x555556ea5790@(G/w8)  8'hfe
    1:2:3:2: CSTMT 0x5555570d9810 <e31510#> {c3aq}
    1:2:3:2:1: TEXT 0x5555570ad180 <e31511#> {c3aq} "Verilated::overWidthError("b_1");"
    1:2:3: IF 0x555556e81740 <e31531#> {c3av}
    1:2:3:1: AND 0x5555570d9760 <e31530#> {c3av} @dt=0x555556e2e820@(G/w1)
    1:2:3:1:1: VARREF 0x5555570ab680 <e31524#> {c3av} @dt=0x555556e2e820@(G/w1)  c_1 [RV] <- VAR 0x555556e96300 <e2174> {c3av} @dt=0x555556e2e820@(G/w1)  c_1 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3:1:2: CONST 0x555556ea6000 <e31525#> {c3av} @dt=0x555556ea5790@(G/w8)  8'hfe
    1:2:3:2: CSTMT 0x5555570d96b0 <e31527#> {c3av}
    1:2:3:2:1: TEXT 0x5555570ad260 <e31528#> {c3av} "Verilated::overWidthError("c_1");"
    1:2:3: IF 0x555556e81800 <e31548#> {c4al}
    1:2:3:1: AND 0x5555570d9600 <e31547#> {c4al} @dt=0x555556e2e820@(G/w1)
    1:2:3:1:1: VARREF 0x5555570ab7a0 <e31541#> {c4al} @dt=0x555556e2e820@(G/w1)  a_2 [RV] <- VAR 0x555556e96600 <e2186> {c4al} @dt=0x555556e2e820@(G/w1)  a_2 [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3:1:2: CONST 0x555556ea6100 <e31542#> {c4al} @dt=0x555556ea5790@(G/w8)  8'hfe
    1:2:3:2: CSTMT 0x5555570d9550 <e31544#> {c4al}
    1:2:3:2:1: TEXT 0x5555570ad340 <e31545#> {c4al} "Verilated::overWidthError("a_2");"
    1:2:3: IF 0x555556e818c0 <e31565#> {c4aq}
    1:2:3:1: AND 0x5555570d94a0 <e31564#> {c4aq} @dt=0x555556e2e820@(G/w1)
    1:2:3:1:1: VARREF 0x5555570ab8c0 <e31558#> {c4aq} @dt=0x555556e2e820@(G/w1)  b_2 [RV] <- VAR 0x555556e96780 <e2192> {c4aq} @dt=0x555556e2e820@(G/w1)  b_2 [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3:1:2: CONST 0x555556ea6200 <e31559#> {c4aq} @dt=0x555556ea5790@(G/w8)  8'hfe
    1:2:3:2: CSTMT 0x5555570d93f0 <e31561#> {c4aq}
    1:2:3:2:1: TEXT 0x5555570ad420 <e31562#> {c4aq} "Verilated::overWidthError("b_2");"
    1:2:3: IF 0x555556e81980 <e31582#> {c4av}
    1:2:3:1: AND 0x5555570d9340 <e31581#> {c4av} @dt=0x555556e2e820@(G/w1)
    1:2:3:1:1: VARREF 0x5555570ab9e0 <e31575#> {c4av} @dt=0x555556e2e820@(G/w1)  c_2 [RV] <- VAR 0x555556e96900 <e2198> {c4av} @dt=0x555556e2e820@(G/w1)  c_2 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3:1:2: CONST 0x555556ea6300 <e31576#> {c4av} @dt=0x555556ea5790@(G/w8)  8'hfe
    1:2:3:2: CSTMT 0x5555570d9290 <e31578#> {c4av}
    1:2:3:2:1: TEXT 0x5555570ad500 <e31579#> {c4av} "Verilated::overWidthError("c_2");"
    1:2:3: IF 0x555556e81a40 <e31599#> {c5al}
    1:2:3:1: AND 0x5555570d91e0 <e31598#> {c5al} @dt=0x555556e2e820@(G/w1)
    1:2:3:1:1: VARREF 0x5555570abb00 <e31592#> {c5al} @dt=0x555556e2e820@(G/w1)  a_3 [RV] <- VAR 0x555556e96c00 <e2210> {c5al} @dt=0x555556e2e820@(G/w1)  a_3 [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3:1:2: CONST 0x555556ea6400 <e31593#> {c5al} @dt=0x555556ea5790@(G/w8)  8'hfe
    1:2:3:2: CSTMT 0x5555570d9130 <e31595#> {c5al}
    1:2:3:2:1: TEXT 0x5555570ad5e0 <e31596#> {c5al} "Verilated::overWidthError("a_3");"
    1:2:3: IF 0x555556e81b00 <e31616#> {c5aq}
    1:2:3:1: AND 0x5555570d9080 <e31615#> {c5aq} @dt=0x555556e2e820@(G/w1)
    1:2:3:1:1: VARREF 0x5555570abc20 <e31609#> {c5aq} @dt=0x555556e2e820@(G/w1)  b_3 [RV] <- VAR 0x555556e96d80 <e2216> {c5aq} @dt=0x555556e2e820@(G/w1)  b_3 [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3:1:2: CONST 0x555556ea6500 <e31610#> {c5aq} @dt=0x555556ea5790@(G/w8)  8'hfe
    1:2:3:2: CSTMT 0x5555570d8fd0 <e31612#> {c5aq}
    1:2:3:2:1: TEXT 0x5555570ad6c0 <e31613#> {c5aq} "Verilated::overWidthError("b_3");"
    1:2:3: IF 0x555556e81bc0 <e31633#> {c5av}
    1:2:3:1: AND 0x5555570d8f20 <e31632#> {c5av} @dt=0x555556e2e820@(G/w1)
    1:2:3:1:1: VARREF 0x5555570abd40 <e31626#> {c5av} @dt=0x555556e2e820@(G/w1)  c_3 [RV] <- VAR 0x555556e96f00 <e2222> {c5av} @dt=0x555556e2e820@(G/w1)  c_3 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3:1:2: CONST 0x555556ea6600 <e31627#> {c5av} @dt=0x555556ea5790@(G/w8)  8'hfe
    1:2:3:2: CSTMT 0x5555570d8e70 <e31629#> {c5av}
    1:2:3:2:1: TEXT 0x5555570ad7a0 <e31630#> {c5av} "Verilated::overWidthError("c_3");"
    1:2: CFUNC 0x5555570cf380 <e31635#> {c1ai}  _ctor_var_reset [SLOW]
    1:2:3: CRESET 0x5555570d8dc0 <e31638#> {c2al}
    1:2:3:1: VARREF 0x5555570abe60 <e31639#> {c2al} @dt=0x555556e2e820@(G/w1)  a_0 [LV] => VAR 0x555556e51980 <e2139> {c2al} @dt=0x555556e2e820@(G/w1)  a_0 [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3: CRESET 0x5555570d8d10 <e31644#> {c2aq}
    1:2:3:1: VARREF 0x555556e34000 <e31643#> {c2aq} @dt=0x555556e2e820@(G/w1)  b_0 [LV] => VAR 0x555556e51b00 <e2144> {c2aq} @dt=0x555556e2e820@(G/w1)  b_0 [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3: CRESET 0x5555570d8c60 <e31649#> {c2av}
    1:2:3:1: VARREF 0x555556e34120 <e31648#> {c2av} @dt=0x555556e2e820@(G/w1)  c_in [LV] => VAR 0x555556e51c80 <e2150> {c2av} @dt=0x555556e2e820@(G/w1)  c_in [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3: CRESET 0x5555570d8bb0 <e31654#> {c7am}
    1:2:3:1: VARREF 0x555556e34240 <e31653#> {c7am} @dt=0x555556e2e820@(G/w1)  s_0 [LV] => VAR 0x555556e51e00 <e2156> {c7am} @dt=0x555556e2e820@(G/w1)  s_0 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3: CRESET 0x5555570d8b00 <e31659#> {c3al}
    1:2:3:1: VARREF 0x555556e34360 <e31658#> {c3al} @dt=0x555556e2e820@(G/w1)  a_1 [LV] => VAR 0x555556e96000 <e2162> {c3al} @dt=0x555556e2e820@(G/w1)  a_1 [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3: CRESET 0x5555570d8a50 <e31664#> {c3aq}
    1:2:3:1: VARREF 0x555556e34480 <e31663#> {c3aq} @dt=0x555556e2e820@(G/w1)  b_1 [LV] => VAR 0x555556e96180 <e2168> {c3aq} @dt=0x555556e2e820@(G/w1)  b_1 [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3: CRESET 0x5555570d89a0 <e31669#> {c3av}
    1:2:3:1: VARREF 0x555556e345a0 <e31668#> {c3av} @dt=0x555556e2e820@(G/w1)  c_1 [LV] => VAR 0x555556e96300 <e2174> {c3av} @dt=0x555556e2e820@(G/w1)  c_1 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3: CRESET 0x5555570d88f0 <e31674#> {c7ar}
    1:2:3:1: VARREF 0x555556e346c0 <e31673#> {c7ar} @dt=0x555556e2e820@(G/w1)  s_1 [LV] => VAR 0x555556e96480 <e2180> {c7ar} @dt=0x555556e2e820@(G/w1)  s_1 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3: CRESET 0x5555570d8840 <e31679#> {c4al}
    1:2:3:1: VARREF 0x555556e347e0 <e31678#> {c4al} @dt=0x555556e2e820@(G/w1)  a_2 [LV] => VAR 0x555556e96600 <e2186> {c4al} @dt=0x555556e2e820@(G/w1)  a_2 [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3: CRESET 0x5555570d8790 <e31684#> {c4aq}
    1:2:3:1: VARREF 0x555556e34900 <e31683#> {c4aq} @dt=0x555556e2e820@(G/w1)  b_2 [LV] => VAR 0x555556e96780 <e2192> {c4aq} @dt=0x555556e2e820@(G/w1)  b_2 [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3: CRESET 0x5555570d86e0 <e31689#> {c4av}
    1:2:3:1: VARREF 0x555556e34a20 <e31688#> {c4av} @dt=0x555556e2e820@(G/w1)  c_2 [LV] => VAR 0x555556e96900 <e2198> {c4av} @dt=0x555556e2e820@(G/w1)  c_2 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3: CRESET 0x5555570d8630 <e31694#> {c7aw}
    1:2:3:1: VARREF 0x555556e34b40 <e31693#> {c7aw} @dt=0x555556e2e820@(G/w1)  s_2 [LV] => VAR 0x555556e96a80 <e2204> {c7aw} @dt=0x555556e2e820@(G/w1)  s_2 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3: CRESET 0x5555570d8580 <e31699#> {c5al}
    1:2:3:1: VARREF 0x555556e34c60 <e31698#> {c5al} @dt=0x555556e2e820@(G/w1)  a_3 [LV] => VAR 0x555556e96c00 <e2210> {c5al} @dt=0x555556e2e820@(G/w1)  a_3 [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3: CRESET 0x5555570d84d0 <e31704#> {c5aq}
    1:2:3:1: VARREF 0x555556e34d80 <e31703#> {c5aq} @dt=0x555556e2e820@(G/w1)  b_3 [LV] => VAR 0x555556e96d80 <e2216> {c5aq} @dt=0x555556e2e820@(G/w1)  b_3 [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3: CRESET 0x5555570d8420 <e31709#> {c5av}
    1:2:3:1: VARREF 0x555556e34ea0 <e31708#> {c5av} @dt=0x555556e2e820@(G/w1)  c_3 [LV] => VAR 0x555556e96f00 <e2222> {c5av} @dt=0x555556e2e820@(G/w1)  c_3 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3: CRESET 0x5555570d8370 <e31714#> {c7bb}
    1:2:3:1: VARREF 0x555556e34fc0 <e31713#> {c7bb} @dt=0x555556e2e820@(G/w1)  s_3 [LV] => VAR 0x555556e97080 <e2228> {c7bb} @dt=0x555556e2e820@(G/w1)  s_3 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3: CRESET 0x5555570d82c0 <e31719#> {c7bg}
    1:2:3:1: VARREF 0x555556e350e0 <e31718#> {c7bg} @dt=0x555556e2e820@(G/w1)  c_out [LV] => VAR 0x555556e97200 <e2234> {c7bg} @dt=0x555556e2e820@(G/w1)  c_out [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3: CRESET 0x5555570d8210 <e31724#> {c9ak}
    1:2:3:1: VARREF 0x555556e35200 <e31723#> {c9ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0_1 [LV] => VAR 0x555556df5b00 <e1862> {c9ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0_1 [CLK] [VSTATIC]  WIRE
    1:2:3: CRESET 0x5555570d8160 <e31729#> {c9as}
    1:2:3:1: VARREF 0x555556e35320 <e31728#> {c9as} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1_2 [LV] => VAR 0x555556df5c80 <e1863> {c9as} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1_2 [CLK] [VSTATIC]  WIRE
    1:2:3: CRESET 0x5555570d80b0 <e31734#> {c9ba}
    1:2:3:1: VARREF 0x555556e35440 <e31733#> {c9ba} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2_3 [LV] => VAR 0x555556df5e00 <e1864> {c9ba} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2_3 [CLK] [VSTATIC]  WIRE
    1:2:3: CRESET 0x5555570d8000 <e31739#> {d4ak}
    1:2:3:1: VARREF 0x555556e35560 <e31738#> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [LV] => VAR 0x555556eba480 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [CLK] [VSTATIC]  WIRE
    1:2:3: CRESET 0x5555570d7ef0 <e31744#> {d4ay}
    1:2:3:1: VARREF 0x555556e35680 <e31743#> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [LV] => VAR 0x555556eba600 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [CLK] [VSTATIC]  WIRE
    1:2:3: CRESET 0x5555570d7e40 <e31749#> {d4bl}
    1:2:3:1: VARREF 0x555556e357a0 <e31748#> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_iANDA_D [LV] => VAR 0x555556eba780 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_iANDA_D [CLK] [VSTATIC]  WIRE
    1:2:3: CRESET 0x5555570d7d90 <e31754#> {d4ak}
    1:2:3:1: VARREF 0x555556e358c0 <e31753#> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [LV] => VAR 0x555556eca780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [CLK] [VSTATIC]  WIRE
    1:2:3: CRESET 0x5555570d7ce0 <e31759#> {d4ay}
    1:2:3:1: VARREF 0x555556e359e0 <e31758#> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [LV] => VAR 0x555556eca900 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [CLK] [VSTATIC]  WIRE
    1:2:3: CRESET 0x5555570d7c30 <e31764#> {d4bl}
    1:2:3:1: VARREF 0x555556e35b00 <e31763#> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_iANDA_D [LV] => VAR 0x555556ecaa80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_iANDA_D [CLK] [VSTATIC]  WIRE
    1:2:3: CRESET 0x5555570d7b80 <e31769#> {d4ak}
    1:2:3:1: VARREF 0x555556e35c20 <e31768#> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [LV] => VAR 0x555556ed8a80 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [CLK] [VSTATIC]  WIRE
    1:2:3: CRESET 0x5555570d7ad0 <e31774#> {d4ay}
    1:2:3:1: VARREF 0x555556e35d40 <e31773#> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [LV] => VAR 0x555556ed8c00 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [CLK] [VSTATIC]  WIRE
    1:2:3: CRESET 0x5555570d7a20 <e31779#> {d4bl}
    1:2:3:1: VARREF 0x555556e35e60 <e31778#> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_iANDA_D [LV] => VAR 0x555556ed8d80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_iANDA_D [CLK] [VSTATIC]  WIRE
    1:2:3: CRESET 0x5555570d7970 <e31784#> {d4ak}
    1:2:3:1: VARREF 0x555556eac000 <e31783#> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [LV] => VAR 0x555556e50780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [CLK] [VSTATIC]  WIRE
    1:2:3: CRESET 0x5555570d78c0 <e31789#> {d4ay}
    1:2:3:1: VARREF 0x555556eac120 <e31788#> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [LV] => VAR 0x555556e50900 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [CLK] [VSTATIC]  WIRE
    1:2:3: CRESET 0x5555570d7810 <e31794#> {d4bl}
    1:2:3:1: VARREF 0x555556eac240 <e31793#> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_iANDA_D [LV] => VAR 0x555556e50a80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_iANDA_D [CLK] [VSTATIC]  WIRE
    1:2:3: CRESET 0x5555570d7760 <e31799#> {c1ai}
    1:2:3:1: VARREF 0x555556eac360 <e31798#> {c1ai} @dt=0x55555703ed00@(G/w32)  __VstlIterCount [LV] => VAR 0x555557001b00 <e26847> {c1ai} @dt=0x55555703ed00@(G/w32)  __VstlIterCount MODULETEMP
    1:2:3: CRESET 0x5555570d76b0 <e31804#> {c1ai}
    1:2:3:1: VARREF 0x555556eac480 <e31803#> {c1ai} @dt=0x55555703ed00@(G/w32)  __VicoIterCount [LV] => VAR 0x5555570a6600 <e27311> {c1ai} @dt=0x55555703ed00@(G/w32)  __VicoIterCount MODULETEMP
    1:2:3: CRESET 0x5555570d7600 <e31809#> {c1ai}
    1:2:3:1: VARREF 0x555556eac5a0 <e31808#> {c1ai} @dt=0x55555703ed00@(G/w32)  __VactIterCount [LV] => VAR 0x5555570a7680 <e27917> {c1ai} @dt=0x55555703ed00@(G/w32)  __VactIterCount MODULETEMP
    1:2:3: CRESET 0x5555570d7550 <e31814#> {c1ai}
    1:2:3:1: VARREF 0x555556eac6c0 <e31813#> {c1ai} @dt=0x555556fcb790@(G/w1)  __VactContinue [LV] => VAR 0x5555570a7800 <e27939> {c1ai} @dt=0x555556fcb790@(G/w1)  __VactContinue MODULETEMP
    1:2:3: CRESET 0x5555570d74a0 <e31819#> {c1ai}
    1:2:3:1: VARREF 0x555556eac7e0 <e31818#> {c1ai} @dt=0x555556e37c70@(w1)u[1:0]  __Vm_traceActivity [LV] => VAR 0x5555570a7c80 <e28414> {c1ai} @dt=0x555556e37c70@(w1)u[1:0]  __Vm_traceActivity MODULETEMP
    3: TYPETABLE 0x555556df2000 <e2> {a0aa}
		detailed  ->  BASICDTYPE 0x555556e364e0 <e27474> {c1ai} @dt=this@(G/w0)  VlTriggerVec [GENERIC] kwd=VlTriggerVec
		detailed  ->  BASICDTYPE 0x555556fcb790 <e16520> {e5af} @dt=this@(G/w1)  bit [GENERIC] kwd=bit
		detailed  ->  BASICDTYPE 0x555556e2e820 <e1238> {g2al} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x55555703e8f0 <e26181> {c1ai} @dt=this@(G/w1)  VlTriggerVec [GENERIC] kwd=VlTriggerVec
		detailed  ->  BASICDTYPE 0x555556fcb5f0 <e16512> {e5af} @dt=this@(G/w2)  bit [GENERIC] kwd=bit range=[1:0]
		detailed  ->  BASICDTYPE 0x555556ea5790 <e31437#> {c2al} @dt=this@(G/w8)  logic [GENERIC] kwd=logic range=[7:0]
		detailed  ->  BASICDTYPE 0x555556e765b0 <e29948> {c1ai} @dt=this@(G/wu32/1)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x555556e76b60 <e30034> {f5af} @dt=this@(G/wu32/2)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x55555703ed00 <e26845> {c1ai} @dt=this@(G/w32)  bit [GENERIC] kwd=bit range=[31:0]
		detailed  ->  BASICDTYPE 0x555556e2ed00 <e1287> {g8an} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x555556e761a0 <e28492> {c1ai} @dt=this@(G/w64)  chandle [GENERIC] kwd=chandle range=[63:0]
    3:1: BASICDTYPE 0x555556e2e820 <e1238> {g2al} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0x555556e2ed00 <e1287> {g8an} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555556fcb5f0 <e16512> {e5af} @dt=this@(G/w2)  bit [GENERIC] kwd=bit range=[1:0]
    3:1: BASICDTYPE 0x555556fcb790 <e16520> {e5af} @dt=this@(G/w1)  bit [GENERIC] kwd=bit
    3:1: UNPACKARRAYDTYPE 0x555556fcbee0 <e16575> {d4ak} @dt=this@(w1)u[3:0] refdt=0x555556fcb790(G/w1) [3:0]
    3:1:2: RANGE 0x555556fce210 <e16573> {d4ak}
    3:1:2:1: CONST 0x555556fccb00 <e16564> {d4ak} @dt=0x555556e2ed00@(G/w32)  32'h3
    3:1:2:2: CONST 0x555556fccc00 <e16571> {d4ak} @dt=0x555556e2ed00@(G/w32)  32'h0
    3:1: UNPACKARRAYDTYPE 0x555556fd1d40 <e16887> {d4ay} @dt=this@(w1)u[3:0] refdt=0x555556fcb790(G/w1) [3:0]
    3:1:2: RANGE 0x555556fcee70 <e16885> {d4ay}
    3:1:2:1: CONST 0x555556fd2300 <e16876> {d4ay} @dt=0x555556e2ed00@(G/w32)  32'h3
    3:1:2:2: CONST 0x555556fd2400 <e16883> {d4ay} @dt=0x555556e2ed00@(G/w32)  32'h0
    3:1: UNPACKARRAYDTYPE 0x555556fdd2b0 <e17772> {c9ak} @dt=this@(w1)u[3:0] refdt=0x555556fcb790(G/w1) [3:0]
    3:1:2: RANGE 0x555556fde6e0 <e17770> {c9ak}
    3:1:2:1: CONST 0x555556fdaa00 <e17761> {c9ak} @dt=0x555556e2ed00@(G/w32)  32'h3
    3:1:2:2: CONST 0x555556fda900 <e17768> {c9ak} @dt=0x555556e2ed00@(G/w32)  32'h0
    3:1: VOIDDTYPE 0x555556fa9200 <e24230> {a0aa} @dt=this@(w0)void
    3:1: BASICDTYPE 0x55555703e8f0 <e26181> {c1ai} @dt=this@(G/w1)  VlTriggerVec [GENERIC] kwd=VlTriggerVec
    3:1: BASICDTYPE 0x55555703ed00 <e26845> {c1ai} @dt=this@(G/w32)  bit [GENERIC] kwd=bit range=[31:0]
    3:1: BASICDTYPE 0x55555703f6c0 <e27073> {c1ai} @dt=this@(w1)  VlTriggerVec kwd=VlTriggerVec
    3:1: BASICDTYPE 0x555556e364e0 <e27474> {c1ai} @dt=this@(G/w0)  VlTriggerVec [GENERIC] kwd=VlTriggerVec
    3:1: BASICDTYPE 0x555556e37a00 <e28392> {c1ai} @dt=this@(w1)  bit kwd=bit
    3:1: UNPACKARRAYDTYPE 0x555556e37c70 <e28411> {c1ai} @dt=this@(w1)u[1:0] refdt=0x555556e37a00(w1) [1:0]
    3:1:2: RANGE 0x555556e89290 <e28409> {c1ai}
    3:1:2:1: CONST 0x555556e6cf00 <e28400> {c1ai} @dt=0x555556e2ed00@(G/w32)  32'h1
    3:1:2:2: CONST 0x555556e6d000 <e28407> {c1ai} @dt=0x555556e2ed00@(G/w32)  32'h0
    3:1: BASICDTYPE 0x555556e761a0 <e28492> {c1ai} @dt=this@(G/w64)  chandle [GENERIC] kwd=chandle range=[63:0]
    3:1: BASICDTYPE 0x555556e765b0 <e29948> {c1ai} @dt=this@(G/wu32/1)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555556e76b60 <e30034> {f5af} @dt=this@(G/wu32/2)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555556ea5790 <e31437#> {c2al} @dt=this@(G/w8)  logic [GENERIC] kwd=logic range=[7:0]
    3: CONSTPOOL 0x555556df4000 <e7> {a0aa}
    3:1: MODULE 0x555556de8120 <e6> {a0aa}  @CONST-POOL@  L0 [NONE]
    3:1:2: SCOPE 0x555556df6000 <e8768> {a0aa}  TOP [abovep=0] [cellp=0] [modp=0x555556de8120]
    3:1:2: VAR 0x555556ee8900 <e16755> {d4ak} @dt=0x555556fcbee0@(w1)u[3:0]  TABLE_h4903c59f_0 [CONST] MODULETEMP
    3:1:2:3: INITARRAY 0x555556fcd200 <e16754> {d4ak} @dt=0x555556fcbee0@(w1)u[3:0] [1]=0x555556fceb00 [2]=0x555556fcebb0
    3:1:2:3:1: CONST 0x555556fcdc00 <e30374> {d4ak} @dt=0x555556e765b0@(G/wu32/1)  1'h0
    3:1:2:3:2: INITITEM 0x555556fceb00 <e16665> {d4ak}
    3:1:2:3:2:1: CONST 0x555556fcdd00 <e30375> {d4ak} @dt=0x555556e765b0@(G/wu32/1)  1'h1
    3:1:2:3:2: INITITEM 0x555556fcebb0 <e16696> {d4ak}
    3:1:2:3:2:1: CONST 0x555556fcde00 <e30376> {d4ak} @dt=0x555556e765b0@(G/wu32/1)  1'h1
    3:1:2: VAR 0x555556ee8c00 <e17053> {d4ay} @dt=0x555556fd1d40@(w1)u[3:0]  TABLE_hea96f6d0_0 [CONST] MODULETEMP
    3:1:2:3: INITARRAY 0x555556fd2900 <e17052> {d4ay} @dt=0x555556fd1d40@(w1)u[3:0] [3]=0x555556fcf3f0
    3:1:2:3:1: CONST 0x555556fd2800 <e30377> {d4ay} @dt=0x555556e765b0@(G/wu32/1)  1'h0
    3:1:2:3:2: INITITEM 0x555556fcf3f0 <e17019> {d4ay}
    3:1:2:3:2:1: CONST 0x555556fd2700 <e30378> {d4ay} @dt=0x555556e765b0@(G/wu32/1)  1'h1
    3:1:2: VAR 0x555556ee9200 <e17956> {c9ak} @dt=0x555556fdd2b0@(w1)u[3:0]  TABLE_h4881bd17_0 [CONST] MODULETEMP
    3:1:2:3: INITARRAY 0x555556fdb400 <e17955> {c9ak} @dt=0x555556fdd2b0@(w1)u[3:0] [1]=0x555556fdedc0 [2]=0x555556fdee70 [3]=0x555556fdef20
    3:1:2:3:1: CONST 0x555556fdb300 <e30379> {c9ak} @dt=0x555556e765b0@(G/wu32/1)  1'h0
    3:1:2:3:2: INITITEM 0x555556fdedc0 <e17862> {c9ak}
    3:1:2:3:2:1: CONST 0x555556fdb200 <e30380> {c9ak} @dt=0x555556e765b0@(G/wu32/1)  1'h1
    3:1:2:3:2: INITITEM 0x555556fdee70 <e17893> {c9ak}
    3:1:2:3:2:1: CONST 0x555556fdb800 <e30381> {c9ak} @dt=0x555556e765b0@(G/wu32/1)  1'h1
    3:1:2:3:2: INITITEM 0x555556fdef20 <e17923> {c9ak}
    3:1:2:3:2:1: CONST 0x555556fdb700 <e30382> {c9ak} @dt=0x555556e765b0@(G/wu32/1)  1'h1
