// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="matmul_hw,hls_ip_2016_4,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7a100tcsg324-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.050000,HLS_SYN_LAT=16396,HLS_SYN_TPT=none,HLS_SYN_MEM=32,HLS_SYN_DSP=128,HLS_SYN_FF=4094,HLS_SYN_LUT=2896}" *)

module matmul_hw (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        a_0_Addr_A,
        a_0_EN_A,
        a_0_WEN_A,
        a_0_Din_A,
        a_0_Dout_A,
        a_0_Clk_A,
        a_0_Rst_A,
        a_1_Addr_A,
        a_1_EN_A,
        a_1_WEN_A,
        a_1_Din_A,
        a_1_Dout_A,
        a_1_Clk_A,
        a_1_Rst_A,
        b_0_Addr_A,
        b_0_EN_A,
        b_0_WEN_A,
        b_0_Din_A,
        b_0_Dout_A,
        b_0_Clk_A,
        b_0_Rst_A,
        b_1_Addr_A,
        b_1_EN_A,
        b_1_WEN_A,
        b_1_Din_A,
        b_1_Dout_A,
        b_1_Clk_A,
        b_1_Rst_A,
        c_Addr_A,
        c_EN_A,
        c_WEN_A,
        c_Din_A,
        c_Dout_A,
        c_Clk_A,
        c_Rst_A
);

parameter    ap_ST_fsm_state1 = 18'b1;
parameter    ap_ST_fsm_pp0_stage0 = 18'b10;
parameter    ap_ST_fsm_pp0_stage1 = 18'b100;
parameter    ap_ST_fsm_pp0_stage2 = 18'b1000;
parameter    ap_ST_fsm_pp0_stage3 = 18'b10000;
parameter    ap_ST_fsm_pp0_stage4 = 18'b100000;
parameter    ap_ST_fsm_pp0_stage5 = 18'b1000000;
parameter    ap_ST_fsm_pp0_stage6 = 18'b10000000;
parameter    ap_ST_fsm_pp0_stage7 = 18'b100000000;
parameter    ap_ST_fsm_pp0_stage8 = 18'b1000000000;
parameter    ap_ST_fsm_pp0_stage9 = 18'b10000000000;
parameter    ap_ST_fsm_pp0_stage10 = 18'b100000000000;
parameter    ap_ST_fsm_pp0_stage11 = 18'b1000000000000;
parameter    ap_ST_fsm_pp0_stage12 = 18'b10000000000000;
parameter    ap_ST_fsm_pp0_stage13 = 18'b100000000000000;
parameter    ap_ST_fsm_pp0_stage14 = 18'b1000000000000000;
parameter    ap_ST_fsm_pp0_stage15 = 18'b10000000000000000;
parameter    ap_ST_fsm_state29 = 18'b100000000000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv32_E = 32'b1110;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv32_D = 32'b1101;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv11_0 = 11'b00000000000;
parameter    ap_const_lv6_0 = 6'b000000;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv4_F = 4'b1111;
parameter    ap_const_lv11_400 = 11'b10000000000;
parameter    ap_const_lv11_1 = 11'b1;
parameter    ap_const_lv6_1 = 6'b1;
parameter    ap_const_lv6_20 = 6'b100000;
parameter    ap_const_lv10_1 = 10'b1;
parameter    ap_const_lv54_0 = 54'b000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv7_20 = 7'b100000;
parameter    ap_const_lv10_2 = 10'b10;
parameter    ap_const_lv58_1 = 58'b1;
parameter    ap_const_lv10_3 = 10'b11;
parameter    ap_const_lv8_60 = 8'b1100000;
parameter    ap_const_lv10_4 = 10'b100;
parameter    ap_const_lv58_2 = 58'b10;
parameter    ap_const_lv10_5 = 10'b101;
parameter    ap_const_lv8_A0 = 8'b10100000;
parameter    ap_const_lv10_6 = 10'b110;
parameter    ap_const_lv58_3 = 58'b11;
parameter    ap_const_lv10_7 = 10'b111;
parameter    ap_const_lv9_E0 = 9'b11100000;
parameter    ap_const_lv10_8 = 10'b1000;
parameter    ap_const_lv58_4 = 58'b100;
parameter    ap_const_lv10_9 = 10'b1001;
parameter    ap_const_lv9_120 = 9'b100100000;
parameter    ap_const_lv10_A = 10'b1010;
parameter    ap_const_lv58_5 = 58'b101;
parameter    ap_const_lv10_B = 10'b1011;
parameter    ap_const_lv9_160 = 9'b101100000;
parameter    ap_const_lv10_C = 10'b1100;
parameter    ap_const_lv58_6 = 58'b110;
parameter    ap_const_lv10_D = 10'b1101;
parameter    ap_const_lv10_E = 10'b1110;
parameter    ap_const_lv58_7 = 58'b111;
parameter    ap_const_lv10_F = 10'b1111;
parameter    ap_const_lv10_1E0 = 10'b111100000;
parameter    ap_const_lv5_0 = 5'b00000;
parameter    ap_const_lv32_11 = 32'b10001;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [31:0] a_0_Addr_A;
output   a_0_EN_A;
output  [3:0] a_0_WEN_A;
output  [31:0] a_0_Din_A;
input  [31:0] a_0_Dout_A;
output   a_0_Clk_A;
output   a_0_Rst_A;
output  [31:0] a_1_Addr_A;
output   a_1_EN_A;
output  [3:0] a_1_WEN_A;
output  [31:0] a_1_Din_A;
input  [31:0] a_1_Dout_A;
output   a_1_Clk_A;
output   a_1_Rst_A;
output  [31:0] b_0_Addr_A;
output   b_0_EN_A;
output  [3:0] b_0_WEN_A;
output  [31:0] b_0_Din_A;
input  [31:0] b_0_Dout_A;
output   b_0_Clk_A;
output   b_0_Rst_A;
output  [31:0] b_1_Addr_A;
output   b_1_EN_A;
output  [3:0] b_1_WEN_A;
output  [31:0] b_1_Din_A;
input  [31:0] b_1_Dout_A;
output   b_1_Clk_A;
output   b_1_Rst_A;
output  [31:0] c_Addr_A;
output   c_EN_A;
output  [3:0] c_WEN_A;
output  [31:0] c_Din_A;
input  [31:0] c_Dout_A;
output   c_Clk_A;
output   c_Rst_A;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg a_0_EN_A;
reg a_1_EN_A;
reg b_0_EN_A;
reg b_1_EN_A;
reg c_EN_A;
reg[3:0] c_WEN_A;

(* fsm_encoding = "none" *) reg   [17:0] ap_CS_fsm;
wire   [0:0] ap_CS_fsm_state1;
reg   [10:0] indvar_flatten_reg_1542;
reg   [5:0] i_reg_1553;
reg   [5:0] j_reg_1564;
reg   [31:0] reg_1575;
wire   [0:0] ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter0;
reg   [0:0] exitcond_flatten_reg_3073;
wire   [0:0] ap_CS_fsm_pp0_stage4;
wire   [0:0] ap_CS_fsm_pp0_stage7;
reg   [0:0] tmp_3_reg_3280;
wire   [0:0] ap_CS_fsm_pp0_stage10;
wire   [0:0] ap_CS_fsm_pp0_stage13;
reg   [31:0] reg_1579;
reg   [31:0] reg_1583;
wire   [0:0] ap_CS_fsm_pp0_stage2;
wire   [0:0] ap_CS_fsm_pp0_stage5;
wire   [0:0] ap_CS_fsm_pp0_stage8;
wire   [0:0] ap_CS_fsm_pp0_stage11;
wire   [0:0] ap_CS_fsm_pp0_stage14;
reg   [31:0] reg_1587;
reg   [31:0] reg_1591;
wire   [0:0] ap_CS_fsm_pp0_stage3;
wire   [0:0] ap_CS_fsm_pp0_stage6;
wire   [0:0] ap_CS_fsm_pp0_stage9;
wire   [0:0] ap_CS_fsm_pp0_stage12;
wire   [0:0] ap_CS_fsm_pp0_stage15;
reg   [31:0] reg_1595;
wire   [0:0] exitcond_flatten_fu_1599_p2;
wire   [0:0] ap_CS_fsm_pp0_stage0;
reg   [0:0] ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_3073;
wire   [10:0] indvar_flatten_next_fu_1605_p2;
reg   [10:0] indvar_flatten_next_reg_3077;
wire   [5:0] j_mid2_fu_1623_p3;
reg   [5:0] j_mid2_reg_3082;
wire   [0:0] tmp_mid2_fu_1643_p3;
reg   [0:0] tmp_mid2_reg_3101;
wire   [5:0] tmp_1_mid2_v_fu_1651_p3;
reg   [5:0] tmp_1_mid2_v_reg_3105;
wire   [9:0] tmp_1_fu_1659_p3;
reg   [9:0] tmp_1_reg_3111;
wire   [63:0] tmp_6_fu_1673_p1;
reg   [63:0] tmp_6_reg_3140;
wire   [63:0] tmp_9_fu_1733_p1;
reg   [63:0] tmp_9_reg_3226;
wire   [0:0] tmp_3_fu_1753_p2;
wire   [7:0] tmp_6_cast36_cast_fu_1758_p1;
reg   [7:0] tmp_6_cast36_cast_reg_3316;
wire   [31:0] b_copy_0_q0;
reg  signed [31:0] b_copy_0_load_reg_3331;
wire   [31:0] b_copy_16_q0;
reg  signed [31:0] b_copy_16_load_reg_3341;
wire  signed [31:0] a_row_16_1_fu_1794_p3;
wire  signed [31:0] a_row_0_1_fu_1801_p3;
wire   [31:0] b_copy_1_q0;
reg  signed [31:0] b_copy_1_load_reg_3381;
wire   [31:0] b_copy_17_q0;
reg  signed [31:0] b_copy_17_load_reg_3391;
wire  signed [31:0] a_row_17_1_fu_1858_p3;
wire  signed [31:0] a_row_1_1_fu_1865_p3;
wire   [7:0] tmp_42_fu_1882_p2;
reg   [7:0] tmp_42_reg_3421;
wire   [31:0] b_copy_2_q0;
reg  signed [31:0] b_copy_2_load_reg_3436;
wire   [31:0] b_copy_18_q0;
reg  signed [31:0] b_copy_18_load_reg_3446;
wire  signed [31:0] a_row_18_1_fu_1924_p3;
wire  signed [31:0] a_row_2_1_fu_1931_p3;
wire   [31:0] b_copy_3_q0;
reg  signed [31:0] b_copy_3_load_reg_3486;
wire   [31:0] b_copy_19_q0;
reg  signed [31:0] b_copy_19_load_reg_3496;
wire  signed [31:0] a_row_19_1_fu_1988_p3;
wire  signed [31:0] a_row_3_1_fu_1995_p3;
wire   [8:0] tmp_6_cast2_fu_2012_p1;
reg   [8:0] tmp_6_cast2_reg_3526;
wire   [31:0] b_copy_4_q0;
reg  signed [31:0] b_copy_4_load_reg_3542;
wire   [31:0] b_copy_20_q0;
reg  signed [31:0] b_copy_20_load_reg_3552;
wire  signed [31:0] a_row_20_1_fu_2058_p3;
wire  signed [31:0] a_row_4_1_fu_2065_p3;
wire   [31:0] b_copy_5_q0;
reg  signed [31:0] b_copy_5_load_reg_3592;
wire   [31:0] b_copy_21_q0;
reg  signed [31:0] b_copy_21_load_reg_3602;
wire  signed [31:0] a_row_21_1_fu_2122_p3;
wire  signed [31:0] a_row_5_1_fu_2129_p3;
wire   [31:0] grp_fu_1827_p2;
reg   [31:0] tmp_s_reg_3642;
wire   [31:0] b_copy_6_q0;
reg  signed [31:0] b_copy_6_load_reg_3647;
wire   [31:0] grp_fu_1832_p2;
reg   [31:0] tmp_2_15_reg_3657;
wire   [31:0] b_copy_22_q0;
reg  signed [31:0] b_copy_22_load_reg_3662;
wire  signed [31:0] a_row_22_1_fu_2188_p3;
wire  signed [31:0] a_row_6_1_fu_2195_p3;
wire   [31:0] grp_fu_1893_p2;
reg   [31:0] tmp_2_1_reg_3702;
wire   [31:0] b_copy_7_q0;
reg  signed [31:0] b_copy_7_load_reg_3707;
wire   [31:0] grp_fu_1898_p2;
reg   [31:0] tmp_2_16_reg_3717;
wire   [31:0] b_copy_23_q0;
reg  signed [31:0] b_copy_23_load_reg_3722;
wire  signed [31:0] a_row_23_1_fu_2252_p3;
wire  signed [31:0] a_row_7_1_fu_2259_p3;
wire   [31:0] grp_fu_1957_p2;
reg   [31:0] tmp_2_2_reg_3762;
wire   [31:0] b_copy_8_q0;
reg  signed [31:0] b_copy_8_load_reg_3767;
wire   [31:0] grp_fu_1962_p2;
reg   [31:0] tmp_2_17_reg_3777;
wire   [31:0] b_copy_24_q0;
reg  signed [31:0] b_copy_24_load_reg_3782;
wire   [31:0] tmp4_fu_2297_p2;
reg   [31:0] tmp4_reg_3792;
wire   [31:0] tmp19_fu_2301_p2;
reg   [31:0] tmp19_reg_3797;
wire  signed [31:0] a_row_24_1_fu_2326_p3;
wire  signed [31:0] a_row_8_1_fu_2333_p3;
wire   [31:0] grp_fu_2027_p2;
reg   [31:0] tmp_2_3_reg_3832;
wire   [31:0] b_copy_9_q0;
reg  signed [31:0] b_copy_9_load_reg_3837;
wire   [31:0] grp_fu_2032_p2;
reg   [31:0] tmp_2_18_reg_3847;
wire   [31:0] b_copy_25_q0;
reg  signed [31:0] b_copy_25_load_reg_3852;
wire  signed [31:0] a_row_25_1_fu_2390_p3;
wire  signed [31:0] a_row_9_1_fu_2397_p3;
wire   [31:0] grp_fu_2091_p2;
reg   [31:0] tmp_2_4_reg_3892;
wire   [31:0] b_copy_10_q0;
reg  signed [31:0] b_copy_10_load_reg_3897;
wire   [31:0] grp_fu_2096_p2;
reg   [31:0] tmp_2_19_reg_3907;
wire   [31:0] b_copy_26_q0;
reg  signed [31:0] b_copy_26_load_reg_3912;
wire   [31:0] tmp3_fu_2437_p2;
reg   [31:0] tmp3_reg_3922;
wire   [31:0] tmp18_fu_2446_p2;
reg   [31:0] tmp18_reg_3927;
wire  signed [31:0] a_row_26_1_fu_2472_p3;
wire  signed [31:0] a_row_10_1_fu_2479_p3;
wire   [31:0] grp_fu_2157_p2;
reg   [31:0] tmp_2_5_reg_3962;
wire   [31:0] b_copy_11_q0;
reg  signed [31:0] b_copy_11_load_reg_3967;
wire   [31:0] grp_fu_2162_p2;
reg   [31:0] tmp_2_20_reg_3977;
wire   [31:0] b_copy_27_q0;
reg  signed [31:0] b_copy_27_load_reg_3982;
wire  signed [31:0] a_row_27_1_fu_2536_p3;
wire  signed [31:0] a_row_11_1_fu_2543_p3;
wire   [31:0] grp_fu_2221_p2;
reg   [31:0] tmp_2_6_reg_4022;
wire   [31:0] b_copy_12_q0;
reg  signed [31:0] b_copy_12_load_reg_4027;
wire   [31:0] grp_fu_2226_p2;
reg   [31:0] tmp_2_21_reg_4037;
wire   [31:0] b_copy_28_q0;
reg  signed [31:0] b_copy_28_load_reg_4042;
wire   [31:0] tmp7_fu_2585_p2;
reg   [31:0] tmp7_reg_4052;
wire   [31:0] tmp22_fu_2589_p2;
reg   [31:0] tmp22_reg_4057;
wire   [5:0] j_1_fu_2593_p2;
reg   [5:0] j_1_reg_4062;
wire  signed [31:0] a_row_31_1_fu_2633_p3;
reg  signed [31:0] a_row_31_1_reg_4067;
wire  signed [31:0] a_row_30_1_fu_2640_p3;
reg  signed [31:0] a_row_30_1_reg_4072;
wire  signed [31:0] a_row_29_1_fu_2647_p3;
reg  signed [31:0] a_row_29_1_reg_4077;
wire  signed [31:0] a_row_28_1_fu_2654_p3;
wire  signed [31:0] a_row_15_1_fu_2661_p3;
reg  signed [31:0] a_row_15_1_reg_4087;
wire  signed [31:0] a_row_14_1_fu_2668_p3;
reg  signed [31:0] a_row_14_1_reg_4092;
wire  signed [31:0] a_row_13_1_fu_2675_p3;
reg  signed [31:0] a_row_13_1_reg_4097;
wire  signed [31:0] a_row_12_1_fu_2682_p3;
wire   [11:0] tmp_52_fu_2732_p2;
reg   [11:0] tmp_52_reg_4107;
wire   [31:0] grp_fu_2287_p2;
reg   [31:0] tmp_2_7_reg_4112;
wire   [31:0] b_copy_13_q0;
reg  signed [31:0] b_copy_13_load_reg_4117;
reg    ap_enable_reg_pp0_iter1;
wire   [31:0] grp_fu_2292_p2;
reg   [31:0] tmp_2_22_reg_4127;
wire   [31:0] b_copy_29_q0;
reg  signed [31:0] b_copy_29_load_reg_4132;
wire   [31:0] grp_fu_2359_p2;
reg   [31:0] tmp_2_8_reg_4142;
wire   [31:0] b_copy_14_q0;
reg  signed [31:0] b_copy_14_load_reg_4147;
wire   [31:0] grp_fu_2364_p2;
reg   [31:0] tmp_2_23_reg_4157;
wire   [31:0] b_copy_30_q0;
reg  signed [31:0] b_copy_30_load_reg_4162;
wire   [31:0] tmp2_fu_2765_p2;
reg   [31:0] tmp2_reg_4172;
wire   [31:0] tmp17_fu_2779_p2;
reg   [31:0] tmp17_reg_4177;
wire   [31:0] grp_fu_2423_p2;
reg   [31:0] tmp_2_9_reg_4182;
wire   [31:0] b_copy_15_q0;
reg  signed [31:0] b_copy_15_load_reg_4187;
wire   [31:0] grp_fu_2428_p2;
reg   [31:0] tmp_2_24_reg_4192;
wire   [31:0] b_copy_31_q0;
reg  signed [31:0] b_copy_31_load_reg_4197;
wire   [31:0] grp_fu_2505_p2;
reg   [31:0] tmp_2_s_reg_4202;
wire   [31:0] grp_fu_2510_p2;
reg   [31:0] tmp_2_25_reg_4207;
wire   [31:0] tmp11_fu_2800_p2;
reg   [31:0] tmp11_reg_4212;
wire   [31:0] tmp26_fu_2804_p2;
reg   [31:0] tmp26_reg_4217;
wire   [31:0] grp_fu_2575_p2;
reg   [31:0] tmp_2_10_reg_4222;
wire   [31:0] grp_fu_2580_p2;
reg   [31:0] tmp_2_26_reg_4227;
wire   [31:0] grp_fu_2738_p2;
reg   [31:0] tmp_2_11_reg_4232;
wire   [31:0] grp_fu_2743_p2;
reg   [31:0] tmp_2_27_reg_4237;
wire   [31:0] tmp10_fu_2812_p2;
reg   [31:0] tmp10_reg_4242;
wire   [31:0] tmp25_fu_2821_p2;
reg   [31:0] tmp25_reg_4247;
wire   [31:0] grp_fu_2748_p2;
reg   [31:0] tmp_2_12_reg_4252;
wire   [31:0] grp_fu_2752_p2;
reg   [31:0] tmp_2_28_reg_4257;
wire   [31:0] grp_fu_2784_p2;
reg   [31:0] tmp_2_13_reg_4262;
wire   [31:0] grp_fu_2788_p2;
reg   [31:0] tmp_2_29_reg_4267;
wire   [31:0] tmp14_fu_2826_p2;
reg   [31:0] tmp14_reg_4272;
wire   [31:0] tmp29_fu_2830_p2;
reg   [31:0] tmp29_reg_4277;
wire   [31:0] grp_fu_2792_p2;
reg   [31:0] tmp_2_14_reg_4282;
wire   [31:0] grp_fu_2796_p2;
reg   [31:0] tmp_2_30_reg_4287;
wire   [31:0] tmp1_fu_2848_p2;
reg   [31:0] tmp1_reg_4292;
wire   [31:0] tmp24_fu_2862_p2;
reg   [31:0] tmp24_reg_4297;
reg   [4:0] b_copy_0_address0;
reg    b_copy_0_ce0;
reg    b_copy_0_we0;
reg   [4:0] b_copy_1_address0;
reg    b_copy_1_ce0;
reg    b_copy_1_we0;
reg   [4:0] b_copy_2_address0;
reg    b_copy_2_ce0;
reg    b_copy_2_we0;
reg   [4:0] b_copy_3_address0;
reg    b_copy_3_ce0;
reg    b_copy_3_we0;
reg   [4:0] b_copy_4_address0;
reg    b_copy_4_ce0;
reg    b_copy_4_we0;
reg   [4:0] b_copy_5_address0;
reg    b_copy_5_ce0;
reg    b_copy_5_we0;
reg   [4:0] b_copy_6_address0;
reg    b_copy_6_ce0;
reg    b_copy_6_we0;
reg   [4:0] b_copy_7_address0;
reg    b_copy_7_ce0;
reg    b_copy_7_we0;
reg   [4:0] b_copy_8_address0;
reg    b_copy_8_ce0;
reg    b_copy_8_we0;
reg   [4:0] b_copy_9_address0;
reg    b_copy_9_ce0;
reg    b_copy_9_we0;
reg   [4:0] b_copy_10_address0;
reg    b_copy_10_ce0;
reg    b_copy_10_we0;
reg   [4:0] b_copy_11_address0;
reg    b_copy_11_ce0;
reg    b_copy_11_we0;
reg   [4:0] b_copy_12_address0;
reg    b_copy_12_ce0;
reg    b_copy_12_we0;
reg   [4:0] b_copy_13_address0;
reg    b_copy_13_ce0;
reg    b_copy_13_we0;
reg   [4:0] b_copy_14_address0;
reg    b_copy_14_ce0;
reg    b_copy_14_we0;
reg   [4:0] b_copy_15_address0;
reg    b_copy_15_ce0;
reg    b_copy_15_we0;
reg   [4:0] b_copy_16_address0;
reg    b_copy_16_ce0;
reg    b_copy_16_we0;
reg   [4:0] b_copy_17_address0;
reg    b_copy_17_ce0;
reg    b_copy_17_we0;
reg   [4:0] b_copy_18_address0;
reg    b_copy_18_ce0;
reg    b_copy_18_we0;
reg   [4:0] b_copy_19_address0;
reg    b_copy_19_ce0;
reg    b_copy_19_we0;
reg   [4:0] b_copy_20_address0;
reg    b_copy_20_ce0;
reg    b_copy_20_we0;
reg   [4:0] b_copy_21_address0;
reg    b_copy_21_ce0;
reg    b_copy_21_we0;
reg   [4:0] b_copy_22_address0;
reg    b_copy_22_ce0;
reg    b_copy_22_we0;
reg   [4:0] b_copy_23_address0;
reg    b_copy_23_ce0;
reg    b_copy_23_we0;
reg   [4:0] b_copy_24_address0;
reg    b_copy_24_ce0;
reg    b_copy_24_we0;
reg   [4:0] b_copy_25_address0;
reg    b_copy_25_ce0;
reg    b_copy_25_we0;
reg   [4:0] b_copy_26_address0;
reg    b_copy_26_ce0;
reg    b_copy_26_we0;
reg   [4:0] b_copy_27_address0;
reg    b_copy_27_ce0;
reg    b_copy_27_we0;
reg   [4:0] b_copy_28_address0;
reg    b_copy_28_ce0;
reg    b_copy_28_we0;
reg   [4:0] b_copy_29_address0;
reg    b_copy_29_ce0;
reg    b_copy_29_we0;
reg   [4:0] b_copy_30_address0;
reg    b_copy_30_ce0;
reg    b_copy_30_we0;
reg   [4:0] b_copy_31_address0;
reg    b_copy_31_ce0;
reg    b_copy_31_we0;
reg   [10:0] indvar_flatten_phi_fu_1546_p4;
reg   [5:0] i_phi_fu_1557_p4;
reg   [5:0] j_phi_fu_1568_p4;
wire   [63:0] tmp_4_fu_1667_p1;
wire   [63:0] tmp_7_fu_1684_p3;
wire   [63:0] tmp_39_cast_fu_1703_p1;
wire   [63:0] tmp_10_fu_1714_p3;
wire   [63:0] tmp_39_fu_1724_p3;
wire   [63:0] tmp_12_fu_1743_p3;
wire   [63:0] tmp_41_cast_fu_1767_p1;
wire   [63:0] tmp_14_fu_1784_p3;
wire   [63:0] tmp_41_fu_1818_p3;
wire   [63:0] tmp_16_fu_1848_p3;
wire   [63:0] tmp_43_cast_fu_1887_p1;
wire   [63:0] tmp_18_fu_1914_p3;
wire   [63:0] tmp_43_fu_1948_p3;
wire   [63:0] tmp_20_fu_1978_p3;
wire   [63:0] tmp_45_cast_fu_2021_p1;
wire   [63:0] tmp_22_fu_2048_p3;
wire   [63:0] tmp_45_fu_2082_p3;
wire   [63:0] tmp_24_fu_2112_p3;
wire   [63:0] tmp_47_cast_fu_2151_p1;
wire   [63:0] tmp_26_fu_2178_p3;
wire   [63:0] tmp_47_fu_2212_p3;
wire   [63:0] tmp_28_fu_2242_p3;
wire   [63:0] tmp_49_cast_fu_2281_p1;
wire   [63:0] tmp_30_fu_2316_p3;
wire   [63:0] tmp_49_fu_2350_p3;
wire   [63:0] tmp_32_fu_2380_p3;
wire   [63:0] tmp_51_cast_fu_2417_p1;
wire   [63:0] tmp_34_fu_2462_p3;
wire   [63:0] tmp_50_fu_2496_p3;
wire   [63:0] tmp_36_fu_2526_p3;
wire   [63:0] tmp_53_cast_fu_2569_p1;
wire   [63:0] tmp_54_cast_fu_2867_p1;
reg   [31:0] a_row_0_2_fu_138;
reg   [31:0] a_row_1_2_fu_142;
reg   [31:0] a_row_2_2_fu_146;
reg   [31:0] a_row_3_2_fu_150;
reg   [31:0] a_row_4_2_fu_154;
reg   [31:0] a_row_5_2_fu_158;
reg   [31:0] a_row_6_2_fu_162;
reg   [31:0] a_row_7_2_fu_166;
reg   [31:0] a_row_8_2_fu_170;
reg   [31:0] a_row_9_2_fu_174;
reg   [31:0] a_row_10_2_fu_178;
reg   [31:0] a_row_11_2_fu_182;
reg   [31:0] a_row_12_2_fu_186;
reg   [31:0] a_row_13_2_fu_190;
reg   [31:0] a_row_14_2_fu_194;
reg   [31:0] a_row_15_2_fu_198;
reg   [31:0] a_row_16_2_fu_202;
reg   [31:0] a_row_17_2_fu_206;
reg   [31:0] a_row_18_2_fu_210;
reg   [31:0] a_row_19_2_fu_214;
reg   [31:0] a_row_20_2_fu_218;
reg   [31:0] a_row_21_2_fu_222;
reg   [31:0] a_row_22_2_fu_226;
reg   [31:0] a_row_23_2_fu_230;
reg   [31:0] a_row_24_2_fu_234;
reg   [31:0] a_row_25_2_fu_238;
reg   [31:0] a_row_26_2_fu_242;
reg   [31:0] a_row_27_2_fu_246;
reg   [31:0] a_row_28_2_fu_250;
reg   [31:0] a_row_29_2_fu_254;
reg   [31:0] a_row_30_2_fu_258;
reg   [31:0] a_row_31_2_fu_262;
reg   [31:0] a_0_Addr_A_orig;
reg   [31:0] a_1_Addr_A_orig;
reg   [31:0] b_0_Addr_A_orig;
reg   [31:0] b_1_Addr_A_orig;
wire   [31:0] c_Addr_A_orig;
wire   [0:0] exitcond_fu_1617_p2;
wire   [5:0] i_1_fu_1611_p2;
wire   [0:0] tmp_mid1_fu_1631_p2;
wire   [0:0] tmp_fu_1637_p2;
wire   [9:0] tmp_5_fu_1679_p2;
wire   [6:0] tmp_6_cast_fu_1694_p1;
wire   [6:0] tmp_38_fu_1697_p2;
wire   [9:0] tmp_8_fu_1709_p2;
wire   [9:0] tmp_11_fu_1738_p2;
wire   [7:0] tmp_40_fu_1761_p2;
wire   [9:0] tmp_13_fu_1779_p2;
wire  signed [31:0] grp_fu_1827_p0;
wire  signed [31:0] grp_fu_1832_p0;
wire   [9:0] tmp_15_fu_1843_p2;
wire  signed [31:0] grp_fu_1893_p0;
wire  signed [31:0] grp_fu_1898_p0;
wire   [9:0] tmp_17_fu_1909_p2;
wire  signed [31:0] grp_fu_1957_p0;
wire  signed [31:0] grp_fu_1962_p0;
wire   [9:0] tmp_19_fu_1973_p2;
wire   [8:0] tmp_44_fu_2015_p2;
wire  signed [31:0] grp_fu_2027_p0;
wire  signed [31:0] grp_fu_2032_p0;
wire   [9:0] tmp_21_fu_2043_p2;
wire  signed [31:0] grp_fu_2091_p0;
wire  signed [31:0] grp_fu_2096_p0;
wire   [9:0] tmp_23_fu_2107_p2;
wire   [8:0] tmp_46_fu_2146_p2;
wire  signed [31:0] grp_fu_2157_p0;
wire  signed [31:0] grp_fu_2162_p0;
wire   [9:0] tmp_25_fu_2173_p2;
wire  signed [31:0] grp_fu_2221_p0;
wire  signed [31:0] grp_fu_2226_p0;
wire   [9:0] tmp_27_fu_2237_p2;
wire   [8:0] tmp_48_fu_2276_p2;
wire  signed [31:0] grp_fu_2287_p0;
wire  signed [31:0] grp_fu_2292_p0;
wire   [9:0] tmp_29_fu_2311_p2;
wire  signed [31:0] grp_fu_2359_p0;
wire  signed [31:0] grp_fu_2364_p0;
wire   [9:0] tmp_31_fu_2375_p2;
wire  signed [8:0] tmp_51_cast1_fu_2414_p1;
wire  signed [31:0] grp_fu_2423_p0;
wire  signed [31:0] grp_fu_2428_p0;
wire   [31:0] tmp5_fu_2433_p2;
wire   [31:0] tmp20_fu_2442_p2;
wire   [9:0] tmp_33_fu_2457_p2;
wire  signed [31:0] grp_fu_2505_p0;
wire  signed [31:0] grp_fu_2510_p0;
wire   [9:0] tmp_35_fu_2521_p2;
wire   [9:0] tmp_6_cast1_fu_2560_p1;
wire   [9:0] tmp_51_fu_2563_p2;
wire  signed [31:0] grp_fu_2575_p0;
wire  signed [31:0] grp_fu_2580_p0;
wire   [10:0] tmp_37_fu_2622_p3;
wire   [11:0] tmp_38_cast_fu_2629_p1;
wire   [11:0] tmp_9_cast_fu_2729_p1;
wire  signed [31:0] grp_fu_2738_p0;
wire  signed [31:0] grp_fu_2743_p0;
wire   [31:0] tmp8_fu_2756_p2;
wire   [31:0] tmp6_fu_2760_p2;
wire   [31:0] tmp23_fu_2770_p2;
wire   [31:0] tmp21_fu_2774_p2;
wire   [31:0] tmp12_fu_2808_p2;
wire   [31:0] tmp27_fu_2817_p2;
wire   [31:0] tmp15_fu_2834_p2;
wire   [31:0] tmp13_fu_2838_p2;
wire   [31:0] tmp9_fu_2843_p2;
wire   [31:0] tmp30_fu_2853_p2;
wire   [31:0] tmp28_fu_2857_p2;
wire   [31:0] tmp16_fu_2871_p2;
wire   [0:0] ap_CS_fsm_state29;
reg   [17:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 18'b1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_0_address0),
    .ce0(b_copy_0_ce0),
    .we0(b_copy_0_we0),
    .d0(b_0_Dout_A),
    .q0(b_copy_0_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_1_address0),
    .ce0(b_copy_1_ce0),
    .we0(b_copy_1_we0),
    .d0(b_0_Dout_A),
    .q0(b_copy_1_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_2_address0),
    .ce0(b_copy_2_ce0),
    .we0(b_copy_2_we0),
    .d0(b_0_Dout_A),
    .q0(b_copy_2_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_3_address0),
    .ce0(b_copy_3_ce0),
    .we0(b_copy_3_we0),
    .d0(b_0_Dout_A),
    .q0(b_copy_3_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_4_address0),
    .ce0(b_copy_4_ce0),
    .we0(b_copy_4_we0),
    .d0(b_0_Dout_A),
    .q0(b_copy_4_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_5_address0),
    .ce0(b_copy_5_ce0),
    .we0(b_copy_5_we0),
    .d0(b_0_Dout_A),
    .q0(b_copy_5_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_6_address0),
    .ce0(b_copy_6_ce0),
    .we0(b_copy_6_we0),
    .d0(b_0_Dout_A),
    .q0(b_copy_6_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_7_address0),
    .ce0(b_copy_7_ce0),
    .we0(b_copy_7_we0),
    .d0(b_0_Dout_A),
    .q0(b_copy_7_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_8_address0),
    .ce0(b_copy_8_ce0),
    .we0(b_copy_8_we0),
    .d0(b_0_Dout_A),
    .q0(b_copy_8_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_9_address0),
    .ce0(b_copy_9_ce0),
    .we0(b_copy_9_we0),
    .d0(b_0_Dout_A),
    .q0(b_copy_9_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_10_address0),
    .ce0(b_copy_10_ce0),
    .we0(b_copy_10_we0),
    .d0(b_0_Dout_A),
    .q0(b_copy_10_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_11_address0),
    .ce0(b_copy_11_ce0),
    .we0(b_copy_11_we0),
    .d0(b_0_Dout_A),
    .q0(b_copy_11_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_12_address0),
    .ce0(b_copy_12_ce0),
    .we0(b_copy_12_we0),
    .d0(b_0_Dout_A),
    .q0(b_copy_12_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_13_address0),
    .ce0(b_copy_13_ce0),
    .we0(b_copy_13_we0),
    .d0(b_0_Dout_A),
    .q0(b_copy_13_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_14_address0),
    .ce0(b_copy_14_ce0),
    .we0(b_copy_14_we0),
    .d0(b_0_Dout_A),
    .q0(b_copy_14_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_15_address0),
    .ce0(b_copy_15_ce0),
    .we0(b_copy_15_we0),
    .d0(b_0_Dout_A),
    .q0(b_copy_15_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_16_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_16_address0),
    .ce0(b_copy_16_ce0),
    .we0(b_copy_16_we0),
    .d0(b_1_Dout_A),
    .q0(b_copy_16_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_17_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_17_address0),
    .ce0(b_copy_17_ce0),
    .we0(b_copy_17_we0),
    .d0(b_1_Dout_A),
    .q0(b_copy_17_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_18_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_18_address0),
    .ce0(b_copy_18_ce0),
    .we0(b_copy_18_we0),
    .d0(b_1_Dout_A),
    .q0(b_copy_18_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_19_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_19_address0),
    .ce0(b_copy_19_ce0),
    .we0(b_copy_19_we0),
    .d0(b_1_Dout_A),
    .q0(b_copy_19_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_20_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_20_address0),
    .ce0(b_copy_20_ce0),
    .we0(b_copy_20_we0),
    .d0(b_1_Dout_A),
    .q0(b_copy_20_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_21_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_21_address0),
    .ce0(b_copy_21_ce0),
    .we0(b_copy_21_we0),
    .d0(b_1_Dout_A),
    .q0(b_copy_21_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_22_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_22_address0),
    .ce0(b_copy_22_ce0),
    .we0(b_copy_22_we0),
    .d0(b_1_Dout_A),
    .q0(b_copy_22_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_23_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_23_address0),
    .ce0(b_copy_23_ce0),
    .we0(b_copy_23_we0),
    .d0(b_1_Dout_A),
    .q0(b_copy_23_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_24_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_24_address0),
    .ce0(b_copy_24_ce0),
    .we0(b_copy_24_we0),
    .d0(b_1_Dout_A),
    .q0(b_copy_24_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_25_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_25_address0),
    .ce0(b_copy_25_ce0),
    .we0(b_copy_25_we0),
    .d0(b_1_Dout_A),
    .q0(b_copy_25_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_26_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_26_address0),
    .ce0(b_copy_26_ce0),
    .we0(b_copy_26_we0),
    .d0(b_1_Dout_A),
    .q0(b_copy_26_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_27_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_27_address0),
    .ce0(b_copy_27_ce0),
    .we0(b_copy_27_we0),
    .d0(b_1_Dout_A),
    .q0(b_copy_27_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_28_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_28_address0),
    .ce0(b_copy_28_ce0),
    .we0(b_copy_28_we0),
    .d0(b_1_Dout_A),
    .q0(b_copy_28_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_29_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_29_address0),
    .ce0(b_copy_29_ce0),
    .we0(b_copy_29_we0),
    .d0(b_1_Dout_A),
    .q0(b_copy_29_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_30_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_30_address0),
    .ce0(b_copy_30_ce0),
    .we0(b_copy_30_we0),
    .d0(b_1_Dout_A),
    .q0(b_copy_30_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_31_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_31_address0),
    .ce0(b_copy_31_ce0),
    .we0(b_copy_31_we0),
    .d0(b_1_Dout_A),
    .q0(b_copy_31_q0)
);

matmul_hw_mul_32scud #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32scud_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1827_p0),
    .din1(b_copy_0_load_reg_3331),
    .ce(1'b1),
    .dout(grp_fu_1827_p2)
);

matmul_hw_mul_32scud #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32scud_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1832_p0),
    .din1(b_copy_16_load_reg_3341),
    .ce(1'b1),
    .dout(grp_fu_1832_p2)
);

matmul_hw_mul_32scud #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32scud_U3(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1893_p0),
    .din1(b_copy_1_load_reg_3381),
    .ce(1'b1),
    .dout(grp_fu_1893_p2)
);

matmul_hw_mul_32scud #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32scud_U4(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1898_p0),
    .din1(b_copy_17_load_reg_3391),
    .ce(1'b1),
    .dout(grp_fu_1898_p2)
);

matmul_hw_mul_32scud #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32scud_U5(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1957_p0),
    .din1(b_copy_2_load_reg_3436),
    .ce(1'b1),
    .dout(grp_fu_1957_p2)
);

matmul_hw_mul_32scud #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32scud_U6(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1962_p0),
    .din1(b_copy_18_load_reg_3446),
    .ce(1'b1),
    .dout(grp_fu_1962_p2)
);

matmul_hw_mul_32scud #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32scud_U7(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2027_p0),
    .din1(b_copy_3_load_reg_3486),
    .ce(1'b1),
    .dout(grp_fu_2027_p2)
);

matmul_hw_mul_32scud #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32scud_U8(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2032_p0),
    .din1(b_copy_19_load_reg_3496),
    .ce(1'b1),
    .dout(grp_fu_2032_p2)
);

matmul_hw_mul_32scud #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32scud_U9(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2091_p0),
    .din1(b_copy_4_load_reg_3542),
    .ce(1'b1),
    .dout(grp_fu_2091_p2)
);

matmul_hw_mul_32scud #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32scud_U10(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2096_p0),
    .din1(b_copy_20_load_reg_3552),
    .ce(1'b1),
    .dout(grp_fu_2096_p2)
);

matmul_hw_mul_32scud #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32scud_U11(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2157_p0),
    .din1(b_copy_5_load_reg_3592),
    .ce(1'b1),
    .dout(grp_fu_2157_p2)
);

matmul_hw_mul_32scud #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32scud_U12(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2162_p0),
    .din1(b_copy_21_load_reg_3602),
    .ce(1'b1),
    .dout(grp_fu_2162_p2)
);

matmul_hw_mul_32scud #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32scud_U13(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2221_p0),
    .din1(b_copy_6_load_reg_3647),
    .ce(1'b1),
    .dout(grp_fu_2221_p2)
);

matmul_hw_mul_32scud #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32scud_U14(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2226_p0),
    .din1(b_copy_22_load_reg_3662),
    .ce(1'b1),
    .dout(grp_fu_2226_p2)
);

matmul_hw_mul_32scud #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32scud_U15(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2287_p0),
    .din1(b_copy_7_load_reg_3707),
    .ce(1'b1),
    .dout(grp_fu_2287_p2)
);

matmul_hw_mul_32scud #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32scud_U16(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2292_p0),
    .din1(b_copy_23_load_reg_3722),
    .ce(1'b1),
    .dout(grp_fu_2292_p2)
);

matmul_hw_mul_32scud #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32scud_U17(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2359_p0),
    .din1(b_copy_8_load_reg_3767),
    .ce(1'b1),
    .dout(grp_fu_2359_p2)
);

matmul_hw_mul_32scud #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32scud_U18(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2364_p0),
    .din1(b_copy_24_load_reg_3782),
    .ce(1'b1),
    .dout(grp_fu_2364_p2)
);

matmul_hw_mul_32scud #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32scud_U19(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2423_p0),
    .din1(b_copy_9_load_reg_3837),
    .ce(1'b1),
    .dout(grp_fu_2423_p2)
);

matmul_hw_mul_32scud #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32scud_U20(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2428_p0),
    .din1(b_copy_25_load_reg_3852),
    .ce(1'b1),
    .dout(grp_fu_2428_p2)
);

matmul_hw_mul_32scud #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32scud_U21(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2505_p0),
    .din1(b_copy_10_load_reg_3897),
    .ce(1'b1),
    .dout(grp_fu_2505_p2)
);

matmul_hw_mul_32scud #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32scud_U22(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2510_p0),
    .din1(b_copy_26_load_reg_3912),
    .ce(1'b1),
    .dout(grp_fu_2510_p2)
);

matmul_hw_mul_32scud #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32scud_U23(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2575_p0),
    .din1(b_copy_11_load_reg_3967),
    .ce(1'b1),
    .dout(grp_fu_2575_p2)
);

matmul_hw_mul_32scud #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32scud_U24(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2580_p0),
    .din1(b_copy_27_load_reg_3982),
    .ce(1'b1),
    .dout(grp_fu_2580_p2)
);

matmul_hw_mul_32scud #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32scud_U25(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2738_p0),
    .din1(b_copy_12_load_reg_4027),
    .ce(1'b1),
    .dout(grp_fu_2738_p2)
);

matmul_hw_mul_32scud #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32scud_U26(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2743_p0),
    .din1(b_copy_28_load_reg_4042),
    .ce(1'b1),
    .dout(grp_fu_2743_p2)
);

matmul_hw_mul_32scud #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32scud_U27(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(a_row_13_1_reg_4097),
    .din1(b_copy_13_load_reg_4117),
    .ce(1'b1),
    .dout(grp_fu_2748_p2)
);

matmul_hw_mul_32scud #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32scud_U28(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(a_row_29_1_reg_4077),
    .din1(b_copy_29_load_reg_4132),
    .ce(1'b1),
    .dout(grp_fu_2752_p2)
);

matmul_hw_mul_32scud #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32scud_U29(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(a_row_14_1_reg_4092),
    .din1(b_copy_14_load_reg_4147),
    .ce(1'b1),
    .dout(grp_fu_2784_p2)
);

matmul_hw_mul_32scud #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32scud_U30(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(a_row_30_1_reg_4072),
    .din1(b_copy_30_load_reg_4162),
    .ce(1'b1),
    .dout(grp_fu_2788_p2)
);

matmul_hw_mul_32scud #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32scud_U31(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(a_row_15_1_reg_4087),
    .din1(b_copy_15_load_reg_4187),
    .ce(1'b1),
    .dout(grp_fu_2792_p2)
);

matmul_hw_mul_32scud #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32scud_U32(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(a_row_31_1_reg_4067),
    .din1(b_copy_31_load_reg_4197),
    .ce(1'b1),
    .dout(grp_fu_2796_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~(1'b0 == exitcond_flatten_fu_1599_p2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((exitcond_flatten_reg_3073 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            ap_enable_reg_pp0_iter1 <= 1'b1;
        end else if ((((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & ~(exitcond_flatten_reg_3073 == 1'b0)))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_3073 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        i_reg_1553 <= tmp_1_mid2_v_reg_3105;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
        i_reg_1553 <= ap_const_lv6_0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_3073 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        indvar_flatten_reg_1542 <= indvar_flatten_next_reg_3077;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
        indvar_flatten_reg_1542 <= ap_const_lv11_0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_3073 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        j_reg_1564 <= j_1_reg_4062;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
        j_reg_1564 <= ap_const_lv6_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3073 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        a_row_0_2_fu_138 <= a_row_0_1_fu_1801_p3;
        a_row_16_2_fu_202 <= a_row_16_1_fu_1794_p3;
        b_copy_17_load_reg_3391 <= b_copy_17_q0;
        b_copy_1_load_reg_3381 <= b_copy_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3073 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        a_row_10_2_fu_178 <= a_row_10_1_fu_2479_p3;
        a_row_26_2_fu_242 <= a_row_26_1_fu_2472_p3;
        b_copy_11_load_reg_3967 <= b_copy_11_q0;
        b_copy_27_load_reg_3982 <= b_copy_27_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3073 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        a_row_11_2_fu_182 <= a_row_11_1_fu_2543_p3;
        a_row_27_2_fu_246 <= a_row_27_1_fu_2536_p3;
        b_copy_12_load_reg_4027 <= b_copy_12_q0;
        b_copy_28_load_reg_4042 <= b_copy_28_q0;
        j_1_reg_4062 <= j_1_fu_2593_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_3073 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        a_row_12_2_fu_186 <= a_row_12_1_fu_2682_p3;
        a_row_13_2_fu_190 <= a_row_13_1_fu_2675_p3;
        a_row_14_2_fu_194 <= a_row_14_1_fu_2668_p3;
        a_row_15_2_fu_198 <= a_row_15_1_fu_2661_p3;
        a_row_28_2_fu_250 <= a_row_28_1_fu_2654_p3;
        a_row_29_2_fu_254 <= a_row_29_1_fu_2647_p3;
        a_row_30_2_fu_258 <= a_row_30_1_fu_2640_p3;
        a_row_31_2_fu_262 <= a_row_31_1_fu_2633_p3;
        b_copy_13_load_reg_4117 <= b_copy_13_q0;
        b_copy_29_load_reg_4132 <= b_copy_29_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_3073 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        a_row_13_1_reg_4097 <= a_row_13_1_fu_2675_p3;
        a_row_14_1_reg_4092 <= a_row_14_1_fu_2668_p3;
        a_row_15_1_reg_4087 <= a_row_15_1_fu_2661_p3;
        a_row_29_1_reg_4077 <= a_row_29_1_fu_2647_p3;
        a_row_30_1_reg_4072 <= a_row_30_1_fu_2640_p3;
        a_row_31_1_reg_4067 <= a_row_31_1_fu_2633_p3;
        tmp_2_22_reg_4127 <= grp_fu_2292_p2;
        tmp_2_7_reg_4112 <= grp_fu_2287_p2;
        tmp_52_reg_4107 <= tmp_52_fu_2732_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3073 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        a_row_17_2_fu_206 <= a_row_17_1_fu_1858_p3;
        a_row_1_2_fu_142 <= a_row_1_1_fu_1865_p3;
        b_copy_18_load_reg_3446 <= b_copy_18_q0;
        b_copy_2_load_reg_3436 <= b_copy_2_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3073 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        a_row_18_2_fu_210 <= a_row_18_1_fu_1924_p3;
        a_row_2_2_fu_146 <= a_row_2_1_fu_1931_p3;
        b_copy_19_load_reg_3496 <= b_copy_19_q0;
        b_copy_3_load_reg_3486 <= b_copy_3_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3073 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        a_row_19_2_fu_214 <= a_row_19_1_fu_1988_p3;
        a_row_3_2_fu_150 <= a_row_3_1_fu_1995_p3;
        b_copy_20_load_reg_3552 <= b_copy_20_q0;
        b_copy_4_load_reg_3542 <= b_copy_4_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3073 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        a_row_20_2_fu_218 <= a_row_20_1_fu_2058_p3;
        a_row_4_2_fu_154 <= a_row_4_1_fu_2065_p3;
        b_copy_21_load_reg_3602 <= b_copy_21_q0;
        b_copy_5_load_reg_3592 <= b_copy_5_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3073 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        a_row_21_2_fu_222 <= a_row_21_1_fu_2122_p3;
        a_row_5_2_fu_158 <= a_row_5_1_fu_2129_p3;
        b_copy_22_load_reg_3662 <= b_copy_22_q0;
        b_copy_6_load_reg_3647 <= b_copy_6_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3073 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        a_row_22_2_fu_226 <= a_row_22_1_fu_2188_p3;
        a_row_6_2_fu_162 <= a_row_6_1_fu_2195_p3;
        b_copy_23_load_reg_3722 <= b_copy_23_q0;
        b_copy_7_load_reg_3707 <= b_copy_7_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3073 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        a_row_23_2_fu_230 <= a_row_23_1_fu_2252_p3;
        a_row_7_2_fu_166 <= a_row_7_1_fu_2259_p3;
        b_copy_24_load_reg_3782 <= b_copy_24_q0;
        b_copy_8_load_reg_3767 <= b_copy_8_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3073 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        a_row_24_2_fu_234 <= a_row_24_1_fu_2326_p3;
        a_row_8_2_fu_170 <= a_row_8_1_fu_2333_p3;
        b_copy_25_load_reg_3852 <= b_copy_25_q0;
        b_copy_9_load_reg_3837 <= b_copy_9_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3073 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        a_row_25_2_fu_238 <= a_row_25_1_fu_2390_p3;
        a_row_9_2_fu_174 <= a_row_9_1_fu_2397_p3;
        b_copy_10_load_reg_3897 <= b_copy_10_q0;
        b_copy_26_load_reg_3912 <= b_copy_26_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_3073 <= exitcond_flatten_reg_3073;
        exitcond_flatten_reg_3073 <= exitcond_flatten_fu_1599_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3073 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        b_copy_0_load_reg_3331 <= b_copy_0_q0;
        b_copy_16_load_reg_3341 <= b_copy_16_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_3073))) begin
        b_copy_14_load_reg_4147 <= b_copy_14_q0;
        b_copy_30_load_reg_4162 <= b_copy_30_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_3073))) begin
        b_copy_15_load_reg_4187 <= b_copy_15_q0;
        b_copy_31_load_reg_4197 <= b_copy_31_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten_next_reg_3077 <= indvar_flatten_next_fu_1605_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == exitcond_flatten_fu_1599_p2))) begin
        j_mid2_reg_3082 <= j_mid2_fu_1623_p3;
        tmp_1_reg_3111[9 : 4] <= tmp_1_fu_1659_p3[9 : 4];
        tmp_mid2_reg_3101 <= tmp_mid2_fu_1643_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3073 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3073 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3073 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage7) & ~(1'b0 == tmp_3_reg_3280)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3073 == 1'b0) & ~(1'b0 == tmp_3_reg_3280) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3073 == 1'b0) & ~(1'b0 == tmp_3_reg_3280) & (1'b1 == ap_CS_fsm_pp0_stage13)))) begin
        reg_1575 <= a_0_Dout_A;
        reg_1579 <= a_1_Dout_A;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3073 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3073 == 1'b0) & ~(1'b0 == tmp_3_reg_3280) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3073 == 1'b0) & ~(1'b0 == tmp_3_reg_3280) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3073 == 1'b0) & ~(1'b0 == tmp_3_reg_3280) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3073 == 1'b0) & ~(1'b0 == tmp_3_reg_3280) & (1'b1 == ap_CS_fsm_pp0_stage14)))) begin
        reg_1583 <= a_0_Dout_A;
        reg_1587 <= a_1_Dout_A;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3073 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3073 == 1'b0) & ~(1'b0 == tmp_3_reg_3280) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3073 == 1'b0) & ~(1'b0 == tmp_3_reg_3280) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3073 == 1'b0) & ~(1'b0 == tmp_3_reg_3280) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3073 == 1'b0) & ~(1'b0 == tmp_3_reg_3280) & (1'b1 == ap_CS_fsm_pp0_stage15)))) begin
        reg_1591 <= a_0_Dout_A;
        reg_1595 <= a_1_Dout_A;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_3073))) begin
        tmp10_reg_4242 <= tmp10_fu_2812_p2;
        tmp25_reg_4247 <= tmp25_fu_2821_p2;
        tmp_2_11_reg_4232 <= grp_fu_2738_p2;
        tmp_2_27_reg_4237 <= grp_fu_2743_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_3073))) begin
        tmp11_reg_4212 <= tmp11_fu_2800_p2;
        tmp26_reg_4217 <= tmp26_fu_2804_p2;
        tmp_2_25_reg_4207 <= grp_fu_2510_p2;
        tmp_2_s_reg_4202 <= grp_fu_2505_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_3073))) begin
        tmp14_reg_4272 <= tmp14_fu_2826_p2;
        tmp29_reg_4277 <= tmp29_fu_2830_p2;
        tmp_2_13_reg_4262 <= grp_fu_2784_p2;
        tmp_2_29_reg_4267 <= grp_fu_2788_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_3073))) begin
        tmp17_reg_4177 <= tmp17_fu_2779_p2;
        tmp2_reg_4172 <= tmp2_fu_2765_p2;
        tmp_2_23_reg_4157 <= grp_fu_2364_p2;
        tmp_2_8_reg_4142 <= grp_fu_2359_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_3073 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        tmp18_reg_3927 <= tmp18_fu_2446_p2;
        tmp3_reg_3922 <= tmp3_fu_2437_p2;
        tmp_2_19_reg_3907 <= grp_fu_2096_p2;
        tmp_2_4_reg_3892 <= grp_fu_2091_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_3073 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        tmp19_reg_3797 <= tmp19_fu_2301_p2;
        tmp4_reg_3792 <= tmp4_fu_2297_p2;
        tmp_2_17_reg_3777 <= grp_fu_1962_p2;
        tmp_2_2_reg_3762 <= grp_fu_1957_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_3073))) begin
        tmp1_reg_4292 <= tmp1_fu_2848_p2;
        tmp24_reg_4297 <= tmp24_fu_2862_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_3073 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        tmp22_reg_4057 <= tmp22_fu_2589_p2;
        tmp7_reg_4052 <= tmp7_fu_2585_p2;
        tmp_2_21_reg_4037 <= grp_fu_2226_p2;
        tmp_2_6_reg_4022 <= grp_fu_2221_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == exitcond_flatten_fu_1599_p2))) begin
        tmp_1_mid2_v_reg_3105 <= tmp_1_mid2_v_fu_1651_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_3073))) begin
        tmp_2_10_reg_4222 <= grp_fu_2575_p2;
        tmp_2_26_reg_4227 <= grp_fu_2580_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_3073))) begin
        tmp_2_12_reg_4252 <= grp_fu_2748_p2;
        tmp_2_28_reg_4257 <= grp_fu_2752_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_3073))) begin
        tmp_2_14_reg_4282 <= grp_fu_2792_p2;
        tmp_2_30_reg_4287 <= grp_fu_2796_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_3073 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        tmp_2_15_reg_3657 <= grp_fu_1832_p2;
        tmp_s_reg_3642 <= grp_fu_1827_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_3073 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        tmp_2_16_reg_3717 <= grp_fu_1898_p2;
        tmp_2_1_reg_3702 <= grp_fu_1893_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_3073 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        tmp_2_18_reg_3847 <= grp_fu_2032_p2;
        tmp_2_3_reg_3832 <= grp_fu_2027_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_3073 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        tmp_2_20_reg_3977 <= grp_fu_2162_p2;
        tmp_2_5_reg_3962 <= grp_fu_2157_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_3073))) begin
        tmp_2_24_reg_4192 <= grp_fu_2428_p2;
        tmp_2_9_reg_4182 <= grp_fu_2423_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_3073 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        tmp_3_reg_3280 <= tmp_3_fu_1753_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_3073 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage5) & ~(1'b0 == tmp_mid2_reg_3101))) begin
        tmp_42_reg_3421 <= tmp_42_fu_1882_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_3073 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage7) & ~(1'b0 == tmp_mid2_reg_3101))) begin
        tmp_6_cast2_reg_3526[5 : 0] <= tmp_6_cast2_fu_2012_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_3073 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3) & ~(1'b0 == tmp_mid2_reg_3101))) begin
        tmp_6_cast36_cast_reg_3316[5 : 0] <= tmp_6_cast36_cast_fu_1758_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == exitcond_flatten_fu_1599_p2) & ~(1'b0 == tmp_mid2_fu_1643_p3))) begin
        tmp_6_reg_3140[5 : 0] <= tmp_6_fu_1673_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_3073 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        tmp_9_reg_3226[5 : 0] <= tmp_9_fu_1733_p1[5 : 0];
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage15)) begin
            a_0_Addr_A_orig = tmp_36_fu_2526_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage14)) begin
            a_0_Addr_A_orig = tmp_34_fu_2462_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage13)) begin
            a_0_Addr_A_orig = tmp_32_fu_2380_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage12)) begin
            a_0_Addr_A_orig = tmp_30_fu_2316_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage11)) begin
            a_0_Addr_A_orig = tmp_28_fu_2242_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage10)) begin
            a_0_Addr_A_orig = tmp_26_fu_2178_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage9)) begin
            a_0_Addr_A_orig = tmp_24_fu_2112_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage8)) begin
            a_0_Addr_A_orig = tmp_22_fu_2048_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            a_0_Addr_A_orig = tmp_20_fu_1978_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            a_0_Addr_A_orig = tmp_18_fu_1914_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            a_0_Addr_A_orig = tmp_16_fu_1848_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            a_0_Addr_A_orig = tmp_14_fu_1784_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            a_0_Addr_A_orig = tmp_12_fu_1743_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            a_0_Addr_A_orig = tmp_10_fu_1714_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            a_0_Addr_A_orig = tmp_7_fu_1684_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            a_0_Addr_A_orig = tmp_4_fu_1667_p1;
        end else begin
            a_0_Addr_A_orig = 'bx;
        end
    end else begin
        a_0_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        a_0_EN_A = 1'b1;
    end else begin
        a_0_EN_A = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage15)) begin
            a_1_Addr_A_orig = tmp_36_fu_2526_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage14)) begin
            a_1_Addr_A_orig = tmp_34_fu_2462_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage13)) begin
            a_1_Addr_A_orig = tmp_32_fu_2380_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage12)) begin
            a_1_Addr_A_orig = tmp_30_fu_2316_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage11)) begin
            a_1_Addr_A_orig = tmp_28_fu_2242_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage10)) begin
            a_1_Addr_A_orig = tmp_26_fu_2178_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage9)) begin
            a_1_Addr_A_orig = tmp_24_fu_2112_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage8)) begin
            a_1_Addr_A_orig = tmp_22_fu_2048_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            a_1_Addr_A_orig = tmp_20_fu_1978_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            a_1_Addr_A_orig = tmp_18_fu_1914_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            a_1_Addr_A_orig = tmp_16_fu_1848_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            a_1_Addr_A_orig = tmp_14_fu_1784_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            a_1_Addr_A_orig = tmp_12_fu_1743_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            a_1_Addr_A_orig = tmp_10_fu_1714_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            a_1_Addr_A_orig = tmp_7_fu_1684_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            a_1_Addr_A_orig = tmp_4_fu_1667_p1;
        end else begin
            a_1_Addr_A_orig = 'bx;
        end
    end else begin
        a_1_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        a_1_EN_A = 1'b1;
    end else begin
        a_1_EN_A = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (ap_CS_fsm_state1 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage15)) begin
            b_0_Addr_A_orig = tmp_53_cast_fu_2569_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage14)) begin
            b_0_Addr_A_orig = tmp_50_fu_2496_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage13)) begin
            b_0_Addr_A_orig = tmp_51_cast_fu_2417_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage12)) begin
            b_0_Addr_A_orig = tmp_49_fu_2350_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage11)) begin
            b_0_Addr_A_orig = tmp_49_cast_fu_2281_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage10)) begin
            b_0_Addr_A_orig = tmp_47_fu_2212_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage9)) begin
            b_0_Addr_A_orig = tmp_47_cast_fu_2151_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage8)) begin
            b_0_Addr_A_orig = tmp_45_fu_2082_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            b_0_Addr_A_orig = tmp_45_cast_fu_2021_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            b_0_Addr_A_orig = tmp_43_fu_1948_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            b_0_Addr_A_orig = tmp_43_cast_fu_1887_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            b_0_Addr_A_orig = tmp_41_fu_1818_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            b_0_Addr_A_orig = tmp_41_cast_fu_1767_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            b_0_Addr_A_orig = tmp_39_fu_1724_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            b_0_Addr_A_orig = tmp_39_cast_fu_1703_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            b_0_Addr_A_orig = tmp_6_fu_1673_p1;
        end else begin
            b_0_Addr_A_orig = 'bx;
        end
    end else begin
        b_0_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        b_0_EN_A = 1'b1;
    end else begin
        b_0_EN_A = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage15)) begin
            b_1_Addr_A_orig = tmp_53_cast_fu_2569_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage14)) begin
            b_1_Addr_A_orig = tmp_50_fu_2496_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage13)) begin
            b_1_Addr_A_orig = tmp_51_cast_fu_2417_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage12)) begin
            b_1_Addr_A_orig = tmp_49_fu_2350_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage11)) begin
            b_1_Addr_A_orig = tmp_49_cast_fu_2281_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage10)) begin
            b_1_Addr_A_orig = tmp_47_fu_2212_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage9)) begin
            b_1_Addr_A_orig = tmp_47_cast_fu_2151_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage8)) begin
            b_1_Addr_A_orig = tmp_45_fu_2082_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            b_1_Addr_A_orig = tmp_45_cast_fu_2021_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            b_1_Addr_A_orig = tmp_43_fu_1948_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            b_1_Addr_A_orig = tmp_43_cast_fu_1887_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            b_1_Addr_A_orig = tmp_41_fu_1818_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            b_1_Addr_A_orig = tmp_41_cast_fu_1767_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            b_1_Addr_A_orig = tmp_39_fu_1724_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            b_1_Addr_A_orig = tmp_39_cast_fu_1703_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            b_1_Addr_A_orig = tmp_6_fu_1673_p1;
        end else begin
            b_1_Addr_A_orig = 'bx;
        end
    end else begin
        b_1_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        b_1_EN_A = 1'b1;
    end else begin
        b_1_EN_A = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            b_copy_0_address0 = tmp_9_fu_1733_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            b_copy_0_address0 = tmp_6_reg_3140;
        end else begin
            b_copy_0_address0 = 'bx;
        end
    end else begin
        b_copy_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        b_copy_0_ce0 = 1'b1;
    end else begin
        b_copy_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3073 == 1'b0) & ~(1'b0 == tmp_mid2_reg_3101))) begin
        b_copy_0_we0 = 1'b1;
    end else begin
        b_copy_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage12)) begin
            b_copy_10_address0 = tmp_9_reg_3226;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage11)) begin
            b_copy_10_address0 = tmp_6_reg_3140;
        end else begin
            b_copy_10_address0 = 'bx;
        end
    end else begin
        b_copy_10_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage12)))) begin
        b_copy_10_ce0 = 1'b1;
    end else begin
        b_copy_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3073 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage11) & ~(1'b0 == tmp_mid2_reg_3101))) begin
        b_copy_10_we0 = 1'b1;
    end else begin
        b_copy_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage13)) begin
            b_copy_11_address0 = tmp_9_reg_3226;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage12)) begin
            b_copy_11_address0 = tmp_6_reg_3140;
        end else begin
            b_copy_11_address0 = 'bx;
        end
    end else begin
        b_copy_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage12)))) begin
        b_copy_11_ce0 = 1'b1;
    end else begin
        b_copy_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3073 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage12) & ~(1'b0 == tmp_mid2_reg_3101))) begin
        b_copy_11_we0 = 1'b1;
    end else begin
        b_copy_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage14)) begin
            b_copy_12_address0 = tmp_9_reg_3226;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage13)) begin
            b_copy_12_address0 = tmp_6_reg_3140;
        end else begin
            b_copy_12_address0 = 'bx;
        end
    end else begin
        b_copy_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage14)))) begin
        b_copy_12_ce0 = 1'b1;
    end else begin
        b_copy_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3073 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage13) & ~(1'b0 == tmp_mid2_reg_3101))) begin
        b_copy_12_we0 = 1'b1;
    end else begin
        b_copy_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage15)) begin
            b_copy_13_address0 = tmp_9_reg_3226;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage14)) begin
            b_copy_13_address0 = tmp_6_reg_3140;
        end else begin
            b_copy_13_address0 = 'bx;
        end
    end else begin
        b_copy_13_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage15)))) begin
        b_copy_13_ce0 = 1'b1;
    end else begin
        b_copy_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3073 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage14) & ~(1'b0 == tmp_mid2_reg_3101))) begin
        b_copy_13_we0 = 1'b1;
    end else begin
        b_copy_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        b_copy_14_address0 = tmp_9_reg_3226;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        b_copy_14_address0 = tmp_6_reg_3140;
    end else begin
        b_copy_14_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1)))) begin
        b_copy_14_ce0 = 1'b1;
    end else begin
        b_copy_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3073 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage15) & ~(1'b0 == tmp_mid2_reg_3101))) begin
        b_copy_14_we0 = 1'b1;
    end else begin
        b_copy_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter1)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            b_copy_15_address0 = tmp_9_reg_3226;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            b_copy_15_address0 = tmp_6_reg_3140;
        end else begin
            b_copy_15_address0 = 'bx;
        end
    end else begin
        b_copy_15_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1)))) begin
        b_copy_15_ce0 = 1'b1;
    end else begin
        b_copy_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~(1'b0 == tmp_mid2_reg_3101) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        b_copy_15_we0 = 1'b1;
    end else begin
        b_copy_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            b_copy_16_address0 = tmp_9_fu_1733_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            b_copy_16_address0 = tmp_6_reg_3140;
        end else begin
            b_copy_16_address0 = 'bx;
        end
    end else begin
        b_copy_16_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        b_copy_16_ce0 = 1'b1;
    end else begin
        b_copy_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3073 == 1'b0) & ~(1'b0 == tmp_mid2_reg_3101))) begin
        b_copy_16_we0 = 1'b1;
    end else begin
        b_copy_16_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            b_copy_17_address0 = tmp_9_reg_3226;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            b_copy_17_address0 = tmp_6_reg_3140;
        end else begin
            b_copy_17_address0 = 'bx;
        end
    end else begin
        b_copy_17_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        b_copy_17_ce0 = 1'b1;
    end else begin
        b_copy_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3073 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage2) & ~(1'b0 == tmp_mid2_reg_3101))) begin
        b_copy_17_we0 = 1'b1;
    end else begin
        b_copy_17_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            b_copy_18_address0 = tmp_9_reg_3226;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            b_copy_18_address0 = tmp_6_reg_3140;
        end else begin
            b_copy_18_address0 = 'bx;
        end
    end else begin
        b_copy_18_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        b_copy_18_ce0 = 1'b1;
    end else begin
        b_copy_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3073 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3) & ~(1'b0 == tmp_mid2_reg_3101))) begin
        b_copy_18_we0 = 1'b1;
    end else begin
        b_copy_18_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            b_copy_19_address0 = tmp_9_reg_3226;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            b_copy_19_address0 = tmp_6_reg_3140;
        end else begin
            b_copy_19_address0 = 'bx;
        end
    end else begin
        b_copy_19_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        b_copy_19_ce0 = 1'b1;
    end else begin
        b_copy_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3073 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage4) & ~(1'b0 == tmp_mid2_reg_3101))) begin
        b_copy_19_we0 = 1'b1;
    end else begin
        b_copy_19_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            b_copy_1_address0 = tmp_9_reg_3226;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            b_copy_1_address0 = tmp_6_reg_3140;
        end else begin
            b_copy_1_address0 = 'bx;
        end
    end else begin
        b_copy_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        b_copy_1_ce0 = 1'b1;
    end else begin
        b_copy_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3073 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage2) & ~(1'b0 == tmp_mid2_reg_3101))) begin
        b_copy_1_we0 = 1'b1;
    end else begin
        b_copy_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            b_copy_20_address0 = tmp_9_reg_3226;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            b_copy_20_address0 = tmp_6_reg_3140;
        end else begin
            b_copy_20_address0 = 'bx;
        end
    end else begin
        b_copy_20_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        b_copy_20_ce0 = 1'b1;
    end else begin
        b_copy_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3073 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage5) & ~(1'b0 == tmp_mid2_reg_3101))) begin
        b_copy_20_we0 = 1'b1;
    end else begin
        b_copy_20_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            b_copy_21_address0 = tmp_9_reg_3226;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            b_copy_21_address0 = tmp_6_reg_3140;
        end else begin
            b_copy_21_address0 = 'bx;
        end
    end else begin
        b_copy_21_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        b_copy_21_ce0 = 1'b1;
    end else begin
        b_copy_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3073 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage6) & ~(1'b0 == tmp_mid2_reg_3101))) begin
        b_copy_21_we0 = 1'b1;
    end else begin
        b_copy_21_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage8)) begin
            b_copy_22_address0 = tmp_9_reg_3226;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            b_copy_22_address0 = tmp_6_reg_3140;
        end else begin
            b_copy_22_address0 = 'bx;
        end
    end else begin
        b_copy_22_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        b_copy_22_ce0 = 1'b1;
    end else begin
        b_copy_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3073 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage7) & ~(1'b0 == tmp_mid2_reg_3101))) begin
        b_copy_22_we0 = 1'b1;
    end else begin
        b_copy_22_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage9)) begin
            b_copy_23_address0 = tmp_9_reg_3226;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage8)) begin
            b_copy_23_address0 = tmp_6_reg_3140;
        end else begin
            b_copy_23_address0 = 'bx;
        end
    end else begin
        b_copy_23_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage9)))) begin
        b_copy_23_ce0 = 1'b1;
    end else begin
        b_copy_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3073 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage8) & ~(1'b0 == tmp_mid2_reg_3101))) begin
        b_copy_23_we0 = 1'b1;
    end else begin
        b_copy_23_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage10)) begin
            b_copy_24_address0 = tmp_9_reg_3226;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage9)) begin
            b_copy_24_address0 = tmp_6_reg_3140;
        end else begin
            b_copy_24_address0 = 'bx;
        end
    end else begin
        b_copy_24_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage9)))) begin
        b_copy_24_ce0 = 1'b1;
    end else begin
        b_copy_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3073 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage9) & ~(1'b0 == tmp_mid2_reg_3101))) begin
        b_copy_24_we0 = 1'b1;
    end else begin
        b_copy_24_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage11)) begin
            b_copy_25_address0 = tmp_9_reg_3226;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage10)) begin
            b_copy_25_address0 = tmp_6_reg_3140;
        end else begin
            b_copy_25_address0 = 'bx;
        end
    end else begin
        b_copy_25_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage11)))) begin
        b_copy_25_ce0 = 1'b1;
    end else begin
        b_copy_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3073 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage10) & ~(1'b0 == tmp_mid2_reg_3101))) begin
        b_copy_25_we0 = 1'b1;
    end else begin
        b_copy_25_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage12)) begin
            b_copy_26_address0 = tmp_9_reg_3226;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage11)) begin
            b_copy_26_address0 = tmp_6_reg_3140;
        end else begin
            b_copy_26_address0 = 'bx;
        end
    end else begin
        b_copy_26_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage12)))) begin
        b_copy_26_ce0 = 1'b1;
    end else begin
        b_copy_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3073 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage11) & ~(1'b0 == tmp_mid2_reg_3101))) begin
        b_copy_26_we0 = 1'b1;
    end else begin
        b_copy_26_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage13)) begin
            b_copy_27_address0 = tmp_9_reg_3226;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage12)) begin
            b_copy_27_address0 = tmp_6_reg_3140;
        end else begin
            b_copy_27_address0 = 'bx;
        end
    end else begin
        b_copy_27_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage12)))) begin
        b_copy_27_ce0 = 1'b1;
    end else begin
        b_copy_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3073 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage12) & ~(1'b0 == tmp_mid2_reg_3101))) begin
        b_copy_27_we0 = 1'b1;
    end else begin
        b_copy_27_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage14)) begin
            b_copy_28_address0 = tmp_9_reg_3226;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage13)) begin
            b_copy_28_address0 = tmp_6_reg_3140;
        end else begin
            b_copy_28_address0 = 'bx;
        end
    end else begin
        b_copy_28_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage14)))) begin
        b_copy_28_ce0 = 1'b1;
    end else begin
        b_copy_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3073 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage13) & ~(1'b0 == tmp_mid2_reg_3101))) begin
        b_copy_28_we0 = 1'b1;
    end else begin
        b_copy_28_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage15)) begin
            b_copy_29_address0 = tmp_9_reg_3226;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage14)) begin
            b_copy_29_address0 = tmp_6_reg_3140;
        end else begin
            b_copy_29_address0 = 'bx;
        end
    end else begin
        b_copy_29_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage15)))) begin
        b_copy_29_ce0 = 1'b1;
    end else begin
        b_copy_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3073 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage14) & ~(1'b0 == tmp_mid2_reg_3101))) begin
        b_copy_29_we0 = 1'b1;
    end else begin
        b_copy_29_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            b_copy_2_address0 = tmp_9_reg_3226;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            b_copy_2_address0 = tmp_6_reg_3140;
        end else begin
            b_copy_2_address0 = 'bx;
        end
    end else begin
        b_copy_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        b_copy_2_ce0 = 1'b1;
    end else begin
        b_copy_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3073 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3) & ~(1'b0 == tmp_mid2_reg_3101))) begin
        b_copy_2_we0 = 1'b1;
    end else begin
        b_copy_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        b_copy_30_address0 = tmp_9_reg_3226;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        b_copy_30_address0 = tmp_6_reg_3140;
    end else begin
        b_copy_30_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1)))) begin
        b_copy_30_ce0 = 1'b1;
    end else begin
        b_copy_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3073 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage15) & ~(1'b0 == tmp_mid2_reg_3101))) begin
        b_copy_30_we0 = 1'b1;
    end else begin
        b_copy_30_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter1)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            b_copy_31_address0 = tmp_9_reg_3226;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            b_copy_31_address0 = tmp_6_reg_3140;
        end else begin
            b_copy_31_address0 = 'bx;
        end
    end else begin
        b_copy_31_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1)))) begin
        b_copy_31_ce0 = 1'b1;
    end else begin
        b_copy_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~(1'b0 == tmp_mid2_reg_3101) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        b_copy_31_we0 = 1'b1;
    end else begin
        b_copy_31_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            b_copy_3_address0 = tmp_9_reg_3226;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            b_copy_3_address0 = tmp_6_reg_3140;
        end else begin
            b_copy_3_address0 = 'bx;
        end
    end else begin
        b_copy_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        b_copy_3_ce0 = 1'b1;
    end else begin
        b_copy_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3073 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage4) & ~(1'b0 == tmp_mid2_reg_3101))) begin
        b_copy_3_we0 = 1'b1;
    end else begin
        b_copy_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            b_copy_4_address0 = tmp_9_reg_3226;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            b_copy_4_address0 = tmp_6_reg_3140;
        end else begin
            b_copy_4_address0 = 'bx;
        end
    end else begin
        b_copy_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        b_copy_4_ce0 = 1'b1;
    end else begin
        b_copy_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3073 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage5) & ~(1'b0 == tmp_mid2_reg_3101))) begin
        b_copy_4_we0 = 1'b1;
    end else begin
        b_copy_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            b_copy_5_address0 = tmp_9_reg_3226;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            b_copy_5_address0 = tmp_6_reg_3140;
        end else begin
            b_copy_5_address0 = 'bx;
        end
    end else begin
        b_copy_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        b_copy_5_ce0 = 1'b1;
    end else begin
        b_copy_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3073 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage6) & ~(1'b0 == tmp_mid2_reg_3101))) begin
        b_copy_5_we0 = 1'b1;
    end else begin
        b_copy_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage8)) begin
            b_copy_6_address0 = tmp_9_reg_3226;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            b_copy_6_address0 = tmp_6_reg_3140;
        end else begin
            b_copy_6_address0 = 'bx;
        end
    end else begin
        b_copy_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        b_copy_6_ce0 = 1'b1;
    end else begin
        b_copy_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3073 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage7) & ~(1'b0 == tmp_mid2_reg_3101))) begin
        b_copy_6_we0 = 1'b1;
    end else begin
        b_copy_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage9)) begin
            b_copy_7_address0 = tmp_9_reg_3226;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage8)) begin
            b_copy_7_address0 = tmp_6_reg_3140;
        end else begin
            b_copy_7_address0 = 'bx;
        end
    end else begin
        b_copy_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage9)))) begin
        b_copy_7_ce0 = 1'b1;
    end else begin
        b_copy_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3073 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage8) & ~(1'b0 == tmp_mid2_reg_3101))) begin
        b_copy_7_we0 = 1'b1;
    end else begin
        b_copy_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage10)) begin
            b_copy_8_address0 = tmp_9_reg_3226;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage9)) begin
            b_copy_8_address0 = tmp_6_reg_3140;
        end else begin
            b_copy_8_address0 = 'bx;
        end
    end else begin
        b_copy_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage9)))) begin
        b_copy_8_ce0 = 1'b1;
    end else begin
        b_copy_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3073 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage9) & ~(1'b0 == tmp_mid2_reg_3101))) begin
        b_copy_8_we0 = 1'b1;
    end else begin
        b_copy_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage11)) begin
            b_copy_9_address0 = tmp_9_reg_3226;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage10)) begin
            b_copy_9_address0 = tmp_6_reg_3140;
        end else begin
            b_copy_9_address0 = 'bx;
        end
    end else begin
        b_copy_9_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage11)))) begin
        b_copy_9_ce0 = 1'b1;
    end else begin
        b_copy_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3073 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage10) & ~(1'b0 == tmp_mid2_reg_3101))) begin
        b_copy_9_we0 = 1'b1;
    end else begin
        b_copy_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        c_EN_A = 1'b1;
    end else begin
        c_EN_A = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_3073))) begin
        c_WEN_A = ap_const_lv4_F;
    end else begin
        c_WEN_A = ap_const_lv4_0;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_3073 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        i_phi_fu_1557_p4 = tmp_1_mid2_v_reg_3105;
    end else begin
        i_phi_fu_1557_p4 = i_reg_1553;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_3073 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        indvar_flatten_phi_fu_1546_p4 = indvar_flatten_next_reg_3077;
    end else begin
        indvar_flatten_phi_fu_1546_p4 = indvar_flatten_reg_1542;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_3073 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        j_phi_fu_1568_p4 = j_1_reg_4062;
    end else begin
        j_phi_fu_1568_p4 = j_reg_1564;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (~(ap_start == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((1'b1 == ap_enable_reg_pp0_iter0) & ~(1'b0 == exitcond_flatten_fu_1599_p2) & ~(1'b1 == ap_enable_reg_pp0_iter1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage2;
        end
        ap_ST_fsm_pp0_stage2 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage3;
        end
        ap_ST_fsm_pp0_stage3 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage4;
        end
        ap_ST_fsm_pp0_stage4 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage5;
        end
        ap_ST_fsm_pp0_stage5 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage6;
        end
        ap_ST_fsm_pp0_stage6 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage7;
        end
        ap_ST_fsm_pp0_stage7 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage8;
        end
        ap_ST_fsm_pp0_stage8 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage9;
        end
        ap_ST_fsm_pp0_stage9 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage10;
        end
        ap_ST_fsm_pp0_stage10 : begin
            if (~((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b1 == ap_enable_reg_pp0_iter1) & ~(1'b1 == ap_enable_reg_pp0_iter0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage12;
        end
        ap_ST_fsm_pp0_stage12 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage13;
        end
        ap_ST_fsm_pp0_stage13 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage14;
        end
        ap_ST_fsm_pp0_stage14 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage15;
        end
        ap_ST_fsm_pp0_stage15 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a_0_Addr_A = a_0_Addr_A_orig << ap_const_lv32_2;

assign a_0_Clk_A = ap_clk;

assign a_0_Din_A = ap_const_lv32_0;

assign a_0_Rst_A = ap_rst;

assign a_0_WEN_A = ap_const_lv4_0;

assign a_1_Addr_A = a_1_Addr_A_orig << ap_const_lv32_2;

assign a_1_Clk_A = ap_clk;

assign a_1_Din_A = ap_const_lv32_0;

assign a_1_Rst_A = ap_rst;

assign a_1_WEN_A = ap_const_lv4_0;

assign a_row_0_1_fu_1801_p3 = ((tmp_3_reg_3280[0:0] === 1'b1) ? reg_1575 : a_row_0_2_fu_138);

assign a_row_10_1_fu_2479_p3 = ((tmp_3_reg_3280[0:0] === 1'b1) ? reg_1583 : a_row_10_2_fu_178);

assign a_row_11_1_fu_2543_p3 = ((tmp_3_reg_3280[0:0] === 1'b1) ? reg_1591 : a_row_11_2_fu_182);

assign a_row_12_1_fu_2682_p3 = ((tmp_3_reg_3280[0:0] === 1'b1) ? reg_1575 : a_row_12_2_fu_186);

assign a_row_13_1_fu_2675_p3 = ((tmp_3_reg_3280[0:0] === 1'b1) ? reg_1583 : a_row_13_2_fu_190);

assign a_row_14_1_fu_2668_p3 = ((tmp_3_reg_3280[0:0] === 1'b1) ? reg_1591 : a_row_14_2_fu_194);

assign a_row_15_1_fu_2661_p3 = ((tmp_3_reg_3280[0:0] === 1'b1) ? a_0_Dout_A : a_row_15_2_fu_198);

assign a_row_16_1_fu_1794_p3 = ((tmp_3_reg_3280[0:0] === 1'b1) ? reg_1579 : a_row_16_2_fu_202);

assign a_row_17_1_fu_1858_p3 = ((tmp_3_reg_3280[0:0] === 1'b1) ? reg_1587 : a_row_17_2_fu_206);

assign a_row_18_1_fu_1924_p3 = ((tmp_3_reg_3280[0:0] === 1'b1) ? reg_1595 : a_row_18_2_fu_210);

assign a_row_19_1_fu_1988_p3 = ((tmp_3_reg_3280[0:0] === 1'b1) ? reg_1579 : a_row_19_2_fu_214);

assign a_row_1_1_fu_1865_p3 = ((tmp_3_reg_3280[0:0] === 1'b1) ? reg_1583 : a_row_1_2_fu_142);

assign a_row_20_1_fu_2058_p3 = ((tmp_3_reg_3280[0:0] === 1'b1) ? reg_1587 : a_row_20_2_fu_218);

assign a_row_21_1_fu_2122_p3 = ((tmp_3_reg_3280[0:0] === 1'b1) ? reg_1595 : a_row_21_2_fu_222);

assign a_row_22_1_fu_2188_p3 = ((tmp_3_reg_3280[0:0] === 1'b1) ? reg_1579 : a_row_22_2_fu_226);

assign a_row_23_1_fu_2252_p3 = ((tmp_3_reg_3280[0:0] === 1'b1) ? reg_1587 : a_row_23_2_fu_230);

assign a_row_24_1_fu_2326_p3 = ((tmp_3_reg_3280[0:0] === 1'b1) ? reg_1595 : a_row_24_2_fu_234);

assign a_row_25_1_fu_2390_p3 = ((tmp_3_reg_3280[0:0] === 1'b1) ? reg_1579 : a_row_25_2_fu_238);

assign a_row_26_1_fu_2472_p3 = ((tmp_3_reg_3280[0:0] === 1'b1) ? reg_1587 : a_row_26_2_fu_242);

assign a_row_27_1_fu_2536_p3 = ((tmp_3_reg_3280[0:0] === 1'b1) ? reg_1595 : a_row_27_2_fu_246);

assign a_row_28_1_fu_2654_p3 = ((tmp_3_reg_3280[0:0] === 1'b1) ? reg_1579 : a_row_28_2_fu_250);

assign a_row_29_1_fu_2647_p3 = ((tmp_3_reg_3280[0:0] === 1'b1) ? reg_1587 : a_row_29_2_fu_254);

assign a_row_2_1_fu_1931_p3 = ((tmp_3_reg_3280[0:0] === 1'b1) ? reg_1591 : a_row_2_2_fu_146);

assign a_row_30_1_fu_2640_p3 = ((tmp_3_reg_3280[0:0] === 1'b1) ? reg_1595 : a_row_30_2_fu_258);

assign a_row_31_1_fu_2633_p3 = ((tmp_3_reg_3280[0:0] === 1'b1) ? a_1_Dout_A : a_row_31_2_fu_262);

assign a_row_3_1_fu_1995_p3 = ((tmp_3_reg_3280[0:0] === 1'b1) ? reg_1575 : a_row_3_2_fu_150);

assign a_row_4_1_fu_2065_p3 = ((tmp_3_reg_3280[0:0] === 1'b1) ? reg_1583 : a_row_4_2_fu_154);

assign a_row_5_1_fu_2129_p3 = ((tmp_3_reg_3280[0:0] === 1'b1) ? reg_1591 : a_row_5_2_fu_158);

assign a_row_6_1_fu_2195_p3 = ((tmp_3_reg_3280[0:0] === 1'b1) ? reg_1575 : a_row_6_2_fu_162);

assign a_row_7_1_fu_2259_p3 = ((tmp_3_reg_3280[0:0] === 1'b1) ? reg_1583 : a_row_7_2_fu_166);

assign a_row_8_1_fu_2333_p3 = ((tmp_3_reg_3280[0:0] === 1'b1) ? reg_1591 : a_row_8_2_fu_170);

assign a_row_9_1_fu_2397_p3 = ((tmp_3_reg_3280[0:0] === 1'b1) ? reg_1575 : a_row_9_2_fu_174);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[ap_const_lv32_1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[ap_const_lv32_2];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[ap_const_lv32_B];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[ap_const_lv32_C];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[ap_const_lv32_D];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[ap_const_lv32_E];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[ap_const_lv32_F];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[ap_const_lv32_10];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[ap_const_lv32_3];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[ap_const_lv32_4];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[ap_const_lv32_5];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[ap_const_lv32_6];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[ap_const_lv32_7];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[ap_const_lv32_8];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[ap_const_lv32_9];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[ap_const_lv32_A];

assign ap_CS_fsm_state1 = ap_CS_fsm[ap_const_lv32_0];

assign ap_CS_fsm_state29 = ap_CS_fsm[ap_const_lv32_11];

assign b_0_Addr_A = b_0_Addr_A_orig << ap_const_lv32_2;

assign b_0_Clk_A = ap_clk;

assign b_0_Din_A = ap_const_lv32_0;

assign b_0_Rst_A = ap_rst;

assign b_0_WEN_A = ap_const_lv4_0;

assign b_1_Addr_A = b_1_Addr_A_orig << ap_const_lv32_2;

assign b_1_Clk_A = ap_clk;

assign b_1_Din_A = ap_const_lv32_0;

assign b_1_Rst_A = ap_rst;

assign b_1_WEN_A = ap_const_lv4_0;

assign c_Addr_A = c_Addr_A_orig << ap_const_lv32_2;

assign c_Addr_A_orig = tmp_54_cast_fu_2867_p1;

assign c_Clk_A = ap_clk;

assign c_Din_A = (tmp1_reg_4292 + tmp16_fu_2871_p2);

assign c_Rst_A = ap_rst;

assign exitcond_flatten_fu_1599_p2 = ((indvar_flatten_phi_fu_1546_p4 == ap_const_lv11_400) ? 1'b1 : 1'b0);

assign exitcond_fu_1617_p2 = ((j_phi_fu_1568_p4 == ap_const_lv6_20) ? 1'b1 : 1'b0);

assign grp_fu_1827_p0 = ((tmp_3_reg_3280[0:0] === 1'b1) ? reg_1575 : a_row_0_2_fu_138);

assign grp_fu_1832_p0 = ((tmp_3_reg_3280[0:0] === 1'b1) ? reg_1579 : a_row_16_2_fu_202);

assign grp_fu_1893_p0 = ((tmp_3_reg_3280[0:0] === 1'b1) ? reg_1583 : a_row_1_2_fu_142);

assign grp_fu_1898_p0 = ((tmp_3_reg_3280[0:0] === 1'b1) ? reg_1587 : a_row_17_2_fu_206);

assign grp_fu_1957_p0 = ((tmp_3_reg_3280[0:0] === 1'b1) ? reg_1591 : a_row_2_2_fu_146);

assign grp_fu_1962_p0 = ((tmp_3_reg_3280[0:0] === 1'b1) ? reg_1595 : a_row_18_2_fu_210);

assign grp_fu_2027_p0 = ((tmp_3_reg_3280[0:0] === 1'b1) ? reg_1575 : a_row_3_2_fu_150);

assign grp_fu_2032_p0 = ((tmp_3_reg_3280[0:0] === 1'b1) ? reg_1579 : a_row_19_2_fu_214);

assign grp_fu_2091_p0 = ((tmp_3_reg_3280[0:0] === 1'b1) ? reg_1583 : a_row_4_2_fu_154);

assign grp_fu_2096_p0 = ((tmp_3_reg_3280[0:0] === 1'b1) ? reg_1587 : a_row_20_2_fu_218);

assign grp_fu_2157_p0 = ((tmp_3_reg_3280[0:0] === 1'b1) ? reg_1591 : a_row_5_2_fu_158);

assign grp_fu_2162_p0 = ((tmp_3_reg_3280[0:0] === 1'b1) ? reg_1595 : a_row_21_2_fu_222);

assign grp_fu_2221_p0 = ((tmp_3_reg_3280[0:0] === 1'b1) ? reg_1575 : a_row_6_2_fu_162);

assign grp_fu_2226_p0 = ((tmp_3_reg_3280[0:0] === 1'b1) ? reg_1579 : a_row_22_2_fu_226);

assign grp_fu_2287_p0 = ((tmp_3_reg_3280[0:0] === 1'b1) ? reg_1583 : a_row_7_2_fu_166);

assign grp_fu_2292_p0 = ((tmp_3_reg_3280[0:0] === 1'b1) ? reg_1587 : a_row_23_2_fu_230);

assign grp_fu_2359_p0 = ((tmp_3_reg_3280[0:0] === 1'b1) ? reg_1591 : a_row_8_2_fu_170);

assign grp_fu_2364_p0 = ((tmp_3_reg_3280[0:0] === 1'b1) ? reg_1595 : a_row_24_2_fu_234);

assign grp_fu_2423_p0 = ((tmp_3_reg_3280[0:0] === 1'b1) ? reg_1575 : a_row_9_2_fu_174);

assign grp_fu_2428_p0 = ((tmp_3_reg_3280[0:0] === 1'b1) ? reg_1579 : a_row_25_2_fu_238);

assign grp_fu_2505_p0 = ((tmp_3_reg_3280[0:0] === 1'b1) ? reg_1583 : a_row_10_2_fu_178);

assign grp_fu_2510_p0 = ((tmp_3_reg_3280[0:0] === 1'b1) ? reg_1587 : a_row_26_2_fu_242);

assign grp_fu_2575_p0 = ((tmp_3_reg_3280[0:0] === 1'b1) ? reg_1591 : a_row_11_2_fu_182);

assign grp_fu_2580_p0 = ((tmp_3_reg_3280[0:0] === 1'b1) ? reg_1595 : a_row_27_2_fu_246);

assign grp_fu_2738_p0 = ((tmp_3_reg_3280[0:0] === 1'b1) ? reg_1575 : a_row_12_2_fu_186);

assign grp_fu_2743_p0 = ((tmp_3_reg_3280[0:0] === 1'b1) ? reg_1579 : a_row_28_2_fu_250);

assign i_1_fu_1611_p2 = (i_phi_fu_1557_p4 + ap_const_lv6_1);

assign indvar_flatten_next_fu_1605_p2 = (indvar_flatten_phi_fu_1546_p4 + ap_const_lv11_1);

assign j_1_fu_2593_p2 = (j_mid2_reg_3082 + ap_const_lv6_1);

assign j_mid2_fu_1623_p3 = ((exitcond_fu_1617_p2[0:0] === 1'b1) ? ap_const_lv6_0 : j_phi_fu_1568_p4);

assign tmp10_fu_2812_p2 = (tmp11_reg_4212 + tmp12_fu_2808_p2);

assign tmp11_fu_2800_p2 = (tmp_2_9_reg_4182 + tmp_2_8_reg_4142);

assign tmp12_fu_2808_p2 = (tmp_2_10_reg_4222 + tmp_2_s_reg_4202);

assign tmp13_fu_2838_p2 = (tmp14_reg_4272 + tmp15_fu_2834_p2);

assign tmp14_fu_2826_p2 = (tmp_2_12_reg_4252 + tmp_2_11_reg_4232);

assign tmp15_fu_2834_p2 = (tmp_2_14_reg_4282 + tmp_2_13_reg_4262);

assign tmp16_fu_2871_p2 = (tmp17_reg_4177 + tmp24_reg_4297);

assign tmp17_fu_2779_p2 = (tmp18_reg_3927 + tmp21_fu_2774_p2);

assign tmp18_fu_2446_p2 = (tmp19_reg_3797 + tmp20_fu_2442_p2);

assign tmp19_fu_2301_p2 = (tmp_2_16_reg_3717 + tmp_2_15_reg_3657);

assign tmp1_fu_2848_p2 = (tmp2_reg_4172 + tmp9_fu_2843_p2);

assign tmp20_fu_2442_p2 = (tmp_2_18_reg_3847 + tmp_2_17_reg_3777);

assign tmp21_fu_2774_p2 = (tmp22_reg_4057 + tmp23_fu_2770_p2);

assign tmp22_fu_2589_p2 = (tmp_2_20_reg_3977 + tmp_2_19_reg_3907);

assign tmp23_fu_2770_p2 = (tmp_2_22_reg_4127 + tmp_2_21_reg_4037);

assign tmp24_fu_2862_p2 = (tmp25_reg_4247 + tmp28_fu_2857_p2);

assign tmp25_fu_2821_p2 = (tmp26_reg_4217 + tmp27_fu_2817_p2);

assign tmp26_fu_2804_p2 = (tmp_2_24_reg_4192 + tmp_2_23_reg_4157);

assign tmp27_fu_2817_p2 = (tmp_2_26_reg_4227 + tmp_2_25_reg_4207);

assign tmp28_fu_2857_p2 = (tmp29_reg_4277 + tmp30_fu_2853_p2);

assign tmp29_fu_2830_p2 = (tmp_2_28_reg_4257 + tmp_2_27_reg_4237);

assign tmp2_fu_2765_p2 = (tmp3_reg_3922 + tmp6_fu_2760_p2);

assign tmp30_fu_2853_p2 = (tmp_2_30_reg_4287 + tmp_2_29_reg_4267);

assign tmp3_fu_2437_p2 = (tmp4_reg_3792 + tmp5_fu_2433_p2);

assign tmp4_fu_2297_p2 = (tmp_2_1_reg_3702 + tmp_s_reg_3642);

assign tmp5_fu_2433_p2 = (tmp_2_3_reg_3832 + tmp_2_2_reg_3762);

assign tmp6_fu_2760_p2 = (tmp7_reg_4052 + tmp8_fu_2756_p2);

assign tmp7_fu_2585_p2 = (tmp_2_5_reg_3962 + tmp_2_4_reg_3892);

assign tmp8_fu_2756_p2 = (tmp_2_7_reg_4112 + tmp_2_6_reg_4022);

assign tmp9_fu_2843_p2 = (tmp10_reg_4242 + tmp13_fu_2838_p2);

assign tmp_10_fu_1714_p3 = {{ap_const_lv54_0}, {tmp_8_fu_1709_p2}};

assign tmp_11_fu_1738_p2 = (tmp_1_reg_3111 | ap_const_lv10_3);

assign tmp_12_fu_1743_p3 = {{ap_const_lv54_0}, {tmp_11_fu_1738_p2}};

assign tmp_13_fu_1779_p2 = (tmp_1_reg_3111 | ap_const_lv10_4);

assign tmp_14_fu_1784_p3 = {{ap_const_lv54_0}, {tmp_13_fu_1779_p2}};

assign tmp_15_fu_1843_p2 = (tmp_1_reg_3111 | ap_const_lv10_5);

assign tmp_16_fu_1848_p3 = {{ap_const_lv54_0}, {tmp_15_fu_1843_p2}};

assign tmp_17_fu_1909_p2 = (tmp_1_reg_3111 | ap_const_lv10_6);

assign tmp_18_fu_1914_p3 = {{ap_const_lv54_0}, {tmp_17_fu_1909_p2}};

assign tmp_19_fu_1973_p2 = (tmp_1_reg_3111 | ap_const_lv10_7);

assign tmp_1_fu_1659_p3 = {{tmp_1_mid2_v_fu_1651_p3}, {ap_const_lv4_0}};

assign tmp_1_mid2_v_fu_1651_p3 = ((exitcond_fu_1617_p2[0:0] === 1'b1) ? i_1_fu_1611_p2 : i_phi_fu_1557_p4);

assign tmp_20_fu_1978_p3 = {{ap_const_lv54_0}, {tmp_19_fu_1973_p2}};

assign tmp_21_fu_2043_p2 = (tmp_1_reg_3111 | ap_const_lv10_8);

assign tmp_22_fu_2048_p3 = {{ap_const_lv54_0}, {tmp_21_fu_2043_p2}};

assign tmp_23_fu_2107_p2 = (tmp_1_reg_3111 | ap_const_lv10_9);

assign tmp_24_fu_2112_p3 = {{ap_const_lv54_0}, {tmp_23_fu_2107_p2}};

assign tmp_25_fu_2173_p2 = (tmp_1_reg_3111 | ap_const_lv10_A);

assign tmp_26_fu_2178_p3 = {{ap_const_lv54_0}, {tmp_25_fu_2173_p2}};

assign tmp_27_fu_2237_p2 = (tmp_1_reg_3111 | ap_const_lv10_B);

assign tmp_28_fu_2242_p3 = {{ap_const_lv54_0}, {tmp_27_fu_2237_p2}};

assign tmp_29_fu_2311_p2 = (tmp_1_reg_3111 | ap_const_lv10_C);

assign tmp_30_fu_2316_p3 = {{ap_const_lv54_0}, {tmp_29_fu_2311_p2}};

assign tmp_31_fu_2375_p2 = (tmp_1_reg_3111 | ap_const_lv10_D);

assign tmp_32_fu_2380_p3 = {{ap_const_lv54_0}, {tmp_31_fu_2375_p2}};

assign tmp_33_fu_2457_p2 = (tmp_1_reg_3111 | ap_const_lv10_E);

assign tmp_34_fu_2462_p3 = {{ap_const_lv54_0}, {tmp_33_fu_2457_p2}};

assign tmp_35_fu_2521_p2 = (tmp_1_reg_3111 | ap_const_lv10_F);

assign tmp_36_fu_2526_p3 = {{ap_const_lv54_0}, {tmp_35_fu_2521_p2}};

assign tmp_37_fu_2622_p3 = {{tmp_1_mid2_v_reg_3105}, {ap_const_lv5_0}};

assign tmp_38_cast_fu_2629_p1 = tmp_37_fu_2622_p3;

assign tmp_38_fu_1697_p2 = (tmp_6_cast_fu_1694_p1 + ap_const_lv7_20);

assign tmp_39_cast_fu_1703_p1 = tmp_38_fu_1697_p2;

assign tmp_39_fu_1724_p3 = {{ap_const_lv58_1}, {j_mid2_reg_3082}};

assign tmp_3_fu_1753_p2 = ((j_mid2_reg_3082 == ap_const_lv6_0) ? 1'b1 : 1'b0);

assign tmp_40_fu_1761_p2 = (tmp_6_cast36_cast_fu_1758_p1 + ap_const_lv8_60);

assign tmp_41_cast_fu_1767_p1 = tmp_40_fu_1761_p2;

assign tmp_41_fu_1818_p3 = {{ap_const_lv58_2}, {j_mid2_reg_3082}};

assign tmp_42_fu_1882_p2 = ($signed(tmp_6_cast36_cast_reg_3316) + $signed(ap_const_lv8_A0));

assign tmp_43_cast_fu_1887_p1 = tmp_42_fu_1882_p2;

assign tmp_43_fu_1948_p3 = {{ap_const_lv58_3}, {j_mid2_reg_3082}};

assign tmp_44_fu_2015_p2 = (tmp_6_cast2_fu_2012_p1 + ap_const_lv9_E0);

assign tmp_45_cast_fu_2021_p1 = tmp_44_fu_2015_p2;

assign tmp_45_fu_2082_p3 = {{ap_const_lv58_4}, {j_mid2_reg_3082}};

assign tmp_46_fu_2146_p2 = ($signed(tmp_6_cast2_reg_3526) + $signed(ap_const_lv9_120));

assign tmp_47_cast_fu_2151_p1 = tmp_46_fu_2146_p2;

assign tmp_47_fu_2212_p3 = {{ap_const_lv58_5}, {j_mid2_reg_3082}};

assign tmp_48_fu_2276_p2 = ($signed(tmp_6_cast2_reg_3526) + $signed(ap_const_lv9_160));

assign tmp_49_cast_fu_2281_p1 = tmp_48_fu_2276_p2;

assign tmp_49_fu_2350_p3 = {{ap_const_lv58_6}, {j_mid2_reg_3082}};

assign tmp_4_fu_1667_p1 = tmp_1_fu_1659_p3;

assign tmp_50_fu_2496_p3 = {{ap_const_lv58_7}, {j_mid2_reg_3082}};

assign tmp_51_cast1_fu_2414_p1 = $signed(tmp_42_reg_3421);

assign tmp_51_cast_fu_2417_p1 = $unsigned(tmp_51_cast1_fu_2414_p1);

assign tmp_51_fu_2563_p2 = (tmp_6_cast1_fu_2560_p1 + ap_const_lv10_1E0);

assign tmp_52_fu_2732_p2 = (tmp_38_cast_fu_2629_p1 + tmp_9_cast_fu_2729_p1);

assign tmp_53_cast_fu_2569_p1 = tmp_51_fu_2563_p2;

assign tmp_54_cast_fu_2867_p1 = tmp_52_reg_4107;

assign tmp_5_fu_1679_p2 = (tmp_1_reg_3111 | ap_const_lv10_1);

assign tmp_6_cast1_fu_2560_p1 = j_mid2_reg_3082;

assign tmp_6_cast2_fu_2012_p1 = j_mid2_reg_3082;

assign tmp_6_cast36_cast_fu_1758_p1 = j_mid2_reg_3082;

assign tmp_6_cast_fu_1694_p1 = j_mid2_reg_3082;

assign tmp_6_fu_1673_p1 = j_mid2_fu_1623_p3;

assign tmp_7_fu_1684_p3 = {{ap_const_lv54_0}, {tmp_5_fu_1679_p2}};

assign tmp_8_fu_1709_p2 = (tmp_1_reg_3111 | ap_const_lv10_2);

assign tmp_9_cast_fu_2729_p1 = j_mid2_reg_3082;

assign tmp_9_fu_1733_p1 = j_mid2_reg_3082;

assign tmp_fu_1637_p2 = ((i_phi_fu_1557_p4 == ap_const_lv6_0) ? 1'b1 : 1'b0);

assign tmp_mid1_fu_1631_p2 = ((i_1_fu_1611_p2 == ap_const_lv6_0) ? 1'b1 : 1'b0);

assign tmp_mid2_fu_1643_p3 = ((exitcond_fu_1617_p2[0:0] === 1'b1) ? tmp_mid1_fu_1631_p2 : tmp_fu_1637_p2);

always @ (posedge ap_clk) begin
    tmp_1_reg_3111[3:0] <= 4'b0000;
    tmp_6_reg_3140[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    tmp_9_reg_3226[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    tmp_6_cast36_cast_reg_3316[7:6] <= 2'b00;
    tmp_6_cast2_reg_3526[8:6] <= 3'b000;
end

endmodule //matmul_hw
