
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.102455                       # Number of seconds simulated
sim_ticks                                102454745000                       # Number of ticks simulated
final_tick                               102454745000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  36592                       # Simulator instruction rate (inst/s)
host_op_rate                                    71140                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              162303500                       # Simulator tick rate (ticks/s)
host_mem_usage                                 690696                       # Number of bytes of host memory used
host_seconds                                   631.25                       # Real time elapsed on the host
sim_insts                                    23098711                       # Number of instructions simulated
sim_ops                                      44907333                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED 102454745000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           55296                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data      1310871040                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total          1310926336                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        55296                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          55296                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks       141120                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total           141120                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              864                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data         20482360                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total             20483224                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          2205                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                2205                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst             539711                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data        12794634743                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total            12795174455                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst        539711                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total            539711                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         1377389                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               1377389                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         1377389                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst            539711                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data       12794634743                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total           12796551843                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 102454745000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  660293                       # Number of BP lookups
system.cpu.branchPred.condPredicted            660293                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              1395                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               643865                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                     252                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                 74                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          643865                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             642530                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             1335                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          402                       # Number of mispredicted indirect branches.
system.cpu.branchPred.tageLongestMatchProviderCorrect       610141                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tageAltMatchProviderCorrect            5                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.bimodalAltMatchProviderCorrect            5                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tageBimodalProviderCorrect        43299                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tageLongestMatchProviderWrong           19                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.tageAltMatchProviderWrong            2                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.bimodalAltMatchProviderWrong            3                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tageBimodalProviderWrong          628                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tageAltMatchProviderWouldHaveHit           11                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tageLongestMatchProviderWouldHaveHit            4                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tageLongestMatchProvider::1        10138                       # TAGE provider for longest match
system.cpu.branchPred.tageLongestMatchProvider::2       110095                       # TAGE provider for longest match
system.cpu.branchPred.tageLongestMatchProvider::3           50                       # TAGE provider for longest match
system.cpu.branchPred.tageLongestMatchProvider::4       429893                       # TAGE provider for longest match
system.cpu.branchPred.tageLongestMatchProvider::5        29997                       # TAGE provider for longest match
system.cpu.branchPred.tageLongestMatchProvider::6         9997                       # TAGE provider for longest match
system.cpu.branchPred.tageLongestMatchProvider::7        19994                       # TAGE provider for longest match
system.cpu.branchPred.tageLongestMatchProvider::8            2                       # TAGE provider for longest match
system.cpu.branchPred.tageLongestMatchProvider::9            1                       # TAGE provider for longest match
system.cpu.branchPred.tageLongestMatchProvider::10            0                       # TAGE provider for longest match
system.cpu.branchPred.tageLongestMatchProvider::11            0                       # TAGE provider for longest match
system.cpu.branchPred.tageLongestMatchProvider::12            0                       # TAGE provider for longest match
system.cpu.branchPred.tageAltMatchProvider::0        10274                       # TAGE provider for alt match
system.cpu.branchPred.tageAltMatchProvider::1       120034                       # TAGE provider for alt match
system.cpu.branchPred.tageAltMatchProvider::2       419881                       # TAGE provider for alt match
system.cpu.branchPred.tageAltMatchProvider::3            2                       # TAGE provider for alt match
system.cpu.branchPred.tageAltMatchProvider::4        59976                       # TAGE provider for alt match
system.cpu.branchPred.tageAltMatchProvider::5            0                       # TAGE provider for alt match
system.cpu.branchPred.tageAltMatchProvider::6            0                       # TAGE provider for alt match
system.cpu.branchPred.tageAltMatchProvider::7            0                       # TAGE provider for alt match
system.cpu.branchPred.tageAltMatchProvider::8            0                       # TAGE provider for alt match
system.cpu.branchPred.tageAltMatchProvider::9            0                       # TAGE provider for alt match
system.cpu.branchPred.tageAltMatchProvider::10            0                       # TAGE provider for alt match
system.cpu.branchPred.tageAltMatchProvider::11            0                       # TAGE provider for alt match
system.cpu.branchPred.tageAltMatchProvider::12            0                       # TAGE provider for alt match
system.cpu.branchPred.loopPredictorCorrect           62                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loopPredictorWrong            2                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 102454745000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   683267718                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                        4978                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           124                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            63                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 102454745000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 102454745000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     2564616                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           132                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    12                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    102454745000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        102454746                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            2572350                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       23127788                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      660293                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             642782                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      99880511                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    2862                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   42                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           340                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           11                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                   2564534                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   676                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          102454685                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.438877                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.679846                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 94605453     92.34%     92.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   699547      0.68%     93.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   714303      0.70%     93.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   581534      0.57%     94.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   572662      0.56%     94.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   577856      0.56%     95.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   575901      0.56%     95.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   562545      0.55%     96.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  3564884      3.48%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            102454685                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.006445                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.225737                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  1715295                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              95118275                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    593124                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               5026560                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   1431                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               44950516                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   1431                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  3297331                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                76613563                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            391                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   3617930                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              18924039                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               44945924                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                   768                       # Number of times rename has blocked due to ROB full
system.cpu.rename.SQFullEvents                  16764                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents         18317270                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands            87863856                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             111058463                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         85951757                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              4932                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              87823372                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    40484                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 35                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             31                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  29097067                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             20485710                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                6494                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads               169                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              206                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   44936315                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 174                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 707710719                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               382                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           29155                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        40667                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            150                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     102454685                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         6.907549                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.360451                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             5469624      5.34%      5.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             3012757      2.94%      8.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             2128097      2.08%     10.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             2074477      2.02%     12.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1900348      1.85%     14.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             2450154      2.39%     16.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             2762591      2.70%     19.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             3462467      3.38%     22.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8            79194170     77.30%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       102454685                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               722      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              24435174      3.45%      3.45% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   26      0.00%      3.45% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    59      0.00%      3.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  28      0.00%      3.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%      3.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%      3.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%      3.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%      3.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%      3.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%      3.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%      3.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  378      0.00%      3.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%      3.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  121      0.00%      3.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%      3.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  170      0.00%      3.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 304      0.00%      3.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%      3.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%      3.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                188      0.00%      3.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%      3.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%      3.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%      3.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%      3.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%      3.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%      3.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%      3.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%      3.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%      3.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%      3.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%      3.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%      3.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%      3.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%      3.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%      3.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%      3.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%      3.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%      3.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%      3.45% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead            683268103     96.55%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                4730      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             177      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            539      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              707710719                       # Type of FU issued
system.cpu.iq.rate                           6.907545                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         1517871566                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          44962469                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     44920376                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                4939                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               3188                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         2397                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              707707537                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    2460                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads              163                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         3586                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           16                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         2445                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked     662783843                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   1431                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    3430                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  8827                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            44936489                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               125                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              20485710                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                 6494                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 74                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  8827                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             16                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            112                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         1757                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 1869                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             707707673                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts             683267708                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              3046                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                    683272684                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   655447                       # Number of branches executed
system.cpu.iew.exec_stores                       4976                       # Number of stores executed
system.cpu.iew.exec_rate                     6.907515                       # Inst execution rate
system.cpu.iew.wb_sent                       44923323                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      44922773                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  43713197                       # num instructions producing a value
system.cpu.iew.wb_consumers                  46748149                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.438465                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.935079                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts           29155                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              24                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              1424                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    102449824                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.438335                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.043015                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     77868883     76.01%     76.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     11043639     10.78%     86.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     12290035     12.00%     98.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        23527      0.02%     98.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        70470      0.07%     98.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        15309      0.01%     98.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        59238      0.06%     98.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       130594      0.13%     99.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       948129      0.93%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    102449824                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             23098711                       # Number of instructions committed
system.cpu.commit.committedOps               44907333                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       20486173                       # Number of memory references committed
system.cpu.commit.loads                      20482124                       # Number of loads committed
system.cpu.commit.membars                           8                       # Number of memory barriers committed
system.cpu.commit.branches                     654166                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       2232                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  44905581                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  191                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass          133      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         24419799     54.38%     54.38% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              26      0.00%     54.38% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               56      0.00%     54.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             19      0.00%     54.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     54.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     54.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     54.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     54.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     54.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     54.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     54.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             374      0.00%     54.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     54.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             110      0.00%     54.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     54.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             156      0.00%     54.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            301      0.00%     54.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     54.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     54.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           186      0.00%     54.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     54.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     54.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     54.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     54.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     54.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     54.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     54.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     54.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     54.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     54.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     54.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     54.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     54.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     54.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     54.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     54.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     54.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     54.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     54.38% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        20482020     45.61%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           3610      0.01%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          104      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          439      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          44907333                       # Class of committed instruction
system.cpu.commit.bw_lim_events                948129                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    146438183                       # The number of ROB reads
system.cpu.rob.rob_writes                    89877999                       # The number of ROB writes
system.cpu.timesIdled                              49                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                              61                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    23098711                       # Number of Instructions Simulated
system.cpu.committedOps                      44907333                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               4.435518                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         4.435518                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.225453                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.225453                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads               1411482804                       # number of integer regfile reads
system.cpu.int_regfile_writes                44260246                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      4413                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     1802                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   3275080                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 43577232                       # number of cc regfile writes
system.cpu.misc_regfile_reads               684585969                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 102454745000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.776797                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            20487754                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          20482360                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              1.000263                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle             32000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.776797                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999782                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999782                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          61458052                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         61458052                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 102454745000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data         3532                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            3532                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data         1862                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           1862                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data         5394                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             5394                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         5394                       # number of overall hits
system.cpu.dcache.overall_hits::total            5394                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data     20480264                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      20480264                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         2188                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2188                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data     20482452                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       20482452                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     20482452                       # number of overall misses
system.cpu.dcache.overall_misses::total      20482452                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 423414595000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 423414595000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     36032808                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     36032808                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data 423450627808                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 423450627808                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 423450627808                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 423450627808                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     20483796                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20483796                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data         4050                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         4050                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data     20487846                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     20487846                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     20487846                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     20487846                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.999828                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.999828                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.540247                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.540247                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.999737                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.999737                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.999737                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.999737                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 20674.274267                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 20674.274267                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 16468.376600                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 16468.376600                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 20673.824980                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 20673.824980                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 20673.824980                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 20673.824980                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     75248847                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs          20480202                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     3.674224                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2205                       # number of writebacks
system.cpu.dcache.writebacks::total              2205                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           90                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           90                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data           92                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           92                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           92                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           92                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data     20480174                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     20480174                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2186                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2186                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data     20482360                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     20482360                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data     20482360                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     20482360                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data 382452749000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 382452749000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     31640808                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     31640808                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 382484389808                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 382484389808                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 382484389808                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 382484389808                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.999823                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.999823                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.539753                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.539753                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.999732                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.999732                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.999732                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.999732                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 18674.291976                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18674.291976                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 14474.294602                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 14474.294602                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 18673.843727                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 18673.843727                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 18673.843727                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 18673.843727                       # average overall mshr miss latency
system.cpu.dcache.replacements               20481336                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 102454745000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.988091                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2564484                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               863                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2971.592121                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             12000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.988091                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999953                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999953                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           96                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          160                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5129931                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5129931                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 102454745000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      2563621                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2563621                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      2563621                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2563621                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2563621                       # number of overall hits
system.cpu.icache.overall_hits::total         2563621                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          913                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           913                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          913                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            913                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          913                       # number of overall misses
system.cpu.icache.overall_misses::total           913                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     12446000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     12446000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     12446000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     12446000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     12446000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     12446000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2564534                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2564534                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      2564534                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2564534                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2564534                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2564534                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000356                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000356                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000356                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000356                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000356                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000356                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13631.982475                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13631.982475                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13631.982475                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13631.982475                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13631.982475                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13631.982475                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           49                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           49                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst           49                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           49                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           49                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           49                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          864                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          864                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          864                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          864                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          864                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          864                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10471000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10471000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10471000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10471000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10471000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10471000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000337                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000337                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000337                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000337                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000337                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000337                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12119.212963                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12119.212963                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12119.212963                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12119.212963                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12119.212963                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12119.212963                       # average overall mshr miss latency
system.cpu.icache.replacements                    607                       # number of replacements
system.interrupt_xbar.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.interrupt_xbar.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.interrupt_xbar.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.interrupt_xbar.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.interrupt_xbar.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.interrupt_xbar.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.interrupt_xbar.pwrStateResidencyTicks::UNDEFINED 102454745000                       # Cumulative time (in ticks) in various power states
system.interrupt_xbar.snoops                        0                       # Total snoops (count)
system.interrupt_xbar.snoopTraffic                  0                       # Total snoop traffic (bytes)
system.interrupt_xbar.snoop_fanout::samples            0                       # Request fanout histogram
system.interrupt_xbar.snoop_fanout::mean          nan                       # Request fanout histogram
system.interrupt_xbar.snoop_fanout::stdev          nan                       # Request fanout histogram
system.interrupt_xbar.snoop_fanout::underflows            0                       # Request fanout histogram
system.interrupt_xbar.snoop_fanout::0               0                       # Request fanout histogram
system.interrupt_xbar.snoop_fanout::overflows            0                       # Request fanout histogram
system.interrupt_xbar.snoop_fanout::min_value            0                       # Request fanout histogram
system.interrupt_xbar.snoop_fanout::max_value            0                       # Request fanout histogram
system.interrupt_xbar.snoop_fanout::total            0                       # Request fanout histogram
system.membus.snoop_filter.tot_requests      40965167                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests     20481943                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 102454745000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           20481037                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2205                       # Transaction distribution
system.membus.trans_dist::CleanEvict         20479738                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2186                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2186                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      20481038                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrl.port         2334                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrl.port     61446056                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               61448390                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrl.port        55232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrl.port   1311012160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1311067392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          20483224                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                20483224    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            20483224                       # Request fanout histogram
system.membus.reqLayer0.occupancy         40973987000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              40.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            4315000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy       102411800000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization            100.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
