{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1608118073966 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1608118073976 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 16 12:27:53 2020 " "Processing started: Wed Dec 16 12:27:53 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1608118073976 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1608118073976 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta pruebaLVDS -c pruebaLVDS " "Command: quartus_sta pruebaLVDS -c pruebaLVDS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1608118073976 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1608118074290 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1608118075331 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1608118075331 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608118075380 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608118075380 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pruebaLVDS.sdc " "Synopsys Design Constraints File file not found: 'pruebaLVDS.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1608118075945 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1608118075945 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name Clk50 Clk50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name Clk50 Clk50" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1608118075948 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 40.000 -waveform \{0.000 20.000\} -name rxClockIn rxClockIn " "create_clock -period 40.000 -waveform \{0.000 20.000\} -name rxClockIn rxClockIn" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1608118075948 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 32 -duty_cycle 50.00 -name \{LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~FRACTIONAL_PLL\|vcoph\[0\]\} \{LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 32 -duty_cycle 50.00 -name \{LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~FRACTIONAL_PLL\|vcoph\[0\]\} \{LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1608118075948 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_ena~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 16 -phase 270.00 -duty_cycle 13.00 -name \{LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_ena~PLL_OUTPUT_COUNTER\|divclk\} \{LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_ena~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_ena~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 16 -phase 270.00 -duty_cycle 13.00 -name \{LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_ena~PLL_OUTPUT_COUNTER\|divclk\} \{LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_ena~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1608118075948 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 2 -phase 180.00 -duty_cycle 50.00 -name \{LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk\} \{LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 2 -phase 180.00 -duty_cycle 50.00 -name \{LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk\} \{LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1608118075948 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 16 -phase 337.50 -duty_cycle 50.00 -name \{LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk\} \{LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 16 -phase 337.50 -duty_cycle 50.00 -name \{LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk\} \{LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1608118075948 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{LVDS_RX_inst\|ALTLVDS_RX_component\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 32 -duty_cycle 50.00 -name \{LVDS_RX_inst\|ALTLVDS_RX_component\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|vcoph\[0\]\} \{LVDS_RX_inst\|ALTLVDS_RX_component\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{LVDS_RX_inst\|ALTLVDS_RX_component\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 32 -duty_cycle 50.00 -name \{LVDS_RX_inst\|ALTLVDS_RX_component\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|vcoph\[0\]\} \{LVDS_RX_inst\|ALTLVDS_RX_component\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1608118075948 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{LVDS_RX_inst\|ALTLVDS_RX_component\|auto_generated\|pll_ena~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 16 -phase 270.00 -duty_cycle 13.00 -name \{LVDS_RX_inst\|ALTLVDS_RX_component\|auto_generated\|pll_ena~PLL_OUTPUT_COUNTER\|divclk\} \{LVDS_RX_inst\|ALTLVDS_RX_component\|auto_generated\|pll_ena~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{LVDS_RX_inst\|ALTLVDS_RX_component\|auto_generated\|pll_ena~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 16 -phase 270.00 -duty_cycle 13.00 -name \{LVDS_RX_inst\|ALTLVDS_RX_component\|auto_generated\|pll_ena~PLL_OUTPUT_COUNTER\|divclk\} \{LVDS_RX_inst\|ALTLVDS_RX_component\|auto_generated\|pll_ena~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1608118075948 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{LVDS_RX_inst\|ALTLVDS_RX_component\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 2 -phase 180.00 -duty_cycle 50.00 -name \{LVDS_RX_inst\|ALTLVDS_RX_component\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk\} \{LVDS_RX_inst\|ALTLVDS_RX_component\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{LVDS_RX_inst\|ALTLVDS_RX_component\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 2 -phase 180.00 -duty_cycle 50.00 -name \{LVDS_RX_inst\|ALTLVDS_RX_component\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk\} \{LVDS_RX_inst\|ALTLVDS_RX_component\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1608118075948 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{LVDS_RX_inst\|ALTLVDS_RX_component\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 16 -phase 337.50 -duty_cycle 50.00 -name \{LVDS_RX_inst\|ALTLVDS_RX_component\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk\} \{LVDS_RX_inst\|ALTLVDS_RX_component\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{LVDS_RX_inst\|ALTLVDS_RX_component\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 16 -phase 337.50 -duty_cycle 50.00 -name \{LVDS_RX_inst\|ALTLVDS_RX_component\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk\} \{LVDS_RX_inst\|ALTLVDS_RX_component\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1608118075948 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_IP_inst\|pll_ip_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{PLL_IP_inst\|pll_ip_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{PLL_IP_inst\|pll_ip_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{PLL_IP_inst\|pll_ip_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{PLL_IP_inst\|pll_ip_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{PLL_IP_inst\|pll_ip_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1608118075948 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_IP_inst\|pll_ip_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{PLL_IP_inst\|pll_ip_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{PLL_IP_inst\|pll_ip_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{PLL_IP_inst\|pll_ip_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{PLL_IP_inst\|pll_ip_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{PLL_IP_inst\|pll_ip_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1608118075948 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -setup -end 7 -to \[get_pins \{ LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|sd1\|txin\[0\]\}\] " "set_multicycle_path -setup -end 7 -to \[get_pins \{ LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|sd1\|txin\[0\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1608118075948 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -hold -end 7 -to \[get_pins \{ LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|sd1\|txin\[0\]\}\] " "set_multicycle_path -hold -end 7 -to \[get_pins \{ LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|sd1\|txin\[0\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1608118075948 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -setup -end 7 -to \[get_pins \{ LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|sd1\|txin\[1\]\}\] " "set_multicycle_path -setup -end 7 -to \[get_pins \{ LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|sd1\|txin\[1\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1608118075948 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -hold -end 7 -to \[get_pins \{ LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|sd1\|txin\[1\]\}\] " "set_multicycle_path -hold -end 7 -to \[get_pins \{ LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|sd1\|txin\[1\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1608118075948 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -setup -end 7 -to \[get_pins \{ LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|sd1\|txin\[2\]\}\] " "set_multicycle_path -setup -end 7 -to \[get_pins \{ LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|sd1\|txin\[2\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1608118075948 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -hold -end 7 -to \[get_pins \{ LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|sd1\|txin\[2\]\}\] " "set_multicycle_path -hold -end 7 -to \[get_pins \{ LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|sd1\|txin\[2\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1608118075948 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -setup -end 7 -to \[get_pins \{ LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|sd1\|txin\[3\]\}\] " "set_multicycle_path -setup -end 7 -to \[get_pins \{ LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|sd1\|txin\[3\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1608118075948 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -hold -end 7 -to \[get_pins \{ LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|sd1\|txin\[3\]\}\] " "set_multicycle_path -hold -end 7 -to \[get_pins \{ LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|sd1\|txin\[3\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1608118075948 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -setup -end 7 -to \[get_pins \{ LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|sd1\|txin\[4\]\}\] " "set_multicycle_path -setup -end 7 -to \[get_pins \{ LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|sd1\|txin\[4\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1608118075948 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -hold -end 7 -to \[get_pins \{ LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|sd1\|txin\[4\]\}\] " "set_multicycle_path -hold -end 7 -to \[get_pins \{ LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|sd1\|txin\[4\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1608118075948 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -setup -end 7 -to \[get_pins \{ LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|sd1\|txin\[5\]\}\] " "set_multicycle_path -setup -end 7 -to \[get_pins \{ LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|sd1\|txin\[5\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1608118075948 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -hold -end 7 -to \[get_pins \{ LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|sd1\|txin\[5\]\}\] " "set_multicycle_path -hold -end 7 -to \[get_pins \{ LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|sd1\|txin\[5\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1608118075948 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -setup -end 7 -to \[get_pins \{ LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|sd1\|txin\[6\]\}\] " "set_multicycle_path -setup -end 7 -to \[get_pins \{ LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|sd1\|txin\[6\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1608118075948 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -hold -end 7 -to \[get_pins \{ LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|sd1\|txin\[6\]\}\] " "set_multicycle_path -hold -end 7 -to \[get_pins \{ LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|sd1\|txin\[6\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1608118075948 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -setup -end 7 -to \[get_pins \{ LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|sd1\|txin\[7\]\}\] " "set_multicycle_path -setup -end 7 -to \[get_pins \{ LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|sd1\|txin\[7\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1608118075948 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -hold -end 7 -to \[get_pins \{ LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|sd1\|txin\[7\]\}\] " "set_multicycle_path -hold -end 7 -to \[get_pins \{ LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|sd1\|txin\[7\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1608118075948 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -from \[get_pins \{ LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|sd1\|writeclk\}\] " "set_false_path -from \[get_pins \{ LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|sd1\|writeclk\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1608118075948 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -setup -end 7 -to \[get_pins \{ LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_outclk_tx_serialiser\|txin\[0\]\}\] " "set_multicycle_path -setup -end 7 -to \[get_pins \{ LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_outclk_tx_serialiser\|txin\[0\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1608118075948 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -hold -end 7 -to \[get_pins \{ LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_outclk_tx_serialiser\|txin\[0\]\}\] " "set_multicycle_path -hold -end 7 -to \[get_pins \{ LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_outclk_tx_serialiser\|txin\[0\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1608118075948 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -setup -end 7 -to \[get_pins \{ LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_outclk_tx_serialiser\|txin\[1\]\}\] " "set_multicycle_path -setup -end 7 -to \[get_pins \{ LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_outclk_tx_serialiser\|txin\[1\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1608118075948 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -hold -end 7 -to \[get_pins \{ LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_outclk_tx_serialiser\|txin\[1\]\}\] " "set_multicycle_path -hold -end 7 -to \[get_pins \{ LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_outclk_tx_serialiser\|txin\[1\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1608118075948 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -setup -end 7 -to \[get_pins \{ LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_outclk_tx_serialiser\|txin\[2\]\}\] " "set_multicycle_path -setup -end 7 -to \[get_pins \{ LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_outclk_tx_serialiser\|txin\[2\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1608118075948 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -hold -end 7 -to \[get_pins \{ LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_outclk_tx_serialiser\|txin\[2\]\}\] " "set_multicycle_path -hold -end 7 -to \[get_pins \{ LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_outclk_tx_serialiser\|txin\[2\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1608118075948 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -setup -end 7 -to \[get_pins \{ LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_outclk_tx_serialiser\|txin\[3\]\}\] " "set_multicycle_path -setup -end 7 -to \[get_pins \{ LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_outclk_tx_serialiser\|txin\[3\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1608118075948 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -hold -end 7 -to \[get_pins \{ LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_outclk_tx_serialiser\|txin\[3\]\}\] " "set_multicycle_path -hold -end 7 -to \[get_pins \{ LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_outclk_tx_serialiser\|txin\[3\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1608118075948 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -setup -start 8 -from \[get_pins \{ LVDS_RX_inst\|ALTLVDS_RX_component\|auto_generated\|sd2\|writeclk\}\] " "set_multicycle_path -setup -start 8 -from \[get_pins \{ LVDS_RX_inst\|ALTLVDS_RX_component\|auto_generated\|sd2\|writeclk\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1608118075948 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -hold -start 7 -from \[get_pins \{ LVDS_RX_inst\|ALTLVDS_RX_component\|auto_generated\|sd2\|writeclk\}\] " "set_multicycle_path -hold -start 7 -from \[get_pins \{ LVDS_RX_inst\|ALTLVDS_RX_component\|auto_generated\|sd2\|writeclk\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1608118075948 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -to \[get_pins \{ LVDS_RX_inst\|ALTLVDS_RX_component\|auto_generated\|sd1\|dinfiforx\[0\]\}\] " "set_false_path -to \[get_pins \{ LVDS_RX_inst\|ALTLVDS_RX_component\|auto_generated\|sd1\|dinfiforx\[0\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1608118075948 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608118075948 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1608118075949 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1608118075949 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LVDS_RX_inst\|ALTLVDS_RX_component\|auto_generated\|pll_ena~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: LVDS_RX_inst\|ALTLVDS_RX_component\|auto_generated\|pll_ena~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608118075950 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LVDS_RX_inst\|ALTLVDS_RX_component\|auto_generated\|pll_ena~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: LVDS_RX_inst\|ALTLVDS_RX_component\|auto_generated\|pll_ena~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608118075950 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LVDS_RX_inst\|ALTLVDS_RX_component\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: LVDS_RX_inst\|ALTLVDS_RX_component\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608118075950 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LVDS_RX_inst\|ALTLVDS_RX_component\|auto_generated\|pll_sclk~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: LVDS_RX_inst\|ALTLVDS_RX_component\|auto_generated\|pll_sclk~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608118075950 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LVDS_RX_inst\|ALTLVDS_RX_component\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: LVDS_RX_inst\|ALTLVDS_RX_component\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608118075950 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LVDS_RX_inst\|ALTLVDS_RX_component\|auto_generated\|pll_sclk~PLL_REFCLK_SELECT  from: clkin\[3\]  to: clkout " "Cell: LVDS_RX_inst\|ALTLVDS_RX_component\|auto_generated\|pll_sclk~PLL_REFCLK_SELECT  from: clkin\[3\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608118075950 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_ena~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_ena~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608118075950 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_ena~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_ena~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608118075950 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608118075950 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608118075950 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608118075950 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608118075950 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_IP_inst\|pll_ip_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: PLL_IP_inst\|pll_ip_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608118075950 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_IP_inst\|pll_ip_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: PLL_IP_inst\|pll_ip_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608118075950 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_IP_inst\|pll_ip_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: PLL_IP_inst\|pll_ip_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608118075950 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1608118075950 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1608118075952 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608118075952 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1608118075952 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1608118075975 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 11.893 " "Worst-case setup slack is 11.893" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608118075997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608118075997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.893               0.000 LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk  " "   11.893               0.000 LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608118075997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.758               0.000 Clk50  " "   15.758               0.000 Clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608118075997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.900               0.000 LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk  " "   30.900               0.000 LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608118075997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   33.485               0.000 LVDS_RX_inst\|ALTLVDS_RX_component\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk  " "   33.485               0.000 LVDS_RX_inst\|ALTLVDS_RX_component\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608118075997 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608118075997 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.440 " "Worst-case hold slack is 0.440" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608118076003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608118076003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.440               0.000 Clk50  " "    0.440               0.000 Clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608118076003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.831               0.000 LVDS_RX_inst\|ALTLVDS_RX_component\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk  " "    0.831               0.000 LVDS_RX_inst\|ALTLVDS_RX_component\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608118076003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.254               0.000 LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk  " "    1.254               0.000 LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608118076003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.459               0.000 LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk  " "    4.459               0.000 LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608118076003 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608118076003 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1608118076008 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1608118076013 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.250 " "Worst-case minimum pulse width slack is 1.250" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608118076017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608118076017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.250               0.000 LVDS_RX_inst\|ALTLVDS_RX_component\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.250               0.000 LVDS_RX_inst\|ALTLVDS_RX_component\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608118076017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.250               0.000 LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.250               0.000 LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608118076017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 PLL_IP_inst\|pll_ip_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 PLL_IP_inst\|pll_ip_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608118076017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.477               0.000 LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk  " "    2.477               0.000 LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608118076017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.485               0.000 LVDS_RX_inst\|ALTLVDS_RX_component\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk  " "    2.485               0.000 LVDS_RX_inst\|ALTLVDS_RX_component\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608118076017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.321               0.000 Clk50  " "    9.321               0.000 Clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608118076017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.242               0.000 LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk  " "   19.242               0.000 LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608118076017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.279               0.000 LVDS_RX_inst\|ALTLVDS_RX_component\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk  " "   19.279               0.000 LVDS_RX_inst\|ALTLVDS_RX_component\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608118076017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.913               0.000 PLL_IP_inst\|pll_ip_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   19.913               0.000 PLL_IP_inst\|pll_ip_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608118076017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.972               0.000 rxClockIn  " "   19.972               0.000 rxClockIn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608118076017 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608118076017 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1608118076032 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1608118076070 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1608118079956 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LVDS_RX_inst\|ALTLVDS_RX_component\|auto_generated\|pll_ena~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: LVDS_RX_inst\|ALTLVDS_RX_component\|auto_generated\|pll_ena~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608118080065 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LVDS_RX_inst\|ALTLVDS_RX_component\|auto_generated\|pll_ena~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: LVDS_RX_inst\|ALTLVDS_RX_component\|auto_generated\|pll_ena~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608118080065 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LVDS_RX_inst\|ALTLVDS_RX_component\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: LVDS_RX_inst\|ALTLVDS_RX_component\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608118080065 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LVDS_RX_inst\|ALTLVDS_RX_component\|auto_generated\|pll_sclk~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: LVDS_RX_inst\|ALTLVDS_RX_component\|auto_generated\|pll_sclk~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608118080065 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LVDS_RX_inst\|ALTLVDS_RX_component\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: LVDS_RX_inst\|ALTLVDS_RX_component\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608118080065 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LVDS_RX_inst\|ALTLVDS_RX_component\|auto_generated\|pll_sclk~PLL_REFCLK_SELECT  from: clkin\[3\]  to: clkout " "Cell: LVDS_RX_inst\|ALTLVDS_RX_component\|auto_generated\|pll_sclk~PLL_REFCLK_SELECT  from: clkin\[3\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608118080065 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_ena~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_ena~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608118080065 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_ena~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_ena~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608118080065 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608118080065 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608118080065 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608118080065 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608118080065 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_IP_inst\|pll_ip_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: PLL_IP_inst\|pll_ip_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608118080065 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_IP_inst\|pll_ip_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: PLL_IP_inst\|pll_ip_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608118080065 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_IP_inst\|pll_ip_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: PLL_IP_inst\|pll_ip_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608118080065 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1608118080065 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608118080065 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.308 " "Worst-case setup slack is 12.308" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608118080078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608118080078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.308               0.000 LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk  " "   12.308               0.000 LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608118080078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.783               0.000 Clk50  " "   15.783               0.000 Clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608118080078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.298               0.000 LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk  " "   31.298               0.000 LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608118080078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   33.342               0.000 LVDS_RX_inst\|ALTLVDS_RX_component\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk  " "   33.342               0.000 LVDS_RX_inst\|ALTLVDS_RX_component\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608118080078 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608118080078 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.459 " "Worst-case hold slack is 0.459" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608118080083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608118080083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.459               0.000 Clk50  " "    0.459               0.000 Clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608118080083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.122               0.000 LVDS_RX_inst\|ALTLVDS_RX_component\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk  " "    1.122               0.000 LVDS_RX_inst\|ALTLVDS_RX_component\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608118080083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.318               0.000 LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk  " "    1.318               0.000 LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608118080083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.215               0.000 LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk  " "    4.215               0.000 LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608118080083 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608118080083 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1608118080088 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1608118080093 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.250 " "Worst-case minimum pulse width slack is 1.250" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608118080099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608118080099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.250               0.000 LVDS_RX_inst\|ALTLVDS_RX_component\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.250               0.000 LVDS_RX_inst\|ALTLVDS_RX_component\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608118080099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.250               0.000 LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.250               0.000 LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608118080099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 PLL_IP_inst\|pll_ip_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 PLL_IP_inst\|pll_ip_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608118080099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.486               0.000 LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk  " "    2.486               0.000 LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608118080099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.493               0.000 LVDS_RX_inst\|ALTLVDS_RX_component\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk  " "    2.493               0.000 LVDS_RX_inst\|ALTLVDS_RX_component\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608118080099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.182               0.000 Clk50  " "    9.182               0.000 Clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608118080099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.201               0.000 LVDS_RX_inst\|ALTLVDS_RX_component\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk  " "   19.201               0.000 LVDS_RX_inst\|ALTLVDS_RX_component\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608118080099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.212               0.000 LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk  " "   19.212               0.000 LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608118080099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.950               0.000 PLL_IP_inst\|pll_ip_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   19.950               0.000 PLL_IP_inst\|pll_ip_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608118080099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.967               0.000 rxClockIn  " "   19.967               0.000 rxClockIn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608118080099 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608118080099 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 100C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1608118080112 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1608118080464 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1608118082211 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LVDS_RX_inst\|ALTLVDS_RX_component\|auto_generated\|pll_ena~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: LVDS_RX_inst\|ALTLVDS_RX_component\|auto_generated\|pll_ena~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608118082268 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LVDS_RX_inst\|ALTLVDS_RX_component\|auto_generated\|pll_ena~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: LVDS_RX_inst\|ALTLVDS_RX_component\|auto_generated\|pll_ena~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608118082268 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LVDS_RX_inst\|ALTLVDS_RX_component\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: LVDS_RX_inst\|ALTLVDS_RX_component\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608118082268 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LVDS_RX_inst\|ALTLVDS_RX_component\|auto_generated\|pll_sclk~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: LVDS_RX_inst\|ALTLVDS_RX_component\|auto_generated\|pll_sclk~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608118082268 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LVDS_RX_inst\|ALTLVDS_RX_component\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: LVDS_RX_inst\|ALTLVDS_RX_component\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608118082268 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LVDS_RX_inst\|ALTLVDS_RX_component\|auto_generated\|pll_sclk~PLL_REFCLK_SELECT  from: clkin\[3\]  to: clkout " "Cell: LVDS_RX_inst\|ALTLVDS_RX_component\|auto_generated\|pll_sclk~PLL_REFCLK_SELECT  from: clkin\[3\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608118082268 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_ena~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_ena~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608118082268 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_ena~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_ena~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608118082268 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608118082268 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608118082268 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608118082268 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608118082268 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_IP_inst\|pll_ip_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: PLL_IP_inst\|pll_ip_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608118082268 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_IP_inst\|pll_ip_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: PLL_IP_inst\|pll_ip_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608118082268 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_IP_inst\|pll_ip_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: PLL_IP_inst\|pll_ip_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608118082268 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1608118082268 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608118082269 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.292 " "Worst-case setup slack is 13.292" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608118082275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608118082275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.292               0.000 LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk  " "   13.292               0.000 LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608118082275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.771               0.000 Clk50  " "   17.771               0.000 Clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608118082275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   33.027               0.000 LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk  " "   33.027               0.000 LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608118082275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.865               0.000 LVDS_RX_inst\|ALTLVDS_RX_component\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk  " "   36.865               0.000 LVDS_RX_inst\|ALTLVDS_RX_component\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608118082275 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608118082275 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.203 " "Worst-case hold slack is 0.203" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608118082282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608118082282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.203               0.000 Clk50  " "    0.203               0.000 Clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608118082282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.349               0.000 LVDS_RX_inst\|ALTLVDS_RX_component\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk  " "    0.349               0.000 LVDS_RX_inst\|ALTLVDS_RX_component\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608118082282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.439               0.000 LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk  " "    2.439               0.000 LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608118082282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.756               0.000 LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk  " "    4.756               0.000 LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608118082282 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608118082282 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1608118082287 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1608118082294 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.250 " "Worst-case minimum pulse width slack is 1.250" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608118082300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608118082300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.250               0.000 LVDS_RX_inst\|ALTLVDS_RX_component\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.250               0.000 LVDS_RX_inst\|ALTLVDS_RX_component\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608118082300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.250               0.000 LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.250               0.000 LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608118082300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 PLL_IP_inst\|pll_ip_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 PLL_IP_inst\|pll_ip_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608118082300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.484               0.000 LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk  " "    2.484               0.000 LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608118082300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.488               0.000 LVDS_RX_inst\|ALTLVDS_RX_component\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk  " "    2.488               0.000 LVDS_RX_inst\|ALTLVDS_RX_component\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608118082300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.416               0.000 Clk50  " "    9.416               0.000 Clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608118082300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.562               0.000 LVDS_RX_inst\|ALTLVDS_RX_component\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk  " "   19.562               0.000 LVDS_RX_inst\|ALTLVDS_RX_component\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608118082300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.570               0.000 LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk  " "   19.570               0.000 LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608118082300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.972               0.000 rxClockIn  " "   19.972               0.000 rxClockIn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608118082300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.981               0.000 PLL_IP_inst\|pll_ip_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   19.981               0.000 PLL_IP_inst\|pll_ip_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608118082300 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608118082300 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1608118082313 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LVDS_RX_inst\|ALTLVDS_RX_component\|auto_generated\|pll_ena~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: LVDS_RX_inst\|ALTLVDS_RX_component\|auto_generated\|pll_ena~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608118082519 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LVDS_RX_inst\|ALTLVDS_RX_component\|auto_generated\|pll_ena~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: LVDS_RX_inst\|ALTLVDS_RX_component\|auto_generated\|pll_ena~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608118082519 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LVDS_RX_inst\|ALTLVDS_RX_component\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: LVDS_RX_inst\|ALTLVDS_RX_component\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608118082519 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LVDS_RX_inst\|ALTLVDS_RX_component\|auto_generated\|pll_sclk~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: LVDS_RX_inst\|ALTLVDS_RX_component\|auto_generated\|pll_sclk~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608118082519 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LVDS_RX_inst\|ALTLVDS_RX_component\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: LVDS_RX_inst\|ALTLVDS_RX_component\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608118082519 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LVDS_RX_inst\|ALTLVDS_RX_component\|auto_generated\|pll_sclk~PLL_REFCLK_SELECT  from: clkin\[3\]  to: clkout " "Cell: LVDS_RX_inst\|ALTLVDS_RX_component\|auto_generated\|pll_sclk~PLL_REFCLK_SELECT  from: clkin\[3\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608118082519 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_ena~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_ena~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608118082519 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_ena~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_ena~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608118082519 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608118082519 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608118082519 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608118082519 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608118082519 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_IP_inst\|pll_ip_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: PLL_IP_inst\|pll_ip_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608118082519 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_IP_inst\|pll_ip_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: PLL_IP_inst\|pll_ip_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608118082519 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_IP_inst\|pll_ip_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: PLL_IP_inst\|pll_ip_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608118082519 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1608118082519 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608118082519 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.296 " "Worst-case setup slack is 14.296" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608118082526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608118082526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.296               0.000 LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk  " "   14.296               0.000 LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608118082526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.094               0.000 Clk50  " "   18.094               0.000 Clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608118082526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   33.226               0.000 LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk  " "   33.226               0.000 LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608118082526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.012               0.000 LVDS_RX_inst\|ALTLVDS_RX_component\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk  " "   37.012               0.000 LVDS_RX_inst\|ALTLVDS_RX_component\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608118082526 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608118082526 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.189 " "Worst-case hold slack is 0.189" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608118082532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608118082532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.189               0.000 Clk50  " "    0.189               0.000 Clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608118082532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 LVDS_RX_inst\|ALTLVDS_RX_component\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk  " "    0.339               0.000 LVDS_RX_inst\|ALTLVDS_RX_component\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608118082532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.140               0.000 LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk  " "    2.140               0.000 LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608118082532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.664               0.000 LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk  " "    4.664               0.000 LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608118082532 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608118082532 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1608118082537 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1608118082541 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.250 " "Worst-case minimum pulse width slack is 1.250" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608118082546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608118082546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.250               0.000 LVDS_RX_inst\|ALTLVDS_RX_component\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.250               0.000 LVDS_RX_inst\|ALTLVDS_RX_component\|auto_generated\|pll_sclk~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608118082546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.250               0.000 LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.250               0.000 LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608118082546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 PLL_IP_inst\|pll_ip_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 PLL_IP_inst\|pll_ip_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608118082546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.486               0.000 LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk  " "    2.486               0.000 LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608118082546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.491               0.000 LVDS_RX_inst\|ALTLVDS_RX_component\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk  " "    2.491               0.000 LVDS_RX_inst\|ALTLVDS_RX_component\|auto_generated\|pll_fclk~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608118082546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.414               0.000 Clk50  " "    9.414               0.000 Clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608118082546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.551               0.000 LVDS_RX_inst\|ALTLVDS_RX_component\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk  " "   19.551               0.000 LVDS_RX_inst\|ALTLVDS_RX_component\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608118082546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.560               0.000 LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk  " "   19.560               0.000 LVDS_TX_inst\|ALTLVDS_TX_component\|auto_generated\|pll_sclk~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608118082546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.983               0.000 PLL_IP_inst\|pll_ip_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   19.983               0.000 PLL_IP_inst\|pll_ip_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608118082546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.989               0.000 rxClockIn  " "   19.989               0.000 rxClockIn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608118082546 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608118082546 ""}
{ "Info" "ISTA_REPORT_TCCS_INFO" "Report TCCS: " "Report TCCS:" { { "Info" "ISTA_REPORT_TCCS_INFO" "Maximum TCCS for all channels: 0.250 " "Maximum TCCS for all channels: 0.250" {  } {  } 0 332107 "%1!s!" 0 0 "Design Software" 0 -1 1608118083781 ""}  } {  } 0 332107 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608118083781 ""}
{ "Info" "ISTA_REPORT_RSKM_INFO" "Report RSKM: " "Report RSKM:" { { "Info" "ISTA_REPORT_RSKM_INFO" "Data Port: inFrame\[0\] " "Data Port: inFrame\[0\]" { { "Info" "ISTA_REPORT_RSKM_INFO" "LVDS Channel Register: LVDS_RX:LVDS_RX_inst\|altlvds_rx:ALTLVDS_RX_component\|LVDS_RX_lvds_rx:auto_generated\|sd1~BIT_SLIP_IN_DFF " "LVDS Channel Register: LVDS_RX:LVDS_RX_inst\|altlvds_rx:ALTLVDS_RX_component\|LVDS_RX_lvds_rx:auto_generated\|sd1~BIT_SLIP_IN_DFF" {  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1608118083787 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "LVDS Period: 5.000 " "LVDS Period: 5.000" {  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1608118083787 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "Sampling Window: 0.350 " "Sampling Window: 0.350" {  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1608118083787 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "RCCS: 0.000 " "RCCS: 0.000" {  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1608118083787 ""} { "Info" "ISTA_REPORT_RSKM_INFO" "RSKM: 2.325 " "RSKM: 2.325" {  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1608118083787 ""}  } {  } 0 332108 "%1!s!" 0 0 "Design Software" 0 -1 1608118083787 ""}  } {  } 0 332108 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608118083787 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1608118083788 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1608118083788 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 2 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1332 " "Peak virtual memory: 1332 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1608118083878 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 16 12:28:03 2020 " "Processing ended: Wed Dec 16 12:28:03 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1608118083878 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1608118083878 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1608118083878 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1608118083878 ""}
